
camera_bsp_driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001eb00  080002b0  080002b0  000102b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000747b0  0801edc0  0801edc0  0002edc0  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08093570  08093570  000a3570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08093578  08093578  000a3578  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0809357c  0809357c  000a357c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00008248  24000000  08093580  000b0000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00056164  24008260  0809b7c8  000b8260  2**5
                  ALLOC
  8 ._user_heap_stack 00001000  20000000  20000000  000c0000  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  000b8248  2**0
                  CONTENTS, READONLY
 10 .debug_info   0004153e  00000000  00000000  000b8276  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000073e6  00000000  00000000  000f97b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00002060  00000000  00000000  00100ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001dc8  00000000  00000000  00102c00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00041977  00000000  00000000  001049c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00035146  00000000  00000000  0014633f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    00173dcc  00000000  00000000  0017b485  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  002ef251  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000093a8  00000000  00000000  002ef2a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .stab         00000054  00000000  00000000  002f864c  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      000000ac  00000000  00000000  002f86a0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	; (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	; (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	; (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	24008260 	.word	0x24008260
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0801ed98 	.word	0x0801ed98

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	; (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	; (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	; (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	24008264 	.word	0x24008264
 80002ec:	0801ed98 	.word	0x0801ed98

080002f0 <strlen>:
 80002f0:	4603      	mov	r3, r0
 80002f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002f6:	2a00      	cmp	r2, #0
 80002f8:	d1fb      	bne.n	80002f2 <strlen+0x2>
 80002fa:	1a18      	subs	r0, r3, r0
 80002fc:	3801      	subs	r0, #1
 80002fe:	4770      	bx	lr

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <__aeabi_uldivmod>:
 80003a0:	b953      	cbnz	r3, 80003b8 <__aeabi_uldivmod+0x18>
 80003a2:	b94a      	cbnz	r2, 80003b8 <__aeabi_uldivmod+0x18>
 80003a4:	2900      	cmp	r1, #0
 80003a6:	bf08      	it	eq
 80003a8:	2800      	cmpeq	r0, #0
 80003aa:	bf1c      	itt	ne
 80003ac:	f04f 31ff 	movne.w	r1, #4294967295
 80003b0:	f04f 30ff 	movne.w	r0, #4294967295
 80003b4:	f000 b9a8 	b.w	8000708 <__aeabi_idiv0>
 80003b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003c0:	f000 f83a 	bl	8000438 <__udivmoddi4>
 80003c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003cc:	b004      	add	sp, #16
 80003ce:	4770      	bx	lr

080003d0 <__aeabi_f2lz>:
 80003d0:	ee07 0a90 	vmov	s15, r0
 80003d4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80003d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80003dc:	d401      	bmi.n	80003e2 <__aeabi_f2lz+0x12>
 80003de:	f000 b80b 	b.w	80003f8 <__aeabi_f2ulz>
 80003e2:	eef1 7a67 	vneg.f32	s15, s15
 80003e6:	b508      	push	{r3, lr}
 80003e8:	ee17 0a90 	vmov	r0, s15
 80003ec:	f000 f804 	bl	80003f8 <__aeabi_f2ulz>
 80003f0:	4240      	negs	r0, r0
 80003f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003f6:	bd08      	pop	{r3, pc}

080003f8 <__aeabi_f2ulz>:
 80003f8:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 8000428 <__aeabi_f2ulz+0x30>
 80003fc:	ee07 0a90 	vmov	s15, r0
 8000400:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 8000430 <__aeabi_f2ulz+0x38>
 8000404:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000408:	ee27 6b06 	vmul.f64	d6, d7, d6
 800040c:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 8000410:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 8000414:	eea4 7b45 	vfms.f64	d7, d4, d5
 8000418:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800041c:	ee16 1a10 	vmov	r1, s12
 8000420:	ee17 0a90 	vmov	r0, s15
 8000424:	4770      	bx	lr
 8000426:	bf00      	nop
 8000428:	00000000 	.word	0x00000000
 800042c:	3df00000 	.word	0x3df00000
 8000430:	00000000 	.word	0x00000000
 8000434:	41f00000 	.word	0x41f00000

08000438 <__udivmoddi4>:
 8000438:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800043c:	9d08      	ldr	r5, [sp, #32]
 800043e:	4604      	mov	r4, r0
 8000440:	468e      	mov	lr, r1
 8000442:	2b00      	cmp	r3, #0
 8000444:	d14d      	bne.n	80004e2 <__udivmoddi4+0xaa>
 8000446:	428a      	cmp	r2, r1
 8000448:	4694      	mov	ip, r2
 800044a:	d969      	bls.n	8000520 <__udivmoddi4+0xe8>
 800044c:	fab2 f282 	clz	r2, r2
 8000450:	b152      	cbz	r2, 8000468 <__udivmoddi4+0x30>
 8000452:	fa01 f302 	lsl.w	r3, r1, r2
 8000456:	f1c2 0120 	rsb	r1, r2, #32
 800045a:	fa20 f101 	lsr.w	r1, r0, r1
 800045e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000462:	ea41 0e03 	orr.w	lr, r1, r3
 8000466:	4094      	lsls	r4, r2
 8000468:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800046c:	0c21      	lsrs	r1, r4, #16
 800046e:	fbbe f6f8 	udiv	r6, lr, r8
 8000472:	fa1f f78c 	uxth.w	r7, ip
 8000476:	fb08 e316 	mls	r3, r8, r6, lr
 800047a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800047e:	fb06 f107 	mul.w	r1, r6, r7
 8000482:	4299      	cmp	r1, r3
 8000484:	d90a      	bls.n	800049c <__udivmoddi4+0x64>
 8000486:	eb1c 0303 	adds.w	r3, ip, r3
 800048a:	f106 30ff 	add.w	r0, r6, #4294967295
 800048e:	f080 811f 	bcs.w	80006d0 <__udivmoddi4+0x298>
 8000492:	4299      	cmp	r1, r3
 8000494:	f240 811c 	bls.w	80006d0 <__udivmoddi4+0x298>
 8000498:	3e02      	subs	r6, #2
 800049a:	4463      	add	r3, ip
 800049c:	1a5b      	subs	r3, r3, r1
 800049e:	b2a4      	uxth	r4, r4
 80004a0:	fbb3 f0f8 	udiv	r0, r3, r8
 80004a4:	fb08 3310 	mls	r3, r8, r0, r3
 80004a8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004ac:	fb00 f707 	mul.w	r7, r0, r7
 80004b0:	42a7      	cmp	r7, r4
 80004b2:	d90a      	bls.n	80004ca <__udivmoddi4+0x92>
 80004b4:	eb1c 0404 	adds.w	r4, ip, r4
 80004b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80004bc:	f080 810a 	bcs.w	80006d4 <__udivmoddi4+0x29c>
 80004c0:	42a7      	cmp	r7, r4
 80004c2:	f240 8107 	bls.w	80006d4 <__udivmoddi4+0x29c>
 80004c6:	4464      	add	r4, ip
 80004c8:	3802      	subs	r0, #2
 80004ca:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80004ce:	1be4      	subs	r4, r4, r7
 80004d0:	2600      	movs	r6, #0
 80004d2:	b11d      	cbz	r5, 80004dc <__udivmoddi4+0xa4>
 80004d4:	40d4      	lsrs	r4, r2
 80004d6:	2300      	movs	r3, #0
 80004d8:	e9c5 4300 	strd	r4, r3, [r5]
 80004dc:	4631      	mov	r1, r6
 80004de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004e2:	428b      	cmp	r3, r1
 80004e4:	d909      	bls.n	80004fa <__udivmoddi4+0xc2>
 80004e6:	2d00      	cmp	r5, #0
 80004e8:	f000 80ef 	beq.w	80006ca <__udivmoddi4+0x292>
 80004ec:	2600      	movs	r6, #0
 80004ee:	e9c5 0100 	strd	r0, r1, [r5]
 80004f2:	4630      	mov	r0, r6
 80004f4:	4631      	mov	r1, r6
 80004f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004fa:	fab3 f683 	clz	r6, r3
 80004fe:	2e00      	cmp	r6, #0
 8000500:	d14a      	bne.n	8000598 <__udivmoddi4+0x160>
 8000502:	428b      	cmp	r3, r1
 8000504:	d302      	bcc.n	800050c <__udivmoddi4+0xd4>
 8000506:	4282      	cmp	r2, r0
 8000508:	f200 80f9 	bhi.w	80006fe <__udivmoddi4+0x2c6>
 800050c:	1a84      	subs	r4, r0, r2
 800050e:	eb61 0303 	sbc.w	r3, r1, r3
 8000512:	2001      	movs	r0, #1
 8000514:	469e      	mov	lr, r3
 8000516:	2d00      	cmp	r5, #0
 8000518:	d0e0      	beq.n	80004dc <__udivmoddi4+0xa4>
 800051a:	e9c5 4e00 	strd	r4, lr, [r5]
 800051e:	e7dd      	b.n	80004dc <__udivmoddi4+0xa4>
 8000520:	b902      	cbnz	r2, 8000524 <__udivmoddi4+0xec>
 8000522:	deff      	udf	#255	; 0xff
 8000524:	fab2 f282 	clz	r2, r2
 8000528:	2a00      	cmp	r2, #0
 800052a:	f040 8092 	bne.w	8000652 <__udivmoddi4+0x21a>
 800052e:	eba1 010c 	sub.w	r1, r1, ip
 8000532:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000536:	fa1f fe8c 	uxth.w	lr, ip
 800053a:	2601      	movs	r6, #1
 800053c:	0c20      	lsrs	r0, r4, #16
 800053e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000542:	fb07 1113 	mls	r1, r7, r3, r1
 8000546:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800054a:	fb0e f003 	mul.w	r0, lr, r3
 800054e:	4288      	cmp	r0, r1
 8000550:	d908      	bls.n	8000564 <__udivmoddi4+0x12c>
 8000552:	eb1c 0101 	adds.w	r1, ip, r1
 8000556:	f103 38ff 	add.w	r8, r3, #4294967295
 800055a:	d202      	bcs.n	8000562 <__udivmoddi4+0x12a>
 800055c:	4288      	cmp	r0, r1
 800055e:	f200 80cb 	bhi.w	80006f8 <__udivmoddi4+0x2c0>
 8000562:	4643      	mov	r3, r8
 8000564:	1a09      	subs	r1, r1, r0
 8000566:	b2a4      	uxth	r4, r4
 8000568:	fbb1 f0f7 	udiv	r0, r1, r7
 800056c:	fb07 1110 	mls	r1, r7, r0, r1
 8000570:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000574:	fb0e fe00 	mul.w	lr, lr, r0
 8000578:	45a6      	cmp	lr, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x156>
 800057c:	eb1c 0404 	adds.w	r4, ip, r4
 8000580:	f100 31ff 	add.w	r1, r0, #4294967295
 8000584:	d202      	bcs.n	800058c <__udivmoddi4+0x154>
 8000586:	45a6      	cmp	lr, r4
 8000588:	f200 80bb 	bhi.w	8000702 <__udivmoddi4+0x2ca>
 800058c:	4608      	mov	r0, r1
 800058e:	eba4 040e 	sub.w	r4, r4, lr
 8000592:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x9a>
 8000598:	f1c6 0720 	rsb	r7, r6, #32
 800059c:	40b3      	lsls	r3, r6
 800059e:	fa22 fc07 	lsr.w	ip, r2, r7
 80005a2:	ea4c 0c03 	orr.w	ip, ip, r3
 80005a6:	fa20 f407 	lsr.w	r4, r0, r7
 80005aa:	fa01 f306 	lsl.w	r3, r1, r6
 80005ae:	431c      	orrs	r4, r3
 80005b0:	40f9      	lsrs	r1, r7
 80005b2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80005b6:	fa00 f306 	lsl.w	r3, r0, r6
 80005ba:	fbb1 f8f9 	udiv	r8, r1, r9
 80005be:	0c20      	lsrs	r0, r4, #16
 80005c0:	fa1f fe8c 	uxth.w	lr, ip
 80005c4:	fb09 1118 	mls	r1, r9, r8, r1
 80005c8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80005cc:	fb08 f00e 	mul.w	r0, r8, lr
 80005d0:	4288      	cmp	r0, r1
 80005d2:	fa02 f206 	lsl.w	r2, r2, r6
 80005d6:	d90b      	bls.n	80005f0 <__udivmoddi4+0x1b8>
 80005d8:	eb1c 0101 	adds.w	r1, ip, r1
 80005dc:	f108 3aff 	add.w	sl, r8, #4294967295
 80005e0:	f080 8088 	bcs.w	80006f4 <__udivmoddi4+0x2bc>
 80005e4:	4288      	cmp	r0, r1
 80005e6:	f240 8085 	bls.w	80006f4 <__udivmoddi4+0x2bc>
 80005ea:	f1a8 0802 	sub.w	r8, r8, #2
 80005ee:	4461      	add	r1, ip
 80005f0:	1a09      	subs	r1, r1, r0
 80005f2:	b2a4      	uxth	r4, r4
 80005f4:	fbb1 f0f9 	udiv	r0, r1, r9
 80005f8:	fb09 1110 	mls	r1, r9, r0, r1
 80005fc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000600:	fb00 fe0e 	mul.w	lr, r0, lr
 8000604:	458e      	cmp	lr, r1
 8000606:	d908      	bls.n	800061a <__udivmoddi4+0x1e2>
 8000608:	eb1c 0101 	adds.w	r1, ip, r1
 800060c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000610:	d26c      	bcs.n	80006ec <__udivmoddi4+0x2b4>
 8000612:	458e      	cmp	lr, r1
 8000614:	d96a      	bls.n	80006ec <__udivmoddi4+0x2b4>
 8000616:	3802      	subs	r0, #2
 8000618:	4461      	add	r1, ip
 800061a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800061e:	fba0 9402 	umull	r9, r4, r0, r2
 8000622:	eba1 010e 	sub.w	r1, r1, lr
 8000626:	42a1      	cmp	r1, r4
 8000628:	46c8      	mov	r8, r9
 800062a:	46a6      	mov	lr, r4
 800062c:	d356      	bcc.n	80006dc <__udivmoddi4+0x2a4>
 800062e:	d053      	beq.n	80006d8 <__udivmoddi4+0x2a0>
 8000630:	b15d      	cbz	r5, 800064a <__udivmoddi4+0x212>
 8000632:	ebb3 0208 	subs.w	r2, r3, r8
 8000636:	eb61 010e 	sbc.w	r1, r1, lr
 800063a:	fa01 f707 	lsl.w	r7, r1, r7
 800063e:	fa22 f306 	lsr.w	r3, r2, r6
 8000642:	40f1      	lsrs	r1, r6
 8000644:	431f      	orrs	r7, r3
 8000646:	e9c5 7100 	strd	r7, r1, [r5]
 800064a:	2600      	movs	r6, #0
 800064c:	4631      	mov	r1, r6
 800064e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000652:	f1c2 0320 	rsb	r3, r2, #32
 8000656:	40d8      	lsrs	r0, r3
 8000658:	fa0c fc02 	lsl.w	ip, ip, r2
 800065c:	fa21 f303 	lsr.w	r3, r1, r3
 8000660:	4091      	lsls	r1, r2
 8000662:	4301      	orrs	r1, r0
 8000664:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000668:	fa1f fe8c 	uxth.w	lr, ip
 800066c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000670:	fb07 3610 	mls	r6, r7, r0, r3
 8000674:	0c0b      	lsrs	r3, r1, #16
 8000676:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800067a:	fb00 f60e 	mul.w	r6, r0, lr
 800067e:	429e      	cmp	r6, r3
 8000680:	fa04 f402 	lsl.w	r4, r4, r2
 8000684:	d908      	bls.n	8000698 <__udivmoddi4+0x260>
 8000686:	eb1c 0303 	adds.w	r3, ip, r3
 800068a:	f100 38ff 	add.w	r8, r0, #4294967295
 800068e:	d22f      	bcs.n	80006f0 <__udivmoddi4+0x2b8>
 8000690:	429e      	cmp	r6, r3
 8000692:	d92d      	bls.n	80006f0 <__udivmoddi4+0x2b8>
 8000694:	3802      	subs	r0, #2
 8000696:	4463      	add	r3, ip
 8000698:	1b9b      	subs	r3, r3, r6
 800069a:	b289      	uxth	r1, r1
 800069c:	fbb3 f6f7 	udiv	r6, r3, r7
 80006a0:	fb07 3316 	mls	r3, r7, r6, r3
 80006a4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80006a8:	fb06 f30e 	mul.w	r3, r6, lr
 80006ac:	428b      	cmp	r3, r1
 80006ae:	d908      	bls.n	80006c2 <__udivmoddi4+0x28a>
 80006b0:	eb1c 0101 	adds.w	r1, ip, r1
 80006b4:	f106 38ff 	add.w	r8, r6, #4294967295
 80006b8:	d216      	bcs.n	80006e8 <__udivmoddi4+0x2b0>
 80006ba:	428b      	cmp	r3, r1
 80006bc:	d914      	bls.n	80006e8 <__udivmoddi4+0x2b0>
 80006be:	3e02      	subs	r6, #2
 80006c0:	4461      	add	r1, ip
 80006c2:	1ac9      	subs	r1, r1, r3
 80006c4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80006c8:	e738      	b.n	800053c <__udivmoddi4+0x104>
 80006ca:	462e      	mov	r6, r5
 80006cc:	4628      	mov	r0, r5
 80006ce:	e705      	b.n	80004dc <__udivmoddi4+0xa4>
 80006d0:	4606      	mov	r6, r0
 80006d2:	e6e3      	b.n	800049c <__udivmoddi4+0x64>
 80006d4:	4618      	mov	r0, r3
 80006d6:	e6f8      	b.n	80004ca <__udivmoddi4+0x92>
 80006d8:	454b      	cmp	r3, r9
 80006da:	d2a9      	bcs.n	8000630 <__udivmoddi4+0x1f8>
 80006dc:	ebb9 0802 	subs.w	r8, r9, r2
 80006e0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80006e4:	3801      	subs	r0, #1
 80006e6:	e7a3      	b.n	8000630 <__udivmoddi4+0x1f8>
 80006e8:	4646      	mov	r6, r8
 80006ea:	e7ea      	b.n	80006c2 <__udivmoddi4+0x28a>
 80006ec:	4620      	mov	r0, r4
 80006ee:	e794      	b.n	800061a <__udivmoddi4+0x1e2>
 80006f0:	4640      	mov	r0, r8
 80006f2:	e7d1      	b.n	8000698 <__udivmoddi4+0x260>
 80006f4:	46d0      	mov	r8, sl
 80006f6:	e77b      	b.n	80005f0 <__udivmoddi4+0x1b8>
 80006f8:	3b02      	subs	r3, #2
 80006fa:	4461      	add	r1, ip
 80006fc:	e732      	b.n	8000564 <__udivmoddi4+0x12c>
 80006fe:	4630      	mov	r0, r6
 8000700:	e709      	b.n	8000516 <__udivmoddi4+0xde>
 8000702:	4464      	add	r4, ip
 8000704:	3802      	subs	r0, #2
 8000706:	e742      	b.n	800058e <__udivmoddi4+0x156>

08000708 <__aeabi_idiv0>:
 8000708:	4770      	bx	lr
 800070a:	bf00      	nop

0800070c <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000710:	4b0d      	ldr	r3, [pc, #52]	; (8000748 <MX_CRC_Init+0x3c>)
 8000712:	4a0e      	ldr	r2, [pc, #56]	; (800074c <MX_CRC_Init+0x40>)
 8000714:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000716:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <MX_CRC_Init+0x3c>)
 8000718:	2200      	movs	r2, #0
 800071a:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 800071c:	4b0a      	ldr	r3, [pc, #40]	; (8000748 <MX_CRC_Init+0x3c>)
 800071e:	2200      	movs	r2, #0
 8000720:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000722:	4b09      	ldr	r3, [pc, #36]	; (8000748 <MX_CRC_Init+0x3c>)
 8000724:	2200      	movs	r2, #0
 8000726:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000728:	4b07      	ldr	r3, [pc, #28]	; (8000748 <MX_CRC_Init+0x3c>)
 800072a:	2200      	movs	r2, #0
 800072c:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800072e:	4b06      	ldr	r3, [pc, #24]	; (8000748 <MX_CRC_Init+0x3c>)
 8000730:	2201      	movs	r2, #1
 8000732:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000734:	4804      	ldr	r0, [pc, #16]	; (8000748 <MX_CRC_Init+0x3c>)
 8000736:	f006 fa4b 	bl	8006bd0 <HAL_CRC_Init>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000740:	f001 f9ec 	bl	8001b1c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000744:	bf00      	nop
 8000746:	bd80      	pop	{r7, pc}
 8000748:	2400827c 	.word	0x2400827c
 800074c:	40023000 	.word	0x40023000

08000750 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8000750:	b480      	push	{r7}
 8000752:	b085      	sub	sp, #20
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	4a0b      	ldr	r2, [pc, #44]	; (800078c <HAL_CRC_MspInit+0x3c>)
 800075e:	4293      	cmp	r3, r2
 8000760:	d10e      	bne.n	8000780 <HAL_CRC_MspInit+0x30>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000762:	4b0b      	ldr	r3, [pc, #44]	; (8000790 <HAL_CRC_MspInit+0x40>)
 8000764:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000768:	4a09      	ldr	r2, [pc, #36]	; (8000790 <HAL_CRC_MspInit+0x40>)
 800076a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800076e:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 8000772:	4b07      	ldr	r3, [pc, #28]	; (8000790 <HAL_CRC_MspInit+0x40>)
 8000774:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000778:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800077c:	60fb      	str	r3, [r7, #12]
 800077e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8000780:	bf00      	nop
 8000782:	3714      	adds	r7, #20
 8000784:	46bd      	mov	sp, r7
 8000786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078a:	4770      	bx	lr
 800078c:	40023000 	.word	0x40023000
 8000790:	58024400 	.word	0x58024400

08000794 <MX_DCMI_Init>:
DCMI_HandleTypeDef hdcmi;
DMA_HandleTypeDef hdma_dcmi;

/* DCMI init function */
void MX_DCMI_Init(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */
//
  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 8000798:	4b16      	ldr	r3, [pc, #88]	; (80007f4 <MX_DCMI_Init+0x60>)
 800079a:	4a17      	ldr	r2, [pc, #92]	; (80007f8 <MX_DCMI_Init+0x64>)
 800079c:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 800079e:	4b15      	ldr	r3, [pc, #84]	; (80007f4 <MX_DCMI_Init+0x60>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_RISING;
 80007a4:	4b13      	ldr	r3, [pc, #76]	; (80007f4 <MX_DCMI_Init+0x60>)
 80007a6:	2220      	movs	r2, #32
 80007a8:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 80007aa:	4b12      	ldr	r3, [pc, #72]	; (80007f4 <MX_DCMI_Init+0x60>)
 80007ac:	2280      	movs	r2, #128	; 0x80
 80007ae:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_HIGH;
 80007b0:	4b10      	ldr	r3, [pc, #64]	; (80007f4 <MX_DCMI_Init+0x60>)
 80007b2:	2240      	movs	r2, #64	; 0x40
 80007b4:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 80007b6:	4b0f      	ldr	r3, [pc, #60]	; (80007f4 <MX_DCMI_Init+0x60>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 80007bc:	4b0d      	ldr	r3, [pc, #52]	; (80007f4 <MX_DCMI_Init+0x60>)
 80007be:	2200      	movs	r2, #0
 80007c0:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80007c2:	4b0c      	ldr	r3, [pc, #48]	; (80007f4 <MX_DCMI_Init+0x60>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 80007c8:	4b0a      	ldr	r3, [pc, #40]	; (80007f4 <MX_DCMI_Init+0x60>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	625a      	str	r2, [r3, #36]	; 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 80007ce:	4b09      	ldr	r3, [pc, #36]	; (80007f4 <MX_DCMI_Init+0x60>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	629a      	str	r2, [r3, #40]	; 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 80007d4:	4b07      	ldr	r3, [pc, #28]	; (80007f4 <MX_DCMI_Init+0x60>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	62da      	str	r2, [r3, #44]	; 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 80007da:	4b06      	ldr	r3, [pc, #24]	; (80007f4 <MX_DCMI_Init+0x60>)
 80007dc:	2200      	movs	r2, #0
 80007de:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80007e0:	4804      	ldr	r0, [pc, #16]	; (80007f4 <MX_DCMI_Init+0x60>)
 80007e2:	f006 fae7 	bl	8006db4 <HAL_DCMI_Init>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 80007ec:	f001 f996 	bl	8001b1c <Error_Handler>
//  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
//  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
//  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
  /* USER CODE END DCMI_Init 2 */

}
 80007f0:	bf00      	nop
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	240082a0 	.word	0x240082a0
 80007f8:	48020000 	.word	0x48020000

080007fc <HAL_DCMI_MspInit>:

void HAL_DCMI_MspInit(DCMI_HandleTypeDef* dcmiHandle)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b08e      	sub	sp, #56	; 0x38
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000804:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000808:	2200      	movs	r2, #0
 800080a:	601a      	str	r2, [r3, #0]
 800080c:	605a      	str	r2, [r3, #4]
 800080e:	609a      	str	r2, [r3, #8]
 8000810:	60da      	str	r2, [r3, #12]
 8000812:	611a      	str	r2, [r3, #16]
  if(dcmiHandle->Instance==DCMI)
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4a76      	ldr	r2, [pc, #472]	; (80009f4 <HAL_DCMI_MspInit+0x1f8>)
 800081a:	4293      	cmp	r3, r2
 800081c:	f040 80e5 	bne.w	80009ea <HAL_DCMI_MspInit+0x1ee>
  {
  /* USER CODE BEGIN DCMI_MspInit 0 */
//
  /* USER CODE END DCMI_MspInit 0 */
    /* DCMI clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8000820:	4b75      	ldr	r3, [pc, #468]	; (80009f8 <HAL_DCMI_MspInit+0x1fc>)
 8000822:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 8000826:	4a74      	ldr	r2, [pc, #464]	; (80009f8 <HAL_DCMI_MspInit+0x1fc>)
 8000828:	f043 0301 	orr.w	r3, r3, #1
 800082c:	f8c2 313c 	str.w	r3, [r2, #316]	; 0x13c
 8000830:	4b71      	ldr	r3, [pc, #452]	; (80009f8 <HAL_DCMI_MspInit+0x1fc>)
 8000832:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 8000836:	f003 0301 	and.w	r3, r3, #1
 800083a:	623b      	str	r3, [r7, #32]
 800083c:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800083e:	4b6e      	ldr	r3, [pc, #440]	; (80009f8 <HAL_DCMI_MspInit+0x1fc>)
 8000840:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000844:	4a6c      	ldr	r2, [pc, #432]	; (80009f8 <HAL_DCMI_MspInit+0x1fc>)
 8000846:	f043 0302 	orr.w	r3, r3, #2
 800084a:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800084e:	4b6a      	ldr	r3, [pc, #424]	; (80009f8 <HAL_DCMI_MspInit+0x1fc>)
 8000850:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000854:	f003 0302 	and.w	r3, r3, #2
 8000858:	61fb      	str	r3, [r7, #28]
 800085a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800085c:	4b66      	ldr	r3, [pc, #408]	; (80009f8 <HAL_DCMI_MspInit+0x1fc>)
 800085e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000862:	4a65      	ldr	r2, [pc, #404]	; (80009f8 <HAL_DCMI_MspInit+0x1fc>)
 8000864:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000868:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800086c:	4b62      	ldr	r3, [pc, #392]	; (80009f8 <HAL_DCMI_MspInit+0x1fc>)
 800086e:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000872:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000876:	61bb      	str	r3, [r7, #24]
 8000878:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800087a:	4b5f      	ldr	r3, [pc, #380]	; (80009f8 <HAL_DCMI_MspInit+0x1fc>)
 800087c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000880:	4a5d      	ldr	r2, [pc, #372]	; (80009f8 <HAL_DCMI_MspInit+0x1fc>)
 8000882:	f043 0308 	orr.w	r3, r3, #8
 8000886:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800088a:	4b5b      	ldr	r3, [pc, #364]	; (80009f8 <HAL_DCMI_MspInit+0x1fc>)
 800088c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000890:	f003 0308 	and.w	r3, r3, #8
 8000894:	617b      	str	r3, [r7, #20]
 8000896:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000898:	4b57      	ldr	r3, [pc, #348]	; (80009f8 <HAL_DCMI_MspInit+0x1fc>)
 800089a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800089e:	4a56      	ldr	r2, [pc, #344]	; (80009f8 <HAL_DCMI_MspInit+0x1fc>)
 80008a0:	f043 0304 	orr.w	r3, r3, #4
 80008a4:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80008a8:	4b53      	ldr	r3, [pc, #332]	; (80009f8 <HAL_DCMI_MspInit+0x1fc>)
 80008aa:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80008ae:	f003 0304 	and.w	r3, r3, #4
 80008b2:	613b      	str	r3, [r7, #16]
 80008b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008b6:	4b50      	ldr	r3, [pc, #320]	; (80009f8 <HAL_DCMI_MspInit+0x1fc>)
 80008b8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80008bc:	4a4e      	ldr	r2, [pc, #312]	; (80009f8 <HAL_DCMI_MspInit+0x1fc>)
 80008be:	f043 0301 	orr.w	r3, r3, #1
 80008c2:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80008c6:	4b4c      	ldr	r3, [pc, #304]	; (80009f8 <HAL_DCMI_MspInit+0x1fc>)
 80008c8:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80008cc:	f003 0301 	and.w	r3, r3, #1
 80008d0:	60fb      	str	r3, [r7, #12]
 80008d2:	68fb      	ldr	r3, [r7, #12]
    PC7     ------> DCMI_D1
    PC6     ------> DCMI_D0
    PA4     ------> DCMI_HSYNC
    PA6     ------> DCMI_PIXCLK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8|GPIO_PIN_7;
 80008d4:	f44f 7360 	mov.w	r3, #896	; 0x380
 80008d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008da:	2302      	movs	r3, #2
 80008dc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008de:	2300      	movs	r3, #0
 80008e0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e2:	2300      	movs	r3, #0
 80008e4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 80008e6:	230d      	movs	r3, #13
 80008e8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008ee:	4619      	mov	r1, r3
 80008f0:	4842      	ldr	r0, [pc, #264]	; (80009fc <HAL_DCMI_MspInit+0x200>)
 80008f2:	f00a fc99 	bl	800b228 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80008f6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008fa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008fc:	2302      	movs	r3, #2
 80008fe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000900:	2300      	movs	r3, #0
 8000902:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000904:	2300      	movs	r3, #0
 8000906:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000908:	230d      	movs	r3, #13
 800090a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800090c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000910:	4619      	mov	r1, r3
 8000912:	483b      	ldr	r0, [pc, #236]	; (8000a00 <HAL_DCMI_MspInit+0x204>)
 8000914:	f00a fc88 	bl	800b228 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000918:	2308      	movs	r3, #8
 800091a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800091c:	2302      	movs	r3, #2
 800091e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000920:	2300      	movs	r3, #0
 8000922:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000924:	2300      	movs	r3, #0
 8000926:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8000928:	230d      	movs	r3, #13
 800092a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800092c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000930:	4619      	mov	r1, r3
 8000932:	4834      	ldr	r0, [pc, #208]	; (8000a04 <HAL_DCMI_MspInit+0x208>)
 8000934:	f00a fc78 	bl	800b228 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_9|GPIO_PIN_7|GPIO_PIN_6;
 8000938:	f44f 632c 	mov.w	r3, #2752	; 0xac0
 800093c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093e:	2302      	movs	r3, #2
 8000940:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000946:	2300      	movs	r3, #0
 8000948:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800094a:	230d      	movs	r3, #13
 800094c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800094e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000952:	4619      	mov	r1, r3
 8000954:	482c      	ldr	r0, [pc, #176]	; (8000a08 <HAL_DCMI_MspInit+0x20c>)
 8000956:	f00a fc67 	bl	800b228 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 800095a:	2350      	movs	r3, #80	; 0x50
 800095c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095e:	2302      	movs	r3, #2
 8000960:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000962:	2300      	movs	r3, #0
 8000964:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000966:	2300      	movs	r3, #0
 8000968:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 800096a:	230d      	movs	r3, #13
 800096c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800096e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000972:	4619      	mov	r1, r3
 8000974:	4825      	ldr	r0, [pc, #148]	; (8000a0c <HAL_DCMI_MspInit+0x210>)
 8000976:	f00a fc57 	bl	800b228 <HAL_GPIO_Init>

    /* DCMI DMA Init */
    /* DCMI Init */
    hdma_dcmi.Instance = DMA2_Stream1;
 800097a:	4b25      	ldr	r3, [pc, #148]	; (8000a10 <HAL_DCMI_MspInit+0x214>)
 800097c:	4a25      	ldr	r2, [pc, #148]	; (8000a14 <HAL_DCMI_MspInit+0x218>)
 800097e:	601a      	str	r2, [r3, #0]
    hdma_dcmi.Init.Request = DMA_REQUEST_DCMI_PSSI;
 8000980:	4b23      	ldr	r3, [pc, #140]	; (8000a10 <HAL_DCMI_MspInit+0x214>)
 8000982:	224b      	movs	r2, #75	; 0x4b
 8000984:	605a      	str	r2, [r3, #4]
    hdma_dcmi.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000986:	4b22      	ldr	r3, [pc, #136]	; (8000a10 <HAL_DCMI_MspInit+0x214>)
 8000988:	2200      	movs	r2, #0
 800098a:	609a      	str	r2, [r3, #8]
    hdma_dcmi.Init.PeriphInc = DMA_PINC_DISABLE;
 800098c:	4b20      	ldr	r3, [pc, #128]	; (8000a10 <HAL_DCMI_MspInit+0x214>)
 800098e:	2200      	movs	r2, #0
 8000990:	60da      	str	r2, [r3, #12]
    hdma_dcmi.Init.MemInc = DMA_MINC_ENABLE;
 8000992:	4b1f      	ldr	r3, [pc, #124]	; (8000a10 <HAL_DCMI_MspInit+0x214>)
 8000994:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000998:	611a      	str	r2, [r3, #16]
    hdma_dcmi.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800099a:	4b1d      	ldr	r3, [pc, #116]	; (8000a10 <HAL_DCMI_MspInit+0x214>)
 800099c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009a0:	615a      	str	r2, [r3, #20]
    hdma_dcmi.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80009a2:	4b1b      	ldr	r3, [pc, #108]	; (8000a10 <HAL_DCMI_MspInit+0x214>)
 80009a4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80009a8:	619a      	str	r2, [r3, #24]
    hdma_dcmi.Init.Mode = DMA_NORMAL;
 80009aa:	4b19      	ldr	r3, [pc, #100]	; (8000a10 <HAL_DCMI_MspInit+0x214>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	61da      	str	r2, [r3, #28]
    hdma_dcmi.Init.Priority = DMA_PRIORITY_HIGH;
 80009b0:	4b17      	ldr	r3, [pc, #92]	; (8000a10 <HAL_DCMI_MspInit+0x214>)
 80009b2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80009b6:	621a      	str	r2, [r3, #32]
    hdma_dcmi.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80009b8:	4b15      	ldr	r3, [pc, #84]	; (8000a10 <HAL_DCMI_MspInit+0x214>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dcmi) != HAL_OK)
 80009be:	4814      	ldr	r0, [pc, #80]	; (8000a10 <HAL_DCMI_MspInit+0x214>)
 80009c0:	f006 fcc6 	bl	8007350 <HAL_DMA_Init>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <HAL_DCMI_MspInit+0x1d2>
    {
      Error_Handler();
 80009ca:	f001 f8a7 	bl	8001b1c <Error_Handler>
    }

    __HAL_LINKDMA(dcmiHandle,DMA_Handle,hdma_dcmi);
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	4a0f      	ldr	r2, [pc, #60]	; (8000a10 <HAL_DCMI_MspInit+0x214>)
 80009d2:	649a      	str	r2, [r3, #72]	; 0x48
 80009d4:	4a0e      	ldr	r2, [pc, #56]	; (8000a10 <HAL_DCMI_MspInit+0x214>)
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	6393      	str	r3, [r2, #56]	; 0x38

    /* DCMI interrupt Init */
    HAL_NVIC_SetPriority(DCMI_PSSI_IRQn, 0, 0);
 80009da:	2200      	movs	r2, #0
 80009dc:	2100      	movs	r1, #0
 80009de:	204e      	movs	r0, #78	; 0x4e
 80009e0:	f006 f8c1 	bl	8006b66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DCMI_PSSI_IRQn);
 80009e4:	204e      	movs	r0, #78	; 0x4e
 80009e6:	f006 f8d8 	bl	8006b9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DCMI_MspInit 1 */
//
  /* USER CODE END DCMI_MspInit 1 */
  }
}
 80009ea:	bf00      	nop
 80009ec:	3738      	adds	r7, #56	; 0x38
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	48020000 	.word	0x48020000
 80009f8:	58024400 	.word	0x58024400
 80009fc:	58020400 	.word	0x58020400
 8000a00:	58021800 	.word	0x58021800
 8000a04:	58020c00 	.word	0x58020c00
 8000a08:	58020800 	.word	0x58020800
 8000a0c:	58020000 	.word	0x58020000
 8000a10:	240082f0 	.word	0x240082f0
 8000a14:	40020428 	.word	0x40020428

08000a18 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000a1e:	4b0d      	ldr	r3, [pc, #52]	; (8000a54 <MX_DMA_Init+0x3c>)
 8000a20:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000a24:	4a0b      	ldr	r2, [pc, #44]	; (8000a54 <MX_DMA_Init+0x3c>)
 8000a26:	f043 0302 	orr.w	r3, r3, #2
 8000a2a:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
 8000a2e:	4b09      	ldr	r3, [pc, #36]	; (8000a54 <MX_DMA_Init+0x3c>)
 8000a30:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 8000a34:	f003 0302 	and.w	r3, r3, #2
 8000a38:	607b      	str	r3, [r7, #4]
 8000a3a:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	2100      	movs	r1, #0
 8000a40:	2039      	movs	r0, #57	; 0x39
 8000a42:	f006 f890 	bl	8006b66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8000a46:	2039      	movs	r0, #57	; 0x39
 8000a48:	f006 f8a7 	bl	8006b9a <HAL_NVIC_EnableIRQ>

}
 8000a4c:	bf00      	nop
 8000a4e:	3708      	adds	r7, #8
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	58024400 	.word	0x58024400

08000a58 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000a5c:	4b1a      	ldr	r3, [pc, #104]	; (8000ac8 <MX_DMA2D_Init+0x70>)
 8000a5e:	4a1b      	ldr	r2, [pc, #108]	; (8000acc <MX_DMA2D_Init+0x74>)
 8000a60:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M_PFC;
 8000a62:	4b19      	ldr	r3, [pc, #100]	; (8000ac8 <MX_DMA2D_Init+0x70>)
 8000a64:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000a68:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000a6a:	4b17      	ldr	r3, [pc, #92]	; (8000ac8 <MX_DMA2D_Init+0x70>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000a70:	4b15      	ldr	r3, [pc, #84]	; (8000ac8 <MX_DMA2D_Init+0x70>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000a76:	4b14      	ldr	r3, [pc, #80]	; (8000ac8 <MX_DMA2D_Init+0x70>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	645a      	str	r2, [r3, #68]	; 0x44
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565;
 8000a7c:	4b12      	ldr	r3, [pc, #72]	; (8000ac8 <MX_DMA2D_Init+0x70>)
 8000a7e:	2202      	movs	r2, #2
 8000a80:	649a      	str	r2, [r3, #72]	; 0x48
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000a82:	4b11      	ldr	r3, [pc, #68]	; (8000ac8 <MX_DMA2D_Init+0x70>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000a88:	4b0f      	ldr	r3, [pc, #60]	; (8000ac8 <MX_DMA2D_Init+0x70>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	651a      	str	r2, [r3, #80]	; 0x50
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_INVERTED_ALPHA;
 8000a8e:	4b0e      	ldr	r3, [pc, #56]	; (8000ac8 <MX_DMA2D_Init+0x70>)
 8000a90:	2201      	movs	r2, #1
 8000a92:	655a      	str	r2, [r3, #84]	; 0x54
  hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR;
 8000a94:	4b0c      	ldr	r3, [pc, #48]	; (8000ac8 <MX_DMA2D_Init+0x70>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	659a      	str	r2, [r3, #88]	; 0x58
  hdma2d.LayerCfg[1].ChromaSubSampling = DMA2D_NO_CSS;
 8000a9a:	4b0b      	ldr	r3, [pc, #44]	; (8000ac8 <MX_DMA2D_Init+0x70>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	65da      	str	r2, [r3, #92]	; 0x5c
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000aa0:	4809      	ldr	r0, [pc, #36]	; (8000ac8 <MX_DMA2D_Init+0x70>)
 8000aa2:	f009 fb35 	bl	800a110 <HAL_DMA2D_Init>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_DMA2D_Init+0x58>
  {
    Error_Handler();
 8000aac:	f001 f836 	bl	8001b1c <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000ab0:	2101      	movs	r1, #1
 8000ab2:	4805      	ldr	r0, [pc, #20]	; (8000ac8 <MX_DMA2D_Init+0x70>)
 8000ab4:	f009 fdb4 	bl	800a620 <HAL_DMA2D_ConfigLayer>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <MX_DMA2D_Init+0x6a>
  {
    Error_Handler();
 8000abe:	f001 f82d 	bl	8001b1c <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000ac2:	bf00      	nop
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	24008368 	.word	0x24008368
 8000acc:	52001000 	.word	0x52001000

08000ad0 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b084      	sub	sp, #16
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	4a0e      	ldr	r2, [pc, #56]	; (8000b18 <HAL_DMA2D_MspInit+0x48>)
 8000ade:	4293      	cmp	r3, r2
 8000ae0:	d116      	bne.n	8000b10 <HAL_DMA2D_MspInit+0x40>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8000ae2:	4b0e      	ldr	r3, [pc, #56]	; (8000b1c <HAL_DMA2D_MspInit+0x4c>)
 8000ae4:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8000ae8:	4a0c      	ldr	r2, [pc, #48]	; (8000b1c <HAL_DMA2D_MspInit+0x4c>)
 8000aea:	f043 0310 	orr.w	r3, r3, #16
 8000aee:	f8c2 3134 	str.w	r3, [r2, #308]	; 0x134
 8000af2:	4b0a      	ldr	r3, [pc, #40]	; (8000b1c <HAL_DMA2D_MspInit+0x4c>)
 8000af4:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8000af8:	f003 0310 	and.w	r3, r3, #16
 8000afc:	60fb      	str	r3, [r7, #12]
 8000afe:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 0, 0);
 8000b00:	2200      	movs	r2, #0
 8000b02:	2100      	movs	r1, #0
 8000b04:	205a      	movs	r0, #90	; 0x5a
 8000b06:	f006 f82e 	bl	8006b66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8000b0a:	205a      	movs	r0, #90	; 0x5a
 8000b0c:	f006 f845 	bl	8006b9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8000b10:	bf00      	nop
 8000b12:	3710      	adds	r7, #16
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	52001000 	.word	0x52001000
 8000b1c:	58024400 	.word	0x58024400

08000b20 <DMA2D_Convert>:
  }
}

/* USER CODE BEGIN 1 */
void DMA2D_Convert(uint32_t* source, uint32_t* destination)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b086      	sub	sp, #24
 8000b24:	af02      	add	r7, sp, #8
 8000b26:	6078      	str	r0, [r7, #4]
 8000b28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  status = HAL_DMA2D_Start(&hdma2d, (uint32_t)source,
 8000b2a:	6879      	ldr	r1, [r7, #4]
 8000b2c:	683a      	ldr	r2, [r7, #0]
 8000b2e:	f44f 7388 	mov.w	r3, #272	; 0x110
 8000b32:	9300      	str	r3, [sp, #0]
 8000b34:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8000b38:	480c      	ldr	r0, [pc, #48]	; (8000b6c <DMA2D_Convert+0x4c>)
 8000b3a:	f009 fb4d 	bl	800a1d8 <HAL_DMA2D_Start>
 8000b3e:	4603      	mov	r3, r0
 8000b40:	73fb      	strb	r3, [r7, #15]
                        (uint32_t)destination, LTDC_WIDTH, LTDC_HEIGHT);
  if (status != HAL_OK) {
 8000b42:	7bfb      	ldrb	r3, [r7, #15]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d001      	beq.n	8000b4c <DMA2D_Convert+0x2c>
    Error_Handler();
 8000b48:	f000 ffe8 	bl	8001b1c <Error_Handler>
  }

  status = HAL_DMA2D_PollForTransfer(&hdma2d, 1000);
 8000b4c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000b50:	4806      	ldr	r0, [pc, #24]	; (8000b6c <DMA2D_Convert+0x4c>)
 8000b52:	f009 fb6c 	bl	800a22e <HAL_DMA2D_PollForTransfer>
 8000b56:	4603      	mov	r3, r0
 8000b58:	73fb      	strb	r3, [r7, #15]
  if (status != HAL_OK) {
 8000b5a:	7bfb      	ldrb	r3, [r7, #15]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <DMA2D_Convert+0x44>
    Error_Handler();
 8000b60:	f000 ffdc 	bl	8001b1c <Error_Handler>
  }
}
 8000b64:	bf00      	nop
 8000b66:	3710      	adds	r7, #16
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	bd80      	pop	{r7, pc}
 8000b6c:	24008368 	.word	0x24008368

08000b70 <drawVLine>:
/* Includes ------------------------------------------------------------------*/
#include "draw.h"

void drawVLine(uint32_t *buffer, int32_t x, int32_t y_start, int32_t y_end){
 8000b70:	b480      	push	{r7}
 8000b72:	b087      	sub	sp, #28
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	60f8      	str	r0, [r7, #12]
 8000b78:	60b9      	str	r1, [r7, #8]
 8000b7a:	607a      	str	r2, [r7, #4]
 8000b7c:	603b      	str	r3, [r7, #0]
	if(y_start<0){
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	da01      	bge.n	8000b88 <drawVLine+0x18>
		y_start=0;
 8000b84:	2300      	movs	r3, #0
 8000b86:	607b      	str	r3, [r7, #4]
	}
	if(y_end>LTDC_HEIGHT){
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8000b8e:	dd02      	ble.n	8000b96 <drawVLine+0x26>
		y_end=LTDC_HEIGHT;
 8000b90:	f44f 7388 	mov.w	r3, #272	; 0x110
 8000b94:	603b      	str	r3, [r7, #0]
	}
	for(uint32_t i = y_start; i<y_end; i++){
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	617b      	str	r3, [r7, #20]
 8000b9a:	e010      	b.n	8000bbe <drawVLine+0x4e>
			buffer[x+i*LTDC_WIDTH] = COLOR;
 8000b9c:	697a      	ldr	r2, [r7, #20]
 8000b9e:	4613      	mov	r3, r2
 8000ba0:	011b      	lsls	r3, r3, #4
 8000ba2:	1a9b      	subs	r3, r3, r2
 8000ba4:	015b      	lsls	r3, r3, #5
 8000ba6:	461a      	mov	r2, r3
 8000ba8:	68bb      	ldr	r3, [r7, #8]
 8000baa:	4413      	add	r3, r2
 8000bac:	009b      	lsls	r3, r3, #2
 8000bae:	68fa      	ldr	r2, [r7, #12]
 8000bb0:	4413      	add	r3, r2
 8000bb2:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 8000bb6:	601a      	str	r2, [r3, #0]
	for(uint32_t i = y_start; i<y_end; i++){
 8000bb8:	697b      	ldr	r3, [r7, #20]
 8000bba:	3301      	adds	r3, #1
 8000bbc:	617b      	str	r3, [r7, #20]
 8000bbe:	683b      	ldr	r3, [r7, #0]
 8000bc0:	697a      	ldr	r2, [r7, #20]
 8000bc2:	429a      	cmp	r2, r3
 8000bc4:	d3ea      	bcc.n	8000b9c <drawVLine+0x2c>
	}
}
 8000bc6:	bf00      	nop
 8000bc8:	bf00      	nop
 8000bca:	371c      	adds	r7, #28
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd2:	4770      	bx	lr

08000bd4 <drawHLine>:
void drawHLine(uint32_t *buffer, int32_t x_start, int32_t x_end, int32_t y){
 8000bd4:	b480      	push	{r7}
 8000bd6:	b087      	sub	sp, #28
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	60f8      	str	r0, [r7, #12]
 8000bdc:	60b9      	str	r1, [r7, #8]
 8000bde:	607a      	str	r2, [r7, #4]
 8000be0:	603b      	str	r3, [r7, #0]
	if(x_start<0){
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	da01      	bge.n	8000bec <drawHLine+0x18>
		x_start=0;
 8000be8:	2300      	movs	r3, #0
 8000bea:	60bb      	str	r3, [r7, #8]
	}
	if(x_end>LTDC_WIDTH){
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8000bf2:	dd02      	ble.n	8000bfa <drawHLine+0x26>
		x_end=LTDC_WIDTH;
 8000bf4:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8000bf8:	607b      	str	r3, [r7, #4]
	}
	x_end=x_end+x_end%2;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	f003 0301 	and.w	r3, r3, #1
 8000c02:	bfb8      	it	lt
 8000c04:	425b      	neglt	r3, r3
 8000c06:	687a      	ldr	r2, [r7, #4]
 8000c08:	4413      	add	r3, r2
 8000c0a:	607b      	str	r3, [r7, #4]
	for(uint32_t i = x_start; i<x_end; i++){
 8000c0c:	68bb      	ldr	r3, [r7, #8]
 8000c0e:	617b      	str	r3, [r7, #20]
 8000c10:	e01f      	b.n	8000c52 <drawHLine+0x7e>
		buffer[i+LTDC_WIDTH*y] = COLOR;
 8000c12:	683a      	ldr	r2, [r7, #0]
 8000c14:	4613      	mov	r3, r2
 8000c16:	011b      	lsls	r3, r3, #4
 8000c18:	1a9b      	subs	r3, r3, r2
 8000c1a:	015b      	lsls	r3, r3, #5
 8000c1c:	461a      	mov	r2, r3
 8000c1e:	697b      	ldr	r3, [r7, #20]
 8000c20:	4413      	add	r3, r2
 8000c22:	009b      	lsls	r3, r3, #2
 8000c24:	68fa      	ldr	r2, [r7, #12]
 8000c26:	4413      	add	r3, r2
 8000c28:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 8000c2c:	601a      	str	r2, [r3, #0]
		buffer[i+(LTDC_WIDTH+LTDC_WIDTH*y)] = COLOR;
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	1c5a      	adds	r2, r3, #1
 8000c32:	4613      	mov	r3, r2
 8000c34:	011b      	lsls	r3, r3, #4
 8000c36:	1a9b      	subs	r3, r3, r2
 8000c38:	015b      	lsls	r3, r3, #5
 8000c3a:	461a      	mov	r2, r3
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	4413      	add	r3, r2
 8000c40:	009b      	lsls	r3, r3, #2
 8000c42:	68fa      	ldr	r2, [r7, #12]
 8000c44:	4413      	add	r3, r2
 8000c46:	f44f 427f 	mov.w	r2, #65280	; 0xff00
 8000c4a:	601a      	str	r2, [r3, #0]
	for(uint32_t i = x_start; i<x_end; i++){
 8000c4c:	697b      	ldr	r3, [r7, #20]
 8000c4e:	3301      	adds	r3, #1
 8000c50:	617b      	str	r3, [r7, #20]
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	697a      	ldr	r2, [r7, #20]
 8000c56:	429a      	cmp	r2, r3
 8000c58:	d3db      	bcc.n	8000c12 <drawHLine+0x3e>
	}
}
 8000c5a:	bf00      	nop
 8000c5c:	bf00      	nop
 8000c5e:	371c      	adds	r7, #28
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr

08000c68 <drawRectangle>:
void drawRectangle(uint32_t *buffer, int32_t x_start, int32_t x_end, int32_t y_start, int32_t y_end){
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b084      	sub	sp, #16
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	60f8      	str	r0, [r7, #12]
 8000c70:	60b9      	str	r1, [r7, #8]
 8000c72:	607a      	str	r2, [r7, #4]
 8000c74:	603b      	str	r3, [r7, #0]
	drawVLine(buffer, x_start, y_start, y_end);
 8000c76:	69bb      	ldr	r3, [r7, #24]
 8000c78:	683a      	ldr	r2, [r7, #0]
 8000c7a:	68b9      	ldr	r1, [r7, #8]
 8000c7c:	68f8      	ldr	r0, [r7, #12]
 8000c7e:	f7ff ff77 	bl	8000b70 <drawVLine>
	drawVLine(buffer, x_end, y_start, y_end);
 8000c82:	69bb      	ldr	r3, [r7, #24]
 8000c84:	683a      	ldr	r2, [r7, #0]
 8000c86:	6879      	ldr	r1, [r7, #4]
 8000c88:	68f8      	ldr	r0, [r7, #12]
 8000c8a:	f7ff ff71 	bl	8000b70 <drawVLine>
	drawHLine(buffer, x_start, x_end, y_start);
 8000c8e:	683b      	ldr	r3, [r7, #0]
 8000c90:	687a      	ldr	r2, [r7, #4]
 8000c92:	68b9      	ldr	r1, [r7, #8]
 8000c94:	68f8      	ldr	r0, [r7, #12]
 8000c96:	f7ff ff9d 	bl	8000bd4 <drawHLine>
	drawHLine(buffer, x_start, x_end, y_end);
 8000c9a:	69bb      	ldr	r3, [r7, #24]
 8000c9c:	687a      	ldr	r2, [r7, #4]
 8000c9e:	68b9      	ldr	r1, [r7, #8]
 8000ca0:	68f8      	ldr	r0, [r7, #12]
 8000ca2:	f7ff ff97 	bl	8000bd4 <drawHLine>
}
 8000ca6:	bf00      	nop
 8000ca8:	3710      	adds	r7, #16
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bd80      	pop	{r7, pc}
	...

08000cb0 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram2;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b08c      	sub	sp, #48	; 0x30
 8000cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000cb6:	f107 0314 	add.w	r3, r7, #20
 8000cba:	2200      	movs	r2, #0
 8000cbc:	601a      	str	r2, [r3, #0]
 8000cbe:	605a      	str	r2, [r3, #4]
 8000cc0:	609a      	str	r2, [r3, #8]
 8000cc2:	60da      	str	r2, [r3, #12]
 8000cc4:	611a      	str	r2, [r3, #16]
 8000cc6:	615a      	str	r2, [r3, #20]
 8000cc8:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM2 memory initialization sequence
  */
  hsdram2.Instance = FMC_SDRAM_DEVICE;
 8000cca:	4b3c      	ldr	r3, [pc, #240]	; (8000dbc <MX_FMC_Init+0x10c>)
 8000ccc:	4a3c      	ldr	r2, [pc, #240]	; (8000dc0 <MX_FMC_Init+0x110>)
 8000cce:	601a      	str	r2, [r3, #0]
  /* hsdram2.Init */
  hsdram2.Init.SDBank = FMC_SDRAM_BANK2;
 8000cd0:	4b3a      	ldr	r3, [pc, #232]	; (8000dbc <MX_FMC_Init+0x10c>)
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	605a      	str	r2, [r3, #4]
  hsdram2.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_9;
 8000cd6:	4b39      	ldr	r3, [pc, #228]	; (8000dbc <MX_FMC_Init+0x10c>)
 8000cd8:	2201      	movs	r2, #1
 8000cda:	609a      	str	r2, [r3, #8]
  hsdram2.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000cdc:	4b37      	ldr	r3, [pc, #220]	; (8000dbc <MX_FMC_Init+0x10c>)
 8000cde:	2204      	movs	r2, #4
 8000ce0:	60da      	str	r2, [r3, #12]
  hsdram2.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000ce2:	4b36      	ldr	r3, [pc, #216]	; (8000dbc <MX_FMC_Init+0x10c>)
 8000ce4:	2210      	movs	r2, #16
 8000ce6:	611a      	str	r2, [r3, #16]
  hsdram2.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000ce8:	4b34      	ldr	r3, [pc, #208]	; (8000dbc <MX_FMC_Init+0x10c>)
 8000cea:	2240      	movs	r2, #64	; 0x40
 8000cec:	615a      	str	r2, [r3, #20]
  hsdram2.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_2;
 8000cee:	4b33      	ldr	r3, [pc, #204]	; (8000dbc <MX_FMC_Init+0x10c>)
 8000cf0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000cf4:	619a      	str	r2, [r3, #24]
  hsdram2.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000cf6:	4b31      	ldr	r3, [pc, #196]	; (8000dbc <MX_FMC_Init+0x10c>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	61da      	str	r2, [r3, #28]
  hsdram2.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000cfc:	4b2f      	ldr	r3, [pc, #188]	; (8000dbc <MX_FMC_Init+0x10c>)
 8000cfe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000d02:	621a      	str	r2, [r3, #32]
  hsdram2.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8000d04:	4b2d      	ldr	r3, [pc, #180]	; (8000dbc <MX_FMC_Init+0x10c>)
 8000d06:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d0a:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram2.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_2;
 8000d0c:	4b2b      	ldr	r3, [pc, #172]	; (8000dbc <MX_FMC_Init+0x10c>)
 8000d0e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000d12:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000d14:	2302      	movs	r3, #2
 8000d16:	617b      	str	r3, [r7, #20]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000d18:	2307      	movs	r3, #7
 8000d1a:	61bb      	str	r3, [r7, #24]
  SdramTiming.SelfRefreshTime = 5;
 8000d1c:	2305      	movs	r3, #5
 8000d1e:	61fb      	str	r3, [r7, #28]
  SdramTiming.RowCycleDelay = 6;
 8000d20:	2306      	movs	r3, #6
 8000d22:	623b      	str	r3, [r7, #32]
  SdramTiming.WriteRecoveryTime = 3;
 8000d24:	2303      	movs	r3, #3
 8000d26:	627b      	str	r3, [r7, #36]	; 0x24
  SdramTiming.RPDelay = 2;
 8000d28:	2302      	movs	r3, #2
 8000d2a:	62bb      	str	r3, [r7, #40]	; 0x28
  SdramTiming.RCDDelay = 2;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_SDRAM_Init(&hsdram2, &SdramTiming) != HAL_OK)
 8000d30:	f107 0314 	add.w	r3, r7, #20
 8000d34:	4619      	mov	r1, r3
 8000d36:	4821      	ldr	r0, [pc, #132]	; (8000dbc <MX_FMC_Init+0x10c>)
 8000d38:	f00e feca 	bl	800fad0 <HAL_SDRAM_Init>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d001      	beq.n	8000d46 <MX_FMC_Init+0x96>
  {
    Error_Handler( );
 8000d42:	f000 feeb 	bl	8001b1c <Error_Handler>

  /* USER CODE BEGIN FMC_Init 2 */
  FMC_SDRAM_CommandTypeDef Command;
  /* Step 1 and Step 2 already done in HAL_SDRAM_Init() */
  /* Step 3: Configure a clock configuration enable command */
	Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE; /* Set MODE bits to "001" */
 8000d46:	2301      	movs	r3, #1
 8000d48:	607b      	str	r3, [r7, #4]
	Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK2; /* configure the Target Bank bits */
 8000d4a:	2308      	movs	r3, #8
 8000d4c:	60bb      	str	r3, [r7, #8]
	Command.AutoRefreshNumber      = 1;
 8000d4e:	2301      	movs	r3, #1
 8000d50:	60fb      	str	r3, [r7, #12]
	Command.ModeRegisterDefinition = 0;
 8000d52:	2300      	movs	r3, #0
 8000d54:	613b      	str	r3, [r7, #16]
	HAL_SDRAM_SendCommand(&hsdram2, &Command, 0xfff);
 8000d56:	1d3b      	adds	r3, r7, #4
 8000d58:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	4817      	ldr	r0, [pc, #92]	; (8000dbc <MX_FMC_Init+0x10c>)
 8000d60:	f00e fef2 	bl	800fb48 <HAL_SDRAM_SendCommand>
	HAL_Delay(1); /* Step 4: Insert 100 us minimum delay - Min HAL Delay is 1ms */
 8000d64:	2001      	movs	r0, #1
 8000d66:	f005 fdff 	bl	8006968 <HAL_Delay>
	/* Step 5: Configure a PALL (precharge all) command */
	Command.CommandMode            = FMC_SDRAM_CMD_PALL; /* Set MODE bits to "010" */
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	607b      	str	r3, [r7, #4]
	HAL_SDRAM_SendCommand(&hsdram2, &Command, 0xfff);
 8000d6e:	1d3b      	adds	r3, r7, #4
 8000d70:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000d74:	4619      	mov	r1, r3
 8000d76:	4811      	ldr	r0, [pc, #68]	; (8000dbc <MX_FMC_Init+0x10c>)
 8000d78:	f00e fee6 	bl	800fb48 <HAL_SDRAM_SendCommand>
	/* Step 6: Configure an Auto Refresh command */
	Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE; /* Set MODE bits to "011" */
 8000d7c:	2303      	movs	r3, #3
 8000d7e:	607b      	str	r3, [r7, #4]
	Command.AutoRefreshNumber      = 2;
 8000d80:	2302      	movs	r3, #2
 8000d82:	60fb      	str	r3, [r7, #12]
	HAL_SDRAM_SendCommand(&hsdram2, &Command, 0xfff);
 8000d84:	1d3b      	adds	r3, r7, #4
 8000d86:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000d8a:	4619      	mov	r1, r3
 8000d8c:	480b      	ldr	r0, [pc, #44]	; (8000dbc <MX_FMC_Init+0x10c>)
 8000d8e:	f00e fedb 	bl	800fb48 <HAL_SDRAM_SendCommand>
	/* Step 7: Program the external memory mode register */
	Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;/*set the MODE bits to "100" */
 8000d92:	2304      	movs	r3, #4
 8000d94:	607b      	str	r3, [r7, #4]
	Command.ModeRegisterDefinition =  (uint32_t)0 | 0<<3 | 2<<4 | 0<<7 | 1<<9;
 8000d96:	f44f 7308 	mov.w	r3, #544	; 0x220
 8000d9a:	613b      	str	r3, [r7, #16]
	HAL_SDRAM_SendCommand(&hsdram2, &Command, 0xfff);
 8000d9c:	1d3b      	adds	r3, r7, #4
 8000d9e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000da2:	4619      	mov	r1, r3
 8000da4:	4805      	ldr	r0, [pc, #20]	; (8000dbc <MX_FMC_Init+0x10c>)
 8000da6:	f00e fecf 	bl	800fb48 <HAL_SDRAM_SendCommand>
	/* Step 8: Set the refresh rate counter - refer to section SDRAM refresh timer register in RM0455 */
	/* Set the device refresh rate
	* COUNT = [(SDRAM self refresh time / number of row) x  SDRAM CLK]  20
					= [(64ms/4096) * 200MHz] - 20 ~= 3115 */
	HAL_SDRAM_ProgramRefreshRate(&hsdram2, 3115);
 8000daa:	f640 412b 	movw	r1, #3115	; 0xc2b
 8000dae:	4803      	ldr	r0, [pc, #12]	; (8000dbc <MX_FMC_Init+0x10c>)
 8000db0:	f00e feff 	bl	800fbb2 <HAL_SDRAM_ProgramRefreshRate>
  /* USER CODE END FMC_Init 2 */
}
 8000db4:	bf00      	nop
 8000db6:	3730      	adds	r7, #48	; 0x30
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	240083d0 	.word	0x240083d0
 8000dc0:	52004140 	.word	0x52004140

08000dc4 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b0b8      	sub	sp, #224	; 0xe0
 8000dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dca:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]
 8000dd2:	605a      	str	r2, [r3, #4]
 8000dd4:	609a      	str	r2, [r3, #8]
 8000dd6:	60da      	str	r2, [r3, #12]
 8000dd8:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8000dda:	4b58      	ldr	r3, [pc, #352]	; (8000f3c <HAL_FMC_MspInit+0x178>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	f040 80a7 	bne.w	8000f32 <HAL_FMC_MspInit+0x16e>
    return;
  }
  FMC_Initialized = 1;
 8000de4:	4b55      	ldr	r3, [pc, #340]	; (8000f3c <HAL_FMC_MspInit+0x178>)
 8000de6:	2201      	movs	r2, #1
 8000de8:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000dea:	f107 0308 	add.w	r3, r7, #8
 8000dee:	22c0      	movs	r2, #192	; 0xc0
 8000df0:	2100      	movs	r1, #0
 8000df2:	4618      	mov	r0, r3
 8000df4:	f01c ff66 	bl	801dcc4 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 8000df8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000dfc:	f04f 0300 	mov.w	r3, #0
 8000e00:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.PLL2.PLL2M = 12;
 8000e04:	230c      	movs	r3, #12
 8000e06:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLL2.PLL2N = 200;
 8000e08:	23c8      	movs	r3, #200	; 0xc8
 8000e0a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLL2.PLL2P = 2;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8000e10:	2302      	movs	r3, #2
 8000e12:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLL2.PLL2R = 2;
 8000e14:	2302      	movs	r3, #2
 8000e16:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 8000e18:	2340      	movs	r3, #64	; 0x40
 8000e1a:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_PLL2;
 8000e20:	2302      	movs	r3, #2
 8000e22:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e24:	f107 0308 	add.w	r3, r7, #8
 8000e28:	4618      	mov	r0, r3
 8000e2a:	f00c ff53 	bl	800dcd4 <HAL_RCCEx_PeriphCLKConfig>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d001      	beq.n	8000e38 <HAL_FMC_MspInit+0x74>
    {
      Error_Handler();
 8000e34:	f000 fe72 	bl	8001b1c <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8000e38:	4b41      	ldr	r3, [pc, #260]	; (8000f40 <HAL_FMC_MspInit+0x17c>)
 8000e3a:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8000e3e:	4a40      	ldr	r2, [pc, #256]	; (8000f40 <HAL_FMC_MspInit+0x17c>)
 8000e40:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000e44:	f8c2 3134 	str.w	r3, [r2, #308]	; 0x134
 8000e48:	4b3d      	ldr	r3, [pc, #244]	; (8000f40 <HAL_FMC_MspInit+0x17c>)
 8000e4a:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 8000e4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e52:	607b      	str	r3, [r7, #4]
 8000e54:	687b      	ldr	r3, [r7, #4]
  PE8   ------> FMC_D5
  PE11   ------> FMC_D8
  PH7   ------> FMC_SDCKE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNCAS_Pin|SDCLK_Pin|A15_Pin|A14_Pin
 8000e56:	f248 1333 	movw	r3, #33075	; 0x8133
 8000e5a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |A11_Pin|A10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e5e:	2302      	movs	r3, #2
 8000e60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e64:	2300      	movs	r3, #0
 8000e66:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000e70:	230c      	movs	r3, #12
 8000e72:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e76:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	4831      	ldr	r0, [pc, #196]	; (8000f44 <HAL_FMC_MspInit+0x180>)
 8000e7e:	f00a f9d3 	bl	800b228 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D3_Pin|D2_Pin|D0_Pin|D1_Pin
 8000e82:	f24c 7303 	movw	r3, #50947	; 0xc703
 8000e86:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |D13_Pin|D15_Pin|D14_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8a:	2302      	movs	r3, #2
 8000e8c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e90:	2300      	movs	r3, #0
 8000e92:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e96:	2303      	movs	r3, #3
 8000e98:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000e9c:	230c      	movs	r3, #12
 8000e9e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ea2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4827      	ldr	r0, [pc, #156]	; (8000f48 <HAL_FMC_MspInit+0x184>)
 8000eaa:	f00a f9bd 	bl	800b228 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = FMC_NBL0_Pin|FMC_NBL1_Pin|D9_Pin|D4_Pin
 8000eae:	f64f 7383 	movw	r3, #65411	; 0xff83
 8000eb2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |D10_Pin|D11_Pin|D7_Pin|D6_Pin
                          |D12_Pin|D5_Pin|D8_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb6:	2302      	movs	r3, #2
 8000eb8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ec2:	2303      	movs	r3, #3
 8000ec4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000ec8:	230c      	movs	r3, #12
 8000eca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000ece:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	481d      	ldr	r0, [pc, #116]	; (8000f4c <HAL_FMC_MspInit+0x188>)
 8000ed6:	f00a f9a7 	bl	800b228 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A1_Pin|A0_Pin|A2_Pin|A4_Pin
 8000eda:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8000ede:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |A3_Pin|A5_Pin|A7_Pin|SDNRAS_Pin
                          |A9_Pin|A8_Pin|A6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee2:	2302      	movs	r3, #2
 8000ee4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eee:	2303      	movs	r3, #3
 8000ef0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000ef4:	230c      	movs	r3, #12
 8000ef6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000efa:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000efe:	4619      	mov	r1, r3
 8000f00:	4813      	ldr	r0, [pc, #76]	; (8000f50 <HAL_FMC_MspInit+0x18c>)
 8000f02:	f00a f991 	bl	800b228 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNE1_Pin|SDNWE_Pin|SDCKE1_Pin;
 8000f06:	23e0      	movs	r3, #224	; 0xe0
 8000f08:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f0c:	2302      	movs	r3, #2
 8000f0e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f12:	2300      	movs	r3, #0
 8000f14:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f18:	2303      	movs	r3, #3
 8000f1a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000f1e:	230c      	movs	r3, #12
 8000f20:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8000f24:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8000f28:	4619      	mov	r1, r3
 8000f2a:	480a      	ldr	r0, [pc, #40]	; (8000f54 <HAL_FMC_MspInit+0x190>)
 8000f2c:	f00a f97c 	bl	800b228 <HAL_GPIO_Init>
 8000f30:	e000      	b.n	8000f34 <HAL_FMC_MspInit+0x170>
    return;
 8000f32:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8000f34:	37e0      	adds	r7, #224	; 0xe0
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	24008404 	.word	0x24008404
 8000f40:	58024400 	.word	0x58024400
 8000f44:	58021800 	.word	0x58021800
 8000f48:	58020c00 	.word	0x58020c00
 8000f4c:	58021000 	.word	0x58021000
 8000f50:	58021400 	.word	0x58021400
 8000f54:	58021c00 	.word	0x58021c00

08000f58 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8000f60:	f7ff ff30 	bl	8000dc4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8000f64:	bf00      	nop
 8000f66:	3708      	adds	r7, #8
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}

08000f6c <MX_GPIO_Init>:
     PA0   ------> I2S6_WS
     PA3   ------> I2S6_MCK
     PB2   ------> OCTOSPIM_P1_CLK
*/
void MX_GPIO_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b090      	sub	sp, #64	; 0x40
 8000f70:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f76:	2200      	movs	r2, #0
 8000f78:	601a      	str	r2, [r3, #0]
 8000f7a:	605a      	str	r2, [r3, #4]
 8000f7c:	609a      	str	r2, [r3, #8]
 8000f7e:	60da      	str	r2, [r3, #12]
 8000f80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000f82:	4bc0      	ldr	r3, [pc, #768]	; (8001284 <MX_GPIO_Init+0x318>)
 8000f84:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000f88:	4abe      	ldr	r2, [pc, #760]	; (8001284 <MX_GPIO_Init+0x318>)
 8000f8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f8e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000f92:	4bbc      	ldr	r3, [pc, #752]	; (8001284 <MX_GPIO_Init+0x318>)
 8000f94:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000f98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000f9c:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa0:	4bb8      	ldr	r3, [pc, #736]	; (8001284 <MX_GPIO_Init+0x318>)
 8000fa2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000fa6:	4ab7      	ldr	r2, [pc, #732]	; (8001284 <MX_GPIO_Init+0x318>)
 8000fa8:	f043 0302 	orr.w	r3, r3, #2
 8000fac:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000fb0:	4bb4      	ldr	r3, [pc, #720]	; (8001284 <MX_GPIO_Init+0x318>)
 8000fb2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000fb6:	f003 0302 	and.w	r3, r3, #2
 8000fba:	627b      	str	r3, [r7, #36]	; 0x24
 8000fbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000fbe:	4bb1      	ldr	r3, [pc, #708]	; (8001284 <MX_GPIO_Init+0x318>)
 8000fc0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000fc4:	4aaf      	ldr	r2, [pc, #700]	; (8001284 <MX_GPIO_Init+0x318>)
 8000fc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000fca:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000fce:	4bad      	ldr	r3, [pc, #692]	; (8001284 <MX_GPIO_Init+0x318>)
 8000fd0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000fd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fd8:	623b      	str	r3, [r7, #32]
 8000fda:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8000fdc:	4ba9      	ldr	r3, [pc, #676]	; (8001284 <MX_GPIO_Init+0x318>)
 8000fde:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000fe2:	4aa8      	ldr	r2, [pc, #672]	; (8001284 <MX_GPIO_Init+0x318>)
 8000fe4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fe8:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8000fec:	4ba5      	ldr	r3, [pc, #660]	; (8001284 <MX_GPIO_Init+0x318>)
 8000fee:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8000ff2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ff6:	61fb      	str	r3, [r7, #28]
 8000ff8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ffa:	4ba2      	ldr	r3, [pc, #648]	; (8001284 <MX_GPIO_Init+0x318>)
 8000ffc:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001000:	4aa0      	ldr	r2, [pc, #640]	; (8001284 <MX_GPIO_Init+0x318>)
 8001002:	f043 0308 	orr.w	r3, r3, #8
 8001006:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800100a:	4b9e      	ldr	r3, [pc, #632]	; (8001284 <MX_GPIO_Init+0x318>)
 800100c:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001010:	f003 0308 	and.w	r3, r3, #8
 8001014:	61bb      	str	r3, [r7, #24]
 8001016:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001018:	4b9a      	ldr	r3, [pc, #616]	; (8001284 <MX_GPIO_Init+0x318>)
 800101a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800101e:	4a99      	ldr	r2, [pc, #612]	; (8001284 <MX_GPIO_Init+0x318>)
 8001020:	f043 0304 	orr.w	r3, r3, #4
 8001024:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001028:	4b96      	ldr	r3, [pc, #600]	; (8001284 <MX_GPIO_Init+0x318>)
 800102a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800102e:	f003 0304 	and.w	r3, r3, #4
 8001032:	617b      	str	r3, [r7, #20]
 8001034:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001036:	4b93      	ldr	r3, [pc, #588]	; (8001284 <MX_GPIO_Init+0x318>)
 8001038:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800103c:	4a91      	ldr	r2, [pc, #580]	; (8001284 <MX_GPIO_Init+0x318>)
 800103e:	f043 0310 	orr.w	r3, r3, #16
 8001042:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001046:	4b8f      	ldr	r3, [pc, #572]	; (8001284 <MX_GPIO_Init+0x318>)
 8001048:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800104c:	f003 0310 	and.w	r3, r3, #16
 8001050:	613b      	str	r3, [r7, #16]
 8001052:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001054:	4b8b      	ldr	r3, [pc, #556]	; (8001284 <MX_GPIO_Init+0x318>)
 8001056:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800105a:	4a8a      	ldr	r2, [pc, #552]	; (8001284 <MX_GPIO_Init+0x318>)
 800105c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001060:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001064:	4b87      	ldr	r3, [pc, #540]	; (8001284 <MX_GPIO_Init+0x318>)
 8001066:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800106a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001072:	4b84      	ldr	r3, [pc, #528]	; (8001284 <MX_GPIO_Init+0x318>)
 8001074:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001078:	4a82      	ldr	r2, [pc, #520]	; (8001284 <MX_GPIO_Init+0x318>)
 800107a:	f043 0301 	orr.w	r3, r3, #1
 800107e:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001082:	4b80      	ldr	r3, [pc, #512]	; (8001284 <MX_GPIO_Init+0x318>)
 8001084:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001088:	f003 0301 	and.w	r3, r3, #1
 800108c:	60bb      	str	r3, [r7, #8]
 800108e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001090:	4b7c      	ldr	r3, [pc, #496]	; (8001284 <MX_GPIO_Init+0x318>)
 8001092:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8001096:	4a7b      	ldr	r2, [pc, #492]	; (8001284 <MX_GPIO_Init+0x318>)
 8001098:	f043 0320 	orr.w	r3, r3, #32
 800109c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80010a0:	4b78      	ldr	r3, [pc, #480]	; (8001284 <MX_GPIO_Init+0x318>)
 80010a2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80010a6:	f003 0320 	and.w	r3, r3, #32
 80010aa:	607b      	str	r3, [r7, #4]
 80010ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010ae:	4b75      	ldr	r3, [pc, #468]	; (8001284 <MX_GPIO_Init+0x318>)
 80010b0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80010b4:	4a73      	ldr	r2, [pc, #460]	; (8001284 <MX_GPIO_Init+0x318>)
 80010b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010ba:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 80010be:	4b71      	ldr	r3, [pc, #452]	; (8001284 <MX_GPIO_Init+0x318>)
 80010c0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 80010c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010c8:	603b      	str	r3, [r7, #0]
 80010ca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, WIFI_BOOT_Pin|WIFI_WKUP_Pin|WIFI_RST_Pin, GPIO_PIN_RESET);
 80010cc:	2200      	movs	r2, #0
 80010ce:	210e      	movs	r1, #14
 80010d0:	486d      	ldr	r0, [pc, #436]	; (8001288 <MX_GPIO_Init+0x31c>)
 80010d2:	f00a fb63 	bl	800b79c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, USER_LED1_Pin|USER_LED2_Pin, GPIO_PIN_RESET);
 80010d6:	2200      	movs	r2, #0
 80010d8:	f640 0104 	movw	r1, #2052	; 0x804
 80010dc:	486b      	ldr	r0, [pc, #428]	; (800128c <MX_GPIO_Init+0x320>)
 80010de:	f00a fb5d 	bl	800b79c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 80010e2:	2200      	movs	r2, #0
 80010e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010e8:	4869      	ldr	r0, [pc, #420]	; (8001290 <MX_GPIO_Init+0x324>)
 80010ea:	f00a fb57 	bl	800b79c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AUDIO_NRST_GPIO_Port, AUDIO_NRST_Pin, GPIO_PIN_SET);
 80010ee:	2201      	movs	r2, #1
 80010f0:	2108      	movs	r1, #8
 80010f2:	4866      	ldr	r0, [pc, #408]	; (800128c <MX_GPIO_Init+0x320>)
 80010f4:	f00a fb52 	bl	800b79c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LCD_BL_CTRL_Pin|LCD_ON_OFF_Pin, GPIO_PIN_SET);
 80010f8:	2201      	movs	r2, #1
 80010fa:	2106      	movs	r1, #6
 80010fc:	4864      	ldr	r0, [pc, #400]	; (8001290 <MX_GPIO_Init+0x324>)
 80010fe:	f00a fb4d 	bl	800b79c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PIPin PIPin */
  GPIO_InitStruct.Pin = WIFI_GPIO_Pin|WIFI_DATRDY_Pin;
 8001102:	2330      	movs	r3, #48	; 0x30
 8001104:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001106:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800110a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110c:	2300      	movs	r3, #0
 800110e:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001110:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001114:	4619      	mov	r1, r3
 8001116:	485c      	ldr	r0, [pc, #368]	; (8001288 <MX_GPIO_Init+0x31c>)
 8001118:	f00a f886 	bl	800b228 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = I2S6_SDO_Pin|I2S6_SDI_Pin|I2S6_CK_Pin;
 800111c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001120:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001122:	2302      	movs	r3, #2
 8001124:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001126:	2300      	movs	r3, #0
 8001128:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800112a:	2300      	movs	r3, #0
 800112c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 800112e:	2305      	movs	r3, #5
 8001130:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001132:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001136:	4619      	mov	r1, r3
 8001138:	4854      	ldr	r0, [pc, #336]	; (800128c <MX_GPIO_Init+0x320>)
 800113a:	f00a f875 	bl	800b228 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OCSPI1_IO6_Pin;
 800113e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001142:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001144:	2302      	movs	r3, #2
 8001146:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001148:	2300      	movs	r3, #0
 800114a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800114c:	2303      	movs	r3, #3
 800114e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8001150:	2309      	movs	r3, #9
 8001152:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(OCSPI1_IO6_GPIO_Port, &GPIO_InitStruct);
 8001154:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001158:	4619      	mov	r1, r3
 800115a:	484c      	ldr	r0, [pc, #304]	; (800128c <MX_GPIO_Init+0x320>)
 800115c:	f00a f864 	bl	800b228 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OCSPI1_IO7_Pin;
 8001160:	2380      	movs	r3, #128	; 0x80
 8001162:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001164:	2302      	movs	r3, #2
 8001166:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	2300      	movs	r3, #0
 800116a:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800116c:	2303      	movs	r3, #3
 800116e:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001170:	230a      	movs	r3, #10
 8001172:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(OCSPI1_IO7_GPIO_Port, &GPIO_InitStruct);
 8001174:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001178:	4619      	mov	r1, r3
 800117a:	4846      	ldr	r0, [pc, #280]	; (8001294 <MX_GPIO_Init+0x328>)
 800117c:	f00a f854 	bl	800b228 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = SDIO1_D2_Pin|SDIO1_CK_Pin|SDIO1_D0_Pin;
 8001180:	f44f 53a8 	mov.w	r3, #5376	; 0x1500
 8001184:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001186:	2302      	movs	r3, #2
 8001188:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118a:	2300      	movs	r3, #0
 800118c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800118e:	2303      	movs	r3, #3
 8001190:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001192:	230c      	movs	r3, #12
 8001194:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001196:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800119a:	4619      	mov	r1, r3
 800119c:	483e      	ldr	r0, [pc, #248]	; (8001298 <MX_GPIO_Init+0x32c>)
 800119e:	f00a f843 	bl	800b228 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIPin PIPin PIPin */
  GPIO_InitStruct.Pin = WIFI_BOOT_Pin|WIFI_WKUP_Pin|WIFI_RST_Pin;
 80011a2:	230e      	movs	r3, #14
 80011a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011a6:	2301      	movs	r3, #1
 80011a8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011aa:	2300      	movs	r3, #0
 80011ac:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011ae:	2300      	movs	r3, #0
 80011b0:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80011b2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011b6:	4619      	mov	r1, r3
 80011b8:	4833      	ldr	r0, [pc, #204]	; (8001288 <MX_GPIO_Init+0x31c>)
 80011ba:	f00a f835 	bl	800b228 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = USER_LED1_Pin|AUDIO_NRST_Pin|USER_LED2_Pin;
 80011be:	f640 030c 	movw	r3, #2060	; 0x80c
 80011c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011c4:	2301      	movs	r3, #1
 80011c6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c8:	2300      	movs	r3, #0
 80011ca:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011cc:	2300      	movs	r3, #0
 80011ce:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80011d0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011d4:	4619      	mov	r1, r3
 80011d6:	482d      	ldr	r0, [pc, #180]	; (800128c <MX_GPIO_Init+0x320>)
 80011d8:	f00a f826 	bl	800b228 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SDIO1_CMD_Pin;
 80011dc:	2304      	movs	r3, #4
 80011de:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011e0:	2302      	movs	r3, #2
 80011e2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e4:	2300      	movs	r3, #0
 80011e6:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011e8:	2303      	movs	r3, #3
 80011ea:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80011ec:	230c      	movs	r3, #12
 80011ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SDIO1_CMD_GPIO_Port, &GPIO_InitStruct);
 80011f0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80011f4:	4619      	mov	r1, r3
 80011f6:	4827      	ldr	r0, [pc, #156]	; (8001294 <MX_GPIO_Init+0x328>)
 80011f8:	f00a f816 	bl	800b228 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 80011fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001200:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001202:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001206:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001208:	2301      	movs	r3, #1
 800120a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 800120c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001210:	4619      	mov	r1, r3
 8001212:	481d      	ldr	r0, [pc, #116]	; (8001288 <MX_GPIO_Init+0x31c>)
 8001214:	f00a f808 	bl	800b228 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI2_SCK_Pin;
 8001218:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800121c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800121e:	2302      	movs	r3, #2
 8001220:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001222:	2300      	movs	r3, #0
 8001224:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001226:	2300      	movs	r3, #0
 8001228:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800122a:	2305      	movs	r3, #5
 800122c:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 800122e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001232:	4619      	mov	r1, r3
 8001234:	4816      	ldr	r0, [pc, #88]	; (8001290 <MX_GPIO_Init+0x324>)
 8001236:	f009 fff7 	bl	800b228 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = SPI2_NSS_Pin|LCD_BL_CTRL_Pin|LCD_ON_OFF_Pin;
 800123a:	f640 0306 	movw	r3, #2054	; 0x806
 800123e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001240:	2301      	movs	r3, #1
 8001242:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001244:	2300      	movs	r3, #0
 8001246:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001248:	2300      	movs	r3, #0
 800124a:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800124c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001250:	4619      	mov	r1, r3
 8001252:	480f      	ldr	r0, [pc, #60]	; (8001290 <MX_GPIO_Init+0x324>)
 8001254:	f009 ffe8 	bl	800b228 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WAKEUP_Pin;
 8001258:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800125c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800125e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001262:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001264:	2300      	movs	r3, #0
 8001266:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8001268:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800126c:	4619      	mov	r1, r3
 800126e:	480a      	ldr	r0, [pc, #40]	; (8001298 <MX_GPIO_Init+0x32c>)
 8001270:	f009 ffda 	bl	800b228 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MCO_Pin;
 8001274:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001278:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127a:	2302      	movs	r3, #2
 800127c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127e:	2300      	movs	r3, #0
 8001280:	e00c      	b.n	800129c <MX_GPIO_Init+0x330>
 8001282:	bf00      	nop
 8001284:	58024400 	.word	0x58024400
 8001288:	58022000 	.word	0x58022000
 800128c:	58021800 	.word	0x58021800
 8001290:	58020000 	.word	0x58020000
 8001294:	58020c00 	.word	0x58020c00
 8001298:	58020800 	.word	0x58020800
 800129c:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129e:	2300      	movs	r3, #0
 80012a0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 80012a2:	2300      	movs	r3, #0
 80012a4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(MCO_GPIO_Port, &GPIO_InitStruct);
 80012a6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012aa:	4619      	mov	r1, r3
 80012ac:	4842      	ldr	r0, [pc, #264]	; (80013b8 <MX_GPIO_Init+0x44c>)
 80012ae:	f009 ffbb 	bl	800b228 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OCSPI1_NCS_Pin;
 80012b2:	2340      	movs	r3, #64	; 0x40
 80012b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012b6:	2302      	movs	r3, #2
 80012b8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ba:	2300      	movs	r3, #0
 80012bc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012be:	2303      	movs	r3, #3
 80012c0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 80012c2:	230a      	movs	r3, #10
 80012c4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(OCSPI1_NCS_GPIO_Port, &GPIO_InitStruct);
 80012c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012ca:	4619      	mov	r1, r3
 80012cc:	483b      	ldr	r0, [pc, #236]	; (80013bc <MX_GPIO_Init+0x450>)
 80012ce:	f009 ffab 	bl	800b228 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = SPI2_MISO_Pin|SPI2_MOSI_Pin;
 80012d2:	230c      	movs	r3, #12
 80012d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d6:	2302      	movs	r3, #2
 80012d8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012da:	2300      	movs	r3, #0
 80012dc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012de:	2300      	movs	r3, #0
 80012e0:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80012e2:	2305      	movs	r3, #5
 80012e4:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012e6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80012ea:	4619      	mov	r1, r3
 80012ec:	4834      	ldr	r0, [pc, #208]	; (80013c0 <MX_GPIO_Init+0x454>)
 80012ee:	f009 ff9b 	bl	800b228 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = I2C4_SDA_Pin|I2C4_SCL_Pin;
 80012f2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80012f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012f8:	2312      	movs	r3, #18
 80012fa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012fc:	2301      	movs	r3, #1
 80012fe:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001300:	2300      	movs	r3, #0
 8001302:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001304:	2304      	movs	r3, #4
 8001306:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001308:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800130c:	4619      	mov	r1, r3
 800130e:	482d      	ldr	r0, [pc, #180]	; (80013c4 <MX_GPIO_Init+0x458>)
 8001310:	f009 ff8a 	bl	800b228 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = OCSPI1_IO4_Pin|OCSPI1_DQS_Pin;
 8001314:	2322      	movs	r3, #34	; 0x22
 8001316:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001318:	2302      	movs	r3, #2
 800131a:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131c:	2300      	movs	r3, #0
 800131e:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001320:	2303      	movs	r3, #3
 8001322:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8001324:	230a      	movs	r3, #10
 8001326:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001328:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800132c:	4619      	mov	r1, r3
 800132e:	4824      	ldr	r0, [pc, #144]	; (80013c0 <MX_GPIO_Init+0x454>)
 8001330:	f009 ff7a 	bl	800b228 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001334:	2304      	movs	r3, #4
 8001336:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001338:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800133c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133e:	2300      	movs	r3, #0
 8001340:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001342:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001346:	4619      	mov	r1, r3
 8001348:	481f      	ldr	r0, [pc, #124]	; (80013c8 <MX_GPIO_Init+0x45c>)
 800134a:	f009 ff6d 	bl	800b228 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OCSPI1_IO5_Pin;
 800134e:	2308      	movs	r3, #8
 8001350:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001352:	2302      	movs	r3, #2
 8001354:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001356:	2300      	movs	r3, #0
 8001358:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800135a:	2303      	movs	r3, #3
 800135c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 800135e:	2309      	movs	r3, #9
 8001360:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(OCSPI1_IO5_GPIO_Port, &GPIO_InitStruct);
 8001362:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001366:	4619      	mov	r1, r3
 8001368:	4817      	ldr	r0, [pc, #92]	; (80013c8 <MX_GPIO_Init+0x45c>)
 800136a:	f009 ff5d 	bl	800b228 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = I2S6_WS_Pin|I2S6_MCK_Pin;
 800136e:	2309      	movs	r3, #9
 8001370:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001372:	2302      	movs	r3, #2
 8001374:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001376:	2300      	movs	r3, #0
 8001378:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800137a:	2300      	movs	r3, #0
 800137c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 800137e:	2305      	movs	r3, #5
 8001380:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001382:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001386:	4619      	mov	r1, r3
 8001388:	480b      	ldr	r0, [pc, #44]	; (80013b8 <MX_GPIO_Init+0x44c>)
 800138a:	f009 ff4d 	bl	800b228 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OCSPI1_CLK_Pin;
 800138e:	2304      	movs	r3, #4
 8001390:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001392:	2302      	movs	r3, #2
 8001394:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001396:	2300      	movs	r3, #0
 8001398:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800139a:	2303      	movs	r3, #3
 800139c:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 800139e:	2309      	movs	r3, #9
 80013a0:	63fb      	str	r3, [r7, #60]	; 0x3c
  HAL_GPIO_Init(OCSPI1_CLK_GPIO_Port, &GPIO_InitStruct);
 80013a2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80013a6:	4619      	mov	r1, r3
 80013a8:	4808      	ldr	r0, [pc, #32]	; (80013cc <MX_GPIO_Init+0x460>)
 80013aa:	f009 ff3d 	bl	800b228 <HAL_GPIO_Init>

}
 80013ae:	bf00      	nop
 80013b0:	3740      	adds	r7, #64	; 0x40
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	58020000 	.word	0x58020000
 80013bc:	58021800 	.word	0x58021800
 80013c0:	58020800 	.word	0x58020800
 80013c4:	58020c00 	.word	0x58020c00
 80013c8:	58021c00 	.word	0x58021c00
 80013cc:	58020400 	.word	0x58020400

080013d0 <_Z13rescale_ImagePmS_mmmm>:
 *      Author: pwl
 */

#include <img_utils.hpp>
void rescale_Image(uint32_t *srcImg,uint32_t *dstImg, uint32_t srcWidth, uint32_t srcHeight, uint32_t dstWidth, uint32_t dstHeight)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b08b      	sub	sp, #44	; 0x2c
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	60f8      	str	r0, [r7, #12]
 80013d8:	60b9      	str	r1, [r7, #8]
 80013da:	607a      	str	r2, [r7, #4]
 80013dc:	603b      	str	r3, [r7, #0]
    float scaleX = (float)srcWidth / dstWidth;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	ee07 3a90 	vmov	s15, r3
 80013e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80013e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80013ea:	ee07 3a90 	vmov	s15, r3
 80013ee:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80013f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013f6:	edc7 7a07 	vstr	s15, [r7, #28]
    float scaleY = (float)srcHeight / dstHeight;
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	ee07 3a90 	vmov	s15, r3
 8001400:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001404:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001406:	ee07 3a90 	vmov	s15, r3
 800140a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800140e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001412:	edc7 7a06 	vstr	s15, [r7, #24]

    for (uint32_t y = 0; y < dstHeight; y++)
 8001416:	2300      	movs	r3, #0
 8001418:	627b      	str	r3, [r7, #36]	; 0x24
 800141a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800141c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800141e:	429a      	cmp	r2, r3
 8001420:	d23d      	bcs.n	800149e <_Z13rescale_ImagePmS_mmmm+0xce>
    {
        for (uint32_t x = 0; x < dstWidth; x++)
 8001422:	2300      	movs	r3, #0
 8001424:	623b      	str	r3, [r7, #32]
 8001426:	6a3a      	ldr	r2, [r7, #32]
 8001428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800142a:	429a      	cmp	r2, r3
 800142c:	d233      	bcs.n	8001496 <_Z13rescale_ImagePmS_mmmm+0xc6>
        {
            uint32_t srcX = (uint32_t)(x * scaleX);
 800142e:	6a3b      	ldr	r3, [r7, #32]
 8001430:	ee07 3a90 	vmov	s15, r3
 8001434:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001438:	edd7 7a07 	vldr	s15, [r7, #28]
 800143c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001440:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001444:	ee17 3a90 	vmov	r3, s15
 8001448:	617b      	str	r3, [r7, #20]
            uint32_t srcY = (uint32_t)(y * scaleY);
 800144a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800144c:	ee07 3a90 	vmov	s15, r3
 8001450:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001454:	edd7 7a06 	vldr	s15, [r7, #24]
 8001458:	ee67 7a27 	vmul.f32	s15, s14, s15
 800145c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001460:	ee17 3a90 	vmov	r3, s15
 8001464:	613b      	str	r3, [r7, #16]

            dstImg[y * dstWidth + x] = srcImg[srcY * srcWidth + srcX];
 8001466:	693b      	ldr	r3, [r7, #16]
 8001468:	687a      	ldr	r2, [r7, #4]
 800146a:	fb03 f202 	mul.w	r2, r3, r2
 800146e:	697b      	ldr	r3, [r7, #20]
 8001470:	4413      	add	r3, r2
 8001472:	009b      	lsls	r3, r3, #2
 8001474:	68fa      	ldr	r2, [r7, #12]
 8001476:	441a      	add	r2, r3
 8001478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800147a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800147c:	fb03 f101 	mul.w	r1, r3, r1
 8001480:	6a3b      	ldr	r3, [r7, #32]
 8001482:	440b      	add	r3, r1
 8001484:	009b      	lsls	r3, r3, #2
 8001486:	68b9      	ldr	r1, [r7, #8]
 8001488:	440b      	add	r3, r1
 800148a:	6812      	ldr	r2, [r2, #0]
 800148c:	601a      	str	r2, [r3, #0]
        for (uint32_t x = 0; x < dstWidth; x++)
 800148e:	6a3b      	ldr	r3, [r7, #32]
 8001490:	3301      	adds	r3, #1
 8001492:	623b      	str	r3, [r7, #32]
 8001494:	e7c7      	b.n	8001426 <_Z13rescale_ImagePmS_mmmm+0x56>
    for (uint32_t y = 0; y < dstHeight; y++)
 8001496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001498:	3301      	adds	r3, #1
 800149a:	627b      	str	r3, [r7, #36]	; 0x24
 800149c:	e7bd      	b.n	800141a <_Z13rescale_ImagePmS_mmmm+0x4a>
        }
    }
}
 800149e:	bf00      	nop
 80014a0:	372c      	adds	r7, #44	; 0x2c
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr
	...

080014ac <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b08e      	sub	sp, #56	; 0x38
 80014b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 80014b2:	1d3b      	adds	r3, r7, #4
 80014b4:	2234      	movs	r2, #52	; 0x34
 80014b6:	2100      	movs	r1, #0
 80014b8:	4618      	mov	r0, r3
 80014ba:	f01c fc03 	bl	801dcc4 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 80014be:	4b38      	ldr	r3, [pc, #224]	; (80015a0 <MX_LTDC_Init+0xf4>)
 80014c0:	4a38      	ldr	r2, [pc, #224]	; (80015a4 <MX_LTDC_Init+0xf8>)
 80014c2:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80014c4:	4b36      	ldr	r3, [pc, #216]	; (80015a0 <MX_LTDC_Init+0xf4>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80014ca:	4b35      	ldr	r3, [pc, #212]	; (80015a0 <MX_LTDC_Init+0xf4>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AH;
 80014d0:	4b33      	ldr	r3, [pc, #204]	; (80015a0 <MX_LTDC_Init+0xf4>)
 80014d2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80014d6:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80014d8:	4b31      	ldr	r3, [pc, #196]	; (80015a0 <MX_LTDC_Init+0xf4>)
 80014da:	2200      	movs	r2, #0
 80014dc:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 80014de:	4b30      	ldr	r3, [pc, #192]	; (80015a0 <MX_LTDC_Init+0xf4>)
 80014e0:	2207      	movs	r2, #7
 80014e2:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 80014e4:	4b2e      	ldr	r3, [pc, #184]	; (80015a0 <MX_LTDC_Init+0xf4>)
 80014e6:	2203      	movs	r2, #3
 80014e8:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 80014ea:	4b2d      	ldr	r3, [pc, #180]	; (80015a0 <MX_LTDC_Init+0xf4>)
 80014ec:	220e      	movs	r2, #14
 80014ee:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 80014f0:	4b2b      	ldr	r3, [pc, #172]	; (80015a0 <MX_LTDC_Init+0xf4>)
 80014f2:	2205      	movs	r2, #5
 80014f4:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 80014f6:	4b2a      	ldr	r3, [pc, #168]	; (80015a0 <MX_LTDC_Init+0xf4>)
 80014f8:	f240 228e 	movw	r2, #654	; 0x28e
 80014fc:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 80014fe:	4b28      	ldr	r3, [pc, #160]	; (80015a0 <MX_LTDC_Init+0xf4>)
 8001500:	f240 12e5 	movw	r2, #485	; 0x1e5
 8001504:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 660;
 8001506:	4b26      	ldr	r3, [pc, #152]	; (80015a0 <MX_LTDC_Init+0xf4>)
 8001508:	f44f 7225 	mov.w	r2, #660	; 0x294
 800150c:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 487;
 800150e:	4b24      	ldr	r3, [pc, #144]	; (80015a0 <MX_LTDC_Init+0xf4>)
 8001510:	f240 12e7 	movw	r2, #487	; 0x1e7
 8001514:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001516:	4b22      	ldr	r3, [pc, #136]	; (80015a0 <MX_LTDC_Init+0xf4>)
 8001518:	2200      	movs	r2, #0
 800151a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 800151e:	4b20      	ldr	r3, [pc, #128]	; (80015a0 <MX_LTDC_Init+0xf4>)
 8001520:	2200      	movs	r2, #0
 8001522:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001526:	4b1e      	ldr	r3, [pc, #120]	; (80015a0 <MX_LTDC_Init+0xf4>)
 8001528:	2200      	movs	r2, #0
 800152a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800152e:	481c      	ldr	r0, [pc, #112]	; (80015a0 <MX_LTDC_Init+0xf4>)
 8001530:	f00a ffd4 	bl	800c4dc <HAL_LTDC_Init>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <MX_LTDC_Init+0x92>
  {
    Error_Handler();
 800153a:	f000 faef 	bl	8001b1c <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800153e:	2300      	movs	r3, #0
 8001540:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 0;
 8001542:	2300      	movs	r3, #0
 8001544:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8001546:	2300      	movs	r3, #0
 8001548:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800154e:	2300      	movs	r3, #0
 8001550:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 0;
 8001552:	2300      	movs	r3, #0
 8001554:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8001556:	2300      	movs	r3, #0
 8001558:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 800155a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800155e:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8001560:	2305      	movs	r3, #5
 8001562:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg.FBStartAdress = 0;
 8001564:	2300      	movs	r3, #0
 8001566:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg.ImageWidth = 0;
 8001568:	2300      	movs	r3, #0
 800156a:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg.ImageHeight = 0;
 800156c:	2300      	movs	r3, #0
 800156e:	633b      	str	r3, [r7, #48]	; 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8001570:	2300      	movs	r3, #0
 8001572:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  pLayerCfg.Backcolor.Green = 0;
 8001576:	2300      	movs	r3, #0
 8001578:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  pLayerCfg.Backcolor.Red = 0;
 800157c:	2300      	movs	r3, #0
 800157e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8001582:	1d3b      	adds	r3, r7, #4
 8001584:	2200      	movs	r2, #0
 8001586:	4619      	mov	r1, r3
 8001588:	4805      	ldr	r0, [pc, #20]	; (80015a0 <MX_LTDC_Init+0xf4>)
 800158a:	f00b f939 	bl	800c800 <HAL_LTDC_ConfigLayer>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <MX_LTDC_Init+0xec>
  {
    Error_Handler();
 8001594:	f000 fac2 	bl	8001b1c <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8001598:	bf00      	nop
 800159a:	3738      	adds	r7, #56	; 0x38
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	24008408 	.word	0x24008408
 80015a4:	50001000 	.word	0x50001000

080015a8 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b0bc      	sub	sp, #240	; 0xf0
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015b0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80015b4:	2200      	movs	r2, #0
 80015b6:	601a      	str	r2, [r3, #0]
 80015b8:	605a      	str	r2, [r3, #4]
 80015ba:	609a      	str	r2, [r3, #8]
 80015bc:	60da      	str	r2, [r3, #12]
 80015be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80015c0:	f107 0318 	add.w	r3, r7, #24
 80015c4:	22c0      	movs	r2, #192	; 0xc0
 80015c6:	2100      	movs	r1, #0
 80015c8:	4618      	mov	r0, r3
 80015ca:	f01c fb7b 	bl	801dcc4 <memset>
  if(ltdcHandle->Instance==LTDC)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4a5a      	ldr	r2, [pc, #360]	; (800173c <HAL_LTDC_MspInit+0x194>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	f040 80ad 	bne.w	8001734 <HAL_LTDC_MspInit+0x18c>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80015da:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80015de:	f04f 0300 	mov.w	r3, #0
 80015e2:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.PLL3.PLL3M = 24;
 80015e6:	2318      	movs	r3, #24
 80015e8:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.PLL3.PLL3N = 192;
 80015ea:	23c0      	movs	r3, #192	; 0xc0
 80015ec:	647b      	str	r3, [r7, #68]	; 0x44
    PeriphClkInitStruct.PLL3.PLL3P = 17;
 80015ee:	2311      	movs	r3, #17
 80015f0:	64bb      	str	r3, [r7, #72]	; 0x48
    PeriphClkInitStruct.PLL3.PLL3Q = 2;
 80015f2:	2302      	movs	r3, #2
 80015f4:	64fb      	str	r3, [r7, #76]	; 0x4c
    PeriphClkInitStruct.PLL3.PLL3R = 16;
 80015f6:	2310      	movs	r3, #16
 80015f8:	653b      	str	r3, [r7, #80]	; 0x50
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_0;
 80015fa:	2300      	movs	r3, #0
 80015fc:	657b      	str	r3, [r7, #84]	; 0x54
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 80015fe:	2300      	movs	r3, #0
 8001600:	65bb      	str	r3, [r7, #88]	; 0x58
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8001602:	2300      	movs	r3, #0
 8001604:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001606:	f107 0318 	add.w	r3, r7, #24
 800160a:	4618      	mov	r0, r3
 800160c:	f00c fb62 	bl	800dcd4 <HAL_RCCEx_PeriphCLKConfig>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d001      	beq.n	800161a <HAL_LTDC_MspInit+0x72>
    {
      Error_Handler();
 8001616:	f000 fa81 	bl	8001b1c <Error_Handler>
    }

    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800161a:	4b49      	ldr	r3, [pc, #292]	; (8001740 <HAL_LTDC_MspInit+0x198>)
 800161c:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 8001620:	4a47      	ldr	r2, [pc, #284]	; (8001740 <HAL_LTDC_MspInit+0x198>)
 8001622:	f043 0308 	orr.w	r3, r3, #8
 8001626:	f8c2 3144 	str.w	r3, [r2, #324]	; 0x144
 800162a:	4b45      	ldr	r3, [pc, #276]	; (8001740 <HAL_LTDC_MspInit+0x198>)
 800162c:	f8d3 3144 	ldr.w	r3, [r3, #324]	; 0x144
 8001630:	f003 0308 	and.w	r3, r3, #8
 8001634:	617b      	str	r3, [r7, #20]
 8001636:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOK_CLK_ENABLE();
 8001638:	4b41      	ldr	r3, [pc, #260]	; (8001740 <HAL_LTDC_MspInit+0x198>)
 800163a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800163e:	4a40      	ldr	r2, [pc, #256]	; (8001740 <HAL_LTDC_MspInit+0x198>)
 8001640:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001644:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001648:	4b3d      	ldr	r3, [pc, #244]	; (8001740 <HAL_LTDC_MspInit+0x198>)
 800164a:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800164e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001652:	613b      	str	r3, [r7, #16]
 8001654:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001656:	4b3a      	ldr	r3, [pc, #232]	; (8001740 <HAL_LTDC_MspInit+0x198>)
 8001658:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800165c:	4a38      	ldr	r2, [pc, #224]	; (8001740 <HAL_LTDC_MspInit+0x198>)
 800165e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001662:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001666:	4b36      	ldr	r3, [pc, #216]	; (8001740 <HAL_LTDC_MspInit+0x198>)
 8001668:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800166c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8001674:	4b32      	ldr	r3, [pc, #200]	; (8001740 <HAL_LTDC_MspInit+0x198>)
 8001676:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800167a:	4a31      	ldr	r2, [pc, #196]	; (8001740 <HAL_LTDC_MspInit+0x198>)
 800167c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001680:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8001684:	4b2e      	ldr	r3, [pc, #184]	; (8001740 <HAL_LTDC_MspInit+0x198>)
 8001686:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800168a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800168e:	60bb      	str	r3, [r7, #8]
 8001690:	68bb      	ldr	r3, [r7, #8]
    PJ1     ------> LTDC_R2
    PJ4     ------> LTDC_R5
    PJ2     ------> LTDC_R3
    PJ3     ------> LTDC_R4
    */
    GPIO_InitStruct.Pin = LCD_B6_Pin|LCD_B7_Pin|LCD_B4_Pin|LCD_B5_Pin
 8001692:	23ff      	movs	r3, #255	; 0xff
 8001694:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
                          |LCD_DE_Pin|LCD_G7_Pin|LCD_G6_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001698:	2302      	movs	r3, #2
 800169a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169e:	2300      	movs	r3, #0
 80016a0:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016a4:	2303      	movs	r3, #3
 80016a6:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80016aa:	230e      	movs	r3, #14
 80016ac:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 80016b0:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80016b4:	4619      	mov	r1, r3
 80016b6:	4823      	ldr	r0, [pc, #140]	; (8001744 <HAL_LTDC_MspInit+0x19c>)
 80016b8:	f009 fdb6 	bl	800b228 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B3_Pin|LCD_B2_Pin|LCD_B1_Pin|LCD_B0_Pin
 80016bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016c0:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
                          |LCD_G4_Pin|LCD_G3_Pin|LCD_G2_Pin|LCD_G1_Pin
                          |LCD_R7_Pin|LCD_G0_Pin|LCD_R1_Pin|LCD_R6_Pin
                          |LCD_R2_Pin|LCD_R5_Pin|LCD_R3_Pin|LCD_R4_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016c4:	2302      	movs	r3, #2
 80016c6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ca:	2300      	movs	r3, #0
 80016cc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016d0:	2303      	movs	r3, #3
 80016d2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80016d6:	230e      	movs	r3, #14
 80016d8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 80016dc:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80016e0:	4619      	mov	r1, r3
 80016e2:	4819      	ldr	r0, [pc, #100]	; (8001748 <HAL_LTDC_MspInit+0x1a0>)
 80016e4:	f009 fda0 	bl	800b228 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_CLK_Pin|LCD_VSYNC_Pin|LCD_R0_Pin;
 80016e8:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80016ec:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016f0:	2302      	movs	r3, #2
 80016f2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f6:	2300      	movs	r3, #0
 80016f8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016fc:	2303      	movs	r3, #3
 80016fe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001702:	230e      	movs	r3, #14
 8001704:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001708:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 800170c:	4619      	mov	r1, r3
 800170e:	480f      	ldr	r0, [pc, #60]	; (800174c <HAL_LTDC_MspInit+0x1a4>)
 8001710:	f009 fd8a 	bl	800b228 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0);
 8001714:	2200      	movs	r2, #0
 8001716:	2100      	movs	r1, #0
 8001718:	2058      	movs	r0, #88	; 0x58
 800171a:	f005 fa24 	bl	8006b66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 800171e:	2058      	movs	r0, #88	; 0x58
 8001720:	f005 fa3b 	bl	8006b9a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(LTDC_ER_IRQn, 0, 0);
 8001724:	2200      	movs	r2, #0
 8001726:	2100      	movs	r1, #0
 8001728:	2059      	movs	r0, #89	; 0x59
 800172a:	f005 fa1c 	bl	8006b66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_ER_IRQn);
 800172e:	2059      	movs	r0, #89	; 0x59
 8001730:	f005 fa33 	bl	8006b9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 8001734:	bf00      	nop
 8001736:	37f0      	adds	r7, #240	; 0xf0
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	50001000 	.word	0x50001000
 8001740:	58024400 	.word	0x58024400
 8001744:	58022800 	.word	0x58022800
 8001748:	58022400 	.word	0x58022400
 800174c:	58022000 	.word	0x58022000

08001750 <LTDC_Init_from_buffer>:
  /* USER CODE END LTDC_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void LTDC_Init_from_buffer(uint32_t* buffer){
 8001750:	b580      	push	{r7, lr}
 8001752:	b090      	sub	sp, #64	; 0x40
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
	LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001758:	f107 030c 	add.w	r3, r7, #12
 800175c:	2234      	movs	r2, #52	; 0x34
 800175e:	2100      	movs	r1, #0
 8001760:	4618      	mov	r0, r3
 8001762:	f01c faaf 	bl	801dcc4 <memset>
	pLayerCfg.WindowX0 = 28;
 8001766:	231c      	movs	r3, #28
 8001768:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = 28+LTDC_WIDTH;
 800176a:	f44f 73fe 	mov.w	r3, #508	; 0x1fc
 800176e:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 6;
 8001770:	2306      	movs	r3, #6
 8001772:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = 6+LTDC_HEIGHT;
 8001774:	f44f 738b 	mov.w	r3, #278	; 0x116
 8001778:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800177a:	2300      	movs	r3, #0
 800177c:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 800177e:	23ff      	movs	r3, #255	; 0xff
 8001780:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 8001782:	2300      	movs	r3, #0
 8001784:	627b      	str	r3, [r7, #36]	; 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8001786:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800178a:	62bb      	str	r3, [r7, #40]	; 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800178c:	2305      	movs	r3, #5
 800178e:	62fb      	str	r3, [r7, #44]	; 0x2c
	pLayerCfg.FBStartAdress = (uint32_t)buffer;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	633b      	str	r3, [r7, #48]	; 0x30
	pLayerCfg.ImageWidth = LTDC_WIDTH;
 8001794:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8001798:	637b      	str	r3, [r7, #52]	; 0x34
	pLayerCfg.ImageHeight = LTDC_HEIGHT;
 800179a:	f44f 7388 	mov.w	r3, #272	; 0x110
 800179e:	63bb      	str	r3, [r7, #56]	; 0x38
	pLayerCfg.Backcolor.Blue = 0;
 80017a0:	2300      	movs	r3, #0
 80017a2:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
	pLayerCfg.Backcolor.Green = 0;
 80017a6:	2300      	movs	r3, #0
 80017a8:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
	pLayerCfg.Backcolor.Red = 0;
 80017ac:	2300      	movs	r3, #0
 80017ae:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 80017b2:	f107 030c 	add.w	r3, r7, #12
 80017b6:	2200      	movs	r2, #0
 80017b8:	4619      	mov	r1, r3
 80017ba:	4806      	ldr	r0, [pc, #24]	; (80017d4 <LTDC_Init_from_buffer+0x84>)
 80017bc:	f00b f820 	bl	800c800 <HAL_LTDC_ConfigLayer>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <LTDC_Init_from_buffer+0x7a>
	{
	Error_Handler();
 80017c6:	f000 f9a9 	bl	8001b1c <Error_Handler>
	}
}
 80017ca:	bf00      	nop
 80017cc:	3740      	adds	r7, #64	; 0x40
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	24008408 	.word	0x24008408

080017d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b086      	sub	sp, #24
 80017dc:	af02      	add	r7, sp, #8
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80017de:	4b76      	ldr	r3, [pc, #472]	; (80019b8 <main+0x1e0>)
 80017e0:	695b      	ldr	r3, [r3, #20]
 80017e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	bf14      	ite	ne
 80017ea:	2301      	movne	r3, #1
 80017ec:	2300      	moveq	r3, #0
 80017ee:	b2db      	uxtb	r3, r3
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d11b      	bne.n	800182c <main+0x54>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80017f4:	f3bf 8f4f 	dsb	sy
}
 80017f8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80017fa:	f3bf 8f6f 	isb	sy
}
 80017fe:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001800:	4b6d      	ldr	r3, [pc, #436]	; (80019b8 <main+0x1e0>)
 8001802:	2200      	movs	r2, #0
 8001804:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001808:	f3bf 8f4f 	dsb	sy
}
 800180c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800180e:	f3bf 8f6f 	isb	sy
}
 8001812:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001814:	4b68      	ldr	r3, [pc, #416]	; (80019b8 <main+0x1e0>)
 8001816:	695b      	ldr	r3, [r3, #20]
 8001818:	4a67      	ldr	r2, [pc, #412]	; (80019b8 <main+0x1e0>)
 800181a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800181e:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001820:	f3bf 8f4f 	dsb	sy
}
 8001824:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001826:	f3bf 8f6f 	isb	sy
}
 800182a:	e000      	b.n	800182e <main+0x56>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800182c:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800182e:	4b62      	ldr	r3, [pc, #392]	; (80019b8 <main+0x1e0>)
 8001830:	695b      	ldr	r3, [r3, #20]
 8001832:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001836:	2b00      	cmp	r3, #0
 8001838:	bf14      	ite	ne
 800183a:	2301      	movne	r3, #1
 800183c:	2300      	moveq	r3, #0
 800183e:	b2db      	uxtb	r3, r3
 8001840:	2b00      	cmp	r3, #0
 8001842:	d144      	bne.n	80018ce <main+0xf6>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8001844:	4b5c      	ldr	r3, [pc, #368]	; (80019b8 <main+0x1e0>)
 8001846:	2200      	movs	r2, #0
 8001848:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800184c:	f3bf 8f4f 	dsb	sy
}
 8001850:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001852:	4b59      	ldr	r3, [pc, #356]	; (80019b8 <main+0x1e0>)
 8001854:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001858:	60bb      	str	r3, [r7, #8]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	0b5b      	lsrs	r3, r3, #13
 800185e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001862:	607b      	str	r3, [r7, #4]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	08db      	lsrs	r3, r3, #3
 8001868:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800186c:	603b      	str	r3, [r7, #0]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	015a      	lsls	r2, r3, #5
 8001872:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8001876:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8001878:	683a      	ldr	r2, [r7, #0]
 800187a:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800187c:	494e      	ldr	r1, [pc, #312]	; (80019b8 <main+0x1e0>)
 800187e:	4313      	orrs	r3, r2
 8001880:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	1e5a      	subs	r2, r3, #1
 8001888:	603a      	str	r2, [r7, #0]
 800188a:	2b00      	cmp	r3, #0
 800188c:	bf14      	ite	ne
 800188e:	2301      	movne	r3, #1
 8001890:	2300      	moveq	r3, #0
 8001892:	b2db      	uxtb	r3, r3
 8001894:	2b00      	cmp	r3, #0
 8001896:	d000      	beq.n	800189a <main+0xc2>
      do {
 8001898:	e7e9      	b.n	800186e <main+0x96>
    } while(sets-- != 0U);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	1e5a      	subs	r2, r3, #1
 800189e:	607a      	str	r2, [r7, #4]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	bf14      	ite	ne
 80018a4:	2301      	movne	r3, #1
 80018a6:	2300      	moveq	r3, #0
 80018a8:	b2db      	uxtb	r3, r3
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d000      	beq.n	80018b0 <main+0xd8>
    do {
 80018ae:	e7d9      	b.n	8001864 <main+0x8c>
  __ASM volatile ("dsb 0xF":::"memory");
 80018b0:	f3bf 8f4f 	dsb	sy
}
 80018b4:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80018b6:	4b40      	ldr	r3, [pc, #256]	; (80019b8 <main+0x1e0>)
 80018b8:	695b      	ldr	r3, [r3, #20]
 80018ba:	4a3f      	ldr	r2, [pc, #252]	; (80019b8 <main+0x1e0>)
 80018bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018c0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80018c2:	f3bf 8f4f 	dsb	sy
}
 80018c6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80018c8:	f3bf 8f6f 	isb	sy
}
 80018cc:	e000      	b.n	80018d0 <main+0xf8>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80018ce:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018d0:	f004 ffb8 	bl	8006844 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018d4:	f000 f87c 	bl	80019d0 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018d8:	f7ff fb48 	bl	8000f6c <MX_GPIO_Init>
  MX_DMA_Init();
 80018dc:	f7ff f89c 	bl	8000a18 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80018e0:	f004 fec8 	bl	8006674 <MX_USART1_UART_Init>
  MX_DMA2D_Init();
 80018e4:	f7ff f8b8 	bl	8000a58 <MX_DMA2D_Init>
  MX_LTDC_Init();
 80018e8:	f7ff fde0 	bl	80014ac <MX_LTDC_Init>
  MX_DCMI_Init();
 80018ec:	f7fe ff52 	bl	8000794 <MX_DCMI_Init>
  MX_RTC_Init();
 80018f0:	f003 ff0c 	bl	800570c <MX_RTC_Init>
  MX_FMC_Init();
 80018f4:	f7ff f9dc 	bl	8000cb0 <MX_FMC_Init>
  MX_CRC_Init();
 80018f8:	f7fe ff08 	bl	800070c <MX_CRC_Init>
  MX_X_CUBE_AI_Init();
 80018fc:	f010 fa70 	bl	8011de0 <_Z17MX_X_CUBE_AI_Initv>
  /* USER CODE BEGIN 2 */
    //RetargetInit(&huart1);
    BSP_CAMERA_PwrDown(0);
 8001900:	2000      	movs	r0, #0
 8001902:	f004 fc66 	bl	80061d2 <BSP_CAMERA_PwrDown>
    if (BSP_CAMERA_Init(0, CAMERA_R480x272, CAMERA_PF_RGB565) !=
 8001906:	2200      	movs	r2, #0
 8001908:	2102      	movs	r1, #2
 800190a:	2000      	movs	r0, #0
 800190c:	f004 fbb0 	bl	8006070 <BSP_CAMERA_Init>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	bf14      	ite	ne
 8001916:	2301      	movne	r3, #1
 8001918:	2300      	moveq	r3, #0
 800191a:	b2db      	uxtb	r3, r3
 800191c:	2b00      	cmp	r3, #0
 800191e:	d001      	beq.n	8001924 <main+0x14c>
        BSP_ERROR_NONE) {
        Error_Handler();
 8001920:	f000 f8fc 	bl	8001b1c <Error_Handler>
    }
    HAL_Delay(1000);
 8001924:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001928:	f005 f81e 	bl	8006968 <HAL_Delay>

    LTDC_Init_from_buffer((uint32_t *)LCD_BUFFER);
 800192c:	4823      	ldr	r0, [pc, #140]	; (80019bc <main+0x1e4>)
 800192e:	f7ff ff0f 	bl	8001750 <LTDC_Init_from_buffer>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    uint32_t curr_buffer = LCD_BUFFER;
 8001932:	4b22      	ldr	r3, [pc, #136]	; (80019bc <main+0x1e4>)
 8001934:	60fb      	str	r3, [r7, #12]

    while (1) {
    	// make photo
        BSP_CAMERA_Start(0, (uint8_t *)CAMERA_BUFFER, CAMERA_MODE_SNAPSHOT);
 8001936:	2202      	movs	r2, #2
 8001938:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 800193c:	2000      	movs	r0, #0
 800193e:	f004 fbdd 	bl	80060fc <BSP_CAMERA_Start>
        while (camera_frame_ready == 0) {
 8001942:	4b1f      	ldr	r3, [pc, #124]	; (80019c0 <main+0x1e8>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	2b00      	cmp	r3, #0
 8001948:	bf0c      	ite	eq
 800194a:	2301      	moveq	r3, #1
 800194c:	2300      	movne	r3, #0
 800194e:	b2db      	uxtb	r3, r3
 8001950:	2b00      	cmp	r3, #0
 8001952:	d000      	beq.n	8001956 <main+0x17e>
 8001954:	e7f5      	b.n	8001942 <main+0x16a>
        };
        BSP_CAMERA_Stop(0);
 8001956:	2000      	movs	r0, #0
 8001958:	f004 fc0a 	bl	8006170 <BSP_CAMERA_Stop>
        // process photo
        DMA2D_Convert((uint32_t *)CAMERA_BUFFER, (uint32_t *)curr_buffer);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	4619      	mov	r1, r3
 8001960:	f04f 4050 	mov.w	r0, #3489660928	; 0xd0000000
 8001964:	f7ff f8dc 	bl	8000b20 <DMA2D_Convert>

        // rescale
        rescale_Image((uint32_t*)curr_buffer, (uint32_t*)rescaledImg, (uint32_t)LTDC_WIDTH, (uint32_t)LTDC_HEIGHT, (uint32_t)RESCALED_IMG, (uint32_t)RESCALED_IMG);
 8001968:	68f8      	ldr	r0, [r7, #12]
 800196a:	23c0      	movs	r3, #192	; 0xc0
 800196c:	9301      	str	r3, [sp, #4]
 800196e:	23c0      	movs	r3, #192	; 0xc0
 8001970:	9300      	str	r3, [sp, #0]
 8001972:	f44f 7388 	mov.w	r3, #272	; 0x110
 8001976:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 800197a:	4912      	ldr	r1, [pc, #72]	; (80019c4 <main+0x1ec>)
 800197c:	f7ff fd28 	bl	80013d0 <_Z13rescale_ImagePmS_mmmm>
//        printf("image print start");
//        for(uint64_t i = 0; i<LTDC_WIDTH*LTDC_HEIGHT; i++){
//        	printf("%u, %u, %u,", (uint8_t)((*(lcd_ptr+i)&0xff0000)>>16), (uint8_t)((*(lcd_ptr+i)&0xff00)>>8), (uint8_t)(*(lcd_ptr+i)&0xff));
//        }
//        printf("end image");
        MX_X_CUBE_AI_Process((uint32_t *)curr_buffer, (uint32_t*)rescaledImg);
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	4910      	ldr	r1, [pc, #64]	; (80019c4 <main+0x1ec>)
 8001984:	4618      	mov	r0, r3
 8001986:	f010 fa39 	bl	8011dfc <_Z20MX_X_CUBE_AI_ProcessPmS_>

        HAL_GPIO_TogglePin(USER_LED1_GPIO_Port, USER_LED1_Pin);
 800198a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800198e:	480e      	ldr	r0, [pc, #56]	; (80019c8 <main+0x1f0>)
 8001990:	f009 ff1d 	bl	800b7ce <HAL_GPIO_TogglePin>

        if(curr_buffer == LCD_BUFFER){
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	4a09      	ldr	r2, [pc, #36]	; (80019bc <main+0x1e4>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d106      	bne.n	80019aa <main+0x1d2>
        	LTDC_Init_from_buffer((uint32_t*) curr_buffer);
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	4618      	mov	r0, r3
 80019a0:	f7ff fed6 	bl	8001750 <LTDC_Init_from_buffer>
        	curr_buffer = LCD_BUFFER_2;
 80019a4:	4b09      	ldr	r3, [pc, #36]	; (80019cc <main+0x1f4>)
 80019a6:	60fb      	str	r3, [r7, #12]
 80019a8:	e7c5      	b.n	8001936 <main+0x15e>
        } else {
        	LTDC_Init_from_buffer((uint32_t*)curr_buffer);
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff fecf 	bl	8001750 <LTDC_Init_from_buffer>
        	curr_buffer = LCD_BUFFER;
 80019b2:	4b02      	ldr	r3, [pc, #8]	; (80019bc <main+0x1e4>)
 80019b4:	60fb      	str	r3, [r7, #12]
        BSP_CAMERA_Start(0, (uint8_t *)CAMERA_BUFFER, CAMERA_MODE_SNAPSHOT);
 80019b6:	e7be      	b.n	8001936 <main+0x15e>
 80019b8:	e000ed00 	.word	0xe000ed00
 80019bc:	d005fa00 	.word	0xd005fa00
 80019c0:	240084b0 	.word	0x240084b0
 80019c4:	240084b4 	.word	0x240084b4
 80019c8:	58021800 	.word	0x58021800
 80019cc:	d00df200 	.word	0xd00df200

080019d0 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b09c      	sub	sp, #112	; 0x70
 80019d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019da:	224c      	movs	r2, #76	; 0x4c
 80019dc:	2100      	movs	r1, #0
 80019de:	4618      	mov	r0, r3
 80019e0:	f01c f970 	bl	801dcc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019e4:	1d3b      	adds	r3, r7, #4
 80019e6:	2220      	movs	r2, #32
 80019e8:	2100      	movs	r1, #0
 80019ea:	4618      	mov	r0, r3
 80019ec:	f01c f96a 	bl	801dcc4 <memset>

  /*AXI clock gating */
  RCC->CKGAENR = 0xFFFFFFFF;
 80019f0:	4b40      	ldr	r3, [pc, #256]	; (8001af4 <_Z18SystemClock_Configv+0x124>)
 80019f2:	f04f 32ff 	mov.w	r2, #4294967295
 80019f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80019fa:	2004      	movs	r0, #4
 80019fc:	f00b f8e8 	bl	800cbd0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8001a00:	2300      	movs	r3, #0
 8001a02:	603b      	str	r3, [r7, #0]
 8001a04:	4b3c      	ldr	r3, [pc, #240]	; (8001af8 <_Z18SystemClock_Configv+0x128>)
 8001a06:	699b      	ldr	r3, [r3, #24]
 8001a08:	4a3b      	ldr	r2, [pc, #236]	; (8001af8 <_Z18SystemClock_Configv+0x128>)
 8001a0a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a0e:	6193      	str	r3, [r2, #24]
 8001a10:	4b39      	ldr	r3, [pc, #228]	; (8001af8 <_Z18SystemClock_Configv+0x128>)
 8001a12:	699b      	ldr	r3, [r3, #24]
 8001a14:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a18:	603b      	str	r3, [r7, #0]
 8001a1a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8001a1c:	4b36      	ldr	r3, [pc, #216]	; (8001af8 <_Z18SystemClock_Configv+0x128>)
 8001a1e:	699b      	ldr	r3, [r3, #24]
 8001a20:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001a24:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a28:	bf14      	ite	ne
 8001a2a:	2301      	movne	r3, #1
 8001a2c:	2300      	moveq	r3, #0
 8001a2e:	b2db      	uxtb	r3, r3
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d000      	beq.n	8001a36 <_Z18SystemClock_Configv+0x66>
 8001a34:	e7f2      	b.n	8001a1c <_Z18SystemClock_Configv+0x4c>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001a36:	f00b f8bb 	bl	800cbb0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001a3a:	4b2e      	ldr	r3, [pc, #184]	; (8001af4 <_Z18SystemClock_Configv+0x124>)
 8001a3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a3e:	4a2d      	ldr	r2, [pc, #180]	; (8001af4 <_Z18SystemClock_Configv+0x124>)
 8001a40:	f023 0318 	bic.w	r3, r3, #24
 8001a44:	6713      	str	r3, [r2, #112]	; 0x70

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001a46:	2305      	movs	r3, #5
 8001a48:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a4a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a4e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001a50:	2301      	movs	r3, #1
 8001a52:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a54:	2302      	movs	r3, #2
 8001a56:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a58:	2302      	movs	r3, #2
 8001a5a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 12;
 8001a5c:	230c      	movs	r3, #12
 8001a5e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 280;
 8001a60:	f44f 738c 	mov.w	r3, #280	; 0x118
 8001a64:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8001a66:	2302      	movs	r3, #2
 8001a68:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 4;
 8001a6e:	2304      	movs	r3, #4
 8001a70:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 8001a72:	2304      	movs	r3, #4
 8001a74:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8001a76:	2300      	movs	r3, #0
 8001a78:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a82:	4618      	mov	r0, r3
 8001a84:	f00b f8fe 	bl	800cc84 <HAL_RCC_OscConfig>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	bf14      	ite	ne
 8001a8e:	2301      	movne	r3, #1
 8001a90:	2300      	moveq	r3, #0
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <_Z18SystemClock_Configv+0xcc>
  {
    Error_Handler();
 8001a98:	f000 f840 	bl	8001b1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a9c:	233f      	movs	r3, #63	; 0x3f
 8001a9e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8001aac:	2340      	movs	r3, #64	; 0x40
 8001aae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8001ab0:	2340      	movs	r3, #64	; 0x40
 8001ab2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8001ab4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ab8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8001aba:	2340      	movs	r3, #64	; 0x40
 8001abc:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8001abe:	1d3b      	adds	r3, r7, #4
 8001ac0:	2107      	movs	r1, #7
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f00b fd10 	bl	800d4e8 <HAL_RCC_ClockConfig>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	bf14      	ite	ne
 8001ace:	2301      	movne	r3, #1
 8001ad0:	2300      	moveq	r3, #0
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d001      	beq.n	8001adc <_Z18SystemClock_Configv+0x10c>
  {
    Error_Handler();
 8001ad8:	f000 f820 	bl	8001b1c <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_HSE, RCC_MCODIV_1);
 8001adc:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001ae0:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
 8001ae4:	2000      	movs	r0, #0
 8001ae6:	f00b feb5 	bl	800d854 <HAL_RCC_MCOConfig>
}
 8001aea:	bf00      	nop
 8001aec:	3770      	adds	r7, #112	; 0x70
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	58024400 	.word	0x58024400
 8001af8:	58024800 	.word	0x58024800

08001afc <BSP_CAMERA_FrameEventCallback>:

/* USER CODE BEGIN 4 */

void BSP_CAMERA_FrameEventCallback(uint32_t Instance) {
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
    camera_frame_ready = 1;
 8001b04:	4b04      	ldr	r3, [pc, #16]	; (8001b18 <BSP_CAMERA_FrameEventCallback+0x1c>)
 8001b06:	2201      	movs	r2, #1
 8001b08:	601a      	str	r2, [r3, #0]
}
 8001b0a:	bf00      	nop
 8001b0c:	370c      	adds	r7, #12
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
 8001b16:	bf00      	nop
 8001b18:	240084b0 	.word	0x240084b0

08001b1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001b20:	b672      	cpsid	i
}
 8001b22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state
     */
    __disable_irq();
    while (1) {
 8001b24:	e7fe      	b.n	8001b24 <Error_Handler+0x8>

08001b26 <_ZSt4__lgi>:

  /// This is a helper function for the sort routines and for random.tcc.
  //  Precondition: __n > 0.
  inline _GLIBCXX_CONSTEXPR int
  __lg(int __n)
  { return (int)sizeof(int) * __CHAR_BIT__  - 1 - __builtin_clz(__n); }
 8001b26:	b480      	push	{r7}
 8001b28:	b083      	sub	sp, #12
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	6078      	str	r0, [r7, #4]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	fab3 f383 	clz	r3, r3
 8001b34:	f1c3 031f 	rsb	r3, r3, #31
 8001b38:	4618      	mov	r0, r3
 8001b3a:	370c      	adds	r7, #12
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr

08001b44 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8001b44:	b480      	push	{r7}
 8001b46:	b083      	sub	sp, #12
 8001b48:	af00      	add	r7, sp, #0
 8001b4a:	6078      	str	r0, [r7, #4]
 8001b4c:	6039      	str	r1, [r7, #0]
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	4618      	mov	r0, r3
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr

08001b5c <_ZSt3minIjERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8001b5c:	b480      	push	{r7}
 8001b5e:	b083      	sub	sp, #12
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	681a      	ldr	r2, [r3, #0]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	d201      	bcs.n	8001b76 <_ZSt3minIjERKT_S2_S2_+0x1a>
	return __b;
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	e000      	b.n	8001b78 <_ZSt3minIjERKT_S2_S2_+0x1c>
      return __a;
 8001b76:	687b      	ldr	r3, [r7, #4]
    }
 8001b78:	4618      	mov	r0, r3
 8001b7a:	370c      	adds	r7, #12
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b82:	4770      	bx	lr

08001b84 <_ZSt3maxIfERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 8001b84:	b480      	push	{r7}
 8001b86:	b083      	sub	sp, #12
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
 8001b8c:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	ed93 7a00 	vldr	s14, [r3]
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	edd3 7a00 	vldr	s15, [r3]
 8001b9a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ba2:	d501      	bpl.n	8001ba8 <_ZSt3maxIfERKT_S2_S2_+0x24>
	return __b;
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	e000      	b.n	8001baa <_ZSt3maxIfERKT_S2_S2_+0x26>
      return __a;
 8001ba8:	687b      	ldr	r3, [r7, #4]
    }
 8001baa:	4618      	mov	r0, r3
 8001bac:	370c      	adds	r7, #12
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr

08001bb6 <_ZNSt5arrayIfLj5EEixEj>:
      _GLIBCXX_NODISCARD constexpr bool
      empty() const noexcept { return size() == 0; }

      // Element access.
      _GLIBCXX17_CONSTEXPR reference
      operator[](size_type __n) noexcept
 8001bb6:	b580      	push	{r7, lr}
 8001bb8:	b082      	sub	sp, #8
 8001bba:	af00      	add	r7, sp, #0
 8001bbc:	6078      	str	r0, [r7, #4]
 8001bbe:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6839      	ldr	r1, [r7, #0]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f000 f805 	bl	8001bd4 <_ZNSt14__array_traitsIfLj5EE6_S_refERA5_Kfj>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3708      	adds	r7, #8
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <_ZNSt14__array_traitsIfLj5EE6_S_refERA5_Kfj>:
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
 8001bdc:	6039      	str	r1, [r7, #0]
      { return const_cast<_Tp&>(__t[__n]); }
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	687a      	ldr	r2, [r7, #4]
 8001be4:	4413      	add	r3, r2
 8001be6:	4618      	mov	r0, r3
 8001be8:	370c      	adds	r7, #12
 8001bea:	46bd      	mov	sp, r7
 8001bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf0:	4770      	bx	lr

08001bf2 <_ZSt3minIfERKT_S2_S2_>:
    min(const _Tp& __a, const _Tp& __b)
 8001bf2:	b480      	push	{r7}
 8001bf4:	b083      	sub	sp, #12
 8001bf6:	af00      	add	r7, sp, #0
 8001bf8:	6078      	str	r0, [r7, #4]
 8001bfa:	6039      	str	r1, [r7, #0]
      if (__b < __a)
 8001bfc:	683b      	ldr	r3, [r7, #0]
 8001bfe:	ed93 7a00 	vldr	s14, [r3]
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	edd3 7a00 	vldr	s15, [r3]
 8001c08:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c10:	d501      	bpl.n	8001c16 <_ZSt3minIfERKT_S2_S2_+0x24>
	return __b;
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	e000      	b.n	8001c18 <_ZSt3minIfERKT_S2_S2_+0x26>
      return __a;
 8001c16:	687b      	ldr	r3, [r7, #4]
    }
 8001c18:	4618      	mov	r0, r3
 8001c1a:	370c      	adds	r7, #12
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c22:	4770      	bx	lr

08001c24 <_Z13calculate_iouSt5arrayIfLj5EES0_>:
#include <nms.hpp>

float calculate_iou(std::array<float, 5> box1, std::array<float, 5> box2) {
 8001c24:	b084      	sub	sp, #16
 8001c26:	b590      	push	{r4, r7, lr}
 8001c28:	ed2d 8b02 	vpush	{d8}
 8001c2c:	b08d      	sub	sp, #52	; 0x34
 8001c2e:	af00      	add	r7, sp, #0
 8001c30:	f107 0448 	add.w	r4, r7, #72	; 0x48
 8001c34:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    float x_min = std::max(box1[1], box2[1]);
 8001c38:	2101      	movs	r1, #1
 8001c3a:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8001c3e:	f7ff ffba 	bl	8001bb6 <_ZNSt5arrayIfLj5EEixEj>
 8001c42:	4604      	mov	r4, r0
 8001c44:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001c48:	2101      	movs	r1, #1
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff ffb3 	bl	8001bb6 <_ZNSt5arrayIfLj5EEixEj>
 8001c50:	4603      	mov	r3, r0
 8001c52:	4619      	mov	r1, r3
 8001c54:	4620      	mov	r0, r4
 8001c56:	f7ff ff95 	bl	8001b84 <_ZSt3maxIfERKT_S2_S2_>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
    float y_min = std::max(box1[2], box2[2]);
 8001c60:	2102      	movs	r1, #2
 8001c62:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8001c66:	f7ff ffa6 	bl	8001bb6 <_ZNSt5arrayIfLj5EEixEj>
 8001c6a:	4604      	mov	r4, r0
 8001c6c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001c70:	2102      	movs	r1, #2
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7ff ff9f 	bl	8001bb6 <_ZNSt5arrayIfLj5EEixEj>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	4620      	mov	r0, r4
 8001c7e:	f7ff ff81 	bl	8001b84 <_ZSt3maxIfERKT_S2_S2_>
 8001c82:	4603      	mov	r3, r0
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	62bb      	str	r3, [r7, #40]	; 0x28
    float x_max = std::min(box1[3], box2[3]);
 8001c88:	2103      	movs	r1, #3
 8001c8a:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8001c8e:	f7ff ff92 	bl	8001bb6 <_ZNSt5arrayIfLj5EEixEj>
 8001c92:	4604      	mov	r4, r0
 8001c94:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001c98:	2103      	movs	r1, #3
 8001c9a:	4618      	mov	r0, r3
 8001c9c:	f7ff ff8b 	bl	8001bb6 <_ZNSt5arrayIfLj5EEixEj>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4620      	mov	r0, r4
 8001ca6:	f7ff ffa4 	bl	8001bf2 <_ZSt3minIfERKT_S2_S2_>
 8001caa:	4603      	mov	r3, r0
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	627b      	str	r3, [r7, #36]	; 0x24
    float y_max = std::min(box1[4], box2[4]);
 8001cb0:	2104      	movs	r1, #4
 8001cb2:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8001cb6:	f7ff ff7e 	bl	8001bb6 <_ZNSt5arrayIfLj5EEixEj>
 8001cba:	4604      	mov	r4, r0
 8001cbc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001cc0:	2104      	movs	r1, #4
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7ff ff77 	bl	8001bb6 <_ZNSt5arrayIfLj5EEixEj>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	4619      	mov	r1, r3
 8001ccc:	4620      	mov	r0, r4
 8001cce:	f7ff ff90 	bl	8001bf2 <_ZSt3minIfERKT_S2_S2_>
 8001cd2:	4603      	mov	r3, r0
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	623b      	str	r3, [r7, #32]

    float intersection_area =
            std::max((float)0, x_max - x_min) * std::max((float)0, y_max - y_min);
 8001cd8:	f04f 0300 	mov.w	r3, #0
 8001cdc:	603b      	str	r3, [r7, #0]
 8001cde:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001ce2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001ce6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cea:	edc7 7a01 	vstr	s15, [r7, #4]
 8001cee:	1d3a      	adds	r2, r7, #4
 8001cf0:	463b      	mov	r3, r7
 8001cf2:	4611      	mov	r1, r2
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	f7ff ff45 	bl	8001b84 <_ZSt3maxIfERKT_S2_S2_>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	ed93 8a00 	vldr	s16, [r3]
 8001d00:	f04f 0300 	mov.w	r3, #0
 8001d04:	60bb      	str	r3, [r7, #8]
 8001d06:	ed97 7a08 	vldr	s14, [r7, #32]
 8001d0a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001d0e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d12:	edc7 7a03 	vstr	s15, [r7, #12]
 8001d16:	f107 020c 	add.w	r2, r7, #12
 8001d1a:	f107 0308 	add.w	r3, r7, #8
 8001d1e:	4611      	mov	r1, r2
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7ff ff2f 	bl	8001b84 <_ZSt3maxIfERKT_S2_S2_>
 8001d26:	4603      	mov	r3, r0
 8001d28:	edd3 7a00 	vldr	s15, [r3]
 8001d2c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001d30:	edc7 7a07 	vstr	s15, [r7, #28]

    float box1_area = (box1[3] - box1[1]) * (box1[4] - box1[2]);
 8001d34:	2103      	movs	r1, #3
 8001d36:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8001d3a:	f7ff ff3c 	bl	8001bb6 <_ZNSt5arrayIfLj5EEixEj>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	ed93 8a00 	vldr	s16, [r3]
 8001d44:	2101      	movs	r1, #1
 8001d46:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8001d4a:	f7ff ff34 	bl	8001bb6 <_ZNSt5arrayIfLj5EEixEj>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	edd3 7a00 	vldr	s15, [r3]
 8001d54:	ee38 8a67 	vsub.f32	s16, s16, s15
 8001d58:	2104      	movs	r1, #4
 8001d5a:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8001d5e:	f7ff ff2a 	bl	8001bb6 <_ZNSt5arrayIfLj5EEixEj>
 8001d62:	4603      	mov	r3, r0
 8001d64:	edd3 8a00 	vldr	s17, [r3]
 8001d68:	2102      	movs	r1, #2
 8001d6a:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8001d6e:	f7ff ff22 	bl	8001bb6 <_ZNSt5arrayIfLj5EEixEj>
 8001d72:	4603      	mov	r3, r0
 8001d74:	edd3 7a00 	vldr	s15, [r3]
 8001d78:	ee78 7ae7 	vsub.f32	s15, s17, s15
 8001d7c:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001d80:	edc7 7a06 	vstr	s15, [r7, #24]
    float box2_area = (box2[3] - box2[1]) * (box2[4] - box2[2]);
 8001d84:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001d88:	2103      	movs	r1, #3
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f7ff ff13 	bl	8001bb6 <_ZNSt5arrayIfLj5EEixEj>
 8001d90:	4603      	mov	r3, r0
 8001d92:	ed93 8a00 	vldr	s16, [r3]
 8001d96:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001d9a:	2101      	movs	r1, #1
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	f7ff ff0a 	bl	8001bb6 <_ZNSt5arrayIfLj5EEixEj>
 8001da2:	4603      	mov	r3, r0
 8001da4:	edd3 7a00 	vldr	s15, [r3]
 8001da8:	ee38 8a67 	vsub.f32	s16, s16, s15
 8001dac:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001db0:	2104      	movs	r1, #4
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7ff feff 	bl	8001bb6 <_ZNSt5arrayIfLj5EEixEj>
 8001db8:	4603      	mov	r3, r0
 8001dba:	edd3 8a00 	vldr	s17, [r3]
 8001dbe:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001dc2:	2102      	movs	r1, #2
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7ff fef6 	bl	8001bb6 <_ZNSt5arrayIfLj5EEixEj>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	edd3 7a00 	vldr	s15, [r3]
 8001dd0:	ee78 7ae7 	vsub.f32	s15, s17, s15
 8001dd4:	ee68 7a27 	vmul.f32	s15, s16, s15
 8001dd8:	edc7 7a05 	vstr	s15, [r7, #20]

    float iou = intersection_area / (box1_area + box2_area - intersection_area);
 8001ddc:	ed97 7a06 	vldr	s14, [r7, #24]
 8001de0:	edd7 7a05 	vldr	s15, [r7, #20]
 8001de4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001de8:	edd7 7a07 	vldr	s15, [r7, #28]
 8001dec:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001df0:	edd7 6a07 	vldr	s13, [r7, #28]
 8001df4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001df8:	edc7 7a04 	vstr	s15, [r7, #16]

    return iou;
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	ee07 3a90 	vmov	s15, r3
}
 8001e02:	eeb0 0a67 	vmov.f32	s0, s15
 8001e06:	3734      	adds	r7, #52	; 0x34
 8001e08:	46bd      	mov	sp, r7
 8001e0a:	ecbd 8b02 	vpop	{d8}
 8001e0e:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001e12:	b004      	add	sp, #16
 8001e14:	4770      	bx	lr

08001e16 <_ZNKSt5arrayIfLj5EEixEj>:

      constexpr const_reference
      operator[](size_type __n) const noexcept
 8001e16:	b580      	push	{r7, lr}
 8001e18:	b082      	sub	sp, #8
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
 8001e1e:	6039      	str	r1, [r7, #0]
      { return _AT_Type::_S_ref(_M_elems, __n); }
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6839      	ldr	r1, [r7, #0]
 8001e24:	4618      	mov	r0, r3
 8001e26:	f7ff fed5 	bl	8001bd4 <_ZNSt14__array_traitsIfLj5EE6_S_refERA5_Kfj>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	3708      	adds	r7, #8
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <_Z21compareByFirstElementRKSt5arrayIfLj5EES2_>:

bool compareByFirstElement(const std::array<float, 5> &a,
                           const std::array<float, 5> &b) {
 8001e34:	b580      	push	{r7, lr}
 8001e36:	ed2d 8b02 	vpush	{d8}
 8001e3a:	b082      	sub	sp, #8
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	6039      	str	r1, [r7, #0]
    return a[0] < b[0];
 8001e42:	2100      	movs	r1, #0
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f7ff ffe6 	bl	8001e16 <_ZNKSt5arrayIfLj5EEixEj>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	ed93 8a00 	vldr	s16, [r3]
 8001e50:	2100      	movs	r1, #0
 8001e52:	6838      	ldr	r0, [r7, #0]
 8001e54:	f7ff ffdf 	bl	8001e16 <_ZNKSt5arrayIfLj5EEixEj>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	edd3 7a00 	vldr	s15, [r3]
 8001e5e:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8001e62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e66:	bf4c      	ite	mi
 8001e68:	2301      	movmi	r3, #1
 8001e6a:	2300      	movpl	r3, #0
 8001e6c:	b2db      	uxtb	r3, r3
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3708      	adds	r7, #8
 8001e72:	46bd      	mov	sp, r7
 8001e74:	ecbd 8b02 	vpop	{d8}
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EE12_Vector_implD1Ev>:
	  _M_copy_data(__x);
	  __x._M_copy_data(__tmp);
	}
      };

      struct _Vector_impl
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b082      	sub	sp, #8
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
 8001e82:	6878      	ldr	r0, [r7, #4]
 8001e84:	f000 f962 	bl	800214c <_ZNSaISt5arrayIfLj5EEED1Ev>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3708      	adds	r7, #8
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}

08001e92 <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EEC1Ev>:
      allocator_type
      get_allocator() const _GLIBCXX_NOEXCEPT
      { return allocator_type(_M_get_Tp_allocator()); }

#if __cplusplus >= 201103L
      _Vector_base() = default;
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b082      	sub	sp, #8
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	6078      	str	r0, [r7, #4]
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f000 f945 	bl	800212c <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EE12_Vector_implC1Ev>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EEC1Ev>:

      /**
       *  @brief  Creates a %vector with no elements.
       */
#if __cplusplus >= 201103L
      vector() = default;
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f7ff ffeb 	bl	8001e92 <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EEC1Ev>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
	...

08001ec8 <_Z3nmsPf>:

std::vector<T_PRED> nms(float *predictions) {
 8001ec8:	b5b0      	push	{r4, r5, r7, lr}
 8001eca:	b09e      	sub	sp, #120	; 0x78
 8001ecc:	af06      	add	r7, sp, #24
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	6039      	str	r1, [r7, #0]
    std::vector<T_PRED> accepted_boxes;
 8001ed2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	f7ff ffe8 	bl	8001eac <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EEC1Ev>
    std::vector<T_PRED> final_boxes;
 8001edc:	6878      	ldr	r0, [r7, #4]
 8001ede:	f7ff ffe5 	bl	8001eac <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EEC1Ev>

    for (int i = 0; i < PRED_TENSOR_LENGTH; i += 10) {
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001ee6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ee8:	f249 529b 	movw	r2, #38299	; 0x959b
 8001eec:	4293      	cmp	r3, r2
 8001eee:	dc5e      	bgt.n	8001fae <_Z3nmsPf+0xe6>
        float probability = predictions[i + 1];
 8001ef0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	009b      	lsls	r3, r3, #2
 8001ef6:	683a      	ldr	r2, [r7, #0]
 8001ef8:	4413      	add	r3, r2
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	653b      	str	r3, [r7, #80]	; 0x50
        if (probability > CONFIDENCE_THRESHOLD) {
 8001efe:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8001f02:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001f06:	ed9f 6b7a 	vldr	d6, [pc, #488]	; 80020f0 <_Z3nmsPf+0x228>
 8001f0a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001f0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f12:	dd48      	ble.n	8001fa6 <_Z3nmsPf+0xde>
            T_PRED pred;
            pred.at(0) = probability;
 8001f14:	6d3c      	ldr	r4, [r7, #80]	; 0x50
 8001f16:	f107 031c 	add.w	r3, r7, #28
 8001f1a:	2100      	movs	r1, #0
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f000 f95b 	bl	80021d8 <_ZNSt5arrayIfLj5EE2atEj>
 8001f22:	4603      	mov	r3, r0
 8001f24:	601c      	str	r4, [r3, #0]
            pred.at(1) = predictions[i + 6];
 8001f26:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f28:	3306      	adds	r3, #6
 8001f2a:	009b      	lsls	r3, r3, #2
 8001f2c:	683a      	ldr	r2, [r7, #0]
 8001f2e:	4413      	add	r3, r2
 8001f30:	681c      	ldr	r4, [r3, #0]
 8001f32:	f107 031c 	add.w	r3, r7, #28
 8001f36:	2101      	movs	r1, #1
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f000 f94d 	bl	80021d8 <_ZNSt5arrayIfLj5EE2atEj>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	601c      	str	r4, [r3, #0]
            pred.at(2) = predictions[i + 7];
 8001f42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f44:	3307      	adds	r3, #7
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	683a      	ldr	r2, [r7, #0]
 8001f4a:	4413      	add	r3, r2
 8001f4c:	681c      	ldr	r4, [r3, #0]
 8001f4e:	f107 031c 	add.w	r3, r7, #28
 8001f52:	2102      	movs	r1, #2
 8001f54:	4618      	mov	r0, r3
 8001f56:	f000 f93f 	bl	80021d8 <_ZNSt5arrayIfLj5EE2atEj>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	601c      	str	r4, [r3, #0]
            pred.at(3) = predictions[i + 8];
 8001f5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f60:	3308      	adds	r3, #8
 8001f62:	009b      	lsls	r3, r3, #2
 8001f64:	683a      	ldr	r2, [r7, #0]
 8001f66:	4413      	add	r3, r2
 8001f68:	681c      	ldr	r4, [r3, #0]
 8001f6a:	f107 031c 	add.w	r3, r7, #28
 8001f6e:	2103      	movs	r1, #3
 8001f70:	4618      	mov	r0, r3
 8001f72:	f000 f931 	bl	80021d8 <_ZNSt5arrayIfLj5EE2atEj>
 8001f76:	4603      	mov	r3, r0
 8001f78:	601c      	str	r4, [r3, #0]
            pred.at(4) = predictions[i + 9];
 8001f7a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f7c:	3309      	adds	r3, #9
 8001f7e:	009b      	lsls	r3, r3, #2
 8001f80:	683a      	ldr	r2, [r7, #0]
 8001f82:	4413      	add	r3, r2
 8001f84:	681c      	ldr	r4, [r3, #0]
 8001f86:	f107 031c 	add.w	r3, r7, #28
 8001f8a:	2104      	movs	r1, #4
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f000 f923 	bl	80021d8 <_ZNSt5arrayIfLj5EE2atEj>
 8001f92:	4603      	mov	r3, r0
 8001f94:	601c      	str	r4, [r3, #0]
            accepted_boxes.push_back(pred);
 8001f96:	f107 021c 	add.w	r2, r7, #28
 8001f9a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f9e:	4611      	mov	r1, r2
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f000 f933 	bl	800220c <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE9push_backERKS1_>
    for (int i = 0; i < PRED_TENSOR_LENGTH; i += 10) {
 8001fa6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001fa8:	330a      	adds	r3, #10
 8001faa:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001fac:	e79b      	b.n	8001ee6 <_Z3nmsPf+0x1e>
        }
    }

    std::sort(accepted_boxes.begin(), accepted_boxes.end(),
 8001fae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f000 f950 	bl	8002258 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE5beginEv>
 8001fb8:	4604      	mov	r4, r0
 8001fba:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f000 f95a 	bl	8002278 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE3endEv>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	4a4e      	ldr	r2, [pc, #312]	; (8002100 <_Z3nmsPf+0x238>)
 8001fc8:	4619      	mov	r1, r3
 8001fca:	4620      	mov	r0, r4
 8001fcc:	f000 f965 	bl	800229a <_ZSt4sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEPFbRKS3_SA_EEvT_SD_T0_>
              compareByFirstElement);

    while (accepted_boxes.size() > 0) {
 8001fd0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f000 f973 	bl	80022c0 <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE4sizeEv>
 8001fda:	4603      	mov	r3, r0
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	bf14      	ite	ne
 8001fe0:	2301      	movne	r3, #1
 8001fe2:	2300      	moveq	r3, #0
 8001fe4:	b2db      	uxtb	r3, r3
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d076      	beq.n	80020d8 <_Z3nmsPf+0x210>
        T_PRED best_box = accepted_boxes.back();
 8001fea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f000 f97c 	bl	80022ec <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE4backEv>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	f107 0408 	add.w	r4, r7, #8
 8001ffa:	461d      	mov	r5, r3
 8001ffc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ffe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002000:	682b      	ldr	r3, [r5, #0]
 8002002:	6023      	str	r3, [r4, #0]
        accepted_boxes.pop_back();
 8002004:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002008:	4618      	mov	r0, r3
 800200a:	f000 f98a 	bl	8002322 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE8pop_backEv>
        int kept_boxes = 0;
 800200e:	2300      	movs	r3, #0
 8002010:	65bb      	str	r3, [r7, #88]	; 0x58

        for (int i = accepted_boxes.size() - 1; i >= 0; i--) {
 8002012:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002016:	4618      	mov	r0, r3
 8002018:	f000 f952 	bl	80022c0 <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE4sizeEv>
 800201c:	4603      	mov	r3, r0
 800201e:	3b01      	subs	r3, #1
 8002020:	657b      	str	r3, [r7, #84]	; 0x54
 8002022:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002024:	2b00      	cmp	r3, #0
 8002026:	db50      	blt.n	80020ca <_Z3nmsPf+0x202>
            float iou = calculate_iou(best_box, accepted_boxes[i]);
 8002028:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800202a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800202e:	4611      	mov	r1, r2
 8002030:	4618      	mov	r0, r3
 8002032:	f000 f98b 	bl	800234c <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EEixEj>
 8002036:	4603      	mov	r3, r0
 8002038:	ac01      	add	r4, sp, #4
 800203a:	461d      	mov	r5, r3
 800203c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800203e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002040:	682b      	ldr	r3, [r5, #0]
 8002042:	6023      	str	r3, [r4, #0]
 8002044:	69bb      	ldr	r3, [r7, #24]
 8002046:	9300      	str	r3, [sp, #0]
 8002048:	f107 0308 	add.w	r3, r7, #8
 800204c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800204e:	f7ff fde9 	bl	8001c24 <_Z13calculate_iouSt5arrayIfLj5EES0_>
 8002052:	ed87 0a13 	vstr	s0, [r7, #76]	; 0x4c
            if (iou >= IOU_THRESHOLD) {
 8002056:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800205a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800205e:	ed9f 6b26 	vldr	d6, [pc, #152]	; 80020f8 <_Z3nmsPf+0x230>
 8002062:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002066:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800206a:	db27      	blt.n	80020bc <_Z3nmsPf+0x1f4>
                int index_to_remove = accepted_boxes.size() - 1 - kept_boxes;
 800206c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002070:	4618      	mov	r0, r3
 8002072:	f000 f925 	bl	80022c0 <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE4sizeEv>
 8002076:	4602      	mov	r2, r0
 8002078:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	3b01      	subs	r3, #1
 800207e:	64bb      	str	r3, [r7, #72]	; 0x48
                // erase might be slow
                accepted_boxes.erase(accepted_boxes.begin() + index_to_remove);
 8002080:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002084:	4618      	mov	r0, r3
 8002086:	f000 f8e7 	bl	8002258 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE5beginEv>
 800208a:	4603      	mov	r3, r0
 800208c:	647b      	str	r3, [r7, #68]	; 0x44
 800208e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002092:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8002094:	4618      	mov	r0, r3
 8002096:	f000 f96c 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 800209a:	4603      	mov	r3, r0
 800209c:	643b      	str	r3, [r7, #64]	; 0x40
 800209e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80020a2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80020a6:	4611      	mov	r1, r2
 80020a8:	4618      	mov	r0, r3
 80020aa:	f000 f97d 	bl	80023a8 <_ZN9__gnu_cxx17__normal_iteratorIPKSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEC1IPS2_EERKNS0_IT_NS_11__enable_ifIXsrSt10__are_sameISB_SA_E7__valueES7_E6__typeEEE>
 80020ae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80020b2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80020b4:	4618      	mov	r0, r3
 80020b6:	f000 f988 	bl	80023ca <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE5eraseEN9__gnu_cxx17__normal_iteratorIPKS1_S3_EE>
 80020ba:	e002      	b.n	80020c2 <_Z3nmsPf+0x1fa>
            } else {
                kept_boxes++;
 80020bc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80020be:	3301      	adds	r3, #1
 80020c0:	65bb      	str	r3, [r7, #88]	; 0x58
        for (int i = accepted_boxes.size() - 1; i >= 0; i--) {
 80020c2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80020c4:	3b01      	subs	r3, #1
 80020c6:	657b      	str	r3, [r7, #84]	; 0x54
 80020c8:	e7ab      	b.n	8002022 <_Z3nmsPf+0x15a>
            }
        }
        final_boxes.push_back(best_box);
 80020ca:	f107 0308 	add.w	r3, r7, #8
 80020ce:	4619      	mov	r1, r3
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	f000 f89b 	bl	800220c <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE9push_backERKS1_>
    while (accepted_boxes.size() > 0) {
 80020d6:	e77b      	b.n	8001fd0 <_Z3nmsPf+0x108>
    }
    return final_boxes;
 80020d8:	bf00      	nop
    std::vector<T_PRED> accepted_boxes;
 80020da:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80020de:	4618      	mov	r0, r3
 80020e0:	f000 f85e 	bl	80021a0 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EED1Ev>
    return final_boxes;
 80020e4:	bf00      	nop
}
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	3760      	adds	r7, #96	; 0x60
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bdb0      	pop	{r4, r5, r7, pc}
 80020ee:	bf00      	nop
 80020f0:	9999999a 	.word	0x9999999a
 80020f4:	3fe99999 	.word	0x3fe99999
 80020f8:	33333333 	.word	0x33333333
 80020fc:	3fd33333 	.word	0x3fd33333
 8002100:	08001e35 	.word	0x08001e35

08002104 <_ZSt3maxIjERKT_S2_S2_>:
    max(const _Tp& __a, const _Tp& __b)
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
 800210a:	6078      	str	r0, [r7, #4]
 800210c:	6039      	str	r1, [r7, #0]
      if (__a < __b)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	429a      	cmp	r2, r3
 8002118:	d201      	bcs.n	800211e <_ZSt3maxIjERKT_S2_S2_+0x1a>
	return __b;
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	e000      	b.n	8002120 <_ZSt3maxIjERKT_S2_S2_+0x1c>
      return __a;
 800211e:	687b      	ldr	r3, [r7, #4]
    }
 8002120:	4618      	mov	r0, r3
 8002122:	370c      	adds	r7, #12
 8002124:	46bd      	mov	sp, r7
 8002126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212a:	4770      	bx	lr

0800212c <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EE12_Vector_implC1Ev>:
	_Vector_impl() _GLIBCXX_NOEXCEPT_IF(
 800212c:	b580      	push	{r7, lr}
 800212e:	b082      	sub	sp, #8
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
	: _Tp_alloc_type()
 8002134:	6878      	ldr	r0, [r7, #4]
 8002136:	f000 f96f 	bl	8002418 <_ZNSaISt5arrayIfLj5EEEC1Ev>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	4618      	mov	r0, r3
 800213e:	f000 f977 	bl	8002430 <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EE17_Vector_impl_dataC1Ev>
	{ }
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4618      	mov	r0, r3
 8002146:	3708      	adds	r7, #8
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}

0800214c <_ZNSaISt5arrayIfLj5EEED1Ev>:
	allocator(const allocator<_Tp1>&) _GLIBCXX_NOTHROW { }

#if __cpp_constexpr_dynamic_alloc
      constexpr
#endif
      ~allocator() _GLIBCXX_NOTHROW { }
 800214c:	b580      	push	{r7, lr}
 800214e:	b082      	sub	sp, #8
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	f000 f97f 	bl	8002458 <_ZN9__gnu_cxx13new_allocatorISt5arrayIfLj5EEED1Ev>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4618      	mov	r0, r3
 800215e:	3708      	adds	r7, #8
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}

08002164 <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EED1Ev>:
      ~_Vector_base() _GLIBCXX_NOEXCEPT
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
	_M_deallocate(_M_impl._M_start,
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6819      	ldr	r1, [r3, #0]
		      _M_impl._M_end_of_storage - _M_impl._M_start);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	689a      	ldr	r2, [r3, #8]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	109b      	asrs	r3, r3, #2
 800217c:	4a07      	ldr	r2, [pc, #28]	; (800219c <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EED1Ev+0x38>)
 800217e:	fb02 f303 	mul.w	r3, r2, r3
	_M_deallocate(_M_impl._M_start,
 8002182:	461a      	mov	r2, r3
 8002184:	6878      	ldr	r0, [r7, #4]
 8002186:	f000 f972 	bl	800246e <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EE13_M_deallocateEPS1_j>
      }
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	4618      	mov	r0, r3
 800218e:	f7ff fe74 	bl	8001e7a <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EE12_Vector_implD1Ev>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4618      	mov	r0, r3
 8002196:	3708      	adds	r7, #8
 8002198:	46bd      	mov	sp, r7
 800219a:	bd80      	pop	{r7, pc}
 800219c:	cccccccd 	.word	0xcccccccd

080021a0 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EED1Ev>:
       *  The dtor only erases the elements, and note that if the
       *  elements themselves are pointers, the pointed-to memory is
       *  not touched in any way.  Managing the pointer is the user's
       *  responsibility.
       */
      ~vector() _GLIBCXX_NOEXCEPT
 80021a0:	b5b0      	push	{r4, r5, r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
      {
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681c      	ldr	r4, [r3, #0]
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	685d      	ldr	r5, [r3, #4]
		      _M_get_Tp_allocator());
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	4618      	mov	r0, r3
 80021b4:	f000 f96e 	bl	8002494 <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EE19_M_get_Tp_allocatorEv>
 80021b8:	4603      	mov	r3, r0
	std::_Destroy(this->_M_impl._M_start, this->_M_impl._M_finish,
 80021ba:	461a      	mov	r2, r3
 80021bc:	4629      	mov	r1, r5
 80021be:	4620      	mov	r0, r4
 80021c0:	f000 f973 	bl	80024aa <_ZSt8_DestroyIPSt5arrayIfLj5EES1_EvT_S3_RSaIT0_E>
	_GLIBCXX_ASAN_ANNOTATE_BEFORE_DEALLOC;
      }
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7ff ffcc 	bl	8002164 <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EED1Ev>
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	4618      	mov	r0, r3
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080021d8 <_ZNSt5arrayIfLj5EE2atEj>:

      _GLIBCXX17_CONSTEXPR reference
      at(size_type __n)
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
      {
	if (__n >= _Nm)
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	2b04      	cmp	r3, #4
 80021e6:	d904      	bls.n	80021f2 <_ZNSt5arrayIfLj5EE2atEj+0x1a>
	  std::__throw_out_of_range_fmt(__N("array::at: __n (which is %zu) "
 80021e8:	2205      	movs	r2, #5
 80021ea:	6839      	ldr	r1, [r7, #0]
 80021ec:	4806      	ldr	r0, [pc, #24]	; (8002208 <_ZNSt5arrayIfLj5EE2atEj+0x30>)
 80021ee:	f01b fa11 	bl	801d614 <_ZSt24__throw_out_of_range_fmtPKcz>
					    ">= _Nm (which is %zu)"),
					__n, _Nm);
	return _AT_Type::_S_ref(_M_elems, __n);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	6839      	ldr	r1, [r7, #0]
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7ff fcec 	bl	8001bd4 <_ZNSt14__array_traitsIfLj5EE6_S_refERA5_Kfj>
 80021fc:	4603      	mov	r3, r0
      }
 80021fe:	4618      	mov	r0, r3
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	0801edc0 	.word	0x0801edc0

0800220c <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE9push_backERKS1_>:
       *  to it.  Due to the nature of a %vector this operation can be
       *  done in constant time if the %vector has preallocated space
       *  available.
       */
      void
      push_back(const value_type& __x)
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
 8002214:	6039      	str	r1, [r7, #0]
      {
	if (this->_M_impl._M_finish != this->_M_impl._M_end_of_storage)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	685a      	ldr	r2, [r3, #4]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	689b      	ldr	r3, [r3, #8]
 800221e:	429a      	cmp	r2, r3
 8002220:	d00d      	beq.n	800223e <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE9push_backERKS1_+0x32>
	  {
	    _GLIBCXX_ASAN_ANNOTATE_GROW(1);
	    _Alloc_traits::construct(this->_M_impl, this->_M_impl._M_finish,
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	683a      	ldr	r2, [r7, #0]
 800222a:	4619      	mov	r1, r3
 800222c:	f000 f94b 	bl	80024c6 <_ZNSt16allocator_traitsISaISt5arrayIfLj5EEEE9constructIS1_JRKS1_EEEvRS2_PT_DpOT0_>
				     __x);
	    ++this->_M_impl._M_finish;
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f103 0214 	add.w	r2, r3, #20
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	605a      	str	r2, [r3, #4]
	    _GLIBCXX_ASAN_ANNOTATE_GREW(1);
	  }
	else
	  _M_realloc_insert(end(), __x);
      }
 800223c:	e008      	b.n	8002250 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE9push_backERKS1_+0x44>
	  _M_realloc_insert(end(), __x);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f000 f81a 	bl	8002278 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE3endEv>
 8002244:	4603      	mov	r3, r0
 8002246:	683a      	ldr	r2, [r7, #0]
 8002248:	4619      	mov	r1, r3
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f000 f94e 	bl	80024ec <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
      }
 8002250:	bf00      	nop
 8002252:	3708      	adds	r7, #8
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE5beginEv>:
      begin() _GLIBCXX_NOEXCEPT
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_start); }
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	f107 030c 	add.w	r3, r7, #12
 8002266:	4611      	mov	r1, r2
 8002268:	4618      	mov	r0, r3
 800226a:	f000 f9c9 	bl	8002600 <_ZN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEC1ERKS3_>
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	4618      	mov	r0, r3
 8002272:	3710      	adds	r7, #16
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}

08002278 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE3endEv>:
      end() _GLIBCXX_NOEXCEPT
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
      { return iterator(this->_M_impl._M_finish); }
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	1d1a      	adds	r2, r3, #4
 8002284:	f107 030c 	add.w	r3, r7, #12
 8002288:	4611      	mov	r1, r2
 800228a:	4618      	mov	r0, r3
 800228c:	f000 f9b8 	bl	8002600 <_ZN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEC1ERKS3_>
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	4618      	mov	r0, r3
 8002294:	3710      	adds	r7, #16
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}

0800229a <_ZSt4sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEPFbRKS3_SA_EEvT_SD_T0_>:
   *  @p stable_sort() if this is needed.
  */
  template<typename _RandomAccessIterator, typename _Compare>
    _GLIBCXX20_CONSTEXPR
    inline void
    sort(_RandomAccessIterator __first, _RandomAccessIterator __last,
 800229a:	b580      	push	{r7, lr}
 800229c:	b084      	sub	sp, #16
 800229e:	af00      	add	r7, sp, #0
 80022a0:	60f8      	str	r0, [r7, #12]
 80022a2:	60b9      	str	r1, [r7, #8]
 80022a4:	607a      	str	r2, [r7, #4]
	    typename iterator_traits<_RandomAccessIterator>::value_type,
	    typename iterator_traits<_RandomAccessIterator>::value_type>)
      __glibcxx_requires_valid_range(__first, __last);
      __glibcxx_requires_irreflexive_pred(__first, __last, __comp);

      std::__sort(__first, __last, __gnu_cxx::__ops::__iter_comp_iter(__comp));
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f000 f9ba 	bl	8002620 <_ZN9__gnu_cxx5__ops16__iter_comp_iterIPFbRKSt5arrayIfLj5EES5_EEENS0_15_Iter_comp_iterIT_EES9_>
 80022ac:	4603      	mov	r3, r0
 80022ae:	461a      	mov	r2, r3
 80022b0:	68b9      	ldr	r1, [r7, #8]
 80022b2:	68f8      	ldr	r0, [r7, #12]
 80022b4:	f000 f9c9 	bl	800264a <_ZSt6__sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_>
    }
 80022b8:	bf00      	nop
 80022ba:	3710      	adds	r7, #16
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}

080022c0 <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE4sizeEv>:
      size() const _GLIBCXX_NOEXCEPT
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
      { return size_type(this->_M_impl._M_finish - this->_M_impl._M_start); }
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	685a      	ldr	r2, [r3, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	109b      	asrs	r3, r3, #2
 80022d4:	4a04      	ldr	r2, [pc, #16]	; (80022e8 <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE4sizeEv+0x28>)
 80022d6:	fb02 f303 	mul.w	r3, r2, r3
 80022da:	4618      	mov	r0, r3
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	cccccccd 	.word	0xcccccccd

080022ec <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE4backEv>:
      back() _GLIBCXX_NOEXCEPT
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
	return *(end() - 1);
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f7ff ffbf 	bl	8002278 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE3endEv>
 80022fa:	4603      	mov	r3, r0
 80022fc:	60fb      	str	r3, [r7, #12]
 80022fe:	f107 030c 	add.w	r3, r7, #12
 8002302:	2101      	movs	r1, #1
 8002304:	4618      	mov	r0, r3
 8002306:	f000 f9cd 	bl	80026a4 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEmiEi>
 800230a:	4603      	mov	r3, r0
 800230c:	60bb      	str	r3, [r7, #8]
 800230e:	f107 0308 	add.w	r3, r7, #8
 8002312:	4618      	mov	r0, r3
 8002314:	f000 f9e2 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 8002318:	4603      	mov	r3, r0
      }
 800231a:	4618      	mov	r0, r3
 800231c:	3710      	adds	r7, #16
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}

08002322 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE8pop_backEv>:
       *  Note that no data is returned, and if the last element's
       *  data is needed, it should be retrieved before pop_back() is
       *  called.
       */
      void
      pop_back() _GLIBCXX_NOEXCEPT
 8002322:	b580      	push	{r7, lr}
 8002324:	b082      	sub	sp, #8
 8002326:	af00      	add	r7, sp, #0
 8002328:	6078      	str	r0, [r7, #4]
      {
	__glibcxx_requires_nonempty();
	--this->_M_impl._M_finish;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f1a3 0214 	sub.w	r2, r3, #20
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	605a      	str	r2, [r3, #4]
	_Alloc_traits::destroy(this->_M_impl, this->_M_impl._M_finish);
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	4619      	mov	r1, r3
 800233e:	4610      	mov	r0, r2
 8002340:	f000 f9d8 	bl	80026f4 <_ZNSt16allocator_traitsISaISt5arrayIfLj5EEEE7destroyIS1_EEvRS2_PT_>
	_GLIBCXX_ASAN_ANNOTATE_SHRINK(1);
      }
 8002344:	bf00      	nop
 8002346:	3708      	adds	r7, #8
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EEixEj>:
      operator[](size_type __n) _GLIBCXX_NOEXCEPT
 800234c:	b480      	push	{r7}
 800234e:	b083      	sub	sp, #12
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
 8002354:	6039      	str	r1, [r7, #0]
	return *(this->_M_impl._M_start + __n);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6819      	ldr	r1, [r3, #0]
 800235a:	683a      	ldr	r2, [r7, #0]
 800235c:	4613      	mov	r3, r2
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	4413      	add	r3, r2
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	440b      	add	r3, r1
      }
 8002366:	4618      	mov	r0, r3
 8002368:	370c      	adds	r7, #12
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr

08002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>:
      operator+=(difference_type __n) _GLIBCXX_NOEXCEPT
      { _M_current += __n; return *this; }

      _GLIBCXX20_CONSTEXPR
      __normal_iterator
      operator+(difference_type __n) const _GLIBCXX_NOEXCEPT
 8002372:	b580      	push	{r7, lr}
 8002374:	b084      	sub	sp, #16
 8002376:	af00      	add	r7, sp, #0
 8002378:	6078      	str	r0, [r7, #4]
 800237a:	6039      	str	r1, [r7, #0]
      { return __normal_iterator(_M_current + __n); }
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	6819      	ldr	r1, [r3, #0]
 8002380:	683a      	ldr	r2, [r7, #0]
 8002382:	4613      	mov	r3, r2
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	4413      	add	r3, r2
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	440b      	add	r3, r1
 800238c:	60fb      	str	r3, [r7, #12]
 800238e:	f107 020c 	add.w	r2, r7, #12
 8002392:	f107 0308 	add.w	r3, r7, #8
 8002396:	4611      	mov	r1, r2
 8002398:	4618      	mov	r0, r3
 800239a:	f000 f931 	bl	8002600 <_ZN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEC1ERKS3_>
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	4618      	mov	r0, r3
 80023a2:	3710      	adds	r7, #16
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <_ZN9__gnu_cxx17__normal_iteratorIPKSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEC1IPS2_EERKNS0_IT_NS_11__enable_ifIXsrSt10__are_sameISB_SA_E7__valueES7_E6__typeEEE>:
        __normal_iterator(const __normal_iterator<_Iter,
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b082      	sub	sp, #8
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
 80023b0:	6039      	str	r1, [r7, #0]
        : _M_current(__i.base()) { }
 80023b2:	6838      	ldr	r0, [r7, #0]
 80023b4:	f000 f9ab 	bl	800270e <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEE4baseEv>
 80023b8:	4603      	mov	r3, r0
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	601a      	str	r2, [r3, #0]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	4618      	mov	r0, r3
 80023c4:	3708      	adds	r7, #8
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bd80      	pop	{r7, pc}

080023ca <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE5eraseEN9__gnu_cxx17__normal_iteratorIPKS1_S3_EE>:
       *  the pointed-to memory is not touched in any way.  Managing
       *  the pointer is the user's responsibility.
       */
      iterator
#if __cplusplus >= 201103L
      erase(const_iterator __position)
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b084      	sub	sp, #16
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	6078      	str	r0, [r7, #4]
 80023d2:	6039      	str	r1, [r7, #0]
      { return _M_erase(begin() + (__position - cbegin())); }
 80023d4:	6878      	ldr	r0, [r7, #4]
 80023d6:	f7ff ff3f 	bl	8002258 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE5beginEv>
 80023da:	4603      	mov	r3, r0
 80023dc:	60bb      	str	r3, [r7, #8]
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f000 f9a0 	bl	8002724 <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE6cbeginEv>
 80023e4:	4603      	mov	r3, r0
 80023e6:	60fb      	str	r3, [r7, #12]
 80023e8:	f107 020c 	add.w	r2, r7, #12
 80023ec:	463b      	mov	r3, r7
 80023ee:	4611      	mov	r1, r2
 80023f0:	4618      	mov	r0, r3
 80023f2:	f000 f9a7 	bl	8002744 <_ZN9__gnu_cxxmiIPKSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>
 80023f6:	4602      	mov	r2, r0
 80023f8:	f107 0308 	add.w	r3, r7, #8
 80023fc:	4611      	mov	r1, r2
 80023fe:	4618      	mov	r0, r3
 8002400:	f7ff ffb7 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 8002404:	4603      	mov	r3, r0
 8002406:	4619      	mov	r1, r3
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f000 f9b5 	bl	8002778 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE8_M_eraseEN9__gnu_cxx17__normal_iteratorIPS1_S3_EE>
 800240e:	4603      	mov	r3, r0
 8002410:	4618      	mov	r0, r3
 8002412:	3710      	adds	r7, #16
 8002414:	46bd      	mov	sp, r7
 8002416:	bd80      	pop	{r7, pc}

08002418 <_ZNSaISt5arrayIfLj5EEEC1Ev>:
      allocator() _GLIBCXX_NOTHROW { }
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f000 f9e6 	bl	80027f2 <_ZN9__gnu_cxx13new_allocatorISt5arrayIfLj5EEEC1Ev>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4618      	mov	r0, r3
 800242a:	3708      	adds	r7, #8
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}

08002430 <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EE17_Vector_impl_dataC1Ev>:
	_Vector_impl_data() _GLIBCXX_NOEXCEPT
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
	: _M_start(), _M_finish(), _M_end_of_storage()
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	601a      	str	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	605a      	str	r2, [r3, #4]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2200      	movs	r2, #0
 8002448:	609a      	str	r2, [r3, #8]
	{ }
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4618      	mov	r0, r3
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr

08002458 <_ZN9__gnu_cxx13new_allocatorISt5arrayIfLj5EEED1Ev>:
      template<typename _Tp1>
	_GLIBCXX20_CONSTEXPR
	new_allocator(const new_allocator<_Tp1>&) _GLIBCXX_USE_NOEXCEPT { }

#if __cplusplus <= 201703L
      ~new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	4618      	mov	r0, r3
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr

0800246e <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EE13_M_deallocateEPS1_j>:
      _M_deallocate(pointer __p, size_t __n)
 800246e:	b580      	push	{r7, lr}
 8002470:	b084      	sub	sp, #16
 8002472:	af00      	add	r7, sp, #0
 8002474:	60f8      	str	r0, [r7, #12]
 8002476:	60b9      	str	r1, [r7, #8]
 8002478:	607a      	str	r2, [r7, #4]
	if (__p)
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d005      	beq.n	800248c <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EE13_M_deallocateEPS1_j+0x1e>
	  _Tr::deallocate(_M_impl, __p, __n);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	687a      	ldr	r2, [r7, #4]
 8002484:	68b9      	ldr	r1, [r7, #8]
 8002486:	4618      	mov	r0, r3
 8002488:	f000 f9be 	bl	8002808 <_ZNSt16allocator_traitsISaISt5arrayIfLj5EEEE10deallocateERS2_PS1_j>
      }
 800248c:	bf00      	nop
 800248e:	3710      	adds	r7, #16
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}

08002494 <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() _GLIBCXX_NOEXCEPT
 8002494:	b480      	push	{r7}
 8002496:	b083      	sub	sp, #12
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	4618      	mov	r0, r3
 80024a0:	370c      	adds	r7, #12
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr

080024aa <_ZSt8_DestroyIPSt5arrayIfLj5EES1_EvT_S3_RSaIT0_E>:
#endif
    }

  template<typename _ForwardIterator, typename _Tp>
    inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last,
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b084      	sub	sp, #16
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	60f8      	str	r0, [r7, #12]
 80024b2:	60b9      	str	r1, [r7, #8]
 80024b4:	607a      	str	r2, [r7, #4]
	     allocator<_Tp>&)
    {
      _Destroy(__first, __last);
 80024b6:	68b9      	ldr	r1, [r7, #8]
 80024b8:	68f8      	ldr	r0, [r7, #12]
 80024ba:	f000 f9b4 	bl	8002826 <_ZSt8_DestroyIPSt5arrayIfLj5EEEvT_S3_>
    }
 80024be:	bf00      	nop
 80024c0:	3710      	adds	r7, #16
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}

080024c6 <_ZNSt16allocator_traitsISaISt5arrayIfLj5EEEE9constructIS1_JRKS1_EEEvRS2_PT_DpOT0_>:
	construct(allocator_type& __a __attribute__((__unused__)), _Up* __p,
 80024c6:	b580      	push	{r7, lr}
 80024c8:	b084      	sub	sp, #16
 80024ca:	af00      	add	r7, sp, #0
 80024cc:	60f8      	str	r0, [r7, #12]
 80024ce:	60b9      	str	r1, [r7, #8]
 80024d0:	607a      	str	r2, [r7, #4]
	  __a.construct(__p, std::forward<_Args>(__args)...);
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f000 f9b4 	bl	8002840 <_ZSt7forwardIRKSt5arrayIfLj5EEEOT_RNSt16remove_referenceIS4_E4typeE>
 80024d8:	4603      	mov	r3, r0
 80024da:	461a      	mov	r2, r3
 80024dc:	68b9      	ldr	r1, [r7, #8]
 80024de:	68f8      	ldr	r0, [r7, #12]
 80024e0:	f000 f9b9 	bl	8002856 <_ZN9__gnu_cxx13new_allocatorISt5arrayIfLj5EEE9constructIS2_JRKS2_EEEvPT_DpOT0_>
	}
 80024e4:	bf00      	nop
 80024e6:	3710      	adds	r7, #16
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:

#if __cplusplus >= 201103L
  template<typename _Tp, typename _Alloc>
    template<typename... _Args>
      void
      vector<_Tp, _Alloc>::
 80024ec:	b5b0      	push	{r4, r5, r7, lr}
 80024ee:	b08c      	sub	sp, #48	; 0x30
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	60f8      	str	r0, [r7, #12]
 80024f4:	60b9      	str	r1, [r7, #8]
 80024f6:	607a      	str	r2, [r7, #4]
    vector<_Tp, _Alloc>::
    _M_realloc_insert(iterator __position, const _Tp& __x)
#endif
    {
      const size_type __len =
	_M_check_len(size_type(1), "vector::_M_realloc_insert");
 80024f8:	4a3f      	ldr	r2, [pc, #252]	; (80025f8 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x10c>)
 80024fa:	2101      	movs	r1, #1
 80024fc:	68f8      	ldr	r0, [r7, #12]
 80024fe:	f000 f9c3 	bl	8002888 <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE12_M_check_lenEjPKc>
 8002502:	62f8      	str	r0, [r7, #44]	; 0x2c
      pointer __old_start = this->_M_impl._M_start;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	62bb      	str	r3, [r7, #40]	; 0x28
      pointer __old_finish = this->_M_impl._M_finish;
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	627b      	str	r3, [r7, #36]	; 0x24
      const size_type __elems_before = __position - begin();
 8002510:	68f8      	ldr	r0, [r7, #12]
 8002512:	f7ff fea1 	bl	8002258 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE5beginEv>
 8002516:	4603      	mov	r3, r0
 8002518:	617b      	str	r3, [r7, #20]
 800251a:	f107 0214 	add.w	r2, r7, #20
 800251e:	f107 0308 	add.w	r3, r7, #8
 8002522:	4611      	mov	r1, r2
 8002524:	4618      	mov	r0, r3
 8002526:	f000 f9f7 	bl	8002918 <_ZN9__gnu_cxxmiIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
 800252a:	4603      	mov	r3, r0
 800252c:	623b      	str	r3, [r7, #32]
      pointer __new_start(this->_M_allocate(__len));
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8002532:	4618      	mov	r0, r3
 8002534:	f000 fa0a 	bl	800294c <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EE11_M_allocateEj>
 8002538:	61f8      	str	r0, [r7, #28]
      pointer __new_finish(__new_start);
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	61bb      	str	r3, [r7, #24]
	  // The order of the three operations is dictated by the C++11
	  // case, where the moves could alter a new element belonging
	  // to the existing vector.  This is an issue only for callers
	  // taking the element by lvalue ref (see last bullet of C++11
	  // [res.on.arguments]).
	  _Alloc_traits::construct(this->_M_impl,
 800253e:	68fc      	ldr	r4, [r7, #12]
				   __new_start + __elems_before,
 8002540:	6a3a      	ldr	r2, [r7, #32]
 8002542:	4613      	mov	r3, r2
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	4413      	add	r3, r2
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	461a      	mov	r2, r3
	  _Alloc_traits::construct(this->_M_impl,
 800254c:	69fb      	ldr	r3, [r7, #28]
 800254e:	189d      	adds	r5, r3, r2
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f000 f975 	bl	8002840 <_ZSt7forwardIRKSt5arrayIfLj5EEEOT_RNSt16remove_referenceIS4_E4typeE>
 8002556:	4603      	mov	r3, r0
 8002558:	461a      	mov	r2, r3
 800255a:	4629      	mov	r1, r5
 800255c:	4620      	mov	r0, r4
 800255e:	f7ff ffb2 	bl	80024c6 <_ZNSt16allocator_traitsISaISt5arrayIfLj5EEEE9constructIS1_JRKS1_EEEvRS2_PT_DpOT0_>
#if __cplusplus >= 201103L
				   std::forward<_Args>(__args)...);
#else
				   __x);
#endif
	  __new_finish = pointer();
 8002562:	2300      	movs	r3, #0
 8002564:	61bb      	str	r3, [r7, #24]

#if __cplusplus >= 201103L
	  if _GLIBCXX17_CONSTEXPR (_S_use_relocate())
	    {
	      __new_finish = _S_relocate(__old_start, __position.base(),
 8002566:	f107 0308 	add.w	r3, r7, #8
 800256a:	4618      	mov	r0, r3
 800256c:	f000 f8cf 	bl	800270e <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEE4baseEv>
 8002570:	4603      	mov	r3, r0
 8002572:	681c      	ldr	r4, [r3, #0]
					 __new_start, _M_get_Tp_allocator());
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	4618      	mov	r0, r3
 8002578:	f7ff ff8c 	bl	8002494 <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EE19_M_get_Tp_allocatorEv>
 800257c:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__old_start, __position.base(),
 800257e:	69fa      	ldr	r2, [r7, #28]
 8002580:	4621      	mov	r1, r4
 8002582:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002584:	f000 f9f6 	bl	8002974 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
 8002588:	61b8      	str	r0, [r7, #24]

	      ++__new_finish;
 800258a:	69bb      	ldr	r3, [r7, #24]
 800258c:	3314      	adds	r3, #20
 800258e:	61bb      	str	r3, [r7, #24]

	      __new_finish = _S_relocate(__position.base(), __old_finish,
 8002590:	f107 0308 	add.w	r3, r7, #8
 8002594:	4618      	mov	r0, r3
 8002596:	f000 f8ba 	bl	800270e <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEE4baseEv>
 800259a:	4603      	mov	r3, r0
 800259c:	681c      	ldr	r4, [r3, #0]
					 __new_finish, _M_get_Tp_allocator());
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff ff77 	bl	8002494 <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EE19_M_get_Tp_allocatorEv>
 80025a6:	4603      	mov	r3, r0
	      __new_finish = _S_relocate(__position.base(), __old_finish,
 80025a8:	69ba      	ldr	r2, [r7, #24]
 80025aa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80025ac:	4620      	mov	r0, r4
 80025ae:	f000 f9e1 	bl	8002974 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
 80025b2:	61b8      	str	r0, [r7, #24]
#if __cplusplus >= 201103L
      if _GLIBCXX17_CONSTEXPR (!_S_use_relocate())
#endif
	std::_Destroy(__old_start, __old_finish, _M_get_Tp_allocator());
      _GLIBCXX_ASAN_ANNOTATE_REINIT;
      _M_deallocate(__old_start,
 80025b4:	68f8      	ldr	r0, [r7, #12]
		    this->_M_impl._M_end_of_storage - __old_start);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	689a      	ldr	r2, [r3, #8]
 80025ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	109b      	asrs	r3, r3, #2
 80025c0:	4a0e      	ldr	r2, [pc, #56]	; (80025fc <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x110>)
 80025c2:	fb02 f303 	mul.w	r3, r2, r3
      _M_deallocate(__old_start,
 80025c6:	461a      	mov	r2, r3
 80025c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80025ca:	f7ff ff50 	bl	800246e <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EE13_M_deallocateEPS1_j>
      this->_M_impl._M_start = __new_start;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	69fa      	ldr	r2, [r7, #28]
 80025d2:	601a      	str	r2, [r3, #0]
      this->_M_impl._M_finish = __new_finish;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	69ba      	ldr	r2, [r7, #24]
 80025d8:	605a      	str	r2, [r3, #4]
      this->_M_impl._M_end_of_storage = __new_start + __len;
 80025da:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80025dc:	4613      	mov	r3, r2
 80025de:	009b      	lsls	r3, r3, #2
 80025e0:	4413      	add	r3, r2
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	461a      	mov	r2, r3
 80025e6:	69fb      	ldr	r3, [r7, #28]
 80025e8:	441a      	add	r2, r3
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	609a      	str	r2, [r3, #8]
    }
 80025ee:	bf00      	nop
 80025f0:	3730      	adds	r7, #48	; 0x30
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bdb0      	pop	{r4, r5, r7, pc}
 80025f6:	bf00      	nop
 80025f8:	0801edf4 	.word	0x0801edf4
 80025fc:	cccccccd 	.word	0xcccccccd

08002600 <_ZN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEC1ERKS3_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8002600:	b480      	push	{r7}
 8002602:	b083      	sub	sp, #12
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
 8002608:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	681a      	ldr	r2, [r3, #0]
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	601a      	str	r2, [r3, #0]
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4618      	mov	r0, r3
 8002616:	370c      	adds	r7, #12
 8002618:	46bd      	mov	sp, r7
 800261a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261e:	4770      	bx	lr

08002620 <_ZN9__gnu_cxx5__ops16__iter_comp_iterIPFbRKSt5arrayIfLj5EES5_EEENS0_15_Iter_comp_iterIT_EES9_>:
    };

  template<typename _Compare>
    _GLIBCXX14_CONSTEXPR
    inline _Iter_comp_iter<_Compare>
    __iter_comp_iter(_Compare __comp)
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
    { return _Iter_comp_iter<_Compare>(_GLIBCXX_MOVE(__comp)); }
 8002628:	1d3b      	adds	r3, r7, #4
 800262a:	4618      	mov	r0, r3
 800262c:	f000 f9b6 	bl	800299c <_ZSt4moveIRPFbRKSt5arrayIfLj5EES3_EEONSt16remove_referenceIT_E4typeEOS8_>
 8002630:	4603      	mov	r3, r0
 8002632:	681a      	ldr	r2, [r3, #0]
 8002634:	f107 030c 	add.w	r3, r7, #12
 8002638:	4611      	mov	r1, r2
 800263a:	4618      	mov	r0, r3
 800263c:	f000 f9b9 	bl	80029b2 <_ZN9__gnu_cxx5__ops15_Iter_comp_iterIPFbRKSt5arrayIfLj5EES5_EEC1ES7_>
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	4618      	mov	r0, r3
 8002644:	3710      	adds	r7, #16
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}

0800264a <_ZSt6__sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_>:
    __sort(_RandomAccessIterator __first, _RandomAccessIterator __last,
 800264a:	b580      	push	{r7, lr}
 800264c:	b084      	sub	sp, #16
 800264e:	af00      	add	r7, sp, #0
 8002650:	60f8      	str	r0, [r7, #12]
 8002652:	60b9      	str	r1, [r7, #8]
 8002654:	607a      	str	r2, [r7, #4]
      if (__first != __last)
 8002656:	f107 0208 	add.w	r2, r7, #8
 800265a:	f107 030c 	add.w	r3, r7, #12
 800265e:	4611      	mov	r1, r2
 8002660:	4618      	mov	r0, r3
 8002662:	f000 f9b8 	bl	80029d6 <_ZN9__gnu_cxxneIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>
 8002666:	4603      	mov	r3, r0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d017      	beq.n	800269c <_ZSt6__sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_+0x52>
				std::__lg(__last - __first) * 2,
 800266c:	f107 020c 	add.w	r2, r7, #12
 8002670:	f107 0308 	add.w	r3, r7, #8
 8002674:	4611      	mov	r1, r2
 8002676:	4618      	mov	r0, r3
 8002678:	f000 f94e 	bl	8002918 <_ZN9__gnu_cxxmiIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
 800267c:	4603      	mov	r3, r0
 800267e:	4618      	mov	r0, r3
 8002680:	f7ff fa51 	bl	8001b26 <_ZSt4__lgi>
 8002684:	4603      	mov	r3, r0
	  std::__introsort_loop(__first, __last,
 8002686:	005a      	lsls	r2, r3, #1
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	68b9      	ldr	r1, [r7, #8]
 800268c:	68f8      	ldr	r0, [r7, #12]
 800268e:	f000 f9ba 	bl	8002a06 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiNS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_T1_>
	  std::__final_insertion_sort(__first, __last, __comp);
 8002692:	687a      	ldr	r2, [r7, #4]
 8002694:	68b9      	ldr	r1, [r7, #8]
 8002696:	68f8      	ldr	r0, [r7, #12]
 8002698:	f000 f9ec 	bl	8002a74 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_>
    }
 800269c:	bf00      	nop
 800269e:	3710      	adds	r7, #16
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEmiEi>:
      operator-=(difference_type __n) _GLIBCXX_NOEXCEPT
      { _M_current -= __n; return *this; }

      _GLIBCXX20_CONSTEXPR
      __normal_iterator
      operator-(difference_type __n) const _GLIBCXX_NOEXCEPT
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	6039      	str	r1, [r7, #0]
      { return __normal_iterator(_M_current - __n); }
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6819      	ldr	r1, [r3, #0]
 80026b2:	683a      	ldr	r2, [r7, #0]
 80026b4:	4613      	mov	r3, r2
 80026b6:	009b      	lsls	r3, r3, #2
 80026b8:	4413      	add	r3, r2
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	425b      	negs	r3, r3
 80026be:	440b      	add	r3, r1
 80026c0:	60fb      	str	r3, [r7, #12]
 80026c2:	f107 020c 	add.w	r2, r7, #12
 80026c6:	f107 0308 	add.w	r3, r7, #8
 80026ca:	4611      	mov	r1, r2
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7ff ff97 	bl	8002600 <_ZN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEC1ERKS3_>
 80026d2:	68bb      	ldr	r3, [r7, #8]
 80026d4:	4618      	mov	r0, r3
 80026d6:	3710      	adds	r7, #16
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}

080026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>:
      operator*() const _GLIBCXX_NOEXCEPT
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
      { return *_M_current; }
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4618      	mov	r0, r3
 80026ea:	370c      	adds	r7, #12
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr

080026f4 <_ZNSt16allocator_traitsISaISt5arrayIfLj5EEEE7destroyIS1_EEvRS2_PT_>:
	destroy(allocator_type& __a __attribute__((__unused__)), _Up* __p)
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
 80026fc:	6039      	str	r1, [r7, #0]
	  __a.destroy(__p);
 80026fe:	6839      	ldr	r1, [r7, #0]
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f000 f9ef 	bl	8002ae4 <_ZN9__gnu_cxx13new_allocatorISt5arrayIfLj5EEE7destroyIS2_EEvPT_>
	}
 8002706:	bf00      	nop
 8002708:	3708      	adds	r7, #8
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}

0800270e <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEE4baseEv>:

      _GLIBCXX20_CONSTEXPR
      const _Iterator&
      base() const _GLIBCXX_NOEXCEPT
 800270e:	b480      	push	{r7}
 8002710:	b083      	sub	sp, #12
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	4618      	mov	r0, r3
 800271a:	370c      	adds	r7, #12
 800271c:	46bd      	mov	sp, r7
 800271e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002722:	4770      	bx	lr

08002724 <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE6cbeginEv>:
      cbegin() const noexcept
 8002724:	b580      	push	{r7, lr}
 8002726:	b084      	sub	sp, #16
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
      { return const_iterator(this->_M_impl._M_start); }
 800272c:	687a      	ldr	r2, [r7, #4]
 800272e:	f107 030c 	add.w	r3, r7, #12
 8002732:	4611      	mov	r1, r2
 8002734:	4618      	mov	r0, r3
 8002736:	f000 f9e0 	bl	8002afa <_ZN9__gnu_cxx17__normal_iteratorIPKSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEC1ERKS4_>
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	4618      	mov	r0, r3
 800273e:	3710      	adds	r7, #16
 8002740:	46bd      	mov	sp, r7
 8002742:	bd80      	pop	{r7, pc}

08002744 <_ZN9__gnu_cxxmiIPKSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>:
    { return __lhs.base() - __rhs.base(); }

  template<typename _Iterator, typename _Container>
    _GLIBCXX20_CONSTEXPR
    inline typename __normal_iterator<_Iterator, _Container>::difference_type
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 8002744:	b590      	push	{r4, r7, lr}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
 800274c:	6039      	str	r1, [r7, #0]
	      const __normal_iterator<_Iterator, _Container>& __rhs)
    _GLIBCXX_NOEXCEPT
    { return __lhs.base() - __rhs.base(); }
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	f000 f9e3 	bl	8002b1a <_ZNK9__gnu_cxx17__normal_iteratorIPKSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEE4baseEv>
 8002754:	4603      	mov	r3, r0
 8002756:	681c      	ldr	r4, [r3, #0]
 8002758:	6838      	ldr	r0, [r7, #0]
 800275a:	f000 f9de 	bl	8002b1a <_ZNK9__gnu_cxx17__normal_iteratorIPKSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEE4baseEv>
 800275e:	4603      	mov	r3, r0
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	1ae3      	subs	r3, r4, r3
 8002764:	109b      	asrs	r3, r3, #2
 8002766:	4a03      	ldr	r2, [pc, #12]	; (8002774 <_ZN9__gnu_cxxmiIPKSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_+0x30>)
 8002768:	fb02 f303 	mul.w	r3, r2, r3
 800276c:	4618      	mov	r0, r3
 800276e:	370c      	adds	r7, #12
 8002770:	46bd      	mov	sp, r7
 8002772:	bd90      	pop	{r4, r7, pc}
 8002774:	cccccccd 	.word	0xcccccccd

08002778 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE8_M_eraseEN9__gnu_cxx17__normal_iteratorIPS1_S3_EE>:
    vector<_Tp, _Alloc>::
 8002778:	b590      	push	{r4, r7, lr}
 800277a:	b085      	sub	sp, #20
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
 8002780:	6039      	str	r1, [r7, #0]
      if (__position + 1 != end())
 8002782:	463b      	mov	r3, r7
 8002784:	2101      	movs	r1, #1
 8002786:	4618      	mov	r0, r3
 8002788:	f7ff fdf3 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 800278c:	4603      	mov	r3, r0
 800278e:	60bb      	str	r3, [r7, #8]
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f7ff fd71 	bl	8002278 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE3endEv>
 8002796:	4603      	mov	r3, r0
 8002798:	60fb      	str	r3, [r7, #12]
 800279a:	f107 020c 	add.w	r2, r7, #12
 800279e:	f107 0308 	add.w	r3, r7, #8
 80027a2:	4611      	mov	r1, r2
 80027a4:	4618      	mov	r0, r3
 80027a6:	f000 f916 	bl	80029d6 <_ZN9__gnu_cxxneIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>
 80027aa:	4603      	mov	r3, r0
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d00e      	beq.n	80027ce <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE8_M_eraseEN9__gnu_cxx17__normal_iteratorIPS1_S3_EE+0x56>
	_GLIBCXX_MOVE3(__position + 1, end(), __position);
 80027b0:	463b      	mov	r3, r7
 80027b2:	2101      	movs	r1, #1
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7ff fddc 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 80027ba:	4604      	mov	r4, r0
 80027bc:	6878      	ldr	r0, [r7, #4]
 80027be:	f7ff fd5b 	bl	8002278 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE3endEv>
 80027c2:	4603      	mov	r3, r0
 80027c4:	683a      	ldr	r2, [r7, #0]
 80027c6:	4619      	mov	r1, r3
 80027c8:	4620      	mov	r0, r4
 80027ca:	f000 f9b1 	bl	8002b30 <_ZSt4moveIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEES8_ET0_T_SA_S9_>
      --this->_M_impl._M_finish;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	f1a3 0214 	sub.w	r2, r3, #20
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	605a      	str	r2, [r3, #4]
      _Alloc_traits::destroy(this->_M_impl, this->_M_impl._M_finish);
 80027da:	687a      	ldr	r2, [r7, #4]
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	4619      	mov	r1, r3
 80027e2:	4610      	mov	r0, r2
 80027e4:	f7ff ff86 	bl	80026f4 <_ZNSt16allocator_traitsISaISt5arrayIfLj5EEEE7destroyIS1_EEvRS2_PT_>
      return __position;
 80027e8:	683b      	ldr	r3, [r7, #0]
    }
 80027ea:	4618      	mov	r0, r3
 80027ec:	3714      	adds	r7, #20
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd90      	pop	{r4, r7, pc}

080027f2 <_ZN9__gnu_cxx13new_allocatorISt5arrayIfLj5EEEC1Ev>:
      new_allocator() _GLIBCXX_USE_NOEXCEPT { }
 80027f2:	b480      	push	{r7}
 80027f4:	b083      	sub	sp, #12
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4618      	mov	r0, r3
 80027fe:	370c      	adds	r7, #12
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <_ZNSt16allocator_traitsISaISt5arrayIfLj5EEEE10deallocateERS2_PS1_j>:
      deallocate(allocator_type& __a, pointer __p, size_type __n)
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	60f8      	str	r0, [r7, #12]
 8002810:	60b9      	str	r1, [r7, #8]
 8002812:	607a      	str	r2, [r7, #4]
      { __a.deallocate(__p, __n); }
 8002814:	687a      	ldr	r2, [r7, #4]
 8002816:	68b9      	ldr	r1, [r7, #8]
 8002818:	68f8      	ldr	r0, [r7, #12]
 800281a:	f000 f9a1 	bl	8002b60 <_ZN9__gnu_cxx13new_allocatorISt5arrayIfLj5EEE10deallocateEPS2_j>
 800281e:	bf00      	nop
 8002820:	3710      	adds	r7, #16
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}

08002826 <_ZSt8_DestroyIPSt5arrayIfLj5EEEvT_S3_>:
   * a trivial destructor, the compiler should optimize all of this
   * away, otherwise the objects' destructors must be invoked.
   */
  template<typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8002826:	b580      	push	{r7, lr}
 8002828:	b082      	sub	sp, #8
 800282a:	af00      	add	r7, sp, #0
 800282c:	6078      	str	r0, [r7, #4]
 800282e:	6039      	str	r1, [r7, #0]
#if __cplusplus > 201703L && defined __cpp_lib_is_constant_evaluated
      if (std::is_constant_evaluated())
	return _Destroy_aux<false>::__destroy(__first, __last);
#endif
      std::_Destroy_aux<__has_trivial_destructor(_Value_type)>::
	__destroy(__first, __last);
 8002830:	6839      	ldr	r1, [r7, #0]
 8002832:	6878      	ldr	r0, [r7, #4]
 8002834:	f000 f9a6 	bl	8002b84 <_ZNSt12_Destroy_auxILb1EE9__destroyIPSt5arrayIfLj5EEEEvT_S5_>
    }
 8002838:	bf00      	nop
 800283a:	3708      	adds	r7, #8
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}

08002840 <_ZSt7forwardIRKSt5arrayIfLj5EEEOT_RNSt16remove_referenceIS4_E4typeE>:
   *
   *  This function is used to implement "perfect forwarding".
   */
  template<typename _Tp>
    constexpr _Tp&&
    forward(typename std::remove_reference<_Tp>::type& __t) noexcept
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
    { return static_cast<_Tp&&>(__t); }
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	4618      	mov	r0, r3
 800284c:	370c      	adds	r7, #12
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr

08002856 <_ZN9__gnu_cxx13new_allocatorISt5arrayIfLj5EEE9constructIS2_JRKS2_EEEvPT_DpOT0_>:
      { return _M_max_size(); }

#if __cplusplus >= 201103L
      template<typename _Up, typename... _Args>
	void
	construct(_Up* __p, _Args&&... __args)
 8002856:	b5b0      	push	{r4, r5, r7, lr}
 8002858:	b084      	sub	sp, #16
 800285a:	af00      	add	r7, sp, #0
 800285c:	60f8      	str	r0, [r7, #12]
 800285e:	60b9      	str	r1, [r7, #8]
 8002860:	607a      	str	r2, [r7, #4]
	noexcept(std::is_nothrow_constructible<_Up, _Args...>::value)
	{ ::new((void *)__p) _Up(std::forward<_Args>(__args)...); }
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f7ff ffec 	bl	8002840 <_ZSt7forwardIRKSt5arrayIfLj5EEEOT_RNSt16remove_referenceIS4_E4typeE>
 8002868:	4605      	mov	r5, r0
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	4619      	mov	r1, r3
 800286e:	2014      	movs	r0, #20
 8002870:	f7ff f968 	bl	8001b44 <_ZnwjPv>
 8002874:	4603      	mov	r3, r0
 8002876:	461c      	mov	r4, r3
 8002878:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800287a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800287c:	682b      	ldr	r3, [r5, #0]
 800287e:	6023      	str	r3, [r4, #0]
 8002880:	bf00      	nop
 8002882:	3710      	adds	r7, #16
 8002884:	46bd      	mov	sp, r7
 8002886:	bdb0      	pop	{r4, r5, r7, pc}

08002888 <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE12_M_check_lenEjPKc>:
      { return _M_insert_rval(__position, std::move(__v)); }
#endif

      // Called by _M_fill_insert, _M_insert_aux etc.
      size_type
      _M_check_len(size_type __n, const char* __s) const
 8002888:	b590      	push	{r4, r7, lr}
 800288a:	b087      	sub	sp, #28
 800288c:	af00      	add	r7, sp, #0
 800288e:	60f8      	str	r0, [r7, #12]
 8002890:	60b9      	str	r1, [r7, #8]
 8002892:	607a      	str	r2, [r7, #4]
      {
	if (max_size() - size() < __n)
 8002894:	68f8      	ldr	r0, [r7, #12]
 8002896:	f000 f980 	bl	8002b9a <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE8max_sizeEv>
 800289a:	4604      	mov	r4, r0
 800289c:	68f8      	ldr	r0, [r7, #12]
 800289e:	f7ff fd0f 	bl	80022c0 <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE4sizeEv>
 80028a2:	4603      	mov	r3, r0
 80028a4:	1ae2      	subs	r2, r4, r3
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	bf34      	ite	cc
 80028ac:	2301      	movcc	r3, #1
 80028ae:	2300      	movcs	r3, #0
 80028b0:	b2db      	uxtb	r3, r3
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d002      	beq.n	80028bc <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE12_M_check_lenEjPKc+0x34>
	  __throw_length_error(__N(__s));
 80028b6:	6878      	ldr	r0, [r7, #4]
 80028b8:	f01a fea9 	bl	801d60e <_ZSt20__throw_length_errorPKc>

	const size_type __len = size() + (std::max)(size(), __n);
 80028bc:	68f8      	ldr	r0, [r7, #12]
 80028be:	f7ff fcff 	bl	80022c0 <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE4sizeEv>
 80028c2:	4604      	mov	r4, r0
 80028c4:	68f8      	ldr	r0, [r7, #12]
 80028c6:	f7ff fcfb 	bl	80022c0 <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE4sizeEv>
 80028ca:	4603      	mov	r3, r0
 80028cc:	613b      	str	r3, [r7, #16]
 80028ce:	f107 0208 	add.w	r2, r7, #8
 80028d2:	f107 0310 	add.w	r3, r7, #16
 80028d6:	4611      	mov	r1, r2
 80028d8:	4618      	mov	r0, r3
 80028da:	f7ff fc13 	bl	8002104 <_ZSt3maxIjERKT_S2_S2_>
 80028de:	4603      	mov	r3, r0
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4423      	add	r3, r4
 80028e4:	617b      	str	r3, [r7, #20]
	return (__len < size() || __len > max_size()) ? max_size() : __len;
 80028e6:	68f8      	ldr	r0, [r7, #12]
 80028e8:	f7ff fcea 	bl	80022c0 <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE4sizeEv>
 80028ec:	4602      	mov	r2, r0
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d306      	bcc.n	8002902 <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE12_M_check_lenEjPKc+0x7a>
 80028f4:	68f8      	ldr	r0, [r7, #12]
 80028f6:	f000 f950 	bl	8002b9a <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE8max_sizeEv>
 80028fa:	4602      	mov	r2, r0
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	4293      	cmp	r3, r2
 8002900:	d904      	bls.n	800290c <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE12_M_check_lenEjPKc+0x84>
 8002902:	68f8      	ldr	r0, [r7, #12]
 8002904:	f000 f949 	bl	8002b9a <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE8max_sizeEv>
 8002908:	4603      	mov	r3, r0
 800290a:	e000      	b.n	800290e <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE12_M_check_lenEjPKc+0x86>
 800290c:	697b      	ldr	r3, [r7, #20]
      }
 800290e:	4618      	mov	r0, r3
 8002910:	371c      	adds	r7, #28
 8002912:	46bd      	mov	sp, r7
 8002914:	bd90      	pop	{r4, r7, pc}
	...

08002918 <_ZN9__gnu_cxxmiIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>:
    operator-(const __normal_iterator<_Iterator, _Container>& __lhs,
 8002918:	b590      	push	{r4, r7, lr}
 800291a:	b083      	sub	sp, #12
 800291c:	af00      	add	r7, sp, #0
 800291e:	6078      	str	r0, [r7, #4]
 8002920:	6039      	str	r1, [r7, #0]
    { return __lhs.base() - __rhs.base(); }
 8002922:	6878      	ldr	r0, [r7, #4]
 8002924:	f7ff fef3 	bl	800270e <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEE4baseEv>
 8002928:	4603      	mov	r3, r0
 800292a:	681c      	ldr	r4, [r3, #0]
 800292c:	6838      	ldr	r0, [r7, #0]
 800292e:	f7ff feee 	bl	800270e <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEE4baseEv>
 8002932:	4603      	mov	r3, r0
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	1ae3      	subs	r3, r4, r3
 8002938:	109b      	asrs	r3, r3, #2
 800293a:	4a03      	ldr	r2, [pc, #12]	; (8002948 <_ZN9__gnu_cxxmiIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_+0x30>)
 800293c:	fb02 f303 	mul.w	r3, r2, r3
 8002940:	4618      	mov	r0, r3
 8002942:	370c      	adds	r7, #12
 8002944:	46bd      	mov	sp, r7
 8002946:	bd90      	pop	{r4, r7, pc}
 8002948:	cccccccd 	.word	0xcccccccd

0800294c <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EE11_M_allocateEj>:
      _M_allocate(size_t __n)
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
 8002954:	6039      	str	r1, [r7, #0]
	return __n != 0 ? _Tr::allocate(_M_impl, __n) : pointer();
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d006      	beq.n	800296a <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EE11_M_allocateEj+0x1e>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6839      	ldr	r1, [r7, #0]
 8002960:	4618      	mov	r0, r3
 8002962:	f000 f92b 	bl	8002bbc <_ZNSt16allocator_traitsISaISt5arrayIfLj5EEEE8allocateERS2_j>
 8002966:	4603      	mov	r3, r0
 8002968:	e000      	b.n	800296c <_ZNSt12_Vector_baseISt5arrayIfLj5EESaIS1_EE11_M_allocateEj+0x20>
 800296a:	2300      	movs	r3, #0
      }
 800296c:	4618      	mov	r0, r3
 800296e:	3708      	adds	r7, #8
 8002970:	46bd      	mov	sp, r7
 8002972:	bd80      	pop	{r7, pc}

08002974 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>:
      _S_relocate(pointer __first, pointer __last, pointer __result,
 8002974:	b590      	push	{r4, r7, lr}
 8002976:	b087      	sub	sp, #28
 8002978:	af02      	add	r7, sp, #8
 800297a:	60f8      	str	r0, [r7, #12]
 800297c:	60b9      	str	r1, [r7, #8]
 800297e:	607a      	str	r2, [r7, #4]
 8002980:	603b      	str	r3, [r7, #0]
	return _S_do_relocate(__first, __last, __result, __alloc, __do_it{});
 8002982:	f88d 4000 	strb.w	r4, [sp]
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	687a      	ldr	r2, [r7, #4]
 800298a:	68b9      	ldr	r1, [r7, #8]
 800298c:	68f8      	ldr	r0, [r7, #12]
 800298e:	f000 f924 	bl	8002bda <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>
 8002992:	4603      	mov	r3, r0
      }
 8002994:	4618      	mov	r0, r3
 8002996:	3714      	adds	r7, #20
 8002998:	46bd      	mov	sp, r7
 800299a:	bd90      	pop	{r4, r7, pc}

0800299c <_ZSt4moveIRPFbRKSt5arrayIfLj5EES3_EEONSt16remove_referenceIT_E4typeEOS8_>:
   *  @param  __t  A thing of arbitrary type.
   *  @return The parameter cast to an rvalue-reference to allow moving it.
  */
  template<typename _Tp>
    constexpr typename std::remove_reference<_Tp>::type&&
    move(_Tp&& __t) noexcept
 800299c:	b480      	push	{r7}
 800299e:	b083      	sub	sp, #12
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	4618      	mov	r0, r3
 80029a8:	370c      	adds	r7, #12
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr

080029b2 <_ZN9__gnu_cxx5__ops15_Iter_comp_iterIPFbRKSt5arrayIfLj5EES5_EEC1ES7_>:
      _Iter_comp_iter(_Compare __comp)
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b082      	sub	sp, #8
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	6078      	str	r0, [r7, #4]
 80029ba:	6039      	str	r1, [r7, #0]
	: _M_comp(_GLIBCXX_MOVE(__comp))
 80029bc:	463b      	mov	r3, r7
 80029be:	4618      	mov	r0, r3
 80029c0:	f7ff ffec 	bl	800299c <_ZSt4moveIRPFbRKSt5arrayIfLj5EES3_EEONSt16remove_referenceIT_E4typeEOS8_>
 80029c4:	4603      	mov	r3, r0
 80029c6:	681a      	ldr	r2, [r3, #0]
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	601a      	str	r2, [r3, #0]
      { }
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	4618      	mov	r0, r3
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <_ZN9__gnu_cxxneIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>:
    operator!=(const __normal_iterator<_Iterator, _Container>& __lhs,
 80029d6:	b590      	push	{r4, r7, lr}
 80029d8:	b083      	sub	sp, #12
 80029da:	af00      	add	r7, sp, #0
 80029dc:	6078      	str	r0, [r7, #4]
 80029de:	6039      	str	r1, [r7, #0]
    { return __lhs.base() != __rhs.base(); }
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f7ff fe94 	bl	800270e <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEE4baseEv>
 80029e6:	4603      	mov	r3, r0
 80029e8:	681c      	ldr	r4, [r3, #0]
 80029ea:	6838      	ldr	r0, [r7, #0]
 80029ec:	f7ff fe8f 	bl	800270e <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEE4baseEv>
 80029f0:	4603      	mov	r3, r0
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	429c      	cmp	r4, r3
 80029f6:	bf14      	ite	ne
 80029f8:	2301      	movne	r3, #1
 80029fa:	2300      	moveq	r3, #0
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	4618      	mov	r0, r3
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd90      	pop	{r4, r7, pc}

08002a06 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiNS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_T1_>:
    __introsort_loop(_RandomAccessIterator __first,
 8002a06:	b580      	push	{r7, lr}
 8002a08:	b086      	sub	sp, #24
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	60f8      	str	r0, [r7, #12]
 8002a0e:	60b9      	str	r1, [r7, #8]
 8002a10:	607a      	str	r2, [r7, #4]
 8002a12:	603b      	str	r3, [r7, #0]
      while (__last - __first > int(_S_threshold))
 8002a14:	f107 020c 	add.w	r2, r7, #12
 8002a18:	f107 0308 	add.w	r3, r7, #8
 8002a1c:	4611      	mov	r1, r2
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f7ff ff7a 	bl	8002918 <_ZN9__gnu_cxxmiIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b10      	cmp	r3, #16
 8002a28:	bfcc      	ite	gt
 8002a2a:	2301      	movgt	r3, #1
 8002a2c:	2300      	movle	r3, #0
 8002a2e:	b2db      	uxtb	r3, r3
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d01c      	beq.n	8002a6e <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiNS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_T1_+0x68>
	  if (__depth_limit == 0)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d106      	bne.n	8002a48 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiNS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_T1_+0x42>
	      std::__partial_sort(__first, __last, __last, __comp);
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	68ba      	ldr	r2, [r7, #8]
 8002a3e:	68b9      	ldr	r1, [r7, #8]
 8002a40:	68f8      	ldr	r0, [r7, #12]
 8002a42:	f000 f8dc 	bl	8002bfe <_ZSt14__partial_sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_T0_>
 8002a46:	e012      	b.n	8002a6e <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiNS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_T1_+0x68>
	  --__depth_limit;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	3b01      	subs	r3, #1
 8002a4c:	607b      	str	r3, [r7, #4]
	    std::__unguarded_partition_pivot(__first, __last, __comp);
 8002a4e:	683a      	ldr	r2, [r7, #0]
 8002a50:	68b9      	ldr	r1, [r7, #8]
 8002a52:	68f8      	ldr	r0, [r7, #12]
 8002a54:	f000 f8ea 	bl	8002c2c <_ZSt27__unguarded_partition_pivotIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEET_SG_SG_T0_>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	617b      	str	r3, [r7, #20]
	  std::__introsort_loop(__cut, __last, __depth_limit, __comp);
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	687a      	ldr	r2, [r7, #4]
 8002a60:	68b9      	ldr	r1, [r7, #8]
 8002a62:	6978      	ldr	r0, [r7, #20]
 8002a64:	f7ff ffcf 	bl	8002a06 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiNS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_T1_>
	  __last = __cut;
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	60bb      	str	r3, [r7, #8]
      while (__last - __first > int(_S_threshold))
 8002a6c:	e7d2      	b.n	8002a14 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiNS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_T1_+0xe>
    }
 8002a6e:	3718      	adds	r7, #24
 8002a70:	46bd      	mov	sp, r7
 8002a72:	bd80      	pop	{r7, pc}

08002a74 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_>:
    __final_insertion_sort(_RandomAccessIterator __first,
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b084      	sub	sp, #16
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	60f8      	str	r0, [r7, #12]
 8002a7c:	60b9      	str	r1, [r7, #8]
 8002a7e:	607a      	str	r2, [r7, #4]
      if (__last - __first > int(_S_threshold))
 8002a80:	f107 020c 	add.w	r2, r7, #12
 8002a84:	f107 0308 	add.w	r3, r7, #8
 8002a88:	4611      	mov	r1, r2
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7ff ff44 	bl	8002918 <_ZN9__gnu_cxxmiIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
 8002a90:	4603      	mov	r3, r0
 8002a92:	2b10      	cmp	r3, #16
 8002a94:	bfcc      	ite	gt
 8002a96:	2301      	movgt	r3, #1
 8002a98:	2300      	movle	r3, #0
 8002a9a:	b2db      	uxtb	r3, r3
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d018      	beq.n	8002ad2 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_+0x5e>
	  std::__insertion_sort(__first, __first + int(_S_threshold), __comp);
 8002aa0:	f107 030c 	add.w	r3, r7, #12
 8002aa4:	2110      	movs	r1, #16
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7ff fc63 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 8002aac:	4603      	mov	r3, r0
 8002aae:	687a      	ldr	r2, [r7, #4]
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	68f8      	ldr	r0, [r7, #12]
 8002ab4:	f000 f8fc 	bl	8002cb0 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_>
	  std::__unguarded_insertion_sort(__first + int(_S_threshold), __last,
 8002ab8:	f107 030c 	add.w	r3, r7, #12
 8002abc:	2110      	movs	r1, #16
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7ff fc57 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	68b9      	ldr	r1, [r7, #8]
 8002aca:	4618      	mov	r0, r3
 8002acc:	f000 f95e 	bl	8002d8c <_ZSt26__unguarded_insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_>
    }
 8002ad0:	e004      	b.n	8002adc <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_+0x68>
	std::__insertion_sort(__first, __last, __comp);
 8002ad2:	687a      	ldr	r2, [r7, #4]
 8002ad4:	68b9      	ldr	r1, [r7, #8]
 8002ad6:	68f8      	ldr	r0, [r7, #12]
 8002ad8:	f000 f8ea 	bl	8002cb0 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_>
    }
 8002adc:	bf00      	nop
 8002ade:	3710      	adds	r7, #16
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bd80      	pop	{r7, pc}

08002ae4 <_ZN9__gnu_cxx13new_allocatorISt5arrayIfLj5EEE7destroyIS2_EEvPT_>:

      template<typename _Up>
	void
	destroy(_Up* __p)
 8002ae4:	b480      	push	{r7}
 8002ae6:	b083      	sub	sp, #12
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
 8002aec:	6039      	str	r1, [r7, #0]
	noexcept(std::is_nothrow_destructible<_Up>::value)
	{ __p->~_Up(); }
 8002aee:	bf00      	nop
 8002af0:	370c      	adds	r7, #12
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr

08002afa <_ZN9__gnu_cxx17__normal_iteratorIPKSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEC1ERKS4_>:
      __normal_iterator(const _Iterator& __i) _GLIBCXX_NOEXCEPT
 8002afa:	b480      	push	{r7}
 8002afc:	b083      	sub	sp, #12
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	6078      	str	r0, [r7, #4]
 8002b02:	6039      	str	r1, [r7, #0]
      : _M_current(__i) { }
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	601a      	str	r2, [r3, #0]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	4618      	mov	r0, r3
 8002b10:	370c      	adds	r7, #12
 8002b12:	46bd      	mov	sp, r7
 8002b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b18:	4770      	bx	lr

08002b1a <_ZNK9__gnu_cxx17__normal_iteratorIPKSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEE4baseEv>:
      base() const _GLIBCXX_NOEXCEPT
 8002b1a:	b480      	push	{r7}
 8002b1c:	b083      	sub	sp, #12
 8002b1e:	af00      	add	r7, sp, #0
 8002b20:	6078      	str	r0, [r7, #4]
      { return _M_current; }
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4618      	mov	r0, r3
 8002b26:	370c      	adds	r7, #12
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2e:	4770      	bx	lr

08002b30 <_ZSt4moveIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEES8_ET0_T_SA_S9_>:
    move(_II __first, _II __last, _OI __result)
 8002b30:	b590      	push	{r4, r7, lr}
 8002b32:	b085      	sub	sp, #20
 8002b34:	af00      	add	r7, sp, #0
 8002b36:	60f8      	str	r0, [r7, #12]
 8002b38:	60b9      	str	r1, [r7, #8]
 8002b3a:	607a      	str	r2, [r7, #4]
      return std::__copy_move_a<true>(std::__miter_base(__first),
 8002b3c:	68f8      	ldr	r0, [r7, #12]
 8002b3e:	f000 f94a 	bl	8002dd6 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEET_S9_>
 8002b42:	4604      	mov	r4, r0
 8002b44:	68b8      	ldr	r0, [r7, #8]
 8002b46:	f000 f946 	bl	8002dd6 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEET_S9_>
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	4619      	mov	r1, r3
 8002b50:	4620      	mov	r0, r4
 8002b52:	f000 f94b 	bl	8002dec <_ZSt13__copy_move_aILb1EN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEES8_ET1_T0_SA_S9_>
 8002b56:	4603      	mov	r3, r0
    }
 8002b58:	4618      	mov	r0, r3
 8002b5a:	3714      	adds	r7, #20
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd90      	pop	{r4, r7, pc}

08002b60 <_ZN9__gnu_cxx13new_allocatorISt5arrayIfLj5EEE10deallocateEPS2_j>:
      deallocate(_Tp* __p, size_type __t)
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b084      	sub	sp, #16
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	60f8      	str	r0, [r7, #12]
 8002b68:	60b9      	str	r1, [r7, #8]
 8002b6a:	607a      	str	r2, [r7, #4]
	::operator delete(__p
 8002b6c:	687a      	ldr	r2, [r7, #4]
 8002b6e:	4613      	mov	r3, r2
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	4413      	add	r3, r2
 8002b74:	009b      	lsls	r3, r3, #2
 8002b76:	4619      	mov	r1, r3
 8002b78:	68b8      	ldr	r0, [r7, #8]
 8002b7a:	f01a fd2f 	bl	801d5dc <_ZdlPvj>
      }
 8002b7e:	3710      	adds	r7, #16
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}

08002b84 <_ZNSt12_Destroy_auxILb1EE9__destroyIPSt5arrayIfLj5EEEEvT_S5_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8002b84:	b480      	push	{r7}
 8002b86:	b083      	sub	sp, #12
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	6078      	str	r0, [r7, #4]
 8002b8c:	6039      	str	r1, [r7, #0]
 8002b8e:	bf00      	nop
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr

08002b9a <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE8max_sizeEv>:
      max_size() const _GLIBCXX_NOEXCEPT
 8002b9a:	b580      	push	{r7, lr}
 8002b9c:	b082      	sub	sp, #8
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	6078      	str	r0, [r7, #4]
      { return _S_max_size(_M_get_Tp_allocator()); }
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	f000 f95f 	bl	8002e68 <_ZNKSt12_Vector_baseISt5arrayIfLj5EESaIS1_EE19_M_get_Tp_allocatorEv>
 8002baa:	4603      	mov	r3, r0
 8002bac:	4618      	mov	r0, r3
 8002bae:	f000 f93f 	bl	8002e30 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE11_S_max_sizeERKS2_>
 8002bb2:	4603      	mov	r3, r0
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	3708      	adds	r7, #8
 8002bb8:	46bd      	mov	sp, r7
 8002bba:	bd80      	pop	{r7, pc}

08002bbc <_ZNSt16allocator_traitsISaISt5arrayIfLj5EEEE8allocateERS2_j>:
      allocate(allocator_type& __a, size_type __n)
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
 8002bc2:	6078      	str	r0, [r7, #4]
 8002bc4:	6039      	str	r1, [r7, #0]
      { return __a.allocate(__n); }
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	6839      	ldr	r1, [r7, #0]
 8002bca:	6878      	ldr	r0, [r7, #4]
 8002bcc:	f000 f957 	bl	8002e7e <_ZN9__gnu_cxx13new_allocatorISt5arrayIfLj5EEE8allocateEjPKv>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	3708      	adds	r7, #8
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	bd80      	pop	{r7, pc}

08002bda <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>:
      _S_do_relocate(pointer __first, pointer __last, pointer __result,
 8002bda:	b580      	push	{r7, lr}
 8002bdc:	b084      	sub	sp, #16
 8002bde:	af00      	add	r7, sp, #0
 8002be0:	60f8      	str	r0, [r7, #12]
 8002be2:	60b9      	str	r1, [r7, #8]
 8002be4:	607a      	str	r2, [r7, #4]
 8002be6:	603b      	str	r3, [r7, #0]
	return std::__relocate_a(__first, __last, __result, __alloc);
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	687a      	ldr	r2, [r7, #4]
 8002bec:	68b9      	ldr	r1, [r7, #8]
 8002bee:	68f8      	ldr	r0, [r7, #12]
 8002bf0:	f000 f967 	bl	8002ec2 <_ZSt12__relocate_aIPSt5arrayIfLj5EES2_SaIS1_EET0_T_S5_S4_RT1_>
 8002bf4:	4603      	mov	r3, r0
      }
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3710      	adds	r7, #16
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}

08002bfe <_ZSt14__partial_sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_T0_>:
    __partial_sort(_RandomAccessIterator __first,
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	b084      	sub	sp, #16
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	60f8      	str	r0, [r7, #12]
 8002c06:	60b9      	str	r1, [r7, #8]
 8002c08:	607a      	str	r2, [r7, #4]
 8002c0a:	603b      	str	r3, [r7, #0]
      std::__heap_select(__first, __middle, __last, __comp);
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	68b9      	ldr	r1, [r7, #8]
 8002c12:	68f8      	ldr	r0, [r7, #12]
 8002c14:	f000 f972 	bl	8002efc <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_T0_>
      std::__sort_heap(__first, __middle, __comp);
 8002c18:	463b      	mov	r3, r7
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	68b9      	ldr	r1, [r7, #8]
 8002c1e:	68f8      	ldr	r0, [r7, #12]
 8002c20:	f000 f99e 	bl	8002f60 <_ZSt11__sort_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_RT0_>
    }
 8002c24:	bf00      	nop
 8002c26:	3710      	adds	r7, #16
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	bd80      	pop	{r7, pc}

08002c2c <_ZSt27__unguarded_partition_pivotIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEET_SG_SG_T0_>:
    __unguarded_partition_pivot(_RandomAccessIterator __first,
 8002c2c:	b590      	push	{r4, r7, lr}
 8002c2e:	b089      	sub	sp, #36	; 0x24
 8002c30:	af02      	add	r7, sp, #8
 8002c32:	60f8      	str	r0, [r7, #12]
 8002c34:	60b9      	str	r1, [r7, #8]
 8002c36:	607a      	str	r2, [r7, #4]
      _RandomAccessIterator __mid = __first + (__last - __first) / 2;
 8002c38:	f107 020c 	add.w	r2, r7, #12
 8002c3c:	f107 0308 	add.w	r3, r7, #8
 8002c40:	4611      	mov	r1, r2
 8002c42:	4618      	mov	r0, r3
 8002c44:	f7ff fe68 	bl	8002918 <_ZN9__gnu_cxxmiIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
 8002c48:	4603      	mov	r3, r0
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	da00      	bge.n	8002c50 <_ZSt27__unguarded_partition_pivotIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEET_SG_SG_T0_+0x24>
 8002c4e:	3301      	adds	r3, #1
 8002c50:	105b      	asrs	r3, r3, #1
 8002c52:	461a      	mov	r2, r3
 8002c54:	f107 030c 	add.w	r3, r7, #12
 8002c58:	4611      	mov	r1, r2
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	f7ff fb89 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 8002c60:	4603      	mov	r3, r0
 8002c62:	617b      	str	r3, [r7, #20]
      std::__move_median_to_first(__first, __first + 1, __mid, __last - 1,
 8002c64:	f107 030c 	add.w	r3, r7, #12
 8002c68:	2101      	movs	r1, #1
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f7ff fb81 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 8002c70:	4604      	mov	r4, r0
 8002c72:	f107 0308 	add.w	r3, r7, #8
 8002c76:	2101      	movs	r1, #1
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f7ff fd13 	bl	80026a4 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEmiEi>
 8002c7e:	4602      	mov	r2, r0
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	9300      	str	r3, [sp, #0]
 8002c84:	4613      	mov	r3, r2
 8002c86:	697a      	ldr	r2, [r7, #20]
 8002c88:	4621      	mov	r1, r4
 8002c8a:	68f8      	ldr	r0, [r7, #12]
 8002c8c:	f000 f9a9 	bl	8002fe2 <_ZSt22__move_median_to_firstIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_SG_T0_>
      return std::__unguarded_partition(__first + 1, __last, __first, __comp);
 8002c90:	f107 030c 	add.w	r3, r7, #12
 8002c94:	2101      	movs	r1, #1
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7ff fb6b 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	68fa      	ldr	r2, [r7, #12]
 8002ca0:	68b9      	ldr	r1, [r7, #8]
 8002ca2:	f000 f9f3 	bl	800308c <_ZSt21__unguarded_partitionIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEET_SG_SG_SG_T0_>
 8002ca6:	4603      	mov	r3, r0
    }
 8002ca8:	4618      	mov	r0, r3
 8002caa:	371c      	adds	r7, #28
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd90      	pop	{r4, r7, pc}

08002cb0 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_>:
    __insertion_sort(_RandomAccessIterator __first,
 8002cb0:	b5b0      	push	{r4, r5, r7, lr}
 8002cb2:	b08a      	sub	sp, #40	; 0x28
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	607a      	str	r2, [r7, #4]
      if (__first == __last) return;
 8002cbc:	f107 0208 	add.w	r2, r7, #8
 8002cc0:	f107 030c 	add.w	r3, r7, #12
 8002cc4:	4611      	mov	r1, r2
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f000 fa28 	bl	800311c <_ZN9__gnu_cxxeqIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d158      	bne.n	8002d84 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_+0xd4>
      for (_RandomAccessIterator __i = __first + 1; __i != __last; ++__i)
 8002cd2:	f107 030c 	add.w	r3, r7, #12
 8002cd6:	2101      	movs	r1, #1
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7ff fb4a 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	627b      	str	r3, [r7, #36]	; 0x24
 8002ce2:	f107 0208 	add.w	r2, r7, #8
 8002ce6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002cea:	4611      	mov	r1, r2
 8002cec:	4618      	mov	r0, r3
 8002cee:	f7ff fe72 	bl	80029d6 <_ZN9__gnu_cxxneIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d046      	beq.n	8002d86 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_+0xd6>
	  if (__comp(__i, __first))
 8002cf8:	1d3b      	adds	r3, r7, #4
 8002cfa:	68fa      	ldr	r2, [r7, #12]
 8002cfc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f000 f954 	bl	8002fac <_ZN9__gnu_cxx5__ops15_Iter_comp_iterIPFbRKSt5arrayIfLj5EES5_EEclINS_17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESF_EEbT_T0_>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d02e      	beq.n	8002d68 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_+0xb8>
		__val = _GLIBCXX_MOVE(*__i);
 8002d0a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d0e:	4618      	mov	r0, r3
 8002d10:	f7ff fce4 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 8002d14:	4603      	mov	r3, r0
 8002d16:	4618      	mov	r0, r3
 8002d18:	f000 fa29 	bl	800316e <_ZSt4moveIRSt5arrayIfLj5EEEONSt16remove_referenceIT_E4typeEOS4_>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	f107 0410 	add.w	r4, r7, #16
 8002d22:	461d      	mov	r5, r3
 8002d24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d28:	682b      	ldr	r3, [r5, #0]
 8002d2a:	6023      	str	r3, [r4, #0]
	      _GLIBCXX_MOVE_BACKWARD3(__first, __i, __i + 1);
 8002d2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d30:	2101      	movs	r1, #1
 8002d32:	4618      	mov	r0, r3
 8002d34:	f7ff fb1d 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002d3e:	68f8      	ldr	r0, [r7, #12]
 8002d40:	f000 fa20 	bl	8003184 <_ZSt13move_backwardIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEES8_ET0_T_SA_S9_>
	      *__first = _GLIBCXX_MOVE(__val);
 8002d44:	f107 0310 	add.w	r3, r7, #16
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f000 fa10 	bl	800316e <_ZSt4moveIRSt5arrayIfLj5EEEONSt16remove_referenceIT_E4typeEOS4_>
 8002d4e:	4605      	mov	r5, r0
 8002d50:	f107 030c 	add.w	r3, r7, #12
 8002d54:	4618      	mov	r0, r3
 8002d56:	f7ff fcc1 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	461c      	mov	r4, r3
 8002d5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002d60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002d62:	682b      	ldr	r3, [r5, #0]
 8002d64:	6023      	str	r3, [r4, #0]
 8002d66:	e007      	b.n	8002d78 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_+0xc8>
	    std::__unguarded_linear_insert(__i,
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f000 fa23 	bl	80031b4 <_ZN9__gnu_cxx5__ops15__val_comp_iterIPFbRKSt5arrayIfLj5EES5_EEENS0_14_Val_comp_iterIT_EENS0_15_Iter_comp_iterIS9_EE>
 8002d6e:	4603      	mov	r3, r0
 8002d70:	4619      	mov	r1, r3
 8002d72:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002d74:	f000 fa32 	bl	80031dc <_ZSt25__unguarded_linear_insertIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops14_Val_comp_iterIPFbRKS3_SC_EEEEvT_T0_>
      for (_RandomAccessIterator __i = __first + 1; __i != __last; ++__i)
 8002d78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f000 f9e5 	bl	800314c <_ZN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEppEv>
 8002d82:	e7ae      	b.n	8002ce2 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_+0x32>
      if (__first == __last) return;
 8002d84:	bf00      	nop
    }
 8002d86:	3728      	adds	r7, #40	; 0x28
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	bdb0      	pop	{r4, r5, r7, pc}

08002d8c <_ZSt26__unguarded_insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_>:
    __unguarded_insertion_sort(_RandomAccessIterator __first,
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b086      	sub	sp, #24
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	60f8      	str	r0, [r7, #12]
 8002d94:	60b9      	str	r1, [r7, #8]
 8002d96:	607a      	str	r2, [r7, #4]
      for (_RandomAccessIterator __i = __first; __i != __last; ++__i)
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	617b      	str	r3, [r7, #20]
 8002d9c:	f107 0208 	add.w	r2, r7, #8
 8002da0:	f107 0314 	add.w	r3, r7, #20
 8002da4:	4611      	mov	r1, r2
 8002da6:	4618      	mov	r0, r3
 8002da8:	f7ff fe15 	bl	80029d6 <_ZN9__gnu_cxxneIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>
 8002dac:	4603      	mov	r3, r0
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d00d      	beq.n	8002dce <_ZSt26__unguarded_insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_+0x42>
	std::__unguarded_linear_insert(__i,
 8002db2:	6878      	ldr	r0, [r7, #4]
 8002db4:	f000 f9fe 	bl	80031b4 <_ZN9__gnu_cxx5__ops15__val_comp_iterIPFbRKSt5arrayIfLj5EES5_EEENS0_14_Val_comp_iterIT_EENS0_15_Iter_comp_iterIS9_EE>
 8002db8:	4603      	mov	r3, r0
 8002dba:	4619      	mov	r1, r3
 8002dbc:	6978      	ldr	r0, [r7, #20]
 8002dbe:	f000 fa0d 	bl	80031dc <_ZSt25__unguarded_linear_insertIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops14_Val_comp_iterIPFbRKS3_SC_EEEEvT_T0_>
      for (_RandomAccessIterator __i = __first; __i != __last; ++__i)
 8002dc2:	f107 0314 	add.w	r3, r7, #20
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f000 f9c0 	bl	800314c <_ZN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEppEv>
 8002dcc:	e7e6      	b.n	8002d9c <_ZSt26__unguarded_insertion_sortIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_T0_+0x10>
    }
 8002dce:	bf00      	nop
 8002dd0:	3718      	adds	r7, #24
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}

08002dd6 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEET_S9_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 8002dd6:	b480      	push	{r7}
 8002dd8:	b083      	sub	sp, #12
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	6078      	str	r0, [r7, #4]
    { return __it; }
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4618      	mov	r0, r3
 8002de2:	370c      	adds	r7, #12
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr

08002dec <_ZSt13__copy_move_aILb1EN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEES8_ET1_T0_SA_S9_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8002dec:	b5b0      	push	{r4, r5, r7, lr}
 8002dee:	b084      	sub	sp, #16
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8002df8:	68f8      	ldr	r0, [r7, #12]
 8002dfa:	f000 fa45 	bl	8003288 <_ZSt12__niter_baseIPSt5arrayIfLj5EESt6vectorIS1_SaIS1_EEET_N9__gnu_cxx17__normal_iteratorIS6_T0_EE>
 8002dfe:	4604      	mov	r4, r0
 8002e00:	68b8      	ldr	r0, [r7, #8]
 8002e02:	f000 fa41 	bl	8003288 <_ZSt12__niter_baseIPSt5arrayIfLj5EESt6vectorIS1_SaIS1_EEET_N9__gnu_cxx17__normal_iteratorIS6_T0_EE>
 8002e06:	4605      	mov	r5, r0
 8002e08:	6878      	ldr	r0, [r7, #4]
 8002e0a:	f000 fa3d 	bl	8003288 <_ZSt12__niter_baseIPSt5arrayIfLj5EESt6vectorIS1_SaIS1_EEET_N9__gnu_cxx17__normal_iteratorIS6_T0_EE>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	461a      	mov	r2, r3
 8002e12:	4629      	mov	r1, r5
 8002e14:	4620      	mov	r0, r4
 8002e16:	f000 fa45 	bl	80032a4 <_ZSt14__copy_move_a1ILb1EPSt5arrayIfLj5EES2_ET1_T0_S4_S3_>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	4619      	mov	r1, r3
 8002e1e:	6878      	ldr	r0, [r7, #4]
 8002e20:	f000 fa50 	bl	80032c4 <_ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEES4_ET_S9_T0_>
 8002e24:	4603      	mov	r3, r0
    }
 8002e26:	4618      	mov	r0, r3
 8002e28:	3710      	adds	r7, #16
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002e30 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE11_S_max_sizeERKS2_>:
	      __N("cannot create std::vector larger than max_size()"));
	return __n;
      }

      static size_type
      _S_max_size(const _Tp_alloc_type& __a) _GLIBCXX_NOEXCEPT
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
      {
	// std::distance(begin(), end()) cannot be greater than PTRDIFF_MAX,
	// and realistically we can't store more than PTRDIFF_MAX/sizeof(T)
	// (even if std::allocator_traits::max_size says we can).
	const size_t __diffmax
 8002e38:	4b0a      	ldr	r3, [pc, #40]	; (8002e64 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EE11_S_max_sizeERKS2_+0x34>)
 8002e3a:	60fb      	str	r3, [r7, #12]
	  = __gnu_cxx::__numeric_traits<ptrdiff_t>::__max / sizeof(_Tp);
	const size_t __allocmax = _Alloc_traits::max_size(__a);
 8002e3c:	6878      	ldr	r0, [r7, #4]
 8002e3e:	f000 fa5d 	bl	80032fc <_ZNSt16allocator_traitsISaISt5arrayIfLj5EEEE8max_sizeERKS2_>
 8002e42:	4603      	mov	r3, r0
 8002e44:	60bb      	str	r3, [r7, #8]
	return (std::min)(__diffmax, __allocmax);
 8002e46:	f107 0208 	add.w	r2, r7, #8
 8002e4a:	f107 030c 	add.w	r3, r7, #12
 8002e4e:	4611      	mov	r1, r2
 8002e50:	4618      	mov	r0, r3
 8002e52:	f7fe fe83 	bl	8001b5c <_ZSt3minIjERKT_S2_S2_>
 8002e56:	4603      	mov	r3, r0
 8002e58:	681b      	ldr	r3, [r3, #0]
      }
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3710      	adds	r7, #16
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	06666666 	.word	0x06666666

08002e68 <_ZNKSt12_Vector_baseISt5arrayIfLj5EESaIS1_EE19_M_get_Tp_allocatorEv>:
      _M_get_Tp_allocator() const _GLIBCXX_NOEXCEPT
 8002e68:	b480      	push	{r7}
 8002e6a:	b083      	sub	sp, #12
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
      { return this->_M_impl; }
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	4618      	mov	r0, r3
 8002e74:	370c      	adds	r7, #12
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr

08002e7e <_ZN9__gnu_cxx13new_allocatorISt5arrayIfLj5EEE8allocateEjPKv>:
      allocate(size_type __n, const void* = static_cast<const void*>(0))
 8002e7e:	b580      	push	{r7, lr}
 8002e80:	b084      	sub	sp, #16
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	60f8      	str	r0, [r7, #12]
 8002e86:	60b9      	str	r1, [r7, #8]
 8002e88:	607a      	str	r2, [r7, #4]
	if (__n > this->_M_max_size())
 8002e8a:	68f8      	ldr	r0, [r7, #12]
 8002e8c:	f000 fa42 	bl	8003314 <_ZNK9__gnu_cxx13new_allocatorISt5arrayIfLj5EEE11_M_max_sizeEv>
 8002e90:	4602      	mov	r2, r0
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	4293      	cmp	r3, r2
 8002e96:	bf8c      	ite	hi
 8002e98:	2301      	movhi	r3, #1
 8002e9a:	2300      	movls	r3, #0
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d001      	beq.n	8002ea6 <_ZN9__gnu_cxx13new_allocatorISt5arrayIfLj5EEE8allocateEjPKv+0x28>
	  std::__throw_bad_alloc();
 8002ea2:	f01a fbae 	bl	801d602 <_ZSt17__throw_bad_allocv>
	return static_cast<_Tp*>(::operator new(__n * sizeof(_Tp)));
 8002ea6:	68ba      	ldr	r2, [r7, #8]
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	009b      	lsls	r3, r3, #2
 8002eac:	4413      	add	r3, r2
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f01a fb95 	bl	801d5e0 <_Znwj>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	bf00      	nop
      }
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3710      	adds	r7, #16
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}

08002ec2 <_ZSt12__relocate_aIPSt5arrayIfLj5EES2_SaIS1_EET0_T_S5_S4_RT1_>:
    }

  template <typename _InputIterator, typename _ForwardIterator,
	    typename _Allocator>
    inline _ForwardIterator
    __relocate_a(_InputIterator __first, _InputIterator __last,
 8002ec2:	b5b0      	push	{r4, r5, r7, lr}
 8002ec4:	b084      	sub	sp, #16
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	60f8      	str	r0, [r7, #12]
 8002eca:	60b9      	str	r1, [r7, #8]
 8002ecc:	607a      	str	r2, [r7, #4]
 8002ece:	603b      	str	r3, [r7, #0]
		 _ForwardIterator __result, _Allocator& __alloc)
    noexcept(noexcept(__relocate_a_1(std::__niter_base(__first),
				     std::__niter_base(__last),
				     std::__niter_base(__result), __alloc)))
    {
      return __relocate_a_1(std::__niter_base(__first),
 8002ed0:	68f8      	ldr	r0, [r7, #12]
 8002ed2:	f000 fa2d 	bl	8003330 <_ZSt12__niter_baseIPSt5arrayIfLj5EEET_S3_>
 8002ed6:	4604      	mov	r4, r0
 8002ed8:	68b8      	ldr	r0, [r7, #8]
 8002eda:	f000 fa29 	bl	8003330 <_ZSt12__niter_baseIPSt5arrayIfLj5EEET_S3_>
 8002ede:	4605      	mov	r5, r0
 8002ee0:	6878      	ldr	r0, [r7, #4]
 8002ee2:	f000 fa25 	bl	8003330 <_ZSt12__niter_baseIPSt5arrayIfLj5EEET_S3_>
 8002ee6:	4602      	mov	r2, r0
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	4629      	mov	r1, r5
 8002eec:	4620      	mov	r0, r4
 8002eee:	f000 fa2b 	bl	8003348 <_ZSt14__relocate_a_1ISt5arrayIfLj5EES1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E>
 8002ef2:	4603      	mov	r3, r0
			    std::__niter_base(__last),
			    std::__niter_base(__result), __alloc);
    }
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3710      	adds	r7, #16
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bdb0      	pop	{r4, r5, r7, pc}

08002efc <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_T0_>:
    __heap_select(_RandomAccessIterator __first,
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b086      	sub	sp, #24
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	60f8      	str	r0, [r7, #12]
 8002f04:	60b9      	str	r1, [r7, #8]
 8002f06:	607a      	str	r2, [r7, #4]
 8002f08:	603b      	str	r3, [r7, #0]
      std::__make_heap(__first, __middle, __comp);
 8002f0a:	463b      	mov	r3, r7
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	68b9      	ldr	r1, [r7, #8]
 8002f10:	68f8      	ldr	r0, [r7, #12]
 8002f12:	f000 fa43 	bl	800339c <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_RT0_>
      for (_RandomAccessIterator __i = __middle; __i < __last; ++__i)
 8002f16:	68bb      	ldr	r3, [r7, #8]
 8002f18:	617b      	str	r3, [r7, #20]
 8002f1a:	1d3a      	adds	r2, r7, #4
 8002f1c:	f107 0314 	add.w	r3, r7, #20
 8002f20:	4611      	mov	r1, r2
 8002f22:	4618      	mov	r0, r3
 8002f24:	f000 fa9a 	bl	800345c <_ZN9__gnu_cxxltIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d014      	beq.n	8002f58 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_T0_+0x5c>
	if (__comp(__i, __first))
 8002f2e:	463b      	mov	r3, r7
 8002f30:	68fa      	ldr	r2, [r7, #12]
 8002f32:	6979      	ldr	r1, [r7, #20]
 8002f34:	4618      	mov	r0, r3
 8002f36:	f000 f839 	bl	8002fac <_ZN9__gnu_cxx5__ops15_Iter_comp_iterIPFbRKSt5arrayIfLj5EES5_EEclINS_17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESF_EEbT_T0_>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d005      	beq.n	8002f4c <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_T0_+0x50>
	  std::__pop_heap(__first, __middle, __i, __comp);
 8002f40:	463b      	mov	r3, r7
 8002f42:	697a      	ldr	r2, [r7, #20]
 8002f44:	68b9      	ldr	r1, [r7, #8]
 8002f46:	68f8      	ldr	r0, [r7, #12]
 8002f48:	f000 faa0 	bl	800348c <_ZSt10__pop_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_RT0_>
      for (_RandomAccessIterator __i = __middle; __i < __last; ++__i)
 8002f4c:	f107 0314 	add.w	r3, r7, #20
 8002f50:	4618      	mov	r0, r3
 8002f52:	f000 f8fb 	bl	800314c <_ZN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEppEv>
 8002f56:	e7e0      	b.n	8002f1a <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_T0_+0x1e>
    }
 8002f58:	bf00      	nop
 8002f5a:	3718      	adds	r7, #24
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}

08002f60 <_ZSt11__sort_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_RT0_>:
    }

  template<typename _RandomAccessIterator, typename _Compare>
    _GLIBCXX20_CONSTEXPR
    void
    __sort_heap(_RandomAccessIterator __first, _RandomAccessIterator __last,
 8002f60:	b580      	push	{r7, lr}
 8002f62:	b084      	sub	sp, #16
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	607a      	str	r2, [r7, #4]
		_Compare& __comp)
    {
      while (__last - __first > 1)
 8002f6c:	f107 020c 	add.w	r2, r7, #12
 8002f70:	f107 0308 	add.w	r3, r7, #8
 8002f74:	4611      	mov	r1, r2
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7ff fcce 	bl	8002918 <_ZN9__gnu_cxxmiIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
 8002f7c:	4603      	mov	r3, r0
 8002f7e:	2b01      	cmp	r3, #1
 8002f80:	bfcc      	ite	gt
 8002f82:	2301      	movgt	r3, #1
 8002f84:	2300      	movle	r3, #0
 8002f86:	b2db      	uxtb	r3, r3
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d00b      	beq.n	8002fa4 <_ZSt11__sort_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_RT0_+0x44>
	{
	  --__last;
 8002f8c:	f107 0308 	add.w	r3, r7, #8
 8002f90:	4618      	mov	r0, r3
 8002f92:	f000 fac7 	bl	8003524 <_ZN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEmmEv>
	  std::__pop_heap(__first, __last, __last, __comp);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	68ba      	ldr	r2, [r7, #8]
 8002f9a:	68b9      	ldr	r1, [r7, #8]
 8002f9c:	68f8      	ldr	r0, [r7, #12]
 8002f9e:	f000 fa75 	bl	800348c <_ZSt10__pop_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_RT0_>
      while (__last - __first > 1)
 8002fa2:	e7e3      	b.n	8002f6c <_ZSt11__sort_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_RT0_+0xc>
	}
    }
 8002fa4:	bf00      	nop
 8002fa6:	3710      	adds	r7, #16
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}

08002fac <_ZN9__gnu_cxx5__ops15_Iter_comp_iterIPFbRKSt5arrayIfLj5EES5_EEclINS_17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESF_EEbT_T0_>:
        operator()(_Iterator1 __it1, _Iterator2 __it2)
 8002fac:	b5b0      	push	{r4, r5, r7, lr}
 8002fae:	b084      	sub	sp, #16
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	60f8      	str	r0, [r7, #12]
 8002fb4:	60b9      	str	r1, [r7, #8]
 8002fb6:	607a      	str	r2, [r7, #4]
        { return bool(_M_comp(*__it1, *__it2)); }
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681c      	ldr	r4, [r3, #0]
 8002fbc:	f107 0308 	add.w	r3, r7, #8
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7ff fb8b 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 8002fc6:	4605      	mov	r5, r0
 8002fc8:	1d3b      	adds	r3, r7, #4
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f7ff fb86 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	4619      	mov	r1, r3
 8002fd4:	4628      	mov	r0, r5
 8002fd6:	47a0      	blx	r4
 8002fd8:	4603      	mov	r3, r0
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3710      	adds	r7, #16
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bdb0      	pop	{r4, r5, r7, pc}

08002fe2 <_ZSt22__move_median_to_firstIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_SG_T0_>:
    __move_median_to_first(_Iterator __result,_Iterator __a, _Iterator __b,
 8002fe2:	b580      	push	{r7, lr}
 8002fe4:	b084      	sub	sp, #16
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	60f8      	str	r0, [r7, #12]
 8002fea:	60b9      	str	r1, [r7, #8]
 8002fec:	607a      	str	r2, [r7, #4]
 8002fee:	603b      	str	r3, [r7, #0]
      if (__comp(__a, __b))
 8002ff0:	687a      	ldr	r2, [r7, #4]
 8002ff2:	68b9      	ldr	r1, [r7, #8]
 8002ff4:	f107 0018 	add.w	r0, r7, #24
 8002ff8:	f7ff ffd8 	bl	8002fac <_ZN9__gnu_cxx5__ops15_Iter_comp_iterIPFbRKSt5arrayIfLj5EES5_EEclINS_17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESF_EEbT_T0_>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d020      	beq.n	8003044 <_ZSt22__move_median_to_firstIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_SG_T0_+0x62>
	  if (__comp(__b, __c))
 8003002:	683a      	ldr	r2, [r7, #0]
 8003004:	6879      	ldr	r1, [r7, #4]
 8003006:	f107 0018 	add.w	r0, r7, #24
 800300a:	f7ff ffcf 	bl	8002fac <_ZN9__gnu_cxx5__ops15_Iter_comp_iterIPFbRKSt5arrayIfLj5EES5_EEclINS_17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESF_EEbT_T0_>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d004      	beq.n	800301e <_ZSt22__move_median_to_firstIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_SG_T0_+0x3c>
	    std::iter_swap(__result, __b);
 8003014:	6879      	ldr	r1, [r7, #4]
 8003016:	68f8      	ldr	r0, [r7, #12]
 8003018:	f000 fa95 	bl	8003546 <_ZSt9iter_swapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEES8_EvT_T0_>
    }
 800301c:	e032      	b.n	8003084 <_ZSt22__move_median_to_firstIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_SG_T0_+0xa2>
	  else if (__comp(__a, __c))
 800301e:	683a      	ldr	r2, [r7, #0]
 8003020:	68b9      	ldr	r1, [r7, #8]
 8003022:	f107 0018 	add.w	r0, r7, #24
 8003026:	f7ff ffc1 	bl	8002fac <_ZN9__gnu_cxx5__ops15_Iter_comp_iterIPFbRKSt5arrayIfLj5EES5_EEclINS_17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESF_EEbT_T0_>
 800302a:	4603      	mov	r3, r0
 800302c:	2b00      	cmp	r3, #0
 800302e:	d004      	beq.n	800303a <_ZSt22__move_median_to_firstIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_SG_T0_+0x58>
	    std::iter_swap(__result, __c);
 8003030:	6839      	ldr	r1, [r7, #0]
 8003032:	68f8      	ldr	r0, [r7, #12]
 8003034:	f000 fa87 	bl	8003546 <_ZSt9iter_swapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEES8_EvT_T0_>
    }
 8003038:	e024      	b.n	8003084 <_ZSt22__move_median_to_firstIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_SG_T0_+0xa2>
	    std::iter_swap(__result, __a);
 800303a:	68b9      	ldr	r1, [r7, #8]
 800303c:	68f8      	ldr	r0, [r7, #12]
 800303e:	f000 fa82 	bl	8003546 <_ZSt9iter_swapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEES8_EvT_T0_>
    }
 8003042:	e01f      	b.n	8003084 <_ZSt22__move_median_to_firstIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_SG_T0_+0xa2>
      else if (__comp(__a, __c))
 8003044:	683a      	ldr	r2, [r7, #0]
 8003046:	68b9      	ldr	r1, [r7, #8]
 8003048:	f107 0018 	add.w	r0, r7, #24
 800304c:	f7ff ffae 	bl	8002fac <_ZN9__gnu_cxx5__ops15_Iter_comp_iterIPFbRKSt5arrayIfLj5EES5_EEclINS_17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESF_EEbT_T0_>
 8003050:	4603      	mov	r3, r0
 8003052:	2b00      	cmp	r3, #0
 8003054:	d004      	beq.n	8003060 <_ZSt22__move_median_to_firstIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_SG_T0_+0x7e>
	std::iter_swap(__result, __a);
 8003056:	68b9      	ldr	r1, [r7, #8]
 8003058:	68f8      	ldr	r0, [r7, #12]
 800305a:	f000 fa74 	bl	8003546 <_ZSt9iter_swapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEES8_EvT_T0_>
    }
 800305e:	e011      	b.n	8003084 <_ZSt22__move_median_to_firstIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_SG_T0_+0xa2>
      else if (__comp(__b, __c))
 8003060:	683a      	ldr	r2, [r7, #0]
 8003062:	6879      	ldr	r1, [r7, #4]
 8003064:	f107 0018 	add.w	r0, r7, #24
 8003068:	f7ff ffa0 	bl	8002fac <_ZN9__gnu_cxx5__ops15_Iter_comp_iterIPFbRKSt5arrayIfLj5EES5_EEclINS_17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESF_EEbT_T0_>
 800306c:	4603      	mov	r3, r0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d004      	beq.n	800307c <_ZSt22__move_median_to_firstIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_SG_T0_+0x9a>
	std::iter_swap(__result, __c);
 8003072:	6839      	ldr	r1, [r7, #0]
 8003074:	68f8      	ldr	r0, [r7, #12]
 8003076:	f000 fa66 	bl	8003546 <_ZSt9iter_swapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEES8_EvT_T0_>
    }
 800307a:	e003      	b.n	8003084 <_ZSt22__move_median_to_firstIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_SG_T0_+0xa2>
	std::iter_swap(__result, __b);
 800307c:	6879      	ldr	r1, [r7, #4]
 800307e:	68f8      	ldr	r0, [r7, #12]
 8003080:	f000 fa61 	bl	8003546 <_ZSt9iter_swapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEES8_EvT_T0_>
    }
 8003084:	bf00      	nop
 8003086:	3710      	adds	r7, #16
 8003088:	46bd      	mov	sp, r7
 800308a:	bd80      	pop	{r7, pc}

0800308c <_ZSt21__unguarded_partitionIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEET_SG_SG_SG_T0_>:
    __unguarded_partition(_RandomAccessIterator __first,
 800308c:	b580      	push	{r7, lr}
 800308e:	b084      	sub	sp, #16
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	60b9      	str	r1, [r7, #8]
 8003096:	607a      	str	r2, [r7, #4]
 8003098:	603b      	str	r3, [r7, #0]
	  while (__comp(__first, __pivot))
 800309a:	463b      	mov	r3, r7
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	68f9      	ldr	r1, [r7, #12]
 80030a0:	4618      	mov	r0, r3
 80030a2:	f7ff ff83 	bl	8002fac <_ZN9__gnu_cxx5__ops15_Iter_comp_iterIPFbRKSt5arrayIfLj5EES5_EEclINS_17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESF_EEbT_T0_>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d005      	beq.n	80030b8 <_ZSt21__unguarded_partitionIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEET_SG_SG_SG_T0_+0x2c>
	    ++__first;
 80030ac:	f107 030c 	add.w	r3, r7, #12
 80030b0:	4618      	mov	r0, r3
 80030b2:	f000 f84b 	bl	800314c <_ZN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEppEv>
	  while (__comp(__first, __pivot))
 80030b6:	e7f0      	b.n	800309a <_ZSt21__unguarded_partitionIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEET_SG_SG_SG_T0_+0xe>
	  --__last;
 80030b8:	f107 0308 	add.w	r3, r7, #8
 80030bc:	4618      	mov	r0, r3
 80030be:	f000 fa31 	bl	8003524 <_ZN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEmmEv>
	  while (__comp(__pivot, __last))
 80030c2:	463b      	mov	r3, r7
 80030c4:	68ba      	ldr	r2, [r7, #8]
 80030c6:	6879      	ldr	r1, [r7, #4]
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7ff ff6f 	bl	8002fac <_ZN9__gnu_cxx5__ops15_Iter_comp_iterIPFbRKSt5arrayIfLj5EES5_EEclINS_17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESF_EEbT_T0_>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d005      	beq.n	80030e0 <_ZSt21__unguarded_partitionIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEET_SG_SG_SG_T0_+0x54>
	    --__last;
 80030d4:	f107 0308 	add.w	r3, r7, #8
 80030d8:	4618      	mov	r0, r3
 80030da:	f000 fa23 	bl	8003524 <_ZN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEmmEv>
	  while (__comp(__pivot, __last))
 80030de:	e7f0      	b.n	80030c2 <_ZSt21__unguarded_partitionIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEET_SG_SG_SG_T0_+0x36>
	  if (!(__first < __last))
 80030e0:	f107 0208 	add.w	r2, r7, #8
 80030e4:	f107 030c 	add.w	r3, r7, #12
 80030e8:	4611      	mov	r1, r2
 80030ea:	4618      	mov	r0, r3
 80030ec:	f000 f9b6 	bl	800345c <_ZN9__gnu_cxxltIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>
 80030f0:	4603      	mov	r3, r0
 80030f2:	f083 0301 	eor.w	r3, r3, #1
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d001      	beq.n	8003100 <_ZSt21__unguarded_partitionIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEET_SG_SG_SG_T0_+0x74>
	    return __first;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	e009      	b.n	8003114 <_ZSt21__unguarded_partitionIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEET_SG_SG_SG_T0_+0x88>
	  std::iter_swap(__first, __last);
 8003100:	68b9      	ldr	r1, [r7, #8]
 8003102:	68f8      	ldr	r0, [r7, #12]
 8003104:	f000 fa1f 	bl	8003546 <_ZSt9iter_swapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEES8_EvT_T0_>
	  ++__first;
 8003108:	f107 030c 	add.w	r3, r7, #12
 800310c:	4618      	mov	r0, r3
 800310e:	f000 f81d 	bl	800314c <_ZN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEppEv>
	  while (__comp(__first, __pivot))
 8003112:	e7c2      	b.n	800309a <_ZSt21__unguarded_partitionIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEET_SG_SG_SG_T0_+0xe>
    }
 8003114:	4618      	mov	r0, r3
 8003116:	3710      	adds	r7, #16
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <_ZN9__gnu_cxxeqIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>:
    operator==(const __normal_iterator<_Iterator, _Container>& __lhs,
 800311c:	b590      	push	{r4, r7, lr}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
 8003124:	6039      	str	r1, [r7, #0]
    { return __lhs.base() == __rhs.base(); }
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f7ff faf1 	bl	800270e <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEE4baseEv>
 800312c:	4603      	mov	r3, r0
 800312e:	681c      	ldr	r4, [r3, #0]
 8003130:	6838      	ldr	r0, [r7, #0]
 8003132:	f7ff faec 	bl	800270e <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEE4baseEv>
 8003136:	4603      	mov	r3, r0
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	429c      	cmp	r4, r3
 800313c:	bf0c      	ite	eq
 800313e:	2301      	moveq	r3, #1
 8003140:	2300      	movne	r3, #0
 8003142:	b2db      	uxtb	r3, r3
 8003144:	4618      	mov	r0, r3
 8003146:	370c      	adds	r7, #12
 8003148:	46bd      	mov	sp, r7
 800314a:	bd90      	pop	{r4, r7, pc}

0800314c <_ZN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEppEv>:
      operator++() _GLIBCXX_NOEXCEPT
 800314c:	b480      	push	{r7}
 800314e:	b083      	sub	sp, #12
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
	++_M_current;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f103 0214 	add.w	r2, r3, #20
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	601a      	str	r2, [r3, #0]
	return *this;
 8003160:	687b      	ldr	r3, [r7, #4]
      }
 8003162:	4618      	mov	r0, r3
 8003164:	370c      	adds	r7, #12
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr

0800316e <_ZSt4moveIRSt5arrayIfLj5EEEONSt16remove_referenceIT_E4typeEOS4_>:
    move(_Tp&& __t) noexcept
 800316e:	b480      	push	{r7}
 8003170:	b083      	sub	sp, #12
 8003172:	af00      	add	r7, sp, #0
 8003174:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4618      	mov	r0, r3
 800317a:	370c      	adds	r7, #12
 800317c:	46bd      	mov	sp, r7
 800317e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003182:	4770      	bx	lr

08003184 <_ZSt13move_backwardIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEES8_ET0_T_SA_S9_>:
    move_backward(_BI1 __first, _BI1 __last, _BI2 __result)
 8003184:	b590      	push	{r4, r7, lr}
 8003186:	b085      	sub	sp, #20
 8003188:	af00      	add	r7, sp, #0
 800318a:	60f8      	str	r0, [r7, #12]
 800318c:	60b9      	str	r1, [r7, #8]
 800318e:	607a      	str	r2, [r7, #4]
      return std::__copy_move_backward_a<true>(std::__miter_base(__first),
 8003190:	68f8      	ldr	r0, [r7, #12]
 8003192:	f7ff fe20 	bl	8002dd6 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEET_S9_>
 8003196:	4604      	mov	r4, r0
 8003198:	68b8      	ldr	r0, [r7, #8]
 800319a:	f7ff fe1c 	bl	8002dd6 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEET_S9_>
 800319e:	4603      	mov	r3, r0
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	4619      	mov	r1, r3
 80031a4:	4620      	mov	r0, r4
 80031a6:	f000 f9e5 	bl	8003574 <_ZSt22__copy_move_backward_aILb1EN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEES8_ET1_T0_SA_S9_>
 80031aa:	4603      	mov	r3, r0
    }
 80031ac:	4618      	mov	r0, r3
 80031ae:	3714      	adds	r7, #20
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd90      	pop	{r4, r7, pc}

080031b4 <_ZN9__gnu_cxx5__ops15__val_comp_iterIPFbRKSt5arrayIfLj5EES5_EEENS0_14_Val_comp_iterIT_EENS0_15_Iter_comp_iterIS9_EE>:
    { return _Val_comp_iter<_Compare>(_GLIBCXX_MOVE(__comp)); }

  template<typename _Compare>
    _GLIBCXX20_CONSTEXPR
    inline _Val_comp_iter<_Compare>
    __val_comp_iter(_Iter_comp_iter<_Compare> __comp)
 80031b4:	b580      	push	{r7, lr}
 80031b6:	b084      	sub	sp, #16
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
    { return _Val_comp_iter<_Compare>(_GLIBCXX_MOVE(__comp)); }
 80031bc:	1d3b      	adds	r3, r7, #4
 80031be:	4618      	mov	r0, r3
 80031c0:	f000 f9f9 	bl	80035b6 <_ZSt4moveIRN9__gnu_cxx5__ops15_Iter_comp_iterIPFbRKSt5arrayIfLj5EES6_EEEEONSt16remove_referenceIT_E4typeEOSC_>
 80031c4:	4602      	mov	r2, r0
 80031c6:	f107 030c 	add.w	r3, r7, #12
 80031ca:	4611      	mov	r1, r2
 80031cc:	4618      	mov	r0, r3
 80031ce:	f000 f9fd 	bl	80035cc <_ZN9__gnu_cxx5__ops14_Val_comp_iterIPFbRKSt5arrayIfLj5EES5_EEC1EONS0_15_Iter_comp_iterIS7_EE>
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	4618      	mov	r0, r3
 80031d6:	3710      	adds	r7, #16
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}

080031dc <_ZSt25__unguarded_linear_insertIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops14_Val_comp_iterIPFbRKS3_SC_EEEEvT_T0_>:
    __unguarded_linear_insert(_RandomAccessIterator __last,
 80031dc:	b5b0      	push	{r4, r5, r7, lr}
 80031de:	b088      	sub	sp, #32
 80031e0:	af00      	add	r7, sp, #0
 80031e2:	6078      	str	r0, [r7, #4]
 80031e4:	6039      	str	r1, [r7, #0]
	__val = _GLIBCXX_MOVE(*__last);
 80031e6:	1d3b      	adds	r3, r7, #4
 80031e8:	4618      	mov	r0, r3
 80031ea:	f7ff fa77 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 80031ee:	4603      	mov	r3, r0
 80031f0:	4618      	mov	r0, r3
 80031f2:	f7ff ffbc 	bl	800316e <_ZSt4moveIRSt5arrayIfLj5EEEONSt16remove_referenceIT_E4typeEOS4_>
 80031f6:	4603      	mov	r3, r0
 80031f8:	f107 040c 	add.w	r4, r7, #12
 80031fc:	461d      	mov	r5, r3
 80031fe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003200:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003202:	682b      	ldr	r3, [r5, #0]
 8003204:	6023      	str	r3, [r4, #0]
      _RandomAccessIterator __next = __last;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	60bb      	str	r3, [r7, #8]
      --__next;
 800320a:	f107 0308 	add.w	r3, r7, #8
 800320e:	4618      	mov	r0, r3
 8003210:	f000 f988 	bl	8003524 <_ZN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEmmEv>
      while (__comp(__val, __next))
 8003214:	f107 010c 	add.w	r1, r7, #12
 8003218:	463b      	mov	r3, r7
 800321a:	68ba      	ldr	r2, [r7, #8]
 800321c:	4618      	mov	r0, r3
 800321e:	f000 f9e7 	bl	80035f0 <_ZN9__gnu_cxx5__ops14_Val_comp_iterIPFbRKSt5arrayIfLj5EES5_EEclIS3_NS_17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEEEEbRT_T0_>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d01b      	beq.n	8003260 <_ZSt25__unguarded_linear_insertIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops14_Val_comp_iterIPFbRKS3_SC_EEEEvT_T0_+0x84>
	  *__last = _GLIBCXX_MOVE(*__next);
 8003228:	f107 0308 	add.w	r3, r7, #8
 800322c:	4618      	mov	r0, r3
 800322e:	f7ff fa55 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 8003232:	4603      	mov	r3, r0
 8003234:	4618      	mov	r0, r3
 8003236:	f7ff ff9a 	bl	800316e <_ZSt4moveIRSt5arrayIfLj5EEEONSt16remove_referenceIT_E4typeEOS4_>
 800323a:	4605      	mov	r5, r0
 800323c:	1d3b      	adds	r3, r7, #4
 800323e:	4618      	mov	r0, r3
 8003240:	f7ff fa4c 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 8003244:	4603      	mov	r3, r0
 8003246:	461c      	mov	r4, r3
 8003248:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800324a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800324c:	682b      	ldr	r3, [r5, #0]
 800324e:	6023      	str	r3, [r4, #0]
	  __last = __next;
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	607b      	str	r3, [r7, #4]
	  --__next;
 8003254:	f107 0308 	add.w	r3, r7, #8
 8003258:	4618      	mov	r0, r3
 800325a:	f000 f963 	bl	8003524 <_ZN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEmmEv>
      while (__comp(__val, __next))
 800325e:	e7d9      	b.n	8003214 <_ZSt25__unguarded_linear_insertIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops14_Val_comp_iterIPFbRKS3_SC_EEEEvT_T0_+0x38>
      *__last = _GLIBCXX_MOVE(__val);
 8003260:	f107 030c 	add.w	r3, r7, #12
 8003264:	4618      	mov	r0, r3
 8003266:	f7ff ff82 	bl	800316e <_ZSt4moveIRSt5arrayIfLj5EEEONSt16remove_referenceIT_E4typeEOS4_>
 800326a:	4605      	mov	r5, r0
 800326c:	1d3b      	adds	r3, r7, #4
 800326e:	4618      	mov	r0, r3
 8003270:	f7ff fa34 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 8003274:	4603      	mov	r3, r0
 8003276:	461c      	mov	r4, r3
 8003278:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800327a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800327c:	682b      	ldr	r3, [r5, #0]
 800327e:	6023      	str	r3, [r4, #0]
    }
 8003280:	bf00      	nop
 8003282:	3720      	adds	r7, #32
 8003284:	46bd      	mov	sp, r7
 8003286:	bdb0      	pop	{r4, r5, r7, pc}

08003288 <_ZSt12__niter_baseIPSt5arrayIfLj5EESt6vectorIS1_SaIS1_EEET_N9__gnu_cxx17__normal_iteratorIS6_T0_EE>:
_GLIBCXX_BEGIN_NAMESPACE_VERSION

  template<typename _Iterator, typename _Container>
    _GLIBCXX20_CONSTEXPR
    _Iterator
    __niter_base(__gnu_cxx::__normal_iterator<_Iterator, _Container> __it)
 8003288:	b580      	push	{r7, lr}
 800328a:	b082      	sub	sp, #8
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
    _GLIBCXX_NOEXCEPT_IF(std::is_nothrow_copy_constructible<_Iterator>::value)
    { return __it.base(); }
 8003290:	1d3b      	adds	r3, r7, #4
 8003292:	4618      	mov	r0, r3
 8003294:	f7ff fa3b 	bl	800270e <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEE4baseEv>
 8003298:	4603      	mov	r3, r0
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4618      	mov	r0, r3
 800329e:	3708      	adds	r7, #8
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}

080032a4 <_ZSt14__copy_move_a1ILb1EPSt5arrayIfLj5EES2_ET1_T0_S4_S3_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b084      	sub	sp, #16
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	60f8      	str	r0, [r7, #12]
 80032ac:	60b9      	str	r1, [r7, #8]
 80032ae:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 80032b0:	687a      	ldr	r2, [r7, #4]
 80032b2:	68b9      	ldr	r1, [r7, #8]
 80032b4:	68f8      	ldr	r0, [r7, #12]
 80032b6:	f000 f9b0 	bl	800361a <_ZSt14__copy_move_a2ILb1EPSt5arrayIfLj5EES2_ET1_T0_S4_S3_>
 80032ba:	4603      	mov	r3, r0
 80032bc:	4618      	mov	r0, r3
 80032be:	3710      	adds	r7, #16
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}

080032c4 <_ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEES4_ET_S9_T0_>:
    __niter_wrap(_From __from, _To __res)
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b082      	sub	sp, #8
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
    { return __from + (__res - std::__niter_base(__from)); }
 80032ce:	6878      	ldr	r0, [r7, #4]
 80032d0:	f7ff ffda 	bl	8003288 <_ZSt12__niter_baseIPSt5arrayIfLj5EESt6vectorIS1_SaIS1_EEET_N9__gnu_cxx17__normal_iteratorIS6_T0_EE>
 80032d4:	4602      	mov	r2, r0
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	1a9b      	subs	r3, r3, r2
 80032da:	109b      	asrs	r3, r3, #2
 80032dc:	4a06      	ldr	r2, [pc, #24]	; (80032f8 <_ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEES4_ET_S9_T0_+0x34>)
 80032de:	fb02 f303 	mul.w	r3, r2, r3
 80032e2:	461a      	mov	r2, r3
 80032e4:	1d3b      	adds	r3, r7, #4
 80032e6:	4611      	mov	r1, r2
 80032e8:	4618      	mov	r0, r3
 80032ea:	f7ff f842 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 80032ee:	4603      	mov	r3, r0
 80032f0:	4618      	mov	r0, r3
 80032f2:	3708      	adds	r7, #8
 80032f4:	46bd      	mov	sp, r7
 80032f6:	bd80      	pop	{r7, pc}
 80032f8:	cccccccd 	.word	0xcccccccd

080032fc <_ZNSt16allocator_traitsISaISt5arrayIfLj5EEEE8max_sizeERKS2_>:
      max_size(const allocator_type& __a __attribute__((__unused__))) noexcept
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b082      	sub	sp, #8
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
	return __a.max_size();
 8003304:	6878      	ldr	r0, [r7, #4]
 8003306:	f000 f998 	bl	800363a <_ZNK9__gnu_cxx13new_allocatorISt5arrayIfLj5EEE8max_sizeEv>
 800330a:	4603      	mov	r3, r0
      }
 800330c:	4618      	mov	r0, r3
 800330e:	3708      	adds	r7, #8
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}

08003314 <_ZNK9__gnu_cxx13new_allocatorISt5arrayIfLj5EEE11_M_max_sizeEv>:
	{ return false; }
#endif

    private:
      _GLIBCXX_CONSTEXPR size_type
      _M_max_size() const _GLIBCXX_USE_NOEXCEPT
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
      {
#if __PTRDIFF_MAX__ < __SIZE_MAX__
	return std::size_t(__PTRDIFF_MAX__) / sizeof(_Tp);
 800331c:	4b03      	ldr	r3, [pc, #12]	; (800332c <_ZNK9__gnu_cxx13new_allocatorISt5arrayIfLj5EEE11_M_max_sizeEv+0x18>)
#else
	return std::size_t(-1) / sizeof(_Tp);
#endif
      }
 800331e:	4618      	mov	r0, r3
 8003320:	370c      	adds	r7, #12
 8003322:	46bd      	mov	sp, r7
 8003324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	06666666 	.word	0x06666666

08003330 <_ZSt12__niter_baseIPSt5arrayIfLj5EEET_S3_>:
    __niter_base(_Iterator __it)
 8003330:	b480      	push	{r7}
 8003332:	b083      	sub	sp, #12
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
    { return __it; }
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	4618      	mov	r0, r3
 800333c:	370c      	adds	r7, #12
 800333e:	46bd      	mov	sp, r7
 8003340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003344:	4770      	bx	lr
	...

08003348 <_ZSt14__relocate_a_1ISt5arrayIfLj5EES1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E>:
    __relocate_a_1(_Tp* __first, _Tp* __last,
 8003348:	b580      	push	{r7, lr}
 800334a:	b086      	sub	sp, #24
 800334c:	af00      	add	r7, sp, #0
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	60b9      	str	r1, [r7, #8]
 8003352:	607a      	str	r2, [r7, #4]
 8003354:	603b      	str	r3, [r7, #0]
      ptrdiff_t __count = __last - __first;
 8003356:	68ba      	ldr	r2, [r7, #8]
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	109b      	asrs	r3, r3, #2
 800335e:	4a0e      	ldr	r2, [pc, #56]	; (8003398 <_ZSt14__relocate_a_1ISt5arrayIfLj5EES1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E+0x50>)
 8003360:	fb02 f303 	mul.w	r3, r2, r3
 8003364:	617b      	str	r3, [r7, #20]
      if (__count > 0)
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	2b00      	cmp	r3, #0
 800336a:	dd09      	ble.n	8003380 <_ZSt14__relocate_a_1ISt5arrayIfLj5EES1_ENSt9enable_ifIXsrSt24__is_bitwise_relocatableIT_vE5valueEPS4_E4typeES6_S6_S6_RSaIT0_E+0x38>
	__builtin_memmove(__result, __first, __count * sizeof(_Tp));
 800336c:	697a      	ldr	r2, [r7, #20]
 800336e:	4613      	mov	r3, r2
 8003370:	009b      	lsls	r3, r3, #2
 8003372:	4413      	add	r3, r2
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	461a      	mov	r2, r3
 8003378:	68f9      	ldr	r1, [r7, #12]
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f01a fc88 	bl	801dc90 <memmove>
      return __result + __count;
 8003380:	697a      	ldr	r2, [r7, #20]
 8003382:	4613      	mov	r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	4413      	add	r3, r2
 8003388:	009b      	lsls	r3, r3, #2
 800338a:	461a      	mov	r2, r3
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	4413      	add	r3, r2
    }
 8003390:	4618      	mov	r0, r3
 8003392:	3718      	adds	r7, #24
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	cccccccd 	.word	0xcccccccd

0800339c <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_RT0_>:
    __make_heap(_RandomAccessIterator __first, _RandomAccessIterator __last,
 800339c:	b5b0      	push	{r4, r5, r7, lr}
 800339e:	b092      	sub	sp, #72	; 0x48
 80033a0:	af06      	add	r7, sp, #24
 80033a2:	60f8      	str	r0, [r7, #12]
 80033a4:	60b9      	str	r1, [r7, #8]
 80033a6:	607a      	str	r2, [r7, #4]
      if (__last - __first < 2)
 80033a8:	f107 020c 	add.w	r2, r7, #12
 80033ac:	f107 0308 	add.w	r3, r7, #8
 80033b0:	4611      	mov	r1, r2
 80033b2:	4618      	mov	r0, r3
 80033b4:	f7ff fab0 	bl	8002918 <_ZN9__gnu_cxxmiIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
 80033b8:	4603      	mov	r3, r0
 80033ba:	2b01      	cmp	r3, #1
 80033bc:	bfd4      	ite	le
 80033be:	2301      	movle	r3, #1
 80033c0:	2300      	movgt	r3, #0
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d143      	bne.n	8003450 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_RT0_+0xb4>
      const _DistanceType __len = __last - __first;
 80033c8:	f107 020c 	add.w	r2, r7, #12
 80033cc:	f107 0308 	add.w	r3, r7, #8
 80033d0:	4611      	mov	r1, r2
 80033d2:	4618      	mov	r0, r3
 80033d4:	f7ff faa0 	bl	8002918 <_ZN9__gnu_cxxmiIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
 80033d8:	62b8      	str	r0, [r7, #40]	; 0x28
      _DistanceType __parent = (__len - 2) / 2;
 80033da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033dc:	3b02      	subs	r3, #2
 80033de:	2b00      	cmp	r3, #0
 80033e0:	da00      	bge.n	80033e4 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_RT0_+0x48>
 80033e2:	3301      	adds	r3, #1
 80033e4:	105b      	asrs	r3, r3, #1
 80033e6:	62fb      	str	r3, [r7, #44]	; 0x2c
	  _ValueType __value = _GLIBCXX_MOVE(*(__first + __parent));
 80033e8:	f107 030c 	add.w	r3, r7, #12
 80033ec:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80033ee:	4618      	mov	r0, r3
 80033f0:	f7fe ffbf 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 80033f4:	4603      	mov	r3, r0
 80033f6:	627b      	str	r3, [r7, #36]	; 0x24
 80033f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033fc:	4618      	mov	r0, r3
 80033fe:	f7ff f96d 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 8003402:	4603      	mov	r3, r0
 8003404:	4618      	mov	r0, r3
 8003406:	f7ff feb2 	bl	800316e <_ZSt4moveIRSt5arrayIfLj5EEEONSt16remove_referenceIT_E4typeEOS4_>
 800340a:	4603      	mov	r3, r0
 800340c:	f107 0410 	add.w	r4, r7, #16
 8003410:	461d      	mov	r5, r3
 8003412:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003414:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003416:	682b      	ldr	r3, [r5, #0]
 8003418:	6023      	str	r3, [r4, #0]
	  std::__adjust_heap(__first, __parent, __len, _GLIBCXX_MOVE(__value),
 800341a:	f107 0310 	add.w	r3, r7, #16
 800341e:	4618      	mov	r0, r3
 8003420:	f7ff fea5 	bl	800316e <_ZSt4moveIRSt5arrayIfLj5EEEONSt16remove_referenceIT_E4typeEOS4_>
 8003424:	4604      	mov	r4, r0
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	9304      	str	r3, [sp, #16]
 800342c:	466d      	mov	r5, sp
 800342e:	1d23      	adds	r3, r4, #4
 8003430:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003432:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003436:	6823      	ldr	r3, [r4, #0]
 8003438:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800343a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800343c:	68f8      	ldr	r0, [r7, #12]
 800343e:	f000 f908 	bl	8003652 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiS3_NS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_T0_SH_T1_T2_>
	  if (__parent == 0)
 8003442:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003444:	2b00      	cmp	r3, #0
 8003446:	d005      	beq.n	8003454 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_RT0_+0xb8>
	  __parent--;
 8003448:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800344a:	3b01      	subs	r3, #1
 800344c:	62fb      	str	r3, [r7, #44]	; 0x2c
      while (true)
 800344e:	e7cb      	b.n	80033e8 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_RT0_+0x4c>
	return;
 8003450:	bf00      	nop
 8003452:	e000      	b.n	8003456 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_RT0_+0xba>
	    return;
 8003454:	bf00      	nop
    }
 8003456:	3730      	adds	r7, #48	; 0x30
 8003458:	46bd      	mov	sp, r7
 800345a:	bdb0      	pop	{r4, r5, r7, pc}

0800345c <_ZN9__gnu_cxxltIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEEbRKNS_17__normal_iteratorIT_T0_EESC_>:
    operator<(const __normal_iterator<_Iterator, _Container>& __lhs,
 800345c:	b590      	push	{r4, r7, lr}
 800345e:	b083      	sub	sp, #12
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
    { return __lhs.base() < __rhs.base(); }
 8003466:	6878      	ldr	r0, [r7, #4]
 8003468:	f7ff f951 	bl	800270e <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEE4baseEv>
 800346c:	4603      	mov	r3, r0
 800346e:	681c      	ldr	r4, [r3, #0]
 8003470:	6838      	ldr	r0, [r7, #0]
 8003472:	f7ff f94c 	bl	800270e <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEE4baseEv>
 8003476:	4603      	mov	r3, r0
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	429c      	cmp	r4, r3
 800347c:	bf34      	ite	cc
 800347e:	2301      	movcc	r3, #1
 8003480:	2300      	movcs	r3, #0
 8003482:	b2db      	uxtb	r3, r3
 8003484:	4618      	mov	r0, r3
 8003486:	370c      	adds	r7, #12
 8003488:	46bd      	mov	sp, r7
 800348a:	bd90      	pop	{r4, r7, pc}

0800348c <_ZSt10__pop_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEENS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_SG_SG_RT0_>:
    __pop_heap(_RandomAccessIterator __first, _RandomAccessIterator __last,
 800348c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800348e:	b091      	sub	sp, #68	; 0x44
 8003490:	af06      	add	r7, sp, #24
 8003492:	60f8      	str	r0, [r7, #12]
 8003494:	60b9      	str	r1, [r7, #8]
 8003496:	607a      	str	r2, [r7, #4]
 8003498:	603b      	str	r3, [r7, #0]
      _ValueType __value = _GLIBCXX_MOVE(*__result);
 800349a:	1d3b      	adds	r3, r7, #4
 800349c:	4618      	mov	r0, r3
 800349e:	f7ff f91d 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 80034a2:	4603      	mov	r3, r0
 80034a4:	4618      	mov	r0, r3
 80034a6:	f7ff fe62 	bl	800316e <_ZSt4moveIRSt5arrayIfLj5EEEONSt16remove_referenceIT_E4typeEOS4_>
 80034aa:	4603      	mov	r3, r0
 80034ac:	f107 0414 	add.w	r4, r7, #20
 80034b0:	461d      	mov	r5, r3
 80034b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80034b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80034b6:	682b      	ldr	r3, [r5, #0]
 80034b8:	6023      	str	r3, [r4, #0]
      *__result = _GLIBCXX_MOVE(*__first);
 80034ba:	f107 030c 	add.w	r3, r7, #12
 80034be:	4618      	mov	r0, r3
 80034c0:	f7ff f90c 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 80034c4:	4603      	mov	r3, r0
 80034c6:	4618      	mov	r0, r3
 80034c8:	f7ff fe51 	bl	800316e <_ZSt4moveIRSt5arrayIfLj5EEEONSt16remove_referenceIT_E4typeEOS4_>
 80034cc:	4605      	mov	r5, r0
 80034ce:	1d3b      	adds	r3, r7, #4
 80034d0:	4618      	mov	r0, r3
 80034d2:	f7ff f903 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 80034d6:	4603      	mov	r3, r0
 80034d8:	461c      	mov	r4, r3
 80034da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80034dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80034de:	682b      	ldr	r3, [r5, #0]
 80034e0:	6023      	str	r3, [r4, #0]
			 _DistanceType(__last - __first),
 80034e2:	f107 020c 	add.w	r2, r7, #12
 80034e6:	f107 0308 	add.w	r3, r7, #8
 80034ea:	4611      	mov	r1, r2
 80034ec:	4618      	mov	r0, r3
 80034ee:	f7ff fa13 	bl	8002918 <_ZN9__gnu_cxxmiIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
 80034f2:	4606      	mov	r6, r0
			 _GLIBCXX_MOVE(__value), __comp);
 80034f4:	f107 0314 	add.w	r3, r7, #20
 80034f8:	4618      	mov	r0, r3
 80034fa:	f7ff fe38 	bl	800316e <_ZSt4moveIRSt5arrayIfLj5EEEONSt16remove_referenceIT_E4typeEOS4_>
 80034fe:	4604      	mov	r4, r0
      std::__adjust_heap(__first, _DistanceType(0),
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	9304      	str	r3, [sp, #16]
 8003506:	466d      	mov	r5, sp
 8003508:	1d23      	adds	r3, r4, #4
 800350a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800350c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003510:	6823      	ldr	r3, [r4, #0]
 8003512:	4632      	mov	r2, r6
 8003514:	2100      	movs	r1, #0
 8003516:	68f8      	ldr	r0, [r7, #12]
 8003518:	f000 f89b 	bl	8003652 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiS3_NS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_T0_SH_T1_T2_>
    }
 800351c:	bf00      	nop
 800351e:	372c      	adds	r7, #44	; 0x2c
 8003520:	46bd      	mov	sp, r7
 8003522:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003524 <_ZN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEmmEv>:
      operator--() _GLIBCXX_NOEXCEPT
 8003524:	b480      	push	{r7}
 8003526:	b083      	sub	sp, #12
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
	--_M_current;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f1a3 0214 	sub.w	r2, r3, #20
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	601a      	str	r2, [r3, #0]
	return *this;
 8003538:	687b      	ldr	r3, [r7, #4]
      }
 800353a:	4618      	mov	r0, r3
 800353c:	370c      	adds	r7, #12
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr

08003546 <_ZSt9iter_swapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEES8_EvT_T0_>:
    iter_swap(_ForwardIterator1 __a, _ForwardIterator2 __b)
 8003546:	b590      	push	{r4, r7, lr}
 8003548:	b083      	sub	sp, #12
 800354a:	af00      	add	r7, sp, #0
 800354c:	6078      	str	r0, [r7, #4]
 800354e:	6039      	str	r1, [r7, #0]
      swap(*__a, *__b);
 8003550:	1d3b      	adds	r3, r7, #4
 8003552:	4618      	mov	r0, r3
 8003554:	f7ff f8c2 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 8003558:	4604      	mov	r4, r0
 800355a:	463b      	mov	r3, r7
 800355c:	4618      	mov	r0, r3
 800355e:	f7ff f8bd 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 8003562:	4603      	mov	r3, r0
 8003564:	4619      	mov	r1, r3
 8003566:	4620      	mov	r0, r4
 8003568:	f000 f935 	bl	80037d6 <_ZSt4swapIfLj5EENSt9enable_ifIXsrNSt14__array_traitsIT_XT0_EE13_Is_swappableE5valueEvE4typeERSt5arrayIS2_XT0_EES9_>
    }
 800356c:	bf00      	nop
 800356e:	370c      	adds	r7, #12
 8003570:	46bd      	mov	sp, r7
 8003572:	bd90      	pop	{r4, r7, pc}

08003574 <_ZSt22__copy_move_backward_aILb1EN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEES8_ET1_T0_SA_S9_>:
    __copy_move_backward_a(_II __first, _II __last, _OI __result)
 8003574:	b5b0      	push	{r4, r5, r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
 800357a:	60f8      	str	r0, [r7, #12]
 800357c:	60b9      	str	r1, [r7, #8]
 800357e:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8003580:	68f8      	ldr	r0, [r7, #12]
 8003582:	f7ff fe81 	bl	8003288 <_ZSt12__niter_baseIPSt5arrayIfLj5EESt6vectorIS1_SaIS1_EEET_N9__gnu_cxx17__normal_iteratorIS6_T0_EE>
 8003586:	4604      	mov	r4, r0
 8003588:	68b8      	ldr	r0, [r7, #8]
 800358a:	f7ff fe7d 	bl	8003288 <_ZSt12__niter_baseIPSt5arrayIfLj5EESt6vectorIS1_SaIS1_EEET_N9__gnu_cxx17__normal_iteratorIS6_T0_EE>
 800358e:	4605      	mov	r5, r0
 8003590:	6878      	ldr	r0, [r7, #4]
 8003592:	f7ff fe79 	bl	8003288 <_ZSt12__niter_baseIPSt5arrayIfLj5EESt6vectorIS1_SaIS1_EEET_N9__gnu_cxx17__normal_iteratorIS6_T0_EE>
 8003596:	4603      	mov	r3, r0
 8003598:	461a      	mov	r2, r3
 800359a:	4629      	mov	r1, r5
 800359c:	4620      	mov	r0, r4
 800359e:	f000 f927 	bl	80037f0 <_ZSt23__copy_move_backward_a1ILb1EPSt5arrayIfLj5EES2_ET1_T0_S4_S3_>
 80035a2:	4603      	mov	r3, r0
 80035a4:	4619      	mov	r1, r3
 80035a6:	6878      	ldr	r0, [r7, #4]
 80035a8:	f7ff fe8c 	bl	80032c4 <_ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEES4_ET_S9_T0_>
 80035ac:	4603      	mov	r3, r0
    }
 80035ae:	4618      	mov	r0, r3
 80035b0:	3710      	adds	r7, #16
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bdb0      	pop	{r4, r5, r7, pc}

080035b6 <_ZSt4moveIRN9__gnu_cxx5__ops15_Iter_comp_iterIPFbRKSt5arrayIfLj5EES6_EEEEONSt16remove_referenceIT_E4typeEOSC_>:
    move(_Tp&& __t) noexcept
 80035b6:	b480      	push	{r7}
 80035b8:	b083      	sub	sp, #12
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4618      	mov	r0, r3
 80035c2:	370c      	adds	r7, #12
 80035c4:	46bd      	mov	sp, r7
 80035c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ca:	4770      	bx	lr

080035cc <_ZN9__gnu_cxx5__ops14_Val_comp_iterIPFbRKSt5arrayIfLj5EES5_EEC1EONS0_15_Iter_comp_iterIS7_EE>:
      _Val_comp_iter(_Iter_comp_iter<_Compare>&& __comp)
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b082      	sub	sp, #8
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
 80035d4:	6039      	str	r1, [r7, #0]
	: _M_comp(std::move(__comp._M_comp))
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	4618      	mov	r0, r3
 80035da:	f7ff f9df 	bl	800299c <_ZSt4moveIRPFbRKSt5arrayIfLj5EES3_EEONSt16remove_referenceIT_E4typeEOS8_>
 80035de:	4603      	mov	r3, r0
 80035e0:	681a      	ldr	r2, [r3, #0]
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	601a      	str	r2, [r3, #0]
      { }
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4618      	mov	r0, r3
 80035ea:	3708      	adds	r7, #8
 80035ec:	46bd      	mov	sp, r7
 80035ee:	bd80      	pop	{r7, pc}

080035f0 <_ZN9__gnu_cxx5__ops14_Val_comp_iterIPFbRKSt5arrayIfLj5EES5_EEclIS3_NS_17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEEEEbRT_T0_>:
	operator()(_Value& __val, _Iterator __it)
 80035f0:	b590      	push	{r4, r7, lr}
 80035f2:	b085      	sub	sp, #20
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	60f8      	str	r0, [r7, #12]
 80035f8:	60b9      	str	r1, [r7, #8]
 80035fa:	607a      	str	r2, [r7, #4]
	{ return bool(_M_comp(__val, *__it)); }
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681c      	ldr	r4, [r3, #0]
 8003600:	1d3b      	adds	r3, r7, #4
 8003602:	4618      	mov	r0, r3
 8003604:	f7ff f86a 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 8003608:	4603      	mov	r3, r0
 800360a:	4619      	mov	r1, r3
 800360c:	68b8      	ldr	r0, [r7, #8]
 800360e:	47a0      	blx	r4
 8003610:	4603      	mov	r3, r0
 8003612:	4618      	mov	r0, r3
 8003614:	3714      	adds	r7, #20
 8003616:	46bd      	mov	sp, r7
 8003618:	bd90      	pop	{r4, r7, pc}

0800361a <_ZSt14__copy_move_a2ILb1EPSt5arrayIfLj5EES2_ET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 800361a:	b580      	push	{r7, lr}
 800361c:	b084      	sub	sp, #16
 800361e:	af00      	add	r7, sp, #0
 8003620:	60f8      	str	r0, [r7, #12]
 8003622:	60b9      	str	r1, [r7, #8]
 8003624:	607a      	str	r2, [r7, #4]
			      _Category>::__copy_m(__first, __last, __result);
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	68b9      	ldr	r1, [r7, #8]
 800362a:	68f8      	ldr	r0, [r7, #12]
 800362c:	f000 f8f0 	bl	8003810 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mISt5arrayIfLj5EEEEPT_PKS5_S8_S6_>
 8003630:	4603      	mov	r3, r0
    }
 8003632:	4618      	mov	r0, r3
 8003634:	3710      	adds	r7, #16
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}

0800363a <_ZNK9__gnu_cxx13new_allocatorISt5arrayIfLj5EEE8max_sizeEv>:
      max_size() const _GLIBCXX_USE_NOEXCEPT
 800363a:	b580      	push	{r7, lr}
 800363c:	b082      	sub	sp, #8
 800363e:	af00      	add	r7, sp, #0
 8003640:	6078      	str	r0, [r7, #4]
      { return _M_max_size(); }
 8003642:	6878      	ldr	r0, [r7, #4]
 8003644:	f7ff fe66 	bl	8003314 <_ZNK9__gnu_cxx13new_allocatorISt5arrayIfLj5EEE11_M_max_sizeEv>
 8003648:	4603      	mov	r3, r0
 800364a:	4618      	mov	r0, r3
 800364c:	3708      	adds	r7, #8
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}

08003652 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiS3_NS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_T0_SH_T1_T2_>:
    __adjust_heap(_RandomAccessIterator __first, _Distance __holeIndex,
 8003652:	b082      	sub	sp, #8
 8003654:	b5b0      	push	{r4, r5, r7, lr}
 8003656:	b092      	sub	sp, #72	; 0x48
 8003658:	af06      	add	r7, sp, #24
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	60b9      	str	r1, [r7, #8]
 800365e:	607a      	str	r2, [r7, #4]
 8003660:	647b      	str	r3, [r7, #68]	; 0x44
      const _Distance __topIndex = __holeIndex;
 8003662:	68bb      	ldr	r3, [r7, #8]
 8003664:	62bb      	str	r3, [r7, #40]	; 0x28
      _Distance __secondChild = __holeIndex;
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	62fb      	str	r3, [r7, #44]	; 0x2c
      while (__secondChild < (__len - 1) / 2)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	3b01      	subs	r3, #1
 800366e:	2b00      	cmp	r3, #0
 8003670:	da00      	bge.n	8003674 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiS3_NS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_T0_SH_T1_T2_+0x22>
 8003672:	3301      	adds	r3, #1
 8003674:	105b      	asrs	r3, r3, #1
 8003676:	461a      	mov	r2, r3
 8003678:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800367a:	4293      	cmp	r3, r2
 800367c:	da47      	bge.n	800370e <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiS3_NS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_T0_SH_T1_T2_+0xbc>
	  __secondChild = 2 * (__secondChild + 1);
 800367e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003680:	3301      	adds	r3, #1
 8003682:	005b      	lsls	r3, r3, #1
 8003684:	62fb      	str	r3, [r7, #44]	; 0x2c
	  if (__comp(__first + __secondChild,
 8003686:	f107 030c 	add.w	r3, r7, #12
 800368a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800368c:	4618      	mov	r0, r3
 800368e:	f7fe fe70 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 8003692:	4604      	mov	r4, r0
 8003694:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003696:	1e5a      	subs	r2, r3, #1
 8003698:	f107 030c 	add.w	r3, r7, #12
 800369c:	4611      	mov	r1, r2
 800369e:	4618      	mov	r0, r3
 80036a0:	f7fe fe67 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 80036a4:	4602      	mov	r2, r0
 80036a6:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80036aa:	4621      	mov	r1, r4
 80036ac:	4618      	mov	r0, r3
 80036ae:	f7ff fc7d 	bl	8002fac <_ZN9__gnu_cxx5__ops15_Iter_comp_iterIPFbRKSt5arrayIfLj5EES5_EEclINS_17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEESF_EEbT_T0_>
 80036b2:	4603      	mov	r3, r0
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d002      	beq.n	80036be <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiS3_NS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_T0_SH_T1_T2_+0x6c>
	    __secondChild--;
 80036b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036ba:	3b01      	subs	r3, #1
 80036bc:	62fb      	str	r3, [r7, #44]	; 0x2c
	  *(__first + __holeIndex) = _GLIBCXX_MOVE(*(__first + __secondChild));
 80036be:	f107 030c 	add.w	r3, r7, #12
 80036c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7fe fe54 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 80036ca:	4603      	mov	r3, r0
 80036cc:	61bb      	str	r3, [r7, #24]
 80036ce:	f107 0318 	add.w	r3, r7, #24
 80036d2:	4618      	mov	r0, r3
 80036d4:	f7ff f802 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 80036d8:	4603      	mov	r3, r0
 80036da:	4618      	mov	r0, r3
 80036dc:	f7ff fd47 	bl	800316e <_ZSt4moveIRSt5arrayIfLj5EEEONSt16remove_referenceIT_E4typeEOS4_>
 80036e0:	4605      	mov	r5, r0
 80036e2:	f107 030c 	add.w	r3, r7, #12
 80036e6:	68b9      	ldr	r1, [r7, #8]
 80036e8:	4618      	mov	r0, r3
 80036ea:	f7fe fe42 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 80036ee:	4603      	mov	r3, r0
 80036f0:	61fb      	str	r3, [r7, #28]
 80036f2:	f107 031c 	add.w	r3, r7, #28
 80036f6:	4618      	mov	r0, r3
 80036f8:	f7fe fff0 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 80036fc:	4603      	mov	r3, r0
 80036fe:	461c      	mov	r4, r3
 8003700:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003702:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003704:	682b      	ldr	r3, [r5, #0]
 8003706:	6023      	str	r3, [r4, #0]
	  __holeIndex = __secondChild;
 8003708:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800370a:	60bb      	str	r3, [r7, #8]
      while (__secondChild < (__len - 1) / 2)
 800370c:	e7ad      	b.n	800366a <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiS3_NS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_T0_SH_T1_T2_+0x18>
      if ((__len & 1) == 0 && __secondChild == (__len - 2) / 2)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	f003 0301 	and.w	r3, r3, #1
 8003714:	2b00      	cmp	r3, #0
 8003716:	d137      	bne.n	8003788 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiS3_NS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_T0_SH_T1_T2_+0x136>
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	3b02      	subs	r3, #2
 800371c:	2b00      	cmp	r3, #0
 800371e:	da00      	bge.n	8003722 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiS3_NS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_T0_SH_T1_T2_+0xd0>
 8003720:	3301      	adds	r3, #1
 8003722:	105b      	asrs	r3, r3, #1
 8003724:	461a      	mov	r2, r3
 8003726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003728:	4293      	cmp	r3, r2
 800372a:	d12d      	bne.n	8003788 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiS3_NS0_5__ops15_Iter_comp_iterIPFbRKS3_SC_EEEEvT_T0_SH_T1_T2_+0x136>
	  __secondChild = 2 * (__secondChild + 1);
 800372c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800372e:	3301      	adds	r3, #1
 8003730:	005b      	lsls	r3, r3, #1
 8003732:	62fb      	str	r3, [r7, #44]	; 0x2c
	  *(__first + __holeIndex) = _GLIBCXX_MOVE(*(__first
 8003734:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003736:	1e5a      	subs	r2, r3, #1
 8003738:	f107 030c 	add.w	r3, r7, #12
 800373c:	4611      	mov	r1, r2
 800373e:	4618      	mov	r0, r3
 8003740:	f7fe fe17 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 8003744:	4603      	mov	r3, r0
 8003746:	623b      	str	r3, [r7, #32]
 8003748:	f107 0320 	add.w	r3, r7, #32
 800374c:	4618      	mov	r0, r3
 800374e:	f7fe ffc5 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 8003752:	4603      	mov	r3, r0
 8003754:	4618      	mov	r0, r3
 8003756:	f7ff fd0a 	bl	800316e <_ZSt4moveIRSt5arrayIfLj5EEEONSt16remove_referenceIT_E4typeEOS4_>
 800375a:	4605      	mov	r5, r0
 800375c:	f107 030c 	add.w	r3, r7, #12
 8003760:	68b9      	ldr	r1, [r7, #8]
 8003762:	4618      	mov	r0, r3
 8003764:	f7fe fe05 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 8003768:	4603      	mov	r3, r0
 800376a:	627b      	str	r3, [r7, #36]	; 0x24
 800376c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003770:	4618      	mov	r0, r3
 8003772:	f7fe ffb3 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 8003776:	4603      	mov	r3, r0
 8003778:	461c      	mov	r4, r3
 800377a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800377c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800377e:	682b      	ldr	r3, [r5, #0]
 8003780:	6023      	str	r3, [r4, #0]
	  __holeIndex = __secondChild - 1;
 8003782:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003784:	3b01      	subs	r3, #1
 8003786:	60bb      	str	r3, [r7, #8]
	__cmp(_GLIBCXX_MOVE(__comp));
 8003788:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800378c:	4618      	mov	r0, r3
 800378e:	f7ff ff12 	bl	80035b6 <_ZSt4moveIRN9__gnu_cxx5__ops15_Iter_comp_iterIPFbRKSt5arrayIfLj5EES6_EEEEONSt16remove_referenceIT_E4typeEOSC_>
 8003792:	4602      	mov	r2, r0
 8003794:	f107 0314 	add.w	r3, r7, #20
 8003798:	4611      	mov	r1, r2
 800379a:	4618      	mov	r0, r3
 800379c:	f000 f862 	bl	8003864 <_ZN9__gnu_cxx5__ops14_Iter_comp_valIPFbRKSt5arrayIfLj5EES5_EEC1EONS0_15_Iter_comp_iterIS7_EE>
		       _GLIBCXX_MOVE(__value), __cmp);
 80037a0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80037a4:	4618      	mov	r0, r3
 80037a6:	f7ff fce2 	bl	800316e <_ZSt4moveIRSt5arrayIfLj5EEEONSt16remove_referenceIT_E4typeEOS4_>
 80037aa:	4604      	mov	r4, r0
      std::__push_heap(__first, __holeIndex, __topIndex,
 80037ac:	f107 0314 	add.w	r3, r7, #20
 80037b0:	9304      	str	r3, [sp, #16]
 80037b2:	466d      	mov	r5, sp
 80037b4:	1d23      	adds	r3, r4, #4
 80037b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80037b8:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80037bc:	6823      	ldr	r3, [r4, #0]
 80037be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80037c0:	68b9      	ldr	r1, [r7, #8]
 80037c2:	68f8      	ldr	r0, [r7, #12]
 80037c4:	f000 f860 	bl	8003888 <_ZSt11__push_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiS3_NS0_5__ops14_Iter_comp_valIPFbRKS3_SC_EEEEvT_T0_SH_T1_RT2_>
    }
 80037c8:	bf00      	nop
 80037ca:	3730      	adds	r7, #48	; 0x30
 80037cc:	46bd      	mov	sp, r7
 80037ce:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 80037d2:	b002      	add	sp, #8
 80037d4:	4770      	bx	lr

080037d6 <_ZSt4swapIfLj5EENSt9enable_ifIXsrNSt14__array_traitsIT_XT0_EE13_Is_swappableE5valueEvE4typeERSt5arrayIS2_XT0_EES9_>:
      _GLIBCXX_STD_C::__array_traits<_Tp, _Nm>::_Is_swappable::value
    >::type
#else
    void
#endif
    swap(array<_Tp, _Nm>& __one, array<_Tp, _Nm>& __two)
 80037d6:	b580      	push	{r7, lr}
 80037d8:	b082      	sub	sp, #8
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]
 80037de:	6039      	str	r1, [r7, #0]
    noexcept(noexcept(__one.swap(__two)))
    { __one.swap(__two); }
 80037e0:	6839      	ldr	r1, [r7, #0]
 80037e2:	6878      	ldr	r0, [r7, #4]
 80037e4:	f000 f8c7 	bl	8003976 <_ZNSt5arrayIfLj5EE4swapERS0_>
 80037e8:	bf00      	nop
 80037ea:	3708      	adds	r7, #8
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <_ZSt23__copy_move_backward_a1ILb1EPSt5arrayIfLj5EES2_ET1_T0_S4_S3_>:
    __copy_move_backward_a1(_BI1 __first, _BI1 __last, _BI2 __result)
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_backward_a2<_IsMove>(__first, __last, __result); }
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	68b9      	ldr	r1, [r7, #8]
 8003800:	68f8      	ldr	r0, [r7, #12]
 8003802:	f000 f8d2 	bl	80039aa <_ZSt23__copy_move_backward_a2ILb1EPSt5arrayIfLj5EES2_ET1_T0_S4_S3_>
 8003806:	4603      	mov	r3, r0
 8003808:	4618      	mov	r0, r3
 800380a:	3710      	adds	r7, #16
 800380c:	46bd      	mov	sp, r7
 800380e:	bd80      	pop	{r7, pc}

08003810 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mISt5arrayIfLj5EEEEPT_PKS5_S8_S6_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8003810:	b580      	push	{r7, lr}
 8003812:	b086      	sub	sp, #24
 8003814:	af00      	add	r7, sp, #0
 8003816:	60f8      	str	r0, [r7, #12]
 8003818:	60b9      	str	r1, [r7, #8]
 800381a:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 800381c:	68ba      	ldr	r2, [r7, #8]
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	1ad3      	subs	r3, r2, r3
 8003822:	109b      	asrs	r3, r3, #2
 8003824:	4a0e      	ldr	r2, [pc, #56]	; (8003860 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mISt5arrayIfLj5EEEEPT_PKS5_S8_S6_+0x50>)
 8003826:	fb02 f303 	mul.w	r3, r2, r3
 800382a:	617b      	str	r3, [r7, #20]
	  if (_Num)
 800382c:	697b      	ldr	r3, [r7, #20]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d009      	beq.n	8003846 <_ZNSt11__copy_moveILb1ELb1ESt26random_access_iterator_tagE8__copy_mISt5arrayIfLj5EEEEPT_PKS5_S8_S6_+0x36>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 8003832:	697a      	ldr	r2, [r7, #20]
 8003834:	4613      	mov	r3, r2
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	4413      	add	r3, r2
 800383a:	009b      	lsls	r3, r3, #2
 800383c:	461a      	mov	r2, r3
 800383e:	68f9      	ldr	r1, [r7, #12]
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f01a fa25 	bl	801dc90 <memmove>
	  return __result + _Num;
 8003846:	697a      	ldr	r2, [r7, #20]
 8003848:	4613      	mov	r3, r2
 800384a:	009b      	lsls	r3, r3, #2
 800384c:	4413      	add	r3, r2
 800384e:	009b      	lsls	r3, r3, #2
 8003850:	461a      	mov	r2, r3
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4413      	add	r3, r2
	}
 8003856:	4618      	mov	r0, r3
 8003858:	3718      	adds	r7, #24
 800385a:	46bd      	mov	sp, r7
 800385c:	bd80      	pop	{r7, pc}
 800385e:	bf00      	nop
 8003860:	cccccccd 	.word	0xcccccccd

08003864 <_ZN9__gnu_cxx5__ops14_Iter_comp_valIPFbRKSt5arrayIfLj5EES5_EEC1EONS0_15_Iter_comp_iterIS7_EE>:
      _Iter_comp_val(_Iter_comp_iter<_Compare>&& __comp)
 8003864:	b580      	push	{r7, lr}
 8003866:	b082      	sub	sp, #8
 8003868:	af00      	add	r7, sp, #0
 800386a:	6078      	str	r0, [r7, #4]
 800386c:	6039      	str	r1, [r7, #0]
	: _M_comp(std::move(__comp._M_comp))
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	4618      	mov	r0, r3
 8003872:	f7ff f893 	bl	800299c <_ZSt4moveIRPFbRKSt5arrayIfLj5EES3_EEONSt16remove_referenceIT_E4typeEOS8_>
 8003876:	4603      	mov	r3, r0
 8003878:	681a      	ldr	r2, [r3, #0]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	601a      	str	r2, [r3, #0]
      { }
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4618      	mov	r0, r3
 8003882:	3708      	adds	r7, #8
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}

08003888 <_ZSt11__push_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiS3_NS0_5__ops14_Iter_comp_valIPFbRKS3_SC_EEEEvT_T0_SH_T1_RT2_>:
    __push_heap(_RandomAccessIterator __first,
 8003888:	b082      	sub	sp, #8
 800388a:	b5b0      	push	{r4, r5, r7, lr}
 800388c:	b088      	sub	sp, #32
 800388e:	af00      	add	r7, sp, #0
 8003890:	60f8      	str	r0, [r7, #12]
 8003892:	60b9      	str	r1, [r7, #8]
 8003894:	607a      	str	r2, [r7, #4]
 8003896:	637b      	str	r3, [r7, #52]	; 0x34
      _Distance __parent = (__holeIndex - 1) / 2;
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	3b01      	subs	r3, #1
 800389c:	2b00      	cmp	r3, #0
 800389e:	da00      	bge.n	80038a2 <_ZSt11__push_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiS3_NS0_5__ops14_Iter_comp_valIPFbRKS3_SC_EEEEvT_T0_SH_T1_RT2_+0x1a>
 80038a0:	3301      	adds	r3, #1
 80038a2:	105b      	asrs	r3, r3, #1
 80038a4:	61fb      	str	r3, [r7, #28]
      while (__holeIndex > __topIndex && __comp(__first + __parent, __value))
 80038a6:	68ba      	ldr	r2, [r7, #8]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	dd11      	ble.n	80038d2 <_ZSt11__push_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiS3_NS0_5__ops14_Iter_comp_valIPFbRKS3_SC_EEEEvT_T0_SH_T1_RT2_+0x4a>
 80038ae:	f107 030c 	add.w	r3, r7, #12
 80038b2:	69f9      	ldr	r1, [r7, #28]
 80038b4:	4618      	mov	r0, r3
 80038b6:	f7fe fd5c 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 80038ba:	4601      	mov	r1, r0
 80038bc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80038c0:	461a      	mov	r2, r3
 80038c2:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80038c4:	f000 f881 	bl	80039ca <_ZN9__gnu_cxx5__ops14_Iter_comp_valIPFbRKSt5arrayIfLj5EES5_EEclINS_17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEES3_EEbT_RT0_>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d001      	beq.n	80038d2 <_ZSt11__push_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiS3_NS0_5__ops14_Iter_comp_valIPFbRKS3_SC_EEEEvT_T0_SH_T1_RT2_+0x4a>
 80038ce:	2301      	movs	r3, #1
 80038d0:	e000      	b.n	80038d4 <_ZSt11__push_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiS3_NS0_5__ops14_Iter_comp_valIPFbRKS3_SC_EEEEvT_T0_SH_T1_RT2_+0x4c>
 80038d2:	2300      	movs	r3, #0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d02e      	beq.n	8003936 <_ZSt11__push_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiS3_NS0_5__ops14_Iter_comp_valIPFbRKS3_SC_EEEEvT_T0_SH_T1_RT2_+0xae>
	  *(__first + __holeIndex) = _GLIBCXX_MOVE(*(__first + __parent));
 80038d8:	f107 030c 	add.w	r3, r7, #12
 80038dc:	69f9      	ldr	r1, [r7, #28]
 80038de:	4618      	mov	r0, r3
 80038e0:	f7fe fd47 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 80038e4:	4603      	mov	r3, r0
 80038e6:	613b      	str	r3, [r7, #16]
 80038e8:	f107 0310 	add.w	r3, r7, #16
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7fe fef5 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 80038f2:	4603      	mov	r3, r0
 80038f4:	4618      	mov	r0, r3
 80038f6:	f7ff fc3a 	bl	800316e <_ZSt4moveIRSt5arrayIfLj5EEEONSt16remove_referenceIT_E4typeEOS4_>
 80038fa:	4605      	mov	r5, r0
 80038fc:	f107 030c 	add.w	r3, r7, #12
 8003900:	68b9      	ldr	r1, [r7, #8]
 8003902:	4618      	mov	r0, r3
 8003904:	f7fe fd35 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 8003908:	4603      	mov	r3, r0
 800390a:	617b      	str	r3, [r7, #20]
 800390c:	f107 0314 	add.w	r3, r7, #20
 8003910:	4618      	mov	r0, r3
 8003912:	f7fe fee3 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 8003916:	4603      	mov	r3, r0
 8003918:	461c      	mov	r4, r3
 800391a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800391c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800391e:	682b      	ldr	r3, [r5, #0]
 8003920:	6023      	str	r3, [r4, #0]
	  __holeIndex = __parent;
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	60bb      	str	r3, [r7, #8]
	  __parent = (__holeIndex - 1) / 2;
 8003926:	68bb      	ldr	r3, [r7, #8]
 8003928:	3b01      	subs	r3, #1
 800392a:	2b00      	cmp	r3, #0
 800392c:	da00      	bge.n	8003930 <_ZSt11__push_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiS3_NS0_5__ops14_Iter_comp_valIPFbRKS3_SC_EEEEvT_T0_SH_T1_RT2_+0xa8>
 800392e:	3301      	adds	r3, #1
 8003930:	105b      	asrs	r3, r3, #1
 8003932:	61fb      	str	r3, [r7, #28]
      while (__holeIndex > __topIndex && __comp(__first + __parent, __value))
 8003934:	e7b7      	b.n	80038a6 <_ZSt11__push_heapIN9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS3_SaIS3_EEEEiS3_NS0_5__ops14_Iter_comp_valIPFbRKS3_SC_EEEEvT_T0_SH_T1_RT2_+0x1e>
      *(__first + __holeIndex) = _GLIBCXX_MOVE(__value);
 8003936:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800393a:	4618      	mov	r0, r3
 800393c:	f7ff fc17 	bl	800316e <_ZSt4moveIRSt5arrayIfLj5EEEONSt16remove_referenceIT_E4typeEOS4_>
 8003940:	4605      	mov	r5, r0
 8003942:	f107 030c 	add.w	r3, r7, #12
 8003946:	68b9      	ldr	r1, [r7, #8]
 8003948:	4618      	mov	r0, r3
 800394a:	f7fe fd12 	bl	8002372 <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEplEi>
 800394e:	4603      	mov	r3, r0
 8003950:	61bb      	str	r3, [r7, #24]
 8003952:	f107 0318 	add.w	r3, r7, #24
 8003956:	4618      	mov	r0, r3
 8003958:	f7fe fec0 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 800395c:	4603      	mov	r3, r0
 800395e:	461c      	mov	r4, r3
 8003960:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003962:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003964:	682b      	ldr	r3, [r5, #0]
 8003966:	6023      	str	r3, [r4, #0]
    }
 8003968:	bf00      	nop
 800396a:	3720      	adds	r7, #32
 800396c:	46bd      	mov	sp, r7
 800396e:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8003972:	b002      	add	sp, #8
 8003974:	4770      	bx	lr

08003976 <_ZNSt5arrayIfLj5EE4swapERS0_>:
      swap(array& __other)
 8003976:	b5b0      	push	{r4, r5, r7, lr}
 8003978:	b082      	sub	sp, #8
 800397a:	af00      	add	r7, sp, #0
 800397c:	6078      	str	r0, [r7, #4]
 800397e:	6039      	str	r1, [r7, #0]
      { std::swap_ranges(begin(), end(), __other.begin()); }
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	f000 f838 	bl	80039f6 <_ZNSt5arrayIfLj5EE5beginEv>
 8003986:	4604      	mov	r4, r0
 8003988:	6878      	ldr	r0, [r7, #4]
 800398a:	f000 f840 	bl	8003a0e <_ZNSt5arrayIfLj5EE3endEv>
 800398e:	4605      	mov	r5, r0
 8003990:	6838      	ldr	r0, [r7, #0]
 8003992:	f000 f830 	bl	80039f6 <_ZNSt5arrayIfLj5EE5beginEv>
 8003996:	4603      	mov	r3, r0
 8003998:	461a      	mov	r2, r3
 800399a:	4629      	mov	r1, r5
 800399c:	4620      	mov	r0, r4
 800399e:	f000 f843 	bl	8003a28 <_ZSt11swap_rangesIPfS0_ET0_T_S2_S1_>
 80039a2:	bf00      	nop
 80039a4:	3708      	adds	r7, #8
 80039a6:	46bd      	mov	sp, r7
 80039a8:	bdb0      	pop	{r4, r5, r7, pc}

080039aa <_ZSt23__copy_move_backward_a2ILb1EPSt5arrayIfLj5EES2_ET1_T0_S4_S3_>:
    __copy_move_backward_a2(_BI1 __first, _BI1 __last, _BI2 __result)
 80039aa:	b580      	push	{r7, lr}
 80039ac:	b084      	sub	sp, #16
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	60f8      	str	r0, [r7, #12]
 80039b2:	60b9      	str	r1, [r7, #8]
 80039b4:	607a      	str	r2, [r7, #4]
				       _Category>::__copy_move_b(__first,
 80039b6:	687a      	ldr	r2, [r7, #4]
 80039b8:	68b9      	ldr	r1, [r7, #8]
 80039ba:	68f8      	ldr	r0, [r7, #12]
 80039bc:	f000 f84e 	bl	8003a5c <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bISt5arrayIfLj5EEEEPT_PKS5_S8_S6_>
 80039c0:	4603      	mov	r3, r0
    }
 80039c2:	4618      	mov	r0, r3
 80039c4:	3710      	adds	r7, #16
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}

080039ca <_ZN9__gnu_cxx5__ops14_Iter_comp_valIPFbRKSt5arrayIfLj5EES5_EEclINS_17__normal_iteratorIPS3_St6vectorIS3_SaIS3_EEEES3_EEbT_RT0_>:
	operator()(_Iterator __it, _Value& __val)
 80039ca:	b590      	push	{r4, r7, lr}
 80039cc:	b085      	sub	sp, #20
 80039ce:	af00      	add	r7, sp, #0
 80039d0:	60f8      	str	r0, [r7, #12]
 80039d2:	60b9      	str	r1, [r7, #8]
 80039d4:	607a      	str	r2, [r7, #4]
	{ return bool(_M_comp(*__it, __val)); }
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681c      	ldr	r4, [r3, #0]
 80039da:	f107 0308 	add.w	r3, r7, #8
 80039de:	4618      	mov	r0, r3
 80039e0:	f7fe fe7c 	bl	80026dc <_ZNK9__gnu_cxx17__normal_iteratorIPSt5arrayIfLj5EESt6vectorIS2_SaIS2_EEEdeEv>
 80039e4:	4603      	mov	r3, r0
 80039e6:	6879      	ldr	r1, [r7, #4]
 80039e8:	4618      	mov	r0, r3
 80039ea:	47a0      	blx	r4
 80039ec:	4603      	mov	r3, r0
 80039ee:	4618      	mov	r0, r3
 80039f0:	3714      	adds	r7, #20
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd90      	pop	{r4, r7, pc}

080039f6 <_ZNSt5arrayIfLj5EE5beginEv>:
      begin() noexcept
 80039f6:	b580      	push	{r7, lr}
 80039f8:	b082      	sub	sp, #8
 80039fa:	af00      	add	r7, sp, #0
 80039fc:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f000 f85c 	bl	8003abc <_ZNSt5arrayIfLj5EE4dataEv>
 8003a04:	4603      	mov	r3, r0
 8003a06:	4618      	mov	r0, r3
 8003a08:	3708      	adds	r7, #8
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	bd80      	pop	{r7, pc}

08003a0e <_ZNSt5arrayIfLj5EE3endEv>:
      end() noexcept
 8003a0e:	b580      	push	{r7, lr}
 8003a10:	b082      	sub	sp, #8
 8003a12:	af00      	add	r7, sp, #0
 8003a14:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f000 f850 	bl	8003abc <_ZNSt5arrayIfLj5EE4dataEv>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	3314      	adds	r3, #20
 8003a20:	4618      	mov	r0, r3
 8003a22:	3708      	adds	r7, #8
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}

08003a28 <_ZSt11swap_rangesIPfS0_ET0_T_S2_S1_>:
    swap_ranges(_ForwardIterator1 __first1, _ForwardIterator1 __last1,
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b084      	sub	sp, #16
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	60f8      	str	r0, [r7, #12]
 8003a30:	60b9      	str	r1, [r7, #8]
 8003a32:	607a      	str	r2, [r7, #4]
      for (; __first1 != __last1; ++__first1, (void)++__first2)
 8003a34:	68fa      	ldr	r2, [r7, #12]
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d00a      	beq.n	8003a52 <_ZSt11swap_rangesIPfS0_ET0_T_S2_S1_+0x2a>
	std::iter_swap(__first1, __first2);
 8003a3c:	6879      	ldr	r1, [r7, #4]
 8003a3e:	68f8      	ldr	r0, [r7, #12]
 8003a40:	f000 f849 	bl	8003ad6 <_ZSt9iter_swapIPfS0_EvT_T0_>
      for (; __first1 != __last1; ++__first1, (void)++__first2)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	3304      	adds	r3, #4
 8003a48:	60fb      	str	r3, [r7, #12]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	3304      	adds	r3, #4
 8003a4e:	607b      	str	r3, [r7, #4]
 8003a50:	e7f0      	b.n	8003a34 <_ZSt11swap_rangesIPfS0_ET0_T_S2_S1_+0xc>
      return __first2;
 8003a52:	687b      	ldr	r3, [r7, #4]
    }
 8003a54:	4618      	mov	r0, r3
 8003a56:	3710      	adds	r7, #16
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bISt5arrayIfLj5EEEEPT_PKS5_S8_S6_>:
	__copy_move_b(const _Tp* __first, const _Tp* __last, _Tp* __result)
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b086      	sub	sp, #24
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 8003a68:	68ba      	ldr	r2, [r7, #8]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	109b      	asrs	r3, r3, #2
 8003a70:	4a11      	ldr	r2, [pc, #68]	; (8003ab8 <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bISt5arrayIfLj5EEEEPT_PKS5_S8_S6_+0x5c>)
 8003a72:	fb02 f303 	mul.w	r3, r2, r3
 8003a76:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8003a78:	697b      	ldr	r3, [r7, #20]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d010      	beq.n	8003aa0 <_ZNSt20__copy_move_backwardILb1ELb1ESt26random_access_iterator_tagE13__copy_move_bISt5arrayIfLj5EEEEPT_PKS5_S8_S6_+0x44>
	    __builtin_memmove(__result - _Num, __first, sizeof(_Tp) * _Num);
 8003a7e:	697a      	ldr	r2, [r7, #20]
 8003a80:	4613      	mov	r3, r2
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	4413      	add	r3, r2
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	425b      	negs	r3, r3
 8003a8a:	687a      	ldr	r2, [r7, #4]
 8003a8c:	18d0      	adds	r0, r2, r3
 8003a8e:	697a      	ldr	r2, [r7, #20]
 8003a90:	4613      	mov	r3, r2
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	4413      	add	r3, r2
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	461a      	mov	r2, r3
 8003a9a:	68f9      	ldr	r1, [r7, #12]
 8003a9c:	f01a f8f8 	bl	801dc90 <memmove>
	  return __result - _Num;
 8003aa0:	697a      	ldr	r2, [r7, #20]
 8003aa2:	4613      	mov	r3, r2
 8003aa4:	009b      	lsls	r3, r3, #2
 8003aa6:	4413      	add	r3, r2
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	425b      	negs	r3, r3
 8003aac:	687a      	ldr	r2, [r7, #4]
 8003aae:	4413      	add	r3, r2
	}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	3718      	adds	r7, #24
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	bd80      	pop	{r7, pc}
 8003ab8:	cccccccd 	.word	0xcccccccd

08003abc <_ZNSt5arrayIfLj5EE4dataEv>:
      data() noexcept
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b082      	sub	sp, #8
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	f000 f812 	bl	8003af0 <_ZNSt14__array_traitsIfLj5EE6_S_ptrERA5_Kf>
 8003acc:	4603      	mov	r3, r0
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3708      	adds	r7, #8
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}

08003ad6 <_ZSt9iter_swapIPfS0_EvT_T0_>:
    iter_swap(_ForwardIterator1 __a, _ForwardIterator2 __b)
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b082      	sub	sp, #8
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]
 8003ade:	6039      	str	r1, [r7, #0]
      swap(*__a, *__b);
 8003ae0:	6839      	ldr	r1, [r7, #0]
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f000 f81a 	bl	8003b1c <_ZSt4swapIfENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_>
    }
 8003ae8:	bf00      	nop
 8003aea:	3708      	adds	r7, #8
 8003aec:	46bd      	mov	sp, r7
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <_ZNSt14__array_traitsIfLj5EE6_S_ptrERA5_Kf>:
      _S_ptr(const _Type& __t) noexcept
 8003af0:	b480      	push	{r7}
 8003af2:	b083      	sub	sp, #12
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	4618      	mov	r0, r3
 8003afc:	370c      	adds	r7, #12
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr

08003b06 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>:
    move(_Tp&& __t) noexcept
 8003b06:	b480      	push	{r7}
 8003b08:	b083      	sub	sp, #12
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	6078      	str	r0, [r7, #4]
    { return static_cast<typename std::remove_reference<_Tp>::type&&>(__t); }
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4618      	mov	r0, r3
 8003b12:	370c      	adds	r7, #12
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr

08003b1c <_ZSt4swapIfENSt9enable_ifIXsrSt6__and_IJSt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS4_ESt18is_move_assignableIS4_EEE5valueEvE4typeERS4_SE_>:
			      is_move_constructible<_Tp>,
			      is_move_assignable<_Tp>>::value>::type
#else
    void
#endif
    swap(_Tp& __a, _Tp& __b)
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
 8003b24:	6039      	str	r1, [r7, #0]
    {
#if __cplusplus < 201103L
      // concept requirements
      __glibcxx_function_requires(_SGIAssignableConcept<_Tp>)
#endif
      _Tp __tmp = _GLIBCXX_MOVE(__a);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f7ff ffed 	bl	8003b06 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	60fb      	str	r3, [r7, #12]
      __a = _GLIBCXX_MOVE(__b);
 8003b32:	6838      	ldr	r0, [r7, #0]
 8003b34:	f7ff ffe7 	bl	8003b06 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	601a      	str	r2, [r3, #0]
      __b = _GLIBCXX_MOVE(__tmp);
 8003b40:	f107 030c 	add.w	r3, r7, #12
 8003b44:	4618      	mov	r0, r3
 8003b46:	f7ff ffde 	bl	8003b06 <_ZSt4moveIRfEONSt16remove_referenceIT_E4typeEOS2_>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	683b      	ldr	r3, [r7, #0]
 8003b50:	601a      	str	r2, [r3, #0]
    }
 8003b52:	bf00      	nop
 8003b54:	3710      	adds	r7, #16
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}
	...

08003b5c <OV5640_RegisterBusIO>:
  * @brief  Register component IO bus
  * @param  Component object pointer
  * @retval Component status
  */
int32_t OV5640_RegisterBusIO(OV5640_Object_t *pObj, OV5640_IO_t *pIO)
{
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b084      	sub	sp, #16
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d103      	bne.n	8003b74 <OV5640_RegisterBusIO+0x18>
  {
    ret = OV5640_ERROR;
 8003b6c:	f04f 33ff 	mov.w	r3, #4294967295
 8003b70:	60fb      	str	r3, [r7, #12]
 8003b72:	e02c      	b.n	8003bce <OV5640_RegisterBusIO+0x72>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	681a      	ldr	r2, [r3, #0]
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	685a      	ldr	r2, [r3, #4]
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	605a      	str	r2, [r3, #4]
    pObj->IO.Address   = pIO->Address;
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	891a      	ldrh	r2, [r3, #8]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	811a      	strh	r2, [r3, #8]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	68da      	ldr	r2, [r3, #12]
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	60da      	str	r2, [r3, #12]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	691a      	ldr	r2, [r3, #16]
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	611a      	str	r2, [r3, #16]
    pObj->IO.GetTick   = pIO->GetTick;
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	695a      	ldr	r2, [r3, #20]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	615a      	str	r2, [r3, #20]

    pObj->Ctx.ReadReg  = OV5640_ReadRegWrap;
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	4a0c      	ldr	r2, [pc, #48]	; (8003bd8 <OV5640_RegisterBusIO+0x7c>)
 8003ba8:	61da      	str	r2, [r3, #28]
    pObj->Ctx.WriteReg = OV5640_WriteRegWrap;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	4a0b      	ldr	r2, [pc, #44]	; (8003bdc <OV5640_RegisterBusIO+0x80>)
 8003bae:	619a      	str	r2, [r3, #24]
    pObj->Ctx.handle   = pObj;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	687a      	ldr	r2, [r7, #4]
 8003bb4:	621a      	str	r2, [r3, #32]

    if (pObj->IO.Init != NULL)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d004      	beq.n	8003bc8 <OV5640_RegisterBusIO+0x6c>
    {
      ret = pObj->IO.Init();
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	4798      	blx	r3
 8003bc4:	60f8      	str	r0, [r7, #12]
 8003bc6:	e002      	b.n	8003bce <OV5640_RegisterBusIO+0x72>
    }
    else
    {
      ret = OV5640_ERROR;
 8003bc8:	f04f 33ff 	mov.w	r3, #4294967295
 8003bcc:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8003bce:	68fb      	ldr	r3, [r7, #12]
}
 8003bd0:	4618      	mov	r0, r3
 8003bd2:	3710      	adds	r7, #16
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}
 8003bd8:	080053df 	.word	0x080053df
 8003bdc:	08005411 	.word	0x08005411

08003be0 <OV5640_Init>:
  * @param  Resolution  Camera resolution
  * @param  PixelFormat pixel format to be configured
  * @retval Component status
  */
int32_t OV5640_Init(OV5640_Object_t *pObj, uint32_t Resolution, uint32_t PixelFormat)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b088      	sub	sp, #32
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	60f8      	str	r0, [r7, #12]
 8003be8:	60b9      	str	r1, [r7, #8]
 8003bea:	607a      	str	r2, [r7, #4]
  uint32_t index;
  int32_t ret = OV5640_OK;
 8003bec:	2300      	movs	r3, #0
 8003bee:	61bb      	str	r3, [r7, #24]
    {OV5640_AEC_CTRL1F, 0x14},
    {OV5640_SYSTEM_CTROL0, 0x02},
  };
  uint8_t tmp;

  if (pObj->IsInitialized == 0U)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d165      	bne.n	8003cc6 <OV5640_Init+0xe6>
  {
    /* Check if resolution is supported */
    if ((Resolution > OV5640_R800x480) ||
 8003bfa:	68bb      	ldr	r3, [r7, #8]
 8003bfc:	2b04      	cmp	r3, #4
 8003bfe:	d80e      	bhi.n	8003c1e <OV5640_Init+0x3e>
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d00f      	beq.n	8003c26 <OV5640_Init+0x46>
        ((PixelFormat != OV5640_RGB565) && (PixelFormat != OV5640_YUV422) &&
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2b02      	cmp	r3, #2
 8003c0a:	d00c      	beq.n	8003c26 <OV5640_Init+0x46>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2b01      	cmp	r3, #1
 8003c10:	d009      	beq.n	8003c26 <OV5640_Init+0x46>
         (PixelFormat != OV5640_RGB888) && (PixelFormat != OV5640_Y8) &&
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2b07      	cmp	r3, #7
 8003c16:	d006      	beq.n	8003c26 <OV5640_Init+0x46>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2b08      	cmp	r3, #8
 8003c1c:	d003      	beq.n	8003c26 <OV5640_Init+0x46>
         (PixelFormat != OV5640_JPEG)))
    {
      ret = OV5640_ERROR;
 8003c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8003c22:	61bb      	str	r3, [r7, #24]
 8003c24:	e04f      	b.n	8003cc6 <OV5640_Init+0xe6>
    }
    else
    {
      /* Set common parameters for all resolutions */
      for (index = 0; index < (sizeof(OV5640_Common) / 4U) ; index++)
 8003c26:	2300      	movs	r3, #0
 8003c28:	61fb      	str	r3, [r7, #28]
 8003c2a:	e01f      	b.n	8003c6c <OV5640_Init+0x8c>
      {
        if (ret != OV5640_ERROR)
 8003c2c:	69bb      	ldr	r3, [r7, #24]
 8003c2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c32:	d018      	beq.n	8003c66 <OV5640_Init+0x86>
        {
          tmp = (uint8_t)OV5640_Common[index][1];
 8003c34:	4a26      	ldr	r2, [pc, #152]	; (8003cd0 <OV5640_Init+0xf0>)
 8003c36:	69fb      	ldr	r3, [r7, #28]
 8003c38:	009b      	lsls	r3, r3, #2
 8003c3a:	4413      	add	r3, r2
 8003c3c:	885b      	ldrh	r3, [r3, #2]
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	75fb      	strb	r3, [r7, #23]

          if (ov5640_write_reg(&pObj->Ctx, OV5640_Common[index][0], &tmp, 1) != OV5640_OK)
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	f103 0018 	add.w	r0, r3, #24
 8003c48:	4a21      	ldr	r2, [pc, #132]	; (8003cd0 <OV5640_Init+0xf0>)
 8003c4a:	69fb      	ldr	r3, [r7, #28]
 8003c4c:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003c50:	f107 0217 	add.w	r2, r7, #23
 8003c54:	2301      	movs	r3, #1
 8003c56:	f001 fc0b 	bl	8005470 <ov5640_write_reg>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d002      	beq.n	8003c66 <OV5640_Init+0x86>
          {
            ret = OV5640_ERROR;
 8003c60:	f04f 33ff 	mov.w	r3, #4294967295
 8003c64:	61bb      	str	r3, [r7, #24]
      for (index = 0; index < (sizeof(OV5640_Common) / 4U) ; index++)
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	3301      	adds	r3, #1
 8003c6a:	61fb      	str	r3, [r7, #28]
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	2bfd      	cmp	r3, #253	; 0xfd
 8003c70:	d9dc      	bls.n	8003c2c <OV5640_Init+0x4c>
          }
        }
      }

      if (ret == OV5640_OK)
 8003c72:	69bb      	ldr	r3, [r7, #24]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d126      	bne.n	8003cc6 <OV5640_Init+0xe6>
      {
        /* Set specific parameters for each resolution */
        if (OV5640_SetResolution(pObj, Resolution) != OV5640_OK)
 8003c78:	68b9      	ldr	r1, [r7, #8]
 8003c7a:	68f8      	ldr	r0, [r7, #12]
 8003c7c:	f000 f9e0 	bl	8004040 <OV5640_SetResolution>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d003      	beq.n	8003c8e <OV5640_Init+0xae>
        {
          ret = OV5640_ERROR;
 8003c86:	f04f 33ff 	mov.w	r3, #4294967295
 8003c8a:	61bb      	str	r3, [r7, #24]
 8003c8c:	e01b      	b.n	8003cc6 <OV5640_Init+0xe6>
        }/* Set specific parameters for each pixel format */
        else if (OV5640_SetPixelFormat(pObj, PixelFormat) != OV5640_OK)
 8003c8e:	6879      	ldr	r1, [r7, #4]
 8003c90:	68f8      	ldr	r0, [r7, #12]
 8003c92:	f000 f833 	bl	8003cfc <OV5640_SetPixelFormat>
 8003c96:	4603      	mov	r3, r0
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d003      	beq.n	8003ca4 <OV5640_Init+0xc4>
        {
          ret = OV5640_ERROR;
 8003c9c:	f04f 33ff 	mov.w	r3, #4294967295
 8003ca0:	61bb      	str	r3, [r7, #24]
 8003ca2:	e010      	b.n	8003cc6 <OV5640_Init+0xe6>
        }/* Set PixelClock, Href and VSync Polarity */
        else if (OV5640_SetPolarities(pObj, OV5640_POLARITY_PCLK_HIGH, OV5640_POLARITY_HREF_HIGH,
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	2101      	movs	r1, #1
 8003caa:	68f8      	ldr	r0, [r7, #12]
 8003cac:	f000 fb64 	bl	8004378 <OV5640_SetPolarities>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d003      	beq.n	8003cbe <OV5640_Init+0xde>
                                      OV5640_POLARITY_VSYNC_HIGH) != OV5640_OK)
        {
          ret = OV5640_ERROR;
 8003cb6:	f04f 33ff 	mov.w	r3, #4294967295
 8003cba:	61bb      	str	r3, [r7, #24]
 8003cbc:	e003      	b.n	8003cc6 <OV5640_Init+0xe6>
        }
        else
        {
          pObj->IsInitialized = 1U;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2201      	movs	r2, #1
 8003cc2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }
      }
    }
  }

  return ret;
 8003cc6:	69bb      	ldr	r3, [r7, #24]
}
 8003cc8:	4618      	mov	r0, r3
 8003cca:	3720      	adds	r7, #32
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	bd80      	pop	{r7, pc}
 8003cd0:	0801ef68 	.word	0x0801ef68

08003cd4 <OV5640_DeInit>:
  * @brief  De-initializes the camera sensor.
  * @param  pObj  pointer to component object
  * @retval Component status
  */
int32_t OV5640_DeInit(OV5640_Object_t *pObj)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  if (pObj->IsInitialized == 1U)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d103      	bne.n	8003cee <OV5640_DeInit+0x1a>
  {
    /* De-initialize camera sensor interface */
    pObj->IsInitialized = 0U;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return OV5640_OK;
 8003cee:	2300      	movs	r3, #0
}
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	370c      	adds	r7, #12
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr

08003cfc <OV5640_SetPixelFormat>:
  * @param  pObj  pointer to component object
  * @param  PixelFormat pixel format to be configured
  * @retval Component status
  */
int32_t OV5640_SetPixelFormat(OV5640_Object_t *pObj, uint32_t PixelFormat)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b086      	sub	sp, #24
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	6039      	str	r1, [r7, #0]
  int32_t ret = OV5640_OK;
 8003d06:	2300      	movs	r3, #0
 8003d08:	617b      	str	r3, [r7, #20]
    {OV5640_FORMAT_CTRL00, 0x30},
    {OV5640_FORMAT_MUX_CTRL, 0x00},
  };

  /* Check if PixelFormat is supported */
  if ((PixelFormat != OV5640_RGB565) && (PixelFormat != OV5640_YUV422) &&
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d00f      	beq.n	8003d30 <OV5640_SetPixelFormat+0x34>
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	2b02      	cmp	r3, #2
 8003d14:	d00c      	beq.n	8003d30 <OV5640_SetPixelFormat+0x34>
 8003d16:	683b      	ldr	r3, [r7, #0]
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d009      	beq.n	8003d30 <OV5640_SetPixelFormat+0x34>
      (PixelFormat != OV5640_RGB888) && (PixelFormat != OV5640_Y8) &&
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	2b07      	cmp	r3, #7
 8003d20:	d006      	beq.n	8003d30 <OV5640_SetPixelFormat+0x34>
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	2b08      	cmp	r3, #8
 8003d26:	d003      	beq.n	8003d30 <OV5640_SetPixelFormat+0x34>
      (PixelFormat != OV5640_JPEG))
  {
    /* Pixel format not supported */
    ret = OV5640_ERROR;
 8003d28:	f04f 33ff 	mov.w	r3, #4294967295
 8003d2c:	617b      	str	r3, [r7, #20]
 8003d2e:	e16a      	b.n	8004006 <OV5640_SetPixelFormat+0x30a>
  }
  else
  {
    /* Set specific parameters for each PixelFormat */
    switch (PixelFormat)
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	3b01      	subs	r3, #1
 8003d34:	2b07      	cmp	r3, #7
 8003d36:	f200 80c3 	bhi.w	8003ec0 <OV5640_SetPixelFormat+0x1c4>
 8003d3a:	a201      	add	r2, pc, #4	; (adr r2, 8003d40 <OV5640_SetPixelFormat+0x44>)
 8003d3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d40:	08003db9 	.word	0x08003db9
 8003d44:	08003d61 	.word	0x08003d61
 8003d48:	08003ec1 	.word	0x08003ec1
 8003d4c:	08003ec1 	.word	0x08003ec1
 8003d50:	08003ec1 	.word	0x08003ec1
 8003d54:	08003ec1 	.word	0x08003ec1
 8003d58:	08003e11 	.word	0x08003e11
 8003d5c:	08003e69 	.word	0x08003e69
    {
      case OV5640_YUV422:
        for (index = 0; index < (sizeof(OV5640_PF_YUV422) / 4U); index++)
 8003d60:	2300      	movs	r3, #0
 8003d62:	613b      	str	r3, [r7, #16]
 8003d64:	e024      	b.n	8003db0 <OV5640_SetPixelFormat+0xb4>
        {
          if (ret != OV5640_ERROR)
 8003d66:	697b      	ldr	r3, [r7, #20]
 8003d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d6c:	d01d      	beq.n	8003daa <OV5640_SetPixelFormat+0xae>
          {
            tmp = (uint8_t)OV5640_PF_YUV422[index][1];
 8003d6e:	4aa8      	ldr	r2, [pc, #672]	; (8004010 <OV5640_SetPixelFormat+0x314>)
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	4413      	add	r3, r2
 8003d76:	885b      	ldrh	r3, [r3, #2]
 8003d78:	b2db      	uxtb	r3, r3
 8003d7a:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_YUV422[index][0], &tmp, 1) != OV5640_OK)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	f103 0018 	add.w	r0, r3, #24
 8003d82:	4aa3      	ldr	r2, [pc, #652]	; (8004010 <OV5640_SetPixelFormat+0x314>)
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003d8a:	f107 020f 	add.w	r2, r7, #15
 8003d8e:	2301      	movs	r3, #1
 8003d90:	f001 fb6e 	bl	8005470 <ov5640_write_reg>
 8003d94:	4603      	mov	r3, r0
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d003      	beq.n	8003da2 <OV5640_SetPixelFormat+0xa6>
            {
              ret = OV5640_ERROR;
 8003d9a:	f04f 33ff 	mov.w	r3, #4294967295
 8003d9e:	617b      	str	r3, [r7, #20]
 8003da0:	e003      	b.n	8003daa <OV5640_SetPixelFormat+0xae>
            }
            else
            {
              (void)OV5640_Delay(pObj, 1);
 8003da2:	2101      	movs	r1, #1
 8003da4:	6878      	ldr	r0, [r7, #4]
 8003da6:	f001 fb00 	bl	80053aa <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_YUV422) / 4U); index++)
 8003daa:	693b      	ldr	r3, [r7, #16]
 8003dac:	3301      	adds	r3, #1
 8003dae:	613b      	str	r3, [r7, #16]
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d9d7      	bls.n	8003d66 <OV5640_SetPixelFormat+0x6a>
            }
          }
        }
        break;
 8003db6:	e0af      	b.n	8003f18 <OV5640_SetPixelFormat+0x21c>

      case OV5640_RGB888:
        for (index = 0; index < (sizeof(OV5640_PF_RGB888) / 4U); index++)
 8003db8:	2300      	movs	r3, #0
 8003dba:	613b      	str	r3, [r7, #16]
 8003dbc:	e024      	b.n	8003e08 <OV5640_SetPixelFormat+0x10c>
        {
          if (ret != OV5640_ERROR)
 8003dbe:	697b      	ldr	r3, [r7, #20]
 8003dc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dc4:	d01d      	beq.n	8003e02 <OV5640_SetPixelFormat+0x106>
          {
            tmp = (uint8_t)OV5640_PF_RGB888[index][1];
 8003dc6:	4a93      	ldr	r2, [pc, #588]	; (8004014 <OV5640_SetPixelFormat+0x318>)
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	009b      	lsls	r3, r3, #2
 8003dcc:	4413      	add	r3, r2
 8003dce:	885b      	ldrh	r3, [r3, #2]
 8003dd0:	b2db      	uxtb	r3, r3
 8003dd2:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_RGB888[index][0], &tmp, 1) != OV5640_OK)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f103 0018 	add.w	r0, r3, #24
 8003dda:	4a8e      	ldr	r2, [pc, #568]	; (8004014 <OV5640_SetPixelFormat+0x318>)
 8003ddc:	693b      	ldr	r3, [r7, #16]
 8003dde:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003de2:	f107 020f 	add.w	r2, r7, #15
 8003de6:	2301      	movs	r3, #1
 8003de8:	f001 fb42 	bl	8005470 <ov5640_write_reg>
 8003dec:	4603      	mov	r3, r0
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d003      	beq.n	8003dfa <OV5640_SetPixelFormat+0xfe>
            {
              ret = OV5640_ERROR;
 8003df2:	f04f 33ff 	mov.w	r3, #4294967295
 8003df6:	617b      	str	r3, [r7, #20]
 8003df8:	e003      	b.n	8003e02 <OV5640_SetPixelFormat+0x106>
            }
            else
            {
              (void)OV5640_Delay(pObj, 1);
 8003dfa:	2101      	movs	r1, #1
 8003dfc:	6878      	ldr	r0, [r7, #4]
 8003dfe:	f001 fad4 	bl	80053aa <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_RGB888) / 4U); index++)
 8003e02:	693b      	ldr	r3, [r7, #16]
 8003e04:	3301      	adds	r3, #1
 8003e06:	613b      	str	r3, [r7, #16]
 8003e08:	693b      	ldr	r3, [r7, #16]
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d9d7      	bls.n	8003dbe <OV5640_SetPixelFormat+0xc2>
            }
          }
        }
        break;
 8003e0e:	e083      	b.n	8003f18 <OV5640_SetPixelFormat+0x21c>

      case OV5640_Y8:
        for (index = 0; index < (sizeof(OV5640_PF_Y8) / 4U); index++)
 8003e10:	2300      	movs	r3, #0
 8003e12:	613b      	str	r3, [r7, #16]
 8003e14:	e024      	b.n	8003e60 <OV5640_SetPixelFormat+0x164>
        {
          if (ret != OV5640_ERROR)
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e1c:	d01d      	beq.n	8003e5a <OV5640_SetPixelFormat+0x15e>
          {
            tmp = (uint8_t)OV5640_PF_Y8[index][1];
 8003e1e:	4a7e      	ldr	r2, [pc, #504]	; (8004018 <OV5640_SetPixelFormat+0x31c>)
 8003e20:	693b      	ldr	r3, [r7, #16]
 8003e22:	009b      	lsls	r3, r3, #2
 8003e24:	4413      	add	r3, r2
 8003e26:	885b      	ldrh	r3, [r3, #2]
 8003e28:	b2db      	uxtb	r3, r3
 8003e2a:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_Y8[index][0], &tmp, 1) != OV5640_OK)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	f103 0018 	add.w	r0, r3, #24
 8003e32:	4a79      	ldr	r2, [pc, #484]	; (8004018 <OV5640_SetPixelFormat+0x31c>)
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003e3a:	f107 020f 	add.w	r2, r7, #15
 8003e3e:	2301      	movs	r3, #1
 8003e40:	f001 fb16 	bl	8005470 <ov5640_write_reg>
 8003e44:	4603      	mov	r3, r0
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d003      	beq.n	8003e52 <OV5640_SetPixelFormat+0x156>
            {
              ret = OV5640_ERROR;
 8003e4a:	f04f 33ff 	mov.w	r3, #4294967295
 8003e4e:	617b      	str	r3, [r7, #20]
 8003e50:	e003      	b.n	8003e5a <OV5640_SetPixelFormat+0x15e>
            }
            else
            {
              (void)OV5640_Delay(pObj, 1);
 8003e52:	2101      	movs	r1, #1
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f001 faa8 	bl	80053aa <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_Y8) / 4U); index++)
 8003e5a:	693b      	ldr	r3, [r7, #16]
 8003e5c:	3301      	adds	r3, #1
 8003e5e:	613b      	str	r3, [r7, #16]
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d9d7      	bls.n	8003e16 <OV5640_SetPixelFormat+0x11a>
            }
          }
        }
        break;
 8003e66:	e057      	b.n	8003f18 <OV5640_SetPixelFormat+0x21c>

      case OV5640_JPEG:
        for (index = 0; index < (sizeof(OV5640_PF_JPEG) / 4U); index++)
 8003e68:	2300      	movs	r3, #0
 8003e6a:	613b      	str	r3, [r7, #16]
 8003e6c:	e024      	b.n	8003eb8 <OV5640_SetPixelFormat+0x1bc>
        {
          if (ret != OV5640_ERROR)
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e74:	d01d      	beq.n	8003eb2 <OV5640_SetPixelFormat+0x1b6>
          {
            tmp = (uint8_t)OV5640_PF_JPEG[index][1];
 8003e76:	4a69      	ldr	r2, [pc, #420]	; (800401c <OV5640_SetPixelFormat+0x320>)
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	009b      	lsls	r3, r3, #2
 8003e7c:	4413      	add	r3, r2
 8003e7e:	885b      	ldrh	r3, [r3, #2]
 8003e80:	b2db      	uxtb	r3, r3
 8003e82:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_JPEG[index][0], &tmp, 1) != OV5640_OK)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	f103 0018 	add.w	r0, r3, #24
 8003e8a:	4a64      	ldr	r2, [pc, #400]	; (800401c <OV5640_SetPixelFormat+0x320>)
 8003e8c:	693b      	ldr	r3, [r7, #16]
 8003e8e:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003e92:	f107 020f 	add.w	r2, r7, #15
 8003e96:	2301      	movs	r3, #1
 8003e98:	f001 faea 	bl	8005470 <ov5640_write_reg>
 8003e9c:	4603      	mov	r3, r0
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d003      	beq.n	8003eaa <OV5640_SetPixelFormat+0x1ae>
            {
              ret = OV5640_ERROR;
 8003ea2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ea6:	617b      	str	r3, [r7, #20]
 8003ea8:	e003      	b.n	8003eb2 <OV5640_SetPixelFormat+0x1b6>
            }
            else
            {
              (void)OV5640_Delay(pObj, 1);
 8003eaa:	2101      	movs	r1, #1
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f001 fa7c 	bl	80053aa <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_JPEG) / 4U); index++)
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	613b      	str	r3, [r7, #16]
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	2b01      	cmp	r3, #1
 8003ebc:	d9d7      	bls.n	8003e6e <OV5640_SetPixelFormat+0x172>
            }
          }
        }
        break;
 8003ebe:	e02b      	b.n	8003f18 <OV5640_SetPixelFormat+0x21c>

      case OV5640_RGB565:
      default:
        for (index = 0; index < (sizeof(OV5640_PF_RGB565) / 4U); index++)
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	613b      	str	r3, [r7, #16]
 8003ec4:	e024      	b.n	8003f10 <OV5640_SetPixelFormat+0x214>
        {
          if (ret != OV5640_ERROR)
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ecc:	d01d      	beq.n	8003f0a <OV5640_SetPixelFormat+0x20e>
          {
            tmp = (uint8_t)OV5640_PF_RGB565[index][1];
 8003ece:	4a54      	ldr	r2, [pc, #336]	; (8004020 <OV5640_SetPixelFormat+0x324>)
 8003ed0:	693b      	ldr	r3, [r7, #16]
 8003ed2:	009b      	lsls	r3, r3, #2
 8003ed4:	4413      	add	r3, r2
 8003ed6:	885b      	ldrh	r3, [r3, #2]
 8003ed8:	b2db      	uxtb	r3, r3
 8003eda:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_PF_RGB565[index][0], &tmp, 1) != OV5640_OK)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f103 0018 	add.w	r0, r3, #24
 8003ee2:	4a4f      	ldr	r2, [pc, #316]	; (8004020 <OV5640_SetPixelFormat+0x324>)
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8003eea:	f107 020f 	add.w	r2, r7, #15
 8003eee:	2301      	movs	r3, #1
 8003ef0:	f001 fabe 	bl	8005470 <ov5640_write_reg>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d003      	beq.n	8003f02 <OV5640_SetPixelFormat+0x206>
            {
              ret = OV5640_ERROR;
 8003efa:	f04f 33ff 	mov.w	r3, #4294967295
 8003efe:	617b      	str	r3, [r7, #20]
 8003f00:	e003      	b.n	8003f0a <OV5640_SetPixelFormat+0x20e>
            }
            else
            {
              (void)OV5640_Delay(pObj, 1);
 8003f02:	2101      	movs	r1, #1
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f001 fa50 	bl	80053aa <OV5640_Delay>
        for (index = 0; index < (sizeof(OV5640_PF_RGB565) / 4U); index++)
 8003f0a:	693b      	ldr	r3, [r7, #16]
 8003f0c:	3301      	adds	r3, #1
 8003f0e:	613b      	str	r3, [r7, #16]
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	2b01      	cmp	r3, #1
 8003f14:	d9d7      	bls.n	8003ec6 <OV5640_SetPixelFormat+0x1ca>
            }
          }
        }
        break;
 8003f16:	bf00      	nop

    }

    if (PixelFormat == OV5640_JPEG)
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	2b08      	cmp	r3, #8
 8003f1c:	d173      	bne.n	8004006 <OV5640_SetPixelFormat+0x30a>
    {
      if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp, 1) != OV5640_OK)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f103 0018 	add.w	r0, r3, #24
 8003f24:	f107 020f 	add.w	r2, r7, #15
 8003f28:	2301      	movs	r3, #1
 8003f2a:	f643 0121 	movw	r1, #14369	; 0x3821
 8003f2e:	f001 fa88 	bl	8005442 <ov5640_read_reg>
 8003f32:	4603      	mov	r3, r0
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d003      	beq.n	8003f40 <OV5640_SetPixelFormat+0x244>
      {
        ret = OV5640_ERROR;
 8003f38:	f04f 33ff 	mov.w	r3, #4294967295
 8003f3c:	617b      	str	r3, [r7, #20]
 8003f3e:	e062      	b.n	8004006 <OV5640_SetPixelFormat+0x30a>
      }
      else
      {
        tmp |= (1 << 5);
 8003f40:	7bfb      	ldrb	r3, [r7, #15]
 8003f42:	f043 0320 	orr.w	r3, r3, #32
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	73fb      	strb	r3, [r7, #15]
        if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp, 1) != OV5640_OK)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	f103 0018 	add.w	r0, r3, #24
 8003f50:	f107 020f 	add.w	r2, r7, #15
 8003f54:	2301      	movs	r3, #1
 8003f56:	f643 0121 	movw	r1, #14369	; 0x3821
 8003f5a:	f001 fa89 	bl	8005470 <ov5640_write_reg>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d003      	beq.n	8003f6c <OV5640_SetPixelFormat+0x270>
        {
          ret = OV5640_ERROR;
 8003f64:	f04f 33ff 	mov.w	r3, #4294967295
 8003f68:	617b      	str	r3, [r7, #20]
 8003f6a:	e04c      	b.n	8004006 <OV5640_SetPixelFormat+0x30a>
        }
        else
        {
          if (ov5640_read_reg(&pObj->Ctx, OV5640_SYSREM_RESET02, &tmp, 1) != OV5640_OK)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	f103 0018 	add.w	r0, r3, #24
 8003f72:	f107 020f 	add.w	r2, r7, #15
 8003f76:	2301      	movs	r3, #1
 8003f78:	f243 0102 	movw	r1, #12290	; 0x3002
 8003f7c:	f001 fa61 	bl	8005442 <ov5640_read_reg>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d003      	beq.n	8003f8e <OV5640_SetPixelFormat+0x292>
          {
            ret = OV5640_ERROR;
 8003f86:	f04f 33ff 	mov.w	r3, #4294967295
 8003f8a:	617b      	str	r3, [r7, #20]
 8003f8c:	e03b      	b.n	8004006 <OV5640_SetPixelFormat+0x30a>
          }
          else
          {
            tmp &= ~((1 << 4) | (1 << 3) | (1 << 2));
 8003f8e:	7bfb      	ldrb	r3, [r7, #15]
 8003f90:	f023 031c 	bic.w	r3, r3, #28
 8003f94:	b2db      	uxtb	r3, r3
 8003f96:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_SYSREM_RESET02, &tmp, 1) != OV5640_OK)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	f103 0018 	add.w	r0, r3, #24
 8003f9e:	f107 020f 	add.w	r2, r7, #15
 8003fa2:	2301      	movs	r3, #1
 8003fa4:	f243 0102 	movw	r1, #12290	; 0x3002
 8003fa8:	f001 fa62 	bl	8005470 <ov5640_write_reg>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d003      	beq.n	8003fba <OV5640_SetPixelFormat+0x2be>
            {
              ret = OV5640_ERROR;
 8003fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8003fb6:	617b      	str	r3, [r7, #20]
 8003fb8:	e025      	b.n	8004006 <OV5640_SetPixelFormat+0x30a>
            }
            else
            {
              if (ov5640_read_reg(&pObj->Ctx, OV5640_CLOCK_ENABLE02, &tmp, 1) != OV5640_OK)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	f103 0018 	add.w	r0, r3, #24
 8003fc0:	f107 020f 	add.w	r2, r7, #15
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	f243 0106 	movw	r1, #12294	; 0x3006
 8003fca:	f001 fa3a 	bl	8005442 <ov5640_read_reg>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d003      	beq.n	8003fdc <OV5640_SetPixelFormat+0x2e0>
              {
                ret = OV5640_ERROR;
 8003fd4:	f04f 33ff 	mov.w	r3, #4294967295
 8003fd8:	617b      	str	r3, [r7, #20]
 8003fda:	e014      	b.n	8004006 <OV5640_SetPixelFormat+0x30a>
              }
              else
              {
                tmp |= ((1 << 5) | (1 << 3));
 8003fdc:	7bfb      	ldrb	r3, [r7, #15]
 8003fde:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 8003fe2:	b2db      	uxtb	r3, r3
 8003fe4:	73fb      	strb	r3, [r7, #15]
                if (ov5640_write_reg(&pObj->Ctx, OV5640_CLOCK_ENABLE02, &tmp, 1) != OV5640_OK)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	f103 0018 	add.w	r0, r3, #24
 8003fec:	f107 020f 	add.w	r2, r7, #15
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	f243 0106 	movw	r1, #12294	; 0x3006
 8003ff6:	f001 fa3b 	bl	8005470 <ov5640_write_reg>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d002      	beq.n	8004006 <OV5640_SetPixelFormat+0x30a>
                {
                  ret = OV5640_ERROR;
 8004000:	f04f 33ff 	mov.w	r3, #4294967295
 8004004:	617b      	str	r3, [r7, #20]
          }
        }
      }
    }
  }
  return ret;
 8004006:	697b      	ldr	r3, [r7, #20]
}
 8004008:	4618      	mov	r0, r3
 800400a:	3718      	adds	r7, #24
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}
 8004010:	0801f360 	.word	0x0801f360
 8004014:	0801f368 	.word	0x0801f368
 8004018:	0801f370 	.word	0x0801f370
 800401c:	0801f378 	.word	0x0801f378
 8004020:	0801f380 	.word	0x0801f380

08004024 <OV5640_GetPixelFormat>:
  * @param  pObj  pointer to component object
  * @param  PixelFormat pixel format to be configured
  * @retval Component status
  */
int32_t OV5640_GetPixelFormat(OV5640_Object_t *pObj, uint32_t *PixelFormat)
{
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]
  (void)(pObj);
  (void)(PixelFormat);

  return OV5640_ERROR;
 800402e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004032:	4618      	mov	r0, r3
 8004034:	370c      	adds	r7, #12
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr
	...

08004040 <OV5640_SetResolution>:
  * @param  pObj  pointer to component object
  * @param  Resolution  Camera resolution
  * @retval Component status
  */
int32_t OV5640_SetResolution(OV5640_Object_t *pObj, uint32_t Resolution)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b086      	sub	sp, #24
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
  int32_t ret = OV5640_OK;
 800404a:	2300      	movs	r3, #0
 800404c:	617b      	str	r3, [r7, #20]
    {OV5640_TIMING_DVPVO_HIGH, 0x00},
    {OV5640_TIMING_DVPVO_LOW, 0x78},
  };

  /* Check if resolution is supported */
  if (Resolution > OV5640_R800x480)
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	2b04      	cmp	r3, #4
 8004052:	d903      	bls.n	800405c <OV5640_SetResolution+0x1c>
  {
    ret = OV5640_ERROR;
 8004054:	f04f 33ff 	mov.w	r3, #4294967295
 8004058:	617b      	str	r3, [r7, #20]
 800405a:	e0d8      	b.n	800420e <OV5640_SetResolution+0x1ce>
  }
  else
  {
    /* Initialize OV5640 */
    switch (Resolution)
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	2b04      	cmp	r3, #4
 8004060:	f200 80d1 	bhi.w	8004206 <OV5640_SetResolution+0x1c6>
 8004064:	a201      	add	r2, pc, #4	; (adr r2, 800406c <OV5640_SetResolution+0x2c>)
 8004066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800406a:	bf00      	nop
 800406c:	08004081 	.word	0x08004081
 8004070:	080040cf 	.word	0x080040cf
 8004074:	0800411d 	.word	0x0800411d
 8004078:	0800416b 	.word	0x0800416b
 800407c:	080041b9 	.word	0x080041b9
    {
      case OV5640_R160x120:
        for (index = 0; index < (sizeof(OV5640_QQVGA) / 4U); index++)
 8004080:	2300      	movs	r3, #0
 8004082:	613b      	str	r3, [r7, #16]
 8004084:	e01f      	b.n	80040c6 <OV5640_SetResolution+0x86>
        {
          if (ret != OV5640_ERROR)
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800408c:	d018      	beq.n	80040c0 <OV5640_SetResolution+0x80>
          {
            tmp = (uint8_t)OV5640_QQVGA[index][1];
 800408e:	4a62      	ldr	r2, [pc, #392]	; (8004218 <OV5640_SetResolution+0x1d8>)
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	4413      	add	r3, r2
 8004096:	885b      	ldrh	r3, [r3, #2]
 8004098:	b2db      	uxtb	r3, r3
 800409a:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_QQVGA[index][0], &tmp, 1) != OV5640_OK)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	f103 0018 	add.w	r0, r3, #24
 80040a2:	4a5d      	ldr	r2, [pc, #372]	; (8004218 <OV5640_SetResolution+0x1d8>)
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80040aa:	f107 020f 	add.w	r2, r7, #15
 80040ae:	2301      	movs	r3, #1
 80040b0:	f001 f9de 	bl	8005470 <ov5640_write_reg>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d002      	beq.n	80040c0 <OV5640_SetResolution+0x80>
            {
              ret = OV5640_ERROR;
 80040ba:	f04f 33ff 	mov.w	r3, #4294967295
 80040be:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_QQVGA) / 4U); index++)
 80040c0:	693b      	ldr	r3, [r7, #16]
 80040c2:	3301      	adds	r3, #1
 80040c4:	613b      	str	r3, [r7, #16]
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	2b03      	cmp	r3, #3
 80040ca:	d9dc      	bls.n	8004086 <OV5640_SetResolution+0x46>
            }
          }
        }
        break;
 80040cc:	e09f      	b.n	800420e <OV5640_SetResolution+0x1ce>
      case OV5640_R320x240:
        for (index = 0; index < (sizeof(OV5640_QVGA) / 4U); index++)
 80040ce:	2300      	movs	r3, #0
 80040d0:	613b      	str	r3, [r7, #16]
 80040d2:	e01f      	b.n	8004114 <OV5640_SetResolution+0xd4>
        {
          if (ret != OV5640_ERROR)
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040da:	d018      	beq.n	800410e <OV5640_SetResolution+0xce>
          {
            tmp = (uint8_t)OV5640_QVGA[index][1];
 80040dc:	4a4f      	ldr	r2, [pc, #316]	; (800421c <OV5640_SetResolution+0x1dc>)
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	4413      	add	r3, r2
 80040e4:	885b      	ldrh	r3, [r3, #2]
 80040e6:	b2db      	uxtb	r3, r3
 80040e8:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_QVGA[index][0], &tmp, 1) != OV5640_OK)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	f103 0018 	add.w	r0, r3, #24
 80040f0:	4a4a      	ldr	r2, [pc, #296]	; (800421c <OV5640_SetResolution+0x1dc>)
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80040f8:	f107 020f 	add.w	r2, r7, #15
 80040fc:	2301      	movs	r3, #1
 80040fe:	f001 f9b7 	bl	8005470 <ov5640_write_reg>
 8004102:	4603      	mov	r3, r0
 8004104:	2b00      	cmp	r3, #0
 8004106:	d002      	beq.n	800410e <OV5640_SetResolution+0xce>
            {
              ret = OV5640_ERROR;
 8004108:	f04f 33ff 	mov.w	r3, #4294967295
 800410c:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_QVGA) / 4U); index++)
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	3301      	adds	r3, #1
 8004112:	613b      	str	r3, [r7, #16]
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	2b03      	cmp	r3, #3
 8004118:	d9dc      	bls.n	80040d4 <OV5640_SetResolution+0x94>
            }
          }
        }
        break;
 800411a:	e078      	b.n	800420e <OV5640_SetResolution+0x1ce>
      case OV5640_R480x272:
        for (index = 0; index < (sizeof(OV5640_480x272) / 4U); index++)
 800411c:	2300      	movs	r3, #0
 800411e:	613b      	str	r3, [r7, #16]
 8004120:	e01f      	b.n	8004162 <OV5640_SetResolution+0x122>
        {
          if (ret != OV5640_ERROR)
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004128:	d018      	beq.n	800415c <OV5640_SetResolution+0x11c>
          {
            tmp = (uint8_t)OV5640_480x272[index][1];
 800412a:	4a3d      	ldr	r2, [pc, #244]	; (8004220 <OV5640_SetResolution+0x1e0>)
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	009b      	lsls	r3, r3, #2
 8004130:	4413      	add	r3, r2
 8004132:	885b      	ldrh	r3, [r3, #2]
 8004134:	b2db      	uxtb	r3, r3
 8004136:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_480x272[index][0], &tmp, 1) != OV5640_OK)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f103 0018 	add.w	r0, r3, #24
 800413e:	4a38      	ldr	r2, [pc, #224]	; (8004220 <OV5640_SetResolution+0x1e0>)
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8004146:	f107 020f 	add.w	r2, r7, #15
 800414a:	2301      	movs	r3, #1
 800414c:	f001 f990 	bl	8005470 <ov5640_write_reg>
 8004150:	4603      	mov	r3, r0
 8004152:	2b00      	cmp	r3, #0
 8004154:	d002      	beq.n	800415c <OV5640_SetResolution+0x11c>
            {
              ret = OV5640_ERROR;
 8004156:	f04f 33ff 	mov.w	r3, #4294967295
 800415a:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_480x272) / 4U); index++)
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	3301      	adds	r3, #1
 8004160:	613b      	str	r3, [r7, #16]
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	2b03      	cmp	r3, #3
 8004166:	d9dc      	bls.n	8004122 <OV5640_SetResolution+0xe2>
            }
          }
        }
        break;
 8004168:	e051      	b.n	800420e <OV5640_SetResolution+0x1ce>
      case OV5640_R640x480:
        for (index = 0; index < (sizeof(OV5640_VGA) / 4U); index++)
 800416a:	2300      	movs	r3, #0
 800416c:	613b      	str	r3, [r7, #16]
 800416e:	e01f      	b.n	80041b0 <OV5640_SetResolution+0x170>
        {
          if (ret != OV5640_ERROR)
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004176:	d018      	beq.n	80041aa <OV5640_SetResolution+0x16a>
          {
            tmp = (uint8_t)OV5640_VGA[index][1];
 8004178:	4a2a      	ldr	r2, [pc, #168]	; (8004224 <OV5640_SetResolution+0x1e4>)
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	4413      	add	r3, r2
 8004180:	885b      	ldrh	r3, [r3, #2]
 8004182:	b2db      	uxtb	r3, r3
 8004184:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_VGA[index][0], &tmp, 1) != OV5640_OK)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	f103 0018 	add.w	r0, r3, #24
 800418c:	4a25      	ldr	r2, [pc, #148]	; (8004224 <OV5640_SetResolution+0x1e4>)
 800418e:	693b      	ldr	r3, [r7, #16]
 8004190:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8004194:	f107 020f 	add.w	r2, r7, #15
 8004198:	2301      	movs	r3, #1
 800419a:	f001 f969 	bl	8005470 <ov5640_write_reg>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d002      	beq.n	80041aa <OV5640_SetResolution+0x16a>
            {
              ret = OV5640_ERROR;
 80041a4:	f04f 33ff 	mov.w	r3, #4294967295
 80041a8:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_VGA) / 4U); index++)
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	3301      	adds	r3, #1
 80041ae:	613b      	str	r3, [r7, #16]
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	2b03      	cmp	r3, #3
 80041b4:	d9dc      	bls.n	8004170 <OV5640_SetResolution+0x130>
            }
          }
        }
        break;
 80041b6:	e02a      	b.n	800420e <OV5640_SetResolution+0x1ce>
      case OV5640_R800x480:
        for (index = 0; index < (sizeof(OV5640_WVGA) / 4U); index++)
 80041b8:	2300      	movs	r3, #0
 80041ba:	613b      	str	r3, [r7, #16]
 80041bc:	e01f      	b.n	80041fe <OV5640_SetResolution+0x1be>
        {
          if (ret != OV5640_ERROR)
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041c4:	d018      	beq.n	80041f8 <OV5640_SetResolution+0x1b8>
          {
            tmp = (uint8_t)OV5640_WVGA[index][1];
 80041c6:	4a18      	ldr	r2, [pc, #96]	; (8004228 <OV5640_SetResolution+0x1e8>)
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	009b      	lsls	r3, r3, #2
 80041cc:	4413      	add	r3, r2
 80041ce:	885b      	ldrh	r3, [r3, #2]
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_WVGA[index][0], &tmp, 1) != OV5640_OK)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f103 0018 	add.w	r0, r3, #24
 80041da:	4a13      	ldr	r2, [pc, #76]	; (8004228 <OV5640_SetResolution+0x1e8>)
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80041e2:	f107 020f 	add.w	r2, r7, #15
 80041e6:	2301      	movs	r3, #1
 80041e8:	f001 f942 	bl	8005470 <ov5640_write_reg>
 80041ec:	4603      	mov	r3, r0
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d002      	beq.n	80041f8 <OV5640_SetResolution+0x1b8>
            {
              ret = OV5640_ERROR;
 80041f2:	f04f 33ff 	mov.w	r3, #4294967295
 80041f6:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_WVGA) / 4U); index++)
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	3301      	adds	r3, #1
 80041fc:	613b      	str	r3, [r7, #16]
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	2b03      	cmp	r3, #3
 8004202:	d9dc      	bls.n	80041be <OV5640_SetResolution+0x17e>
            }
          }
        }
        break;
 8004204:	e003      	b.n	800420e <OV5640_SetResolution+0x1ce>
      default:
        ret = OV5640_ERROR;
 8004206:	f04f 33ff 	mov.w	r3, #4294967295
 800420a:	617b      	str	r3, [r7, #20]
        break;
 800420c:	bf00      	nop
    }
  }

  return ret;
 800420e:	697b      	ldr	r3, [r7, #20]
}
 8004210:	4618      	mov	r0, r3
 8004212:	3718      	adds	r7, #24
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}
 8004218:	0801f388 	.word	0x0801f388
 800421c:	0801f398 	.word	0x0801f398
 8004220:	0801f3a8 	.word	0x0801f3a8
 8004224:	0801f3b8 	.word	0x0801f3b8
 8004228:	0801f3c8 	.word	0x0801f3c8

0800422c <OV5640_GetResolution>:
  * @param  pObj  pointer to component object
  * @param  Resolution  Camera resolution
  * @retval Component status
  */
int32_t OV5640_GetResolution(OV5640_Object_t *pObj, uint32_t *Resolution)
{
 800422c:	b580      	push	{r7, lr}
 800422e:	b086      	sub	sp, #24
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint16_t x_size;
  uint16_t y_size;
  uint8_t tmp;

  if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_DVPHO_HIGH, &tmp, 1) != OV5640_OK)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f103 0018 	add.w	r0, r3, #24
 800423c:	f107 020f 	add.w	r2, r7, #15
 8004240:	2301      	movs	r3, #1
 8004242:	f643 0108 	movw	r1, #14344	; 0x3808
 8004246:	f001 f8fc 	bl	8005442 <ov5640_read_reg>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d003      	beq.n	8004258 <OV5640_GetResolution+0x2c>
  {
    ret = OV5640_ERROR;
 8004250:	f04f 33ff 	mov.w	r3, #4294967295
 8004254:	617b      	str	r3, [r7, #20]
 8004256:	e08a      	b.n	800436e <OV5640_GetResolution+0x142>
  }
  else
  {
    x_size = (uint16_t)tmp << 8U;
 8004258:	7bfb      	ldrb	r3, [r7, #15]
 800425a:	b29b      	uxth	r3, r3
 800425c:	021b      	lsls	r3, r3, #8
 800425e:	827b      	strh	r3, [r7, #18]

    if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_DVPHO_LOW, &tmp, 1) != OV5640_OK)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	f103 0018 	add.w	r0, r3, #24
 8004266:	f107 020f 	add.w	r2, r7, #15
 800426a:	2301      	movs	r3, #1
 800426c:	f643 0109 	movw	r1, #14345	; 0x3809
 8004270:	f001 f8e7 	bl	8005442 <ov5640_read_reg>
 8004274:	4603      	mov	r3, r0
 8004276:	2b00      	cmp	r3, #0
 8004278:	d003      	beq.n	8004282 <OV5640_GetResolution+0x56>
    {
      ret = OV5640_ERROR;
 800427a:	f04f 33ff 	mov.w	r3, #4294967295
 800427e:	617b      	str	r3, [r7, #20]
 8004280:	e075      	b.n	800436e <OV5640_GetResolution+0x142>
    }
    else
    {
      x_size |= tmp;
 8004282:	7bfb      	ldrb	r3, [r7, #15]
 8004284:	b29a      	uxth	r2, r3
 8004286:	8a7b      	ldrh	r3, [r7, #18]
 8004288:	4313      	orrs	r3, r2
 800428a:	827b      	strh	r3, [r7, #18]

      if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_DVPVO_HIGH, &tmp, 1) != OV5640_OK)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	f103 0018 	add.w	r0, r3, #24
 8004292:	f107 020f 	add.w	r2, r7, #15
 8004296:	2301      	movs	r3, #1
 8004298:	f643 010a 	movw	r1, #14346	; 0x380a
 800429c:	f001 f8d1 	bl	8005442 <ov5640_read_reg>
 80042a0:	4603      	mov	r3, r0
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d003      	beq.n	80042ae <OV5640_GetResolution+0x82>
      {
        ret = OV5640_ERROR;
 80042a6:	f04f 33ff 	mov.w	r3, #4294967295
 80042aa:	617b      	str	r3, [r7, #20]
 80042ac:	e05f      	b.n	800436e <OV5640_GetResolution+0x142>
      }
      else
      {
        y_size = (uint16_t)tmp << 8U;
 80042ae:	7bfb      	ldrb	r3, [r7, #15]
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	021b      	lsls	r3, r3, #8
 80042b4:	823b      	strh	r3, [r7, #16]
        if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_DVPVO_LOW, &tmp, 1) != OV5640_OK)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	f103 0018 	add.w	r0, r3, #24
 80042bc:	f107 020f 	add.w	r2, r7, #15
 80042c0:	2301      	movs	r3, #1
 80042c2:	f643 010b 	movw	r1, #14347	; 0x380b
 80042c6:	f001 f8bc 	bl	8005442 <ov5640_read_reg>
 80042ca:	4603      	mov	r3, r0
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d003      	beq.n	80042d8 <OV5640_GetResolution+0xac>
        {
          ret = OV5640_ERROR;
 80042d0:	f04f 33ff 	mov.w	r3, #4294967295
 80042d4:	617b      	str	r3, [r7, #20]
 80042d6:	e04a      	b.n	800436e <OV5640_GetResolution+0x142>
        }
        else
        {
          y_size |= tmp;
 80042d8:	7bfb      	ldrb	r3, [r7, #15]
 80042da:	b29a      	uxth	r2, r3
 80042dc:	8a3b      	ldrh	r3, [r7, #16]
 80042de:	4313      	orrs	r3, r2
 80042e0:	823b      	strh	r3, [r7, #16]

          if ((x_size == 800U) && (y_size == 480U))
 80042e2:	8a7b      	ldrh	r3, [r7, #18]
 80042e4:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80042e8:	d109      	bne.n	80042fe <OV5640_GetResolution+0xd2>
 80042ea:	8a3b      	ldrh	r3, [r7, #16]
 80042ec:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 80042f0:	d105      	bne.n	80042fe <OV5640_GetResolution+0xd2>
          {
            *Resolution = OV5640_R800x480;
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	2204      	movs	r2, #4
 80042f6:	601a      	str	r2, [r3, #0]
            ret = OV5640_OK;
 80042f8:	2300      	movs	r3, #0
 80042fa:	617b      	str	r3, [r7, #20]
 80042fc:	e037      	b.n	800436e <OV5640_GetResolution+0x142>
          }
          else if ((x_size == 640U) && (y_size == 480U))
 80042fe:	8a7b      	ldrh	r3, [r7, #18]
 8004300:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 8004304:	d109      	bne.n	800431a <OV5640_GetResolution+0xee>
 8004306:	8a3b      	ldrh	r3, [r7, #16]
 8004308:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 800430c:	d105      	bne.n	800431a <OV5640_GetResolution+0xee>
          {
            *Resolution = OV5640_R640x480;
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	2203      	movs	r2, #3
 8004312:	601a      	str	r2, [r3, #0]
            ret = OV5640_OK;
 8004314:	2300      	movs	r3, #0
 8004316:	617b      	str	r3, [r7, #20]
 8004318:	e029      	b.n	800436e <OV5640_GetResolution+0x142>
          }
          else if ((x_size == 480U) && (y_size == 272U))
 800431a:	8a7b      	ldrh	r3, [r7, #18]
 800431c:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8004320:	d109      	bne.n	8004336 <OV5640_GetResolution+0x10a>
 8004322:	8a3b      	ldrh	r3, [r7, #16]
 8004324:	f5b3 7f88 	cmp.w	r3, #272	; 0x110
 8004328:	d105      	bne.n	8004336 <OV5640_GetResolution+0x10a>
          {
            *Resolution = OV5640_R480x272;
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	2202      	movs	r2, #2
 800432e:	601a      	str	r2, [r3, #0]
            ret = OV5640_OK;
 8004330:	2300      	movs	r3, #0
 8004332:	617b      	str	r3, [r7, #20]
 8004334:	e01b      	b.n	800436e <OV5640_GetResolution+0x142>
          }
          else if ((x_size == 320U) && (y_size == 240U))
 8004336:	8a7b      	ldrh	r3, [r7, #18]
 8004338:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800433c:	d108      	bne.n	8004350 <OV5640_GetResolution+0x124>
 800433e:	8a3b      	ldrh	r3, [r7, #16]
 8004340:	2bf0      	cmp	r3, #240	; 0xf0
 8004342:	d105      	bne.n	8004350 <OV5640_GetResolution+0x124>
          {
            *Resolution = OV5640_R320x240;
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	2201      	movs	r2, #1
 8004348:	601a      	str	r2, [r3, #0]
            ret = OV5640_OK;
 800434a:	2300      	movs	r3, #0
 800434c:	617b      	str	r3, [r7, #20]
 800434e:	e00e      	b.n	800436e <OV5640_GetResolution+0x142>
          }
          else if ((x_size == 160U) && (y_size == 120U))
 8004350:	8a7b      	ldrh	r3, [r7, #18]
 8004352:	2ba0      	cmp	r3, #160	; 0xa0
 8004354:	d108      	bne.n	8004368 <OV5640_GetResolution+0x13c>
 8004356:	8a3b      	ldrh	r3, [r7, #16]
 8004358:	2b78      	cmp	r3, #120	; 0x78
 800435a:	d105      	bne.n	8004368 <OV5640_GetResolution+0x13c>
          {
            *Resolution = OV5640_R160x120;
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	2200      	movs	r2, #0
 8004360:	601a      	str	r2, [r3, #0]
            ret = OV5640_OK;
 8004362:	2300      	movs	r3, #0
 8004364:	617b      	str	r3, [r7, #20]
 8004366:	e002      	b.n	800436e <OV5640_GetResolution+0x142>
          }
          else
          {
            ret = OV5640_ERROR;
 8004368:	f04f 33ff 	mov.w	r3, #4294967295
 800436c:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ret;
 800436e:	697b      	ldr	r3, [r7, #20]
}
 8004370:	4618      	mov	r0, r3
 8004372:	3718      	adds	r7, #24
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}

08004378 <OV5640_SetPolarities>:
  * @param  VsyncPolarity Polarity of the Vsync
  * @retval Component status
  */
int32_t OV5640_SetPolarities(OV5640_Object_t *pObj, uint32_t PclkPolarity, uint32_t HrefPolarity,
                             uint32_t VsyncPolarity)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b086      	sub	sp, #24
 800437c:	af00      	add	r7, sp, #0
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	607a      	str	r2, [r7, #4]
 8004384:	603b      	str	r3, [r7, #0]
  uint8_t tmp;
  int32_t ret = OV5640_OK;
 8004386:	2300      	movs	r3, #0
 8004388:	617b      	str	r3, [r7, #20]

  if ((pObj == NULL) || ((PclkPolarity != OV5640_POLARITY_PCLK_LOW) && (PclkPolarity != OV5640_POLARITY_PCLK_HIGH)) ||
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d011      	beq.n	80043b4 <OV5640_SetPolarities+0x3c>
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d002      	beq.n	800439c <OV5640_SetPolarities+0x24>
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	2b01      	cmp	r3, #1
 800439a:	d10b      	bne.n	80043b4 <OV5640_SetPolarities+0x3c>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d002      	beq.n	80043a8 <OV5640_SetPolarities+0x30>
      ((HrefPolarity != OV5640_POLARITY_HREF_LOW) && (HrefPolarity != OV5640_POLARITY_HREF_HIGH)) ||
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d105      	bne.n	80043b4 <OV5640_SetPolarities+0x3c>
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d006      	beq.n	80043bc <OV5640_SetPolarities+0x44>
      ((VsyncPolarity != OV5640_POLARITY_VSYNC_LOW) && (VsyncPolarity != OV5640_POLARITY_VSYNC_HIGH)))
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d003      	beq.n	80043bc <OV5640_SetPolarities+0x44>
  {
    ret = OV5640_ERROR;
 80043b4:	f04f 33ff 	mov.w	r3, #4294967295
 80043b8:	617b      	str	r3, [r7, #20]
 80043ba:	e01e      	b.n	80043fa <OV5640_SetPolarities+0x82>
  }
  else
  {
    tmp = (uint8_t)(PclkPolarity << 5U) | (HrefPolarity << 1U) | VsyncPolarity;
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	015b      	lsls	r3, r3, #5
 80043c2:	b2da      	uxtb	r2, r3
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	005b      	lsls	r3, r3, #1
 80043ca:	b2db      	uxtb	r3, r3
 80043cc:	4313      	orrs	r3, r2
 80043ce:	b2da      	uxtb	r2, r3
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	b2db      	uxtb	r3, r3
 80043d4:	4313      	orrs	r3, r2
 80043d6:	b2db      	uxtb	r3, r3
 80043d8:	74fb      	strb	r3, [r7, #19]

    if (ov5640_write_reg(&pObj->Ctx, OV5640_POLARITY_CTRL, &tmp, 1) != OV5640_OK)
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	f103 0018 	add.w	r0, r3, #24
 80043e0:	f107 0213 	add.w	r2, r7, #19
 80043e4:	2301      	movs	r3, #1
 80043e6:	f244 7140 	movw	r1, #18240	; 0x4740
 80043ea:	f001 f841 	bl	8005470 <ov5640_write_reg>
 80043ee:	4603      	mov	r3, r0
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d002      	beq.n	80043fa <OV5640_SetPolarities+0x82>
    {
      ret = OV5640_ERROR;
 80043f4:	f04f 33ff 	mov.w	r3, #4294967295
 80043f8:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 80043fa:	697b      	ldr	r3, [r7, #20]
}
 80043fc:	4618      	mov	r0, r3
 80043fe:	3718      	adds	r7, #24
 8004400:	46bd      	mov	sp, r7
 8004402:	bd80      	pop	{r7, pc}

08004404 <OV5640_ReadID>:
  * @param  pObj  pointer to component object
  * @param  Id    pointer to component ID
  * @retval Component status
  */
int32_t OV5640_ReadID(OV5640_Object_t *pObj, uint32_t *Id)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
 800440c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp;

  /* Initialize I2C */
  pObj->IO.Init();
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4798      	blx	r3

  /* Prepare the camera to be configured */
  tmp = 0x80;
 8004414:	2380      	movs	r3, #128	; 0x80
 8004416:	72fb      	strb	r3, [r7, #11]
  if (ov5640_write_reg(&pObj->Ctx, OV5640_SYSTEM_CTROL0, &tmp, 1) != OV5640_OK)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	f103 0018 	add.w	r0, r3, #24
 800441e:	f107 020b 	add.w	r2, r7, #11
 8004422:	2301      	movs	r3, #1
 8004424:	f243 0108 	movw	r1, #12296	; 0x3008
 8004428:	f001 f822 	bl	8005470 <ov5640_write_reg>
 800442c:	4603      	mov	r3, r0
 800442e:	2b00      	cmp	r3, #0
 8004430:	d003      	beq.n	800443a <OV5640_ReadID+0x36>
  {
    ret = OV5640_ERROR;
 8004432:	f04f 33ff 	mov.w	r3, #4294967295
 8004436:	60fb      	str	r3, [r7, #12]
 8004438:	e032      	b.n	80044a0 <OV5640_ReadID+0x9c>
  }
  else
  {
    (void)OV5640_Delay(pObj, 500);
 800443a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800443e:	6878      	ldr	r0, [r7, #4]
 8004440:	f000 ffb3 	bl	80053aa <OV5640_Delay>

    if (ov5640_read_reg(&pObj->Ctx, OV5640_CHIP_ID_HIGH_BYTE, &tmp, 1) != OV5640_OK)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f103 0018 	add.w	r0, r3, #24
 800444a:	f107 020b 	add.w	r2, r7, #11
 800444e:	2301      	movs	r3, #1
 8004450:	f243 010a 	movw	r1, #12298	; 0x300a
 8004454:	f000 fff5 	bl	8005442 <ov5640_read_reg>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d003      	beq.n	8004466 <OV5640_ReadID+0x62>
    {
      ret = OV5640_ERROR;
 800445e:	f04f 33ff 	mov.w	r3, #4294967295
 8004462:	60fb      	str	r3, [r7, #12]
 8004464:	e01c      	b.n	80044a0 <OV5640_ReadID+0x9c>
    }
    else
    {
      *Id = (uint32_t)tmp << 8U;
 8004466:	7afb      	ldrb	r3, [r7, #11]
 8004468:	021a      	lsls	r2, r3, #8
 800446a:	683b      	ldr	r3, [r7, #0]
 800446c:	601a      	str	r2, [r3, #0]
      if (ov5640_read_reg(&pObj->Ctx, OV5640_CHIP_ID_LOW_BYTE, &tmp, 1) != OV5640_OK)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f103 0018 	add.w	r0, r3, #24
 8004474:	f107 020b 	add.w	r2, r7, #11
 8004478:	2301      	movs	r3, #1
 800447a:	f243 010b 	movw	r1, #12299	; 0x300b
 800447e:	f000 ffe0 	bl	8005442 <ov5640_read_reg>
 8004482:	4603      	mov	r3, r0
 8004484:	2b00      	cmp	r3, #0
 8004486:	d003      	beq.n	8004490 <OV5640_ReadID+0x8c>
      {
        ret = OV5640_ERROR;
 8004488:	f04f 33ff 	mov.w	r3, #4294967295
 800448c:	60fb      	str	r3, [r7, #12]
 800448e:	e007      	b.n	80044a0 <OV5640_ReadID+0x9c>
      }
      else
      {
        *Id |= tmp;
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	7afa      	ldrb	r2, [r7, #11]
 8004496:	431a      	orrs	r2, r3
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	601a      	str	r2, [r3, #0]
        ret = OV5640_OK;
 800449c:	2300      	movs	r3, #0
 800449e:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  /* Component status */
  return ret;
 80044a0:	68fb      	ldr	r3, [r7, #12]
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	3710      	adds	r7, #16
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}

080044aa <OV5640_GetCapabilities>:
  * @param  pObj          pointer to component object
  * @param  Capabilities  pointer to component Capabilities
  * @retval Component status
  */
int32_t OV5640_GetCapabilities(OV5640_Object_t *pObj, OV5640_Capabilities_t *Capabilities)
{
 80044aa:	b480      	push	{r7}
 80044ac:	b085      	sub	sp, #20
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
 80044b2:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d103      	bne.n	80044c2 <OV5640_GetCapabilities+0x18>
  {
    ret = OV5640_ERROR;
 80044ba:	f04f 33ff 	mov.w	r3, #4294967295
 80044be:	60fb      	str	r3, [r7, #12]
 80044c0:	e01f      	b.n	8004502 <OV5640_GetCapabilities+0x58>
  }
  else
  {
    Capabilities->Config_Brightness    = 1;
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	2201      	movs	r2, #1
 80044c6:	60da      	str	r2, [r3, #12]
    Capabilities->Config_Contrast      = 1;
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	2201      	movs	r2, #1
 80044cc:	615a      	str	r2, [r3, #20]
    Capabilities->Config_HueDegree     = 1;
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	2201      	movs	r2, #1
 80044d2:	619a      	str	r2, [r3, #24]
    Capabilities->Config_LightMode     = 1;
 80044d4:	683b      	ldr	r3, [r7, #0]
 80044d6:	2201      	movs	r2, #1
 80044d8:	605a      	str	r2, [r3, #4]
    Capabilities->Config_MirrorFlip    = 1;
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	2201      	movs	r2, #1
 80044de:	61da      	str	r2, [r3, #28]
    Capabilities->Config_NightMode     = 1;
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	2201      	movs	r2, #1
 80044e4:	625a      	str	r2, [r3, #36]	; 0x24
    Capabilities->Config_Resolution    = 1;
 80044e6:	683b      	ldr	r3, [r7, #0]
 80044e8:	2201      	movs	r2, #1
 80044ea:	601a      	str	r2, [r3, #0]
    Capabilities->Config_Saturation    = 1;
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	2201      	movs	r2, #1
 80044f0:	611a      	str	r2, [r3, #16]
    Capabilities->Config_SpecialEffect = 1;
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	2201      	movs	r2, #1
 80044f6:	609a      	str	r2, [r3, #8]
    Capabilities->Config_Zoom          = 1;
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	2201      	movs	r2, #1
 80044fc:	621a      	str	r2, [r3, #32]

    ret = OV5640_OK;
 80044fe:	2300      	movs	r3, #0
 8004500:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8004502:	68fb      	ldr	r3, [r7, #12]
}
 8004504:	4618      	mov	r0, r3
 8004506:	3714      	adds	r7, #20
 8004508:	46bd      	mov	sp, r7
 800450a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450e:	4770      	bx	lr

08004510 <OV5640_SetLightMode>:
  * @param  pObj  pointer to component object
  * @param  Effect  Effect to be configured
  * @retval Component status
  */
int32_t OV5640_SetLightMode(OV5640_Object_t *pObj, uint32_t LightMode)
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b086      	sub	sp, #24
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
    {OV5640_AWB_G_GAIN_LSB, 0x00},
    {OV5640_AWB_B_GAIN_MSB, 0x04},
    {OV5640_AWB_B_GAIN_LSB, 0xF3},
  };

  tmp = 0x00;
 800451a:	2300      	movs	r3, #0
 800451c:	73fb      	strb	r3, [r7, #15]
  ret = ov5640_write_reg(&pObj->Ctx, OV5640_AWB_MANUAL_CONTROL, &tmp, 1);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	f103 0018 	add.w	r0, r3, #24
 8004524:	f107 020f 	add.w	r2, r7, #15
 8004528:	2301      	movs	r3, #1
 800452a:	f243 4106 	movw	r1, #13318	; 0x3406
 800452e:	f000 ff9f 	bl	8005470 <ov5640_write_reg>
 8004532:	6178      	str	r0, [r7, #20]
  if (ret == OV5640_OK)
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d10c      	bne.n	8004554 <OV5640_SetLightMode+0x44>
  {
    tmp = 0x46;
 800453a:	2346      	movs	r3, #70	; 0x46
 800453c:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_AWB_CTRL16, &tmp, 1);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	f103 0018 	add.w	r0, r3, #24
 8004544:	f107 020f 	add.w	r2, r7, #15
 8004548:	2301      	movs	r3, #1
 800454a:	f245 1190 	movw	r1, #20880	; 0x5190
 800454e:	f000 ff8f 	bl	8005470 <ov5640_write_reg>
 8004552:	6178      	str	r0, [r7, #20]
  }

  if (ret == OV5640_OK)
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d10c      	bne.n	8004574 <OV5640_SetLightMode+0x64>
  {
    tmp = 0xF8;
 800455a:	23f8      	movs	r3, #248	; 0xf8
 800455c:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_AWB_CTRL17, &tmp, 1);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	f103 0018 	add.w	r0, r3, #24
 8004564:	f107 020f 	add.w	r2, r7, #15
 8004568:	2301      	movs	r3, #1
 800456a:	f245 1191 	movw	r1, #20881	; 0x5191
 800456e:	f000 ff7f 	bl	8005470 <ov5640_write_reg>
 8004572:	6178      	str	r0, [r7, #20]
  }

  if (ret == OV5640_OK)
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	2b00      	cmp	r3, #0
 8004578:	d10c      	bne.n	8004594 <OV5640_SetLightMode+0x84>
  {
    tmp = 0x04;
 800457a:	2304      	movs	r3, #4
 800457c:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_AWB_CTRL18, &tmp, 1);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	f103 0018 	add.w	r0, r3, #24
 8004584:	f107 020f 	add.w	r2, r7, #15
 8004588:	2301      	movs	r3, #1
 800458a:	f245 1192 	movw	r1, #20882	; 0x5192
 800458e:	f000 ff6f 	bl	8005470 <ov5640_write_reg>
 8004592:	6178      	str	r0, [r7, #20]
  }

  if (ret == OV5640_OK)
 8004594:	697b      	ldr	r3, [r7, #20]
 8004596:	2b00      	cmp	r3, #0
 8004598:	f040 80db 	bne.w	8004752 <OV5640_SetLightMode+0x242>
  {
    switch (LightMode)
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	3b01      	subs	r3, #1
 80045a0:	2b07      	cmp	r3, #7
 80045a2:	f200 80af 	bhi.w	8004704 <OV5640_SetLightMode+0x1f4>
 80045a6:	a201      	add	r2, pc, #4	; (adr r2, 80045ac <OV5640_SetLightMode+0x9c>)
 80045a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045ac:	080045cd 	.word	0x080045cd
 80045b0:	0800461b 	.word	0x0800461b
 80045b4:	08004705 	.word	0x08004705
 80045b8:	080046b7 	.word	0x080046b7
 80045bc:	08004705 	.word	0x08004705
 80045c0:	08004705 	.word	0x08004705
 80045c4:	08004705 	.word	0x08004705
 80045c8:	08004669 	.word	0x08004669
    {
      case OV5640_LIGHT_SUNNY:
        for (index = 0; index < (sizeof(OV5640_LightModeSunny) / 4U) ; index++)
 80045cc:	2300      	movs	r3, #0
 80045ce:	613b      	str	r3, [r7, #16]
 80045d0:	e01f      	b.n	8004612 <OV5640_SetLightMode+0x102>
        {
          if (ret != OV5640_ERROR)
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045d8:	d018      	beq.n	800460c <OV5640_SetLightMode+0xfc>
          {
            tmp = (uint8_t)OV5640_LightModeSunny[index][1];
 80045da:	4a61      	ldr	r2, [pc, #388]	; (8004760 <OV5640_SetLightMode+0x250>)
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	009b      	lsls	r3, r3, #2
 80045e0:	4413      	add	r3, r2
 80045e2:	885b      	ldrh	r3, [r3, #2]
 80045e4:	b2db      	uxtb	r3, r3
 80045e6:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_LightModeSunny[index][0], &tmp, 1) != OV5640_OK)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	f103 0018 	add.w	r0, r3, #24
 80045ee:	4a5c      	ldr	r2, [pc, #368]	; (8004760 <OV5640_SetLightMode+0x250>)
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80045f6:	f107 020f 	add.w	r2, r7, #15
 80045fa:	2301      	movs	r3, #1
 80045fc:	f000 ff38 	bl	8005470 <ov5640_write_reg>
 8004600:	4603      	mov	r3, r0
 8004602:	2b00      	cmp	r3, #0
 8004604:	d002      	beq.n	800460c <OV5640_SetLightMode+0xfc>
            {
              ret = OV5640_ERROR;
 8004606:	f04f 33ff 	mov.w	r3, #4294967295
 800460a:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_LightModeSunny) / 4U) ; index++)
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	3301      	adds	r3, #1
 8004610:	613b      	str	r3, [r7, #16]
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	2b06      	cmp	r3, #6
 8004616:	d9dc      	bls.n	80045d2 <OV5640_SetLightMode+0xc2>
            }
          }
        }
        break;
 8004618:	e09c      	b.n	8004754 <OV5640_SetLightMode+0x244>
      case OV5640_LIGHT_OFFICE:
        for (index = 0; index < (sizeof(OV5640_LightModeOffice) / 4U) ; index++)
 800461a:	2300      	movs	r3, #0
 800461c:	613b      	str	r3, [r7, #16]
 800461e:	e01f      	b.n	8004660 <OV5640_SetLightMode+0x150>
        {
          if (ret != OV5640_ERROR)
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004626:	d018      	beq.n	800465a <OV5640_SetLightMode+0x14a>
          {
            tmp = (uint8_t)OV5640_LightModeOffice[index][1];
 8004628:	4a4e      	ldr	r2, [pc, #312]	; (8004764 <OV5640_SetLightMode+0x254>)
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	009b      	lsls	r3, r3, #2
 800462e:	4413      	add	r3, r2
 8004630:	885b      	ldrh	r3, [r3, #2]
 8004632:	b2db      	uxtb	r3, r3
 8004634:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_LightModeOffice[index][0], &tmp, 1) != OV5640_OK)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	f103 0018 	add.w	r0, r3, #24
 800463c:	4a49      	ldr	r2, [pc, #292]	; (8004764 <OV5640_SetLightMode+0x254>)
 800463e:	693b      	ldr	r3, [r7, #16]
 8004640:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8004644:	f107 020f 	add.w	r2, r7, #15
 8004648:	2301      	movs	r3, #1
 800464a:	f000 ff11 	bl	8005470 <ov5640_write_reg>
 800464e:	4603      	mov	r3, r0
 8004650:	2b00      	cmp	r3, #0
 8004652:	d002      	beq.n	800465a <OV5640_SetLightMode+0x14a>
            {
              ret = OV5640_ERROR;
 8004654:	f04f 33ff 	mov.w	r3, #4294967295
 8004658:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_LightModeOffice) / 4U) ; index++)
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	3301      	adds	r3, #1
 800465e:	613b      	str	r3, [r7, #16]
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	2b06      	cmp	r3, #6
 8004664:	d9dc      	bls.n	8004620 <OV5640_SetLightMode+0x110>
            }
          }
        }
        break;
 8004666:	e075      	b.n	8004754 <OV5640_SetLightMode+0x244>
      case OV5640_LIGHT_CLOUDY:
        for (index = 0; index < (sizeof(OV5640_LightModeCloudy) / 4U) ; index++)
 8004668:	2300      	movs	r3, #0
 800466a:	613b      	str	r3, [r7, #16]
 800466c:	e01f      	b.n	80046ae <OV5640_SetLightMode+0x19e>
        {
          if (ret != OV5640_ERROR)
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004674:	d018      	beq.n	80046a8 <OV5640_SetLightMode+0x198>
          {
            tmp = (uint8_t)OV5640_LightModeCloudy[index][1];
 8004676:	4a3c      	ldr	r2, [pc, #240]	; (8004768 <OV5640_SetLightMode+0x258>)
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	009b      	lsls	r3, r3, #2
 800467c:	4413      	add	r3, r2
 800467e:	885b      	ldrh	r3, [r3, #2]
 8004680:	b2db      	uxtb	r3, r3
 8004682:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_LightModeCloudy[index][0], &tmp, 1) != OV5640_OK)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	f103 0018 	add.w	r0, r3, #24
 800468a:	4a37      	ldr	r2, [pc, #220]	; (8004768 <OV5640_SetLightMode+0x258>)
 800468c:	693b      	ldr	r3, [r7, #16]
 800468e:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 8004692:	f107 020f 	add.w	r2, r7, #15
 8004696:	2301      	movs	r3, #1
 8004698:	f000 feea 	bl	8005470 <ov5640_write_reg>
 800469c:	4603      	mov	r3, r0
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d002      	beq.n	80046a8 <OV5640_SetLightMode+0x198>
            {
              ret = OV5640_ERROR;
 80046a2:	f04f 33ff 	mov.w	r3, #4294967295
 80046a6:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_LightModeCloudy) / 4U) ; index++)
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	3301      	adds	r3, #1
 80046ac:	613b      	str	r3, [r7, #16]
 80046ae:	693b      	ldr	r3, [r7, #16]
 80046b0:	2b06      	cmp	r3, #6
 80046b2:	d9dc      	bls.n	800466e <OV5640_SetLightMode+0x15e>
            }
          }
        }
        break;
 80046b4:	e04e      	b.n	8004754 <OV5640_SetLightMode+0x244>
      case OV5640_LIGHT_HOME:
        for (index = 0; index < (sizeof(OV5640_LightModeHome) / 4U) ; index++)
 80046b6:	2300      	movs	r3, #0
 80046b8:	613b      	str	r3, [r7, #16]
 80046ba:	e01f      	b.n	80046fc <OV5640_SetLightMode+0x1ec>
        {
          if (ret != OV5640_ERROR)
 80046bc:	697b      	ldr	r3, [r7, #20]
 80046be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046c2:	d018      	beq.n	80046f6 <OV5640_SetLightMode+0x1e6>
          {
            tmp = (uint8_t)OV5640_LightModeHome[index][1];
 80046c4:	4a29      	ldr	r2, [pc, #164]	; (800476c <OV5640_SetLightMode+0x25c>)
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	009b      	lsls	r3, r3, #2
 80046ca:	4413      	add	r3, r2
 80046cc:	885b      	ldrh	r3, [r3, #2]
 80046ce:	b2db      	uxtb	r3, r3
 80046d0:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_LightModeHome[index][0], &tmp, 1) != OV5640_OK)
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	f103 0018 	add.w	r0, r3, #24
 80046d8:	4a24      	ldr	r2, [pc, #144]	; (800476c <OV5640_SetLightMode+0x25c>)
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 80046e0:	f107 020f 	add.w	r2, r7, #15
 80046e4:	2301      	movs	r3, #1
 80046e6:	f000 fec3 	bl	8005470 <ov5640_write_reg>
 80046ea:	4603      	mov	r3, r0
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d002      	beq.n	80046f6 <OV5640_SetLightMode+0x1e6>
            {
              ret = OV5640_ERROR;
 80046f0:	f04f 33ff 	mov.w	r3, #4294967295
 80046f4:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_LightModeHome) / 4U) ; index++)
 80046f6:	693b      	ldr	r3, [r7, #16]
 80046f8:	3301      	adds	r3, #1
 80046fa:	613b      	str	r3, [r7, #16]
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	2b06      	cmp	r3, #6
 8004700:	d9dc      	bls.n	80046bc <OV5640_SetLightMode+0x1ac>
            }
          }
        }
        break;
 8004702:	e027      	b.n	8004754 <OV5640_SetLightMode+0x244>
      case OV5640_LIGHT_AUTO:
      default :
        for (index = 0; index < (sizeof(OV5640_LightModeAuto) / 4U) ; index++)
 8004704:	2300      	movs	r3, #0
 8004706:	613b      	str	r3, [r7, #16]
 8004708:	e01f      	b.n	800474a <OV5640_SetLightMode+0x23a>
        {
          if (ret != OV5640_ERROR)
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004710:	d018      	beq.n	8004744 <OV5640_SetLightMode+0x234>
          {
            tmp = (uint8_t)OV5640_LightModeAuto[index][1];
 8004712:	4a17      	ldr	r2, [pc, #92]	; (8004770 <OV5640_SetLightMode+0x260>)
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	4413      	add	r3, r2
 800471a:	885b      	ldrh	r3, [r3, #2]
 800471c:	b2db      	uxtb	r3, r3
 800471e:	73fb      	strb	r3, [r7, #15]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_LightModeAuto[index][0], &tmp, 1) != OV5640_OK)
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f103 0018 	add.w	r0, r3, #24
 8004726:	4a12      	ldr	r2, [pc, #72]	; (8004770 <OV5640_SetLightMode+0x260>)
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	f832 1023 	ldrh.w	r1, [r2, r3, lsl #2]
 800472e:	f107 020f 	add.w	r2, r7, #15
 8004732:	2301      	movs	r3, #1
 8004734:	f000 fe9c 	bl	8005470 <ov5640_write_reg>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d002      	beq.n	8004744 <OV5640_SetLightMode+0x234>
            {
              ret = OV5640_ERROR;
 800473e:	f04f 33ff 	mov.w	r3, #4294967295
 8004742:	617b      	str	r3, [r7, #20]
        for (index = 0; index < (sizeof(OV5640_LightModeAuto) / 4U) ; index++)
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	3301      	adds	r3, #1
 8004748:	613b      	str	r3, [r7, #16]
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	2b06      	cmp	r3, #6
 800474e:	d9dc      	bls.n	800470a <OV5640_SetLightMode+0x1fa>
            }
          }
        }
        break;
 8004750:	e000      	b.n	8004754 <OV5640_SetLightMode+0x244>
    }
  }
 8004752:	bf00      	nop
  return ret;
 8004754:	697b      	ldr	r3, [r7, #20]
}
 8004756:	4618      	mov	r0, r3
 8004758:	3718      	adds	r7, #24
 800475a:	46bd      	mov	sp, r7
 800475c:	bd80      	pop	{r7, pc}
 800475e:	bf00      	nop
 8004760:	0801f3d8 	.word	0x0801f3d8
 8004764:	0801f3f4 	.word	0x0801f3f4
 8004768:	0801f410 	.word	0x0801f410
 800476c:	0801f42c 	.word	0x0801f42c
 8004770:	0801f448 	.word	0x0801f448

08004774 <OV5640_SetColorEffect>:
  * @param  pObj  pointer to component object
  * @param  Effect  Effect to be configured
  * @retval Component status
  */
int32_t OV5640_SetColorEffect(OV5640_Object_t *pObj, uint32_t Effect)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b084      	sub	sp, #16
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp;

  switch (Effect)
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	3b01      	subs	r3, #1
 8004782:	2b1f      	cmp	r3, #31
 8004784:	f200 81c0 	bhi.w	8004b08 <OV5640_SetColorEffect+0x394>
 8004788:	a201      	add	r2, pc, #4	; (adr r2, 8004790 <OV5640_SetColorEffect+0x1c>)
 800478a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800478e:	bf00      	nop
 8004790:	08004811 	.word	0x08004811
 8004794:	0800489b 	.word	0x0800489b
 8004798:	08004b09 	.word	0x08004b09
 800479c:	08004925 	.word	0x08004925
 80047a0:	08004b09 	.word	0x08004b09
 80047a4:	08004b09 	.word	0x08004b09
 80047a8:	08004b09 	.word	0x08004b09
 80047ac:	080049af 	.word	0x080049af
 80047b0:	08004b09 	.word	0x08004b09
 80047b4:	08004b09 	.word	0x08004b09
 80047b8:	08004b09 	.word	0x08004b09
 80047bc:	08004b09 	.word	0x08004b09
 80047c0:	08004b09 	.word	0x08004b09
 80047c4:	08004b09 	.word	0x08004b09
 80047c8:	08004b09 	.word	0x08004b09
 80047cc:	08004a39 	.word	0x08004a39
 80047d0:	08004b09 	.word	0x08004b09
 80047d4:	08004b09 	.word	0x08004b09
 80047d8:	08004b09 	.word	0x08004b09
 80047dc:	08004b09 	.word	0x08004b09
 80047e0:	08004b09 	.word	0x08004b09
 80047e4:	08004b09 	.word	0x08004b09
 80047e8:	08004b09 	.word	0x08004b09
 80047ec:	08004b09 	.word	0x08004b09
 80047f0:	08004b09 	.word	0x08004b09
 80047f4:	08004b09 	.word	0x08004b09
 80047f8:	08004b09 	.word	0x08004b09
 80047fc:	08004b09 	.word	0x08004b09
 8004800:	08004b09 	.word	0x08004b09
 8004804:	08004b09 	.word	0x08004b09
 8004808:	08004b09 	.word	0x08004b09
 800480c:	08004ac1 	.word	0x08004ac1
  {
    case OV5640_COLOR_EFFECT_BLUE:
      tmp = 0xFF;
 8004810:	23ff      	movs	r3, #255	; 0xff
 8004812:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	f103 0018 	add.w	r0, r3, #24
 800481a:	f107 020b 	add.w	r2, r7, #11
 800481e:	2301      	movs	r3, #1
 8004820:	f245 0101 	movw	r1, #20481	; 0x5001
 8004824:	f000 fe24 	bl	8005470 <ov5640_write_reg>
 8004828:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d10c      	bne.n	800484a <OV5640_SetColorEffect+0xd6>
      {
        tmp = 0x18;
 8004830:	2318      	movs	r3, #24
 8004832:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	f103 0018 	add.w	r0, r3, #24
 800483a:	f107 020b 	add.w	r2, r7, #11
 800483e:	2301      	movs	r3, #1
 8004840:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 8004844:	f000 fe14 	bl	8005470 <ov5640_write_reg>
 8004848:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2b00      	cmp	r3, #0
 800484e:	d10c      	bne.n	800486a <OV5640_SetColorEffect+0xf6>
      {
        tmp = 0xA0;
 8004850:	23a0      	movs	r3, #160	; 0xa0
 8004852:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL3, &tmp, 1);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	f103 0018 	add.w	r0, r3, #24
 800485a:	f107 020b 	add.w	r2, r7, #11
 800485e:	2301      	movs	r3, #1
 8004860:	f245 5183 	movw	r1, #21891	; 0x5583
 8004864:	f000 fe04 	bl	8005470 <ov5640_write_reg>
 8004868:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d10c      	bne.n	800488a <OV5640_SetColorEffect+0x116>
      {
        tmp = 0x40;
 8004870:	2340      	movs	r3, #64	; 0x40
 8004872:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL4, &tmp, 1);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	f103 0018 	add.w	r0, r3, #24
 800487a:	f107 020b 	add.w	r2, r7, #11
 800487e:	2301      	movs	r3, #1
 8004880:	f245 5184 	movw	r1, #21892	; 0x5584
 8004884:	f000 fdf4 	bl	8005470 <ov5640_write_reg>
 8004888:	60f8      	str	r0, [r7, #12]
      }

      if (ret != OV5640_OK)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	2b00      	cmp	r3, #0
 800488e:	f000 815f 	beq.w	8004b50 <OV5640_SetColorEffect+0x3dc>
      {
        ret = OV5640_ERROR;
 8004892:	f04f 33ff 	mov.w	r3, #4294967295
 8004896:	60fb      	str	r3, [r7, #12]
      }
      break;
 8004898:	e15a      	b.n	8004b50 <OV5640_SetColorEffect+0x3dc>

    case OV5640_COLOR_EFFECT_RED:
      tmp = 0xFF;
 800489a:	23ff      	movs	r3, #255	; 0xff
 800489c:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	f103 0018 	add.w	r0, r3, #24
 80048a4:	f107 020b 	add.w	r2, r7, #11
 80048a8:	2301      	movs	r3, #1
 80048aa:	f245 0101 	movw	r1, #20481	; 0x5001
 80048ae:	f000 fddf 	bl	8005470 <ov5640_write_reg>
 80048b2:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d10c      	bne.n	80048d4 <OV5640_SetColorEffect+0x160>
      {
        tmp = 0x18;
 80048ba:	2318      	movs	r3, #24
 80048bc:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	f103 0018 	add.w	r0, r3, #24
 80048c4:	f107 020b 	add.w	r2, r7, #11
 80048c8:	2301      	movs	r3, #1
 80048ca:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 80048ce:	f000 fdcf 	bl	8005470 <ov5640_write_reg>
 80048d2:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d10c      	bne.n	80048f4 <OV5640_SetColorEffect+0x180>
      {
        tmp = 0x80;
 80048da:	2380      	movs	r3, #128	; 0x80
 80048dc:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL3, &tmp, 1);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	f103 0018 	add.w	r0, r3, #24
 80048e4:	f107 020b 	add.w	r2, r7, #11
 80048e8:	2301      	movs	r3, #1
 80048ea:	f245 5183 	movw	r1, #21891	; 0x5583
 80048ee:	f000 fdbf 	bl	8005470 <ov5640_write_reg>
 80048f2:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d10c      	bne.n	8004914 <OV5640_SetColorEffect+0x1a0>
      {
        tmp = 0xC0;
 80048fa:	23c0      	movs	r3, #192	; 0xc0
 80048fc:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL4, &tmp, 1);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	f103 0018 	add.w	r0, r3, #24
 8004904:	f107 020b 	add.w	r2, r7, #11
 8004908:	2301      	movs	r3, #1
 800490a:	f245 5184 	movw	r1, #21892	; 0x5584
 800490e:	f000 fdaf 	bl	8005470 <ov5640_write_reg>
 8004912:	60f8      	str	r0, [r7, #12]
      }

      if (ret != OV5640_OK)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2b00      	cmp	r3, #0
 8004918:	f000 811c 	beq.w	8004b54 <OV5640_SetColorEffect+0x3e0>
      {
        ret = OV5640_ERROR;
 800491c:	f04f 33ff 	mov.w	r3, #4294967295
 8004920:	60fb      	str	r3, [r7, #12]
      }
      break;
 8004922:	e117      	b.n	8004b54 <OV5640_SetColorEffect+0x3e0>

    case OV5640_COLOR_EFFECT_GREEN:
      tmp = 0xFF;
 8004924:	23ff      	movs	r3, #255	; 0xff
 8004926:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	f103 0018 	add.w	r0, r3, #24
 800492e:	f107 020b 	add.w	r2, r7, #11
 8004932:	2301      	movs	r3, #1
 8004934:	f245 0101 	movw	r1, #20481	; 0x5001
 8004938:	f000 fd9a 	bl	8005470 <ov5640_write_reg>
 800493c:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d10c      	bne.n	800495e <OV5640_SetColorEffect+0x1ea>
      {
        tmp = 0x18;
 8004944:	2318      	movs	r3, #24
 8004946:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	f103 0018 	add.w	r0, r3, #24
 800494e:	f107 020b 	add.w	r2, r7, #11
 8004952:	2301      	movs	r3, #1
 8004954:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 8004958:	f000 fd8a 	bl	8005470 <ov5640_write_reg>
 800495c:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d10c      	bne.n	800497e <OV5640_SetColorEffect+0x20a>
      {
        tmp = 0x60;
 8004964:	2360      	movs	r3, #96	; 0x60
 8004966:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL3, &tmp, 1);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	f103 0018 	add.w	r0, r3, #24
 800496e:	f107 020b 	add.w	r2, r7, #11
 8004972:	2301      	movs	r3, #1
 8004974:	f245 5183 	movw	r1, #21891	; 0x5583
 8004978:	f000 fd7a 	bl	8005470 <ov5640_write_reg>
 800497c:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d10c      	bne.n	800499e <OV5640_SetColorEffect+0x22a>
      {
        tmp = 0x60;
 8004984:	2360      	movs	r3, #96	; 0x60
 8004986:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL4, &tmp, 1);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	f103 0018 	add.w	r0, r3, #24
 800498e:	f107 020b 	add.w	r2, r7, #11
 8004992:	2301      	movs	r3, #1
 8004994:	f245 5184 	movw	r1, #21892	; 0x5584
 8004998:	f000 fd6a 	bl	8005470 <ov5640_write_reg>
 800499c:	60f8      	str	r0, [r7, #12]
      }

      if (ret != OV5640_OK)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	f000 80d9 	beq.w	8004b58 <OV5640_SetColorEffect+0x3e4>
      {
        ret = OV5640_ERROR;
 80049a6:	f04f 33ff 	mov.w	r3, #4294967295
 80049aa:	60fb      	str	r3, [r7, #12]
      }
      break;
 80049ac:	e0d4      	b.n	8004b58 <OV5640_SetColorEffect+0x3e4>

    case OV5640_COLOR_EFFECT_BW:
      tmp = 0xFF;
 80049ae:	23ff      	movs	r3, #255	; 0xff
 80049b0:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	f103 0018 	add.w	r0, r3, #24
 80049b8:	f107 020b 	add.w	r2, r7, #11
 80049bc:	2301      	movs	r3, #1
 80049be:	f245 0101 	movw	r1, #20481	; 0x5001
 80049c2:	f000 fd55 	bl	8005470 <ov5640_write_reg>
 80049c6:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d10c      	bne.n	80049e8 <OV5640_SetColorEffect+0x274>
      {
        tmp = 0x18;
 80049ce:	2318      	movs	r3, #24
 80049d0:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	f103 0018 	add.w	r0, r3, #24
 80049d8:	f107 020b 	add.w	r2, r7, #11
 80049dc:	2301      	movs	r3, #1
 80049de:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 80049e2:	f000 fd45 	bl	8005470 <ov5640_write_reg>
 80049e6:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d10c      	bne.n	8004a08 <OV5640_SetColorEffect+0x294>
      {
        tmp = 0x80;
 80049ee:	2380      	movs	r3, #128	; 0x80
 80049f0:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL3, &tmp, 1);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	f103 0018 	add.w	r0, r3, #24
 80049f8:	f107 020b 	add.w	r2, r7, #11
 80049fc:	2301      	movs	r3, #1
 80049fe:	f245 5183 	movw	r1, #21891	; 0x5583
 8004a02:	f000 fd35 	bl	8005470 <ov5640_write_reg>
 8004a06:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d10c      	bne.n	8004a28 <OV5640_SetColorEffect+0x2b4>
      {
        tmp = 0x80;
 8004a0e:	2380      	movs	r3, #128	; 0x80
 8004a10:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL4, &tmp, 1);
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	f103 0018 	add.w	r0, r3, #24
 8004a18:	f107 020b 	add.w	r2, r7, #11
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	f245 5184 	movw	r1, #21892	; 0x5584
 8004a22:	f000 fd25 	bl	8005470 <ov5640_write_reg>
 8004a26:	60f8      	str	r0, [r7, #12]
      }

      if (ret != OV5640_OK)
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	f000 8096 	beq.w	8004b5c <OV5640_SetColorEffect+0x3e8>
      {
        ret = OV5640_ERROR;
 8004a30:	f04f 33ff 	mov.w	r3, #4294967295
 8004a34:	60fb      	str	r3, [r7, #12]
      }
      break;
 8004a36:	e091      	b.n	8004b5c <OV5640_SetColorEffect+0x3e8>

    case OV5640_COLOR_EFFECT_SEPIA:
      tmp = 0xFF;
 8004a38:	23ff      	movs	r3, #255	; 0xff
 8004a3a:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	f103 0018 	add.w	r0, r3, #24
 8004a42:	f107 020b 	add.w	r2, r7, #11
 8004a46:	2301      	movs	r3, #1
 8004a48:	f245 0101 	movw	r1, #20481	; 0x5001
 8004a4c:	f000 fd10 	bl	8005470 <ov5640_write_reg>
 8004a50:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d10c      	bne.n	8004a72 <OV5640_SetColorEffect+0x2fe>
      {
        tmp = 0x18;
 8004a58:	2318      	movs	r3, #24
 8004a5a:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	f103 0018 	add.w	r0, r3, #24
 8004a62:	f107 020b 	add.w	r2, r7, #11
 8004a66:	2301      	movs	r3, #1
 8004a68:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 8004a6c:	f000 fd00 	bl	8005470 <ov5640_write_reg>
 8004a70:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d10c      	bne.n	8004a92 <OV5640_SetColorEffect+0x31e>
      {
        tmp = 0x40;
 8004a78:	2340      	movs	r3, #64	; 0x40
 8004a7a:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL3, &tmp, 1);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	f103 0018 	add.w	r0, r3, #24
 8004a82:	f107 020b 	add.w	r2, r7, #11
 8004a86:	2301      	movs	r3, #1
 8004a88:	f245 5183 	movw	r1, #21891	; 0x5583
 8004a8c:	f000 fcf0 	bl	8005470 <ov5640_write_reg>
 8004a90:	60f8      	str	r0, [r7, #12]
      }
      if (ret == OV5640_OK)
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d10c      	bne.n	8004ab2 <OV5640_SetColorEffect+0x33e>
      {
        tmp = 0xA0;
 8004a98:	23a0      	movs	r3, #160	; 0xa0
 8004a9a:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL4, &tmp, 1);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	f103 0018 	add.w	r0, r3, #24
 8004aa2:	f107 020b 	add.w	r2, r7, #11
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	f245 5184 	movw	r1, #21892	; 0x5584
 8004aac:	f000 fce0 	bl	8005470 <ov5640_write_reg>
 8004ab0:	60f8      	str	r0, [r7, #12]
      }

      if (ret != OV5640_OK)
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d053      	beq.n	8004b60 <OV5640_SetColorEffect+0x3ec>
      {
        ret = OV5640_ERROR;
 8004ab8:	f04f 33ff 	mov.w	r3, #4294967295
 8004abc:	60fb      	str	r3, [r7, #12]
      }
      break;
 8004abe:	e04f      	b.n	8004b60 <OV5640_SetColorEffect+0x3ec>

    case OV5640_COLOR_EFFECT_NEGATIVE:
      tmp = 0xFF;
 8004ac0:	23ff      	movs	r3, #255	; 0xff
 8004ac2:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	f103 0018 	add.w	r0, r3, #24
 8004aca:	f107 020b 	add.w	r2, r7, #11
 8004ace:	2301      	movs	r3, #1
 8004ad0:	f245 0101 	movw	r1, #20481	; 0x5001
 8004ad4:	f000 fccc 	bl	8005470 <ov5640_write_reg>
 8004ad8:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d10c      	bne.n	8004afa <OV5640_SetColorEffect+0x386>
      {
        tmp = 0x40;
 8004ae0:	2340      	movs	r3, #64	; 0x40
 8004ae2:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	f103 0018 	add.w	r0, r3, #24
 8004aea:	f107 020b 	add.w	r2, r7, #11
 8004aee:	2301      	movs	r3, #1
 8004af0:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 8004af4:	f000 fcbc 	bl	8005470 <ov5640_write_reg>
 8004af8:	60f8      	str	r0, [r7, #12]
      }
      if (ret != OV5640_OK)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d031      	beq.n	8004b64 <OV5640_SetColorEffect+0x3f0>
      {
        ret = OV5640_ERROR;
 8004b00:	f04f 33ff 	mov.w	r3, #4294967295
 8004b04:	60fb      	str	r3, [r7, #12]
      }
      break;
 8004b06:	e02d      	b.n	8004b64 <OV5640_SetColorEffect+0x3f0>

    case OV5640_COLOR_EFFECT_NONE:
    default :
      tmp = 0x7F;
 8004b08:	237f      	movs	r3, #127	; 0x7f
 8004b0a:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	f103 0018 	add.w	r0, r3, #24
 8004b12:	f107 020b 	add.w	r2, r7, #11
 8004b16:	2301      	movs	r3, #1
 8004b18:	f245 0101 	movw	r1, #20481	; 0x5001
 8004b1c:	f000 fca8 	bl	8005470 <ov5640_write_reg>
 8004b20:	60f8      	str	r0, [r7, #12]

      if (ret == OV5640_OK)
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d10c      	bne.n	8004b42 <OV5640_SetColorEffect+0x3ce>
      {
        tmp = 0x00;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	72fb      	strb	r3, [r7, #11]
        ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	f103 0018 	add.w	r0, r3, #24
 8004b32:	f107 020b 	add.w	r2, r7, #11
 8004b36:	2301      	movs	r3, #1
 8004b38:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 8004b3c:	f000 fc98 	bl	8005470 <ov5640_write_reg>
 8004b40:	60f8      	str	r0, [r7, #12]
      }

      if (ret != OV5640_OK)
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d00f      	beq.n	8004b68 <OV5640_SetColorEffect+0x3f4>
      {
        ret = OV5640_ERROR;
 8004b48:	f04f 33ff 	mov.w	r3, #4294967295
 8004b4c:	60fb      	str	r3, [r7, #12]
      }

      break;
 8004b4e:	e00b      	b.n	8004b68 <OV5640_SetColorEffect+0x3f4>
      break;
 8004b50:	bf00      	nop
 8004b52:	e00a      	b.n	8004b6a <OV5640_SetColorEffect+0x3f6>
      break;
 8004b54:	bf00      	nop
 8004b56:	e008      	b.n	8004b6a <OV5640_SetColorEffect+0x3f6>
      break;
 8004b58:	bf00      	nop
 8004b5a:	e006      	b.n	8004b6a <OV5640_SetColorEffect+0x3f6>
      break;
 8004b5c:	bf00      	nop
 8004b5e:	e004      	b.n	8004b6a <OV5640_SetColorEffect+0x3f6>
      break;
 8004b60:	bf00      	nop
 8004b62:	e002      	b.n	8004b6a <OV5640_SetColorEffect+0x3f6>
      break;
 8004b64:	bf00      	nop
 8004b66:	e000      	b.n	8004b6a <OV5640_SetColorEffect+0x3f6>
      break;
 8004b68:	bf00      	nop
  }

  return ret;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	3710      	adds	r7, #16
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}

08004b74 <OV5640_SetBrightness>:
  * @param  pObj  pointer to component object
  * @param  Level Value to be configured
  * @retval Component status
  */
int32_t OV5640_SetBrightness(OV5640_Object_t *pObj, int32_t Level)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	b088      	sub	sp, #32
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  const uint8_t brightness_level[] = {0x40U, 0x30U, 0x20U, 0x10U, 0x00U, 0x10U, 0x20U, 0x30U, 0x40U};
 8004b7e:	4a34      	ldr	r2, [pc, #208]	; (8004c50 <OV5640_SetBrightness+0xdc>)
 8004b80:	f107 0310 	add.w	r3, r7, #16
 8004b84:	ca07      	ldmia	r2, {r0, r1, r2}
 8004b86:	c303      	stmia	r3!, {r0, r1}
 8004b88:	701a      	strb	r2, [r3, #0]
  uint8_t tmp;

  tmp = 0xFF;
 8004b8a:	23ff      	movs	r3, #255	; 0xff
 8004b8c:	73fb      	strb	r3, [r7, #15]
  ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f103 0018 	add.w	r0, r3, #24
 8004b94:	f107 020f 	add.w	r2, r7, #15
 8004b98:	2301      	movs	r3, #1
 8004b9a:	f245 0101 	movw	r1, #20481	; 0x5001
 8004b9e:	f000 fc67 	bl	8005470 <ov5640_write_reg>
 8004ba2:	61f8      	str	r0, [r7, #28]

  if (ret == OV5640_OK)
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d111      	bne.n	8004bce <OV5640_SetBrightness+0x5a>
  {
    tmp = brightness_level[Level + 4];
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	3304      	adds	r3, #4
 8004bae:	3320      	adds	r3, #32
 8004bb0:	443b      	add	r3, r7
 8004bb2:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004bb6:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL7, &tmp, 1);
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	f103 0018 	add.w	r0, r3, #24
 8004bbe:	f107 020f 	add.w	r2, r7, #15
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	f245 5187 	movw	r1, #21895	; 0x5587
 8004bc8:	f000 fc52 	bl	8005470 <ov5640_write_reg>
 8004bcc:	61f8      	str	r0, [r7, #28]
  }
  if (ret == OV5640_OK)
 8004bce:	69fb      	ldr	r3, [r7, #28]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d10c      	bne.n	8004bee <OV5640_SetBrightness+0x7a>
  {
    tmp = 0x04;
 8004bd4:	2304      	movs	r3, #4
 8004bd6:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	f103 0018 	add.w	r0, r3, #24
 8004bde:	f107 020f 	add.w	r2, r7, #15
 8004be2:	2301      	movs	r3, #1
 8004be4:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 8004be8:	f000 fc42 	bl	8005470 <ov5640_write_reg>
 8004bec:	61f8      	str	r0, [r7, #28]
  }

  if (ret == OV5640_OK)
 8004bee:	69fb      	ldr	r3, [r7, #28]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d127      	bne.n	8004c44 <OV5640_SetBrightness+0xd0>
  {
    if (Level < 0)
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	da12      	bge.n	8004c20 <OV5640_SetBrightness+0xac>
    {
      tmp = 0x01;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	73fb      	strb	r3, [r7, #15]
      if (ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL8, &tmp, 1) != OV5640_OK)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	f103 0018 	add.w	r0, r3, #24
 8004c04:	f107 020f 	add.w	r2, r7, #15
 8004c08:	2301      	movs	r3, #1
 8004c0a:	f245 5188 	movw	r1, #21896	; 0x5588
 8004c0e:	f000 fc2f 	bl	8005470 <ov5640_write_reg>
 8004c12:	4603      	mov	r3, r0
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d015      	beq.n	8004c44 <OV5640_SetBrightness+0xd0>
      {
        ret = OV5640_ERROR;
 8004c18:	f04f 33ff 	mov.w	r3, #4294967295
 8004c1c:	61fb      	str	r3, [r7, #28]
 8004c1e:	e011      	b.n	8004c44 <OV5640_SetBrightness+0xd0>
      }
    }
    else
    {
      tmp = 0x09;
 8004c20:	2309      	movs	r3, #9
 8004c22:	73fb      	strb	r3, [r7, #15]
      if (ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL8, &tmp, 1) != OV5640_OK)
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	f103 0018 	add.w	r0, r3, #24
 8004c2a:	f107 020f 	add.w	r2, r7, #15
 8004c2e:	2301      	movs	r3, #1
 8004c30:	f245 5188 	movw	r1, #21896	; 0x5588
 8004c34:	f000 fc1c 	bl	8005470 <ov5640_write_reg>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d002      	beq.n	8004c44 <OV5640_SetBrightness+0xd0>
      {
        ret = OV5640_ERROR;
 8004c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8004c42:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ret;
 8004c44:	69fb      	ldr	r3, [r7, #28]
}
 8004c46:	4618      	mov	r0, r3
 8004c48:	3720      	adds	r7, #32
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	0801ee10 	.word	0x0801ee10

08004c54 <OV5640_SetSaturation>:
  * @param  pObj  pointer to component object
  * @param  Level Value to be configured
  * @retval Component status
  */
int32_t OV5640_SetSaturation(OV5640_Object_t *pObj, int32_t Level)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b088      	sub	sp, #32
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
 8004c5c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  const uint8_t saturation_level[] = {0x00U, 0x10U, 0x20U, 0x30U, 0x80U, 0x70U, 0x60U, 0x50U, 0x40U};
 8004c5e:	4a30      	ldr	r2, [pc, #192]	; (8004d20 <OV5640_SetSaturation+0xcc>)
 8004c60:	f107 0310 	add.w	r3, r7, #16
 8004c64:	ca07      	ldmia	r2, {r0, r1, r2}
 8004c66:	c303      	stmia	r3!, {r0, r1}
 8004c68:	701a      	strb	r2, [r3, #0]
  uint8_t tmp;

  tmp = 0xFF;
 8004c6a:	23ff      	movs	r3, #255	; 0xff
 8004c6c:	73fb      	strb	r3, [r7, #15]
  ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	f103 0018 	add.w	r0, r3, #24
 8004c74:	f107 020f 	add.w	r2, r7, #15
 8004c78:	2301      	movs	r3, #1
 8004c7a:	f245 0101 	movw	r1, #20481	; 0x5001
 8004c7e:	f000 fbf7 	bl	8005470 <ov5640_write_reg>
 8004c82:	61f8      	str	r0, [r7, #28]

  if (ret == OV5640_OK)
 8004c84:	69fb      	ldr	r3, [r7, #28]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d111      	bne.n	8004cae <OV5640_SetSaturation+0x5a>
  {
    tmp = saturation_level[Level + 4];
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	3304      	adds	r3, #4
 8004c8e:	3320      	adds	r3, #32
 8004c90:	443b      	add	r3, r7
 8004c92:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004c96:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL3, &tmp, 1);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	f103 0018 	add.w	r0, r3, #24
 8004c9e:	f107 020f 	add.w	r2, r7, #15
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	f245 5183 	movw	r1, #21891	; 0x5583
 8004ca8:	f000 fbe2 	bl	8005470 <ov5640_write_reg>
 8004cac:	61f8      	str	r0, [r7, #28]
  }
  if (ret == OV5640_OK)
 8004cae:	69fb      	ldr	r3, [r7, #28]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d10a      	bne.n	8004cca <OV5640_SetSaturation+0x76>
  {
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL4, &tmp, 1);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	f103 0018 	add.w	r0, r3, #24
 8004cba:	f107 020f 	add.w	r2, r7, #15
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	f245 5184 	movw	r1, #21892	; 0x5584
 8004cc4:	f000 fbd4 	bl	8005470 <ov5640_write_reg>
 8004cc8:	61f8      	str	r0, [r7, #28]
  }
  if (ret == OV5640_OK)
 8004cca:	69fb      	ldr	r3, [r7, #28]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d10c      	bne.n	8004cea <OV5640_SetSaturation+0x96>
  {
    tmp = 0x02;
 8004cd0:	2302      	movs	r3, #2
 8004cd2:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	f103 0018 	add.w	r0, r3, #24
 8004cda:	f107 020f 	add.w	r2, r7, #15
 8004cde:	2301      	movs	r3, #1
 8004ce0:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 8004ce4:	f000 fbc4 	bl	8005470 <ov5640_write_reg>
 8004ce8:	61f8      	str	r0, [r7, #28]
  }

  if (ret == OV5640_OK)
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d10c      	bne.n	8004d0a <OV5640_SetSaturation+0xb6>
  {
    tmp = 0x41;
 8004cf0:	2341      	movs	r3, #65	; 0x41
 8004cf2:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL8, &tmp, 1);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	f103 0018 	add.w	r0, r3, #24
 8004cfa:	f107 020f 	add.w	r2, r7, #15
 8004cfe:	2301      	movs	r3, #1
 8004d00:	f245 5188 	movw	r1, #21896	; 0x5588
 8004d04:	f000 fbb4 	bl	8005470 <ov5640_write_reg>
 8004d08:	61f8      	str	r0, [r7, #28]
  }

  if (ret != OV5640_OK)
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d002      	beq.n	8004d16 <OV5640_SetSaturation+0xc2>
  {
    ret = OV5640_ERROR;
 8004d10:	f04f 33ff 	mov.w	r3, #4294967295
 8004d14:	61fb      	str	r3, [r7, #28]
  }

  return ret;
 8004d16:	69fb      	ldr	r3, [r7, #28]
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3720      	adds	r7, #32
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	0801ee1c 	.word	0x0801ee1c

08004d24 <OV5640_SetContrast>:
  * @param  pObj  pointer to component object
  * @param  Level Value to be configured
  * @retval Component status
  */
int32_t OV5640_SetContrast(OV5640_Object_t *pObj, int32_t Level)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b088      	sub	sp, #32
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
 8004d2c:	6039      	str	r1, [r7, #0]
  int32_t ret;
  const uint8_t contrast_level[] = {0x10U, 0x14U, 0x18U, 0x1CU, 0x20U, 0x24U, 0x28U, 0x2CU, 0x30U};
 8004d2e:	4a30      	ldr	r2, [pc, #192]	; (8004df0 <OV5640_SetContrast+0xcc>)
 8004d30:	f107 0310 	add.w	r3, r7, #16
 8004d34:	ca07      	ldmia	r2, {r0, r1, r2}
 8004d36:	c303      	stmia	r3!, {r0, r1}
 8004d38:	701a      	strb	r2, [r3, #0]
  uint8_t tmp;

  tmp = 0xFF;
 8004d3a:	23ff      	movs	r3, #255	; 0xff
 8004d3c:	73fb      	strb	r3, [r7, #15]
  ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	f103 0018 	add.w	r0, r3, #24
 8004d44:	f107 020f 	add.w	r2, r7, #15
 8004d48:	2301      	movs	r3, #1
 8004d4a:	f245 0101 	movw	r1, #20481	; 0x5001
 8004d4e:	f000 fb8f 	bl	8005470 <ov5640_write_reg>
 8004d52:	61f8      	str	r0, [r7, #28]

  if (ret == OV5640_OK)
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d10c      	bne.n	8004d74 <OV5640_SetContrast+0x50>
  {
    tmp = 0x04;
 8004d5a:	2304      	movs	r3, #4
 8004d5c:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f103 0018 	add.w	r0, r3, #24
 8004d64:	f107 020f 	add.w	r2, r7, #15
 8004d68:	2301      	movs	r3, #1
 8004d6a:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 8004d6e:	f000 fb7f 	bl	8005470 <ov5640_write_reg>
 8004d72:	61f8      	str	r0, [r7, #28]
  }
  if (ret == OV5640_OK)
 8004d74:	69fb      	ldr	r3, [r7, #28]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d111      	bne.n	8004d9e <OV5640_SetContrast+0x7a>
  {
    tmp = contrast_level[Level + 4];
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	3304      	adds	r3, #4
 8004d7e:	3320      	adds	r3, #32
 8004d80:	443b      	add	r3, r7
 8004d82:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004d86:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL6, &tmp, 1);
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f103 0018 	add.w	r0, r3, #24
 8004d8e:	f107 020f 	add.w	r2, r7, #15
 8004d92:	2301      	movs	r3, #1
 8004d94:	f245 5186 	movw	r1, #21894	; 0x5586
 8004d98:	f000 fb6a 	bl	8005470 <ov5640_write_reg>
 8004d9c:	61f8      	str	r0, [r7, #28]
  }
  if (ret == OV5640_OK)
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d10a      	bne.n	8004dba <OV5640_SetContrast+0x96>
  {
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL5, &tmp, 1);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	f103 0018 	add.w	r0, r3, #24
 8004daa:	f107 020f 	add.w	r2, r7, #15
 8004dae:	2301      	movs	r3, #1
 8004db0:	f245 5185 	movw	r1, #21893	; 0x5585
 8004db4:	f000 fb5c 	bl	8005470 <ov5640_write_reg>
 8004db8:	61f8      	str	r0, [r7, #28]
  }
  if (ret == OV5640_OK)
 8004dba:	69fb      	ldr	r3, [r7, #28]
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d10c      	bne.n	8004dda <OV5640_SetContrast+0xb6>
  {
    tmp = 0x41;
 8004dc0:	2341      	movs	r3, #65	; 0x41
 8004dc2:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL8, &tmp, 1);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	f103 0018 	add.w	r0, r3, #24
 8004dca:	f107 020f 	add.w	r2, r7, #15
 8004dce:	2301      	movs	r3, #1
 8004dd0:	f245 5188 	movw	r1, #21896	; 0x5588
 8004dd4:	f000 fb4c 	bl	8005470 <ov5640_write_reg>
 8004dd8:	61f8      	str	r0, [r7, #28]
  }

  if (ret != OV5640_OK)
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d002      	beq.n	8004de6 <OV5640_SetContrast+0xc2>
  {
    ret = OV5640_ERROR;
 8004de0:	f04f 33ff 	mov.w	r3, #4294967295
 8004de4:	61fb      	str	r3, [r7, #28]
  }

  return ret;
 8004de6:	69fb      	ldr	r3, [r7, #28]
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3720      	adds	r7, #32
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}
 8004df0:	0801ee28 	.word	0x0801ee28

08004df4 <OV5640_SetHueDegree>:
  * @param  pObj  pointer to component object
  * @param  Level Value to be configured
  * @retval Component status
  */
int32_t OV5640_SetHueDegree(OV5640_Object_t *pObj, int32_t Degree)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b08e      	sub	sp, #56	; 0x38
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	6039      	str	r1, [r7, #0]
  int32_t ret;
  const uint8_t hue_degree_ctrl1[] = {0x80U, 0x6FU, 0x40U, 0x00U, 0x40U, 0x6FU, 0x80U, 0x6FU, 0x40U, 0x00U, 0x40U,
 8004dfe:	4a3c      	ldr	r2, [pc, #240]	; (8004ef0 <OV5640_SetHueDegree+0xfc>)
 8004e00:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004e04:	ca07      	ldmia	r2, {r0, r1, r2}
 8004e06:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                                      0x6FU
                                     };
  const uint8_t hue_degree_ctrl2[] = {0x00U, 0x40U, 0x6FU, 0x80U, 0x6FU, 0x40U, 0x00U, 0x40U, 0x6FU, 0x80U, 0x6FU,
 8004e0a:	4a3a      	ldr	r2, [pc, #232]	; (8004ef4 <OV5640_SetHueDegree+0x100>)
 8004e0c:	f107 031c 	add.w	r3, r7, #28
 8004e10:	ca07      	ldmia	r2, {r0, r1, r2}
 8004e12:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                                      0x40U
                                     };
  const uint8_t hue_degree_ctrl8[] = {0x32U, 0x32U, 0x32U, 0x02U, 0x02U, 0x02U, 0x01U, 0x01U, 0x01U, 0x31U, 0x31U,
 8004e16:	4a38      	ldr	r2, [pc, #224]	; (8004ef8 <OV5640_SetHueDegree+0x104>)
 8004e18:	f107 0310 	add.w	r3, r7, #16
 8004e1c:	ca07      	ldmia	r2, {r0, r1, r2}
 8004e1e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                                      0x31U
                                     };
  uint8_t tmp;

  tmp = 0xFF;
 8004e22:	23ff      	movs	r3, #255	; 0xff
 8004e24:	73fb      	strb	r3, [r7, #15]
  ret = ov5640_write_reg(&pObj->Ctx, OV5640_ISP_CONTROL01, &tmp, 1);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	f103 0018 	add.w	r0, r3, #24
 8004e2c:	f107 020f 	add.w	r2, r7, #15
 8004e30:	2301      	movs	r3, #1
 8004e32:	f245 0101 	movw	r1, #20481	; 0x5001
 8004e36:	f000 fb1b 	bl	8005470 <ov5640_write_reg>
 8004e3a:	6378      	str	r0, [r7, #52]	; 0x34

  if (ret == OV5640_OK)
 8004e3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d10c      	bne.n	8004e5c <OV5640_SetHueDegree+0x68>
  {
    tmp = 0x01;
 8004e42:	2301      	movs	r3, #1
 8004e44:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL0, &tmp, 1);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	f103 0018 	add.w	r0, r3, #24
 8004e4c:	f107 020f 	add.w	r2, r7, #15
 8004e50:	2301      	movs	r3, #1
 8004e52:	f44f 41ab 	mov.w	r1, #21888	; 0x5580
 8004e56:	f000 fb0b 	bl	8005470 <ov5640_write_reg>
 8004e5a:	6378      	str	r0, [r7, #52]	; 0x34
  }
  if (ret == OV5640_OK)
 8004e5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d111      	bne.n	8004e86 <OV5640_SetHueDegree+0x92>
  {
    tmp = hue_degree_ctrl1[Degree + 6];
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	3306      	adds	r3, #6
 8004e66:	3338      	adds	r3, #56	; 0x38
 8004e68:	443b      	add	r3, r7
 8004e6a:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004e6e:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL1, &tmp, 1);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	f103 0018 	add.w	r0, r3, #24
 8004e76:	f107 020f 	add.w	r2, r7, #15
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	f245 5181 	movw	r1, #21889	; 0x5581
 8004e80:	f000 faf6 	bl	8005470 <ov5640_write_reg>
 8004e84:	6378      	str	r0, [r7, #52]	; 0x34
  }
  if (ret == OV5640_OK)
 8004e86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d111      	bne.n	8004eb0 <OV5640_SetHueDegree+0xbc>
  {
    tmp = hue_degree_ctrl2[Degree + 6];
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	3306      	adds	r3, #6
 8004e90:	3338      	adds	r3, #56	; 0x38
 8004e92:	443b      	add	r3, r7
 8004e94:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8004e98:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL2, &tmp, 1);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	f103 0018 	add.w	r0, r3, #24
 8004ea0:	f107 020f 	add.w	r2, r7, #15
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	f245 5182 	movw	r1, #21890	; 0x5582
 8004eaa:	f000 fae1 	bl	8005470 <ov5640_write_reg>
 8004eae:	6378      	str	r0, [r7, #52]	; 0x34
  }
  if (ret == OV5640_OK)
 8004eb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d111      	bne.n	8004eda <OV5640_SetHueDegree+0xe6>
  {
    tmp = hue_degree_ctrl8[Degree + 6];
 8004eb6:	683b      	ldr	r3, [r7, #0]
 8004eb8:	3306      	adds	r3, #6
 8004eba:	3338      	adds	r3, #56	; 0x38
 8004ebc:	443b      	add	r3, r7
 8004ebe:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004ec2:	73fb      	strb	r3, [r7, #15]
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SDE_CTRL8, &tmp, 1);
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f103 0018 	add.w	r0, r3, #24
 8004eca:	f107 020f 	add.w	r2, r7, #15
 8004ece:	2301      	movs	r3, #1
 8004ed0:	f245 5188 	movw	r1, #21896	; 0x5588
 8004ed4:	f000 facc 	bl	8005470 <ov5640_write_reg>
 8004ed8:	6378      	str	r0, [r7, #52]	; 0x34
  }

  if (ret != OV5640_OK)
 8004eda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d002      	beq.n	8004ee6 <OV5640_SetHueDegree+0xf2>
  {
    ret = OV5640_ERROR;
 8004ee0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ee4:	637b      	str	r3, [r7, #52]	; 0x34
  }

  return ret;
 8004ee6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004ee8:	4618      	mov	r0, r3
 8004eea:	3738      	adds	r7, #56	; 0x38
 8004eec:	46bd      	mov	sp, r7
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	0801ee34 	.word	0x0801ee34
 8004ef4:	0801ee40 	.word	0x0801ee40
 8004ef8:	0801ee4c 	.word	0x0801ee4c

08004efc <OV5640_MirrorFlipConfig>:
  * @param  pObj  pointer to component object
  * @param  Config To configure mirror, flip, both or none
  * @retval Component status
  */
int32_t OV5640_MirrorFlipConfig(OV5640_Object_t *pObj, uint32_t Config)
{
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b084      	sub	sp, #16
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp3820 = 0;
 8004f06:	2300      	movs	r3, #0
 8004f08:	72fb      	strb	r3, [r7, #11]
  uint8_t tmp3821;

  if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_TC_REG20, &tmp3820, 1) != OV5640_OK)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	f103 0018 	add.w	r0, r3, #24
 8004f10:	f107 020b 	add.w	r2, r7, #11
 8004f14:	2301      	movs	r3, #1
 8004f16:	f643 0120 	movw	r1, #14368	; 0x3820
 8004f1a:	f000 fa92 	bl	8005442 <ov5640_read_reg>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d003      	beq.n	8004f2c <OV5640_MirrorFlipConfig+0x30>
  {
    ret = OV5640_ERROR;
 8004f24:	f04f 33ff 	mov.w	r3, #4294967295
 8004f28:	60fb      	str	r3, [r7, #12]
 8004f2a:	e0cb      	b.n	80050c4 <OV5640_MirrorFlipConfig+0x1c8>
  }
  else
  {
    tmp3820 &= 0xF9U;
 8004f2c:	7afb      	ldrb	r3, [r7, #11]
 8004f2e:	f023 0306 	bic.w	r3, r3, #6
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	72fb      	strb	r3, [r7, #11]

    if (ov5640_read_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	f103 0018 	add.w	r0, r3, #24
 8004f3c:	f107 020a 	add.w	r2, r7, #10
 8004f40:	2301      	movs	r3, #1
 8004f42:	f643 0121 	movw	r1, #14369	; 0x3821
 8004f46:	f000 fa7c 	bl	8005442 <ov5640_read_reg>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d003      	beq.n	8004f58 <OV5640_MirrorFlipConfig+0x5c>
    {
      ret = OV5640_ERROR;
 8004f50:	f04f 33ff 	mov.w	r3, #4294967295
 8004f54:	60fb      	str	r3, [r7, #12]
 8004f56:	e0b5      	b.n	80050c4 <OV5640_MirrorFlipConfig+0x1c8>
    }
    else
    {
      ret = OV5640_OK;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	60fb      	str	r3, [r7, #12]
      tmp3821 &= 0xF9U;
 8004f5c:	7abb      	ldrb	r3, [r7, #10]
 8004f5e:	f023 0306 	bic.w	r3, r3, #6
 8004f62:	b2db      	uxtb	r3, r3
 8004f64:	72bb      	strb	r3, [r7, #10]

      switch (Config)
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	2b03      	cmp	r3, #3
 8004f6a:	d056      	beq.n	800501a <OV5640_MirrorFlipConfig+0x11e>
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	2b03      	cmp	r3, #3
 8004f70:	d87f      	bhi.n	8005072 <OV5640_MirrorFlipConfig+0x176>
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d029      	beq.n	8004fcc <OV5640_MirrorFlipConfig+0xd0>
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	2b02      	cmp	r3, #2
 8004f7c:	d179      	bne.n	8005072 <OV5640_MirrorFlipConfig+0x176>
      {
        case OV5640_MIRROR:
          if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG20, &tmp3820, 1) != OV5640_OK)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	f103 0018 	add.w	r0, r3, #24
 8004f84:	f107 020b 	add.w	r2, r7, #11
 8004f88:	2301      	movs	r3, #1
 8004f8a:	f643 0120 	movw	r1, #14368	; 0x3820
 8004f8e:	f000 fa6f 	bl	8005470 <ov5640_write_reg>
 8004f92:	4603      	mov	r3, r0
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d003      	beq.n	8004fa0 <OV5640_MirrorFlipConfig+0xa4>
          {
            ret = OV5640_ERROR;
 8004f98:	f04f 33ff 	mov.w	r3, #4294967295
 8004f9c:	60fb      	str	r3, [r7, #12]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
            {
              ret = OV5640_ERROR;
            }
          }
          break;
 8004f9e:	e08a      	b.n	80050b6 <OV5640_MirrorFlipConfig+0x1ba>
            tmp3821 |= 0x06U;
 8004fa0:	7abb      	ldrb	r3, [r7, #10]
 8004fa2:	f043 0306 	orr.w	r3, r3, #6
 8004fa6:	b2db      	uxtb	r3, r3
 8004fa8:	72bb      	strb	r3, [r7, #10]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	f103 0018 	add.w	r0, r3, #24
 8004fb0:	f107 020a 	add.w	r2, r7, #10
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	f643 0121 	movw	r1, #14369	; 0x3821
 8004fba:	f000 fa59 	bl	8005470 <ov5640_write_reg>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d078      	beq.n	80050b6 <OV5640_MirrorFlipConfig+0x1ba>
              ret = OV5640_ERROR;
 8004fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8004fc8:	60fb      	str	r3, [r7, #12]
          break;
 8004fca:	e074      	b.n	80050b6 <OV5640_MirrorFlipConfig+0x1ba>
        case OV5640_FLIP:
          tmp3820 |= 0x06U;
 8004fcc:	7afb      	ldrb	r3, [r7, #11]
 8004fce:	f043 0306 	orr.w	r3, r3, #6
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	72fb      	strb	r3, [r7, #11]
          if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG20, &tmp3820, 1) != OV5640_OK)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f103 0018 	add.w	r0, r3, #24
 8004fdc:	f107 020b 	add.w	r2, r7, #11
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	f643 0120 	movw	r1, #14368	; 0x3820
 8004fe6:	f000 fa43 	bl	8005470 <ov5640_write_reg>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d003      	beq.n	8004ff8 <OV5640_MirrorFlipConfig+0xfc>
          {
            ret = OV5640_ERROR;
 8004ff0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ff4:	60fb      	str	r3, [r7, #12]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
            {
              ret = OV5640_ERROR;
            }
          }
          break;
 8004ff6:	e060      	b.n	80050ba <OV5640_MirrorFlipConfig+0x1be>
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	f103 0018 	add.w	r0, r3, #24
 8004ffe:	f107 020a 	add.w	r2, r7, #10
 8005002:	2301      	movs	r3, #1
 8005004:	f643 0121 	movw	r1, #14369	; 0x3821
 8005008:	f000 fa32 	bl	8005470 <ov5640_write_reg>
 800500c:	4603      	mov	r3, r0
 800500e:	2b00      	cmp	r3, #0
 8005010:	d053      	beq.n	80050ba <OV5640_MirrorFlipConfig+0x1be>
              ret = OV5640_ERROR;
 8005012:	f04f 33ff 	mov.w	r3, #4294967295
 8005016:	60fb      	str	r3, [r7, #12]
          break;
 8005018:	e04f      	b.n	80050ba <OV5640_MirrorFlipConfig+0x1be>
        case OV5640_MIRROR_FLIP:
          tmp3820 |= 0x06U;
 800501a:	7afb      	ldrb	r3, [r7, #11]
 800501c:	f043 0306 	orr.w	r3, r3, #6
 8005020:	b2db      	uxtb	r3, r3
 8005022:	72fb      	strb	r3, [r7, #11]
          if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG20, &tmp3820, 1) != OV5640_OK)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	f103 0018 	add.w	r0, r3, #24
 800502a:	f107 020b 	add.w	r2, r7, #11
 800502e:	2301      	movs	r3, #1
 8005030:	f643 0120 	movw	r1, #14368	; 0x3820
 8005034:	f000 fa1c 	bl	8005470 <ov5640_write_reg>
 8005038:	4603      	mov	r3, r0
 800503a:	2b00      	cmp	r3, #0
 800503c:	d003      	beq.n	8005046 <OV5640_MirrorFlipConfig+0x14a>
          {
            ret = OV5640_ERROR;
 800503e:	f04f 33ff 	mov.w	r3, #4294967295
 8005042:	60fb      	str	r3, [r7, #12]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
            {
              ret = OV5640_ERROR;
            }
          }
          break;
 8005044:	e03b      	b.n	80050be <OV5640_MirrorFlipConfig+0x1c2>
            tmp3821 |= 0x06U;
 8005046:	7abb      	ldrb	r3, [r7, #10]
 8005048:	f043 0306 	orr.w	r3, r3, #6
 800504c:	b2db      	uxtb	r3, r3
 800504e:	72bb      	strb	r3, [r7, #10]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	f103 0018 	add.w	r0, r3, #24
 8005056:	f107 020a 	add.w	r2, r7, #10
 800505a:	2301      	movs	r3, #1
 800505c:	f643 0121 	movw	r1, #14369	; 0x3821
 8005060:	f000 fa06 	bl	8005470 <ov5640_write_reg>
 8005064:	4603      	mov	r3, r0
 8005066:	2b00      	cmp	r3, #0
 8005068:	d029      	beq.n	80050be <OV5640_MirrorFlipConfig+0x1c2>
              ret = OV5640_ERROR;
 800506a:	f04f 33ff 	mov.w	r3, #4294967295
 800506e:	60fb      	str	r3, [r7, #12]
          break;
 8005070:	e025      	b.n	80050be <OV5640_MirrorFlipConfig+0x1c2>

        case OV5640_MIRROR_FLIP_NONE:
        default:
          if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG20, &tmp3820, 1) != OV5640_OK)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f103 0018 	add.w	r0, r3, #24
 8005078:	f107 020b 	add.w	r2, r7, #11
 800507c:	2301      	movs	r3, #1
 800507e:	f643 0120 	movw	r1, #14368	; 0x3820
 8005082:	f000 f9f5 	bl	8005470 <ov5640_write_reg>
 8005086:	4603      	mov	r3, r0
 8005088:	2b00      	cmp	r3, #0
 800508a:	d003      	beq.n	8005094 <OV5640_MirrorFlipConfig+0x198>
          {
            ret = OV5640_ERROR;
 800508c:	f04f 33ff 	mov.w	r3, #4294967295
 8005090:	60fb      	str	r3, [r7, #12]
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
            {
              ret = OV5640_ERROR;
            }
          }
          break;
 8005092:	e016      	b.n	80050c2 <OV5640_MirrorFlipConfig+0x1c6>
            if (ov5640_write_reg(&pObj->Ctx, OV5640_TIMING_TC_REG21, &tmp3821, 1) != OV5640_OK)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f103 0018 	add.w	r0, r3, #24
 800509a:	f107 020a 	add.w	r2, r7, #10
 800509e:	2301      	movs	r3, #1
 80050a0:	f643 0121 	movw	r1, #14369	; 0x3821
 80050a4:	f000 f9e4 	bl	8005470 <ov5640_write_reg>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d009      	beq.n	80050c2 <OV5640_MirrorFlipConfig+0x1c6>
              ret = OV5640_ERROR;
 80050ae:	f04f 33ff 	mov.w	r3, #4294967295
 80050b2:	60fb      	str	r3, [r7, #12]
          break;
 80050b4:	e005      	b.n	80050c2 <OV5640_MirrorFlipConfig+0x1c6>
          break;
 80050b6:	bf00      	nop
 80050b8:	e004      	b.n	80050c4 <OV5640_MirrorFlipConfig+0x1c8>
          break;
 80050ba:	bf00      	nop
 80050bc:	e002      	b.n	80050c4 <OV5640_MirrorFlipConfig+0x1c8>
          break;
 80050be:	bf00      	nop
 80050c0:	e000      	b.n	80050c4 <OV5640_MirrorFlipConfig+0x1c8>
          break;
 80050c2:	bf00      	nop
      }
    }
  }

  return ret;
 80050c4:	68fb      	ldr	r3, [r7, #12]
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3710      	adds	r7, #16
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}

080050ce <OV5640_ZoomConfig>:
  * @param  pObj  pointer to component object
  * @param  Zoom  Zoom to be configured
  * @retval Component status
  */
int32_t OV5640_ZoomConfig(OV5640_Object_t *pObj, uint32_t Zoom)
{
 80050ce:	b580      	push	{r7, lr}
 80050d0:	b086      	sub	sp, #24
 80050d2:	af00      	add	r7, sp, #0
 80050d4:	6078      	str	r0, [r7, #4]
 80050d6:	6039      	str	r1, [r7, #0]
  int32_t ret = OV5640_OK;
 80050d8:	2300      	movs	r3, #0
 80050da:	617b      	str	r3, [r7, #20]
  uint32_t res;
  uint32_t zoom;
  uint8_t tmp;

  /* Get camera resolution */
  if (OV5640_GetResolution(pObj, &res) != OV5640_OK)
 80050dc:	f107 030c 	add.w	r3, r7, #12
 80050e0:	4619      	mov	r1, r3
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f7ff f8a2 	bl	800422c <OV5640_GetResolution>
 80050e8:	4603      	mov	r3, r0
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d003      	beq.n	80050f6 <OV5640_ZoomConfig+0x28>
  {
    ret = OV5640_ERROR;
 80050ee:	f04f 33ff 	mov.w	r3, #4294967295
 80050f2:	617b      	str	r3, [r7, #20]
 80050f4:	e04e      	b.n	8005194 <OV5640_ZoomConfig+0xc6>
  }
  else
  {
    zoom = Zoom;
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	613b      	str	r3, [r7, #16]

    if (zoom == OV5640_ZOOM_x1)
 80050fa:	693b      	ldr	r3, [r7, #16]
 80050fc:	2b44      	cmp	r3, #68	; 0x44
 80050fe:	d112      	bne.n	8005126 <OV5640_ZoomConfig+0x58>
    {
      tmp = 0x10;
 8005100:	2310      	movs	r3, #16
 8005102:	72fb      	strb	r3, [r7, #11]
      if (ov5640_write_reg(&pObj->Ctx, OV5640_SCALE_CTRL0, &tmp, 1) != OV5640_OK)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f103 0018 	add.w	r0, r3, #24
 800510a:	f107 020b 	add.w	r2, r7, #11
 800510e:	2301      	movs	r3, #1
 8005110:	f44f 41ac 	mov.w	r1, #22016	; 0x5600
 8005114:	f000 f9ac 	bl	8005470 <ov5640_write_reg>
 8005118:	4603      	mov	r3, r0
 800511a:	2b00      	cmp	r3, #0
 800511c:	d03a      	beq.n	8005194 <OV5640_ZoomConfig+0xc6>
      {
        ret = OV5640_ERROR;
 800511e:	f04f 33ff 	mov.w	r3, #4294967295
 8005122:	617b      	str	r3, [r7, #20]
 8005124:	e036      	b.n	8005194 <OV5640_ZoomConfig+0xc6>
      }
    }
    else
    {
      switch (res)
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	2b02      	cmp	r3, #2
 800512a:	d802      	bhi.n	8005132 <OV5640_ZoomConfig+0x64>
 800512c:	2b00      	cmp	r3, #0
 800512e:	d103      	bne.n	8005138 <OV5640_ZoomConfig+0x6a>
          break;
        case OV5640_R640x480:
          zoom = zoom >> 2U;
          break;
        default:
          break;
 8005130:	e00a      	b.n	8005148 <OV5640_ZoomConfig+0x7a>
      switch (res)
 8005132:	2b03      	cmp	r3, #3
 8005134:	d004      	beq.n	8005140 <OV5640_ZoomConfig+0x72>
          break;
 8005136:	e007      	b.n	8005148 <OV5640_ZoomConfig+0x7a>
          zoom = zoom >> 1U;
 8005138:	693b      	ldr	r3, [r7, #16]
 800513a:	085b      	lsrs	r3, r3, #1
 800513c:	613b      	str	r3, [r7, #16]
          break;
 800513e:	e003      	b.n	8005148 <OV5640_ZoomConfig+0x7a>
          zoom = zoom >> 2U;
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	089b      	lsrs	r3, r3, #2
 8005144:	613b      	str	r3, [r7, #16]
          break;
 8005146:	bf00      	nop
      }

      tmp = 0x00;
 8005148:	2300      	movs	r3, #0
 800514a:	72fb      	strb	r3, [r7, #11]
      if (ov5640_write_reg(&pObj->Ctx, OV5640_SCALE_CTRL0, &tmp, 1) != OV5640_OK)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	f103 0018 	add.w	r0, r3, #24
 8005152:	f107 020b 	add.w	r2, r7, #11
 8005156:	2301      	movs	r3, #1
 8005158:	f44f 41ac 	mov.w	r1, #22016	; 0x5600
 800515c:	f000 f988 	bl	8005470 <ov5640_write_reg>
 8005160:	4603      	mov	r3, r0
 8005162:	2b00      	cmp	r3, #0
 8005164:	d003      	beq.n	800516e <OV5640_ZoomConfig+0xa0>
      {
        ret = OV5640_ERROR;
 8005166:	f04f 33ff 	mov.w	r3, #4294967295
 800516a:	617b      	str	r3, [r7, #20]
 800516c:	e012      	b.n	8005194 <OV5640_ZoomConfig+0xc6>
      }
      else
      {
        tmp = (uint8_t)zoom;
 800516e:	693b      	ldr	r3, [r7, #16]
 8005170:	b2db      	uxtb	r3, r3
 8005172:	72fb      	strb	r3, [r7, #11]
        if (ov5640_write_reg(&pObj->Ctx, OV5640_SCALE_CTRL1, &tmp, 1) != OV5640_OK)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f103 0018 	add.w	r0, r3, #24
 800517a:	f107 020b 	add.w	r2, r7, #11
 800517e:	2301      	movs	r3, #1
 8005180:	f245 6101 	movw	r1, #22017	; 0x5601
 8005184:	f000 f974 	bl	8005470 <ov5640_write_reg>
 8005188:	4603      	mov	r3, r0
 800518a:	2b00      	cmp	r3, #0
 800518c:	d002      	beq.n	8005194 <OV5640_ZoomConfig+0xc6>
        {
          ret = OV5640_ERROR;
 800518e:	f04f 33ff 	mov.w	r3, #4294967295
 8005192:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ret;
 8005194:	697b      	ldr	r3, [r7, #20]
}
 8005196:	4618      	mov	r0, r3
 8005198:	3718      	adds	r7, #24
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}

0800519e <OV5640_NightModeConfig>:
  * @param  pObj  pointer to component object
  * @param  Cmd   Enable disable night mode
  * @retval Component status
  */
int32_t OV5640_NightModeConfig(OV5640_Object_t *pObj, uint32_t Cmd)
{
 800519e:	b580      	push	{r7, lr}
 80051a0:	b084      	sub	sp, #16
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	6078      	str	r0, [r7, #4]
 80051a6:	6039      	str	r1, [r7, #0]
  int32_t ret;
  uint8_t tmp = 0;
 80051a8:	2300      	movs	r3, #0
 80051aa:	72fb      	strb	r3, [r7, #11]

  if (Cmd == NIGHT_MODE_ENABLE)
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	2b01      	cmp	r3, #1
 80051b0:	f040 80ce 	bne.w	8005350 <OV5640_NightModeConfig+0x1b2>
  {
    /* Auto Frame Rate: 15fps ~ 3.75fps night mode for 60/50Hz light environment,
    24Mhz clock input,24Mhz PCLK*/
    ret = ov5640_write_reg(&pObj->Ctx, OV5640_SC_PLL_CONTRL4, &tmp, 1);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	f103 0018 	add.w	r0, r3, #24
 80051ba:	f107 020b 	add.w	r2, r7, #11
 80051be:	2301      	movs	r3, #1
 80051c0:	f243 0138 	movw	r1, #12344	; 0x3038
 80051c4:	f000 f954 	bl	8005470 <ov5640_write_reg>
 80051c8:	60f8      	str	r0, [r7, #12]
    if (ret == OV5640_OK)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d10a      	bne.n	80051e6 <OV5640_NightModeConfig+0x48>
    {
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_SC_PLL_CONTRL5, &tmp, 1);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	f103 0018 	add.w	r0, r3, #24
 80051d6:	f107 020b 	add.w	r2, r7, #11
 80051da:	2301      	movs	r3, #1
 80051dc:	f243 0139 	movw	r1, #12345	; 0x3039
 80051e0:	f000 f946 	bl	8005470 <ov5640_write_reg>
 80051e4:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d10c      	bne.n	8005206 <OV5640_NightModeConfig+0x68>
    {
      tmp = 0x7C;
 80051ec:	237c      	movs	r3, #124	; 0x7c
 80051ee:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_CTRL00, &tmp, 1);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	f103 0018 	add.w	r0, r3, #24
 80051f6:	f107 020b 	add.w	r2, r7, #11
 80051fa:	2301      	movs	r3, #1
 80051fc:	f44f 5168 	mov.w	r1, #14848	; 0x3a00
 8005200:	f000 f936 	bl	8005470 <ov5640_write_reg>
 8005204:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d10c      	bne.n	8005226 <OV5640_NightModeConfig+0x88>
    {
      tmp = 0x01;
 800520c:	2301      	movs	r3, #1
 800520e:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_B50_STEP_HIGH, &tmp, 1);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	f103 0018 	add.w	r0, r3, #24
 8005216:	f107 020b 	add.w	r2, r7, #11
 800521a:	2301      	movs	r3, #1
 800521c:	f643 2108 	movw	r1, #14856	; 0x3a08
 8005220:	f000 f926 	bl	8005470 <ov5640_write_reg>
 8005224:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d10c      	bne.n	8005246 <OV5640_NightModeConfig+0xa8>
    {
      tmp = 0x27;
 800522c:	2327      	movs	r3, #39	; 0x27
 800522e:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_B50_STEP_LOW, &tmp, 1);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	f103 0018 	add.w	r0, r3, #24
 8005236:	f107 020b 	add.w	r2, r7, #11
 800523a:	2301      	movs	r3, #1
 800523c:	f643 2109 	movw	r1, #14857	; 0x3a09
 8005240:	f000 f916 	bl	8005470 <ov5640_write_reg>
 8005244:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d10c      	bne.n	8005266 <OV5640_NightModeConfig+0xc8>
    {
      tmp = 0x00;
 800524c:	2300      	movs	r3, #0
 800524e:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_B60_STEP_HIGH, &tmp, 1);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	f103 0018 	add.w	r0, r3, #24
 8005256:	f107 020b 	add.w	r2, r7, #11
 800525a:	2301      	movs	r3, #1
 800525c:	f643 210a 	movw	r1, #14858	; 0x3a0a
 8005260:	f000 f906 	bl	8005470 <ov5640_write_reg>
 8005264:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d10c      	bne.n	8005286 <OV5640_NightModeConfig+0xe8>
    {
      tmp = 0xF6;
 800526c:	23f6      	movs	r3, #246	; 0xf6
 800526e:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_B60_STEP_LOW, &tmp, 1);
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f103 0018 	add.w	r0, r3, #24
 8005276:	f107 020b 	add.w	r2, r7, #11
 800527a:	2301      	movs	r3, #1
 800527c:	f643 210b 	movw	r1, #14859	; 0x3a0b
 8005280:	f000 f8f6 	bl	8005470 <ov5640_write_reg>
 8005284:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d10c      	bne.n	80052a6 <OV5640_NightModeConfig+0x108>
    {
      tmp = 0x04;
 800528c:	2304      	movs	r3, #4
 800528e:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_CTRL0D, &tmp, 1);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	f103 0018 	add.w	r0, r3, #24
 8005296:	f107 020b 	add.w	r2, r7, #11
 800529a:	2301      	movs	r3, #1
 800529c:	f643 210d 	movw	r1, #14861	; 0x3a0d
 80052a0:	f000 f8e6 	bl	8005470 <ov5640_write_reg>
 80052a4:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d10a      	bne.n	80052c2 <OV5640_NightModeConfig+0x124>
    {
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_CTRL0E, &tmp, 1);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	f103 0018 	add.w	r0, r3, #24
 80052b2:	f107 020b 	add.w	r2, r7, #11
 80052b6:	2301      	movs	r3, #1
 80052b8:	f643 210e 	movw	r1, #14862	; 0x3a0e
 80052bc:	f000 f8d8 	bl	8005470 <ov5640_write_reg>
 80052c0:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d10c      	bne.n	80052e2 <OV5640_NightModeConfig+0x144>
    {
      tmp = 0x0B;
 80052c8:	230b      	movs	r3, #11
 80052ca:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_CTRL02, &tmp, 1);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f103 0018 	add.w	r0, r3, #24
 80052d2:	f107 020b 	add.w	r2, r7, #11
 80052d6:	2301      	movs	r3, #1
 80052d8:	f643 2102 	movw	r1, #14850	; 0x3a02
 80052dc:	f000 f8c8 	bl	8005470 <ov5640_write_reg>
 80052e0:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d10c      	bne.n	8005302 <OV5640_NightModeConfig+0x164>
    {
      tmp = 0x88;
 80052e8:	2388      	movs	r3, #136	; 0x88
 80052ea:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_CTRL03, &tmp, 1);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	f103 0018 	add.w	r0, r3, #24
 80052f2:	f107 020b 	add.w	r2, r7, #11
 80052f6:	2301      	movs	r3, #1
 80052f8:	f643 2103 	movw	r1, #14851	; 0x3a03
 80052fc:	f000 f8b8 	bl	8005470 <ov5640_write_reg>
 8005300:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d10c      	bne.n	8005322 <OV5640_NightModeConfig+0x184>
    {
      tmp = 0x0B;
 8005308:	230b      	movs	r3, #11
 800530a:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_MAX_EXPO_HIGH, &tmp, 1);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	f103 0018 	add.w	r0, r3, #24
 8005312:	f107 020b 	add.w	r2, r7, #11
 8005316:	2301      	movs	r3, #1
 8005318:	f643 2114 	movw	r1, #14868	; 0x3a14
 800531c:	f000 f8a8 	bl	8005470 <ov5640_write_reg>
 8005320:	60f8      	str	r0, [r7, #12]
    }
    if (ret == OV5640_OK)
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d10c      	bne.n	8005342 <OV5640_NightModeConfig+0x1a4>
    {
      tmp = 0x88;
 8005328:	2388      	movs	r3, #136	; 0x88
 800532a:	72fb      	strb	r3, [r7, #11]
      ret = ov5640_write_reg(&pObj->Ctx, OV5640_AEC_MAX_EXPO_LOW, &tmp, 1);
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	f103 0018 	add.w	r0, r3, #24
 8005332:	f107 020b 	add.w	r2, r7, #11
 8005336:	2301      	movs	r3, #1
 8005338:	f643 2115 	movw	r1, #14869	; 0x3a15
 800533c:	f000 f898 	bl	8005470 <ov5640_write_reg>
 8005340:	60f8      	str	r0, [r7, #12]
    }
    if (ret != OV5640_OK)
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d02b      	beq.n	80053a0 <OV5640_NightModeConfig+0x202>
    {
      ret = OV5640_ERROR;
 8005348:	f04f 33ff 	mov.w	r3, #4294967295
 800534c:	60fb      	str	r3, [r7, #12]
 800534e:	e027      	b.n	80053a0 <OV5640_NightModeConfig+0x202>
    }
  }
  else
  {
    if (ov5640_read_reg(&pObj->Ctx, OV5640_AEC_CTRL00, &tmp, 1) != OV5640_OK)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	f103 0018 	add.w	r0, r3, #24
 8005356:	f107 020b 	add.w	r2, r7, #11
 800535a:	2301      	movs	r3, #1
 800535c:	f44f 5168 	mov.w	r1, #14848	; 0x3a00
 8005360:	f000 f86f 	bl	8005442 <ov5640_read_reg>
 8005364:	4603      	mov	r3, r0
 8005366:	2b00      	cmp	r3, #0
 8005368:	d003      	beq.n	8005372 <OV5640_NightModeConfig+0x1d4>
    {
      ret = OV5640_ERROR;
 800536a:	f04f 33ff 	mov.w	r3, #4294967295
 800536e:	60fb      	str	r3, [r7, #12]
 8005370:	e016      	b.n	80053a0 <OV5640_NightModeConfig+0x202>
    }
    else
    {
      ret = OV5640_OK;
 8005372:	2300      	movs	r3, #0
 8005374:	60fb      	str	r3, [r7, #12]
      tmp &= 0xFBU;
 8005376:	7afb      	ldrb	r3, [r7, #11]
 8005378:	f023 0304 	bic.w	r3, r3, #4
 800537c:	b2db      	uxtb	r3, r3
 800537e:	72fb      	strb	r3, [r7, #11]
      /* Set Bit 2 to 0 */
      if (ov5640_write_reg(&pObj->Ctx, OV5640_AEC_CTRL00, &tmp, 1) != OV5640_OK)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	f103 0018 	add.w	r0, r3, #24
 8005386:	f107 020b 	add.w	r2, r7, #11
 800538a:	2301      	movs	r3, #1
 800538c:	f44f 5168 	mov.w	r1, #14848	; 0x3a00
 8005390:	f000 f86e 	bl	8005470 <ov5640_write_reg>
 8005394:	4603      	mov	r3, r0
 8005396:	2b00      	cmp	r3, #0
 8005398:	d002      	beq.n	80053a0 <OV5640_NightModeConfig+0x202>
      {
        ret = OV5640_ERROR;
 800539a:	f04f 33ff 	mov.w	r3, #4294967295
 800539e:	60fb      	str	r3, [r7, #12]
      }
    }
  }

  return ret;
 80053a0:	68fb      	ldr	r3, [r7, #12]
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	3710      	adds	r7, #16
 80053a6:	46bd      	mov	sp, r7
 80053a8:	bd80      	pop	{r7, pc}

080053aa <OV5640_Delay>:
  * @param pObj   pointer to component object
  * @param Delay  specifies the delay time length, in milliseconds
  * @retval OV5640_OK
  */
static int32_t OV5640_Delay(OV5640_Object_t *pObj, uint32_t Delay)
{
 80053aa:	b580      	push	{r7, lr}
 80053ac:	b084      	sub	sp, #16
 80053ae:	af00      	add	r7, sp, #0
 80053b0:	6078      	str	r0, [r7, #4]
 80053b2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	695b      	ldr	r3, [r3, #20]
 80053b8:	4798      	blx	r3
 80053ba:	4603      	mov	r3, r0
 80053bc:	60fb      	str	r3, [r7, #12]
  while ((pObj->IO.GetTick() - tickstart) < Delay)
 80053be:	bf00      	nop
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	695b      	ldr	r3, [r3, #20]
 80053c4:	4798      	blx	r3
 80053c6:	4603      	mov	r3, r0
 80053c8:	461a      	mov	r2, r3
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	1ad3      	subs	r3, r2, r3
 80053ce:	683a      	ldr	r2, [r7, #0]
 80053d0:	429a      	cmp	r2, r3
 80053d2:	d8f5      	bhi.n	80053c0 <OV5640_Delay+0x16>
  {
  }
  return OV5640_OK;
 80053d4:	2300      	movs	r3, #0
}
 80053d6:	4618      	mov	r0, r3
 80053d8:	3710      	adds	r7, #16
 80053da:	46bd      	mov	sp, r7
 80053dc:	bd80      	pop	{r7, pc}

080053de <OV5640_ReadRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval error status
  */
static int32_t OV5640_ReadRegWrap(void *handle, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80053de:	b590      	push	{r4, r7, lr}
 80053e0:	b087      	sub	sp, #28
 80053e2:	af00      	add	r7, sp, #0
 80053e4:	60f8      	str	r0, [r7, #12]
 80053e6:	607a      	str	r2, [r7, #4]
 80053e8:	461a      	mov	r2, r3
 80053ea:	460b      	mov	r3, r1
 80053ec:	817b      	strh	r3, [r7, #10]
 80053ee:	4613      	mov	r3, r2
 80053f0:	813b      	strh	r3, [r7, #8]
  OV5640_Object_t *pObj = (OV5640_Object_t *)handle;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	691c      	ldr	r4, [r3, #16]
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	8918      	ldrh	r0, [r3, #8]
 80053fe:	893b      	ldrh	r3, [r7, #8]
 8005400:	8979      	ldrh	r1, [r7, #10]
 8005402:	687a      	ldr	r2, [r7, #4]
 8005404:	47a0      	blx	r4
 8005406:	4603      	mov	r3, r0
}
 8005408:	4618      	mov	r0, r3
 800540a:	371c      	adds	r7, #28
 800540c:	46bd      	mov	sp, r7
 800540e:	bd90      	pop	{r4, r7, pc}

08005410 <OV5640_WriteRegWrap>:
  * @param  pData  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval error status
  */
static int32_t OV5640_WriteRegWrap(void *handle, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8005410:	b590      	push	{r4, r7, lr}
 8005412:	b087      	sub	sp, #28
 8005414:	af00      	add	r7, sp, #0
 8005416:	60f8      	str	r0, [r7, #12]
 8005418:	607a      	str	r2, [r7, #4]
 800541a:	461a      	mov	r2, r3
 800541c:	460b      	mov	r3, r1
 800541e:	817b      	strh	r3, [r7, #10]
 8005420:	4613      	mov	r3, r2
 8005422:	813b      	strh	r3, [r7, #8]
  OV5640_Object_t *pObj = (OV5640_Object_t *)handle;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8005428:	697b      	ldr	r3, [r7, #20]
 800542a:	68dc      	ldr	r4, [r3, #12]
 800542c:	697b      	ldr	r3, [r7, #20]
 800542e:	8918      	ldrh	r0, [r3, #8]
 8005430:	893b      	ldrh	r3, [r7, #8]
 8005432:	8979      	ldrh	r1, [r7, #10]
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	47a0      	blx	r4
 8005438:	4603      	mov	r3, r0
}
 800543a:	4618      	mov	r0, r3
 800543c:	371c      	adds	r7, #28
 800543e:	46bd      	mov	sp, r7
 8005440:	bd90      	pop	{r4, r7, pc}

08005442 <ov5640_read_reg>:
  * @param  pdata Pointer to data buffer
  * @param  length Number of data to read
  * @retval Component status
  */
int32_t ov5640_read_reg(ov5640_ctx_t *ctx, uint16_t reg, uint8_t *pdata, uint16_t length)
{
 8005442:	b590      	push	{r4, r7, lr}
 8005444:	b085      	sub	sp, #20
 8005446:	af00      	add	r7, sp, #0
 8005448:	60f8      	str	r0, [r7, #12]
 800544a:	607a      	str	r2, [r7, #4]
 800544c:	461a      	mov	r2, r3
 800544e:	460b      	mov	r3, r1
 8005450:	817b      	strh	r3, [r7, #10]
 8005452:	4613      	mov	r3, r2
 8005454:	813b      	strh	r3, [r7, #8]
  return ctx->ReadReg(ctx->handle, reg, pdata, length);
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	685c      	ldr	r4, [r3, #4]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	6898      	ldr	r0, [r3, #8]
 800545e:	893b      	ldrh	r3, [r7, #8]
 8005460:	8979      	ldrh	r1, [r7, #10]
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	47a0      	blx	r4
 8005466:	4603      	mov	r3, r0
}
 8005468:	4618      	mov	r0, r3
 800546a:	3714      	adds	r7, #20
 800546c:	46bd      	mov	sp, r7
 800546e:	bd90      	pop	{r4, r7, pc}

08005470 <ov5640_write_reg>:
  * @param  pdata Pointer to data buffer
  * @param  length Number of data to write
  * @retval Component status
  */
int32_t ov5640_write_reg(ov5640_ctx_t *ctx, uint16_t reg, uint8_t *data, uint16_t length)
{
 8005470:	b590      	push	{r4, r7, lr}
 8005472:	b085      	sub	sp, #20
 8005474:	af00      	add	r7, sp, #0
 8005476:	60f8      	str	r0, [r7, #12]
 8005478:	607a      	str	r2, [r7, #4]
 800547a:	461a      	mov	r2, r3
 800547c:	460b      	mov	r3, r1
 800547e:	817b      	strh	r3, [r7, #10]
 8005480:	4613      	mov	r3, r2
 8005482:	813b      	strh	r3, [r7, #8]
  return ctx->WriteReg(ctx->handle, reg, data, length);
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681c      	ldr	r4, [r3, #0]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	6898      	ldr	r0, [r3, #8]
 800548c:	893b      	ldrh	r3, [r7, #8]
 800548e:	8979      	ldrh	r1, [r7, #10]
 8005490:	687a      	ldr	r2, [r7, #4]
 8005492:	47a0      	blx	r4
 8005494:	4603      	mov	r3, r0
}
 8005496:	4618      	mov	r0, r3
 8005498:	3714      	adds	r7, #20
 800549a:	46bd      	mov	sp, r7
 800549c:	bd90      	pop	{r4, r7, pc}
	...

080054a0 <_Z11postProcessPmPf>:
#include "process.hpp"

void postProcess(uint32_t* buffer, float *predictions){
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b08c      	sub	sp, #48	; 0x30
 80054a4:	af02      	add	r7, sp, #8
 80054a6:	6078      	str	r0, [r7, #4]
 80054a8:	6039      	str	r1, [r7, #0]

	std::vector<T_PRED> boxes = nms(predictions);
 80054aa:	f107 0308 	add.w	r3, r7, #8
 80054ae:	6839      	ldr	r1, [r7, #0]
 80054b0:	4618      	mov	r0, r3
 80054b2:	f7fc fd09 	bl	8001ec8 <_Z3nmsPf>

	for(uint32_t i = 0; i<boxes.size(); i++){
 80054b6:	2300      	movs	r3, #0
 80054b8:	627b      	str	r3, [r7, #36]	; 0x24
 80054ba:	f107 0308 	add.w	r3, r7, #8
 80054be:	4618      	mov	r0, r3
 80054c0:	f7fc fefe 	bl	80022c0 <_ZNKSt6vectorISt5arrayIfLj5EESaIS1_EE4sizeEv>
 80054c4:	4602      	mov	r2, r0
 80054c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054c8:	4293      	cmp	r3, r2
 80054ca:	bf34      	ite	cc
 80054cc:	2301      	movcc	r3, #1
 80054ce:	2300      	movcs	r3, #0
 80054d0:	b2db      	uxtb	r3, r3
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d06f      	beq.n	80055b6 <_Z11postProcessPmPf+0x116>
		float x_start = boxes[i][1]*LTDC_WIDTH_FLOAT;
 80054d6:	f107 0308 	add.w	r3, r7, #8
 80054da:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80054dc:	4618      	mov	r0, r3
 80054de:	f7fc ff35 	bl	800234c <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EEixEj>
 80054e2:	4603      	mov	r3, r0
 80054e4:	2101      	movs	r1, #1
 80054e6:	4618      	mov	r0, r3
 80054e8:	f7fc fb65 	bl	8001bb6 <_ZNSt5arrayIfLj5EEixEj>
 80054ec:	4603      	mov	r3, r0
 80054ee:	edd3 7a00 	vldr	s15, [r3]
 80054f2:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80055c8 <_Z11postProcessPmPf+0x128>
 80054f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80054fa:	edc7 7a08 	vstr	s15, [r7, #32]
		float x_end = boxes[i][3]*LTDC_WIDTH_FLOAT;
 80054fe:	f107 0308 	add.w	r3, r7, #8
 8005502:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005504:	4618      	mov	r0, r3
 8005506:	f7fc ff21 	bl	800234c <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EEixEj>
 800550a:	4603      	mov	r3, r0
 800550c:	2103      	movs	r1, #3
 800550e:	4618      	mov	r0, r3
 8005510:	f7fc fb51 	bl	8001bb6 <_ZNSt5arrayIfLj5EEixEj>
 8005514:	4603      	mov	r3, r0
 8005516:	edd3 7a00 	vldr	s15, [r3]
 800551a:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80055c8 <_Z11postProcessPmPf+0x128>
 800551e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005522:	edc7 7a07 	vstr	s15, [r7, #28]
		float y_start = boxes[i][2]*LTDC_HEIGHT_FLOAT;
 8005526:	f107 0308 	add.w	r3, r7, #8
 800552a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800552c:	4618      	mov	r0, r3
 800552e:	f7fc ff0d 	bl	800234c <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EEixEj>
 8005532:	4603      	mov	r3, r0
 8005534:	2102      	movs	r1, #2
 8005536:	4618      	mov	r0, r3
 8005538:	f7fc fb3d 	bl	8001bb6 <_ZNSt5arrayIfLj5EEixEj>
 800553c:	4603      	mov	r3, r0
 800553e:	edd3 7a00 	vldr	s15, [r3]
 8005542:	ed9f 7a22 	vldr	s14, [pc, #136]	; 80055cc <_Z11postProcessPmPf+0x12c>
 8005546:	ee67 7a87 	vmul.f32	s15, s15, s14
 800554a:	edc7 7a06 	vstr	s15, [r7, #24]
		float y_end = boxes[i][4]*LTDC_HEIGHT_FLOAT;
 800554e:	f107 0308 	add.w	r3, r7, #8
 8005552:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8005554:	4618      	mov	r0, r3
 8005556:	f7fc fef9 	bl	800234c <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EEixEj>
 800555a:	4603      	mov	r3, r0
 800555c:	2104      	movs	r1, #4
 800555e:	4618      	mov	r0, r3
 8005560:	f7fc fb29 	bl	8001bb6 <_ZNSt5arrayIfLj5EEixEj>
 8005564:	4603      	mov	r3, r0
 8005566:	edd3 7a00 	vldr	s15, [r3]
 800556a:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80055cc <_Z11postProcessPmPf+0x12c>
 800556e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005572:	edc7 7a05 	vstr	s15, [r7, #20]
		drawRectangle(buffer, (int32_t)x_start, (int32_t)x_end, (int32_t)y_start, (int32_t)y_end);
 8005576:	edd7 7a08 	vldr	s15, [r7, #32]
 800557a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800557e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005582:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8005586:	edd7 7a06 	vldr	s15, [r7, #24]
 800558a:	eebd 6ae7 	vcvt.s32.f32	s12, s15
 800558e:	edd7 7a05 	vldr	s15, [r7, #20]
 8005592:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005596:	ee17 3a90 	vmov	r3, s15
 800559a:	9300      	str	r3, [sp, #0]
 800559c:	ee16 3a10 	vmov	r3, s12
 80055a0:	ee16 2a90 	vmov	r2, s13
 80055a4:	ee17 1a10 	vmov	r1, s14
 80055a8:	6878      	ldr	r0, [r7, #4]
 80055aa:	f7fb fb5d 	bl	8000c68 <drawRectangle>
	for(uint32_t i = 0; i<boxes.size(); i++){
 80055ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055b0:	3301      	adds	r3, #1
 80055b2:	627b      	str	r3, [r7, #36]	; 0x24
 80055b4:	e781      	b.n	80054ba <_Z11postProcessPmPf+0x1a>
	std::vector<T_PRED> boxes = nms(predictions);
 80055b6:	f107 0308 	add.w	r3, r7, #8
 80055ba:	4618      	mov	r0, r3
 80055bc:	f7fc fdf0 	bl	80021a0 <_ZNSt6vectorISt5arrayIfLj5EESaIS1_EED1Ev>
	}
}
 80055c0:	bf00      	nop
 80055c2:	3728      	adds	r7, #40	; 0x28
 80055c4:	46bd      	mov	sp, r7
 80055c6:	bd80      	pop	{r7, pc}
 80055c8:	43f00000 	.word	0x43f00000
 80055cc:	43880000 	.word	0x43880000

080055d0 <_isatty>:
  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
}

int _isatty(int fd) {
 80055d0:	b580      	push	{r7, lr}
 80055d2:	b082      	sub	sp, #8
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	db04      	blt.n	80055e8 <_isatty+0x18>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2b02      	cmp	r3, #2
 80055e2:	dc01      	bgt.n	80055e8 <_isatty+0x18>
    return 1;
 80055e4:	2301      	movs	r3, #1
 80055e6:	e005      	b.n	80055f4 <_isatty+0x24>

  errno = EBADF;
 80055e8:	f018 fb0a 	bl	801dc00 <__errno>
 80055ec:	4603      	mov	r3, r0
 80055ee:	2209      	movs	r2, #9
 80055f0:	601a      	str	r2, [r3, #0]
  return 0;
 80055f2:	2300      	movs	r3, #0
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	3708      	adds	r7, #8
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}

080055fc <_write>:

int _write(int fd, char* ptr, int len) {
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b086      	sub	sp, #24
 8005600:	af00      	add	r7, sp, #0
 8005602:	60f8      	str	r0, [r7, #12]
 8005604:	60b9      	str	r1, [r7, #8]
 8005606:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	2b01      	cmp	r3, #1
 800560c:	d002      	beq.n	8005614 <_write+0x18>
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2b02      	cmp	r3, #2
 8005612:	d111      	bne.n	8005638 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8005614:	4b0e      	ldr	r3, [pc, #56]	; (8005650 <_write+0x54>)
 8005616:	6818      	ldr	r0, [r3, #0]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	b29a      	uxth	r2, r3
 800561c:	f04f 33ff 	mov.w	r3, #4294967295
 8005620:	68b9      	ldr	r1, [r7, #8]
 8005622:	f00a fb3e 	bl	800fca2 <HAL_UART_Transmit>
 8005626:	4603      	mov	r3, r0
 8005628:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800562a:	7dfb      	ldrb	r3, [r7, #23]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d101      	bne.n	8005634 <_write+0x38>
      return len;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	e008      	b.n	8005646 <_write+0x4a>
    else
      return EIO;
 8005634:	2305      	movs	r3, #5
 8005636:	e006      	b.n	8005646 <_write+0x4a>
  }
  errno = EBADF;
 8005638:	f018 fae2 	bl	801dc00 <__errno>
 800563c:	4603      	mov	r3, r0
 800563e:	2209      	movs	r2, #9
 8005640:	601a      	str	r2, [r3, #0]
  return -1;
 8005642:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005646:	4618      	mov	r0, r3
 8005648:	3718      	adds	r7, #24
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}
 800564e:	bf00      	nop
 8005650:	2402c4b4 	.word	0x2402c4b4

08005654 <_close>:

int _close(int fd) {
 8005654:	b580      	push	{r7, lr}
 8005656:	b082      	sub	sp, #8
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2b00      	cmp	r3, #0
 8005660:	db04      	blt.n	800566c <_close+0x18>
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2b02      	cmp	r3, #2
 8005666:	dc01      	bgt.n	800566c <_close+0x18>
    return 0;
 8005668:	2300      	movs	r3, #0
 800566a:	e006      	b.n	800567a <_close+0x26>

  errno = EBADF;
 800566c:	f018 fac8 	bl	801dc00 <__errno>
 8005670:	4603      	mov	r3, r0
 8005672:	2209      	movs	r2, #9
 8005674:	601a      	str	r2, [r3, #0]
  return -1;
 8005676:	f04f 33ff 	mov.w	r3, #4294967295
}
 800567a:	4618      	mov	r0, r3
 800567c:	3708      	adds	r7, #8
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}
	...

08005684 <_read>:

int _read(int fd, char* ptr, int len) {
 8005684:	b580      	push	{r7, lr}
 8005686:	b086      	sub	sp, #24
 8005688:	af00      	add	r7, sp, #0
 800568a:	60f8      	str	r0, [r7, #12]
 800568c:	60b9      	str	r1, [r7, #8]
 800568e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d110      	bne.n	80056b8 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8005696:	4b0e      	ldr	r3, [pc, #56]	; (80056d0 <_read+0x4c>)
 8005698:	6818      	ldr	r0, [r3, #0]
 800569a:	f04f 33ff 	mov.w	r3, #4294967295
 800569e:	2201      	movs	r2, #1
 80056a0:	68b9      	ldr	r1, [r7, #8]
 80056a2:	f00a fb8c 	bl	800fdbe <HAL_UART_Receive>
 80056a6:	4603      	mov	r3, r0
 80056a8:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80056aa:	7dfb      	ldrb	r3, [r7, #23]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d101      	bne.n	80056b4 <_read+0x30>
      return 1;
 80056b0:	2301      	movs	r3, #1
 80056b2:	e008      	b.n	80056c6 <_read+0x42>
    else
      return EIO;
 80056b4:	2305      	movs	r3, #5
 80056b6:	e006      	b.n	80056c6 <_read+0x42>
  }
  errno = EBADF;
 80056b8:	f018 faa2 	bl	801dc00 <__errno>
 80056bc:	4603      	mov	r3, r0
 80056be:	2209      	movs	r2, #9
 80056c0:	601a      	str	r2, [r3, #0]
  return -1;
 80056c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80056c6:	4618      	mov	r0, r3
 80056c8:	3718      	adds	r7, #24
 80056ca:	46bd      	mov	sp, r7
 80056cc:	bd80      	pop	{r7, pc}
 80056ce:	bf00      	nop
 80056d0:	2402c4b4 	.word	0x2402c4b4

080056d4 <_fstat>:

int _fstat(int fd, struct stat* st) {
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b082      	sub	sp, #8
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
 80056dc:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	db08      	blt.n	80056f6 <_fstat+0x22>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2b02      	cmp	r3, #2
 80056e8:	dc05      	bgt.n	80056f6 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80056f0:	605a      	str	r2, [r3, #4]
    return 0;
 80056f2:	2300      	movs	r3, #0
 80056f4:	e005      	b.n	8005702 <_fstat+0x2e>
  }

  errno = EBADF;
 80056f6:	f018 fa83 	bl	801dc00 <__errno>
 80056fa:	4603      	mov	r3, r0
 80056fc:	2209      	movs	r2, #9
 80056fe:	601a      	str	r2, [r3, #0]
  return 0;
 8005700:	2300      	movs	r3, #0
}
 8005702:	4618      	mov	r0, r3
 8005704:	3708      	adds	r7, #8
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
	...

0800570c <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 800570c:	b580      	push	{r7, lr}
 800570e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8005710:	4b11      	ldr	r3, [pc, #68]	; (8005758 <MX_RTC_Init+0x4c>)
 8005712:	4a12      	ldr	r2, [pc, #72]	; (800575c <MX_RTC_Init+0x50>)
 8005714:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8005716:	4b10      	ldr	r3, [pc, #64]	; (8005758 <MX_RTC_Init+0x4c>)
 8005718:	2200      	movs	r2, #0
 800571a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800571c:	4b0e      	ldr	r3, [pc, #56]	; (8005758 <MX_RTC_Init+0x4c>)
 800571e:	227f      	movs	r2, #127	; 0x7f
 8005720:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8005722:	4b0d      	ldr	r3, [pc, #52]	; (8005758 <MX_RTC_Init+0x4c>)
 8005724:	22ff      	movs	r2, #255	; 0xff
 8005726:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8005728:	4b0b      	ldr	r3, [pc, #44]	; (8005758 <MX_RTC_Init+0x4c>)
 800572a:	2200      	movs	r2, #0
 800572c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800572e:	4b0a      	ldr	r3, [pc, #40]	; (8005758 <MX_RTC_Init+0x4c>)
 8005730:	2200      	movs	r2, #0
 8005732:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8005734:	4b08      	ldr	r3, [pc, #32]	; (8005758 <MX_RTC_Init+0x4c>)
 8005736:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800573a:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800573c:	4b06      	ldr	r3, [pc, #24]	; (8005758 <MX_RTC_Init+0x4c>)
 800573e:	2200      	movs	r2, #0
 8005740:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8005742:	4805      	ldr	r0, [pc, #20]	; (8005758 <MX_RTC_Init+0x4c>)
 8005744:	f00a f8a6 	bl	800f894 <HAL_RTC_Init>
 8005748:	4603      	mov	r3, r0
 800574a:	2b00      	cmp	r3, #0
 800574c:	d001      	beq.n	8005752 <MX_RTC_Init+0x46>
  {
    Error_Handler();
 800574e:	f7fc f9e5 	bl	8001b1c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8005752:	bf00      	nop
 8005754:	bd80      	pop	{r7, pc}
 8005756:	bf00      	nop
 8005758:	2402c4b8 	.word	0x2402c4b8
 800575c:	58004000 	.word	0x58004000

08005760 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b0b2      	sub	sp, #200	; 0xc8
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8005768:	f107 0308 	add.w	r3, r7, #8
 800576c:	22c0      	movs	r2, #192	; 0xc0
 800576e:	2100      	movs	r1, #0
 8005770:	4618      	mov	r0, r3
 8005772:	f018 faa7 	bl	801dcc4 <memset>
  if(rtcHandle->Instance==RTC)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a10      	ldr	r2, [pc, #64]	; (80057bc <HAL_RTC_MspInit+0x5c>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d119      	bne.n	80057b4 <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005780:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8005784:	f04f 0300 	mov.w	r3, #0
 8005788:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800578c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005790:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8005794:	f107 0308 	add.w	r3, r7, #8
 8005798:	4618      	mov	r0, r3
 800579a:	f008 fa9b 	bl	800dcd4 <HAL_RCCEx_PeriphCLKConfig>
 800579e:	4603      	mov	r3, r0
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d001      	beq.n	80057a8 <HAL_RTC_MspInit+0x48>
    {
      Error_Handler();
 80057a4:	f7fc f9ba 	bl	8001b1c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80057a8:	4b05      	ldr	r3, [pc, #20]	; (80057c0 <HAL_RTC_MspInit+0x60>)
 80057aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80057ac:	4a04      	ldr	r2, [pc, #16]	; (80057c0 <HAL_RTC_MspInit+0x60>)
 80057ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80057b2:	6713      	str	r3, [r2, #112]	; 0x70
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80057b4:	bf00      	nop
 80057b6:	37c8      	adds	r7, #200	; 0xc8
 80057b8:	46bd      	mov	sp, r7
 80057ba:	bd80      	pop	{r7, pc}
 80057bc:	58004000 	.word	0x58004000
 80057c0:	58024400 	.word	0x58024400

080057c4 <BSP_I2C4_Init>:
/**
  * @brief  Initializes I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C4_Init(void)
{
 80057c4:	b580      	push	{r7, lr}
 80057c6:	b082      	sub	sp, #8
 80057c8:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 80057ca:	2300      	movs	r3, #0
 80057cc:	607b      	str	r3, [r7, #4]

  hbus_i2c4.Instance = BUS_I2C4;
 80057ce:	4b16      	ldr	r3, [pc, #88]	; (8005828 <BSP_I2C4_Init+0x64>)
 80057d0:	4a16      	ldr	r2, [pc, #88]	; (800582c <BSP_I2C4_Init+0x68>)
 80057d2:	601a      	str	r2, [r3, #0]

  if (I2c4InitCounter == 0U)
 80057d4:	4b16      	ldr	r3, [pc, #88]	; (8005830 <BSP_I2C4_Init+0x6c>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d11f      	bne.n	800581c <BSP_I2C4_Init+0x58>
  {
    I2c4InitCounter++;
 80057dc:	4b14      	ldr	r3, [pc, #80]	; (8005830 <BSP_I2C4_Init+0x6c>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	3301      	adds	r3, #1
 80057e2:	4a13      	ldr	r2, [pc, #76]	; (8005830 <BSP_I2C4_Init+0x6c>)
 80057e4:	6013      	str	r3, [r2, #0]

    if (HAL_I2C_GetState(&hbus_i2c4) == HAL_I2C_STATE_RESET)
 80057e6:	4810      	ldr	r0, [pc, #64]	; (8005828 <BSP_I2C4_Init+0x64>)
 80057e8:	f006 fb0e 	bl	800be08 <HAL_I2C_GetState>
 80057ec:	4603      	mov	r3, r0
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d114      	bne.n	800581c <BSP_I2C4_Init+0x58>
        BspI2cSemaphore = osSemaphoreCreate(osSemaphore(BSP_I2C_SEM), 1);
      }
#endif
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
      /* Init the I2C4 Msp */
      I2C4_MspInit(&hbus_i2c4);
 80057f2:	480d      	ldr	r0, [pc, #52]	; (8005828 <BSP_I2C4_Init+0x64>)
 80057f4:	f000 fb60 	bl	8005eb8 <I2C4_MspInit>
        }
      }
      if (ret == BSP_ERROR_NONE)
      {
#endif
        if (MX_I2C4_Init(&hbus_i2c4, I2C_GetTiming(HAL_RCC_GetPCLK2Freq(), BUS_I2C4_FREQUENCY)) != HAL_OK)
 80057f8:	f008 fa56 	bl	800dca8 <HAL_RCC_GetPCLK2Freq>
 80057fc:	4603      	mov	r3, r0
 80057fe:	490d      	ldr	r1, [pc, #52]	; (8005834 <BSP_I2C4_Init+0x70>)
 8005800:	4618      	mov	r0, r3
 8005802:	f000 f8e3 	bl	80059cc <I2C_GetTiming>
 8005806:	4603      	mov	r3, r0
 8005808:	4619      	mov	r1, r3
 800580a:	4807      	ldr	r0, [pc, #28]	; (8005828 <BSP_I2C4_Init+0x64>)
 800580c:	f000 f838 	bl	8005880 <MX_I2C4_Init>
 8005810:	4603      	mov	r3, r0
 8005812:	2b00      	cmp	r3, #0
 8005814:	d002      	beq.n	800581c <BSP_I2C4_Init+0x58>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8005816:	f06f 0307 	mvn.w	r3, #7
 800581a:	607b      	str	r3, [r7, #4]
      }
#endif
    }
  }

  return ret;
 800581c:	687b      	ldr	r3, [r7, #4]
}
 800581e:	4618      	mov	r0, r3
 8005820:	3708      	adds	r7, #8
 8005822:	46bd      	mov	sp, r7
 8005824:	bd80      	pop	{r7, pc}
 8005826:	bf00      	nop
 8005828:	2402cee8 	.word	0x2402cee8
 800582c:	58001c00 	.word	0x58001c00
 8005830:	2402c4e0 	.word	0x2402c4e0
 8005834:	000186a0 	.word	0x000186a0

08005838 <BSP_I2C4_DeInit>:
/**
  * @brief  DeInitializes I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C4_DeInit(void)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b082      	sub	sp, #8
 800583c:	af00      	add	r7, sp, #0
  int32_t ret  = BSP_ERROR_NONE;
 800583e:	2300      	movs	r3, #0
 8005840:	607b      	str	r3, [r7, #4]

  I2c4InitCounter--;
 8005842:	4b0d      	ldr	r3, [pc, #52]	; (8005878 <BSP_I2C4_DeInit+0x40>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	3b01      	subs	r3, #1
 8005848:	4a0b      	ldr	r2, [pc, #44]	; (8005878 <BSP_I2C4_DeInit+0x40>)
 800584a:	6013      	str	r3, [r2, #0]

  if (I2c4InitCounter == 0U)
 800584c:	4b0a      	ldr	r3, [pc, #40]	; (8005878 <BSP_I2C4_DeInit+0x40>)
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2b00      	cmp	r3, #0
 8005852:	d10b      	bne.n	800586c <BSP_I2C4_DeInit+0x34>
  {
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 0)
    I2C4_MspDeInit(&hbus_i2c4);
 8005854:	4809      	ldr	r0, [pc, #36]	; (800587c <BSP_I2C4_DeInit+0x44>)
 8005856:	f000 fb9b 	bl	8005f90 <I2C4_MspDeInit>
#endif /* (USE_HAL_I2C_REGISTER_CALLBACKS == 0) */

    /* Init the I2C */
    if (HAL_I2C_DeInit(&hbus_i2c4) != HAL_OK)
 800585a:	4808      	ldr	r0, [pc, #32]	; (800587c <BSP_I2C4_DeInit+0x44>)
 800585c:	f006 f862 	bl	800b924 <HAL_I2C_DeInit>
 8005860:	4603      	mov	r3, r0
 8005862:	2b00      	cmp	r3, #0
 8005864:	d002      	beq.n	800586c <BSP_I2C4_DeInit+0x34>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 8005866:	f06f 0307 	mvn.w	r3, #7
 800586a:	607b      	str	r3, [r7, #4]
    }
  }

  return ret;
 800586c:	687b      	ldr	r3, [r7, #4]
}
 800586e:	4618      	mov	r0, r3
 8005870:	3708      	adds	r7, #8
 8005872:	46bd      	mov	sp, r7
 8005874:	bd80      	pop	{r7, pc}
 8005876:	bf00      	nop
 8005878:	2402c4e0 	.word	0x2402c4e0
 800587c:	2402cee8 	.word	0x2402cee8

08005880 <MX_I2C4_Init>:
  * @param  hI2c I2C handle
  * @param  timing I2C timing
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_I2C4_Init(I2C_HandleTypeDef *hI2c, uint32_t timing)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b084      	sub	sp, #16
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
 8005888:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800588a:	2300      	movs	r3, #0
 800588c:	73fb      	strb	r3, [r7, #15]

  hI2c->Init.Timing           = timing;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	683a      	ldr	r2, [r7, #0]
 8005892:	605a      	str	r2, [r3, #4]
  hI2c->Init.OwnAddress1      = 0;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2200      	movs	r2, #0
 8005898:	609a      	str	r2, [r3, #8]
  hI2c->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2201      	movs	r2, #1
 800589e:	60da      	str	r2, [r3, #12]
  hI2c->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2200      	movs	r2, #0
 80058a4:	611a      	str	r2, [r3, #16]
  hI2c->Init.OwnAddress2      = 0;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	615a      	str	r2, [r3, #20]
  hI2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	619a      	str	r2, [r3, #24]
  hI2c->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	61da      	str	r2, [r3, #28]
  hI2c->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	2200      	movs	r2, #0
 80058bc:	621a      	str	r2, [r3, #32]

  if (HAL_I2C_Init(hI2c) != HAL_OK)
 80058be:	6878      	ldr	r0, [r7, #4]
 80058c0:	f005 ffa0 	bl	800b804 <HAL_I2C_Init>
 80058c4:	4603      	mov	r3, r0
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d002      	beq.n	80058d0 <MX_I2C4_Init+0x50>
  {
    status = HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	73fb      	strb	r3, [r7, #15]
 80058ce:	e014      	b.n	80058fa <MX_I2C4_Init+0x7a>
  }
  else
  {
    uint32_t analog_filter;

    analog_filter = I2C_ANALOGFILTER_ENABLE;
 80058d0:	2300      	movs	r3, #0
 80058d2:	60bb      	str	r3, [r7, #8]
    if (HAL_I2CEx_ConfigAnalogFilter(hI2c, analog_filter) != HAL_OK)
 80058d4:	68b9      	ldr	r1, [r7, #8]
 80058d6:	6878      	ldr	r0, [r7, #4]
 80058d8:	f006 fd68 	bl	800c3ac <HAL_I2CEx_ConfigAnalogFilter>
 80058dc:	4603      	mov	r3, r0
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d002      	beq.n	80058e8 <MX_I2C4_Init+0x68>
    {
      status = HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	73fb      	strb	r3, [r7, #15]
 80058e6:	e008      	b.n	80058fa <MX_I2C4_Init+0x7a>
    }
    else
    {
      if (HAL_I2CEx_ConfigDigitalFilter(hI2c, I2C_DIGITAL_FILTER_COEF) != HAL_OK)
 80058e8:	2100      	movs	r1, #0
 80058ea:	6878      	ldr	r0, [r7, #4]
 80058ec:	f006 fda9 	bl	800c442 <HAL_I2CEx_ConfigDigitalFilter>
 80058f0:	4603      	mov	r3, r0
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	d001      	beq.n	80058fa <MX_I2C4_Init+0x7a>
      {
        status = HAL_ERROR;
 80058f6:	2301      	movs	r3, #1
 80058f8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }

  return status;
 80058fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80058fc:	4618      	mov	r0, r3
 80058fe:	3710      	adds	r7, #16
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}

08005904 <BSP_I2C4_WriteReg16>:
  * @param  pData  The target register value to be written
  * @param  Length buffer size to be written
  * @retval BSP status
  */
int32_t BSP_I2C4_WriteReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b088      	sub	sp, #32
 8005908:	af02      	add	r7, sp, #8
 800590a:	60ba      	str	r2, [r7, #8]
 800590c:	461a      	mov	r2, r3
 800590e:	4603      	mov	r3, r0
 8005910:	81fb      	strh	r3, [r7, #14]
 8005912:	460b      	mov	r3, r1
 8005914:	81bb      	strh	r3, [r7, #12]
 8005916:	4613      	mov	r3, r2
 8005918:	80fb      	strh	r3, [r7, #6]
  int32_t ret;
 #if defined(BSP_USE_CMSIS_OS)
  /* Get semaphore to prevent multiple I2C access */
  osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif
  if(I2C4_WriteReg(DevAddr, Reg, I2C_MEMADD_SIZE_16BIT, pData, Length) == 0)
 800591a:	89b9      	ldrh	r1, [r7, #12]
 800591c:	89f8      	ldrh	r0, [r7, #14]
 800591e:	88fb      	ldrh	r3, [r7, #6]
 8005920:	9300      	str	r3, [sp, #0]
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	2202      	movs	r2, #2
 8005926:	f000 fb57 	bl	8005fd8 <I2C4_WriteReg>
 800592a:	4603      	mov	r3, r0
 800592c:	2b00      	cmp	r3, #0
 800592e:	d102      	bne.n	8005936 <BSP_I2C4_WriteReg16+0x32>
  {
    ret = BSP_ERROR_NONE;
 8005930:	2300      	movs	r3, #0
 8005932:	617b      	str	r3, [r7, #20]
 8005934:	e00c      	b.n	8005950 <BSP_I2C4_WriteReg16+0x4c>
  }
  else
  {
    if( HAL_I2C_GetError(&hbus_i2c4) == HAL_I2C_ERROR_AF)
 8005936:	4809      	ldr	r0, [pc, #36]	; (800595c <BSP_I2C4_WriteReg16+0x58>)
 8005938:	f006 fa74 	bl	800be24 <HAL_I2C_GetError>
 800593c:	4603      	mov	r3, r0
 800593e:	2b04      	cmp	r3, #4
 8005940:	d103      	bne.n	800594a <BSP_I2C4_WriteReg16+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8005942:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8005946:	617b      	str	r3, [r7, #20]
 8005948:	e002      	b.n	8005950 <BSP_I2C4_WriteReg16+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 800594a:	f06f 0303 	mvn.w	r3, #3
 800594e:	617b      	str	r3, [r7, #20]
  }
#if defined(BSP_USE_CMSIS_OS)
  /* Release semaphore to prevent multiple I2C access */
  osSemaphoreRelease(BspI2cSemaphore);
#endif
  return ret;
 8005950:	697b      	ldr	r3, [r7, #20]
}
 8005952:	4618      	mov	r0, r3
 8005954:	3718      	adds	r7, #24
 8005956:	46bd      	mov	sp, r7
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop
 800595c:	2402cee8 	.word	0x2402cee8

08005960 <BSP_I2C4_ReadReg16>:
  * @param  pData   Pointer to data buffer
  * @param  Length  Length of the data
  * @retval BSP status
  */
int32_t BSP_I2C4_ReadReg16(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b088      	sub	sp, #32
 8005964:	af02      	add	r7, sp, #8
 8005966:	60ba      	str	r2, [r7, #8]
 8005968:	461a      	mov	r2, r3
 800596a:	4603      	mov	r3, r0
 800596c:	81fb      	strh	r3, [r7, #14]
 800596e:	460b      	mov	r3, r1
 8005970:	81bb      	strh	r3, [r7, #12]
 8005972:	4613      	mov	r3, r2
 8005974:	80fb      	strh	r3, [r7, #6]
  int32_t ret;
#if defined(BSP_USE_CMSIS_OS)
  /* Get semaphore to prevent multiple I2C access */
  osSemaphoreWait(BspI2cSemaphore, osWaitForever);
#endif
  if(I2C4_ReadReg(DevAddr, Reg, I2C_MEMADD_SIZE_16BIT, pData, Length) == 0)
 8005976:	89b9      	ldrh	r1, [r7, #12]
 8005978:	89f8      	ldrh	r0, [r7, #14]
 800597a:	88fb      	ldrh	r3, [r7, #6]
 800597c:	9300      	str	r3, [sp, #0]
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	2202      	movs	r2, #2
 8005982:	f000 fb4f 	bl	8006024 <I2C4_ReadReg>
 8005986:	4603      	mov	r3, r0
 8005988:	2b00      	cmp	r3, #0
 800598a:	d102      	bne.n	8005992 <BSP_I2C4_ReadReg16+0x32>
  {
    ret = BSP_ERROR_NONE;
 800598c:	2300      	movs	r3, #0
 800598e:	617b      	str	r3, [r7, #20]
 8005990:	e00c      	b.n	80059ac <BSP_I2C4_ReadReg16+0x4c>
  }
  else
  {
    if( HAL_I2C_GetError(&hbus_i2c4) == HAL_I2C_ERROR_AF)
 8005992:	4809      	ldr	r0, [pc, #36]	; (80059b8 <BSP_I2C4_ReadReg16+0x58>)
 8005994:	f006 fa46 	bl	800be24 <HAL_I2C_GetError>
 8005998:	4603      	mov	r3, r0
 800599a:	2b04      	cmp	r3, #4
 800599c:	d103      	bne.n	80059a6 <BSP_I2C4_ReadReg16+0x46>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 800599e:	f06f 0365 	mvn.w	r3, #101	; 0x65
 80059a2:	617b      	str	r3, [r7, #20]
 80059a4:	e002      	b.n	80059ac <BSP_I2C4_ReadReg16+0x4c>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 80059a6:	f06f 0303 	mvn.w	r3, #3
 80059aa:	617b      	str	r3, [r7, #20]
  }
#if defined(BSP_USE_CMSIS_OS)
  /* Release semaphore to prevent multiple I2C access */
  osSemaphoreRelease(BspI2cSemaphore);
#endif
  return ret;
 80059ac:	697b      	ldr	r3, [r7, #20]
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3718      	adds	r7, #24
 80059b2:	46bd      	mov	sp, r7
 80059b4:	bd80      	pop	{r7, pc}
 80059b6:	bf00      	nop
 80059b8:	2402cee8 	.word	0x2402cee8

080059bc <BSP_GetTick>:
/**
  * @brief  Delay function
  * @retval Tick value
  */
int32_t BSP_GetTick(void)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	af00      	add	r7, sp, #0
  return (int32_t)HAL_GetTick();
 80059c0:	f000 ffc6 	bl	8006950 <HAL_GetTick>
 80059c4:	4603      	mov	r3, r0
}
 80059c6:	4618      	mov	r0, r3
 80059c8:	bd80      	pop	{r7, pc}
	...

080059cc <I2C_GetTiming>:
  * @param  clock_src_freq I2C clock source in Hz.
  * @param  i2c_freq Required I2C clock in Hz.
  * @retval I2C timing or 0 in case of error.
  */
static uint32_t I2C_GetTiming(uint32_t clock_src_freq, uint32_t i2c_freq)
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b086      	sub	sp, #24
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	6039      	str	r1, [r7, #0]
  uint32_t ret = 0;
 80059d6:	2300      	movs	r3, #0
 80059d8:	617b      	str	r3, [r7, #20]
  uint32_t speed;
  uint32_t idx;

  if((clock_src_freq != 0U) && (i2c_freq != 0U))
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d06b      	beq.n	8005ab8 <I2C_GetTiming+0xec>
 80059e0:	683b      	ldr	r3, [r7, #0]
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d068      	beq.n	8005ab8 <I2C_GetTiming+0xec>
  {
    for ( speed = 0 ; speed <=  (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 80059e6:	2300      	movs	r3, #0
 80059e8:	613b      	str	r3, [r7, #16]
 80059ea:	e060      	b.n	8005aae <I2C_GetTiming+0xe2>
    {
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 80059ec:	4a35      	ldr	r2, [pc, #212]	; (8005ac4 <I2C_GetTiming+0xf8>)
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	212c      	movs	r1, #44	; 0x2c
 80059f2:	fb01 f303 	mul.w	r3, r1, r3
 80059f6:	4413      	add	r3, r2
 80059f8:	3304      	adds	r3, #4
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	683a      	ldr	r2, [r7, #0]
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d352      	bcc.n	8005aa8 <I2C_GetTiming+0xdc>
          (i2c_freq <= I2C_Charac[speed].freq_max))
 8005a02:	4a30      	ldr	r2, [pc, #192]	; (8005ac4 <I2C_GetTiming+0xf8>)
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	212c      	movs	r1, #44	; 0x2c
 8005a08:	fb01 f303 	mul.w	r3, r1, r3
 8005a0c:	4413      	add	r3, r2
 8005a0e:	3308      	adds	r3, #8
 8005a10:	681b      	ldr	r3, [r3, #0]
      if ((i2c_freq >= I2C_Charac[speed].freq_min) &&
 8005a12:	683a      	ldr	r2, [r7, #0]
 8005a14:	429a      	cmp	r2, r3
 8005a16:	d847      	bhi.n	8005aa8 <I2C_GetTiming+0xdc>
      {
        I2C_Compute_PRESC_SCLDEL_SDADEL(clock_src_freq, speed);
 8005a18:	6939      	ldr	r1, [r7, #16]
 8005a1a:	6878      	ldr	r0, [r7, #4]
 8005a1c:	f000 f856 	bl	8005acc <I2C_Compute_PRESC_SCLDEL_SDADEL>
        idx = I2C_Compute_SCLL_SCLH(clock_src_freq, speed);
 8005a20:	6939      	ldr	r1, [r7, #16]
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 f940 	bl	8005ca8 <I2C_Compute_SCLL_SCLH>
 8005a28:	60f8      	str	r0, [r7, #12]

        if (idx < I2C_VALID_TIMING_NBR)
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	2b7f      	cmp	r3, #127	; 0x7f
 8005a2e:	d842      	bhi.n	8005ab6 <I2C_GetTiming+0xea>
        {
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 8005a30:	4925      	ldr	r1, [pc, #148]	; (8005ac8 <I2C_GetTiming+0xfc>)
 8005a32:	68fa      	ldr	r2, [r7, #12]
 8005a34:	4613      	mov	r3, r2
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	4413      	add	r3, r2
 8005a3a:	009b      	lsls	r3, r3, #2
 8005a3c:	440b      	add	r3, r1
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	0719      	lsls	r1, r3, #28
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) |\
 8005a42:	4821      	ldr	r0, [pc, #132]	; (8005ac8 <I2C_GetTiming+0xfc>)
 8005a44:	68fa      	ldr	r2, [r7, #12]
 8005a46:	4613      	mov	r3, r2
 8005a48:	009b      	lsls	r3, r3, #2
 8005a4a:	4413      	add	r3, r2
 8005a4c:	009b      	lsls	r3, r3, #2
 8005a4e:	4403      	add	r3, r0
 8005a50:	3304      	adds	r3, #4
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	051b      	lsls	r3, r3, #20
 8005a56:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 8005a5a:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) |\
 8005a5c:	481a      	ldr	r0, [pc, #104]	; (8005ac8 <I2C_GetTiming+0xfc>)
 8005a5e:	68fa      	ldr	r2, [r7, #12]
 8005a60:	4613      	mov	r3, r2
 8005a62:	009b      	lsls	r3, r3, #2
 8005a64:	4413      	add	r3, r2
 8005a66:	009b      	lsls	r3, r3, #2
 8005a68:	4403      	add	r3, r0
 8005a6a:	3308      	adds	r3, #8
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	041b      	lsls	r3, r3, #16
 8005a70:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
                ((I2c_valid_timing[idx].tscldel & 0x0FU) << 20) |\
 8005a74:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].sclh & 0xFFU) << 8) |\
 8005a76:	4814      	ldr	r0, [pc, #80]	; (8005ac8 <I2C_GetTiming+0xfc>)
 8005a78:	68fa      	ldr	r2, [r7, #12]
 8005a7a:	4613      	mov	r3, r2
 8005a7c:	009b      	lsls	r3, r3, #2
 8005a7e:	4413      	add	r3, r2
 8005a80:	009b      	lsls	r3, r3, #2
 8005a82:	4403      	add	r3, r0
 8005a84:	330c      	adds	r3, #12
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	021b      	lsls	r3, r3, #8
 8005a8a:	b29b      	uxth	r3, r3
                ((I2c_valid_timing[idx].tsdadel & 0x0FU) << 16) |\
 8005a8c:	4319      	orrs	r1, r3
                ((I2c_valid_timing[idx].scll & 0xFFU) << 0);
 8005a8e:	480e      	ldr	r0, [pc, #56]	; (8005ac8 <I2C_GetTiming+0xfc>)
 8005a90:	68fa      	ldr	r2, [r7, #12]
 8005a92:	4613      	mov	r3, r2
 8005a94:	009b      	lsls	r3, r3, #2
 8005a96:	4413      	add	r3, r2
 8005a98:	009b      	lsls	r3, r3, #2
 8005a9a:	4403      	add	r3, r0
 8005a9c:	3310      	adds	r3, #16
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	b2db      	uxtb	r3, r3
          ret = ((I2c_valid_timing[idx].presc  & 0x0FU) << 28) |\
 8005aa2:	430b      	orrs	r3, r1
 8005aa4:	617b      	str	r3, [r7, #20]
        }
        break;
 8005aa6:	e006      	b.n	8005ab6 <I2C_GetTiming+0xea>
    for ( speed = 0 ; speed <=  (uint32_t)I2C_SPEED_FREQ_FAST_PLUS ; speed++)
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	3301      	adds	r3, #1
 8005aac:	613b      	str	r3, [r7, #16]
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	2b02      	cmp	r3, #2
 8005ab2:	d99b      	bls.n	80059ec <I2C_GetTiming+0x20>
 8005ab4:	e000      	b.n	8005ab8 <I2C_GetTiming+0xec>
        break;
 8005ab6:	bf00      	nop
      }
    }
  }

  return ret;
 8005ab8:	697b      	ldr	r3, [r7, #20]
}
 8005aba:	4618      	mov	r0, r3
 8005abc:	3718      	adds	r7, #24
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}
 8005ac2:	bf00      	nop
 8005ac4:	0801f464 	.word	0x0801f464
 8005ac8:	2402c4e4 	.word	0x2402c4e4

08005acc <I2C_Compute_PRESC_SCLDEL_SDADEL>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval None.
  */
static void I2C_Compute_PRESC_SCLDEL_SDADEL(uint32_t clock_src_freq, uint32_t I2C_speed)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b08f      	sub	sp, #60	; 0x3c
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
  uint32_t prev_presc = I2C_PRESC_MAX;
 8005ad6:	2310      	movs	r3, #16
 8005ad8:	637b      	str	r3, [r7, #52]	; 0x34
  int32_t  tsdadel_min, tsdadel_max;
  int32_t  tscldel_min;
  uint32_t presc, scldel, sdadel;
  uint32_t tafdel_min, tafdel_max;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U))/ clock_src_freq;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	085a      	lsrs	r2, r3, #1
 8005ade:	4b6e      	ldr	r3, [pc, #440]	; (8005c98 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1cc>)
 8005ae0:	4413      	add	r3, r2
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	fbb3 f3f2 	udiv	r3, r3, r2
 8005ae8:	61fb      	str	r3, [r7, #28]

  tafdel_min = I2C_ANALOG_FILTER_DELAY_MIN;
 8005aea:	2332      	movs	r3, #50	; 0x32
 8005aec:	61bb      	str	r3, [r7, #24]
  tafdel_max = I2C_ANALOG_FILTER_DELAY_MAX;
 8005aee:	f44f 7382 	mov.w	r3, #260	; 0x104
 8005af2:	617b      	str	r3, [r7, #20]
  /* tDNF = DNF x tI2CCLK
     tPRESC = (PRESC+1) x tI2CCLK
     SDADEL >= {tf +tHD;DAT(min) - tAF(min) - tDNF - [3 x tI2CCLK]} / {tPRESC}
     SDADEL <= {tVD;DAT(max) - tr - tAF(max) - tDNF- [4 x tI2CCLK]} / {tPRESC} */

  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 8005af4:	4a69      	ldr	r2, [pc, #420]	; (8005c9c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	212c      	movs	r1, #44	; 0x2c
 8005afa:	fb01 f303 	mul.w	r3, r1, r3
 8005afe:	4413      	add	r3, r2
 8005b00:	3324      	adds	r3, #36	; 0x24
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4618      	mov	r0, r3
 8005b06:	4a65      	ldr	r2, [pc, #404]	; (8005c9c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	212c      	movs	r1, #44	; 0x2c
 8005b0c:	fb01 f303 	mul.w	r3, r1, r3
 8005b10:	4413      	add	r3, r2
 8005b12:	330c      	adds	r3, #12
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	18c2      	adds	r2, r0, r3
    (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 8005b18:	69bb      	ldr	r3, [r7, #24]
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 8005b1a:	1ad2      	subs	r2, r2, r3
    (int32_t)tafdel_min - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 3) * (int32_t)ti2cclk);
 8005b1c:	495f      	ldr	r1, [pc, #380]	; (8005c9c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8005b1e:	683b      	ldr	r3, [r7, #0]
 8005b20:	202c      	movs	r0, #44	; 0x2c
 8005b22:	fb00 f303 	mul.w	r3, r0, r3
 8005b26:	440b      	add	r3, r1
 8005b28:	3328      	adds	r3, #40	; 0x28
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	3303      	adds	r3, #3
 8005b2e:	69f9      	ldr	r1, [r7, #28]
 8005b30:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_min = (int32_t)I2C_Charac[I2C_speed].tfall + (int32_t)I2C_Charac[I2C_speed].hddat_min -
 8005b34:	1ad3      	subs	r3, r2, r3
 8005b36:	633b      	str	r3, [r7, #48]	; 0x30

  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 8005b38:	4a58      	ldr	r2, [pc, #352]	; (8005c9c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	212c      	movs	r1, #44	; 0x2c
 8005b3e:	fb01 f303 	mul.w	r3, r1, r3
 8005b42:	4413      	add	r3, r2
 8005b44:	3310      	adds	r3, #16
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4618      	mov	r0, r3
 8005b4a:	4a54      	ldr	r2, [pc, #336]	; (8005c9c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8005b4c:	683b      	ldr	r3, [r7, #0]
 8005b4e:	212c      	movs	r1, #44	; 0x2c
 8005b50:	fb01 f303 	mul.w	r3, r1, r3
 8005b54:	4413      	add	r3, r2
 8005b56:	3320      	adds	r3, #32
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	1ac2      	subs	r2, r0, r3
    (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 8005b5c:	697b      	ldr	r3, [r7, #20]
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 8005b5e:	1ad2      	subs	r2, r2, r3
    (int32_t)tafdel_max - (int32_t)(((int32_t)I2C_Charac[I2C_speed].dnf + 4) * (int32_t)ti2cclk);
 8005b60:	494e      	ldr	r1, [pc, #312]	; (8005c9c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8005b62:	683b      	ldr	r3, [r7, #0]
 8005b64:	202c      	movs	r0, #44	; 0x2c
 8005b66:	fb00 f303 	mul.w	r3, r0, r3
 8005b6a:	440b      	add	r3, r1
 8005b6c:	3328      	adds	r3, #40	; 0x28
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	3304      	adds	r3, #4
 8005b72:	69f9      	ldr	r1, [r7, #28]
 8005b74:	fb01 f303 	mul.w	r3, r1, r3
  tsdadel_max = (int32_t)I2C_Charac[I2C_speed].vddat_max - (int32_t)I2C_Charac[I2C_speed].trise -
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	62fb      	str	r3, [r7, #44]	; 0x2c


  /* {[tr+ tSU;DAT(min)] / [tPRESC]} - 1 <= SCLDEL */
  tscldel_min = (int32_t)I2C_Charac[I2C_speed].trise + (int32_t)I2C_Charac[I2C_speed].sudat_min;
 8005b7c:	4a47      	ldr	r2, [pc, #284]	; (8005c9c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8005b7e:	683b      	ldr	r3, [r7, #0]
 8005b80:	212c      	movs	r1, #44	; 0x2c
 8005b82:	fb01 f303 	mul.w	r3, r1, r3
 8005b86:	4413      	add	r3, r2
 8005b88:	3320      	adds	r3, #32
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	4a43      	ldr	r2, [pc, #268]	; (8005c9c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d0>)
 8005b90:	683b      	ldr	r3, [r7, #0]
 8005b92:	212c      	movs	r1, #44	; 0x2c
 8005b94:	fb01 f303 	mul.w	r3, r1, r3
 8005b98:	4413      	add	r3, r2
 8005b9a:	3314      	adds	r3, #20
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	4403      	add	r3, r0
 8005ba0:	613b      	str	r3, [r7, #16]

  if (tsdadel_min <= 0)
 8005ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	dc01      	bgt.n	8005bac <I2C_Compute_PRESC_SCLDEL_SDADEL+0xe0>
  {
    tsdadel_min = 0;
 8005ba8:	2300      	movs	r3, #0
 8005baa:	633b      	str	r3, [r7, #48]	; 0x30
  }

  if (tsdadel_max <= 0)
 8005bac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	dc01      	bgt.n	8005bb6 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xea>
  {
    tsdadel_max = 0;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 8005bb6:	2300      	movs	r3, #0
 8005bb8:	62bb      	str	r3, [r7, #40]	; 0x28
 8005bba:	e062      	b.n	8005c82 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1b6>
  {
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	627b      	str	r3, [r7, #36]	; 0x24
 8005bc0:	e059      	b.n	8005c76 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1aa>
    {
      /* TSCLDEL = (SCLDEL+1) * (PRESC+1) * TI2CCLK */
      uint32_t tscldel = (scldel + 1U) * (presc + 1U) * ti2cclk;
 8005bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bc4:	3301      	adds	r3, #1
 8005bc6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005bc8:	3201      	adds	r2, #1
 8005bca:	fb03 f202 	mul.w	r2, r3, r2
 8005bce:	69fb      	ldr	r3, [r7, #28]
 8005bd0:	fb02 f303 	mul.w	r3, r2, r3
 8005bd4:	60fb      	str	r3, [r7, #12]

      if (tscldel >= (uint32_t)tscldel_min)
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	68fa      	ldr	r2, [r7, #12]
 8005bda:	429a      	cmp	r2, r3
 8005bdc:	d348      	bcc.n	8005c70 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1a4>
      {
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 8005bde:	2300      	movs	r3, #0
 8005be0:	623b      	str	r3, [r7, #32]
 8005be2:	e042      	b.n	8005c6a <I2C_Compute_PRESC_SCLDEL_SDADEL+0x19e>
        {
          /* TSDADEL = SDADEL * (PRESC+1) * TI2CCLK */
          uint32_t tsdadel = (sdadel * (presc + 1U)) * ti2cclk;
 8005be4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005be6:	3301      	adds	r3, #1
 8005be8:	6a3a      	ldr	r2, [r7, #32]
 8005bea:	fb03 f202 	mul.w	r2, r3, r2
 8005bee:	69fb      	ldr	r3, [r7, #28]
 8005bf0:	fb02 f303 	mul.w	r3, r2, r3
 8005bf4:	60bb      	str	r3, [r7, #8]

          if ((tsdadel >= (uint32_t)tsdadel_min) && (tsdadel <= (uint32_t)tsdadel_max))
 8005bf6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bf8:	68ba      	ldr	r2, [r7, #8]
 8005bfa:	429a      	cmp	r2, r3
 8005bfc:	d332      	bcc.n	8005c64 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
 8005bfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005c00:	68ba      	ldr	r2, [r7, #8]
 8005c02:	429a      	cmp	r2, r3
 8005c04:	d82e      	bhi.n	8005c64 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
          {
            if(presc != prev_presc)
 8005c06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c0a:	429a      	cmp	r2, r3
 8005c0c:	d02a      	beq.n	8005c64 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x198>
            {
              I2c_valid_timing[I2c_valid_timing_nbr].presc = presc;
 8005c0e:	4b24      	ldr	r3, [pc, #144]	; (8005ca0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	4924      	ldr	r1, [pc, #144]	; (8005ca4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 8005c14:	4613      	mov	r3, r2
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	4413      	add	r3, r2
 8005c1a:	009b      	lsls	r3, r3, #2
 8005c1c:	440b      	add	r3, r1
 8005c1e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005c20:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tscldel = scldel;
 8005c22:	4b1f      	ldr	r3, [pc, #124]	; (8005ca0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8005c24:	681a      	ldr	r2, [r3, #0]
 8005c26:	491f      	ldr	r1, [pc, #124]	; (8005ca4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 8005c28:	4613      	mov	r3, r2
 8005c2a:	009b      	lsls	r3, r3, #2
 8005c2c:	4413      	add	r3, r2
 8005c2e:	009b      	lsls	r3, r3, #2
 8005c30:	440b      	add	r3, r1
 8005c32:	3304      	adds	r3, #4
 8005c34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c36:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[I2c_valid_timing_nbr].tsdadel = sdadel;
 8005c38:	4b19      	ldr	r3, [pc, #100]	; (8005ca0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8005c3a:	681a      	ldr	r2, [r3, #0]
 8005c3c:	4919      	ldr	r1, [pc, #100]	; (8005ca4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d8>)
 8005c3e:	4613      	mov	r3, r2
 8005c40:	009b      	lsls	r3, r3, #2
 8005c42:	4413      	add	r3, r2
 8005c44:	009b      	lsls	r3, r3, #2
 8005c46:	440b      	add	r3, r1
 8005c48:	3308      	adds	r3, #8
 8005c4a:	6a3a      	ldr	r2, [r7, #32]
 8005c4c:	601a      	str	r2, [r3, #0]
              prev_presc = presc;
 8005c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c50:	637b      	str	r3, [r7, #52]	; 0x34
              I2c_valid_timing_nbr ++;
 8005c52:	4b13      	ldr	r3, [pc, #76]	; (8005ca0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	3301      	adds	r3, #1
 8005c58:	4a11      	ldr	r2, [pc, #68]	; (8005ca0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8005c5a:	6013      	str	r3, [r2, #0]

              if(I2c_valid_timing_nbr >= I2C_VALID_TIMING_NBR)
 8005c5c:	4b10      	ldr	r3, [pc, #64]	; (8005ca0 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1d4>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	2b7f      	cmp	r3, #127	; 0x7f
 8005c62:	d812      	bhi.n	8005c8a <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1be>
        for (sdadel = 0; sdadel < I2C_SDADEL_MAX; sdadel++)
 8005c64:	6a3b      	ldr	r3, [r7, #32]
 8005c66:	3301      	adds	r3, #1
 8005c68:	623b      	str	r3, [r7, #32]
 8005c6a:	6a3b      	ldr	r3, [r7, #32]
 8005c6c:	2b0f      	cmp	r3, #15
 8005c6e:	d9b9      	bls.n	8005be4 <I2C_Compute_PRESC_SCLDEL_SDADEL+0x118>
    for (scldel = 0; scldel < I2C_SCLDEL_MAX; scldel++)
 8005c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c72:	3301      	adds	r3, #1
 8005c74:	627b      	str	r3, [r7, #36]	; 0x24
 8005c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c78:	2b0f      	cmp	r3, #15
 8005c7a:	d9a2      	bls.n	8005bc2 <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf6>
  for (presc = 0; presc < I2C_PRESC_MAX; presc++)
 8005c7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c7e:	3301      	adds	r3, #1
 8005c80:	62bb      	str	r3, [r7, #40]	; 0x28
 8005c82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c84:	2b0f      	cmp	r3, #15
 8005c86:	d999      	bls.n	8005bbc <I2C_Compute_PRESC_SCLDEL_SDADEL+0xf0>
 8005c88:	e000      	b.n	8005c8c <I2C_Compute_PRESC_SCLDEL_SDADEL+0x1c0>
              {
                return;
 8005c8a:	bf00      	nop
          }
        }
      }
    }
  }
}
 8005c8c:	373c      	adds	r7, #60	; 0x3c
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c94:	4770      	bx	lr
 8005c96:	bf00      	nop
 8005c98:	3b9aca00 	.word	0x3b9aca00
 8005c9c:	0801f464 	.word	0x0801f464
 8005ca0:	2402cee4 	.word	0x2402cee4
 8005ca4:	2402c4e4 	.word	0x2402c4e4

08005ca8 <I2C_Compute_SCLL_SCLH>:
  * @param  clock_src_freq I2C source clock in HZ.
  * @param  I2C_speed I2C frequency (index).
  * @retval config index (0 to I2C_VALID_TIMING_NBR], 0xFFFFFFFF for no valid config.
  */
static uint32_t I2C_Compute_SCLL_SCLH (uint32_t clock_src_freq, uint32_t I2C_speed)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b093      	sub	sp, #76	; 0x4c
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	6039      	str	r1, [r7, #0]
 uint32_t ret = 0xFFFFFFFFU;
 8005cb2:	f04f 33ff 	mov.w	r3, #4294967295
 8005cb6:	647b      	str	r3, [r7, #68]	; 0x44
  uint32_t dnf_delay;
  uint32_t clk_min, clk_max;
  uint32_t scll, sclh;
  uint32_t tafdel_min;

  ti2cclk   = (SEC2NSEC + (clock_src_freq / 2U))/ clock_src_freq;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	085a      	lsrs	r2, r3, #1
 8005cbc:	4b7a      	ldr	r3, [pc, #488]	; (8005ea8 <I2C_Compute_SCLL_SCLH+0x200>)
 8005cbe:	4413      	add	r3, r2
 8005cc0:	687a      	ldr	r2, [r7, #4]
 8005cc2:	fbb3 f3f2 	udiv	r3, r3, r2
 8005cc6:	62fb      	str	r3, [r7, #44]	; 0x2c
  ti2cspeed   = (SEC2NSEC + (I2C_Charac[I2C_speed].freq / 2U))/ I2C_Charac[I2C_speed].freq;
 8005cc8:	4a78      	ldr	r2, [pc, #480]	; (8005eac <I2C_Compute_SCLL_SCLH+0x204>)
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	212c      	movs	r1, #44	; 0x2c
 8005cce:	fb01 f303 	mul.w	r3, r1, r3
 8005cd2:	4413      	add	r3, r2
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	085a      	lsrs	r2, r3, #1
 8005cd8:	4b73      	ldr	r3, [pc, #460]	; (8005ea8 <I2C_Compute_SCLL_SCLH+0x200>)
 8005cda:	4413      	add	r3, r2
 8005cdc:	4973      	ldr	r1, [pc, #460]	; (8005eac <I2C_Compute_SCLL_SCLH+0x204>)
 8005cde:	683a      	ldr	r2, [r7, #0]
 8005ce0:	202c      	movs	r0, #44	; 0x2c
 8005ce2:	fb00 f202 	mul.w	r2, r0, r2
 8005ce6:	440a      	add	r2, r1
 8005ce8:	6812      	ldr	r2, [r2, #0]
 8005cea:	fbb3 f3f2 	udiv	r3, r3, r2
 8005cee:	62bb      	str	r3, [r7, #40]	; 0x28

  tafdel_min = I2C_ANALOG_FILTER_DELAY_MIN;
 8005cf0:	2332      	movs	r3, #50	; 0x32
 8005cf2:	627b      	str	r3, [r7, #36]	; 0x24

  /* tDNF = DNF x tI2CCLK */
  dnf_delay = I2C_Charac[I2C_speed].dnf * ti2cclk;
 8005cf4:	4a6d      	ldr	r2, [pc, #436]	; (8005eac <I2C_Compute_SCLL_SCLH+0x204>)
 8005cf6:	683b      	ldr	r3, [r7, #0]
 8005cf8:	212c      	movs	r1, #44	; 0x2c
 8005cfa:	fb01 f303 	mul.w	r3, r1, r3
 8005cfe:	4413      	add	r3, r2
 8005d00:	3328      	adds	r3, #40	; 0x28
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d06:	fb02 f303 	mul.w	r3, r2, r3
 8005d0a:	623b      	str	r3, [r7, #32]

  clk_max = SEC2NSEC / I2C_Charac[I2C_speed].freq_min;
 8005d0c:	4a67      	ldr	r2, [pc, #412]	; (8005eac <I2C_Compute_SCLL_SCLH+0x204>)
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	212c      	movs	r1, #44	; 0x2c
 8005d12:	fb01 f303 	mul.w	r3, r1, r3
 8005d16:	4413      	add	r3, r2
 8005d18:	3304      	adds	r3, #4
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	4a62      	ldr	r2, [pc, #392]	; (8005ea8 <I2C_Compute_SCLL_SCLH+0x200>)
 8005d1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d22:	61fb      	str	r3, [r7, #28]
  clk_min = SEC2NSEC / I2C_Charac[I2C_speed].freq_max;
 8005d24:	4a61      	ldr	r2, [pc, #388]	; (8005eac <I2C_Compute_SCLL_SCLH+0x204>)
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	212c      	movs	r1, #44	; 0x2c
 8005d2a:	fb01 f303 	mul.w	r3, r1, r3
 8005d2e:	4413      	add	r3, r2
 8005d30:	3308      	adds	r3, #8
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a5c      	ldr	r2, [pc, #368]	; (8005ea8 <I2C_Compute_SCLL_SCLH+0x200>)
 8005d36:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d3a:	61bb      	str	r3, [r7, #24]

  prev_error = ti2cspeed;
 8005d3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d3e:	643b      	str	r3, [r7, #64]	; 0x40

  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 8005d40:	2300      	movs	r3, #0
 8005d42:	637b      	str	r3, [r7, #52]	; 0x34
 8005d44:	e0a3      	b.n	8005e8e <I2C_Compute_SCLL_SCLH+0x1e6>
  {
    /* tPRESC = (PRESC+1) x tI2CCLK*/
    uint32_t tpresc = (I2c_valid_timing[count].presc + 1U) * ti2cclk;
 8005d46:	495a      	ldr	r1, [pc, #360]	; (8005eb0 <I2C_Compute_SCLL_SCLH+0x208>)
 8005d48:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005d4a:	4613      	mov	r3, r2
 8005d4c:	009b      	lsls	r3, r3, #2
 8005d4e:	4413      	add	r3, r2
 8005d50:	009b      	lsls	r3, r3, #2
 8005d52:	440b      	add	r3, r1
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	1c5a      	adds	r2, r3, #1
 8005d58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d5a:	fb02 f303 	mul.w	r3, r2, r3
 8005d5e:	617b      	str	r3, [r7, #20]

    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 8005d60:	2300      	movs	r3, #0
 8005d62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d64:	e08c      	b.n	8005e80 <I2C_Compute_SCLL_SCLH+0x1d8>
    {
      /* tLOW(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLL+1) x tPRESC ] */
      uint32_t tscl_l = tafdel_min + dnf_delay + (2U * ti2cclk) + ((scll + 1U) * tpresc);
 8005d66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d68:	6a3b      	ldr	r3, [r7, #32]
 8005d6a:	441a      	add	r2, r3
 8005d6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d6e:	3301      	adds	r3, #1
 8005d70:	6979      	ldr	r1, [r7, #20]
 8005d72:	fb03 f101 	mul.w	r1, r3, r1
 8005d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d78:	005b      	lsls	r3, r3, #1
 8005d7a:	440b      	add	r3, r1
 8005d7c:	4413      	add	r3, r2
 8005d7e:	613b      	str	r3, [r7, #16]


      /* The I2CCLK period tI2CCLK must respect the following conditions:
      tI2CCLK < (tLOW - tfilters) / 4 and tI2CCLK < tHIGH */
      if ((tscl_l > I2C_Charac[I2C_speed].lscl_min) && (ti2cclk < ((tscl_l - tafdel_min - dnf_delay) / 4U)))
 8005d80:	4a4a      	ldr	r2, [pc, #296]	; (8005eac <I2C_Compute_SCLL_SCLH+0x204>)
 8005d82:	683b      	ldr	r3, [r7, #0]
 8005d84:	212c      	movs	r1, #44	; 0x2c
 8005d86:	fb01 f303 	mul.w	r3, r1, r3
 8005d8a:	4413      	add	r3, r2
 8005d8c:	3318      	adds	r3, #24
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	693a      	ldr	r2, [r7, #16]
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d971      	bls.n	8005e7a <I2C_Compute_SCLL_SCLH+0x1d2>
 8005d96:	693a      	ldr	r2, [r7, #16]
 8005d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d9a:	1ad2      	subs	r2, r2, r3
 8005d9c:	6a3b      	ldr	r3, [r7, #32]
 8005d9e:	1ad3      	subs	r3, r2, r3
 8005da0:	089b      	lsrs	r3, r3, #2
 8005da2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005da4:	429a      	cmp	r2, r3
 8005da6:	d268      	bcs.n	8005e7a <I2C_Compute_SCLL_SCLH+0x1d2>
      {
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 8005da8:	2300      	movs	r3, #0
 8005daa:	63bb      	str	r3, [r7, #56]	; 0x38
 8005dac:	e062      	b.n	8005e74 <I2C_Compute_SCLL_SCLH+0x1cc>
        {
          /* tHIGH(min) <= tAF(min) + tDNF + 2 x tI2CCLK + [(SCLH+1) x tPRESC] */
          uint32_t tscl_h = tafdel_min + dnf_delay + (2U * ti2cclk) + ((sclh + 1U) * tpresc);
 8005dae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005db0:	6a3b      	ldr	r3, [r7, #32]
 8005db2:	441a      	add	r2, r3
 8005db4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005db6:	3301      	adds	r3, #1
 8005db8:	6979      	ldr	r1, [r7, #20]
 8005dba:	fb03 f101 	mul.w	r1, r3, r1
 8005dbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005dc0:	005b      	lsls	r3, r3, #1
 8005dc2:	440b      	add	r3, r1
 8005dc4:	4413      	add	r3, r2
 8005dc6:	60fb      	str	r3, [r7, #12]

          /* tSCL = tf + tLOW + tr + tHIGH */
          uint32_t tscl = tscl_l + tscl_h + I2C_Charac[I2C_speed].trise + I2C_Charac[I2C_speed].tfall;
 8005dc8:	693a      	ldr	r2, [r7, #16]
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	441a      	add	r2, r3
 8005dce:	4937      	ldr	r1, [pc, #220]	; (8005eac <I2C_Compute_SCLL_SCLH+0x204>)
 8005dd0:	683b      	ldr	r3, [r7, #0]
 8005dd2:	202c      	movs	r0, #44	; 0x2c
 8005dd4:	fb00 f303 	mul.w	r3, r0, r3
 8005dd8:	440b      	add	r3, r1
 8005dda:	3320      	adds	r3, #32
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	441a      	add	r2, r3
 8005de0:	4932      	ldr	r1, [pc, #200]	; (8005eac <I2C_Compute_SCLL_SCLH+0x204>)
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	202c      	movs	r0, #44	; 0x2c
 8005de6:	fb00 f303 	mul.w	r3, r0, r3
 8005dea:	440b      	add	r3, r1
 8005dec:	3324      	adds	r3, #36	; 0x24
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4413      	add	r3, r2
 8005df2:	60bb      	str	r3, [r7, #8]

          if ((tscl >= clk_min) && (tscl <= clk_max) && (tscl_h >= I2C_Charac[I2C_speed].hscl_min) && (ti2cclk < tscl_h))
 8005df4:	68ba      	ldr	r2, [r7, #8]
 8005df6:	69bb      	ldr	r3, [r7, #24]
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d338      	bcc.n	8005e6e <I2C_Compute_SCLL_SCLH+0x1c6>
 8005dfc:	68ba      	ldr	r2, [r7, #8]
 8005dfe:	69fb      	ldr	r3, [r7, #28]
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d834      	bhi.n	8005e6e <I2C_Compute_SCLL_SCLH+0x1c6>
 8005e04:	4a29      	ldr	r2, [pc, #164]	; (8005eac <I2C_Compute_SCLL_SCLH+0x204>)
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	212c      	movs	r1, #44	; 0x2c
 8005e0a:	fb01 f303 	mul.w	r3, r1, r3
 8005e0e:	4413      	add	r3, r2
 8005e10:	331c      	adds	r3, #28
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	68fa      	ldr	r2, [r7, #12]
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d329      	bcc.n	8005e6e <I2C_Compute_SCLL_SCLH+0x1c6>
 8005e1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	429a      	cmp	r2, r3
 8005e20:	d225      	bcs.n	8005e6e <I2C_Compute_SCLL_SCLH+0x1c6>
          {
            int32_t error = (int32_t)tscl - (int32_t)ti2cspeed;
 8005e22:	68ba      	ldr	r2, [r7, #8]
 8005e24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e26:	1ad3      	subs	r3, r2, r3
 8005e28:	633b      	str	r3, [r7, #48]	; 0x30

            if (error < 0)
 8005e2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	da02      	bge.n	8005e36 <I2C_Compute_SCLL_SCLH+0x18e>
            {
              error = -error;
 8005e30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e32:	425b      	negs	r3, r3
 8005e34:	633b      	str	r3, [r7, #48]	; 0x30
            }

            /* look for the timings with the lowest clock error */
            if ((uint32_t)error < prev_error)
 8005e36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e38:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d917      	bls.n	8005e6e <I2C_Compute_SCLL_SCLH+0x1c6>
            {
              prev_error = (uint32_t)error;
 8005e3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e40:	643b      	str	r3, [r7, #64]	; 0x40
              I2c_valid_timing[count].scll = scll;
 8005e42:	491b      	ldr	r1, [pc, #108]	; (8005eb0 <I2C_Compute_SCLL_SCLH+0x208>)
 8005e44:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005e46:	4613      	mov	r3, r2
 8005e48:	009b      	lsls	r3, r3, #2
 8005e4a:	4413      	add	r3, r2
 8005e4c:	009b      	lsls	r3, r3, #2
 8005e4e:	440b      	add	r3, r1
 8005e50:	3310      	adds	r3, #16
 8005e52:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005e54:	601a      	str	r2, [r3, #0]
              I2c_valid_timing[count].sclh = sclh;
 8005e56:	4916      	ldr	r1, [pc, #88]	; (8005eb0 <I2C_Compute_SCLL_SCLH+0x208>)
 8005e58:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005e5a:	4613      	mov	r3, r2
 8005e5c:	009b      	lsls	r3, r3, #2
 8005e5e:	4413      	add	r3, r2
 8005e60:	009b      	lsls	r3, r3, #2
 8005e62:	440b      	add	r3, r1
 8005e64:	330c      	adds	r3, #12
 8005e66:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005e68:	601a      	str	r2, [r3, #0]
              ret = count;
 8005e6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e6c:	647b      	str	r3, [r7, #68]	; 0x44
        for (sclh = 0; sclh < I2C_SCLH_MAX; sclh++)
 8005e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e70:	3301      	adds	r3, #1
 8005e72:	63bb      	str	r3, [r7, #56]	; 0x38
 8005e74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e76:	2bff      	cmp	r3, #255	; 0xff
 8005e78:	d999      	bls.n	8005dae <I2C_Compute_SCLL_SCLH+0x106>
    for (scll = 0; scll < I2C_SCLL_MAX; scll++)
 8005e7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e7c:	3301      	adds	r3, #1
 8005e7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005e80:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005e82:	2bff      	cmp	r3, #255	; 0xff
 8005e84:	f67f af6f 	bls.w	8005d66 <I2C_Compute_SCLL_SCLH+0xbe>
  for (uint32_t count = 0; count < I2c_valid_timing_nbr; count++)
 8005e88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e8a:	3301      	adds	r3, #1
 8005e8c:	637b      	str	r3, [r7, #52]	; 0x34
 8005e8e:	4b09      	ldr	r3, [pc, #36]	; (8005eb4 <I2C_Compute_SCLL_SCLH+0x20c>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005e94:	429a      	cmp	r2, r3
 8005e96:	f4ff af56 	bcc.w	8005d46 <I2C_Compute_SCLL_SCLH+0x9e>
        }
      }
    }
  }

  return ret;
 8005e9a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	374c      	adds	r7, #76	; 0x4c
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea6:	4770      	bx	lr
 8005ea8:	3b9aca00 	.word	0x3b9aca00
 8005eac:	0801f464 	.word	0x0801f464
 8005eb0:	2402c4e4 	.word	0x2402c4e4
 8005eb4:	2402cee4 	.word	0x2402cee4

08005eb8 <I2C4_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  phi2c  I2C handler
  * @retval None
  */
static void I2C4_MspInit(I2C_HandleTypeDef *phi2c)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b08a      	sub	sp, #40	; 0x28
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phi2c);

  /*** Configure the GPIOs ***/
  /* Enable SCL GPIO clock */
  BUS_I2C4_SCL_GPIO_CLK_ENABLE();
 8005ec0:	4b31      	ldr	r3, [pc, #196]	; (8005f88 <I2C4_MspInit+0xd0>)
 8005ec2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005ec6:	4a30      	ldr	r2, [pc, #192]	; (8005f88 <I2C4_MspInit+0xd0>)
 8005ec8:	f043 0308 	orr.w	r3, r3, #8
 8005ecc:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8005ed0:	4b2d      	ldr	r3, [pc, #180]	; (8005f88 <I2C4_MspInit+0xd0>)
 8005ed2:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005ed6:	f003 0308 	and.w	r3, r3, #8
 8005eda:	613b      	str	r3, [r7, #16]
 8005edc:	693b      	ldr	r3, [r7, #16]
  /* Enable SDA GPIO clock */
  BUS_I2C4_SDA_GPIO_CLK_ENABLE();
 8005ede:	4b2a      	ldr	r3, [pc, #168]	; (8005f88 <I2C4_MspInit+0xd0>)
 8005ee0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005ee4:	4a28      	ldr	r2, [pc, #160]	; (8005f88 <I2C4_MspInit+0xd0>)
 8005ee6:	f043 0308 	orr.w	r3, r3, #8
 8005eea:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8005eee:	4b26      	ldr	r3, [pc, #152]	; (8005f88 <I2C4_MspInit+0xd0>)
 8005ef0:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8005ef4:	f003 0308 	and.w	r3, r3, #8
 8005ef8:	60fb      	str	r3, [r7, #12]
 8005efa:	68fb      	ldr	r3, [r7, #12]

  /* Configure I2C Tx as alternate function */
  gpio_init_structure.Pin       = BUS_I2C4_SCL_PIN;
 8005efc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005f00:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_OD;
 8005f02:	2312      	movs	r3, #18
 8005f04:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8005f06:	2300      	movs	r3, #0
 8005f08:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed 	= GPIO_SPEED_FREQ_HIGH;
 8005f0a:	2302      	movs	r3, #2
 8005f0c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = BUS_I2C4_SCL_AF;
 8005f0e:	2304      	movs	r3, #4
 8005f10:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BUS_I2C4_SCL_GPIO_PORT, &gpio_init_structure);
 8005f12:	f107 0314 	add.w	r3, r7, #20
 8005f16:	4619      	mov	r1, r3
 8005f18:	481c      	ldr	r0, [pc, #112]	; (8005f8c <I2C4_MspInit+0xd4>)
 8005f1a:	f005 f985 	bl	800b228 <HAL_GPIO_Init>

  /* Configure I2C Rx as alternate function */
  gpio_init_structure.Pin       = BUS_I2C4_SDA_PIN;
 8005f1e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005f22:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_OD;
 8005f24:	2312      	movs	r3, #18
 8005f26:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull      = GPIO_NOPULL;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed 	= GPIO_SPEED_FREQ_HIGH;
 8005f2c:	2302      	movs	r3, #2
 8005f2e:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = BUS_I2C4_SDA_AF;
 8005f30:	2304      	movs	r3, #4
 8005f32:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BUS_I2C4_SDA_GPIO_PORT, &gpio_init_structure);
 8005f34:	f107 0314 	add.w	r3, r7, #20
 8005f38:	4619      	mov	r1, r3
 8005f3a:	4814      	ldr	r0, [pc, #80]	; (8005f8c <I2C4_MspInit+0xd4>)
 8005f3c:	f005 f974 	bl	800b228 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  BUS_I2C4_CLK_ENABLE();
 8005f40:	4b11      	ldr	r3, [pc, #68]	; (8005f88 <I2C4_MspInit+0xd0>)
 8005f42:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8005f46:	4a10      	ldr	r2, [pc, #64]	; (8005f88 <I2C4_MspInit+0xd0>)
 8005f48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f4c:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 8005f50:	4b0d      	ldr	r3, [pc, #52]	; (8005f88 <I2C4_MspInit+0xd0>)
 8005f52:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8005f56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f5a:	60bb      	str	r3, [r7, #8]
 8005f5c:	68bb      	ldr	r3, [r7, #8]

  /* Force the I2C peripheral clock reset */
  BUS_I2C4_FORCE_RESET();
 8005f5e:	4b0a      	ldr	r3, [pc, #40]	; (8005f88 <I2C4_MspInit+0xd0>)
 8005f60:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005f64:	4a08      	ldr	r2, [pc, #32]	; (8005f88 <I2C4_MspInit+0xd0>)
 8005f66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005f6a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

  /* Release the I2C peripheral clock reset */
  BUS_I2C4_RELEASE_RESET();
 8005f6e:	4b06      	ldr	r3, [pc, #24]	; (8005f88 <I2C4_MspInit+0xd0>)
 8005f70:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005f74:	4a04      	ldr	r2, [pc, #16]	; (8005f88 <I2C4_MspInit+0xd0>)
 8005f76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f7a:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
}
 8005f7e:	bf00      	nop
 8005f80:	3728      	adds	r7, #40	; 0x28
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}
 8005f86:	bf00      	nop
 8005f88:	58024400 	.word	0x58024400
 8005f8c:	58020c00 	.word	0x58020c00

08005f90 <I2C4_MspDeInit>:
  * @brief  DeInitializes I2C MSP.
  * @param  phi2c  I2C handler
  * @retval None
  */
static void I2C4_MspDeInit(I2C_HandleTypeDef *phi2c)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b088      	sub	sp, #32
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(phi2c);

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = BUS_I2C4_SCL_PIN;
 8005f98:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005f9c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(BUS_I2C4_SCL_GPIO_PORT, gpio_init_structure.Pin );
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	4619      	mov	r1, r3
 8005fa2:	480b      	ldr	r0, [pc, #44]	; (8005fd0 <I2C4_MspDeInit+0x40>)
 8005fa4:	f005 faf0 	bl	800b588 <HAL_GPIO_DeInit>
  gpio_init_structure.Pin = BUS_I2C4_SDA_PIN;
 8005fa8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005fac:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_DeInit(BUS_I2C4_SDA_GPIO_PORT, gpio_init_structure.Pin);
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	4619      	mov	r1, r3
 8005fb2:	4807      	ldr	r0, [pc, #28]	; (8005fd0 <I2C4_MspDeInit+0x40>)
 8005fb4:	f005 fae8 	bl	800b588 <HAL_GPIO_DeInit>

  /* Disable I2C clock */
  BUS_I2C4_CLK_DISABLE();
 8005fb8:	4b06      	ldr	r3, [pc, #24]	; (8005fd4 <I2C4_MspDeInit+0x44>)
 8005fba:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8005fbe:	4a05      	ldr	r2, [pc, #20]	; (8005fd4 <I2C4_MspDeInit+0x44>)
 8005fc0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005fc4:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
}
 8005fc8:	bf00      	nop
 8005fca:	3720      	adds	r7, #32
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}
 8005fd0:	58020c00 	.word	0x58020c00
 8005fd4:	58024400 	.word	0x58024400

08005fd8 <I2C4_WriteReg>:
  * @param  pData      The target register value to be written
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C4_WriteReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b088      	sub	sp, #32
 8005fdc:	af04      	add	r7, sp, #16
 8005fde:	607b      	str	r3, [r7, #4]
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	81fb      	strh	r3, [r7, #14]
 8005fe4:	460b      	mov	r3, r1
 8005fe6:	81bb      	strh	r3, [r7, #12]
 8005fe8:	4613      	mov	r3, r2
 8005fea:	817b      	strh	r3, [r7, #10]
  if(HAL_I2C_Mem_Write(&hbus_i2c4, DevAddr, Reg, MemAddSize, pData, Length, 1000) == HAL_OK)
 8005fec:	8978      	ldrh	r0, [r7, #10]
 8005fee:	89ba      	ldrh	r2, [r7, #12]
 8005ff0:	89f9      	ldrh	r1, [r7, #14]
 8005ff2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005ff6:	9302      	str	r3, [sp, #8]
 8005ff8:	8b3b      	ldrh	r3, [r7, #24]
 8005ffa:	9301      	str	r3, [sp, #4]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	9300      	str	r3, [sp, #0]
 8006000:	4603      	mov	r3, r0
 8006002:	4807      	ldr	r0, [pc, #28]	; (8006020 <I2C4_WriteReg+0x48>)
 8006004:	f005 fcd2 	bl	800b9ac <HAL_I2C_Mem_Write>
 8006008:	4603      	mov	r3, r0
 800600a:	2b00      	cmp	r3, #0
 800600c:	d101      	bne.n	8006012 <I2C4_WriteReg+0x3a>
  {
    return BSP_ERROR_NONE;
 800600e:	2300      	movs	r3, #0
 8006010:	e001      	b.n	8006016 <I2C4_WriteReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 8006012:	f06f 0307 	mvn.w	r3, #7
}
 8006016:	4618      	mov	r0, r3
 8006018:	3710      	adds	r7, #16
 800601a:	46bd      	mov	sp, r7
 800601c:	bd80      	pop	{r7, pc}
 800601e:	bf00      	nop
 8006020:	2402cee8 	.word	0x2402cee8

08006024 <I2C4_ReadReg>:
  * @param  pData      The target register value to be read
  * @param  Length     data length in bytes
  * @retval BSP status
  */
static int32_t I2C4_ReadReg(uint16_t DevAddr, uint16_t Reg, uint16_t MemAddSize, uint8_t *pData, uint16_t Length)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b088      	sub	sp, #32
 8006028:	af04      	add	r7, sp, #16
 800602a:	607b      	str	r3, [r7, #4]
 800602c:	4603      	mov	r3, r0
 800602e:	81fb      	strh	r3, [r7, #14]
 8006030:	460b      	mov	r3, r1
 8006032:	81bb      	strh	r3, [r7, #12]
 8006034:	4613      	mov	r3, r2
 8006036:	817b      	strh	r3, [r7, #10]
  if (HAL_I2C_Mem_Read(&hbus_i2c4, DevAddr, Reg, MemAddSize, pData, Length, 1000) == HAL_OK)
 8006038:	8978      	ldrh	r0, [r7, #10]
 800603a:	89ba      	ldrh	r2, [r7, #12]
 800603c:	89f9      	ldrh	r1, [r7, #14]
 800603e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006042:	9302      	str	r3, [sp, #8]
 8006044:	8b3b      	ldrh	r3, [r7, #24]
 8006046:	9301      	str	r3, [sp, #4]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	9300      	str	r3, [sp, #0]
 800604c:	4603      	mov	r3, r0
 800604e:	4807      	ldr	r0, [pc, #28]	; (800606c <I2C4_ReadReg+0x48>)
 8006050:	f005 fdc0 	bl	800bbd4 <HAL_I2C_Mem_Read>
 8006054:	4603      	mov	r3, r0
 8006056:	2b00      	cmp	r3, #0
 8006058:	d101      	bne.n	800605e <I2C4_ReadReg+0x3a>
  {
    return BSP_ERROR_NONE;
 800605a:	2300      	movs	r3, #0
 800605c:	e001      	b.n	8006062 <I2C4_ReadReg+0x3e>
  }

  return BSP_ERROR_BUS_FAILURE;
 800605e:	f06f 0307 	mvn.w	r3, #7
}
 8006062:	4618      	mov	r0, r3
 8006064:	3710      	adds	r7, #16
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}
 800606a:	bf00      	nop
 800606c:	2402cee8 	.word	0x2402cee8

08006070 <BSP_CAMERA_Init>:
  *         naming QQVGA, QVGA, VGA ...
  * @param  PixelFormat Capture pixel format
  * @retval BSP status
  */
int32_t BSP_CAMERA_Init(uint32_t Instance, uint32_t Resolution, uint32_t PixelFormat)
{
 8006070:	b580      	push	{r7, lr}
 8006072:	b086      	sub	sp, #24
 8006074:	af00      	add	r7, sp, #0
 8006076:	60f8      	str	r0, [r7, #12]
 8006078:	60b9      	str	r1, [r7, #8]
 800607a:	607a      	str	r2, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 800607c:	2300      	movs	r3, #0
 800607e:	617b      	str	r3, [r7, #20]

#if (USE_BSP_IO_CLASS > 0)
  BSP_IO_Init_t io_init_structure;
#endif /*USE_BSP_IO_CLASS*/

  if(Instance >= CAMERA_INSTANCES_NBR)
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d003      	beq.n	800608e <BSP_CAMERA_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8006086:	f06f 0301 	mvn.w	r3, #1
 800608a:	617b      	str	r3, [r7, #20]
 800608c:	e02d      	b.n	80060ea <BSP_CAMERA_Init+0x7a>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#else
    /* DCMI Initialization */
    HAL_DCMI_MspInit(&hdcmi);
 800608e:	4819      	ldr	r0, [pc, #100]	; (80060f4 <BSP_CAMERA_Init+0x84>)
 8006090:	f7fa fbb4 	bl	80007fc <HAL_DCMI_MspInit>
#endif
    /* Initialize the camera driver structure */
    MX_DCMI_Init();
 8006094:	f7fa fb7e 	bl	8000794 <MX_DCMI_Init>

    if(BSP_CAMERA_HwReset(0) != BSP_ERROR_NONE)
 8006098:	2000      	movs	r0, #0
 800609a:	f000 f887 	bl	80061ac <BSP_CAMERA_HwReset>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d003      	beq.n	80060ac <BSP_CAMERA_Init+0x3c>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 80060a4:	f06f 0307 	mvn.w	r3, #7
 80060a8:	617b      	str	r3, [r7, #20]
 80060aa:	e01e      	b.n	80060ea <BSP_CAMERA_Init+0x7a>
          ret = OV5640_Probe(Resolution, PixelFormat);
        }
#endif /* USE_CAMERA_SENSOR_OV5640 */
#else
#if (USE_CAMERA_SENSOR_OV5640 == 1)
        ret = OV5640_Probe(Resolution, PixelFormat);
 80060ac:	6879      	ldr	r1, [r7, #4]
 80060ae:	68b8      	ldr	r0, [r7, #8]
 80060b0:	f000 f93e 	bl	8006330 <OV5640_Probe>
 80060b4:	6178      	str	r0, [r7, #20]
#endif /* USE_CAMERA_SENSOR_OV5640 */
#endif /* USE_CAMERA_SENSOR_S5K5CAG */

        if(ret != BSP_ERROR_NONE)
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d003      	beq.n	80060c4 <BSP_CAMERA_Init+0x54>
        {
          ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80060bc:	f06f 0306 	mvn.w	r3, #6
 80060c0:	617b      	str	r3, [r7, #20]
 80060c2:	e012      	b.n	80060ea <BSP_CAMERA_Init+0x7a>
          else
          {
            ret = BSP_ERROR_NONE;
          }
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS == 1) */
          Camera_Ctx[Instance].Resolution = Resolution;
 80060c4:	490c      	ldr	r1, [pc, #48]	; (80060f8 <BSP_CAMERA_Init+0x88>)
 80060c6:	68fa      	ldr	r2, [r7, #12]
 80060c8:	4613      	mov	r3, r2
 80060ca:	005b      	lsls	r3, r3, #1
 80060cc:	4413      	add	r3, r2
 80060ce:	011b      	lsls	r3, r3, #4
 80060d0:	440b      	add	r3, r1
 80060d2:	68ba      	ldr	r2, [r7, #8]
 80060d4:	601a      	str	r2, [r3, #0]
          Camera_Ctx[Instance].PixelFormat = PixelFormat;
 80060d6:	4908      	ldr	r1, [pc, #32]	; (80060f8 <BSP_CAMERA_Init+0x88>)
 80060d8:	68fa      	ldr	r2, [r7, #12]
 80060da:	4613      	mov	r3, r2
 80060dc:	005b      	lsls	r3, r3, #1
 80060de:	4413      	add	r3, r2
 80060e0:	011b      	lsls	r3, r3, #4
 80060e2:	440b      	add	r3, r1
 80060e4:	3304      	adds	r3, #4
 80060e6:	687a      	ldr	r2, [r7, #4]
 80060e8:	601a      	str	r2, [r3, #0]
#endif
    }
  }

  /* BSP status */
  return ret;
 80060ea:	697b      	ldr	r3, [r7, #20]
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3718      	adds	r7, #24
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}
 80060f4:	240082a0 	.word	0x240082a0
 80060f8:	2402cf40 	.word	0x2402cf40

080060fc <BSP_CAMERA_Start>:
  * @param  pBff     pointer to the camera output buffer
  * @param  Mode CAMERA_MODE_CONTINUOUS or CAMERA_MODE_SNAPSHOT
  * @retval BSP status
  */
int32_t BSP_CAMERA_Start(uint32_t Instance, uint8_t *pBff, uint32_t Mode)
{
 80060fc:	b590      	push	{r4, r7, lr}
 80060fe:	b087      	sub	sp, #28
 8006100:	af00      	add	r7, sp, #0
 8006102:	60f8      	str	r0, [r7, #12]
 8006104:	60b9      	str	r1, [r7, #8]
 8006106:	607a      	str	r2, [r7, #4]
  int32_t ret;

  if(Instance >= CAMERA_INSTANCES_NBR)
 8006108:	68fb      	ldr	r3, [r7, #12]
 800610a:	2b00      	cmp	r3, #0
 800610c:	d003      	beq.n	8006116 <BSP_CAMERA_Start+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800610e:	f06f 0301 	mvn.w	r3, #1
 8006112:	617b      	str	r3, [r7, #20]
 8006114:	e022      	b.n	800615c <BSP_CAMERA_Start+0x60>
  }
  else if(HAL_DCMI_Start_DMA(&hdcmi, Mode, (uint32_t)pBff, (uint32_t)GetSize(Camera_Ctx[Instance].Resolution, Camera_Ctx[Instance].PixelFormat)) != HAL_OK)
 8006116:	68bc      	ldr	r4, [r7, #8]
 8006118:	4913      	ldr	r1, [pc, #76]	; (8006168 <BSP_CAMERA_Start+0x6c>)
 800611a:	68fa      	ldr	r2, [r7, #12]
 800611c:	4613      	mov	r3, r2
 800611e:	005b      	lsls	r3, r3, #1
 8006120:	4413      	add	r3, r2
 8006122:	011b      	lsls	r3, r3, #4
 8006124:	440b      	add	r3, r1
 8006126:	6818      	ldr	r0, [r3, #0]
 8006128:	490f      	ldr	r1, [pc, #60]	; (8006168 <BSP_CAMERA_Start+0x6c>)
 800612a:	68fa      	ldr	r2, [r7, #12]
 800612c:	4613      	mov	r3, r2
 800612e:	005b      	lsls	r3, r3, #1
 8006130:	4413      	add	r3, r2
 8006132:	011b      	lsls	r3, r3, #4
 8006134:	440b      	add	r3, r1
 8006136:	3304      	adds	r3, #4
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	4619      	mov	r1, r3
 800613c:	f000 f8a6 	bl	800628c <GetSize>
 8006140:	4603      	mov	r3, r0
 8006142:	4622      	mov	r2, r4
 8006144:	6879      	ldr	r1, [r7, #4]
 8006146:	4809      	ldr	r0, [pc, #36]	; (800616c <BSP_CAMERA_Start+0x70>)
 8006148:	f000 feae 	bl	8006ea8 <HAL_DCMI_Start_DMA>
 800614c:	4603      	mov	r3, r0
 800614e:	2b00      	cmp	r3, #0
 8006150:	d002      	beq.n	8006158 <BSP_CAMERA_Start+0x5c>
  {
    return BSP_ERROR_PERIPH_FAILURE;
 8006152:	f06f 0303 	mvn.w	r3, #3
 8006156:	e002      	b.n	800615e <BSP_CAMERA_Start+0x62>
  }
  else
  {
    ret = BSP_ERROR_NONE;
 8006158:	2300      	movs	r3, #0
 800615a:	617b      	str	r3, [r7, #20]
  }

  /* Return BSP status */
  return ret;
 800615c:	697b      	ldr	r3, [r7, #20]
}
 800615e:	4618      	mov	r0, r3
 8006160:	371c      	adds	r7, #28
 8006162:	46bd      	mov	sp, r7
 8006164:	bd90      	pop	{r4, r7, pc}
 8006166:	bf00      	nop
 8006168:	2402cf40 	.word	0x2402cf40
 800616c:	240082a0 	.word	0x240082a0

08006170 <BSP_CAMERA_Stop>:
  * @brief  Stop the CAMERA capture
  * @param  Instance Camera instance.
  * @retval BSP status
  */
int32_t BSP_CAMERA_Stop(uint32_t Instance)
{
 8006170:	b580      	push	{r7, lr}
 8006172:	b084      	sub	sp, #16
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  int32_t ret;

  if(Instance >= CAMERA_INSTANCES_NBR)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2b00      	cmp	r3, #0
 800617c:	d003      	beq.n	8006186 <BSP_CAMERA_Stop+0x16>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800617e:	f06f 0301 	mvn.w	r3, #1
 8006182:	60fb      	str	r3, [r7, #12]
 8006184:	e00b      	b.n	800619e <BSP_CAMERA_Stop+0x2e>
  }
  else if(HAL_DCMI_Stop(&hdcmi) != HAL_OK)
 8006186:	4808      	ldr	r0, [pc, #32]	; (80061a8 <BSP_CAMERA_Stop+0x38>)
 8006188:	f000 ff50 	bl	800702c <HAL_DCMI_Stop>
 800618c:	4603      	mov	r3, r0
 800618e:	2b00      	cmp	r3, #0
 8006190:	d003      	beq.n	800619a <BSP_CAMERA_Stop+0x2a>
  {
    ret = BSP_ERROR_PERIPH_FAILURE;
 8006192:	f06f 0303 	mvn.w	r3, #3
 8006196:	60fb      	str	r3, [r7, #12]
 8006198:	e001      	b.n	800619e <BSP_CAMERA_Stop+0x2e>
  }
  else
  {
    ret = BSP_ERROR_NONE;
 800619a:	2300      	movs	r3, #0
 800619c:	60fb      	str	r3, [r7, #12]
  }

  /* Return BSP status */
  return ret;
 800619e:	68fb      	ldr	r3, [r7, #12]
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3710      	adds	r7, #16
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	240082a0 	.word	0x240082a0

080061ac <BSP_CAMERA_HwReset>:
  * @brief  CAMERA hardware reset
  * @param  Instance Camera instance.
  * @retval BSP status
  */
int32_t BSP_CAMERA_HwReset(uint32_t Instance)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b085      	sub	sp, #20
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 80061b4:	2300      	movs	r3, #0
 80061b6:	60fb      	str	r3, [r7, #12]
#if (USE_BSP_IO_CLASS > 0)
  BSP_IO_Init_t io_init_structure;
#endif

  if(Instance >= CAMERA_INSTANCES_NBR)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d002      	beq.n	80061c4 <BSP_CAMERA_HwReset+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80061be:	f06f 0301 	mvn.w	r3, #1
 80061c2:	60fb      	str	r3, [r7, #12]
      }
    }
#endif
  }

  return ret;
 80061c4:	68fb      	ldr	r3, [r7, #12]
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3714      	adds	r7, #20
 80061ca:	46bd      	mov	sp, r7
 80061cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d0:	4770      	bx	lr

080061d2 <BSP_CAMERA_PwrDown>:
  * @brief  CAMERA power down
  * @param  Instance Camera instance.
  * @retval BSP status
  */
int32_t BSP_CAMERA_PwrDown(uint32_t Instance)
{
 80061d2:	b480      	push	{r7}
 80061d4:	b085      	sub	sp, #20
 80061d6:	af00      	add	r7, sp, #0
 80061d8:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 80061da:	2300      	movs	r3, #0
 80061dc:	60fb      	str	r3, [r7, #12]
#if (USE_BSP_IO_CLASS > 0)
  BSP_IO_Init_t io_init_structure;
#endif

  if(Instance >= CAMERA_INSTANCES_NBR)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d002      	beq.n	80061ea <BSP_CAMERA_PwrDown+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80061e4:	f06f 0301 	mvn.w	r3, #1
 80061e8:	60fb      	str	r3, [r7, #12]
      }
    }
#endif
  }

  return ret;
 80061ea:	68fb      	ldr	r3, [r7, #12]
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	3714      	adds	r7, #20
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr

080061f8 <BSP_CAMERA_LineEventCallback>:
  * @brief  Line Event callback.
  * @param  Instance Camera instance.
  * @retval None
  */
__weak void BSP_CAMERA_LineEventCallback(uint32_t Instance)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b083      	sub	sp, #12
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  UNUSED(Instance);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_LineEventCallback could be implemented in the user file
   */
}
 8006200:	bf00      	nop
 8006202:	370c      	adds	r7, #12
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <BSP_CAMERA_VsyncEventCallback>:
  * @brief  Vsync Event callback.
  * @param  Instance Camera instance.
  * @retval None
  */
__weak void BSP_CAMERA_VsyncEventCallback(uint32_t Instance)
{
 800620c:	b480      	push	{r7}
 800620e:	b083      	sub	sp, #12
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  UNUSED(Instance);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_FrameEventCallback could be implemented in the user file
   */
}
 8006214:	bf00      	nop
 8006216:	370c      	adds	r7, #12
 8006218:	46bd      	mov	sp, r7
 800621a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621e:	4770      	bx	lr

08006220 <BSP_CAMERA_ErrorCallback>:
  * @brief  Error callback.
  * @param  Instance Camera instance.
  * @retval None
  */
__weak void BSP_CAMERA_ErrorCallback(uint32_t Instance)
{
 8006220:	b480      	push	{r7}
 8006222:	b083      	sub	sp, #12
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
  UNUSED(Instance);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DCMI_ErrorCallback could be implemented in the user file
   */
}
 8006228:	bf00      	nop
 800622a:	370c      	adds	r7, #12
 800622c:	46bd      	mov	sp, r7
 800622e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006232:	4770      	bx	lr

08006234 <HAL_DCMI_LineEventCallback>:
  * @brief  Line event callback
  * @param  hdcmi  pointer to the DCMI handle
  * @retval None
  */
void HAL_DCMI_LineEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8006234:	b580      	push	{r7, lr}
 8006236:	b082      	sub	sp, #8
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);

  BSP_CAMERA_LineEventCallback(0);
 800623c:	2000      	movs	r0, #0
 800623e:	f7ff ffdb 	bl	80061f8 <BSP_CAMERA_LineEventCallback>
}
 8006242:	bf00      	nop
 8006244:	3708      	adds	r7, #8
 8006246:	46bd      	mov	sp, r7
 8006248:	bd80      	pop	{r7, pc}

0800624a <HAL_DCMI_FrameEventCallback>:
  * @brief  Frame event callback
  * @param  hdcmi pointer to the DCMI handle
  * @retval None
  */
void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
 {
 800624a:	b580      	push	{r7, lr}
 800624c:	b082      	sub	sp, #8
 800624e:	af00      	add	r7, sp, #0
 8006250:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);

  BSP_CAMERA_FrameEventCallback(0);
 8006252:	2000      	movs	r0, #0
 8006254:	f7fb fc52 	bl	8001afc <BSP_CAMERA_FrameEventCallback>
}
 8006258:	bf00      	nop
 800625a:	3708      	adds	r7, #8
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}

08006260 <HAL_DCMI_VsyncEventCallback>:
  * @brief  Vsync event callback
  * @param  hdcmi pointer to the DCMI handle
  * @retval None
  */
void HAL_DCMI_VsyncEventCallback(DCMI_HandleTypeDef *hdcmi)
{
 8006260:	b580      	push	{r7, lr}
 8006262:	b082      	sub	sp, #8
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);

  BSP_CAMERA_VsyncEventCallback(0);
 8006268:	2000      	movs	r0, #0
 800626a:	f7ff ffcf 	bl	800620c <BSP_CAMERA_VsyncEventCallback>
}
 800626e:	bf00      	nop
 8006270:	3708      	adds	r7, #8
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}

08006276 <HAL_DCMI_ErrorCallback>:
  * @brief  Error callback
  * @param  hdcmi pointer to the DCMI handle
  * @retval None
  */
void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi)
{
 8006276:	b580      	push	{r7, lr}
 8006278:	b082      	sub	sp, #8
 800627a:	af00      	add	r7, sp, #0
 800627c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdcmi);

  BSP_CAMERA_ErrorCallback(0);
 800627e:	2000      	movs	r0, #0
 8006280:	f7ff ffce 	bl	8006220 <BSP_CAMERA_ErrorCallback>
}
 8006284:	bf00      	nop
 8006286:	3708      	adds	r7, #8
 8006288:	46bd      	mov	sp, r7
 800628a:	bd80      	pop	{r7, pc}

0800628c <GetSize>:
  * @param  Resolution  the current resolution.
  * @param  PixelFormat Pixel format
  * @retval capture size in pixels unit.
  */
static int32_t GetSize(uint32_t Resolution, uint32_t PixelFormat)
{
 800628c:	b480      	push	{r7}
 800628e:	b085      	sub	sp, #20
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
 8006294:	6039      	str	r1, [r7, #0]
  uint32_t size = 0;
 8006296:	2300      	movs	r3, #0
 8006298:	60fb      	str	r3, [r7, #12]
  uint32_t pf_div;
  if(PixelFormat == CAMERA_PF_RGB888)
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	2b01      	cmp	r3, #1
 800629e:	d102      	bne.n	80062a6 <GetSize+0x1a>
  {
    pf_div = 3; /* each pixel on 3 bytes so 3/4 words */
 80062a0:	2303      	movs	r3, #3
 80062a2:	60bb      	str	r3, [r7, #8]
 80062a4:	e001      	b.n	80062aa <GetSize+0x1e>
  }
  else
  {
    pf_div = 2; /* each pixel on 2 bytes so 1/2 words*/
 80062a6:	2302      	movs	r3, #2
 80062a8:	60bb      	str	r3, [r7, #8]
  }
  /* Get capture size */
  switch (Resolution)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2b04      	cmp	r3, #4
 80062ae:	d834      	bhi.n	800631a <GetSize+0x8e>
 80062b0:	a201      	add	r2, pc, #4	; (adr r2, 80062b8 <GetSize+0x2c>)
 80062b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062b6:	bf00      	nop
 80062b8:	080062cd 	.word	0x080062cd
 80062bc:	080062dd 	.word	0x080062dd
 80062c0:	080062ed 	.word	0x080062ed
 80062c4:	080062fd 	.word	0x080062fd
 80062c8:	0800630d 	.word	0x0800630d
  {
  case CAMERA_R160x120:
    size =  ((uint32_t)(160*120)*pf_div)/4U;
 80062cc:	68bb      	ldr	r3, [r7, #8]
 80062ce:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 80062d2:	fb02 f303 	mul.w	r3, r2, r3
 80062d6:	089b      	lsrs	r3, r3, #2
 80062d8:	60fb      	str	r3, [r7, #12]
    break;
 80062da:	e01f      	b.n	800631c <GetSize+0x90>
  case CAMERA_R320x240:
    size =  ((uint32_t)(320*240)*pf_div)/4U;
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	f44f 3296 	mov.w	r2, #76800	; 0x12c00
 80062e2:	fb02 f303 	mul.w	r3, r2, r3
 80062e6:	089b      	lsrs	r3, r3, #2
 80062e8:	60fb      	str	r3, [r7, #12]
    break;
 80062ea:	e017      	b.n	800631c <GetSize+0x90>
  case CAMERA_R480x272:
    size =  ((uint32_t)(480*272)*pf_div)/4U;
 80062ec:	68ba      	ldr	r2, [r7, #8]
 80062ee:	4613      	mov	r3, r2
 80062f0:	021b      	lsls	r3, r3, #8
 80062f2:	1a9b      	subs	r3, r3, r2
 80062f4:	025b      	lsls	r3, r3, #9
 80062f6:	089b      	lsrs	r3, r3, #2
 80062f8:	60fb      	str	r3, [r7, #12]
    break;
 80062fa:	e00f      	b.n	800631c <GetSize+0x90>
  case CAMERA_R640x480:
    size =  ((uint32_t)(640*480)*pf_div)/4U;
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	f44f 2296 	mov.w	r2, #307200	; 0x4b000
 8006302:	fb02 f303 	mul.w	r3, r2, r3
 8006306:	089b      	lsrs	r3, r3, #2
 8006308:	60fb      	str	r3, [r7, #12]
    break;
 800630a:	e007      	b.n	800631c <GetSize+0x90>
  case CAMERA_R800x480:
    size =  ((uint32_t)(800*480)*pf_div)/4U;
 800630c:	68bb      	ldr	r3, [r7, #8]
 800630e:	4a07      	ldr	r2, [pc, #28]	; (800632c <GetSize+0xa0>)
 8006310:	fb02 f303 	mul.w	r3, r2, r3
 8006314:	089b      	lsrs	r3, r3, #2
 8006316:	60fb      	str	r3, [r7, #12]
    break;
 8006318:	e000      	b.n	800631c <GetSize+0x90>
  default:
    break;
 800631a:	bf00      	nop
  }

  return (int32_t)size;
 800631c:	68fb      	ldr	r3, [r7, #12]
}
 800631e:	4618      	mov	r0, r3
 8006320:	3714      	adds	r7, #20
 8006322:	46bd      	mov	sp, r7
 8006324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006328:	4770      	bx	lr
 800632a:	bf00      	nop
 800632c:	0005dc00 	.word	0x0005dc00

08006330 <OV5640_Probe>:
/**
  * @brief  Register Bus IOs if component ID is OK
  * @retval error status
  */
static int32_t OV5640_Probe(uint32_t Resolution, uint32_t PixelFormat)
{
 8006330:	b580      	push	{r7, lr}
 8006332:	b08a      	sub	sp, #40	; 0x28
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
 8006338:	6039      	str	r1, [r7, #0]
  OV5640_IO_t              IOCtx;
  uint32_t                  id;
  static OV5640_Object_t   OV5640Obj;

  /* Configure the audio driver */
  IOCtx.Address     = CAMERA_OV5640_ADDRESS;
 800633a:	2378      	movs	r3, #120	; 0x78
 800633c:	82bb      	strh	r3, [r7, #20]
  IOCtx.Init        = BSP_I2C4_Init;
 800633e:	4b2c      	ldr	r3, [pc, #176]	; (80063f0 <OV5640_Probe+0xc0>)
 8006340:	60fb      	str	r3, [r7, #12]
  IOCtx.DeInit      = BSP_I2C4_DeInit;
 8006342:	4b2c      	ldr	r3, [pc, #176]	; (80063f4 <OV5640_Probe+0xc4>)
 8006344:	613b      	str	r3, [r7, #16]
  IOCtx.ReadReg     = BSP_I2C4_ReadReg16;
 8006346:	4b2c      	ldr	r3, [pc, #176]	; (80063f8 <OV5640_Probe+0xc8>)
 8006348:	61fb      	str	r3, [r7, #28]
  IOCtx.WriteReg    = BSP_I2C4_WriteReg16;
 800634a:	4b2c      	ldr	r3, [pc, #176]	; (80063fc <OV5640_Probe+0xcc>)
 800634c:	61bb      	str	r3, [r7, #24]
  IOCtx.GetTick     = BSP_GetTick;
 800634e:	4b2c      	ldr	r3, [pc, #176]	; (8006400 <OV5640_Probe+0xd0>)
 8006350:	623b      	str	r3, [r7, #32]

  if(OV5640_RegisterBusIO (&OV5640Obj, &IOCtx) != OV5640_OK)
 8006352:	f107 030c 	add.w	r3, r7, #12
 8006356:	4619      	mov	r1, r3
 8006358:	482a      	ldr	r0, [pc, #168]	; (8006404 <OV5640_Probe+0xd4>)
 800635a:	f7fd fbff 	bl	8003b5c <OV5640_RegisterBusIO>
 800635e:	4603      	mov	r3, r0
 8006360:	2b00      	cmp	r3, #0
 8006362:	d003      	beq.n	800636c <OV5640_Probe+0x3c>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 8006364:	f06f 0304 	mvn.w	r3, #4
 8006368:	627b      	str	r3, [r7, #36]	; 0x24
 800636a:	e03c      	b.n	80063e6 <OV5640_Probe+0xb6>
  }
  else if(OV5640_ReadID(&OV5640Obj, &id) != OV5640_OK)
 800636c:	f107 0308 	add.w	r3, r7, #8
 8006370:	4619      	mov	r1, r3
 8006372:	4824      	ldr	r0, [pc, #144]	; (8006404 <OV5640_Probe+0xd4>)
 8006374:	f7fe f846 	bl	8004404 <OV5640_ReadID>
 8006378:	4603      	mov	r3, r0
 800637a:	2b00      	cmp	r3, #0
 800637c:	d003      	beq.n	8006386 <OV5640_Probe+0x56>
  {
    ret = BSP_ERROR_COMPONENT_FAILURE;
 800637e:	f06f 0304 	mvn.w	r3, #4
 8006382:	627b      	str	r3, [r7, #36]	; 0x24
 8006384:	e02f      	b.n	80063e6 <OV5640_Probe+0xb6>
  }
  else
  {
    if(id != OV5640_ID)
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	f245 6240 	movw	r2, #22080	; 0x5640
 800638c:	4293      	cmp	r3, r2
 800638e:	d003      	beq.n	8006398 <OV5640_Probe+0x68>
    {
      ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8006390:	f06f 0306 	mvn.w	r3, #6
 8006394:	627b      	str	r3, [r7, #36]	; 0x24
 8006396:	e026      	b.n	80063e6 <OV5640_Probe+0xb6>
    }
    else
    {
      Camera_Drv = (CAMERA_Drv_t *) &OV5640_CAMERA_Driver;
 8006398:	4b1b      	ldr	r3, [pc, #108]	; (8006408 <OV5640_Probe+0xd8>)
 800639a:	4a1c      	ldr	r2, [pc, #112]	; (800640c <OV5640_Probe+0xdc>)
 800639c:	601a      	str	r2, [r3, #0]
      Camera_CompObj = &OV5640Obj;
 800639e:	4b1c      	ldr	r3, [pc, #112]	; (8006410 <OV5640_Probe+0xe0>)
 80063a0:	4a18      	ldr	r2, [pc, #96]	; (8006404 <OV5640_Probe+0xd4>)
 80063a2:	601a      	str	r2, [r3, #0]
      if(Camera_Drv->Init(Camera_CompObj, Resolution, PixelFormat) != OV5640_OK)
 80063a4:	4b18      	ldr	r3, [pc, #96]	; (8006408 <OV5640_Probe+0xd8>)
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a19      	ldr	r2, [pc, #100]	; (8006410 <OV5640_Probe+0xe0>)
 80063ac:	6810      	ldr	r0, [r2, #0]
 80063ae:	683a      	ldr	r2, [r7, #0]
 80063b0:	6879      	ldr	r1, [r7, #4]
 80063b2:	4798      	blx	r3
 80063b4:	4603      	mov	r3, r0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d003      	beq.n	80063c2 <OV5640_Probe+0x92>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80063ba:	f06f 0304 	mvn.w	r3, #4
 80063be:	627b      	str	r3, [r7, #36]	; 0x24
 80063c0:	e011      	b.n	80063e6 <OV5640_Probe+0xb6>
      }
	  else if(Camera_Drv->GetCapabilities(Camera_CompObj, Camera_Cap) != OV5640_OK)
 80063c2:	4b11      	ldr	r3, [pc, #68]	; (8006408 <OV5640_Probe+0xd8>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	68db      	ldr	r3, [r3, #12]
 80063c8:	4a11      	ldr	r2, [pc, #68]	; (8006410 <OV5640_Probe+0xe0>)
 80063ca:	6812      	ldr	r2, [r2, #0]
 80063cc:	4911      	ldr	r1, [pc, #68]	; (8006414 <OV5640_Probe+0xe4>)
 80063ce:	6809      	ldr	r1, [r1, #0]
 80063d0:	4610      	mov	r0, r2
 80063d2:	4798      	blx	r3
 80063d4:	4603      	mov	r3, r0
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d003      	beq.n	80063e2 <OV5640_Probe+0xb2>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 80063da:	f06f 0304 	mvn.w	r3, #4
 80063de:	627b      	str	r3, [r7, #36]	; 0x24
 80063e0:	e001      	b.n	80063e6 <OV5640_Probe+0xb6>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 80063e2:	2300      	movs	r3, #0
 80063e4:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }
  }

  return ret;
 80063e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	3728      	adds	r7, #40	; 0x28
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}
 80063f0:	080057c5 	.word	0x080057c5
 80063f4:	08005839 	.word	0x08005839
 80063f8:	08005961 	.word	0x08005961
 80063fc:	08005905 	.word	0x08005905
 8006400:	080059bd 	.word	0x080059bd
 8006404:	2402cf78 	.word	0x2402cf78
 8006408:	2402cf70 	.word	0x2402cf70
 800640c:	24000000 	.word	0x24000000
 8006410:	2402cf3c 	.word	0x2402cf3c
 8006414:	2402cf74 	.word	0x2402cf74

08006418 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006418:	b480      	push	{r7}
 800641a:	b083      	sub	sp, #12
 800641c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800641e:	4b0a      	ldr	r3, [pc, #40]	; (8006448 <HAL_MspInit+0x30>)
 8006420:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006424:	4a08      	ldr	r2, [pc, #32]	; (8006448 <HAL_MspInit+0x30>)
 8006426:	f043 0302 	orr.w	r3, r3, #2
 800642a:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 800642e:	4b06      	ldr	r3, [pc, #24]	; (8006448 <HAL_MspInit+0x30>)
 8006430:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 8006434:	f003 0302 	and.w	r3, r3, #2
 8006438:	607b      	str	r3, [r7, #4]
 800643a:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800643c:	bf00      	nop
 800643e:	370c      	adds	r7, #12
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr
 8006448:	58024400 	.word	0x58024400

0800644c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800644c:	b480      	push	{r7}
 800644e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8006450:	e7fe      	b.n	8006450 <NMI_Handler+0x4>

08006452 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006452:	b480      	push	{r7}
 8006454:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006456:	e7fe      	b.n	8006456 <HardFault_Handler+0x4>

08006458 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006458:	b480      	push	{r7}
 800645a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800645c:	e7fe      	b.n	800645c <MemManage_Handler+0x4>

0800645e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800645e:	b480      	push	{r7}
 8006460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006462:	e7fe      	b.n	8006462 <BusFault_Handler+0x4>

08006464 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006464:	b480      	push	{r7}
 8006466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006468:	e7fe      	b.n	8006468 <UsageFault_Handler+0x4>

0800646a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800646a:	b480      	push	{r7}
 800646c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800646e:	bf00      	nop
 8006470:	46bd      	mov	sp, r7
 8006472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006476:	4770      	bx	lr

08006478 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006478:	b480      	push	{r7}
 800647a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800647c:	bf00      	nop
 800647e:	46bd      	mov	sp, r7
 8006480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006484:	4770      	bx	lr

08006486 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006486:	b480      	push	{r7}
 8006488:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800648a:	bf00      	nop
 800648c:	46bd      	mov	sp, r7
 800648e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006492:	4770      	bx	lr

08006494 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006494:	b580      	push	{r7, lr}
 8006496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006498:	f000 fa46 	bl	8006928 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800649c:	bf00      	nop
 800649e:	bd80      	pop	{r7, pc}

080064a0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80064a4:	4802      	ldr	r0, [pc, #8]	; (80064b0 <USART1_IRQHandler+0x10>)
 80064a6:	f009 fd53 	bl	800ff50 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80064aa:	bf00      	nop
 80064ac:	bd80      	pop	{r7, pc}
 80064ae:	bf00      	nop
 80064b0:	2402cfa4 	.word	0x2402cfa4

080064b4 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dcmi);
 80064b8:	4802      	ldr	r0, [pc, #8]	; (80064c4 <DMA2_Stream1_IRQHandler+0x10>)
 80064ba:	f002 faa7 	bl	8008a0c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80064be:	bf00      	nop
 80064c0:	bd80      	pop	{r7, pc}
 80064c2:	bf00      	nop
 80064c4:	240082f0 	.word	0x240082f0

080064c8 <DCMI_PSSI_IRQHandler>:

/**
  * @brief This function handles DCMI and PSSI global interrupt.
  */
void DCMI_PSSI_IRQHandler(void)
{
 80064c8:	b580      	push	{r7, lr}
 80064ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DCMI_PSSI_IRQn 0 */

  /* USER CODE END DCMI_PSSI_IRQn 0 */
  HAL_DCMI_IRQHandler(&hdcmi);
 80064cc:	4802      	ldr	r0, [pc, #8]	; (80064d8 <DCMI_PSSI_IRQHandler+0x10>)
 80064ce:	f000 fe0d 	bl	80070ec <HAL_DCMI_IRQHandler>
  /* USER CODE BEGIN DCMI_PSSI_IRQn 1 */

  /* USER CODE END DCMI_PSSI_IRQn 1 */
}
 80064d2:	bf00      	nop
 80064d4:	bd80      	pop	{r7, pc}
 80064d6:	bf00      	nop
 80064d8:	240082a0 	.word	0x240082a0

080064dc <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 80064e0:	4802      	ldr	r0, [pc, #8]	; (80064ec <LTDC_IRQHandler+0x10>)
 80064e2:	f006 f8cb 	bl	800c67c <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 80064e6:	bf00      	nop
 80064e8:	bd80      	pop	{r7, pc}
 80064ea:	bf00      	nop
 80064ec:	24008408 	.word	0x24008408

080064f0 <LTDC_ER_IRQHandler>:

/**
  * @brief This function handles LTDC Error global Interrupt.
  */
void LTDC_ER_IRQHandler(void)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_ER_IRQn 0 */

  /* USER CODE END LTDC_ER_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 80064f4:	4802      	ldr	r0, [pc, #8]	; (8006500 <LTDC_ER_IRQHandler+0x10>)
 80064f6:	f006 f8c1 	bl	800c67c <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_ER_IRQn 1 */

  /* USER CODE END LTDC_ER_IRQn 1 */
}
 80064fa:	bf00      	nop
 80064fc:	bd80      	pop	{r7, pc}
 80064fe:	bf00      	nop
 8006500:	24008408 	.word	0x24008408

08006504 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8006508:	4802      	ldr	r0, [pc, #8]	; (8006514 <DMA2D_IRQHandler+0x10>)
 800650a:	f003 ff79 	bl	800a400 <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 800650e:	bf00      	nop
 8006510:	bd80      	pop	{r7, pc}
 8006512:	bf00      	nop
 8006514:	24008368 	.word	0x24008368

08006518 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b086      	sub	sp, #24
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8006520:	4a14      	ldr	r2, [pc, #80]	; (8006574 <_sbrk+0x5c>)
 8006522:	4b15      	ldr	r3, [pc, #84]	; (8006578 <_sbrk+0x60>)
 8006524:	1ad3      	subs	r3, r2, r3
 8006526:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800652c:	4b13      	ldr	r3, [pc, #76]	; (800657c <_sbrk+0x64>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d102      	bne.n	800653a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006534:	4b11      	ldr	r3, [pc, #68]	; (800657c <_sbrk+0x64>)
 8006536:	4a12      	ldr	r2, [pc, #72]	; (8006580 <_sbrk+0x68>)
 8006538:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800653a:	4b10      	ldr	r3, [pc, #64]	; (800657c <_sbrk+0x64>)
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	4413      	add	r3, r2
 8006542:	693a      	ldr	r2, [r7, #16]
 8006544:	429a      	cmp	r2, r3
 8006546:	d207      	bcs.n	8006558 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006548:	f017 fb5a 	bl	801dc00 <__errno>
 800654c:	4603      	mov	r3, r0
 800654e:	220c      	movs	r2, #12
 8006550:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8006552:	f04f 33ff 	mov.w	r3, #4294967295
 8006556:	e009      	b.n	800656c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006558:	4b08      	ldr	r3, [pc, #32]	; (800657c <_sbrk+0x64>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800655e:	4b07      	ldr	r3, [pc, #28]	; (800657c <_sbrk+0x64>)
 8006560:	681a      	ldr	r2, [r3, #0]
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4413      	add	r3, r2
 8006566:	4a05      	ldr	r2, [pc, #20]	; (800657c <_sbrk+0x64>)
 8006568:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800656a:	68fb      	ldr	r3, [r7, #12]
}
 800656c:	4618      	mov	r0, r3
 800656e:	3718      	adds	r7, #24
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}
 8006574:	24100000 	.word	0x24100000
 8006578:	00000800 	.word	0x00000800
 800657c:	2402cfa0 	.word	0x2402cfa0
 8006580:	20000000 	.word	0x20000000

08006584 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8006584:	b480      	push	{r7}
 8006586:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8006588:	4b32      	ldr	r3, [pc, #200]	; (8006654 <SystemInit+0xd0>)
 800658a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800658e:	4a31      	ldr	r2, [pc, #196]	; (8006654 <SystemInit+0xd0>)
 8006590:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006594:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8006598:	4b2f      	ldr	r3, [pc, #188]	; (8006658 <SystemInit+0xd4>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f003 030f 	and.w	r3, r3, #15
 80065a0:	2b02      	cmp	r3, #2
 80065a2:	d807      	bhi.n	80065b4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80065a4:	4b2c      	ldr	r3, [pc, #176]	; (8006658 <SystemInit+0xd4>)
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f023 030f 	bic.w	r3, r3, #15
 80065ac:	4a2a      	ldr	r2, [pc, #168]	; (8006658 <SystemInit+0xd4>)
 80065ae:	f043 0303 	orr.w	r3, r3, #3
 80065b2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80065b4:	4b29      	ldr	r3, [pc, #164]	; (800665c <SystemInit+0xd8>)
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a28      	ldr	r2, [pc, #160]	; (800665c <SystemInit+0xd8>)
 80065ba:	f043 0301 	orr.w	r3, r3, #1
 80065be:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80065c0:	4b26      	ldr	r3, [pc, #152]	; (800665c <SystemInit+0xd8>)
 80065c2:	2200      	movs	r2, #0
 80065c4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80065c6:	4b25      	ldr	r3, [pc, #148]	; (800665c <SystemInit+0xd8>)
 80065c8:	681a      	ldr	r2, [r3, #0]
 80065ca:	4924      	ldr	r1, [pc, #144]	; (800665c <SystemInit+0xd8>)
 80065cc:	4b24      	ldr	r3, [pc, #144]	; (8006660 <SystemInit+0xdc>)
 80065ce:	4013      	ands	r3, r2
 80065d0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80065d2:	4b21      	ldr	r3, [pc, #132]	; (8006658 <SystemInit+0xd4>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f003 030c 	and.w	r3, r3, #12
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d007      	beq.n	80065ee <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80065de:	4b1e      	ldr	r3, [pc, #120]	; (8006658 <SystemInit+0xd4>)
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f023 030f 	bic.w	r3, r3, #15
 80065e6:	4a1c      	ldr	r2, [pc, #112]	; (8006658 <SystemInit+0xd4>)
 80065e8:	f043 0303 	orr.w	r3, r3, #3
 80065ec:	6013      	str	r3, [r2, #0]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
#else
  /* Reset CDCFGR1 register */
  RCC->CDCFGR1 = 0x00000000;
 80065ee:	4b1b      	ldr	r3, [pc, #108]	; (800665c <SystemInit+0xd8>)
 80065f0:	2200      	movs	r2, #0
 80065f2:	619a      	str	r2, [r3, #24]

  /* Reset CDCFGR2 register */
  RCC->CDCFGR2 = 0x00000000;
 80065f4:	4b19      	ldr	r3, [pc, #100]	; (800665c <SystemInit+0xd8>)
 80065f6:	2200      	movs	r2, #0
 80065f8:	61da      	str	r2, [r3, #28]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
 80065fa:	4b18      	ldr	r3, [pc, #96]	; (800665c <SystemInit+0xd8>)
 80065fc:	2200      	movs	r2, #0
 80065fe:	621a      	str	r2, [r3, #32]
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8006600:	4b16      	ldr	r3, [pc, #88]	; (800665c <SystemInit+0xd8>)
 8006602:	4a18      	ldr	r2, [pc, #96]	; (8006664 <SystemInit+0xe0>)
 8006604:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8006606:	4b15      	ldr	r3, [pc, #84]	; (800665c <SystemInit+0xd8>)
 8006608:	4a17      	ldr	r2, [pc, #92]	; (8006668 <SystemInit+0xe4>)
 800660a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800660c:	4b13      	ldr	r3, [pc, #76]	; (800665c <SystemInit+0xd8>)
 800660e:	4a17      	ldr	r2, [pc, #92]	; (800666c <SystemInit+0xe8>)
 8006610:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8006612:	4b12      	ldr	r3, [pc, #72]	; (800665c <SystemInit+0xd8>)
 8006614:	2200      	movs	r2, #0
 8006616:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8006618:	4b10      	ldr	r3, [pc, #64]	; (800665c <SystemInit+0xd8>)
 800661a:	4a14      	ldr	r2, [pc, #80]	; (800666c <SystemInit+0xe8>)
 800661c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800661e:	4b0f      	ldr	r3, [pc, #60]	; (800665c <SystemInit+0xd8>)
 8006620:	2200      	movs	r2, #0
 8006622:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8006624:	4b0d      	ldr	r3, [pc, #52]	; (800665c <SystemInit+0xd8>)
 8006626:	4a11      	ldr	r2, [pc, #68]	; (800666c <SystemInit+0xe8>)
 8006628:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800662a:	4b0c      	ldr	r3, [pc, #48]	; (800665c <SystemInit+0xd8>)
 800662c:	2200      	movs	r2, #0
 800662e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8006630:	4b0a      	ldr	r3, [pc, #40]	; (800665c <SystemInit+0xd8>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4a09      	ldr	r2, [pc, #36]	; (800665c <SystemInit+0xd8>)
 8006636:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800663a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 800663c:	4b07      	ldr	r3, [pc, #28]	; (800665c <SystemInit+0xd8>)
 800663e:	2200      	movs	r2, #0
 8006640:	661a      	str	r2, [r3, #96]	; 0x60
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8006642:	4b0b      	ldr	r3, [pc, #44]	; (8006670 <SystemInit+0xec>)
 8006644:	f243 02d2 	movw	r2, #12498	; 0x30d2
 8006648:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 800664a:	bf00      	nop
 800664c:	46bd      	mov	sp, r7
 800664e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006652:	4770      	bx	lr
 8006654:	e000ed00 	.word	0xe000ed00
 8006658:	52002000 	.word	0x52002000
 800665c:	58024400 	.word	0x58024400
 8006660:	eaf6ed7f 	.word	0xeaf6ed7f
 8006664:	02020200 	.word	0x02020200
 8006668:	01ff0000 	.word	0x01ff0000
 800666c:	01010280 	.word	0x01010280
 8006670:	52004000 	.word	0x52004000

08006674 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8006674:	b580      	push	{r7, lr}
 8006676:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006678:	4b22      	ldr	r3, [pc, #136]	; (8006704 <MX_USART1_UART_Init+0x90>)
 800667a:	4a23      	ldr	r2, [pc, #140]	; (8006708 <MX_USART1_UART_Init+0x94>)
 800667c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800667e:	4b21      	ldr	r3, [pc, #132]	; (8006704 <MX_USART1_UART_Init+0x90>)
 8006680:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006684:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006686:	4b1f      	ldr	r3, [pc, #124]	; (8006704 <MX_USART1_UART_Init+0x90>)
 8006688:	2200      	movs	r2, #0
 800668a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800668c:	4b1d      	ldr	r3, [pc, #116]	; (8006704 <MX_USART1_UART_Init+0x90>)
 800668e:	2200      	movs	r2, #0
 8006690:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006692:	4b1c      	ldr	r3, [pc, #112]	; (8006704 <MX_USART1_UART_Init+0x90>)
 8006694:	2200      	movs	r2, #0
 8006696:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006698:	4b1a      	ldr	r3, [pc, #104]	; (8006704 <MX_USART1_UART_Init+0x90>)
 800669a:	220c      	movs	r2, #12
 800669c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800669e:	4b19      	ldr	r3, [pc, #100]	; (8006704 <MX_USART1_UART_Init+0x90>)
 80066a0:	2200      	movs	r2, #0
 80066a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80066a4:	4b17      	ldr	r3, [pc, #92]	; (8006704 <MX_USART1_UART_Init+0x90>)
 80066a6:	2200      	movs	r2, #0
 80066a8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80066aa:	4b16      	ldr	r3, [pc, #88]	; (8006704 <MX_USART1_UART_Init+0x90>)
 80066ac:	2200      	movs	r2, #0
 80066ae:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80066b0:	4b14      	ldr	r3, [pc, #80]	; (8006704 <MX_USART1_UART_Init+0x90>)
 80066b2:	2200      	movs	r2, #0
 80066b4:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80066b6:	4b13      	ldr	r3, [pc, #76]	; (8006704 <MX_USART1_UART_Init+0x90>)
 80066b8:	2200      	movs	r2, #0
 80066ba:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80066bc:	4811      	ldr	r0, [pc, #68]	; (8006704 <MX_USART1_UART_Init+0x90>)
 80066be:	f009 faa0 	bl	800fc02 <HAL_UART_Init>
 80066c2:	4603      	mov	r3, r0
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d001      	beq.n	80066cc <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80066c8:	f7fb fa28 	bl	8001b1c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80066cc:	2100      	movs	r1, #0
 80066ce:	480d      	ldr	r0, [pc, #52]	; (8006704 <MX_USART1_UART_Init+0x90>)
 80066d0:	f00b f936 	bl	8011940 <HAL_UARTEx_SetTxFifoThreshold>
 80066d4:	4603      	mov	r3, r0
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d001      	beq.n	80066de <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80066da:	f7fb fa1f 	bl	8001b1c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80066de:	2100      	movs	r1, #0
 80066e0:	4808      	ldr	r0, [pc, #32]	; (8006704 <MX_USART1_UART_Init+0x90>)
 80066e2:	f00b f96b 	bl	80119bc <HAL_UARTEx_SetRxFifoThreshold>
 80066e6:	4603      	mov	r3, r0
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d001      	beq.n	80066f0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80066ec:	f7fb fa16 	bl	8001b1c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80066f0:	4804      	ldr	r0, [pc, #16]	; (8006704 <MX_USART1_UART_Init+0x90>)
 80066f2:	f00b f8ec 	bl	80118ce <HAL_UARTEx_DisableFifoMode>
 80066f6:	4603      	mov	r3, r0
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d001      	beq.n	8006700 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80066fc:	f7fb fa0e 	bl	8001b1c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8006700:	bf00      	nop
 8006702:	bd80      	pop	{r7, pc}
 8006704:	2402cfa4 	.word	0x2402cfa4
 8006708:	40011000 	.word	0x40011000

0800670c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b0ba      	sub	sp, #232	; 0xe8
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006714:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8006718:	2200      	movs	r2, #0
 800671a:	601a      	str	r2, [r3, #0]
 800671c:	605a      	str	r2, [r3, #4]
 800671e:	609a      	str	r2, [r3, #8]
 8006720:	60da      	str	r2, [r3, #12]
 8006722:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8006724:	f107 0310 	add.w	r3, r7, #16
 8006728:	22c0      	movs	r2, #192	; 0xc0
 800672a:	2100      	movs	r1, #0
 800672c:	4618      	mov	r0, r3
 800672e:	f017 fac9 	bl	801dcc4 <memset>
  if(uartHandle->Instance==USART1)
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a2b      	ldr	r2, [pc, #172]	; (80067e4 <HAL_UART_MspInit+0xd8>)
 8006738:	4293      	cmp	r3, r2
 800673a:	d14e      	bne.n	80067da <HAL_UART_MspInit+0xce>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800673c:	f04f 0201 	mov.w	r2, #1
 8006740:	f04f 0300 	mov.w	r3, #0
 8006744:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 8006748:	2300      	movs	r3, #0
 800674a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800674e:	f107 0310 	add.w	r3, r7, #16
 8006752:	4618      	mov	r0, r3
 8006754:	f007 fabe 	bl	800dcd4 <HAL_RCCEx_PeriphCLKConfig>
 8006758:	4603      	mov	r3, r0
 800675a:	2b00      	cmp	r3, #0
 800675c:	d001      	beq.n	8006762 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800675e:	f7fb f9dd 	bl	8001b1c <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006762:	4b21      	ldr	r3, [pc, #132]	; (80067e8 <HAL_UART_MspInit+0xdc>)
 8006764:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006768:	4a1f      	ldr	r2, [pc, #124]	; (80067e8 <HAL_UART_MspInit+0xdc>)
 800676a:	f043 0310 	orr.w	r3, r3, #16
 800676e:	f8c2 3150 	str.w	r3, [r2, #336]	; 0x150
 8006772:	4b1d      	ldr	r3, [pc, #116]	; (80067e8 <HAL_UART_MspInit+0xdc>)
 8006774:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 8006778:	f003 0310 	and.w	r3, r3, #16
 800677c:	60fb      	str	r3, [r7, #12]
 800677e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006780:	4b19      	ldr	r3, [pc, #100]	; (80067e8 <HAL_UART_MspInit+0xdc>)
 8006782:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8006786:	4a18      	ldr	r2, [pc, #96]	; (80067e8 <HAL_UART_MspInit+0xdc>)
 8006788:	f043 0301 	orr.w	r3, r3, #1
 800678c:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 8006790:	4b15      	ldr	r3, [pc, #84]	; (80067e8 <HAL_UART_MspInit+0xdc>)
 8006792:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 8006796:	f003 0301 	and.w	r3, r3, #1
 800679a:	60bb      	str	r3, [r7, #8]
 800679c:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
 800679e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80067a2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80067a6:	2302      	movs	r3, #2
 80067a8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80067ac:	2300      	movs	r3, #0
 80067ae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80067b2:	2300      	movs	r3, #0
 80067b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80067b8:	2307      	movs	r3, #7
 80067ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80067be:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80067c2:	4619      	mov	r1, r3
 80067c4:	4809      	ldr	r0, [pc, #36]	; (80067ec <HAL_UART_MspInit+0xe0>)
 80067c6:	f004 fd2f 	bl	800b228 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80067ca:	2200      	movs	r2, #0
 80067cc:	2100      	movs	r1, #0
 80067ce:	2025      	movs	r0, #37	; 0x25
 80067d0:	f000 f9c9 	bl	8006b66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80067d4:	2025      	movs	r0, #37	; 0x25
 80067d6:	f000 f9e0 	bl	8006b9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80067da:	bf00      	nop
 80067dc:	37e8      	adds	r7, #232	; 0xe8
 80067de:	46bd      	mov	sp, r7
 80067e0:	bd80      	pop	{r7, pc}
 80067e2:	bf00      	nop
 80067e4:	40011000 	.word	0x40011000
 80067e8:	58024400 	.word	0x58024400
 80067ec:	58020000 	.word	0x58020000

080067f0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80067f0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006828 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 80067f4:	f7ff fec6 	bl	8006584 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80067f8:	480c      	ldr	r0, [pc, #48]	; (800682c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80067fa:	490d      	ldr	r1, [pc, #52]	; (8006830 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80067fc:	4a0d      	ldr	r2, [pc, #52]	; (8006834 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80067fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006800:	e002      	b.n	8006808 <LoopCopyDataInit>

08006802 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006802:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006804:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006806:	3304      	adds	r3, #4

08006808 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  adds r4, r0, r3
 8006808:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800680a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800680c:	d3f9      	bcc.n	8006802 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800680e:	4a0a      	ldr	r2, [pc, #40]	; (8006838 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006810:	4c0a      	ldr	r4, [pc, #40]	; (800683c <LoopFillZerobss+0x22>)
  movs r3, #0
 8006812:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006814:	e001      	b.n	800681a <LoopFillZerobss>

08006816 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006816:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006818:	3204      	adds	r2, #4

0800681a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800681a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800681c:	d3fb      	bcc.n	8006816 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800681e:	f017 f9f5 	bl	801dc0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006822:	f7fa ffd9 	bl	80017d8 <main>
  bx  lr
 8006826:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006828:	24100000 	.word	0x24100000
  ldr r0, =_sdata
 800682c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8006830:	24008248 	.word	0x24008248
  ldr r2, =_sidata
 8006834:	08093580 	.word	0x08093580
  ldr r2, =_sbss
 8006838:	24008260 	.word	0x24008260
  ldr r4, =_ebss
 800683c:	2405e3c4 	.word	0x2405e3c4

08006840 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006840:	e7fe      	b.n	8006840 <ADC_IRQHandler>
	...

08006844 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b082      	sub	sp, #8
 8006848:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800684a:	2003      	movs	r0, #3
 800684c:	f000 f980 	bl	8006b50 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 8006850:	f007 f86a 	bl	800d928 <HAL_RCC_GetSysClockFreq>
 8006854:	4602      	mov	r2, r0
 8006856:	4b15      	ldr	r3, [pc, #84]	; (80068ac <HAL_Init+0x68>)
 8006858:	699b      	ldr	r3, [r3, #24]
 800685a:	0a1b      	lsrs	r3, r3, #8
 800685c:	f003 030f 	and.w	r3, r3, #15
 8006860:	4913      	ldr	r1, [pc, #76]	; (80068b0 <HAL_Init+0x6c>)
 8006862:	5ccb      	ldrb	r3, [r1, r3]
 8006864:	f003 031f 	and.w	r3, r3, #31
 8006868:	fa22 f303 	lsr.w	r3, r2, r3
 800686c:	607b      	str	r3, [r7, #4]

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800686e:	4b0f      	ldr	r3, [pc, #60]	; (80068ac <HAL_Init+0x68>)
 8006870:	699b      	ldr	r3, [r3, #24]
 8006872:	f003 030f 	and.w	r3, r3, #15
 8006876:	4a0e      	ldr	r2, [pc, #56]	; (80068b0 <HAL_Init+0x6c>)
 8006878:	5cd3      	ldrb	r3, [r2, r3]
 800687a:	f003 031f 	and.w	r3, r3, #31
 800687e:	687a      	ldr	r2, [r7, #4]
 8006880:	fa22 f303 	lsr.w	r3, r2, r3
 8006884:	4a0b      	ldr	r2, [pc, #44]	; (80068b4 <HAL_Init+0x70>)
 8006886:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8006888:	4a0b      	ldr	r2, [pc, #44]	; (80068b8 <HAL_Init+0x74>)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800688e:	2000      	movs	r0, #0
 8006890:	f000 f814 	bl	80068bc <HAL_InitTick>
 8006894:	4603      	mov	r3, r0
 8006896:	2b00      	cmp	r3, #0
 8006898:	d001      	beq.n	800689e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800689a:	2301      	movs	r3, #1
 800689c:	e002      	b.n	80068a4 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800689e:	f7ff fdbb 	bl	8006418 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80068a2:	2300      	movs	r3, #0
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3708      	adds	r7, #8
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}
 80068ac:	58024400 	.word	0x58024400
 80068b0:	0801f4e8 	.word	0x0801f4e8
 80068b4:	24000048 	.word	0x24000048
 80068b8:	24000044 	.word	0x24000044

080068bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b082      	sub	sp, #8
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80068c4:	4b15      	ldr	r3, [pc, #84]	; (800691c <HAL_InitTick+0x60>)
 80068c6:	781b      	ldrb	r3, [r3, #0]
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d101      	bne.n	80068d0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80068cc:	2301      	movs	r3, #1
 80068ce:	e021      	b.n	8006914 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80068d0:	4b13      	ldr	r3, [pc, #76]	; (8006920 <HAL_InitTick+0x64>)
 80068d2:	681a      	ldr	r2, [r3, #0]
 80068d4:	4b11      	ldr	r3, [pc, #68]	; (800691c <HAL_InitTick+0x60>)
 80068d6:	781b      	ldrb	r3, [r3, #0]
 80068d8:	4619      	mov	r1, r3
 80068da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80068de:	fbb3 f3f1 	udiv	r3, r3, r1
 80068e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80068e6:	4618      	mov	r0, r3
 80068e8:	f000 f965 	bl	8006bb6 <HAL_SYSTICK_Config>
 80068ec:	4603      	mov	r3, r0
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d001      	beq.n	80068f6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	e00e      	b.n	8006914 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2b0f      	cmp	r3, #15
 80068fa:	d80a      	bhi.n	8006912 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80068fc:	2200      	movs	r2, #0
 80068fe:	6879      	ldr	r1, [r7, #4]
 8006900:	f04f 30ff 	mov.w	r0, #4294967295
 8006904:	f000 f92f 	bl	8006b66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006908:	4a06      	ldr	r2, [pc, #24]	; (8006924 <HAL_InitTick+0x68>)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800690e:	2300      	movs	r3, #0
 8006910:	e000      	b.n	8006914 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8006912:	2301      	movs	r3, #1
}
 8006914:	4618      	mov	r0, r3
 8006916:	3708      	adds	r7, #8
 8006918:	46bd      	mov	sp, r7
 800691a:	bd80      	pop	{r7, pc}
 800691c:	24000050 	.word	0x24000050
 8006920:	24000044 	.word	0x24000044
 8006924:	2400004c 	.word	0x2400004c

08006928 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006928:	b480      	push	{r7}
 800692a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800692c:	4b06      	ldr	r3, [pc, #24]	; (8006948 <HAL_IncTick+0x20>)
 800692e:	781b      	ldrb	r3, [r3, #0]
 8006930:	461a      	mov	r2, r3
 8006932:	4b06      	ldr	r3, [pc, #24]	; (800694c <HAL_IncTick+0x24>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	4413      	add	r3, r2
 8006938:	4a04      	ldr	r2, [pc, #16]	; (800694c <HAL_IncTick+0x24>)
 800693a:	6013      	str	r3, [r2, #0]
}
 800693c:	bf00      	nop
 800693e:	46bd      	mov	sp, r7
 8006940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006944:	4770      	bx	lr
 8006946:	bf00      	nop
 8006948:	24000050 	.word	0x24000050
 800694c:	2402d038 	.word	0x2402d038

08006950 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006950:	b480      	push	{r7}
 8006952:	af00      	add	r7, sp, #0
  return uwTick;
 8006954:	4b03      	ldr	r3, [pc, #12]	; (8006964 <HAL_GetTick+0x14>)
 8006956:	681b      	ldr	r3, [r3, #0]
}
 8006958:	4618      	mov	r0, r3
 800695a:	46bd      	mov	sp, r7
 800695c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006960:	4770      	bx	lr
 8006962:	bf00      	nop
 8006964:	2402d038 	.word	0x2402d038

08006968 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b084      	sub	sp, #16
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006970:	f7ff ffee 	bl	8006950 <HAL_GetTick>
 8006974:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006980:	d005      	beq.n	800698e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006982:	4b0a      	ldr	r3, [pc, #40]	; (80069ac <HAL_Delay+0x44>)
 8006984:	781b      	ldrb	r3, [r3, #0]
 8006986:	461a      	mov	r2, r3
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	4413      	add	r3, r2
 800698c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800698e:	bf00      	nop
 8006990:	f7ff ffde 	bl	8006950 <HAL_GetTick>
 8006994:	4602      	mov	r2, r0
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	1ad3      	subs	r3, r2, r3
 800699a:	68fa      	ldr	r2, [r7, #12]
 800699c:	429a      	cmp	r2, r3
 800699e:	d8f7      	bhi.n	8006990 <HAL_Delay+0x28>
  {
  }
}
 80069a0:	bf00      	nop
 80069a2:	bf00      	nop
 80069a4:	3710      	adds	r7, #16
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}
 80069aa:	bf00      	nop
 80069ac:	24000050 	.word	0x24000050

080069b0 <__NVIC_SetPriorityGrouping>:
{
 80069b0:	b480      	push	{r7}
 80069b2:	b085      	sub	sp, #20
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	f003 0307 	and.w	r3, r3, #7
 80069be:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80069c0:	4b0b      	ldr	r3, [pc, #44]	; (80069f0 <__NVIC_SetPriorityGrouping+0x40>)
 80069c2:	68db      	ldr	r3, [r3, #12]
 80069c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80069c6:	68ba      	ldr	r2, [r7, #8]
 80069c8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80069cc:	4013      	ands	r3, r2
 80069ce:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80069d4:	68bb      	ldr	r3, [r7, #8]
 80069d6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80069d8:	4b06      	ldr	r3, [pc, #24]	; (80069f4 <__NVIC_SetPriorityGrouping+0x44>)
 80069da:	4313      	orrs	r3, r2
 80069dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80069de:	4a04      	ldr	r2, [pc, #16]	; (80069f0 <__NVIC_SetPriorityGrouping+0x40>)
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	60d3      	str	r3, [r2, #12]
}
 80069e4:	bf00      	nop
 80069e6:	3714      	adds	r7, #20
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr
 80069f0:	e000ed00 	.word	0xe000ed00
 80069f4:	05fa0000 	.word	0x05fa0000

080069f8 <__NVIC_GetPriorityGrouping>:
{
 80069f8:	b480      	push	{r7}
 80069fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80069fc:	4b04      	ldr	r3, [pc, #16]	; (8006a10 <__NVIC_GetPriorityGrouping+0x18>)
 80069fe:	68db      	ldr	r3, [r3, #12]
 8006a00:	0a1b      	lsrs	r3, r3, #8
 8006a02:	f003 0307 	and.w	r3, r3, #7
}
 8006a06:	4618      	mov	r0, r3
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0e:	4770      	bx	lr
 8006a10:	e000ed00 	.word	0xe000ed00

08006a14 <__NVIC_EnableIRQ>:
{
 8006a14:	b480      	push	{r7}
 8006a16:	b083      	sub	sp, #12
 8006a18:	af00      	add	r7, sp, #0
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006a1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	db0b      	blt.n	8006a3e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006a26:	88fb      	ldrh	r3, [r7, #6]
 8006a28:	f003 021f 	and.w	r2, r3, #31
 8006a2c:	4907      	ldr	r1, [pc, #28]	; (8006a4c <__NVIC_EnableIRQ+0x38>)
 8006a2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006a32:	095b      	lsrs	r3, r3, #5
 8006a34:	2001      	movs	r0, #1
 8006a36:	fa00 f202 	lsl.w	r2, r0, r2
 8006a3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006a3e:	bf00      	nop
 8006a40:	370c      	adds	r7, #12
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr
 8006a4a:	bf00      	nop
 8006a4c:	e000e100 	.word	0xe000e100

08006a50 <__NVIC_SetPriority>:
{
 8006a50:	b480      	push	{r7}
 8006a52:	b083      	sub	sp, #12
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	4603      	mov	r3, r0
 8006a58:	6039      	str	r1, [r7, #0]
 8006a5a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006a5c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	db0a      	blt.n	8006a7a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	b2da      	uxtb	r2, r3
 8006a68:	490c      	ldr	r1, [pc, #48]	; (8006a9c <__NVIC_SetPriority+0x4c>)
 8006a6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006a6e:	0112      	lsls	r2, r2, #4
 8006a70:	b2d2      	uxtb	r2, r2
 8006a72:	440b      	add	r3, r1
 8006a74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8006a78:	e00a      	b.n	8006a90 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006a7a:	683b      	ldr	r3, [r7, #0]
 8006a7c:	b2da      	uxtb	r2, r3
 8006a7e:	4908      	ldr	r1, [pc, #32]	; (8006aa0 <__NVIC_SetPriority+0x50>)
 8006a80:	88fb      	ldrh	r3, [r7, #6]
 8006a82:	f003 030f 	and.w	r3, r3, #15
 8006a86:	3b04      	subs	r3, #4
 8006a88:	0112      	lsls	r2, r2, #4
 8006a8a:	b2d2      	uxtb	r2, r2
 8006a8c:	440b      	add	r3, r1
 8006a8e:	761a      	strb	r2, [r3, #24]
}
 8006a90:	bf00      	nop
 8006a92:	370c      	adds	r7, #12
 8006a94:	46bd      	mov	sp, r7
 8006a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a9a:	4770      	bx	lr
 8006a9c:	e000e100 	.word	0xe000e100
 8006aa0:	e000ed00 	.word	0xe000ed00

08006aa4 <NVIC_EncodePriority>:
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b089      	sub	sp, #36	; 0x24
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	60f8      	str	r0, [r7, #12]
 8006aac:	60b9      	str	r1, [r7, #8]
 8006aae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f003 0307 	and.w	r3, r3, #7
 8006ab6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006ab8:	69fb      	ldr	r3, [r7, #28]
 8006aba:	f1c3 0307 	rsb	r3, r3, #7
 8006abe:	2b04      	cmp	r3, #4
 8006ac0:	bf28      	it	cs
 8006ac2:	2304      	movcs	r3, #4
 8006ac4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006ac6:	69fb      	ldr	r3, [r7, #28]
 8006ac8:	3304      	adds	r3, #4
 8006aca:	2b06      	cmp	r3, #6
 8006acc:	d902      	bls.n	8006ad4 <NVIC_EncodePriority+0x30>
 8006ace:	69fb      	ldr	r3, [r7, #28]
 8006ad0:	3b03      	subs	r3, #3
 8006ad2:	e000      	b.n	8006ad6 <NVIC_EncodePriority+0x32>
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006ad8:	f04f 32ff 	mov.w	r2, #4294967295
 8006adc:	69bb      	ldr	r3, [r7, #24]
 8006ade:	fa02 f303 	lsl.w	r3, r2, r3
 8006ae2:	43da      	mvns	r2, r3
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	401a      	ands	r2, r3
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006aec:	f04f 31ff 	mov.w	r1, #4294967295
 8006af0:	697b      	ldr	r3, [r7, #20]
 8006af2:	fa01 f303 	lsl.w	r3, r1, r3
 8006af6:	43d9      	mvns	r1, r3
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006afc:	4313      	orrs	r3, r2
}
 8006afe:	4618      	mov	r0, r3
 8006b00:	3724      	adds	r7, #36	; 0x24
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr
	...

08006b0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b082      	sub	sp, #8
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	3b01      	subs	r3, #1
 8006b18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006b1c:	d301      	bcc.n	8006b22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006b1e:	2301      	movs	r3, #1
 8006b20:	e00f      	b.n	8006b42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006b22:	4a0a      	ldr	r2, [pc, #40]	; (8006b4c <SysTick_Config+0x40>)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	3b01      	subs	r3, #1
 8006b28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006b2a:	210f      	movs	r1, #15
 8006b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8006b30:	f7ff ff8e 	bl	8006a50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006b34:	4b05      	ldr	r3, [pc, #20]	; (8006b4c <SysTick_Config+0x40>)
 8006b36:	2200      	movs	r2, #0
 8006b38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006b3a:	4b04      	ldr	r3, [pc, #16]	; (8006b4c <SysTick_Config+0x40>)
 8006b3c:	2207      	movs	r2, #7
 8006b3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006b40:	2300      	movs	r3, #0
}
 8006b42:	4618      	mov	r0, r3
 8006b44:	3708      	adds	r7, #8
 8006b46:	46bd      	mov	sp, r7
 8006b48:	bd80      	pop	{r7, pc}
 8006b4a:	bf00      	nop
 8006b4c:	e000e010 	.word	0xe000e010

08006b50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	b082      	sub	sp, #8
 8006b54:	af00      	add	r7, sp, #0
 8006b56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f7ff ff29 	bl	80069b0 <__NVIC_SetPriorityGrouping>
}
 8006b5e:	bf00      	nop
 8006b60:	3708      	adds	r7, #8
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}

08006b66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006b66:	b580      	push	{r7, lr}
 8006b68:	b086      	sub	sp, #24
 8006b6a:	af00      	add	r7, sp, #0
 8006b6c:	4603      	mov	r3, r0
 8006b6e:	60b9      	str	r1, [r7, #8]
 8006b70:	607a      	str	r2, [r7, #4]
 8006b72:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006b74:	f7ff ff40 	bl	80069f8 <__NVIC_GetPriorityGrouping>
 8006b78:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006b7a:	687a      	ldr	r2, [r7, #4]
 8006b7c:	68b9      	ldr	r1, [r7, #8]
 8006b7e:	6978      	ldr	r0, [r7, #20]
 8006b80:	f7ff ff90 	bl	8006aa4 <NVIC_EncodePriority>
 8006b84:	4602      	mov	r2, r0
 8006b86:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006b8a:	4611      	mov	r1, r2
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	f7ff ff5f 	bl	8006a50 <__NVIC_SetPriority>
}
 8006b92:	bf00      	nop
 8006b94:	3718      	adds	r7, #24
 8006b96:	46bd      	mov	sp, r7
 8006b98:	bd80      	pop	{r7, pc}

08006b9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b9a:	b580      	push	{r7, lr}
 8006b9c:	b082      	sub	sp, #8
 8006b9e:	af00      	add	r7, sp, #0
 8006ba0:	4603      	mov	r3, r0
 8006ba2:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006ba4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006ba8:	4618      	mov	r0, r3
 8006baa:	f7ff ff33 	bl	8006a14 <__NVIC_EnableIRQ>
}
 8006bae:	bf00      	nop
 8006bb0:	3708      	adds	r7, #8
 8006bb2:	46bd      	mov	sp, r7
 8006bb4:	bd80      	pop	{r7, pc}

08006bb6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006bb6:	b580      	push	{r7, lr}
 8006bb8:	b082      	sub	sp, #8
 8006bba:	af00      	add	r7, sp, #0
 8006bbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f7ff ffa4 	bl	8006b0c <SysTick_Config>
 8006bc4:	4603      	mov	r3, r0
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	3708      	adds	r7, #8
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}
	...

08006bd0 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b082      	sub	sp, #8
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d101      	bne.n	8006be2 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	e054      	b.n	8006c8c <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	7f5b      	ldrb	r3, [r3, #29]
 8006be6:	b2db      	uxtb	r3, r3
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d105      	bne.n	8006bf8 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2200      	movs	r2, #0
 8006bf0:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f7f9 fdac 	bl	8000750 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2202      	movs	r2, #2
 8006bfc:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	791b      	ldrb	r3, [r3, #4]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d10c      	bne.n	8006c20 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	4a22      	ldr	r2, [pc, #136]	; (8006c94 <HAL_CRC_Init+0xc4>)
 8006c0c:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	689a      	ldr	r2, [r3, #8]
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f022 0218 	bic.w	r2, r2, #24
 8006c1c:	609a      	str	r2, [r3, #8]
 8006c1e:	e00c      	b.n	8006c3a <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6899      	ldr	r1, [r3, #8]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	68db      	ldr	r3, [r3, #12]
 8006c28:	461a      	mov	r2, r3
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f000 f834 	bl	8006c98 <HAL_CRCEx_Polynomial_Set>
 8006c30:	4603      	mov	r3, r0
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d001      	beq.n	8006c3a <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8006c36:	2301      	movs	r3, #1
 8006c38:	e028      	b.n	8006c8c <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	795b      	ldrb	r3, [r3, #5]
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d105      	bne.n	8006c4e <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	f04f 32ff 	mov.w	r2, #4294967295
 8006c4a:	611a      	str	r2, [r3, #16]
 8006c4c:	e004      	b.n	8006c58 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	687a      	ldr	r2, [r7, #4]
 8006c54:	6912      	ldr	r2, [r2, #16]
 8006c56:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	695a      	ldr	r2, [r3, #20]
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	430a      	orrs	r2, r1
 8006c6c:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	689b      	ldr	r3, [r3, #8]
 8006c74:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	699a      	ldr	r2, [r3, #24]
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	430a      	orrs	r2, r1
 8006c82:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2201      	movs	r2, #1
 8006c88:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8006c8a:	2300      	movs	r3, #0
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	3708      	adds	r7, #8
 8006c90:	46bd      	mov	sp, r7
 8006c92:	bd80      	pop	{r7, pc}
 8006c94:	04c11db7 	.word	0x04c11db7

08006c98 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b087      	sub	sp, #28
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	60f8      	str	r0, [r7, #12]
 8006ca0:	60b9      	str	r1, [r7, #8]
 8006ca2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8006ca8:	231f      	movs	r3, #31
 8006caa:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */ 
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	f003 0301 	and.w	r3, r3, #1
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d102      	bne.n	8006cbc <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	75fb      	strb	r3, [r7, #23]
 8006cba:	e063      	b.n	8006d84 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8006cbc:	bf00      	nop
 8006cbe:	693b      	ldr	r3, [r7, #16]
 8006cc0:	1e5a      	subs	r2, r3, #1
 8006cc2:	613a      	str	r2, [r7, #16]
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d009      	beq.n	8006cdc <HAL_CRCEx_Polynomial_Set+0x44>
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	f003 031f 	and.w	r3, r3, #31
 8006cce:	68ba      	ldr	r2, [r7, #8]
 8006cd0:	fa22 f303 	lsr.w	r3, r2, r3
 8006cd4:	f003 0301 	and.w	r3, r3, #1
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d0f0      	beq.n	8006cbe <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2b18      	cmp	r3, #24
 8006ce0:	d846      	bhi.n	8006d70 <HAL_CRCEx_Polynomial_Set+0xd8>
 8006ce2:	a201      	add	r2, pc, #4	; (adr r2, 8006ce8 <HAL_CRCEx_Polynomial_Set+0x50>)
 8006ce4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ce8:	08006d77 	.word	0x08006d77
 8006cec:	08006d71 	.word	0x08006d71
 8006cf0:	08006d71 	.word	0x08006d71
 8006cf4:	08006d71 	.word	0x08006d71
 8006cf8:	08006d71 	.word	0x08006d71
 8006cfc:	08006d71 	.word	0x08006d71
 8006d00:	08006d71 	.word	0x08006d71
 8006d04:	08006d71 	.word	0x08006d71
 8006d08:	08006d65 	.word	0x08006d65
 8006d0c:	08006d71 	.word	0x08006d71
 8006d10:	08006d71 	.word	0x08006d71
 8006d14:	08006d71 	.word	0x08006d71
 8006d18:	08006d71 	.word	0x08006d71
 8006d1c:	08006d71 	.word	0x08006d71
 8006d20:	08006d71 	.word	0x08006d71
 8006d24:	08006d71 	.word	0x08006d71
 8006d28:	08006d59 	.word	0x08006d59
 8006d2c:	08006d71 	.word	0x08006d71
 8006d30:	08006d71 	.word	0x08006d71
 8006d34:	08006d71 	.word	0x08006d71
 8006d38:	08006d71 	.word	0x08006d71
 8006d3c:	08006d71 	.word	0x08006d71
 8006d40:	08006d71 	.word	0x08006d71
 8006d44:	08006d71 	.word	0x08006d71
 8006d48:	08006d4d 	.word	0x08006d4d
    {
          
      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8006d4c:	693b      	ldr	r3, [r7, #16]
 8006d4e:	2b06      	cmp	r3, #6
 8006d50:	d913      	bls.n	8006d7a <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8006d52:	2301      	movs	r3, #1
 8006d54:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8006d56:	e010      	b.n	8006d7a <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8006d58:	693b      	ldr	r3, [r7, #16]
 8006d5a:	2b07      	cmp	r3, #7
 8006d5c:	d90f      	bls.n	8006d7e <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8006d5e:	2301      	movs	r3, #1
 8006d60:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8006d62:	e00c      	b.n	8006d7e <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8006d64:	693b      	ldr	r3, [r7, #16]
 8006d66:	2b0f      	cmp	r3, #15
 8006d68:	d90b      	bls.n	8006d82 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8006d6a:	2301      	movs	r3, #1
 8006d6c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8006d6e:	e008      	b.n	8006d82 <HAL_CRCEx_Polynomial_Set+0xea>
 
      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8006d70:	2301      	movs	r3, #1
 8006d72:	75fb      	strb	r3, [r7, #23]
        break;
 8006d74:	e006      	b.n	8006d84 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8006d76:	bf00      	nop
 8006d78:	e004      	b.n	8006d84 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8006d7a:	bf00      	nop
 8006d7c:	e002      	b.n	8006d84 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8006d7e:	bf00      	nop
 8006d80:	e000      	b.n	8006d84 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8006d82:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8006d84:	7dfb      	ldrb	r3, [r7, #23]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d10d      	bne.n	8006da6 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	68ba      	ldr	r2, [r7, #8]
 8006d90:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	689b      	ldr	r3, [r3, #8]
 8006d98:	f023 0118 	bic.w	r1, r3, #24
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	687a      	ldr	r2, [r7, #4]
 8006da2:	430a      	orrs	r2, r1
 8006da4:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8006da6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	371c      	adds	r7, #28
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr

08006db4 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b082      	sub	sp, #8
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	d101      	bne.n	8006dc6 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	e069      	b.n	8006e9a <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006dcc:	b2db      	uxtb	r3, r3
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d102      	bne.n	8006dd8 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f7f9 fd12 	bl	80007fc <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2202      	movs	r2, #2
 8006ddc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	699b      	ldr	r3, [r3, #24]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d002      	beq.n	8006dee <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2200      	movs	r2, #0
 8006dec:	625a      	str	r2, [r3, #36]	; 0x24
  }
  /* Configures the HS, VS, DE and PC polarity */
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	6819      	ldr	r1, [r3, #0]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	4b2a      	ldr	r3, [pc, #168]	; (8006ea4 <HAL_DCMI_Init+0xf0>)
 8006dfa:	400b      	ands	r3, r1
 8006dfc:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	6819      	ldr	r1, [r3, #0]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	685a      	ldr	r2, [r3, #4]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	695b      	ldr	r3, [r3, #20]
 8006e0c:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006e12:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	691b      	ldr	r3, [r3, #16]
 8006e18:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006e1e:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	699b      	ldr	r3, [r3, #24]
 8006e24:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006e2a:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e30:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006e36:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006e3c:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006e42:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	430a      	orrs	r2, r1
 8006e4a:	601a      	str	r2, [r3, #0]

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	2b10      	cmp	r3, #16
 8006e52:	d112      	bne.n	8006e7a <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	7f1b      	ldrb	r3, [r3, #28]
 8006e58:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	7f5b      	ldrb	r3, [r3, #29]
 8006e5e:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006e60:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	7f9b      	ldrb	r3, [r3, #30]
 8006e66:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8006e68:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	7fdb      	ldrb	r3, [r3, #31]
 8006e70:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8006e76:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006e78:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	68da      	ldr	r2, [r3, #12]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f042 021e 	orr.w	r2, r2, #30
 8006e88:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	2200      	movs	r2, #0
 8006e8e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006e98:	2300      	movs	r3, #0
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3708      	adds	r7, #8
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	bd80      	pop	{r7, pc}
 8006ea2:	bf00      	nop
 8006ea4:	ffe0f007 	.word	0xffe0f007

08006ea8 <HAL_DCMI_Start_DMA>:
  * @param  pData     The destination memory Buffer address (LCD Frame buffer).
  * @param  Length    The length of capture to be transferred.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef *hdcmi, uint32_t DCMI_Mode, uint32_t pData, uint32_t Length)
{
 8006ea8:	b580      	push	{r7, lr}
 8006eaa:	b088      	sub	sp, #32
 8006eac:	af02      	add	r7, sp, #8
 8006eae:	60f8      	str	r0, [r7, #12]
 8006eb0:	60b9      	str	r1, [r7, #8]
 8006eb2:	607a      	str	r2, [r7, #4]
 8006eb4:	603b      	str	r3, [r7, #0]

  /* Check function parameters */
  assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

  /* Process Locked */
  __HAL_LOCK(hdcmi);
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006ebc:	2b01      	cmp	r3, #1
 8006ebe:	d101      	bne.n	8006ec4 <HAL_DCMI_Start_DMA+0x1c>
 8006ec0:	2302      	movs	r3, #2
 8006ec2:	e0ab      	b.n	800701c <HAL_DCMI_Start_DMA+0x174>
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2201      	movs	r2, #1
 8006ec8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2202      	movs	r2, #2
 8006ed0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Enable DCMI by setting DCMIEN bit */
  __HAL_DCMI_ENABLE(hdcmi);
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	681a      	ldr	r2, [r3, #0]
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006ee2:	601a      	str	r2, [r3, #0]

  /* Configure the DCMI Mode */
  hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	681a      	ldr	r2, [r3, #0]
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f022 0202 	bic.w	r2, r2, #2
 8006ef2:	601a      	str	r2, [r3, #0]
  hdcmi->Instance->CR |= (uint32_t)(DCMI_Mode);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	6819      	ldr	r1, [r3, #0]
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	68ba      	ldr	r2, [r7, #8]
 8006f00:	430a      	orrs	r2, r1
 8006f02:	601a      	str	r2, [r3, #0]

  /* Set the DMA memory0 conversion complete callback */
  hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAXferCplt;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f08:	4a46      	ldr	r2, [pc, #280]	; (8007024 <HAL_DCMI_Start_DMA+0x17c>)
 8006f0a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f10:	4a45      	ldr	r2, [pc, #276]	; (8007028 <HAL_DCMI_Start_DMA+0x180>)
 8006f12:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the dma abort callback */
  hdcmi->DMA_Handle->XferAbortCallback = NULL;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f18:	2200      	movs	r2, #0
 8006f1a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Reset transfer counters value */
  hdcmi->XferCount = 0;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	639a      	str	r2, [r3, #56]	; 0x38
  hdcmi->XferTransferNumber = 0;
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2200      	movs	r2, #0
 8006f26:	641a      	str	r2, [r3, #64]	; 0x40
  hdcmi->XferSize = 0;
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	63da      	str	r2, [r3, #60]	; 0x3c
  hdcmi->pBuffPtr = 0;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	2200      	movs	r2, #0
 8006f32:	645a      	str	r2, [r3, #68]	; 0x44

  if (Length <= 0xFFFFU)
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006f3a:	d219      	bcs.n	8006f70 <HAL_DCMI_Start_DMA+0xc8>
  {
    /* Enable the DMA Stream */
    if (HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, Length) != HAL_OK)
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	3328      	adds	r3, #40	; 0x28
 8006f46:	4619      	mov	r1, r3
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	687a      	ldr	r2, [r7, #4]
 8006f4c:	f000 fd90 	bl	8007a70 <HAL_DMA_Start_IT>
 8006f50:	4603      	mov	r3, r0
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d055      	beq.n	8007002 <HAL_DCMI_Start_DMA+0x15a>
    {
      /* Set Error Code */
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	2240      	movs	r2, #64	; 0x40
 8006f5a:	64da      	str	r2, [r3, #76]	; 0x4c
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	2201      	movs	r2, #1
 8006f60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      /* Release Lock */
      __HAL_UNLOCK(hdcmi);
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2200      	movs	r2, #0
 8006f68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      /* Return function status */
      return HAL_ERROR;
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	e055      	b.n	800701c <HAL_DCMI_Start_DMA+0x174>
    }
  }
  else /* DCMI_DOUBLE_BUFFER Mode */
  {
    /* Set the DMA memory1 conversion complete callback */
    hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAXferCplt;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f74:	4a2b      	ldr	r2, [pc, #172]	; (8007024 <HAL_DCMI_Start_DMA+0x17c>)
 8006f76:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize transfer parameters */
    hdcmi->XferCount = 1;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2201      	movs	r2, #1
 8006f7c:	639a      	str	r2, [r3, #56]	; 0x38
    hdcmi->XferSize = Length;
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	683a      	ldr	r2, [r7, #0]
 8006f82:	63da      	str	r2, [r3, #60]	; 0x3c
    hdcmi->pBuffPtr = pData;
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	687a      	ldr	r2, [r7, #4]
 8006f88:	645a      	str	r2, [r3, #68]	; 0x44

    /* Get the number of buffer */
    while (hdcmi->XferSize > 0xFFFFU)
 8006f8a:	e009      	b.n	8006fa0 <HAL_DCMI_Start_DMA+0xf8>
    {
      hdcmi->XferSize = (hdcmi->XferSize / 2U);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f90:	085a      	lsrs	r2, r3, #1
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	63da      	str	r2, [r3, #60]	; 0x3c
      hdcmi->XferCount = hdcmi->XferCount * 2U;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f9a:	005a      	lsls	r2, r3, #1
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	639a      	str	r2, [r3, #56]	; 0x38
    while (hdcmi->XferSize > 0xFFFFU)
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fa4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006fa8:	d2f0      	bcs.n	8006f8c <HAL_DCMI_Start_DMA+0xe4>
    }

    /* Update DCMI counter  and transfer number*/
    hdcmi->XferCount = (hdcmi->XferCount - 2U);
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fae:	1e9a      	subs	r2, r3, #2
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	639a      	str	r2, [r3, #56]	; 0x38
    hdcmi->XferTransferNumber = hdcmi->XferCount;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006fb8:	68fb      	ldr	r3, [r7, #12]
 8006fba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Update second memory address */
    SecondMemAddress = (uint32_t)(pData + (4U * hdcmi->XferSize));
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fc0:	009b      	lsls	r3, r3, #2
 8006fc2:	687a      	ldr	r2, [r7, #4]
 8006fc4:	4413      	add	r3, r2
 8006fc6:	617b      	str	r3, [r7, #20]

    /* Start DMA multi buffer transfer */
    if (HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle, (uint32_t)&hdcmi->Instance->DR, (uint32_t)pData, SecondMemAddress, hdcmi->XferSize) != HAL_OK)
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	3328      	adds	r3, #40	; 0x28
 8006fd2:	4619      	mov	r1, r3
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006fd8:	9300      	str	r3, [sp, #0]
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	687a      	ldr	r2, [r7, #4]
 8006fde:	f003 fc73 	bl	800a8c8 <HAL_DMAEx_MultiBufferStart_IT>
 8006fe2:	4603      	mov	r3, r0
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	d00c      	beq.n	8007002 <HAL_DCMI_Start_DMA+0x15a>
    {
      /* Set Error Code */
      hdcmi->ErrorCode = HAL_DCMI_ERROR_DMA;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	2240      	movs	r2, #64	; 0x40
 8006fec:	64da      	str	r2, [r3, #76]	; 0x4c
      /* Change DCMI state */
      hdcmi->State = HAL_DCMI_STATE_READY;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	2201      	movs	r2, #1
 8006ff2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      /* Release Lock */
      __HAL_UNLOCK(hdcmi);
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	2200      	movs	r2, #0
 8006ffa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      /* Return function status */
      return HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	e00c      	b.n	800701c <HAL_DCMI_Start_DMA+0x174>
    }
  }

  /* Enable Capture */
  hdcmi->Instance->CR |= DCMI_CR_CAPTURE;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	681a      	ldr	r2, [r3, #0]
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f042 0201 	orr.w	r2, r2, #1
 8007010:	601a      	str	r2, [r3, #0]

  /* Release Lock */
  __HAL_UNLOCK(hdcmi);
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	2200      	movs	r2, #0
 8007016:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Return function status */
  return HAL_OK;
 800701a:	2300      	movs	r3, #0
}
 800701c:	4618      	mov	r0, r3
 800701e:	3718      	adds	r7, #24
 8007020:	46bd      	mov	sp, r7
 8007022:	bd80      	pop	{r7, pc}
 8007024:	080071f1 	.word	0x080071f1
 8007028:	08007317 	.word	0x08007317

0800702c <HAL_DCMI_Stop>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Stop(DCMI_HandleTypeDef *hdcmi)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b084      	sub	sp, #16
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  uint32_t count = HAL_TIMEOUT_DCMI_STOP * (SystemCoreClock / 8U / 1000U);
 8007034:	4b2b      	ldr	r3, [pc, #172]	; (80070e4 <HAL_DCMI_Stop+0xb8>)
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	4a2b      	ldr	r2, [pc, #172]	; (80070e8 <HAL_DCMI_Stop+0xbc>)
 800703a:	fba2 2303 	umull	r2, r3, r2, r3
 800703e:	0a5b      	lsrs	r3, r3, #9
 8007040:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007044:	fb02 f303 	mul.w	r3, r2, r3
 8007048:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800704a:	2300      	movs	r3, #0
 800704c:	72fb      	strb	r3, [r7, #11]

  /* Process locked */
  __HAL_LOCK(hdcmi);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007054:	2b01      	cmp	r3, #1
 8007056:	d101      	bne.n	800705c <HAL_DCMI_Stop+0x30>
 8007058:	2302      	movs	r3, #2
 800705a:	e03f      	b.n	80070dc <HAL_DCMI_Stop+0xb0>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2201      	movs	r2, #1
 8007060:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Lock the DCMI peripheral state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	2202      	movs	r2, #2
 8007068:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable Capture */
  hdcmi->Instance->CR &= ~(DCMI_CR_CAPTURE);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	681a      	ldr	r2, [r3, #0]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	f022 0201 	bic.w	r2, r2, #1
 800707a:	601a      	str	r2, [r3, #0]

  /* Check if the DCMI capture effectively disabled */
  do
  {
    count-- ;
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	3b01      	subs	r3, #1
 8007080:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d108      	bne.n	800709a <HAL_DCMI_Stop+0x6e>
    {
      /* Update error code */
      hdcmi->ErrorCode |= HAL_DCMI_ERROR_TIMEOUT;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800708c:	f043 0220 	orr.w	r2, r3, #32
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	64da      	str	r2, [r3, #76]	; 0x4c

      status = HAL_TIMEOUT;
 8007094:	2303      	movs	r3, #3
 8007096:	72fb      	strb	r3, [r7, #11]
      break;
 8007098:	e006      	b.n	80070a8 <HAL_DCMI_Stop+0x7c>
    }
  }
  while ((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0U);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f003 0301 	and.w	r3, r3, #1
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d1e9      	bne.n	800707c <HAL_DCMI_Stop+0x50>

  /* Disable the DCMI */
  __HAL_DCMI_DISABLE(hdcmi);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	681a      	ldr	r2, [r3, #0]
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80070b6:	601a      	str	r2, [r3, #0]

  /* Disable the DMA */
  (void)HAL_DMA_Abort(hdcmi->DMA_Handle);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070bc:	4618      	mov	r0, r3
 80070be:	f000 ff41 	bl	8007f44 <HAL_DMA_Abort>

  /* Update error code */
  hdcmi->ErrorCode |= HAL_DCMI_ERROR_NONE;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Change DCMI state */
  hdcmi->State = HAL_DCMI_STATE_READY;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2201      	movs	r2, #1
 80070ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hdcmi);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2200      	movs	r2, #0
 80070d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Return function status */
  return status;
 80070da:	7afb      	ldrb	r3, [r7, #11]
}
 80070dc:	4618      	mov	r0, r3
 80070de:	3710      	adds	r7, #16
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}
 80070e4:	24000044 	.word	0x24000044
 80070e8:	10624dd3 	.word	0x10624dd3

080070ec <HAL_DCMI_IRQHandler>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for the DCMI.
  * @retval None
  */
void HAL_DCMI_IRQHandler(DCMI_HandleTypeDef *hdcmi)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b084      	sub	sp, #16
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  uint32_t isr_value = READ_REG(hdcmi->Instance->MISR);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	691b      	ldr	r3, [r3, #16]
 80070fa:	60fb      	str	r3, [r7, #12]

  /* Synchronization error interrupt management *******************************/
  if ((isr_value & DCMI_FLAG_ERRRI) == DCMI_FLAG_ERRRI)
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	f003 0304 	and.w	r3, r3, #4
 8007102:	2b00      	cmp	r3, #0
 8007104:	d016      	beq.n	8007134 <HAL_DCMI_IRQHandler+0x48>
  {
    /* Clear the Synchronization error flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_ERRRI);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	2204      	movs	r2, #4
 800710c:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_SYNC;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007112:	f043 0202 	orr.w	r2, r3, #2
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2204      	movs	r2, #4
 800711e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set the synchronization error callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007126:	4a31      	ldr	r2, [pc, #196]	; (80071ec <HAL_DCMI_IRQHandler+0x100>)
 8007128:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800712e:	4618      	mov	r0, r3
 8007130:	f001 fa26 	bl	8008580 <HAL_DMA_Abort_IT>
  }
  /* Overflow interrupt management ********************************************/
  if ((isr_value & DCMI_FLAG_OVRRI) == DCMI_FLAG_OVRRI)
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f003 0302 	and.w	r3, r3, #2
 800713a:	2b00      	cmp	r3, #0
 800713c:	d016      	beq.n	800716c <HAL_DCMI_IRQHandler+0x80>
  {
    /* Clear the Overflow flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_OVRRI);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	2202      	movs	r2, #2
 8007144:	615a      	str	r2, [r3, #20]

    /* Update error code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_OVR;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800714a:	f043 0201 	orr.w	r2, r3, #1
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Change DCMI state */
    hdcmi->State = HAL_DCMI_STATE_ERROR;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2204      	movs	r2, #4
 8007156:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set the overflow callback */
    hdcmi->DMA_Handle->XferAbortCallback = DCMI_DMAError;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800715e:	4a23      	ldr	r2, [pc, #140]	; (80071ec <HAL_DCMI_IRQHandler+0x100>)
 8007160:	651a      	str	r2, [r3, #80]	; 0x50

    /* Abort the DMA Transfer */
    (void)HAL_DMA_Abort_IT(hdcmi->DMA_Handle);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007166:	4618      	mov	r0, r3
 8007168:	f001 fa0a 	bl	8008580 <HAL_DMA_Abort_IT>
  }
  /* Line Interrupt management ************************************************/
  if ((isr_value & DCMI_FLAG_LINERI) == DCMI_FLAG_LINERI)
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	f003 0310 	and.w	r3, r3, #16
 8007172:	2b00      	cmp	r3, #0
 8007174:	d006      	beq.n	8007184 <HAL_DCMI_IRQHandler+0x98>
  {
    /* Clear the Line interrupt flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_LINERI);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	2210      	movs	r2, #16
 800717c:	615a      	str	r2, [r3, #20]
    /* Line interrupt Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI line event callback*/
    hdcmi->LineEventCallback(hdcmi);
#else
    HAL_DCMI_LineEventCallback(hdcmi);
 800717e:	6878      	ldr	r0, [r7, #4]
 8007180:	f7ff f858 	bl	8006234 <HAL_DCMI_LineEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* VSYNC interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_VSYNCRI) == DCMI_FLAG_VSYNCRI)
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	f003 0308 	and.w	r3, r3, #8
 800718a:	2b00      	cmp	r3, #0
 800718c:	d006      	beq.n	800719c <HAL_DCMI_IRQHandler+0xb0>
  {
    /* Clear the VSYNC flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_VSYNCRI);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	2208      	movs	r2, #8
 8007194:	615a      	str	r2, [r3, #20]
    /* VSYNC Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI vsync event callback*/
    hdcmi->VsyncEventCallback(hdcmi);
#else
    HAL_DCMI_VsyncEventCallback(hdcmi);
 8007196:	6878      	ldr	r0, [r7, #4]
 8007198:	f7ff f862 	bl	8006260 <HAL_DCMI_VsyncEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
  /* FRAME interrupt management ***********************************************/
  if ((isr_value & DCMI_FLAG_FRAMERI) == DCMI_FLAG_FRAMERI)
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	f003 0301 	and.w	r3, r3, #1
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d01d      	beq.n	80071e2 <HAL_DCMI_IRQHandler+0xf6>
  {
    /* When snapshot mode, disable Vsync, Error and Overrun interrupts */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f003 0302 	and.w	r3, r3, #2
 80071b0:	2b02      	cmp	r3, #2
 80071b2:	d107      	bne.n	80071c4 <HAL_DCMI_IRQHandler+0xd8>
    {
      /* Disable the Line, Vsync, Error and Overrun interrupts */
      __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	68da      	ldr	r2, [r3, #12]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f022 021e 	bic.w	r2, r2, #30
 80071c2:	60da      	str	r2, [r3, #12]
    }

    /* Disable the Frame interrupt */
    __HAL_DCMI_DISABLE_IT(hdcmi, DCMI_IT_FRAME);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	68da      	ldr	r2, [r3, #12]
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f022 0201 	bic.w	r2, r2, #1
 80071d2:	60da      	str	r2, [r3, #12]

    /* Clear the End of Frame flag */
    __HAL_DCMI_CLEAR_FLAG(hdcmi, DCMI_FLAG_FRAMERI);
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	2201      	movs	r2, #1
 80071da:	615a      	str	r2, [r3, #20]
    /* Frame Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
    /*Call registered DCMI frame event callback*/
    hdcmi->FrameEventCallback(hdcmi);
#else
    HAL_DCMI_FrameEventCallback(hdcmi);
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f7ff f834 	bl	800624a <HAL_DCMI_FrameEventCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
  }
}
 80071e2:	bf00      	nop
 80071e4:	3710      	adds	r7, #16
 80071e6:	46bd      	mov	sp, r7
 80071e8:	bd80      	pop	{r7, pc}
 80071ea:	bf00      	nop
 80071ec:	08007317 	.word	0x08007317

080071f0 <DCMI_DMAXferCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b084      	sub	sp, #16
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	6078      	str	r0, [r7, #4]
  uint32_t tmp ;

  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071fc:	60fb      	str	r3, [r7, #12]

  if (hdcmi->XferCount != 0U)
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007202:	2b00      	cmp	r3, #0
 8007204:	d043      	beq.n	800728e <DCMI_DMAXferCplt+0x9e>
  {
    /* Update memory 0 address location */
    tmp = ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR) & DMA_SxCR_CT);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007212:	60bb      	str	r3, [r7, #8]
    if (((hdcmi->XferCount % 2U) == 0U) && (tmp != 0U))
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007218:	f003 0301 	and.w	r3, r3, #1
 800721c:	2b00      	cmp	r3, #0
 800721e:	d118      	bne.n	8007252 <DCMI_DMAXferCplt+0x62>
 8007220:	68bb      	ldr	r3, [r7, #8]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d015      	beq.n	8007252 <DCMI_DMAXferCplt+0x62>
    {
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	68db      	ldr	r3, [r3, #12]
 800722e:	60bb      	str	r3, [r7, #8]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY0);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007238:	00da      	lsls	r2, r3, #3
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	4413      	add	r3, r2
 800723e:	2200      	movs	r2, #0
 8007240:	4619      	mov	r1, r3
 8007242:	f003 fe9f 	bl	800af84 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800724a:	1e5a      	subs	r2, r3, #1
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	639a      	str	r2, [r3, #56]	; 0x38
 8007250:	e044      	b.n	80072dc <DCMI_DMAXferCplt+0xec>
    }
    /* Update memory 1 address location */
    else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800725e:	2b00      	cmp	r3, #0
 8007260:	d13c      	bne.n	80072dc <DCMI_DMAXferCplt+0xec>
    {
      tmp = ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	691b      	ldr	r3, [r3, #16]
 800726a:	60bb      	str	r3, [r7, #8]
      (void)HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle, (tmp + (8U * hdcmi->XferSize)), MEMORY1);
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007274:	00da      	lsls	r2, r3, #3
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	4413      	add	r3, r2
 800727a:	2201      	movs	r2, #1
 800727c:	4619      	mov	r1, r3
 800727e:	f003 fe81 	bl	800af84 <HAL_DMAEx_ChangeMemory>
      hdcmi->XferCount--;
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007286:	1e5a      	subs	r2, r3, #1
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	639a      	str	r2, [r3, #56]	; 0x38
 800728c:	e026      	b.n	80072dc <DCMI_DMAXferCplt+0xec>
    {
      /* Nothing to do */
    }
  }
  /* Update memory 0 address location */
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) != 0U)
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800729a:	2b00      	cmp	r3, #0
 800729c:	d006      	beq.n	80072ac <DCMI_DMAXferCplt+0xbc>
  {
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M0AR = hdcmi->pBuffPtr;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	68fa      	ldr	r2, [r7, #12]
 80072a6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80072a8:	60da      	str	r2, [r3, #12]
 80072aa:	e017      	b.n	80072dc <DCMI_DMAXferCplt+0xec>
  }
  /* Update memory 1 address location */
  else if ((((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->CR & DMA_SxCR_CT) == 0U)
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d10f      	bne.n	80072dc <DCMI_DMAXferCplt+0xec>
  {
    tmp = hdcmi->pBuffPtr;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072c0:	60bb      	str	r3, [r7, #8]
    ((DMA_Stream_TypeDef *)(hdcmi->DMA_Handle->Instance))->M1AR = (tmp + (4U * hdcmi->XferSize));
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072c6:	0099      	lsls	r1, r3, #2
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	68ba      	ldr	r2, [r7, #8]
 80072d0:	440a      	add	r2, r1
 80072d2:	611a      	str	r2, [r3, #16]
    hdcmi->XferCount = hdcmi->XferTransferNumber;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	639a      	str	r2, [r3, #56]	; 0x38
  {
    /* Nothing to do */
  }

  /* Check if the frame is transferred */
  if (hdcmi->XferCount == hdcmi->XferTransferNumber)
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072e4:	429a      	cmp	r2, r3
 80072e6:	d112      	bne.n	800730e <DCMI_DMAXferCplt+0x11e>
  {
    /* Enable the Frame interrupt */
    __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	68da      	ldr	r2, [r3, #12]
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f042 0201 	orr.w	r2, r2, #1
 80072f6:	60da      	str	r2, [r3, #12]

    /* When snapshot mode, set dcmi state to ready */
    if ((hdcmi->Instance->CR & DCMI_CR_CM) == DCMI_MODE_SNAPSHOT)
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f003 0302 	and.w	r3, r3, #2
 8007302:	2b02      	cmp	r3, #2
 8007304:	d103      	bne.n	800730e <DCMI_DMAXferCplt+0x11e>
    {
      hdcmi->State = HAL_DCMI_STATE_READY;
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	2201      	movs	r2, #1
 800730a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }
  }
}
 800730e:	bf00      	nop
 8007310:	3710      	adds	r7, #16
 8007312:	46bd      	mov	sp, r7
 8007314:	bd80      	pop	{r7, pc}

08007316 <DCMI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma)
{
 8007316:	b580      	push	{r7, lr}
 8007318:	b084      	sub	sp, #16
 800731a:	af00      	add	r7, sp, #0
 800731c:	6078      	str	r0, [r7, #4]
  DCMI_HandleTypeDef *hdcmi = (DCMI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007322:	60fb      	str	r3, [r7, #12]

  if (hdcmi->DMA_Handle->ErrorCode != HAL_DMA_ERROR_FE)
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007328:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800732a:	2b02      	cmp	r3, #2
 800732c:	d009      	beq.n	8007342 <DCMI_DMAError+0x2c>
  {
    /* Initialize the DCMI state*/
    hdcmi->State = HAL_DCMI_STATE_READY;
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	2201      	movs	r2, #1
 8007332:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Set DCMI Error Code */
    hdcmi->ErrorCode |= HAL_DCMI_ERROR_DMA;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800733a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	64da      	str	r2, [r3, #76]	; 0x4c
  /* DCMI error Callback */
#if (USE_HAL_DCMI_REGISTER_CALLBACKS == 1)
  /*Call registered DCMI error callback*/
  hdcmi->ErrorCallback(hdcmi);
#else
  HAL_DCMI_ErrorCallback(hdcmi);
 8007342:	68f8      	ldr	r0, [r7, #12]
 8007344:	f7fe ff97 	bl	8006276 <HAL_DCMI_ErrorCallback>
#endif /* USE_HAL_DCMI_REGISTER_CALLBACKS */
}
 8007348:	bf00      	nop
 800734a:	3710      	adds	r7, #16
 800734c:	46bd      	mov	sp, r7
 800734e:	bd80      	pop	{r7, pc}

08007350 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b086      	sub	sp, #24
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8007358:	f7ff fafa 	bl	8006950 <HAL_GetTick>
 800735c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d101      	bne.n	8007368 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8007364:	2301      	movs	r3, #1
 8007366:	e37f      	b.n	8007a68 <HAL_DMA_Init+0x718>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	4a66      	ldr	r2, [pc, #408]	; (8007508 <HAL_DMA_Init+0x1b8>)
 800736e:	4293      	cmp	r3, r2
 8007370:	d04a      	beq.n	8007408 <HAL_DMA_Init+0xb8>
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	4a65      	ldr	r2, [pc, #404]	; (800750c <HAL_DMA_Init+0x1bc>)
 8007378:	4293      	cmp	r3, r2
 800737a:	d045      	beq.n	8007408 <HAL_DMA_Init+0xb8>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	4a63      	ldr	r2, [pc, #396]	; (8007510 <HAL_DMA_Init+0x1c0>)
 8007382:	4293      	cmp	r3, r2
 8007384:	d040      	beq.n	8007408 <HAL_DMA_Init+0xb8>
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	4a62      	ldr	r2, [pc, #392]	; (8007514 <HAL_DMA_Init+0x1c4>)
 800738c:	4293      	cmp	r3, r2
 800738e:	d03b      	beq.n	8007408 <HAL_DMA_Init+0xb8>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	4a60      	ldr	r2, [pc, #384]	; (8007518 <HAL_DMA_Init+0x1c8>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d036      	beq.n	8007408 <HAL_DMA_Init+0xb8>
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	4a5f      	ldr	r2, [pc, #380]	; (800751c <HAL_DMA_Init+0x1cc>)
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d031      	beq.n	8007408 <HAL_DMA_Init+0xb8>
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	4a5d      	ldr	r2, [pc, #372]	; (8007520 <HAL_DMA_Init+0x1d0>)
 80073aa:	4293      	cmp	r3, r2
 80073ac:	d02c      	beq.n	8007408 <HAL_DMA_Init+0xb8>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	4a5c      	ldr	r2, [pc, #368]	; (8007524 <HAL_DMA_Init+0x1d4>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d027      	beq.n	8007408 <HAL_DMA_Init+0xb8>
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	4a5a      	ldr	r2, [pc, #360]	; (8007528 <HAL_DMA_Init+0x1d8>)
 80073be:	4293      	cmp	r3, r2
 80073c0:	d022      	beq.n	8007408 <HAL_DMA_Init+0xb8>
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	4a59      	ldr	r2, [pc, #356]	; (800752c <HAL_DMA_Init+0x1dc>)
 80073c8:	4293      	cmp	r3, r2
 80073ca:	d01d      	beq.n	8007408 <HAL_DMA_Init+0xb8>
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	4a57      	ldr	r2, [pc, #348]	; (8007530 <HAL_DMA_Init+0x1e0>)
 80073d2:	4293      	cmp	r3, r2
 80073d4:	d018      	beq.n	8007408 <HAL_DMA_Init+0xb8>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a56      	ldr	r2, [pc, #344]	; (8007534 <HAL_DMA_Init+0x1e4>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d013      	beq.n	8007408 <HAL_DMA_Init+0xb8>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	4a54      	ldr	r2, [pc, #336]	; (8007538 <HAL_DMA_Init+0x1e8>)
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d00e      	beq.n	8007408 <HAL_DMA_Init+0xb8>
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	4a53      	ldr	r2, [pc, #332]	; (800753c <HAL_DMA_Init+0x1ec>)
 80073f0:	4293      	cmp	r3, r2
 80073f2:	d009      	beq.n	8007408 <HAL_DMA_Init+0xb8>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	4a51      	ldr	r2, [pc, #324]	; (8007540 <HAL_DMA_Init+0x1f0>)
 80073fa:	4293      	cmp	r3, r2
 80073fc:	d004      	beq.n	8007408 <HAL_DMA_Init+0xb8>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	4a50      	ldr	r2, [pc, #320]	; (8007544 <HAL_DMA_Init+0x1f4>)
 8007404:	4293      	cmp	r3, r2
 8007406:	d101      	bne.n	800740c <HAL_DMA_Init+0xbc>
 8007408:	2301      	movs	r3, #1
 800740a:	e000      	b.n	800740e <HAL_DMA_Init+0xbe>
 800740c:	2300      	movs	r3, #0
 800740e:	2b00      	cmp	r3, #0
 8007410:	f000 813c 	beq.w	800768c <HAL_DMA_Init+0x33c>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2202      	movs	r2, #2
 8007418:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2200      	movs	r2, #0
 8007420:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	4a37      	ldr	r2, [pc, #220]	; (8007508 <HAL_DMA_Init+0x1b8>)
 800742a:	4293      	cmp	r3, r2
 800742c:	d04a      	beq.n	80074c4 <HAL_DMA_Init+0x174>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	4a36      	ldr	r2, [pc, #216]	; (800750c <HAL_DMA_Init+0x1bc>)
 8007434:	4293      	cmp	r3, r2
 8007436:	d045      	beq.n	80074c4 <HAL_DMA_Init+0x174>
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4a34      	ldr	r2, [pc, #208]	; (8007510 <HAL_DMA_Init+0x1c0>)
 800743e:	4293      	cmp	r3, r2
 8007440:	d040      	beq.n	80074c4 <HAL_DMA_Init+0x174>
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	4a33      	ldr	r2, [pc, #204]	; (8007514 <HAL_DMA_Init+0x1c4>)
 8007448:	4293      	cmp	r3, r2
 800744a:	d03b      	beq.n	80074c4 <HAL_DMA_Init+0x174>
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	4a31      	ldr	r2, [pc, #196]	; (8007518 <HAL_DMA_Init+0x1c8>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d036      	beq.n	80074c4 <HAL_DMA_Init+0x174>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a30      	ldr	r2, [pc, #192]	; (800751c <HAL_DMA_Init+0x1cc>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d031      	beq.n	80074c4 <HAL_DMA_Init+0x174>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4a2e      	ldr	r2, [pc, #184]	; (8007520 <HAL_DMA_Init+0x1d0>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d02c      	beq.n	80074c4 <HAL_DMA_Init+0x174>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	4a2d      	ldr	r2, [pc, #180]	; (8007524 <HAL_DMA_Init+0x1d4>)
 8007470:	4293      	cmp	r3, r2
 8007472:	d027      	beq.n	80074c4 <HAL_DMA_Init+0x174>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4a2b      	ldr	r2, [pc, #172]	; (8007528 <HAL_DMA_Init+0x1d8>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d022      	beq.n	80074c4 <HAL_DMA_Init+0x174>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a2a      	ldr	r2, [pc, #168]	; (800752c <HAL_DMA_Init+0x1dc>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d01d      	beq.n	80074c4 <HAL_DMA_Init+0x174>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4a28      	ldr	r2, [pc, #160]	; (8007530 <HAL_DMA_Init+0x1e0>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d018      	beq.n	80074c4 <HAL_DMA_Init+0x174>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a27      	ldr	r2, [pc, #156]	; (8007534 <HAL_DMA_Init+0x1e4>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d013      	beq.n	80074c4 <HAL_DMA_Init+0x174>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4a25      	ldr	r2, [pc, #148]	; (8007538 <HAL_DMA_Init+0x1e8>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d00e      	beq.n	80074c4 <HAL_DMA_Init+0x174>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4a24      	ldr	r2, [pc, #144]	; (800753c <HAL_DMA_Init+0x1ec>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d009      	beq.n	80074c4 <HAL_DMA_Init+0x174>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	4a22      	ldr	r2, [pc, #136]	; (8007540 <HAL_DMA_Init+0x1f0>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d004      	beq.n	80074c4 <HAL_DMA_Init+0x174>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	4a21      	ldr	r2, [pc, #132]	; (8007544 <HAL_DMA_Init+0x1f4>)
 80074c0:	4293      	cmp	r3, r2
 80074c2:	d108      	bne.n	80074d6 <HAL_DMA_Init+0x186>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	681a      	ldr	r2, [r3, #0]
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f022 0201 	bic.w	r2, r2, #1
 80074d2:	601a      	str	r2, [r3, #0]
 80074d4:	e007      	b.n	80074e6 <HAL_DMA_Init+0x196>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	681a      	ldr	r2, [r3, #0]
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f022 0201 	bic.w	r2, r2, #1
 80074e4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80074e6:	e02f      	b.n	8007548 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80074e8:	f7ff fa32 	bl	8006950 <HAL_GetTick>
 80074ec:	4602      	mov	r2, r0
 80074ee:	693b      	ldr	r3, [r7, #16]
 80074f0:	1ad3      	subs	r3, r2, r3
 80074f2:	2b05      	cmp	r3, #5
 80074f4:	d928      	bls.n	8007548 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2220      	movs	r2, #32
 80074fa:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2203      	movs	r2, #3
 8007500:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        return HAL_ERROR;
 8007504:	2301      	movs	r3, #1
 8007506:	e2af      	b.n	8007a68 <HAL_DMA_Init+0x718>
 8007508:	40020010 	.word	0x40020010
 800750c:	40020028 	.word	0x40020028
 8007510:	40020040 	.word	0x40020040
 8007514:	40020058 	.word	0x40020058
 8007518:	40020070 	.word	0x40020070
 800751c:	40020088 	.word	0x40020088
 8007520:	400200a0 	.word	0x400200a0
 8007524:	400200b8 	.word	0x400200b8
 8007528:	40020410 	.word	0x40020410
 800752c:	40020428 	.word	0x40020428
 8007530:	40020440 	.word	0x40020440
 8007534:	40020458 	.word	0x40020458
 8007538:	40020470 	.word	0x40020470
 800753c:	40020488 	.word	0x40020488
 8007540:	400204a0 	.word	0x400204a0
 8007544:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	f003 0301 	and.w	r3, r3, #1
 8007552:	2b00      	cmp	r3, #0
 8007554:	d1c8      	bne.n	80074e8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800755e:	697a      	ldr	r2, [r7, #20]
 8007560:	4b73      	ldr	r3, [pc, #460]	; (8007730 <HAL_DMA_Init+0x3e0>)
 8007562:	4013      	ands	r3, r2
 8007564:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800756e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	691b      	ldr	r3, [r3, #16]
 8007574:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800757a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	699b      	ldr	r3, [r3, #24]
 8007580:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007586:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6a1b      	ldr	r3, [r3, #32]
 800758c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800758e:	697a      	ldr	r2, [r7, #20]
 8007590:	4313      	orrs	r3, r2
 8007592:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007598:	2b04      	cmp	r3, #4
 800759a:	d107      	bne.n	80075ac <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075a4:	4313      	orrs	r3, r2
 80075a6:	697a      	ldr	r2, [r7, #20]
 80075a8:	4313      	orrs	r3, r2
 80075aa:	617b      	str	r3, [r7, #20]
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	685b      	ldr	r3, [r3, #4]
 80075b0:	2b28      	cmp	r3, #40	; 0x28
 80075b2:	d903      	bls.n	80075bc <HAL_DMA_Init+0x26c>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	685b      	ldr	r3, [r3, #4]
 80075b8:	2b2e      	cmp	r3, #46	; 0x2e
 80075ba:	d91f      	bls.n	80075fc <HAL_DMA_Init+0x2ac>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	685b      	ldr	r3, [r3, #4]
 80075c0:	2b3e      	cmp	r3, #62	; 0x3e
 80075c2:	d903      	bls.n	80075cc <HAL_DMA_Init+0x27c>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	2b42      	cmp	r3, #66	; 0x42
 80075ca:	d917      	bls.n	80075fc <HAL_DMA_Init+0x2ac>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	685b      	ldr	r3, [r3, #4]
 80075d0:	2b46      	cmp	r3, #70	; 0x46
 80075d2:	d903      	bls.n	80075dc <HAL_DMA_Init+0x28c>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	685b      	ldr	r3, [r3, #4]
 80075d8:	2b48      	cmp	r3, #72	; 0x48
 80075da:	d90f      	bls.n	80075fc <HAL_DMA_Init+0x2ac>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	2b4e      	cmp	r3, #78	; 0x4e
 80075e2:	d903      	bls.n	80075ec <HAL_DMA_Init+0x29c>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	2b52      	cmp	r3, #82	; 0x52
 80075ea:	d907      	bls.n	80075fc <HAL_DMA_Init+0x2ac>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	685b      	ldr	r3, [r3, #4]
 80075f0:	2b73      	cmp	r3, #115	; 0x73
 80075f2:	d905      	bls.n	8007600 <HAL_DMA_Init+0x2b0>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	685b      	ldr	r3, [r3, #4]
 80075f8:	2b77      	cmp	r3, #119	; 0x77
 80075fa:	d801      	bhi.n	8007600 <HAL_DMA_Init+0x2b0>
 80075fc:	2301      	movs	r3, #1
 80075fe:	e000      	b.n	8007602 <HAL_DMA_Init+0x2b2>
 8007600:	2300      	movs	r3, #0
 8007602:	2b00      	cmp	r3, #0
 8007604:	d003      	beq.n	800760e <HAL_DMA_Init+0x2be>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 8007606:	697b      	ldr	r3, [r7, #20]
 8007608:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800760c:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	697a      	ldr	r2, [r7, #20]
 8007614:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	695b      	ldr	r3, [r3, #20]
 800761c:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	f023 0307 	bic.w	r3, r3, #7
 8007624:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800762a:	697a      	ldr	r2, [r7, #20]
 800762c:	4313      	orrs	r3, r2
 800762e:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007634:	2b04      	cmp	r3, #4
 8007636:	d117      	bne.n	8007668 <HAL_DMA_Init+0x318>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800763c:	697a      	ldr	r2, [r7, #20]
 800763e:	4313      	orrs	r3, r2
 8007640:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007646:	2b00      	cmp	r3, #0
 8007648:	d00e      	beq.n	8007668 <HAL_DMA_Init+0x318>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800764a:	6878      	ldr	r0, [r7, #4]
 800764c:	f002 fbd6 	bl	8009dfc <DMA_CheckFifoParam>
 8007650:	4603      	mov	r3, r0
 8007652:	2b00      	cmp	r3, #0
 8007654:	d008      	beq.n	8007668 <HAL_DMA_Init+0x318>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2240      	movs	r2, #64	; 0x40
 800765a:	655a      	str	r2, [r3, #84]	; 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2201      	movs	r2, #1
 8007660:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          return HAL_ERROR;
 8007664:	2301      	movs	r3, #1
 8007666:	e1ff      	b.n	8007a68 <HAL_DMA_Init+0x718>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	697a      	ldr	r2, [r7, #20]
 800766e:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8007670:	6878      	ldr	r0, [r7, #4]
 8007672:	f002 fb11 	bl	8009c98 <DMA_CalcBaseAndBitshift>
 8007676:	4603      	mov	r3, r0
 8007678:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800767e:	f003 031f 	and.w	r3, r3, #31
 8007682:	223f      	movs	r2, #63	; 0x3f
 8007684:	409a      	lsls	r2, r3
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	609a      	str	r2, [r3, #8]
 800768a:	e0fe      	b.n	800788a <HAL_DMA_Init+0x53a>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	4a28      	ldr	r2, [pc, #160]	; (8007734 <HAL_DMA_Init+0x3e4>)
 8007692:	4293      	cmp	r3, r2
 8007694:	d04a      	beq.n	800772c <HAL_DMA_Init+0x3dc>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	4a27      	ldr	r2, [pc, #156]	; (8007738 <HAL_DMA_Init+0x3e8>)
 800769c:	4293      	cmp	r3, r2
 800769e:	d045      	beq.n	800772c <HAL_DMA_Init+0x3dc>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	4a25      	ldr	r2, [pc, #148]	; (800773c <HAL_DMA_Init+0x3ec>)
 80076a6:	4293      	cmp	r3, r2
 80076a8:	d040      	beq.n	800772c <HAL_DMA_Init+0x3dc>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	4a24      	ldr	r2, [pc, #144]	; (8007740 <HAL_DMA_Init+0x3f0>)
 80076b0:	4293      	cmp	r3, r2
 80076b2:	d03b      	beq.n	800772c <HAL_DMA_Init+0x3dc>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	4a22      	ldr	r2, [pc, #136]	; (8007744 <HAL_DMA_Init+0x3f4>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d036      	beq.n	800772c <HAL_DMA_Init+0x3dc>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	4a21      	ldr	r2, [pc, #132]	; (8007748 <HAL_DMA_Init+0x3f8>)
 80076c4:	4293      	cmp	r3, r2
 80076c6:	d031      	beq.n	800772c <HAL_DMA_Init+0x3dc>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	4a1f      	ldr	r2, [pc, #124]	; (800774c <HAL_DMA_Init+0x3fc>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d02c      	beq.n	800772c <HAL_DMA_Init+0x3dc>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	4a1e      	ldr	r2, [pc, #120]	; (8007750 <HAL_DMA_Init+0x400>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d027      	beq.n	800772c <HAL_DMA_Init+0x3dc>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	4a1c      	ldr	r2, [pc, #112]	; (8007754 <HAL_DMA_Init+0x404>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d022      	beq.n	800772c <HAL_DMA_Init+0x3dc>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	4a1b      	ldr	r2, [pc, #108]	; (8007758 <HAL_DMA_Init+0x408>)
 80076ec:	4293      	cmp	r3, r2
 80076ee:	d01d      	beq.n	800772c <HAL_DMA_Init+0x3dc>
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	4a19      	ldr	r2, [pc, #100]	; (800775c <HAL_DMA_Init+0x40c>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d018      	beq.n	800772c <HAL_DMA_Init+0x3dc>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	4a18      	ldr	r2, [pc, #96]	; (8007760 <HAL_DMA_Init+0x410>)
 8007700:	4293      	cmp	r3, r2
 8007702:	d013      	beq.n	800772c <HAL_DMA_Init+0x3dc>
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	4a16      	ldr	r2, [pc, #88]	; (8007764 <HAL_DMA_Init+0x414>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d00e      	beq.n	800772c <HAL_DMA_Init+0x3dc>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	4a15      	ldr	r2, [pc, #84]	; (8007768 <HAL_DMA_Init+0x418>)
 8007714:	4293      	cmp	r3, r2
 8007716:	d009      	beq.n	800772c <HAL_DMA_Init+0x3dc>
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4a13      	ldr	r2, [pc, #76]	; (800776c <HAL_DMA_Init+0x41c>)
 800771e:	4293      	cmp	r3, r2
 8007720:	d004      	beq.n	800772c <HAL_DMA_Init+0x3dc>
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	4a12      	ldr	r2, [pc, #72]	; (8007770 <HAL_DMA_Init+0x420>)
 8007728:	4293      	cmp	r3, r2
 800772a:	d123      	bne.n	8007774 <HAL_DMA_Init+0x424>
 800772c:	2301      	movs	r3, #1
 800772e:	e022      	b.n	8007776 <HAL_DMA_Init+0x426>
 8007730:	fe10803f 	.word	0xfe10803f
 8007734:	48022c08 	.word	0x48022c08
 8007738:	48022c1c 	.word	0x48022c1c
 800773c:	48022c30 	.word	0x48022c30
 8007740:	48022c44 	.word	0x48022c44
 8007744:	48022c58 	.word	0x48022c58
 8007748:	48022c6c 	.word	0x48022c6c
 800774c:	48022c80 	.word	0x48022c80
 8007750:	48022c94 	.word	0x48022c94
 8007754:	58025408 	.word	0x58025408
 8007758:	5802541c 	.word	0x5802541c
 800775c:	58025430 	.word	0x58025430
 8007760:	58025444 	.word	0x58025444
 8007764:	58025458 	.word	0x58025458
 8007768:	5802546c 	.word	0x5802546c
 800776c:	58025480 	.word	0x58025480
 8007770:	58025494 	.word	0x58025494
 8007774:	2300      	movs	r3, #0
 8007776:	2b00      	cmp	r3, #0
 8007778:	d07e      	beq.n	8007878 <HAL_DMA_Init+0x528>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	4a80      	ldr	r2, [pc, #512]	; (8007980 <HAL_DMA_Init+0x630>)
 8007780:	4293      	cmp	r3, r2
 8007782:	d021      	beq.n	80077c8 <HAL_DMA_Init+0x478>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	4a7e      	ldr	r2, [pc, #504]	; (8007984 <HAL_DMA_Init+0x634>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d01c      	beq.n	80077c8 <HAL_DMA_Init+0x478>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	4a7d      	ldr	r2, [pc, #500]	; (8007988 <HAL_DMA_Init+0x638>)
 8007794:	4293      	cmp	r3, r2
 8007796:	d017      	beq.n	80077c8 <HAL_DMA_Init+0x478>
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	4a7b      	ldr	r2, [pc, #492]	; (800798c <HAL_DMA_Init+0x63c>)
 800779e:	4293      	cmp	r3, r2
 80077a0:	d012      	beq.n	80077c8 <HAL_DMA_Init+0x478>
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	4a7a      	ldr	r2, [pc, #488]	; (8007990 <HAL_DMA_Init+0x640>)
 80077a8:	4293      	cmp	r3, r2
 80077aa:	d00d      	beq.n	80077c8 <HAL_DMA_Init+0x478>
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	4a78      	ldr	r2, [pc, #480]	; (8007994 <HAL_DMA_Init+0x644>)
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d008      	beq.n	80077c8 <HAL_DMA_Init+0x478>
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	4a77      	ldr	r2, [pc, #476]	; (8007998 <HAL_DMA_Init+0x648>)
 80077bc:	4293      	cmp	r3, r2
 80077be:	d003      	beq.n	80077c8 <HAL_DMA_Init+0x478>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	4a75      	ldr	r2, [pc, #468]	; (800799c <HAL_DMA_Init+0x64c>)
 80077c6:	4293      	cmp	r3, r2
 80077c8:	bf00      	nop
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2202      	movs	r2, #2
 80077ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2200      	movs	r2, #0
 80077d6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 80077e2:	697a      	ldr	r2, [r7, #20]
 80077e4:	4b6e      	ldr	r3, [pc, #440]	; (80079a0 <HAL_DMA_Init+0x650>)
 80077e6:	4013      	ands	r3, r2
 80077e8:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	689b      	ldr	r3, [r3, #8]
 80077ee:	2b40      	cmp	r3, #64	; 0x40
 80077f0:	d008      	beq.n	8007804 <HAL_DMA_Init+0x4b4>
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	689b      	ldr	r3, [r3, #8]
 80077f6:	2b80      	cmp	r3, #128	; 0x80
 80077f8:	d102      	bne.n	8007800 <HAL_DMA_Init+0x4b0>
 80077fa:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80077fe:	e002      	b.n	8007806 <HAL_DMA_Init+0x4b6>
 8007800:	2300      	movs	r3, #0
 8007802:	e000      	b.n	8007806 <HAL_DMA_Init+0x4b6>
 8007804:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8007806:	687a      	ldr	r2, [r7, #4]
 8007808:	68d2      	ldr	r2, [r2, #12]
 800780a:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 800780c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	691b      	ldr	r3, [r3, #16]
 8007812:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8007814:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	695b      	ldr	r3, [r3, #20]
 800781a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800781c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	699b      	ldr	r3, [r3, #24]
 8007822:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8007824:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	69db      	ldr	r3, [r3, #28]
 800782a:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800782c:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6a1b      	ldr	r3, [r3, #32]
 8007832:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8007834:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8007836:	697a      	ldr	r2, [r7, #20]
 8007838:	4313      	orrs	r3, r2
 800783a:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	697a      	ldr	r2, [r7, #20]
 8007842:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	461a      	mov	r2, r3
 800784a:	4b56      	ldr	r3, [pc, #344]	; (80079a4 <HAL_DMA_Init+0x654>)
 800784c:	4413      	add	r3, r2
 800784e:	4a56      	ldr	r2, [pc, #344]	; (80079a8 <HAL_DMA_Init+0x658>)
 8007850:	fba2 2303 	umull	r2, r3, r2, r3
 8007854:	091b      	lsrs	r3, r3, #4
 8007856:	009a      	lsls	r2, r3, #2
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800785c:	6878      	ldr	r0, [r7, #4]
 800785e:	f002 fa1b 	bl	8009c98 <DMA_CalcBaseAndBitshift>
 8007862:	4603      	mov	r3, r0
 8007864:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800786a:	f003 031f 	and.w	r3, r3, #31
 800786e:	2201      	movs	r2, #1
 8007870:	409a      	lsls	r2, r3
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	605a      	str	r2, [r3, #4]
 8007876:	e008      	b.n	800788a <HAL_DMA_Init+0x53a>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2240      	movs	r2, #64	; 0x40
 800787c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	2203      	movs	r2, #3
 8007882:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    return HAL_ERROR;
 8007886:	2301      	movs	r3, #1
 8007888:	e0ee      	b.n	8007a68 <HAL_DMA_Init+0x718>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	4a47      	ldr	r2, [pc, #284]	; (80079ac <HAL_DMA_Init+0x65c>)
 8007890:	4293      	cmp	r3, r2
 8007892:	d072      	beq.n	800797a <HAL_DMA_Init+0x62a>
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4a45      	ldr	r2, [pc, #276]	; (80079b0 <HAL_DMA_Init+0x660>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d06d      	beq.n	800797a <HAL_DMA_Init+0x62a>
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	4a44      	ldr	r2, [pc, #272]	; (80079b4 <HAL_DMA_Init+0x664>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d068      	beq.n	800797a <HAL_DMA_Init+0x62a>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	4a42      	ldr	r2, [pc, #264]	; (80079b8 <HAL_DMA_Init+0x668>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d063      	beq.n	800797a <HAL_DMA_Init+0x62a>
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4a41      	ldr	r2, [pc, #260]	; (80079bc <HAL_DMA_Init+0x66c>)
 80078b8:	4293      	cmp	r3, r2
 80078ba:	d05e      	beq.n	800797a <HAL_DMA_Init+0x62a>
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	4a3f      	ldr	r2, [pc, #252]	; (80079c0 <HAL_DMA_Init+0x670>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d059      	beq.n	800797a <HAL_DMA_Init+0x62a>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	4a3e      	ldr	r2, [pc, #248]	; (80079c4 <HAL_DMA_Init+0x674>)
 80078cc:	4293      	cmp	r3, r2
 80078ce:	d054      	beq.n	800797a <HAL_DMA_Init+0x62a>
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4a3c      	ldr	r2, [pc, #240]	; (80079c8 <HAL_DMA_Init+0x678>)
 80078d6:	4293      	cmp	r3, r2
 80078d8:	d04f      	beq.n	800797a <HAL_DMA_Init+0x62a>
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a3b      	ldr	r2, [pc, #236]	; (80079cc <HAL_DMA_Init+0x67c>)
 80078e0:	4293      	cmp	r3, r2
 80078e2:	d04a      	beq.n	800797a <HAL_DMA_Init+0x62a>
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4a39      	ldr	r2, [pc, #228]	; (80079d0 <HAL_DMA_Init+0x680>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d045      	beq.n	800797a <HAL_DMA_Init+0x62a>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	4a38      	ldr	r2, [pc, #224]	; (80079d4 <HAL_DMA_Init+0x684>)
 80078f4:	4293      	cmp	r3, r2
 80078f6:	d040      	beq.n	800797a <HAL_DMA_Init+0x62a>
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	4a36      	ldr	r2, [pc, #216]	; (80079d8 <HAL_DMA_Init+0x688>)
 80078fe:	4293      	cmp	r3, r2
 8007900:	d03b      	beq.n	800797a <HAL_DMA_Init+0x62a>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	4a35      	ldr	r2, [pc, #212]	; (80079dc <HAL_DMA_Init+0x68c>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d036      	beq.n	800797a <HAL_DMA_Init+0x62a>
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	4a33      	ldr	r2, [pc, #204]	; (80079e0 <HAL_DMA_Init+0x690>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d031      	beq.n	800797a <HAL_DMA_Init+0x62a>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4a32      	ldr	r2, [pc, #200]	; (80079e4 <HAL_DMA_Init+0x694>)
 800791c:	4293      	cmp	r3, r2
 800791e:	d02c      	beq.n	800797a <HAL_DMA_Init+0x62a>
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	4a30      	ldr	r2, [pc, #192]	; (80079e8 <HAL_DMA_Init+0x698>)
 8007926:	4293      	cmp	r3, r2
 8007928:	d027      	beq.n	800797a <HAL_DMA_Init+0x62a>
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	4a14      	ldr	r2, [pc, #80]	; (8007980 <HAL_DMA_Init+0x630>)
 8007930:	4293      	cmp	r3, r2
 8007932:	d022      	beq.n	800797a <HAL_DMA_Init+0x62a>
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	4a12      	ldr	r2, [pc, #72]	; (8007984 <HAL_DMA_Init+0x634>)
 800793a:	4293      	cmp	r3, r2
 800793c:	d01d      	beq.n	800797a <HAL_DMA_Init+0x62a>
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	4a11      	ldr	r2, [pc, #68]	; (8007988 <HAL_DMA_Init+0x638>)
 8007944:	4293      	cmp	r3, r2
 8007946:	d018      	beq.n	800797a <HAL_DMA_Init+0x62a>
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	4a0f      	ldr	r2, [pc, #60]	; (800798c <HAL_DMA_Init+0x63c>)
 800794e:	4293      	cmp	r3, r2
 8007950:	d013      	beq.n	800797a <HAL_DMA_Init+0x62a>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	4a0e      	ldr	r2, [pc, #56]	; (8007990 <HAL_DMA_Init+0x640>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d00e      	beq.n	800797a <HAL_DMA_Init+0x62a>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	4a0c      	ldr	r2, [pc, #48]	; (8007994 <HAL_DMA_Init+0x644>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d009      	beq.n	800797a <HAL_DMA_Init+0x62a>
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4a0b      	ldr	r2, [pc, #44]	; (8007998 <HAL_DMA_Init+0x648>)
 800796c:	4293      	cmp	r3, r2
 800796e:	d004      	beq.n	800797a <HAL_DMA_Init+0x62a>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	4a09      	ldr	r2, [pc, #36]	; (800799c <HAL_DMA_Init+0x64c>)
 8007976:	4293      	cmp	r3, r2
 8007978:	d138      	bne.n	80079ec <HAL_DMA_Init+0x69c>
 800797a:	2301      	movs	r3, #1
 800797c:	e037      	b.n	80079ee <HAL_DMA_Init+0x69e>
 800797e:	bf00      	nop
 8007980:	58025408 	.word	0x58025408
 8007984:	5802541c 	.word	0x5802541c
 8007988:	58025430 	.word	0x58025430
 800798c:	58025444 	.word	0x58025444
 8007990:	58025458 	.word	0x58025458
 8007994:	5802546c 	.word	0x5802546c
 8007998:	58025480 	.word	0x58025480
 800799c:	58025494 	.word	0x58025494
 80079a0:	fffe000f 	.word	0xfffe000f
 80079a4:	a7fdabf8 	.word	0xa7fdabf8
 80079a8:	cccccccd 	.word	0xcccccccd
 80079ac:	40020010 	.word	0x40020010
 80079b0:	40020028 	.word	0x40020028
 80079b4:	40020040 	.word	0x40020040
 80079b8:	40020058 	.word	0x40020058
 80079bc:	40020070 	.word	0x40020070
 80079c0:	40020088 	.word	0x40020088
 80079c4:	400200a0 	.word	0x400200a0
 80079c8:	400200b8 	.word	0x400200b8
 80079cc:	40020410 	.word	0x40020410
 80079d0:	40020428 	.word	0x40020428
 80079d4:	40020440 	.word	0x40020440
 80079d8:	40020458 	.word	0x40020458
 80079dc:	40020470 	.word	0x40020470
 80079e0:	40020488 	.word	0x40020488
 80079e4:	400204a0 	.word	0x400204a0
 80079e8:	400204b8 	.word	0x400204b8
 80079ec:	2300      	movs	r3, #0
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d032      	beq.n	8007a58 <HAL_DMA_Init+0x708>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	f002 fa7e 	bl	8009ef4 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	689b      	ldr	r3, [r3, #8]
 80079fc:	2b80      	cmp	r3, #128	; 0x80
 80079fe:	d102      	bne.n	8007a06 <HAL_DMA_Init+0x6b6>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2200      	movs	r2, #0
 8007a04:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	685a      	ldr	r2, [r3, #4]
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007a0e:	b2d2      	uxtb	r2, r2
 8007a10:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007a16:	687a      	ldr	r2, [r7, #4]
 8007a18:	6e92      	ldr	r2, [r2, #104]	; 0x68
 8007a1a:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	685b      	ldr	r3, [r3, #4]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d010      	beq.n	8007a46 <HAL_DMA_Init+0x6f6>
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	685b      	ldr	r3, [r3, #4]
 8007a28:	2b08      	cmp	r3, #8
 8007a2a:	d80c      	bhi.n	8007a46 <HAL_DMA_Init+0x6f6>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007a2c:	6878      	ldr	r0, [r7, #4]
 8007a2e:	f002 fafb 	bl	800a028 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007a36:	2200      	movs	r2, #0
 8007a38:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007a3e:	687a      	ldr	r2, [r7, #4]
 8007a40:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8007a42:	605a      	str	r2, [r3, #4]
 8007a44:	e008      	b.n	8007a58 <HAL_DMA_Init+0x708>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2200      	movs	r2, #0
 8007a4a:	66da      	str	r2, [r3, #108]	; 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	671a      	str	r2, [r3, #112]	; 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2200      	movs	r2, #0
 8007a56:	675a      	str	r2, [r3, #116]	; 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2201      	movs	r2, #1
 8007a62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8007a66:	2300      	movs	r3, #0
}
 8007a68:	4618      	mov	r0, r3
 8007a6a:	3718      	adds	r7, #24
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	bd80      	pop	{r7, pc}

08007a70 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b086      	sub	sp, #24
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	60f8      	str	r0, [r7, #12]
 8007a78:	60b9      	str	r1, [r7, #8]
 8007a7a:	607a      	str	r2, [r7, #4]
 8007a7c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007a7e:	2300      	movs	r3, #0
 8007a80:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d101      	bne.n	8007a8c <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 8007a88:	2301      	movs	r3, #1
 8007a8a:	e226      	b.n	8007eda <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8007a92:	2b01      	cmp	r3, #1
 8007a94:	d101      	bne.n	8007a9a <HAL_DMA_Start_IT+0x2a>
 8007a96:	2302      	movs	r3, #2
 8007a98:	e21f      	b.n	8007eda <HAL_DMA_Start_IT+0x46a>
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007aa8:	b2db      	uxtb	r3, r3
 8007aaa:	2b01      	cmp	r3, #1
 8007aac:	f040 820a 	bne.w	8007ec4 <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	2202      	movs	r2, #2
 8007ab4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	2200      	movs	r2, #0
 8007abc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	4a68      	ldr	r2, [pc, #416]	; (8007c64 <HAL_DMA_Start_IT+0x1f4>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d04a      	beq.n	8007b5e <HAL_DMA_Start_IT+0xee>
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a66      	ldr	r2, [pc, #408]	; (8007c68 <HAL_DMA_Start_IT+0x1f8>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d045      	beq.n	8007b5e <HAL_DMA_Start_IT+0xee>
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a65      	ldr	r2, [pc, #404]	; (8007c6c <HAL_DMA_Start_IT+0x1fc>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d040      	beq.n	8007b5e <HAL_DMA_Start_IT+0xee>
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a63      	ldr	r2, [pc, #396]	; (8007c70 <HAL_DMA_Start_IT+0x200>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d03b      	beq.n	8007b5e <HAL_DMA_Start_IT+0xee>
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a62      	ldr	r2, [pc, #392]	; (8007c74 <HAL_DMA_Start_IT+0x204>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d036      	beq.n	8007b5e <HAL_DMA_Start_IT+0xee>
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a60      	ldr	r2, [pc, #384]	; (8007c78 <HAL_DMA_Start_IT+0x208>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d031      	beq.n	8007b5e <HAL_DMA_Start_IT+0xee>
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	4a5f      	ldr	r2, [pc, #380]	; (8007c7c <HAL_DMA_Start_IT+0x20c>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d02c      	beq.n	8007b5e <HAL_DMA_Start_IT+0xee>
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4a5d      	ldr	r2, [pc, #372]	; (8007c80 <HAL_DMA_Start_IT+0x210>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d027      	beq.n	8007b5e <HAL_DMA_Start_IT+0xee>
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4a5c      	ldr	r2, [pc, #368]	; (8007c84 <HAL_DMA_Start_IT+0x214>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d022      	beq.n	8007b5e <HAL_DMA_Start_IT+0xee>
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4a5a      	ldr	r2, [pc, #360]	; (8007c88 <HAL_DMA_Start_IT+0x218>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d01d      	beq.n	8007b5e <HAL_DMA_Start_IT+0xee>
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	4a59      	ldr	r2, [pc, #356]	; (8007c8c <HAL_DMA_Start_IT+0x21c>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d018      	beq.n	8007b5e <HAL_DMA_Start_IT+0xee>
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	4a57      	ldr	r2, [pc, #348]	; (8007c90 <HAL_DMA_Start_IT+0x220>)
 8007b32:	4293      	cmp	r3, r2
 8007b34:	d013      	beq.n	8007b5e <HAL_DMA_Start_IT+0xee>
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	4a56      	ldr	r2, [pc, #344]	; (8007c94 <HAL_DMA_Start_IT+0x224>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d00e      	beq.n	8007b5e <HAL_DMA_Start_IT+0xee>
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4a54      	ldr	r2, [pc, #336]	; (8007c98 <HAL_DMA_Start_IT+0x228>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d009      	beq.n	8007b5e <HAL_DMA_Start_IT+0xee>
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	681b      	ldr	r3, [r3, #0]
 8007b4e:	4a53      	ldr	r2, [pc, #332]	; (8007c9c <HAL_DMA_Start_IT+0x22c>)
 8007b50:	4293      	cmp	r3, r2
 8007b52:	d004      	beq.n	8007b5e <HAL_DMA_Start_IT+0xee>
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	4a51      	ldr	r2, [pc, #324]	; (8007ca0 <HAL_DMA_Start_IT+0x230>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d108      	bne.n	8007b70 <HAL_DMA_Start_IT+0x100>
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	681a      	ldr	r2, [r3, #0]
 8007b64:	68fb      	ldr	r3, [r7, #12]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	f022 0201 	bic.w	r2, r2, #1
 8007b6c:	601a      	str	r2, [r3, #0]
 8007b6e:	e007      	b.n	8007b80 <HAL_DMA_Start_IT+0x110>
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	681a      	ldr	r2, [r3, #0]
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	f022 0201 	bic.w	r2, r2, #1
 8007b7e:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	687a      	ldr	r2, [r7, #4]
 8007b84:	68b9      	ldr	r1, [r7, #8]
 8007b86:	68f8      	ldr	r0, [r7, #12]
 8007b88:	f001 fea2 	bl	80098d0 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a34      	ldr	r2, [pc, #208]	; (8007c64 <HAL_DMA_Start_IT+0x1f4>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d04a      	beq.n	8007c2c <HAL_DMA_Start_IT+0x1bc>
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4a33      	ldr	r2, [pc, #204]	; (8007c68 <HAL_DMA_Start_IT+0x1f8>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d045      	beq.n	8007c2c <HAL_DMA_Start_IT+0x1bc>
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a31      	ldr	r2, [pc, #196]	; (8007c6c <HAL_DMA_Start_IT+0x1fc>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d040      	beq.n	8007c2c <HAL_DMA_Start_IT+0x1bc>
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4a30      	ldr	r2, [pc, #192]	; (8007c70 <HAL_DMA_Start_IT+0x200>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d03b      	beq.n	8007c2c <HAL_DMA_Start_IT+0x1bc>
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	4a2e      	ldr	r2, [pc, #184]	; (8007c74 <HAL_DMA_Start_IT+0x204>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d036      	beq.n	8007c2c <HAL_DMA_Start_IT+0x1bc>
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4a2d      	ldr	r2, [pc, #180]	; (8007c78 <HAL_DMA_Start_IT+0x208>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d031      	beq.n	8007c2c <HAL_DMA_Start_IT+0x1bc>
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4a2b      	ldr	r2, [pc, #172]	; (8007c7c <HAL_DMA_Start_IT+0x20c>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d02c      	beq.n	8007c2c <HAL_DMA_Start_IT+0x1bc>
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a2a      	ldr	r2, [pc, #168]	; (8007c80 <HAL_DMA_Start_IT+0x210>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d027      	beq.n	8007c2c <HAL_DMA_Start_IT+0x1bc>
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a28      	ldr	r2, [pc, #160]	; (8007c84 <HAL_DMA_Start_IT+0x214>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d022      	beq.n	8007c2c <HAL_DMA_Start_IT+0x1bc>
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a27      	ldr	r2, [pc, #156]	; (8007c88 <HAL_DMA_Start_IT+0x218>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d01d      	beq.n	8007c2c <HAL_DMA_Start_IT+0x1bc>
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a25      	ldr	r2, [pc, #148]	; (8007c8c <HAL_DMA_Start_IT+0x21c>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d018      	beq.n	8007c2c <HAL_DMA_Start_IT+0x1bc>
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	4a24      	ldr	r2, [pc, #144]	; (8007c90 <HAL_DMA_Start_IT+0x220>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d013      	beq.n	8007c2c <HAL_DMA_Start_IT+0x1bc>
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	4a22      	ldr	r2, [pc, #136]	; (8007c94 <HAL_DMA_Start_IT+0x224>)
 8007c0a:	4293      	cmp	r3, r2
 8007c0c:	d00e      	beq.n	8007c2c <HAL_DMA_Start_IT+0x1bc>
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	4a21      	ldr	r2, [pc, #132]	; (8007c98 <HAL_DMA_Start_IT+0x228>)
 8007c14:	4293      	cmp	r3, r2
 8007c16:	d009      	beq.n	8007c2c <HAL_DMA_Start_IT+0x1bc>
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	681b      	ldr	r3, [r3, #0]
 8007c1c:	4a1f      	ldr	r2, [pc, #124]	; (8007c9c <HAL_DMA_Start_IT+0x22c>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d004      	beq.n	8007c2c <HAL_DMA_Start_IT+0x1bc>
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4a1e      	ldr	r2, [pc, #120]	; (8007ca0 <HAL_DMA_Start_IT+0x230>)
 8007c28:	4293      	cmp	r3, r2
 8007c2a:	d101      	bne.n	8007c30 <HAL_DMA_Start_IT+0x1c0>
 8007c2c:	2301      	movs	r3, #1
 8007c2e:	e000      	b.n	8007c32 <HAL_DMA_Start_IT+0x1c2>
 8007c30:	2300      	movs	r3, #0
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d036      	beq.n	8007ca4 <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	f023 021e 	bic.w	r2, r3, #30
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f042 0216 	orr.w	r2, r2, #22
 8007c48:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d03e      	beq.n	8007cd0 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	681a      	ldr	r2, [r3, #0]
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f042 0208 	orr.w	r2, r2, #8
 8007c60:	601a      	str	r2, [r3, #0]
 8007c62:	e035      	b.n	8007cd0 <HAL_DMA_Start_IT+0x260>
 8007c64:	40020010 	.word	0x40020010
 8007c68:	40020028 	.word	0x40020028
 8007c6c:	40020040 	.word	0x40020040
 8007c70:	40020058 	.word	0x40020058
 8007c74:	40020070 	.word	0x40020070
 8007c78:	40020088 	.word	0x40020088
 8007c7c:	400200a0 	.word	0x400200a0
 8007c80:	400200b8 	.word	0x400200b8
 8007c84:	40020410 	.word	0x40020410
 8007c88:	40020428 	.word	0x40020428
 8007c8c:	40020440 	.word	0x40020440
 8007c90:	40020458 	.word	0x40020458
 8007c94:	40020470 	.word	0x40020470
 8007c98:	40020488 	.word	0x40020488
 8007c9c:	400204a0 	.word	0x400204a0
 8007ca0:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f023 020e 	bic.w	r2, r3, #14
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	f042 020a 	orr.w	r2, r2, #10
 8007cb6:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d007      	beq.n	8007cd0 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	681a      	ldr	r2, [r3, #0]
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f042 0204 	orr.w	r2, r2, #4
 8007cce:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	4a83      	ldr	r2, [pc, #524]	; (8007ee4 <HAL_DMA_Start_IT+0x474>)
 8007cd6:	4293      	cmp	r3, r2
 8007cd8:	d072      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4a82      	ldr	r2, [pc, #520]	; (8007ee8 <HAL_DMA_Start_IT+0x478>)
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	d06d      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	4a80      	ldr	r2, [pc, #512]	; (8007eec <HAL_DMA_Start_IT+0x47c>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d068      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	4a7f      	ldr	r2, [pc, #508]	; (8007ef0 <HAL_DMA_Start_IT+0x480>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d063      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	4a7d      	ldr	r2, [pc, #500]	; (8007ef4 <HAL_DMA_Start_IT+0x484>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d05e      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	4a7c      	ldr	r2, [pc, #496]	; (8007ef8 <HAL_DMA_Start_IT+0x488>)
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	d059      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a7a      	ldr	r2, [pc, #488]	; (8007efc <HAL_DMA_Start_IT+0x48c>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d054      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a79      	ldr	r2, [pc, #484]	; (8007f00 <HAL_DMA_Start_IT+0x490>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d04f      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	4a77      	ldr	r2, [pc, #476]	; (8007f04 <HAL_DMA_Start_IT+0x494>)
 8007d26:	4293      	cmp	r3, r2
 8007d28:	d04a      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	4a76      	ldr	r2, [pc, #472]	; (8007f08 <HAL_DMA_Start_IT+0x498>)
 8007d30:	4293      	cmp	r3, r2
 8007d32:	d045      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4a74      	ldr	r2, [pc, #464]	; (8007f0c <HAL_DMA_Start_IT+0x49c>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d040      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4a73      	ldr	r2, [pc, #460]	; (8007f10 <HAL_DMA_Start_IT+0x4a0>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d03b      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	4a71      	ldr	r2, [pc, #452]	; (8007f14 <HAL_DMA_Start_IT+0x4a4>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d036      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	4a70      	ldr	r2, [pc, #448]	; (8007f18 <HAL_DMA_Start_IT+0x4a8>)
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d031      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	4a6e      	ldr	r2, [pc, #440]	; (8007f1c <HAL_DMA_Start_IT+0x4ac>)
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d02c      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	4a6d      	ldr	r2, [pc, #436]	; (8007f20 <HAL_DMA_Start_IT+0x4b0>)
 8007d6c:	4293      	cmp	r3, r2
 8007d6e:	d027      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4a6b      	ldr	r2, [pc, #428]	; (8007f24 <HAL_DMA_Start_IT+0x4b4>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d022      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4a6a      	ldr	r2, [pc, #424]	; (8007f28 <HAL_DMA_Start_IT+0x4b8>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d01d      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4a68      	ldr	r2, [pc, #416]	; (8007f2c <HAL_DMA_Start_IT+0x4bc>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d018      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4a67      	ldr	r2, [pc, #412]	; (8007f30 <HAL_DMA_Start_IT+0x4c0>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d013      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4a65      	ldr	r2, [pc, #404]	; (8007f34 <HAL_DMA_Start_IT+0x4c4>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d00e      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4a64      	ldr	r2, [pc, #400]	; (8007f38 <HAL_DMA_Start_IT+0x4c8>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d009      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4a62      	ldr	r2, [pc, #392]	; (8007f3c <HAL_DMA_Start_IT+0x4cc>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d004      	beq.n	8007dc0 <HAL_DMA_Start_IT+0x350>
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a61      	ldr	r2, [pc, #388]	; (8007f40 <HAL_DMA_Start_IT+0x4d0>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d101      	bne.n	8007dc4 <HAL_DMA_Start_IT+0x354>
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	e000      	b.n	8007dc6 <HAL_DMA_Start_IT+0x356>
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d01a      	beq.n	8007e00 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d007      	beq.n	8007de8 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007ddc:	681a      	ldr	r2, [r3, #0]
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007de2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007de6:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d007      	beq.n	8007e00 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007df4:	681a      	ldr	r2, [r3, #0]
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007dfa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007dfe:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	4a37      	ldr	r2, [pc, #220]	; (8007ee4 <HAL_DMA_Start_IT+0x474>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d04a      	beq.n	8007ea0 <HAL_DMA_Start_IT+0x430>
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	4a36      	ldr	r2, [pc, #216]	; (8007ee8 <HAL_DMA_Start_IT+0x478>)
 8007e10:	4293      	cmp	r3, r2
 8007e12:	d045      	beq.n	8007ea0 <HAL_DMA_Start_IT+0x430>
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	4a34      	ldr	r2, [pc, #208]	; (8007eec <HAL_DMA_Start_IT+0x47c>)
 8007e1a:	4293      	cmp	r3, r2
 8007e1c:	d040      	beq.n	8007ea0 <HAL_DMA_Start_IT+0x430>
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	4a33      	ldr	r2, [pc, #204]	; (8007ef0 <HAL_DMA_Start_IT+0x480>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d03b      	beq.n	8007ea0 <HAL_DMA_Start_IT+0x430>
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	4a31      	ldr	r2, [pc, #196]	; (8007ef4 <HAL_DMA_Start_IT+0x484>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d036      	beq.n	8007ea0 <HAL_DMA_Start_IT+0x430>
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a30      	ldr	r2, [pc, #192]	; (8007ef8 <HAL_DMA_Start_IT+0x488>)
 8007e38:	4293      	cmp	r3, r2
 8007e3a:	d031      	beq.n	8007ea0 <HAL_DMA_Start_IT+0x430>
 8007e3c:	68fb      	ldr	r3, [r7, #12]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	4a2e      	ldr	r2, [pc, #184]	; (8007efc <HAL_DMA_Start_IT+0x48c>)
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d02c      	beq.n	8007ea0 <HAL_DMA_Start_IT+0x430>
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	4a2d      	ldr	r2, [pc, #180]	; (8007f00 <HAL_DMA_Start_IT+0x490>)
 8007e4c:	4293      	cmp	r3, r2
 8007e4e:	d027      	beq.n	8007ea0 <HAL_DMA_Start_IT+0x430>
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a2b      	ldr	r2, [pc, #172]	; (8007f04 <HAL_DMA_Start_IT+0x494>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d022      	beq.n	8007ea0 <HAL_DMA_Start_IT+0x430>
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	4a2a      	ldr	r2, [pc, #168]	; (8007f08 <HAL_DMA_Start_IT+0x498>)
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d01d      	beq.n	8007ea0 <HAL_DMA_Start_IT+0x430>
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	4a28      	ldr	r2, [pc, #160]	; (8007f0c <HAL_DMA_Start_IT+0x49c>)
 8007e6a:	4293      	cmp	r3, r2
 8007e6c:	d018      	beq.n	8007ea0 <HAL_DMA_Start_IT+0x430>
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4a27      	ldr	r2, [pc, #156]	; (8007f10 <HAL_DMA_Start_IT+0x4a0>)
 8007e74:	4293      	cmp	r3, r2
 8007e76:	d013      	beq.n	8007ea0 <HAL_DMA_Start_IT+0x430>
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	4a25      	ldr	r2, [pc, #148]	; (8007f14 <HAL_DMA_Start_IT+0x4a4>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d00e      	beq.n	8007ea0 <HAL_DMA_Start_IT+0x430>
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	4a24      	ldr	r2, [pc, #144]	; (8007f18 <HAL_DMA_Start_IT+0x4a8>)
 8007e88:	4293      	cmp	r3, r2
 8007e8a:	d009      	beq.n	8007ea0 <HAL_DMA_Start_IT+0x430>
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	4a22      	ldr	r2, [pc, #136]	; (8007f1c <HAL_DMA_Start_IT+0x4ac>)
 8007e92:	4293      	cmp	r3, r2
 8007e94:	d004      	beq.n	8007ea0 <HAL_DMA_Start_IT+0x430>
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	4a21      	ldr	r2, [pc, #132]	; (8007f20 <HAL_DMA_Start_IT+0x4b0>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d108      	bne.n	8007eb2 <HAL_DMA_Start_IT+0x442>
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	681a      	ldr	r2, [r3, #0]
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f042 0201 	orr.w	r2, r2, #1
 8007eae:	601a      	str	r2, [r3, #0]
 8007eb0:	e012      	b.n	8007ed8 <HAL_DMA_Start_IT+0x468>
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	681a      	ldr	r2, [r3, #0]
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f042 0201 	orr.w	r2, r2, #1
 8007ec0:	601a      	str	r2, [r3, #0]
 8007ec2:	e009      	b.n	8007ed8 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007eca:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Return error status */
    status = HAL_ERROR;
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8007ed8:	7dfb      	ldrb	r3, [r7, #23]
}
 8007eda:	4618      	mov	r0, r3
 8007edc:	3718      	adds	r7, #24
 8007ede:	46bd      	mov	sp, r7
 8007ee0:	bd80      	pop	{r7, pc}
 8007ee2:	bf00      	nop
 8007ee4:	40020010 	.word	0x40020010
 8007ee8:	40020028 	.word	0x40020028
 8007eec:	40020040 	.word	0x40020040
 8007ef0:	40020058 	.word	0x40020058
 8007ef4:	40020070 	.word	0x40020070
 8007ef8:	40020088 	.word	0x40020088
 8007efc:	400200a0 	.word	0x400200a0
 8007f00:	400200b8 	.word	0x400200b8
 8007f04:	40020410 	.word	0x40020410
 8007f08:	40020428 	.word	0x40020428
 8007f0c:	40020440 	.word	0x40020440
 8007f10:	40020458 	.word	0x40020458
 8007f14:	40020470 	.word	0x40020470
 8007f18:	40020488 	.word	0x40020488
 8007f1c:	400204a0 	.word	0x400204a0
 8007f20:	400204b8 	.word	0x400204b8
 8007f24:	58025408 	.word	0x58025408
 8007f28:	5802541c 	.word	0x5802541c
 8007f2c:	58025430 	.word	0x58025430
 8007f30:	58025444 	.word	0x58025444
 8007f34:	58025458 	.word	0x58025458
 8007f38:	5802546c 	.word	0x5802546c
 8007f3c:	58025480 	.word	0x58025480
 8007f40:	58025494 	.word	0x58025494

08007f44 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b086      	sub	sp, #24
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8007f4c:	f7fe fd00 	bl	8006950 <HAL_GetTick>
 8007f50:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d101      	bne.n	8007f5c <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8007f58:	2301      	movs	r3, #1
 8007f5a:	e2dc      	b.n	8008516 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007f62:	b2db      	uxtb	r3, r3
 8007f64:	2b02      	cmp	r3, #2
 8007f66:	d008      	beq.n	8007f7a <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2280      	movs	r2, #128	; 0x80
 8007f6c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	2200      	movs	r2, #0
 8007f72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8007f76:	2301      	movs	r3, #1
 8007f78:	e2cd      	b.n	8008516 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	4a76      	ldr	r2, [pc, #472]	; (8008158 <HAL_DMA_Abort+0x214>)
 8007f80:	4293      	cmp	r3, r2
 8007f82:	d04a      	beq.n	800801a <HAL_DMA_Abort+0xd6>
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	4a74      	ldr	r2, [pc, #464]	; (800815c <HAL_DMA_Abort+0x218>)
 8007f8a:	4293      	cmp	r3, r2
 8007f8c:	d045      	beq.n	800801a <HAL_DMA_Abort+0xd6>
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	4a73      	ldr	r2, [pc, #460]	; (8008160 <HAL_DMA_Abort+0x21c>)
 8007f94:	4293      	cmp	r3, r2
 8007f96:	d040      	beq.n	800801a <HAL_DMA_Abort+0xd6>
 8007f98:	687b      	ldr	r3, [r7, #4]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	4a71      	ldr	r2, [pc, #452]	; (8008164 <HAL_DMA_Abort+0x220>)
 8007f9e:	4293      	cmp	r3, r2
 8007fa0:	d03b      	beq.n	800801a <HAL_DMA_Abort+0xd6>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	4a70      	ldr	r2, [pc, #448]	; (8008168 <HAL_DMA_Abort+0x224>)
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	d036      	beq.n	800801a <HAL_DMA_Abort+0xd6>
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	4a6e      	ldr	r2, [pc, #440]	; (800816c <HAL_DMA_Abort+0x228>)
 8007fb2:	4293      	cmp	r3, r2
 8007fb4:	d031      	beq.n	800801a <HAL_DMA_Abort+0xd6>
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	4a6d      	ldr	r2, [pc, #436]	; (8008170 <HAL_DMA_Abort+0x22c>)
 8007fbc:	4293      	cmp	r3, r2
 8007fbe:	d02c      	beq.n	800801a <HAL_DMA_Abort+0xd6>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	4a6b      	ldr	r2, [pc, #428]	; (8008174 <HAL_DMA_Abort+0x230>)
 8007fc6:	4293      	cmp	r3, r2
 8007fc8:	d027      	beq.n	800801a <HAL_DMA_Abort+0xd6>
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	4a6a      	ldr	r2, [pc, #424]	; (8008178 <HAL_DMA_Abort+0x234>)
 8007fd0:	4293      	cmp	r3, r2
 8007fd2:	d022      	beq.n	800801a <HAL_DMA_Abort+0xd6>
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4a68      	ldr	r2, [pc, #416]	; (800817c <HAL_DMA_Abort+0x238>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d01d      	beq.n	800801a <HAL_DMA_Abort+0xd6>
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	4a67      	ldr	r2, [pc, #412]	; (8008180 <HAL_DMA_Abort+0x23c>)
 8007fe4:	4293      	cmp	r3, r2
 8007fe6:	d018      	beq.n	800801a <HAL_DMA_Abort+0xd6>
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	4a65      	ldr	r2, [pc, #404]	; (8008184 <HAL_DMA_Abort+0x240>)
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d013      	beq.n	800801a <HAL_DMA_Abort+0xd6>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	4a64      	ldr	r2, [pc, #400]	; (8008188 <HAL_DMA_Abort+0x244>)
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d00e      	beq.n	800801a <HAL_DMA_Abort+0xd6>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	4a62      	ldr	r2, [pc, #392]	; (800818c <HAL_DMA_Abort+0x248>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d009      	beq.n	800801a <HAL_DMA_Abort+0xd6>
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a61      	ldr	r2, [pc, #388]	; (8008190 <HAL_DMA_Abort+0x24c>)
 800800c:	4293      	cmp	r3, r2
 800800e:	d004      	beq.n	800801a <HAL_DMA_Abort+0xd6>
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4a5f      	ldr	r2, [pc, #380]	; (8008194 <HAL_DMA_Abort+0x250>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d101      	bne.n	800801e <HAL_DMA_Abort+0xda>
 800801a:	2301      	movs	r3, #1
 800801c:	e000      	b.n	8008020 <HAL_DMA_Abort+0xdc>
 800801e:	2300      	movs	r3, #0
 8008020:	2b00      	cmp	r3, #0
 8008022:	d013      	beq.n	800804c <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	681a      	ldr	r2, [r3, #0]
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	681b      	ldr	r3, [r3, #0]
 800802e:	f022 021e 	bic.w	r2, r2, #30
 8008032:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	695a      	ldr	r2, [r3, #20]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008042:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	617b      	str	r3, [r7, #20]
 800804a:	e00a      	b.n	8008062 <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	681a      	ldr	r2, [r3, #0]
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	f022 020e 	bic.w	r2, r2, #14
 800805a:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	4a3c      	ldr	r2, [pc, #240]	; (8008158 <HAL_DMA_Abort+0x214>)
 8008068:	4293      	cmp	r3, r2
 800806a:	d072      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	4a3a      	ldr	r2, [pc, #232]	; (800815c <HAL_DMA_Abort+0x218>)
 8008072:	4293      	cmp	r3, r2
 8008074:	d06d      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	4a39      	ldr	r2, [pc, #228]	; (8008160 <HAL_DMA_Abort+0x21c>)
 800807c:	4293      	cmp	r3, r2
 800807e:	d068      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	4a37      	ldr	r2, [pc, #220]	; (8008164 <HAL_DMA_Abort+0x220>)
 8008086:	4293      	cmp	r3, r2
 8008088:	d063      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	4a36      	ldr	r2, [pc, #216]	; (8008168 <HAL_DMA_Abort+0x224>)
 8008090:	4293      	cmp	r3, r2
 8008092:	d05e      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4a34      	ldr	r2, [pc, #208]	; (800816c <HAL_DMA_Abort+0x228>)
 800809a:	4293      	cmp	r3, r2
 800809c:	d059      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	4a33      	ldr	r2, [pc, #204]	; (8008170 <HAL_DMA_Abort+0x22c>)
 80080a4:	4293      	cmp	r3, r2
 80080a6:	d054      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	4a31      	ldr	r2, [pc, #196]	; (8008174 <HAL_DMA_Abort+0x230>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d04f      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	4a30      	ldr	r2, [pc, #192]	; (8008178 <HAL_DMA_Abort+0x234>)
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d04a      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4a2e      	ldr	r2, [pc, #184]	; (800817c <HAL_DMA_Abort+0x238>)
 80080c2:	4293      	cmp	r3, r2
 80080c4:	d045      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	4a2d      	ldr	r2, [pc, #180]	; (8008180 <HAL_DMA_Abort+0x23c>)
 80080cc:	4293      	cmp	r3, r2
 80080ce:	d040      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	4a2b      	ldr	r2, [pc, #172]	; (8008184 <HAL_DMA_Abort+0x240>)
 80080d6:	4293      	cmp	r3, r2
 80080d8:	d03b      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	4a2a      	ldr	r2, [pc, #168]	; (8008188 <HAL_DMA_Abort+0x244>)
 80080e0:	4293      	cmp	r3, r2
 80080e2:	d036      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	4a28      	ldr	r2, [pc, #160]	; (800818c <HAL_DMA_Abort+0x248>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d031      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	4a27      	ldr	r2, [pc, #156]	; (8008190 <HAL_DMA_Abort+0x24c>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d02c      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a25      	ldr	r2, [pc, #148]	; (8008194 <HAL_DMA_Abort+0x250>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d027      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	4a24      	ldr	r2, [pc, #144]	; (8008198 <HAL_DMA_Abort+0x254>)
 8008108:	4293      	cmp	r3, r2
 800810a:	d022      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a22      	ldr	r2, [pc, #136]	; (800819c <HAL_DMA_Abort+0x258>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d01d      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a21      	ldr	r2, [pc, #132]	; (80081a0 <HAL_DMA_Abort+0x25c>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d018      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a1f      	ldr	r2, [pc, #124]	; (80081a4 <HAL_DMA_Abort+0x260>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d013      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a1e      	ldr	r2, [pc, #120]	; (80081a8 <HAL_DMA_Abort+0x264>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d00e      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a1c      	ldr	r2, [pc, #112]	; (80081ac <HAL_DMA_Abort+0x268>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d009      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a1b      	ldr	r2, [pc, #108]	; (80081b0 <HAL_DMA_Abort+0x26c>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d004      	beq.n	8008152 <HAL_DMA_Abort+0x20e>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a19      	ldr	r2, [pc, #100]	; (80081b4 <HAL_DMA_Abort+0x270>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d132      	bne.n	80081b8 <HAL_DMA_Abort+0x274>
 8008152:	2301      	movs	r3, #1
 8008154:	e031      	b.n	80081ba <HAL_DMA_Abort+0x276>
 8008156:	bf00      	nop
 8008158:	40020010 	.word	0x40020010
 800815c:	40020028 	.word	0x40020028
 8008160:	40020040 	.word	0x40020040
 8008164:	40020058 	.word	0x40020058
 8008168:	40020070 	.word	0x40020070
 800816c:	40020088 	.word	0x40020088
 8008170:	400200a0 	.word	0x400200a0
 8008174:	400200b8 	.word	0x400200b8
 8008178:	40020410 	.word	0x40020410
 800817c:	40020428 	.word	0x40020428
 8008180:	40020440 	.word	0x40020440
 8008184:	40020458 	.word	0x40020458
 8008188:	40020470 	.word	0x40020470
 800818c:	40020488 	.word	0x40020488
 8008190:	400204a0 	.word	0x400204a0
 8008194:	400204b8 	.word	0x400204b8
 8008198:	58025408 	.word	0x58025408
 800819c:	5802541c 	.word	0x5802541c
 80081a0:	58025430 	.word	0x58025430
 80081a4:	58025444 	.word	0x58025444
 80081a8:	58025458 	.word	0x58025458
 80081ac:	5802546c 	.word	0x5802546c
 80081b0:	58025480 	.word	0x58025480
 80081b4:	58025494 	.word	0x58025494
 80081b8:	2300      	movs	r3, #0
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d007      	beq.n	80081ce <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081c2:	681a      	ldr	r2, [r3, #0]
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081c8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80081cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	4a6d      	ldr	r2, [pc, #436]	; (8008388 <HAL_DMA_Abort+0x444>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d04a      	beq.n	800826e <HAL_DMA_Abort+0x32a>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	4a6b      	ldr	r2, [pc, #428]	; (800838c <HAL_DMA_Abort+0x448>)
 80081de:	4293      	cmp	r3, r2
 80081e0:	d045      	beq.n	800826e <HAL_DMA_Abort+0x32a>
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	4a6a      	ldr	r2, [pc, #424]	; (8008390 <HAL_DMA_Abort+0x44c>)
 80081e8:	4293      	cmp	r3, r2
 80081ea:	d040      	beq.n	800826e <HAL_DMA_Abort+0x32a>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	4a68      	ldr	r2, [pc, #416]	; (8008394 <HAL_DMA_Abort+0x450>)
 80081f2:	4293      	cmp	r3, r2
 80081f4:	d03b      	beq.n	800826e <HAL_DMA_Abort+0x32a>
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4a67      	ldr	r2, [pc, #412]	; (8008398 <HAL_DMA_Abort+0x454>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d036      	beq.n	800826e <HAL_DMA_Abort+0x32a>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	4a65      	ldr	r2, [pc, #404]	; (800839c <HAL_DMA_Abort+0x458>)
 8008206:	4293      	cmp	r3, r2
 8008208:	d031      	beq.n	800826e <HAL_DMA_Abort+0x32a>
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	4a64      	ldr	r2, [pc, #400]	; (80083a0 <HAL_DMA_Abort+0x45c>)
 8008210:	4293      	cmp	r3, r2
 8008212:	d02c      	beq.n	800826e <HAL_DMA_Abort+0x32a>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4a62      	ldr	r2, [pc, #392]	; (80083a4 <HAL_DMA_Abort+0x460>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d027      	beq.n	800826e <HAL_DMA_Abort+0x32a>
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	4a61      	ldr	r2, [pc, #388]	; (80083a8 <HAL_DMA_Abort+0x464>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d022      	beq.n	800826e <HAL_DMA_Abort+0x32a>
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	4a5f      	ldr	r2, [pc, #380]	; (80083ac <HAL_DMA_Abort+0x468>)
 800822e:	4293      	cmp	r3, r2
 8008230:	d01d      	beq.n	800826e <HAL_DMA_Abort+0x32a>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	4a5e      	ldr	r2, [pc, #376]	; (80083b0 <HAL_DMA_Abort+0x46c>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d018      	beq.n	800826e <HAL_DMA_Abort+0x32a>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	4a5c      	ldr	r2, [pc, #368]	; (80083b4 <HAL_DMA_Abort+0x470>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d013      	beq.n	800826e <HAL_DMA_Abort+0x32a>
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	4a5b      	ldr	r2, [pc, #364]	; (80083b8 <HAL_DMA_Abort+0x474>)
 800824c:	4293      	cmp	r3, r2
 800824e:	d00e      	beq.n	800826e <HAL_DMA_Abort+0x32a>
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	4a59      	ldr	r2, [pc, #356]	; (80083bc <HAL_DMA_Abort+0x478>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d009      	beq.n	800826e <HAL_DMA_Abort+0x32a>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4a58      	ldr	r2, [pc, #352]	; (80083c0 <HAL_DMA_Abort+0x47c>)
 8008260:	4293      	cmp	r3, r2
 8008262:	d004      	beq.n	800826e <HAL_DMA_Abort+0x32a>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	4a56      	ldr	r2, [pc, #344]	; (80083c4 <HAL_DMA_Abort+0x480>)
 800826a:	4293      	cmp	r3, r2
 800826c:	d108      	bne.n	8008280 <HAL_DMA_Abort+0x33c>
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	681a      	ldr	r2, [r3, #0]
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	f022 0201 	bic.w	r2, r2, #1
 800827c:	601a      	str	r2, [r3, #0]
 800827e:	e007      	b.n	8008290 <HAL_DMA_Abort+0x34c>
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	681a      	ldr	r2, [r3, #0]
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f022 0201 	bic.w	r2, r2, #1
 800828e:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8008290:	e013      	b.n	80082ba <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008292:	f7fe fb5d 	bl	8006950 <HAL_GetTick>
 8008296:	4602      	mov	r2, r0
 8008298:	693b      	ldr	r3, [r7, #16]
 800829a:	1ad3      	subs	r3, r2, r3
 800829c:	2b05      	cmp	r3, #5
 800829e:	d90c      	bls.n	80082ba <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2220      	movs	r2, #32
 80082a4:	655a      	str	r2, [r3, #84]	; 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2203      	movs	r2, #3
 80082aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2200      	movs	r2, #0
 80082b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_ERROR;
 80082b6:	2301      	movs	r3, #1
 80082b8:	e12d      	b.n	8008516 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 80082ba:	697b      	ldr	r3, [r7, #20]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	f003 0301 	and.w	r3, r3, #1
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d1e5      	bne.n	8008292 <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	4a2f      	ldr	r2, [pc, #188]	; (8008388 <HAL_DMA_Abort+0x444>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d04a      	beq.n	8008366 <HAL_DMA_Abort+0x422>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	4a2d      	ldr	r2, [pc, #180]	; (800838c <HAL_DMA_Abort+0x448>)
 80082d6:	4293      	cmp	r3, r2
 80082d8:	d045      	beq.n	8008366 <HAL_DMA_Abort+0x422>
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4a2c      	ldr	r2, [pc, #176]	; (8008390 <HAL_DMA_Abort+0x44c>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d040      	beq.n	8008366 <HAL_DMA_Abort+0x422>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4a2a      	ldr	r2, [pc, #168]	; (8008394 <HAL_DMA_Abort+0x450>)
 80082ea:	4293      	cmp	r3, r2
 80082ec:	d03b      	beq.n	8008366 <HAL_DMA_Abort+0x422>
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	4a29      	ldr	r2, [pc, #164]	; (8008398 <HAL_DMA_Abort+0x454>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d036      	beq.n	8008366 <HAL_DMA_Abort+0x422>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	4a27      	ldr	r2, [pc, #156]	; (800839c <HAL_DMA_Abort+0x458>)
 80082fe:	4293      	cmp	r3, r2
 8008300:	d031      	beq.n	8008366 <HAL_DMA_Abort+0x422>
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	4a26      	ldr	r2, [pc, #152]	; (80083a0 <HAL_DMA_Abort+0x45c>)
 8008308:	4293      	cmp	r3, r2
 800830a:	d02c      	beq.n	8008366 <HAL_DMA_Abort+0x422>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	4a24      	ldr	r2, [pc, #144]	; (80083a4 <HAL_DMA_Abort+0x460>)
 8008312:	4293      	cmp	r3, r2
 8008314:	d027      	beq.n	8008366 <HAL_DMA_Abort+0x422>
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	4a23      	ldr	r2, [pc, #140]	; (80083a8 <HAL_DMA_Abort+0x464>)
 800831c:	4293      	cmp	r3, r2
 800831e:	d022      	beq.n	8008366 <HAL_DMA_Abort+0x422>
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	4a21      	ldr	r2, [pc, #132]	; (80083ac <HAL_DMA_Abort+0x468>)
 8008326:	4293      	cmp	r3, r2
 8008328:	d01d      	beq.n	8008366 <HAL_DMA_Abort+0x422>
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	4a20      	ldr	r2, [pc, #128]	; (80083b0 <HAL_DMA_Abort+0x46c>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d018      	beq.n	8008366 <HAL_DMA_Abort+0x422>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	4a1e      	ldr	r2, [pc, #120]	; (80083b4 <HAL_DMA_Abort+0x470>)
 800833a:	4293      	cmp	r3, r2
 800833c:	d013      	beq.n	8008366 <HAL_DMA_Abort+0x422>
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	4a1d      	ldr	r2, [pc, #116]	; (80083b8 <HAL_DMA_Abort+0x474>)
 8008344:	4293      	cmp	r3, r2
 8008346:	d00e      	beq.n	8008366 <HAL_DMA_Abort+0x422>
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4a1b      	ldr	r2, [pc, #108]	; (80083bc <HAL_DMA_Abort+0x478>)
 800834e:	4293      	cmp	r3, r2
 8008350:	d009      	beq.n	8008366 <HAL_DMA_Abort+0x422>
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4a1a      	ldr	r2, [pc, #104]	; (80083c0 <HAL_DMA_Abort+0x47c>)
 8008358:	4293      	cmp	r3, r2
 800835a:	d004      	beq.n	8008366 <HAL_DMA_Abort+0x422>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	4a18      	ldr	r2, [pc, #96]	; (80083c4 <HAL_DMA_Abort+0x480>)
 8008362:	4293      	cmp	r3, r2
 8008364:	d101      	bne.n	800836a <HAL_DMA_Abort+0x426>
 8008366:	2301      	movs	r3, #1
 8008368:	e000      	b.n	800836c <HAL_DMA_Abort+0x428>
 800836a:	2300      	movs	r3, #0
 800836c:	2b00      	cmp	r3, #0
 800836e:	d02b      	beq.n	80083c8 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008374:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800837a:	f003 031f 	and.w	r3, r3, #31
 800837e:	223f      	movs	r2, #63	; 0x3f
 8008380:	409a      	lsls	r2, r3
 8008382:	68bb      	ldr	r3, [r7, #8]
 8008384:	609a      	str	r2, [r3, #8]
 8008386:	e02a      	b.n	80083de <HAL_DMA_Abort+0x49a>
 8008388:	40020010 	.word	0x40020010
 800838c:	40020028 	.word	0x40020028
 8008390:	40020040 	.word	0x40020040
 8008394:	40020058 	.word	0x40020058
 8008398:	40020070 	.word	0x40020070
 800839c:	40020088 	.word	0x40020088
 80083a0:	400200a0 	.word	0x400200a0
 80083a4:	400200b8 	.word	0x400200b8
 80083a8:	40020410 	.word	0x40020410
 80083ac:	40020428 	.word	0x40020428
 80083b0:	40020440 	.word	0x40020440
 80083b4:	40020458 	.word	0x40020458
 80083b8:	40020470 	.word	0x40020470
 80083bc:	40020488 	.word	0x40020488
 80083c0:	400204a0 	.word	0x400204a0
 80083c4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80083cc:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083d2:	f003 031f 	and.w	r3, r3, #31
 80083d6:	2201      	movs	r2, #1
 80083d8:	409a      	lsls	r2, r3
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	4a4f      	ldr	r2, [pc, #316]	; (8008520 <HAL_DMA_Abort+0x5dc>)
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d072      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	4a4d      	ldr	r2, [pc, #308]	; (8008524 <HAL_DMA_Abort+0x5e0>)
 80083ee:	4293      	cmp	r3, r2
 80083f0:	d06d      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	4a4c      	ldr	r2, [pc, #304]	; (8008528 <HAL_DMA_Abort+0x5e4>)
 80083f8:	4293      	cmp	r3, r2
 80083fa:	d068      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	4a4a      	ldr	r2, [pc, #296]	; (800852c <HAL_DMA_Abort+0x5e8>)
 8008402:	4293      	cmp	r3, r2
 8008404:	d063      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	4a49      	ldr	r2, [pc, #292]	; (8008530 <HAL_DMA_Abort+0x5ec>)
 800840c:	4293      	cmp	r3, r2
 800840e:	d05e      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	4a47      	ldr	r2, [pc, #284]	; (8008534 <HAL_DMA_Abort+0x5f0>)
 8008416:	4293      	cmp	r3, r2
 8008418:	d059      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	4a46      	ldr	r2, [pc, #280]	; (8008538 <HAL_DMA_Abort+0x5f4>)
 8008420:	4293      	cmp	r3, r2
 8008422:	d054      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	4a44      	ldr	r2, [pc, #272]	; (800853c <HAL_DMA_Abort+0x5f8>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d04f      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	4a43      	ldr	r2, [pc, #268]	; (8008540 <HAL_DMA_Abort+0x5fc>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d04a      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	4a41      	ldr	r2, [pc, #260]	; (8008544 <HAL_DMA_Abort+0x600>)
 800843e:	4293      	cmp	r3, r2
 8008440:	d045      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	4a40      	ldr	r2, [pc, #256]	; (8008548 <HAL_DMA_Abort+0x604>)
 8008448:	4293      	cmp	r3, r2
 800844a:	d040      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	4a3e      	ldr	r2, [pc, #248]	; (800854c <HAL_DMA_Abort+0x608>)
 8008452:	4293      	cmp	r3, r2
 8008454:	d03b      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	4a3d      	ldr	r2, [pc, #244]	; (8008550 <HAL_DMA_Abort+0x60c>)
 800845c:	4293      	cmp	r3, r2
 800845e:	d036      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	4a3b      	ldr	r2, [pc, #236]	; (8008554 <HAL_DMA_Abort+0x610>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d031      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	4a3a      	ldr	r2, [pc, #232]	; (8008558 <HAL_DMA_Abort+0x614>)
 8008470:	4293      	cmp	r3, r2
 8008472:	d02c      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4a38      	ldr	r2, [pc, #224]	; (800855c <HAL_DMA_Abort+0x618>)
 800847a:	4293      	cmp	r3, r2
 800847c:	d027      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	4a37      	ldr	r2, [pc, #220]	; (8008560 <HAL_DMA_Abort+0x61c>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d022      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	4a35      	ldr	r2, [pc, #212]	; (8008564 <HAL_DMA_Abort+0x620>)
 800848e:	4293      	cmp	r3, r2
 8008490:	d01d      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a34      	ldr	r2, [pc, #208]	; (8008568 <HAL_DMA_Abort+0x624>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d018      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	4a32      	ldr	r2, [pc, #200]	; (800856c <HAL_DMA_Abort+0x628>)
 80084a2:	4293      	cmp	r3, r2
 80084a4:	d013      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	4a31      	ldr	r2, [pc, #196]	; (8008570 <HAL_DMA_Abort+0x62c>)
 80084ac:	4293      	cmp	r3, r2
 80084ae:	d00e      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	4a2f      	ldr	r2, [pc, #188]	; (8008574 <HAL_DMA_Abort+0x630>)
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d009      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	4a2e      	ldr	r2, [pc, #184]	; (8008578 <HAL_DMA_Abort+0x634>)
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d004      	beq.n	80084ce <HAL_DMA_Abort+0x58a>
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	4a2c      	ldr	r2, [pc, #176]	; (800857c <HAL_DMA_Abort+0x638>)
 80084ca:	4293      	cmp	r3, r2
 80084cc:	d101      	bne.n	80084d2 <HAL_DMA_Abort+0x58e>
 80084ce:	2301      	movs	r3, #1
 80084d0:	e000      	b.n	80084d4 <HAL_DMA_Abort+0x590>
 80084d2:	2300      	movs	r3, #0
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d015      	beq.n	8008504 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80084dc:	687a      	ldr	r2, [r7, #4]
 80084de:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80084e0:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d00c      	beq.n	8008504 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80084ee:	681a      	ldr	r2, [r3, #0]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80084f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80084f8:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084fe:	687a      	ldr	r2, [r7, #4]
 8008500:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8008502:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2201      	movs	r2, #1
 8008508:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2200      	movs	r2, #0
 8008510:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }

  return HAL_OK;
 8008514:	2300      	movs	r3, #0
}
 8008516:	4618      	mov	r0, r3
 8008518:	3718      	adds	r7, #24
 800851a:	46bd      	mov	sp, r7
 800851c:	bd80      	pop	{r7, pc}
 800851e:	bf00      	nop
 8008520:	40020010 	.word	0x40020010
 8008524:	40020028 	.word	0x40020028
 8008528:	40020040 	.word	0x40020040
 800852c:	40020058 	.word	0x40020058
 8008530:	40020070 	.word	0x40020070
 8008534:	40020088 	.word	0x40020088
 8008538:	400200a0 	.word	0x400200a0
 800853c:	400200b8 	.word	0x400200b8
 8008540:	40020410 	.word	0x40020410
 8008544:	40020428 	.word	0x40020428
 8008548:	40020440 	.word	0x40020440
 800854c:	40020458 	.word	0x40020458
 8008550:	40020470 	.word	0x40020470
 8008554:	40020488 	.word	0x40020488
 8008558:	400204a0 	.word	0x400204a0
 800855c:	400204b8 	.word	0x400204b8
 8008560:	58025408 	.word	0x58025408
 8008564:	5802541c 	.word	0x5802541c
 8008568:	58025430 	.word	0x58025430
 800856c:	58025444 	.word	0x58025444
 8008570:	58025458 	.word	0x58025458
 8008574:	5802546c 	.word	0x5802546c
 8008578:	58025480 	.word	0x58025480
 800857c:	58025494 	.word	0x58025494

08008580 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008580:	b580      	push	{r7, lr}
 8008582:	b084      	sub	sp, #16
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d101      	bne.n	8008592 <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 800858e:	2301      	movs	r3, #1
 8008590:	e237      	b.n	8008a02 <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008598:	b2db      	uxtb	r3, r3
 800859a:	2b02      	cmp	r3, #2
 800859c:	d004      	beq.n	80085a8 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	2280      	movs	r2, #128	; 0x80
 80085a2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80085a4:	2301      	movs	r3, #1
 80085a6:	e22c      	b.n	8008a02 <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	4a5c      	ldr	r2, [pc, #368]	; (8008720 <HAL_DMA_Abort_IT+0x1a0>)
 80085ae:	4293      	cmp	r3, r2
 80085b0:	d04a      	beq.n	8008648 <HAL_DMA_Abort_IT+0xc8>
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	4a5b      	ldr	r2, [pc, #364]	; (8008724 <HAL_DMA_Abort_IT+0x1a4>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d045      	beq.n	8008648 <HAL_DMA_Abort_IT+0xc8>
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4a59      	ldr	r2, [pc, #356]	; (8008728 <HAL_DMA_Abort_IT+0x1a8>)
 80085c2:	4293      	cmp	r3, r2
 80085c4:	d040      	beq.n	8008648 <HAL_DMA_Abort_IT+0xc8>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	4a58      	ldr	r2, [pc, #352]	; (800872c <HAL_DMA_Abort_IT+0x1ac>)
 80085cc:	4293      	cmp	r3, r2
 80085ce:	d03b      	beq.n	8008648 <HAL_DMA_Abort_IT+0xc8>
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	4a56      	ldr	r2, [pc, #344]	; (8008730 <HAL_DMA_Abort_IT+0x1b0>)
 80085d6:	4293      	cmp	r3, r2
 80085d8:	d036      	beq.n	8008648 <HAL_DMA_Abort_IT+0xc8>
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	4a55      	ldr	r2, [pc, #340]	; (8008734 <HAL_DMA_Abort_IT+0x1b4>)
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d031      	beq.n	8008648 <HAL_DMA_Abort_IT+0xc8>
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a53      	ldr	r2, [pc, #332]	; (8008738 <HAL_DMA_Abort_IT+0x1b8>)
 80085ea:	4293      	cmp	r3, r2
 80085ec:	d02c      	beq.n	8008648 <HAL_DMA_Abort_IT+0xc8>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4a52      	ldr	r2, [pc, #328]	; (800873c <HAL_DMA_Abort_IT+0x1bc>)
 80085f4:	4293      	cmp	r3, r2
 80085f6:	d027      	beq.n	8008648 <HAL_DMA_Abort_IT+0xc8>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	4a50      	ldr	r2, [pc, #320]	; (8008740 <HAL_DMA_Abort_IT+0x1c0>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d022      	beq.n	8008648 <HAL_DMA_Abort_IT+0xc8>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4a4f      	ldr	r2, [pc, #316]	; (8008744 <HAL_DMA_Abort_IT+0x1c4>)
 8008608:	4293      	cmp	r3, r2
 800860a:	d01d      	beq.n	8008648 <HAL_DMA_Abort_IT+0xc8>
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	4a4d      	ldr	r2, [pc, #308]	; (8008748 <HAL_DMA_Abort_IT+0x1c8>)
 8008612:	4293      	cmp	r3, r2
 8008614:	d018      	beq.n	8008648 <HAL_DMA_Abort_IT+0xc8>
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4a4c      	ldr	r2, [pc, #304]	; (800874c <HAL_DMA_Abort_IT+0x1cc>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d013      	beq.n	8008648 <HAL_DMA_Abort_IT+0xc8>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	4a4a      	ldr	r2, [pc, #296]	; (8008750 <HAL_DMA_Abort_IT+0x1d0>)
 8008626:	4293      	cmp	r3, r2
 8008628:	d00e      	beq.n	8008648 <HAL_DMA_Abort_IT+0xc8>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	4a49      	ldr	r2, [pc, #292]	; (8008754 <HAL_DMA_Abort_IT+0x1d4>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d009      	beq.n	8008648 <HAL_DMA_Abort_IT+0xc8>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4a47      	ldr	r2, [pc, #284]	; (8008758 <HAL_DMA_Abort_IT+0x1d8>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d004      	beq.n	8008648 <HAL_DMA_Abort_IT+0xc8>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	4a46      	ldr	r2, [pc, #280]	; (800875c <HAL_DMA_Abort_IT+0x1dc>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d101      	bne.n	800864c <HAL_DMA_Abort_IT+0xcc>
 8008648:	2301      	movs	r3, #1
 800864a:	e000      	b.n	800864e <HAL_DMA_Abort_IT+0xce>
 800864c:	2300      	movs	r3, #0
 800864e:	2b00      	cmp	r3, #0
 8008650:	f000 8086 	beq.w	8008760 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2204      	movs	r2, #4
 8008658:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a2f      	ldr	r2, [pc, #188]	; (8008720 <HAL_DMA_Abort_IT+0x1a0>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d04a      	beq.n	80086fc <HAL_DMA_Abort_IT+0x17c>
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a2e      	ldr	r2, [pc, #184]	; (8008724 <HAL_DMA_Abort_IT+0x1a4>)
 800866c:	4293      	cmp	r3, r2
 800866e:	d045      	beq.n	80086fc <HAL_DMA_Abort_IT+0x17c>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	4a2c      	ldr	r2, [pc, #176]	; (8008728 <HAL_DMA_Abort_IT+0x1a8>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d040      	beq.n	80086fc <HAL_DMA_Abort_IT+0x17c>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	4a2b      	ldr	r2, [pc, #172]	; (800872c <HAL_DMA_Abort_IT+0x1ac>)
 8008680:	4293      	cmp	r3, r2
 8008682:	d03b      	beq.n	80086fc <HAL_DMA_Abort_IT+0x17c>
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	4a29      	ldr	r2, [pc, #164]	; (8008730 <HAL_DMA_Abort_IT+0x1b0>)
 800868a:	4293      	cmp	r3, r2
 800868c:	d036      	beq.n	80086fc <HAL_DMA_Abort_IT+0x17c>
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4a28      	ldr	r2, [pc, #160]	; (8008734 <HAL_DMA_Abort_IT+0x1b4>)
 8008694:	4293      	cmp	r3, r2
 8008696:	d031      	beq.n	80086fc <HAL_DMA_Abort_IT+0x17c>
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	4a26      	ldr	r2, [pc, #152]	; (8008738 <HAL_DMA_Abort_IT+0x1b8>)
 800869e:	4293      	cmp	r3, r2
 80086a0:	d02c      	beq.n	80086fc <HAL_DMA_Abort_IT+0x17c>
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	4a25      	ldr	r2, [pc, #148]	; (800873c <HAL_DMA_Abort_IT+0x1bc>)
 80086a8:	4293      	cmp	r3, r2
 80086aa:	d027      	beq.n	80086fc <HAL_DMA_Abort_IT+0x17c>
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	4a23      	ldr	r2, [pc, #140]	; (8008740 <HAL_DMA_Abort_IT+0x1c0>)
 80086b2:	4293      	cmp	r3, r2
 80086b4:	d022      	beq.n	80086fc <HAL_DMA_Abort_IT+0x17c>
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	4a22      	ldr	r2, [pc, #136]	; (8008744 <HAL_DMA_Abort_IT+0x1c4>)
 80086bc:	4293      	cmp	r3, r2
 80086be:	d01d      	beq.n	80086fc <HAL_DMA_Abort_IT+0x17c>
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4a20      	ldr	r2, [pc, #128]	; (8008748 <HAL_DMA_Abort_IT+0x1c8>)
 80086c6:	4293      	cmp	r3, r2
 80086c8:	d018      	beq.n	80086fc <HAL_DMA_Abort_IT+0x17c>
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	4a1f      	ldr	r2, [pc, #124]	; (800874c <HAL_DMA_Abort_IT+0x1cc>)
 80086d0:	4293      	cmp	r3, r2
 80086d2:	d013      	beq.n	80086fc <HAL_DMA_Abort_IT+0x17c>
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	4a1d      	ldr	r2, [pc, #116]	; (8008750 <HAL_DMA_Abort_IT+0x1d0>)
 80086da:	4293      	cmp	r3, r2
 80086dc:	d00e      	beq.n	80086fc <HAL_DMA_Abort_IT+0x17c>
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	4a1c      	ldr	r2, [pc, #112]	; (8008754 <HAL_DMA_Abort_IT+0x1d4>)
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d009      	beq.n	80086fc <HAL_DMA_Abort_IT+0x17c>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	4a1a      	ldr	r2, [pc, #104]	; (8008758 <HAL_DMA_Abort_IT+0x1d8>)
 80086ee:	4293      	cmp	r3, r2
 80086f0:	d004      	beq.n	80086fc <HAL_DMA_Abort_IT+0x17c>
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4a19      	ldr	r2, [pc, #100]	; (800875c <HAL_DMA_Abort_IT+0x1dc>)
 80086f8:	4293      	cmp	r3, r2
 80086fa:	d108      	bne.n	800870e <HAL_DMA_Abort_IT+0x18e>
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	681a      	ldr	r2, [r3, #0]
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f022 0201 	bic.w	r2, r2, #1
 800870a:	601a      	str	r2, [r3, #0]
 800870c:	e178      	b.n	8008a00 <HAL_DMA_Abort_IT+0x480>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	681a      	ldr	r2, [r3, #0]
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f022 0201 	bic.w	r2, r2, #1
 800871c:	601a      	str	r2, [r3, #0]
 800871e:	e16f      	b.n	8008a00 <HAL_DMA_Abort_IT+0x480>
 8008720:	40020010 	.word	0x40020010
 8008724:	40020028 	.word	0x40020028
 8008728:	40020040 	.word	0x40020040
 800872c:	40020058 	.word	0x40020058
 8008730:	40020070 	.word	0x40020070
 8008734:	40020088 	.word	0x40020088
 8008738:	400200a0 	.word	0x400200a0
 800873c:	400200b8 	.word	0x400200b8
 8008740:	40020410 	.word	0x40020410
 8008744:	40020428 	.word	0x40020428
 8008748:	40020440 	.word	0x40020440
 800874c:	40020458 	.word	0x40020458
 8008750:	40020470 	.word	0x40020470
 8008754:	40020488 	.word	0x40020488
 8008758:	400204a0 	.word	0x400204a0
 800875c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	681a      	ldr	r2, [r3, #0]
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f022 020e 	bic.w	r2, r2, #14
 800876e:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	4a6c      	ldr	r2, [pc, #432]	; (8008928 <HAL_DMA_Abort_IT+0x3a8>)
 8008776:	4293      	cmp	r3, r2
 8008778:	d04a      	beq.n	8008810 <HAL_DMA_Abort_IT+0x290>
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4a6b      	ldr	r2, [pc, #428]	; (800892c <HAL_DMA_Abort_IT+0x3ac>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d045      	beq.n	8008810 <HAL_DMA_Abort_IT+0x290>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4a69      	ldr	r2, [pc, #420]	; (8008930 <HAL_DMA_Abort_IT+0x3b0>)
 800878a:	4293      	cmp	r3, r2
 800878c:	d040      	beq.n	8008810 <HAL_DMA_Abort_IT+0x290>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	4a68      	ldr	r2, [pc, #416]	; (8008934 <HAL_DMA_Abort_IT+0x3b4>)
 8008794:	4293      	cmp	r3, r2
 8008796:	d03b      	beq.n	8008810 <HAL_DMA_Abort_IT+0x290>
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	4a66      	ldr	r2, [pc, #408]	; (8008938 <HAL_DMA_Abort_IT+0x3b8>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d036      	beq.n	8008810 <HAL_DMA_Abort_IT+0x290>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	4a65      	ldr	r2, [pc, #404]	; (800893c <HAL_DMA_Abort_IT+0x3bc>)
 80087a8:	4293      	cmp	r3, r2
 80087aa:	d031      	beq.n	8008810 <HAL_DMA_Abort_IT+0x290>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	4a63      	ldr	r2, [pc, #396]	; (8008940 <HAL_DMA_Abort_IT+0x3c0>)
 80087b2:	4293      	cmp	r3, r2
 80087b4:	d02c      	beq.n	8008810 <HAL_DMA_Abort_IT+0x290>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	681b      	ldr	r3, [r3, #0]
 80087ba:	4a62      	ldr	r2, [pc, #392]	; (8008944 <HAL_DMA_Abort_IT+0x3c4>)
 80087bc:	4293      	cmp	r3, r2
 80087be:	d027      	beq.n	8008810 <HAL_DMA_Abort_IT+0x290>
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4a60      	ldr	r2, [pc, #384]	; (8008948 <HAL_DMA_Abort_IT+0x3c8>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d022      	beq.n	8008810 <HAL_DMA_Abort_IT+0x290>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4a5f      	ldr	r2, [pc, #380]	; (800894c <HAL_DMA_Abort_IT+0x3cc>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d01d      	beq.n	8008810 <HAL_DMA_Abort_IT+0x290>
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a5d      	ldr	r2, [pc, #372]	; (8008950 <HAL_DMA_Abort_IT+0x3d0>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d018      	beq.n	8008810 <HAL_DMA_Abort_IT+0x290>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	4a5c      	ldr	r2, [pc, #368]	; (8008954 <HAL_DMA_Abort_IT+0x3d4>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d013      	beq.n	8008810 <HAL_DMA_Abort_IT+0x290>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4a5a      	ldr	r2, [pc, #360]	; (8008958 <HAL_DMA_Abort_IT+0x3d8>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d00e      	beq.n	8008810 <HAL_DMA_Abort_IT+0x290>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	4a59      	ldr	r2, [pc, #356]	; (800895c <HAL_DMA_Abort_IT+0x3dc>)
 80087f8:	4293      	cmp	r3, r2
 80087fa:	d009      	beq.n	8008810 <HAL_DMA_Abort_IT+0x290>
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4a57      	ldr	r2, [pc, #348]	; (8008960 <HAL_DMA_Abort_IT+0x3e0>)
 8008802:	4293      	cmp	r3, r2
 8008804:	d004      	beq.n	8008810 <HAL_DMA_Abort_IT+0x290>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4a56      	ldr	r2, [pc, #344]	; (8008964 <HAL_DMA_Abort_IT+0x3e4>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d108      	bne.n	8008822 <HAL_DMA_Abort_IT+0x2a2>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	681a      	ldr	r2, [r3, #0]
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	f022 0201 	bic.w	r2, r2, #1
 800881e:	601a      	str	r2, [r3, #0]
 8008820:	e007      	b.n	8008832 <HAL_DMA_Abort_IT+0x2b2>
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	681b      	ldr	r3, [r3, #0]
 8008826:	681a      	ldr	r2, [r3, #0]
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f022 0201 	bic.w	r2, r2, #1
 8008830:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	4a3c      	ldr	r2, [pc, #240]	; (8008928 <HAL_DMA_Abort_IT+0x3a8>)
 8008838:	4293      	cmp	r3, r2
 800883a:	d072      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	4a3a      	ldr	r2, [pc, #232]	; (800892c <HAL_DMA_Abort_IT+0x3ac>)
 8008842:	4293      	cmp	r3, r2
 8008844:	d06d      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	4a39      	ldr	r2, [pc, #228]	; (8008930 <HAL_DMA_Abort_IT+0x3b0>)
 800884c:	4293      	cmp	r3, r2
 800884e:	d068      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	4a37      	ldr	r2, [pc, #220]	; (8008934 <HAL_DMA_Abort_IT+0x3b4>)
 8008856:	4293      	cmp	r3, r2
 8008858:	d063      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4a36      	ldr	r2, [pc, #216]	; (8008938 <HAL_DMA_Abort_IT+0x3b8>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d05e      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	4a34      	ldr	r2, [pc, #208]	; (800893c <HAL_DMA_Abort_IT+0x3bc>)
 800886a:	4293      	cmp	r3, r2
 800886c:	d059      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	681b      	ldr	r3, [r3, #0]
 8008872:	4a33      	ldr	r2, [pc, #204]	; (8008940 <HAL_DMA_Abort_IT+0x3c0>)
 8008874:	4293      	cmp	r3, r2
 8008876:	d054      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4a31      	ldr	r2, [pc, #196]	; (8008944 <HAL_DMA_Abort_IT+0x3c4>)
 800887e:	4293      	cmp	r3, r2
 8008880:	d04f      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	4a30      	ldr	r2, [pc, #192]	; (8008948 <HAL_DMA_Abort_IT+0x3c8>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d04a      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4a2e      	ldr	r2, [pc, #184]	; (800894c <HAL_DMA_Abort_IT+0x3cc>)
 8008892:	4293      	cmp	r3, r2
 8008894:	d045      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4a2d      	ldr	r2, [pc, #180]	; (8008950 <HAL_DMA_Abort_IT+0x3d0>)
 800889c:	4293      	cmp	r3, r2
 800889e:	d040      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	681b      	ldr	r3, [r3, #0]
 80088a4:	4a2b      	ldr	r2, [pc, #172]	; (8008954 <HAL_DMA_Abort_IT+0x3d4>)
 80088a6:	4293      	cmp	r3, r2
 80088a8:	d03b      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4a2a      	ldr	r2, [pc, #168]	; (8008958 <HAL_DMA_Abort_IT+0x3d8>)
 80088b0:	4293      	cmp	r3, r2
 80088b2:	d036      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	4a28      	ldr	r2, [pc, #160]	; (800895c <HAL_DMA_Abort_IT+0x3dc>)
 80088ba:	4293      	cmp	r3, r2
 80088bc:	d031      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	4a27      	ldr	r2, [pc, #156]	; (8008960 <HAL_DMA_Abort_IT+0x3e0>)
 80088c4:	4293      	cmp	r3, r2
 80088c6:	d02c      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	4a25      	ldr	r2, [pc, #148]	; (8008964 <HAL_DMA_Abort_IT+0x3e4>)
 80088ce:	4293      	cmp	r3, r2
 80088d0:	d027      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	4a24      	ldr	r2, [pc, #144]	; (8008968 <HAL_DMA_Abort_IT+0x3e8>)
 80088d8:	4293      	cmp	r3, r2
 80088da:	d022      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	4a22      	ldr	r2, [pc, #136]	; (800896c <HAL_DMA_Abort_IT+0x3ec>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d01d      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	4a21      	ldr	r2, [pc, #132]	; (8008970 <HAL_DMA_Abort_IT+0x3f0>)
 80088ec:	4293      	cmp	r3, r2
 80088ee:	d018      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	4a1f      	ldr	r2, [pc, #124]	; (8008974 <HAL_DMA_Abort_IT+0x3f4>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d013      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	4a1e      	ldr	r2, [pc, #120]	; (8008978 <HAL_DMA_Abort_IT+0x3f8>)
 8008900:	4293      	cmp	r3, r2
 8008902:	d00e      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	4a1c      	ldr	r2, [pc, #112]	; (800897c <HAL_DMA_Abort_IT+0x3fc>)
 800890a:	4293      	cmp	r3, r2
 800890c:	d009      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	4a1b      	ldr	r2, [pc, #108]	; (8008980 <HAL_DMA_Abort_IT+0x400>)
 8008914:	4293      	cmp	r3, r2
 8008916:	d004      	beq.n	8008922 <HAL_DMA_Abort_IT+0x3a2>
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	4a19      	ldr	r2, [pc, #100]	; (8008984 <HAL_DMA_Abort_IT+0x404>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d132      	bne.n	8008988 <HAL_DMA_Abort_IT+0x408>
 8008922:	2301      	movs	r3, #1
 8008924:	e031      	b.n	800898a <HAL_DMA_Abort_IT+0x40a>
 8008926:	bf00      	nop
 8008928:	40020010 	.word	0x40020010
 800892c:	40020028 	.word	0x40020028
 8008930:	40020040 	.word	0x40020040
 8008934:	40020058 	.word	0x40020058
 8008938:	40020070 	.word	0x40020070
 800893c:	40020088 	.word	0x40020088
 8008940:	400200a0 	.word	0x400200a0
 8008944:	400200b8 	.word	0x400200b8
 8008948:	40020410 	.word	0x40020410
 800894c:	40020428 	.word	0x40020428
 8008950:	40020440 	.word	0x40020440
 8008954:	40020458 	.word	0x40020458
 8008958:	40020470 	.word	0x40020470
 800895c:	40020488 	.word	0x40020488
 8008960:	400204a0 	.word	0x400204a0
 8008964:	400204b8 	.word	0x400204b8
 8008968:	58025408 	.word	0x58025408
 800896c:	5802541c 	.word	0x5802541c
 8008970:	58025430 	.word	0x58025430
 8008974:	58025444 	.word	0x58025444
 8008978:	58025458 	.word	0x58025458
 800897c:	5802546c 	.word	0x5802546c
 8008980:	58025480 	.word	0x58025480
 8008984:	58025494 	.word	0x58025494
 8008988:	2300      	movs	r3, #0
 800898a:	2b00      	cmp	r3, #0
 800898c:	d028      	beq.n	80089e0 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008992:	681a      	ldr	r2, [r3, #0]
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008998:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800899c:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80089a2:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80089a8:	f003 031f 	and.w	r3, r3, #31
 80089ac:	2201      	movs	r2, #1
 80089ae:	409a      	lsls	r2, r3
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80089b8:	687a      	ldr	r2, [r7, #4]
 80089ba:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80089bc:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d00c      	beq.n	80089e0 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089ca:	681a      	ldr	r2, [r3, #0]
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80089d4:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80089da:	687a      	ldr	r2, [r7, #4]
 80089dc:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80089de:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	2201      	movs	r2, #1
 80089e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2200      	movs	r2, #0
 80089ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d003      	beq.n	8008a00 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80089fc:	6878      	ldr	r0, [r7, #4]
 80089fe:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8008a00:	2300      	movs	r3, #0
}
 8008a02:	4618      	mov	r0, r3
 8008a04:	3710      	adds	r7, #16
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd80      	pop	{r7, pc}
 8008a0a:	bf00      	nop

08008a0c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b08a      	sub	sp, #40	; 0x28
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 8008a14:	2300      	movs	r3, #0
 8008a16:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008a18:	4b67      	ldr	r3, [pc, #412]	; (8008bb8 <HAL_DMA_IRQHandler+0x1ac>)
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	4a67      	ldr	r2, [pc, #412]	; (8008bbc <HAL_DMA_IRQHandler+0x1b0>)
 8008a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8008a22:	0a9b      	lsrs	r3, r3, #10
 8008a24:	627b      	str	r3, [r7, #36]	; 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a2a:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a30:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 8008a32:	6a3b      	ldr	r3, [r7, #32]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 8008a38:	69fb      	ldr	r3, [r7, #28]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	681b      	ldr	r3, [r3, #0]
 8008a42:	4a5f      	ldr	r2, [pc, #380]	; (8008bc0 <HAL_DMA_IRQHandler+0x1b4>)
 8008a44:	4293      	cmp	r3, r2
 8008a46:	d04a      	beq.n	8008ade <HAL_DMA_IRQHandler+0xd2>
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	4a5d      	ldr	r2, [pc, #372]	; (8008bc4 <HAL_DMA_IRQHandler+0x1b8>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d045      	beq.n	8008ade <HAL_DMA_IRQHandler+0xd2>
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	4a5c      	ldr	r2, [pc, #368]	; (8008bc8 <HAL_DMA_IRQHandler+0x1bc>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d040      	beq.n	8008ade <HAL_DMA_IRQHandler+0xd2>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	4a5a      	ldr	r2, [pc, #360]	; (8008bcc <HAL_DMA_IRQHandler+0x1c0>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d03b      	beq.n	8008ade <HAL_DMA_IRQHandler+0xd2>
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	4a59      	ldr	r2, [pc, #356]	; (8008bd0 <HAL_DMA_IRQHandler+0x1c4>)
 8008a6c:	4293      	cmp	r3, r2
 8008a6e:	d036      	beq.n	8008ade <HAL_DMA_IRQHandler+0xd2>
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	4a57      	ldr	r2, [pc, #348]	; (8008bd4 <HAL_DMA_IRQHandler+0x1c8>)
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d031      	beq.n	8008ade <HAL_DMA_IRQHandler+0xd2>
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	4a56      	ldr	r2, [pc, #344]	; (8008bd8 <HAL_DMA_IRQHandler+0x1cc>)
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d02c      	beq.n	8008ade <HAL_DMA_IRQHandler+0xd2>
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	4a54      	ldr	r2, [pc, #336]	; (8008bdc <HAL_DMA_IRQHandler+0x1d0>)
 8008a8a:	4293      	cmp	r3, r2
 8008a8c:	d027      	beq.n	8008ade <HAL_DMA_IRQHandler+0xd2>
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	4a53      	ldr	r2, [pc, #332]	; (8008be0 <HAL_DMA_IRQHandler+0x1d4>)
 8008a94:	4293      	cmp	r3, r2
 8008a96:	d022      	beq.n	8008ade <HAL_DMA_IRQHandler+0xd2>
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	4a51      	ldr	r2, [pc, #324]	; (8008be4 <HAL_DMA_IRQHandler+0x1d8>)
 8008a9e:	4293      	cmp	r3, r2
 8008aa0:	d01d      	beq.n	8008ade <HAL_DMA_IRQHandler+0xd2>
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	4a50      	ldr	r2, [pc, #320]	; (8008be8 <HAL_DMA_IRQHandler+0x1dc>)
 8008aa8:	4293      	cmp	r3, r2
 8008aaa:	d018      	beq.n	8008ade <HAL_DMA_IRQHandler+0xd2>
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	4a4e      	ldr	r2, [pc, #312]	; (8008bec <HAL_DMA_IRQHandler+0x1e0>)
 8008ab2:	4293      	cmp	r3, r2
 8008ab4:	d013      	beq.n	8008ade <HAL_DMA_IRQHandler+0xd2>
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	681b      	ldr	r3, [r3, #0]
 8008aba:	4a4d      	ldr	r2, [pc, #308]	; (8008bf0 <HAL_DMA_IRQHandler+0x1e4>)
 8008abc:	4293      	cmp	r3, r2
 8008abe:	d00e      	beq.n	8008ade <HAL_DMA_IRQHandler+0xd2>
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	4a4b      	ldr	r2, [pc, #300]	; (8008bf4 <HAL_DMA_IRQHandler+0x1e8>)
 8008ac6:	4293      	cmp	r3, r2
 8008ac8:	d009      	beq.n	8008ade <HAL_DMA_IRQHandler+0xd2>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	4a4a      	ldr	r2, [pc, #296]	; (8008bf8 <HAL_DMA_IRQHandler+0x1ec>)
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	d004      	beq.n	8008ade <HAL_DMA_IRQHandler+0xd2>
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	4a48      	ldr	r2, [pc, #288]	; (8008bfc <HAL_DMA_IRQHandler+0x1f0>)
 8008ada:	4293      	cmp	r3, r2
 8008adc:	d101      	bne.n	8008ae2 <HAL_DMA_IRQHandler+0xd6>
 8008ade:	2301      	movs	r3, #1
 8008ae0:	e000      	b.n	8008ae4 <HAL_DMA_IRQHandler+0xd8>
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	f000 842b 	beq.w	8009340 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008aee:	f003 031f 	and.w	r3, r3, #31
 8008af2:	2208      	movs	r2, #8
 8008af4:	409a      	lsls	r2, r3
 8008af6:	69bb      	ldr	r3, [r7, #24]
 8008af8:	4013      	ands	r3, r2
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	f000 80a2 	beq.w	8008c44 <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	4a2e      	ldr	r2, [pc, #184]	; (8008bc0 <HAL_DMA_IRQHandler+0x1b4>)
 8008b06:	4293      	cmp	r3, r2
 8008b08:	d04a      	beq.n	8008ba0 <HAL_DMA_IRQHandler+0x194>
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	4a2d      	ldr	r2, [pc, #180]	; (8008bc4 <HAL_DMA_IRQHandler+0x1b8>)
 8008b10:	4293      	cmp	r3, r2
 8008b12:	d045      	beq.n	8008ba0 <HAL_DMA_IRQHandler+0x194>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	4a2b      	ldr	r2, [pc, #172]	; (8008bc8 <HAL_DMA_IRQHandler+0x1bc>)
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	d040      	beq.n	8008ba0 <HAL_DMA_IRQHandler+0x194>
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	4a2a      	ldr	r2, [pc, #168]	; (8008bcc <HAL_DMA_IRQHandler+0x1c0>)
 8008b24:	4293      	cmp	r3, r2
 8008b26:	d03b      	beq.n	8008ba0 <HAL_DMA_IRQHandler+0x194>
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	4a28      	ldr	r2, [pc, #160]	; (8008bd0 <HAL_DMA_IRQHandler+0x1c4>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d036      	beq.n	8008ba0 <HAL_DMA_IRQHandler+0x194>
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	4a27      	ldr	r2, [pc, #156]	; (8008bd4 <HAL_DMA_IRQHandler+0x1c8>)
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d031      	beq.n	8008ba0 <HAL_DMA_IRQHandler+0x194>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	4a25      	ldr	r2, [pc, #148]	; (8008bd8 <HAL_DMA_IRQHandler+0x1cc>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d02c      	beq.n	8008ba0 <HAL_DMA_IRQHandler+0x194>
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	4a24      	ldr	r2, [pc, #144]	; (8008bdc <HAL_DMA_IRQHandler+0x1d0>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d027      	beq.n	8008ba0 <HAL_DMA_IRQHandler+0x194>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	4a22      	ldr	r2, [pc, #136]	; (8008be0 <HAL_DMA_IRQHandler+0x1d4>)
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d022      	beq.n	8008ba0 <HAL_DMA_IRQHandler+0x194>
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	4a21      	ldr	r2, [pc, #132]	; (8008be4 <HAL_DMA_IRQHandler+0x1d8>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d01d      	beq.n	8008ba0 <HAL_DMA_IRQHandler+0x194>
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	4a1f      	ldr	r2, [pc, #124]	; (8008be8 <HAL_DMA_IRQHandler+0x1dc>)
 8008b6a:	4293      	cmp	r3, r2
 8008b6c:	d018      	beq.n	8008ba0 <HAL_DMA_IRQHandler+0x194>
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	4a1e      	ldr	r2, [pc, #120]	; (8008bec <HAL_DMA_IRQHandler+0x1e0>)
 8008b74:	4293      	cmp	r3, r2
 8008b76:	d013      	beq.n	8008ba0 <HAL_DMA_IRQHandler+0x194>
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	4a1c      	ldr	r2, [pc, #112]	; (8008bf0 <HAL_DMA_IRQHandler+0x1e4>)
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d00e      	beq.n	8008ba0 <HAL_DMA_IRQHandler+0x194>
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	4a1b      	ldr	r2, [pc, #108]	; (8008bf4 <HAL_DMA_IRQHandler+0x1e8>)
 8008b88:	4293      	cmp	r3, r2
 8008b8a:	d009      	beq.n	8008ba0 <HAL_DMA_IRQHandler+0x194>
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	4a19      	ldr	r2, [pc, #100]	; (8008bf8 <HAL_DMA_IRQHandler+0x1ec>)
 8008b92:	4293      	cmp	r3, r2
 8008b94:	d004      	beq.n	8008ba0 <HAL_DMA_IRQHandler+0x194>
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	4a18      	ldr	r2, [pc, #96]	; (8008bfc <HAL_DMA_IRQHandler+0x1f0>)
 8008b9c:	4293      	cmp	r3, r2
 8008b9e:	d12f      	bne.n	8008c00 <HAL_DMA_IRQHandler+0x1f4>
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	f003 0304 	and.w	r3, r3, #4
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	bf14      	ite	ne
 8008bae:	2301      	movne	r3, #1
 8008bb0:	2300      	moveq	r3, #0
 8008bb2:	b2db      	uxtb	r3, r3
 8008bb4:	e02e      	b.n	8008c14 <HAL_DMA_IRQHandler+0x208>
 8008bb6:	bf00      	nop
 8008bb8:	24000044 	.word	0x24000044
 8008bbc:	1b4e81b5 	.word	0x1b4e81b5
 8008bc0:	40020010 	.word	0x40020010
 8008bc4:	40020028 	.word	0x40020028
 8008bc8:	40020040 	.word	0x40020040
 8008bcc:	40020058 	.word	0x40020058
 8008bd0:	40020070 	.word	0x40020070
 8008bd4:	40020088 	.word	0x40020088
 8008bd8:	400200a0 	.word	0x400200a0
 8008bdc:	400200b8 	.word	0x400200b8
 8008be0:	40020410 	.word	0x40020410
 8008be4:	40020428 	.word	0x40020428
 8008be8:	40020440 	.word	0x40020440
 8008bec:	40020458 	.word	0x40020458
 8008bf0:	40020470 	.word	0x40020470
 8008bf4:	40020488 	.word	0x40020488
 8008bf8:	400204a0 	.word	0x400204a0
 8008bfc:	400204b8 	.word	0x400204b8
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	f003 0308 	and.w	r3, r3, #8
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	bf14      	ite	ne
 8008c0e:	2301      	movne	r3, #1
 8008c10:	2300      	moveq	r3, #0
 8008c12:	b2db      	uxtb	r3, r3
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d015      	beq.n	8008c44 <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	681a      	ldr	r2, [r3, #0]
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f022 0204 	bic.w	r2, r2, #4
 8008c26:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c2c:	f003 031f 	and.w	r3, r3, #31
 8008c30:	2208      	movs	r2, #8
 8008c32:	409a      	lsls	r2, r3
 8008c34:	6a3b      	ldr	r3, [r7, #32]
 8008c36:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008c3c:	f043 0201 	orr.w	r2, r3, #1
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c48:	f003 031f 	and.w	r3, r3, #31
 8008c4c:	69ba      	ldr	r2, [r7, #24]
 8008c4e:	fa22 f303 	lsr.w	r3, r2, r3
 8008c52:	f003 0301 	and.w	r3, r3, #1
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d06e      	beq.n	8008d38 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4a69      	ldr	r2, [pc, #420]	; (8008e04 <HAL_DMA_IRQHandler+0x3f8>)
 8008c60:	4293      	cmp	r3, r2
 8008c62:	d04a      	beq.n	8008cfa <HAL_DMA_IRQHandler+0x2ee>
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4a67      	ldr	r2, [pc, #412]	; (8008e08 <HAL_DMA_IRQHandler+0x3fc>)
 8008c6a:	4293      	cmp	r3, r2
 8008c6c:	d045      	beq.n	8008cfa <HAL_DMA_IRQHandler+0x2ee>
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	4a66      	ldr	r2, [pc, #408]	; (8008e0c <HAL_DMA_IRQHandler+0x400>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d040      	beq.n	8008cfa <HAL_DMA_IRQHandler+0x2ee>
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	4a64      	ldr	r2, [pc, #400]	; (8008e10 <HAL_DMA_IRQHandler+0x404>)
 8008c7e:	4293      	cmp	r3, r2
 8008c80:	d03b      	beq.n	8008cfa <HAL_DMA_IRQHandler+0x2ee>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	4a63      	ldr	r2, [pc, #396]	; (8008e14 <HAL_DMA_IRQHandler+0x408>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d036      	beq.n	8008cfa <HAL_DMA_IRQHandler+0x2ee>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	4a61      	ldr	r2, [pc, #388]	; (8008e18 <HAL_DMA_IRQHandler+0x40c>)
 8008c92:	4293      	cmp	r3, r2
 8008c94:	d031      	beq.n	8008cfa <HAL_DMA_IRQHandler+0x2ee>
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a60      	ldr	r2, [pc, #384]	; (8008e1c <HAL_DMA_IRQHandler+0x410>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d02c      	beq.n	8008cfa <HAL_DMA_IRQHandler+0x2ee>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	681b      	ldr	r3, [r3, #0]
 8008ca4:	4a5e      	ldr	r2, [pc, #376]	; (8008e20 <HAL_DMA_IRQHandler+0x414>)
 8008ca6:	4293      	cmp	r3, r2
 8008ca8:	d027      	beq.n	8008cfa <HAL_DMA_IRQHandler+0x2ee>
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	4a5d      	ldr	r2, [pc, #372]	; (8008e24 <HAL_DMA_IRQHandler+0x418>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d022      	beq.n	8008cfa <HAL_DMA_IRQHandler+0x2ee>
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4a5b      	ldr	r2, [pc, #364]	; (8008e28 <HAL_DMA_IRQHandler+0x41c>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d01d      	beq.n	8008cfa <HAL_DMA_IRQHandler+0x2ee>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	4a5a      	ldr	r2, [pc, #360]	; (8008e2c <HAL_DMA_IRQHandler+0x420>)
 8008cc4:	4293      	cmp	r3, r2
 8008cc6:	d018      	beq.n	8008cfa <HAL_DMA_IRQHandler+0x2ee>
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	4a58      	ldr	r2, [pc, #352]	; (8008e30 <HAL_DMA_IRQHandler+0x424>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d013      	beq.n	8008cfa <HAL_DMA_IRQHandler+0x2ee>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	4a57      	ldr	r2, [pc, #348]	; (8008e34 <HAL_DMA_IRQHandler+0x428>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d00e      	beq.n	8008cfa <HAL_DMA_IRQHandler+0x2ee>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	4a55      	ldr	r2, [pc, #340]	; (8008e38 <HAL_DMA_IRQHandler+0x42c>)
 8008ce2:	4293      	cmp	r3, r2
 8008ce4:	d009      	beq.n	8008cfa <HAL_DMA_IRQHandler+0x2ee>
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	4a54      	ldr	r2, [pc, #336]	; (8008e3c <HAL_DMA_IRQHandler+0x430>)
 8008cec:	4293      	cmp	r3, r2
 8008cee:	d004      	beq.n	8008cfa <HAL_DMA_IRQHandler+0x2ee>
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	4a52      	ldr	r2, [pc, #328]	; (8008e40 <HAL_DMA_IRQHandler+0x434>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d10a      	bne.n	8008d10 <HAL_DMA_IRQHandler+0x304>
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	695b      	ldr	r3, [r3, #20]
 8008d00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	bf14      	ite	ne
 8008d08:	2301      	movne	r3, #1
 8008d0a:	2300      	moveq	r3, #0
 8008d0c:	b2db      	uxtb	r3, r3
 8008d0e:	e003      	b.n	8008d18 <HAL_DMA_IRQHandler+0x30c>
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	2300      	movs	r3, #0
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d00d      	beq.n	8008d38 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d20:	f003 031f 	and.w	r3, r3, #31
 8008d24:	2201      	movs	r2, #1
 8008d26:	409a      	lsls	r2, r3
 8008d28:	6a3b      	ldr	r3, [r7, #32]
 8008d2a:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d30:	f043 0202 	orr.w	r2, r3, #2
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d3c:	f003 031f 	and.w	r3, r3, #31
 8008d40:	2204      	movs	r2, #4
 8008d42:	409a      	lsls	r2, r3
 8008d44:	69bb      	ldr	r3, [r7, #24]
 8008d46:	4013      	ands	r3, r2
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	f000 808f 	beq.w	8008e6c <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	4a2c      	ldr	r2, [pc, #176]	; (8008e04 <HAL_DMA_IRQHandler+0x3f8>)
 8008d54:	4293      	cmp	r3, r2
 8008d56:	d04a      	beq.n	8008dee <HAL_DMA_IRQHandler+0x3e2>
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	4a2a      	ldr	r2, [pc, #168]	; (8008e08 <HAL_DMA_IRQHandler+0x3fc>)
 8008d5e:	4293      	cmp	r3, r2
 8008d60:	d045      	beq.n	8008dee <HAL_DMA_IRQHandler+0x3e2>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	4a29      	ldr	r2, [pc, #164]	; (8008e0c <HAL_DMA_IRQHandler+0x400>)
 8008d68:	4293      	cmp	r3, r2
 8008d6a:	d040      	beq.n	8008dee <HAL_DMA_IRQHandler+0x3e2>
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	4a27      	ldr	r2, [pc, #156]	; (8008e10 <HAL_DMA_IRQHandler+0x404>)
 8008d72:	4293      	cmp	r3, r2
 8008d74:	d03b      	beq.n	8008dee <HAL_DMA_IRQHandler+0x3e2>
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	4a26      	ldr	r2, [pc, #152]	; (8008e14 <HAL_DMA_IRQHandler+0x408>)
 8008d7c:	4293      	cmp	r3, r2
 8008d7e:	d036      	beq.n	8008dee <HAL_DMA_IRQHandler+0x3e2>
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	681b      	ldr	r3, [r3, #0]
 8008d84:	4a24      	ldr	r2, [pc, #144]	; (8008e18 <HAL_DMA_IRQHandler+0x40c>)
 8008d86:	4293      	cmp	r3, r2
 8008d88:	d031      	beq.n	8008dee <HAL_DMA_IRQHandler+0x3e2>
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	4a23      	ldr	r2, [pc, #140]	; (8008e1c <HAL_DMA_IRQHandler+0x410>)
 8008d90:	4293      	cmp	r3, r2
 8008d92:	d02c      	beq.n	8008dee <HAL_DMA_IRQHandler+0x3e2>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	4a21      	ldr	r2, [pc, #132]	; (8008e20 <HAL_DMA_IRQHandler+0x414>)
 8008d9a:	4293      	cmp	r3, r2
 8008d9c:	d027      	beq.n	8008dee <HAL_DMA_IRQHandler+0x3e2>
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	4a20      	ldr	r2, [pc, #128]	; (8008e24 <HAL_DMA_IRQHandler+0x418>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	d022      	beq.n	8008dee <HAL_DMA_IRQHandler+0x3e2>
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	4a1e      	ldr	r2, [pc, #120]	; (8008e28 <HAL_DMA_IRQHandler+0x41c>)
 8008dae:	4293      	cmp	r3, r2
 8008db0:	d01d      	beq.n	8008dee <HAL_DMA_IRQHandler+0x3e2>
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	4a1d      	ldr	r2, [pc, #116]	; (8008e2c <HAL_DMA_IRQHandler+0x420>)
 8008db8:	4293      	cmp	r3, r2
 8008dba:	d018      	beq.n	8008dee <HAL_DMA_IRQHandler+0x3e2>
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	4a1b      	ldr	r2, [pc, #108]	; (8008e30 <HAL_DMA_IRQHandler+0x424>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d013      	beq.n	8008dee <HAL_DMA_IRQHandler+0x3e2>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	681b      	ldr	r3, [r3, #0]
 8008dca:	4a1a      	ldr	r2, [pc, #104]	; (8008e34 <HAL_DMA_IRQHandler+0x428>)
 8008dcc:	4293      	cmp	r3, r2
 8008dce:	d00e      	beq.n	8008dee <HAL_DMA_IRQHandler+0x3e2>
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	4a18      	ldr	r2, [pc, #96]	; (8008e38 <HAL_DMA_IRQHandler+0x42c>)
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d009      	beq.n	8008dee <HAL_DMA_IRQHandler+0x3e2>
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4a17      	ldr	r2, [pc, #92]	; (8008e3c <HAL_DMA_IRQHandler+0x430>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d004      	beq.n	8008dee <HAL_DMA_IRQHandler+0x3e2>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	4a15      	ldr	r2, [pc, #84]	; (8008e40 <HAL_DMA_IRQHandler+0x434>)
 8008dea:	4293      	cmp	r3, r2
 8008dec:	d12a      	bne.n	8008e44 <HAL_DMA_IRQHandler+0x438>
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f003 0302 	and.w	r3, r3, #2
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	bf14      	ite	ne
 8008dfc:	2301      	movne	r3, #1
 8008dfe:	2300      	moveq	r3, #0
 8008e00:	b2db      	uxtb	r3, r3
 8008e02:	e023      	b.n	8008e4c <HAL_DMA_IRQHandler+0x440>
 8008e04:	40020010 	.word	0x40020010
 8008e08:	40020028 	.word	0x40020028
 8008e0c:	40020040 	.word	0x40020040
 8008e10:	40020058 	.word	0x40020058
 8008e14:	40020070 	.word	0x40020070
 8008e18:	40020088 	.word	0x40020088
 8008e1c:	400200a0 	.word	0x400200a0
 8008e20:	400200b8 	.word	0x400200b8
 8008e24:	40020410 	.word	0x40020410
 8008e28:	40020428 	.word	0x40020428
 8008e2c:	40020440 	.word	0x40020440
 8008e30:	40020458 	.word	0x40020458
 8008e34:	40020470 	.word	0x40020470
 8008e38:	40020488 	.word	0x40020488
 8008e3c:	400204a0 	.word	0x400204a0
 8008e40:	400204b8 	.word	0x400204b8
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d00d      	beq.n	8008e6c <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e54:	f003 031f 	and.w	r3, r3, #31
 8008e58:	2204      	movs	r2, #4
 8008e5a:	409a      	lsls	r2, r3
 8008e5c:	6a3b      	ldr	r3, [r7, #32]
 8008e5e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e64:	f043 0204 	orr.w	r2, r3, #4
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e70:	f003 031f 	and.w	r3, r3, #31
 8008e74:	2210      	movs	r2, #16
 8008e76:	409a      	lsls	r2, r3
 8008e78:	69bb      	ldr	r3, [r7, #24]
 8008e7a:	4013      	ands	r3, r2
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	f000 80a6 	beq.w	8008fce <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	4a85      	ldr	r2, [pc, #532]	; (800909c <HAL_DMA_IRQHandler+0x690>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d04a      	beq.n	8008f22 <HAL_DMA_IRQHandler+0x516>
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	4a83      	ldr	r2, [pc, #524]	; (80090a0 <HAL_DMA_IRQHandler+0x694>)
 8008e92:	4293      	cmp	r3, r2
 8008e94:	d045      	beq.n	8008f22 <HAL_DMA_IRQHandler+0x516>
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	4a82      	ldr	r2, [pc, #520]	; (80090a4 <HAL_DMA_IRQHandler+0x698>)
 8008e9c:	4293      	cmp	r3, r2
 8008e9e:	d040      	beq.n	8008f22 <HAL_DMA_IRQHandler+0x516>
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	4a80      	ldr	r2, [pc, #512]	; (80090a8 <HAL_DMA_IRQHandler+0x69c>)
 8008ea6:	4293      	cmp	r3, r2
 8008ea8:	d03b      	beq.n	8008f22 <HAL_DMA_IRQHandler+0x516>
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	4a7f      	ldr	r2, [pc, #508]	; (80090ac <HAL_DMA_IRQHandler+0x6a0>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d036      	beq.n	8008f22 <HAL_DMA_IRQHandler+0x516>
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	4a7d      	ldr	r2, [pc, #500]	; (80090b0 <HAL_DMA_IRQHandler+0x6a4>)
 8008eba:	4293      	cmp	r3, r2
 8008ebc:	d031      	beq.n	8008f22 <HAL_DMA_IRQHandler+0x516>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	681b      	ldr	r3, [r3, #0]
 8008ec2:	4a7c      	ldr	r2, [pc, #496]	; (80090b4 <HAL_DMA_IRQHandler+0x6a8>)
 8008ec4:	4293      	cmp	r3, r2
 8008ec6:	d02c      	beq.n	8008f22 <HAL_DMA_IRQHandler+0x516>
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	4a7a      	ldr	r2, [pc, #488]	; (80090b8 <HAL_DMA_IRQHandler+0x6ac>)
 8008ece:	4293      	cmp	r3, r2
 8008ed0:	d027      	beq.n	8008f22 <HAL_DMA_IRQHandler+0x516>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	4a79      	ldr	r2, [pc, #484]	; (80090bc <HAL_DMA_IRQHandler+0x6b0>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d022      	beq.n	8008f22 <HAL_DMA_IRQHandler+0x516>
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	4a77      	ldr	r2, [pc, #476]	; (80090c0 <HAL_DMA_IRQHandler+0x6b4>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d01d      	beq.n	8008f22 <HAL_DMA_IRQHandler+0x516>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	4a76      	ldr	r2, [pc, #472]	; (80090c4 <HAL_DMA_IRQHandler+0x6b8>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d018      	beq.n	8008f22 <HAL_DMA_IRQHandler+0x516>
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	681b      	ldr	r3, [r3, #0]
 8008ef4:	4a74      	ldr	r2, [pc, #464]	; (80090c8 <HAL_DMA_IRQHandler+0x6bc>)
 8008ef6:	4293      	cmp	r3, r2
 8008ef8:	d013      	beq.n	8008f22 <HAL_DMA_IRQHandler+0x516>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	4a73      	ldr	r2, [pc, #460]	; (80090cc <HAL_DMA_IRQHandler+0x6c0>)
 8008f00:	4293      	cmp	r3, r2
 8008f02:	d00e      	beq.n	8008f22 <HAL_DMA_IRQHandler+0x516>
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	4a71      	ldr	r2, [pc, #452]	; (80090d0 <HAL_DMA_IRQHandler+0x6c4>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d009      	beq.n	8008f22 <HAL_DMA_IRQHandler+0x516>
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	4a70      	ldr	r2, [pc, #448]	; (80090d4 <HAL_DMA_IRQHandler+0x6c8>)
 8008f14:	4293      	cmp	r3, r2
 8008f16:	d004      	beq.n	8008f22 <HAL_DMA_IRQHandler+0x516>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	4a6e      	ldr	r2, [pc, #440]	; (80090d8 <HAL_DMA_IRQHandler+0x6cc>)
 8008f1e:	4293      	cmp	r3, r2
 8008f20:	d10a      	bne.n	8008f38 <HAL_DMA_IRQHandler+0x52c>
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f003 0308 	and.w	r3, r3, #8
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	bf14      	ite	ne
 8008f30:	2301      	movne	r3, #1
 8008f32:	2300      	moveq	r3, #0
 8008f34:	b2db      	uxtb	r3, r3
 8008f36:	e009      	b.n	8008f4c <HAL_DMA_IRQHandler+0x540>
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	f003 0304 	and.w	r3, r3, #4
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	bf14      	ite	ne
 8008f46:	2301      	movne	r3, #1
 8008f48:	2300      	moveq	r3, #0
 8008f4a:	b2db      	uxtb	r3, r3
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d03e      	beq.n	8008fce <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f54:	f003 031f 	and.w	r3, r3, #31
 8008f58:	2210      	movs	r2, #16
 8008f5a:	409a      	lsls	r2, r3
 8008f5c:	6a3b      	ldr	r3, [r7, #32]
 8008f5e:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d018      	beq.n	8008fa0 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d108      	bne.n	8008f8e <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d024      	beq.n	8008fce <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f88:	6878      	ldr	r0, [r7, #4]
 8008f8a:	4798      	blx	r3
 8008f8c:	e01f      	b.n	8008fce <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d01b      	beq.n	8008fce <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008f9a:	6878      	ldr	r0, [r7, #4]
 8008f9c:	4798      	blx	r3
 8008f9e:	e016      	b.n	8008fce <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d107      	bne.n	8008fbe <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	681a      	ldr	r2, [r3, #0]
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f022 0208 	bic.w	r2, r2, #8
 8008fbc:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d003      	beq.n	8008fce <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008fd2:	f003 031f 	and.w	r3, r3, #31
 8008fd6:	2220      	movs	r2, #32
 8008fd8:	409a      	lsls	r2, r3
 8008fda:	69bb      	ldr	r3, [r7, #24]
 8008fdc:	4013      	ands	r3, r2
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	f000 8110 	beq.w	8009204 <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	4a2c      	ldr	r2, [pc, #176]	; (800909c <HAL_DMA_IRQHandler+0x690>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d04a      	beq.n	8009084 <HAL_DMA_IRQHandler+0x678>
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	4a2b      	ldr	r2, [pc, #172]	; (80090a0 <HAL_DMA_IRQHandler+0x694>)
 8008ff4:	4293      	cmp	r3, r2
 8008ff6:	d045      	beq.n	8009084 <HAL_DMA_IRQHandler+0x678>
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	4a29      	ldr	r2, [pc, #164]	; (80090a4 <HAL_DMA_IRQHandler+0x698>)
 8008ffe:	4293      	cmp	r3, r2
 8009000:	d040      	beq.n	8009084 <HAL_DMA_IRQHandler+0x678>
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	4a28      	ldr	r2, [pc, #160]	; (80090a8 <HAL_DMA_IRQHandler+0x69c>)
 8009008:	4293      	cmp	r3, r2
 800900a:	d03b      	beq.n	8009084 <HAL_DMA_IRQHandler+0x678>
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	4a26      	ldr	r2, [pc, #152]	; (80090ac <HAL_DMA_IRQHandler+0x6a0>)
 8009012:	4293      	cmp	r3, r2
 8009014:	d036      	beq.n	8009084 <HAL_DMA_IRQHandler+0x678>
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	4a25      	ldr	r2, [pc, #148]	; (80090b0 <HAL_DMA_IRQHandler+0x6a4>)
 800901c:	4293      	cmp	r3, r2
 800901e:	d031      	beq.n	8009084 <HAL_DMA_IRQHandler+0x678>
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	4a23      	ldr	r2, [pc, #140]	; (80090b4 <HAL_DMA_IRQHandler+0x6a8>)
 8009026:	4293      	cmp	r3, r2
 8009028:	d02c      	beq.n	8009084 <HAL_DMA_IRQHandler+0x678>
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	4a22      	ldr	r2, [pc, #136]	; (80090b8 <HAL_DMA_IRQHandler+0x6ac>)
 8009030:	4293      	cmp	r3, r2
 8009032:	d027      	beq.n	8009084 <HAL_DMA_IRQHandler+0x678>
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	4a20      	ldr	r2, [pc, #128]	; (80090bc <HAL_DMA_IRQHandler+0x6b0>)
 800903a:	4293      	cmp	r3, r2
 800903c:	d022      	beq.n	8009084 <HAL_DMA_IRQHandler+0x678>
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	4a1f      	ldr	r2, [pc, #124]	; (80090c0 <HAL_DMA_IRQHandler+0x6b4>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d01d      	beq.n	8009084 <HAL_DMA_IRQHandler+0x678>
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	4a1d      	ldr	r2, [pc, #116]	; (80090c4 <HAL_DMA_IRQHandler+0x6b8>)
 800904e:	4293      	cmp	r3, r2
 8009050:	d018      	beq.n	8009084 <HAL_DMA_IRQHandler+0x678>
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	4a1c      	ldr	r2, [pc, #112]	; (80090c8 <HAL_DMA_IRQHandler+0x6bc>)
 8009058:	4293      	cmp	r3, r2
 800905a:	d013      	beq.n	8009084 <HAL_DMA_IRQHandler+0x678>
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	4a1a      	ldr	r2, [pc, #104]	; (80090cc <HAL_DMA_IRQHandler+0x6c0>)
 8009062:	4293      	cmp	r3, r2
 8009064:	d00e      	beq.n	8009084 <HAL_DMA_IRQHandler+0x678>
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	4a19      	ldr	r2, [pc, #100]	; (80090d0 <HAL_DMA_IRQHandler+0x6c4>)
 800906c:	4293      	cmp	r3, r2
 800906e:	d009      	beq.n	8009084 <HAL_DMA_IRQHandler+0x678>
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	4a17      	ldr	r2, [pc, #92]	; (80090d4 <HAL_DMA_IRQHandler+0x6c8>)
 8009076:	4293      	cmp	r3, r2
 8009078:	d004      	beq.n	8009084 <HAL_DMA_IRQHandler+0x678>
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	4a16      	ldr	r2, [pc, #88]	; (80090d8 <HAL_DMA_IRQHandler+0x6cc>)
 8009080:	4293      	cmp	r3, r2
 8009082:	d12b      	bne.n	80090dc <HAL_DMA_IRQHandler+0x6d0>
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	f003 0310 	and.w	r3, r3, #16
 800908e:	2b00      	cmp	r3, #0
 8009090:	bf14      	ite	ne
 8009092:	2301      	movne	r3, #1
 8009094:	2300      	moveq	r3, #0
 8009096:	b2db      	uxtb	r3, r3
 8009098:	e02a      	b.n	80090f0 <HAL_DMA_IRQHandler+0x6e4>
 800909a:	bf00      	nop
 800909c:	40020010 	.word	0x40020010
 80090a0:	40020028 	.word	0x40020028
 80090a4:	40020040 	.word	0x40020040
 80090a8:	40020058 	.word	0x40020058
 80090ac:	40020070 	.word	0x40020070
 80090b0:	40020088 	.word	0x40020088
 80090b4:	400200a0 	.word	0x400200a0
 80090b8:	400200b8 	.word	0x400200b8
 80090bc:	40020410 	.word	0x40020410
 80090c0:	40020428 	.word	0x40020428
 80090c4:	40020440 	.word	0x40020440
 80090c8:	40020458 	.word	0x40020458
 80090cc:	40020470 	.word	0x40020470
 80090d0:	40020488 	.word	0x40020488
 80090d4:	400204a0 	.word	0x400204a0
 80090d8:	400204b8 	.word	0x400204b8
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f003 0302 	and.w	r3, r3, #2
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	bf14      	ite	ne
 80090ea:	2301      	movne	r3, #1
 80090ec:	2300      	moveq	r3, #0
 80090ee:	b2db      	uxtb	r3, r3
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	f000 8087 	beq.w	8009204 <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80090fa:	f003 031f 	and.w	r3, r3, #31
 80090fe:	2220      	movs	r2, #32
 8009100:	409a      	lsls	r2, r3
 8009102:	6a3b      	ldr	r3, [r7, #32]
 8009104:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800910c:	b2db      	uxtb	r3, r3
 800910e:	2b04      	cmp	r3, #4
 8009110:	d139      	bne.n	8009186 <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	681a      	ldr	r2, [r3, #0]
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f022 0216 	bic.w	r2, r2, #22
 8009120:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	695a      	ldr	r2, [r3, #20]
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009130:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009136:	2b00      	cmp	r3, #0
 8009138:	d103      	bne.n	8009142 <HAL_DMA_IRQHandler+0x736>
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800913e:	2b00      	cmp	r3, #0
 8009140:	d007      	beq.n	8009152 <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	681a      	ldr	r2, [r3, #0]
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f022 0208 	bic.w	r2, r2, #8
 8009150:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009156:	f003 031f 	and.w	r3, r3, #31
 800915a:	223f      	movs	r2, #63	; 0x3f
 800915c:	409a      	lsls	r2, r3
 800915e:	6a3b      	ldr	r3, [r7, #32]
 8009160:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	2201      	movs	r2, #1
 8009166:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2200      	movs	r2, #0
 800916e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          if(hdma->XferAbortCallback != NULL)
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009176:	2b00      	cmp	r3, #0
 8009178:	f000 8382 	beq.w	8009880 <HAL_DMA_IRQHandler+0xe74>
          {
            hdma->XferAbortCallback(hdma);
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009180:	6878      	ldr	r0, [r7, #4]
 8009182:	4798      	blx	r3
          }
          return;
 8009184:	e37c      	b.n	8009880 <HAL_DMA_IRQHandler+0xe74>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009190:	2b00      	cmp	r3, #0
 8009192:	d018      	beq.n	80091c6 <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d108      	bne.n	80091b4 <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d02c      	beq.n	8009204 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80091ae:	6878      	ldr	r0, [r7, #4]
 80091b0:	4798      	blx	r3
 80091b2:	e027      	b.n	8009204 <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d023      	beq.n	8009204 <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091c0:	6878      	ldr	r0, [r7, #4]
 80091c2:	4798      	blx	r3
 80091c4:	e01e      	b.n	8009204 <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d10f      	bne.n	80091f4 <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	681a      	ldr	r2, [r3, #0]
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	f022 0210 	bic.w	r2, r2, #16
 80091e2:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	2201      	movs	r2, #1
 80091e8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2200      	movs	r2, #0
 80091f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d003      	beq.n	8009204 <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009200:	6878      	ldr	r0, [r7, #4]
 8009202:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009208:	2b00      	cmp	r3, #0
 800920a:	f000 833e 	beq.w	800988a <HAL_DMA_IRQHandler+0xe7e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009212:	f003 0301 	and.w	r3, r3, #1
 8009216:	2b00      	cmp	r3, #0
 8009218:	f000 8088 	beq.w	800932c <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2204      	movs	r2, #4
 8009220:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	4a89      	ldr	r2, [pc, #548]	; (8009450 <HAL_DMA_IRQHandler+0xa44>)
 800922a:	4293      	cmp	r3, r2
 800922c:	d04a      	beq.n	80092c4 <HAL_DMA_IRQHandler+0x8b8>
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	4a88      	ldr	r2, [pc, #544]	; (8009454 <HAL_DMA_IRQHandler+0xa48>)
 8009234:	4293      	cmp	r3, r2
 8009236:	d045      	beq.n	80092c4 <HAL_DMA_IRQHandler+0x8b8>
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	4a86      	ldr	r2, [pc, #536]	; (8009458 <HAL_DMA_IRQHandler+0xa4c>)
 800923e:	4293      	cmp	r3, r2
 8009240:	d040      	beq.n	80092c4 <HAL_DMA_IRQHandler+0x8b8>
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	4a85      	ldr	r2, [pc, #532]	; (800945c <HAL_DMA_IRQHandler+0xa50>)
 8009248:	4293      	cmp	r3, r2
 800924a:	d03b      	beq.n	80092c4 <HAL_DMA_IRQHandler+0x8b8>
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	4a83      	ldr	r2, [pc, #524]	; (8009460 <HAL_DMA_IRQHandler+0xa54>)
 8009252:	4293      	cmp	r3, r2
 8009254:	d036      	beq.n	80092c4 <HAL_DMA_IRQHandler+0x8b8>
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	4a82      	ldr	r2, [pc, #520]	; (8009464 <HAL_DMA_IRQHandler+0xa58>)
 800925c:	4293      	cmp	r3, r2
 800925e:	d031      	beq.n	80092c4 <HAL_DMA_IRQHandler+0x8b8>
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	4a80      	ldr	r2, [pc, #512]	; (8009468 <HAL_DMA_IRQHandler+0xa5c>)
 8009266:	4293      	cmp	r3, r2
 8009268:	d02c      	beq.n	80092c4 <HAL_DMA_IRQHandler+0x8b8>
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	4a7f      	ldr	r2, [pc, #508]	; (800946c <HAL_DMA_IRQHandler+0xa60>)
 8009270:	4293      	cmp	r3, r2
 8009272:	d027      	beq.n	80092c4 <HAL_DMA_IRQHandler+0x8b8>
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	4a7d      	ldr	r2, [pc, #500]	; (8009470 <HAL_DMA_IRQHandler+0xa64>)
 800927a:	4293      	cmp	r3, r2
 800927c:	d022      	beq.n	80092c4 <HAL_DMA_IRQHandler+0x8b8>
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	4a7c      	ldr	r2, [pc, #496]	; (8009474 <HAL_DMA_IRQHandler+0xa68>)
 8009284:	4293      	cmp	r3, r2
 8009286:	d01d      	beq.n	80092c4 <HAL_DMA_IRQHandler+0x8b8>
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	4a7a      	ldr	r2, [pc, #488]	; (8009478 <HAL_DMA_IRQHandler+0xa6c>)
 800928e:	4293      	cmp	r3, r2
 8009290:	d018      	beq.n	80092c4 <HAL_DMA_IRQHandler+0x8b8>
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	4a79      	ldr	r2, [pc, #484]	; (800947c <HAL_DMA_IRQHandler+0xa70>)
 8009298:	4293      	cmp	r3, r2
 800929a:	d013      	beq.n	80092c4 <HAL_DMA_IRQHandler+0x8b8>
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	4a77      	ldr	r2, [pc, #476]	; (8009480 <HAL_DMA_IRQHandler+0xa74>)
 80092a2:	4293      	cmp	r3, r2
 80092a4:	d00e      	beq.n	80092c4 <HAL_DMA_IRQHandler+0x8b8>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	4a76      	ldr	r2, [pc, #472]	; (8009484 <HAL_DMA_IRQHandler+0xa78>)
 80092ac:	4293      	cmp	r3, r2
 80092ae:	d009      	beq.n	80092c4 <HAL_DMA_IRQHandler+0x8b8>
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	4a74      	ldr	r2, [pc, #464]	; (8009488 <HAL_DMA_IRQHandler+0xa7c>)
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d004      	beq.n	80092c4 <HAL_DMA_IRQHandler+0x8b8>
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	4a73      	ldr	r2, [pc, #460]	; (800948c <HAL_DMA_IRQHandler+0xa80>)
 80092c0:	4293      	cmp	r3, r2
 80092c2:	d108      	bne.n	80092d6 <HAL_DMA_IRQHandler+0x8ca>
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	681a      	ldr	r2, [r3, #0]
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	f022 0201 	bic.w	r2, r2, #1
 80092d2:	601a      	str	r2, [r3, #0]
 80092d4:	e007      	b.n	80092e6 <HAL_DMA_IRQHandler+0x8da>
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	681a      	ldr	r2, [r3, #0]
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	f022 0201 	bic.w	r2, r2, #1
 80092e4:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	3301      	adds	r3, #1
 80092ea:	60fb      	str	r3, [r7, #12]
 80092ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80092ee:	429a      	cmp	r2, r3
 80092f0:	d307      	bcc.n	8009302 <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	f003 0301 	and.w	r3, r3, #1
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d1f2      	bne.n	80092e6 <HAL_DMA_IRQHandler+0x8da>
 8009300:	e000      	b.n	8009304 <HAL_DMA_IRQHandler+0x8f8>
            break;
 8009302:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	f003 0301 	and.w	r3, r3, #1
 800930e:	2b00      	cmp	r3, #0
 8009310:	d004      	beq.n	800931c <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	2203      	movs	r2, #3
 8009316:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 800931a:	e003      	b.n	8009324 <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	2201      	movs	r2, #1
 8009320:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	2200      	movs	r2, #0
 8009328:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009330:	2b00      	cmp	r3, #0
 8009332:	f000 82aa 	beq.w	800988a <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800933a:	6878      	ldr	r0, [r7, #4]
 800933c:	4798      	blx	r3
 800933e:	e2a4      	b.n	800988a <HAL_DMA_IRQHandler+0xe7e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	4a52      	ldr	r2, [pc, #328]	; (8009490 <HAL_DMA_IRQHandler+0xa84>)
 8009346:	4293      	cmp	r3, r2
 8009348:	d04a      	beq.n	80093e0 <HAL_DMA_IRQHandler+0x9d4>
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	4a51      	ldr	r2, [pc, #324]	; (8009494 <HAL_DMA_IRQHandler+0xa88>)
 8009350:	4293      	cmp	r3, r2
 8009352:	d045      	beq.n	80093e0 <HAL_DMA_IRQHandler+0x9d4>
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	4a4f      	ldr	r2, [pc, #316]	; (8009498 <HAL_DMA_IRQHandler+0xa8c>)
 800935a:	4293      	cmp	r3, r2
 800935c:	d040      	beq.n	80093e0 <HAL_DMA_IRQHandler+0x9d4>
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	4a4e      	ldr	r2, [pc, #312]	; (800949c <HAL_DMA_IRQHandler+0xa90>)
 8009364:	4293      	cmp	r3, r2
 8009366:	d03b      	beq.n	80093e0 <HAL_DMA_IRQHandler+0x9d4>
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	4a4c      	ldr	r2, [pc, #304]	; (80094a0 <HAL_DMA_IRQHandler+0xa94>)
 800936e:	4293      	cmp	r3, r2
 8009370:	d036      	beq.n	80093e0 <HAL_DMA_IRQHandler+0x9d4>
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	4a4b      	ldr	r2, [pc, #300]	; (80094a4 <HAL_DMA_IRQHandler+0xa98>)
 8009378:	4293      	cmp	r3, r2
 800937a:	d031      	beq.n	80093e0 <HAL_DMA_IRQHandler+0x9d4>
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	4a49      	ldr	r2, [pc, #292]	; (80094a8 <HAL_DMA_IRQHandler+0xa9c>)
 8009382:	4293      	cmp	r3, r2
 8009384:	d02c      	beq.n	80093e0 <HAL_DMA_IRQHandler+0x9d4>
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	4a48      	ldr	r2, [pc, #288]	; (80094ac <HAL_DMA_IRQHandler+0xaa0>)
 800938c:	4293      	cmp	r3, r2
 800938e:	d027      	beq.n	80093e0 <HAL_DMA_IRQHandler+0x9d4>
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	4a46      	ldr	r2, [pc, #280]	; (80094b0 <HAL_DMA_IRQHandler+0xaa4>)
 8009396:	4293      	cmp	r3, r2
 8009398:	d022      	beq.n	80093e0 <HAL_DMA_IRQHandler+0x9d4>
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	4a45      	ldr	r2, [pc, #276]	; (80094b4 <HAL_DMA_IRQHandler+0xaa8>)
 80093a0:	4293      	cmp	r3, r2
 80093a2:	d01d      	beq.n	80093e0 <HAL_DMA_IRQHandler+0x9d4>
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	4a43      	ldr	r2, [pc, #268]	; (80094b8 <HAL_DMA_IRQHandler+0xaac>)
 80093aa:	4293      	cmp	r3, r2
 80093ac:	d018      	beq.n	80093e0 <HAL_DMA_IRQHandler+0x9d4>
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	4a42      	ldr	r2, [pc, #264]	; (80094bc <HAL_DMA_IRQHandler+0xab0>)
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d013      	beq.n	80093e0 <HAL_DMA_IRQHandler+0x9d4>
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	4a40      	ldr	r2, [pc, #256]	; (80094c0 <HAL_DMA_IRQHandler+0xab4>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d00e      	beq.n	80093e0 <HAL_DMA_IRQHandler+0x9d4>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	4a3f      	ldr	r2, [pc, #252]	; (80094c4 <HAL_DMA_IRQHandler+0xab8>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d009      	beq.n	80093e0 <HAL_DMA_IRQHandler+0x9d4>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	4a3d      	ldr	r2, [pc, #244]	; (80094c8 <HAL_DMA_IRQHandler+0xabc>)
 80093d2:	4293      	cmp	r3, r2
 80093d4:	d004      	beq.n	80093e0 <HAL_DMA_IRQHandler+0x9d4>
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	4a3c      	ldr	r2, [pc, #240]	; (80094cc <HAL_DMA_IRQHandler+0xac0>)
 80093dc:	4293      	cmp	r3, r2
 80093de:	d101      	bne.n	80093e4 <HAL_DMA_IRQHandler+0x9d8>
 80093e0:	2301      	movs	r3, #1
 80093e2:	e000      	b.n	80093e6 <HAL_DMA_IRQHandler+0x9da>
 80093e4:	2300      	movs	r3, #0
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	f000 824f 	beq.w	800988a <HAL_DMA_IRQHandler+0xe7e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80093f8:	f003 031f 	and.w	r3, r3, #31
 80093fc:	2204      	movs	r2, #4
 80093fe:	409a      	lsls	r2, r3
 8009400:	697b      	ldr	r3, [r7, #20]
 8009402:	4013      	ands	r3, r2
 8009404:	2b00      	cmp	r3, #0
 8009406:	f000 80dd 	beq.w	80095c4 <HAL_DMA_IRQHandler+0xbb8>
 800940a:	693b      	ldr	r3, [r7, #16]
 800940c:	f003 0304 	and.w	r3, r3, #4
 8009410:	2b00      	cmp	r3, #0
 8009412:	f000 80d7 	beq.w	80095c4 <HAL_DMA_IRQHandler+0xbb8>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800941a:	f003 031f 	and.w	r3, r3, #31
 800941e:	2204      	movs	r2, #4
 8009420:	409a      	lsls	r2, r3
 8009422:	69fb      	ldr	r3, [r7, #28]
 8009424:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009426:	693b      	ldr	r3, [r7, #16]
 8009428:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800942c:	2b00      	cmp	r3, #0
 800942e:	d059      	beq.n	80094e4 <HAL_DMA_IRQHandler+0xad8>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009430:	693b      	ldr	r3, [r7, #16]
 8009432:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009436:	2b00      	cmp	r3, #0
 8009438:	d14a      	bne.n	80094d0 <HAL_DMA_IRQHandler+0xac4>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800943e:	2b00      	cmp	r3, #0
 8009440:	f000 8220 	beq.w	8009884 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009448:	6878      	ldr	r0, [r7, #4]
 800944a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800944c:	e21a      	b.n	8009884 <HAL_DMA_IRQHandler+0xe78>
 800944e:	bf00      	nop
 8009450:	40020010 	.word	0x40020010
 8009454:	40020028 	.word	0x40020028
 8009458:	40020040 	.word	0x40020040
 800945c:	40020058 	.word	0x40020058
 8009460:	40020070 	.word	0x40020070
 8009464:	40020088 	.word	0x40020088
 8009468:	400200a0 	.word	0x400200a0
 800946c:	400200b8 	.word	0x400200b8
 8009470:	40020410 	.word	0x40020410
 8009474:	40020428 	.word	0x40020428
 8009478:	40020440 	.word	0x40020440
 800947c:	40020458 	.word	0x40020458
 8009480:	40020470 	.word	0x40020470
 8009484:	40020488 	.word	0x40020488
 8009488:	400204a0 	.word	0x400204a0
 800948c:	400204b8 	.word	0x400204b8
 8009490:	48022c08 	.word	0x48022c08
 8009494:	48022c1c 	.word	0x48022c1c
 8009498:	48022c30 	.word	0x48022c30
 800949c:	48022c44 	.word	0x48022c44
 80094a0:	48022c58 	.word	0x48022c58
 80094a4:	48022c6c 	.word	0x48022c6c
 80094a8:	48022c80 	.word	0x48022c80
 80094ac:	48022c94 	.word	0x48022c94
 80094b0:	58025408 	.word	0x58025408
 80094b4:	5802541c 	.word	0x5802541c
 80094b8:	58025430 	.word	0x58025430
 80094bc:	58025444 	.word	0x58025444
 80094c0:	58025458 	.word	0x58025458
 80094c4:	5802546c 	.word	0x5802546c
 80094c8:	58025480 	.word	0x58025480
 80094cc:	58025494 	.word	0x58025494
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	f000 81d5 	beq.w	8009884 <HAL_DMA_IRQHandler+0xe78>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80094e2:	e1cf      	b.n	8009884 <HAL_DMA_IRQHandler+0xe78>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 80094e4:	693b      	ldr	r3, [r7, #16]
 80094e6:	f003 0320 	and.w	r3, r3, #32
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d160      	bne.n	80095b0 <HAL_DMA_IRQHandler+0xba4>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	4a7f      	ldr	r2, [pc, #508]	; (80096f0 <HAL_DMA_IRQHandler+0xce4>)
 80094f4:	4293      	cmp	r3, r2
 80094f6:	d04a      	beq.n	800958e <HAL_DMA_IRQHandler+0xb82>
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	4a7d      	ldr	r2, [pc, #500]	; (80096f4 <HAL_DMA_IRQHandler+0xce8>)
 80094fe:	4293      	cmp	r3, r2
 8009500:	d045      	beq.n	800958e <HAL_DMA_IRQHandler+0xb82>
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	4a7c      	ldr	r2, [pc, #496]	; (80096f8 <HAL_DMA_IRQHandler+0xcec>)
 8009508:	4293      	cmp	r3, r2
 800950a:	d040      	beq.n	800958e <HAL_DMA_IRQHandler+0xb82>
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	4a7a      	ldr	r2, [pc, #488]	; (80096fc <HAL_DMA_IRQHandler+0xcf0>)
 8009512:	4293      	cmp	r3, r2
 8009514:	d03b      	beq.n	800958e <HAL_DMA_IRQHandler+0xb82>
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	4a79      	ldr	r2, [pc, #484]	; (8009700 <HAL_DMA_IRQHandler+0xcf4>)
 800951c:	4293      	cmp	r3, r2
 800951e:	d036      	beq.n	800958e <HAL_DMA_IRQHandler+0xb82>
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	4a77      	ldr	r2, [pc, #476]	; (8009704 <HAL_DMA_IRQHandler+0xcf8>)
 8009526:	4293      	cmp	r3, r2
 8009528:	d031      	beq.n	800958e <HAL_DMA_IRQHandler+0xb82>
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	4a76      	ldr	r2, [pc, #472]	; (8009708 <HAL_DMA_IRQHandler+0xcfc>)
 8009530:	4293      	cmp	r3, r2
 8009532:	d02c      	beq.n	800958e <HAL_DMA_IRQHandler+0xb82>
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	4a74      	ldr	r2, [pc, #464]	; (800970c <HAL_DMA_IRQHandler+0xd00>)
 800953a:	4293      	cmp	r3, r2
 800953c:	d027      	beq.n	800958e <HAL_DMA_IRQHandler+0xb82>
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	4a73      	ldr	r2, [pc, #460]	; (8009710 <HAL_DMA_IRQHandler+0xd04>)
 8009544:	4293      	cmp	r3, r2
 8009546:	d022      	beq.n	800958e <HAL_DMA_IRQHandler+0xb82>
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a71      	ldr	r2, [pc, #452]	; (8009714 <HAL_DMA_IRQHandler+0xd08>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d01d      	beq.n	800958e <HAL_DMA_IRQHandler+0xb82>
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	4a70      	ldr	r2, [pc, #448]	; (8009718 <HAL_DMA_IRQHandler+0xd0c>)
 8009558:	4293      	cmp	r3, r2
 800955a:	d018      	beq.n	800958e <HAL_DMA_IRQHandler+0xb82>
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	681b      	ldr	r3, [r3, #0]
 8009560:	4a6e      	ldr	r2, [pc, #440]	; (800971c <HAL_DMA_IRQHandler+0xd10>)
 8009562:	4293      	cmp	r3, r2
 8009564:	d013      	beq.n	800958e <HAL_DMA_IRQHandler+0xb82>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	4a6d      	ldr	r2, [pc, #436]	; (8009720 <HAL_DMA_IRQHandler+0xd14>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d00e      	beq.n	800958e <HAL_DMA_IRQHandler+0xb82>
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	4a6b      	ldr	r2, [pc, #428]	; (8009724 <HAL_DMA_IRQHandler+0xd18>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d009      	beq.n	800958e <HAL_DMA_IRQHandler+0xb82>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	4a6a      	ldr	r2, [pc, #424]	; (8009728 <HAL_DMA_IRQHandler+0xd1c>)
 8009580:	4293      	cmp	r3, r2
 8009582:	d004      	beq.n	800958e <HAL_DMA_IRQHandler+0xb82>
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	4a68      	ldr	r2, [pc, #416]	; (800972c <HAL_DMA_IRQHandler+0xd20>)
 800958a:	4293      	cmp	r3, r2
 800958c:	d108      	bne.n	80095a0 <HAL_DMA_IRQHandler+0xb94>
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	681a      	ldr	r2, [r3, #0]
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f022 0208 	bic.w	r2, r2, #8
 800959c:	601a      	str	r2, [r3, #0]
 800959e:	e007      	b.n	80095b0 <HAL_DMA_IRQHandler+0xba4>
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	681a      	ldr	r2, [r3, #0]
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	f022 0204 	bic.w	r2, r2, #4
 80095ae:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	f000 8165 	beq.w	8009884 <HAL_DMA_IRQHandler+0xe78>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095be:	6878      	ldr	r0, [r7, #4]
 80095c0:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80095c2:	e15f      	b.n	8009884 <HAL_DMA_IRQHandler+0xe78>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80095c8:	f003 031f 	and.w	r3, r3, #31
 80095cc:	2202      	movs	r2, #2
 80095ce:	409a      	lsls	r2, r3
 80095d0:	697b      	ldr	r3, [r7, #20]
 80095d2:	4013      	ands	r3, r2
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	f000 80c5 	beq.w	8009764 <HAL_DMA_IRQHandler+0xd58>
 80095da:	693b      	ldr	r3, [r7, #16]
 80095dc:	f003 0302 	and.w	r3, r3, #2
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	f000 80bf 	beq.w	8009764 <HAL_DMA_IRQHandler+0xd58>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80095ea:	f003 031f 	and.w	r3, r3, #31
 80095ee:	2202      	movs	r2, #2
 80095f0:	409a      	lsls	r2, r3
 80095f2:	69fb      	ldr	r3, [r7, #28]
 80095f4:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80095f6:	693b      	ldr	r3, [r7, #16]
 80095f8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d018      	beq.n	8009632 <HAL_DMA_IRQHandler+0xc26>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8009600:	693b      	ldr	r3, [r7, #16]
 8009602:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009606:	2b00      	cmp	r3, #0
 8009608:	d109      	bne.n	800961e <HAL_DMA_IRQHandler+0xc12>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800960e:	2b00      	cmp	r3, #0
 8009610:	f000 813a 	beq.w	8009888 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009618:	6878      	ldr	r0, [r7, #4]
 800961a:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800961c:	e134      	b.n	8009888 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009622:	2b00      	cmp	r3, #0
 8009624:	f000 8130 	beq.w	8009888 <HAL_DMA_IRQHandler+0xe7c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800962c:	6878      	ldr	r0, [r7, #4]
 800962e:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009630:	e12a      	b.n	8009888 <HAL_DMA_IRQHandler+0xe7c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8009632:	693b      	ldr	r3, [r7, #16]
 8009634:	f003 0320 	and.w	r3, r3, #32
 8009638:	2b00      	cmp	r3, #0
 800963a:	f040 8089 	bne.w	8009750 <HAL_DMA_IRQHandler+0xd44>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	4a2b      	ldr	r2, [pc, #172]	; (80096f0 <HAL_DMA_IRQHandler+0xce4>)
 8009644:	4293      	cmp	r3, r2
 8009646:	d04a      	beq.n	80096de <HAL_DMA_IRQHandler+0xcd2>
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	4a29      	ldr	r2, [pc, #164]	; (80096f4 <HAL_DMA_IRQHandler+0xce8>)
 800964e:	4293      	cmp	r3, r2
 8009650:	d045      	beq.n	80096de <HAL_DMA_IRQHandler+0xcd2>
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	4a28      	ldr	r2, [pc, #160]	; (80096f8 <HAL_DMA_IRQHandler+0xcec>)
 8009658:	4293      	cmp	r3, r2
 800965a:	d040      	beq.n	80096de <HAL_DMA_IRQHandler+0xcd2>
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	4a26      	ldr	r2, [pc, #152]	; (80096fc <HAL_DMA_IRQHandler+0xcf0>)
 8009662:	4293      	cmp	r3, r2
 8009664:	d03b      	beq.n	80096de <HAL_DMA_IRQHandler+0xcd2>
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	4a25      	ldr	r2, [pc, #148]	; (8009700 <HAL_DMA_IRQHandler+0xcf4>)
 800966c:	4293      	cmp	r3, r2
 800966e:	d036      	beq.n	80096de <HAL_DMA_IRQHandler+0xcd2>
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	4a23      	ldr	r2, [pc, #140]	; (8009704 <HAL_DMA_IRQHandler+0xcf8>)
 8009676:	4293      	cmp	r3, r2
 8009678:	d031      	beq.n	80096de <HAL_DMA_IRQHandler+0xcd2>
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	4a22      	ldr	r2, [pc, #136]	; (8009708 <HAL_DMA_IRQHandler+0xcfc>)
 8009680:	4293      	cmp	r3, r2
 8009682:	d02c      	beq.n	80096de <HAL_DMA_IRQHandler+0xcd2>
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	4a20      	ldr	r2, [pc, #128]	; (800970c <HAL_DMA_IRQHandler+0xd00>)
 800968a:	4293      	cmp	r3, r2
 800968c:	d027      	beq.n	80096de <HAL_DMA_IRQHandler+0xcd2>
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	4a1f      	ldr	r2, [pc, #124]	; (8009710 <HAL_DMA_IRQHandler+0xd04>)
 8009694:	4293      	cmp	r3, r2
 8009696:	d022      	beq.n	80096de <HAL_DMA_IRQHandler+0xcd2>
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	4a1d      	ldr	r2, [pc, #116]	; (8009714 <HAL_DMA_IRQHandler+0xd08>)
 800969e:	4293      	cmp	r3, r2
 80096a0:	d01d      	beq.n	80096de <HAL_DMA_IRQHandler+0xcd2>
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	4a1c      	ldr	r2, [pc, #112]	; (8009718 <HAL_DMA_IRQHandler+0xd0c>)
 80096a8:	4293      	cmp	r3, r2
 80096aa:	d018      	beq.n	80096de <HAL_DMA_IRQHandler+0xcd2>
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	4a1a      	ldr	r2, [pc, #104]	; (800971c <HAL_DMA_IRQHandler+0xd10>)
 80096b2:	4293      	cmp	r3, r2
 80096b4:	d013      	beq.n	80096de <HAL_DMA_IRQHandler+0xcd2>
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	4a19      	ldr	r2, [pc, #100]	; (8009720 <HAL_DMA_IRQHandler+0xd14>)
 80096bc:	4293      	cmp	r3, r2
 80096be:	d00e      	beq.n	80096de <HAL_DMA_IRQHandler+0xcd2>
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	4a17      	ldr	r2, [pc, #92]	; (8009724 <HAL_DMA_IRQHandler+0xd18>)
 80096c6:	4293      	cmp	r3, r2
 80096c8:	d009      	beq.n	80096de <HAL_DMA_IRQHandler+0xcd2>
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	4a16      	ldr	r2, [pc, #88]	; (8009728 <HAL_DMA_IRQHandler+0xd1c>)
 80096d0:	4293      	cmp	r3, r2
 80096d2:	d004      	beq.n	80096de <HAL_DMA_IRQHandler+0xcd2>
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	4a14      	ldr	r2, [pc, #80]	; (800972c <HAL_DMA_IRQHandler+0xd20>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d128      	bne.n	8009730 <HAL_DMA_IRQHandler+0xd24>
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	681a      	ldr	r2, [r3, #0]
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	f022 0214 	bic.w	r2, r2, #20
 80096ec:	601a      	str	r2, [r3, #0]
 80096ee:	e027      	b.n	8009740 <HAL_DMA_IRQHandler+0xd34>
 80096f0:	40020010 	.word	0x40020010
 80096f4:	40020028 	.word	0x40020028
 80096f8:	40020040 	.word	0x40020040
 80096fc:	40020058 	.word	0x40020058
 8009700:	40020070 	.word	0x40020070
 8009704:	40020088 	.word	0x40020088
 8009708:	400200a0 	.word	0x400200a0
 800970c:	400200b8 	.word	0x400200b8
 8009710:	40020410 	.word	0x40020410
 8009714:	40020428 	.word	0x40020428
 8009718:	40020440 	.word	0x40020440
 800971c:	40020458 	.word	0x40020458
 8009720:	40020470 	.word	0x40020470
 8009724:	40020488 	.word	0x40020488
 8009728:	400204a0 	.word	0x400204a0
 800972c:	400204b8 	.word	0x400204b8
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	681a      	ldr	r2, [r3, #0]
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	f022 020a 	bic.w	r2, r2, #10
 800973e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	2201      	movs	r2, #1
 8009744:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2200      	movs	r2, #0
 800974c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009754:	2b00      	cmp	r3, #0
 8009756:	f000 8097 	beq.w	8009888 <HAL_DMA_IRQHandler+0xe7c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009762:	e091      	b.n	8009888 <HAL_DMA_IRQHandler+0xe7c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009768:	f003 031f 	and.w	r3, r3, #31
 800976c:	2208      	movs	r2, #8
 800976e:	409a      	lsls	r2, r3
 8009770:	697b      	ldr	r3, [r7, #20]
 8009772:	4013      	ands	r3, r2
 8009774:	2b00      	cmp	r3, #0
 8009776:	f000 8088 	beq.w	800988a <HAL_DMA_IRQHandler+0xe7e>
 800977a:	693b      	ldr	r3, [r7, #16]
 800977c:	f003 0308 	and.w	r3, r3, #8
 8009780:	2b00      	cmp	r3, #0
 8009782:	f000 8082 	beq.w	800988a <HAL_DMA_IRQHandler+0xe7e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	4a41      	ldr	r2, [pc, #260]	; (8009890 <HAL_DMA_IRQHandler+0xe84>)
 800978c:	4293      	cmp	r3, r2
 800978e:	d04a      	beq.n	8009826 <HAL_DMA_IRQHandler+0xe1a>
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	4a3f      	ldr	r2, [pc, #252]	; (8009894 <HAL_DMA_IRQHandler+0xe88>)
 8009796:	4293      	cmp	r3, r2
 8009798:	d045      	beq.n	8009826 <HAL_DMA_IRQHandler+0xe1a>
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	4a3e      	ldr	r2, [pc, #248]	; (8009898 <HAL_DMA_IRQHandler+0xe8c>)
 80097a0:	4293      	cmp	r3, r2
 80097a2:	d040      	beq.n	8009826 <HAL_DMA_IRQHandler+0xe1a>
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	4a3c      	ldr	r2, [pc, #240]	; (800989c <HAL_DMA_IRQHandler+0xe90>)
 80097aa:	4293      	cmp	r3, r2
 80097ac:	d03b      	beq.n	8009826 <HAL_DMA_IRQHandler+0xe1a>
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	4a3b      	ldr	r2, [pc, #236]	; (80098a0 <HAL_DMA_IRQHandler+0xe94>)
 80097b4:	4293      	cmp	r3, r2
 80097b6:	d036      	beq.n	8009826 <HAL_DMA_IRQHandler+0xe1a>
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	4a39      	ldr	r2, [pc, #228]	; (80098a4 <HAL_DMA_IRQHandler+0xe98>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d031      	beq.n	8009826 <HAL_DMA_IRQHandler+0xe1a>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	4a38      	ldr	r2, [pc, #224]	; (80098a8 <HAL_DMA_IRQHandler+0xe9c>)
 80097c8:	4293      	cmp	r3, r2
 80097ca:	d02c      	beq.n	8009826 <HAL_DMA_IRQHandler+0xe1a>
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	4a36      	ldr	r2, [pc, #216]	; (80098ac <HAL_DMA_IRQHandler+0xea0>)
 80097d2:	4293      	cmp	r3, r2
 80097d4:	d027      	beq.n	8009826 <HAL_DMA_IRQHandler+0xe1a>
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	4a35      	ldr	r2, [pc, #212]	; (80098b0 <HAL_DMA_IRQHandler+0xea4>)
 80097dc:	4293      	cmp	r3, r2
 80097de:	d022      	beq.n	8009826 <HAL_DMA_IRQHandler+0xe1a>
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	4a33      	ldr	r2, [pc, #204]	; (80098b4 <HAL_DMA_IRQHandler+0xea8>)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d01d      	beq.n	8009826 <HAL_DMA_IRQHandler+0xe1a>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	4a32      	ldr	r2, [pc, #200]	; (80098b8 <HAL_DMA_IRQHandler+0xeac>)
 80097f0:	4293      	cmp	r3, r2
 80097f2:	d018      	beq.n	8009826 <HAL_DMA_IRQHandler+0xe1a>
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	4a30      	ldr	r2, [pc, #192]	; (80098bc <HAL_DMA_IRQHandler+0xeb0>)
 80097fa:	4293      	cmp	r3, r2
 80097fc:	d013      	beq.n	8009826 <HAL_DMA_IRQHandler+0xe1a>
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	4a2f      	ldr	r2, [pc, #188]	; (80098c0 <HAL_DMA_IRQHandler+0xeb4>)
 8009804:	4293      	cmp	r3, r2
 8009806:	d00e      	beq.n	8009826 <HAL_DMA_IRQHandler+0xe1a>
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	4a2d      	ldr	r2, [pc, #180]	; (80098c4 <HAL_DMA_IRQHandler+0xeb8>)
 800980e:	4293      	cmp	r3, r2
 8009810:	d009      	beq.n	8009826 <HAL_DMA_IRQHandler+0xe1a>
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	4a2c      	ldr	r2, [pc, #176]	; (80098c8 <HAL_DMA_IRQHandler+0xebc>)
 8009818:	4293      	cmp	r3, r2
 800981a:	d004      	beq.n	8009826 <HAL_DMA_IRQHandler+0xe1a>
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	4a2a      	ldr	r2, [pc, #168]	; (80098cc <HAL_DMA_IRQHandler+0xec0>)
 8009822:	4293      	cmp	r3, r2
 8009824:	d108      	bne.n	8009838 <HAL_DMA_IRQHandler+0xe2c>
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	681b      	ldr	r3, [r3, #0]
 800982a:	681a      	ldr	r2, [r3, #0]
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	f022 021c 	bic.w	r2, r2, #28
 8009834:	601a      	str	r2, [r3, #0]
 8009836:	e007      	b.n	8009848 <HAL_DMA_IRQHandler+0xe3c>
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	681a      	ldr	r2, [r3, #0]
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f022 020e 	bic.w	r2, r2, #14
 8009846:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800984c:	f003 031f 	and.w	r3, r3, #31
 8009850:	2201      	movs	r2, #1
 8009852:	409a      	lsls	r2, r3
 8009854:	69fb      	ldr	r3, [r7, #28]
 8009856:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	2201      	movs	r2, #1
 800985c:	655a      	str	r2, [r3, #84]	; 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	2201      	movs	r2, #1
 8009862:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	2200      	movs	r2, #0
 800986a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      if (hdma->XferErrorCallback != NULL)
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009872:	2b00      	cmp	r3, #0
 8009874:	d009      	beq.n	800988a <HAL_DMA_IRQHandler+0xe7e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800987a:	6878      	ldr	r0, [r7, #4]
 800987c:	4798      	blx	r3
 800987e:	e004      	b.n	800988a <HAL_DMA_IRQHandler+0xe7e>
          return;
 8009880:	bf00      	nop
 8009882:	e002      	b.n	800988a <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009884:	bf00      	nop
 8009886:	e000      	b.n	800988a <HAL_DMA_IRQHandler+0xe7e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8009888:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 800988a:	3728      	adds	r7, #40	; 0x28
 800988c:	46bd      	mov	sp, r7
 800988e:	bd80      	pop	{r7, pc}
 8009890:	40020010 	.word	0x40020010
 8009894:	40020028 	.word	0x40020028
 8009898:	40020040 	.word	0x40020040
 800989c:	40020058 	.word	0x40020058
 80098a0:	40020070 	.word	0x40020070
 80098a4:	40020088 	.word	0x40020088
 80098a8:	400200a0 	.word	0x400200a0
 80098ac:	400200b8 	.word	0x400200b8
 80098b0:	40020410 	.word	0x40020410
 80098b4:	40020428 	.word	0x40020428
 80098b8:	40020440 	.word	0x40020440
 80098bc:	40020458 	.word	0x40020458
 80098c0:	40020470 	.word	0x40020470
 80098c4:	40020488 	.word	0x40020488
 80098c8:	400204a0 	.word	0x400204a0
 80098cc:	400204b8 	.word	0x400204b8

080098d0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80098d0:	b480      	push	{r7}
 80098d2:	b087      	sub	sp, #28
 80098d4:	af00      	add	r7, sp, #0
 80098d6:	60f8      	str	r0, [r7, #12]
 80098d8:	60b9      	str	r1, [r7, #8]
 80098da:	607a      	str	r2, [r7, #4]
 80098dc:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098e2:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80098e8:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	4a7f      	ldr	r2, [pc, #508]	; (8009aec <DMA_SetConfig+0x21c>)
 80098f0:	4293      	cmp	r3, r2
 80098f2:	d072      	beq.n	80099da <DMA_SetConfig+0x10a>
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	4a7d      	ldr	r2, [pc, #500]	; (8009af0 <DMA_SetConfig+0x220>)
 80098fa:	4293      	cmp	r3, r2
 80098fc:	d06d      	beq.n	80099da <DMA_SetConfig+0x10a>
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	4a7c      	ldr	r2, [pc, #496]	; (8009af4 <DMA_SetConfig+0x224>)
 8009904:	4293      	cmp	r3, r2
 8009906:	d068      	beq.n	80099da <DMA_SetConfig+0x10a>
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	4a7a      	ldr	r2, [pc, #488]	; (8009af8 <DMA_SetConfig+0x228>)
 800990e:	4293      	cmp	r3, r2
 8009910:	d063      	beq.n	80099da <DMA_SetConfig+0x10a>
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	4a79      	ldr	r2, [pc, #484]	; (8009afc <DMA_SetConfig+0x22c>)
 8009918:	4293      	cmp	r3, r2
 800991a:	d05e      	beq.n	80099da <DMA_SetConfig+0x10a>
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	4a77      	ldr	r2, [pc, #476]	; (8009b00 <DMA_SetConfig+0x230>)
 8009922:	4293      	cmp	r3, r2
 8009924:	d059      	beq.n	80099da <DMA_SetConfig+0x10a>
 8009926:	68fb      	ldr	r3, [r7, #12]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	4a76      	ldr	r2, [pc, #472]	; (8009b04 <DMA_SetConfig+0x234>)
 800992c:	4293      	cmp	r3, r2
 800992e:	d054      	beq.n	80099da <DMA_SetConfig+0x10a>
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	4a74      	ldr	r2, [pc, #464]	; (8009b08 <DMA_SetConfig+0x238>)
 8009936:	4293      	cmp	r3, r2
 8009938:	d04f      	beq.n	80099da <DMA_SetConfig+0x10a>
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	4a73      	ldr	r2, [pc, #460]	; (8009b0c <DMA_SetConfig+0x23c>)
 8009940:	4293      	cmp	r3, r2
 8009942:	d04a      	beq.n	80099da <DMA_SetConfig+0x10a>
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	4a71      	ldr	r2, [pc, #452]	; (8009b10 <DMA_SetConfig+0x240>)
 800994a:	4293      	cmp	r3, r2
 800994c:	d045      	beq.n	80099da <DMA_SetConfig+0x10a>
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	4a70      	ldr	r2, [pc, #448]	; (8009b14 <DMA_SetConfig+0x244>)
 8009954:	4293      	cmp	r3, r2
 8009956:	d040      	beq.n	80099da <DMA_SetConfig+0x10a>
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	4a6e      	ldr	r2, [pc, #440]	; (8009b18 <DMA_SetConfig+0x248>)
 800995e:	4293      	cmp	r3, r2
 8009960:	d03b      	beq.n	80099da <DMA_SetConfig+0x10a>
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	4a6d      	ldr	r2, [pc, #436]	; (8009b1c <DMA_SetConfig+0x24c>)
 8009968:	4293      	cmp	r3, r2
 800996a:	d036      	beq.n	80099da <DMA_SetConfig+0x10a>
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	4a6b      	ldr	r2, [pc, #428]	; (8009b20 <DMA_SetConfig+0x250>)
 8009972:	4293      	cmp	r3, r2
 8009974:	d031      	beq.n	80099da <DMA_SetConfig+0x10a>
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	4a6a      	ldr	r2, [pc, #424]	; (8009b24 <DMA_SetConfig+0x254>)
 800997c:	4293      	cmp	r3, r2
 800997e:	d02c      	beq.n	80099da <DMA_SetConfig+0x10a>
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	4a68      	ldr	r2, [pc, #416]	; (8009b28 <DMA_SetConfig+0x258>)
 8009986:	4293      	cmp	r3, r2
 8009988:	d027      	beq.n	80099da <DMA_SetConfig+0x10a>
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	4a67      	ldr	r2, [pc, #412]	; (8009b2c <DMA_SetConfig+0x25c>)
 8009990:	4293      	cmp	r3, r2
 8009992:	d022      	beq.n	80099da <DMA_SetConfig+0x10a>
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	4a65      	ldr	r2, [pc, #404]	; (8009b30 <DMA_SetConfig+0x260>)
 800999a:	4293      	cmp	r3, r2
 800999c:	d01d      	beq.n	80099da <DMA_SetConfig+0x10a>
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	4a64      	ldr	r2, [pc, #400]	; (8009b34 <DMA_SetConfig+0x264>)
 80099a4:	4293      	cmp	r3, r2
 80099a6:	d018      	beq.n	80099da <DMA_SetConfig+0x10a>
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	4a62      	ldr	r2, [pc, #392]	; (8009b38 <DMA_SetConfig+0x268>)
 80099ae:	4293      	cmp	r3, r2
 80099b0:	d013      	beq.n	80099da <DMA_SetConfig+0x10a>
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	4a61      	ldr	r2, [pc, #388]	; (8009b3c <DMA_SetConfig+0x26c>)
 80099b8:	4293      	cmp	r3, r2
 80099ba:	d00e      	beq.n	80099da <DMA_SetConfig+0x10a>
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	4a5f      	ldr	r2, [pc, #380]	; (8009b40 <DMA_SetConfig+0x270>)
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d009      	beq.n	80099da <DMA_SetConfig+0x10a>
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	4a5e      	ldr	r2, [pc, #376]	; (8009b44 <DMA_SetConfig+0x274>)
 80099cc:	4293      	cmp	r3, r2
 80099ce:	d004      	beq.n	80099da <DMA_SetConfig+0x10a>
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	4a5c      	ldr	r2, [pc, #368]	; (8009b48 <DMA_SetConfig+0x278>)
 80099d6:	4293      	cmp	r3, r2
 80099d8:	d101      	bne.n	80099de <DMA_SetConfig+0x10e>
 80099da:	2301      	movs	r3, #1
 80099dc:	e000      	b.n	80099e0 <DMA_SetConfig+0x110>
 80099de:	2300      	movs	r3, #0
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d00d      	beq.n	8009a00 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80099e8:	68fa      	ldr	r2, [r7, #12]
 80099ea:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80099ec:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d004      	beq.n	8009a00 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099fa:	68fa      	ldr	r2, [r7, #12]
 80099fc:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80099fe:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	4a39      	ldr	r2, [pc, #228]	; (8009aec <DMA_SetConfig+0x21c>)
 8009a06:	4293      	cmp	r3, r2
 8009a08:	d04a      	beq.n	8009aa0 <DMA_SetConfig+0x1d0>
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	4a38      	ldr	r2, [pc, #224]	; (8009af0 <DMA_SetConfig+0x220>)
 8009a10:	4293      	cmp	r3, r2
 8009a12:	d045      	beq.n	8009aa0 <DMA_SetConfig+0x1d0>
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	4a36      	ldr	r2, [pc, #216]	; (8009af4 <DMA_SetConfig+0x224>)
 8009a1a:	4293      	cmp	r3, r2
 8009a1c:	d040      	beq.n	8009aa0 <DMA_SetConfig+0x1d0>
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	4a35      	ldr	r2, [pc, #212]	; (8009af8 <DMA_SetConfig+0x228>)
 8009a24:	4293      	cmp	r3, r2
 8009a26:	d03b      	beq.n	8009aa0 <DMA_SetConfig+0x1d0>
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	4a33      	ldr	r2, [pc, #204]	; (8009afc <DMA_SetConfig+0x22c>)
 8009a2e:	4293      	cmp	r3, r2
 8009a30:	d036      	beq.n	8009aa0 <DMA_SetConfig+0x1d0>
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	4a32      	ldr	r2, [pc, #200]	; (8009b00 <DMA_SetConfig+0x230>)
 8009a38:	4293      	cmp	r3, r2
 8009a3a:	d031      	beq.n	8009aa0 <DMA_SetConfig+0x1d0>
 8009a3c:	68fb      	ldr	r3, [r7, #12]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	4a30      	ldr	r2, [pc, #192]	; (8009b04 <DMA_SetConfig+0x234>)
 8009a42:	4293      	cmp	r3, r2
 8009a44:	d02c      	beq.n	8009aa0 <DMA_SetConfig+0x1d0>
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	4a2f      	ldr	r2, [pc, #188]	; (8009b08 <DMA_SetConfig+0x238>)
 8009a4c:	4293      	cmp	r3, r2
 8009a4e:	d027      	beq.n	8009aa0 <DMA_SetConfig+0x1d0>
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	4a2d      	ldr	r2, [pc, #180]	; (8009b0c <DMA_SetConfig+0x23c>)
 8009a56:	4293      	cmp	r3, r2
 8009a58:	d022      	beq.n	8009aa0 <DMA_SetConfig+0x1d0>
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	4a2c      	ldr	r2, [pc, #176]	; (8009b10 <DMA_SetConfig+0x240>)
 8009a60:	4293      	cmp	r3, r2
 8009a62:	d01d      	beq.n	8009aa0 <DMA_SetConfig+0x1d0>
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	4a2a      	ldr	r2, [pc, #168]	; (8009b14 <DMA_SetConfig+0x244>)
 8009a6a:	4293      	cmp	r3, r2
 8009a6c:	d018      	beq.n	8009aa0 <DMA_SetConfig+0x1d0>
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	4a29      	ldr	r2, [pc, #164]	; (8009b18 <DMA_SetConfig+0x248>)
 8009a74:	4293      	cmp	r3, r2
 8009a76:	d013      	beq.n	8009aa0 <DMA_SetConfig+0x1d0>
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	4a27      	ldr	r2, [pc, #156]	; (8009b1c <DMA_SetConfig+0x24c>)
 8009a7e:	4293      	cmp	r3, r2
 8009a80:	d00e      	beq.n	8009aa0 <DMA_SetConfig+0x1d0>
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	4a26      	ldr	r2, [pc, #152]	; (8009b20 <DMA_SetConfig+0x250>)
 8009a88:	4293      	cmp	r3, r2
 8009a8a:	d009      	beq.n	8009aa0 <DMA_SetConfig+0x1d0>
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	4a24      	ldr	r2, [pc, #144]	; (8009b24 <DMA_SetConfig+0x254>)
 8009a92:	4293      	cmp	r3, r2
 8009a94:	d004      	beq.n	8009aa0 <DMA_SetConfig+0x1d0>
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	4a23      	ldr	r2, [pc, #140]	; (8009b28 <DMA_SetConfig+0x258>)
 8009a9c:	4293      	cmp	r3, r2
 8009a9e:	d101      	bne.n	8009aa4 <DMA_SetConfig+0x1d4>
 8009aa0:	2301      	movs	r3, #1
 8009aa2:	e000      	b.n	8009aa6 <DMA_SetConfig+0x1d6>
 8009aa4:	2300      	movs	r3, #0
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d059      	beq.n	8009b5e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009aae:	f003 031f 	and.w	r3, r3, #31
 8009ab2:	223f      	movs	r2, #63	; 0x3f
 8009ab4:	409a      	lsls	r2, r3
 8009ab6:	697b      	ldr	r3, [r7, #20]
 8009ab8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	681a      	ldr	r2, [r3, #0]
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009ac8:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 8009aca:	68fb      	ldr	r3, [r7, #12]
 8009acc:	681b      	ldr	r3, [r3, #0]
 8009ace:	683a      	ldr	r2, [r7, #0]
 8009ad0:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	689b      	ldr	r3, [r3, #8]
 8009ad6:	2b40      	cmp	r3, #64	; 0x40
 8009ad8:	d138      	bne.n	8009b4c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	687a      	ldr	r2, [r7, #4]
 8009ae0:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	68ba      	ldr	r2, [r7, #8]
 8009ae8:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 8009aea:	e0ae      	b.n	8009c4a <DMA_SetConfig+0x37a>
 8009aec:	40020010 	.word	0x40020010
 8009af0:	40020028 	.word	0x40020028
 8009af4:	40020040 	.word	0x40020040
 8009af8:	40020058 	.word	0x40020058
 8009afc:	40020070 	.word	0x40020070
 8009b00:	40020088 	.word	0x40020088
 8009b04:	400200a0 	.word	0x400200a0
 8009b08:	400200b8 	.word	0x400200b8
 8009b0c:	40020410 	.word	0x40020410
 8009b10:	40020428 	.word	0x40020428
 8009b14:	40020440 	.word	0x40020440
 8009b18:	40020458 	.word	0x40020458
 8009b1c:	40020470 	.word	0x40020470
 8009b20:	40020488 	.word	0x40020488
 8009b24:	400204a0 	.word	0x400204a0
 8009b28:	400204b8 	.word	0x400204b8
 8009b2c:	58025408 	.word	0x58025408
 8009b30:	5802541c 	.word	0x5802541c
 8009b34:	58025430 	.word	0x58025430
 8009b38:	58025444 	.word	0x58025444
 8009b3c:	58025458 	.word	0x58025458
 8009b40:	5802546c 	.word	0x5802546c
 8009b44:	58025480 	.word	0x58025480
 8009b48:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	68ba      	ldr	r2, [r7, #8]
 8009b52:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	687a      	ldr	r2, [r7, #4]
 8009b5a:	60da      	str	r2, [r3, #12]
}
 8009b5c:	e075      	b.n	8009c4a <DMA_SetConfig+0x37a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	4a3d      	ldr	r2, [pc, #244]	; (8009c58 <DMA_SetConfig+0x388>)
 8009b64:	4293      	cmp	r3, r2
 8009b66:	d04a      	beq.n	8009bfe <DMA_SetConfig+0x32e>
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	4a3b      	ldr	r2, [pc, #236]	; (8009c5c <DMA_SetConfig+0x38c>)
 8009b6e:	4293      	cmp	r3, r2
 8009b70:	d045      	beq.n	8009bfe <DMA_SetConfig+0x32e>
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	4a3a      	ldr	r2, [pc, #232]	; (8009c60 <DMA_SetConfig+0x390>)
 8009b78:	4293      	cmp	r3, r2
 8009b7a:	d040      	beq.n	8009bfe <DMA_SetConfig+0x32e>
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	4a38      	ldr	r2, [pc, #224]	; (8009c64 <DMA_SetConfig+0x394>)
 8009b82:	4293      	cmp	r3, r2
 8009b84:	d03b      	beq.n	8009bfe <DMA_SetConfig+0x32e>
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	4a37      	ldr	r2, [pc, #220]	; (8009c68 <DMA_SetConfig+0x398>)
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	d036      	beq.n	8009bfe <DMA_SetConfig+0x32e>
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	681b      	ldr	r3, [r3, #0]
 8009b94:	4a35      	ldr	r2, [pc, #212]	; (8009c6c <DMA_SetConfig+0x39c>)
 8009b96:	4293      	cmp	r3, r2
 8009b98:	d031      	beq.n	8009bfe <DMA_SetConfig+0x32e>
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	4a34      	ldr	r2, [pc, #208]	; (8009c70 <DMA_SetConfig+0x3a0>)
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d02c      	beq.n	8009bfe <DMA_SetConfig+0x32e>
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	4a32      	ldr	r2, [pc, #200]	; (8009c74 <DMA_SetConfig+0x3a4>)
 8009baa:	4293      	cmp	r3, r2
 8009bac:	d027      	beq.n	8009bfe <DMA_SetConfig+0x32e>
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	4a31      	ldr	r2, [pc, #196]	; (8009c78 <DMA_SetConfig+0x3a8>)
 8009bb4:	4293      	cmp	r3, r2
 8009bb6:	d022      	beq.n	8009bfe <DMA_SetConfig+0x32e>
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	4a2f      	ldr	r2, [pc, #188]	; (8009c7c <DMA_SetConfig+0x3ac>)
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	d01d      	beq.n	8009bfe <DMA_SetConfig+0x32e>
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	4a2e      	ldr	r2, [pc, #184]	; (8009c80 <DMA_SetConfig+0x3b0>)
 8009bc8:	4293      	cmp	r3, r2
 8009bca:	d018      	beq.n	8009bfe <DMA_SetConfig+0x32e>
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	4a2c      	ldr	r2, [pc, #176]	; (8009c84 <DMA_SetConfig+0x3b4>)
 8009bd2:	4293      	cmp	r3, r2
 8009bd4:	d013      	beq.n	8009bfe <DMA_SetConfig+0x32e>
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	4a2b      	ldr	r2, [pc, #172]	; (8009c88 <DMA_SetConfig+0x3b8>)
 8009bdc:	4293      	cmp	r3, r2
 8009bde:	d00e      	beq.n	8009bfe <DMA_SetConfig+0x32e>
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	4a29      	ldr	r2, [pc, #164]	; (8009c8c <DMA_SetConfig+0x3bc>)
 8009be6:	4293      	cmp	r3, r2
 8009be8:	d009      	beq.n	8009bfe <DMA_SetConfig+0x32e>
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	4a28      	ldr	r2, [pc, #160]	; (8009c90 <DMA_SetConfig+0x3c0>)
 8009bf0:	4293      	cmp	r3, r2
 8009bf2:	d004      	beq.n	8009bfe <DMA_SetConfig+0x32e>
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	4a26      	ldr	r2, [pc, #152]	; (8009c94 <DMA_SetConfig+0x3c4>)
 8009bfa:	4293      	cmp	r3, r2
 8009bfc:	d101      	bne.n	8009c02 <DMA_SetConfig+0x332>
 8009bfe:	2301      	movs	r3, #1
 8009c00:	e000      	b.n	8009c04 <DMA_SetConfig+0x334>
 8009c02:	2300      	movs	r3, #0
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d020      	beq.n	8009c4a <DMA_SetConfig+0x37a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c0c:	f003 031f 	and.w	r3, r3, #31
 8009c10:	2201      	movs	r2, #1
 8009c12:	409a      	lsls	r2, r3
 8009c14:	693b      	ldr	r3, [r7, #16]
 8009c16:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	683a      	ldr	r2, [r7, #0]
 8009c1e:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8009c20:	68fb      	ldr	r3, [r7, #12]
 8009c22:	689b      	ldr	r3, [r3, #8]
 8009c24:	2b40      	cmp	r3, #64	; 0x40
 8009c26:	d108      	bne.n	8009c3a <DMA_SetConfig+0x36a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	687a      	ldr	r2, [r7, #4]
 8009c2e:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	68ba      	ldr	r2, [r7, #8]
 8009c36:	60da      	str	r2, [r3, #12]
}
 8009c38:	e007      	b.n	8009c4a <DMA_SetConfig+0x37a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	68ba      	ldr	r2, [r7, #8]
 8009c40:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	687a      	ldr	r2, [r7, #4]
 8009c48:	60da      	str	r2, [r3, #12]
}
 8009c4a:	bf00      	nop
 8009c4c:	371c      	adds	r7, #28
 8009c4e:	46bd      	mov	sp, r7
 8009c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c54:	4770      	bx	lr
 8009c56:	bf00      	nop
 8009c58:	48022c08 	.word	0x48022c08
 8009c5c:	48022c1c 	.word	0x48022c1c
 8009c60:	48022c30 	.word	0x48022c30
 8009c64:	48022c44 	.word	0x48022c44
 8009c68:	48022c58 	.word	0x48022c58
 8009c6c:	48022c6c 	.word	0x48022c6c
 8009c70:	48022c80 	.word	0x48022c80
 8009c74:	48022c94 	.word	0x48022c94
 8009c78:	58025408 	.word	0x58025408
 8009c7c:	5802541c 	.word	0x5802541c
 8009c80:	58025430 	.word	0x58025430
 8009c84:	58025444 	.word	0x58025444
 8009c88:	58025458 	.word	0x58025458
 8009c8c:	5802546c 	.word	0x5802546c
 8009c90:	58025480 	.word	0x58025480
 8009c94:	58025494 	.word	0x58025494

08009c98 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b085      	sub	sp, #20
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	4a42      	ldr	r2, [pc, #264]	; (8009db0 <DMA_CalcBaseAndBitshift+0x118>)
 8009ca6:	4293      	cmp	r3, r2
 8009ca8:	d04a      	beq.n	8009d40 <DMA_CalcBaseAndBitshift+0xa8>
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	4a41      	ldr	r2, [pc, #260]	; (8009db4 <DMA_CalcBaseAndBitshift+0x11c>)
 8009cb0:	4293      	cmp	r3, r2
 8009cb2:	d045      	beq.n	8009d40 <DMA_CalcBaseAndBitshift+0xa8>
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	4a3f      	ldr	r2, [pc, #252]	; (8009db8 <DMA_CalcBaseAndBitshift+0x120>)
 8009cba:	4293      	cmp	r3, r2
 8009cbc:	d040      	beq.n	8009d40 <DMA_CalcBaseAndBitshift+0xa8>
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	4a3e      	ldr	r2, [pc, #248]	; (8009dbc <DMA_CalcBaseAndBitshift+0x124>)
 8009cc4:	4293      	cmp	r3, r2
 8009cc6:	d03b      	beq.n	8009d40 <DMA_CalcBaseAndBitshift+0xa8>
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	4a3c      	ldr	r2, [pc, #240]	; (8009dc0 <DMA_CalcBaseAndBitshift+0x128>)
 8009cce:	4293      	cmp	r3, r2
 8009cd0:	d036      	beq.n	8009d40 <DMA_CalcBaseAndBitshift+0xa8>
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	4a3b      	ldr	r2, [pc, #236]	; (8009dc4 <DMA_CalcBaseAndBitshift+0x12c>)
 8009cd8:	4293      	cmp	r3, r2
 8009cda:	d031      	beq.n	8009d40 <DMA_CalcBaseAndBitshift+0xa8>
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	4a39      	ldr	r2, [pc, #228]	; (8009dc8 <DMA_CalcBaseAndBitshift+0x130>)
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d02c      	beq.n	8009d40 <DMA_CalcBaseAndBitshift+0xa8>
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	4a38      	ldr	r2, [pc, #224]	; (8009dcc <DMA_CalcBaseAndBitshift+0x134>)
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d027      	beq.n	8009d40 <DMA_CalcBaseAndBitshift+0xa8>
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	4a36      	ldr	r2, [pc, #216]	; (8009dd0 <DMA_CalcBaseAndBitshift+0x138>)
 8009cf6:	4293      	cmp	r3, r2
 8009cf8:	d022      	beq.n	8009d40 <DMA_CalcBaseAndBitshift+0xa8>
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	4a35      	ldr	r2, [pc, #212]	; (8009dd4 <DMA_CalcBaseAndBitshift+0x13c>)
 8009d00:	4293      	cmp	r3, r2
 8009d02:	d01d      	beq.n	8009d40 <DMA_CalcBaseAndBitshift+0xa8>
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	4a33      	ldr	r2, [pc, #204]	; (8009dd8 <DMA_CalcBaseAndBitshift+0x140>)
 8009d0a:	4293      	cmp	r3, r2
 8009d0c:	d018      	beq.n	8009d40 <DMA_CalcBaseAndBitshift+0xa8>
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	4a32      	ldr	r2, [pc, #200]	; (8009ddc <DMA_CalcBaseAndBitshift+0x144>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d013      	beq.n	8009d40 <DMA_CalcBaseAndBitshift+0xa8>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	4a30      	ldr	r2, [pc, #192]	; (8009de0 <DMA_CalcBaseAndBitshift+0x148>)
 8009d1e:	4293      	cmp	r3, r2
 8009d20:	d00e      	beq.n	8009d40 <DMA_CalcBaseAndBitshift+0xa8>
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	4a2f      	ldr	r2, [pc, #188]	; (8009de4 <DMA_CalcBaseAndBitshift+0x14c>)
 8009d28:	4293      	cmp	r3, r2
 8009d2a:	d009      	beq.n	8009d40 <DMA_CalcBaseAndBitshift+0xa8>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	681b      	ldr	r3, [r3, #0]
 8009d30:	4a2d      	ldr	r2, [pc, #180]	; (8009de8 <DMA_CalcBaseAndBitshift+0x150>)
 8009d32:	4293      	cmp	r3, r2
 8009d34:	d004      	beq.n	8009d40 <DMA_CalcBaseAndBitshift+0xa8>
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	4a2c      	ldr	r2, [pc, #176]	; (8009dec <DMA_CalcBaseAndBitshift+0x154>)
 8009d3c:	4293      	cmp	r3, r2
 8009d3e:	d101      	bne.n	8009d44 <DMA_CalcBaseAndBitshift+0xac>
 8009d40:	2301      	movs	r3, #1
 8009d42:	e000      	b.n	8009d46 <DMA_CalcBaseAndBitshift+0xae>
 8009d44:	2300      	movs	r3, #0
 8009d46:	2b00      	cmp	r3, #0
 8009d48:	d024      	beq.n	8009d94 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	681b      	ldr	r3, [r3, #0]
 8009d4e:	b2db      	uxtb	r3, r3
 8009d50:	3b10      	subs	r3, #16
 8009d52:	4a27      	ldr	r2, [pc, #156]	; (8009df0 <DMA_CalcBaseAndBitshift+0x158>)
 8009d54:	fba2 2303 	umull	r2, r3, r2, r3
 8009d58:	091b      	lsrs	r3, r3, #4
 8009d5a:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	f003 0307 	and.w	r3, r3, #7
 8009d62:	4a24      	ldr	r2, [pc, #144]	; (8009df4 <DMA_CalcBaseAndBitshift+0x15c>)
 8009d64:	5cd3      	ldrb	r3, [r2, r3]
 8009d66:	461a      	mov	r2, r3
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	65da      	str	r2, [r3, #92]	; 0x5c

    if (stream_number > 3U)
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	2b03      	cmp	r3, #3
 8009d70:	d908      	bls.n	8009d84 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	461a      	mov	r2, r3
 8009d78:	4b1f      	ldr	r3, [pc, #124]	; (8009df8 <DMA_CalcBaseAndBitshift+0x160>)
 8009d7a:	4013      	ands	r3, r2
 8009d7c:	1d1a      	adds	r2, r3, #4
 8009d7e:	687b      	ldr	r3, [r7, #4]
 8009d80:	659a      	str	r2, [r3, #88]	; 0x58
 8009d82:	e00d      	b.n	8009da0 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	461a      	mov	r2, r3
 8009d8a:	4b1b      	ldr	r3, [pc, #108]	; (8009df8 <DMA_CalcBaseAndBitshift+0x160>)
 8009d8c:	4013      	ands	r3, r2
 8009d8e:	687a      	ldr	r2, [r7, #4]
 8009d90:	6593      	str	r3, [r2, #88]	; 0x58
 8009d92:	e005      	b.n	8009da0 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	681b      	ldr	r3, [r3, #0]
 8009d98:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	659a      	str	r2, [r3, #88]	; 0x58
  }

  return hdma->StreamBaseAddress;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8009da4:	4618      	mov	r0, r3
 8009da6:	3714      	adds	r7, #20
 8009da8:	46bd      	mov	sp, r7
 8009daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dae:	4770      	bx	lr
 8009db0:	40020010 	.word	0x40020010
 8009db4:	40020028 	.word	0x40020028
 8009db8:	40020040 	.word	0x40020040
 8009dbc:	40020058 	.word	0x40020058
 8009dc0:	40020070 	.word	0x40020070
 8009dc4:	40020088 	.word	0x40020088
 8009dc8:	400200a0 	.word	0x400200a0
 8009dcc:	400200b8 	.word	0x400200b8
 8009dd0:	40020410 	.word	0x40020410
 8009dd4:	40020428 	.word	0x40020428
 8009dd8:	40020440 	.word	0x40020440
 8009ddc:	40020458 	.word	0x40020458
 8009de0:	40020470 	.word	0x40020470
 8009de4:	40020488 	.word	0x40020488
 8009de8:	400204a0 	.word	0x400204a0
 8009dec:	400204b8 	.word	0x400204b8
 8009df0:	aaaaaaab 	.word	0xaaaaaaab
 8009df4:	0801f4f8 	.word	0x0801f4f8
 8009df8:	fffffc00 	.word	0xfffffc00

08009dfc <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8009dfc:	b480      	push	{r7}
 8009dfe:	b085      	sub	sp, #20
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009e04:	2300      	movs	r3, #0
 8009e06:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	699b      	ldr	r3, [r3, #24]
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d120      	bne.n	8009e52 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e14:	2b03      	cmp	r3, #3
 8009e16:	d858      	bhi.n	8009eca <DMA_CheckFifoParam+0xce>
 8009e18:	a201      	add	r2, pc, #4	; (adr r2, 8009e20 <DMA_CheckFifoParam+0x24>)
 8009e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e1e:	bf00      	nop
 8009e20:	08009e31 	.word	0x08009e31
 8009e24:	08009e43 	.word	0x08009e43
 8009e28:	08009e31 	.word	0x08009e31
 8009e2c:	08009ecb 	.word	0x08009ecb
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e34:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d048      	beq.n	8009ece <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009e40:	e045      	b.n	8009ece <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e46:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8009e4a:	d142      	bne.n	8009ed2 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 8009e4c:	2301      	movs	r3, #1
 8009e4e:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009e50:	e03f      	b.n	8009ed2 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	699b      	ldr	r3, [r3, #24]
 8009e56:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009e5a:	d123      	bne.n	8009ea4 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e60:	2b03      	cmp	r3, #3
 8009e62:	d838      	bhi.n	8009ed6 <DMA_CheckFifoParam+0xda>
 8009e64:	a201      	add	r2, pc, #4	; (adr r2, 8009e6c <DMA_CheckFifoParam+0x70>)
 8009e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e6a:	bf00      	nop
 8009e6c:	08009e7d 	.word	0x08009e7d
 8009e70:	08009e83 	.word	0x08009e83
 8009e74:	08009e7d 	.word	0x08009e7d
 8009e78:	08009e95 	.word	0x08009e95
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 8009e7c:	2301      	movs	r3, #1
 8009e7e:	73fb      	strb	r3, [r7, #15]
        break;
 8009e80:	e030      	b.n	8009ee4 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e86:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d025      	beq.n	8009eda <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 8009e8e:	2301      	movs	r3, #1
 8009e90:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009e92:	e022      	b.n	8009eda <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e98:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8009e9c:	d11f      	bne.n	8009ede <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 8009e9e:	2301      	movs	r3, #1
 8009ea0:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8009ea2:	e01c      	b.n	8009ede <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ea8:	2b02      	cmp	r3, #2
 8009eaa:	d902      	bls.n	8009eb2 <DMA_CheckFifoParam+0xb6>
 8009eac:	2b03      	cmp	r3, #3
 8009eae:	d003      	beq.n	8009eb8 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8009eb0:	e018      	b.n	8009ee4 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8009eb2:	2301      	movs	r3, #1
 8009eb4:	73fb      	strb	r3, [r7, #15]
        break;
 8009eb6:	e015      	b.n	8009ee4 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ebc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d00e      	beq.n	8009ee2 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8009ec4:	2301      	movs	r3, #1
 8009ec6:	73fb      	strb	r3, [r7, #15]
    break;
 8009ec8:	e00b      	b.n	8009ee2 <DMA_CheckFifoParam+0xe6>
        break;
 8009eca:	bf00      	nop
 8009ecc:	e00a      	b.n	8009ee4 <DMA_CheckFifoParam+0xe8>
        break;
 8009ece:	bf00      	nop
 8009ed0:	e008      	b.n	8009ee4 <DMA_CheckFifoParam+0xe8>
        break;
 8009ed2:	bf00      	nop
 8009ed4:	e006      	b.n	8009ee4 <DMA_CheckFifoParam+0xe8>
        break;
 8009ed6:	bf00      	nop
 8009ed8:	e004      	b.n	8009ee4 <DMA_CheckFifoParam+0xe8>
        break;
 8009eda:	bf00      	nop
 8009edc:	e002      	b.n	8009ee4 <DMA_CheckFifoParam+0xe8>
        break;
 8009ede:	bf00      	nop
 8009ee0:	e000      	b.n	8009ee4 <DMA_CheckFifoParam+0xe8>
    break;
 8009ee2:	bf00      	nop
    }
  }

  return status;
 8009ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	3714      	adds	r7, #20
 8009eea:	46bd      	mov	sp, r7
 8009eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef0:	4770      	bx	lr
 8009ef2:	bf00      	nop

08009ef4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8009ef4:	b480      	push	{r7}
 8009ef6:	b085      	sub	sp, #20
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	4a38      	ldr	r2, [pc, #224]	; (8009fe8 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 8009f08:	4293      	cmp	r3, r2
 8009f0a:	d022      	beq.n	8009f52 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009f0c:	687b      	ldr	r3, [r7, #4]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	4a36      	ldr	r2, [pc, #216]	; (8009fec <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 8009f12:	4293      	cmp	r3, r2
 8009f14:	d01d      	beq.n	8009f52 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	4a35      	ldr	r2, [pc, #212]	; (8009ff0 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 8009f1c:	4293      	cmp	r3, r2
 8009f1e:	d018      	beq.n	8009f52 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	4a33      	ldr	r2, [pc, #204]	; (8009ff4 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 8009f26:	4293      	cmp	r3, r2
 8009f28:	d013      	beq.n	8009f52 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	4a32      	ldr	r2, [pc, #200]	; (8009ff8 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 8009f30:	4293      	cmp	r3, r2
 8009f32:	d00e      	beq.n	8009f52 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	4a30      	ldr	r2, [pc, #192]	; (8009ffc <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 8009f3a:	4293      	cmp	r3, r2
 8009f3c:	d009      	beq.n	8009f52 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	4a2f      	ldr	r2, [pc, #188]	; (800a000 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 8009f44:	4293      	cmp	r3, r2
 8009f46:	d004      	beq.n	8009f52 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	4a2d      	ldr	r2, [pc, #180]	; (800a004 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 8009f4e:	4293      	cmp	r3, r2
 8009f50:	d101      	bne.n	8009f56 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 8009f52:	2301      	movs	r3, #1
 8009f54:	e000      	b.n	8009f58 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 8009f56:	2300      	movs	r3, #0
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d01a      	beq.n	8009f92 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	b2db      	uxtb	r3, r3
 8009f62:	3b08      	subs	r3, #8
 8009f64:	4a28      	ldr	r2, [pc, #160]	; (800a008 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8009f66:	fba2 2303 	umull	r2, r3, r2, r3
 8009f6a:	091b      	lsrs	r3, r3, #4
 8009f6c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8009f6e:	68fa      	ldr	r2, [r7, #12]
 8009f70:	4b26      	ldr	r3, [pc, #152]	; (800a00c <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8009f72:	4413      	add	r3, r2
 8009f74:	009b      	lsls	r3, r3, #2
 8009f76:	461a      	mov	r2, r3
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	4a24      	ldr	r2, [pc, #144]	; (800a010 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8009f80:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	f003 031f 	and.w	r3, r3, #31
 8009f88:	2201      	movs	r2, #1
 8009f8a:	409a      	lsls	r2, r3
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	669a      	str	r2, [r3, #104]	; 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8009f90:	e024      	b.n	8009fdc <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	b2db      	uxtb	r3, r3
 8009f98:	3b10      	subs	r3, #16
 8009f9a:	4a1e      	ldr	r2, [pc, #120]	; (800a014 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8009f9c:	fba2 2303 	umull	r2, r3, r2, r3
 8009fa0:	091b      	lsrs	r3, r3, #4
 8009fa2:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8009fa4:	68bb      	ldr	r3, [r7, #8]
 8009fa6:	4a1c      	ldr	r2, [pc, #112]	; (800a018 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8009fa8:	4293      	cmp	r3, r2
 8009faa:	d806      	bhi.n	8009fba <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8009fac:	68bb      	ldr	r3, [r7, #8]
 8009fae:	4a1b      	ldr	r2, [pc, #108]	; (800a01c <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8009fb0:	4293      	cmp	r3, r2
 8009fb2:	d902      	bls.n	8009fba <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	3308      	adds	r3, #8
 8009fb8:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8009fba:	68fa      	ldr	r2, [r7, #12]
 8009fbc:	4b18      	ldr	r3, [pc, #96]	; (800a020 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8009fbe:	4413      	add	r3, r2
 8009fc0:	009b      	lsls	r3, r3, #2
 8009fc2:	461a      	mov	r2, r3
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	661a      	str	r2, [r3, #96]	; 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	4a16      	ldr	r2, [pc, #88]	; (800a024 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8009fcc:	665a      	str	r2, [r3, #100]	; 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8009fce:	68fb      	ldr	r3, [r7, #12]
 8009fd0:	f003 031f 	and.w	r3, r3, #31
 8009fd4:	2201      	movs	r2, #1
 8009fd6:	409a      	lsls	r2, r3
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	669a      	str	r2, [r3, #104]	; 0x68
}
 8009fdc:	bf00      	nop
 8009fde:	3714      	adds	r7, #20
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe6:	4770      	bx	lr
 8009fe8:	58025408 	.word	0x58025408
 8009fec:	5802541c 	.word	0x5802541c
 8009ff0:	58025430 	.word	0x58025430
 8009ff4:	58025444 	.word	0x58025444
 8009ff8:	58025458 	.word	0x58025458
 8009ffc:	5802546c 	.word	0x5802546c
 800a000:	58025480 	.word	0x58025480
 800a004:	58025494 	.word	0x58025494
 800a008:	cccccccd 	.word	0xcccccccd
 800a00c:	16009600 	.word	0x16009600
 800a010:	58025880 	.word	0x58025880
 800a014:	aaaaaaab 	.word	0xaaaaaaab
 800a018:	400204b8 	.word	0x400204b8
 800a01c:	4002040f 	.word	0x4002040f
 800a020:	10008200 	.word	0x10008200
 800a024:	40020880 	.word	0x40020880

0800a028 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a028:	b480      	push	{r7}
 800a02a:	b085      	sub	sp, #20
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	685b      	ldr	r3, [r3, #4]
 800a034:	b2db      	uxtb	r3, r3
 800a036:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d04a      	beq.n	800a0d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	2b08      	cmp	r3, #8
 800a042:	d847      	bhi.n	800a0d4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	4a25      	ldr	r2, [pc, #148]	; (800a0e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 800a04a:	4293      	cmp	r3, r2
 800a04c:	d022      	beq.n	800a094 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	4a24      	ldr	r2, [pc, #144]	; (800a0e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 800a054:	4293      	cmp	r3, r2
 800a056:	d01d      	beq.n	800a094 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	4a22      	ldr	r2, [pc, #136]	; (800a0e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 800a05e:	4293      	cmp	r3, r2
 800a060:	d018      	beq.n	800a094 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	681b      	ldr	r3, [r3, #0]
 800a066:	4a21      	ldr	r2, [pc, #132]	; (800a0ec <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 800a068:	4293      	cmp	r3, r2
 800a06a:	d013      	beq.n	800a094 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	4a1f      	ldr	r2, [pc, #124]	; (800a0f0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 800a072:	4293      	cmp	r3, r2
 800a074:	d00e      	beq.n	800a094 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	4a1e      	ldr	r2, [pc, #120]	; (800a0f4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 800a07c:	4293      	cmp	r3, r2
 800a07e:	d009      	beq.n	800a094 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	4a1c      	ldr	r2, [pc, #112]	; (800a0f8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 800a086:	4293      	cmp	r3, r2
 800a088:	d004      	beq.n	800a094 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	4a1b      	ldr	r2, [pc, #108]	; (800a0fc <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 800a090:	4293      	cmp	r3, r2
 800a092:	d101      	bne.n	800a098 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 800a094:	2301      	movs	r3, #1
 800a096:	e000      	b.n	800a09a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 800a098:	2300      	movs	r3, #0
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d00a      	beq.n	800a0b4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 800a09e:	68fa      	ldr	r2, [r7, #12]
 800a0a0:	4b17      	ldr	r3, [pc, #92]	; (800a100 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 800a0a2:	4413      	add	r3, r2
 800a0a4:	009b      	lsls	r3, r3, #2
 800a0a6:	461a      	mov	r2, r3
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	4a15      	ldr	r2, [pc, #84]	; (800a104 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 800a0b0:	671a      	str	r2, [r3, #112]	; 0x70
 800a0b2:	e009      	b.n	800a0c8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a0b4:	68fa      	ldr	r2, [r7, #12]
 800a0b6:	4b14      	ldr	r3, [pc, #80]	; (800a108 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 800a0b8:	4413      	add	r3, r2
 800a0ba:	009b      	lsls	r3, r3, #2
 800a0bc:	461a      	mov	r2, r3
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	66da      	str	r2, [r3, #108]	; 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	4a11      	ldr	r2, [pc, #68]	; (800a10c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 800a0c6:	671a      	str	r2, [r3, #112]	; 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 800a0c8:	68fb      	ldr	r3, [r7, #12]
 800a0ca:	3b01      	subs	r3, #1
 800a0cc:	2201      	movs	r2, #1
 800a0ce:	409a      	lsls	r2, r3
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	675a      	str	r2, [r3, #116]	; 0x74
  }
}
 800a0d4:	bf00      	nop
 800a0d6:	3714      	adds	r7, #20
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0de:	4770      	bx	lr
 800a0e0:	58025408 	.word	0x58025408
 800a0e4:	5802541c 	.word	0x5802541c
 800a0e8:	58025430 	.word	0x58025430
 800a0ec:	58025444 	.word	0x58025444
 800a0f0:	58025458 	.word	0x58025458
 800a0f4:	5802546c 	.word	0x5802546c
 800a0f8:	58025480 	.word	0x58025480
 800a0fc:	58025494 	.word	0x58025494
 800a100:	1600963f 	.word	0x1600963f
 800a104:	58025940 	.word	0x58025940
 800a108:	1000823f 	.word	0x1000823f
 800a10c:	40020940 	.word	0x40020940

0800a110 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 800a110:	b580      	push	{r7, lr}
 800a112:	b082      	sub	sp, #8
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d101      	bne.n	800a122 <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 800a11e:	2301      	movs	r3, #1
 800a120:	e04f      	b.n	800a1c2 <HAL_DMA2D_Init+0xb2>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 800a128:	b2db      	uxtb	r3, r3
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d106      	bne.n	800a13c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	2200      	movs	r2, #0
 800a132:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800a136:	6878      	ldr	r0, [r7, #4]
 800a138:	f7f6 fcca 	bl	8000ad0 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2202      	movs	r2, #2
 800a140:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE | DMA2D_CR_LOM, hdma2d->Init.Mode | hdma2d->Init.LineOffsetMode);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	681a      	ldr	r2, [r3, #0]
 800a14a:	4b20      	ldr	r3, [pc, #128]	; (800a1cc <HAL_DMA2D_Init+0xbc>)
 800a14c:	4013      	ands	r3, r2
 800a14e:	687a      	ldr	r2, [r7, #4]
 800a150:	6851      	ldr	r1, [r2, #4]
 800a152:	687a      	ldr	r2, [r7, #4]
 800a154:	69d2      	ldr	r2, [r2, #28]
 800a156:	4311      	orrs	r1, r2
 800a158:	687a      	ldr	r2, [r7, #4]
 800a15a:	6812      	ldr	r2, [r2, #0]
 800a15c:	430b      	orrs	r3, r1
 800a15e:	6013      	str	r3, [r2, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM | DMA2D_OPFCCR_SB,
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a166:	4b1a      	ldr	r3, [pc, #104]	; (800a1d0 <HAL_DMA2D_Init+0xc0>)
 800a168:	4013      	ands	r3, r2
 800a16a:	687a      	ldr	r2, [r7, #4]
 800a16c:	6891      	ldr	r1, [r2, #8]
 800a16e:	687a      	ldr	r2, [r7, #4]
 800a170:	6992      	ldr	r2, [r2, #24]
 800a172:	4311      	orrs	r1, r2
 800a174:	687a      	ldr	r2, [r7, #4]
 800a176:	6812      	ldr	r2, [r2, #0]
 800a178:	430b      	orrs	r3, r1
 800a17a:	6353      	str	r3, [r2, #52]	; 0x34
             hdma2d->Init.ColorMode | hdma2d->Init.BytesSwap);

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a182:	4b14      	ldr	r3, [pc, #80]	; (800a1d4 <HAL_DMA2D_Init+0xc4>)
 800a184:	4013      	ands	r3, r2
 800a186:	687a      	ldr	r2, [r7, #4]
 800a188:	68d1      	ldr	r1, [r2, #12]
 800a18a:	687a      	ldr	r2, [r7, #4]
 800a18c:	6812      	ldr	r2, [r2, #0]
 800a18e:	430b      	orrs	r3, r1
 800a190:	6413      	str	r3, [r2, #64]	; 0x40
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a198:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	691b      	ldr	r3, [r3, #16]
 800a1a0:	051a      	lsls	r2, r3, #20
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	695b      	ldr	r3, [r3, #20]
 800a1a6:	055b      	lsls	r3, r3, #21
 800a1a8:	431a      	orrs	r2, r3
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	430a      	orrs	r2, r1
 800a1b0:	635a      	str	r2, [r3, #52]	; 0x34
             ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | \
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2201      	movs	r2, #1
 800a1bc:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

  return HAL_OK;
 800a1c0:	2300      	movs	r3, #0
}
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	3708      	adds	r7, #8
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	bd80      	pop	{r7, pc}
 800a1ca:	bf00      	nop
 800a1cc:	fff8ffbf 	.word	0xfff8ffbf
 800a1d0:	fffffef8 	.word	0xfffffef8
 800a1d4:	ffff0000 	.word	0xffff0000

0800a1d8 <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b086      	sub	sp, #24
 800a1dc:	af02      	add	r7, sp, #8
 800a1de:	60f8      	str	r0, [r7, #12]
 800a1e0:	60b9      	str	r1, [r7, #8]
 800a1e2:	607a      	str	r2, [r7, #4]
 800a1e4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800a1ec:	2b01      	cmp	r3, #1
 800a1ee:	d101      	bne.n	800a1f4 <HAL_DMA2D_Start+0x1c>
 800a1f0:	2302      	movs	r3, #2
 800a1f2:	e018      	b.n	800a226 <HAL_DMA2D_Start+0x4e>
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	2201      	movs	r2, #1
 800a1f8:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	2202      	movs	r2, #2
 800a200:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800a204:	69bb      	ldr	r3, [r7, #24]
 800a206:	9300      	str	r3, [sp, #0]
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	687a      	ldr	r2, [r7, #4]
 800a20c:	68b9      	ldr	r1, [r7, #8]
 800a20e:	68f8      	ldr	r0, [r7, #12]
 800a210:	f000 fab4 	bl	800a77c <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	681a      	ldr	r2, [r3, #0]
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	f042 0201 	orr.w	r2, r2, #1
 800a222:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800a224:	2300      	movs	r3, #0
}
 800a226:	4618      	mov	r0, r3
 800a228:	3710      	adds	r7, #16
 800a22a:	46bd      	mov	sp, r7
 800a22c:	bd80      	pop	{r7, pc}

0800a22e <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 800a22e:	b580      	push	{r7, lr}
 800a230:	b086      	sub	sp, #24
 800a232:	af00      	add	r7, sp, #0
 800a234:	6078      	str	r0, [r7, #4]
 800a236:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 800a238:	2300      	movs	r3, #0
 800a23a:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	f003 0301 	and.w	r3, r3, #1
 800a246:	2b00      	cmp	r3, #0
 800a248:	d056      	beq.n	800a2f8 <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800a24a:	f7fc fb81 	bl	8006950 <HAL_GetTick>
 800a24e:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800a250:	e04b      	b.n	800a2ea <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	681b      	ldr	r3, [r3, #0]
 800a256:	685b      	ldr	r3, [r3, #4]
 800a258:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 800a25a:	68fb      	ldr	r3, [r7, #12]
 800a25c:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800a260:	2b00      	cmp	r3, #0
 800a262:	d023      	beq.n	800a2ac <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	f003 0320 	and.w	r3, r3, #32
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d005      	beq.n	800a27a <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a272:	f043 0202 	orr.w	r2, r3, #2
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	665a      	str	r2, [r3, #100]	; 0x64
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800a27a:	68fb      	ldr	r3, [r7, #12]
 800a27c:	f003 0301 	and.w	r3, r3, #1
 800a280:	2b00      	cmp	r3, #0
 800a282:	d005      	beq.n	800a290 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a288:	f043 0201 	orr.w	r2, r3, #1
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	665a      	str	r2, [r3, #100]	; 0x64
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	681b      	ldr	r3, [r3, #0]
 800a294:	2221      	movs	r2, #33	; 0x21
 800a296:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	2204      	movs	r2, #4
 800a29c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	e0a5      	b.n	800a3f8 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2b2:	d01a      	beq.n	800a2ea <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a2b4:	f7fc fb4c 	bl	8006950 <HAL_GetTick>
 800a2b8:	4602      	mov	r2, r0
 800a2ba:	697b      	ldr	r3, [r7, #20]
 800a2bc:	1ad3      	subs	r3, r2, r3
 800a2be:	683a      	ldr	r2, [r7, #0]
 800a2c0:	429a      	cmp	r2, r3
 800a2c2:	d302      	bcc.n	800a2ca <HAL_DMA2D_PollForTransfer+0x9c>
 800a2c4:	683b      	ldr	r3, [r7, #0]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d10f      	bne.n	800a2ea <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a2ce:	f043 0220 	orr.w	r2, r3, #32
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	665a      	str	r2, [r3, #100]	; 0x64

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	2203      	movs	r2, #3
 800a2da:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

          return HAL_TIMEOUT;
 800a2e6:	2303      	movs	r3, #3
 800a2e8:	e086      	b.n	800a3f8 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	685b      	ldr	r3, [r3, #4]
 800a2f0:	f003 0302 	and.w	r3, r3, #2
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d0ac      	beq.n	800a252 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	69db      	ldr	r3, [r3, #28]
 800a2fe:	f003 0320 	and.w	r3, r3, #32
 800a302:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a30a:	f003 0320 	and.w	r3, r3, #32
 800a30e:	693a      	ldr	r2, [r7, #16]
 800a310:	4313      	orrs	r3, r2
 800a312:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 800a314:	693b      	ldr	r3, [r7, #16]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d061      	beq.n	800a3de <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800a31a:	f7fc fb19 	bl	8006950 <HAL_GetTick>
 800a31e:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800a320:	e056      	b.n	800a3d0 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	685b      	ldr	r3, [r3, #4]
 800a328:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	f003 0329 	and.w	r3, r3, #41	; 0x29
 800a330:	2b00      	cmp	r3, #0
 800a332:	d02e      	beq.n	800a392 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	f003 0308 	and.w	r3, r3, #8
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d005      	beq.n	800a34a <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a342:	f043 0204 	orr.w	r2, r3, #4
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	665a      	str	r2, [r3, #100]	; 0x64
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	f003 0320 	and.w	r3, r3, #32
 800a350:	2b00      	cmp	r3, #0
 800a352:	d005      	beq.n	800a360 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a358:	f043 0202 	orr.w	r2, r3, #2
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	665a      	str	r2, [r3, #100]	; 0x64
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	f003 0301 	and.w	r3, r3, #1
 800a366:	2b00      	cmp	r3, #0
 800a368:	d005      	beq.n	800a376 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a36e:	f043 0201 	orr.w	r2, r3, #1
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	665a      	str	r2, [r3, #100]	; 0x64
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	2229      	movs	r2, #41	; 0x29
 800a37c:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	2204      	movs	r2, #4
 800a382:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	2200      	movs	r2, #0
 800a38a:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 800a38e:	2301      	movs	r3, #1
 800a390:	e032      	b.n	800a3f8 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a392:	683b      	ldr	r3, [r7, #0]
 800a394:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a398:	d01a      	beq.n	800a3d0 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a39a:	f7fc fad9 	bl	8006950 <HAL_GetTick>
 800a39e:	4602      	mov	r2, r0
 800a3a0:	697b      	ldr	r3, [r7, #20]
 800a3a2:	1ad3      	subs	r3, r2, r3
 800a3a4:	683a      	ldr	r2, [r7, #0]
 800a3a6:	429a      	cmp	r2, r3
 800a3a8:	d302      	bcc.n	800a3b0 <HAL_DMA2D_PollForTransfer+0x182>
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d10f      	bne.n	800a3d0 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a3b4:	f043 0220 	orr.w	r2, r3, #32
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	665a      	str	r2, [r3, #100]	; 0x64

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	2203      	movs	r2, #3
 800a3c0:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	2200      	movs	r2, #0
 800a3c8:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

          return HAL_TIMEOUT;
 800a3cc:	2303      	movs	r3, #3
 800a3ce:	e013      	b.n	800a3f8 <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	685b      	ldr	r3, [r3, #4]
 800a3d6:	f003 0310 	and.w	r3, r3, #16
 800a3da:	2b00      	cmp	r3, #0
 800a3dc:	d0a1      	beq.n	800a322 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	2212      	movs	r2, #18
 800a3e4:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	2201      	movs	r2, #1
 800a3ea:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 800a3f6:	2300      	movs	r3, #0
}
 800a3f8:	4618      	mov	r0, r3
 800a3fa:	3718      	adds	r7, #24
 800a3fc:	46bd      	mov	sp, r7
 800a3fe:	bd80      	pop	{r7, pc}

0800a400 <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 800a400:	b580      	push	{r7, lr}
 800a402:	b084      	sub	sp, #16
 800a404:	af00      	add	r7, sp, #0
 800a406:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	685b      	ldr	r3, [r3, #4]
 800a40e:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	f003 0301 	and.w	r3, r3, #1
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d026      	beq.n	800a470 <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800a422:	68bb      	ldr	r3, [r7, #8]
 800a424:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d021      	beq.n	800a470 <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	681a      	ldr	r2, [r3, #0]
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a43a:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a440:	f043 0201 	orr.w	r2, r3, #1
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	665a      	str	r2, [r3, #100]	; 0x64

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	2201      	movs	r2, #1
 800a44e:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	2204      	movs	r2, #4
 800a454:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2200      	movs	r2, #0
 800a45c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

      if (hdma2d->XferErrorCallback != NULL)
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a464:	2b00      	cmp	r3, #0
 800a466:	d003      	beq.n	800a470 <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a46c:	6878      	ldr	r0, [r7, #4]
 800a46e:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	f003 0320 	and.w	r3, r3, #32
 800a476:	2b00      	cmp	r3, #0
 800a478:	d026      	beq.n	800a4c8 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 800a47a:	68bb      	ldr	r3, [r7, #8]
 800a47c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800a480:	2b00      	cmp	r3, #0
 800a482:	d021      	beq.n	800a4c8 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	681a      	ldr	r2, [r3, #0]
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a492:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	2220      	movs	r2, #32
 800a49a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a4a0:	f043 0202 	orr.w	r2, r3, #2
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	665a      	str	r2, [r3, #100]	; 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	2204      	movs	r2, #4
 800a4ac:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

      if (hdma2d->XferErrorCallback != NULL)
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4bc:	2b00      	cmp	r3, #0
 800a4be:	d003      	beq.n	800a4c8 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4c4:	6878      	ldr	r0, [r7, #4]
 800a4c6:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	f003 0308 	and.w	r3, r3, #8
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d026      	beq.n	800a520 <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800a4d2:	68bb      	ldr	r3, [r7, #8]
 800a4d4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a4d8:	2b00      	cmp	r3, #0
 800a4da:	d021      	beq.n	800a520 <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	681a      	ldr	r2, [r3, #0]
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a4ea:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	2208      	movs	r2, #8
 800a4f2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a4f8:	f043 0204 	orr.w	r2, r3, #4
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	665a      	str	r2, [r3, #100]	; 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2204      	movs	r2, #4
 800a504:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	2200      	movs	r2, #0
 800a50c:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

      if (hdma2d->XferErrorCallback != NULL)
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a514:	2b00      	cmp	r3, #0
 800a516:	d003      	beq.n	800a520 <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a51c:	6878      	ldr	r0, [r7, #4]
 800a51e:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	f003 0304 	and.w	r3, r3, #4
 800a526:	2b00      	cmp	r3, #0
 800a528:	d013      	beq.n	800a552 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 800a52a:	68bb      	ldr	r3, [r7, #8]
 800a52c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a530:	2b00      	cmp	r3, #0
 800a532:	d00e      	beq.n	800a552 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 800a534:	687b      	ldr	r3, [r7, #4]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	681a      	ldr	r2, [r3, #0]
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a542:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	2204      	movs	r2, #4
 800a54a:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 800a54c:	6878      	ldr	r0, [r7, #4]
 800a54e:	f000 f853 	bl	800a5f8 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	f003 0302 	and.w	r3, r3, #2
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d024      	beq.n	800a5a6 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 800a55c:	68bb      	ldr	r3, [r7, #8]
 800a55e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a562:	2b00      	cmp	r3, #0
 800a564:	d01f      	beq.n	800a5a6 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	681a      	ldr	r2, [r3, #0]
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800a574:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	2202      	movs	r2, #2
 800a57c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	665a      	str	r2, [r3, #100]	; 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	2201      	movs	r2, #1
 800a58a:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	2200      	movs	r2, #0
 800a592:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

      if (hdma2d->XferCpltCallback != NULL)
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	6a1b      	ldr	r3, [r3, #32]
 800a59a:	2b00      	cmp	r3, #0
 800a59c:	d003      	beq.n	800a5a6 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	6a1b      	ldr	r3, [r3, #32]
 800a5a2:	6878      	ldr	r0, [r7, #4]
 800a5a4:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	f003 0310 	and.w	r3, r3, #16
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d01f      	beq.n	800a5f0 <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 800a5b0:	68bb      	ldr	r3, [r7, #8]
 800a5b2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a5b6:	2b00      	cmp	r3, #0
 800a5b8:	d01a      	beq.n	800a5f0 <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	681a      	ldr	r2, [r3, #0]
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a5c8:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	2210      	movs	r2, #16
 800a5d0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	665a      	str	r2, [r3, #100]	; 0x64

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	2201      	movs	r2, #1
 800a5de:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	2200      	movs	r2, #0
 800a5e6:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 800a5ea:	6878      	ldr	r0, [r7, #4]
 800a5ec:	f000 f80e 	bl	800a60c <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 800a5f0:	bf00      	nop
 800a5f2:	3710      	adds	r7, #16
 800a5f4:	46bd      	mov	sp, r7
 800a5f6:	bd80      	pop	{r7, pc}

0800a5f8 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 800a5f8:	b480      	push	{r7}
 800a5fa:	b083      	sub	sp, #12
 800a5fc:	af00      	add	r7, sp, #0
 800a5fe:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 800a600:	bf00      	nop
 800a602:	370c      	adds	r7, #12
 800a604:	46bd      	mov	sp, r7
 800a606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60a:	4770      	bx	lr

0800a60c <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 800a60c:	b480      	push	{r7}
 800a60e:	b083      	sub	sp, #12
 800a610:	af00      	add	r7, sp, #0
 800a612:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 800a614:	bf00      	nop
 800a616:	370c      	adds	r7, #12
 800a618:	46bd      	mov	sp, r7
 800a61a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61e:	4770      	bx	lr

0800a620 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 800a620:	b480      	push	{r7}
 800a622:	b087      	sub	sp, #28
 800a624:	af00      	add	r7, sp, #0
 800a626:	6078      	str	r0, [r7, #4]
 800a628:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	685b      	ldr	r3, [r3, #4]
 800a62e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
    }
  }
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));

  if ((LayerIdx == DMA2D_FOREGROUND_LAYER) && (hdma2d->LayerCfg[LayerIdx].InputColorMode == DMA2D_INPUT_YCBCR))
 800a632:	683b      	ldr	r3, [r7, #0]
 800a634:	2b01      	cmp	r3, #1
  {
    assert_param(IS_DMA2D_CHROMA_SUB_SAMPLING(hdma2d->LayerCfg[LayerIdx].ChromaSubSampling));
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	f893 3060 	ldrb.w	r3, [r3, #96]	; 0x60
 800a63c:	2b01      	cmp	r3, #1
 800a63e:	d101      	bne.n	800a644 <HAL_DMA2D_ConfigLayer+0x24>
 800a640:	2302      	movs	r3, #2
 800a642:	e092      	b.n	800a76a <HAL_DMA2D_ConfigLayer+0x14a>
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2201      	movs	r2, #1
 800a648:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	2202      	movs	r2, #2
 800a650:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 800a654:	683a      	ldr	r2, [r7, #0]
 800a656:	4613      	mov	r3, r2
 800a658:	00db      	lsls	r3, r3, #3
 800a65a:	1a9b      	subs	r3, r3, r2
 800a65c:	009b      	lsls	r3, r3, #2
 800a65e:	3328      	adds	r3, #40	; 0x28
 800a660:	687a      	ldr	r2, [r7, #4]
 800a662:	4413      	add	r3, r2
 800a664:	60fb      	str	r3, [r7, #12]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	685a      	ldr	r2, [r3, #4]
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	689b      	ldr	r3, [r3, #8]
 800a66e:	041b      	lsls	r3, r3, #16
 800a670:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	691b      	ldr	r3, [r3, #16]
 800a676:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 800a678:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	695b      	ldr	r3, [r3, #20]
 800a67e:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 800a680:	4313      	orrs	r3, r2
 800a682:	613b      	str	r3, [r7, #16]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 800a684:	4b3c      	ldr	r3, [pc, #240]	; (800a778 <HAL_DMA2D_ConfigLayer+0x158>)
 800a686:	617b      	str	r3, [r7, #20]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	685b      	ldr	r3, [r3, #4]
 800a68c:	2b0a      	cmp	r3, #10
 800a68e:	d003      	beq.n	800a698 <HAL_DMA2D_ConfigLayer+0x78>
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	685b      	ldr	r3, [r3, #4]
 800a694:	2b09      	cmp	r3, #9
 800a696:	d107      	bne.n	800a6a8 <HAL_DMA2D_ConfigLayer+0x88>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	68db      	ldr	r3, [r3, #12]
 800a69c:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800a6a0:	693a      	ldr	r2, [r7, #16]
 800a6a2:	4313      	orrs	r3, r2
 800a6a4:	613b      	str	r3, [r7, #16]
 800a6a6:	e005      	b.n	800a6b4 <HAL_DMA2D_ConfigLayer+0x94>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	68db      	ldr	r3, [r3, #12]
 800a6ac:	061b      	lsls	r3, r3, #24
 800a6ae:	693a      	ldr	r2, [r7, #16]
 800a6b0:	4313      	orrs	r3, r2
 800a6b2:	613b      	str	r3, [r7, #16]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 800a6b4:	683b      	ldr	r3, [r7, #0]
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d120      	bne.n	800a6fc <HAL_DMA2D_ConfigLayer+0xdc>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a6c0:	697b      	ldr	r3, [r7, #20]
 800a6c2:	43db      	mvns	r3, r3
 800a6c4:	ea02 0103 	and.w	r1, r2, r3
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	693a      	ldr	r2, [r7, #16]
 800a6ce:	430a      	orrs	r2, r1
 800a6d0:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	68fa      	ldr	r2, [r7, #12]
 800a6d8:	6812      	ldr	r2, [r2, #0]
 800a6da:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	685b      	ldr	r3, [r3, #4]
 800a6e0:	2b0a      	cmp	r3, #10
 800a6e2:	d003      	beq.n	800a6ec <HAL_DMA2D_ConfigLayer+0xcc>
 800a6e4:	68fb      	ldr	r3, [r7, #12]
 800a6e6:	685b      	ldr	r3, [r3, #4]
 800a6e8:	2b09      	cmp	r3, #9
 800a6ea:	d135      	bne.n	800a758 <HAL_DMA2D_ConfigLayer+0x138>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	68da      	ldr	r2, [r3, #12]
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800a6f8:	629a      	str	r2, [r3, #40]	; 0x28
 800a6fa:	e02d      	b.n	800a758 <HAL_DMA2D_ConfigLayer+0x138>
  }
  /* Configure the foreground DMA2D layer */
  else
  {

    if (pLayerCfg->InputColorMode == DMA2D_INPUT_YCBCR)
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	685b      	ldr	r3, [r3, #4]
 800a700:	2b0b      	cmp	r3, #11
 800a702:	d109      	bne.n	800a718 <HAL_DMA2D_ConfigLayer+0xf8>
    {
      regValue |= (pLayerCfg->ChromaSubSampling << DMA2D_FGPFCCR_CSS_Pos);
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	699b      	ldr	r3, [r3, #24]
 800a708:	049b      	lsls	r3, r3, #18
 800a70a:	693a      	ldr	r2, [r7, #16]
 800a70c:	4313      	orrs	r3, r2
 800a70e:	613b      	str	r3, [r7, #16]
      regMask  |= DMA2D_FGPFCCR_CSS;
 800a710:	697b      	ldr	r3, [r7, #20]
 800a712:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 800a716:	617b      	str	r3, [r7, #20]
    }

    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	69da      	ldr	r2, [r3, #28]
 800a71e:	697b      	ldr	r3, [r7, #20]
 800a720:	43db      	mvns	r3, r3
 800a722:	ea02 0103 	and.w	r1, r2, r3
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	693a      	ldr	r2, [r7, #16]
 800a72c:	430a      	orrs	r2, r1
 800a72e:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	681b      	ldr	r3, [r3, #0]
 800a734:	68fa      	ldr	r2, [r7, #12]
 800a736:	6812      	ldr	r2, [r2, #0]
 800a738:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	685b      	ldr	r3, [r3, #4]
 800a73e:	2b0a      	cmp	r3, #10
 800a740:	d003      	beq.n	800a74a <HAL_DMA2D_ConfigLayer+0x12a>
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	685b      	ldr	r3, [r3, #4]
 800a746:	2b09      	cmp	r3, #9
 800a748:	d106      	bne.n	800a758 <HAL_DMA2D_ConfigLayer+0x138>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	68da      	ldr	r2, [r3, #12]
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800a756:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	2201      	movs	r2, #1
 800a75c:	f883 2061 	strb.w	r2, [r3, #97]	; 0x61

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	2200      	movs	r2, #0
 800a764:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60

  return HAL_OK;
 800a768:	2300      	movs	r3, #0
}
 800a76a:	4618      	mov	r0, r3
 800a76c:	371c      	adds	r7, #28
 800a76e:	46bd      	mov	sp, r7
 800a770:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a774:	4770      	bx	lr
 800a776:	bf00      	nop
 800a778:	ff33000f 	.word	0xff33000f

0800a77c <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 800a77c:	b480      	push	{r7}
 800a77e:	b08b      	sub	sp, #44	; 0x2c
 800a780:	af00      	add	r7, sp, #0
 800a782:	60f8      	str	r0, [r7, #12]
 800a784:	60b9      	str	r1, [r7, #8]
 800a786:	607a      	str	r2, [r7, #4]
 800a788:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 800a78a:	68fb      	ldr	r3, [r7, #12]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a790:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800a794:	683b      	ldr	r3, [r7, #0]
 800a796:	041a      	lsls	r2, r3, #16
 800a798:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a79a:	431a      	orrs	r2, r3
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	430a      	orrs	r2, r1
 800a7a2:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	681b      	ldr	r3, [r3, #0]
 800a7a8:	687a      	ldr	r2, [r7, #4]
 800a7aa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	685b      	ldr	r3, [r3, #4]
 800a7b0:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800a7b4:	d174      	bne.n	800a8a0 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800a7b6:	68bb      	ldr	r3, [r7, #8]
 800a7b8:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800a7bc:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800a7be:	68bb      	ldr	r3, [r7, #8]
 800a7c0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800a7c4:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800a7c6:	68bb      	ldr	r3, [r7, #8]
 800a7c8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800a7cc:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 800a7ce:	68bb      	ldr	r3, [r7, #8]
 800a7d0:	b2db      	uxtb	r3, r3
 800a7d2:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	689b      	ldr	r3, [r3, #8]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d108      	bne.n	800a7ee <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 800a7dc:	69ba      	ldr	r2, [r7, #24]
 800a7de:	69fb      	ldr	r3, [r7, #28]
 800a7e0:	431a      	orrs	r2, r3
 800a7e2:	6a3b      	ldr	r3, [r7, #32]
 800a7e4:	4313      	orrs	r3, r2
 800a7e6:	697a      	ldr	r2, [r7, #20]
 800a7e8:	4313      	orrs	r3, r2
 800a7ea:	627b      	str	r3, [r7, #36]	; 0x24
 800a7ec:	e053      	b.n	800a896 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	689b      	ldr	r3, [r3, #8]
 800a7f2:	2b01      	cmp	r3, #1
 800a7f4:	d106      	bne.n	800a804 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800a7f6:	69ba      	ldr	r2, [r7, #24]
 800a7f8:	69fb      	ldr	r3, [r7, #28]
 800a7fa:	4313      	orrs	r3, r2
 800a7fc:	697a      	ldr	r2, [r7, #20]
 800a7fe:	4313      	orrs	r3, r2
 800a800:	627b      	str	r3, [r7, #36]	; 0x24
 800a802:	e048      	b.n	800a896 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	689b      	ldr	r3, [r3, #8]
 800a808:	2b02      	cmp	r3, #2
 800a80a:	d111      	bne.n	800a830 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 800a80c:	69fb      	ldr	r3, [r7, #28]
 800a80e:	0cdb      	lsrs	r3, r3, #19
 800a810:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800a812:	69bb      	ldr	r3, [r7, #24]
 800a814:	0a9b      	lsrs	r3, r3, #10
 800a816:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800a818:	697b      	ldr	r3, [r7, #20]
 800a81a:	08db      	lsrs	r3, r3, #3
 800a81c:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800a81e:	69bb      	ldr	r3, [r7, #24]
 800a820:	015a      	lsls	r2, r3, #5
 800a822:	69fb      	ldr	r3, [r7, #28]
 800a824:	02db      	lsls	r3, r3, #11
 800a826:	4313      	orrs	r3, r2
 800a828:	697a      	ldr	r2, [r7, #20]
 800a82a:	4313      	orrs	r3, r2
 800a82c:	627b      	str	r3, [r7, #36]	; 0x24
 800a82e:	e032      	b.n	800a896 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	689b      	ldr	r3, [r3, #8]
 800a834:	2b03      	cmp	r3, #3
 800a836:	d117      	bne.n	800a868 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 800a838:	6a3b      	ldr	r3, [r7, #32]
 800a83a:	0fdb      	lsrs	r3, r3, #31
 800a83c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 800a83e:	69fb      	ldr	r3, [r7, #28]
 800a840:	0cdb      	lsrs	r3, r3, #19
 800a842:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 800a844:	69bb      	ldr	r3, [r7, #24]
 800a846:	0adb      	lsrs	r3, r3, #11
 800a848:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 800a84a:	697b      	ldr	r3, [r7, #20]
 800a84c:	08db      	lsrs	r3, r3, #3
 800a84e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 800a850:	69bb      	ldr	r3, [r7, #24]
 800a852:	015a      	lsls	r2, r3, #5
 800a854:	69fb      	ldr	r3, [r7, #28]
 800a856:	029b      	lsls	r3, r3, #10
 800a858:	431a      	orrs	r2, r3
 800a85a:	6a3b      	ldr	r3, [r7, #32]
 800a85c:	03db      	lsls	r3, r3, #15
 800a85e:	4313      	orrs	r3, r2
 800a860:	697a      	ldr	r2, [r7, #20]
 800a862:	4313      	orrs	r3, r2
 800a864:	627b      	str	r3, [r7, #36]	; 0x24
 800a866:	e016      	b.n	800a896 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 800a868:	6a3b      	ldr	r3, [r7, #32]
 800a86a:	0f1b      	lsrs	r3, r3, #28
 800a86c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 800a86e:	69fb      	ldr	r3, [r7, #28]
 800a870:	0d1b      	lsrs	r3, r3, #20
 800a872:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 800a874:	69bb      	ldr	r3, [r7, #24]
 800a876:	0b1b      	lsrs	r3, r3, #12
 800a878:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 800a87a:	697b      	ldr	r3, [r7, #20]
 800a87c:	091b      	lsrs	r3, r3, #4
 800a87e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 800a880:	69bb      	ldr	r3, [r7, #24]
 800a882:	011a      	lsls	r2, r3, #4
 800a884:	69fb      	ldr	r3, [r7, #28]
 800a886:	021b      	lsls	r3, r3, #8
 800a888:	431a      	orrs	r2, r3
 800a88a:	6a3b      	ldr	r3, [r7, #32]
 800a88c:	031b      	lsls	r3, r3, #12
 800a88e:	4313      	orrs	r3, r2
 800a890:	697a      	ldr	r2, [r7, #20]
 800a892:	4313      	orrs	r3, r2
 800a894:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a89c:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC,M2M_Blending or M2M_blending with fixed color BG DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 800a89e:	e00d      	b.n	800a8bc <DMA2D_SetConfig+0x140>
  else if (hdma2d->Init.Mode == DMA2D_M2M_BLEND_FG) /*M2M_blending with fixed color FG DMA2D Mode selected*/
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	685b      	ldr	r3, [r3, #4]
 800a8a4:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800a8a8:	d104      	bne.n	800a8b4 <DMA2D_SetConfig+0x138>
    WRITE_REG(hdma2d->Instance->BGMAR, pdata);
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	68ba      	ldr	r2, [r7, #8]
 800a8b0:	615a      	str	r2, [r3, #20]
}
 800a8b2:	e003      	b.n	800a8bc <DMA2D_SetConfig+0x140>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	68ba      	ldr	r2, [r7, #8]
 800a8ba:	60da      	str	r2, [r3, #12]
}
 800a8bc:	bf00      	nop
 800a8be:	372c      	adds	r7, #44	; 0x2c
 800a8c0:	46bd      	mov	sp, r7
 800a8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c6:	4770      	bx	lr

0800a8c8 <HAL_DMAEx_MultiBufferStart_IT>:
  * @param  SecondMemAddress: The second memory Buffer address in case of multi buffer Transfer
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
{
 800a8c8:	b580      	push	{r7, lr}
 800a8ca:	b086      	sub	sp, #24
 800a8cc:	af00      	add	r7, sp, #0
 800a8ce:	60f8      	str	r0, [r7, #12]
 800a8d0:	60b9      	str	r1, [r7, #8]
 800a8d2:	607a      	str	r2, [r7, #4]
 800a8d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	75fb      	strb	r3, [r7, #23]
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Memory-to-memory transfer not supported in double buffering mode */
  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	689b      	ldr	r3, [r3, #8]
 800a8de:	2b80      	cmp	r3, #128	; 0x80
 800a8e0:	d105      	bne.n	800a8ee <HAL_DMAEx_MultiBufferStart_IT+0x26>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a8e8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800a8ea:	2301      	movs	r3, #1
 800a8ec:	e315      	b.n	800af1a <HAL_DMAEx_MultiBufferStart_IT+0x652>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a8f4:	2b01      	cmp	r3, #1
 800a8f6:	d101      	bne.n	800a8fc <HAL_DMAEx_MultiBufferStart_IT+0x34>
 800a8f8:	2302      	movs	r3, #2
 800a8fa:	e30e      	b.n	800af1a <HAL_DMAEx_MultiBufferStart_IT+0x652>
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	2201      	movs	r2, #1
 800a900:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a90a:	b2db      	uxtb	r3, r3
 800a90c:	2b01      	cmp	r3, #1
 800a90e:	f040 82fd 	bne.w	800af0c <HAL_DMAEx_MultiBufferStart_IT+0x644>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	2202      	movs	r2, #2
 800a916:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	2200      	movs	r2, #0
 800a91e:	655a      	str	r2, [r3, #84]	; 0x54

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	4a82      	ldr	r2, [pc, #520]	; (800ab30 <HAL_DMAEx_MultiBufferStart_IT+0x268>)
 800a926:	4293      	cmp	r3, r2
 800a928:	d04a      	beq.n	800a9c0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	4a81      	ldr	r2, [pc, #516]	; (800ab34 <HAL_DMAEx_MultiBufferStart_IT+0x26c>)
 800a930:	4293      	cmp	r3, r2
 800a932:	d045      	beq.n	800a9c0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	4a7f      	ldr	r2, [pc, #508]	; (800ab38 <HAL_DMAEx_MultiBufferStart_IT+0x270>)
 800a93a:	4293      	cmp	r3, r2
 800a93c:	d040      	beq.n	800a9c0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	4a7e      	ldr	r2, [pc, #504]	; (800ab3c <HAL_DMAEx_MultiBufferStart_IT+0x274>)
 800a944:	4293      	cmp	r3, r2
 800a946:	d03b      	beq.n	800a9c0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	4a7c      	ldr	r2, [pc, #496]	; (800ab40 <HAL_DMAEx_MultiBufferStart_IT+0x278>)
 800a94e:	4293      	cmp	r3, r2
 800a950:	d036      	beq.n	800a9c0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	4a7b      	ldr	r2, [pc, #492]	; (800ab44 <HAL_DMAEx_MultiBufferStart_IT+0x27c>)
 800a958:	4293      	cmp	r3, r2
 800a95a:	d031      	beq.n	800a9c0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	4a79      	ldr	r2, [pc, #484]	; (800ab48 <HAL_DMAEx_MultiBufferStart_IT+0x280>)
 800a962:	4293      	cmp	r3, r2
 800a964:	d02c      	beq.n	800a9c0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	4a78      	ldr	r2, [pc, #480]	; (800ab4c <HAL_DMAEx_MultiBufferStart_IT+0x284>)
 800a96c:	4293      	cmp	r3, r2
 800a96e:	d027      	beq.n	800a9c0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	4a76      	ldr	r2, [pc, #472]	; (800ab50 <HAL_DMAEx_MultiBufferStart_IT+0x288>)
 800a976:	4293      	cmp	r3, r2
 800a978:	d022      	beq.n	800a9c0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	4a75      	ldr	r2, [pc, #468]	; (800ab54 <HAL_DMAEx_MultiBufferStart_IT+0x28c>)
 800a980:	4293      	cmp	r3, r2
 800a982:	d01d      	beq.n	800a9c0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	4a73      	ldr	r2, [pc, #460]	; (800ab58 <HAL_DMAEx_MultiBufferStart_IT+0x290>)
 800a98a:	4293      	cmp	r3, r2
 800a98c:	d018      	beq.n	800a9c0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	4a72      	ldr	r2, [pc, #456]	; (800ab5c <HAL_DMAEx_MultiBufferStart_IT+0x294>)
 800a994:	4293      	cmp	r3, r2
 800a996:	d013      	beq.n	800a9c0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	4a70      	ldr	r2, [pc, #448]	; (800ab60 <HAL_DMAEx_MultiBufferStart_IT+0x298>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d00e      	beq.n	800a9c0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	4a6f      	ldr	r2, [pc, #444]	; (800ab64 <HAL_DMAEx_MultiBufferStart_IT+0x29c>)
 800a9a8:	4293      	cmp	r3, r2
 800a9aa:	d009      	beq.n	800a9c0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	4a6d      	ldr	r2, [pc, #436]	; (800ab68 <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 800a9b2:	4293      	cmp	r3, r2
 800a9b4:	d004      	beq.n	800a9c0 <HAL_DMAEx_MultiBufferStart_IT+0xf8>
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	4a6c      	ldr	r2, [pc, #432]	; (800ab6c <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 800a9bc:	4293      	cmp	r3, r2
 800a9be:	d101      	bne.n	800a9c4 <HAL_DMAEx_MultiBufferStart_IT+0xfc>
 800a9c0:	2301      	movs	r3, #1
 800a9c2:	e000      	b.n	800a9c6 <HAL_DMAEx_MultiBufferStart_IT+0xfe>
 800a9c4:	2300      	movs	r3, #0
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	d018      	beq.n	800a9fc <HAL_DMAEx_MultiBufferStart_IT+0x134>
    {
      /* Enable the Double buffer mode */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR |= DMA_SxCR_DBM;
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	681b      	ldr	r3, [r3, #0]
 800a9ce:	681a      	ldr	r2, [r3, #0]
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800a9d8:	601a      	str	r2, [r3, #0]

      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = SecondMemAddress;
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	681b      	ldr	r3, [r3, #0]
 800a9de:	683a      	ldr	r2, [r7, #0]
 800a9e0:	611a      	str	r2, [r3, #16]

      /* Calculate the interrupt clear flag register (IFCR) base address  */
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 8U));
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a9e6:	3308      	adds	r3, #8
 800a9e8:	613b      	str	r3, [r7, #16]

      /* Clear all flags */
      *ifcRegister_Base = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a9ee:	f003 031f 	and.w	r3, r3, #31
 800a9f2:	223f      	movs	r2, #63	; 0x3f
 800a9f4:	409a      	lsls	r2, r3
 800a9f6:	693b      	ldr	r3, [r7, #16]
 800a9f8:	601a      	str	r2, [r3, #0]
 800a9fa:	e018      	b.n	800aa2e <HAL_DMAEx_MultiBufferStart_IT+0x166>
    }
    else /* BDMA instance(s) */
    {
      /* Enable the Double buffer mode */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR |= (BDMA_CCR_DBM | BDMA_CCR_CIRC);
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	6819      	ldr	r1, [r3, #0]
 800aa02:	68fb      	ldr	r3, [r7, #12]
 800aa04:	681a      	ldr	r2, [r3, #0]
 800aa06:	f248 0320 	movw	r3, #32800	; 0x8020
 800aa0a:	430b      	orrs	r3, r1
 800aa0c:	6013      	str	r3, [r2, #0]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = SecondMemAddress;
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	683a      	ldr	r2, [r7, #0]
 800aa14:	611a      	str	r2, [r3, #16]

      /* Calculate the interrupt clear flag register (IFCR) base address  */
      ifcRegister_Base = (uint32_t *)((uint32_t)(hdma->StreamBaseAddress + 4U));
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa1a:	3304      	adds	r3, #4
 800aa1c:	613b      	str	r3, [r7, #16]

      /* Clear all flags */
      *ifcRegister_Base = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800aa22:	f003 031f 	and.w	r3, r3, #31
 800aa26:	2201      	movs	r2, #1
 800aa28:	409a      	lsls	r2, r3
 800aa2a:	693b      	ldr	r3, [r7, #16]
 800aa2c:	601a      	str	r2, [r3, #0]
    }

    /* Configure the source, destination address and the data length */
    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800aa2e:	6a3b      	ldr	r3, [r7, #32]
 800aa30:	687a      	ldr	r2, [r7, #4]
 800aa32:	68b9      	ldr	r1, [r7, #8]
 800aa34:	68f8      	ldr	r0, [r7, #12]
 800aa36:	f000 fb41 	bl	800b0bc <DMA_MultiBufferSetConfig>

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	4a3c      	ldr	r2, [pc, #240]	; (800ab30 <HAL_DMAEx_MultiBufferStart_IT+0x268>)
 800aa40:	4293      	cmp	r3, r2
 800aa42:	d072      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	681b      	ldr	r3, [r3, #0]
 800aa48:	4a3a      	ldr	r2, [pc, #232]	; (800ab34 <HAL_DMAEx_MultiBufferStart_IT+0x26c>)
 800aa4a:	4293      	cmp	r3, r2
 800aa4c:	d06d      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	4a39      	ldr	r2, [pc, #228]	; (800ab38 <HAL_DMAEx_MultiBufferStart_IT+0x270>)
 800aa54:	4293      	cmp	r3, r2
 800aa56:	d068      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	4a37      	ldr	r2, [pc, #220]	; (800ab3c <HAL_DMAEx_MultiBufferStart_IT+0x274>)
 800aa5e:	4293      	cmp	r3, r2
 800aa60:	d063      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	4a36      	ldr	r2, [pc, #216]	; (800ab40 <HAL_DMAEx_MultiBufferStart_IT+0x278>)
 800aa68:	4293      	cmp	r3, r2
 800aa6a:	d05e      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	681b      	ldr	r3, [r3, #0]
 800aa70:	4a34      	ldr	r2, [pc, #208]	; (800ab44 <HAL_DMAEx_MultiBufferStart_IT+0x27c>)
 800aa72:	4293      	cmp	r3, r2
 800aa74:	d059      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	4a33      	ldr	r2, [pc, #204]	; (800ab48 <HAL_DMAEx_MultiBufferStart_IT+0x280>)
 800aa7c:	4293      	cmp	r3, r2
 800aa7e:	d054      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	4a31      	ldr	r2, [pc, #196]	; (800ab4c <HAL_DMAEx_MultiBufferStart_IT+0x284>)
 800aa86:	4293      	cmp	r3, r2
 800aa88:	d04f      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	4a30      	ldr	r2, [pc, #192]	; (800ab50 <HAL_DMAEx_MultiBufferStart_IT+0x288>)
 800aa90:	4293      	cmp	r3, r2
 800aa92:	d04a      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	4a2e      	ldr	r2, [pc, #184]	; (800ab54 <HAL_DMAEx_MultiBufferStart_IT+0x28c>)
 800aa9a:	4293      	cmp	r3, r2
 800aa9c:	d045      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	681b      	ldr	r3, [r3, #0]
 800aaa2:	4a2d      	ldr	r2, [pc, #180]	; (800ab58 <HAL_DMAEx_MultiBufferStart_IT+0x290>)
 800aaa4:	4293      	cmp	r3, r2
 800aaa6:	d040      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	4a2b      	ldr	r2, [pc, #172]	; (800ab5c <HAL_DMAEx_MultiBufferStart_IT+0x294>)
 800aaae:	4293      	cmp	r3, r2
 800aab0:	d03b      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	4a2a      	ldr	r2, [pc, #168]	; (800ab60 <HAL_DMAEx_MultiBufferStart_IT+0x298>)
 800aab8:	4293      	cmp	r3, r2
 800aaba:	d036      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	4a28      	ldr	r2, [pc, #160]	; (800ab64 <HAL_DMAEx_MultiBufferStart_IT+0x29c>)
 800aac2:	4293      	cmp	r3, r2
 800aac4:	d031      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	4a27      	ldr	r2, [pc, #156]	; (800ab68 <HAL_DMAEx_MultiBufferStart_IT+0x2a0>)
 800aacc:	4293      	cmp	r3, r2
 800aace:	d02c      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800aad0:	68fb      	ldr	r3, [r7, #12]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	4a25      	ldr	r2, [pc, #148]	; (800ab6c <HAL_DMAEx_MultiBufferStart_IT+0x2a4>)
 800aad6:	4293      	cmp	r3, r2
 800aad8:	d027      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	4a24      	ldr	r2, [pc, #144]	; (800ab70 <HAL_DMAEx_MultiBufferStart_IT+0x2a8>)
 800aae0:	4293      	cmp	r3, r2
 800aae2:	d022      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	4a22      	ldr	r2, [pc, #136]	; (800ab74 <HAL_DMAEx_MultiBufferStart_IT+0x2ac>)
 800aaea:	4293      	cmp	r3, r2
 800aaec:	d01d      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	4a21      	ldr	r2, [pc, #132]	; (800ab78 <HAL_DMAEx_MultiBufferStart_IT+0x2b0>)
 800aaf4:	4293      	cmp	r3, r2
 800aaf6:	d018      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	4a1f      	ldr	r2, [pc, #124]	; (800ab7c <HAL_DMAEx_MultiBufferStart_IT+0x2b4>)
 800aafe:	4293      	cmp	r3, r2
 800ab00:	d013      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	4a1e      	ldr	r2, [pc, #120]	; (800ab80 <HAL_DMAEx_MultiBufferStart_IT+0x2b8>)
 800ab08:	4293      	cmp	r3, r2
 800ab0a:	d00e      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	4a1c      	ldr	r2, [pc, #112]	; (800ab84 <HAL_DMAEx_MultiBufferStart_IT+0x2bc>)
 800ab12:	4293      	cmp	r3, r2
 800ab14:	d009      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	4a1b      	ldr	r2, [pc, #108]	; (800ab88 <HAL_DMAEx_MultiBufferStart_IT+0x2c0>)
 800ab1c:	4293      	cmp	r3, r2
 800ab1e:	d004      	beq.n	800ab2a <HAL_DMAEx_MultiBufferStart_IT+0x262>
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	4a19      	ldr	r2, [pc, #100]	; (800ab8c <HAL_DMAEx_MultiBufferStart_IT+0x2c4>)
 800ab26:	4293      	cmp	r3, r2
 800ab28:	d132      	bne.n	800ab90 <HAL_DMAEx_MultiBufferStart_IT+0x2c8>
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	e031      	b.n	800ab92 <HAL_DMAEx_MultiBufferStart_IT+0x2ca>
 800ab2e:	bf00      	nop
 800ab30:	40020010 	.word	0x40020010
 800ab34:	40020028 	.word	0x40020028
 800ab38:	40020040 	.word	0x40020040
 800ab3c:	40020058 	.word	0x40020058
 800ab40:	40020070 	.word	0x40020070
 800ab44:	40020088 	.word	0x40020088
 800ab48:	400200a0 	.word	0x400200a0
 800ab4c:	400200b8 	.word	0x400200b8
 800ab50:	40020410 	.word	0x40020410
 800ab54:	40020428 	.word	0x40020428
 800ab58:	40020440 	.word	0x40020440
 800ab5c:	40020458 	.word	0x40020458
 800ab60:	40020470 	.word	0x40020470
 800ab64:	40020488 	.word	0x40020488
 800ab68:	400204a0 	.word	0x400204a0
 800ab6c:	400204b8 	.word	0x400204b8
 800ab70:	58025408 	.word	0x58025408
 800ab74:	5802541c 	.word	0x5802541c
 800ab78:	58025430 	.word	0x58025430
 800ab7c:	58025444 	.word	0x58025444
 800ab80:	58025458 	.word	0x58025458
 800ab84:	5802546c 	.word	0x5802546c
 800ab88:	58025480 	.word	0x58025480
 800ab8c:	58025494 	.word	0x58025494
 800ab90:	2300      	movs	r3, #0
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d00d      	beq.n	800abb2 <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ab9a:	68fa      	ldr	r2, [r7, #12]
 800ab9c:	6e92      	ldr	r2, [r2, #104]	; 0x68
 800ab9e:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800aba0:	68fb      	ldr	r3, [r7, #12]
 800aba2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d004      	beq.n	800abb2 <HAL_DMAEx_MultiBufferStart_IT+0x2ea>
      {
        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800abac:	68fa      	ldr	r2, [r7, #12]
 800abae:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800abb0:	605a      	str	r2, [r3, #4]
      }
    }

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	4a3b      	ldr	r2, [pc, #236]	; (800aca4 <HAL_DMAEx_MultiBufferStart_IT+0x3dc>)
 800abb8:	4293      	cmp	r3, r2
 800abba:	d04a      	beq.n	800ac52 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	4a39      	ldr	r2, [pc, #228]	; (800aca8 <HAL_DMAEx_MultiBufferStart_IT+0x3e0>)
 800abc2:	4293      	cmp	r3, r2
 800abc4:	d045      	beq.n	800ac52 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	4a38      	ldr	r2, [pc, #224]	; (800acac <HAL_DMAEx_MultiBufferStart_IT+0x3e4>)
 800abcc:	4293      	cmp	r3, r2
 800abce:	d040      	beq.n	800ac52 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	4a36      	ldr	r2, [pc, #216]	; (800acb0 <HAL_DMAEx_MultiBufferStart_IT+0x3e8>)
 800abd6:	4293      	cmp	r3, r2
 800abd8:	d03b      	beq.n	800ac52 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	4a35      	ldr	r2, [pc, #212]	; (800acb4 <HAL_DMAEx_MultiBufferStart_IT+0x3ec>)
 800abe0:	4293      	cmp	r3, r2
 800abe2:	d036      	beq.n	800ac52 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	4a33      	ldr	r2, [pc, #204]	; (800acb8 <HAL_DMAEx_MultiBufferStart_IT+0x3f0>)
 800abea:	4293      	cmp	r3, r2
 800abec:	d031      	beq.n	800ac52 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800abee:	68fb      	ldr	r3, [r7, #12]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	4a32      	ldr	r2, [pc, #200]	; (800acbc <HAL_DMAEx_MultiBufferStart_IT+0x3f4>)
 800abf4:	4293      	cmp	r3, r2
 800abf6:	d02c      	beq.n	800ac52 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	4a30      	ldr	r2, [pc, #192]	; (800acc0 <HAL_DMAEx_MultiBufferStart_IT+0x3f8>)
 800abfe:	4293      	cmp	r3, r2
 800ac00:	d027      	beq.n	800ac52 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	4a2f      	ldr	r2, [pc, #188]	; (800acc4 <HAL_DMAEx_MultiBufferStart_IT+0x3fc>)
 800ac08:	4293      	cmp	r3, r2
 800ac0a:	d022      	beq.n	800ac52 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	4a2d      	ldr	r2, [pc, #180]	; (800acc8 <HAL_DMAEx_MultiBufferStart_IT+0x400>)
 800ac12:	4293      	cmp	r3, r2
 800ac14:	d01d      	beq.n	800ac52 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	4a2c      	ldr	r2, [pc, #176]	; (800accc <HAL_DMAEx_MultiBufferStart_IT+0x404>)
 800ac1c:	4293      	cmp	r3, r2
 800ac1e:	d018      	beq.n	800ac52 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	4a2a      	ldr	r2, [pc, #168]	; (800acd0 <HAL_DMAEx_MultiBufferStart_IT+0x408>)
 800ac26:	4293      	cmp	r3, r2
 800ac28:	d013      	beq.n	800ac52 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	4a29      	ldr	r2, [pc, #164]	; (800acd4 <HAL_DMAEx_MultiBufferStart_IT+0x40c>)
 800ac30:	4293      	cmp	r3, r2
 800ac32:	d00e      	beq.n	800ac52 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	4a27      	ldr	r2, [pc, #156]	; (800acd8 <HAL_DMAEx_MultiBufferStart_IT+0x410>)
 800ac3a:	4293      	cmp	r3, r2
 800ac3c:	d009      	beq.n	800ac52 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	4a26      	ldr	r2, [pc, #152]	; (800acdc <HAL_DMAEx_MultiBufferStart_IT+0x414>)
 800ac44:	4293      	cmp	r3, r2
 800ac46:	d004      	beq.n	800ac52 <HAL_DMAEx_MultiBufferStart_IT+0x38a>
 800ac48:	68fb      	ldr	r3, [r7, #12]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	4a24      	ldr	r2, [pc, #144]	; (800ace0 <HAL_DMAEx_MultiBufferStart_IT+0x418>)
 800ac4e:	4293      	cmp	r3, r2
 800ac50:	d101      	bne.n	800ac56 <HAL_DMAEx_MultiBufferStart_IT+0x38e>
 800ac52:	2301      	movs	r3, #1
 800ac54:	e000      	b.n	800ac58 <HAL_DMAEx_MultiBufferStart_IT+0x390>
 800ac56:	2300      	movs	r3, #0
 800ac58:	2b00      	cmp	r3, #0
 800ac5a:	d043      	beq.n	800ace4 <HAL_DMAEx_MultiBufferStart_IT+0x41c>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800ac5c:	68fb      	ldr	r3, [r7, #12]
 800ac5e:	681b      	ldr	r3, [r3, #0]
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	f023 021e 	bic.w	r2, r3, #30
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	f042 0216 	orr.w	r2, r2, #22
 800ac6e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR |= DMA_IT_FE;
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	695a      	ldr	r2, [r3, #20]
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800ac7e:	615a      	str	r2, [r3, #20]

      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d103      	bne.n	800ac90 <HAL_DMAEx_MultiBufferStart_IT+0x3c8>
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d043      	beq.n	800ad18 <HAL_DMAEx_MultiBufferStart_IT+0x450>
      {
        /*Enable Half Transfer IT if corresponding Callback is set*/
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	681a      	ldr	r2, [r3, #0]
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	f042 0208 	orr.w	r2, r2, #8
 800ac9e:	601a      	str	r2, [r3, #0]
 800aca0:	e03a      	b.n	800ad18 <HAL_DMAEx_MultiBufferStart_IT+0x450>
 800aca2:	bf00      	nop
 800aca4:	40020010 	.word	0x40020010
 800aca8:	40020028 	.word	0x40020028
 800acac:	40020040 	.word	0x40020040
 800acb0:	40020058 	.word	0x40020058
 800acb4:	40020070 	.word	0x40020070
 800acb8:	40020088 	.word	0x40020088
 800acbc:	400200a0 	.word	0x400200a0
 800acc0:	400200b8 	.word	0x400200b8
 800acc4:	40020410 	.word	0x40020410
 800acc8:	40020428 	.word	0x40020428
 800accc:	40020440 	.word	0x40020440
 800acd0:	40020458 	.word	0x40020458
 800acd4:	40020470 	.word	0x40020470
 800acd8:	40020488 	.word	0x40020488
 800acdc:	400204a0 	.word	0x400204a0
 800ace0:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA instance(s) */
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	f023 020e 	bic.w	r2, r3, #14
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	f042 020a 	orr.w	r2, r2, #10
 800acf6:	601a      	str	r2, [r3, #0]

      if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d103      	bne.n	800ad08 <HAL_DMAEx_MultiBufferStart_IT+0x440>
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d007      	beq.n	800ad18 <HAL_DMAEx_MultiBufferStart_IT+0x450>
      {
        /*Enable Half Transfer IT if corresponding Callback is set*/
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	681b      	ldr	r3, [r3, #0]
 800ad0c:	681a      	ldr	r2, [r3, #0]
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	681b      	ldr	r3, [r3, #0]
 800ad12:	f042 0204 	orr.w	r2, r2, #4
 800ad16:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	4a81      	ldr	r2, [pc, #516]	; (800af24 <HAL_DMAEx_MultiBufferStart_IT+0x65c>)
 800ad1e:	4293      	cmp	r3, r2
 800ad20:	d072      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	4a80      	ldr	r2, [pc, #512]	; (800af28 <HAL_DMAEx_MultiBufferStart_IT+0x660>)
 800ad28:	4293      	cmp	r3, r2
 800ad2a:	d06d      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	4a7e      	ldr	r2, [pc, #504]	; (800af2c <HAL_DMAEx_MultiBufferStart_IT+0x664>)
 800ad32:	4293      	cmp	r3, r2
 800ad34:	d068      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	4a7d      	ldr	r2, [pc, #500]	; (800af30 <HAL_DMAEx_MultiBufferStart_IT+0x668>)
 800ad3c:	4293      	cmp	r3, r2
 800ad3e:	d063      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800ad40:	68fb      	ldr	r3, [r7, #12]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	4a7b      	ldr	r2, [pc, #492]	; (800af34 <HAL_DMAEx_MultiBufferStart_IT+0x66c>)
 800ad46:	4293      	cmp	r3, r2
 800ad48:	d05e      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	4a7a      	ldr	r2, [pc, #488]	; (800af38 <HAL_DMAEx_MultiBufferStart_IT+0x670>)
 800ad50:	4293      	cmp	r3, r2
 800ad52:	d059      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	4a78      	ldr	r2, [pc, #480]	; (800af3c <HAL_DMAEx_MultiBufferStart_IT+0x674>)
 800ad5a:	4293      	cmp	r3, r2
 800ad5c:	d054      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	4a77      	ldr	r2, [pc, #476]	; (800af40 <HAL_DMAEx_MultiBufferStart_IT+0x678>)
 800ad64:	4293      	cmp	r3, r2
 800ad66:	d04f      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	4a75      	ldr	r2, [pc, #468]	; (800af44 <HAL_DMAEx_MultiBufferStart_IT+0x67c>)
 800ad6e:	4293      	cmp	r3, r2
 800ad70:	d04a      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800ad72:	68fb      	ldr	r3, [r7, #12]
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	4a74      	ldr	r2, [pc, #464]	; (800af48 <HAL_DMAEx_MultiBufferStart_IT+0x680>)
 800ad78:	4293      	cmp	r3, r2
 800ad7a:	d045      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	4a72      	ldr	r2, [pc, #456]	; (800af4c <HAL_DMAEx_MultiBufferStart_IT+0x684>)
 800ad82:	4293      	cmp	r3, r2
 800ad84:	d040      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	4a71      	ldr	r2, [pc, #452]	; (800af50 <HAL_DMAEx_MultiBufferStart_IT+0x688>)
 800ad8c:	4293      	cmp	r3, r2
 800ad8e:	d03b      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800ad90:	68fb      	ldr	r3, [r7, #12]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	4a6f      	ldr	r2, [pc, #444]	; (800af54 <HAL_DMAEx_MultiBufferStart_IT+0x68c>)
 800ad96:	4293      	cmp	r3, r2
 800ad98:	d036      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	4a6e      	ldr	r2, [pc, #440]	; (800af58 <HAL_DMAEx_MultiBufferStart_IT+0x690>)
 800ada0:	4293      	cmp	r3, r2
 800ada2:	d031      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	4a6c      	ldr	r2, [pc, #432]	; (800af5c <HAL_DMAEx_MultiBufferStart_IT+0x694>)
 800adaa:	4293      	cmp	r3, r2
 800adac:	d02c      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	4a6b      	ldr	r2, [pc, #428]	; (800af60 <HAL_DMAEx_MultiBufferStart_IT+0x698>)
 800adb4:	4293      	cmp	r3, r2
 800adb6:	d027      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	4a69      	ldr	r2, [pc, #420]	; (800af64 <HAL_DMAEx_MultiBufferStart_IT+0x69c>)
 800adbe:	4293      	cmp	r3, r2
 800adc0:	d022      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	4a68      	ldr	r2, [pc, #416]	; (800af68 <HAL_DMAEx_MultiBufferStart_IT+0x6a0>)
 800adc8:	4293      	cmp	r3, r2
 800adca:	d01d      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	4a66      	ldr	r2, [pc, #408]	; (800af6c <HAL_DMAEx_MultiBufferStart_IT+0x6a4>)
 800add2:	4293      	cmp	r3, r2
 800add4:	d018      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	4a65      	ldr	r2, [pc, #404]	; (800af70 <HAL_DMAEx_MultiBufferStart_IT+0x6a8>)
 800addc:	4293      	cmp	r3, r2
 800adde:	d013      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800ade0:	68fb      	ldr	r3, [r7, #12]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	4a63      	ldr	r2, [pc, #396]	; (800af74 <HAL_DMAEx_MultiBufferStart_IT+0x6ac>)
 800ade6:	4293      	cmp	r3, r2
 800ade8:	d00e      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	4a62      	ldr	r2, [pc, #392]	; (800af78 <HAL_DMAEx_MultiBufferStart_IT+0x6b0>)
 800adf0:	4293      	cmp	r3, r2
 800adf2:	d009      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	4a60      	ldr	r2, [pc, #384]	; (800af7c <HAL_DMAEx_MultiBufferStart_IT+0x6b4>)
 800adfa:	4293      	cmp	r3, r2
 800adfc:	d004      	beq.n	800ae08 <HAL_DMAEx_MultiBufferStart_IT+0x540>
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	4a5f      	ldr	r2, [pc, #380]	; (800af80 <HAL_DMAEx_MultiBufferStart_IT+0x6b8>)
 800ae04:	4293      	cmp	r3, r2
 800ae06:	d101      	bne.n	800ae0c <HAL_DMAEx_MultiBufferStart_IT+0x544>
 800ae08:	2301      	movs	r3, #1
 800ae0a:	e000      	b.n	800ae0e <HAL_DMAEx_MultiBufferStart_IT+0x546>
 800ae0c:	2300      	movs	r3, #0
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d01a      	beq.n	800ae48 <HAL_DMAEx_MultiBufferStart_IT+0x580>
    {
      /* Check if DMAMUX Synchronization is enabled*/
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800ae1c:	2b00      	cmp	r3, #0
 800ae1e:	d007      	beq.n	800ae30 <HAL_DMAEx_MultiBufferStart_IT+0x568>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ae24:	681a      	ldr	r2, [r3, #0]
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ae2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ae2e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d007      	beq.n	800ae48 <HAL_DMAEx_MultiBufferStart_IT+0x580>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT*/
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ae3c:	681a      	ldr	r2, [r3, #0]
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800ae42:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ae46:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the peripheral */
    __HAL_DMA_ENABLE(hdma);
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	4a35      	ldr	r2, [pc, #212]	; (800af24 <HAL_DMAEx_MultiBufferStart_IT+0x65c>)
 800ae4e:	4293      	cmp	r3, r2
 800ae50:	d04a      	beq.n	800aee8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	4a34      	ldr	r2, [pc, #208]	; (800af28 <HAL_DMAEx_MultiBufferStart_IT+0x660>)
 800ae58:	4293      	cmp	r3, r2
 800ae5a:	d045      	beq.n	800aee8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800ae5c:	68fb      	ldr	r3, [r7, #12]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	4a32      	ldr	r2, [pc, #200]	; (800af2c <HAL_DMAEx_MultiBufferStart_IT+0x664>)
 800ae62:	4293      	cmp	r3, r2
 800ae64:	d040      	beq.n	800aee8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	4a31      	ldr	r2, [pc, #196]	; (800af30 <HAL_DMAEx_MultiBufferStart_IT+0x668>)
 800ae6c:	4293      	cmp	r3, r2
 800ae6e:	d03b      	beq.n	800aee8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	4a2f      	ldr	r2, [pc, #188]	; (800af34 <HAL_DMAEx_MultiBufferStart_IT+0x66c>)
 800ae76:	4293      	cmp	r3, r2
 800ae78:	d036      	beq.n	800aee8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	4a2e      	ldr	r2, [pc, #184]	; (800af38 <HAL_DMAEx_MultiBufferStart_IT+0x670>)
 800ae80:	4293      	cmp	r3, r2
 800ae82:	d031      	beq.n	800aee8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	4a2c      	ldr	r2, [pc, #176]	; (800af3c <HAL_DMAEx_MultiBufferStart_IT+0x674>)
 800ae8a:	4293      	cmp	r3, r2
 800ae8c:	d02c      	beq.n	800aee8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	4a2b      	ldr	r2, [pc, #172]	; (800af40 <HAL_DMAEx_MultiBufferStart_IT+0x678>)
 800ae94:	4293      	cmp	r3, r2
 800ae96:	d027      	beq.n	800aee8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	4a29      	ldr	r2, [pc, #164]	; (800af44 <HAL_DMAEx_MultiBufferStart_IT+0x67c>)
 800ae9e:	4293      	cmp	r3, r2
 800aea0:	d022      	beq.n	800aee8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	4a28      	ldr	r2, [pc, #160]	; (800af48 <HAL_DMAEx_MultiBufferStart_IT+0x680>)
 800aea8:	4293      	cmp	r3, r2
 800aeaa:	d01d      	beq.n	800aee8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	4a26      	ldr	r2, [pc, #152]	; (800af4c <HAL_DMAEx_MultiBufferStart_IT+0x684>)
 800aeb2:	4293      	cmp	r3, r2
 800aeb4:	d018      	beq.n	800aee8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	4a25      	ldr	r2, [pc, #148]	; (800af50 <HAL_DMAEx_MultiBufferStart_IT+0x688>)
 800aebc:	4293      	cmp	r3, r2
 800aebe:	d013      	beq.n	800aee8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	4a23      	ldr	r2, [pc, #140]	; (800af54 <HAL_DMAEx_MultiBufferStart_IT+0x68c>)
 800aec6:	4293      	cmp	r3, r2
 800aec8:	d00e      	beq.n	800aee8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	4a22      	ldr	r2, [pc, #136]	; (800af58 <HAL_DMAEx_MultiBufferStart_IT+0x690>)
 800aed0:	4293      	cmp	r3, r2
 800aed2:	d009      	beq.n	800aee8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	4a20      	ldr	r2, [pc, #128]	; (800af5c <HAL_DMAEx_MultiBufferStart_IT+0x694>)
 800aeda:	4293      	cmp	r3, r2
 800aedc:	d004      	beq.n	800aee8 <HAL_DMAEx_MultiBufferStart_IT+0x620>
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	4a1f      	ldr	r2, [pc, #124]	; (800af60 <HAL_DMAEx_MultiBufferStart_IT+0x698>)
 800aee4:	4293      	cmp	r3, r2
 800aee6:	d108      	bne.n	800aefa <HAL_DMAEx_MultiBufferStart_IT+0x632>
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	681b      	ldr	r3, [r3, #0]
 800aeec:	681a      	ldr	r2, [r3, #0]
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	f042 0201 	orr.w	r2, r2, #1
 800aef6:	601a      	str	r2, [r3, #0]
 800aef8:	e00e      	b.n	800af18 <HAL_DMAEx_MultiBufferStart_IT+0x650>
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	681a      	ldr	r2, [r3, #0]
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	f042 0201 	orr.w	r2, r2, #1
 800af08:	601a      	str	r2, [r3, #0]
 800af0a:	e005      	b.n	800af18 <HAL_DMAEx_MultiBufferStart_IT+0x650>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800af12:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return error status */
    status = HAL_ERROR;
 800af14:	2301      	movs	r3, #1
 800af16:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800af18:	7dfb      	ldrb	r3, [r7, #23]
}
 800af1a:	4618      	mov	r0, r3
 800af1c:	3718      	adds	r7, #24
 800af1e:	46bd      	mov	sp, r7
 800af20:	bd80      	pop	{r7, pc}
 800af22:	bf00      	nop
 800af24:	40020010 	.word	0x40020010
 800af28:	40020028 	.word	0x40020028
 800af2c:	40020040 	.word	0x40020040
 800af30:	40020058 	.word	0x40020058
 800af34:	40020070 	.word	0x40020070
 800af38:	40020088 	.word	0x40020088
 800af3c:	400200a0 	.word	0x400200a0
 800af40:	400200b8 	.word	0x400200b8
 800af44:	40020410 	.word	0x40020410
 800af48:	40020428 	.word	0x40020428
 800af4c:	40020440 	.word	0x40020440
 800af50:	40020458 	.word	0x40020458
 800af54:	40020470 	.word	0x40020470
 800af58:	40020488 	.word	0x40020488
 800af5c:	400204a0 	.word	0x400204a0
 800af60:	400204b8 	.word	0x400204b8
 800af64:	58025408 	.word	0x58025408
 800af68:	5802541c 	.word	0x5802541c
 800af6c:	58025430 	.word	0x58025430
 800af70:	58025444 	.word	0x58025444
 800af74:	58025458 	.word	0x58025458
 800af78:	5802546c 	.word	0x5802546c
 800af7c:	58025480 	.word	0x58025480
 800af80:	58025494 	.word	0x58025494

0800af84 <HAL_DMAEx_ChangeMemory>:
  *         MEMORY1 and the MEMORY1 address can be changed only when the current
  *         transfer use MEMORY0.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
{
 800af84:	b480      	push	{r7}
 800af86:	b085      	sub	sp, #20
 800af88:	af00      	add	r7, sp, #0
 800af8a:	60f8      	str	r0, [r7, #12]
 800af8c:	60b9      	str	r1, [r7, #8]
 800af8e:	4613      	mov	r3, r2
 800af90:	71fb      	strb	r3, [r7, #7]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800af92:	68fb      	ldr	r3, [r7, #12]
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	4a39      	ldr	r2, [pc, #228]	; (800b07c <HAL_DMAEx_ChangeMemory+0xf8>)
 800af98:	4293      	cmp	r3, r2
 800af9a:	d04a      	beq.n	800b032 <HAL_DMAEx_ChangeMemory+0xae>
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	4a37      	ldr	r2, [pc, #220]	; (800b080 <HAL_DMAEx_ChangeMemory+0xfc>)
 800afa2:	4293      	cmp	r3, r2
 800afa4:	d045      	beq.n	800b032 <HAL_DMAEx_ChangeMemory+0xae>
 800afa6:	68fb      	ldr	r3, [r7, #12]
 800afa8:	681b      	ldr	r3, [r3, #0]
 800afaa:	4a36      	ldr	r2, [pc, #216]	; (800b084 <HAL_DMAEx_ChangeMemory+0x100>)
 800afac:	4293      	cmp	r3, r2
 800afae:	d040      	beq.n	800b032 <HAL_DMAEx_ChangeMemory+0xae>
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	4a34      	ldr	r2, [pc, #208]	; (800b088 <HAL_DMAEx_ChangeMemory+0x104>)
 800afb6:	4293      	cmp	r3, r2
 800afb8:	d03b      	beq.n	800b032 <HAL_DMAEx_ChangeMemory+0xae>
 800afba:	68fb      	ldr	r3, [r7, #12]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	4a33      	ldr	r2, [pc, #204]	; (800b08c <HAL_DMAEx_ChangeMemory+0x108>)
 800afc0:	4293      	cmp	r3, r2
 800afc2:	d036      	beq.n	800b032 <HAL_DMAEx_ChangeMemory+0xae>
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	4a31      	ldr	r2, [pc, #196]	; (800b090 <HAL_DMAEx_ChangeMemory+0x10c>)
 800afca:	4293      	cmp	r3, r2
 800afcc:	d031      	beq.n	800b032 <HAL_DMAEx_ChangeMemory+0xae>
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	4a30      	ldr	r2, [pc, #192]	; (800b094 <HAL_DMAEx_ChangeMemory+0x110>)
 800afd4:	4293      	cmp	r3, r2
 800afd6:	d02c      	beq.n	800b032 <HAL_DMAEx_ChangeMemory+0xae>
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	4a2e      	ldr	r2, [pc, #184]	; (800b098 <HAL_DMAEx_ChangeMemory+0x114>)
 800afde:	4293      	cmp	r3, r2
 800afe0:	d027      	beq.n	800b032 <HAL_DMAEx_ChangeMemory+0xae>
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	4a2d      	ldr	r2, [pc, #180]	; (800b09c <HAL_DMAEx_ChangeMemory+0x118>)
 800afe8:	4293      	cmp	r3, r2
 800afea:	d022      	beq.n	800b032 <HAL_DMAEx_ChangeMemory+0xae>
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	4a2b      	ldr	r2, [pc, #172]	; (800b0a0 <HAL_DMAEx_ChangeMemory+0x11c>)
 800aff2:	4293      	cmp	r3, r2
 800aff4:	d01d      	beq.n	800b032 <HAL_DMAEx_ChangeMemory+0xae>
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	4a2a      	ldr	r2, [pc, #168]	; (800b0a4 <HAL_DMAEx_ChangeMemory+0x120>)
 800affc:	4293      	cmp	r3, r2
 800affe:	d018      	beq.n	800b032 <HAL_DMAEx_ChangeMemory+0xae>
 800b000:	68fb      	ldr	r3, [r7, #12]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	4a28      	ldr	r2, [pc, #160]	; (800b0a8 <HAL_DMAEx_ChangeMemory+0x124>)
 800b006:	4293      	cmp	r3, r2
 800b008:	d013      	beq.n	800b032 <HAL_DMAEx_ChangeMemory+0xae>
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	4a27      	ldr	r2, [pc, #156]	; (800b0ac <HAL_DMAEx_ChangeMemory+0x128>)
 800b010:	4293      	cmp	r3, r2
 800b012:	d00e      	beq.n	800b032 <HAL_DMAEx_ChangeMemory+0xae>
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	4a25      	ldr	r2, [pc, #148]	; (800b0b0 <HAL_DMAEx_ChangeMemory+0x12c>)
 800b01a:	4293      	cmp	r3, r2
 800b01c:	d009      	beq.n	800b032 <HAL_DMAEx_ChangeMemory+0xae>
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	4a24      	ldr	r2, [pc, #144]	; (800b0b4 <HAL_DMAEx_ChangeMemory+0x130>)
 800b024:	4293      	cmp	r3, r2
 800b026:	d004      	beq.n	800b032 <HAL_DMAEx_ChangeMemory+0xae>
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	4a22      	ldr	r2, [pc, #136]	; (800b0b8 <HAL_DMAEx_ChangeMemory+0x134>)
 800b02e:	4293      	cmp	r3, r2
 800b030:	d101      	bne.n	800b036 <HAL_DMAEx_ChangeMemory+0xb2>
 800b032:	2301      	movs	r3, #1
 800b034:	e000      	b.n	800b038 <HAL_DMAEx_ChangeMemory+0xb4>
 800b036:	2300      	movs	r3, #0
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d00c      	beq.n	800b056 <HAL_DMAEx_ChangeMemory+0xd2>
  {
    if(memory == MEMORY0)
 800b03c:	79fb      	ldrb	r3, [r7, #7]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d104      	bne.n	800b04c <HAL_DMAEx_ChangeMemory+0xc8>
    {
      /* change the memory0 address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = Address;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	68ba      	ldr	r2, [r7, #8]
 800b048:	60da      	str	r2, [r3, #12]
 800b04a:	e010      	b.n	800b06e <HAL_DMAEx_ChangeMemory+0xea>
    }
    else
    {
      /* change the memory1 address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M1AR = Address;
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	68ba      	ldr	r2, [r7, #8]
 800b052:	611a      	str	r2, [r3, #16]
 800b054:	e00b      	b.n	800b06e <HAL_DMAEx_ChangeMemory+0xea>
    }
  }
  else /* BDMA instance(s) */
  {
    if(memory == MEMORY0)
 800b056:	79fb      	ldrb	r3, [r7, #7]
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d104      	bne.n	800b066 <HAL_DMAEx_ChangeMemory+0xe2>
    {
      /* change the memory0 address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = Address;
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	68ba      	ldr	r2, [r7, #8]
 800b062:	60da      	str	r2, [r3, #12]
 800b064:	e003      	b.n	800b06e <HAL_DMAEx_ChangeMemory+0xea>
    }
    else
    {
      /* change the memory1 address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM1AR = Address;
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	68ba      	ldr	r2, [r7, #8]
 800b06c:	611a      	str	r2, [r3, #16]
    }
  }

  return HAL_OK;
 800b06e:	2300      	movs	r3, #0
}
 800b070:	4618      	mov	r0, r3
 800b072:	3714      	adds	r7, #20
 800b074:	46bd      	mov	sp, r7
 800b076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07a:	4770      	bx	lr
 800b07c:	40020010 	.word	0x40020010
 800b080:	40020028 	.word	0x40020028
 800b084:	40020040 	.word	0x40020040
 800b088:	40020058 	.word	0x40020058
 800b08c:	40020070 	.word	0x40020070
 800b090:	40020088 	.word	0x40020088
 800b094:	400200a0 	.word	0x400200a0
 800b098:	400200b8 	.word	0x400200b8
 800b09c:	40020410 	.word	0x40020410
 800b0a0:	40020428 	.word	0x40020428
 800b0a4:	40020440 	.word	0x40020440
 800b0a8:	40020458 	.word	0x40020458
 800b0ac:	40020470 	.word	0x40020470
 800b0b0:	40020488 	.word	0x40020488
 800b0b4:	400204a0 	.word	0x400204a0
 800b0b8:	400204b8 	.word	0x400204b8

0800b0bc <DMA_MultiBufferSetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800b0bc:	b480      	push	{r7}
 800b0be:	b085      	sub	sp, #20
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	60f8      	str	r0, [r7, #12]
 800b0c4:	60b9      	str	r1, [r7, #8]
 800b0c6:	607a      	str	r2, [r7, #4]
 800b0c8:	603b      	str	r3, [r7, #0]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	4a46      	ldr	r2, [pc, #280]	; (800b1e8 <DMA_MultiBufferSetConfig+0x12c>)
 800b0d0:	4293      	cmp	r3, r2
 800b0d2:	d04a      	beq.n	800b16a <DMA_MultiBufferSetConfig+0xae>
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	4a44      	ldr	r2, [pc, #272]	; (800b1ec <DMA_MultiBufferSetConfig+0x130>)
 800b0da:	4293      	cmp	r3, r2
 800b0dc:	d045      	beq.n	800b16a <DMA_MultiBufferSetConfig+0xae>
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	681b      	ldr	r3, [r3, #0]
 800b0e2:	4a43      	ldr	r2, [pc, #268]	; (800b1f0 <DMA_MultiBufferSetConfig+0x134>)
 800b0e4:	4293      	cmp	r3, r2
 800b0e6:	d040      	beq.n	800b16a <DMA_MultiBufferSetConfig+0xae>
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	4a41      	ldr	r2, [pc, #260]	; (800b1f4 <DMA_MultiBufferSetConfig+0x138>)
 800b0ee:	4293      	cmp	r3, r2
 800b0f0:	d03b      	beq.n	800b16a <DMA_MultiBufferSetConfig+0xae>
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	4a40      	ldr	r2, [pc, #256]	; (800b1f8 <DMA_MultiBufferSetConfig+0x13c>)
 800b0f8:	4293      	cmp	r3, r2
 800b0fa:	d036      	beq.n	800b16a <DMA_MultiBufferSetConfig+0xae>
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	681b      	ldr	r3, [r3, #0]
 800b100:	4a3e      	ldr	r2, [pc, #248]	; (800b1fc <DMA_MultiBufferSetConfig+0x140>)
 800b102:	4293      	cmp	r3, r2
 800b104:	d031      	beq.n	800b16a <DMA_MultiBufferSetConfig+0xae>
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	4a3d      	ldr	r2, [pc, #244]	; (800b200 <DMA_MultiBufferSetConfig+0x144>)
 800b10c:	4293      	cmp	r3, r2
 800b10e:	d02c      	beq.n	800b16a <DMA_MultiBufferSetConfig+0xae>
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	4a3b      	ldr	r2, [pc, #236]	; (800b204 <DMA_MultiBufferSetConfig+0x148>)
 800b116:	4293      	cmp	r3, r2
 800b118:	d027      	beq.n	800b16a <DMA_MultiBufferSetConfig+0xae>
 800b11a:	68fb      	ldr	r3, [r7, #12]
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	4a3a      	ldr	r2, [pc, #232]	; (800b208 <DMA_MultiBufferSetConfig+0x14c>)
 800b120:	4293      	cmp	r3, r2
 800b122:	d022      	beq.n	800b16a <DMA_MultiBufferSetConfig+0xae>
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	4a38      	ldr	r2, [pc, #224]	; (800b20c <DMA_MultiBufferSetConfig+0x150>)
 800b12a:	4293      	cmp	r3, r2
 800b12c:	d01d      	beq.n	800b16a <DMA_MultiBufferSetConfig+0xae>
 800b12e:	68fb      	ldr	r3, [r7, #12]
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	4a37      	ldr	r2, [pc, #220]	; (800b210 <DMA_MultiBufferSetConfig+0x154>)
 800b134:	4293      	cmp	r3, r2
 800b136:	d018      	beq.n	800b16a <DMA_MultiBufferSetConfig+0xae>
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	4a35      	ldr	r2, [pc, #212]	; (800b214 <DMA_MultiBufferSetConfig+0x158>)
 800b13e:	4293      	cmp	r3, r2
 800b140:	d013      	beq.n	800b16a <DMA_MultiBufferSetConfig+0xae>
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	4a34      	ldr	r2, [pc, #208]	; (800b218 <DMA_MultiBufferSetConfig+0x15c>)
 800b148:	4293      	cmp	r3, r2
 800b14a:	d00e      	beq.n	800b16a <DMA_MultiBufferSetConfig+0xae>
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	4a32      	ldr	r2, [pc, #200]	; (800b21c <DMA_MultiBufferSetConfig+0x160>)
 800b152:	4293      	cmp	r3, r2
 800b154:	d009      	beq.n	800b16a <DMA_MultiBufferSetConfig+0xae>
 800b156:	68fb      	ldr	r3, [r7, #12]
 800b158:	681b      	ldr	r3, [r3, #0]
 800b15a:	4a31      	ldr	r2, [pc, #196]	; (800b220 <DMA_MultiBufferSetConfig+0x164>)
 800b15c:	4293      	cmp	r3, r2
 800b15e:	d004      	beq.n	800b16a <DMA_MultiBufferSetConfig+0xae>
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	681b      	ldr	r3, [r3, #0]
 800b164:	4a2f      	ldr	r2, [pc, #188]	; (800b224 <DMA_MultiBufferSetConfig+0x168>)
 800b166:	4293      	cmp	r3, r2
 800b168:	d101      	bne.n	800b16e <DMA_MultiBufferSetConfig+0xb2>
 800b16a:	2301      	movs	r3, #1
 800b16c:	e000      	b.n	800b170 <DMA_MultiBufferSetConfig+0xb4>
 800b16e:	2300      	movs	r3, #0
 800b170:	2b00      	cmp	r3, #0
 800b172:	d019      	beq.n	800b1a8 <DMA_MultiBufferSetConfig+0xec>
  {
    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->NDTR = DataLength;
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	683a      	ldr	r2, [r7, #0]
 800b17a:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	689b      	ldr	r3, [r3, #8]
 800b180:	2b40      	cmp	r3, #64	; 0x40
 800b182:	d108      	bne.n	800b196 <DMA_MultiBufferSetConfig+0xda>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR = DstAddress;
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	687a      	ldr	r2, [r7, #4]
 800b18a:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = SrcAddress;
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	68ba      	ldr	r2, [r7, #8]
 800b192:	60da      	str	r2, [r3, #12]

      /* Configure DMA Stream destination address */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
    }
  }
}
 800b194:	e021      	b.n	800b1da <DMA_MultiBufferSetConfig+0x11e>
      ((DMA_Stream_TypeDef   *)hdma->Instance)->PAR = SrcAddress;
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	68ba      	ldr	r2, [r7, #8]
 800b19c:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->M0AR = DstAddress;
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	681b      	ldr	r3, [r3, #0]
 800b1a2:	687a      	ldr	r2, [r7, #4]
 800b1a4:	60da      	str	r2, [r3, #12]
}
 800b1a6:	e018      	b.n	800b1da <DMA_MultiBufferSetConfig+0x11e>
    ((BDMA_Channel_TypeDef   *)hdma->Instance)->CNDTR = DataLength;
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	683a      	ldr	r2, [r7, #0]
 800b1ae:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800b1b0:	68fb      	ldr	r3, [r7, #12]
 800b1b2:	689b      	ldr	r3, [r3, #8]
 800b1b4:	2b40      	cmp	r3, #64	; 0x40
 800b1b6:	d108      	bne.n	800b1ca <DMA_MultiBufferSetConfig+0x10e>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = DstAddress;
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	681b      	ldr	r3, [r3, #0]
 800b1bc:	687a      	ldr	r2, [r7, #4]
 800b1be:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = SrcAddress;
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	68ba      	ldr	r2, [r7, #8]
 800b1c6:	60da      	str	r2, [r3, #12]
}
 800b1c8:	e007      	b.n	800b1da <DMA_MultiBufferSetConfig+0x11e>
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CPAR = SrcAddress;
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	68ba      	ldr	r2, [r7, #8]
 800b1d0:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CM0AR = DstAddress;
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	681b      	ldr	r3, [r3, #0]
 800b1d6:	687a      	ldr	r2, [r7, #4]
 800b1d8:	60da      	str	r2, [r3, #12]
}
 800b1da:	bf00      	nop
 800b1dc:	3714      	adds	r7, #20
 800b1de:	46bd      	mov	sp, r7
 800b1e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e4:	4770      	bx	lr
 800b1e6:	bf00      	nop
 800b1e8:	40020010 	.word	0x40020010
 800b1ec:	40020028 	.word	0x40020028
 800b1f0:	40020040 	.word	0x40020040
 800b1f4:	40020058 	.word	0x40020058
 800b1f8:	40020070 	.word	0x40020070
 800b1fc:	40020088 	.word	0x40020088
 800b200:	400200a0 	.word	0x400200a0
 800b204:	400200b8 	.word	0x400200b8
 800b208:	40020410 	.word	0x40020410
 800b20c:	40020428 	.word	0x40020428
 800b210:	40020440 	.word	0x40020440
 800b214:	40020458 	.word	0x40020458
 800b218:	40020470 	.word	0x40020470
 800b21c:	40020488 	.word	0x40020488
 800b220:	400204a0 	.word	0x400204a0
 800b224:	400204b8 	.word	0x400204b8

0800b228 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b228:	b480      	push	{r7}
 800b22a:	b089      	sub	sp, #36	; 0x24
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	6078      	str	r0, [r7, #4]
 800b230:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b232:	2300      	movs	r3, #0
 800b234:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800b236:	4b89      	ldr	r3, [pc, #548]	; (800b45c <HAL_GPIO_Init+0x234>)
 800b238:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b23a:	e194      	b.n	800b566 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800b23c:	683b      	ldr	r3, [r7, #0]
 800b23e:	681a      	ldr	r2, [r3, #0]
 800b240:	2101      	movs	r1, #1
 800b242:	69fb      	ldr	r3, [r7, #28]
 800b244:	fa01 f303 	lsl.w	r3, r1, r3
 800b248:	4013      	ands	r3, r2
 800b24a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800b24c:	693b      	ldr	r3, [r7, #16]
 800b24e:	2b00      	cmp	r3, #0
 800b250:	f000 8186 	beq.w	800b560 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800b254:	683b      	ldr	r3, [r7, #0]
 800b256:	685b      	ldr	r3, [r3, #4]
 800b258:	f003 0303 	and.w	r3, r3, #3
 800b25c:	2b01      	cmp	r3, #1
 800b25e:	d005      	beq.n	800b26c <HAL_GPIO_Init+0x44>
 800b260:	683b      	ldr	r3, [r7, #0]
 800b262:	685b      	ldr	r3, [r3, #4]
 800b264:	f003 0303 	and.w	r3, r3, #3
 800b268:	2b02      	cmp	r3, #2
 800b26a:	d130      	bne.n	800b2ce <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	689b      	ldr	r3, [r3, #8]
 800b270:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b272:	69fb      	ldr	r3, [r7, #28]
 800b274:	005b      	lsls	r3, r3, #1
 800b276:	2203      	movs	r2, #3
 800b278:	fa02 f303 	lsl.w	r3, r2, r3
 800b27c:	43db      	mvns	r3, r3
 800b27e:	69ba      	ldr	r2, [r7, #24]
 800b280:	4013      	ands	r3, r2
 800b282:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b284:	683b      	ldr	r3, [r7, #0]
 800b286:	68da      	ldr	r2, [r3, #12]
 800b288:	69fb      	ldr	r3, [r7, #28]
 800b28a:	005b      	lsls	r3, r3, #1
 800b28c:	fa02 f303 	lsl.w	r3, r2, r3
 800b290:	69ba      	ldr	r2, [r7, #24]
 800b292:	4313      	orrs	r3, r2
 800b294:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	69ba      	ldr	r2, [r7, #24]
 800b29a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	685b      	ldr	r3, [r3, #4]
 800b2a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800b2a2:	2201      	movs	r2, #1
 800b2a4:	69fb      	ldr	r3, [r7, #28]
 800b2a6:	fa02 f303 	lsl.w	r3, r2, r3
 800b2aa:	43db      	mvns	r3, r3
 800b2ac:	69ba      	ldr	r2, [r7, #24]
 800b2ae:	4013      	ands	r3, r2
 800b2b0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800b2b2:	683b      	ldr	r3, [r7, #0]
 800b2b4:	685b      	ldr	r3, [r3, #4]
 800b2b6:	091b      	lsrs	r3, r3, #4
 800b2b8:	f003 0201 	and.w	r2, r3, #1
 800b2bc:	69fb      	ldr	r3, [r7, #28]
 800b2be:	fa02 f303 	lsl.w	r3, r2, r3
 800b2c2:	69ba      	ldr	r2, [r7, #24]
 800b2c4:	4313      	orrs	r3, r2
 800b2c6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	69ba      	ldr	r2, [r7, #24]
 800b2cc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	685b      	ldr	r3, [r3, #4]
 800b2d2:	f003 0303 	and.w	r3, r3, #3
 800b2d6:	2b03      	cmp	r3, #3
 800b2d8:	d017      	beq.n	800b30a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	68db      	ldr	r3, [r3, #12]
 800b2de:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b2e0:	69fb      	ldr	r3, [r7, #28]
 800b2e2:	005b      	lsls	r3, r3, #1
 800b2e4:	2203      	movs	r2, #3
 800b2e6:	fa02 f303 	lsl.w	r3, r2, r3
 800b2ea:	43db      	mvns	r3, r3
 800b2ec:	69ba      	ldr	r2, [r7, #24]
 800b2ee:	4013      	ands	r3, r2
 800b2f0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b2f2:	683b      	ldr	r3, [r7, #0]
 800b2f4:	689a      	ldr	r2, [r3, #8]
 800b2f6:	69fb      	ldr	r3, [r7, #28]
 800b2f8:	005b      	lsls	r3, r3, #1
 800b2fa:	fa02 f303 	lsl.w	r3, r2, r3
 800b2fe:	69ba      	ldr	r2, [r7, #24]
 800b300:	4313      	orrs	r3, r2
 800b302:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	69ba      	ldr	r2, [r7, #24]
 800b308:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800b30a:	683b      	ldr	r3, [r7, #0]
 800b30c:	685b      	ldr	r3, [r3, #4]
 800b30e:	f003 0303 	and.w	r3, r3, #3
 800b312:	2b02      	cmp	r3, #2
 800b314:	d123      	bne.n	800b35e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b316:	69fb      	ldr	r3, [r7, #28]
 800b318:	08da      	lsrs	r2, r3, #3
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	3208      	adds	r2, #8
 800b31e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b322:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800b324:	69fb      	ldr	r3, [r7, #28]
 800b326:	f003 0307 	and.w	r3, r3, #7
 800b32a:	009b      	lsls	r3, r3, #2
 800b32c:	220f      	movs	r2, #15
 800b32e:	fa02 f303 	lsl.w	r3, r2, r3
 800b332:	43db      	mvns	r3, r3
 800b334:	69ba      	ldr	r2, [r7, #24]
 800b336:	4013      	ands	r3, r2
 800b338:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800b33a:	683b      	ldr	r3, [r7, #0]
 800b33c:	691a      	ldr	r2, [r3, #16]
 800b33e:	69fb      	ldr	r3, [r7, #28]
 800b340:	f003 0307 	and.w	r3, r3, #7
 800b344:	009b      	lsls	r3, r3, #2
 800b346:	fa02 f303 	lsl.w	r3, r2, r3
 800b34a:	69ba      	ldr	r2, [r7, #24]
 800b34c:	4313      	orrs	r3, r2
 800b34e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b350:	69fb      	ldr	r3, [r7, #28]
 800b352:	08da      	lsrs	r2, r3, #3
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	3208      	adds	r2, #8
 800b358:	69b9      	ldr	r1, [r7, #24]
 800b35a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b35e:	687b      	ldr	r3, [r7, #4]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800b364:	69fb      	ldr	r3, [r7, #28]
 800b366:	005b      	lsls	r3, r3, #1
 800b368:	2203      	movs	r2, #3
 800b36a:	fa02 f303 	lsl.w	r3, r2, r3
 800b36e:	43db      	mvns	r3, r3
 800b370:	69ba      	ldr	r2, [r7, #24]
 800b372:	4013      	ands	r3, r2
 800b374:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b376:	683b      	ldr	r3, [r7, #0]
 800b378:	685b      	ldr	r3, [r3, #4]
 800b37a:	f003 0203 	and.w	r2, r3, #3
 800b37e:	69fb      	ldr	r3, [r7, #28]
 800b380:	005b      	lsls	r3, r3, #1
 800b382:	fa02 f303 	lsl.w	r3, r2, r3
 800b386:	69ba      	ldr	r2, [r7, #24]
 800b388:	4313      	orrs	r3, r2
 800b38a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b38c:	687b      	ldr	r3, [r7, #4]
 800b38e:	69ba      	ldr	r2, [r7, #24]
 800b390:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800b392:	683b      	ldr	r3, [r7, #0]
 800b394:	685b      	ldr	r3, [r3, #4]
 800b396:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	f000 80e0 	beq.w	800b560 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b3a0:	4b2f      	ldr	r3, [pc, #188]	; (800b460 <HAL_GPIO_Init+0x238>)
 800b3a2:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800b3a6:	4a2e      	ldr	r2, [pc, #184]	; (800b460 <HAL_GPIO_Init+0x238>)
 800b3a8:	f043 0302 	orr.w	r3, r3, #2
 800b3ac:	f8c2 3154 	str.w	r3, [r2, #340]	; 0x154
 800b3b0:	4b2b      	ldr	r3, [pc, #172]	; (800b460 <HAL_GPIO_Init+0x238>)
 800b3b2:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800b3b6:	f003 0302 	and.w	r3, r3, #2
 800b3ba:	60fb      	str	r3, [r7, #12]
 800b3bc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b3be:	4a29      	ldr	r2, [pc, #164]	; (800b464 <HAL_GPIO_Init+0x23c>)
 800b3c0:	69fb      	ldr	r3, [r7, #28]
 800b3c2:	089b      	lsrs	r3, r3, #2
 800b3c4:	3302      	adds	r3, #2
 800b3c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b3ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800b3cc:	69fb      	ldr	r3, [r7, #28]
 800b3ce:	f003 0303 	and.w	r3, r3, #3
 800b3d2:	009b      	lsls	r3, r3, #2
 800b3d4:	220f      	movs	r2, #15
 800b3d6:	fa02 f303 	lsl.w	r3, r2, r3
 800b3da:	43db      	mvns	r3, r3
 800b3dc:	69ba      	ldr	r2, [r7, #24]
 800b3de:	4013      	ands	r3, r2
 800b3e0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800b3e2:	687b      	ldr	r3, [r7, #4]
 800b3e4:	4a20      	ldr	r2, [pc, #128]	; (800b468 <HAL_GPIO_Init+0x240>)
 800b3e6:	4293      	cmp	r3, r2
 800b3e8:	d052      	beq.n	800b490 <HAL_GPIO_Init+0x268>
 800b3ea:	687b      	ldr	r3, [r7, #4]
 800b3ec:	4a1f      	ldr	r2, [pc, #124]	; (800b46c <HAL_GPIO_Init+0x244>)
 800b3ee:	4293      	cmp	r3, r2
 800b3f0:	d031      	beq.n	800b456 <HAL_GPIO_Init+0x22e>
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	4a1e      	ldr	r2, [pc, #120]	; (800b470 <HAL_GPIO_Init+0x248>)
 800b3f6:	4293      	cmp	r3, r2
 800b3f8:	d02b      	beq.n	800b452 <HAL_GPIO_Init+0x22a>
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	4a1d      	ldr	r2, [pc, #116]	; (800b474 <HAL_GPIO_Init+0x24c>)
 800b3fe:	4293      	cmp	r3, r2
 800b400:	d025      	beq.n	800b44e <HAL_GPIO_Init+0x226>
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	4a1c      	ldr	r2, [pc, #112]	; (800b478 <HAL_GPIO_Init+0x250>)
 800b406:	4293      	cmp	r3, r2
 800b408:	d01f      	beq.n	800b44a <HAL_GPIO_Init+0x222>
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	4a1b      	ldr	r2, [pc, #108]	; (800b47c <HAL_GPIO_Init+0x254>)
 800b40e:	4293      	cmp	r3, r2
 800b410:	d019      	beq.n	800b446 <HAL_GPIO_Init+0x21e>
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	4a1a      	ldr	r2, [pc, #104]	; (800b480 <HAL_GPIO_Init+0x258>)
 800b416:	4293      	cmp	r3, r2
 800b418:	d013      	beq.n	800b442 <HAL_GPIO_Init+0x21a>
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	4a19      	ldr	r2, [pc, #100]	; (800b484 <HAL_GPIO_Init+0x25c>)
 800b41e:	4293      	cmp	r3, r2
 800b420:	d00d      	beq.n	800b43e <HAL_GPIO_Init+0x216>
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	4a18      	ldr	r2, [pc, #96]	; (800b488 <HAL_GPIO_Init+0x260>)
 800b426:	4293      	cmp	r3, r2
 800b428:	d007      	beq.n	800b43a <HAL_GPIO_Init+0x212>
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	4a17      	ldr	r2, [pc, #92]	; (800b48c <HAL_GPIO_Init+0x264>)
 800b42e:	4293      	cmp	r3, r2
 800b430:	d101      	bne.n	800b436 <HAL_GPIO_Init+0x20e>
 800b432:	2309      	movs	r3, #9
 800b434:	e02d      	b.n	800b492 <HAL_GPIO_Init+0x26a>
 800b436:	230a      	movs	r3, #10
 800b438:	e02b      	b.n	800b492 <HAL_GPIO_Init+0x26a>
 800b43a:	2308      	movs	r3, #8
 800b43c:	e029      	b.n	800b492 <HAL_GPIO_Init+0x26a>
 800b43e:	2307      	movs	r3, #7
 800b440:	e027      	b.n	800b492 <HAL_GPIO_Init+0x26a>
 800b442:	2306      	movs	r3, #6
 800b444:	e025      	b.n	800b492 <HAL_GPIO_Init+0x26a>
 800b446:	2305      	movs	r3, #5
 800b448:	e023      	b.n	800b492 <HAL_GPIO_Init+0x26a>
 800b44a:	2304      	movs	r3, #4
 800b44c:	e021      	b.n	800b492 <HAL_GPIO_Init+0x26a>
 800b44e:	2303      	movs	r3, #3
 800b450:	e01f      	b.n	800b492 <HAL_GPIO_Init+0x26a>
 800b452:	2302      	movs	r3, #2
 800b454:	e01d      	b.n	800b492 <HAL_GPIO_Init+0x26a>
 800b456:	2301      	movs	r3, #1
 800b458:	e01b      	b.n	800b492 <HAL_GPIO_Init+0x26a>
 800b45a:	bf00      	nop
 800b45c:	58000080 	.word	0x58000080
 800b460:	58024400 	.word	0x58024400
 800b464:	58000400 	.word	0x58000400
 800b468:	58020000 	.word	0x58020000
 800b46c:	58020400 	.word	0x58020400
 800b470:	58020800 	.word	0x58020800
 800b474:	58020c00 	.word	0x58020c00
 800b478:	58021000 	.word	0x58021000
 800b47c:	58021400 	.word	0x58021400
 800b480:	58021800 	.word	0x58021800
 800b484:	58021c00 	.word	0x58021c00
 800b488:	58022000 	.word	0x58022000
 800b48c:	58022400 	.word	0x58022400
 800b490:	2300      	movs	r3, #0
 800b492:	69fa      	ldr	r2, [r7, #28]
 800b494:	f002 0203 	and.w	r2, r2, #3
 800b498:	0092      	lsls	r2, r2, #2
 800b49a:	4093      	lsls	r3, r2
 800b49c:	69ba      	ldr	r2, [r7, #24]
 800b49e:	4313      	orrs	r3, r2
 800b4a0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b4a2:	4938      	ldr	r1, [pc, #224]	; (800b584 <HAL_GPIO_Init+0x35c>)
 800b4a4:	69fb      	ldr	r3, [r7, #28]
 800b4a6:	089b      	lsrs	r3, r3, #2
 800b4a8:	3302      	adds	r3, #2
 800b4aa:	69ba      	ldr	r2, [r7, #24]
 800b4ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800b4b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b4b4:	681b      	ldr	r3, [r3, #0]
 800b4b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b4b8:	693b      	ldr	r3, [r7, #16]
 800b4ba:	43db      	mvns	r3, r3
 800b4bc:	69ba      	ldr	r2, [r7, #24]
 800b4be:	4013      	ands	r3, r2
 800b4c0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800b4c2:	683b      	ldr	r3, [r7, #0]
 800b4c4:	685b      	ldr	r3, [r3, #4]
 800b4c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d003      	beq.n	800b4d6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800b4ce:	69ba      	ldr	r2, [r7, #24]
 800b4d0:	693b      	ldr	r3, [r7, #16]
 800b4d2:	4313      	orrs	r3, r2
 800b4d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 800b4d6:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b4da:	69bb      	ldr	r3, [r7, #24]
 800b4dc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800b4de:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b4e2:	685b      	ldr	r3, [r3, #4]
 800b4e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b4e6:	693b      	ldr	r3, [r7, #16]
 800b4e8:	43db      	mvns	r3, r3
 800b4ea:	69ba      	ldr	r2, [r7, #24]
 800b4ec:	4013      	ands	r3, r2
 800b4ee:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800b4f0:	683b      	ldr	r3, [r7, #0]
 800b4f2:	685b      	ldr	r3, [r3, #4]
 800b4f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d003      	beq.n	800b504 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800b4fc:	69ba      	ldr	r2, [r7, #24]
 800b4fe:	693b      	ldr	r3, [r7, #16]
 800b500:	4313      	orrs	r3, r2
 800b502:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 800b504:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b508:	69bb      	ldr	r3, [r7, #24]
 800b50a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 800b50c:	697b      	ldr	r3, [r7, #20]
 800b50e:	685b      	ldr	r3, [r3, #4]
 800b510:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b512:	693b      	ldr	r3, [r7, #16]
 800b514:	43db      	mvns	r3, r3
 800b516:	69ba      	ldr	r2, [r7, #24]
 800b518:	4013      	ands	r3, r2
 800b51a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800b51c:	683b      	ldr	r3, [r7, #0]
 800b51e:	685b      	ldr	r3, [r3, #4]
 800b520:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b524:	2b00      	cmp	r3, #0
 800b526:	d003      	beq.n	800b530 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 800b528:	69ba      	ldr	r2, [r7, #24]
 800b52a:	693b      	ldr	r3, [r7, #16]
 800b52c:	4313      	orrs	r3, r2
 800b52e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 800b530:	697b      	ldr	r3, [r7, #20]
 800b532:	69ba      	ldr	r2, [r7, #24]
 800b534:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 800b536:	697b      	ldr	r3, [r7, #20]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800b53c:	693b      	ldr	r3, [r7, #16]
 800b53e:	43db      	mvns	r3, r3
 800b540:	69ba      	ldr	r2, [r7, #24]
 800b542:	4013      	ands	r3, r2
 800b544:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800b546:	683b      	ldr	r3, [r7, #0]
 800b548:	685b      	ldr	r3, [r3, #4]
 800b54a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b54e:	2b00      	cmp	r3, #0
 800b550:	d003      	beq.n	800b55a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800b552:	69ba      	ldr	r2, [r7, #24]
 800b554:	693b      	ldr	r3, [r7, #16]
 800b556:	4313      	orrs	r3, r2
 800b558:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800b55a:	697b      	ldr	r3, [r7, #20]
 800b55c:	69ba      	ldr	r2, [r7, #24]
 800b55e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 800b560:	69fb      	ldr	r3, [r7, #28]
 800b562:	3301      	adds	r3, #1
 800b564:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800b566:	683b      	ldr	r3, [r7, #0]
 800b568:	681a      	ldr	r2, [r3, #0]
 800b56a:	69fb      	ldr	r3, [r7, #28]
 800b56c:	fa22 f303 	lsr.w	r3, r2, r3
 800b570:	2b00      	cmp	r3, #0
 800b572:	f47f ae63 	bne.w	800b23c <HAL_GPIO_Init+0x14>
  }
}
 800b576:	bf00      	nop
 800b578:	bf00      	nop
 800b57a:	3724      	adds	r7, #36	; 0x24
 800b57c:	46bd      	mov	sp, r7
 800b57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b582:	4770      	bx	lr
 800b584:	58000400 	.word	0x58000400

0800b588 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800b588:	b480      	push	{r7}
 800b58a:	b087      	sub	sp, #28
 800b58c:	af00      	add	r7, sp, #0
 800b58e:	6078      	str	r0, [r7, #4]
 800b590:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800b592:	2300      	movs	r3, #0
 800b594:	617b      	str	r3, [r7, #20]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 800b596:	4b75      	ldr	r3, [pc, #468]	; (800b76c <HAL_GPIO_DeInit+0x1e4>)
 800b598:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00U)
 800b59a:	e0d9      	b.n	800b750 <HAL_GPIO_DeInit+0x1c8>
  {
    /* Get current io position */
    iocurrent = GPIO_Pin & (1UL << position) ;
 800b59c:	2201      	movs	r2, #1
 800b59e:	697b      	ldr	r3, [r7, #20]
 800b5a0:	fa02 f303 	lsl.w	r3, r2, r3
 800b5a4:	683a      	ldr	r2, [r7, #0]
 800b5a6:	4013      	ands	r3, r2
 800b5a8:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	2b00      	cmp	r3, #0
 800b5ae:	f000 80cc 	beq.w	800b74a <HAL_GPIO_DeInit+0x1c2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      tmp = SYSCFG->EXTICR[position >> 2U];
 800b5b2:	4a6f      	ldr	r2, [pc, #444]	; (800b770 <HAL_GPIO_DeInit+0x1e8>)
 800b5b4:	697b      	ldr	r3, [r7, #20]
 800b5b6:	089b      	lsrs	r3, r3, #2
 800b5b8:	3302      	adds	r3, #2
 800b5ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b5be:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800b5c0:	697b      	ldr	r3, [r7, #20]
 800b5c2:	f003 0303 	and.w	r3, r3, #3
 800b5c6:	009b      	lsls	r3, r3, #2
 800b5c8:	220f      	movs	r2, #15
 800b5ca:	fa02 f303 	lsl.w	r3, r2, r3
 800b5ce:	68ba      	ldr	r2, [r7, #8]
 800b5d0:	4013      	ands	r3, r2
 800b5d2:	60bb      	str	r3, [r7, #8]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	4a67      	ldr	r2, [pc, #412]	; (800b774 <HAL_GPIO_DeInit+0x1ec>)
 800b5d8:	4293      	cmp	r3, r2
 800b5da:	d037      	beq.n	800b64c <HAL_GPIO_DeInit+0xc4>
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	4a66      	ldr	r2, [pc, #408]	; (800b778 <HAL_GPIO_DeInit+0x1f0>)
 800b5e0:	4293      	cmp	r3, r2
 800b5e2:	d031      	beq.n	800b648 <HAL_GPIO_DeInit+0xc0>
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	4a65      	ldr	r2, [pc, #404]	; (800b77c <HAL_GPIO_DeInit+0x1f4>)
 800b5e8:	4293      	cmp	r3, r2
 800b5ea:	d02b      	beq.n	800b644 <HAL_GPIO_DeInit+0xbc>
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	4a64      	ldr	r2, [pc, #400]	; (800b780 <HAL_GPIO_DeInit+0x1f8>)
 800b5f0:	4293      	cmp	r3, r2
 800b5f2:	d025      	beq.n	800b640 <HAL_GPIO_DeInit+0xb8>
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	4a63      	ldr	r2, [pc, #396]	; (800b784 <HAL_GPIO_DeInit+0x1fc>)
 800b5f8:	4293      	cmp	r3, r2
 800b5fa:	d01f      	beq.n	800b63c <HAL_GPIO_DeInit+0xb4>
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	4a62      	ldr	r2, [pc, #392]	; (800b788 <HAL_GPIO_DeInit+0x200>)
 800b600:	4293      	cmp	r3, r2
 800b602:	d019      	beq.n	800b638 <HAL_GPIO_DeInit+0xb0>
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	4a61      	ldr	r2, [pc, #388]	; (800b78c <HAL_GPIO_DeInit+0x204>)
 800b608:	4293      	cmp	r3, r2
 800b60a:	d013      	beq.n	800b634 <HAL_GPIO_DeInit+0xac>
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	4a60      	ldr	r2, [pc, #384]	; (800b790 <HAL_GPIO_DeInit+0x208>)
 800b610:	4293      	cmp	r3, r2
 800b612:	d00d      	beq.n	800b630 <HAL_GPIO_DeInit+0xa8>
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	4a5f      	ldr	r2, [pc, #380]	; (800b794 <HAL_GPIO_DeInit+0x20c>)
 800b618:	4293      	cmp	r3, r2
 800b61a:	d007      	beq.n	800b62c <HAL_GPIO_DeInit+0xa4>
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	4a5e      	ldr	r2, [pc, #376]	; (800b798 <HAL_GPIO_DeInit+0x210>)
 800b620:	4293      	cmp	r3, r2
 800b622:	d101      	bne.n	800b628 <HAL_GPIO_DeInit+0xa0>
 800b624:	2309      	movs	r3, #9
 800b626:	e012      	b.n	800b64e <HAL_GPIO_DeInit+0xc6>
 800b628:	230a      	movs	r3, #10
 800b62a:	e010      	b.n	800b64e <HAL_GPIO_DeInit+0xc6>
 800b62c:	2308      	movs	r3, #8
 800b62e:	e00e      	b.n	800b64e <HAL_GPIO_DeInit+0xc6>
 800b630:	2307      	movs	r3, #7
 800b632:	e00c      	b.n	800b64e <HAL_GPIO_DeInit+0xc6>
 800b634:	2306      	movs	r3, #6
 800b636:	e00a      	b.n	800b64e <HAL_GPIO_DeInit+0xc6>
 800b638:	2305      	movs	r3, #5
 800b63a:	e008      	b.n	800b64e <HAL_GPIO_DeInit+0xc6>
 800b63c:	2304      	movs	r3, #4
 800b63e:	e006      	b.n	800b64e <HAL_GPIO_DeInit+0xc6>
 800b640:	2303      	movs	r3, #3
 800b642:	e004      	b.n	800b64e <HAL_GPIO_DeInit+0xc6>
 800b644:	2302      	movs	r3, #2
 800b646:	e002      	b.n	800b64e <HAL_GPIO_DeInit+0xc6>
 800b648:	2301      	movs	r3, #1
 800b64a:	e000      	b.n	800b64e <HAL_GPIO_DeInit+0xc6>
 800b64c:	2300      	movs	r3, #0
 800b64e:	697a      	ldr	r2, [r7, #20]
 800b650:	f002 0203 	and.w	r2, r2, #3
 800b654:	0092      	lsls	r2, r2, #2
 800b656:	4093      	lsls	r3, r2
 800b658:	68ba      	ldr	r2, [r7, #8]
 800b65a:	429a      	cmp	r2, r3
 800b65c:	d136      	bne.n	800b6cc <HAL_GPIO_DeInit+0x144>
      {
        /* Clear EXTI line configuration for Current CPU */
        EXTI_CurrentCPU->IMR1 &= ~(iocurrent);
 800b65e:	693b      	ldr	r3, [r7, #16]
 800b660:	681a      	ldr	r2, [r3, #0]
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	43db      	mvns	r3, r3
 800b666:	401a      	ands	r2, r3
 800b668:	693b      	ldr	r3, [r7, #16]
 800b66a:	601a      	str	r2, [r3, #0]
        EXTI_CurrentCPU->EMR1 &= ~(iocurrent);
 800b66c:	693b      	ldr	r3, [r7, #16]
 800b66e:	685a      	ldr	r2, [r3, #4]
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	43db      	mvns	r3, r3
 800b674:	401a      	ands	r2, r3
 800b676:	693b      	ldr	r3, [r7, #16]
 800b678:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800b67a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b67e:	685a      	ldr	r2, [r3, #4]
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	43db      	mvns	r3, r3
 800b684:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b688:	4013      	ands	r3, r2
 800b68a:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800b68c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b690:	681a      	ldr	r2, [r3, #0]
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	43db      	mvns	r3, r3
 800b696:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800b69a:	4013      	ands	r3, r2
 800b69c:	600b      	str	r3, [r1, #0]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800b69e:	697b      	ldr	r3, [r7, #20]
 800b6a0:	f003 0303 	and.w	r3, r3, #3
 800b6a4:	009b      	lsls	r3, r3, #2
 800b6a6:	220f      	movs	r2, #15
 800b6a8:	fa02 f303 	lsl.w	r3, r2, r3
 800b6ac:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800b6ae:	4a30      	ldr	r2, [pc, #192]	; (800b770 <HAL_GPIO_DeInit+0x1e8>)
 800b6b0:	697b      	ldr	r3, [r7, #20]
 800b6b2:	089b      	lsrs	r3, r3, #2
 800b6b4:	3302      	adds	r3, #2
 800b6b6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b6ba:	68bb      	ldr	r3, [r7, #8]
 800b6bc:	43da      	mvns	r2, r3
 800b6be:	482c      	ldr	r0, [pc, #176]	; (800b770 <HAL_GPIO_DeInit+0x1e8>)
 800b6c0:	697b      	ldr	r3, [r7, #20]
 800b6c2:	089b      	lsrs	r3, r3, #2
 800b6c4:	400a      	ands	r2, r1
 800b6c6:	3302      	adds	r3, #2
 800b6c8:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	681a      	ldr	r2, [r3, #0]
 800b6d0:	697b      	ldr	r3, [r7, #20]
 800b6d2:	005b      	lsls	r3, r3, #1
 800b6d4:	2103      	movs	r1, #3
 800b6d6:	fa01 f303 	lsl.w	r3, r1, r3
 800b6da:	431a      	orrs	r2, r3
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 800b6e0:	697b      	ldr	r3, [r7, #20]
 800b6e2:	08da      	lsrs	r2, r3, #3
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	3208      	adds	r2, #8
 800b6e8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b6ec:	697b      	ldr	r3, [r7, #20]
 800b6ee:	f003 0307 	and.w	r3, r3, #7
 800b6f2:	009b      	lsls	r3, r3, #2
 800b6f4:	220f      	movs	r2, #15
 800b6f6:	fa02 f303 	lsl.w	r3, r2, r3
 800b6fa:	43db      	mvns	r3, r3
 800b6fc:	697a      	ldr	r2, [r7, #20]
 800b6fe:	08d2      	lsrs	r2, r2, #3
 800b700:	4019      	ands	r1, r3
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	3208      	adds	r2, #8
 800b706:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	68da      	ldr	r2, [r3, #12]
 800b70e:	697b      	ldr	r3, [r7, #20]
 800b710:	005b      	lsls	r3, r3, #1
 800b712:	2103      	movs	r1, #3
 800b714:	fa01 f303 	lsl.w	r3, r1, r3
 800b718:	43db      	mvns	r3, r3
 800b71a:	401a      	ands	r2, r3
 800b71c:	687b      	ldr	r3, [r7, #4]
 800b71e:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	685a      	ldr	r2, [r3, #4]
 800b724:	2101      	movs	r1, #1
 800b726:	697b      	ldr	r3, [r7, #20]
 800b728:	fa01 f303 	lsl.w	r3, r1, r3
 800b72c:	43db      	mvns	r3, r3
 800b72e:	401a      	ands	r2, r3
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	689a      	ldr	r2, [r3, #8]
 800b738:	697b      	ldr	r3, [r7, #20]
 800b73a:	005b      	lsls	r3, r3, #1
 800b73c:	2103      	movs	r1, #3
 800b73e:	fa01 f303 	lsl.w	r3, r1, r3
 800b742:	43db      	mvns	r3, r3
 800b744:	401a      	ands	r2, r3
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	609a      	str	r2, [r3, #8]
    }

    position++;
 800b74a:	697b      	ldr	r3, [r7, #20]
 800b74c:	3301      	adds	r3, #1
 800b74e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00U)
 800b750:	683a      	ldr	r2, [r7, #0]
 800b752:	697b      	ldr	r3, [r7, #20]
 800b754:	fa22 f303 	lsr.w	r3, r2, r3
 800b758:	2b00      	cmp	r3, #0
 800b75a:	f47f af1f 	bne.w	800b59c <HAL_GPIO_DeInit+0x14>
  }
}
 800b75e:	bf00      	nop
 800b760:	bf00      	nop
 800b762:	371c      	adds	r7, #28
 800b764:	46bd      	mov	sp, r7
 800b766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b76a:	4770      	bx	lr
 800b76c:	58000080 	.word	0x58000080
 800b770:	58000400 	.word	0x58000400
 800b774:	58020000 	.word	0x58020000
 800b778:	58020400 	.word	0x58020400
 800b77c:	58020800 	.word	0x58020800
 800b780:	58020c00 	.word	0x58020c00
 800b784:	58021000 	.word	0x58021000
 800b788:	58021400 	.word	0x58021400
 800b78c:	58021800 	.word	0x58021800
 800b790:	58021c00 	.word	0x58021c00
 800b794:	58022000 	.word	0x58022000
 800b798:	58022400 	.word	0x58022400

0800b79c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b79c:	b480      	push	{r7}
 800b79e:	b083      	sub	sp, #12
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	6078      	str	r0, [r7, #4]
 800b7a4:	460b      	mov	r3, r1
 800b7a6:	807b      	strh	r3, [r7, #2]
 800b7a8:	4613      	mov	r3, r2
 800b7aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b7ac:	787b      	ldrb	r3, [r7, #1]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d003      	beq.n	800b7ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b7b2:	887a      	ldrh	r2, [r7, #2]
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800b7b8:	e003      	b.n	800b7c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800b7ba:	887b      	ldrh	r3, [r7, #2]
 800b7bc:	041a      	lsls	r2, r3, #16
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	619a      	str	r2, [r3, #24]
}
 800b7c2:	bf00      	nop
 800b7c4:	370c      	adds	r7, #12
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7cc:	4770      	bx	lr

0800b7ce <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b7ce:	b480      	push	{r7}
 800b7d0:	b085      	sub	sp, #20
 800b7d2:	af00      	add	r7, sp, #0
 800b7d4:	6078      	str	r0, [r7, #4]
 800b7d6:	460b      	mov	r3, r1
 800b7d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	695b      	ldr	r3, [r3, #20]
 800b7de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800b7e0:	887a      	ldrh	r2, [r7, #2]
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	4013      	ands	r3, r2
 800b7e6:	041a      	lsls	r2, r3, #16
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	43d9      	mvns	r1, r3
 800b7ec:	887b      	ldrh	r3, [r7, #2]
 800b7ee:	400b      	ands	r3, r1
 800b7f0:	431a      	orrs	r2, r3
 800b7f2:	687b      	ldr	r3, [r7, #4]
 800b7f4:	619a      	str	r2, [r3, #24]
}
 800b7f6:	bf00      	nop
 800b7f8:	3714      	adds	r7, #20
 800b7fa:	46bd      	mov	sp, r7
 800b7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b800:	4770      	bx	lr
	...

0800b804 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b082      	sub	sp, #8
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d101      	bne.n	800b816 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800b812:	2301      	movs	r3, #1
 800b814:	e07f      	b.n	800b916 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b81c:	b2db      	uxtb	r3, r3
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d106      	bne.n	800b830 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	2200      	movs	r2, #0
 800b826:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800b82a:	6878      	ldr	r0, [r7, #4]
 800b82c:	f000 f8a9 	bl	800b982 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	2224      	movs	r2, #36	; 0x24
 800b834:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	681a      	ldr	r2, [r3, #0]
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	f022 0201 	bic.w	r2, r2, #1
 800b846:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	685a      	ldr	r2, [r3, #4]
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800b854:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	689a      	ldr	r2, [r3, #8]
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b864:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	68db      	ldr	r3, [r3, #12]
 800b86a:	2b01      	cmp	r3, #1
 800b86c:	d107      	bne.n	800b87e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	689a      	ldr	r2, [r3, #8]
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800b87a:	609a      	str	r2, [r3, #8]
 800b87c:	e006      	b.n	800b88c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	689a      	ldr	r2, [r3, #8]
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	681b      	ldr	r3, [r3, #0]
 800b886:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800b88a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	68db      	ldr	r3, [r3, #12]
 800b890:	2b02      	cmp	r3, #2
 800b892:	d104      	bne.n	800b89e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b89c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	6859      	ldr	r1, [r3, #4]
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681a      	ldr	r2, [r3, #0]
 800b8a8:	4b1d      	ldr	r3, [pc, #116]	; (800b920 <HAL_I2C_Init+0x11c>)
 800b8aa:	430b      	orrs	r3, r1
 800b8ac:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	68da      	ldr	r2, [r3, #12]
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800b8bc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	691a      	ldr	r2, [r3, #16]
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	695b      	ldr	r3, [r3, #20]
 800b8c6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	699b      	ldr	r3, [r3, #24]
 800b8ce:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	430a      	orrs	r2, r1
 800b8d6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	69d9      	ldr	r1, [r3, #28]
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	6a1a      	ldr	r2, [r3, #32]
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	430a      	orrs	r2, r1
 800b8e6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	681a      	ldr	r2, [r3, #0]
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	f042 0201 	orr.w	r2, r2, #1
 800b8f6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	2200      	movs	r2, #0
 800b8fc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	2220      	movs	r2, #32
 800b902:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	2200      	movs	r2, #0
 800b90a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	2200      	movs	r2, #0
 800b910:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800b914:	2300      	movs	r3, #0
}
 800b916:	4618      	mov	r0, r3
 800b918:	3708      	adds	r7, #8
 800b91a:	46bd      	mov	sp, r7
 800b91c:	bd80      	pop	{r7, pc}
 800b91e:	bf00      	nop
 800b920:	02008000 	.word	0x02008000

0800b924 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800b924:	b580      	push	{r7, lr}
 800b926:	b082      	sub	sp, #8
 800b928:	af00      	add	r7, sp, #0
 800b92a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d101      	bne.n	800b936 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800b932:	2301      	movs	r3, #1
 800b934:	e021      	b.n	800b97a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	2224      	movs	r2, #36	; 0x24
 800b93a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	681a      	ldr	r2, [r3, #0]
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	f022 0201 	bic.w	r2, r2, #1
 800b94c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800b94e:	6878      	ldr	r0, [r7, #4]
 800b950:	f000 f821 	bl	800b996 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2200      	movs	r2, #0
 800b958:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	2200      	movs	r2, #0
 800b95e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	2200      	movs	r2, #0
 800b966:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	2200      	movs	r2, #0
 800b96c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	2200      	movs	r2, #0
 800b974:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800b978:	2300      	movs	r3, #0
}
 800b97a:	4618      	mov	r0, r3
 800b97c:	3708      	adds	r7, #8
 800b97e:	46bd      	mov	sp, r7
 800b980:	bd80      	pop	{r7, pc}

0800b982 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 800b982:	b480      	push	{r7}
 800b984:	b083      	sub	sp, #12
 800b986:	af00      	add	r7, sp, #0
 800b988:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 800b98a:	bf00      	nop
 800b98c:	370c      	adds	r7, #12
 800b98e:	46bd      	mov	sp, r7
 800b990:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b994:	4770      	bx	lr

0800b996 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 800b996:	b480      	push	{r7}
 800b998:	b083      	sub	sp, #12
 800b99a:	af00      	add	r7, sp, #0
 800b99c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 800b99e:	bf00      	nop
 800b9a0:	370c      	adds	r7, #12
 800b9a2:	46bd      	mov	sp, r7
 800b9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a8:	4770      	bx	lr
	...

0800b9ac <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b9ac:	b580      	push	{r7, lr}
 800b9ae:	b088      	sub	sp, #32
 800b9b0:	af02      	add	r7, sp, #8
 800b9b2:	60f8      	str	r0, [r7, #12]
 800b9b4:	4608      	mov	r0, r1
 800b9b6:	4611      	mov	r1, r2
 800b9b8:	461a      	mov	r2, r3
 800b9ba:	4603      	mov	r3, r0
 800b9bc:	817b      	strh	r3, [r7, #10]
 800b9be:	460b      	mov	r3, r1
 800b9c0:	813b      	strh	r3, [r7, #8]
 800b9c2:	4613      	mov	r3, r2
 800b9c4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800b9cc:	b2db      	uxtb	r3, r3
 800b9ce:	2b20      	cmp	r3, #32
 800b9d0:	f040 80f9 	bne.w	800bbc6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800b9d4:	6a3b      	ldr	r3, [r7, #32]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d002      	beq.n	800b9e0 <HAL_I2C_Mem_Write+0x34>
 800b9da:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	d105      	bne.n	800b9ec <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800b9e0:	68fb      	ldr	r3, [r7, #12]
 800b9e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b9e6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800b9e8:	2301      	movs	r3, #1
 800b9ea:	e0ed      	b.n	800bbc8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800b9f2:	2b01      	cmp	r3, #1
 800b9f4:	d101      	bne.n	800b9fa <HAL_I2C_Mem_Write+0x4e>
 800b9f6:	2302      	movs	r3, #2
 800b9f8:	e0e6      	b.n	800bbc8 <HAL_I2C_Mem_Write+0x21c>
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	2201      	movs	r2, #1
 800b9fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800ba02:	f7fa ffa5 	bl	8006950 <HAL_GetTick>
 800ba06:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800ba08:	697b      	ldr	r3, [r7, #20]
 800ba0a:	9300      	str	r3, [sp, #0]
 800ba0c:	2319      	movs	r3, #25
 800ba0e:	2201      	movs	r2, #1
 800ba10:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800ba14:	68f8      	ldr	r0, [r7, #12]
 800ba16:	f000 fadd 	bl	800bfd4 <I2C_WaitOnFlagUntilTimeout>
 800ba1a:	4603      	mov	r3, r0
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d001      	beq.n	800ba24 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800ba20:	2301      	movs	r3, #1
 800ba22:	e0d1      	b.n	800bbc8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	2221      	movs	r2, #33	; 0x21
 800ba28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	2240      	movs	r2, #64	; 0x40
 800ba30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	2200      	movs	r2, #0
 800ba38:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	6a3a      	ldr	r2, [r7, #32]
 800ba3e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800ba44:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800ba46:	68fb      	ldr	r3, [r7, #12]
 800ba48:	2200      	movs	r2, #0
 800ba4a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800ba4c:	88f8      	ldrh	r0, [r7, #6]
 800ba4e:	893a      	ldrh	r2, [r7, #8]
 800ba50:	8979      	ldrh	r1, [r7, #10]
 800ba52:	697b      	ldr	r3, [r7, #20]
 800ba54:	9301      	str	r3, [sp, #4]
 800ba56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba58:	9300      	str	r3, [sp, #0]
 800ba5a:	4603      	mov	r3, r0
 800ba5c:	68f8      	ldr	r0, [r7, #12]
 800ba5e:	f000 f9ed 	bl	800be3c <I2C_RequestMemoryWrite>
 800ba62:	4603      	mov	r3, r0
 800ba64:	2b00      	cmp	r3, #0
 800ba66:	d005      	beq.n	800ba74 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	2200      	movs	r2, #0
 800ba6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800ba70:	2301      	movs	r3, #1
 800ba72:	e0a9      	b.n	800bbc8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ba78:	b29b      	uxth	r3, r3
 800ba7a:	2bff      	cmp	r3, #255	; 0xff
 800ba7c:	d90e      	bls.n	800ba9c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	22ff      	movs	r2, #255	; 0xff
 800ba82:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800ba84:	68fb      	ldr	r3, [r7, #12]
 800ba86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ba88:	b2da      	uxtb	r2, r3
 800ba8a:	8979      	ldrh	r1, [r7, #10]
 800ba8c:	2300      	movs	r3, #0
 800ba8e:	9300      	str	r3, [sp, #0]
 800ba90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800ba94:	68f8      	ldr	r0, [r7, #12]
 800ba96:	f000 fc57 	bl	800c348 <I2C_TransferConfig>
 800ba9a:	e00f      	b.n	800babc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800baa0:	b29a      	uxth	r2, r3
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800baaa:	b2da      	uxtb	r2, r3
 800baac:	8979      	ldrh	r1, [r7, #10]
 800baae:	2300      	movs	r3, #0
 800bab0:	9300      	str	r3, [sp, #0]
 800bab2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bab6:	68f8      	ldr	r0, [r7, #12]
 800bab8:	f000 fc46 	bl	800c348 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800babc:	697a      	ldr	r2, [r7, #20]
 800babe:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bac0:	68f8      	ldr	r0, [r7, #12]
 800bac2:	f000 fad6 	bl	800c072 <I2C_WaitOnTXISFlagUntilTimeout>
 800bac6:	4603      	mov	r3, r0
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d001      	beq.n	800bad0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800bacc:	2301      	movs	r3, #1
 800bace:	e07b      	b.n	800bbc8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800bad0:	68fb      	ldr	r3, [r7, #12]
 800bad2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bad4:	781a      	ldrb	r2, [r3, #0]
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bae0:	1c5a      	adds	r2, r3, #1
 800bae2:	68fb      	ldr	r3, [r7, #12]
 800bae4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800baea:	b29b      	uxth	r3, r3
 800baec:	3b01      	subs	r3, #1
 800baee:	b29a      	uxth	r2, r3
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800baf4:	68fb      	ldr	r3, [r7, #12]
 800baf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800baf8:	3b01      	subs	r3, #1
 800bafa:	b29a      	uxth	r2, r3
 800bafc:	68fb      	ldr	r3, [r7, #12]
 800bafe:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bb04:	b29b      	uxth	r3, r3
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d034      	beq.n	800bb74 <HAL_I2C_Mem_Write+0x1c8>
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d130      	bne.n	800bb74 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800bb12:	697b      	ldr	r3, [r7, #20]
 800bb14:	9300      	str	r3, [sp, #0]
 800bb16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb18:	2200      	movs	r2, #0
 800bb1a:	2180      	movs	r1, #128	; 0x80
 800bb1c:	68f8      	ldr	r0, [r7, #12]
 800bb1e:	f000 fa59 	bl	800bfd4 <I2C_WaitOnFlagUntilTimeout>
 800bb22:	4603      	mov	r3, r0
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d001      	beq.n	800bb2c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 800bb28:	2301      	movs	r3, #1
 800bb2a:	e04d      	b.n	800bbc8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bb30:	b29b      	uxth	r3, r3
 800bb32:	2bff      	cmp	r3, #255	; 0xff
 800bb34:	d90e      	bls.n	800bb54 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800bb36:	68fb      	ldr	r3, [r7, #12]
 800bb38:	22ff      	movs	r2, #255	; 0xff
 800bb3a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bb40:	b2da      	uxtb	r2, r3
 800bb42:	8979      	ldrh	r1, [r7, #10]
 800bb44:	2300      	movs	r3, #0
 800bb46:	9300      	str	r3, [sp, #0]
 800bb48:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bb4c:	68f8      	ldr	r0, [r7, #12]
 800bb4e:	f000 fbfb 	bl	800c348 <I2C_TransferConfig>
 800bb52:	e00f      	b.n	800bb74 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bb58:	b29a      	uxth	r2, r3
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800bb5e:	68fb      	ldr	r3, [r7, #12]
 800bb60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bb62:	b2da      	uxtb	r2, r3
 800bb64:	8979      	ldrh	r1, [r7, #10]
 800bb66:	2300      	movs	r3, #0
 800bb68:	9300      	str	r3, [sp, #0]
 800bb6a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bb6e:	68f8      	ldr	r0, [r7, #12]
 800bb70:	f000 fbea 	bl	800c348 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bb78:	b29b      	uxth	r3, r3
 800bb7a:	2b00      	cmp	r3, #0
 800bb7c:	d19e      	bne.n	800babc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bb7e:	697a      	ldr	r2, [r7, #20]
 800bb80:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bb82:	68f8      	ldr	r0, [r7, #12]
 800bb84:	f000 fabc 	bl	800c100 <I2C_WaitOnSTOPFlagUntilTimeout>
 800bb88:	4603      	mov	r3, r0
 800bb8a:	2b00      	cmp	r3, #0
 800bb8c:	d001      	beq.n	800bb92 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800bb8e:	2301      	movs	r3, #1
 800bb90:	e01a      	b.n	800bbc8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	2220      	movs	r2, #32
 800bb98:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	6859      	ldr	r1, [r3, #4]
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	681a      	ldr	r2, [r3, #0]
 800bba4:	4b0a      	ldr	r3, [pc, #40]	; (800bbd0 <HAL_I2C_Mem_Write+0x224>)
 800bba6:	400b      	ands	r3, r1
 800bba8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	2220      	movs	r2, #32
 800bbae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	2200      	movs	r2, #0
 800bbb6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bbba:	68fb      	ldr	r3, [r7, #12]
 800bbbc:	2200      	movs	r2, #0
 800bbbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800bbc2:	2300      	movs	r3, #0
 800bbc4:	e000      	b.n	800bbc8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800bbc6:	2302      	movs	r3, #2
  }
}
 800bbc8:	4618      	mov	r0, r3
 800bbca:	3718      	adds	r7, #24
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	bd80      	pop	{r7, pc}
 800bbd0:	fe00e800 	.word	0xfe00e800

0800bbd4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bbd4:	b580      	push	{r7, lr}
 800bbd6:	b088      	sub	sp, #32
 800bbd8:	af02      	add	r7, sp, #8
 800bbda:	60f8      	str	r0, [r7, #12]
 800bbdc:	4608      	mov	r0, r1
 800bbde:	4611      	mov	r1, r2
 800bbe0:	461a      	mov	r2, r3
 800bbe2:	4603      	mov	r3, r0
 800bbe4:	817b      	strh	r3, [r7, #10]
 800bbe6:	460b      	mov	r3, r1
 800bbe8:	813b      	strh	r3, [r7, #8]
 800bbea:	4613      	mov	r3, r2
 800bbec:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800bbee:	68fb      	ldr	r3, [r7, #12]
 800bbf0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800bbf4:	b2db      	uxtb	r3, r3
 800bbf6:	2b20      	cmp	r3, #32
 800bbf8:	f040 80fd 	bne.w	800bdf6 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800bbfc:	6a3b      	ldr	r3, [r7, #32]
 800bbfe:	2b00      	cmp	r3, #0
 800bc00:	d002      	beq.n	800bc08 <HAL_I2C_Mem_Read+0x34>
 800bc02:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d105      	bne.n	800bc14 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800bc08:	68fb      	ldr	r3, [r7, #12]
 800bc0a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800bc0e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800bc10:	2301      	movs	r3, #1
 800bc12:	e0f1      	b.n	800bdf8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800bc1a:	2b01      	cmp	r3, #1
 800bc1c:	d101      	bne.n	800bc22 <HAL_I2C_Mem_Read+0x4e>
 800bc1e:	2302      	movs	r3, #2
 800bc20:	e0ea      	b.n	800bdf8 <HAL_I2C_Mem_Read+0x224>
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	2201      	movs	r2, #1
 800bc26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800bc2a:	f7fa fe91 	bl	8006950 <HAL_GetTick>
 800bc2e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800bc30:	697b      	ldr	r3, [r7, #20]
 800bc32:	9300      	str	r3, [sp, #0]
 800bc34:	2319      	movs	r3, #25
 800bc36:	2201      	movs	r2, #1
 800bc38:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800bc3c:	68f8      	ldr	r0, [r7, #12]
 800bc3e:	f000 f9c9 	bl	800bfd4 <I2C_WaitOnFlagUntilTimeout>
 800bc42:	4603      	mov	r3, r0
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d001      	beq.n	800bc4c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800bc48:	2301      	movs	r3, #1
 800bc4a:	e0d5      	b.n	800bdf8 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800bc4c:	68fb      	ldr	r3, [r7, #12]
 800bc4e:	2222      	movs	r2, #34	; 0x22
 800bc50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	2240      	movs	r2, #64	; 0x40
 800bc58:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	2200      	movs	r2, #0
 800bc60:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	6a3a      	ldr	r2, [r7, #32]
 800bc66:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800bc68:	68fb      	ldr	r3, [r7, #12]
 800bc6a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800bc6c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800bc6e:	68fb      	ldr	r3, [r7, #12]
 800bc70:	2200      	movs	r2, #0
 800bc72:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800bc74:	88f8      	ldrh	r0, [r7, #6]
 800bc76:	893a      	ldrh	r2, [r7, #8]
 800bc78:	8979      	ldrh	r1, [r7, #10]
 800bc7a:	697b      	ldr	r3, [r7, #20]
 800bc7c:	9301      	str	r3, [sp, #4]
 800bc7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bc80:	9300      	str	r3, [sp, #0]
 800bc82:	4603      	mov	r3, r0
 800bc84:	68f8      	ldr	r0, [r7, #12]
 800bc86:	f000 f92d 	bl	800bee4 <I2C_RequestMemoryRead>
 800bc8a:	4603      	mov	r3, r0
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d005      	beq.n	800bc9c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800bc90:	68fb      	ldr	r3, [r7, #12]
 800bc92:	2200      	movs	r2, #0
 800bc94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800bc98:	2301      	movs	r3, #1
 800bc9a:	e0ad      	b.n	800bdf8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bca0:	b29b      	uxth	r3, r3
 800bca2:	2bff      	cmp	r3, #255	; 0xff
 800bca4:	d90e      	bls.n	800bcc4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	22ff      	movs	r2, #255	; 0xff
 800bcaa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bcb0:	b2da      	uxtb	r2, r3
 800bcb2:	8979      	ldrh	r1, [r7, #10]
 800bcb4:	4b52      	ldr	r3, [pc, #328]	; (800be00 <HAL_I2C_Mem_Read+0x22c>)
 800bcb6:	9300      	str	r3, [sp, #0]
 800bcb8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bcbc:	68f8      	ldr	r0, [r7, #12]
 800bcbe:	f000 fb43 	bl	800c348 <I2C_TransferConfig>
 800bcc2:	e00f      	b.n	800bce4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800bcc4:	68fb      	ldr	r3, [r7, #12]
 800bcc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bcc8:	b29a      	uxth	r2, r3
 800bcca:	68fb      	ldr	r3, [r7, #12]
 800bccc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800bcce:	68fb      	ldr	r3, [r7, #12]
 800bcd0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bcd2:	b2da      	uxtb	r2, r3
 800bcd4:	8979      	ldrh	r1, [r7, #10]
 800bcd6:	4b4a      	ldr	r3, [pc, #296]	; (800be00 <HAL_I2C_Mem_Read+0x22c>)
 800bcd8:	9300      	str	r3, [sp, #0]
 800bcda:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bcde:	68f8      	ldr	r0, [r7, #12]
 800bce0:	f000 fb32 	bl	800c348 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800bce4:	697b      	ldr	r3, [r7, #20]
 800bce6:	9300      	str	r3, [sp, #0]
 800bce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bcea:	2200      	movs	r2, #0
 800bcec:	2104      	movs	r1, #4
 800bcee:	68f8      	ldr	r0, [r7, #12]
 800bcf0:	f000 f970 	bl	800bfd4 <I2C_WaitOnFlagUntilTimeout>
 800bcf4:	4603      	mov	r3, r0
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d001      	beq.n	800bcfe <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800bcfa:	2301      	movs	r3, #1
 800bcfc:	e07c      	b.n	800bdf8 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	681b      	ldr	r3, [r3, #0]
 800bd02:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd08:	b2d2      	uxtb	r2, r2
 800bd0a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd10:	1c5a      	adds	r2, r3, #1
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bd1a:	3b01      	subs	r3, #1
 800bd1c:	b29a      	uxth	r2, r3
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bd26:	b29b      	uxth	r3, r3
 800bd28:	3b01      	subs	r3, #1
 800bd2a:	b29a      	uxth	r2, r3
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bd34:	b29b      	uxth	r3, r3
 800bd36:	2b00      	cmp	r3, #0
 800bd38:	d034      	beq.n	800bda4 <HAL_I2C_Mem_Read+0x1d0>
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d130      	bne.n	800bda4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800bd42:	697b      	ldr	r3, [r7, #20]
 800bd44:	9300      	str	r3, [sp, #0]
 800bd46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bd48:	2200      	movs	r2, #0
 800bd4a:	2180      	movs	r1, #128	; 0x80
 800bd4c:	68f8      	ldr	r0, [r7, #12]
 800bd4e:	f000 f941 	bl	800bfd4 <I2C_WaitOnFlagUntilTimeout>
 800bd52:	4603      	mov	r3, r0
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d001      	beq.n	800bd5c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800bd58:	2301      	movs	r3, #1
 800bd5a:	e04d      	b.n	800bdf8 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bd60:	b29b      	uxth	r3, r3
 800bd62:	2bff      	cmp	r3, #255	; 0xff
 800bd64:	d90e      	bls.n	800bd84 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	22ff      	movs	r2, #255	; 0xff
 800bd6a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800bd6c:	68fb      	ldr	r3, [r7, #12]
 800bd6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bd70:	b2da      	uxtb	r2, r3
 800bd72:	8979      	ldrh	r1, [r7, #10]
 800bd74:	2300      	movs	r3, #0
 800bd76:	9300      	str	r3, [sp, #0]
 800bd78:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800bd7c:	68f8      	ldr	r0, [r7, #12]
 800bd7e:	f000 fae3 	bl	800c348 <I2C_TransferConfig>
 800bd82:	e00f      	b.n	800bda4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bd88:	b29a      	uxth	r2, r3
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800bd92:	b2da      	uxtb	r2, r3
 800bd94:	8979      	ldrh	r1, [r7, #10]
 800bd96:	2300      	movs	r3, #0
 800bd98:	9300      	str	r3, [sp, #0]
 800bd9a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800bd9e:	68f8      	ldr	r0, [r7, #12]
 800bda0:	f000 fad2 	bl	800c348 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800bda8:	b29b      	uxth	r3, r3
 800bdaa:	2b00      	cmp	r3, #0
 800bdac:	d19a      	bne.n	800bce4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800bdae:	697a      	ldr	r2, [r7, #20]
 800bdb0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800bdb2:	68f8      	ldr	r0, [r7, #12]
 800bdb4:	f000 f9a4 	bl	800c100 <I2C_WaitOnSTOPFlagUntilTimeout>
 800bdb8:	4603      	mov	r3, r0
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	d001      	beq.n	800bdc2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800bdbe:	2301      	movs	r3, #1
 800bdc0:	e01a      	b.n	800bdf8 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800bdc2:	68fb      	ldr	r3, [r7, #12]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	2220      	movs	r2, #32
 800bdc8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800bdca:	68fb      	ldr	r3, [r7, #12]
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	6859      	ldr	r1, [r3, #4]
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	681a      	ldr	r2, [r3, #0]
 800bdd4:	4b0b      	ldr	r3, [pc, #44]	; (800be04 <HAL_I2C_Mem_Read+0x230>)
 800bdd6:	400b      	ands	r3, r1
 800bdd8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800bdda:	68fb      	ldr	r3, [r7, #12]
 800bddc:	2220      	movs	r2, #32
 800bdde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	2200      	movs	r2, #0
 800bde6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	2200      	movs	r2, #0
 800bdee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	e000      	b.n	800bdf8 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800bdf6:	2302      	movs	r3, #2
  }
}
 800bdf8:	4618      	mov	r0, r3
 800bdfa:	3718      	adds	r7, #24
 800bdfc:	46bd      	mov	sp, r7
 800bdfe:	bd80      	pop	{r7, pc}
 800be00:	80002400 	.word	0x80002400
 800be04:	fe00e800 	.word	0xfe00e800

0800be08 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800be08:	b480      	push	{r7}
 800be0a:	b083      	sub	sp, #12
 800be0c:	af00      	add	r7, sp, #0
 800be0e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800be16:	b2db      	uxtb	r3, r3
}
 800be18:	4618      	mov	r0, r3
 800be1a:	370c      	adds	r7, #12
 800be1c:	46bd      	mov	sp, r7
 800be1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be22:	4770      	bx	lr

0800be24 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 800be24:	b480      	push	{r7}
 800be26:	b083      	sub	sp, #12
 800be28:	af00      	add	r7, sp, #0
 800be2a:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 800be30:	4618      	mov	r0, r3
 800be32:	370c      	adds	r7, #12
 800be34:	46bd      	mov	sp, r7
 800be36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be3a:	4770      	bx	lr

0800be3c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800be3c:	b580      	push	{r7, lr}
 800be3e:	b086      	sub	sp, #24
 800be40:	af02      	add	r7, sp, #8
 800be42:	60f8      	str	r0, [r7, #12]
 800be44:	4608      	mov	r0, r1
 800be46:	4611      	mov	r1, r2
 800be48:	461a      	mov	r2, r3
 800be4a:	4603      	mov	r3, r0
 800be4c:	817b      	strh	r3, [r7, #10]
 800be4e:	460b      	mov	r3, r1
 800be50:	813b      	strh	r3, [r7, #8]
 800be52:	4613      	mov	r3, r2
 800be54:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800be56:	88fb      	ldrh	r3, [r7, #6]
 800be58:	b2da      	uxtb	r2, r3
 800be5a:	8979      	ldrh	r1, [r7, #10]
 800be5c:	4b20      	ldr	r3, [pc, #128]	; (800bee0 <I2C_RequestMemoryWrite+0xa4>)
 800be5e:	9300      	str	r3, [sp, #0]
 800be60:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800be64:	68f8      	ldr	r0, [r7, #12]
 800be66:	f000 fa6f 	bl	800c348 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800be6a:	69fa      	ldr	r2, [r7, #28]
 800be6c:	69b9      	ldr	r1, [r7, #24]
 800be6e:	68f8      	ldr	r0, [r7, #12]
 800be70:	f000 f8ff 	bl	800c072 <I2C_WaitOnTXISFlagUntilTimeout>
 800be74:	4603      	mov	r3, r0
 800be76:	2b00      	cmp	r3, #0
 800be78:	d001      	beq.n	800be7e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800be7a:	2301      	movs	r3, #1
 800be7c:	e02c      	b.n	800bed8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800be7e:	88fb      	ldrh	r3, [r7, #6]
 800be80:	2b01      	cmp	r3, #1
 800be82:	d105      	bne.n	800be90 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800be84:	893b      	ldrh	r3, [r7, #8]
 800be86:	b2da      	uxtb	r2, r3
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	629a      	str	r2, [r3, #40]	; 0x28
 800be8e:	e015      	b.n	800bebc <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800be90:	893b      	ldrh	r3, [r7, #8]
 800be92:	0a1b      	lsrs	r3, r3, #8
 800be94:	b29b      	uxth	r3, r3
 800be96:	b2da      	uxtb	r2, r3
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800be9e:	69fa      	ldr	r2, [r7, #28]
 800bea0:	69b9      	ldr	r1, [r7, #24]
 800bea2:	68f8      	ldr	r0, [r7, #12]
 800bea4:	f000 f8e5 	bl	800c072 <I2C_WaitOnTXISFlagUntilTimeout>
 800bea8:	4603      	mov	r3, r0
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d001      	beq.n	800beb2 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800beae:	2301      	movs	r3, #1
 800beb0:	e012      	b.n	800bed8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800beb2:	893b      	ldrh	r3, [r7, #8]
 800beb4:	b2da      	uxtb	r2, r3
 800beb6:	68fb      	ldr	r3, [r7, #12]
 800beb8:	681b      	ldr	r3, [r3, #0]
 800beba:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800bebc:	69fb      	ldr	r3, [r7, #28]
 800bebe:	9300      	str	r3, [sp, #0]
 800bec0:	69bb      	ldr	r3, [r7, #24]
 800bec2:	2200      	movs	r2, #0
 800bec4:	2180      	movs	r1, #128	; 0x80
 800bec6:	68f8      	ldr	r0, [r7, #12]
 800bec8:	f000 f884 	bl	800bfd4 <I2C_WaitOnFlagUntilTimeout>
 800becc:	4603      	mov	r3, r0
 800bece:	2b00      	cmp	r3, #0
 800bed0:	d001      	beq.n	800bed6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800bed2:	2301      	movs	r3, #1
 800bed4:	e000      	b.n	800bed8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800bed6:	2300      	movs	r3, #0
}
 800bed8:	4618      	mov	r0, r3
 800beda:	3710      	adds	r7, #16
 800bedc:	46bd      	mov	sp, r7
 800bede:	bd80      	pop	{r7, pc}
 800bee0:	80002000 	.word	0x80002000

0800bee4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800bee4:	b580      	push	{r7, lr}
 800bee6:	b086      	sub	sp, #24
 800bee8:	af02      	add	r7, sp, #8
 800beea:	60f8      	str	r0, [r7, #12]
 800beec:	4608      	mov	r0, r1
 800beee:	4611      	mov	r1, r2
 800bef0:	461a      	mov	r2, r3
 800bef2:	4603      	mov	r3, r0
 800bef4:	817b      	strh	r3, [r7, #10]
 800bef6:	460b      	mov	r3, r1
 800bef8:	813b      	strh	r3, [r7, #8]
 800befa:	4613      	mov	r3, r2
 800befc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800befe:	88fb      	ldrh	r3, [r7, #6]
 800bf00:	b2da      	uxtb	r2, r3
 800bf02:	8979      	ldrh	r1, [r7, #10]
 800bf04:	4b20      	ldr	r3, [pc, #128]	; (800bf88 <I2C_RequestMemoryRead+0xa4>)
 800bf06:	9300      	str	r3, [sp, #0]
 800bf08:	2300      	movs	r3, #0
 800bf0a:	68f8      	ldr	r0, [r7, #12]
 800bf0c:	f000 fa1c 	bl	800c348 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bf10:	69fa      	ldr	r2, [r7, #28]
 800bf12:	69b9      	ldr	r1, [r7, #24]
 800bf14:	68f8      	ldr	r0, [r7, #12]
 800bf16:	f000 f8ac 	bl	800c072 <I2C_WaitOnTXISFlagUntilTimeout>
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d001      	beq.n	800bf24 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800bf20:	2301      	movs	r3, #1
 800bf22:	e02c      	b.n	800bf7e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800bf24:	88fb      	ldrh	r3, [r7, #6]
 800bf26:	2b01      	cmp	r3, #1
 800bf28:	d105      	bne.n	800bf36 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800bf2a:	893b      	ldrh	r3, [r7, #8]
 800bf2c:	b2da      	uxtb	r2, r3
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	629a      	str	r2, [r3, #40]	; 0x28
 800bf34:	e015      	b.n	800bf62 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800bf36:	893b      	ldrh	r3, [r7, #8]
 800bf38:	0a1b      	lsrs	r3, r3, #8
 800bf3a:	b29b      	uxth	r3, r3
 800bf3c:	b2da      	uxtb	r2, r3
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	681b      	ldr	r3, [r3, #0]
 800bf42:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800bf44:	69fa      	ldr	r2, [r7, #28]
 800bf46:	69b9      	ldr	r1, [r7, #24]
 800bf48:	68f8      	ldr	r0, [r7, #12]
 800bf4a:	f000 f892 	bl	800c072 <I2C_WaitOnTXISFlagUntilTimeout>
 800bf4e:	4603      	mov	r3, r0
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d001      	beq.n	800bf58 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800bf54:	2301      	movs	r3, #1
 800bf56:	e012      	b.n	800bf7e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800bf58:	893b      	ldrh	r3, [r7, #8]
 800bf5a:	b2da      	uxtb	r2, r3
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800bf62:	69fb      	ldr	r3, [r7, #28]
 800bf64:	9300      	str	r3, [sp, #0]
 800bf66:	69bb      	ldr	r3, [r7, #24]
 800bf68:	2200      	movs	r2, #0
 800bf6a:	2140      	movs	r1, #64	; 0x40
 800bf6c:	68f8      	ldr	r0, [r7, #12]
 800bf6e:	f000 f831 	bl	800bfd4 <I2C_WaitOnFlagUntilTimeout>
 800bf72:	4603      	mov	r3, r0
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	d001      	beq.n	800bf7c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800bf78:	2301      	movs	r3, #1
 800bf7a:	e000      	b.n	800bf7e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800bf7c:	2300      	movs	r3, #0
}
 800bf7e:	4618      	mov	r0, r3
 800bf80:	3710      	adds	r7, #16
 800bf82:	46bd      	mov	sp, r7
 800bf84:	bd80      	pop	{r7, pc}
 800bf86:	bf00      	nop
 800bf88:	80002000 	.word	0x80002000

0800bf8c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800bf8c:	b480      	push	{r7}
 800bf8e:	b083      	sub	sp, #12
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	699b      	ldr	r3, [r3, #24]
 800bf9a:	f003 0302 	and.w	r3, r3, #2
 800bf9e:	2b02      	cmp	r3, #2
 800bfa0:	d103      	bne.n	800bfaa <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	681b      	ldr	r3, [r3, #0]
 800bfa6:	2200      	movs	r2, #0
 800bfa8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	699b      	ldr	r3, [r3, #24]
 800bfb0:	f003 0301 	and.w	r3, r3, #1
 800bfb4:	2b01      	cmp	r3, #1
 800bfb6:	d007      	beq.n	800bfc8 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	699a      	ldr	r2, [r3, #24]
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	f042 0201 	orr.w	r2, r2, #1
 800bfc6:	619a      	str	r2, [r3, #24]
  }
}
 800bfc8:	bf00      	nop
 800bfca:	370c      	adds	r7, #12
 800bfcc:	46bd      	mov	sp, r7
 800bfce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd2:	4770      	bx	lr

0800bfd4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	b084      	sub	sp, #16
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	60f8      	str	r0, [r7, #12]
 800bfdc:	60b9      	str	r1, [r7, #8]
 800bfde:	603b      	str	r3, [r7, #0]
 800bfe0:	4613      	mov	r3, r2
 800bfe2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800bfe4:	e031      	b.n	800c04a <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bfe6:	683b      	ldr	r3, [r7, #0]
 800bfe8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bfec:	d02d      	beq.n	800c04a <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bfee:	f7fa fcaf 	bl	8006950 <HAL_GetTick>
 800bff2:	4602      	mov	r2, r0
 800bff4:	69bb      	ldr	r3, [r7, #24]
 800bff6:	1ad3      	subs	r3, r2, r3
 800bff8:	683a      	ldr	r2, [r7, #0]
 800bffa:	429a      	cmp	r2, r3
 800bffc:	d302      	bcc.n	800c004 <I2C_WaitOnFlagUntilTimeout+0x30>
 800bffe:	683b      	ldr	r3, [r7, #0]
 800c000:	2b00      	cmp	r3, #0
 800c002:	d122      	bne.n	800c04a <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	699a      	ldr	r2, [r3, #24]
 800c00a:	68bb      	ldr	r3, [r7, #8]
 800c00c:	4013      	ands	r3, r2
 800c00e:	68ba      	ldr	r2, [r7, #8]
 800c010:	429a      	cmp	r2, r3
 800c012:	bf0c      	ite	eq
 800c014:	2301      	moveq	r3, #1
 800c016:	2300      	movne	r3, #0
 800c018:	b2db      	uxtb	r3, r3
 800c01a:	461a      	mov	r2, r3
 800c01c:	79fb      	ldrb	r3, [r7, #7]
 800c01e:	429a      	cmp	r2, r3
 800c020:	d113      	bne.n	800c04a <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c022:	68fb      	ldr	r3, [r7, #12]
 800c024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c026:	f043 0220 	orr.w	r2, r3, #32
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c02e:	68fb      	ldr	r3, [r7, #12]
 800c030:	2220      	movs	r2, #32
 800c032:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	2200      	movs	r2, #0
 800c03a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	2200      	movs	r2, #0
 800c042:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 800c046:	2301      	movs	r3, #1
 800c048:	e00f      	b.n	800c06a <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	699a      	ldr	r2, [r3, #24]
 800c050:	68bb      	ldr	r3, [r7, #8]
 800c052:	4013      	ands	r3, r2
 800c054:	68ba      	ldr	r2, [r7, #8]
 800c056:	429a      	cmp	r2, r3
 800c058:	bf0c      	ite	eq
 800c05a:	2301      	moveq	r3, #1
 800c05c:	2300      	movne	r3, #0
 800c05e:	b2db      	uxtb	r3, r3
 800c060:	461a      	mov	r2, r3
 800c062:	79fb      	ldrb	r3, [r7, #7]
 800c064:	429a      	cmp	r2, r3
 800c066:	d0be      	beq.n	800bfe6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c068:	2300      	movs	r3, #0
}
 800c06a:	4618      	mov	r0, r3
 800c06c:	3710      	adds	r7, #16
 800c06e:	46bd      	mov	sp, r7
 800c070:	bd80      	pop	{r7, pc}

0800c072 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c072:	b580      	push	{r7, lr}
 800c074:	b084      	sub	sp, #16
 800c076:	af00      	add	r7, sp, #0
 800c078:	60f8      	str	r0, [r7, #12]
 800c07a:	60b9      	str	r1, [r7, #8]
 800c07c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c07e:	e033      	b.n	800c0e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c080:	687a      	ldr	r2, [r7, #4]
 800c082:	68b9      	ldr	r1, [r7, #8]
 800c084:	68f8      	ldr	r0, [r7, #12]
 800c086:	f000 f87f 	bl	800c188 <I2C_IsErrorOccurred>
 800c08a:	4603      	mov	r3, r0
 800c08c:	2b00      	cmp	r3, #0
 800c08e:	d001      	beq.n	800c094 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c090:	2301      	movs	r3, #1
 800c092:	e031      	b.n	800c0f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c094:	68bb      	ldr	r3, [r7, #8]
 800c096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c09a:	d025      	beq.n	800c0e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c09c:	f7fa fc58 	bl	8006950 <HAL_GetTick>
 800c0a0:	4602      	mov	r2, r0
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	1ad3      	subs	r3, r2, r3
 800c0a6:	68ba      	ldr	r2, [r7, #8]
 800c0a8:	429a      	cmp	r2, r3
 800c0aa:	d302      	bcc.n	800c0b2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800c0ac:	68bb      	ldr	r3, [r7, #8]
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d11a      	bne.n	800c0e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	681b      	ldr	r3, [r3, #0]
 800c0b6:	699b      	ldr	r3, [r3, #24]
 800c0b8:	f003 0302 	and.w	r3, r3, #2
 800c0bc:	2b02      	cmp	r3, #2
 800c0be:	d013      	beq.n	800c0e8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c0c4:	f043 0220 	orr.w	r2, r3, #32
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	2220      	movs	r2, #32
 800c0d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	2200      	movs	r2, #0
 800c0d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	2200      	movs	r2, #0
 800c0e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 800c0e4:	2301      	movs	r3, #1
 800c0e6:	e007      	b.n	800c0f8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	681b      	ldr	r3, [r3, #0]
 800c0ec:	699b      	ldr	r3, [r3, #24]
 800c0ee:	f003 0302 	and.w	r3, r3, #2
 800c0f2:	2b02      	cmp	r3, #2
 800c0f4:	d1c4      	bne.n	800c080 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800c0f6:	2300      	movs	r3, #0
}
 800c0f8:	4618      	mov	r0, r3
 800c0fa:	3710      	adds	r7, #16
 800c0fc:	46bd      	mov	sp, r7
 800c0fe:	bd80      	pop	{r7, pc}

0800c100 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800c100:	b580      	push	{r7, lr}
 800c102:	b084      	sub	sp, #16
 800c104:	af00      	add	r7, sp, #0
 800c106:	60f8      	str	r0, [r7, #12]
 800c108:	60b9      	str	r1, [r7, #8]
 800c10a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c10c:	e02f      	b.n	800c16e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800c10e:	687a      	ldr	r2, [r7, #4]
 800c110:	68b9      	ldr	r1, [r7, #8]
 800c112:	68f8      	ldr	r0, [r7, #12]
 800c114:	f000 f838 	bl	800c188 <I2C_IsErrorOccurred>
 800c118:	4603      	mov	r3, r0
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d001      	beq.n	800c122 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800c11e:	2301      	movs	r3, #1
 800c120:	e02d      	b.n	800c17e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c122:	f7fa fc15 	bl	8006950 <HAL_GetTick>
 800c126:	4602      	mov	r2, r0
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	1ad3      	subs	r3, r2, r3
 800c12c:	68ba      	ldr	r2, [r7, #8]
 800c12e:	429a      	cmp	r2, r3
 800c130:	d302      	bcc.n	800c138 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800c132:	68bb      	ldr	r3, [r7, #8]
 800c134:	2b00      	cmp	r3, #0
 800c136:	d11a      	bne.n	800c16e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	699b      	ldr	r3, [r3, #24]
 800c13e:	f003 0320 	and.w	r3, r3, #32
 800c142:	2b20      	cmp	r3, #32
 800c144:	d013      	beq.n	800c16e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800c146:	68fb      	ldr	r3, [r7, #12]
 800c148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c14a:	f043 0220 	orr.w	r2, r3, #32
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	2220      	movs	r2, #32
 800c156:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	2200      	movs	r2, #0
 800c15e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	2200      	movs	r2, #0
 800c166:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800c16a:	2301      	movs	r3, #1
 800c16c:	e007      	b.n	800c17e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	681b      	ldr	r3, [r3, #0]
 800c172:	699b      	ldr	r3, [r3, #24]
 800c174:	f003 0320 	and.w	r3, r3, #32
 800c178:	2b20      	cmp	r3, #32
 800c17a:	d1c8      	bne.n	800c10e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800c17c:	2300      	movs	r3, #0
}
 800c17e:	4618      	mov	r0, r3
 800c180:	3710      	adds	r7, #16
 800c182:	46bd      	mov	sp, r7
 800c184:	bd80      	pop	{r7, pc}
	...

0800c188 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800c188:	b580      	push	{r7, lr}
 800c18a:	b08a      	sub	sp, #40	; 0x28
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	60f8      	str	r0, [r7, #12]
 800c190:	60b9      	str	r1, [r7, #8]
 800c192:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c194:	2300      	movs	r3, #0
 800c196:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	699b      	ldr	r3, [r3, #24]
 800c1a0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800c1a2:	2300      	movs	r3, #0
 800c1a4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800c1aa:	69bb      	ldr	r3, [r7, #24]
 800c1ac:	f003 0310 	and.w	r3, r3, #16
 800c1b0:	2b00      	cmp	r3, #0
 800c1b2:	d068      	beq.n	800c286 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	2210      	movs	r2, #16
 800c1ba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c1bc:	e049      	b.n	800c252 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800c1be:	68bb      	ldr	r3, [r7, #8]
 800c1c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c1c4:	d045      	beq.n	800c252 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800c1c6:	f7fa fbc3 	bl	8006950 <HAL_GetTick>
 800c1ca:	4602      	mov	r2, r0
 800c1cc:	69fb      	ldr	r3, [r7, #28]
 800c1ce:	1ad3      	subs	r3, r2, r3
 800c1d0:	68ba      	ldr	r2, [r7, #8]
 800c1d2:	429a      	cmp	r2, r3
 800c1d4:	d302      	bcc.n	800c1dc <I2C_IsErrorOccurred+0x54>
 800c1d6:	68bb      	ldr	r3, [r7, #8]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d13a      	bne.n	800c252 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800c1dc:	68fb      	ldr	r3, [r7, #12]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	685b      	ldr	r3, [r3, #4]
 800c1e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c1e6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c1ee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	681b      	ldr	r3, [r3, #0]
 800c1f4:	699b      	ldr	r3, [r3, #24]
 800c1f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c1fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c1fe:	d121      	bne.n	800c244 <I2C_IsErrorOccurred+0xbc>
 800c200:	697b      	ldr	r3, [r7, #20]
 800c202:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800c206:	d01d      	beq.n	800c244 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800c208:	7cfb      	ldrb	r3, [r7, #19]
 800c20a:	2b20      	cmp	r3, #32
 800c20c:	d01a      	beq.n	800c244 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800c20e:	68fb      	ldr	r3, [r7, #12]
 800c210:	681b      	ldr	r3, [r3, #0]
 800c212:	685a      	ldr	r2, [r3, #4]
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c21c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800c21e:	f7fa fb97 	bl	8006950 <HAL_GetTick>
 800c222:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c224:	e00e      	b.n	800c244 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800c226:	f7fa fb93 	bl	8006950 <HAL_GetTick>
 800c22a:	4602      	mov	r2, r0
 800c22c:	69fb      	ldr	r3, [r7, #28]
 800c22e:	1ad3      	subs	r3, r2, r3
 800c230:	2b19      	cmp	r3, #25
 800c232:	d907      	bls.n	800c244 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800c234:	6a3b      	ldr	r3, [r7, #32]
 800c236:	f043 0320 	orr.w	r3, r3, #32
 800c23a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800c23c:	2301      	movs	r3, #1
 800c23e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800c242:	e006      	b.n	800c252 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	699b      	ldr	r3, [r3, #24]
 800c24a:	f003 0320 	and.w	r3, r3, #32
 800c24e:	2b20      	cmp	r3, #32
 800c250:	d1e9      	bne.n	800c226 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800c252:	68fb      	ldr	r3, [r7, #12]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	699b      	ldr	r3, [r3, #24]
 800c258:	f003 0320 	and.w	r3, r3, #32
 800c25c:	2b20      	cmp	r3, #32
 800c25e:	d003      	beq.n	800c268 <I2C_IsErrorOccurred+0xe0>
 800c260:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c264:	2b00      	cmp	r3, #0
 800c266:	d0aa      	beq.n	800c1be <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800c268:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d103      	bne.n	800c278 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	2220      	movs	r2, #32
 800c276:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800c278:	6a3b      	ldr	r3, [r7, #32]
 800c27a:	f043 0304 	orr.w	r3, r3, #4
 800c27e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800c280:	2301      	movs	r3, #1
 800c282:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	699b      	ldr	r3, [r3, #24]
 800c28c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800c28e:	69bb      	ldr	r3, [r7, #24]
 800c290:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c294:	2b00      	cmp	r3, #0
 800c296:	d00b      	beq.n	800c2b0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800c298:	6a3b      	ldr	r3, [r7, #32]
 800c29a:	f043 0301 	orr.w	r3, r3, #1
 800c29e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800c2a0:	68fb      	ldr	r3, [r7, #12]
 800c2a2:	681b      	ldr	r3, [r3, #0]
 800c2a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 800c2a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c2aa:	2301      	movs	r3, #1
 800c2ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800c2b0:	69bb      	ldr	r3, [r7, #24]
 800c2b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d00b      	beq.n	800c2d2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800c2ba:	6a3b      	ldr	r3, [r7, #32]
 800c2bc:	f043 0308 	orr.w	r3, r3, #8
 800c2c0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800c2c2:	68fb      	ldr	r3, [r7, #12]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800c2ca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c2cc:	2301      	movs	r3, #1
 800c2ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800c2d2:	69bb      	ldr	r3, [r7, #24]
 800c2d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d00b      	beq.n	800c2f4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800c2dc:	6a3b      	ldr	r3, [r7, #32]
 800c2de:	f043 0302 	orr.w	r3, r3, #2
 800c2e2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	681b      	ldr	r3, [r3, #0]
 800c2e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c2ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800c2ee:	2301      	movs	r3, #1
 800c2f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 800c2f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d01c      	beq.n	800c336 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800c2fc:	68f8      	ldr	r0, [r7, #12]
 800c2fe:	f7ff fe45 	bl	800bf8c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	6859      	ldr	r1, [r3, #4]
 800c308:	68fb      	ldr	r3, [r7, #12]
 800c30a:	681a      	ldr	r2, [r3, #0]
 800c30c:	4b0d      	ldr	r3, [pc, #52]	; (800c344 <I2C_IsErrorOccurred+0x1bc>)
 800c30e:	400b      	ands	r3, r1
 800c310:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c316:	6a3b      	ldr	r3, [r7, #32]
 800c318:	431a      	orrs	r2, r3
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	2220      	movs	r2, #32
 800c322:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	2200      	movs	r2, #0
 800c32a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	2200      	movs	r2, #0
 800c332:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800c336:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800c33a:	4618      	mov	r0, r3
 800c33c:	3728      	adds	r7, #40	; 0x28
 800c33e:	46bd      	mov	sp, r7
 800c340:	bd80      	pop	{r7, pc}
 800c342:	bf00      	nop
 800c344:	fe00e800 	.word	0xfe00e800

0800c348 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800c348:	b480      	push	{r7}
 800c34a:	b087      	sub	sp, #28
 800c34c:	af00      	add	r7, sp, #0
 800c34e:	60f8      	str	r0, [r7, #12]
 800c350:	607b      	str	r3, [r7, #4]
 800c352:	460b      	mov	r3, r1
 800c354:	817b      	strh	r3, [r7, #10]
 800c356:	4613      	mov	r3, r2
 800c358:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c35a:	897b      	ldrh	r3, [r7, #10]
 800c35c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c360:	7a7b      	ldrb	r3, [r7, #9]
 800c362:	041b      	lsls	r3, r3, #16
 800c364:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c368:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800c36e:	6a3b      	ldr	r3, [r7, #32]
 800c370:	4313      	orrs	r3, r2
 800c372:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c376:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800c378:	68fb      	ldr	r3, [r7, #12]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	685a      	ldr	r2, [r3, #4]
 800c37e:	6a3b      	ldr	r3, [r7, #32]
 800c380:	0d5b      	lsrs	r3, r3, #21
 800c382:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800c386:	4b08      	ldr	r3, [pc, #32]	; (800c3a8 <I2C_TransferConfig+0x60>)
 800c388:	430b      	orrs	r3, r1
 800c38a:	43db      	mvns	r3, r3
 800c38c:	ea02 0103 	and.w	r1, r2, r3
 800c390:	68fb      	ldr	r3, [r7, #12]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	697a      	ldr	r2, [r7, #20]
 800c396:	430a      	orrs	r2, r1
 800c398:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800c39a:	bf00      	nop
 800c39c:	371c      	adds	r7, #28
 800c39e:	46bd      	mov	sp, r7
 800c3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a4:	4770      	bx	lr
 800c3a6:	bf00      	nop
 800c3a8:	03ff63ff 	.word	0x03ff63ff

0800c3ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800c3ac:	b480      	push	{r7}
 800c3ae:	b083      	sub	sp, #12
 800c3b0:	af00      	add	r7, sp, #0
 800c3b2:	6078      	str	r0, [r7, #4]
 800c3b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c3bc:	b2db      	uxtb	r3, r3
 800c3be:	2b20      	cmp	r3, #32
 800c3c0:	d138      	bne.n	800c434 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c3c8:	2b01      	cmp	r3, #1
 800c3ca:	d101      	bne.n	800c3d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800c3cc:	2302      	movs	r3, #2
 800c3ce:	e032      	b.n	800c436 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	2201      	movs	r2, #1
 800c3d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c3d8:	687b      	ldr	r3, [r7, #4]
 800c3da:	2224      	movs	r2, #36	; 0x24
 800c3dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	681b      	ldr	r3, [r3, #0]
 800c3e4:	681a      	ldr	r2, [r3, #0]
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	f022 0201 	bic.w	r2, r2, #1
 800c3ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800c3f0:	687b      	ldr	r3, [r7, #4]
 800c3f2:	681b      	ldr	r3, [r3, #0]
 800c3f4:	681a      	ldr	r2, [r3, #0]
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800c3fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	6819      	ldr	r1, [r3, #0]
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	683a      	ldr	r2, [r7, #0]
 800c40c:	430a      	orrs	r2, r1
 800c40e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	681a      	ldr	r2, [r3, #0]
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	f042 0201 	orr.w	r2, r2, #1
 800c41e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	2220      	movs	r2, #32
 800c424:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	2200      	movs	r2, #0
 800c42c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c430:	2300      	movs	r3, #0
 800c432:	e000      	b.n	800c436 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800c434:	2302      	movs	r3, #2
  }
}
 800c436:	4618      	mov	r0, r3
 800c438:	370c      	adds	r7, #12
 800c43a:	46bd      	mov	sp, r7
 800c43c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c440:	4770      	bx	lr

0800c442 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800c442:	b480      	push	{r7}
 800c444:	b085      	sub	sp, #20
 800c446:	af00      	add	r7, sp, #0
 800c448:	6078      	str	r0, [r7, #4]
 800c44a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c452:	b2db      	uxtb	r3, r3
 800c454:	2b20      	cmp	r3, #32
 800c456:	d139      	bne.n	800c4cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c458:	687b      	ldr	r3, [r7, #4]
 800c45a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c45e:	2b01      	cmp	r3, #1
 800c460:	d101      	bne.n	800c466 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800c462:	2302      	movs	r3, #2
 800c464:	e033      	b.n	800c4ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	2201      	movs	r2, #1
 800c46a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	2224      	movs	r2, #36	; 0x24
 800c472:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	681a      	ldr	r2, [r3, #0]
 800c47c:	687b      	ldr	r3, [r7, #4]
 800c47e:	681b      	ldr	r3, [r3, #0]
 800c480:	f022 0201 	bic.w	r2, r2, #1
 800c484:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	681b      	ldr	r3, [r3, #0]
 800c48a:	681b      	ldr	r3, [r3, #0]
 800c48c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800c494:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800c496:	683b      	ldr	r3, [r7, #0]
 800c498:	021b      	lsls	r3, r3, #8
 800c49a:	68fa      	ldr	r2, [r7, #12]
 800c49c:	4313      	orrs	r3, r2
 800c49e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	68fa      	ldr	r2, [r7, #12]
 800c4a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	681b      	ldr	r3, [r3, #0]
 800c4ac:	681a      	ldr	r2, [r3, #0]
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	681b      	ldr	r3, [r3, #0]
 800c4b2:	f042 0201 	orr.w	r2, r2, #1
 800c4b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	2220      	movs	r2, #32
 800c4bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	2200      	movs	r2, #0
 800c4c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	e000      	b.n	800c4ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800c4cc:	2302      	movs	r3, #2
  }
}
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	3714      	adds	r7, #20
 800c4d2:	46bd      	mov	sp, r7
 800c4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d8:	4770      	bx	lr
	...

0800c4dc <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800c4dc:	b580      	push	{r7, lr}
 800c4de:	b084      	sub	sp, #16
 800c4e0:	af00      	add	r7, sp, #0
 800c4e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d101      	bne.n	800c4ee <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800c4ea:	2301      	movs	r3, #1
 800c4ec:	e0bf      	b.n	800c66e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 800c4f4:	b2db      	uxtb	r3, r3
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	d106      	bne.n	800c508 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	2200      	movs	r2, #0
 800c4fe:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800c502:	6878      	ldr	r0, [r7, #4]
 800c504:	f7f5 f850 	bl	80015a8 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	2202      	movs	r2, #2
 800c50c:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	699a      	ldr	r2, [r3, #24]
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 800c51e:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	6999      	ldr	r1, [r3, #24]
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	685a      	ldr	r2, [r3, #4]
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	689b      	ldr	r3, [r3, #8]
 800c52e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800c534:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	691b      	ldr	r3, [r3, #16]
 800c53a:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	430a      	orrs	r2, r1
 800c542:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800c544:	687b      	ldr	r3, [r7, #4]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	6899      	ldr	r1, [r3, #8]
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	681a      	ldr	r2, [r3, #0]
 800c54e:	4b4a      	ldr	r3, [pc, #296]	; (800c678 <HAL_LTDC_Init+0x19c>)
 800c550:	400b      	ands	r3, r1
 800c552:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	695b      	ldr	r3, [r3, #20]
 800c558:	041b      	lsls	r3, r3, #16
 800c55a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	6899      	ldr	r1, [r3, #8]
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	699a      	ldr	r2, [r3, #24]
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	431a      	orrs	r2, r3
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	430a      	orrs	r2, r1
 800c570:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	68d9      	ldr	r1, [r3, #12]
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	681a      	ldr	r2, [r3, #0]
 800c57c:	4b3e      	ldr	r3, [pc, #248]	; (800c678 <HAL_LTDC_Init+0x19c>)
 800c57e:	400b      	ands	r3, r1
 800c580:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	69db      	ldr	r3, [r3, #28]
 800c586:	041b      	lsls	r3, r3, #16
 800c588:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	68d9      	ldr	r1, [r3, #12]
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	6a1a      	ldr	r2, [r3, #32]
 800c594:	68fb      	ldr	r3, [r7, #12]
 800c596:	431a      	orrs	r2, r3
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	681b      	ldr	r3, [r3, #0]
 800c59c:	430a      	orrs	r2, r1
 800c59e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	681b      	ldr	r3, [r3, #0]
 800c5a4:	6919      	ldr	r1, [r3, #16]
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	681a      	ldr	r2, [r3, #0]
 800c5aa:	4b33      	ldr	r3, [pc, #204]	; (800c678 <HAL_LTDC_Init+0x19c>)
 800c5ac:	400b      	ands	r3, r1
 800c5ae:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c5b4:	041b      	lsls	r3, r3, #16
 800c5b6:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	6919      	ldr	r1, [r3, #16]
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	431a      	orrs	r2, r3
 800c5c6:	687b      	ldr	r3, [r7, #4]
 800c5c8:	681b      	ldr	r3, [r3, #0]
 800c5ca:	430a      	orrs	r2, r1
 800c5cc:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	6959      	ldr	r1, [r3, #20]
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681a      	ldr	r2, [r3, #0]
 800c5d8:	4b27      	ldr	r3, [pc, #156]	; (800c678 <HAL_LTDC_Init+0x19c>)
 800c5da:	400b      	ands	r3, r1
 800c5dc:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c5e2:	041b      	lsls	r3, r3, #16
 800c5e4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	6959      	ldr	r1, [r3, #20]
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	431a      	orrs	r2, r3
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	681b      	ldr	r3, [r3, #0]
 800c5f8:	430a      	orrs	r2, r1
 800c5fa:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800c602:	021b      	lsls	r3, r3, #8
 800c604:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800c60c:	041b      	lsls	r3, r3, #16
 800c60e:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	681b      	ldr	r3, [r3, #0]
 800c61a:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 800c61e:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800c626:	68ba      	ldr	r2, [r7, #8]
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	4313      	orrs	r3, r2
 800c62c:	687a      	ldr	r2, [r7, #4]
 800c62e:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 800c632:	431a      	orrs	r2, r3
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	430a      	orrs	r2, r1
 800c63a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	f042 0206 	orr.w	r2, r2, #6
 800c64a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	699a      	ldr	r2, [r3, #24]
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	f042 0201 	orr.w	r2, r2, #1
 800c65a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	2200      	movs	r2, #0
 800c660:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	2201      	movs	r2, #1
 800c668:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 800c66c:	2300      	movs	r3, #0
}
 800c66e:	4618      	mov	r0, r3
 800c670:	3710      	adds	r7, #16
 800c672:	46bd      	mov	sp, r7
 800c674:	bd80      	pop	{r7, pc}
 800c676:	bf00      	nop
 800c678:	f000f800 	.word	0xf000f800

0800c67c <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800c67c:	b580      	push	{r7, lr}
 800c67e:	b084      	sub	sp, #16
 800c680:	af00      	add	r7, sp, #0
 800c682:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c68a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	681b      	ldr	r3, [r3, #0]
 800c690:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c692:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	f003 0304 	and.w	r3, r3, #4
 800c69a:	2b00      	cmp	r3, #0
 800c69c:	d023      	beq.n	800c6e6 <HAL_LTDC_IRQHandler+0x6a>
 800c69e:	68bb      	ldr	r3, [r7, #8]
 800c6a0:	f003 0304 	and.w	r3, r3, #4
 800c6a4:	2b00      	cmp	r3, #0
 800c6a6:	d01e      	beq.n	800c6e6 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	f022 0204 	bic.w	r2, r2, #4
 800c6b6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	2204      	movs	r2, #4
 800c6be:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 800c6c0:	687b      	ldr	r3, [r7, #4]
 800c6c2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800c6c6:	f043 0201 	orr.w	r2, r3, #1
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	2204      	movs	r2, #4
 800c6d4:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	2200      	movs	r2, #0
 800c6dc:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800c6e0:	6878      	ldr	r0, [r7, #4]
 800c6e2:	f000 f86f 	bl	800c7c4 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	f003 0302 	and.w	r3, r3, #2
 800c6ec:	2b00      	cmp	r3, #0
 800c6ee:	d023      	beq.n	800c738 <HAL_LTDC_IRQHandler+0xbc>
 800c6f0:	68bb      	ldr	r3, [r7, #8]
 800c6f2:	f003 0302 	and.w	r3, r3, #2
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	d01e      	beq.n	800c738 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c700:	687b      	ldr	r3, [r7, #4]
 800c702:	681b      	ldr	r3, [r3, #0]
 800c704:	f022 0202 	bic.w	r2, r2, #2
 800c708:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	2202      	movs	r2, #2
 800c710:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800c718:	f043 0202 	orr.w	r2, r3, #2
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	2204      	movs	r2, #4
 800c726:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	2200      	movs	r2, #0
 800c72e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800c732:	6878      	ldr	r0, [r7, #4]
 800c734:	f000 f846 	bl	800c7c4 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	f003 0301 	and.w	r3, r3, #1
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d01b      	beq.n	800c77a <HAL_LTDC_IRQHandler+0xfe>
 800c742:	68bb      	ldr	r3, [r7, #8]
 800c744:	f003 0301 	and.w	r3, r3, #1
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d016      	beq.n	800c77a <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	f022 0201 	bic.w	r2, r2, #1
 800c75a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	681b      	ldr	r3, [r3, #0]
 800c760:	2201      	movs	r2, #1
 800c762:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	2201      	movs	r2, #1
 800c768:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	2200      	movs	r2, #0
 800c770:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800c774:	6878      	ldr	r0, [r7, #4]
 800c776:	f000 f82f 	bl	800c7d8 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	f003 0308 	and.w	r3, r3, #8
 800c780:	2b00      	cmp	r3, #0
 800c782:	d01b      	beq.n	800c7bc <HAL_LTDC_IRQHandler+0x140>
 800c784:	68bb      	ldr	r3, [r7, #8]
 800c786:	f003 0308 	and.w	r3, r3, #8
 800c78a:	2b00      	cmp	r3, #0
 800c78c:	d016      	beq.n	800c7bc <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	681b      	ldr	r3, [r3, #0]
 800c798:	f022 0208 	bic.w	r2, r2, #8
 800c79c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	2208      	movs	r2, #8
 800c7a4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	2201      	movs	r2, #1
 800c7aa:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	2200      	movs	r2, #0
 800c7b2:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800c7b6:	6878      	ldr	r0, [r7, #4]
 800c7b8:	f000 f818 	bl	800c7ec <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800c7bc:	bf00      	nop
 800c7be:	3710      	adds	r7, #16
 800c7c0:	46bd      	mov	sp, r7
 800c7c2:	bd80      	pop	{r7, pc}

0800c7c4 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800c7c4:	b480      	push	{r7}
 800c7c6:	b083      	sub	sp, #12
 800c7c8:	af00      	add	r7, sp, #0
 800c7ca:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800c7cc:	bf00      	nop
 800c7ce:	370c      	adds	r7, #12
 800c7d0:	46bd      	mov	sp, r7
 800c7d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7d6:	4770      	bx	lr

0800c7d8 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800c7d8:	b480      	push	{r7}
 800c7da:	b083      	sub	sp, #12
 800c7dc:	af00      	add	r7, sp, #0
 800c7de:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800c7e0:	bf00      	nop
 800c7e2:	370c      	adds	r7, #12
 800c7e4:	46bd      	mov	sp, r7
 800c7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7ea:	4770      	bx	lr

0800c7ec <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800c7ec:	b480      	push	{r7}
 800c7ee:	b083      	sub	sp, #12
 800c7f0:	af00      	add	r7, sp, #0
 800c7f2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800c7f4:	bf00      	nop
 800c7f6:	370c      	adds	r7, #12
 800c7f8:	46bd      	mov	sp, r7
 800c7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7fe:	4770      	bx	lr

0800c800 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800c800:	b5b0      	push	{r4, r5, r7, lr}
 800c802:	b084      	sub	sp, #16
 800c804:	af00      	add	r7, sp, #0
 800c806:	60f8      	str	r0, [r7, #12]
 800c808:	60b9      	str	r1, [r7, #8]
 800c80a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800c80c:	68fb      	ldr	r3, [r7, #12]
 800c80e:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800c812:	2b01      	cmp	r3, #1
 800c814:	d101      	bne.n	800c81a <HAL_LTDC_ConfigLayer+0x1a>
 800c816:	2302      	movs	r3, #2
 800c818:	e02c      	b.n	800c874 <HAL_LTDC_ConfigLayer+0x74>
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	2201      	movs	r2, #1
 800c81e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	2202      	movs	r2, #2
 800c826:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800c82a:	68fa      	ldr	r2, [r7, #12]
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	2134      	movs	r1, #52	; 0x34
 800c830:	fb01 f303 	mul.w	r3, r1, r3
 800c834:	4413      	add	r3, r2
 800c836:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800c83a:	68bb      	ldr	r3, [r7, #8]
 800c83c:	4614      	mov	r4, r2
 800c83e:	461d      	mov	r5, r3
 800c840:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c842:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c844:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c846:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c848:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c84a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c84c:	682b      	ldr	r3, [r5, #0]
 800c84e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800c850:	687a      	ldr	r2, [r7, #4]
 800c852:	68b9      	ldr	r1, [r7, #8]
 800c854:	68f8      	ldr	r0, [r7, #12]
 800c856:	f000 f811 	bl	800c87c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	681b      	ldr	r3, [r3, #0]
 800c85e:	2201      	movs	r2, #1
 800c860:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	2201      	movs	r2, #1
 800c866:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	2200      	movs	r2, #0
 800c86e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800c872:	2300      	movs	r3, #0
}
 800c874:	4618      	mov	r0, r3
 800c876:	3710      	adds	r7, #16
 800c878:	46bd      	mov	sp, r7
 800c87a:	bdb0      	pop	{r4, r5, r7, pc}

0800c87c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800c87c:	b480      	push	{r7}
 800c87e:	b089      	sub	sp, #36	; 0x24
 800c880:	af00      	add	r7, sp, #0
 800c882:	60f8      	str	r0, [r7, #12]
 800c884:	60b9      	str	r1, [r7, #8]
 800c886:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800c888:	68bb      	ldr	r3, [r7, #8]
 800c88a:	685a      	ldr	r2, [r3, #4]
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	68db      	ldr	r3, [r3, #12]
 800c892:	0c1b      	lsrs	r3, r3, #16
 800c894:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c898:	4413      	add	r3, r2
 800c89a:	041b      	lsls	r3, r3, #16
 800c89c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	461a      	mov	r2, r3
 800c8a4:	687b      	ldr	r3, [r7, #4]
 800c8a6:	01db      	lsls	r3, r3, #7
 800c8a8:	4413      	add	r3, r2
 800c8aa:	3384      	adds	r3, #132	; 0x84
 800c8ac:	685b      	ldr	r3, [r3, #4]
 800c8ae:	68fa      	ldr	r2, [r7, #12]
 800c8b0:	6812      	ldr	r2, [r2, #0]
 800c8b2:	4611      	mov	r1, r2
 800c8b4:	687a      	ldr	r2, [r7, #4]
 800c8b6:	01d2      	lsls	r2, r2, #7
 800c8b8:	440a      	add	r2, r1
 800c8ba:	3284      	adds	r2, #132	; 0x84
 800c8bc:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800c8c0:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800c8c2:	68bb      	ldr	r3, [r7, #8]
 800c8c4:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	68db      	ldr	r3, [r3, #12]
 800c8cc:	0c1b      	lsrs	r3, r3, #16
 800c8ce:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800c8d2:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800c8d4:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	681b      	ldr	r3, [r3, #0]
 800c8da:	4619      	mov	r1, r3
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	01db      	lsls	r3, r3, #7
 800c8e0:	440b      	add	r3, r1
 800c8e2:	3384      	adds	r3, #132	; 0x84
 800c8e4:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800c8e6:	69fb      	ldr	r3, [r7, #28]
 800c8e8:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800c8ea:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800c8ec:	68bb      	ldr	r3, [r7, #8]
 800c8ee:	68da      	ldr	r2, [r3, #12]
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	68db      	ldr	r3, [r3, #12]
 800c8f6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c8fa:	4413      	add	r3, r2
 800c8fc:	041b      	lsls	r3, r3, #16
 800c8fe:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	461a      	mov	r2, r3
 800c906:	687b      	ldr	r3, [r7, #4]
 800c908:	01db      	lsls	r3, r3, #7
 800c90a:	4413      	add	r3, r2
 800c90c:	3384      	adds	r3, #132	; 0x84
 800c90e:	689b      	ldr	r3, [r3, #8]
 800c910:	68fa      	ldr	r2, [r7, #12]
 800c912:	6812      	ldr	r2, [r2, #0]
 800c914:	4611      	mov	r1, r2
 800c916:	687a      	ldr	r2, [r7, #4]
 800c918:	01d2      	lsls	r2, r2, #7
 800c91a:	440a      	add	r2, r1
 800c91c:	3284      	adds	r2, #132	; 0x84
 800c91e:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800c922:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800c924:	68bb      	ldr	r3, [r7, #8]
 800c926:	689a      	ldr	r2, [r3, #8]
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	681b      	ldr	r3, [r3, #0]
 800c92c:	68db      	ldr	r3, [r3, #12]
 800c92e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800c932:	4413      	add	r3, r2
 800c934:	1c5a      	adds	r2, r3, #1
 800c936:	68fb      	ldr	r3, [r7, #12]
 800c938:	681b      	ldr	r3, [r3, #0]
 800c93a:	4619      	mov	r1, r3
 800c93c:	687b      	ldr	r3, [r7, #4]
 800c93e:	01db      	lsls	r3, r3, #7
 800c940:	440b      	add	r3, r1
 800c942:	3384      	adds	r3, #132	; 0x84
 800c944:	4619      	mov	r1, r3
 800c946:	69fb      	ldr	r3, [r7, #28]
 800c948:	4313      	orrs	r3, r2
 800c94a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	681b      	ldr	r3, [r3, #0]
 800c950:	461a      	mov	r2, r3
 800c952:	687b      	ldr	r3, [r7, #4]
 800c954:	01db      	lsls	r3, r3, #7
 800c956:	4413      	add	r3, r2
 800c958:	3384      	adds	r3, #132	; 0x84
 800c95a:	691b      	ldr	r3, [r3, #16]
 800c95c:	68fa      	ldr	r2, [r7, #12]
 800c95e:	6812      	ldr	r2, [r2, #0]
 800c960:	4611      	mov	r1, r2
 800c962:	687a      	ldr	r2, [r7, #4]
 800c964:	01d2      	lsls	r2, r2, #7
 800c966:	440a      	add	r2, r1
 800c968:	3284      	adds	r2, #132	; 0x84
 800c96a:	f023 0307 	bic.w	r3, r3, #7
 800c96e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	681b      	ldr	r3, [r3, #0]
 800c974:	461a      	mov	r2, r3
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	01db      	lsls	r3, r3, #7
 800c97a:	4413      	add	r3, r2
 800c97c:	3384      	adds	r3, #132	; 0x84
 800c97e:	461a      	mov	r2, r3
 800c980:	68bb      	ldr	r3, [r7, #8]
 800c982:	691b      	ldr	r3, [r3, #16]
 800c984:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800c986:	68bb      	ldr	r3, [r7, #8]
 800c988:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800c98c:	021b      	lsls	r3, r3, #8
 800c98e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800c990:	68bb      	ldr	r3, [r7, #8]
 800c992:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800c996:	041b      	lsls	r3, r3, #16
 800c998:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800c99a:	68bb      	ldr	r3, [r7, #8]
 800c99c:	699b      	ldr	r3, [r3, #24]
 800c99e:	061b      	lsls	r3, r3, #24
 800c9a0:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	461a      	mov	r2, r3
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	01db      	lsls	r3, r3, #7
 800c9ac:	4413      	add	r3, r2
 800c9ae:	3384      	adds	r3, #132	; 0x84
 800c9b0:	699b      	ldr	r3, [r3, #24]
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	461a      	mov	r2, r3
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	01db      	lsls	r3, r3, #7
 800c9bc:	4413      	add	r3, r2
 800c9be:	3384      	adds	r3, #132	; 0x84
 800c9c0:	461a      	mov	r2, r3
 800c9c2:	2300      	movs	r3, #0
 800c9c4:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800c9c6:	68bb      	ldr	r3, [r7, #8]
 800c9c8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800c9cc:	461a      	mov	r2, r3
 800c9ce:	69fb      	ldr	r3, [r7, #28]
 800c9d0:	431a      	orrs	r2, r3
 800c9d2:	69bb      	ldr	r3, [r7, #24]
 800c9d4:	431a      	orrs	r2, r3
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	681b      	ldr	r3, [r3, #0]
 800c9da:	4619      	mov	r1, r3
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	01db      	lsls	r3, r3, #7
 800c9e0:	440b      	add	r3, r1
 800c9e2:	3384      	adds	r3, #132	; 0x84
 800c9e4:	4619      	mov	r1, r3
 800c9e6:	697b      	ldr	r3, [r7, #20]
 800c9e8:	4313      	orrs	r3, r2
 800c9ea:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800c9ec:	68fb      	ldr	r3, [r7, #12]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	461a      	mov	r2, r3
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	01db      	lsls	r3, r3, #7
 800c9f6:	4413      	add	r3, r2
 800c9f8:	3384      	adds	r3, #132	; 0x84
 800c9fa:	695b      	ldr	r3, [r3, #20]
 800c9fc:	68fa      	ldr	r2, [r7, #12]
 800c9fe:	6812      	ldr	r2, [r2, #0]
 800ca00:	4611      	mov	r1, r2
 800ca02:	687a      	ldr	r2, [r7, #4]
 800ca04:	01d2      	lsls	r2, r2, #7
 800ca06:	440a      	add	r2, r1
 800ca08:	3284      	adds	r2, #132	; 0x84
 800ca0a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800ca0e:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	681b      	ldr	r3, [r3, #0]
 800ca14:	461a      	mov	r2, r3
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	01db      	lsls	r3, r3, #7
 800ca1a:	4413      	add	r3, r2
 800ca1c:	3384      	adds	r3, #132	; 0x84
 800ca1e:	461a      	mov	r2, r3
 800ca20:	68bb      	ldr	r3, [r7, #8]
 800ca22:	695b      	ldr	r3, [r3, #20]
 800ca24:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800ca26:	68fb      	ldr	r3, [r7, #12]
 800ca28:	681b      	ldr	r3, [r3, #0]
 800ca2a:	461a      	mov	r2, r3
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	01db      	lsls	r3, r3, #7
 800ca30:	4413      	add	r3, r2
 800ca32:	3384      	adds	r3, #132	; 0x84
 800ca34:	69da      	ldr	r2, [r3, #28]
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	4619      	mov	r1, r3
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	01db      	lsls	r3, r3, #7
 800ca40:	440b      	add	r3, r1
 800ca42:	3384      	adds	r3, #132	; 0x84
 800ca44:	4619      	mov	r1, r3
 800ca46:	4b58      	ldr	r3, [pc, #352]	; (800cba8 <LTDC_SetConfig+0x32c>)
 800ca48:	4013      	ands	r3, r2
 800ca4a:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800ca4c:	68bb      	ldr	r3, [r7, #8]
 800ca4e:	69da      	ldr	r2, [r3, #28]
 800ca50:	68bb      	ldr	r3, [r7, #8]
 800ca52:	6a1b      	ldr	r3, [r3, #32]
 800ca54:	68f9      	ldr	r1, [r7, #12]
 800ca56:	6809      	ldr	r1, [r1, #0]
 800ca58:	4608      	mov	r0, r1
 800ca5a:	6879      	ldr	r1, [r7, #4]
 800ca5c:	01c9      	lsls	r1, r1, #7
 800ca5e:	4401      	add	r1, r0
 800ca60:	3184      	adds	r1, #132	; 0x84
 800ca62:	4313      	orrs	r3, r2
 800ca64:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	461a      	mov	r2, r3
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	01db      	lsls	r3, r3, #7
 800ca70:	4413      	add	r3, r2
 800ca72:	3384      	adds	r3, #132	; 0x84
 800ca74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca76:	68fb      	ldr	r3, [r7, #12]
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	461a      	mov	r2, r3
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	01db      	lsls	r3, r3, #7
 800ca80:	4413      	add	r3, r2
 800ca82:	3384      	adds	r3, #132	; 0x84
 800ca84:	461a      	mov	r2, r3
 800ca86:	2300      	movs	r3, #0
 800ca88:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	461a      	mov	r2, r3
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	01db      	lsls	r3, r3, #7
 800ca94:	4413      	add	r3, r2
 800ca96:	3384      	adds	r3, #132	; 0x84
 800ca98:	461a      	mov	r2, r3
 800ca9a:	68bb      	ldr	r3, [r7, #8]
 800ca9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ca9e:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800caa0:	68bb      	ldr	r3, [r7, #8]
 800caa2:	691b      	ldr	r3, [r3, #16]
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d102      	bne.n	800caae <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 800caa8:	2304      	movs	r3, #4
 800caaa:	61fb      	str	r3, [r7, #28]
 800caac:	e01b      	b.n	800cae6 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800caae:	68bb      	ldr	r3, [r7, #8]
 800cab0:	691b      	ldr	r3, [r3, #16]
 800cab2:	2b01      	cmp	r3, #1
 800cab4:	d102      	bne.n	800cabc <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 800cab6:	2303      	movs	r3, #3
 800cab8:	61fb      	str	r3, [r7, #28]
 800caba:	e014      	b.n	800cae6 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800cabc:	68bb      	ldr	r3, [r7, #8]
 800cabe:	691b      	ldr	r3, [r3, #16]
 800cac0:	2b04      	cmp	r3, #4
 800cac2:	d00b      	beq.n	800cadc <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800cac4:	68bb      	ldr	r3, [r7, #8]
 800cac6:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800cac8:	2b02      	cmp	r3, #2
 800caca:	d007      	beq.n	800cadc <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800cacc:	68bb      	ldr	r3, [r7, #8]
 800cace:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800cad0:	2b03      	cmp	r3, #3
 800cad2:	d003      	beq.n	800cadc <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800cad4:	68bb      	ldr	r3, [r7, #8]
 800cad6:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800cad8:	2b07      	cmp	r3, #7
 800cada:	d102      	bne.n	800cae2 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 800cadc:	2302      	movs	r3, #2
 800cade:	61fb      	str	r3, [r7, #28]
 800cae0:	e001      	b.n	800cae6 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 800cae2:	2301      	movs	r3, #1
 800cae4:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	461a      	mov	r2, r3
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	01db      	lsls	r3, r3, #7
 800caf0:	4413      	add	r3, r2
 800caf2:	3384      	adds	r3, #132	; 0x84
 800caf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800caf6:	68fa      	ldr	r2, [r7, #12]
 800caf8:	6812      	ldr	r2, [r2, #0]
 800cafa:	4611      	mov	r1, r2
 800cafc:	687a      	ldr	r2, [r7, #4]
 800cafe:	01d2      	lsls	r2, r2, #7
 800cb00:	440a      	add	r2, r1
 800cb02:	3284      	adds	r2, #132	; 0x84
 800cb04:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800cb08:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 7U));
 800cb0a:	68bb      	ldr	r3, [r7, #8]
 800cb0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb0e:	69fa      	ldr	r2, [r7, #28]
 800cb10:	fb02 f303 	mul.w	r3, r2, r3
 800cb14:	041a      	lsls	r2, r3, #16
 800cb16:	68bb      	ldr	r3, [r7, #8]
 800cb18:	6859      	ldr	r1, [r3, #4]
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	1acb      	subs	r3, r1, r3
 800cb20:	69f9      	ldr	r1, [r7, #28]
 800cb22:	fb01 f303 	mul.w	r3, r1, r3
 800cb26:	3307      	adds	r3, #7
 800cb28:	68f9      	ldr	r1, [r7, #12]
 800cb2a:	6809      	ldr	r1, [r1, #0]
 800cb2c:	4608      	mov	r0, r1
 800cb2e:	6879      	ldr	r1, [r7, #4]
 800cb30:	01c9      	lsls	r1, r1, #7
 800cb32:	4401      	add	r1, r0
 800cb34:	3184      	adds	r1, #132	; 0x84
 800cb36:	4313      	orrs	r3, r2
 800cb38:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	681b      	ldr	r3, [r3, #0]
 800cb3e:	461a      	mov	r2, r3
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	01db      	lsls	r3, r3, #7
 800cb44:	4413      	add	r3, r2
 800cb46:	3384      	adds	r3, #132	; 0x84
 800cb48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	681b      	ldr	r3, [r3, #0]
 800cb4e:	4619      	mov	r1, r3
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	01db      	lsls	r3, r3, #7
 800cb54:	440b      	add	r3, r1
 800cb56:	3384      	adds	r3, #132	; 0x84
 800cb58:	4619      	mov	r1, r3
 800cb5a:	4b14      	ldr	r3, [pc, #80]	; (800cbac <LTDC_SetConfig+0x330>)
 800cb5c:	4013      	ands	r3, r2
 800cb5e:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	681b      	ldr	r3, [r3, #0]
 800cb64:	461a      	mov	r2, r3
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	01db      	lsls	r3, r3, #7
 800cb6a:	4413      	add	r3, r2
 800cb6c:	3384      	adds	r3, #132	; 0x84
 800cb6e:	461a      	mov	r2, r3
 800cb70:	68bb      	ldr	r3, [r7, #8]
 800cb72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb74:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	681b      	ldr	r3, [r3, #0]
 800cb7a:	461a      	mov	r2, r3
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	01db      	lsls	r3, r3, #7
 800cb80:	4413      	add	r3, r2
 800cb82:	3384      	adds	r3, #132	; 0x84
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	68fa      	ldr	r2, [r7, #12]
 800cb88:	6812      	ldr	r2, [r2, #0]
 800cb8a:	4611      	mov	r1, r2
 800cb8c:	687a      	ldr	r2, [r7, #4]
 800cb8e:	01d2      	lsls	r2, r2, #7
 800cb90:	440a      	add	r2, r1
 800cb92:	3284      	adds	r2, #132	; 0x84
 800cb94:	f043 0301 	orr.w	r3, r3, #1
 800cb98:	6013      	str	r3, [r2, #0]
}
 800cb9a:	bf00      	nop
 800cb9c:	3724      	adds	r7, #36	; 0x24
 800cb9e:	46bd      	mov	sp, r7
 800cba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cba4:	4770      	bx	lr
 800cba6:	bf00      	nop
 800cba8:	fffff8f8 	.word	0xfffff8f8
 800cbac:	fffff800 	.word	0xfffff800

0800cbb0 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 2, 3, ..31 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None.
  */
void HAL_PWR_EnableBkUpAccess (void)
{
 800cbb0:	b480      	push	{r7}
 800cbb2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT (PWR->CR1, PWR_CR1_DBP);
 800cbb4:	4b05      	ldr	r3, [pc, #20]	; (800cbcc <HAL_PWR_EnableBkUpAccess+0x1c>)
 800cbb6:	681b      	ldr	r3, [r3, #0]
 800cbb8:	4a04      	ldr	r2, [pc, #16]	; (800cbcc <HAL_PWR_EnableBkUpAccess+0x1c>)
 800cbba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800cbbe:	6013      	str	r3, [r2, #0]
}
 800cbc0:	bf00      	nop
 800cbc2:	46bd      	mov	sp, r7
 800cbc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc8:	4770      	bx	lr
 800cbca:	bf00      	nop
 800cbcc:	58024800 	.word	0x58024800

0800cbd0 <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 800cbd0:	b580      	push	{r7, lr}
 800cbd2:	b084      	sub	sp, #16
 800cbd4:	af00      	add	r7, sp, #0
 800cbd6:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 800cbd8:	4b29      	ldr	r3, [pc, #164]	; (800cc80 <HAL_PWREx_ConfigSupply+0xb0>)
 800cbda:	68db      	ldr	r3, [r3, #12]
 800cbdc:	f003 0307 	and.w	r3, r3, #7
 800cbe0:	2b06      	cmp	r3, #6
 800cbe2:	d00a      	beq.n	800cbfa <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800cbe4:	4b26      	ldr	r3, [pc, #152]	; (800cc80 <HAL_PWREx_ConfigSupply+0xb0>)
 800cbe6:	68db      	ldr	r3, [r3, #12]
 800cbe8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cbec:	687a      	ldr	r2, [r7, #4]
 800cbee:	429a      	cmp	r2, r3
 800cbf0:	d001      	beq.n	800cbf6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800cbf2:	2301      	movs	r3, #1
 800cbf4:	e040      	b.n	800cc78 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800cbf6:	2300      	movs	r3, #0
 800cbf8:	e03e      	b.n	800cc78 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800cbfa:	4b21      	ldr	r3, [pc, #132]	; (800cc80 <HAL_PWREx_ConfigSupply+0xb0>)
 800cbfc:	68db      	ldr	r3, [r3, #12]
 800cbfe:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 800cc02:	491f      	ldr	r1, [pc, #124]	; (800cc80 <HAL_PWREx_ConfigSupply+0xb0>)
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	4313      	orrs	r3, r2
 800cc08:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800cc0a:	f7f9 fea1 	bl	8006950 <HAL_GetTick>
 800cc0e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800cc10:	e009      	b.n	800cc26 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800cc12:	f7f9 fe9d 	bl	8006950 <HAL_GetTick>
 800cc16:	4602      	mov	r2, r0
 800cc18:	68fb      	ldr	r3, [r7, #12]
 800cc1a:	1ad3      	subs	r3, r2, r3
 800cc1c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800cc20:	d901      	bls.n	800cc26 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800cc22:	2301      	movs	r3, #1
 800cc24:	e028      	b.n	800cc78 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800cc26:	4b16      	ldr	r3, [pc, #88]	; (800cc80 <HAL_PWREx_ConfigSupply+0xb0>)
 800cc28:	685b      	ldr	r3, [r3, #4]
 800cc2a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800cc2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cc32:	d1ee      	bne.n	800cc12 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800cc34:	687b      	ldr	r3, [r7, #4]
 800cc36:	2b1e      	cmp	r3, #30
 800cc38:	d008      	beq.n	800cc4c <HAL_PWREx_ConfigSupply+0x7c>
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	2b2e      	cmp	r3, #46	; 0x2e
 800cc3e:	d005      	beq.n	800cc4c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 800cc40:	687b      	ldr	r3, [r7, #4]
 800cc42:	2b1d      	cmp	r3, #29
 800cc44:	d002      	beq.n	800cc4c <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	2b2d      	cmp	r3, #45	; 0x2d
 800cc4a:	d114      	bne.n	800cc76 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 800cc4c:	f7f9 fe80 	bl	8006950 <HAL_GetTick>
 800cc50:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800cc52:	e009      	b.n	800cc68 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800cc54:	f7f9 fe7c 	bl	8006950 <HAL_GetTick>
 800cc58:	4602      	mov	r2, r0
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	1ad3      	subs	r3, r2, r3
 800cc5e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800cc62:	d901      	bls.n	800cc68 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800cc64:	2301      	movs	r3, #1
 800cc66:	e007      	b.n	800cc78 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800cc68:	4b05      	ldr	r3, [pc, #20]	; (800cc80 <HAL_PWREx_ConfigSupply+0xb0>)
 800cc6a:	68db      	ldr	r3, [r3, #12]
 800cc6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800cc70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cc74:	d1ee      	bne.n	800cc54 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800cc76:	2300      	movs	r3, #0
}
 800cc78:	4618      	mov	r0, r3
 800cc7a:	3710      	adds	r7, #16
 800cc7c:	46bd      	mov	sp, r7
 800cc7e:	bd80      	pop	{r7, pc}
 800cc80:	58024800 	.word	0x58024800

0800cc84 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800cc84:	b580      	push	{r7, lr}
 800cc86:	b08c      	sub	sp, #48	; 0x30
 800cc88:	af00      	add	r7, sp, #0
 800cc8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	2b00      	cmp	r3, #0
 800cc90:	d102      	bne.n	800cc98 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800cc92:	2301      	movs	r3, #1
 800cc94:	f000 bc1f 	b.w	800d4d6 <HAL_RCC_OscConfig+0x852>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	681b      	ldr	r3, [r3, #0]
 800cc9c:	f003 0301 	and.w	r3, r3, #1
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	f000 80b3 	beq.w	800ce0c <HAL_RCC_OscConfig+0x188>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800cca6:	4b95      	ldr	r3, [pc, #596]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cca8:	691b      	ldr	r3, [r3, #16]
 800ccaa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ccae:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800ccb0:	4b92      	ldr	r3, [pc, #584]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800ccb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ccb4:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800ccb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ccb8:	2b10      	cmp	r3, #16
 800ccba:	d007      	beq.n	800cccc <HAL_RCC_OscConfig+0x48>
 800ccbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ccbe:	2b18      	cmp	r3, #24
 800ccc0:	d112      	bne.n	800cce8 <HAL_RCC_OscConfig+0x64>
 800ccc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ccc4:	f003 0303 	and.w	r3, r3, #3
 800ccc8:	2b02      	cmp	r3, #2
 800ccca:	d10d      	bne.n	800cce8 <HAL_RCC_OscConfig+0x64>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cccc:	4b8b      	ldr	r3, [pc, #556]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	f000 8098 	beq.w	800ce0a <HAL_RCC_OscConfig+0x186>
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	685b      	ldr	r3, [r3, #4]
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	f040 8093 	bne.w	800ce0a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800cce4:	2301      	movs	r3, #1
 800cce6:	e3f6      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	685b      	ldr	r3, [r3, #4]
 800ccec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ccf0:	d106      	bne.n	800cd00 <HAL_RCC_OscConfig+0x7c>
 800ccf2:	4b82      	ldr	r3, [pc, #520]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	4a81      	ldr	r2, [pc, #516]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800ccf8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ccfc:	6013      	str	r3, [r2, #0]
 800ccfe:	e058      	b.n	800cdb2 <HAL_RCC_OscConfig+0x12e>
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	685b      	ldr	r3, [r3, #4]
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	d112      	bne.n	800cd2e <HAL_RCC_OscConfig+0xaa>
 800cd08:	4b7c      	ldr	r3, [pc, #496]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	4a7b      	ldr	r2, [pc, #492]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cd12:	6013      	str	r3, [r2, #0]
 800cd14:	4b79      	ldr	r3, [pc, #484]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	4a78      	ldr	r2, [pc, #480]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd1a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800cd1e:	6013      	str	r3, [r2, #0]
 800cd20:	4b76      	ldr	r3, [pc, #472]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd22:	681b      	ldr	r3, [r3, #0]
 800cd24:	4a75      	ldr	r2, [pc, #468]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800cd2a:	6013      	str	r3, [r2, #0]
 800cd2c:	e041      	b.n	800cdb2 <HAL_RCC_OscConfig+0x12e>
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	685b      	ldr	r3, [r3, #4]
 800cd32:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800cd36:	d112      	bne.n	800cd5e <HAL_RCC_OscConfig+0xda>
 800cd38:	4b70      	ldr	r3, [pc, #448]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd3a:	681b      	ldr	r3, [r3, #0]
 800cd3c:	4a6f      	ldr	r2, [pc, #444]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd3e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800cd42:	6013      	str	r3, [r2, #0]
 800cd44:	4b6d      	ldr	r3, [pc, #436]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	4a6c      	ldr	r2, [pc, #432]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd4a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800cd4e:	6013      	str	r3, [r2, #0]
 800cd50:	4b6a      	ldr	r3, [pc, #424]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd52:	681b      	ldr	r3, [r3, #0]
 800cd54:	4a69      	ldr	r2, [pc, #420]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cd5a:	6013      	str	r3, [r2, #0]
 800cd5c:	e029      	b.n	800cdb2 <HAL_RCC_OscConfig+0x12e>
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	685b      	ldr	r3, [r3, #4]
 800cd62:	f5b3 1fa8 	cmp.w	r3, #1376256	; 0x150000
 800cd66:	d112      	bne.n	800cd8e <HAL_RCC_OscConfig+0x10a>
 800cd68:	4b64      	ldr	r3, [pc, #400]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	4a63      	ldr	r2, [pc, #396]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd6e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800cd72:	6013      	str	r3, [r2, #0]
 800cd74:	4b61      	ldr	r3, [pc, #388]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	4a60      	ldr	r2, [pc, #384]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cd7e:	6013      	str	r3, [r2, #0]
 800cd80:	4b5e      	ldr	r3, [pc, #376]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd82:	681b      	ldr	r3, [r3, #0]
 800cd84:	4a5d      	ldr	r2, [pc, #372]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800cd8a:	6013      	str	r3, [r2, #0]
 800cd8c:	e011      	b.n	800cdb2 <HAL_RCC_OscConfig+0x12e>
 800cd8e:	4b5b      	ldr	r3, [pc, #364]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd90:	681b      	ldr	r3, [r3, #0]
 800cd92:	4a5a      	ldr	r2, [pc, #360]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800cd98:	6013      	str	r3, [r2, #0]
 800cd9a:	4b58      	ldr	r3, [pc, #352]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cd9c:	681b      	ldr	r3, [r3, #0]
 800cd9e:	4a57      	ldr	r2, [pc, #348]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cda0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800cda4:	6013      	str	r3, [r2, #0]
 800cda6:	4b55      	ldr	r3, [pc, #340]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	4a54      	ldr	r2, [pc, #336]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cdac:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800cdb0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	685b      	ldr	r3, [r3, #4]
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d013      	beq.n	800cde2 <HAL_RCC_OscConfig+0x15e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cdba:	f7f9 fdc9 	bl	8006950 <HAL_GetTick>
 800cdbe:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800cdc0:	e008      	b.n	800cdd4 <HAL_RCC_OscConfig+0x150>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cdc2:	f7f9 fdc5 	bl	8006950 <HAL_GetTick>
 800cdc6:	4602      	mov	r2, r0
 800cdc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdca:	1ad3      	subs	r3, r2, r3
 800cdcc:	2b64      	cmp	r3, #100	; 0x64
 800cdce:	d901      	bls.n	800cdd4 <HAL_RCC_OscConfig+0x150>
          {
            return HAL_TIMEOUT;
 800cdd0:	2303      	movs	r3, #3
 800cdd2:	e380      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800cdd4:	4b49      	ldr	r3, [pc, #292]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d0f0      	beq.n	800cdc2 <HAL_RCC_OscConfig+0x13e>
 800cde0:	e014      	b.n	800ce0c <HAL_RCC_OscConfig+0x188>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cde2:	f7f9 fdb5 	bl	8006950 <HAL_GetTick>
 800cde6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800cde8:	e008      	b.n	800cdfc <HAL_RCC_OscConfig+0x178>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cdea:	f7f9 fdb1 	bl	8006950 <HAL_GetTick>
 800cdee:	4602      	mov	r2, r0
 800cdf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cdf2:	1ad3      	subs	r3, r2, r3
 800cdf4:	2b64      	cmp	r3, #100	; 0x64
 800cdf6:	d901      	bls.n	800cdfc <HAL_RCC_OscConfig+0x178>
          {
            return HAL_TIMEOUT;
 800cdf8:	2303      	movs	r3, #3
 800cdfa:	e36c      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800cdfc:	4b3f      	ldr	r3, [pc, #252]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d1f0      	bne.n	800cdea <HAL_RCC_OscConfig+0x166>
 800ce08:	e000      	b.n	800ce0c <HAL_RCC_OscConfig+0x188>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ce0a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	f003 0302 	and.w	r3, r3, #2
 800ce14:	2b00      	cmp	r3, #0
 800ce16:	f000 808c 	beq.w	800cf32 <HAL_RCC_OscConfig+0x2ae>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ce1a:	4b38      	ldr	r3, [pc, #224]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800ce1c:	691b      	ldr	r3, [r3, #16]
 800ce1e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800ce22:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800ce24:	4b35      	ldr	r3, [pc, #212]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800ce26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ce28:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 800ce2a:	6a3b      	ldr	r3, [r7, #32]
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d007      	beq.n	800ce40 <HAL_RCC_OscConfig+0x1bc>
 800ce30:	6a3b      	ldr	r3, [r7, #32]
 800ce32:	2b18      	cmp	r3, #24
 800ce34:	d137      	bne.n	800cea6 <HAL_RCC_OscConfig+0x222>
 800ce36:	69fb      	ldr	r3, [r7, #28]
 800ce38:	f003 0303 	and.w	r3, r3, #3
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d132      	bne.n	800cea6 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800ce40:	4b2e      	ldr	r3, [pc, #184]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800ce42:	681b      	ldr	r3, [r3, #0]
 800ce44:	f003 0304 	and.w	r3, r3, #4
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	d005      	beq.n	800ce58 <HAL_RCC_OscConfig+0x1d4>
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	68db      	ldr	r3, [r3, #12]
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d101      	bne.n	800ce58 <HAL_RCC_OscConfig+0x1d4>
      {
        return HAL_ERROR;
 800ce54:	2301      	movs	r3, #1
 800ce56:	e33e      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800ce58:	4b28      	ldr	r3, [pc, #160]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	f023 0219 	bic.w	r2, r3, #25
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	68db      	ldr	r3, [r3, #12]
 800ce64:	4925      	ldr	r1, [pc, #148]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800ce66:	4313      	orrs	r3, r2
 800ce68:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ce6a:	f7f9 fd71 	bl	8006950 <HAL_GetTick>
 800ce6e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ce70:	e008      	b.n	800ce84 <HAL_RCC_OscConfig+0x200>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800ce72:	f7f9 fd6d 	bl	8006950 <HAL_GetTick>
 800ce76:	4602      	mov	r2, r0
 800ce78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce7a:	1ad3      	subs	r3, r2, r3
 800ce7c:	2b02      	cmp	r3, #2
 800ce7e:	d901      	bls.n	800ce84 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800ce80:	2303      	movs	r3, #3
 800ce82:	e328      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ce84:	4b1d      	ldr	r3, [pc, #116]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800ce86:	681b      	ldr	r3, [r3, #0]
 800ce88:	f003 0304 	and.w	r3, r3, #4
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d0f0      	beq.n	800ce72 <HAL_RCC_OscConfig+0x1ee>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800ce90:	4b1a      	ldr	r3, [pc, #104]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800ce92:	685b      	ldr	r3, [r3, #4]
 800ce94:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	691b      	ldr	r3, [r3, #16]
 800ce9c:	061b      	lsls	r3, r3, #24
 800ce9e:	4917      	ldr	r1, [pc, #92]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cea0:	4313      	orrs	r3, r2
 800cea2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800cea4:	e045      	b.n	800cf32 <HAL_RCC_OscConfig+0x2ae>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	68db      	ldr	r3, [r3, #12]
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d028      	beq.n	800cf00 <HAL_RCC_OscConfig+0x27c>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800ceae:	4b13      	ldr	r3, [pc, #76]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	f023 0219 	bic.w	r2, r3, #25
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	68db      	ldr	r3, [r3, #12]
 800ceba:	4910      	ldr	r1, [pc, #64]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cebc:	4313      	orrs	r3, r2
 800cebe:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cec0:	f7f9 fd46 	bl	8006950 <HAL_GetTick>
 800cec4:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800cec6:	e008      	b.n	800ceda <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cec8:	f7f9 fd42 	bl	8006950 <HAL_GetTick>
 800cecc:	4602      	mov	r2, r0
 800cece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ced0:	1ad3      	subs	r3, r2, r3
 800ced2:	2b02      	cmp	r3, #2
 800ced4:	d901      	bls.n	800ceda <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 800ced6:	2303      	movs	r3, #3
 800ced8:	e2fd      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800ceda:	4b08      	ldr	r3, [pc, #32]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	f003 0304 	and.w	r3, r3, #4
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d0f0      	beq.n	800cec8 <HAL_RCC_OscConfig+0x244>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cee6:	4b05      	ldr	r3, [pc, #20]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cee8:	685b      	ldr	r3, [r3, #4]
 800ceea:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	691b      	ldr	r3, [r3, #16]
 800cef2:	061b      	lsls	r3, r3, #24
 800cef4:	4901      	ldr	r1, [pc, #4]	; (800cefc <HAL_RCC_OscConfig+0x278>)
 800cef6:	4313      	orrs	r3, r2
 800cef8:	604b      	str	r3, [r1, #4]
 800cefa:	e01a      	b.n	800cf32 <HAL_RCC_OscConfig+0x2ae>
 800cefc:	58024400 	.word	0x58024400
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800cf00:	4b97      	ldr	r3, [pc, #604]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	4a96      	ldr	r2, [pc, #600]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800cf06:	f023 0301 	bic.w	r3, r3, #1
 800cf0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cf0c:	f7f9 fd20 	bl	8006950 <HAL_GetTick>
 800cf10:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800cf12:	e008      	b.n	800cf26 <HAL_RCC_OscConfig+0x2a2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cf14:	f7f9 fd1c 	bl	8006950 <HAL_GetTick>
 800cf18:	4602      	mov	r2, r0
 800cf1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf1c:	1ad3      	subs	r3, r2, r3
 800cf1e:	2b02      	cmp	r3, #2
 800cf20:	d901      	bls.n	800cf26 <HAL_RCC_OscConfig+0x2a2>
          {
            return HAL_TIMEOUT;
 800cf22:	2303      	movs	r3, #3
 800cf24:	e2d7      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800cf26:	4b8e      	ldr	r3, [pc, #568]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	f003 0304 	and.w	r3, r3, #4
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	d1f0      	bne.n	800cf14 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	f003 0310 	and.w	r3, r3, #16
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d06a      	beq.n	800d014 <HAL_RCC_OscConfig+0x390>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800cf3e:	4b88      	ldr	r3, [pc, #544]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800cf40:	691b      	ldr	r3, [r3, #16]
 800cf42:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800cf46:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800cf48:	4b85      	ldr	r3, [pc, #532]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800cf4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cf4c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800cf4e:	69bb      	ldr	r3, [r7, #24]
 800cf50:	2b08      	cmp	r3, #8
 800cf52:	d007      	beq.n	800cf64 <HAL_RCC_OscConfig+0x2e0>
 800cf54:	69bb      	ldr	r3, [r7, #24]
 800cf56:	2b18      	cmp	r3, #24
 800cf58:	d11b      	bne.n	800cf92 <HAL_RCC_OscConfig+0x30e>
 800cf5a:	697b      	ldr	r3, [r7, #20]
 800cf5c:	f003 0303 	and.w	r3, r3, #3
 800cf60:	2b01      	cmp	r3, #1
 800cf62:	d116      	bne.n	800cf92 <HAL_RCC_OscConfig+0x30e>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800cf64:	4b7e      	ldr	r3, [pc, #504]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800cf66:	681b      	ldr	r3, [r3, #0]
 800cf68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d005      	beq.n	800cf7c <HAL_RCC_OscConfig+0x2f8>
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	69db      	ldr	r3, [r3, #28]
 800cf74:	2b80      	cmp	r3, #128	; 0x80
 800cf76:	d001      	beq.n	800cf7c <HAL_RCC_OscConfig+0x2f8>
      {
        return HAL_ERROR;
 800cf78:	2301      	movs	r3, #1
 800cf7a:	e2ac      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800cf7c:	4b78      	ldr	r3, [pc, #480]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800cf7e:	68db      	ldr	r3, [r3, #12]
 800cf80:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	6a1b      	ldr	r3, [r3, #32]
 800cf88:	061b      	lsls	r3, r3, #24
 800cf8a:	4975      	ldr	r1, [pc, #468]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800cf8c:	4313      	orrs	r3, r2
 800cf8e:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800cf90:	e040      	b.n	800d014 <HAL_RCC_OscConfig+0x390>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	69db      	ldr	r3, [r3, #28]
 800cf96:	2b00      	cmp	r3, #0
 800cf98:	d023      	beq.n	800cfe2 <HAL_RCC_OscConfig+0x35e>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 800cf9a:	4b71      	ldr	r3, [pc, #452]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	4a70      	ldr	r2, [pc, #448]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800cfa0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cfa4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cfa6:	f7f9 fcd3 	bl	8006950 <HAL_GetTick>
 800cfaa:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800cfac:	e008      	b.n	800cfc0 <HAL_RCC_OscConfig+0x33c>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800cfae:	f7f9 fccf 	bl	8006950 <HAL_GetTick>
 800cfb2:	4602      	mov	r2, r0
 800cfb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfb6:	1ad3      	subs	r3, r2, r3
 800cfb8:	2b02      	cmp	r3, #2
 800cfba:	d901      	bls.n	800cfc0 <HAL_RCC_OscConfig+0x33c>
          {
            return HAL_TIMEOUT;
 800cfbc:	2303      	movs	r3, #3
 800cfbe:	e28a      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800cfc0:	4b67      	ldr	r3, [pc, #412]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d0f0      	beq.n	800cfae <HAL_RCC_OscConfig+0x32a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800cfcc:	4b64      	ldr	r3, [pc, #400]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800cfce:	68db      	ldr	r3, [r3, #12]
 800cfd0:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	6a1b      	ldr	r3, [r3, #32]
 800cfd8:	061b      	lsls	r3, r3, #24
 800cfda:	4961      	ldr	r1, [pc, #388]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800cfdc:	4313      	orrs	r3, r2
 800cfde:	60cb      	str	r3, [r1, #12]
 800cfe0:	e018      	b.n	800d014 <HAL_RCC_OscConfig+0x390>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800cfe2:	4b5f      	ldr	r3, [pc, #380]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	4a5e      	ldr	r2, [pc, #376]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800cfe8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cfec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cfee:	f7f9 fcaf 	bl	8006950 <HAL_GetTick>
 800cff2:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800cff4:	e008      	b.n	800d008 <HAL_RCC_OscConfig+0x384>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800cff6:	f7f9 fcab 	bl	8006950 <HAL_GetTick>
 800cffa:	4602      	mov	r2, r0
 800cffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cffe:	1ad3      	subs	r3, r2, r3
 800d000:	2b02      	cmp	r3, #2
 800d002:	d901      	bls.n	800d008 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 800d004:	2303      	movs	r3, #3
 800d006:	e266      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800d008:	4b55      	ldr	r3, [pc, #340]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d010:	2b00      	cmp	r3, #0
 800d012:	d1f0      	bne.n	800cff6 <HAL_RCC_OscConfig+0x372>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	f003 0308 	and.w	r3, r3, #8
 800d01c:	2b00      	cmp	r3, #0
 800d01e:	d036      	beq.n	800d08e <HAL_RCC_OscConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	695b      	ldr	r3, [r3, #20]
 800d024:	2b00      	cmp	r3, #0
 800d026:	d019      	beq.n	800d05c <HAL_RCC_OscConfig+0x3d8>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d028:	4b4d      	ldr	r3, [pc, #308]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800d02a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d02c:	4a4c      	ldr	r2, [pc, #304]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800d02e:	f043 0301 	orr.w	r3, r3, #1
 800d032:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d034:	f7f9 fc8c 	bl	8006950 <HAL_GetTick>
 800d038:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800d03a:	e008      	b.n	800d04e <HAL_RCC_OscConfig+0x3ca>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d03c:	f7f9 fc88 	bl	8006950 <HAL_GetTick>
 800d040:	4602      	mov	r2, r0
 800d042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d044:	1ad3      	subs	r3, r2, r3
 800d046:	2b02      	cmp	r3, #2
 800d048:	d901      	bls.n	800d04e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800d04a:	2303      	movs	r3, #3
 800d04c:	e243      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800d04e:	4b44      	ldr	r3, [pc, #272]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800d050:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d052:	f003 0302 	and.w	r3, r3, #2
 800d056:	2b00      	cmp	r3, #0
 800d058:	d0f0      	beq.n	800d03c <HAL_RCC_OscConfig+0x3b8>
 800d05a:	e018      	b.n	800d08e <HAL_RCC_OscConfig+0x40a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d05c:	4b40      	ldr	r3, [pc, #256]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800d05e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d060:	4a3f      	ldr	r2, [pc, #252]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800d062:	f023 0301 	bic.w	r3, r3, #1
 800d066:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d068:	f7f9 fc72 	bl	8006950 <HAL_GetTick>
 800d06c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800d06e:	e008      	b.n	800d082 <HAL_RCC_OscConfig+0x3fe>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d070:	f7f9 fc6e 	bl	8006950 <HAL_GetTick>
 800d074:	4602      	mov	r2, r0
 800d076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d078:	1ad3      	subs	r3, r2, r3
 800d07a:	2b02      	cmp	r3, #2
 800d07c:	d901      	bls.n	800d082 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800d07e:	2303      	movs	r3, #3
 800d080:	e229      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800d082:	4b37      	ldr	r3, [pc, #220]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800d084:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d086:	f003 0302 	and.w	r3, r3, #2
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d1f0      	bne.n	800d070 <HAL_RCC_OscConfig+0x3ec>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	681b      	ldr	r3, [r3, #0]
 800d092:	f003 0320 	and.w	r3, r3, #32
 800d096:	2b00      	cmp	r3, #0
 800d098:	d036      	beq.n	800d108 <HAL_RCC_OscConfig+0x484>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	699b      	ldr	r3, [r3, #24]
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d019      	beq.n	800d0d6 <HAL_RCC_OscConfig+0x452>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d0a2:	4b2f      	ldr	r3, [pc, #188]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	4a2e      	ldr	r2, [pc, #184]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800d0a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800d0ac:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800d0ae:	f7f9 fc4f 	bl	8006950 <HAL_GetTick>
 800d0b2:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800d0b4:	e008      	b.n	800d0c8 <HAL_RCC_OscConfig+0x444>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d0b6:	f7f9 fc4b 	bl	8006950 <HAL_GetTick>
 800d0ba:	4602      	mov	r2, r0
 800d0bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0be:	1ad3      	subs	r3, r2, r3
 800d0c0:	2b02      	cmp	r3, #2
 800d0c2:	d901      	bls.n	800d0c8 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 800d0c4:	2303      	movs	r3, #3
 800d0c6:	e206      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800d0c8:	4b25      	ldr	r3, [pc, #148]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800d0ca:	681b      	ldr	r3, [r3, #0]
 800d0cc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d0f0      	beq.n	800d0b6 <HAL_RCC_OscConfig+0x432>
 800d0d4:	e018      	b.n	800d108 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d0d6:	4b22      	ldr	r3, [pc, #136]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	4a21      	ldr	r2, [pc, #132]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800d0dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d0e0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800d0e2:	f7f9 fc35 	bl	8006950 <HAL_GetTick>
 800d0e6:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800d0e8:	e008      	b.n	800d0fc <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d0ea:	f7f9 fc31 	bl	8006950 <HAL_GetTick>
 800d0ee:	4602      	mov	r2, r0
 800d0f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f2:	1ad3      	subs	r3, r2, r3
 800d0f4:	2b02      	cmp	r3, #2
 800d0f6:	d901      	bls.n	800d0fc <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 800d0f8:	2303      	movs	r3, #3
 800d0fa:	e1ec      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800d0fc:	4b18      	ldr	r3, [pc, #96]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d104:	2b00      	cmp	r3, #0
 800d106:	d1f0      	bne.n	800d0ea <HAL_RCC_OscConfig+0x466>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	681b      	ldr	r3, [r3, #0]
 800d10c:	f003 0304 	and.w	r3, r3, #4
 800d110:	2b00      	cmp	r3, #0
 800d112:	f000 80af 	beq.w	800d274 <HAL_RCC_OscConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800d116:	4b13      	ldr	r3, [pc, #76]	; (800d164 <HAL_RCC_OscConfig+0x4e0>)
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	4a12      	ldr	r2, [pc, #72]	; (800d164 <HAL_RCC_OscConfig+0x4e0>)
 800d11c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800d120:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800d122:	f7f9 fc15 	bl	8006950 <HAL_GetTick>
 800d126:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d128:	e008      	b.n	800d13c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d12a:	f7f9 fc11 	bl	8006950 <HAL_GetTick>
 800d12e:	4602      	mov	r2, r0
 800d130:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d132:	1ad3      	subs	r3, r2, r3
 800d134:	2b64      	cmp	r3, #100	; 0x64
 800d136:	d901      	bls.n	800d13c <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_TIMEOUT;
 800d138:	2303      	movs	r3, #3
 800d13a:	e1cc      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800d13c:	4b09      	ldr	r3, [pc, #36]	; (800d164 <HAL_RCC_OscConfig+0x4e0>)
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d144:	2b00      	cmp	r3, #0
 800d146:	d0f0      	beq.n	800d12a <HAL_RCC_OscConfig+0x4a6>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	689b      	ldr	r3, [r3, #8]
 800d14c:	2b01      	cmp	r3, #1
 800d14e:	d10b      	bne.n	800d168 <HAL_RCC_OscConfig+0x4e4>
 800d150:	4b03      	ldr	r3, [pc, #12]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800d152:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d154:	4a02      	ldr	r2, [pc, #8]	; (800d160 <HAL_RCC_OscConfig+0x4dc>)
 800d156:	f043 0301 	orr.w	r3, r3, #1
 800d15a:	6713      	str	r3, [r2, #112]	; 0x70
 800d15c:	e05b      	b.n	800d216 <HAL_RCC_OscConfig+0x592>
 800d15e:	bf00      	nop
 800d160:	58024400 	.word	0x58024400
 800d164:	58024800 	.word	0x58024800
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	689b      	ldr	r3, [r3, #8]
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d112      	bne.n	800d196 <HAL_RCC_OscConfig+0x512>
 800d170:	4b9d      	ldr	r3, [pc, #628]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d172:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d174:	4a9c      	ldr	r2, [pc, #624]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d176:	f023 0301 	bic.w	r3, r3, #1
 800d17a:	6713      	str	r3, [r2, #112]	; 0x70
 800d17c:	4b9a      	ldr	r3, [pc, #616]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d17e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d180:	4a99      	ldr	r2, [pc, #612]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d182:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d186:	6713      	str	r3, [r2, #112]	; 0x70
 800d188:	4b97      	ldr	r3, [pc, #604]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d18a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d18c:	4a96      	ldr	r2, [pc, #600]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d18e:	f023 0304 	bic.w	r3, r3, #4
 800d192:	6713      	str	r3, [r2, #112]	; 0x70
 800d194:	e03f      	b.n	800d216 <HAL_RCC_OscConfig+0x592>
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	689b      	ldr	r3, [r3, #8]
 800d19a:	2b05      	cmp	r3, #5
 800d19c:	d112      	bne.n	800d1c4 <HAL_RCC_OscConfig+0x540>
 800d19e:	4b92      	ldr	r3, [pc, #584]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d1a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d1a2:	4a91      	ldr	r2, [pc, #580]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d1a4:	f043 0304 	orr.w	r3, r3, #4
 800d1a8:	6713      	str	r3, [r2, #112]	; 0x70
 800d1aa:	4b8f      	ldr	r3, [pc, #572]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d1ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d1ae:	4a8e      	ldr	r2, [pc, #568]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d1b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d1b4:	6713      	str	r3, [r2, #112]	; 0x70
 800d1b6:	4b8c      	ldr	r3, [pc, #560]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d1b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d1ba:	4a8b      	ldr	r2, [pc, #556]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d1bc:	f043 0301 	orr.w	r3, r3, #1
 800d1c0:	6713      	str	r3, [r2, #112]	; 0x70
 800d1c2:	e028      	b.n	800d216 <HAL_RCC_OscConfig+0x592>
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	689b      	ldr	r3, [r3, #8]
 800d1c8:	2b85      	cmp	r3, #133	; 0x85
 800d1ca:	d112      	bne.n	800d1f2 <HAL_RCC_OscConfig+0x56e>
 800d1cc:	4b86      	ldr	r3, [pc, #536]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d1ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d1d0:	4a85      	ldr	r2, [pc, #532]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d1d2:	f043 0304 	orr.w	r3, r3, #4
 800d1d6:	6713      	str	r3, [r2, #112]	; 0x70
 800d1d8:	4b83      	ldr	r3, [pc, #524]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d1da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d1dc:	4a82      	ldr	r2, [pc, #520]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d1de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d1e2:	6713      	str	r3, [r2, #112]	; 0x70
 800d1e4:	4b80      	ldr	r3, [pc, #512]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d1e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d1e8:	4a7f      	ldr	r2, [pc, #508]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d1ea:	f043 0301 	orr.w	r3, r3, #1
 800d1ee:	6713      	str	r3, [r2, #112]	; 0x70
 800d1f0:	e011      	b.n	800d216 <HAL_RCC_OscConfig+0x592>
 800d1f2:	4b7d      	ldr	r3, [pc, #500]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d1f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d1f6:	4a7c      	ldr	r2, [pc, #496]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d1f8:	f023 0301 	bic.w	r3, r3, #1
 800d1fc:	6713      	str	r3, [r2, #112]	; 0x70
 800d1fe:	4b7a      	ldr	r3, [pc, #488]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d200:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d202:	4a79      	ldr	r2, [pc, #484]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d204:	f023 0304 	bic.w	r3, r3, #4
 800d208:	6713      	str	r3, [r2, #112]	; 0x70
 800d20a:	4b77      	ldr	r3, [pc, #476]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d20c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d20e:	4a76      	ldr	r2, [pc, #472]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d210:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d214:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	689b      	ldr	r3, [r3, #8]
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d015      	beq.n	800d24a <HAL_RCC_OscConfig+0x5c6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d21e:	f7f9 fb97 	bl	8006950 <HAL_GetTick>
 800d222:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d224:	e00a      	b.n	800d23c <HAL_RCC_OscConfig+0x5b8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d226:	f7f9 fb93 	bl	8006950 <HAL_GetTick>
 800d22a:	4602      	mov	r2, r0
 800d22c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d22e:	1ad3      	subs	r3, r2, r3
 800d230:	f241 3288 	movw	r2, #5000	; 0x1388
 800d234:	4293      	cmp	r3, r2
 800d236:	d901      	bls.n	800d23c <HAL_RCC_OscConfig+0x5b8>
        {
          return HAL_TIMEOUT;
 800d238:	2303      	movs	r3, #3
 800d23a:	e14c      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800d23c:	4b6a      	ldr	r3, [pc, #424]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d23e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d240:	f003 0302 	and.w	r3, r3, #2
 800d244:	2b00      	cmp	r3, #0
 800d246:	d0ee      	beq.n	800d226 <HAL_RCC_OscConfig+0x5a2>
 800d248:	e014      	b.n	800d274 <HAL_RCC_OscConfig+0x5f0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d24a:	f7f9 fb81 	bl	8006950 <HAL_GetTick>
 800d24e:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800d250:	e00a      	b.n	800d268 <HAL_RCC_OscConfig+0x5e4>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d252:	f7f9 fb7d 	bl	8006950 <HAL_GetTick>
 800d256:	4602      	mov	r2, r0
 800d258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d25a:	1ad3      	subs	r3, r2, r3
 800d25c:	f241 3288 	movw	r2, #5000	; 0x1388
 800d260:	4293      	cmp	r3, r2
 800d262:	d901      	bls.n	800d268 <HAL_RCC_OscConfig+0x5e4>
        {
          return HAL_TIMEOUT;
 800d264:	2303      	movs	r3, #3
 800d266:	e136      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800d268:	4b5f      	ldr	r3, [pc, #380]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d26a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800d26c:	f003 0302 	and.w	r3, r3, #2
 800d270:	2b00      	cmp	r3, #0
 800d272:	d1ee      	bne.n	800d252 <HAL_RCC_OscConfig+0x5ce>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d278:	2b00      	cmp	r3, #0
 800d27a:	f000 812b 	beq.w	800d4d4 <HAL_RCC_OscConfig+0x850>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800d27e:	4b5a      	ldr	r3, [pc, #360]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d280:	691b      	ldr	r3, [r3, #16]
 800d282:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d286:	2b18      	cmp	r3, #24
 800d288:	f000 80bb 	beq.w	800d402 <HAL_RCC_OscConfig+0x77e>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d290:	2b02      	cmp	r3, #2
 800d292:	f040 8095 	bne.w	800d3c0 <HAL_RCC_OscConfig+0x73c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d296:	4b54      	ldr	r3, [pc, #336]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d298:	681b      	ldr	r3, [r3, #0]
 800d29a:	4a53      	ldr	r2, [pc, #332]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d29c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d2a0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d2a2:	f7f9 fb55 	bl	8006950 <HAL_GetTick>
 800d2a6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d2a8:	e008      	b.n	800d2bc <HAL_RCC_OscConfig+0x638>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d2aa:	f7f9 fb51 	bl	8006950 <HAL_GetTick>
 800d2ae:	4602      	mov	r2, r0
 800d2b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d2b2:	1ad3      	subs	r3, r2, r3
 800d2b4:	2b02      	cmp	r3, #2
 800d2b6:	d901      	bls.n	800d2bc <HAL_RCC_OscConfig+0x638>
          {
            return HAL_TIMEOUT;
 800d2b8:	2303      	movs	r3, #3
 800d2ba:	e10c      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d2bc:	4b4a      	ldr	r3, [pc, #296]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d1f0      	bne.n	800d2aa <HAL_RCC_OscConfig+0x626>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d2c8:	4b47      	ldr	r3, [pc, #284]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d2ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d2cc:	4b47      	ldr	r3, [pc, #284]	; (800d3ec <HAL_RCC_OscConfig+0x768>)
 800d2ce:	4013      	ands	r3, r2
 800d2d0:	687a      	ldr	r2, [r7, #4]
 800d2d2:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800d2d4:	687a      	ldr	r2, [r7, #4]
 800d2d6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800d2d8:	0112      	lsls	r2, r2, #4
 800d2da:	430a      	orrs	r2, r1
 800d2dc:	4942      	ldr	r1, [pc, #264]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d2de:	4313      	orrs	r3, r2
 800d2e0:	628b      	str	r3, [r1, #40]	; 0x28
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d2e6:	3b01      	subs	r3, #1
 800d2e8:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d2f0:	3b01      	subs	r3, #1
 800d2f2:	025b      	lsls	r3, r3, #9
 800d2f4:	b29b      	uxth	r3, r3
 800d2f6:	431a      	orrs	r2, r3
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d2fc:	3b01      	subs	r3, #1
 800d2fe:	041b      	lsls	r3, r3, #16
 800d300:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800d304:	431a      	orrs	r2, r3
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d30a:	3b01      	subs	r3, #1
 800d30c:	061b      	lsls	r3, r3, #24
 800d30e:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800d312:	4935      	ldr	r1, [pc, #212]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d314:	4313      	orrs	r3, r2
 800d316:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800d318:	4b33      	ldr	r3, [pc, #204]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d31a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d31c:	4a32      	ldr	r2, [pc, #200]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d31e:	f023 0301 	bic.w	r3, r3, #1
 800d322:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800d324:	4b30      	ldr	r3, [pc, #192]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d326:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d328:	4b31      	ldr	r3, [pc, #196]	; (800d3f0 <HAL_RCC_OscConfig+0x76c>)
 800d32a:	4013      	ands	r3, r2
 800d32c:	687a      	ldr	r2, [r7, #4]
 800d32e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800d330:	00d2      	lsls	r2, r2, #3
 800d332:	492d      	ldr	r1, [pc, #180]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d334:	4313      	orrs	r3, r2
 800d336:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800d338:	4b2b      	ldr	r3, [pc, #172]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d33a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d33c:	f023 020c 	bic.w	r2, r3, #12
 800d340:	687b      	ldr	r3, [r7, #4]
 800d342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d344:	4928      	ldr	r1, [pc, #160]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d346:	4313      	orrs	r3, r2
 800d348:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800d34a:	4b27      	ldr	r3, [pc, #156]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d34c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d34e:	f023 0202 	bic.w	r2, r3, #2
 800d352:	687b      	ldr	r3, [r7, #4]
 800d354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d356:	4924      	ldr	r1, [pc, #144]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d358:	4313      	orrs	r3, r2
 800d35a:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800d35c:	4b22      	ldr	r3, [pc, #136]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d35e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d360:	4a21      	ldr	r2, [pc, #132]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d362:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d366:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800d368:	4b1f      	ldr	r3, [pc, #124]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d36a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d36c:	4a1e      	ldr	r2, [pc, #120]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d36e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800d372:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 800d374:	4b1c      	ldr	r3, [pc, #112]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d378:	4a1b      	ldr	r2, [pc, #108]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d37a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800d37e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 800d380:	4b19      	ldr	r3, [pc, #100]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d384:	4a18      	ldr	r2, [pc, #96]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d386:	f043 0301 	orr.w	r3, r3, #1
 800d38a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d38c:	4b16      	ldr	r3, [pc, #88]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d38e:	681b      	ldr	r3, [r3, #0]
 800d390:	4a15      	ldr	r2, [pc, #84]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d392:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800d396:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d398:	f7f9 fada 	bl	8006950 <HAL_GetTick>
 800d39c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d39e:	e008      	b.n	800d3b2 <HAL_RCC_OscConfig+0x72e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d3a0:	f7f9 fad6 	bl	8006950 <HAL_GetTick>
 800d3a4:	4602      	mov	r2, r0
 800d3a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3a8:	1ad3      	subs	r3, r2, r3
 800d3aa:	2b02      	cmp	r3, #2
 800d3ac:	d901      	bls.n	800d3b2 <HAL_RCC_OscConfig+0x72e>
          {
            return HAL_TIMEOUT;
 800d3ae:	2303      	movs	r3, #3
 800d3b0:	e091      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d3b2:	4b0d      	ldr	r3, [pc, #52]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d3b4:	681b      	ldr	r3, [r3, #0]
 800d3b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d3ba:	2b00      	cmp	r3, #0
 800d3bc:	d0f0      	beq.n	800d3a0 <HAL_RCC_OscConfig+0x71c>
 800d3be:	e089      	b.n	800d4d4 <HAL_RCC_OscConfig+0x850>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d3c0:	4b09      	ldr	r3, [pc, #36]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	4a08      	ldr	r2, [pc, #32]	; (800d3e8 <HAL_RCC_OscConfig+0x764>)
 800d3c6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d3ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d3cc:	f7f9 fac0 	bl	8006950 <HAL_GetTick>
 800d3d0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d3d2:	e00f      	b.n	800d3f4 <HAL_RCC_OscConfig+0x770>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d3d4:	f7f9 fabc 	bl	8006950 <HAL_GetTick>
 800d3d8:	4602      	mov	r2, r0
 800d3da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d3dc:	1ad3      	subs	r3, r2, r3
 800d3de:	2b02      	cmp	r3, #2
 800d3e0:	d908      	bls.n	800d3f4 <HAL_RCC_OscConfig+0x770>
          {
            return HAL_TIMEOUT;
 800d3e2:	2303      	movs	r3, #3
 800d3e4:	e077      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
 800d3e6:	bf00      	nop
 800d3e8:	58024400 	.word	0x58024400
 800d3ec:	fffffc0c 	.word	0xfffffc0c
 800d3f0:	ffff0007 	.word	0xffff0007
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800d3f4:	4b3a      	ldr	r3, [pc, #232]	; (800d4e0 <HAL_RCC_OscConfig+0x85c>)
 800d3f6:	681b      	ldr	r3, [r3, #0]
 800d3f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d3fc:	2b00      	cmp	r3, #0
 800d3fe:	d1e9      	bne.n	800d3d4 <HAL_RCC_OscConfig+0x750>
 800d400:	e068      	b.n	800d4d4 <HAL_RCC_OscConfig+0x850>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 800d402:	4b37      	ldr	r3, [pc, #220]	; (800d4e0 <HAL_RCC_OscConfig+0x85c>)
 800d404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d406:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800d408:	4b35      	ldr	r3, [pc, #212]	; (800d4e0 <HAL_RCC_OscConfig+0x85c>)
 800d40a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d40c:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d412:	2b01      	cmp	r3, #1
 800d414:	d031      	beq.n	800d47a <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d416:	693b      	ldr	r3, [r7, #16]
 800d418:	f003 0203 	and.w	r2, r3, #3
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d420:	429a      	cmp	r2, r3
 800d422:	d12a      	bne.n	800d47a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800d424:	693b      	ldr	r3, [r7, #16]
 800d426:	091b      	lsrs	r3, r3, #4
 800d428:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d430:	429a      	cmp	r2, r3
 800d432:	d122      	bne.n	800d47a <HAL_RCC_OscConfig+0x7f6>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d43e:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800d440:	429a      	cmp	r2, r3
 800d442:	d11a      	bne.n	800d47a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	0a5b      	lsrs	r3, r3, #9
 800d448:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d450:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800d452:	429a      	cmp	r2, r3
 800d454:	d111      	bne.n	800d47a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	0c1b      	lsrs	r3, r3, #16
 800d45a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d45e:	687b      	ldr	r3, [r7, #4]
 800d460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d462:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800d464:	429a      	cmp	r2, r3
 800d466:	d108      	bne.n	800d47a <HAL_RCC_OscConfig+0x7f6>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800d468:	68fb      	ldr	r3, [r7, #12]
 800d46a:	0e1b      	lsrs	r3, r3, #24
 800d46c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800d474:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800d476:	429a      	cmp	r2, r3
 800d478:	d001      	beq.n	800d47e <HAL_RCC_OscConfig+0x7fa>
      {
        return HAL_ERROR;
 800d47a:	2301      	movs	r3, #1
 800d47c:	e02b      	b.n	800d4d6 <HAL_RCC_OscConfig+0x852>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 800d47e:	4b18      	ldr	r3, [pc, #96]	; (800d4e0 <HAL_RCC_OscConfig+0x85c>)
 800d480:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d482:	08db      	lsrs	r3, r3, #3
 800d484:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800d488:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 800d48a:	687b      	ldr	r3, [r7, #4]
 800d48c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800d48e:	693a      	ldr	r2, [r7, #16]
 800d490:	429a      	cmp	r2, r3
 800d492:	d01f      	beq.n	800d4d4 <HAL_RCC_OscConfig+0x850>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800d494:	4b12      	ldr	r3, [pc, #72]	; (800d4e0 <HAL_RCC_OscConfig+0x85c>)
 800d496:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d498:	4a11      	ldr	r2, [pc, #68]	; (800d4e0 <HAL_RCC_OscConfig+0x85c>)
 800d49a:	f023 0301 	bic.w	r3, r3, #1
 800d49e:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800d4a0:	f7f9 fa56 	bl	8006950 <HAL_GetTick>
 800d4a4:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800d4a6:	bf00      	nop
 800d4a8:	f7f9 fa52 	bl	8006950 <HAL_GetTick>
 800d4ac:	4602      	mov	r2, r0
 800d4ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4b0:	4293      	cmp	r3, r2
 800d4b2:	d0f9      	beq.n	800d4a8 <HAL_RCC_OscConfig+0x824>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800d4b4:	4b0a      	ldr	r3, [pc, #40]	; (800d4e0 <HAL_RCC_OscConfig+0x85c>)
 800d4b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d4b8:	4b0a      	ldr	r3, [pc, #40]	; (800d4e4 <HAL_RCC_OscConfig+0x860>)
 800d4ba:	4013      	ands	r3, r2
 800d4bc:	687a      	ldr	r2, [r7, #4]
 800d4be:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800d4c0:	00d2      	lsls	r2, r2, #3
 800d4c2:	4907      	ldr	r1, [pc, #28]	; (800d4e0 <HAL_RCC_OscConfig+0x85c>)
 800d4c4:	4313      	orrs	r3, r2
 800d4c6:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800d4c8:	4b05      	ldr	r3, [pc, #20]	; (800d4e0 <HAL_RCC_OscConfig+0x85c>)
 800d4ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d4cc:	4a04      	ldr	r2, [pc, #16]	; (800d4e0 <HAL_RCC_OscConfig+0x85c>)
 800d4ce:	f043 0301 	orr.w	r3, r3, #1
 800d4d2:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800d4d4:	2300      	movs	r3, #0
}
 800d4d6:	4618      	mov	r0, r3
 800d4d8:	3730      	adds	r7, #48	; 0x30
 800d4da:	46bd      	mov	sp, r7
 800d4dc:	bd80      	pop	{r7, pc}
 800d4de:	bf00      	nop
 800d4e0:	58024400 	.word	0x58024400
 800d4e4:	ffff0007 	.word	0xffff0007

0800d4e8 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d4e8:	b580      	push	{r7, lr}
 800d4ea:	b086      	sub	sp, #24
 800d4ec:	af00      	add	r7, sp, #0
 800d4ee:	6078      	str	r0, [r7, #4]
 800d4f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d101      	bne.n	800d4fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d4f8:	2301      	movs	r3, #1
 800d4fa:	e19c      	b.n	800d836 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d4fc:	4b8a      	ldr	r3, [pc, #552]	; (800d728 <HAL_RCC_ClockConfig+0x240>)
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	f003 030f 	and.w	r3, r3, #15
 800d504:	683a      	ldr	r2, [r7, #0]
 800d506:	429a      	cmp	r2, r3
 800d508:	d910      	bls.n	800d52c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d50a:	4b87      	ldr	r3, [pc, #540]	; (800d728 <HAL_RCC_ClockConfig+0x240>)
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	f023 020f 	bic.w	r2, r3, #15
 800d512:	4985      	ldr	r1, [pc, #532]	; (800d728 <HAL_RCC_ClockConfig+0x240>)
 800d514:	683b      	ldr	r3, [r7, #0]
 800d516:	4313      	orrs	r3, r2
 800d518:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d51a:	4b83      	ldr	r3, [pc, #524]	; (800d728 <HAL_RCC_ClockConfig+0x240>)
 800d51c:	681b      	ldr	r3, [r3, #0]
 800d51e:	f003 030f 	and.w	r3, r3, #15
 800d522:	683a      	ldr	r2, [r7, #0]
 800d524:	429a      	cmp	r2, r3
 800d526:	d001      	beq.n	800d52c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800d528:	2301      	movs	r3, #1
 800d52a:	e184      	b.n	800d836 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	f003 0304 	and.w	r3, r3, #4
 800d534:	2b00      	cmp	r3, #0
 800d536:	d010      	beq.n	800d55a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 800d538:	687b      	ldr	r3, [r7, #4]
 800d53a:	691a      	ldr	r2, [r3, #16]
 800d53c:	4b7b      	ldr	r3, [pc, #492]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d53e:	699b      	ldr	r3, [r3, #24]
 800d540:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800d544:	429a      	cmp	r2, r3
 800d546:	d908      	bls.n	800d55a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800d548:	4b78      	ldr	r3, [pc, #480]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d54a:	699b      	ldr	r3, [r3, #24]
 800d54c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	691b      	ldr	r3, [r3, #16]
 800d554:	4975      	ldr	r1, [pc, #468]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d556:	4313      	orrs	r3, r2
 800d558:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	f003 0308 	and.w	r3, r3, #8
 800d562:	2b00      	cmp	r3, #0
 800d564:	d010      	beq.n	800d588 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	695a      	ldr	r2, [r3, #20]
 800d56a:	4b70      	ldr	r3, [pc, #448]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d56c:	69db      	ldr	r3, [r3, #28]
 800d56e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800d572:	429a      	cmp	r2, r3
 800d574:	d908      	bls.n	800d588 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800d576:	4b6d      	ldr	r3, [pc, #436]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d578:	69db      	ldr	r3, [r3, #28]
 800d57a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	695b      	ldr	r3, [r3, #20]
 800d582:	496a      	ldr	r1, [pc, #424]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d584:	4313      	orrs	r3, r2
 800d586:	61cb      	str	r3, [r1, #28]
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d588:	687b      	ldr	r3, [r7, #4]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	f003 0310 	and.w	r3, r3, #16
 800d590:	2b00      	cmp	r3, #0
 800d592:	d010      	beq.n	800d5b6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	699a      	ldr	r2, [r3, #24]
 800d598:	4b64      	ldr	r3, [pc, #400]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d59a:	69db      	ldr	r3, [r3, #28]
 800d59c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d5a0:	429a      	cmp	r2, r3
 800d5a2:	d908      	bls.n	800d5b6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800d5a4:	4b61      	ldr	r3, [pc, #388]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d5a6:	69db      	ldr	r3, [r3, #28]
 800d5a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	699b      	ldr	r3, [r3, #24]
 800d5b0:	495e      	ldr	r1, [pc, #376]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d5b2:	4313      	orrs	r3, r2
 800d5b4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	f003 0320 	and.w	r3, r3, #32
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d010      	beq.n	800d5e4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	69da      	ldr	r2, [r3, #28]
 800d5c6:	4b59      	ldr	r3, [pc, #356]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d5c8:	6a1b      	ldr	r3, [r3, #32]
 800d5ca:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800d5ce:	429a      	cmp	r2, r3
 800d5d0:	d908      	bls.n	800d5e4 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800d5d2:	4b56      	ldr	r3, [pc, #344]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d5d4:	6a1b      	ldr	r3, [r3, #32]
 800d5d6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	69db      	ldr	r3, [r3, #28]
 800d5de:	4953      	ldr	r1, [pc, #332]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d5e0:	4313      	orrs	r3, r2
 800d5e2:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	681b      	ldr	r3, [r3, #0]
 800d5e8:	f003 0302 	and.w	r3, r3, #2
 800d5ec:	2b00      	cmp	r3, #0
 800d5ee:	d010      	beq.n	800d612 <HAL_RCC_ClockConfig+0x12a>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 800d5f0:	687b      	ldr	r3, [r7, #4]
 800d5f2:	68da      	ldr	r2, [r3, #12]
 800d5f4:	4b4d      	ldr	r3, [pc, #308]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d5f6:	699b      	ldr	r3, [r3, #24]
 800d5f8:	f003 030f 	and.w	r3, r3, #15
 800d5fc:	429a      	cmp	r2, r3
 800d5fe:	d908      	bls.n	800d612 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d600:	4b4a      	ldr	r3, [pc, #296]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d602:	699b      	ldr	r3, [r3, #24]
 800d604:	f023 020f 	bic.w	r2, r3, #15
 800d608:	687b      	ldr	r3, [r7, #4]
 800d60a:	68db      	ldr	r3, [r3, #12]
 800d60c:	4947      	ldr	r1, [pc, #284]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d60e:	4313      	orrs	r3, r2
 800d610:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	f003 0301 	and.w	r3, r3, #1
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d055      	beq.n	800d6ca <HAL_RCC_ClockConfig+0x1e2>
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800d61e:	4b43      	ldr	r3, [pc, #268]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d620:	699b      	ldr	r3, [r3, #24]
 800d622:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	689b      	ldr	r3, [r3, #8]
 800d62a:	4940      	ldr	r1, [pc, #256]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d62c:	4313      	orrs	r3, r2
 800d62e:	618b      	str	r3, [r1, #24]
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	685b      	ldr	r3, [r3, #4]
 800d634:	2b02      	cmp	r3, #2
 800d636:	d107      	bne.n	800d648 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800d638:	4b3c      	ldr	r3, [pc, #240]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d640:	2b00      	cmp	r3, #0
 800d642:	d121      	bne.n	800d688 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d644:	2301      	movs	r3, #1
 800d646:	e0f6      	b.n	800d836 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d648:	687b      	ldr	r3, [r7, #4]
 800d64a:	685b      	ldr	r3, [r3, #4]
 800d64c:	2b03      	cmp	r3, #3
 800d64e:	d107      	bne.n	800d660 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800d650:	4b36      	ldr	r3, [pc, #216]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800d658:	2b00      	cmp	r3, #0
 800d65a:	d115      	bne.n	800d688 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d65c:	2301      	movs	r3, #1
 800d65e:	e0ea      	b.n	800d836 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	685b      	ldr	r3, [r3, #4]
 800d664:	2b01      	cmp	r3, #1
 800d666:	d107      	bne.n	800d678 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800d668:	4b30      	ldr	r3, [pc, #192]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d66a:	681b      	ldr	r3, [r3, #0]
 800d66c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d670:	2b00      	cmp	r3, #0
 800d672:	d109      	bne.n	800d688 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d674:	2301      	movs	r3, #1
 800d676:	e0de      	b.n	800d836 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800d678:	4b2c      	ldr	r3, [pc, #176]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d67a:	681b      	ldr	r3, [r3, #0]
 800d67c:	f003 0304 	and.w	r3, r3, #4
 800d680:	2b00      	cmp	r3, #0
 800d682:	d101      	bne.n	800d688 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800d684:	2301      	movs	r3, #1
 800d686:	e0d6      	b.n	800d836 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800d688:	4b28      	ldr	r3, [pc, #160]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d68a:	691b      	ldr	r3, [r3, #16]
 800d68c:	f023 0207 	bic.w	r2, r3, #7
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	685b      	ldr	r3, [r3, #4]
 800d694:	4925      	ldr	r1, [pc, #148]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d696:	4313      	orrs	r3, r2
 800d698:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d69a:	f7f9 f959 	bl	8006950 <HAL_GetTick>
 800d69e:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d6a0:	e00a      	b.n	800d6b8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d6a2:	f7f9 f955 	bl	8006950 <HAL_GetTick>
 800d6a6:	4602      	mov	r2, r0
 800d6a8:	697b      	ldr	r3, [r7, #20]
 800d6aa:	1ad3      	subs	r3, r2, r3
 800d6ac:	f241 3288 	movw	r2, #5000	; 0x1388
 800d6b0:	4293      	cmp	r3, r2
 800d6b2:	d901      	bls.n	800d6b8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800d6b4:	2303      	movs	r3, #3
 800d6b6:	e0be      	b.n	800d836 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d6b8:	4b1c      	ldr	r3, [pc, #112]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d6ba:	691b      	ldr	r3, [r3, #16]
 800d6bc:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	685b      	ldr	r3, [r3, #4]
 800d6c4:	00db      	lsls	r3, r3, #3
 800d6c6:	429a      	cmp	r2, r3
 800d6c8:	d1eb      	bne.n	800d6a2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	f003 0302 	and.w	r3, r3, #2
 800d6d2:	2b00      	cmp	r3, #0
 800d6d4:	d010      	beq.n	800d6f8 <HAL_RCC_ClockConfig+0x210>
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_HPRE))
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	68da      	ldr	r2, [r3, #12]
 800d6da:	4b14      	ldr	r3, [pc, #80]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d6dc:	699b      	ldr	r3, [r3, #24]
 800d6de:	f003 030f 	and.w	r3, r3, #15
 800d6e2:	429a      	cmp	r2, r3
 800d6e4:	d208      	bcs.n	800d6f8 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d6e6:	4b11      	ldr	r3, [pc, #68]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d6e8:	699b      	ldr	r3, [r3, #24]
 800d6ea:	f023 020f 	bic.w	r2, r3, #15
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	68db      	ldr	r3, [r3, #12]
 800d6f2:	490e      	ldr	r1, [pc, #56]	; (800d72c <HAL_RCC_ClockConfig+0x244>)
 800d6f4:	4313      	orrs	r3, r2
 800d6f6:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d6f8:	4b0b      	ldr	r3, [pc, #44]	; (800d728 <HAL_RCC_ClockConfig+0x240>)
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	f003 030f 	and.w	r3, r3, #15
 800d700:	683a      	ldr	r2, [r7, #0]
 800d702:	429a      	cmp	r2, r3
 800d704:	d214      	bcs.n	800d730 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d706:	4b08      	ldr	r3, [pc, #32]	; (800d728 <HAL_RCC_ClockConfig+0x240>)
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	f023 020f 	bic.w	r2, r3, #15
 800d70e:	4906      	ldr	r1, [pc, #24]	; (800d728 <HAL_RCC_ClockConfig+0x240>)
 800d710:	683b      	ldr	r3, [r7, #0]
 800d712:	4313      	orrs	r3, r2
 800d714:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d716:	4b04      	ldr	r3, [pc, #16]	; (800d728 <HAL_RCC_ClockConfig+0x240>)
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	f003 030f 	and.w	r3, r3, #15
 800d71e:	683a      	ldr	r2, [r7, #0]
 800d720:	429a      	cmp	r2, r3
 800d722:	d005      	beq.n	800d730 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800d724:	2301      	movs	r3, #1
 800d726:	e086      	b.n	800d836 <HAL_RCC_ClockConfig+0x34e>
 800d728:	52002000 	.word	0x52002000
 800d72c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	f003 0304 	and.w	r3, r3, #4
 800d738:	2b00      	cmp	r3, #0
 800d73a:	d010      	beq.n	800d75e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
    }
#else
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->CDCFGR1 & RCC_CDCFGR1_CDPPRE))
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	691a      	ldr	r2, [r3, #16]
 800d740:	4b3f      	ldr	r3, [pc, #252]	; (800d840 <HAL_RCC_ClockConfig+0x358>)
 800d742:	699b      	ldr	r3, [r3, #24]
 800d744:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800d748:	429a      	cmp	r2, r3
 800d74a:	d208      	bcs.n	800d75e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_CDPCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDPPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800d74c:	4b3c      	ldr	r3, [pc, #240]	; (800d840 <HAL_RCC_ClockConfig+0x358>)
 800d74e:	699b      	ldr	r3, [r3, #24]
 800d750:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	691b      	ldr	r3, [r3, #16]
 800d758:	4939      	ldr	r1, [pc, #228]	; (800d840 <HAL_RCC_ClockConfig+0x358>)
 800d75a:	4313      	orrs	r3, r2
 800d75c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	f003 0308 	and.w	r3, r3, #8
 800d766:	2b00      	cmp	r3, #0
 800d768:	d010      	beq.n	800d78c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1))
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	695a      	ldr	r2, [r3, #20]
 800d76e:	4b34      	ldr	r3, [pc, #208]	; (800d840 <HAL_RCC_ClockConfig+0x358>)
 800d770:	69db      	ldr	r3, [r3, #28]
 800d772:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800d776:	429a      	cmp	r2, r3
 800d778:	d208      	bcs.n	800d78c <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800d77a:	4b31      	ldr	r3, [pc, #196]	; (800d840 <HAL_RCC_ClockConfig+0x358>)
 800d77c:	69db      	ldr	r3, [r3, #28]
 800d77e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	695b      	ldr	r3, [r3, #20]
 800d786:	492e      	ldr	r1, [pc, #184]	; (800d840 <HAL_RCC_ClockConfig+0x358>)
 800d788:	4313      	orrs	r3, r2
 800d78a:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	681b      	ldr	r3, [r3, #0]
 800d790:	f003 0310 	and.w	r3, r3, #16
 800d794:	2b00      	cmp	r3, #0
 800d796:	d010      	beq.n	800d7ba <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2))
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	699a      	ldr	r2, [r3, #24]
 800d79c:	4b28      	ldr	r3, [pc, #160]	; (800d840 <HAL_RCC_ClockConfig+0x358>)
 800d79e:	69db      	ldr	r3, [r3, #28]
 800d7a0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800d7a4:	429a      	cmp	r2, r3
 800d7a6:	d208      	bcs.n	800d7ba <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 800d7a8:	4b25      	ldr	r3, [pc, #148]	; (800d840 <HAL_RCC_ClockConfig+0x358>)
 800d7aa:	69db      	ldr	r3, [r3, #28]
 800d7ac:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	699b      	ldr	r3, [r3, #24]
 800d7b4:	4922      	ldr	r1, [pc, #136]	; (800d840 <HAL_RCC_ClockConfig+0x358>)
 800d7b6:	4313      	orrs	r3, r2
 800d7b8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	681b      	ldr	r3, [r3, #0]
 800d7be:	f003 0320 	and.w	r3, r3, #32
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d010      	beq.n	800d7e8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
    }
#else
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE))
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	69da      	ldr	r2, [r3, #28]
 800d7ca:	4b1d      	ldr	r3, [pc, #116]	; (800d840 <HAL_RCC_ClockConfig+0x358>)
 800d7cc:	6a1b      	ldr	r3, [r3, #32]
 800d7ce:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800d7d2:	429a      	cmp	r2, r3
 800d7d4:	d208      	bcs.n	800d7e8 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_SRDPCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->SRDCFGR, RCC_SRDCFGR_SRDPPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800d7d6:	4b1a      	ldr	r3, [pc, #104]	; (800d840 <HAL_RCC_ClockConfig+0x358>)
 800d7d8:	6a1b      	ldr	r3, [r3, #32]
 800d7da:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	69db      	ldr	r3, [r3, #28]
 800d7e2:	4917      	ldr	r1, [pc, #92]	; (800d840 <HAL_RCC_ClockConfig+0x358>)
 800d7e4:	4313      	orrs	r3, r2
 800d7e6:	620b      	str	r3, [r1, #32]

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
 800d7e8:	f000 f89e 	bl	800d928 <HAL_RCC_GetSysClockFreq>
 800d7ec:	4602      	mov	r2, r0
 800d7ee:	4b14      	ldr	r3, [pc, #80]	; (800d840 <HAL_RCC_ClockConfig+0x358>)
 800d7f0:	699b      	ldr	r3, [r3, #24]
 800d7f2:	0a1b      	lsrs	r3, r3, #8
 800d7f4:	f003 030f 	and.w	r3, r3, #15
 800d7f8:	4912      	ldr	r1, [pc, #72]	; (800d844 <HAL_RCC_ClockConfig+0x35c>)
 800d7fa:	5ccb      	ldrb	r3, [r1, r3]
 800d7fc:	f003 031f 	and.w	r3, r3, #31
 800d800:	fa22 f303 	lsr.w	r3, r2, r3
 800d804:	613b      	str	r3, [r7, #16]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800d806:	4b0e      	ldr	r3, [pc, #56]	; (800d840 <HAL_RCC_ClockConfig+0x358>)
 800d808:	699b      	ldr	r3, [r3, #24]
 800d80a:	f003 030f 	and.w	r3, r3, #15
 800d80e:	4a0d      	ldr	r2, [pc, #52]	; (800d844 <HAL_RCC_ClockConfig+0x35c>)
 800d810:	5cd3      	ldrb	r3, [r2, r3]
 800d812:	f003 031f 	and.w	r3, r3, #31
 800d816:	693a      	ldr	r2, [r7, #16]
 800d818:	fa22 f303 	lsr.w	r3, r2, r3
 800d81c:	4a0a      	ldr	r2, [pc, #40]	; (800d848 <HAL_RCC_ClockConfig+0x360>)
 800d81e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800d820:	4a0a      	ldr	r2, [pc, #40]	; (800d84c <HAL_RCC_ClockConfig+0x364>)
 800d822:	693b      	ldr	r3, [r7, #16]
 800d824:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800d826:	4b0a      	ldr	r3, [pc, #40]	; (800d850 <HAL_RCC_ClockConfig+0x368>)
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	4618      	mov	r0, r3
 800d82c:	f7f9 f846 	bl	80068bc <HAL_InitTick>
 800d830:	4603      	mov	r3, r0
 800d832:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 800d834:	7bfb      	ldrb	r3, [r7, #15]
}
 800d836:	4618      	mov	r0, r3
 800d838:	3718      	adds	r7, #24
 800d83a:	46bd      	mov	sp, r7
 800d83c:	bd80      	pop	{r7, pc}
 800d83e:	bf00      	nop
 800d840:	58024400 	.word	0x58024400
 800d844:	0801f4e8 	.word	0x0801f4e8
 800d848:	24000048 	.word	0x24000048
 800d84c:	24000044 	.word	0x24000044
 800d850:	2400004c 	.word	0x2400004c

0800d854 <HAL_RCC_MCOConfig>:
  *          This parameter can be one of the following values:
  *            @arg RCC_MCODIV_1 up to RCC_MCODIV_15  : divider applied to MCOx clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 800d854:	b580      	push	{r7, lr}
 800d856:	b08c      	sub	sp, #48	; 0x30
 800d858:	af00      	add	r7, sp, #0
 800d85a:	60f8      	str	r0, [r7, #12]
 800d85c:	60b9      	str	r1, [r7, #8]
 800d85e:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* Check the parameters */
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  /* RCC_MCO1 */
  if (RCC_MCOx == RCC_MCO1)
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	2b00      	cmp	r3, #0
 800d864:	d12a      	bne.n	800d8bc <HAL_RCC_MCOConfig+0x68>
  {
    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 800d866:	4b2d      	ldr	r3, [pc, #180]	; (800d91c <HAL_RCC_MCOConfig+0xc8>)
 800d868:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800d86c:	4a2b      	ldr	r2, [pc, #172]	; (800d91c <HAL_RCC_MCOConfig+0xc8>)
 800d86e:	f043 0301 	orr.w	r3, r3, #1
 800d872:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800d876:	4b29      	ldr	r3, [pc, #164]	; (800d91c <HAL_RCC_MCOConfig+0xc8>)
 800d878:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800d87c:	f003 0301 	and.w	r3, r3, #1
 800d880:	61bb      	str	r3, [r7, #24]
 800d882:	69bb      	ldr	r3, [r7, #24]

    /* Configure the MCO1 pin in alternate function mode */
    GPIO_InitStruct.Pin = MCO1_PIN;
 800d884:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d888:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d88a:	2302      	movs	r3, #2
 800d88c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d88e:	2303      	movs	r3, #3
 800d890:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d892:	2300      	movs	r3, #0
 800d894:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800d896:	2300      	movs	r3, #0
 800d898:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
 800d89a:	f107 031c 	add.w	r3, r7, #28
 800d89e:	4619      	mov	r1, r3
 800d8a0:	481f      	ldr	r0, [pc, #124]	; (800d920 <HAL_RCC_MCOConfig+0xcc>)
 800d8a2:	f7fd fcc1 	bl	800b228 <HAL_GPIO_Init>

    /* Mask MCO1 and MCO1PRE[3:0] bits then Select MCO1 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
 800d8a6:	4b1d      	ldr	r3, [pc, #116]	; (800d91c <HAL_RCC_MCOConfig+0xc8>)
 800d8a8:	691b      	ldr	r3, [r3, #16]
 800d8aa:	f023 72fe 	bic.w	r2, r3, #33292288	; 0x1fc0000
 800d8ae:	68b9      	ldr	r1, [r7, #8]
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	430b      	orrs	r3, r1
 800d8b4:	4919      	ldr	r1, [pc, #100]	; (800d91c <HAL_RCC_MCOConfig+0xc8>)
 800d8b6:	4313      	orrs	r3, r2
 800d8b8:	610b      	str	r3, [r1, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);

    /* Mask MCO2 and MCO2PRE[3:0] bits then Select MCO2 clock source and pre-scaler */
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
  }
}
 800d8ba:	e02a      	b.n	800d912 <HAL_RCC_MCOConfig+0xbe>
    MCO2_CLK_ENABLE();
 800d8bc:	4b17      	ldr	r3, [pc, #92]	; (800d91c <HAL_RCC_MCOConfig+0xc8>)
 800d8be:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800d8c2:	4a16      	ldr	r2, [pc, #88]	; (800d91c <HAL_RCC_MCOConfig+0xc8>)
 800d8c4:	f043 0304 	orr.w	r3, r3, #4
 800d8c8:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
 800d8cc:	4b13      	ldr	r3, [pc, #76]	; (800d91c <HAL_RCC_MCOConfig+0xc8>)
 800d8ce:	f8d3 3140 	ldr.w	r3, [r3, #320]	; 0x140
 800d8d2:	f003 0304 	and.w	r3, r3, #4
 800d8d6:	617b      	str	r3, [r7, #20]
 800d8d8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = MCO2_PIN;
 800d8da:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d8de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d8e0:	2302      	movs	r3, #2
 800d8e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d8e4:	2303      	movs	r3, #3
 800d8e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d8e8:	2300      	movs	r3, #0
 800d8ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 800d8ec:	2300      	movs	r3, #0
 800d8ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
 800d8f0:	f107 031c 	add.w	r3, r7, #28
 800d8f4:	4619      	mov	r1, r3
 800d8f6:	480b      	ldr	r0, [pc, #44]	; (800d924 <HAL_RCC_MCOConfig+0xd0>)
 800d8f8:	f7fd fc96 	bl	800b228 <HAL_GPIO_Init>
    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 7U)));
 800d8fc:	4b07      	ldr	r3, [pc, #28]	; (800d91c <HAL_RCC_MCOConfig+0xc8>)
 800d8fe:	691b      	ldr	r3, [r3, #16]
 800d900:	f023 427e 	bic.w	r2, r3, #4261412864	; 0xfe000000
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	01d9      	lsls	r1, r3, #7
 800d908:	68bb      	ldr	r3, [r7, #8]
 800d90a:	430b      	orrs	r3, r1
 800d90c:	4903      	ldr	r1, [pc, #12]	; (800d91c <HAL_RCC_MCOConfig+0xc8>)
 800d90e:	4313      	orrs	r3, r2
 800d910:	610b      	str	r3, [r1, #16]
}
 800d912:	bf00      	nop
 800d914:	3730      	adds	r7, #48	; 0x30
 800d916:	46bd      	mov	sp, r7
 800d918:	bd80      	pop	{r7, pc}
 800d91a:	bf00      	nop
 800d91c:	58024400 	.word	0x58024400
 800d920:	58020000 	.word	0x58020000
 800d924:	58020800 	.word	0x58020800

0800d928 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d928:	b480      	push	{r7}
 800d92a:	b089      	sub	sp, #36	; 0x24
 800d92c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800d92e:	4bb3      	ldr	r3, [pc, #716]	; (800dbfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d930:	691b      	ldr	r3, [r3, #16]
 800d932:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800d936:	2b18      	cmp	r3, #24
 800d938:	f200 8155 	bhi.w	800dbe6 <HAL_RCC_GetSysClockFreq+0x2be>
 800d93c:	a201      	add	r2, pc, #4	; (adr r2, 800d944 <HAL_RCC_GetSysClockFreq+0x1c>)
 800d93e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d942:	bf00      	nop
 800d944:	0800d9a9 	.word	0x0800d9a9
 800d948:	0800dbe7 	.word	0x0800dbe7
 800d94c:	0800dbe7 	.word	0x0800dbe7
 800d950:	0800dbe7 	.word	0x0800dbe7
 800d954:	0800dbe7 	.word	0x0800dbe7
 800d958:	0800dbe7 	.word	0x0800dbe7
 800d95c:	0800dbe7 	.word	0x0800dbe7
 800d960:	0800dbe7 	.word	0x0800dbe7
 800d964:	0800d9cf 	.word	0x0800d9cf
 800d968:	0800dbe7 	.word	0x0800dbe7
 800d96c:	0800dbe7 	.word	0x0800dbe7
 800d970:	0800dbe7 	.word	0x0800dbe7
 800d974:	0800dbe7 	.word	0x0800dbe7
 800d978:	0800dbe7 	.word	0x0800dbe7
 800d97c:	0800dbe7 	.word	0x0800dbe7
 800d980:	0800dbe7 	.word	0x0800dbe7
 800d984:	0800d9d5 	.word	0x0800d9d5
 800d988:	0800dbe7 	.word	0x0800dbe7
 800d98c:	0800dbe7 	.word	0x0800dbe7
 800d990:	0800dbe7 	.word	0x0800dbe7
 800d994:	0800dbe7 	.word	0x0800dbe7
 800d998:	0800dbe7 	.word	0x0800dbe7
 800d99c:	0800dbe7 	.word	0x0800dbe7
 800d9a0:	0800dbe7 	.word	0x0800dbe7
 800d9a4:	0800d9db 	.word	0x0800d9db
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800d9a8:	4b94      	ldr	r3, [pc, #592]	; (800dbfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	f003 0320 	and.w	r3, r3, #32
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d009      	beq.n	800d9c8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800d9b4:	4b91      	ldr	r3, [pc, #580]	; (800dbfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	08db      	lsrs	r3, r3, #3
 800d9ba:	f003 0303 	and.w	r3, r3, #3
 800d9be:	4a90      	ldr	r2, [pc, #576]	; (800dc00 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800d9c0:	fa22 f303 	lsr.w	r3, r2, r3
 800d9c4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800d9c6:	e111      	b.n	800dbec <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800d9c8:	4b8d      	ldr	r3, [pc, #564]	; (800dc00 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800d9ca:	61bb      	str	r3, [r7, #24]
      break;
 800d9cc:	e10e      	b.n	800dbec <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800d9ce:	4b8d      	ldr	r3, [pc, #564]	; (800dc04 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800d9d0:	61bb      	str	r3, [r7, #24]
      break;
 800d9d2:	e10b      	b.n	800dbec <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800d9d4:	4b8c      	ldr	r3, [pc, #560]	; (800dc08 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800d9d6:	61bb      	str	r3, [r7, #24]
      break;
 800d9d8:	e108      	b.n	800dbec <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800d9da:	4b88      	ldr	r3, [pc, #544]	; (800dbfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d9dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d9de:	f003 0303 	and.w	r3, r3, #3
 800d9e2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800d9e4:	4b85      	ldr	r3, [pc, #532]	; (800dbfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d9e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d9e8:	091b      	lsrs	r3, r3, #4
 800d9ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d9ee:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800d9f0:	4b82      	ldr	r3, [pc, #520]	; (800dbfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d9f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d9f4:	f003 0301 	and.w	r3, r3, #1
 800d9f8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800d9fa:	4b80      	ldr	r3, [pc, #512]	; (800dbfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800d9fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d9fe:	08db      	lsrs	r3, r3, #3
 800da00:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800da04:	68fa      	ldr	r2, [r7, #12]
 800da06:	fb02 f303 	mul.w	r3, r2, r3
 800da0a:	ee07 3a90 	vmov	s15, r3
 800da0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da12:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800da16:	693b      	ldr	r3, [r7, #16]
 800da18:	2b00      	cmp	r3, #0
 800da1a:	f000 80e1 	beq.w	800dbe0 <HAL_RCC_GetSysClockFreq+0x2b8>
 800da1e:	697b      	ldr	r3, [r7, #20]
 800da20:	2b02      	cmp	r3, #2
 800da22:	f000 8083 	beq.w	800db2c <HAL_RCC_GetSysClockFreq+0x204>
 800da26:	697b      	ldr	r3, [r7, #20]
 800da28:	2b02      	cmp	r3, #2
 800da2a:	f200 80a1 	bhi.w	800db70 <HAL_RCC_GetSysClockFreq+0x248>
 800da2e:	697b      	ldr	r3, [r7, #20]
 800da30:	2b00      	cmp	r3, #0
 800da32:	d003      	beq.n	800da3c <HAL_RCC_GetSysClockFreq+0x114>
 800da34:	697b      	ldr	r3, [r7, #20]
 800da36:	2b01      	cmp	r3, #1
 800da38:	d056      	beq.n	800dae8 <HAL_RCC_GetSysClockFreq+0x1c0>
 800da3a:	e099      	b.n	800db70 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800da3c:	4b6f      	ldr	r3, [pc, #444]	; (800dbfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800da3e:	681b      	ldr	r3, [r3, #0]
 800da40:	f003 0320 	and.w	r3, r3, #32
 800da44:	2b00      	cmp	r3, #0
 800da46:	d02d      	beq.n	800daa4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800da48:	4b6c      	ldr	r3, [pc, #432]	; (800dbfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800da4a:	681b      	ldr	r3, [r3, #0]
 800da4c:	08db      	lsrs	r3, r3, #3
 800da4e:	f003 0303 	and.w	r3, r3, #3
 800da52:	4a6b      	ldr	r2, [pc, #428]	; (800dc00 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800da54:	fa22 f303 	lsr.w	r3, r2, r3
 800da58:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	ee07 3a90 	vmov	s15, r3
 800da60:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800da64:	693b      	ldr	r3, [r7, #16]
 800da66:	ee07 3a90 	vmov	s15, r3
 800da6a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800da6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800da72:	4b62      	ldr	r3, [pc, #392]	; (800dbfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800da74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800da76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800da7a:	ee07 3a90 	vmov	s15, r3
 800da7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800da82:	ed97 6a02 	vldr	s12, [r7, #8]
 800da86:	eddf 5a61 	vldr	s11, [pc, #388]	; 800dc0c <HAL_RCC_GetSysClockFreq+0x2e4>
 800da8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800da8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800da92:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800da96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800da9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800da9e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800daa2:	e087      	b.n	800dbb4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800daa4:	693b      	ldr	r3, [r7, #16]
 800daa6:	ee07 3a90 	vmov	s15, r3
 800daaa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800daae:	eddf 6a58 	vldr	s13, [pc, #352]	; 800dc10 <HAL_RCC_GetSysClockFreq+0x2e8>
 800dab2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dab6:	4b51      	ldr	r3, [pc, #324]	; (800dbfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800daba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dabe:	ee07 3a90 	vmov	s15, r3
 800dac2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800dac6:	ed97 6a02 	vldr	s12, [r7, #8]
 800daca:	eddf 5a50 	vldr	s11, [pc, #320]	; 800dc0c <HAL_RCC_GetSysClockFreq+0x2e4>
 800dace:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800dad2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dad6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dada:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dade:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dae2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800dae6:	e065      	b.n	800dbb4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800dae8:	693b      	ldr	r3, [r7, #16]
 800daea:	ee07 3a90 	vmov	s15, r3
 800daee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800daf2:	eddf 6a48 	vldr	s13, [pc, #288]	; 800dc14 <HAL_RCC_GetSysClockFreq+0x2ec>
 800daf6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800dafa:	4b40      	ldr	r3, [pc, #256]	; (800dbfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dafc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dafe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db02:	ee07 3a90 	vmov	s15, r3
 800db06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db0a:	ed97 6a02 	vldr	s12, [r7, #8]
 800db0e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 800dc0c <HAL_RCC_GetSysClockFreq+0x2e4>
 800db12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800db16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800db1a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800db1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db22:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db26:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800db2a:	e043      	b.n	800dbb4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800db2c:	693b      	ldr	r3, [r7, #16]
 800db2e:	ee07 3a90 	vmov	s15, r3
 800db32:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db36:	eddf 6a38 	vldr	s13, [pc, #224]	; 800dc18 <HAL_RCC_GetSysClockFreq+0x2f0>
 800db3a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800db3e:	4b2f      	ldr	r3, [pc, #188]	; (800dbfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800db40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db42:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db46:	ee07 3a90 	vmov	s15, r3
 800db4a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db4e:	ed97 6a02 	vldr	s12, [r7, #8]
 800db52:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800dc0c <HAL_RCC_GetSysClockFreq+0x2e4>
 800db56:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800db5a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800db5e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800db62:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800db66:	ee67 7a27 	vmul.f32	s15, s14, s15
 800db6a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800db6e:	e021      	b.n	800dbb4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800db70:	693b      	ldr	r3, [r7, #16]
 800db72:	ee07 3a90 	vmov	s15, r3
 800db76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800db7a:	eddf 6a26 	vldr	s13, [pc, #152]	; 800dc14 <HAL_RCC_GetSysClockFreq+0x2ec>
 800db7e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800db82:	4b1e      	ldr	r3, [pc, #120]	; (800dbfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800db84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800db8a:	ee07 3a90 	vmov	s15, r3
 800db8e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800db92:	ed97 6a02 	vldr	s12, [r7, #8]
 800db96:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800dc0c <HAL_RCC_GetSysClockFreq+0x2e4>
 800db9a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800db9e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800dba2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800dba6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dbaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800dbae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800dbb2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 800dbb4:	4b11      	ldr	r3, [pc, #68]	; (800dbfc <HAL_RCC_GetSysClockFreq+0x2d4>)
 800dbb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800dbb8:	0a5b      	lsrs	r3, r3, #9
 800dbba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dbbe:	3301      	adds	r3, #1
 800dbc0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 800dbc2:	683b      	ldr	r3, [r7, #0]
 800dbc4:	ee07 3a90 	vmov	s15, r3
 800dbc8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800dbcc:	edd7 6a07 	vldr	s13, [r7, #28]
 800dbd0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800dbd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800dbd8:	ee17 3a90 	vmov	r3, s15
 800dbdc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 800dbde:	e005      	b.n	800dbec <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 800dbe0:	2300      	movs	r3, #0
 800dbe2:	61bb      	str	r3, [r7, #24]
      break;
 800dbe4:	e002      	b.n	800dbec <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800dbe6:	4b07      	ldr	r3, [pc, #28]	; (800dc04 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800dbe8:	61bb      	str	r3, [r7, #24]
      break;
 800dbea:	bf00      	nop
  }

  return sysclockfreq;
 800dbec:	69bb      	ldr	r3, [r7, #24]
}
 800dbee:	4618      	mov	r0, r3
 800dbf0:	3724      	adds	r7, #36	; 0x24
 800dbf2:	46bd      	mov	sp, r7
 800dbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf8:	4770      	bx	lr
 800dbfa:	bf00      	nop
 800dbfc:	58024400 	.word	0x58024400
 800dc00:	03d09000 	.word	0x03d09000
 800dc04:	003d0900 	.word	0x003d0900
 800dc08:	016e3600 	.word	0x016e3600
 800dc0c:	46000000 	.word	0x46000000
 800dc10:	4c742400 	.word	0x4c742400
 800dc14:	4a742400 	.word	0x4a742400
 800dc18:	4bb71b00 	.word	0x4bb71b00

0800dc1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800dc1c:	b580      	push	{r7, lr}
 800dc1e:	b082      	sub	sp, #8
 800dc20:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
 800dc22:	f7ff fe81 	bl	800d928 <HAL_RCC_GetSysClockFreq>
 800dc26:	4602      	mov	r2, r0
 800dc28:	4b10      	ldr	r3, [pc, #64]	; (800dc6c <HAL_RCC_GetHCLKFreq+0x50>)
 800dc2a:	699b      	ldr	r3, [r3, #24]
 800dc2c:	0a1b      	lsrs	r3, r3, #8
 800dc2e:	f003 030f 	and.w	r3, r3, #15
 800dc32:	490f      	ldr	r1, [pc, #60]	; (800dc70 <HAL_RCC_GetHCLKFreq+0x54>)
 800dc34:	5ccb      	ldrb	r3, [r1, r3]
 800dc36:	f003 031f 	and.w	r3, r3, #31
 800dc3a:	fa22 f303 	lsr.w	r3, r2, r3
 800dc3e:	607b      	str	r3, [r7, #4]
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
 800dc40:	4b0a      	ldr	r3, [pc, #40]	; (800dc6c <HAL_RCC_GetHCLKFreq+0x50>)
 800dc42:	699b      	ldr	r3, [r3, #24]
 800dc44:	f003 030f 	and.w	r3, r3, #15
 800dc48:	4a09      	ldr	r2, [pc, #36]	; (800dc70 <HAL_RCC_GetHCLKFreq+0x54>)
 800dc4a:	5cd3      	ldrb	r3, [r2, r3]
 800dc4c:	f003 031f 	and.w	r3, r3, #31
 800dc50:	687a      	ldr	r2, [r7, #4]
 800dc52:	fa22 f303 	lsr.w	r3, r2, r3
 800dc56:	4a07      	ldr	r2, [pc, #28]	; (800dc74 <HAL_RCC_GetHCLKFreq+0x58>)
 800dc58:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800dc5a:	4a07      	ldr	r2, [pc, #28]	; (800dc78 <HAL_RCC_GetHCLKFreq+0x5c>)
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 800dc60:	4b04      	ldr	r3, [pc, #16]	; (800dc74 <HAL_RCC_GetHCLKFreq+0x58>)
 800dc62:	681b      	ldr	r3, [r3, #0]
}
 800dc64:	4618      	mov	r0, r3
 800dc66:	3708      	adds	r7, #8
 800dc68:	46bd      	mov	sp, r7
 800dc6a:	bd80      	pop	{r7, pc}
 800dc6c:	58024400 	.word	0x58024400
 800dc70:	0801f4e8 	.word	0x0801f4e8
 800dc74:	24000048 	.word	0x24000048
 800dc78:	24000044 	.word	0x24000044

0800dc7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800dc7c:	b580      	push	{r7, lr}
 800dc7e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
 800dc80:	f7ff ffcc 	bl	800dc1c <HAL_RCC_GetHCLKFreq>
 800dc84:	4602      	mov	r2, r0
 800dc86:	4b06      	ldr	r3, [pc, #24]	; (800dca0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800dc88:	69db      	ldr	r3, [r3, #28]
 800dc8a:	091b      	lsrs	r3, r3, #4
 800dc8c:	f003 0307 	and.w	r3, r3, #7
 800dc90:	4904      	ldr	r1, [pc, #16]	; (800dca4 <HAL_RCC_GetPCLK1Freq+0x28>)
 800dc92:	5ccb      	ldrb	r3, [r1, r3]
 800dc94:	f003 031f 	and.w	r3, r3, #31
 800dc98:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800dc9c:	4618      	mov	r0, r3
 800dc9e:	bd80      	pop	{r7, pc}
 800dca0:	58024400 	.word	0x58024400
 800dca4:	0801f4e8 	.word	0x0801f4e8

0800dca8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800dca8:	b580      	push	{r7, lr}
 800dcaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
 800dcac:	f7ff ffb6 	bl	800dc1c <HAL_RCC_GetHCLKFreq>
 800dcb0:	4602      	mov	r2, r0
 800dcb2:	4b06      	ldr	r3, [pc, #24]	; (800dccc <HAL_RCC_GetPCLK2Freq+0x24>)
 800dcb4:	69db      	ldr	r3, [r3, #28]
 800dcb6:	0a1b      	lsrs	r3, r3, #8
 800dcb8:	f003 0307 	and.w	r3, r3, #7
 800dcbc:	4904      	ldr	r1, [pc, #16]	; (800dcd0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800dcbe:	5ccb      	ldrb	r3, [r1, r3]
 800dcc0:	f003 031f 	and.w	r3, r3, #31
 800dcc4:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800dcc8:	4618      	mov	r0, r3
 800dcca:	bd80      	pop	{r7, pc}
 800dccc:	58024400 	.word	0x58024400
 800dcd0:	0801f4e8 	.word	0x0801f4e8

0800dcd4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800dcd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800dcd8:	b0c8      	sub	sp, #288	; 0x120
 800dcda:	af00      	add	r7, sp, #0
 800dcdc:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800dce0:	2300      	movs	r3, #0
 800dce2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800dce6:	2300      	movs	r3, #0
 800dce8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800dcec:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800dcf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcf4:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 800dcf8:	2500      	movs	r5, #0
 800dcfa:	ea54 0305 	orrs.w	r3, r4, r5
 800dcfe:	d049      	beq.n	800dd94 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 800dd00:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800dd04:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dd06:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800dd0a:	d02f      	beq.n	800dd6c <HAL_RCCEx_PeriphCLKConfig+0x98>
 800dd0c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800dd10:	d828      	bhi.n	800dd64 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800dd12:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800dd16:	d01a      	beq.n	800dd4e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800dd18:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800dd1c:	d822      	bhi.n	800dd64 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d003      	beq.n	800dd2a <HAL_RCCEx_PeriphCLKConfig+0x56>
 800dd22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800dd26:	d007      	beq.n	800dd38 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800dd28:	e01c      	b.n	800dd64 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800dd2a:	4ba7      	ldr	r3, [pc, #668]	; (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800dd2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd2e:	4aa6      	ldr	r2, [pc, #664]	; (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800dd30:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800dd34:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800dd36:	e01a      	b.n	800dd6e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800dd38:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800dd3c:	3308      	adds	r3, #8
 800dd3e:	2102      	movs	r1, #2
 800dd40:	4618      	mov	r0, r3
 800dd42:	f001 fc43 	bl	800f5cc <RCCEx_PLL2_Config>
 800dd46:	4603      	mov	r3, r0
 800dd48:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800dd4c:	e00f      	b.n	800dd6e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800dd4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800dd52:	3328      	adds	r3, #40	; 0x28
 800dd54:	2102      	movs	r1, #2
 800dd56:	4618      	mov	r0, r3
 800dd58:	f001 fcea 	bl	800f730 <RCCEx_PLL3_Config>
 800dd5c:	4603      	mov	r3, r0
 800dd5e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800dd62:	e004      	b.n	800dd6e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800dd64:	2301      	movs	r3, #1
 800dd66:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800dd6a:	e000      	b.n	800dd6e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800dd6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dd6e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d10a      	bne.n	800dd8c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800dd76:	4b94      	ldr	r3, [pc, #592]	; (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800dd78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dd7a:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800dd7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800dd82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dd84:	4a90      	ldr	r2, [pc, #576]	; (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800dd86:	430b      	orrs	r3, r1
 800dd88:	6513      	str	r3, [r2, #80]	; 0x50
 800dd8a:	e003      	b.n	800dd94 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dd8c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800dd90:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800dd94:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800dd98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd9c:	f402 7880 	and.w	r8, r2, #256	; 0x100
 800dda0:	f04f 0900 	mov.w	r9, #0
 800dda4:	ea58 0309 	orrs.w	r3, r8, r9
 800dda8:	d047      	beq.n	800de3a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800ddaa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ddae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ddb0:	2b04      	cmp	r3, #4
 800ddb2:	d82a      	bhi.n	800de0a <HAL_RCCEx_PeriphCLKConfig+0x136>
 800ddb4:	a201      	add	r2, pc, #4	; (adr r2, 800ddbc <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800ddb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddba:	bf00      	nop
 800ddbc:	0800ddd1 	.word	0x0800ddd1
 800ddc0:	0800dddf 	.word	0x0800dddf
 800ddc4:	0800ddf5 	.word	0x0800ddf5
 800ddc8:	0800de13 	.word	0x0800de13
 800ddcc:	0800de13 	.word	0x0800de13
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ddd0:	4b7d      	ldr	r3, [pc, #500]	; (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ddd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ddd4:	4a7c      	ldr	r2, [pc, #496]	; (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800ddd6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ddda:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800dddc:	e01a      	b.n	800de14 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800ddde:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800dde2:	3308      	adds	r3, #8
 800dde4:	2100      	movs	r1, #0
 800dde6:	4618      	mov	r0, r3
 800dde8:	f001 fbf0 	bl	800f5cc <RCCEx_PLL2_Config>
 800ddec:	4603      	mov	r3, r0
 800ddee:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800ddf2:	e00f      	b.n	800de14 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ddf4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ddf8:	3328      	adds	r3, #40	; 0x28
 800ddfa:	2100      	movs	r1, #0
 800ddfc:	4618      	mov	r0, r3
 800ddfe:	f001 fc97 	bl	800f730 <RCCEx_PLL3_Config>
 800de02:	4603      	mov	r3, r0
 800de04:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800de08:	e004      	b.n	800de14 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800de0a:	2301      	movs	r3, #1
 800de0c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800de10:	e000      	b.n	800de14 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 800de12:	bf00      	nop
    }

    if (ret == HAL_OK)
 800de14:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d10a      	bne.n	800de32 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800de1c:	4b6a      	ldr	r3, [pc, #424]	; (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800de1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800de20:	f023 0107 	bic.w	r1, r3, #7
 800de24:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800de28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800de2a:	4a67      	ldr	r2, [pc, #412]	; (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800de2c:	430b      	orrs	r3, r1
 800de2e:	6513      	str	r3, [r2, #80]	; 0x50
 800de30:	e003      	b.n	800de3a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800de32:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800de36:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

#endif /* SAI3 */

#if defined(RCC_CDCCIP1R_SAI2ASEL)
  /*---------------------------- SAI2A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2A) == RCC_PERIPHCLK_SAI2A)
 800de3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800de3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de42:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 800de46:	f04f 0b00 	mov.w	fp, #0
 800de4a:	ea5a 030b 	orrs.w	r3, sl, fp
 800de4e:	d054      	beq.n	800defa <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    switch (PeriphClkInit->Sai2AClockSelection)
 800de50:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800de54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800de56:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800de5a:	d036      	beq.n	800deca <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 800de5c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800de60:	d82f      	bhi.n	800dec2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800de62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800de66:	d032      	beq.n	800dece <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 800de68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800de6c:	d829      	bhi.n	800dec2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800de6e:	2bc0      	cmp	r3, #192	; 0xc0
 800de70:	d02f      	beq.n	800ded2 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
 800de72:	2bc0      	cmp	r3, #192	; 0xc0
 800de74:	d825      	bhi.n	800dec2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800de76:	2b80      	cmp	r3, #128	; 0x80
 800de78:	d018      	beq.n	800deac <HAL_RCCEx_PeriphCLKConfig+0x1d8>
 800de7a:	2b80      	cmp	r3, #128	; 0x80
 800de7c:	d821      	bhi.n	800dec2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d002      	beq.n	800de88 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800de82:	2b40      	cmp	r3, #64	; 0x40
 800de84:	d007      	beq.n	800de96 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 800de86:	e01c      	b.n	800dec2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
    {
      case RCC_SAI2ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2A */
        /* Enable SAI2A Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800de88:	4b4f      	ldr	r3, [pc, #316]	; (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800de8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800de8c:	4a4e      	ldr	r2, [pc, #312]	; (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800de8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800de92:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 800de94:	e01e      	b.n	800ded4 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2A */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800de96:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800de9a:	3308      	adds	r3, #8
 800de9c:	2100      	movs	r1, #0
 800de9e:	4618      	mov	r0, r3
 800dea0:	f001 fb94 	bl	800f5cc <RCCEx_PLL2_Config>
 800dea4:	4603      	mov	r3, r0
 800dea6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 800deaa:	e013      	b.n	800ded4 <HAL_RCCEx_PeriphCLKConfig+0x200>

      case RCC_SAI2ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2A */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800deac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800deb0:	3328      	adds	r3, #40	; 0x28
 800deb2:	2100      	movs	r1, #0
 800deb4:	4618      	mov	r0, r3
 800deb6:	f001 fc3b 	bl	800f730 <RCCEx_PLL3_Config>
 800deba:	4603      	mov	r3, r0
 800debc:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2A clock source configuration done later after clock selection check */
        break;
 800dec0:	e008      	b.n	800ded4 <HAL_RCCEx_PeriphCLKConfig+0x200>
        /* SPDIF clock is used as source of SAI2A clock */
        /* SAI2A clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800dec2:	2301      	movs	r3, #1
 800dec4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800dec8:	e004      	b.n	800ded4 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800deca:	bf00      	nop
 800decc:	e002      	b.n	800ded4 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800dece:	bf00      	nop
 800ded0:	e000      	b.n	800ded4 <HAL_RCCEx_PeriphCLKConfig+0x200>
        break;
 800ded2:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ded4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ded8:	2b00      	cmp	r3, #0
 800deda:	d10a      	bne.n	800def2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      /* Set the source of SAI2A clock*/
      __HAL_RCC_SAI2A_CONFIG(PeriphClkInit->Sai2AClockSelection);
 800dedc:	4b3a      	ldr	r3, [pc, #232]	; (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800dede:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dee0:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 800dee4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800dee8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800deea:	4a37      	ldr	r2, [pc, #220]	; (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800deec:	430b      	orrs	r3, r1
 800deee:	6513      	str	r3, [r2, #80]	; 0x50
 800def0:	e003      	b.n	800defa <HAL_RCCEx_PeriphCLKConfig+0x226>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800def2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800def6:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
#endif  /*SAI2A*/

#if defined(RCC_CDCCIP1R_SAI2BSEL)

  /*---------------------------- SAI2B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2B) == RCC_PERIPHCLK_SAI2B)
 800defa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800defe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df02:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 800df06:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800df0a:	2300      	movs	r3, #0
 800df0c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800df10:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 800df14:	460b      	mov	r3, r1
 800df16:	4313      	orrs	r3, r2
 800df18:	d05c      	beq.n	800dfd4 <HAL_RCCEx_PeriphCLKConfig+0x300>
  {
    switch (PeriphClkInit->Sai2BClockSelection)
 800df1a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800df1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800df20:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800df24:	d03b      	beq.n	800df9e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
 800df26:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800df2a:	d834      	bhi.n	800df96 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800df2c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800df30:	d037      	beq.n	800dfa2 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
 800df32:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800df36:	d82e      	bhi.n	800df96 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800df38:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800df3c:	d033      	beq.n	800dfa6 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 800df3e:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800df42:	d828      	bhi.n	800df96 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800df44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800df48:	d01a      	beq.n	800df80 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
 800df4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800df4e:	d822      	bhi.n	800df96 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
 800df50:	2b00      	cmp	r3, #0
 800df52:	d003      	beq.n	800df5c <HAL_RCCEx_PeriphCLKConfig+0x288>
 800df54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800df58:	d007      	beq.n	800df6a <HAL_RCCEx_PeriphCLKConfig+0x296>
 800df5a:	e01c      	b.n	800df96 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    {
      case RCC_SAI2BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2B */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800df5c:	4b1a      	ldr	r3, [pc, #104]	; (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800df5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800df60:	4a19      	ldr	r2, [pc, #100]	; (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800df62:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800df66:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800df68:	e01e      	b.n	800dfa8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2B */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800df6a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800df6e:	3308      	adds	r3, #8
 800df70:	2100      	movs	r1, #0
 800df72:	4618      	mov	r0, r3
 800df74:	f001 fb2a 	bl	800f5cc <RCCEx_PLL2_Config>
 800df78:	4603      	mov	r3, r0
 800df7a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800df7e:	e013      	b.n	800dfa8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>

      case RCC_SAI2BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2B */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800df80:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800df84:	3328      	adds	r3, #40	; 0x28
 800df86:	2100      	movs	r1, #0
 800df88:	4618      	mov	r0, r3
 800df8a:	f001 fbd1 	bl	800f730 <RCCEx_PLL3_Config>
 800df8e:	4603      	mov	r3, r0
 800df90:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SAI2B clock source configuration done later after clock selection check */
        break;
 800df94:	e008      	b.n	800dfa8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        /* SPDIF clock is used as source of SAI2B clock */
        /* SAI2B clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800df96:	2301      	movs	r3, #1
 800df98:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800df9c:	e004      	b.n	800dfa8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800df9e:	bf00      	nop
 800dfa0:	e002      	b.n	800dfa8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800dfa2:	bf00      	nop
 800dfa4:	e000      	b.n	800dfa8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
        break;
 800dfa6:	bf00      	nop
    }

    if (ret == HAL_OK)
 800dfa8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d10d      	bne.n	800dfcc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
    {
      /* Set the source of SAI2B clock*/
      __HAL_RCC_SAI2B_CONFIG(PeriphClkInit->Sai2BClockSelection);
 800dfb0:	4b05      	ldr	r3, [pc, #20]	; (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800dfb2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dfb4:	f423 6160 	bic.w	r1, r3, #3584	; 0xe00
 800dfb8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800dfbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800dfbe:	4a02      	ldr	r2, [pc, #8]	; (800dfc8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800dfc0:	430b      	orrs	r3, r1
 800dfc2:	6513      	str	r3, [r2, #80]	; 0x50
 800dfc4:	e006      	b.n	800dfd4 <HAL_RCCEx_PeriphCLKConfig+0x300>
 800dfc6:	bf00      	nop
 800dfc8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dfcc:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800dfd0:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800dfd4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800dfd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfdc:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 800dfe0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800dfe4:	2300      	movs	r3, #0
 800dfe6:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800dfea:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 800dfee:	460b      	mov	r3, r1
 800dff0:	4313      	orrs	r3, r2
 800dff2:	d03a      	beq.n	800e06a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    switch (PeriphClkInit->OspiClockSelection)
 800dff4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800dff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800dffa:	2b30      	cmp	r3, #48	; 0x30
 800dffc:	d01f      	beq.n	800e03e <HAL_RCCEx_PeriphCLKConfig+0x36a>
 800dffe:	2b30      	cmp	r3, #48	; 0x30
 800e000:	d819      	bhi.n	800e036 <HAL_RCCEx_PeriphCLKConfig+0x362>
 800e002:	2b20      	cmp	r3, #32
 800e004:	d00c      	beq.n	800e020 <HAL_RCCEx_PeriphCLKConfig+0x34c>
 800e006:	2b20      	cmp	r3, #32
 800e008:	d815      	bhi.n	800e036 <HAL_RCCEx_PeriphCLKConfig+0x362>
 800e00a:	2b00      	cmp	r3, #0
 800e00c:	d019      	beq.n	800e042 <HAL_RCCEx_PeriphCLKConfig+0x36e>
 800e00e:	2b10      	cmp	r3, #16
 800e010:	d111      	bne.n	800e036 <HAL_RCCEx_PeriphCLKConfig+0x362>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e012:	4bae      	ldr	r3, [pc, #696]	; (800e2cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e014:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e016:	4aad      	ldr	r2, [pc, #692]	; (800e2cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e018:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800e01c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800e01e:	e011      	b.n	800e044 <HAL_RCCEx_PeriphCLKConfig+0x370>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e020:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e024:	3308      	adds	r3, #8
 800e026:	2102      	movs	r1, #2
 800e028:	4618      	mov	r0, r3
 800e02a:	f001 facf 	bl	800f5cc <RCCEx_PLL2_Config>
 800e02e:	4603      	mov	r3, r0
 800e030:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* OSPI clock source configuration done later after clock selection check */
        break;
 800e034:	e006      	b.n	800e044 <HAL_RCCEx_PeriphCLKConfig+0x370>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800e036:	2301      	movs	r3, #1
 800e038:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800e03c:	e002      	b.n	800e044 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800e03e:	bf00      	nop
 800e040:	e000      	b.n	800e044 <HAL_RCCEx_PeriphCLKConfig+0x370>
        break;
 800e042:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e044:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e048:	2b00      	cmp	r3, #0
 800e04a:	d10a      	bne.n	800e062 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800e04c:	4b9f      	ldr	r3, [pc, #636]	; (800e2cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e04e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e050:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 800e054:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e058:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e05a:	4a9c      	ldr	r2, [pc, #624]	; (800e2cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e05c:	430b      	orrs	r3, r1
 800e05e:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e060:	e003      	b.n	800e06a <HAL_RCCEx_PeriphCLKConfig+0x396>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e062:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e066:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 800e06a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e06e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e072:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800e076:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800e07a:	2300      	movs	r3, #0
 800e07c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800e080:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800e084:	460b      	mov	r3, r1
 800e086:	4313      	orrs	r3, r2
 800e088:	d051      	beq.n	800e12e <HAL_RCCEx_PeriphCLKConfig+0x45a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 800e08a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e08e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e090:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e094:	d035      	beq.n	800e102 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 800e096:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e09a:	d82e      	bhi.n	800e0fa <HAL_RCCEx_PeriphCLKConfig+0x426>
 800e09c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800e0a0:	d031      	beq.n	800e106 <HAL_RCCEx_PeriphCLKConfig+0x432>
 800e0a2:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800e0a6:	d828      	bhi.n	800e0fa <HAL_RCCEx_PeriphCLKConfig+0x426>
 800e0a8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e0ac:	d01a      	beq.n	800e0e4 <HAL_RCCEx_PeriphCLKConfig+0x410>
 800e0ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e0b2:	d822      	bhi.n	800e0fa <HAL_RCCEx_PeriphCLKConfig+0x426>
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	d003      	beq.n	800e0c0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
 800e0b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e0bc:	d007      	beq.n	800e0ce <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 800e0be:	e01c      	b.n	800e0fa <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e0c0:	4b82      	ldr	r3, [pc, #520]	; (800e2cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e0c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e0c4:	4a81      	ldr	r2, [pc, #516]	; (800e2cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e0c6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800e0ca:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e0cc:	e01c      	b.n	800e108 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e0ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e0d2:	3308      	adds	r3, #8
 800e0d4:	2100      	movs	r1, #0
 800e0d6:	4618      	mov	r0, r3
 800e0d8:	f001 fa78 	bl	800f5cc <RCCEx_PLL2_Config>
 800e0dc:	4603      	mov	r3, r0
 800e0de:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e0e2:	e011      	b.n	800e108 <HAL_RCCEx_PeriphCLKConfig+0x434>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800e0e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e0e8:	3328      	adds	r3, #40	; 0x28
 800e0ea:	2100      	movs	r1, #0
 800e0ec:	4618      	mov	r0, r3
 800e0ee:	f001 fb1f 	bl	800f730 <RCCEx_PLL3_Config>
 800e0f2:	4603      	mov	r3, r0
 800e0f4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800e0f8:	e006      	b.n	800e108 <HAL_RCCEx_PeriphCLKConfig+0x434>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e0fa:	2301      	movs	r3, #1
 800e0fc:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800e100:	e002      	b.n	800e108 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 800e102:	bf00      	nop
 800e104:	e000      	b.n	800e108 <HAL_RCCEx_PeriphCLKConfig+0x434>
        break;
 800e106:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e108:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e10c:	2b00      	cmp	r3, #0
 800e10e:	d10a      	bne.n	800e126 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800e110:	4b6e      	ldr	r3, [pc, #440]	; (800e2cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e112:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e114:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 800e118:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e11c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e11e:	4a6b      	ldr	r2, [pc, #428]	; (800e2cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e120:	430b      	orrs	r3, r1
 800e122:	6513      	str	r3, [r2, #80]	; 0x50
 800e124:	e003      	b.n	800e12e <HAL_RCCEx_PeriphCLKConfig+0x45a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e126:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e12a:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800e12e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e132:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e136:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 800e13a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800e13e:	2300      	movs	r3, #0
 800e140:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800e144:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 800e148:	460b      	mov	r3, r1
 800e14a:	4313      	orrs	r3, r2
 800e14c:	d053      	beq.n	800e1f6 <HAL_RCCEx_PeriphCLKConfig+0x522>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800e14e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e152:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e154:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800e158:	d033      	beq.n	800e1c2 <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 800e15a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800e15e:	d82c      	bhi.n	800e1ba <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800e160:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800e164:	d02f      	beq.n	800e1c6 <HAL_RCCEx_PeriphCLKConfig+0x4f2>
 800e166:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800e16a:	d826      	bhi.n	800e1ba <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800e16c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800e170:	d02b      	beq.n	800e1ca <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800e172:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800e176:	d820      	bhi.n	800e1ba <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800e178:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e17c:	d012      	beq.n	800e1a4 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 800e17e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800e182:	d81a      	bhi.n	800e1ba <HAL_RCCEx_PeriphCLKConfig+0x4e6>
 800e184:	2b00      	cmp	r3, #0
 800e186:	d022      	beq.n	800e1ce <HAL_RCCEx_PeriphCLKConfig+0x4fa>
 800e188:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e18c:	d115      	bne.n	800e1ba <HAL_RCCEx_PeriphCLKConfig+0x4e6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e18e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e192:	3308      	adds	r3, #8
 800e194:	2101      	movs	r1, #1
 800e196:	4618      	mov	r0, r3
 800e198:	f001 fa18 	bl	800f5cc <RCCEx_PLL2_Config>
 800e19c:	4603      	mov	r3, r0
 800e19e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800e1a2:	e015      	b.n	800e1d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e1a4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e1a8:	3328      	adds	r3, #40	; 0x28
 800e1aa:	2101      	movs	r1, #1
 800e1ac:	4618      	mov	r0, r3
 800e1ae:	f001 fabf 	bl	800f730 <RCCEx_PLL3_Config>
 800e1b2:	4603      	mov	r3, r0
 800e1b4:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800e1b8:	e00a      	b.n	800e1d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e1ba:	2301      	movs	r3, #1
 800e1bc:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800e1c0:	e006      	b.n	800e1d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800e1c2:	bf00      	nop
 800e1c4:	e004      	b.n	800e1d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800e1c6:	bf00      	nop
 800e1c8:	e002      	b.n	800e1d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800e1ca:	bf00      	nop
 800e1cc:	e000      	b.n	800e1d0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
        break;
 800e1ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e1d0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d10a      	bne.n	800e1ee <HAL_RCCEx_PeriphCLKConfig+0x51a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 800e1d8:	4b3c      	ldr	r3, [pc, #240]	; (800e2cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e1da:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e1dc:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 800e1e0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e1e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e1e6:	4a39      	ldr	r2, [pc, #228]	; (800e2cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e1e8:	430b      	orrs	r3, r1
 800e1ea:	6513      	str	r3, [r2, #80]	; 0x50
 800e1ec:	e003      	b.n	800e1f6 <HAL_RCCEx_PeriphCLKConfig+0x522>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e1ee:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e1f2:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800e1f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e1fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1fe:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 800e202:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800e206:	2300      	movs	r3, #0
 800e208:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800e20c:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 800e210:	460b      	mov	r3, r1
 800e212:	4313      	orrs	r3, r2
 800e214:	d060      	beq.n	800e2d8 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800e216:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e21a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800e21e:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 800e222:	d039      	beq.n	800e298 <HAL_RCCEx_PeriphCLKConfig+0x5c4>
 800e224:	f1b3 4fc0 	cmp.w	r3, #1610612736	; 0x60000000
 800e228:	d832      	bhi.n	800e290 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800e22a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e22e:	d035      	beq.n	800e29c <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 800e230:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e234:	d82c      	bhi.n	800e290 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800e236:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e23a:	d031      	beq.n	800e2a0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 800e23c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e240:	d826      	bhi.n	800e290 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800e242:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800e246:	d02d      	beq.n	800e2a4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 800e248:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800e24c:	d820      	bhi.n	800e290 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800e24e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e252:	d012      	beq.n	800e27a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 800e254:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e258:	d81a      	bhi.n	800e290 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
 800e25a:	2b00      	cmp	r3, #0
 800e25c:	d024      	beq.n	800e2a8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800e25e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e262:	d115      	bne.n	800e290 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e264:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e268:	3308      	adds	r3, #8
 800e26a:	2101      	movs	r1, #1
 800e26c:	4618      	mov	r0, r3
 800e26e:	f001 f9ad 	bl	800f5cc <RCCEx_PLL2_Config>
 800e272:	4603      	mov	r3, r0
 800e274:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e278:	e017      	b.n	800e2aa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e27a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e27e:	3328      	adds	r3, #40	; 0x28
 800e280:	2101      	movs	r1, #1
 800e282:	4618      	mov	r0, r3
 800e284:	f001 fa54 	bl	800f730 <RCCEx_PLL3_Config>
 800e288:	4603      	mov	r3, r0
 800e28a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800e28e:	e00c      	b.n	800e2aa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 800e290:	2301      	movs	r3, #1
 800e292:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800e296:	e008      	b.n	800e2aa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e298:	bf00      	nop
 800e29a:	e006      	b.n	800e2aa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e29c:	bf00      	nop
 800e29e:	e004      	b.n	800e2aa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e2a0:	bf00      	nop
 800e2a2:	e002      	b.n	800e2aa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e2a4:	bf00      	nop
 800e2a6:	e000      	b.n	800e2aa <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 800e2a8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e2aa:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d10e      	bne.n	800e2d0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 800e2b2:	4b06      	ldr	r3, [pc, #24]	; (800e2cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e2b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e2b6:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800e2ba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e2be:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800e2c2:	4a02      	ldr	r2, [pc, #8]	; (800e2cc <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 800e2c4:	430b      	orrs	r3, r1
 800e2c6:	6593      	str	r3, [r2, #88]	; 0x58
 800e2c8:	e006      	b.n	800e2d8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 800e2ca:	bf00      	nop
 800e2cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e2d0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e2d4:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800e2d8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e2dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2e0:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800e2e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800e2e8:	2300      	movs	r3, #0
 800e2ea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800e2ee:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800e2f2:	460b      	mov	r3, r1
 800e2f4:	4313      	orrs	r3, r2
 800e2f6:	d037      	beq.n	800e368 <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 800e2f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e2fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e2fe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e302:	d00e      	beq.n	800e322 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 800e304:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e308:	d816      	bhi.n	800e338 <HAL_RCCEx_PeriphCLKConfig+0x664>
 800e30a:	2b00      	cmp	r3, #0
 800e30c:	d018      	beq.n	800e340 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 800e30e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e312:	d111      	bne.n	800e338 <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e314:	4bc4      	ldr	r3, [pc, #784]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e316:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e318:	4ac3      	ldr	r2, [pc, #780]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e31a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800e31e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800e320:	e00f      	b.n	800e342 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e322:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e326:	3308      	adds	r3, #8
 800e328:	2101      	movs	r1, #1
 800e32a:	4618      	mov	r0, r3
 800e32c:	f001 f94e 	bl	800f5cc <RCCEx_PLL2_Config>
 800e330:	4603      	mov	r3, r0
 800e332:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800e336:	e004      	b.n	800e342 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e338:	2301      	movs	r3, #1
 800e33a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800e33e:	e000      	b.n	800e342 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 800e340:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e342:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e346:	2b00      	cmp	r3, #0
 800e348:	d10a      	bne.n	800e360 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800e34a:	4bb7      	ldr	r3, [pc, #732]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e34c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e34e:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800e352:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e356:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e358:	4ab3      	ldr	r2, [pc, #716]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e35a:	430b      	orrs	r3, r1
 800e35c:	6513      	str	r3, [r2, #80]	; 0x50
 800e35e:	e003      	b.n	800e368 <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e360:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e364:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800e368:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e36c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e370:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800e374:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800e378:	2300      	movs	r3, #0
 800e37a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800e37e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800e382:	460b      	mov	r3, r1
 800e384:	4313      	orrs	r3, r2
 800e386:	d039      	beq.n	800e3fc <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800e388:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e38c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e38e:	2b03      	cmp	r3, #3
 800e390:	d81c      	bhi.n	800e3cc <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 800e392:	a201      	add	r2, pc, #4	; (adr r2, 800e398 <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 800e394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e398:	0800e3d5 	.word	0x0800e3d5
 800e39c:	0800e3a9 	.word	0x0800e3a9
 800e3a0:	0800e3b7 	.word	0x0800e3b7
 800e3a4:	0800e3d5 	.word	0x0800e3d5
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800e3a8:	4b9f      	ldr	r3, [pc, #636]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e3aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e3ac:	4a9e      	ldr	r2, [pc, #632]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e3ae:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800e3b2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800e3b4:	e00f      	b.n	800e3d6 <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800e3b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e3ba:	3308      	adds	r3, #8
 800e3bc:	2102      	movs	r1, #2
 800e3be:	4618      	mov	r0, r3
 800e3c0:	f001 f904 	bl	800f5cc <RCCEx_PLL2_Config>
 800e3c4:	4603      	mov	r3, r0
 800e3c6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* FMC clock source configuration done later after clock selection check */
        break;
 800e3ca:	e004      	b.n	800e3d6 <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 800e3cc:	2301      	movs	r3, #1
 800e3ce:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800e3d2:	e000      	b.n	800e3d6 <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 800e3d4:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e3d6:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e3da:	2b00      	cmp	r3, #0
 800e3dc:	d10a      	bne.n	800e3f4 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800e3de:	4b92      	ldr	r3, [pc, #584]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e3e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e3e2:	f023 0103 	bic.w	r1, r3, #3
 800e3e6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e3ea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e3ec:	4a8e      	ldr	r2, [pc, #568]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e3ee:	430b      	orrs	r3, r1
 800e3f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 800e3f2:	e003      	b.n	800e3fc <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e3f4:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e3f8:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800e3fc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e400:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e404:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 800e408:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800e40c:	2300      	movs	r3, #0
 800e40e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800e412:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800e416:	460b      	mov	r3, r1
 800e418:	4313      	orrs	r3, r2
 800e41a:	f000 8099 	beq.w	800e550 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800e41e:	4b83      	ldr	r3, [pc, #524]	; (800e62c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	4a82      	ldr	r2, [pc, #520]	; (800e62c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800e424:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e428:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800e42a:	f7f8 fa91 	bl	8006950 <HAL_GetTick>
 800e42e:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e432:	e00b      	b.n	800e44c <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800e434:	f7f8 fa8c 	bl	8006950 <HAL_GetTick>
 800e438:	4602      	mov	r2, r0
 800e43a:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800e43e:	1ad3      	subs	r3, r2, r3
 800e440:	2b64      	cmp	r3, #100	; 0x64
 800e442:	d903      	bls.n	800e44c <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 800e444:	2303      	movs	r3, #3
 800e446:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800e44a:	e005      	b.n	800e458 <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800e44c:	4b77      	ldr	r3, [pc, #476]	; (800e62c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 800e44e:	681b      	ldr	r3, [r3, #0]
 800e450:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e454:	2b00      	cmp	r3, #0
 800e456:	d0ed      	beq.n	800e434 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800e458:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d173      	bne.n	800e548 <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800e460:	4b71      	ldr	r3, [pc, #452]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e462:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800e464:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e468:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800e46c:	4053      	eors	r3, r2
 800e46e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e472:	2b00      	cmp	r3, #0
 800e474:	d015      	beq.n	800e4a2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800e476:	4b6c      	ldr	r3, [pc, #432]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e47a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e47e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800e482:	4b69      	ldr	r3, [pc, #420]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e484:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e486:	4a68      	ldr	r2, [pc, #416]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e488:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800e48c:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800e48e:	4b66      	ldr	r3, [pc, #408]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e490:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e492:	4a65      	ldr	r2, [pc, #404]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e494:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800e498:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800e49a:	4a63      	ldr	r2, [pc, #396]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e49c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800e4a0:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800e4a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e4a6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800e4aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e4ae:	d118      	bne.n	800e4e2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800e4b0:	f7f8 fa4e 	bl	8006950 <HAL_GetTick>
 800e4b4:	f8c7 0118 	str.w	r0, [r7, #280]	; 0x118

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e4b8:	e00d      	b.n	800e4d6 <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800e4ba:	f7f8 fa49 	bl	8006950 <HAL_GetTick>
 800e4be:	4602      	mov	r2, r0
 800e4c0:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 800e4c4:	1ad2      	subs	r2, r2, r3
 800e4c6:	f241 3388 	movw	r3, #5000	; 0x1388
 800e4ca:	429a      	cmp	r2, r3
 800e4cc:	d903      	bls.n	800e4d6 <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 800e4ce:	2303      	movs	r3, #3
 800e4d0:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
            break;
 800e4d4:	e005      	b.n	800e4e2 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800e4d6:	4b54      	ldr	r3, [pc, #336]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e4d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e4da:	f003 0302 	and.w	r3, r3, #2
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d0eb      	beq.n	800e4ba <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 800e4e2:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d129      	bne.n	800e53e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e4ea:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e4ee:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800e4f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e4f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e4fa:	d10e      	bne.n	800e51a <HAL_RCCEx_PeriphCLKConfig+0x846>
 800e4fc:	4b4a      	ldr	r3, [pc, #296]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e4fe:	691b      	ldr	r3, [r3, #16]
 800e500:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800e504:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e508:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800e50c:	091a      	lsrs	r2, r3, #4
 800e50e:	4b48      	ldr	r3, [pc, #288]	; (800e630 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 800e510:	4013      	ands	r3, r2
 800e512:	4a45      	ldr	r2, [pc, #276]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e514:	430b      	orrs	r3, r1
 800e516:	6113      	str	r3, [r2, #16]
 800e518:	e005      	b.n	800e526 <HAL_RCCEx_PeriphCLKConfig+0x852>
 800e51a:	4b43      	ldr	r3, [pc, #268]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e51c:	691b      	ldr	r3, [r3, #16]
 800e51e:	4a42      	ldr	r2, [pc, #264]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e520:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800e524:	6113      	str	r3, [r2, #16]
 800e526:	4b40      	ldr	r3, [pc, #256]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e528:	6f19      	ldr	r1, [r3, #112]	; 0x70
 800e52a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e52e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800e532:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e536:	4a3c      	ldr	r2, [pc, #240]	; (800e628 <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800e538:	430b      	orrs	r3, r1
 800e53a:	6713      	str	r3, [r2, #112]	; 0x70
 800e53c:	e008      	b.n	800e550 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800e53e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e542:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
 800e546:	e003      	b.n	800e550 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e548:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e54c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 800e550:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e554:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e558:	f002 0301 	and.w	r3, r2, #1
 800e55c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800e560:	2300      	movs	r3, #0
 800e562:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800e566:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800e56a:	460b      	mov	r3, r1
 800e56c:	4313      	orrs	r3, r2
 800e56e:	f000 8090 	beq.w	800e692 <HAL_RCCEx_PeriphCLKConfig+0x9be>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800e572:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e576:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e57a:	2b28      	cmp	r3, #40	; 0x28
 800e57c:	d870      	bhi.n	800e660 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 800e57e:	a201      	add	r2, pc, #4	; (adr r2, 800e584 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 800e580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e584:	0800e669 	.word	0x0800e669
 800e588:	0800e661 	.word	0x0800e661
 800e58c:	0800e661 	.word	0x0800e661
 800e590:	0800e661 	.word	0x0800e661
 800e594:	0800e661 	.word	0x0800e661
 800e598:	0800e661 	.word	0x0800e661
 800e59c:	0800e661 	.word	0x0800e661
 800e5a0:	0800e661 	.word	0x0800e661
 800e5a4:	0800e635 	.word	0x0800e635
 800e5a8:	0800e661 	.word	0x0800e661
 800e5ac:	0800e661 	.word	0x0800e661
 800e5b0:	0800e661 	.word	0x0800e661
 800e5b4:	0800e661 	.word	0x0800e661
 800e5b8:	0800e661 	.word	0x0800e661
 800e5bc:	0800e661 	.word	0x0800e661
 800e5c0:	0800e661 	.word	0x0800e661
 800e5c4:	0800e64b 	.word	0x0800e64b
 800e5c8:	0800e661 	.word	0x0800e661
 800e5cc:	0800e661 	.word	0x0800e661
 800e5d0:	0800e661 	.word	0x0800e661
 800e5d4:	0800e661 	.word	0x0800e661
 800e5d8:	0800e661 	.word	0x0800e661
 800e5dc:	0800e661 	.word	0x0800e661
 800e5e0:	0800e661 	.word	0x0800e661
 800e5e4:	0800e669 	.word	0x0800e669
 800e5e8:	0800e661 	.word	0x0800e661
 800e5ec:	0800e661 	.word	0x0800e661
 800e5f0:	0800e661 	.word	0x0800e661
 800e5f4:	0800e661 	.word	0x0800e661
 800e5f8:	0800e661 	.word	0x0800e661
 800e5fc:	0800e661 	.word	0x0800e661
 800e600:	0800e661 	.word	0x0800e661
 800e604:	0800e669 	.word	0x0800e669
 800e608:	0800e661 	.word	0x0800e661
 800e60c:	0800e661 	.word	0x0800e661
 800e610:	0800e661 	.word	0x0800e661
 800e614:	0800e661 	.word	0x0800e661
 800e618:	0800e661 	.word	0x0800e661
 800e61c:	0800e661 	.word	0x0800e661
 800e620:	0800e661 	.word	0x0800e661
 800e624:	0800e669 	.word	0x0800e669
 800e628:	58024400 	.word	0x58024400
 800e62c:	58024800 	.word	0x58024800
 800e630:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e634:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e638:	3308      	adds	r3, #8
 800e63a:	2101      	movs	r1, #1
 800e63c:	4618      	mov	r0, r3
 800e63e:	f000 ffc5 	bl	800f5cc <RCCEx_PLL2_Config>
 800e642:	4603      	mov	r3, r0
 800e644:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800e648:	e00f      	b.n	800e66a <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e64a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e64e:	3328      	adds	r3, #40	; 0x28
 800e650:	2101      	movs	r1, #1
 800e652:	4618      	mov	r0, r3
 800e654:	f001 f86c 	bl	800f730 <RCCEx_PLL3_Config>
 800e658:	4603      	mov	r3, r0
 800e65a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800e65e:	e004      	b.n	800e66a <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e660:	2301      	movs	r3, #1
 800e662:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800e666:	e000      	b.n	800e66a <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800e668:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e66a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e66e:	2b00      	cmp	r3, #0
 800e670:	d10b      	bne.n	800e68a <HAL_RCCEx_PeriphCLKConfig+0x9b6>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800e672:	4bc0      	ldr	r3, [pc, #768]	; (800e974 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800e674:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e676:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 800e67a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e67e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e682:	4abc      	ldr	r2, [pc, #752]	; (800e974 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800e684:	430b      	orrs	r3, r1
 800e686:	6553      	str	r3, [r2, #84]	; 0x54
 800e688:	e003      	b.n	800e692 <HAL_RCCEx_PeriphCLKConfig+0x9be>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e68a:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e68e:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800e692:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e69a:	f002 0302 	and.w	r3, r2, #2
 800e69e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800e6a2:	2300      	movs	r3, #0
 800e6a4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800e6a8:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 800e6ac:	460b      	mov	r3, r1
 800e6ae:	4313      	orrs	r3, r2
 800e6b0:	d043      	beq.n	800e73a <HAL_RCCEx_PeriphCLKConfig+0xa66>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800e6b2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e6b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e6ba:	2b05      	cmp	r3, #5
 800e6bc:	d824      	bhi.n	800e708 <HAL_RCCEx_PeriphCLKConfig+0xa34>
 800e6be:	a201      	add	r2, pc, #4	; (adr r2, 800e6c4 <HAL_RCCEx_PeriphCLKConfig+0x9f0>)
 800e6c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e6c4:	0800e711 	.word	0x0800e711
 800e6c8:	0800e6dd 	.word	0x0800e6dd
 800e6cc:	0800e6f3 	.word	0x0800e6f3
 800e6d0:	0800e711 	.word	0x0800e711
 800e6d4:	0800e711 	.word	0x0800e711
 800e6d8:	0800e711 	.word	0x0800e711
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e6dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e6e0:	3308      	adds	r3, #8
 800e6e2:	2101      	movs	r1, #1
 800e6e4:	4618      	mov	r0, r3
 800e6e6:	f000 ff71 	bl	800f5cc <RCCEx_PLL2_Config>
 800e6ea:	4603      	mov	r3, r0
 800e6ec:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800e6f0:	e00f      	b.n	800e712 <HAL_RCCEx_PeriphCLKConfig+0xa3e>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e6f2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e6f6:	3328      	adds	r3, #40	; 0x28
 800e6f8:	2101      	movs	r1, #1
 800e6fa:	4618      	mov	r0, r3
 800e6fc:	f001 f818 	bl	800f730 <RCCEx_PLL3_Config>
 800e700:	4603      	mov	r3, r0
 800e702:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800e706:	e004      	b.n	800e712 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e708:	2301      	movs	r3, #1
 800e70a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800e70e:	e000      	b.n	800e712 <HAL_RCCEx_PeriphCLKConfig+0xa3e>
        break;
 800e710:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e712:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e716:	2b00      	cmp	r3, #0
 800e718:	d10b      	bne.n	800e732 <HAL_RCCEx_PeriphCLKConfig+0xa5e>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800e71a:	4b96      	ldr	r3, [pc, #600]	; (800e974 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800e71c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e71e:	f023 0107 	bic.w	r1, r3, #7
 800e722:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e726:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e72a:	4a92      	ldr	r2, [pc, #584]	; (800e974 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800e72c:	430b      	orrs	r3, r1
 800e72e:	6553      	str	r3, [r2, #84]	; 0x54
 800e730:	e003      	b.n	800e73a <HAL_RCCEx_PeriphCLKConfig+0xa66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e732:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e736:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800e73a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e73e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e742:	f002 0304 	and.w	r3, r2, #4
 800e746:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800e74a:	2300      	movs	r3, #0
 800e74c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800e750:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 800e754:	460b      	mov	r3, r1
 800e756:	4313      	orrs	r3, r2
 800e758:	d043      	beq.n	800e7e2 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 800e75a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e75e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800e762:	2b05      	cmp	r3, #5
 800e764:	d824      	bhi.n	800e7b0 <HAL_RCCEx_PeriphCLKConfig+0xadc>
 800e766:	a201      	add	r2, pc, #4	; (adr r2, 800e76c <HAL_RCCEx_PeriphCLKConfig+0xa98>)
 800e768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e76c:	0800e7b9 	.word	0x0800e7b9
 800e770:	0800e785 	.word	0x0800e785
 800e774:	0800e79b 	.word	0x0800e79b
 800e778:	0800e7b9 	.word	0x0800e7b9
 800e77c:	0800e7b9 	.word	0x0800e7b9
 800e780:	0800e7b9 	.word	0x0800e7b9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800e784:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e788:	3308      	adds	r3, #8
 800e78a:	2101      	movs	r1, #1
 800e78c:	4618      	mov	r0, r3
 800e78e:	f000 ff1d 	bl	800f5cc <RCCEx_PLL2_Config>
 800e792:	4603      	mov	r3, r0
 800e794:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800e798:	e00f      	b.n	800e7ba <HAL_RCCEx_PeriphCLKConfig+0xae6>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800e79a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e79e:	3328      	adds	r3, #40	; 0x28
 800e7a0:	2101      	movs	r1, #1
 800e7a2:	4618      	mov	r0, r3
 800e7a4:	f000 ffc4 	bl	800f730 <RCCEx_PLL3_Config>
 800e7a8:	4603      	mov	r3, r0
 800e7aa:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800e7ae:	e004      	b.n	800e7ba <HAL_RCCEx_PeriphCLKConfig+0xae6>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e7b0:	2301      	movs	r3, #1
 800e7b2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800e7b6:	e000      	b.n	800e7ba <HAL_RCCEx_PeriphCLKConfig+0xae6>
        break;
 800e7b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e7ba:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e7be:	2b00      	cmp	r3, #0
 800e7c0:	d10b      	bne.n	800e7da <HAL_RCCEx_PeriphCLKConfig+0xb06>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800e7c2:	4b6c      	ldr	r3, [pc, #432]	; (800e974 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800e7c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e7c6:	f023 0107 	bic.w	r1, r3, #7
 800e7ca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e7ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800e7d2:	4a68      	ldr	r2, [pc, #416]	; (800e974 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800e7d4:	430b      	orrs	r3, r1
 800e7d6:	6593      	str	r3, [r2, #88]	; 0x58
 800e7d8:	e003      	b.n	800e7e2 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e7da:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e7de:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800e7e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e7e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7ea:	f002 0320 	and.w	r3, r2, #32
 800e7ee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800e7f2:	2300      	movs	r3, #0
 800e7f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800e7f8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800e7fc:	460b      	mov	r3, r1
 800e7fe:	4313      	orrs	r3, r2
 800e800:	d055      	beq.n	800e8ae <HAL_RCCEx_PeriphCLKConfig+0xbda>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800e802:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e806:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800e80a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e80e:	d033      	beq.n	800e878 <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800e810:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800e814:	d82c      	bhi.n	800e870 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800e816:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e81a:	d02f      	beq.n	800e87c <HAL_RCCEx_PeriphCLKConfig+0xba8>
 800e81c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800e820:	d826      	bhi.n	800e870 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800e822:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800e826:	d02b      	beq.n	800e880 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800e828:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 800e82c:	d820      	bhi.n	800e870 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800e82e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e832:	d012      	beq.n	800e85a <HAL_RCCEx_PeriphCLKConfig+0xb86>
 800e834:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e838:	d81a      	bhi.n	800e870 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d022      	beq.n	800e884 <HAL_RCCEx_PeriphCLKConfig+0xbb0>
 800e83e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800e842:	d115      	bne.n	800e870 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e844:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e848:	3308      	adds	r3, #8
 800e84a:	2100      	movs	r1, #0
 800e84c:	4618      	mov	r0, r3
 800e84e:	f000 febd 	bl	800f5cc <RCCEx_PLL2_Config>
 800e852:	4603      	mov	r3, r0
 800e854:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800e858:	e015      	b.n	800e886 <HAL_RCCEx_PeriphCLKConfig+0xbb2>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e85a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e85e:	3328      	adds	r3, #40	; 0x28
 800e860:	2102      	movs	r1, #2
 800e862:	4618      	mov	r0, r3
 800e864:	f000 ff64 	bl	800f730 <RCCEx_PLL3_Config>
 800e868:	4603      	mov	r3, r0
 800e86a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800e86e:	e00a      	b.n	800e886 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e870:	2301      	movs	r3, #1
 800e872:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800e876:	e006      	b.n	800e886 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800e878:	bf00      	nop
 800e87a:	e004      	b.n	800e886 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800e87c:	bf00      	nop
 800e87e:	e002      	b.n	800e886 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800e880:	bf00      	nop
 800e882:	e000      	b.n	800e886 <HAL_RCCEx_PeriphCLKConfig+0xbb2>
        break;
 800e884:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e886:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e88a:	2b00      	cmp	r3, #0
 800e88c:	d10b      	bne.n	800e8a6 <HAL_RCCEx_PeriphCLKConfig+0xbd2>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800e88e:	4b39      	ldr	r3, [pc, #228]	; (800e974 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800e890:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800e892:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800e896:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e89a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800e89e:	4a35      	ldr	r2, [pc, #212]	; (800e974 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800e8a0:	430b      	orrs	r3, r1
 800e8a2:	6553      	str	r3, [r2, #84]	; 0x54
 800e8a4:	e003      	b.n	800e8ae <HAL_RCCEx_PeriphCLKConfig+0xbda>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e8a6:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e8aa:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 800e8ae:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e8b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8b6:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800e8ba:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800e8be:	2300      	movs	r3, #0
 800e8c0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800e8c4:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800e8c8:	460b      	mov	r3, r1
 800e8ca:	4313      	orrs	r3, r2
 800e8cc:	d058      	beq.n	800e980 <HAL_RCCEx_PeriphCLKConfig+0xcac>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800e8ce:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e8d2:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800e8d6:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800e8da:	d033      	beq.n	800e944 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 800e8dc:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800e8e0:	d82c      	bhi.n	800e93c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800e8e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e8e6:	d02f      	beq.n	800e948 <HAL_RCCEx_PeriphCLKConfig+0xc74>
 800e8e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800e8ec:	d826      	bhi.n	800e93c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800e8ee:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e8f2:	d02b      	beq.n	800e94c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800e8f4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800e8f8:	d820      	bhi.n	800e93c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800e8fa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e8fe:	d012      	beq.n	800e926 <HAL_RCCEx_PeriphCLKConfig+0xc52>
 800e900:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e904:	d81a      	bhi.n	800e93c <HAL_RCCEx_PeriphCLKConfig+0xc68>
 800e906:	2b00      	cmp	r3, #0
 800e908:	d022      	beq.n	800e950 <HAL_RCCEx_PeriphCLKConfig+0xc7c>
 800e90a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e90e:	d115      	bne.n	800e93c <HAL_RCCEx_PeriphCLKConfig+0xc68>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e910:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e914:	3308      	adds	r3, #8
 800e916:	2100      	movs	r1, #0
 800e918:	4618      	mov	r0, r3
 800e91a:	f000 fe57 	bl	800f5cc <RCCEx_PLL2_Config>
 800e91e:	4603      	mov	r3, r0
 800e920:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800e924:	e015      	b.n	800e952 <HAL_RCCEx_PeriphCLKConfig+0xc7e>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e926:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e92a:	3328      	adds	r3, #40	; 0x28
 800e92c:	2102      	movs	r1, #2
 800e92e:	4618      	mov	r0, r3
 800e930:	f000 fefe 	bl	800f730 <RCCEx_PLL3_Config>
 800e934:	4603      	mov	r3, r0
 800e936:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800e93a:	e00a      	b.n	800e952 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800e93c:	2301      	movs	r3, #1
 800e93e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800e942:	e006      	b.n	800e952 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800e944:	bf00      	nop
 800e946:	e004      	b.n	800e952 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800e948:	bf00      	nop
 800e94a:	e002      	b.n	800e952 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800e94c:	bf00      	nop
 800e94e:	e000      	b.n	800e952 <HAL_RCCEx_PeriphCLKConfig+0xc7e>
        break;
 800e950:	bf00      	nop
    }

    if (ret == HAL_OK)
 800e952:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e956:	2b00      	cmp	r3, #0
 800e958:	d10e      	bne.n	800e978 <HAL_RCCEx_PeriphCLKConfig+0xca4>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800e95a:	4b06      	ldr	r3, [pc, #24]	; (800e974 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800e95c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800e95e:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 800e962:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e966:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 800e96a:	4a02      	ldr	r2, [pc, #8]	; (800e974 <HAL_RCCEx_PeriphCLKConfig+0xca0>)
 800e96c:	430b      	orrs	r3, r1
 800e96e:	6593      	str	r3, [r2, #88]	; 0x58
 800e970:	e006      	b.n	800e980 <HAL_RCCEx_PeriphCLKConfig+0xcac>
 800e972:	bf00      	nop
 800e974:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800e978:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800e97c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800e980:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e984:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e988:	f002 0380 	and.w	r3, r2, #128	; 0x80
 800e98c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800e990:	2300      	movs	r3, #0
 800e992:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800e996:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800e99a:	460b      	mov	r3, r1
 800e99c:	4313      	orrs	r3, r2
 800e99e:	d055      	beq.n	800ea4c <HAL_RCCEx_PeriphCLKConfig+0xd78>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 800e9a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e9a4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800e9a8:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800e9ac:	d033      	beq.n	800ea16 <HAL_RCCEx_PeriphCLKConfig+0xd42>
 800e9ae:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 800e9b2:	d82c      	bhi.n	800ea0e <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800e9b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e9b8:	d02f      	beq.n	800ea1a <HAL_RCCEx_PeriphCLKConfig+0xd46>
 800e9ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e9be:	d826      	bhi.n	800ea0e <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800e9c0:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800e9c4:	d02b      	beq.n	800ea1e <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 800e9c6:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800e9ca:	d820      	bhi.n	800ea0e <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800e9cc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e9d0:	d012      	beq.n	800e9f8 <HAL_RCCEx_PeriphCLKConfig+0xd24>
 800e9d2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800e9d6:	d81a      	bhi.n	800ea0e <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 800e9d8:	2b00      	cmp	r3, #0
 800e9da:	d022      	beq.n	800ea22 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 800e9dc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800e9e0:	d115      	bne.n	800ea0e <HAL_RCCEx_PeriphCLKConfig+0xd3a>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800e9e2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e9e6:	3308      	adds	r3, #8
 800e9e8:	2100      	movs	r1, #0
 800e9ea:	4618      	mov	r0, r3
 800e9ec:	f000 fdee 	bl	800f5cc <RCCEx_PLL2_Config>
 800e9f0:	4603      	mov	r3, r0
 800e9f2:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800e9f6:	e015      	b.n	800ea24 <HAL_RCCEx_PeriphCLKConfig+0xd50>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800e9f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800e9fc:	3328      	adds	r3, #40	; 0x28
 800e9fe:	2102      	movs	r1, #2
 800ea00:	4618      	mov	r0, r3
 800ea02:	f000 fe95 	bl	800f730 <RCCEx_PLL3_Config>
 800ea06:	4603      	mov	r3, r0
 800ea08:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800ea0c:	e00a      	b.n	800ea24 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ea0e:	2301      	movs	r3, #1
 800ea10:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800ea14:	e006      	b.n	800ea24 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800ea16:	bf00      	nop
 800ea18:	e004      	b.n	800ea24 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800ea1a:	bf00      	nop
 800ea1c:	e002      	b.n	800ea24 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800ea1e:	bf00      	nop
 800ea20:	e000      	b.n	800ea24 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 800ea22:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ea24:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d10b      	bne.n	800ea44 <HAL_RCCEx_PeriphCLKConfig+0xd70>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800ea2c:	4ba1      	ldr	r3, [pc, #644]	; (800ecb4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800ea2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ea30:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 800ea34:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ea38:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800ea3c:	4a9d      	ldr	r2, [pc, #628]	; (800ecb4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800ea3e:	430b      	orrs	r3, r1
 800ea40:	6593      	str	r3, [r2, #88]	; 0x58
 800ea42:	e003      	b.n	800ea4c <HAL_RCCEx_PeriphCLKConfig+0xd78>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ea44:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ea48:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800ea4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ea50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea54:	f002 0308 	and.w	r3, r2, #8
 800ea58:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800ea5c:	2300      	movs	r3, #0
 800ea5e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800ea62:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 800ea66:	460b      	mov	r3, r1
 800ea68:	4313      	orrs	r3, r2
 800ea6a:	d01e      	beq.n	800eaaa <HAL_RCCEx_PeriphCLKConfig+0xdd6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 800ea6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ea70:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ea74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ea78:	d10c      	bne.n	800ea94 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ea7a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ea7e:	3328      	adds	r3, #40	; 0x28
 800ea80:	2102      	movs	r1, #2
 800ea82:	4618      	mov	r0, r3
 800ea84:	f000 fe54 	bl	800f730 <RCCEx_PLL3_Config>
 800ea88:	4603      	mov	r3, r0
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d002      	beq.n	800ea94 <HAL_RCCEx_PeriphCLKConfig+0xdc0>
      {
        status = HAL_ERROR;
 800ea8e:	2301      	movs	r3, #1
 800ea90:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800ea94:	4b87      	ldr	r3, [pc, #540]	; (800ecb4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800ea96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ea98:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800ea9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eaa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800eaa4:	4a83      	ldr	r2, [pc, #524]	; (800ecb4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800eaa6:	430b      	orrs	r3, r1
 800eaa8:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800eaaa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eaae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eab2:	f002 0310 	and.w	r3, r2, #16
 800eab6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800eaba:	2300      	movs	r3, #0
 800eabc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800eac0:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 800eac4:	460b      	mov	r3, r1
 800eac6:	4313      	orrs	r3, r2
 800eac8:	d01e      	beq.n	800eb08 <HAL_RCCEx_PeriphCLKConfig+0xe34>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 800eaca:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eace:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800ead2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ead6:	d10c      	bne.n	800eaf2 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ead8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eadc:	3328      	adds	r3, #40	; 0x28
 800eade:	2102      	movs	r1, #2
 800eae0:	4618      	mov	r0, r3
 800eae2:	f000 fe25 	bl	800f730 <RCCEx_PLL3_Config>
 800eae6:	4603      	mov	r3, r0
 800eae8:	2b00      	cmp	r3, #0
 800eaea:	d002      	beq.n	800eaf2 <HAL_RCCEx_PeriphCLKConfig+0xe1e>
      {
        status = HAL_ERROR;
 800eaec:	2301      	movs	r3, #1
 800eaee:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800eaf2:	4b70      	ldr	r3, [pc, #448]	; (800ecb4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800eaf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eaf6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800eafa:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eafe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800eb02:	4a6c      	ldr	r2, [pc, #432]	; (800ecb4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800eb04:	430b      	orrs	r3, r1
 800eb06:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800eb08:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eb0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb10:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 800eb14:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800eb18:	2300      	movs	r3, #0
 800eb1a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800eb1e:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 800eb22:	460b      	mov	r3, r1
 800eb24:	4313      	orrs	r3, r2
 800eb26:	d03e      	beq.n	800eba6 <HAL_RCCEx_PeriphCLKConfig+0xed2>
  {
    switch (PeriphClkInit->AdcClockSelection)
 800eb28:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eb2c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800eb30:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800eb34:	d022      	beq.n	800eb7c <HAL_RCCEx_PeriphCLKConfig+0xea8>
 800eb36:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800eb3a:	d81b      	bhi.n	800eb74 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d003      	beq.n	800eb48 <HAL_RCCEx_PeriphCLKConfig+0xe74>
 800eb40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800eb44:	d00b      	beq.n	800eb5e <HAL_RCCEx_PeriphCLKConfig+0xe8a>
 800eb46:	e015      	b.n	800eb74 <HAL_RCCEx_PeriphCLKConfig+0xea0>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800eb48:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eb4c:	3308      	adds	r3, #8
 800eb4e:	2100      	movs	r1, #0
 800eb50:	4618      	mov	r0, r3
 800eb52:	f000 fd3b 	bl	800f5cc <RCCEx_PLL2_Config>
 800eb56:	4603      	mov	r3, r0
 800eb58:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 800eb5c:	e00f      	b.n	800eb7e <HAL_RCCEx_PeriphCLKConfig+0xeaa>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800eb5e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eb62:	3328      	adds	r3, #40	; 0x28
 800eb64:	2102      	movs	r1, #2
 800eb66:	4618      	mov	r0, r3
 800eb68:	f000 fde2 	bl	800f730 <RCCEx_PLL3_Config>
 800eb6c:	4603      	mov	r3, r0
 800eb6e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* ADC clock source configuration done later after clock selection check */
        break;
 800eb72:	e004      	b.n	800eb7e <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800eb74:	2301      	movs	r3, #1
 800eb76:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800eb7a:	e000      	b.n	800eb7e <HAL_RCCEx_PeriphCLKConfig+0xeaa>
        break;
 800eb7c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800eb7e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d10b      	bne.n	800eb9e <HAL_RCCEx_PeriphCLKConfig+0xeca>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800eb86:	4b4b      	ldr	r3, [pc, #300]	; (800ecb4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800eb88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800eb8a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800eb8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eb92:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 800eb96:	4a47      	ldr	r2, [pc, #284]	; (800ecb4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800eb98:	430b      	orrs	r3, r1
 800eb9a:	6593      	str	r3, [r2, #88]	; 0x58
 800eb9c:	e003      	b.n	800eba6 <HAL_RCCEx_PeriphCLKConfig+0xed2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eb9e:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800eba2:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800eba6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ebaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebae:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 800ebb2:	67bb      	str	r3, [r7, #120]	; 0x78
 800ebb4:	2300      	movs	r3, #0
 800ebb6:	67fb      	str	r3, [r7, #124]	; 0x7c
 800ebb8:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 800ebbc:	460b      	mov	r3, r1
 800ebbe:	4313      	orrs	r3, r2
 800ebc0:	d03b      	beq.n	800ec3a <HAL_RCCEx_PeriphCLKConfig+0xf66>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800ebc2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ebc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ebca:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ebce:	d01f      	beq.n	800ec10 <HAL_RCCEx_PeriphCLKConfig+0xf3c>
 800ebd0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800ebd4:	d818      	bhi.n	800ec08 <HAL_RCCEx_PeriphCLKConfig+0xf34>
 800ebd6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ebda:	d003      	beq.n	800ebe4 <HAL_RCCEx_PeriphCLKConfig+0xf10>
 800ebdc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ebe0:	d007      	beq.n	800ebf2 <HAL_RCCEx_PeriphCLKConfig+0xf1e>
 800ebe2:	e011      	b.n	800ec08 <HAL_RCCEx_PeriphCLKConfig+0xf34>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ebe4:	4b33      	ldr	r3, [pc, #204]	; (800ecb4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800ebe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ebe8:	4a32      	ldr	r2, [pc, #200]	; (800ecb4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800ebea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ebee:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800ebf0:	e00f      	b.n	800ec12 <HAL_RCCEx_PeriphCLKConfig+0xf3e>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800ebf2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ebf6:	3328      	adds	r3, #40	; 0x28
 800ebf8:	2101      	movs	r1, #1
 800ebfa:	4618      	mov	r0, r3
 800ebfc:	f000 fd98 	bl	800f730 <RCCEx_PLL3_Config>
 800ec00:	4603      	mov	r3, r0
 800ec02:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* USB clock source configuration done later after clock selection check */
        break;
 800ec06:	e004      	b.n	800ec12 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ec08:	2301      	movs	r3, #1
 800ec0a:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800ec0e:	e000      	b.n	800ec12 <HAL_RCCEx_PeriphCLKConfig+0xf3e>
        break;
 800ec10:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ec12:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d10b      	bne.n	800ec32 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ec1a:	4b26      	ldr	r3, [pc, #152]	; (800ecb4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800ec1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ec1e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800ec22:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ec26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ec2a:	4a22      	ldr	r2, [pc, #136]	; (800ecb4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800ec2c:	430b      	orrs	r3, r1
 800ec2e:	6553      	str	r3, [r2, #84]	; 0x54
 800ec30:	e003      	b.n	800ec3a <HAL_RCCEx_PeriphCLKConfig+0xf66>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ec32:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ec36:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 800ec3a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ec3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec42:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 800ec46:	673b      	str	r3, [r7, #112]	; 0x70
 800ec48:	2300      	movs	r3, #0
 800ec4a:	677b      	str	r3, [r7, #116]	; 0x74
 800ec4c:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 800ec50:	460b      	mov	r3, r1
 800ec52:	4313      	orrs	r3, r2
 800ec54:	d034      	beq.n	800ecc0 <HAL_RCCEx_PeriphCLKConfig+0xfec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800ec56:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ec5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d003      	beq.n	800ec68 <HAL_RCCEx_PeriphCLKConfig+0xf94>
 800ec60:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ec64:	d007      	beq.n	800ec76 <HAL_RCCEx_PeriphCLKConfig+0xfa2>
 800ec66:	e011      	b.n	800ec8c <HAL_RCCEx_PeriphCLKConfig+0xfb8>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ec68:	4b12      	ldr	r3, [pc, #72]	; (800ecb4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800ec6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ec6c:	4a11      	ldr	r2, [pc, #68]	; (800ecb4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800ec6e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ec72:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800ec74:	e00e      	b.n	800ec94 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ec76:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ec7a:	3308      	adds	r3, #8
 800ec7c:	2102      	movs	r1, #2
 800ec7e:	4618      	mov	r0, r3
 800ec80:	f000 fca4 	bl	800f5cc <RCCEx_PLL2_Config>
 800ec84:	4603      	mov	r3, r0
 800ec86:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800ec8a:	e003      	b.n	800ec94 <HAL_RCCEx_PeriphCLKConfig+0xfc0>

      default:
        ret = HAL_ERROR;
 800ec8c:	2301      	movs	r3, #1
 800ec8e:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800ec92:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ec94:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	d10d      	bne.n	800ecb8 <HAL_RCCEx_PeriphCLKConfig+0xfe4>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 800ec9c:	4b05      	ldr	r3, [pc, #20]	; (800ecb4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800ec9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800eca0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800eca4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eca8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ecaa:	4a02      	ldr	r2, [pc, #8]	; (800ecb4 <HAL_RCCEx_PeriphCLKConfig+0xfe0>)
 800ecac:	430b      	orrs	r3, r1
 800ecae:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ecb0:	e006      	b.n	800ecc0 <HAL_RCCEx_PeriphCLKConfig+0xfec>
 800ecb2:	bf00      	nop
 800ecb4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ecb8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ecbc:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800ecc0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ecc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecc8:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 800eccc:	66bb      	str	r3, [r7, #104]	; 0x68
 800ecce:	2300      	movs	r3, #0
 800ecd0:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ecd2:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 800ecd6:	460b      	mov	r3, r1
 800ecd8:	4313      	orrs	r3, r2
 800ecda:	d00c      	beq.n	800ecf6 <HAL_RCCEx_PeriphCLKConfig+0x1022>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800ecdc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ece0:	3328      	adds	r3, #40	; 0x28
 800ece2:	2102      	movs	r1, #2
 800ece4:	4618      	mov	r0, r3
 800ece6:	f000 fd23 	bl	800f730 <RCCEx_PLL3_Config>
 800ecea:	4603      	mov	r3, r0
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	d002      	beq.n	800ecf6 <HAL_RCCEx_PeriphCLKConfig+0x1022>
    {
      status = HAL_ERROR;
 800ecf0:	2301      	movs	r3, #1
 800ecf2:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800ecf6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ecfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecfe:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 800ed02:	663b      	str	r3, [r7, #96]	; 0x60
 800ed04:	2300      	movs	r3, #0
 800ed06:	667b      	str	r3, [r7, #100]	; 0x64
 800ed08:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 800ed0c:	460b      	mov	r3, r1
 800ed0e:	4313      	orrs	r3, r2
 800ed10:	d038      	beq.n	800ed84 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
  {

    switch (PeriphClkInit->RngClockSelection)
 800ed12:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ed16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ed1a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ed1e:	d018      	beq.n	800ed52 <HAL_RCCEx_PeriphCLKConfig+0x107e>
 800ed20:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ed24:	d811      	bhi.n	800ed4a <HAL_RCCEx_PeriphCLKConfig+0x1076>
 800ed26:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ed2a:	d014      	beq.n	800ed56 <HAL_RCCEx_PeriphCLKConfig+0x1082>
 800ed2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ed30:	d80b      	bhi.n	800ed4a <HAL_RCCEx_PeriphCLKConfig+0x1076>
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d011      	beq.n	800ed5a <HAL_RCCEx_PeriphCLKConfig+0x1086>
 800ed36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800ed3a:	d106      	bne.n	800ed4a <HAL_RCCEx_PeriphCLKConfig+0x1076>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800ed3c:	4bc3      	ldr	r3, [pc, #780]	; (800f04c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800ed3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed40:	4ac2      	ldr	r2, [pc, #776]	; (800f04c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800ed42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ed46:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800ed48:	e008      	b.n	800ed5c <HAL_RCCEx_PeriphCLKConfig+0x1088>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800ed4a:	2301      	movs	r3, #1
 800ed4c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
        break;
 800ed50:	e004      	b.n	800ed5c <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800ed52:	bf00      	nop
 800ed54:	e002      	b.n	800ed5c <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800ed56:	bf00      	nop
 800ed58:	e000      	b.n	800ed5c <HAL_RCCEx_PeriphCLKConfig+0x1088>
        break;
 800ed5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800ed5c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	d10b      	bne.n	800ed7c <HAL_RCCEx_PeriphCLKConfig+0x10a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ed64:	4bb9      	ldr	r3, [pc, #740]	; (800f04c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800ed66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ed68:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800ed6c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ed70:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ed74:	4ab5      	ldr	r2, [pc, #724]	; (800f04c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800ed76:	430b      	orrs	r3, r1
 800ed78:	6553      	str	r3, [r2, #84]	; 0x54
 800ed7a:	e003      	b.n	800ed84 <HAL_RCCEx_PeriphCLKConfig+0x10b0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ed7c:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ed80:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800ed84:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ed88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed8c:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 800ed90:	65bb      	str	r3, [r7, #88]	; 0x58
 800ed92:	2300      	movs	r3, #0
 800ed94:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ed96:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 800ed9a:	460b      	mov	r3, r1
 800ed9c:	4313      	orrs	r3, r2
 800ed9e:	d009      	beq.n	800edb4 <HAL_RCCEx_PeriphCLKConfig+0x10e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800eda0:	4baa      	ldr	r3, [pc, #680]	; (800f04c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800eda2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800eda4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800eda8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800edac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800edae:	4aa7      	ldr	r2, [pc, #668]	; (800f04c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800edb0:	430b      	orrs	r3, r1
 800edb2:	6513      	str	r3, [r2, #80]	; 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800edb4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800edb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edbc:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 800edc0:	653b      	str	r3, [r7, #80]	; 0x50
 800edc2:	2300      	movs	r3, #0
 800edc4:	657b      	str	r3, [r7, #84]	; 0x54
 800edc6:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 800edca:	460b      	mov	r3, r1
 800edcc:	4313      	orrs	r3, r2
 800edce:	d009      	beq.n	800ede4 <HAL_RCCEx_PeriphCLKConfig+0x1110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800edd0:	4b9e      	ldr	r3, [pc, #632]	; (800f04c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800edd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800edd4:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 800edd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eddc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800edde:	4a9b      	ldr	r2, [pc, #620]	; (800f04c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800ede0:	430b      	orrs	r3, r1
 800ede2:	6513      	str	r3, [r2, #80]	; 0x50
  }

#if defined(DFSDM2_BASE)
  /*------------------------------ DFSDM2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
 800ede4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ede8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edec:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 800edf0:	64bb      	str	r3, [r7, #72]	; 0x48
 800edf2:	2300      	movs	r3, #0
 800edf4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800edf6:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 800edfa:	460b      	mov	r3, r1
 800edfc:	4313      	orrs	r3, r2
 800edfe:	d009      	beq.n	800ee14 <HAL_RCCEx_PeriphCLKConfig+0x1140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));

    /* Configure the DFSDM2 interface clock source */
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
 800ee00:	4b92      	ldr	r3, [pc, #584]	; (800f04c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800ee02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ee04:	f023 6100 	bic.w	r1, r3, #134217728	; 0x8000000
 800ee08:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ee0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ee0e:	4a8f      	ldr	r2, [pc, #572]	; (800f04c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800ee10:	430b      	orrs	r3, r1
 800ee12:	6593      	str	r3, [r2, #88]	; 0x58
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800ee14:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ee18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee1c:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 800ee20:	643b      	str	r3, [r7, #64]	; 0x40
 800ee22:	2300      	movs	r3, #0
 800ee24:	647b      	str	r3, [r7, #68]	; 0x44
 800ee26:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 800ee2a:	460b      	mov	r3, r1
 800ee2c:	4313      	orrs	r3, r2
 800ee2e:	d00e      	beq.n	800ee4e <HAL_RCCEx_PeriphCLKConfig+0x117a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800ee30:	4b86      	ldr	r3, [pc, #536]	; (800f04c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800ee32:	691b      	ldr	r3, [r3, #16]
 800ee34:	4a85      	ldr	r2, [pc, #532]	; (800f04c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800ee36:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ee3a:	6113      	str	r3, [r2, #16]
 800ee3c:	4b83      	ldr	r3, [pc, #524]	; (800f04c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800ee3e:	6919      	ldr	r1, [r3, #16]
 800ee40:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ee44:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800ee48:	4a80      	ldr	r2, [pc, #512]	; (800f04c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800ee4a:	430b      	orrs	r3, r1
 800ee4c:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800ee4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ee52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee56:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 800ee5a:	63bb      	str	r3, [r7, #56]	; 0x38
 800ee5c:	2300      	movs	r3, #0
 800ee5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800ee60:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 800ee64:	460b      	mov	r3, r1
 800ee66:	4313      	orrs	r3, r2
 800ee68:	d009      	beq.n	800ee7e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800ee6a:	4b78      	ldr	r3, [pc, #480]	; (800f04c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800ee6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ee6e:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 800ee72:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ee76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ee78:	4a74      	ldr	r2, [pc, #464]	; (800f04c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800ee7a:	430b      	orrs	r3, r1
 800ee7c:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800ee7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ee82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ee86:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 800ee8a:	633b      	str	r3, [r7, #48]	; 0x30
 800ee8c:	2300      	movs	r3, #0
 800ee8e:	637b      	str	r3, [r7, #52]	; 0x34
 800ee90:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 800ee94:	460b      	mov	r3, r1
 800ee96:	4313      	orrs	r3, r2
 800ee98:	d00a      	beq.n	800eeb0 <HAL_RCCEx_PeriphCLKConfig+0x11dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800ee9a:	4b6c      	ldr	r3, [pc, #432]	; (800f04c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800ee9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ee9e:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 800eea2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eea6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800eeaa:	4a68      	ldr	r2, [pc, #416]	; (800f04c <HAL_RCCEx_PeriphCLKConfig+0x1378>)
 800eeac:	430b      	orrs	r3, r1
 800eeae:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800eeb0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eeb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeb8:	2100      	movs	r1, #0
 800eeba:	62b9      	str	r1, [r7, #40]	; 0x28
 800eebc:	f003 0301 	and.w	r3, r3, #1
 800eec0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800eec2:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 800eec6:	460b      	mov	r3, r1
 800eec8:	4313      	orrs	r3, r2
 800eeca:	d011      	beq.n	800eef0 <HAL_RCCEx_PeriphCLKConfig+0x121c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800eecc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eed0:	3308      	adds	r3, #8
 800eed2:	2100      	movs	r1, #0
 800eed4:	4618      	mov	r0, r3
 800eed6:	f000 fb79 	bl	800f5cc <RCCEx_PLL2_Config>
 800eeda:	4603      	mov	r3, r0
 800eedc:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 800eee0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800eee4:	2b00      	cmp	r3, #0
 800eee6:	d003      	beq.n	800eef0 <HAL_RCCEx_PeriphCLKConfig+0x121c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800eee8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800eeec:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800eef0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eef8:	2100      	movs	r1, #0
 800eefa:	6239      	str	r1, [r7, #32]
 800eefc:	f003 0302 	and.w	r3, r3, #2
 800ef00:	627b      	str	r3, [r7, #36]	; 0x24
 800ef02:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800ef06:	460b      	mov	r3, r1
 800ef08:	4313      	orrs	r3, r2
 800ef0a:	d011      	beq.n	800ef30 <HAL_RCCEx_PeriphCLKConfig+0x125c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800ef0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ef10:	3308      	adds	r3, #8
 800ef12:	2101      	movs	r1, #1
 800ef14:	4618      	mov	r0, r3
 800ef16:	f000 fb59 	bl	800f5cc <RCCEx_PLL2_Config>
 800ef1a:	4603      	mov	r3, r0
 800ef1c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 800ef20:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d003      	beq.n	800ef30 <HAL_RCCEx_PeriphCLKConfig+0x125c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ef28:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ef2c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800ef30:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ef34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef38:	2100      	movs	r1, #0
 800ef3a:	61b9      	str	r1, [r7, #24]
 800ef3c:	f003 0304 	and.w	r3, r3, #4
 800ef40:	61fb      	str	r3, [r7, #28]
 800ef42:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800ef46:	460b      	mov	r3, r1
 800ef48:	4313      	orrs	r3, r2
 800ef4a:	d011      	beq.n	800ef70 <HAL_RCCEx_PeriphCLKConfig+0x129c>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800ef4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ef50:	3308      	adds	r3, #8
 800ef52:	2102      	movs	r1, #2
 800ef54:	4618      	mov	r0, r3
 800ef56:	f000 fb39 	bl	800f5cc <RCCEx_PLL2_Config>
 800ef5a:	4603      	mov	r3, r0
 800ef5c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 800ef60:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d003      	beq.n	800ef70 <HAL_RCCEx_PeriphCLKConfig+0x129c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ef68:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800ef6c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800ef70:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ef74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef78:	2100      	movs	r1, #0
 800ef7a:	6139      	str	r1, [r7, #16]
 800ef7c:	f003 0308 	and.w	r3, r3, #8
 800ef80:	617b      	str	r3, [r7, #20]
 800ef82:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800ef86:	460b      	mov	r3, r1
 800ef88:	4313      	orrs	r3, r2
 800ef8a:	d011      	beq.n	800efb0 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800ef8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800ef90:	3328      	adds	r3, #40	; 0x28
 800ef92:	2100      	movs	r1, #0
 800ef94:	4618      	mov	r0, r3
 800ef96:	f000 fbcb 	bl	800f730 <RCCEx_PLL3_Config>
 800ef9a:	4603      	mov	r3, r0
 800ef9c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
  
    if (ret == HAL_OK)
 800efa0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d003      	beq.n	800efb0 <HAL_RCCEx_PeriphCLKConfig+0x12dc>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800efa8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800efac:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800efb0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800efb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efb8:	2100      	movs	r1, #0
 800efba:	60b9      	str	r1, [r7, #8]
 800efbc:	f003 0310 	and.w	r3, r3, #16
 800efc0:	60fb      	str	r3, [r7, #12]
 800efc2:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800efc6:	460b      	mov	r3, r1
 800efc8:	4313      	orrs	r3, r2
 800efca:	d011      	beq.n	800eff0 <HAL_RCCEx_PeriphCLKConfig+0x131c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800efcc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800efd0:	3328      	adds	r3, #40	; 0x28
 800efd2:	2101      	movs	r1, #1
 800efd4:	4618      	mov	r0, r3
 800efd6:	f000 fbab 	bl	800f730 <RCCEx_PLL3_Config>
 800efda:	4603      	mov	r3, r0
 800efdc:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 800efe0:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d003      	beq.n	800eff0 <HAL_RCCEx_PeriphCLKConfig+0x131c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800efe8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800efec:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800eff0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800eff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eff8:	2100      	movs	r1, #0
 800effa:	6039      	str	r1, [r7, #0]
 800effc:	f003 0320 	and.w	r3, r3, #32
 800f000:	607b      	str	r3, [r7, #4]
 800f002:	e9d7 1200 	ldrd	r1, r2, [r7]
 800f006:	460b      	mov	r3, r1
 800f008:	4313      	orrs	r3, r2
 800f00a:	d011      	beq.n	800f030 <HAL_RCCEx_PeriphCLKConfig+0x135c>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800f00c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800f010:	3328      	adds	r3, #40	; 0x28
 800f012:	2102      	movs	r1, #2
 800f014:	4618      	mov	r0, r3
 800f016:	f000 fb8b 	bl	800f730 <RCCEx_PLL3_Config>
 800f01a:	4603      	mov	r3, r0
 800f01c:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    
    if (ret == HAL_OK)
 800f020:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f024:	2b00      	cmp	r3, #0
 800f026:	d003      	beq.n	800f030 <HAL_RCCEx_PeriphCLKConfig+0x135c>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800f028:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 800f02c:	f887 311e 	strb.w	r3, [r7, #286]	; 0x11e
    } 
  }

  if (status == HAL_OK)
 800f030:	f897 311e 	ldrb.w	r3, [r7, #286]	; 0x11e
 800f034:	2b00      	cmp	r3, #0
 800f036:	d101      	bne.n	800f03c <HAL_RCCEx_PeriphCLKConfig+0x1368>
  {
    return HAL_OK;
 800f038:	2300      	movs	r3, #0
 800f03a:	e000      	b.n	800f03e <HAL_RCCEx_PeriphCLKConfig+0x136a>
  }
  return HAL_ERROR;
 800f03c:	2301      	movs	r3, #1
}
 800f03e:	4618      	mov	r0, r3
 800f040:	f507 7790 	add.w	r7, r7, #288	; 0x120
 800f044:	46bd      	mov	sp, r7
 800f046:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f04a:	bf00      	nop
 800f04c:	58024400 	.word	0x58024400

0800f050 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800f050:	b580      	push	{r7, lr}
 800f052:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
 800f054:	f7fe fde2 	bl	800dc1c <HAL_RCC_GetHCLKFreq>
 800f058:	4602      	mov	r2, r0
 800f05a:	4b06      	ldr	r3, [pc, #24]	; (800f074 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800f05c:	6a1b      	ldr	r3, [r3, #32]
 800f05e:	091b      	lsrs	r3, r3, #4
 800f060:	f003 0307 	and.w	r3, r3, #7
 800f064:	4904      	ldr	r1, [pc, #16]	; (800f078 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800f066:	5ccb      	ldrb	r3, [r1, r3]
 800f068:	f003 031f 	and.w	r3, r3, #31
 800f06c:	fa22 f303 	lsr.w	r3, r2, r3
#endif
}
 800f070:	4618      	mov	r0, r3
 800f072:	bd80      	pop	{r7, pc}
 800f074:	58024400 	.word	0x58024400
 800f078:	0801f4e8 	.word	0x0801f4e8

0800f07c <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800f07c:	b480      	push	{r7}
 800f07e:	b089      	sub	sp, #36	; 0x24
 800f080:	af00      	add	r7, sp, #0
 800f082:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f084:	4ba1      	ldr	r3, [pc, #644]	; (800f30c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f088:	f003 0303 	and.w	r3, r3, #3
 800f08c:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800f08e:	4b9f      	ldr	r3, [pc, #636]	; (800f30c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f092:	0b1b      	lsrs	r3, r3, #12
 800f094:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f098:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800f09a:	4b9c      	ldr	r3, [pc, #624]	; (800f30c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f09c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f09e:	091b      	lsrs	r3, r3, #4
 800f0a0:	f003 0301 	and.w	r3, r3, #1
 800f0a4:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800f0a6:	4b99      	ldr	r3, [pc, #612]	; (800f30c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f0a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f0aa:	08db      	lsrs	r3, r3, #3
 800f0ac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f0b0:	693a      	ldr	r2, [r7, #16]
 800f0b2:	fb02 f303 	mul.w	r3, r2, r3
 800f0b6:	ee07 3a90 	vmov	s15, r3
 800f0ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f0be:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800f0c2:	697b      	ldr	r3, [r7, #20]
 800f0c4:	2b00      	cmp	r3, #0
 800f0c6:	f000 8111 	beq.w	800f2ec <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800f0ca:	69bb      	ldr	r3, [r7, #24]
 800f0cc:	2b02      	cmp	r3, #2
 800f0ce:	f000 8083 	beq.w	800f1d8 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800f0d2:	69bb      	ldr	r3, [r7, #24]
 800f0d4:	2b02      	cmp	r3, #2
 800f0d6:	f200 80a1 	bhi.w	800f21c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800f0da:	69bb      	ldr	r3, [r7, #24]
 800f0dc:	2b00      	cmp	r3, #0
 800f0de:	d003      	beq.n	800f0e8 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800f0e0:	69bb      	ldr	r3, [r7, #24]
 800f0e2:	2b01      	cmp	r3, #1
 800f0e4:	d056      	beq.n	800f194 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800f0e6:	e099      	b.n	800f21c <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f0e8:	4b88      	ldr	r3, [pc, #544]	; (800f30c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f0ea:	681b      	ldr	r3, [r3, #0]
 800f0ec:	f003 0320 	and.w	r3, r3, #32
 800f0f0:	2b00      	cmp	r3, #0
 800f0f2:	d02d      	beq.n	800f150 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f0f4:	4b85      	ldr	r3, [pc, #532]	; (800f30c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	08db      	lsrs	r3, r3, #3
 800f0fa:	f003 0303 	and.w	r3, r3, #3
 800f0fe:	4a84      	ldr	r2, [pc, #528]	; (800f310 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800f100:	fa22 f303 	lsr.w	r3, r2, r3
 800f104:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f106:	68bb      	ldr	r3, [r7, #8]
 800f108:	ee07 3a90 	vmov	s15, r3
 800f10c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f110:	697b      	ldr	r3, [r7, #20]
 800f112:	ee07 3a90 	vmov	s15, r3
 800f116:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f11a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f11e:	4b7b      	ldr	r3, [pc, #492]	; (800f30c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f122:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f126:	ee07 3a90 	vmov	s15, r3
 800f12a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f12e:	ed97 6a03 	vldr	s12, [r7, #12]
 800f132:	eddf 5a78 	vldr	s11, [pc, #480]	; 800f314 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f136:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f13a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f13e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f142:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f146:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f14a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800f14e:	e087      	b.n	800f260 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f150:	697b      	ldr	r3, [r7, #20]
 800f152:	ee07 3a90 	vmov	s15, r3
 800f156:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f15a:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800f318 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800f15e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f162:	4b6a      	ldr	r3, [pc, #424]	; (800f30c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f164:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f166:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f16a:	ee07 3a90 	vmov	s15, r3
 800f16e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f172:	ed97 6a03 	vldr	s12, [r7, #12]
 800f176:	eddf 5a67 	vldr	s11, [pc, #412]	; 800f314 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f17a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f17e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f182:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f186:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f18a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f18e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f192:	e065      	b.n	800f260 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f194:	697b      	ldr	r3, [r7, #20]
 800f196:	ee07 3a90 	vmov	s15, r3
 800f19a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f19e:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800f31c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800f1a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f1a6:	4b59      	ldr	r3, [pc, #356]	; (800f30c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f1a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f1aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f1ae:	ee07 3a90 	vmov	s15, r3
 800f1b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f1b6:	ed97 6a03 	vldr	s12, [r7, #12]
 800f1ba:	eddf 5a56 	vldr	s11, [pc, #344]	; 800f314 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f1be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f1c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f1c6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f1ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f1ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f1d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f1d6:	e043      	b.n	800f260 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f1d8:	697b      	ldr	r3, [r7, #20]
 800f1da:	ee07 3a90 	vmov	s15, r3
 800f1de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f1e2:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800f320 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800f1e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f1ea:	4b48      	ldr	r3, [pc, #288]	; (800f30c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f1ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f1ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f1f2:	ee07 3a90 	vmov	s15, r3
 800f1f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f1fa:	ed97 6a03 	vldr	s12, [r7, #12]
 800f1fe:	eddf 5a45 	vldr	s11, [pc, #276]	; 800f314 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f202:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f206:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f20a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f20e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f212:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f216:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f21a:	e021      	b.n	800f260 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800f21c:	697b      	ldr	r3, [r7, #20]
 800f21e:	ee07 3a90 	vmov	s15, r3
 800f222:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f226:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800f31c <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800f22a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f22e:	4b37      	ldr	r3, [pc, #220]	; (800f30c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f232:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f236:	ee07 3a90 	vmov	s15, r3
 800f23a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f23e:	ed97 6a03 	vldr	s12, [r7, #12]
 800f242:	eddf 5a34 	vldr	s11, [pc, #208]	; 800f314 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800f246:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f24a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f24e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f252:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f25a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f25e:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800f260:	4b2a      	ldr	r3, [pc, #168]	; (800f30c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f262:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f264:	0a5b      	lsrs	r3, r3, #9
 800f266:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f26a:	ee07 3a90 	vmov	s15, r3
 800f26e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f272:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f276:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f27a:	edd7 6a07 	vldr	s13, [r7, #28]
 800f27e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f282:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f286:	ee17 2a90 	vmov	r2, s15
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800f28e:	4b1f      	ldr	r3, [pc, #124]	; (800f30c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f292:	0c1b      	lsrs	r3, r3, #16
 800f294:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f298:	ee07 3a90 	vmov	s15, r3
 800f29c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f2a0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f2a4:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f2a8:	edd7 6a07 	vldr	s13, [r7, #28]
 800f2ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f2b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f2b4:	ee17 2a90 	vmov	r2, s15
 800f2b8:	687b      	ldr	r3, [r7, #4]
 800f2ba:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800f2bc:	4b13      	ldr	r3, [pc, #76]	; (800f30c <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800f2be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f2c0:	0e1b      	lsrs	r3, r3, #24
 800f2c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f2c6:	ee07 3a90 	vmov	s15, r3
 800f2ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f2ce:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f2d2:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f2d6:	edd7 6a07 	vldr	s13, [r7, #28]
 800f2da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f2de:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f2e2:	ee17 2a90 	vmov	r2, s15
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800f2ea:	e008      	b.n	800f2fe <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	2200      	movs	r2, #0
 800f2f0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	2200      	movs	r2, #0
 800f2f6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	2200      	movs	r2, #0
 800f2fc:	609a      	str	r2, [r3, #8]
}
 800f2fe:	bf00      	nop
 800f300:	3724      	adds	r7, #36	; 0x24
 800f302:	46bd      	mov	sp, r7
 800f304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f308:	4770      	bx	lr
 800f30a:	bf00      	nop
 800f30c:	58024400 	.word	0x58024400
 800f310:	03d09000 	.word	0x03d09000
 800f314:	46000000 	.word	0x46000000
 800f318:	4c742400 	.word	0x4c742400
 800f31c:	4a742400 	.word	0x4a742400
 800f320:	4bb71b00 	.word	0x4bb71b00

0800f324 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800f324:	b480      	push	{r7}
 800f326:	b089      	sub	sp, #36	; 0x24
 800f328:	af00      	add	r7, sp, #0
 800f32a:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800f32c:	4ba1      	ldr	r3, [pc, #644]	; (800f5b4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f32e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f330:	f003 0303 	and.w	r3, r3, #3
 800f334:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800f336:	4b9f      	ldr	r3, [pc, #636]	; (800f5b4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f338:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f33a:	0d1b      	lsrs	r3, r3, #20
 800f33c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f340:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800f342:	4b9c      	ldr	r3, [pc, #624]	; (800f5b4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f344:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f346:	0a1b      	lsrs	r3, r3, #8
 800f348:	f003 0301 	and.w	r3, r3, #1
 800f34c:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800f34e:	4b99      	ldr	r3, [pc, #612]	; (800f5b4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f352:	08db      	lsrs	r3, r3, #3
 800f354:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800f358:	693a      	ldr	r2, [r7, #16]
 800f35a:	fb02 f303 	mul.w	r3, r2, r3
 800f35e:	ee07 3a90 	vmov	s15, r3
 800f362:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f366:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800f36a:	697b      	ldr	r3, [r7, #20]
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	f000 8111 	beq.w	800f594 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800f372:	69bb      	ldr	r3, [r7, #24]
 800f374:	2b02      	cmp	r3, #2
 800f376:	f000 8083 	beq.w	800f480 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800f37a:	69bb      	ldr	r3, [r7, #24]
 800f37c:	2b02      	cmp	r3, #2
 800f37e:	f200 80a1 	bhi.w	800f4c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800f382:	69bb      	ldr	r3, [r7, #24]
 800f384:	2b00      	cmp	r3, #0
 800f386:	d003      	beq.n	800f390 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800f388:	69bb      	ldr	r3, [r7, #24]
 800f38a:	2b01      	cmp	r3, #1
 800f38c:	d056      	beq.n	800f43c <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800f38e:	e099      	b.n	800f4c4 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800f390:	4b88      	ldr	r3, [pc, #544]	; (800f5b4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f392:	681b      	ldr	r3, [r3, #0]
 800f394:	f003 0320 	and.w	r3, r3, #32
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d02d      	beq.n	800f3f8 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800f39c:	4b85      	ldr	r3, [pc, #532]	; (800f5b4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f39e:	681b      	ldr	r3, [r3, #0]
 800f3a0:	08db      	lsrs	r3, r3, #3
 800f3a2:	f003 0303 	and.w	r3, r3, #3
 800f3a6:	4a84      	ldr	r2, [pc, #528]	; (800f5b8 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800f3a8:	fa22 f303 	lsr.w	r3, r2, r3
 800f3ac:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f3ae:	68bb      	ldr	r3, [r7, #8]
 800f3b0:	ee07 3a90 	vmov	s15, r3
 800f3b4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f3b8:	697b      	ldr	r3, [r7, #20]
 800f3ba:	ee07 3a90 	vmov	s15, r3
 800f3be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f3c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f3c6:	4b7b      	ldr	r3, [pc, #492]	; (800f5b4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f3c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f3ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f3ce:	ee07 3a90 	vmov	s15, r3
 800f3d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f3d6:	ed97 6a03 	vldr	s12, [r7, #12]
 800f3da:	eddf 5a78 	vldr	s11, [pc, #480]	; 800f5bc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f3de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f3e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f3e6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f3ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f3ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f3f2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800f3f6:	e087      	b.n	800f508 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f3f8:	697b      	ldr	r3, [r7, #20]
 800f3fa:	ee07 3a90 	vmov	s15, r3
 800f3fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f402:	eddf 6a6f 	vldr	s13, [pc, #444]	; 800f5c0 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800f406:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f40a:	4b6a      	ldr	r3, [pc, #424]	; (800f5b4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f40c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f40e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f412:	ee07 3a90 	vmov	s15, r3
 800f416:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f41a:	ed97 6a03 	vldr	s12, [r7, #12]
 800f41e:	eddf 5a67 	vldr	s11, [pc, #412]	; 800f5bc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f422:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f426:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f42a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f42e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f432:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f436:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f43a:	e065      	b.n	800f508 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f43c:	697b      	ldr	r3, [r7, #20]
 800f43e:	ee07 3a90 	vmov	s15, r3
 800f442:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f446:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800f5c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800f44a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f44e:	4b59      	ldr	r3, [pc, #356]	; (800f5b4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f452:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f456:	ee07 3a90 	vmov	s15, r3
 800f45a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f45e:	ed97 6a03 	vldr	s12, [r7, #12]
 800f462:	eddf 5a56 	vldr	s11, [pc, #344]	; 800f5bc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f466:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f46a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f46e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f472:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f476:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f47a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f47e:	e043      	b.n	800f508 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f480:	697b      	ldr	r3, [r7, #20]
 800f482:	ee07 3a90 	vmov	s15, r3
 800f486:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f48a:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800f5c8 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800f48e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f492:	4b48      	ldr	r3, [pc, #288]	; (800f5b4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f496:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f49a:	ee07 3a90 	vmov	s15, r3
 800f49e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f4a2:	ed97 6a03 	vldr	s12, [r7, #12]
 800f4a6:	eddf 5a45 	vldr	s11, [pc, #276]	; 800f5bc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f4aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f4ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f4b2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f4b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f4ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f4be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f4c2:	e021      	b.n	800f508 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800f4c4:	697b      	ldr	r3, [r7, #20]
 800f4c6:	ee07 3a90 	vmov	s15, r3
 800f4ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f4ce:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800f5c4 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800f4d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800f4d6:	4b37      	ldr	r3, [pc, #220]	; (800f5b4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f4d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f4da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f4de:	ee07 3a90 	vmov	s15, r3
 800f4e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800f4e6:	ed97 6a03 	vldr	s12, [r7, #12]
 800f4ea:	eddf 5a34 	vldr	s11, [pc, #208]	; 800f5bc <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800f4ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800f4f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800f4f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800f4fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f4fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f502:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800f506:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800f508:	4b2a      	ldr	r3, [pc, #168]	; (800f5b4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f50a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f50c:	0a5b      	lsrs	r3, r3, #9
 800f50e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f512:	ee07 3a90 	vmov	s15, r3
 800f516:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f51a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f51e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f522:	edd7 6a07 	vldr	s13, [r7, #28]
 800f526:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f52a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f52e:	ee17 2a90 	vmov	r2, s15
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800f536:	4b1f      	ldr	r3, [pc, #124]	; (800f5b4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f53a:	0c1b      	lsrs	r3, r3, #16
 800f53c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f540:	ee07 3a90 	vmov	s15, r3
 800f544:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f548:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f54c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f550:	edd7 6a07 	vldr	s13, [r7, #28]
 800f554:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f558:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f55c:	ee17 2a90 	vmov	r2, s15
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800f564:	4b13      	ldr	r3, [pc, #76]	; (800f5b4 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800f566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f568:	0e1b      	lsrs	r3, r3, #24
 800f56a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f56e:	ee07 3a90 	vmov	s15, r3
 800f572:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f576:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800f57a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800f57e:	edd7 6a07 	vldr	s13, [r7, #28]
 800f582:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f586:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800f58a:	ee17 2a90 	vmov	r2, s15
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800f592:	e008      	b.n	800f5a6 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800f594:	687b      	ldr	r3, [r7, #4]
 800f596:	2200      	movs	r2, #0
 800f598:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	2200      	movs	r2, #0
 800f59e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800f5a0:	687b      	ldr	r3, [r7, #4]
 800f5a2:	2200      	movs	r2, #0
 800f5a4:	609a      	str	r2, [r3, #8]
}
 800f5a6:	bf00      	nop
 800f5a8:	3724      	adds	r7, #36	; 0x24
 800f5aa:	46bd      	mov	sp, r7
 800f5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5b0:	4770      	bx	lr
 800f5b2:	bf00      	nop
 800f5b4:	58024400 	.word	0x58024400
 800f5b8:	03d09000 	.word	0x03d09000
 800f5bc:	46000000 	.word	0x46000000
 800f5c0:	4c742400 	.word	0x4c742400
 800f5c4:	4a742400 	.word	0x4a742400
 800f5c8:	4bb71b00 	.word	0x4bb71b00

0800f5cc <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800f5cc:	b580      	push	{r7, lr}
 800f5ce:	b084      	sub	sp, #16
 800f5d0:	af00      	add	r7, sp, #0
 800f5d2:	6078      	str	r0, [r7, #4]
 800f5d4:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800f5d6:	2300      	movs	r3, #0
 800f5d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800f5da:	4b53      	ldr	r3, [pc, #332]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f5dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f5de:	f003 0303 	and.w	r3, r3, #3
 800f5e2:	2b03      	cmp	r3, #3
 800f5e4:	d101      	bne.n	800f5ea <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800f5e6:	2301      	movs	r3, #1
 800f5e8:	e099      	b.n	800f71e <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800f5ea:	4b4f      	ldr	r3, [pc, #316]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f5ec:	681b      	ldr	r3, [r3, #0]
 800f5ee:	4a4e      	ldr	r2, [pc, #312]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f5f0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800f5f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f5f6:	f7f7 f9ab 	bl	8006950 <HAL_GetTick>
 800f5fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800f5fc:	e008      	b.n	800f610 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800f5fe:	f7f7 f9a7 	bl	8006950 <HAL_GetTick>
 800f602:	4602      	mov	r2, r0
 800f604:	68bb      	ldr	r3, [r7, #8]
 800f606:	1ad3      	subs	r3, r2, r3
 800f608:	2b02      	cmp	r3, #2
 800f60a:	d901      	bls.n	800f610 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800f60c:	2303      	movs	r3, #3
 800f60e:	e086      	b.n	800f71e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800f610:	4b45      	ldr	r3, [pc, #276]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f612:	681b      	ldr	r3, [r3, #0]
 800f614:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f618:	2b00      	cmp	r3, #0
 800f61a:	d1f0      	bne.n	800f5fe <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800f61c:	4b42      	ldr	r3, [pc, #264]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f61e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f620:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	681b      	ldr	r3, [r3, #0]
 800f628:	031b      	lsls	r3, r3, #12
 800f62a:	493f      	ldr	r1, [pc, #252]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f62c:	4313      	orrs	r3, r2
 800f62e:	628b      	str	r3, [r1, #40]	; 0x28
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	685b      	ldr	r3, [r3, #4]
 800f634:	3b01      	subs	r3, #1
 800f636:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	689b      	ldr	r3, [r3, #8]
 800f63e:	3b01      	subs	r3, #1
 800f640:	025b      	lsls	r3, r3, #9
 800f642:	b29b      	uxth	r3, r3
 800f644:	431a      	orrs	r2, r3
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	68db      	ldr	r3, [r3, #12]
 800f64a:	3b01      	subs	r3, #1
 800f64c:	041b      	lsls	r3, r3, #16
 800f64e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800f652:	431a      	orrs	r2, r3
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	691b      	ldr	r3, [r3, #16]
 800f658:	3b01      	subs	r3, #1
 800f65a:	061b      	lsls	r3, r3, #24
 800f65c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800f660:	4931      	ldr	r1, [pc, #196]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f662:	4313      	orrs	r3, r2
 800f664:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800f666:	4b30      	ldr	r3, [pc, #192]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f66a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	695b      	ldr	r3, [r3, #20]
 800f672:	492d      	ldr	r1, [pc, #180]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f674:	4313      	orrs	r3, r2
 800f676:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800f678:	4b2b      	ldr	r3, [pc, #172]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f67a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f67c:	f023 0220 	bic.w	r2, r3, #32
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	699b      	ldr	r3, [r3, #24]
 800f684:	4928      	ldr	r1, [pc, #160]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f686:	4313      	orrs	r3, r2
 800f688:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800f68a:	4b27      	ldr	r3, [pc, #156]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f68c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f68e:	4a26      	ldr	r2, [pc, #152]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f690:	f023 0310 	bic.w	r3, r3, #16
 800f694:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800f696:	4b24      	ldr	r3, [pc, #144]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f698:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800f69a:	4b24      	ldr	r3, [pc, #144]	; (800f72c <RCCEx_PLL2_Config+0x160>)
 800f69c:	4013      	ands	r3, r2
 800f69e:	687a      	ldr	r2, [r7, #4]
 800f6a0:	69d2      	ldr	r2, [r2, #28]
 800f6a2:	00d2      	lsls	r2, r2, #3
 800f6a4:	4920      	ldr	r1, [pc, #128]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f6a6:	4313      	orrs	r3, r2
 800f6a8:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800f6aa:	4b1f      	ldr	r3, [pc, #124]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f6ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f6ae:	4a1e      	ldr	r2, [pc, #120]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f6b0:	f043 0310 	orr.w	r3, r3, #16
 800f6b4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800f6b6:	683b      	ldr	r3, [r7, #0]
 800f6b8:	2b00      	cmp	r3, #0
 800f6ba:	d106      	bne.n	800f6ca <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800f6bc:	4b1a      	ldr	r3, [pc, #104]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f6be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f6c0:	4a19      	ldr	r2, [pc, #100]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f6c2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f6c6:	62d3      	str	r3, [r2, #44]	; 0x2c
 800f6c8:	e00f      	b.n	800f6ea <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800f6ca:	683b      	ldr	r3, [r7, #0]
 800f6cc:	2b01      	cmp	r3, #1
 800f6ce:	d106      	bne.n	800f6de <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800f6d0:	4b15      	ldr	r3, [pc, #84]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f6d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f6d4:	4a14      	ldr	r2, [pc, #80]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f6d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800f6da:	62d3      	str	r3, [r2, #44]	; 0x2c
 800f6dc:	e005      	b.n	800f6ea <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800f6de:	4b12      	ldr	r3, [pc, #72]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f6e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f6e2:	4a11      	ldr	r2, [pc, #68]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f6e4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800f6e8:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800f6ea:	4b0f      	ldr	r3, [pc, #60]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f6ec:	681b      	ldr	r3, [r3, #0]
 800f6ee:	4a0e      	ldr	r2, [pc, #56]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f6f0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800f6f4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f6f6:	f7f7 f92b 	bl	8006950 <HAL_GetTick>
 800f6fa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800f6fc:	e008      	b.n	800f710 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800f6fe:	f7f7 f927 	bl	8006950 <HAL_GetTick>
 800f702:	4602      	mov	r2, r0
 800f704:	68bb      	ldr	r3, [r7, #8]
 800f706:	1ad3      	subs	r3, r2, r3
 800f708:	2b02      	cmp	r3, #2
 800f70a:	d901      	bls.n	800f710 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800f70c:	2303      	movs	r3, #3
 800f70e:	e006      	b.n	800f71e <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800f710:	4b05      	ldr	r3, [pc, #20]	; (800f728 <RCCEx_PLL2_Config+0x15c>)
 800f712:	681b      	ldr	r3, [r3, #0]
 800f714:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800f718:	2b00      	cmp	r3, #0
 800f71a:	d0f0      	beq.n	800f6fe <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800f71c:	7bfb      	ldrb	r3, [r7, #15]
}
 800f71e:	4618      	mov	r0, r3
 800f720:	3710      	adds	r7, #16
 800f722:	46bd      	mov	sp, r7
 800f724:	bd80      	pop	{r7, pc}
 800f726:	bf00      	nop
 800f728:	58024400 	.word	0x58024400
 800f72c:	ffff0007 	.word	0xffff0007

0800f730 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800f730:	b580      	push	{r7, lr}
 800f732:	b084      	sub	sp, #16
 800f734:	af00      	add	r7, sp, #0
 800f736:	6078      	str	r0, [r7, #4]
 800f738:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800f73a:	2300      	movs	r3, #0
 800f73c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800f73e:	4b53      	ldr	r3, [pc, #332]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f742:	f003 0303 	and.w	r3, r3, #3
 800f746:	2b03      	cmp	r3, #3
 800f748:	d101      	bne.n	800f74e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800f74a:	2301      	movs	r3, #1
 800f74c:	e099      	b.n	800f882 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800f74e:	4b4f      	ldr	r3, [pc, #316]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	4a4e      	ldr	r2, [pc, #312]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f754:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800f758:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f75a:	f7f7 f8f9 	bl	8006950 <HAL_GetTick>
 800f75e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800f760:	e008      	b.n	800f774 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800f762:	f7f7 f8f5 	bl	8006950 <HAL_GetTick>
 800f766:	4602      	mov	r2, r0
 800f768:	68bb      	ldr	r3, [r7, #8]
 800f76a:	1ad3      	subs	r3, r2, r3
 800f76c:	2b02      	cmp	r3, #2
 800f76e:	d901      	bls.n	800f774 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800f770:	2303      	movs	r3, #3
 800f772:	e086      	b.n	800f882 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800f774:	4b45      	ldr	r3, [pc, #276]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f776:	681b      	ldr	r3, [r3, #0]
 800f778:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	d1f0      	bne.n	800f762 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800f780:	4b42      	ldr	r3, [pc, #264]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f784:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	681b      	ldr	r3, [r3, #0]
 800f78c:	051b      	lsls	r3, r3, #20
 800f78e:	493f      	ldr	r1, [pc, #252]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f790:	4313      	orrs	r3, r2
 800f792:	628b      	str	r3, [r1, #40]	; 0x28
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	685b      	ldr	r3, [r3, #4]
 800f798:	3b01      	subs	r3, #1
 800f79a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	689b      	ldr	r3, [r3, #8]
 800f7a2:	3b01      	subs	r3, #1
 800f7a4:	025b      	lsls	r3, r3, #9
 800f7a6:	b29b      	uxth	r3, r3
 800f7a8:	431a      	orrs	r2, r3
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	68db      	ldr	r3, [r3, #12]
 800f7ae:	3b01      	subs	r3, #1
 800f7b0:	041b      	lsls	r3, r3, #16
 800f7b2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800f7b6:	431a      	orrs	r2, r3
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	691b      	ldr	r3, [r3, #16]
 800f7bc:	3b01      	subs	r3, #1
 800f7be:	061b      	lsls	r3, r3, #24
 800f7c0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800f7c4:	4931      	ldr	r1, [pc, #196]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f7c6:	4313      	orrs	r3, r2
 800f7c8:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800f7ca:	4b30      	ldr	r3, [pc, #192]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f7cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f7ce:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	695b      	ldr	r3, [r3, #20]
 800f7d6:	492d      	ldr	r1, [pc, #180]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f7d8:	4313      	orrs	r3, r2
 800f7da:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800f7dc:	4b2b      	ldr	r3, [pc, #172]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f7de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f7e0:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	699b      	ldr	r3, [r3, #24]
 800f7e8:	4928      	ldr	r1, [pc, #160]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f7ea:	4313      	orrs	r3, r2
 800f7ec:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800f7ee:	4b27      	ldr	r3, [pc, #156]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f7f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f7f2:	4a26      	ldr	r2, [pc, #152]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f7f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800f7f8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800f7fa:	4b24      	ldr	r3, [pc, #144]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f7fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800f7fe:	4b24      	ldr	r3, [pc, #144]	; (800f890 <RCCEx_PLL3_Config+0x160>)
 800f800:	4013      	ands	r3, r2
 800f802:	687a      	ldr	r2, [r7, #4]
 800f804:	69d2      	ldr	r2, [r2, #28]
 800f806:	00d2      	lsls	r2, r2, #3
 800f808:	4920      	ldr	r1, [pc, #128]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f80a:	4313      	orrs	r3, r2
 800f80c:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800f80e:	4b1f      	ldr	r3, [pc, #124]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f810:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f812:	4a1e      	ldr	r2, [pc, #120]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f814:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f818:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800f81a:	683b      	ldr	r3, [r7, #0]
 800f81c:	2b00      	cmp	r3, #0
 800f81e:	d106      	bne.n	800f82e <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800f820:	4b1a      	ldr	r3, [pc, #104]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f824:	4a19      	ldr	r2, [pc, #100]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f826:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800f82a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800f82c:	e00f      	b.n	800f84e <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800f82e:	683b      	ldr	r3, [r7, #0]
 800f830:	2b01      	cmp	r3, #1
 800f832:	d106      	bne.n	800f842 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800f834:	4b15      	ldr	r3, [pc, #84]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f836:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f838:	4a14      	ldr	r2, [pc, #80]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f83a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800f83e:	62d3      	str	r3, [r2, #44]	; 0x2c
 800f840:	e005      	b.n	800f84e <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800f842:	4b12      	ldr	r3, [pc, #72]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f844:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f846:	4a11      	ldr	r2, [pc, #68]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f848:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800f84c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800f84e:	4b0f      	ldr	r3, [pc, #60]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f850:	681b      	ldr	r3, [r3, #0]
 800f852:	4a0e      	ldr	r2, [pc, #56]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f854:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f858:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800f85a:	f7f7 f879 	bl	8006950 <HAL_GetTick>
 800f85e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f860:	e008      	b.n	800f874 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800f862:	f7f7 f875 	bl	8006950 <HAL_GetTick>
 800f866:	4602      	mov	r2, r0
 800f868:	68bb      	ldr	r3, [r7, #8]
 800f86a:	1ad3      	subs	r3, r2, r3
 800f86c:	2b02      	cmp	r3, #2
 800f86e:	d901      	bls.n	800f874 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800f870:	2303      	movs	r3, #3
 800f872:	e006      	b.n	800f882 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800f874:	4b05      	ldr	r3, [pc, #20]	; (800f88c <RCCEx_PLL3_Config+0x15c>)
 800f876:	681b      	ldr	r3, [r3, #0]
 800f878:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	d0f0      	beq.n	800f862 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800f880:	7bfb      	ldrb	r3, [r7, #15]
}
 800f882:	4618      	mov	r0, r3
 800f884:	3710      	adds	r7, #16
 800f886:	46bd      	mov	sp, r7
 800f888:	bd80      	pop	{r7, pc}
 800f88a:	bf00      	nop
 800f88c:	58024400 	.word	0x58024400
 800f890:	ffff0007 	.word	0xffff0007

0800f894 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800f894:	b580      	push	{r7, lr}
 800f896:	b084      	sub	sp, #16
 800f898:	af00      	add	r7, sp, #0
 800f89a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800f89c:	2301      	movs	r3, #1
 800f89e:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler */
  if(hrtc != NULL)
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d074      	beq.n	800f990 <HAL_RTC_Init+0xfc>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if(hrtc->State == HAL_RTC_STATE_RESET)
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800f8ac:	b2db      	uxtb	r3, r3
 800f8ae:	2b00      	cmp	r3, #0
 800f8b0:	d106      	bne.n	800f8c0 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	2200      	movs	r2, #0
 800f8b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800f8ba:	6878      	ldr	r0, [r7, #4]
 800f8bc:	f7f5 ff50 	bl	8005760 <HAL_RTC_MspInit>
    }
#endif /*  (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	2202      	movs	r2, #2
 800f8c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	68db      	ldr	r3, [r3, #12]
 800f8ce:	f003 0310 	and.w	r3, r3, #16
 800f8d2:	2b10      	cmp	r3, #16
 800f8d4:	d053      	beq.n	800f97e <HAL_RTC_Init+0xea>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800f8d6:	687b      	ldr	r3, [r7, #4]
 800f8d8:	681b      	ldr	r3, [r3, #0]
 800f8da:	22ca      	movs	r2, #202	; 0xca
 800f8dc:	625a      	str	r2, [r3, #36]	; 0x24
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	681b      	ldr	r3, [r3, #0]
 800f8e2:	2253      	movs	r2, #83	; 0x53
 800f8e4:	625a      	str	r2, [r3, #36]	; 0x24

     /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800f8e6:	6878      	ldr	r0, [r7, #4]
 800f8e8:	f000 f87e 	bl	800f9e8 <RTC_EnterInitMode>
 800f8ec:	4603      	mov	r3, r0
 800f8ee:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800f8f0:	7bfb      	ldrb	r3, [r7, #15]
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d124      	bne.n	800f940 <HAL_RTC_Init+0xac>
      {
#if defined(TAMP)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	681b      	ldr	r3, [r3, #0]
 800f8fa:	6999      	ldr	r1, [r3, #24]
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	681a      	ldr	r2, [r3, #0]
 800f900:	4b26      	ldr	r3, [pc, #152]	; (800f99c <HAL_RTC_Init+0x108>)
 800f902:	400b      	ands	r3, r1
 800f904:	6193      	str	r3, [r2, #24]
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
#endif /* TAMP */

        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	681b      	ldr	r3, [r3, #0]
 800f90a:	6999      	ldr	r1, [r3, #24]
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	685a      	ldr	r2, [r3, #4]
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	691b      	ldr	r3, [r3, #16]
 800f914:	431a      	orrs	r2, r3
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	699b      	ldr	r3, [r3, #24]
 800f91a:	431a      	orrs	r2, r3
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	681b      	ldr	r3, [r3, #0]
 800f920:	430a      	orrs	r2, r1
 800f922:	619a      	str	r2, [r3, #24]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos) | (hrtc->Init.SynchPrediv << RTC_PRER_PREDIV_S_Pos);
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	689b      	ldr	r3, [r3, #8]
 800f928:	0419      	lsls	r1, r3, #16
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	68da      	ldr	r2, [r3, #12]
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	681b      	ldr	r3, [r3, #0]
 800f932:	430a      	orrs	r2, r1
 800f934:	611a      	str	r2, [r3, #16]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800f936:	6878      	ldr	r0, [r7, #4]
 800f938:	f000 f88c 	bl	800fa54 <RTC_ExitInitMode>
 800f93c:	4603      	mov	r3, r0
 800f93e:	73fb      	strb	r3, [r7, #15]
      }
      if(status == HAL_OK)
 800f940:	7bfb      	ldrb	r3, [r7, #15]
 800f942:	2b00      	cmp	r3, #0
 800f944:	d116      	bne.n	800f974 <HAL_RTC_Init+0xe0>
      {
#if defined(TAMP)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	681b      	ldr	r3, [r3, #0]
 800f94a:	699a      	ldr	r2, [r3, #24]
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	681b      	ldr	r3, [r3, #0]
 800f950:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 800f954:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	681b      	ldr	r3, [r3, #0]
 800f95a:	6999      	ldr	r1, [r3, #24]
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	6a1a      	ldr	r2, [r3, #32]
 800f960:	687b      	ldr	r3, [r7, #4]
 800f962:	69db      	ldr	r3, [r3, #28]
 800f964:	431a      	orrs	r2, r3
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	695b      	ldr	r3, [r3, #20]
 800f96a:	431a      	orrs	r2, r3
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	430a      	orrs	r2, r1
 800f972:	619a      	str	r2, [r3, #24]
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#endif /* TAMP */
      }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800f974:	687b      	ldr	r3, [r7, #4]
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	22ff      	movs	r2, #255	; 0xff
 800f97a:	625a      	str	r2, [r3, #36]	; 0x24
 800f97c:	e001      	b.n	800f982 <HAL_RTC_Init+0xee>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 800f97e:	2300      	movs	r3, #0
 800f980:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800f982:	7bfb      	ldrb	r3, [r7, #15]
 800f984:	2b00      	cmp	r3, #0
 800f986:	d103      	bne.n	800f990 <HAL_RTC_Init+0xfc>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	2201      	movs	r2, #1
 800f98c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
  }

  /* return status */
  return status;
 800f990:	7bfb      	ldrb	r3, [r7, #15]
}
 800f992:	4618      	mov	r0, r3
 800f994:	3710      	adds	r7, #16
 800f996:	46bd      	mov	sp, r7
 800f998:	bd80      	pop	{r7, pc}
 800f99a:	bf00      	nop
 800f99c:	fb8fffbf 	.word	0xfb8fffbf

0800f9a0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800f9a0:	b580      	push	{r7, lr}
 800f9a2:	b084      	sub	sp, #16
 800f9a4:	af00      	add	r7, sp, #0
 800f9a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
#if defined(TAMP)
  hrtc->Instance->ICSR = ((uint32_t)(RTC_RSF_MASK & RTC_ICSR_RESERVED_MASK));
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	681b      	ldr	r3, [r3, #0]
 800f9ac:	4a0d      	ldr	r2, [pc, #52]	; (800f9e4 <HAL_RTC_WaitForSynchro+0x44>)
 800f9ae:	60da      	str	r2, [r3, #12]
#else
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
#endif /* TAMP */

  tickstart = HAL_GetTick();
 800f9b0:	f7f6 ffce 	bl	8006950 <HAL_GetTick>
 800f9b4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(TAMP)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800f9b6:	e009      	b.n	800f9cc <HAL_RTC_WaitForSynchro+0x2c>
#else
    while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
#endif /* TAMP */
    {
      if((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800f9b8:	f7f6 ffca 	bl	8006950 <HAL_GetTick>
 800f9bc:	4602      	mov	r2, r0
 800f9be:	68fb      	ldr	r3, [r7, #12]
 800f9c0:	1ad3      	subs	r3, r2, r3
 800f9c2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800f9c6:	d901      	bls.n	800f9cc <HAL_RTC_WaitForSynchro+0x2c>
      {
        return HAL_TIMEOUT;
 800f9c8:	2303      	movs	r3, #3
 800f9ca:	e007      	b.n	800f9dc <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	681b      	ldr	r3, [r3, #0]
 800f9d0:	68db      	ldr	r3, [r3, #12]
 800f9d2:	f003 0320 	and.w	r3, r3, #32
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d0ee      	beq.n	800f9b8 <HAL_RTC_WaitForSynchro+0x18>
      }
    }

  return HAL_OK;
 800f9da:	2300      	movs	r3, #0
}
 800f9dc:	4618      	mov	r0, r3
 800f9de:	3710      	adds	r7, #16
 800f9e0:	46bd      	mov	sp, r7
 800f9e2:	bd80      	pop	{r7, pc}
 800f9e4:	0001005f 	.word	0x0001005f

0800f9e8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800f9e8:	b580      	push	{r7, lr}
 800f9ea:	b084      	sub	sp, #16
 800f9ec:	af00      	add	r7, sp, #0
 800f9ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800f9f0:	2300      	movs	r3, #0
 800f9f2:	73fb      	strb	r3, [r7, #15]
  /* Check if the Initialization mode is set */
#if defined(TAMP)
  if ((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	681b      	ldr	r3, [r3, #0]
 800f9f8:	68db      	ldr	r3, [r3, #12]
 800f9fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f9fe:	2b00      	cmp	r3, #0
 800fa00:	d123      	bne.n	800fa4a <RTC_EnterInitMode+0x62>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	681b      	ldr	r3, [r3, #0]
 800fa06:	68da      	ldr	r2, [r3, #12]
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	681b      	ldr	r3, [r3, #0]
 800fa0c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800fa10:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800fa12:	f7f6 ff9d 	bl	8006950 <HAL_GetTick>
 800fa16:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800fa18:	e00d      	b.n	800fa36 <RTC_EnterInitMode+0x4e>

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while (((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
#endif /* TAMP */
    {
      if((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800fa1a:	f7f6 ff99 	bl	8006950 <HAL_GetTick>
 800fa1e:	4602      	mov	r2, r0
 800fa20:	68bb      	ldr	r3, [r7, #8]
 800fa22:	1ad3      	subs	r3, r2, r3
 800fa24:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800fa28:	d905      	bls.n	800fa36 <RTC_EnterInitMode+0x4e>
      {
        status = HAL_TIMEOUT;
 800fa2a:	2303      	movs	r3, #3
 800fa2c:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	2203      	movs	r2, #3
 800fa32:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    while (((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	681b      	ldr	r3, [r3, #0]
 800fa3a:	68db      	ldr	r3, [r3, #12]
 800fa3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800fa40:	2b00      	cmp	r3, #0
 800fa42:	d102      	bne.n	800fa4a <RTC_EnterInitMode+0x62>
 800fa44:	7bfb      	ldrb	r3, [r7, #15]
 800fa46:	2b03      	cmp	r3, #3
 800fa48:	d1e7      	bne.n	800fa1a <RTC_EnterInitMode+0x32>
      }
    }
  }

  return status;
 800fa4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa4c:	4618      	mov	r0, r3
 800fa4e:	3710      	adds	r7, #16
 800fa50:	46bd      	mov	sp, r7
 800fa52:	bd80      	pop	{r7, pc}

0800fa54 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800fa54:	b580      	push	{r7, lr}
 800fa56:	b084      	sub	sp, #16
 800fa58:	af00      	add	r7, sp, #0
 800fa5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800fa5c:	2300      	movs	r3, #0
 800fa5e:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */

  /* Exit Initialization mode */
#if defined(TAMP)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800fa60:	4b1a      	ldr	r3, [pc, #104]	; (800facc <RTC_ExitInitMode+0x78>)
 800fa62:	68db      	ldr	r3, [r3, #12]
 800fa64:	4a19      	ldr	r2, [pc, #100]	; (800facc <RTC_ExitInitMode+0x78>)
 800fa66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fa6a:	60d3      	str	r3, [r2, #12]
#else
  CLEAR_BIT(RTC->ISR, RTC_ISR_INITF);
#endif /* TAMP */

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800fa6c:	4b17      	ldr	r3, [pc, #92]	; (800facc <RTC_ExitInitMode+0x78>)
 800fa6e:	699b      	ldr	r3, [r3, #24]
 800fa70:	f003 0320 	and.w	r3, r3, #32
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d10c      	bne.n	800fa92 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800fa78:	6878      	ldr	r0, [r7, #4]
 800fa7a:	f7ff ff91 	bl	800f9a0 <HAL_RTC_WaitForSynchro>
 800fa7e:	4603      	mov	r3, r0
 800fa80:	2b00      	cmp	r3, #0
 800fa82:	d01e      	beq.n	800fac2 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	2203      	movs	r2, #3
 800fa88:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      status = HAL_TIMEOUT;
 800fa8c:	2303      	movs	r3, #3
 800fa8e:	73fb      	strb	r3, [r7, #15]
 800fa90:	e017      	b.n	800fac2 <RTC_ExitInitMode+0x6e>
    }
  }
  else
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800fa92:	4b0e      	ldr	r3, [pc, #56]	; (800facc <RTC_ExitInitMode+0x78>)
 800fa94:	699b      	ldr	r3, [r3, #24]
 800fa96:	4a0d      	ldr	r2, [pc, #52]	; (800facc <RTC_ExitInitMode+0x78>)
 800fa98:	f023 0320 	bic.w	r3, r3, #32
 800fa9c:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800fa9e:	6878      	ldr	r0, [r7, #4]
 800faa0:	f7ff ff7e 	bl	800f9a0 <HAL_RTC_WaitForSynchro>
 800faa4:	4603      	mov	r3, r0
 800faa6:	2b00      	cmp	r3, #0
 800faa8:	d005      	beq.n	800fab6 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800faaa:	687b      	ldr	r3, [r7, #4]
 800faac:	2203      	movs	r2, #3
 800faae:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      status = HAL_TIMEOUT;
 800fab2:	2303      	movs	r3, #3
 800fab4:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800fab6:	4b05      	ldr	r3, [pc, #20]	; (800facc <RTC_ExitInitMode+0x78>)
 800fab8:	699b      	ldr	r3, [r3, #24]
 800faba:	4a04      	ldr	r2, [pc, #16]	; (800facc <RTC_ExitInitMode+0x78>)
 800fabc:	f043 0320 	orr.w	r3, r3, #32
 800fac0:	6193      	str	r3, [r2, #24]
  }

  return status;
 800fac2:	7bfb      	ldrb	r3, [r7, #15]
}
 800fac4:	4618      	mov	r0, r3
 800fac6:	3710      	adds	r7, #16
 800fac8:	46bd      	mov	sp, r7
 800faca:	bd80      	pop	{r7, pc}
 800facc:	58004000 	.word	0x58004000

0800fad0 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800fad0:	b580      	push	{r7, lr}
 800fad2:	b082      	sub	sp, #8
 800fad4:	af00      	add	r7, sp, #0
 800fad6:	6078      	str	r0, [r7, #4]
 800fad8:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800fada:	687b      	ldr	r3, [r7, #4]
 800fadc:	2b00      	cmp	r3, #0
 800fade:	d101      	bne.n	800fae4 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800fae0:	2301      	movs	r3, #1
 800fae2:	e02b      	b.n	800fb3c <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800faea:	b2db      	uxtb	r3, r3
 800faec:	2b00      	cmp	r3, #0
 800faee:	d106      	bne.n	800fafe <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	2200      	movs	r2, #0
 800faf4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800faf8:	6878      	ldr	r0, [r7, #4]
 800fafa:	f7f1 fa2d 	bl	8000f58 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	2202      	movs	r2, #2
 800fb02:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	681a      	ldr	r2, [r3, #0]
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	3304      	adds	r3, #4
 800fb0e:	4619      	mov	r1, r3
 800fb10:	4610      	mov	r0, r2
 800fb12:	f001 ffdf 	bl	8011ad4 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800fb16:	687b      	ldr	r3, [r7, #4]
 800fb18:	6818      	ldr	r0, [r3, #0]
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	685b      	ldr	r3, [r3, #4]
 800fb1e:	461a      	mov	r2, r3
 800fb20:	6839      	ldr	r1, [r7, #0]
 800fb22:	f002 f833 	bl	8011b8c <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 800fb26:	4b07      	ldr	r3, [pc, #28]	; (800fb44 <HAL_SDRAM_Init+0x74>)
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	4a06      	ldr	r2, [pc, #24]	; (800fb44 <HAL_SDRAM_Init+0x74>)
 800fb2c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800fb30:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800fb32:	687b      	ldr	r3, [r7, #4]
 800fb34:	2201      	movs	r2, #1
 800fb36:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800fb3a:	2300      	movs	r3, #0
}
 800fb3c:	4618      	mov	r0, r3
 800fb3e:	3708      	adds	r7, #8
 800fb40:	46bd      	mov	sp, r7
 800fb42:	bd80      	pop	{r7, pc}
 800fb44:	52004000 	.word	0x52004000

0800fb48 <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 800fb48:	b580      	push	{r7, lr}
 800fb4a:	b086      	sub	sp, #24
 800fb4c:	af00      	add	r7, sp, #0
 800fb4e:	60f8      	str	r0, [r7, #12]
 800fb50:	60b9      	str	r1, [r7, #8]
 800fb52:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 800fb54:	68fb      	ldr	r3, [r7, #12]
 800fb56:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800fb5a:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 800fb5c:	7dfb      	ldrb	r3, [r7, #23]
 800fb5e:	2b02      	cmp	r3, #2
 800fb60:	d101      	bne.n	800fb66 <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 800fb62:	2302      	movs	r3, #2
 800fb64:	e021      	b.n	800fbaa <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800fb66:	7dfb      	ldrb	r3, [r7, #23]
 800fb68:	2b01      	cmp	r3, #1
 800fb6a:	d002      	beq.n	800fb72 <HAL_SDRAM_SendCommand+0x2a>
 800fb6c:	7dfb      	ldrb	r3, [r7, #23]
 800fb6e:	2b05      	cmp	r3, #5
 800fb70:	d118      	bne.n	800fba4 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800fb72:	68fb      	ldr	r3, [r7, #12]
 800fb74:	2202      	movs	r2, #2
 800fb76:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800fb7a:	68fb      	ldr	r3, [r7, #12]
 800fb7c:	681b      	ldr	r3, [r3, #0]
 800fb7e:	687a      	ldr	r2, [r7, #4]
 800fb80:	68b9      	ldr	r1, [r7, #8]
 800fb82:	4618      	mov	r0, r3
 800fb84:	f002 f86c 	bl	8011c60 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800fb88:	68bb      	ldr	r3, [r7, #8]
 800fb8a:	681b      	ldr	r3, [r3, #0]
 800fb8c:	2b02      	cmp	r3, #2
 800fb8e:	d104      	bne.n	800fb9a <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	2205      	movs	r2, #5
 800fb94:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800fb98:	e006      	b.n	800fba8 <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	2201      	movs	r2, #1
 800fb9e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800fba2:	e001      	b.n	800fba8 <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 800fba4:	2301      	movs	r3, #1
 800fba6:	e000      	b.n	800fbaa <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800fba8:	2300      	movs	r3, #0
}
 800fbaa:	4618      	mov	r0, r3
 800fbac:	3718      	adds	r7, #24
 800fbae:	46bd      	mov	sp, r7
 800fbb0:	bd80      	pop	{r7, pc}

0800fbb2 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800fbb2:	b580      	push	{r7, lr}
 800fbb4:	b082      	sub	sp, #8
 800fbb6:	af00      	add	r7, sp, #0
 800fbb8:	6078      	str	r0, [r7, #4]
 800fbba:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800fbc2:	b2db      	uxtb	r3, r3
 800fbc4:	2b02      	cmp	r3, #2
 800fbc6:	d101      	bne.n	800fbcc <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800fbc8:	2302      	movs	r3, #2
 800fbca:	e016      	b.n	800fbfa <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800fbd2:	b2db      	uxtb	r3, r3
 800fbd4:	2b01      	cmp	r3, #1
 800fbd6:	d10f      	bne.n	800fbf8 <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	2202      	movs	r2, #2
 800fbdc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 800fbe0:	687b      	ldr	r3, [r7, #4]
 800fbe2:	681b      	ldr	r3, [r3, #0]
 800fbe4:	6839      	ldr	r1, [r7, #0]
 800fbe6:	4618      	mov	r0, r3
 800fbe8:	f002 f85e 	bl	8011ca8 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	2201      	movs	r2, #1
 800fbf0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 800fbf4:	2300      	movs	r3, #0
 800fbf6:	e000      	b.n	800fbfa <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800fbf8:	2301      	movs	r3, #1
}
 800fbfa:	4618      	mov	r0, r3
 800fbfc:	3708      	adds	r7, #8
 800fbfe:	46bd      	mov	sp, r7
 800fc00:	bd80      	pop	{r7, pc}

0800fc02 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fc02:	b580      	push	{r7, lr}
 800fc04:	b082      	sub	sp, #8
 800fc06:	af00      	add	r7, sp, #0
 800fc08:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	2b00      	cmp	r3, #0
 800fc0e:	d101      	bne.n	800fc14 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fc10:	2301      	movs	r3, #1
 800fc12:	e042      	b.n	800fc9a <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fc1a:	2b00      	cmp	r3, #0
 800fc1c:	d106      	bne.n	800fc2c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	2200      	movs	r2, #0
 800fc22:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fc26:	6878      	ldr	r0, [r7, #4]
 800fc28:	f7f6 fd70 	bl	800670c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	2224      	movs	r2, #36	; 0x24
 800fc30:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800fc34:	687b      	ldr	r3, [r7, #4]
 800fc36:	681b      	ldr	r3, [r3, #0]
 800fc38:	681a      	ldr	r2, [r3, #0]
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	681b      	ldr	r3, [r3, #0]
 800fc3e:	f022 0201 	bic.w	r2, r2, #1
 800fc42:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fc44:	6878      	ldr	r0, [r7, #4]
 800fc46:	f000 fd5d 	bl	8010704 <UART_SetConfig>
 800fc4a:	4603      	mov	r3, r0
 800fc4c:	2b01      	cmp	r3, #1
 800fc4e:	d101      	bne.n	800fc54 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800fc50:	2301      	movs	r3, #1
 800fc52:	e022      	b.n	800fc9a <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fc54:	687b      	ldr	r3, [r7, #4]
 800fc56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d002      	beq.n	800fc62 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800fc5c:	6878      	ldr	r0, [r7, #4]
 800fc5e:	f001 fbbd 	bl	80113dc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	685a      	ldr	r2, [r3, #4]
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	681b      	ldr	r3, [r3, #0]
 800fc6c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800fc70:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fc72:	687b      	ldr	r3, [r7, #4]
 800fc74:	681b      	ldr	r3, [r3, #0]
 800fc76:	689a      	ldr	r2, [r3, #8]
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800fc80:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	681b      	ldr	r3, [r3, #0]
 800fc86:	681a      	ldr	r2, [r3, #0]
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	f042 0201 	orr.w	r2, r2, #1
 800fc90:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fc92:	6878      	ldr	r0, [r7, #4]
 800fc94:	f001 fc44 	bl	8011520 <UART_CheckIdleState>
 800fc98:	4603      	mov	r3, r0
}
 800fc9a:	4618      	mov	r0, r3
 800fc9c:	3708      	adds	r7, #8
 800fc9e:	46bd      	mov	sp, r7
 800fca0:	bd80      	pop	{r7, pc}

0800fca2 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fca2:	b580      	push	{r7, lr}
 800fca4:	b08a      	sub	sp, #40	; 0x28
 800fca6:	af02      	add	r7, sp, #8
 800fca8:	60f8      	str	r0, [r7, #12]
 800fcaa:	60b9      	str	r1, [r7, #8]
 800fcac:	603b      	str	r3, [r7, #0]
 800fcae:	4613      	mov	r3, r2
 800fcb0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800fcb2:	68fb      	ldr	r3, [r7, #12]
 800fcb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800fcb8:	2b20      	cmp	r3, #32
 800fcba:	d17b      	bne.n	800fdb4 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800fcbc:	68bb      	ldr	r3, [r7, #8]
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d002      	beq.n	800fcc8 <HAL_UART_Transmit+0x26>
 800fcc2:	88fb      	ldrh	r3, [r7, #6]
 800fcc4:	2b00      	cmp	r3, #0
 800fcc6:	d101      	bne.n	800fccc <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800fcc8:	2301      	movs	r3, #1
 800fcca:	e074      	b.n	800fdb6 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fccc:	68fb      	ldr	r3, [r7, #12]
 800fcce:	2200      	movs	r2, #0
 800fcd0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	2221      	movs	r2, #33	; 0x21
 800fcd8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800fcdc:	f7f6 fe38 	bl	8006950 <HAL_GetTick>
 800fce0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800fce2:	68fb      	ldr	r3, [r7, #12]
 800fce4:	88fa      	ldrh	r2, [r7, #6]
 800fce6:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800fcea:	68fb      	ldr	r3, [r7, #12]
 800fcec:	88fa      	ldrh	r2, [r7, #6]
 800fcee:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fcf2:	68fb      	ldr	r3, [r7, #12]
 800fcf4:	689b      	ldr	r3, [r3, #8]
 800fcf6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fcfa:	d108      	bne.n	800fd0e <HAL_UART_Transmit+0x6c>
 800fcfc:	68fb      	ldr	r3, [r7, #12]
 800fcfe:	691b      	ldr	r3, [r3, #16]
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	d104      	bne.n	800fd0e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800fd04:	2300      	movs	r3, #0
 800fd06:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800fd08:	68bb      	ldr	r3, [r7, #8]
 800fd0a:	61bb      	str	r3, [r7, #24]
 800fd0c:	e003      	b.n	800fd16 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800fd0e:	68bb      	ldr	r3, [r7, #8]
 800fd10:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800fd12:	2300      	movs	r3, #0
 800fd14:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800fd16:	e030      	b.n	800fd7a <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800fd18:	683b      	ldr	r3, [r7, #0]
 800fd1a:	9300      	str	r3, [sp, #0]
 800fd1c:	697b      	ldr	r3, [r7, #20]
 800fd1e:	2200      	movs	r2, #0
 800fd20:	2180      	movs	r1, #128	; 0x80
 800fd22:	68f8      	ldr	r0, [r7, #12]
 800fd24:	f001 fca6 	bl	8011674 <UART_WaitOnFlagUntilTimeout>
 800fd28:	4603      	mov	r3, r0
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	d005      	beq.n	800fd3a <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	2220      	movs	r2, #32
 800fd32:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 800fd36:	2303      	movs	r3, #3
 800fd38:	e03d      	b.n	800fdb6 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800fd3a:	69fb      	ldr	r3, [r7, #28]
 800fd3c:	2b00      	cmp	r3, #0
 800fd3e:	d10b      	bne.n	800fd58 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800fd40:	69bb      	ldr	r3, [r7, #24]
 800fd42:	881b      	ldrh	r3, [r3, #0]
 800fd44:	461a      	mov	r2, r3
 800fd46:	68fb      	ldr	r3, [r7, #12]
 800fd48:	681b      	ldr	r3, [r3, #0]
 800fd4a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800fd4e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800fd50:	69bb      	ldr	r3, [r7, #24]
 800fd52:	3302      	adds	r3, #2
 800fd54:	61bb      	str	r3, [r7, #24]
 800fd56:	e007      	b.n	800fd68 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800fd58:	69fb      	ldr	r3, [r7, #28]
 800fd5a:	781a      	ldrb	r2, [r3, #0]
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	681b      	ldr	r3, [r3, #0]
 800fd60:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800fd62:	69fb      	ldr	r3, [r7, #28]
 800fd64:	3301      	adds	r3, #1
 800fd66:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800fd6e:	b29b      	uxth	r3, r3
 800fd70:	3b01      	subs	r3, #1
 800fd72:	b29a      	uxth	r2, r3
 800fd74:	68fb      	ldr	r3, [r7, #12]
 800fd76:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800fd7a:	68fb      	ldr	r3, [r7, #12]
 800fd7c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800fd80:	b29b      	uxth	r3, r3
 800fd82:	2b00      	cmp	r3, #0
 800fd84:	d1c8      	bne.n	800fd18 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800fd86:	683b      	ldr	r3, [r7, #0]
 800fd88:	9300      	str	r3, [sp, #0]
 800fd8a:	697b      	ldr	r3, [r7, #20]
 800fd8c:	2200      	movs	r2, #0
 800fd8e:	2140      	movs	r1, #64	; 0x40
 800fd90:	68f8      	ldr	r0, [r7, #12]
 800fd92:	f001 fc6f 	bl	8011674 <UART_WaitOnFlagUntilTimeout>
 800fd96:	4603      	mov	r3, r0
 800fd98:	2b00      	cmp	r3, #0
 800fd9a:	d005      	beq.n	800fda8 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800fd9c:	68fb      	ldr	r3, [r7, #12]
 800fd9e:	2220      	movs	r2, #32
 800fda0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800fda4:	2303      	movs	r3, #3
 800fda6:	e006      	b.n	800fdb6 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800fda8:	68fb      	ldr	r3, [r7, #12]
 800fdaa:	2220      	movs	r2, #32
 800fdac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800fdb0:	2300      	movs	r3, #0
 800fdb2:	e000      	b.n	800fdb6 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800fdb4:	2302      	movs	r3, #2
  }
}
 800fdb6:	4618      	mov	r0, r3
 800fdb8:	3720      	adds	r7, #32
 800fdba:	46bd      	mov	sp, r7
 800fdbc:	bd80      	pop	{r7, pc}

0800fdbe <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800fdbe:	b580      	push	{r7, lr}
 800fdc0:	b08a      	sub	sp, #40	; 0x28
 800fdc2:	af02      	add	r7, sp, #8
 800fdc4:	60f8      	str	r0, [r7, #12]
 800fdc6:	60b9      	str	r1, [r7, #8]
 800fdc8:	603b      	str	r3, [r7, #0]
 800fdca:	4613      	mov	r3, r2
 800fdcc:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800fdce:	68fb      	ldr	r3, [r7, #12]
 800fdd0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800fdd4:	2b20      	cmp	r3, #32
 800fdd6:	f040 80b5 	bne.w	800ff44 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800fdda:	68bb      	ldr	r3, [r7, #8]
 800fddc:	2b00      	cmp	r3, #0
 800fdde:	d002      	beq.n	800fde6 <HAL_UART_Receive+0x28>
 800fde0:	88fb      	ldrh	r3, [r7, #6]
 800fde2:	2b00      	cmp	r3, #0
 800fde4:	d101      	bne.n	800fdea <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800fde6:	2301      	movs	r3, #1
 800fde8:	e0ad      	b.n	800ff46 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fdea:	68fb      	ldr	r3, [r7, #12]
 800fdec:	2200      	movs	r2, #0
 800fdee:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800fdf2:	68fb      	ldr	r3, [r7, #12]
 800fdf4:	2222      	movs	r2, #34	; 0x22
 800fdf6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fdfa:	68fb      	ldr	r3, [r7, #12]
 800fdfc:	2200      	movs	r2, #0
 800fdfe:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800fe00:	f7f6 fda6 	bl	8006950 <HAL_GetTick>
 800fe04:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800fe06:	68fb      	ldr	r3, [r7, #12]
 800fe08:	88fa      	ldrh	r2, [r7, #6]
 800fe0a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 800fe0e:	68fb      	ldr	r3, [r7, #12]
 800fe10:	88fa      	ldrh	r2, [r7, #6]
 800fe12:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800fe16:	68fb      	ldr	r3, [r7, #12]
 800fe18:	689b      	ldr	r3, [r3, #8]
 800fe1a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fe1e:	d10e      	bne.n	800fe3e <HAL_UART_Receive+0x80>
 800fe20:	68fb      	ldr	r3, [r7, #12]
 800fe22:	691b      	ldr	r3, [r3, #16]
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d105      	bne.n	800fe34 <HAL_UART_Receive+0x76>
 800fe28:	68fb      	ldr	r3, [r7, #12]
 800fe2a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800fe2e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fe32:	e02d      	b.n	800fe90 <HAL_UART_Receive+0xd2>
 800fe34:	68fb      	ldr	r3, [r7, #12]
 800fe36:	22ff      	movs	r2, #255	; 0xff
 800fe38:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fe3c:	e028      	b.n	800fe90 <HAL_UART_Receive+0xd2>
 800fe3e:	68fb      	ldr	r3, [r7, #12]
 800fe40:	689b      	ldr	r3, [r3, #8]
 800fe42:	2b00      	cmp	r3, #0
 800fe44:	d10d      	bne.n	800fe62 <HAL_UART_Receive+0xa4>
 800fe46:	68fb      	ldr	r3, [r7, #12]
 800fe48:	691b      	ldr	r3, [r3, #16]
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d104      	bne.n	800fe58 <HAL_UART_Receive+0x9a>
 800fe4e:	68fb      	ldr	r3, [r7, #12]
 800fe50:	22ff      	movs	r2, #255	; 0xff
 800fe52:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fe56:	e01b      	b.n	800fe90 <HAL_UART_Receive+0xd2>
 800fe58:	68fb      	ldr	r3, [r7, #12]
 800fe5a:	227f      	movs	r2, #127	; 0x7f
 800fe5c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fe60:	e016      	b.n	800fe90 <HAL_UART_Receive+0xd2>
 800fe62:	68fb      	ldr	r3, [r7, #12]
 800fe64:	689b      	ldr	r3, [r3, #8]
 800fe66:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800fe6a:	d10d      	bne.n	800fe88 <HAL_UART_Receive+0xca>
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	691b      	ldr	r3, [r3, #16]
 800fe70:	2b00      	cmp	r3, #0
 800fe72:	d104      	bne.n	800fe7e <HAL_UART_Receive+0xc0>
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	227f      	movs	r2, #127	; 0x7f
 800fe78:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fe7c:	e008      	b.n	800fe90 <HAL_UART_Receive+0xd2>
 800fe7e:	68fb      	ldr	r3, [r7, #12]
 800fe80:	223f      	movs	r2, #63	; 0x3f
 800fe82:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800fe86:	e003      	b.n	800fe90 <HAL_UART_Receive+0xd2>
 800fe88:	68fb      	ldr	r3, [r7, #12]
 800fe8a:	2200      	movs	r2, #0
 800fe8c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 800fe90:	68fb      	ldr	r3, [r7, #12]
 800fe92:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800fe96:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800fe98:	68fb      	ldr	r3, [r7, #12]
 800fe9a:	689b      	ldr	r3, [r3, #8]
 800fe9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800fea0:	d108      	bne.n	800feb4 <HAL_UART_Receive+0xf6>
 800fea2:	68fb      	ldr	r3, [r7, #12]
 800fea4:	691b      	ldr	r3, [r3, #16]
 800fea6:	2b00      	cmp	r3, #0
 800fea8:	d104      	bne.n	800feb4 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800feaa:	2300      	movs	r3, #0
 800feac:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800feae:	68bb      	ldr	r3, [r7, #8]
 800feb0:	61bb      	str	r3, [r7, #24]
 800feb2:	e003      	b.n	800febc <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800feb4:	68bb      	ldr	r3, [r7, #8]
 800feb6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800feb8:	2300      	movs	r3, #0
 800feba:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800febc:	e036      	b.n	800ff2c <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800febe:	683b      	ldr	r3, [r7, #0]
 800fec0:	9300      	str	r3, [sp, #0]
 800fec2:	697b      	ldr	r3, [r7, #20]
 800fec4:	2200      	movs	r2, #0
 800fec6:	2120      	movs	r1, #32
 800fec8:	68f8      	ldr	r0, [r7, #12]
 800feca:	f001 fbd3 	bl	8011674 <UART_WaitOnFlagUntilTimeout>
 800fece:	4603      	mov	r3, r0
 800fed0:	2b00      	cmp	r3, #0
 800fed2:	d005      	beq.n	800fee0 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800fed4:	68fb      	ldr	r3, [r7, #12]
 800fed6:	2220      	movs	r2, #32
 800fed8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        return HAL_TIMEOUT;
 800fedc:	2303      	movs	r3, #3
 800fede:	e032      	b.n	800ff46 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800fee0:	69fb      	ldr	r3, [r7, #28]
 800fee2:	2b00      	cmp	r3, #0
 800fee4:	d10c      	bne.n	800ff00 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800fee6:	68fb      	ldr	r3, [r7, #12]
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800feec:	b29a      	uxth	r2, r3
 800feee:	8a7b      	ldrh	r3, [r7, #18]
 800fef0:	4013      	ands	r3, r2
 800fef2:	b29a      	uxth	r2, r3
 800fef4:	69bb      	ldr	r3, [r7, #24]
 800fef6:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800fef8:	69bb      	ldr	r3, [r7, #24]
 800fefa:	3302      	adds	r3, #2
 800fefc:	61bb      	str	r3, [r7, #24]
 800fefe:	e00c      	b.n	800ff1a <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800ff00:	68fb      	ldr	r3, [r7, #12]
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ff06:	b2da      	uxtb	r2, r3
 800ff08:	8a7b      	ldrh	r3, [r7, #18]
 800ff0a:	b2db      	uxtb	r3, r3
 800ff0c:	4013      	ands	r3, r2
 800ff0e:	b2da      	uxtb	r2, r3
 800ff10:	69fb      	ldr	r3, [r7, #28]
 800ff12:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800ff14:	69fb      	ldr	r3, [r7, #28]
 800ff16:	3301      	adds	r3, #1
 800ff18:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ff20:	b29b      	uxth	r3, r3
 800ff22:	3b01      	subs	r3, #1
 800ff24:	b29a      	uxth	r2, r3
 800ff26:	68fb      	ldr	r3, [r7, #12]
 800ff28:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 800ff2c:	68fb      	ldr	r3, [r7, #12]
 800ff2e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800ff32:	b29b      	uxth	r3, r3
 800ff34:	2b00      	cmp	r3, #0
 800ff36:	d1c2      	bne.n	800febe <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ff38:	68fb      	ldr	r3, [r7, #12]
 800ff3a:	2220      	movs	r2, #32
 800ff3c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 800ff40:	2300      	movs	r3, #0
 800ff42:	e000      	b.n	800ff46 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800ff44:	2302      	movs	r3, #2
  }
}
 800ff46:	4618      	mov	r0, r3
 800ff48:	3720      	adds	r7, #32
 800ff4a:	46bd      	mov	sp, r7
 800ff4c:	bd80      	pop	{r7, pc}
	...

0800ff50 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ff50:	b580      	push	{r7, lr}
 800ff52:	b0ba      	sub	sp, #232	; 0xe8
 800ff54:	af00      	add	r7, sp, #0
 800ff56:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	681b      	ldr	r3, [r3, #0]
 800ff5c:	69db      	ldr	r3, [r3, #28]
 800ff5e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	681b      	ldr	r3, [r3, #0]
 800ff66:	681b      	ldr	r3, [r3, #0]
 800ff68:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	681b      	ldr	r3, [r3, #0]
 800ff70:	689b      	ldr	r3, [r3, #8]
 800ff72:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800ff76:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800ff7a:	f640 030f 	movw	r3, #2063	; 0x80f
 800ff7e:	4013      	ands	r3, r2
 800ff80:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800ff84:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ff88:	2b00      	cmp	r3, #0
 800ff8a:	d11b      	bne.n	800ffc4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800ff8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ff90:	f003 0320 	and.w	r3, r3, #32
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d015      	beq.n	800ffc4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800ff98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ff9c:	f003 0320 	and.w	r3, r3, #32
 800ffa0:	2b00      	cmp	r3, #0
 800ffa2:	d105      	bne.n	800ffb0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800ffa4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800ffa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	d009      	beq.n	800ffc4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ffb4:	2b00      	cmp	r3, #0
 800ffb6:	f000 8377 	beq.w	80106a8 <HAL_UART_IRQHandler+0x758>
      {
        huart->RxISR(huart);
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ffbe:	6878      	ldr	r0, [r7, #4]
 800ffc0:	4798      	blx	r3
      }
      return;
 800ffc2:	e371      	b.n	80106a8 <HAL_UART_IRQHandler+0x758>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800ffc4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800ffc8:	2b00      	cmp	r3, #0
 800ffca:	f000 8123 	beq.w	8010214 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800ffce:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800ffd2:	4b8d      	ldr	r3, [pc, #564]	; (8010208 <HAL_UART_IRQHandler+0x2b8>)
 800ffd4:	4013      	ands	r3, r2
 800ffd6:	2b00      	cmp	r3, #0
 800ffd8:	d106      	bne.n	800ffe8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800ffda:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800ffde:	4b8b      	ldr	r3, [pc, #556]	; (801020c <HAL_UART_IRQHandler+0x2bc>)
 800ffe0:	4013      	ands	r3, r2
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	f000 8116 	beq.w	8010214 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800ffe8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ffec:	f003 0301 	and.w	r3, r3, #1
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	d011      	beq.n	8010018 <HAL_UART_IRQHandler+0xc8>
 800fff4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800fff8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	d00b      	beq.n	8010018 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8010000:	687b      	ldr	r3, [r7, #4]
 8010002:	681b      	ldr	r3, [r3, #0]
 8010004:	2201      	movs	r2, #1
 8010006:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8010008:	687b      	ldr	r3, [r7, #4]
 801000a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801000e:	f043 0201 	orr.w	r2, r3, #1
 8010012:	687b      	ldr	r3, [r7, #4]
 8010014:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010018:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801001c:	f003 0302 	and.w	r3, r3, #2
 8010020:	2b00      	cmp	r3, #0
 8010022:	d011      	beq.n	8010048 <HAL_UART_IRQHandler+0xf8>
 8010024:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010028:	f003 0301 	and.w	r3, r3, #1
 801002c:	2b00      	cmp	r3, #0
 801002e:	d00b      	beq.n	8010048 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8010030:	687b      	ldr	r3, [r7, #4]
 8010032:	681b      	ldr	r3, [r3, #0]
 8010034:	2202      	movs	r2, #2
 8010036:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801003e:	f043 0204 	orr.w	r2, r3, #4
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8010048:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801004c:	f003 0304 	and.w	r3, r3, #4
 8010050:	2b00      	cmp	r3, #0
 8010052:	d011      	beq.n	8010078 <HAL_UART_IRQHandler+0x128>
 8010054:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010058:	f003 0301 	and.w	r3, r3, #1
 801005c:	2b00      	cmp	r3, #0
 801005e:	d00b      	beq.n	8010078 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	681b      	ldr	r3, [r3, #0]
 8010064:	2204      	movs	r2, #4
 8010066:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801006e:	f043 0202 	orr.w	r2, r3, #2
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8010078:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801007c:	f003 0308 	and.w	r3, r3, #8
 8010080:	2b00      	cmp	r3, #0
 8010082:	d017      	beq.n	80100b4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010084:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010088:	f003 0320 	and.w	r3, r3, #32
 801008c:	2b00      	cmp	r3, #0
 801008e:	d105      	bne.n	801009c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8010090:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8010094:	4b5c      	ldr	r3, [pc, #368]	; (8010208 <HAL_UART_IRQHandler+0x2b8>)
 8010096:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8010098:	2b00      	cmp	r3, #0
 801009a:	d00b      	beq.n	80100b4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	2208      	movs	r2, #8
 80100a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80100aa:	f043 0208 	orr.w	r2, r3, #8
 80100ae:	687b      	ldr	r3, [r7, #4]
 80100b0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80100b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80100b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d012      	beq.n	80100e6 <HAL_UART_IRQHandler+0x196>
 80100c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80100c4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d00c      	beq.n	80100e6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80100d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80100d6:	687b      	ldr	r3, [r7, #4]
 80100d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80100dc:	f043 0220 	orr.w	r2, r3, #32
 80100e0:	687b      	ldr	r3, [r7, #4]
 80100e2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80100ec:	2b00      	cmp	r3, #0
 80100ee:	f000 82dd 	beq.w	80106ac <HAL_UART_IRQHandler+0x75c>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80100f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80100f6:	f003 0320 	and.w	r3, r3, #32
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	d013      	beq.n	8010126 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80100fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010102:	f003 0320 	and.w	r3, r3, #32
 8010106:	2b00      	cmp	r3, #0
 8010108:	d105      	bne.n	8010116 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 801010a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 801010e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010112:	2b00      	cmp	r3, #0
 8010114:	d007      	beq.n	8010126 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801011a:	2b00      	cmp	r3, #0
 801011c:	d003      	beq.n	8010126 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8010122:	6878      	ldr	r0, [r7, #4]
 8010124:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801012c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	681b      	ldr	r3, [r3, #0]
 8010134:	689b      	ldr	r3, [r3, #8]
 8010136:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801013a:	2b40      	cmp	r3, #64	; 0x40
 801013c:	d005      	beq.n	801014a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 801013e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8010142:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8010146:	2b00      	cmp	r3, #0
 8010148:	d054      	beq.n	80101f4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 801014a:	6878      	ldr	r0, [r7, #4]
 801014c:	f001 fafa 	bl	8011744 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010150:	687b      	ldr	r3, [r7, #4]
 8010152:	681b      	ldr	r3, [r3, #0]
 8010154:	689b      	ldr	r3, [r3, #8]
 8010156:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801015a:	2b40      	cmp	r3, #64	; 0x40
 801015c:	d146      	bne.n	80101ec <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	681b      	ldr	r3, [r3, #0]
 8010162:	3308      	adds	r3, #8
 8010164:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010168:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 801016c:	e853 3f00 	ldrex	r3, [r3]
 8010170:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8010174:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8010178:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801017c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	681b      	ldr	r3, [r3, #0]
 8010184:	3308      	adds	r3, #8
 8010186:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 801018a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 801018e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010192:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8010196:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 801019a:	e841 2300 	strex	r3, r2, [r1]
 801019e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80101a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	d1d9      	bne.n	801015e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80101aa:	687b      	ldr	r3, [r7, #4]
 80101ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	d017      	beq.n	80101e4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80101b4:	687b      	ldr	r3, [r7, #4]
 80101b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80101ba:	4a15      	ldr	r2, [pc, #84]	; (8010210 <HAL_UART_IRQHandler+0x2c0>)
 80101bc:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80101be:	687b      	ldr	r3, [r7, #4]
 80101c0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80101c4:	4618      	mov	r0, r3
 80101c6:	f7f8 f9db 	bl	8008580 <HAL_DMA_Abort_IT>
 80101ca:	4603      	mov	r3, r0
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d019      	beq.n	8010204 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80101d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80101d8:	687a      	ldr	r2, [r7, #4]
 80101da:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 80101de:	4610      	mov	r0, r2
 80101e0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80101e2:	e00f      	b.n	8010204 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80101e4:	6878      	ldr	r0, [r7, #4]
 80101e6:	f000 fa77 	bl	80106d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80101ea:	e00b      	b.n	8010204 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80101ec:	6878      	ldr	r0, [r7, #4]
 80101ee:	f000 fa73 	bl	80106d8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80101f2:	e007      	b.n	8010204 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80101f4:	6878      	ldr	r0, [r7, #4]
 80101f6:	f000 fa6f 	bl	80106d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	2200      	movs	r2, #0
 80101fe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 8010202:	e253      	b.n	80106ac <HAL_UART_IRQHandler+0x75c>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010204:	bf00      	nop
    return;
 8010206:	e251      	b.n	80106ac <HAL_UART_IRQHandler+0x75c>
 8010208:	10000001 	.word	0x10000001
 801020c:	04000120 	.word	0x04000120
 8010210:	08011811 	.word	0x08011811

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8010218:	2b01      	cmp	r3, #1
 801021a:	f040 81e7 	bne.w	80105ec <HAL_UART_IRQHandler+0x69c>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 801021e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010222:	f003 0310 	and.w	r3, r3, #16
 8010226:	2b00      	cmp	r3, #0
 8010228:	f000 81e0 	beq.w	80105ec <HAL_UART_IRQHandler+0x69c>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 801022c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010230:	f003 0310 	and.w	r3, r3, #16
 8010234:	2b00      	cmp	r3, #0
 8010236:	f000 81d9 	beq.w	80105ec <HAL_UART_IRQHandler+0x69c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 801023a:	687b      	ldr	r3, [r7, #4]
 801023c:	681b      	ldr	r3, [r3, #0]
 801023e:	2210      	movs	r2, #16
 8010240:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	681b      	ldr	r3, [r3, #0]
 8010246:	689b      	ldr	r3, [r3, #8]
 8010248:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801024c:	2b40      	cmp	r3, #64	; 0x40
 801024e:	f040 8151 	bne.w	80104f4 <HAL_UART_IRQHandler+0x5a4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010258:	681b      	ldr	r3, [r3, #0]
 801025a:	4a96      	ldr	r2, [pc, #600]	; (80104b4 <HAL_UART_IRQHandler+0x564>)
 801025c:	4293      	cmp	r3, r2
 801025e:	d068      	beq.n	8010332 <HAL_UART_IRQHandler+0x3e2>
 8010260:	687b      	ldr	r3, [r7, #4]
 8010262:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010266:	681b      	ldr	r3, [r3, #0]
 8010268:	4a93      	ldr	r2, [pc, #588]	; (80104b8 <HAL_UART_IRQHandler+0x568>)
 801026a:	4293      	cmp	r3, r2
 801026c:	d061      	beq.n	8010332 <HAL_UART_IRQHandler+0x3e2>
 801026e:	687b      	ldr	r3, [r7, #4]
 8010270:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010274:	681b      	ldr	r3, [r3, #0]
 8010276:	4a91      	ldr	r2, [pc, #580]	; (80104bc <HAL_UART_IRQHandler+0x56c>)
 8010278:	4293      	cmp	r3, r2
 801027a:	d05a      	beq.n	8010332 <HAL_UART_IRQHandler+0x3e2>
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010282:	681b      	ldr	r3, [r3, #0]
 8010284:	4a8e      	ldr	r2, [pc, #568]	; (80104c0 <HAL_UART_IRQHandler+0x570>)
 8010286:	4293      	cmp	r3, r2
 8010288:	d053      	beq.n	8010332 <HAL_UART_IRQHandler+0x3e2>
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010290:	681b      	ldr	r3, [r3, #0]
 8010292:	4a8c      	ldr	r2, [pc, #560]	; (80104c4 <HAL_UART_IRQHandler+0x574>)
 8010294:	4293      	cmp	r3, r2
 8010296:	d04c      	beq.n	8010332 <HAL_UART_IRQHandler+0x3e2>
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801029e:	681b      	ldr	r3, [r3, #0]
 80102a0:	4a89      	ldr	r2, [pc, #548]	; (80104c8 <HAL_UART_IRQHandler+0x578>)
 80102a2:	4293      	cmp	r3, r2
 80102a4:	d045      	beq.n	8010332 <HAL_UART_IRQHandler+0x3e2>
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80102ac:	681b      	ldr	r3, [r3, #0]
 80102ae:	4a87      	ldr	r2, [pc, #540]	; (80104cc <HAL_UART_IRQHandler+0x57c>)
 80102b0:	4293      	cmp	r3, r2
 80102b2:	d03e      	beq.n	8010332 <HAL_UART_IRQHandler+0x3e2>
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80102ba:	681b      	ldr	r3, [r3, #0]
 80102bc:	4a84      	ldr	r2, [pc, #528]	; (80104d0 <HAL_UART_IRQHandler+0x580>)
 80102be:	4293      	cmp	r3, r2
 80102c0:	d037      	beq.n	8010332 <HAL_UART_IRQHandler+0x3e2>
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80102c8:	681b      	ldr	r3, [r3, #0]
 80102ca:	4a82      	ldr	r2, [pc, #520]	; (80104d4 <HAL_UART_IRQHandler+0x584>)
 80102cc:	4293      	cmp	r3, r2
 80102ce:	d030      	beq.n	8010332 <HAL_UART_IRQHandler+0x3e2>
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	4a7f      	ldr	r2, [pc, #508]	; (80104d8 <HAL_UART_IRQHandler+0x588>)
 80102da:	4293      	cmp	r3, r2
 80102dc:	d029      	beq.n	8010332 <HAL_UART_IRQHandler+0x3e2>
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80102e4:	681b      	ldr	r3, [r3, #0]
 80102e6:	4a7d      	ldr	r2, [pc, #500]	; (80104dc <HAL_UART_IRQHandler+0x58c>)
 80102e8:	4293      	cmp	r3, r2
 80102ea:	d022      	beq.n	8010332 <HAL_UART_IRQHandler+0x3e2>
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80102f2:	681b      	ldr	r3, [r3, #0]
 80102f4:	4a7a      	ldr	r2, [pc, #488]	; (80104e0 <HAL_UART_IRQHandler+0x590>)
 80102f6:	4293      	cmp	r3, r2
 80102f8:	d01b      	beq.n	8010332 <HAL_UART_IRQHandler+0x3e2>
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	4a78      	ldr	r2, [pc, #480]	; (80104e4 <HAL_UART_IRQHandler+0x594>)
 8010304:	4293      	cmp	r3, r2
 8010306:	d014      	beq.n	8010332 <HAL_UART_IRQHandler+0x3e2>
 8010308:	687b      	ldr	r3, [r7, #4]
 801030a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801030e:	681b      	ldr	r3, [r3, #0]
 8010310:	4a75      	ldr	r2, [pc, #468]	; (80104e8 <HAL_UART_IRQHandler+0x598>)
 8010312:	4293      	cmp	r3, r2
 8010314:	d00d      	beq.n	8010332 <HAL_UART_IRQHandler+0x3e2>
 8010316:	687b      	ldr	r3, [r7, #4]
 8010318:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	4a73      	ldr	r2, [pc, #460]	; (80104ec <HAL_UART_IRQHandler+0x59c>)
 8010320:	4293      	cmp	r3, r2
 8010322:	d006      	beq.n	8010332 <HAL_UART_IRQHandler+0x3e2>
 8010324:	687b      	ldr	r3, [r7, #4]
 8010326:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801032a:	681b      	ldr	r3, [r3, #0]
 801032c:	4a70      	ldr	r2, [pc, #448]	; (80104f0 <HAL_UART_IRQHandler+0x5a0>)
 801032e:	4293      	cmp	r3, r2
 8010330:	d106      	bne.n	8010340 <HAL_UART_IRQHandler+0x3f0>
 8010332:	687b      	ldr	r3, [r7, #4]
 8010334:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010338:	681b      	ldr	r3, [r3, #0]
 801033a:	685b      	ldr	r3, [r3, #4]
 801033c:	b29b      	uxth	r3, r3
 801033e:	e005      	b.n	801034c <HAL_UART_IRQHandler+0x3fc>
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010346:	681b      	ldr	r3, [r3, #0]
 8010348:	685b      	ldr	r3, [r3, #4]
 801034a:	b29b      	uxth	r3, r3
 801034c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8010350:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8010354:	2b00      	cmp	r3, #0
 8010356:	f000 81ab 	beq.w	80106b0 <HAL_UART_IRQHandler+0x760>
          && (nb_remaining_rx_data < huart->RxXferSize))
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8010360:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8010364:	429a      	cmp	r2, r3
 8010366:	f080 81a3 	bcs.w	80106b0 <HAL_UART_IRQHandler+0x760>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8010370:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801037a:	69db      	ldr	r3, [r3, #28]
 801037c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010380:	f000 8087 	beq.w	8010492 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	681b      	ldr	r3, [r3, #0]
 8010388:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801038c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8010390:	e853 3f00 	ldrex	r3, [r3]
 8010394:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8010398:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 801039c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80103a0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	681b      	ldr	r3, [r3, #0]
 80103a8:	461a      	mov	r2, r3
 80103aa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80103ae:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80103b2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103b6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80103ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80103be:	e841 2300 	strex	r3, r2, [r1]
 80103c2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80103c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80103ca:	2b00      	cmp	r3, #0
 80103cc:	d1da      	bne.n	8010384 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	681b      	ldr	r3, [r3, #0]
 80103d2:	3308      	adds	r3, #8
 80103d4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80103d6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80103d8:	e853 3f00 	ldrex	r3, [r3]
 80103dc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80103de:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80103e0:	f023 0301 	bic.w	r3, r3, #1
 80103e4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	681b      	ldr	r3, [r3, #0]
 80103ec:	3308      	adds	r3, #8
 80103ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80103f2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80103f6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80103f8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80103fa:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80103fe:	e841 2300 	strex	r3, r2, [r1]
 8010402:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8010404:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8010406:	2b00      	cmp	r3, #0
 8010408:	d1e1      	bne.n	80103ce <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	3308      	adds	r3, #8
 8010410:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010412:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8010414:	e853 3f00 	ldrex	r3, [r3]
 8010418:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 801041a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 801041c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8010420:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	681b      	ldr	r3, [r3, #0]
 8010428:	3308      	adds	r3, #8
 801042a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 801042e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8010430:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010432:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8010434:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8010436:	e841 2300 	strex	r3, r2, [r1]
 801043a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 801043c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 801043e:	2b00      	cmp	r3, #0
 8010440:	d1e3      	bne.n	801040a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	2220      	movs	r2, #32
 8010446:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	2200      	movs	r2, #0
 801044e:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010450:	687b      	ldr	r3, [r7, #4]
 8010452:	681b      	ldr	r3, [r3, #0]
 8010454:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010456:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8010458:	e853 3f00 	ldrex	r3, [r3]
 801045c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 801045e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010460:	f023 0310 	bic.w	r3, r3, #16
 8010464:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	681b      	ldr	r3, [r3, #0]
 801046c:	461a      	mov	r2, r3
 801046e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8010472:	65bb      	str	r3, [r7, #88]	; 0x58
 8010474:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010476:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8010478:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801047a:	e841 2300 	strex	r3, r2, [r1]
 801047e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8010480:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8010482:	2b00      	cmp	r3, #0
 8010484:	d1e4      	bne.n	8010450 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 801048c:	4618      	mov	r0, r3
 801048e:	f7f7 fd59 	bl	8007f44 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	2202      	movs	r2, #2
 8010496:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 801049e:	687b      	ldr	r3, [r7, #4]
 80104a0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80104a4:	b29b      	uxth	r3, r3
 80104a6:	1ad3      	subs	r3, r2, r3
 80104a8:	b29b      	uxth	r3, r3
 80104aa:	4619      	mov	r1, r3
 80104ac:	6878      	ldr	r0, [r7, #4]
 80104ae:	f000 f91d 	bl	80106ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80104b2:	e0fd      	b.n	80106b0 <HAL_UART_IRQHandler+0x760>
 80104b4:	40020010 	.word	0x40020010
 80104b8:	40020028 	.word	0x40020028
 80104bc:	40020040 	.word	0x40020040
 80104c0:	40020058 	.word	0x40020058
 80104c4:	40020070 	.word	0x40020070
 80104c8:	40020088 	.word	0x40020088
 80104cc:	400200a0 	.word	0x400200a0
 80104d0:	400200b8 	.word	0x400200b8
 80104d4:	40020410 	.word	0x40020410
 80104d8:	40020428 	.word	0x40020428
 80104dc:	40020440 	.word	0x40020440
 80104e0:	40020458 	.word	0x40020458
 80104e4:	40020470 	.word	0x40020470
 80104e8:	40020488 	.word	0x40020488
 80104ec:	400204a0 	.word	0x400204a0
 80104f0:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80104f4:	687b      	ldr	r3, [r7, #4]
 80104f6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8010500:	b29b      	uxth	r3, r3
 8010502:	1ad3      	subs	r3, r2, r3
 8010504:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8010508:	687b      	ldr	r3, [r7, #4]
 801050a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 801050e:	b29b      	uxth	r3, r3
 8010510:	2b00      	cmp	r3, #0
 8010512:	f000 80cf 	beq.w	80106b4 <HAL_UART_IRQHandler+0x764>
          && (nb_rx_data > 0U))
 8010516:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 801051a:	2b00      	cmp	r3, #0
 801051c:	f000 80ca 	beq.w	80106b4 <HAL_UART_IRQHandler+0x764>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	681b      	ldr	r3, [r3, #0]
 8010524:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010526:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010528:	e853 3f00 	ldrex	r3, [r3]
 801052c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 801052e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010530:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8010534:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8010538:	687b      	ldr	r3, [r7, #4]
 801053a:	681b      	ldr	r3, [r3, #0]
 801053c:	461a      	mov	r2, r3
 801053e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8010542:	647b      	str	r3, [r7, #68]	; 0x44
 8010544:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010546:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8010548:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801054a:	e841 2300 	strex	r3, r2, [r1]
 801054e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8010550:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010552:	2b00      	cmp	r3, #0
 8010554:	d1e4      	bne.n	8010520 <HAL_UART_IRQHandler+0x5d0>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	681b      	ldr	r3, [r3, #0]
 801055a:	3308      	adds	r3, #8
 801055c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801055e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010560:	e853 3f00 	ldrex	r3, [r3]
 8010564:	623b      	str	r3, [r7, #32]
   return(result);
 8010566:	6a3a      	ldr	r2, [r7, #32]
 8010568:	4b55      	ldr	r3, [pc, #340]	; (80106c0 <HAL_UART_IRQHandler+0x770>)
 801056a:	4013      	ands	r3, r2
 801056c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	681b      	ldr	r3, [r3, #0]
 8010574:	3308      	adds	r3, #8
 8010576:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 801057a:	633a      	str	r2, [r7, #48]	; 0x30
 801057c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801057e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8010580:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010582:	e841 2300 	strex	r3, r2, [r1]
 8010586:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8010588:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801058a:	2b00      	cmp	r3, #0
 801058c:	d1e3      	bne.n	8010556 <HAL_UART_IRQHandler+0x606>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	2220      	movs	r2, #32
 8010592:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	2200      	movs	r2, #0
 801059a:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 801059c:	687b      	ldr	r3, [r7, #4]
 801059e:	2200      	movs	r2, #0
 80105a0:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	681b      	ldr	r3, [r3, #0]
 80105a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80105a8:	693b      	ldr	r3, [r7, #16]
 80105aa:	e853 3f00 	ldrex	r3, [r3]
 80105ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80105b0:	68fb      	ldr	r3, [r7, #12]
 80105b2:	f023 0310 	bic.w	r3, r3, #16
 80105b6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80105ba:	687b      	ldr	r3, [r7, #4]
 80105bc:	681b      	ldr	r3, [r3, #0]
 80105be:	461a      	mov	r2, r3
 80105c0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80105c4:	61fb      	str	r3, [r7, #28]
 80105c6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80105c8:	69b9      	ldr	r1, [r7, #24]
 80105ca:	69fa      	ldr	r2, [r7, #28]
 80105cc:	e841 2300 	strex	r3, r2, [r1]
 80105d0:	617b      	str	r3, [r7, #20]
   return(result);
 80105d2:	697b      	ldr	r3, [r7, #20]
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d1e4      	bne.n	80105a2 <HAL_UART_IRQHandler+0x652>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	2202      	movs	r2, #2
 80105dc:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80105de:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80105e2:	4619      	mov	r1, r3
 80105e4:	6878      	ldr	r0, [r7, #4]
 80105e6:	f000 f881 	bl	80106ec <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80105ea:	e063      	b.n	80106b4 <HAL_UART_IRQHandler+0x764>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80105ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80105f0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	d00e      	beq.n	8010616 <HAL_UART_IRQHandler+0x6c6>
 80105f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80105fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8010600:	2b00      	cmp	r3, #0
 8010602:	d008      	beq.n	8010616 <HAL_UART_IRQHandler+0x6c6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8010604:	687b      	ldr	r3, [r7, #4]
 8010606:	681b      	ldr	r3, [r3, #0]
 8010608:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 801060c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 801060e:	6878      	ldr	r0, [r7, #4]
 8010610:	f001 f93f 	bl	8011892 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8010614:	e051      	b.n	80106ba <HAL_UART_IRQHandler+0x76a>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8010616:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 801061a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801061e:	2b00      	cmp	r3, #0
 8010620:	d014      	beq.n	801064c <HAL_UART_IRQHandler+0x6fc>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8010622:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8010626:	f003 0380 	and.w	r3, r3, #128	; 0x80
 801062a:	2b00      	cmp	r3, #0
 801062c:	d105      	bne.n	801063a <HAL_UART_IRQHandler+0x6ea>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 801062e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8010632:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010636:	2b00      	cmp	r3, #0
 8010638:	d008      	beq.n	801064c <HAL_UART_IRQHandler+0x6fc>
  {
    if (huart->TxISR != NULL)
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801063e:	2b00      	cmp	r3, #0
 8010640:	d03a      	beq.n	80106b8 <HAL_UART_IRQHandler+0x768>
    {
      huart->TxISR(huart);
 8010642:	687b      	ldr	r3, [r7, #4]
 8010644:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8010646:	6878      	ldr	r0, [r7, #4]
 8010648:	4798      	blx	r3
    }
    return;
 801064a:	e035      	b.n	80106b8 <HAL_UART_IRQHandler+0x768>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 801064c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010650:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010654:	2b00      	cmp	r3, #0
 8010656:	d009      	beq.n	801066c <HAL_UART_IRQHandler+0x71c>
 8010658:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801065c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010660:	2b00      	cmp	r3, #0
 8010662:	d003      	beq.n	801066c <HAL_UART_IRQHandler+0x71c>
  {
    UART_EndTransmit_IT(huart);
 8010664:	6878      	ldr	r0, [r7, #4]
 8010666:	f001 f8e9 	bl	801183c <UART_EndTransmit_IT>
    return;
 801066a:	e026      	b.n	80106ba <HAL_UART_IRQHandler+0x76a>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 801066c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010670:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8010674:	2b00      	cmp	r3, #0
 8010676:	d009      	beq.n	801068c <HAL_UART_IRQHandler+0x73c>
 8010678:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801067c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8010680:	2b00      	cmp	r3, #0
 8010682:	d003      	beq.n	801068c <HAL_UART_IRQHandler+0x73c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8010684:	6878      	ldr	r0, [r7, #4]
 8010686:	f001 f918 	bl	80118ba <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 801068a:	e016      	b.n	80106ba <HAL_UART_IRQHandler+0x76a>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 801068c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8010690:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8010694:	2b00      	cmp	r3, #0
 8010696:	d010      	beq.n	80106ba <HAL_UART_IRQHandler+0x76a>
 8010698:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 801069c:	2b00      	cmp	r3, #0
 801069e:	da0c      	bge.n	80106ba <HAL_UART_IRQHandler+0x76a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80106a0:	6878      	ldr	r0, [r7, #4]
 80106a2:	f001 f900 	bl	80118a6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80106a6:	e008      	b.n	80106ba <HAL_UART_IRQHandler+0x76a>
      return;
 80106a8:	bf00      	nop
 80106aa:	e006      	b.n	80106ba <HAL_UART_IRQHandler+0x76a>
    return;
 80106ac:	bf00      	nop
 80106ae:	e004      	b.n	80106ba <HAL_UART_IRQHandler+0x76a>
      return;
 80106b0:	bf00      	nop
 80106b2:	e002      	b.n	80106ba <HAL_UART_IRQHandler+0x76a>
      return;
 80106b4:	bf00      	nop
 80106b6:	e000      	b.n	80106ba <HAL_UART_IRQHandler+0x76a>
    return;
 80106b8:	bf00      	nop
  }
}
 80106ba:	37e8      	adds	r7, #232	; 0xe8
 80106bc:	46bd      	mov	sp, r7
 80106be:	bd80      	pop	{r7, pc}
 80106c0:	effffffe 	.word	0xeffffffe

080106c4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80106c4:	b480      	push	{r7}
 80106c6:	b083      	sub	sp, #12
 80106c8:	af00      	add	r7, sp, #0
 80106ca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80106cc:	bf00      	nop
 80106ce:	370c      	adds	r7, #12
 80106d0:	46bd      	mov	sp, r7
 80106d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106d6:	4770      	bx	lr

080106d8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80106d8:	b480      	push	{r7}
 80106da:	b083      	sub	sp, #12
 80106dc:	af00      	add	r7, sp, #0
 80106de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80106e0:	bf00      	nop
 80106e2:	370c      	adds	r7, #12
 80106e4:	46bd      	mov	sp, r7
 80106e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ea:	4770      	bx	lr

080106ec <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80106ec:	b480      	push	{r7}
 80106ee:	b083      	sub	sp, #12
 80106f0:	af00      	add	r7, sp, #0
 80106f2:	6078      	str	r0, [r7, #4]
 80106f4:	460b      	mov	r3, r1
 80106f6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80106f8:	bf00      	nop
 80106fa:	370c      	adds	r7, #12
 80106fc:	46bd      	mov	sp, r7
 80106fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010702:	4770      	bx	lr

08010704 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010704:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8010708:	b092      	sub	sp, #72	; 0x48
 801070a:	af00      	add	r7, sp, #0
 801070c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 801070e:	2300      	movs	r3, #0
 8010710:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8010714:	697b      	ldr	r3, [r7, #20]
 8010716:	689a      	ldr	r2, [r3, #8]
 8010718:	697b      	ldr	r3, [r7, #20]
 801071a:	691b      	ldr	r3, [r3, #16]
 801071c:	431a      	orrs	r2, r3
 801071e:	697b      	ldr	r3, [r7, #20]
 8010720:	695b      	ldr	r3, [r3, #20]
 8010722:	431a      	orrs	r2, r3
 8010724:	697b      	ldr	r3, [r7, #20]
 8010726:	69db      	ldr	r3, [r3, #28]
 8010728:	4313      	orrs	r3, r2
 801072a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 801072c:	697b      	ldr	r3, [r7, #20]
 801072e:	681b      	ldr	r3, [r3, #0]
 8010730:	681a      	ldr	r2, [r3, #0]
 8010732:	4bbe      	ldr	r3, [pc, #760]	; (8010a2c <UART_SetConfig+0x328>)
 8010734:	4013      	ands	r3, r2
 8010736:	697a      	ldr	r2, [r7, #20]
 8010738:	6812      	ldr	r2, [r2, #0]
 801073a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 801073c:	430b      	orrs	r3, r1
 801073e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010740:	697b      	ldr	r3, [r7, #20]
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	685b      	ldr	r3, [r3, #4]
 8010746:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 801074a:	697b      	ldr	r3, [r7, #20]
 801074c:	68da      	ldr	r2, [r3, #12]
 801074e:	697b      	ldr	r3, [r7, #20]
 8010750:	681b      	ldr	r3, [r3, #0]
 8010752:	430a      	orrs	r2, r1
 8010754:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8010756:	697b      	ldr	r3, [r7, #20]
 8010758:	699b      	ldr	r3, [r3, #24]
 801075a:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 801075c:	697b      	ldr	r3, [r7, #20]
 801075e:	681b      	ldr	r3, [r3, #0]
 8010760:	4ab3      	ldr	r2, [pc, #716]	; (8010a30 <UART_SetConfig+0x32c>)
 8010762:	4293      	cmp	r3, r2
 8010764:	d004      	beq.n	8010770 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8010766:	697b      	ldr	r3, [r7, #20]
 8010768:	6a1b      	ldr	r3, [r3, #32]
 801076a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 801076c:	4313      	orrs	r3, r2
 801076e:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8010770:	697b      	ldr	r3, [r7, #20]
 8010772:	681b      	ldr	r3, [r3, #0]
 8010774:	689a      	ldr	r2, [r3, #8]
 8010776:	4baf      	ldr	r3, [pc, #700]	; (8010a34 <UART_SetConfig+0x330>)
 8010778:	4013      	ands	r3, r2
 801077a:	697a      	ldr	r2, [r7, #20]
 801077c:	6812      	ldr	r2, [r2, #0]
 801077e:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8010780:	430b      	orrs	r3, r1
 8010782:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8010784:	697b      	ldr	r3, [r7, #20]
 8010786:	681b      	ldr	r3, [r3, #0]
 8010788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801078a:	f023 010f 	bic.w	r1, r3, #15
 801078e:	697b      	ldr	r3, [r7, #20]
 8010790:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8010792:	697b      	ldr	r3, [r7, #20]
 8010794:	681b      	ldr	r3, [r3, #0]
 8010796:	430a      	orrs	r2, r1
 8010798:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 801079a:	697b      	ldr	r3, [r7, #20]
 801079c:	681b      	ldr	r3, [r3, #0]
 801079e:	4aa6      	ldr	r2, [pc, #664]	; (8010a38 <UART_SetConfig+0x334>)
 80107a0:	4293      	cmp	r3, r2
 80107a2:	d177      	bne.n	8010894 <UART_SetConfig+0x190>
 80107a4:	4ba5      	ldr	r3, [pc, #660]	; (8010a3c <UART_SetConfig+0x338>)
 80107a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80107a8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80107ac:	2b28      	cmp	r3, #40	; 0x28
 80107ae:	d86d      	bhi.n	801088c <UART_SetConfig+0x188>
 80107b0:	a201      	add	r2, pc, #4	; (adr r2, 80107b8 <UART_SetConfig+0xb4>)
 80107b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107b6:	bf00      	nop
 80107b8:	0801085d 	.word	0x0801085d
 80107bc:	0801088d 	.word	0x0801088d
 80107c0:	0801088d 	.word	0x0801088d
 80107c4:	0801088d 	.word	0x0801088d
 80107c8:	0801088d 	.word	0x0801088d
 80107cc:	0801088d 	.word	0x0801088d
 80107d0:	0801088d 	.word	0x0801088d
 80107d4:	0801088d 	.word	0x0801088d
 80107d8:	08010865 	.word	0x08010865
 80107dc:	0801088d 	.word	0x0801088d
 80107e0:	0801088d 	.word	0x0801088d
 80107e4:	0801088d 	.word	0x0801088d
 80107e8:	0801088d 	.word	0x0801088d
 80107ec:	0801088d 	.word	0x0801088d
 80107f0:	0801088d 	.word	0x0801088d
 80107f4:	0801088d 	.word	0x0801088d
 80107f8:	0801086d 	.word	0x0801086d
 80107fc:	0801088d 	.word	0x0801088d
 8010800:	0801088d 	.word	0x0801088d
 8010804:	0801088d 	.word	0x0801088d
 8010808:	0801088d 	.word	0x0801088d
 801080c:	0801088d 	.word	0x0801088d
 8010810:	0801088d 	.word	0x0801088d
 8010814:	0801088d 	.word	0x0801088d
 8010818:	08010875 	.word	0x08010875
 801081c:	0801088d 	.word	0x0801088d
 8010820:	0801088d 	.word	0x0801088d
 8010824:	0801088d 	.word	0x0801088d
 8010828:	0801088d 	.word	0x0801088d
 801082c:	0801088d 	.word	0x0801088d
 8010830:	0801088d 	.word	0x0801088d
 8010834:	0801088d 	.word	0x0801088d
 8010838:	0801087d 	.word	0x0801087d
 801083c:	0801088d 	.word	0x0801088d
 8010840:	0801088d 	.word	0x0801088d
 8010844:	0801088d 	.word	0x0801088d
 8010848:	0801088d 	.word	0x0801088d
 801084c:	0801088d 	.word	0x0801088d
 8010850:	0801088d 	.word	0x0801088d
 8010854:	0801088d 	.word	0x0801088d
 8010858:	08010885 	.word	0x08010885
 801085c:	2301      	movs	r3, #1
 801085e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010862:	e326      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010864:	2304      	movs	r3, #4
 8010866:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801086a:	e322      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 801086c:	2308      	movs	r3, #8
 801086e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010872:	e31e      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010874:	2310      	movs	r3, #16
 8010876:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801087a:	e31a      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 801087c:	2320      	movs	r3, #32
 801087e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010882:	e316      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010884:	2340      	movs	r3, #64	; 0x40
 8010886:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801088a:	e312      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 801088c:	2380      	movs	r3, #128	; 0x80
 801088e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010892:	e30e      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010894:	697b      	ldr	r3, [r7, #20]
 8010896:	681b      	ldr	r3, [r3, #0]
 8010898:	4a69      	ldr	r2, [pc, #420]	; (8010a40 <UART_SetConfig+0x33c>)
 801089a:	4293      	cmp	r3, r2
 801089c:	d130      	bne.n	8010900 <UART_SetConfig+0x1fc>
 801089e:	4b67      	ldr	r3, [pc, #412]	; (8010a3c <UART_SetConfig+0x338>)
 80108a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80108a2:	f003 0307 	and.w	r3, r3, #7
 80108a6:	2b05      	cmp	r3, #5
 80108a8:	d826      	bhi.n	80108f8 <UART_SetConfig+0x1f4>
 80108aa:	a201      	add	r2, pc, #4	; (adr r2, 80108b0 <UART_SetConfig+0x1ac>)
 80108ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108b0:	080108c9 	.word	0x080108c9
 80108b4:	080108d1 	.word	0x080108d1
 80108b8:	080108d9 	.word	0x080108d9
 80108bc:	080108e1 	.word	0x080108e1
 80108c0:	080108e9 	.word	0x080108e9
 80108c4:	080108f1 	.word	0x080108f1
 80108c8:	2300      	movs	r3, #0
 80108ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80108ce:	e2f0      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 80108d0:	2304      	movs	r3, #4
 80108d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80108d6:	e2ec      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 80108d8:	2308      	movs	r3, #8
 80108da:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80108de:	e2e8      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 80108e0:	2310      	movs	r3, #16
 80108e2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80108e6:	e2e4      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 80108e8:	2320      	movs	r3, #32
 80108ea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80108ee:	e2e0      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 80108f0:	2340      	movs	r3, #64	; 0x40
 80108f2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80108f6:	e2dc      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 80108f8:	2380      	movs	r3, #128	; 0x80
 80108fa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80108fe:	e2d8      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010900:	697b      	ldr	r3, [r7, #20]
 8010902:	681b      	ldr	r3, [r3, #0]
 8010904:	4a4f      	ldr	r2, [pc, #316]	; (8010a44 <UART_SetConfig+0x340>)
 8010906:	4293      	cmp	r3, r2
 8010908:	d130      	bne.n	801096c <UART_SetConfig+0x268>
 801090a:	4b4c      	ldr	r3, [pc, #304]	; (8010a3c <UART_SetConfig+0x338>)
 801090c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801090e:	f003 0307 	and.w	r3, r3, #7
 8010912:	2b05      	cmp	r3, #5
 8010914:	d826      	bhi.n	8010964 <UART_SetConfig+0x260>
 8010916:	a201      	add	r2, pc, #4	; (adr r2, 801091c <UART_SetConfig+0x218>)
 8010918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801091c:	08010935 	.word	0x08010935
 8010920:	0801093d 	.word	0x0801093d
 8010924:	08010945 	.word	0x08010945
 8010928:	0801094d 	.word	0x0801094d
 801092c:	08010955 	.word	0x08010955
 8010930:	0801095d 	.word	0x0801095d
 8010934:	2300      	movs	r3, #0
 8010936:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801093a:	e2ba      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 801093c:	2304      	movs	r3, #4
 801093e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010942:	e2b6      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010944:	2308      	movs	r3, #8
 8010946:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801094a:	e2b2      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 801094c:	2310      	movs	r3, #16
 801094e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010952:	e2ae      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010954:	2320      	movs	r3, #32
 8010956:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801095a:	e2aa      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 801095c:	2340      	movs	r3, #64	; 0x40
 801095e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010962:	e2a6      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010964:	2380      	movs	r3, #128	; 0x80
 8010966:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 801096a:	e2a2      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 801096c:	697b      	ldr	r3, [r7, #20]
 801096e:	681b      	ldr	r3, [r3, #0]
 8010970:	4a35      	ldr	r2, [pc, #212]	; (8010a48 <UART_SetConfig+0x344>)
 8010972:	4293      	cmp	r3, r2
 8010974:	d130      	bne.n	80109d8 <UART_SetConfig+0x2d4>
 8010976:	4b31      	ldr	r3, [pc, #196]	; (8010a3c <UART_SetConfig+0x338>)
 8010978:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801097a:	f003 0307 	and.w	r3, r3, #7
 801097e:	2b05      	cmp	r3, #5
 8010980:	d826      	bhi.n	80109d0 <UART_SetConfig+0x2cc>
 8010982:	a201      	add	r2, pc, #4	; (adr r2, 8010988 <UART_SetConfig+0x284>)
 8010984:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010988:	080109a1 	.word	0x080109a1
 801098c:	080109a9 	.word	0x080109a9
 8010990:	080109b1 	.word	0x080109b1
 8010994:	080109b9 	.word	0x080109b9
 8010998:	080109c1 	.word	0x080109c1
 801099c:	080109c9 	.word	0x080109c9
 80109a0:	2300      	movs	r3, #0
 80109a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109a6:	e284      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 80109a8:	2304      	movs	r3, #4
 80109aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109ae:	e280      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 80109b0:	2308      	movs	r3, #8
 80109b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109b6:	e27c      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 80109b8:	2310      	movs	r3, #16
 80109ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109be:	e278      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 80109c0:	2320      	movs	r3, #32
 80109c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109c6:	e274      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 80109c8:	2340      	movs	r3, #64	; 0x40
 80109ca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109ce:	e270      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 80109d0:	2380      	movs	r3, #128	; 0x80
 80109d2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80109d6:	e26c      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 80109d8:	697b      	ldr	r3, [r7, #20]
 80109da:	681b      	ldr	r3, [r3, #0]
 80109dc:	4a1b      	ldr	r2, [pc, #108]	; (8010a4c <UART_SetConfig+0x348>)
 80109de:	4293      	cmp	r3, r2
 80109e0:	d142      	bne.n	8010a68 <UART_SetConfig+0x364>
 80109e2:	4b16      	ldr	r3, [pc, #88]	; (8010a3c <UART_SetConfig+0x338>)
 80109e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80109e6:	f003 0307 	and.w	r3, r3, #7
 80109ea:	2b05      	cmp	r3, #5
 80109ec:	d838      	bhi.n	8010a60 <UART_SetConfig+0x35c>
 80109ee:	a201      	add	r2, pc, #4	; (adr r2, 80109f4 <UART_SetConfig+0x2f0>)
 80109f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80109f4:	08010a0d 	.word	0x08010a0d
 80109f8:	08010a15 	.word	0x08010a15
 80109fc:	08010a1d 	.word	0x08010a1d
 8010a00:	08010a25 	.word	0x08010a25
 8010a04:	08010a51 	.word	0x08010a51
 8010a08:	08010a59 	.word	0x08010a59
 8010a0c:	2300      	movs	r3, #0
 8010a0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a12:	e24e      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010a14:	2304      	movs	r3, #4
 8010a16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a1a:	e24a      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010a1c:	2308      	movs	r3, #8
 8010a1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a22:	e246      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010a24:	2310      	movs	r3, #16
 8010a26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a2a:	e242      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010a2c:	cfff69f3 	.word	0xcfff69f3
 8010a30:	58000c00 	.word	0x58000c00
 8010a34:	11fff4ff 	.word	0x11fff4ff
 8010a38:	40011000 	.word	0x40011000
 8010a3c:	58024400 	.word	0x58024400
 8010a40:	40004400 	.word	0x40004400
 8010a44:	40004800 	.word	0x40004800
 8010a48:	40004c00 	.word	0x40004c00
 8010a4c:	40005000 	.word	0x40005000
 8010a50:	2320      	movs	r3, #32
 8010a52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a56:	e22c      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010a58:	2340      	movs	r3, #64	; 0x40
 8010a5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a5e:	e228      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010a60:	2380      	movs	r3, #128	; 0x80
 8010a62:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010a66:	e224      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010a68:	697b      	ldr	r3, [r7, #20]
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	4ab1      	ldr	r2, [pc, #708]	; (8010d34 <UART_SetConfig+0x630>)
 8010a6e:	4293      	cmp	r3, r2
 8010a70:	d176      	bne.n	8010b60 <UART_SetConfig+0x45c>
 8010a72:	4bb1      	ldr	r3, [pc, #708]	; (8010d38 <UART_SetConfig+0x634>)
 8010a74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010a76:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010a7a:	2b28      	cmp	r3, #40	; 0x28
 8010a7c:	d86c      	bhi.n	8010b58 <UART_SetConfig+0x454>
 8010a7e:	a201      	add	r2, pc, #4	; (adr r2, 8010a84 <UART_SetConfig+0x380>)
 8010a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a84:	08010b29 	.word	0x08010b29
 8010a88:	08010b59 	.word	0x08010b59
 8010a8c:	08010b59 	.word	0x08010b59
 8010a90:	08010b59 	.word	0x08010b59
 8010a94:	08010b59 	.word	0x08010b59
 8010a98:	08010b59 	.word	0x08010b59
 8010a9c:	08010b59 	.word	0x08010b59
 8010aa0:	08010b59 	.word	0x08010b59
 8010aa4:	08010b31 	.word	0x08010b31
 8010aa8:	08010b59 	.word	0x08010b59
 8010aac:	08010b59 	.word	0x08010b59
 8010ab0:	08010b59 	.word	0x08010b59
 8010ab4:	08010b59 	.word	0x08010b59
 8010ab8:	08010b59 	.word	0x08010b59
 8010abc:	08010b59 	.word	0x08010b59
 8010ac0:	08010b59 	.word	0x08010b59
 8010ac4:	08010b39 	.word	0x08010b39
 8010ac8:	08010b59 	.word	0x08010b59
 8010acc:	08010b59 	.word	0x08010b59
 8010ad0:	08010b59 	.word	0x08010b59
 8010ad4:	08010b59 	.word	0x08010b59
 8010ad8:	08010b59 	.word	0x08010b59
 8010adc:	08010b59 	.word	0x08010b59
 8010ae0:	08010b59 	.word	0x08010b59
 8010ae4:	08010b41 	.word	0x08010b41
 8010ae8:	08010b59 	.word	0x08010b59
 8010aec:	08010b59 	.word	0x08010b59
 8010af0:	08010b59 	.word	0x08010b59
 8010af4:	08010b59 	.word	0x08010b59
 8010af8:	08010b59 	.word	0x08010b59
 8010afc:	08010b59 	.word	0x08010b59
 8010b00:	08010b59 	.word	0x08010b59
 8010b04:	08010b49 	.word	0x08010b49
 8010b08:	08010b59 	.word	0x08010b59
 8010b0c:	08010b59 	.word	0x08010b59
 8010b10:	08010b59 	.word	0x08010b59
 8010b14:	08010b59 	.word	0x08010b59
 8010b18:	08010b59 	.word	0x08010b59
 8010b1c:	08010b59 	.word	0x08010b59
 8010b20:	08010b59 	.word	0x08010b59
 8010b24:	08010b51 	.word	0x08010b51
 8010b28:	2301      	movs	r3, #1
 8010b2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b2e:	e1c0      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010b30:	2304      	movs	r3, #4
 8010b32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b36:	e1bc      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010b38:	2308      	movs	r3, #8
 8010b3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b3e:	e1b8      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010b40:	2310      	movs	r3, #16
 8010b42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b46:	e1b4      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010b48:	2320      	movs	r3, #32
 8010b4a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b4e:	e1b0      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010b50:	2340      	movs	r3, #64	; 0x40
 8010b52:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b56:	e1ac      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010b58:	2380      	movs	r3, #128	; 0x80
 8010b5a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b5e:	e1a8      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010b60:	697b      	ldr	r3, [r7, #20]
 8010b62:	681b      	ldr	r3, [r3, #0]
 8010b64:	4a75      	ldr	r2, [pc, #468]	; (8010d3c <UART_SetConfig+0x638>)
 8010b66:	4293      	cmp	r3, r2
 8010b68:	d130      	bne.n	8010bcc <UART_SetConfig+0x4c8>
 8010b6a:	4b73      	ldr	r3, [pc, #460]	; (8010d38 <UART_SetConfig+0x634>)
 8010b6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010b6e:	f003 0307 	and.w	r3, r3, #7
 8010b72:	2b05      	cmp	r3, #5
 8010b74:	d826      	bhi.n	8010bc4 <UART_SetConfig+0x4c0>
 8010b76:	a201      	add	r2, pc, #4	; (adr r2, 8010b7c <UART_SetConfig+0x478>)
 8010b78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010b7c:	08010b95 	.word	0x08010b95
 8010b80:	08010b9d 	.word	0x08010b9d
 8010b84:	08010ba5 	.word	0x08010ba5
 8010b88:	08010bad 	.word	0x08010bad
 8010b8c:	08010bb5 	.word	0x08010bb5
 8010b90:	08010bbd 	.word	0x08010bbd
 8010b94:	2300      	movs	r3, #0
 8010b96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010b9a:	e18a      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010b9c:	2304      	movs	r3, #4
 8010b9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ba2:	e186      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010ba4:	2308      	movs	r3, #8
 8010ba6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010baa:	e182      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010bac:	2310      	movs	r3, #16
 8010bae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010bb2:	e17e      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010bb4:	2320      	movs	r3, #32
 8010bb6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010bba:	e17a      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010bbc:	2340      	movs	r3, #64	; 0x40
 8010bbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010bc2:	e176      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010bc4:	2380      	movs	r3, #128	; 0x80
 8010bc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010bca:	e172      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010bcc:	697b      	ldr	r3, [r7, #20]
 8010bce:	681b      	ldr	r3, [r3, #0]
 8010bd0:	4a5b      	ldr	r2, [pc, #364]	; (8010d40 <UART_SetConfig+0x63c>)
 8010bd2:	4293      	cmp	r3, r2
 8010bd4:	d130      	bne.n	8010c38 <UART_SetConfig+0x534>
 8010bd6:	4b58      	ldr	r3, [pc, #352]	; (8010d38 <UART_SetConfig+0x634>)
 8010bd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010bda:	f003 0307 	and.w	r3, r3, #7
 8010bde:	2b05      	cmp	r3, #5
 8010be0:	d826      	bhi.n	8010c30 <UART_SetConfig+0x52c>
 8010be2:	a201      	add	r2, pc, #4	; (adr r2, 8010be8 <UART_SetConfig+0x4e4>)
 8010be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010be8:	08010c01 	.word	0x08010c01
 8010bec:	08010c09 	.word	0x08010c09
 8010bf0:	08010c11 	.word	0x08010c11
 8010bf4:	08010c19 	.word	0x08010c19
 8010bf8:	08010c21 	.word	0x08010c21
 8010bfc:	08010c29 	.word	0x08010c29
 8010c00:	2300      	movs	r3, #0
 8010c02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010c06:	e154      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010c08:	2304      	movs	r3, #4
 8010c0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010c0e:	e150      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010c10:	2308      	movs	r3, #8
 8010c12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010c16:	e14c      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010c18:	2310      	movs	r3, #16
 8010c1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010c1e:	e148      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010c20:	2320      	movs	r3, #32
 8010c22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010c26:	e144      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010c28:	2340      	movs	r3, #64	; 0x40
 8010c2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010c2e:	e140      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010c30:	2380      	movs	r3, #128	; 0x80
 8010c32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010c36:	e13c      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010c38:	697b      	ldr	r3, [r7, #20]
 8010c3a:	681b      	ldr	r3, [r3, #0]
 8010c3c:	4a41      	ldr	r2, [pc, #260]	; (8010d44 <UART_SetConfig+0x640>)
 8010c3e:	4293      	cmp	r3, r2
 8010c40:	f040 8082 	bne.w	8010d48 <UART_SetConfig+0x644>
 8010c44:	4b3c      	ldr	r3, [pc, #240]	; (8010d38 <UART_SetConfig+0x634>)
 8010c46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010c48:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010c4c:	2b28      	cmp	r3, #40	; 0x28
 8010c4e:	d86d      	bhi.n	8010d2c <UART_SetConfig+0x628>
 8010c50:	a201      	add	r2, pc, #4	; (adr r2, 8010c58 <UART_SetConfig+0x554>)
 8010c52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010c56:	bf00      	nop
 8010c58:	08010cfd 	.word	0x08010cfd
 8010c5c:	08010d2d 	.word	0x08010d2d
 8010c60:	08010d2d 	.word	0x08010d2d
 8010c64:	08010d2d 	.word	0x08010d2d
 8010c68:	08010d2d 	.word	0x08010d2d
 8010c6c:	08010d2d 	.word	0x08010d2d
 8010c70:	08010d2d 	.word	0x08010d2d
 8010c74:	08010d2d 	.word	0x08010d2d
 8010c78:	08010d05 	.word	0x08010d05
 8010c7c:	08010d2d 	.word	0x08010d2d
 8010c80:	08010d2d 	.word	0x08010d2d
 8010c84:	08010d2d 	.word	0x08010d2d
 8010c88:	08010d2d 	.word	0x08010d2d
 8010c8c:	08010d2d 	.word	0x08010d2d
 8010c90:	08010d2d 	.word	0x08010d2d
 8010c94:	08010d2d 	.word	0x08010d2d
 8010c98:	08010d0d 	.word	0x08010d0d
 8010c9c:	08010d2d 	.word	0x08010d2d
 8010ca0:	08010d2d 	.word	0x08010d2d
 8010ca4:	08010d2d 	.word	0x08010d2d
 8010ca8:	08010d2d 	.word	0x08010d2d
 8010cac:	08010d2d 	.word	0x08010d2d
 8010cb0:	08010d2d 	.word	0x08010d2d
 8010cb4:	08010d2d 	.word	0x08010d2d
 8010cb8:	08010d15 	.word	0x08010d15
 8010cbc:	08010d2d 	.word	0x08010d2d
 8010cc0:	08010d2d 	.word	0x08010d2d
 8010cc4:	08010d2d 	.word	0x08010d2d
 8010cc8:	08010d2d 	.word	0x08010d2d
 8010ccc:	08010d2d 	.word	0x08010d2d
 8010cd0:	08010d2d 	.word	0x08010d2d
 8010cd4:	08010d2d 	.word	0x08010d2d
 8010cd8:	08010d1d 	.word	0x08010d1d
 8010cdc:	08010d2d 	.word	0x08010d2d
 8010ce0:	08010d2d 	.word	0x08010d2d
 8010ce4:	08010d2d 	.word	0x08010d2d
 8010ce8:	08010d2d 	.word	0x08010d2d
 8010cec:	08010d2d 	.word	0x08010d2d
 8010cf0:	08010d2d 	.word	0x08010d2d
 8010cf4:	08010d2d 	.word	0x08010d2d
 8010cf8:	08010d25 	.word	0x08010d25
 8010cfc:	2301      	movs	r3, #1
 8010cfe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d02:	e0d6      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010d04:	2304      	movs	r3, #4
 8010d06:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d0a:	e0d2      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010d0c:	2308      	movs	r3, #8
 8010d0e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d12:	e0ce      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010d14:	2310      	movs	r3, #16
 8010d16:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d1a:	e0ca      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010d1c:	2320      	movs	r3, #32
 8010d1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d22:	e0c6      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010d24:	2340      	movs	r3, #64	; 0x40
 8010d26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d2a:	e0c2      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010d2c:	2380      	movs	r3, #128	; 0x80
 8010d2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010d32:	e0be      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010d34:	40011400 	.word	0x40011400
 8010d38:	58024400 	.word	0x58024400
 8010d3c:	40007800 	.word	0x40007800
 8010d40:	40007c00 	.word	0x40007c00
 8010d44:	40011800 	.word	0x40011800
 8010d48:	697b      	ldr	r3, [r7, #20]
 8010d4a:	681b      	ldr	r3, [r3, #0]
 8010d4c:	4aad      	ldr	r2, [pc, #692]	; (8011004 <UART_SetConfig+0x900>)
 8010d4e:	4293      	cmp	r3, r2
 8010d50:	d176      	bne.n	8010e40 <UART_SetConfig+0x73c>
 8010d52:	4bad      	ldr	r3, [pc, #692]	; (8011008 <UART_SetConfig+0x904>)
 8010d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8010d56:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8010d5a:	2b28      	cmp	r3, #40	; 0x28
 8010d5c:	d86c      	bhi.n	8010e38 <UART_SetConfig+0x734>
 8010d5e:	a201      	add	r2, pc, #4	; (adr r2, 8010d64 <UART_SetConfig+0x660>)
 8010d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d64:	08010e09 	.word	0x08010e09
 8010d68:	08010e39 	.word	0x08010e39
 8010d6c:	08010e39 	.word	0x08010e39
 8010d70:	08010e39 	.word	0x08010e39
 8010d74:	08010e39 	.word	0x08010e39
 8010d78:	08010e39 	.word	0x08010e39
 8010d7c:	08010e39 	.word	0x08010e39
 8010d80:	08010e39 	.word	0x08010e39
 8010d84:	08010e11 	.word	0x08010e11
 8010d88:	08010e39 	.word	0x08010e39
 8010d8c:	08010e39 	.word	0x08010e39
 8010d90:	08010e39 	.word	0x08010e39
 8010d94:	08010e39 	.word	0x08010e39
 8010d98:	08010e39 	.word	0x08010e39
 8010d9c:	08010e39 	.word	0x08010e39
 8010da0:	08010e39 	.word	0x08010e39
 8010da4:	08010e19 	.word	0x08010e19
 8010da8:	08010e39 	.word	0x08010e39
 8010dac:	08010e39 	.word	0x08010e39
 8010db0:	08010e39 	.word	0x08010e39
 8010db4:	08010e39 	.word	0x08010e39
 8010db8:	08010e39 	.word	0x08010e39
 8010dbc:	08010e39 	.word	0x08010e39
 8010dc0:	08010e39 	.word	0x08010e39
 8010dc4:	08010e21 	.word	0x08010e21
 8010dc8:	08010e39 	.word	0x08010e39
 8010dcc:	08010e39 	.word	0x08010e39
 8010dd0:	08010e39 	.word	0x08010e39
 8010dd4:	08010e39 	.word	0x08010e39
 8010dd8:	08010e39 	.word	0x08010e39
 8010ddc:	08010e39 	.word	0x08010e39
 8010de0:	08010e39 	.word	0x08010e39
 8010de4:	08010e29 	.word	0x08010e29
 8010de8:	08010e39 	.word	0x08010e39
 8010dec:	08010e39 	.word	0x08010e39
 8010df0:	08010e39 	.word	0x08010e39
 8010df4:	08010e39 	.word	0x08010e39
 8010df8:	08010e39 	.word	0x08010e39
 8010dfc:	08010e39 	.word	0x08010e39
 8010e00:	08010e39 	.word	0x08010e39
 8010e04:	08010e31 	.word	0x08010e31
 8010e08:	2301      	movs	r3, #1
 8010e0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e0e:	e050      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010e10:	2304      	movs	r3, #4
 8010e12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e16:	e04c      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010e18:	2308      	movs	r3, #8
 8010e1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e1e:	e048      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010e20:	2310      	movs	r3, #16
 8010e22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e26:	e044      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010e28:	2320      	movs	r3, #32
 8010e2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e2e:	e040      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010e30:	2340      	movs	r3, #64	; 0x40
 8010e32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e36:	e03c      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010e38:	2380      	movs	r3, #128	; 0x80
 8010e3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e3e:	e038      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010e40:	697b      	ldr	r3, [r7, #20]
 8010e42:	681b      	ldr	r3, [r3, #0]
 8010e44:	4a71      	ldr	r2, [pc, #452]	; (801100c <UART_SetConfig+0x908>)
 8010e46:	4293      	cmp	r3, r2
 8010e48:	d130      	bne.n	8010eac <UART_SetConfig+0x7a8>
 8010e4a:	4b6f      	ldr	r3, [pc, #444]	; (8011008 <UART_SetConfig+0x904>)
 8010e4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8010e4e:	f003 0307 	and.w	r3, r3, #7
 8010e52:	2b05      	cmp	r3, #5
 8010e54:	d826      	bhi.n	8010ea4 <UART_SetConfig+0x7a0>
 8010e56:	a201      	add	r2, pc, #4	; (adr r2, 8010e5c <UART_SetConfig+0x758>)
 8010e58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010e5c:	08010e75 	.word	0x08010e75
 8010e60:	08010e7d 	.word	0x08010e7d
 8010e64:	08010e85 	.word	0x08010e85
 8010e68:	08010e8d 	.word	0x08010e8d
 8010e6c:	08010e95 	.word	0x08010e95
 8010e70:	08010e9d 	.word	0x08010e9d
 8010e74:	2302      	movs	r3, #2
 8010e76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e7a:	e01a      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010e7c:	2304      	movs	r3, #4
 8010e7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e82:	e016      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010e84:	2308      	movs	r3, #8
 8010e86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e8a:	e012      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010e8c:	2310      	movs	r3, #16
 8010e8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e92:	e00e      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010e94:	2320      	movs	r3, #32
 8010e96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010e9a:	e00a      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010e9c:	2340      	movs	r3, #64	; 0x40
 8010e9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010ea2:	e006      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010ea4:	2380      	movs	r3, #128	; 0x80
 8010ea6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8010eaa:	e002      	b.n	8010eb2 <UART_SetConfig+0x7ae>
 8010eac:	2380      	movs	r3, #128	; 0x80
 8010eae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8010eb2:	697b      	ldr	r3, [r7, #20]
 8010eb4:	681b      	ldr	r3, [r3, #0]
 8010eb6:	4a55      	ldr	r2, [pc, #340]	; (801100c <UART_SetConfig+0x908>)
 8010eb8:	4293      	cmp	r3, r2
 8010eba:	f040 80f8 	bne.w	80110ae <UART_SetConfig+0x9aa>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8010ebe:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8010ec2:	2b20      	cmp	r3, #32
 8010ec4:	dc46      	bgt.n	8010f54 <UART_SetConfig+0x850>
 8010ec6:	2b02      	cmp	r3, #2
 8010ec8:	db75      	blt.n	8010fb6 <UART_SetConfig+0x8b2>
 8010eca:	3b02      	subs	r3, #2
 8010ecc:	2b1e      	cmp	r3, #30
 8010ece:	d872      	bhi.n	8010fb6 <UART_SetConfig+0x8b2>
 8010ed0:	a201      	add	r2, pc, #4	; (adr r2, 8010ed8 <UART_SetConfig+0x7d4>)
 8010ed2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010ed6:	bf00      	nop
 8010ed8:	08010f5b 	.word	0x08010f5b
 8010edc:	08010fb7 	.word	0x08010fb7
 8010ee0:	08010f63 	.word	0x08010f63
 8010ee4:	08010fb7 	.word	0x08010fb7
 8010ee8:	08010fb7 	.word	0x08010fb7
 8010eec:	08010fb7 	.word	0x08010fb7
 8010ef0:	08010f73 	.word	0x08010f73
 8010ef4:	08010fb7 	.word	0x08010fb7
 8010ef8:	08010fb7 	.word	0x08010fb7
 8010efc:	08010fb7 	.word	0x08010fb7
 8010f00:	08010fb7 	.word	0x08010fb7
 8010f04:	08010fb7 	.word	0x08010fb7
 8010f08:	08010fb7 	.word	0x08010fb7
 8010f0c:	08010fb7 	.word	0x08010fb7
 8010f10:	08010f83 	.word	0x08010f83
 8010f14:	08010fb7 	.word	0x08010fb7
 8010f18:	08010fb7 	.word	0x08010fb7
 8010f1c:	08010fb7 	.word	0x08010fb7
 8010f20:	08010fb7 	.word	0x08010fb7
 8010f24:	08010fb7 	.word	0x08010fb7
 8010f28:	08010fb7 	.word	0x08010fb7
 8010f2c:	08010fb7 	.word	0x08010fb7
 8010f30:	08010fb7 	.word	0x08010fb7
 8010f34:	08010fb7 	.word	0x08010fb7
 8010f38:	08010fb7 	.word	0x08010fb7
 8010f3c:	08010fb7 	.word	0x08010fb7
 8010f40:	08010fb7 	.word	0x08010fb7
 8010f44:	08010fb7 	.word	0x08010fb7
 8010f48:	08010fb7 	.word	0x08010fb7
 8010f4c:	08010fb7 	.word	0x08010fb7
 8010f50:	08010fa9 	.word	0x08010fa9
 8010f54:	2b40      	cmp	r3, #64	; 0x40
 8010f56:	d02a      	beq.n	8010fae <UART_SetConfig+0x8aa>
 8010f58:	e02d      	b.n	8010fb6 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8010f5a:	f7fe f879 	bl	800f050 <HAL_RCCEx_GetD3PCLK1Freq>
 8010f5e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8010f60:	e02f      	b.n	8010fc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8010f62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8010f66:	4618      	mov	r0, r3
 8010f68:	f7fe f888 	bl	800f07c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8010f6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f6e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010f70:	e027      	b.n	8010fc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8010f72:	f107 0318 	add.w	r3, r7, #24
 8010f76:	4618      	mov	r0, r3
 8010f78:	f7fe f9d4 	bl	800f324 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8010f7c:	69fb      	ldr	r3, [r7, #28]
 8010f7e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010f80:	e01f      	b.n	8010fc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8010f82:	4b21      	ldr	r3, [pc, #132]	; (8011008 <UART_SetConfig+0x904>)
 8010f84:	681b      	ldr	r3, [r3, #0]
 8010f86:	f003 0320 	and.w	r3, r3, #32
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d009      	beq.n	8010fa2 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8010f8e:	4b1e      	ldr	r3, [pc, #120]	; (8011008 <UART_SetConfig+0x904>)
 8010f90:	681b      	ldr	r3, [r3, #0]
 8010f92:	08db      	lsrs	r3, r3, #3
 8010f94:	f003 0303 	and.w	r3, r3, #3
 8010f98:	4a1d      	ldr	r2, [pc, #116]	; (8011010 <UART_SetConfig+0x90c>)
 8010f9a:	fa22 f303 	lsr.w	r3, r2, r3
 8010f9e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8010fa0:	e00f      	b.n	8010fc2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8010fa2:	4b1b      	ldr	r3, [pc, #108]	; (8011010 <UART_SetConfig+0x90c>)
 8010fa4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010fa6:	e00c      	b.n	8010fc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8010fa8:	4b1a      	ldr	r3, [pc, #104]	; (8011014 <UART_SetConfig+0x910>)
 8010faa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010fac:	e009      	b.n	8010fc2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010fae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010fb2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8010fb4:	e005      	b.n	8010fc2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8010fb6:	2300      	movs	r3, #0
 8010fb8:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8010fba:	2301      	movs	r3, #1
 8010fbc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8010fc0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8010fc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	f000 81ee 	beq.w	80113a6 <UART_SetConfig+0xca2>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8010fca:	697b      	ldr	r3, [r7, #20]
 8010fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010fce:	4a12      	ldr	r2, [pc, #72]	; (8011018 <UART_SetConfig+0x914>)
 8010fd0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8010fd4:	461a      	mov	r2, r3
 8010fd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010fd8:	fbb3 f3f2 	udiv	r3, r3, r2
 8010fdc:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010fde:	697b      	ldr	r3, [r7, #20]
 8010fe0:	685a      	ldr	r2, [r3, #4]
 8010fe2:	4613      	mov	r3, r2
 8010fe4:	005b      	lsls	r3, r3, #1
 8010fe6:	4413      	add	r3, r2
 8010fe8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010fea:	429a      	cmp	r2, r3
 8010fec:	d305      	bcc.n	8010ffa <UART_SetConfig+0x8f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8010fee:	697b      	ldr	r3, [r7, #20]
 8010ff0:	685b      	ldr	r3, [r3, #4]
 8010ff2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8010ff4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010ff6:	429a      	cmp	r2, r3
 8010ff8:	d910      	bls.n	801101c <UART_SetConfig+0x918>
      {
        ret = HAL_ERROR;
 8010ffa:	2301      	movs	r3, #1
 8010ffc:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8011000:	e1d1      	b.n	80113a6 <UART_SetConfig+0xca2>
 8011002:	bf00      	nop
 8011004:	40011c00 	.word	0x40011c00
 8011008:	58024400 	.word	0x58024400
 801100c:	58000c00 	.word	0x58000c00
 8011010:	03d09000 	.word	0x03d09000
 8011014:	003d0900 	.word	0x003d0900
 8011018:	0801f500 	.word	0x0801f500
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 801101c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801101e:	2200      	movs	r2, #0
 8011020:	60bb      	str	r3, [r7, #8]
 8011022:	60fa      	str	r2, [r7, #12]
 8011024:	697b      	ldr	r3, [r7, #20]
 8011026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011028:	4ac0      	ldr	r2, [pc, #768]	; (801132c <UART_SetConfig+0xc28>)
 801102a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801102e:	b29b      	uxth	r3, r3
 8011030:	2200      	movs	r2, #0
 8011032:	603b      	str	r3, [r7, #0]
 8011034:	607a      	str	r2, [r7, #4]
 8011036:	e9d7 2300 	ldrd	r2, r3, [r7]
 801103a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 801103e:	f7ef f9af 	bl	80003a0 <__aeabi_uldivmod>
 8011042:	4602      	mov	r2, r0
 8011044:	460b      	mov	r3, r1
 8011046:	4610      	mov	r0, r2
 8011048:	4619      	mov	r1, r3
 801104a:	f04f 0200 	mov.w	r2, #0
 801104e:	f04f 0300 	mov.w	r3, #0
 8011052:	020b      	lsls	r3, r1, #8
 8011054:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8011058:	0202      	lsls	r2, r0, #8
 801105a:	6979      	ldr	r1, [r7, #20]
 801105c:	6849      	ldr	r1, [r1, #4]
 801105e:	0849      	lsrs	r1, r1, #1
 8011060:	2000      	movs	r0, #0
 8011062:	460c      	mov	r4, r1
 8011064:	4605      	mov	r5, r0
 8011066:	eb12 0804 	adds.w	r8, r2, r4
 801106a:	eb43 0905 	adc.w	r9, r3, r5
 801106e:	697b      	ldr	r3, [r7, #20]
 8011070:	685b      	ldr	r3, [r3, #4]
 8011072:	2200      	movs	r2, #0
 8011074:	469a      	mov	sl, r3
 8011076:	4693      	mov	fp, r2
 8011078:	4652      	mov	r2, sl
 801107a:	465b      	mov	r3, fp
 801107c:	4640      	mov	r0, r8
 801107e:	4649      	mov	r1, r9
 8011080:	f7ef f98e 	bl	80003a0 <__aeabi_uldivmod>
 8011084:	4602      	mov	r2, r0
 8011086:	460b      	mov	r3, r1
 8011088:	4613      	mov	r3, r2
 801108a:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 801108c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801108e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8011092:	d308      	bcc.n	80110a6 <UART_SetConfig+0x9a2>
 8011094:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011096:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801109a:	d204      	bcs.n	80110a6 <UART_SetConfig+0x9a2>
        {
          huart->Instance->BRR = usartdiv;
 801109c:	697b      	ldr	r3, [r7, #20]
 801109e:	681b      	ldr	r3, [r3, #0]
 80110a0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80110a2:	60da      	str	r2, [r3, #12]
 80110a4:	e17f      	b.n	80113a6 <UART_SetConfig+0xca2>
        }
        else
        {
          ret = HAL_ERROR;
 80110a6:	2301      	movs	r3, #1
 80110a8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 80110ac:	e17b      	b.n	80113a6 <UART_SetConfig+0xca2>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80110ae:	697b      	ldr	r3, [r7, #20]
 80110b0:	69db      	ldr	r3, [r3, #28]
 80110b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80110b6:	f040 80bd 	bne.w	8011234 <UART_SetConfig+0xb30>
  {
    switch (clocksource)
 80110ba:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80110be:	2b20      	cmp	r3, #32
 80110c0:	dc48      	bgt.n	8011154 <UART_SetConfig+0xa50>
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	db7b      	blt.n	80111be <UART_SetConfig+0xaba>
 80110c6:	2b20      	cmp	r3, #32
 80110c8:	d879      	bhi.n	80111be <UART_SetConfig+0xaba>
 80110ca:	a201      	add	r2, pc, #4	; (adr r2, 80110d0 <UART_SetConfig+0x9cc>)
 80110cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80110d0:	0801115b 	.word	0x0801115b
 80110d4:	08011163 	.word	0x08011163
 80110d8:	080111bf 	.word	0x080111bf
 80110dc:	080111bf 	.word	0x080111bf
 80110e0:	0801116b 	.word	0x0801116b
 80110e4:	080111bf 	.word	0x080111bf
 80110e8:	080111bf 	.word	0x080111bf
 80110ec:	080111bf 	.word	0x080111bf
 80110f0:	0801117b 	.word	0x0801117b
 80110f4:	080111bf 	.word	0x080111bf
 80110f8:	080111bf 	.word	0x080111bf
 80110fc:	080111bf 	.word	0x080111bf
 8011100:	080111bf 	.word	0x080111bf
 8011104:	080111bf 	.word	0x080111bf
 8011108:	080111bf 	.word	0x080111bf
 801110c:	080111bf 	.word	0x080111bf
 8011110:	0801118b 	.word	0x0801118b
 8011114:	080111bf 	.word	0x080111bf
 8011118:	080111bf 	.word	0x080111bf
 801111c:	080111bf 	.word	0x080111bf
 8011120:	080111bf 	.word	0x080111bf
 8011124:	080111bf 	.word	0x080111bf
 8011128:	080111bf 	.word	0x080111bf
 801112c:	080111bf 	.word	0x080111bf
 8011130:	080111bf 	.word	0x080111bf
 8011134:	080111bf 	.word	0x080111bf
 8011138:	080111bf 	.word	0x080111bf
 801113c:	080111bf 	.word	0x080111bf
 8011140:	080111bf 	.word	0x080111bf
 8011144:	080111bf 	.word	0x080111bf
 8011148:	080111bf 	.word	0x080111bf
 801114c:	080111bf 	.word	0x080111bf
 8011150:	080111b1 	.word	0x080111b1
 8011154:	2b40      	cmp	r3, #64	; 0x40
 8011156:	d02e      	beq.n	80111b6 <UART_SetConfig+0xab2>
 8011158:	e031      	b.n	80111be <UART_SetConfig+0xaba>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 801115a:	f7fc fd8f 	bl	800dc7c <HAL_RCC_GetPCLK1Freq>
 801115e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011160:	e033      	b.n	80111ca <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8011162:	f7fc fda1 	bl	800dca8 <HAL_RCC_GetPCLK2Freq>
 8011166:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8011168:	e02f      	b.n	80111ca <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801116a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801116e:	4618      	mov	r0, r3
 8011170:	f7fd ff84 	bl	800f07c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8011174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011176:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011178:	e027      	b.n	80111ca <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 801117a:	f107 0318 	add.w	r3, r7, #24
 801117e:	4618      	mov	r0, r3
 8011180:	f7fe f8d0 	bl	800f324 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8011184:	69fb      	ldr	r3, [r7, #28]
 8011186:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011188:	e01f      	b.n	80111ca <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801118a:	4b69      	ldr	r3, [pc, #420]	; (8011330 <UART_SetConfig+0xc2c>)
 801118c:	681b      	ldr	r3, [r3, #0]
 801118e:	f003 0320 	and.w	r3, r3, #32
 8011192:	2b00      	cmp	r3, #0
 8011194:	d009      	beq.n	80111aa <UART_SetConfig+0xaa6>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8011196:	4b66      	ldr	r3, [pc, #408]	; (8011330 <UART_SetConfig+0xc2c>)
 8011198:	681b      	ldr	r3, [r3, #0]
 801119a:	08db      	lsrs	r3, r3, #3
 801119c:	f003 0303 	and.w	r3, r3, #3
 80111a0:	4a64      	ldr	r2, [pc, #400]	; (8011334 <UART_SetConfig+0xc30>)
 80111a2:	fa22 f303 	lsr.w	r3, r2, r3
 80111a6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80111a8:	e00f      	b.n	80111ca <UART_SetConfig+0xac6>
          pclk = (uint32_t) HSI_VALUE;
 80111aa:	4b62      	ldr	r3, [pc, #392]	; (8011334 <UART_SetConfig+0xc30>)
 80111ac:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80111ae:	e00c      	b.n	80111ca <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80111b0:	4b61      	ldr	r3, [pc, #388]	; (8011338 <UART_SetConfig+0xc34>)
 80111b2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80111b4:	e009      	b.n	80111ca <UART_SetConfig+0xac6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80111b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80111ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80111bc:	e005      	b.n	80111ca <UART_SetConfig+0xac6>
      default:
        pclk = 0U;
 80111be:	2300      	movs	r3, #0
 80111c0:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80111c2:	2301      	movs	r3, #1
 80111c4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80111c8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80111ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80111cc:	2b00      	cmp	r3, #0
 80111ce:	f000 80ea 	beq.w	80113a6 <UART_SetConfig+0xca2>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80111d2:	697b      	ldr	r3, [r7, #20]
 80111d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80111d6:	4a55      	ldr	r2, [pc, #340]	; (801132c <UART_SetConfig+0xc28>)
 80111d8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80111dc:	461a      	mov	r2, r3
 80111de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80111e0:	fbb3 f3f2 	udiv	r3, r3, r2
 80111e4:	005a      	lsls	r2, r3, #1
 80111e6:	697b      	ldr	r3, [r7, #20]
 80111e8:	685b      	ldr	r3, [r3, #4]
 80111ea:	085b      	lsrs	r3, r3, #1
 80111ec:	441a      	add	r2, r3
 80111ee:	697b      	ldr	r3, [r7, #20]
 80111f0:	685b      	ldr	r3, [r3, #4]
 80111f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80111f6:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80111f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80111fa:	2b0f      	cmp	r3, #15
 80111fc:	d916      	bls.n	801122c <UART_SetConfig+0xb28>
 80111fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011200:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011204:	d212      	bcs.n	801122c <UART_SetConfig+0xb28>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8011206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011208:	b29b      	uxth	r3, r3
 801120a:	f023 030f 	bic.w	r3, r3, #15
 801120e:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8011210:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011212:	085b      	lsrs	r3, r3, #1
 8011214:	b29b      	uxth	r3, r3
 8011216:	f003 0307 	and.w	r3, r3, #7
 801121a:	b29a      	uxth	r2, r3
 801121c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 801121e:	4313      	orrs	r3, r2
 8011220:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 8011222:	697b      	ldr	r3, [r7, #20]
 8011224:	681b      	ldr	r3, [r3, #0]
 8011226:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8011228:	60da      	str	r2, [r3, #12]
 801122a:	e0bc      	b.n	80113a6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 801122c:	2301      	movs	r3, #1
 801122e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8011232:	e0b8      	b.n	80113a6 <UART_SetConfig+0xca2>
      }
    }
  }
  else
  {
    switch (clocksource)
 8011234:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8011238:	2b20      	cmp	r3, #32
 801123a:	dc4b      	bgt.n	80112d4 <UART_SetConfig+0xbd0>
 801123c:	2b00      	cmp	r3, #0
 801123e:	f2c0 8087 	blt.w	8011350 <UART_SetConfig+0xc4c>
 8011242:	2b20      	cmp	r3, #32
 8011244:	f200 8084 	bhi.w	8011350 <UART_SetConfig+0xc4c>
 8011248:	a201      	add	r2, pc, #4	; (adr r2, 8011250 <UART_SetConfig+0xb4c>)
 801124a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801124e:	bf00      	nop
 8011250:	080112db 	.word	0x080112db
 8011254:	080112e3 	.word	0x080112e3
 8011258:	08011351 	.word	0x08011351
 801125c:	08011351 	.word	0x08011351
 8011260:	080112eb 	.word	0x080112eb
 8011264:	08011351 	.word	0x08011351
 8011268:	08011351 	.word	0x08011351
 801126c:	08011351 	.word	0x08011351
 8011270:	080112fb 	.word	0x080112fb
 8011274:	08011351 	.word	0x08011351
 8011278:	08011351 	.word	0x08011351
 801127c:	08011351 	.word	0x08011351
 8011280:	08011351 	.word	0x08011351
 8011284:	08011351 	.word	0x08011351
 8011288:	08011351 	.word	0x08011351
 801128c:	08011351 	.word	0x08011351
 8011290:	0801130b 	.word	0x0801130b
 8011294:	08011351 	.word	0x08011351
 8011298:	08011351 	.word	0x08011351
 801129c:	08011351 	.word	0x08011351
 80112a0:	08011351 	.word	0x08011351
 80112a4:	08011351 	.word	0x08011351
 80112a8:	08011351 	.word	0x08011351
 80112ac:	08011351 	.word	0x08011351
 80112b0:	08011351 	.word	0x08011351
 80112b4:	08011351 	.word	0x08011351
 80112b8:	08011351 	.word	0x08011351
 80112bc:	08011351 	.word	0x08011351
 80112c0:	08011351 	.word	0x08011351
 80112c4:	08011351 	.word	0x08011351
 80112c8:	08011351 	.word	0x08011351
 80112cc:	08011351 	.word	0x08011351
 80112d0:	08011343 	.word	0x08011343
 80112d4:	2b40      	cmp	r3, #64	; 0x40
 80112d6:	d037      	beq.n	8011348 <UART_SetConfig+0xc44>
 80112d8:	e03a      	b.n	8011350 <UART_SetConfig+0xc4c>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80112da:	f7fc fccf 	bl	800dc7c <HAL_RCC_GetPCLK1Freq>
 80112de:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80112e0:	e03c      	b.n	801135c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80112e2:	f7fc fce1 	bl	800dca8 <HAL_RCC_GetPCLK2Freq>
 80112e6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80112e8:	e038      	b.n	801135c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80112ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80112ee:	4618      	mov	r0, r3
 80112f0:	f7fd fec4 	bl	800f07c <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80112f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80112f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80112f8:	e030      	b.n	801135c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80112fa:	f107 0318 	add.w	r3, r7, #24
 80112fe:	4618      	mov	r0, r3
 8011300:	f7fe f810 	bl	800f324 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8011304:	69fb      	ldr	r3, [r7, #28]
 8011306:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011308:	e028      	b.n	801135c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801130a:	4b09      	ldr	r3, [pc, #36]	; (8011330 <UART_SetConfig+0xc2c>)
 801130c:	681b      	ldr	r3, [r3, #0]
 801130e:	f003 0320 	and.w	r3, r3, #32
 8011312:	2b00      	cmp	r3, #0
 8011314:	d012      	beq.n	801133c <UART_SetConfig+0xc38>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8011316:	4b06      	ldr	r3, [pc, #24]	; (8011330 <UART_SetConfig+0xc2c>)
 8011318:	681b      	ldr	r3, [r3, #0]
 801131a:	08db      	lsrs	r3, r3, #3
 801131c:	f003 0303 	and.w	r3, r3, #3
 8011320:	4a04      	ldr	r2, [pc, #16]	; (8011334 <UART_SetConfig+0xc30>)
 8011322:	fa22 f303 	lsr.w	r3, r2, r3
 8011326:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8011328:	e018      	b.n	801135c <UART_SetConfig+0xc58>
 801132a:	bf00      	nop
 801132c:	0801f500 	.word	0x0801f500
 8011330:	58024400 	.word	0x58024400
 8011334:	03d09000 	.word	0x03d09000
 8011338:	003d0900 	.word	0x003d0900
          pclk = (uint32_t) HSI_VALUE;
 801133c:	4b24      	ldr	r3, [pc, #144]	; (80113d0 <UART_SetConfig+0xccc>)
 801133e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011340:	e00c      	b.n	801135c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8011342:	4b24      	ldr	r3, [pc, #144]	; (80113d4 <UART_SetConfig+0xcd0>)
 8011344:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8011346:	e009      	b.n	801135c <UART_SetConfig+0xc58>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8011348:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 801134c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 801134e:	e005      	b.n	801135c <UART_SetConfig+0xc58>
      default:
        pclk = 0U;
 8011350:	2300      	movs	r3, #0
 8011352:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 8011354:	2301      	movs	r3, #1
 8011356:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 801135a:	bf00      	nop
    }

    if (pclk != 0U)
 801135c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801135e:	2b00      	cmp	r3, #0
 8011360:	d021      	beq.n	80113a6 <UART_SetConfig+0xca2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8011362:	697b      	ldr	r3, [r7, #20]
 8011364:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011366:	4a1c      	ldr	r2, [pc, #112]	; (80113d8 <UART_SetConfig+0xcd4>)
 8011368:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 801136c:	461a      	mov	r2, r3
 801136e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8011370:	fbb3 f2f2 	udiv	r2, r3, r2
 8011374:	697b      	ldr	r3, [r7, #20]
 8011376:	685b      	ldr	r3, [r3, #4]
 8011378:	085b      	lsrs	r3, r3, #1
 801137a:	441a      	add	r2, r3
 801137c:	697b      	ldr	r3, [r7, #20]
 801137e:	685b      	ldr	r3, [r3, #4]
 8011380:	fbb2 f3f3 	udiv	r3, r2, r3
 8011384:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8011386:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011388:	2b0f      	cmp	r3, #15
 801138a:	d909      	bls.n	80113a0 <UART_SetConfig+0xc9c>
 801138c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801138e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011392:	d205      	bcs.n	80113a0 <UART_SetConfig+0xc9c>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8011394:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011396:	b29a      	uxth	r2, r3
 8011398:	697b      	ldr	r3, [r7, #20]
 801139a:	681b      	ldr	r3, [r3, #0]
 801139c:	60da      	str	r2, [r3, #12]
 801139e:	e002      	b.n	80113a6 <UART_SetConfig+0xca2>
      }
      else
      {
        ret = HAL_ERROR;
 80113a0:	2301      	movs	r3, #1
 80113a2:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80113a6:	697b      	ldr	r3, [r7, #20]
 80113a8:	2201      	movs	r2, #1
 80113aa:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80113ae:	697b      	ldr	r3, [r7, #20]
 80113b0:	2201      	movs	r2, #1
 80113b2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80113b6:	697b      	ldr	r3, [r7, #20]
 80113b8:	2200      	movs	r2, #0
 80113ba:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 80113bc:	697b      	ldr	r3, [r7, #20]
 80113be:	2200      	movs	r2, #0
 80113c0:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 80113c2:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 80113c6:	4618      	mov	r0, r3
 80113c8:	3748      	adds	r7, #72	; 0x48
 80113ca:	46bd      	mov	sp, r7
 80113cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80113d0:	03d09000 	.word	0x03d09000
 80113d4:	003d0900 	.word	0x003d0900
 80113d8:	0801f500 	.word	0x0801f500

080113dc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80113dc:	b480      	push	{r7}
 80113de:	b083      	sub	sp, #12
 80113e0:	af00      	add	r7, sp, #0
 80113e2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80113e8:	f003 0301 	and.w	r3, r3, #1
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	d00a      	beq.n	8011406 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	681b      	ldr	r3, [r3, #0]
 80113f4:	685b      	ldr	r3, [r3, #4]
 80113f6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	681b      	ldr	r3, [r3, #0]
 8011402:	430a      	orrs	r2, r1
 8011404:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801140a:	f003 0302 	and.w	r3, r3, #2
 801140e:	2b00      	cmp	r3, #0
 8011410:	d00a      	beq.n	8011428 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	681b      	ldr	r3, [r3, #0]
 8011416:	685b      	ldr	r3, [r3, #4]
 8011418:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 801141c:	687b      	ldr	r3, [r7, #4]
 801141e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8011420:	687b      	ldr	r3, [r7, #4]
 8011422:	681b      	ldr	r3, [r3, #0]
 8011424:	430a      	orrs	r2, r1
 8011426:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8011428:	687b      	ldr	r3, [r7, #4]
 801142a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801142c:	f003 0304 	and.w	r3, r3, #4
 8011430:	2b00      	cmp	r3, #0
 8011432:	d00a      	beq.n	801144a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8011434:	687b      	ldr	r3, [r7, #4]
 8011436:	681b      	ldr	r3, [r3, #0]
 8011438:	685b      	ldr	r3, [r3, #4]
 801143a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 801143e:	687b      	ldr	r3, [r7, #4]
 8011440:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8011442:	687b      	ldr	r3, [r7, #4]
 8011444:	681b      	ldr	r3, [r3, #0]
 8011446:	430a      	orrs	r2, r1
 8011448:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 801144a:	687b      	ldr	r3, [r7, #4]
 801144c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801144e:	f003 0308 	and.w	r3, r3, #8
 8011452:	2b00      	cmp	r3, #0
 8011454:	d00a      	beq.n	801146c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	681b      	ldr	r3, [r3, #0]
 801145a:	685b      	ldr	r3, [r3, #4]
 801145c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8011460:	687b      	ldr	r3, [r7, #4]
 8011462:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	681b      	ldr	r3, [r3, #0]
 8011468:	430a      	orrs	r2, r1
 801146a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011470:	f003 0310 	and.w	r3, r3, #16
 8011474:	2b00      	cmp	r3, #0
 8011476:	d00a      	beq.n	801148e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	681b      	ldr	r3, [r3, #0]
 801147c:	689b      	ldr	r3, [r3, #8]
 801147e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	681b      	ldr	r3, [r3, #0]
 801148a:	430a      	orrs	r2, r1
 801148c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 801148e:	687b      	ldr	r3, [r7, #4]
 8011490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011492:	f003 0320 	and.w	r3, r3, #32
 8011496:	2b00      	cmp	r3, #0
 8011498:	d00a      	beq.n	80114b0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	681b      	ldr	r3, [r3, #0]
 801149e:	689b      	ldr	r3, [r3, #8]
 80114a0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80114a4:	687b      	ldr	r3, [r7, #4]
 80114a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80114a8:	687b      	ldr	r3, [r7, #4]
 80114aa:	681b      	ldr	r3, [r3, #0]
 80114ac:	430a      	orrs	r2, r1
 80114ae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80114b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	d01a      	beq.n	80114f2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	681b      	ldr	r3, [r3, #0]
 80114c0:	685b      	ldr	r3, [r3, #4]
 80114c2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80114c6:	687b      	ldr	r3, [r7, #4]
 80114c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80114ca:	687b      	ldr	r3, [r7, #4]
 80114cc:	681b      	ldr	r3, [r3, #0]
 80114ce:	430a      	orrs	r2, r1
 80114d0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80114d2:	687b      	ldr	r3, [r7, #4]
 80114d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80114d6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80114da:	d10a      	bne.n	80114f2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	681b      	ldr	r3, [r3, #0]
 80114e0:	685b      	ldr	r3, [r3, #4]
 80114e2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80114e6:	687b      	ldr	r3, [r7, #4]
 80114e8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80114ea:	687b      	ldr	r3, [r7, #4]
 80114ec:	681b      	ldr	r3, [r3, #0]
 80114ee:	430a      	orrs	r2, r1
 80114f0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80114f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80114fa:	2b00      	cmp	r3, #0
 80114fc:	d00a      	beq.n	8011514 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80114fe:	687b      	ldr	r3, [r7, #4]
 8011500:	681b      	ldr	r3, [r3, #0]
 8011502:	685b      	ldr	r3, [r3, #4]
 8011504:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8011508:	687b      	ldr	r3, [r7, #4]
 801150a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801150c:	687b      	ldr	r3, [r7, #4]
 801150e:	681b      	ldr	r3, [r3, #0]
 8011510:	430a      	orrs	r2, r1
 8011512:	605a      	str	r2, [r3, #4]
  }
}
 8011514:	bf00      	nop
 8011516:	370c      	adds	r7, #12
 8011518:	46bd      	mov	sp, r7
 801151a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801151e:	4770      	bx	lr

08011520 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8011520:	b580      	push	{r7, lr}
 8011522:	b098      	sub	sp, #96	; 0x60
 8011524:	af02      	add	r7, sp, #8
 8011526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8011528:	687b      	ldr	r3, [r7, #4]
 801152a:	2200      	movs	r2, #0
 801152c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8011530:	f7f5 fa0e 	bl	8006950 <HAL_GetTick>
 8011534:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8011536:	687b      	ldr	r3, [r7, #4]
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	681b      	ldr	r3, [r3, #0]
 801153c:	f003 0308 	and.w	r3, r3, #8
 8011540:	2b08      	cmp	r3, #8
 8011542:	d12f      	bne.n	80115a4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8011544:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8011548:	9300      	str	r3, [sp, #0]
 801154a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801154c:	2200      	movs	r2, #0
 801154e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8011552:	6878      	ldr	r0, [r7, #4]
 8011554:	f000 f88e 	bl	8011674 <UART_WaitOnFlagUntilTimeout>
 8011558:	4603      	mov	r3, r0
 801155a:	2b00      	cmp	r3, #0
 801155c:	d022      	beq.n	80115a4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	681b      	ldr	r3, [r3, #0]
 8011562:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011566:	e853 3f00 	ldrex	r3, [r3]
 801156a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 801156c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801156e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8011572:	653b      	str	r3, [r7, #80]	; 0x50
 8011574:	687b      	ldr	r3, [r7, #4]
 8011576:	681b      	ldr	r3, [r3, #0]
 8011578:	461a      	mov	r2, r3
 801157a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801157c:	647b      	str	r3, [r7, #68]	; 0x44
 801157e:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011580:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8011582:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8011584:	e841 2300 	strex	r3, r2, [r1]
 8011588:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 801158a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801158c:	2b00      	cmp	r3, #0
 801158e:	d1e6      	bne.n	801155e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8011590:	687b      	ldr	r3, [r7, #4]
 8011592:	2220      	movs	r2, #32
 8011594:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	2200      	movs	r2, #0
 801159c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80115a0:	2303      	movs	r3, #3
 80115a2:	e063      	b.n	801166c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80115a4:	687b      	ldr	r3, [r7, #4]
 80115a6:	681b      	ldr	r3, [r3, #0]
 80115a8:	681b      	ldr	r3, [r3, #0]
 80115aa:	f003 0304 	and.w	r3, r3, #4
 80115ae:	2b04      	cmp	r3, #4
 80115b0:	d149      	bne.n	8011646 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80115b2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80115b6:	9300      	str	r3, [sp, #0]
 80115b8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80115ba:	2200      	movs	r2, #0
 80115bc:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80115c0:	6878      	ldr	r0, [r7, #4]
 80115c2:	f000 f857 	bl	8011674 <UART_WaitOnFlagUntilTimeout>
 80115c6:	4603      	mov	r3, r0
 80115c8:	2b00      	cmp	r3, #0
 80115ca:	d03c      	beq.n	8011646 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80115cc:	687b      	ldr	r3, [r7, #4]
 80115ce:	681b      	ldr	r3, [r3, #0]
 80115d0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80115d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80115d4:	e853 3f00 	ldrex	r3, [r3]
 80115d8:	623b      	str	r3, [r7, #32]
   return(result);
 80115da:	6a3b      	ldr	r3, [r7, #32]
 80115dc:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80115e0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80115e2:	687b      	ldr	r3, [r7, #4]
 80115e4:	681b      	ldr	r3, [r3, #0]
 80115e6:	461a      	mov	r2, r3
 80115e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80115ea:	633b      	str	r3, [r7, #48]	; 0x30
 80115ec:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80115ee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80115f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80115f2:	e841 2300 	strex	r3, r2, [r1]
 80115f6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80115f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80115fa:	2b00      	cmp	r3, #0
 80115fc:	d1e6      	bne.n	80115cc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	681b      	ldr	r3, [r3, #0]
 8011602:	3308      	adds	r3, #8
 8011604:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011606:	693b      	ldr	r3, [r7, #16]
 8011608:	e853 3f00 	ldrex	r3, [r3]
 801160c:	60fb      	str	r3, [r7, #12]
   return(result);
 801160e:	68fb      	ldr	r3, [r7, #12]
 8011610:	f023 0301 	bic.w	r3, r3, #1
 8011614:	64bb      	str	r3, [r7, #72]	; 0x48
 8011616:	687b      	ldr	r3, [r7, #4]
 8011618:	681b      	ldr	r3, [r3, #0]
 801161a:	3308      	adds	r3, #8
 801161c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801161e:	61fa      	str	r2, [r7, #28]
 8011620:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011622:	69b9      	ldr	r1, [r7, #24]
 8011624:	69fa      	ldr	r2, [r7, #28]
 8011626:	e841 2300 	strex	r3, r2, [r1]
 801162a:	617b      	str	r3, [r7, #20]
   return(result);
 801162c:	697b      	ldr	r3, [r7, #20]
 801162e:	2b00      	cmp	r3, #0
 8011630:	d1e5      	bne.n	80115fe <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	2220      	movs	r2, #32
 8011636:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 801163a:	687b      	ldr	r3, [r7, #4]
 801163c:	2200      	movs	r2, #0
 801163e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8011642:	2303      	movs	r3, #3
 8011644:	e012      	b.n	801166c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	2220      	movs	r2, #32
 801164a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801164e:	687b      	ldr	r3, [r7, #4]
 8011650:	2220      	movs	r2, #32
 8011652:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8011656:	687b      	ldr	r3, [r7, #4]
 8011658:	2200      	movs	r2, #0
 801165a:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801165c:	687b      	ldr	r3, [r7, #4]
 801165e:	2200      	movs	r2, #0
 8011660:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8011662:	687b      	ldr	r3, [r7, #4]
 8011664:	2200      	movs	r2, #0
 8011666:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 801166a:	2300      	movs	r3, #0
}
 801166c:	4618      	mov	r0, r3
 801166e:	3758      	adds	r7, #88	; 0x58
 8011670:	46bd      	mov	sp, r7
 8011672:	bd80      	pop	{r7, pc}

08011674 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8011674:	b580      	push	{r7, lr}
 8011676:	b084      	sub	sp, #16
 8011678:	af00      	add	r7, sp, #0
 801167a:	60f8      	str	r0, [r7, #12]
 801167c:	60b9      	str	r1, [r7, #8]
 801167e:	603b      	str	r3, [r7, #0]
 8011680:	4613      	mov	r3, r2
 8011682:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8011684:	e049      	b.n	801171a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011686:	69bb      	ldr	r3, [r7, #24]
 8011688:	f1b3 3fff 	cmp.w	r3, #4294967295
 801168c:	d045      	beq.n	801171a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801168e:	f7f5 f95f 	bl	8006950 <HAL_GetTick>
 8011692:	4602      	mov	r2, r0
 8011694:	683b      	ldr	r3, [r7, #0]
 8011696:	1ad3      	subs	r3, r2, r3
 8011698:	69ba      	ldr	r2, [r7, #24]
 801169a:	429a      	cmp	r2, r3
 801169c:	d302      	bcc.n	80116a4 <UART_WaitOnFlagUntilTimeout+0x30>
 801169e:	69bb      	ldr	r3, [r7, #24]
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	d101      	bne.n	80116a8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80116a4:	2303      	movs	r3, #3
 80116a6:	e048      	b.n	801173a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80116a8:	68fb      	ldr	r3, [r7, #12]
 80116aa:	681b      	ldr	r3, [r3, #0]
 80116ac:	681b      	ldr	r3, [r3, #0]
 80116ae:	f003 0304 	and.w	r3, r3, #4
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d031      	beq.n	801171a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80116b6:	68fb      	ldr	r3, [r7, #12]
 80116b8:	681b      	ldr	r3, [r3, #0]
 80116ba:	69db      	ldr	r3, [r3, #28]
 80116bc:	f003 0308 	and.w	r3, r3, #8
 80116c0:	2b08      	cmp	r3, #8
 80116c2:	d110      	bne.n	80116e6 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80116c4:	68fb      	ldr	r3, [r7, #12]
 80116c6:	681b      	ldr	r3, [r3, #0]
 80116c8:	2208      	movs	r2, #8
 80116ca:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80116cc:	68f8      	ldr	r0, [r7, #12]
 80116ce:	f000 f839 	bl	8011744 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80116d2:	68fb      	ldr	r3, [r7, #12]
 80116d4:	2208      	movs	r2, #8
 80116d6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80116da:	68fb      	ldr	r3, [r7, #12]
 80116dc:	2200      	movs	r2, #0
 80116de:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 80116e2:	2301      	movs	r3, #1
 80116e4:	e029      	b.n	801173a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80116e6:	68fb      	ldr	r3, [r7, #12]
 80116e8:	681b      	ldr	r3, [r3, #0]
 80116ea:	69db      	ldr	r3, [r3, #28]
 80116ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80116f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80116f4:	d111      	bne.n	801171a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80116f6:	68fb      	ldr	r3, [r7, #12]
 80116f8:	681b      	ldr	r3, [r3, #0]
 80116fa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80116fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8011700:	68f8      	ldr	r0, [r7, #12]
 8011702:	f000 f81f 	bl	8011744 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8011706:	68fb      	ldr	r3, [r7, #12]
 8011708:	2220      	movs	r2, #32
 801170a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801170e:	68fb      	ldr	r3, [r7, #12]
 8011710:	2200      	movs	r2, #0
 8011712:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8011716:	2303      	movs	r3, #3
 8011718:	e00f      	b.n	801173a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 801171a:	68fb      	ldr	r3, [r7, #12]
 801171c:	681b      	ldr	r3, [r3, #0]
 801171e:	69da      	ldr	r2, [r3, #28]
 8011720:	68bb      	ldr	r3, [r7, #8]
 8011722:	4013      	ands	r3, r2
 8011724:	68ba      	ldr	r2, [r7, #8]
 8011726:	429a      	cmp	r2, r3
 8011728:	bf0c      	ite	eq
 801172a:	2301      	moveq	r3, #1
 801172c:	2300      	movne	r3, #0
 801172e:	b2db      	uxtb	r3, r3
 8011730:	461a      	mov	r2, r3
 8011732:	79fb      	ldrb	r3, [r7, #7]
 8011734:	429a      	cmp	r2, r3
 8011736:	d0a6      	beq.n	8011686 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8011738:	2300      	movs	r3, #0
}
 801173a:	4618      	mov	r0, r3
 801173c:	3710      	adds	r7, #16
 801173e:	46bd      	mov	sp, r7
 8011740:	bd80      	pop	{r7, pc}
	...

08011744 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8011744:	b480      	push	{r7}
 8011746:	b095      	sub	sp, #84	; 0x54
 8011748:	af00      	add	r7, sp, #0
 801174a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	681b      	ldr	r3, [r3, #0]
 8011750:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011752:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011754:	e853 3f00 	ldrex	r3, [r3]
 8011758:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 801175a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801175c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8011760:	64fb      	str	r3, [r7, #76]	; 0x4c
 8011762:	687b      	ldr	r3, [r7, #4]
 8011764:	681b      	ldr	r3, [r3, #0]
 8011766:	461a      	mov	r2, r3
 8011768:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 801176a:	643b      	str	r3, [r7, #64]	; 0x40
 801176c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801176e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8011770:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8011772:	e841 2300 	strex	r3, r2, [r1]
 8011776:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8011778:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801177a:	2b00      	cmp	r3, #0
 801177c:	d1e6      	bne.n	801174c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	681b      	ldr	r3, [r3, #0]
 8011782:	3308      	adds	r3, #8
 8011784:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8011786:	6a3b      	ldr	r3, [r7, #32]
 8011788:	e853 3f00 	ldrex	r3, [r3]
 801178c:	61fb      	str	r3, [r7, #28]
   return(result);
 801178e:	69fa      	ldr	r2, [r7, #28]
 8011790:	4b1e      	ldr	r3, [pc, #120]	; (801180c <UART_EndRxTransfer+0xc8>)
 8011792:	4013      	ands	r3, r2
 8011794:	64bb      	str	r3, [r7, #72]	; 0x48
 8011796:	687b      	ldr	r3, [r7, #4]
 8011798:	681b      	ldr	r3, [r3, #0]
 801179a:	3308      	adds	r3, #8
 801179c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 801179e:	62fa      	str	r2, [r7, #44]	; 0x2c
 80117a0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80117a2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80117a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80117a6:	e841 2300 	strex	r3, r2, [r1]
 80117aa:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80117ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80117ae:	2b00      	cmp	r3, #0
 80117b0:	d1e5      	bne.n	801177e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80117b2:	687b      	ldr	r3, [r7, #4]
 80117b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80117b6:	2b01      	cmp	r3, #1
 80117b8:	d118      	bne.n	80117ec <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80117ba:	687b      	ldr	r3, [r7, #4]
 80117bc:	681b      	ldr	r3, [r3, #0]
 80117be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80117c0:	68fb      	ldr	r3, [r7, #12]
 80117c2:	e853 3f00 	ldrex	r3, [r3]
 80117c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80117c8:	68bb      	ldr	r3, [r7, #8]
 80117ca:	f023 0310 	bic.w	r3, r3, #16
 80117ce:	647b      	str	r3, [r7, #68]	; 0x44
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	681b      	ldr	r3, [r3, #0]
 80117d4:	461a      	mov	r2, r3
 80117d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80117d8:	61bb      	str	r3, [r7, #24]
 80117da:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80117dc:	6979      	ldr	r1, [r7, #20]
 80117de:	69ba      	ldr	r2, [r7, #24]
 80117e0:	e841 2300 	strex	r3, r2, [r1]
 80117e4:	613b      	str	r3, [r7, #16]
   return(result);
 80117e6:	693b      	ldr	r3, [r7, #16]
 80117e8:	2b00      	cmp	r3, #0
 80117ea:	d1e6      	bne.n	80117ba <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80117ec:	687b      	ldr	r3, [r7, #4]
 80117ee:	2220      	movs	r2, #32
 80117f0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	2200      	movs	r2, #0
 80117f8:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	2200      	movs	r2, #0
 80117fe:	675a      	str	r2, [r3, #116]	; 0x74
}
 8011800:	bf00      	nop
 8011802:	3754      	adds	r7, #84	; 0x54
 8011804:	46bd      	mov	sp, r7
 8011806:	f85d 7b04 	ldr.w	r7, [sp], #4
 801180a:	4770      	bx	lr
 801180c:	effffffe 	.word	0xeffffffe

08011810 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8011810:	b580      	push	{r7, lr}
 8011812:	b084      	sub	sp, #16
 8011814:	af00      	add	r7, sp, #0
 8011816:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8011818:	687b      	ldr	r3, [r7, #4]
 801181a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801181c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 801181e:	68fb      	ldr	r3, [r7, #12]
 8011820:	2200      	movs	r2, #0
 8011822:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8011826:	68fb      	ldr	r3, [r7, #12]
 8011828:	2200      	movs	r2, #0
 801182a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 801182e:	68f8      	ldr	r0, [r7, #12]
 8011830:	f7fe ff52 	bl	80106d8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8011834:	bf00      	nop
 8011836:	3710      	adds	r7, #16
 8011838:	46bd      	mov	sp, r7
 801183a:	bd80      	pop	{r7, pc}

0801183c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801183c:	b580      	push	{r7, lr}
 801183e:	b088      	sub	sp, #32
 8011840:	af00      	add	r7, sp, #0
 8011842:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8011844:	687b      	ldr	r3, [r7, #4]
 8011846:	681b      	ldr	r3, [r3, #0]
 8011848:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801184a:	68fb      	ldr	r3, [r7, #12]
 801184c:	e853 3f00 	ldrex	r3, [r3]
 8011850:	60bb      	str	r3, [r7, #8]
   return(result);
 8011852:	68bb      	ldr	r3, [r7, #8]
 8011854:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8011858:	61fb      	str	r3, [r7, #28]
 801185a:	687b      	ldr	r3, [r7, #4]
 801185c:	681b      	ldr	r3, [r3, #0]
 801185e:	461a      	mov	r2, r3
 8011860:	69fb      	ldr	r3, [r7, #28]
 8011862:	61bb      	str	r3, [r7, #24]
 8011864:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8011866:	6979      	ldr	r1, [r7, #20]
 8011868:	69ba      	ldr	r2, [r7, #24]
 801186a:	e841 2300 	strex	r3, r2, [r1]
 801186e:	613b      	str	r3, [r7, #16]
   return(result);
 8011870:	693b      	ldr	r3, [r7, #16]
 8011872:	2b00      	cmp	r3, #0
 8011874:	d1e6      	bne.n	8011844 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	2220      	movs	r2, #32
 801187a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	2200      	movs	r2, #0
 8011882:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8011884:	6878      	ldr	r0, [r7, #4]
 8011886:	f7fe ff1d 	bl	80106c4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 801188a:	bf00      	nop
 801188c:	3720      	adds	r7, #32
 801188e:	46bd      	mov	sp, r7
 8011890:	bd80      	pop	{r7, pc}

08011892 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8011892:	b480      	push	{r7}
 8011894:	b083      	sub	sp, #12
 8011896:	af00      	add	r7, sp, #0
 8011898:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 801189a:	bf00      	nop
 801189c:	370c      	adds	r7, #12
 801189e:	46bd      	mov	sp, r7
 80118a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118a4:	4770      	bx	lr

080118a6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80118a6:	b480      	push	{r7}
 80118a8:	b083      	sub	sp, #12
 80118aa:	af00      	add	r7, sp, #0
 80118ac:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80118ae:	bf00      	nop
 80118b0:	370c      	adds	r7, #12
 80118b2:	46bd      	mov	sp, r7
 80118b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118b8:	4770      	bx	lr

080118ba <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80118ba:	b480      	push	{r7}
 80118bc:	b083      	sub	sp, #12
 80118be:	af00      	add	r7, sp, #0
 80118c0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80118c2:	bf00      	nop
 80118c4:	370c      	adds	r7, #12
 80118c6:	46bd      	mov	sp, r7
 80118c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118cc:	4770      	bx	lr

080118ce <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80118ce:	b480      	push	{r7}
 80118d0:	b085      	sub	sp, #20
 80118d2:	af00      	add	r7, sp, #0
 80118d4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80118d6:	687b      	ldr	r3, [r7, #4]
 80118d8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80118dc:	2b01      	cmp	r3, #1
 80118de:	d101      	bne.n	80118e4 <HAL_UARTEx_DisableFifoMode+0x16>
 80118e0:	2302      	movs	r3, #2
 80118e2:	e027      	b.n	8011934 <HAL_UARTEx_DisableFifoMode+0x66>
 80118e4:	687b      	ldr	r3, [r7, #4]
 80118e6:	2201      	movs	r2, #1
 80118e8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	2224      	movs	r2, #36	; 0x24
 80118f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	681b      	ldr	r3, [r3, #0]
 80118f8:	681b      	ldr	r3, [r3, #0]
 80118fa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	681b      	ldr	r3, [r3, #0]
 8011900:	681a      	ldr	r2, [r3, #0]
 8011902:	687b      	ldr	r3, [r7, #4]
 8011904:	681b      	ldr	r3, [r3, #0]
 8011906:	f022 0201 	bic.w	r2, r2, #1
 801190a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 801190c:	68fb      	ldr	r3, [r7, #12]
 801190e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8011912:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	2200      	movs	r2, #0
 8011918:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	681b      	ldr	r3, [r3, #0]
 801191e:	68fa      	ldr	r2, [r7, #12]
 8011920:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011922:	687b      	ldr	r3, [r7, #4]
 8011924:	2220      	movs	r2, #32
 8011926:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801192a:	687b      	ldr	r3, [r7, #4]
 801192c:	2200      	movs	r2, #0
 801192e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8011932:	2300      	movs	r3, #0
}
 8011934:	4618      	mov	r0, r3
 8011936:	3714      	adds	r7, #20
 8011938:	46bd      	mov	sp, r7
 801193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801193e:	4770      	bx	lr

08011940 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8011940:	b580      	push	{r7, lr}
 8011942:	b084      	sub	sp, #16
 8011944:	af00      	add	r7, sp, #0
 8011946:	6078      	str	r0, [r7, #4]
 8011948:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8011950:	2b01      	cmp	r3, #1
 8011952:	d101      	bne.n	8011958 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8011954:	2302      	movs	r3, #2
 8011956:	e02d      	b.n	80119b4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8011958:	687b      	ldr	r3, [r7, #4]
 801195a:	2201      	movs	r2, #1
 801195c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	2224      	movs	r2, #36	; 0x24
 8011964:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8011968:	687b      	ldr	r3, [r7, #4]
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	681b      	ldr	r3, [r3, #0]
 801196e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8011970:	687b      	ldr	r3, [r7, #4]
 8011972:	681b      	ldr	r3, [r3, #0]
 8011974:	681a      	ldr	r2, [r3, #0]
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	681b      	ldr	r3, [r3, #0]
 801197a:	f022 0201 	bic.w	r2, r2, #1
 801197e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8011980:	687b      	ldr	r3, [r7, #4]
 8011982:	681b      	ldr	r3, [r3, #0]
 8011984:	689b      	ldr	r3, [r3, #8]
 8011986:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	681b      	ldr	r3, [r3, #0]
 801198e:	683a      	ldr	r2, [r7, #0]
 8011990:	430a      	orrs	r2, r1
 8011992:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011994:	6878      	ldr	r0, [r7, #4]
 8011996:	f000 f84f 	bl	8011a38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	681b      	ldr	r3, [r3, #0]
 801199e:	68fa      	ldr	r2, [r7, #12]
 80119a0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80119a2:	687b      	ldr	r3, [r7, #4]
 80119a4:	2220      	movs	r2, #32
 80119a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80119aa:	687b      	ldr	r3, [r7, #4]
 80119ac:	2200      	movs	r2, #0
 80119ae:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80119b2:	2300      	movs	r3, #0
}
 80119b4:	4618      	mov	r0, r3
 80119b6:	3710      	adds	r7, #16
 80119b8:	46bd      	mov	sp, r7
 80119ba:	bd80      	pop	{r7, pc}

080119bc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80119bc:	b580      	push	{r7, lr}
 80119be:	b084      	sub	sp, #16
 80119c0:	af00      	add	r7, sp, #0
 80119c2:	6078      	str	r0, [r7, #4]
 80119c4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80119c6:	687b      	ldr	r3, [r7, #4]
 80119c8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80119cc:	2b01      	cmp	r3, #1
 80119ce:	d101      	bne.n	80119d4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80119d0:	2302      	movs	r3, #2
 80119d2:	e02d      	b.n	8011a30 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80119d4:	687b      	ldr	r3, [r7, #4]
 80119d6:	2201      	movs	r2, #1
 80119d8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	2224      	movs	r2, #36	; 0x24
 80119e0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80119e4:	687b      	ldr	r3, [r7, #4]
 80119e6:	681b      	ldr	r3, [r3, #0]
 80119e8:	681b      	ldr	r3, [r3, #0]
 80119ea:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	681b      	ldr	r3, [r3, #0]
 80119f0:	681a      	ldr	r2, [r3, #0]
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	681b      	ldr	r3, [r3, #0]
 80119f6:	f022 0201 	bic.w	r2, r2, #1
 80119fa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	681b      	ldr	r3, [r3, #0]
 8011a00:	689b      	ldr	r3, [r3, #8]
 8011a02:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	681b      	ldr	r3, [r3, #0]
 8011a0a:	683a      	ldr	r2, [r7, #0]
 8011a0c:	430a      	orrs	r2, r1
 8011a0e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8011a10:	6878      	ldr	r0, [r7, #4]
 8011a12:	f000 f811 	bl	8011a38 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8011a16:	687b      	ldr	r3, [r7, #4]
 8011a18:	681b      	ldr	r3, [r3, #0]
 8011a1a:	68fa      	ldr	r2, [r7, #12]
 8011a1c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8011a1e:	687b      	ldr	r3, [r7, #4]
 8011a20:	2220      	movs	r2, #32
 8011a22:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	2200      	movs	r2, #0
 8011a2a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8011a2e:	2300      	movs	r3, #0
}
 8011a30:	4618      	mov	r0, r3
 8011a32:	3710      	adds	r7, #16
 8011a34:	46bd      	mov	sp, r7
 8011a36:	bd80      	pop	{r7, pc}

08011a38 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8011a38:	b480      	push	{r7}
 8011a3a:	b085      	sub	sp, #20
 8011a3c:	af00      	add	r7, sp, #0
 8011a3e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8011a44:	2b00      	cmp	r3, #0
 8011a46:	d108      	bne.n	8011a5a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8011a48:	687b      	ldr	r3, [r7, #4]
 8011a4a:	2201      	movs	r2, #1
 8011a4c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	2201      	movs	r2, #1
 8011a54:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8011a58:	e031      	b.n	8011abe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8011a5a:	2310      	movs	r3, #16
 8011a5c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8011a5e:	2310      	movs	r3, #16
 8011a60:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	681b      	ldr	r3, [r3, #0]
 8011a66:	689b      	ldr	r3, [r3, #8]
 8011a68:	0e5b      	lsrs	r3, r3, #25
 8011a6a:	b2db      	uxtb	r3, r3
 8011a6c:	f003 0307 	and.w	r3, r3, #7
 8011a70:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	681b      	ldr	r3, [r3, #0]
 8011a76:	689b      	ldr	r3, [r3, #8]
 8011a78:	0f5b      	lsrs	r3, r3, #29
 8011a7a:	b2db      	uxtb	r3, r3
 8011a7c:	f003 0307 	and.w	r3, r3, #7
 8011a80:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011a82:	7bbb      	ldrb	r3, [r7, #14]
 8011a84:	7b3a      	ldrb	r2, [r7, #12]
 8011a86:	4911      	ldr	r1, [pc, #68]	; (8011acc <UARTEx_SetNbDataToProcess+0x94>)
 8011a88:	5c8a      	ldrb	r2, [r1, r2]
 8011a8a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8011a8e:	7b3a      	ldrb	r2, [r7, #12]
 8011a90:	490f      	ldr	r1, [pc, #60]	; (8011ad0 <UARTEx_SetNbDataToProcess+0x98>)
 8011a92:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8011a94:	fb93 f3f2 	sdiv	r3, r3, r2
 8011a98:	b29a      	uxth	r2, r3
 8011a9a:	687b      	ldr	r3, [r7, #4]
 8011a9c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011aa0:	7bfb      	ldrb	r3, [r7, #15]
 8011aa2:	7b7a      	ldrb	r2, [r7, #13]
 8011aa4:	4909      	ldr	r1, [pc, #36]	; (8011acc <UARTEx_SetNbDataToProcess+0x94>)
 8011aa6:	5c8a      	ldrb	r2, [r1, r2]
 8011aa8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8011aac:	7b7a      	ldrb	r2, [r7, #13]
 8011aae:	4908      	ldr	r1, [pc, #32]	; (8011ad0 <UARTEx_SetNbDataToProcess+0x98>)
 8011ab0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8011ab2:	fb93 f3f2 	sdiv	r3, r3, r2
 8011ab6:	b29a      	uxth	r2, r3
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8011abe:	bf00      	nop
 8011ac0:	3714      	adds	r7, #20
 8011ac2:	46bd      	mov	sp, r7
 8011ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ac8:	4770      	bx	lr
 8011aca:	bf00      	nop
 8011acc:	0801f518 	.word	0x0801f518
 8011ad0:	0801f520 	.word	0x0801f520

08011ad4 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8011ad4:	b480      	push	{r7}
 8011ad6:	b083      	sub	sp, #12
 8011ad8:	af00      	add	r7, sp, #0
 8011ada:	6078      	str	r0, [r7, #4]
 8011adc:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8011ade:	683b      	ldr	r3, [r7, #0]
 8011ae0:	681b      	ldr	r3, [r3, #0]
 8011ae2:	2b00      	cmp	r3, #0
 8011ae4:	d121      	bne.n	8011b2a <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	681a      	ldr	r2, [r3, #0]
 8011aea:	4b27      	ldr	r3, [pc, #156]	; (8011b88 <FMC_SDRAM_Init+0xb4>)
 8011aec:	4013      	ands	r3, r2
 8011aee:	683a      	ldr	r2, [r7, #0]
 8011af0:	6851      	ldr	r1, [r2, #4]
 8011af2:	683a      	ldr	r2, [r7, #0]
 8011af4:	6892      	ldr	r2, [r2, #8]
 8011af6:	4311      	orrs	r1, r2
 8011af8:	683a      	ldr	r2, [r7, #0]
 8011afa:	68d2      	ldr	r2, [r2, #12]
 8011afc:	4311      	orrs	r1, r2
 8011afe:	683a      	ldr	r2, [r7, #0]
 8011b00:	6912      	ldr	r2, [r2, #16]
 8011b02:	4311      	orrs	r1, r2
 8011b04:	683a      	ldr	r2, [r7, #0]
 8011b06:	6952      	ldr	r2, [r2, #20]
 8011b08:	4311      	orrs	r1, r2
 8011b0a:	683a      	ldr	r2, [r7, #0]
 8011b0c:	6992      	ldr	r2, [r2, #24]
 8011b0e:	4311      	orrs	r1, r2
 8011b10:	683a      	ldr	r2, [r7, #0]
 8011b12:	69d2      	ldr	r2, [r2, #28]
 8011b14:	4311      	orrs	r1, r2
 8011b16:	683a      	ldr	r2, [r7, #0]
 8011b18:	6a12      	ldr	r2, [r2, #32]
 8011b1a:	4311      	orrs	r1, r2
 8011b1c:	683a      	ldr	r2, [r7, #0]
 8011b1e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8011b20:	430a      	orrs	r2, r1
 8011b22:	431a      	orrs	r2, r3
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	601a      	str	r2, [r3, #0]
 8011b28:	e026      	b.n	8011b78 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8011b2a:	687b      	ldr	r3, [r7, #4]
 8011b2c:	681b      	ldr	r3, [r3, #0]
 8011b2e:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8011b32:	683b      	ldr	r3, [r7, #0]
 8011b34:	69d9      	ldr	r1, [r3, #28]
 8011b36:	683b      	ldr	r3, [r7, #0]
 8011b38:	6a1b      	ldr	r3, [r3, #32]
 8011b3a:	4319      	orrs	r1, r3
 8011b3c:	683b      	ldr	r3, [r7, #0]
 8011b3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011b40:	430b      	orrs	r3, r1
 8011b42:	431a      	orrs	r2, r3
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8011b48:	687b      	ldr	r3, [r7, #4]
 8011b4a:	685a      	ldr	r2, [r3, #4]
 8011b4c:	4b0e      	ldr	r3, [pc, #56]	; (8011b88 <FMC_SDRAM_Init+0xb4>)
 8011b4e:	4013      	ands	r3, r2
 8011b50:	683a      	ldr	r2, [r7, #0]
 8011b52:	6851      	ldr	r1, [r2, #4]
 8011b54:	683a      	ldr	r2, [r7, #0]
 8011b56:	6892      	ldr	r2, [r2, #8]
 8011b58:	4311      	orrs	r1, r2
 8011b5a:	683a      	ldr	r2, [r7, #0]
 8011b5c:	68d2      	ldr	r2, [r2, #12]
 8011b5e:	4311      	orrs	r1, r2
 8011b60:	683a      	ldr	r2, [r7, #0]
 8011b62:	6912      	ldr	r2, [r2, #16]
 8011b64:	4311      	orrs	r1, r2
 8011b66:	683a      	ldr	r2, [r7, #0]
 8011b68:	6952      	ldr	r2, [r2, #20]
 8011b6a:	4311      	orrs	r1, r2
 8011b6c:	683a      	ldr	r2, [r7, #0]
 8011b6e:	6992      	ldr	r2, [r2, #24]
 8011b70:	430a      	orrs	r2, r1
 8011b72:	431a      	orrs	r2, r3
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8011b78:	2300      	movs	r3, #0
}
 8011b7a:	4618      	mov	r0, r3
 8011b7c:	370c      	adds	r7, #12
 8011b7e:	46bd      	mov	sp, r7
 8011b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b84:	4770      	bx	lr
 8011b86:	bf00      	nop
 8011b88:	ffff8000 	.word	0xffff8000

08011b8c <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8011b8c:	b480      	push	{r7}
 8011b8e:	b085      	sub	sp, #20
 8011b90:	af00      	add	r7, sp, #0
 8011b92:	60f8      	str	r0, [r7, #12]
 8011b94:	60b9      	str	r1, [r7, #8]
 8011b96:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8011b98:	687b      	ldr	r3, [r7, #4]
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	d128      	bne.n	8011bf0 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8011b9e:	68fb      	ldr	r3, [r7, #12]
 8011ba0:	689b      	ldr	r3, [r3, #8]
 8011ba2:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8011ba6:	68bb      	ldr	r3, [r7, #8]
 8011ba8:	681b      	ldr	r3, [r3, #0]
 8011baa:	1e59      	subs	r1, r3, #1
 8011bac:	68bb      	ldr	r3, [r7, #8]
 8011bae:	685b      	ldr	r3, [r3, #4]
 8011bb0:	3b01      	subs	r3, #1
 8011bb2:	011b      	lsls	r3, r3, #4
 8011bb4:	4319      	orrs	r1, r3
 8011bb6:	68bb      	ldr	r3, [r7, #8]
 8011bb8:	689b      	ldr	r3, [r3, #8]
 8011bba:	3b01      	subs	r3, #1
 8011bbc:	021b      	lsls	r3, r3, #8
 8011bbe:	4319      	orrs	r1, r3
 8011bc0:	68bb      	ldr	r3, [r7, #8]
 8011bc2:	68db      	ldr	r3, [r3, #12]
 8011bc4:	3b01      	subs	r3, #1
 8011bc6:	031b      	lsls	r3, r3, #12
 8011bc8:	4319      	orrs	r1, r3
 8011bca:	68bb      	ldr	r3, [r7, #8]
 8011bcc:	691b      	ldr	r3, [r3, #16]
 8011bce:	3b01      	subs	r3, #1
 8011bd0:	041b      	lsls	r3, r3, #16
 8011bd2:	4319      	orrs	r1, r3
 8011bd4:	68bb      	ldr	r3, [r7, #8]
 8011bd6:	695b      	ldr	r3, [r3, #20]
 8011bd8:	3b01      	subs	r3, #1
 8011bda:	051b      	lsls	r3, r3, #20
 8011bdc:	4319      	orrs	r1, r3
 8011bde:	68bb      	ldr	r3, [r7, #8]
 8011be0:	699b      	ldr	r3, [r3, #24]
 8011be2:	3b01      	subs	r3, #1
 8011be4:	061b      	lsls	r3, r3, #24
 8011be6:	430b      	orrs	r3, r1
 8011be8:	431a      	orrs	r2, r3
 8011bea:	68fb      	ldr	r3, [r7, #12]
 8011bec:	609a      	str	r2, [r3, #8]
 8011bee:	e02d      	b.n	8011c4c <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8011bf0:	68fb      	ldr	r3, [r7, #12]
 8011bf2:	689a      	ldr	r2, [r3, #8]
 8011bf4:	4b19      	ldr	r3, [pc, #100]	; (8011c5c <FMC_SDRAM_Timing_Init+0xd0>)
 8011bf6:	4013      	ands	r3, r2
 8011bf8:	68ba      	ldr	r2, [r7, #8]
 8011bfa:	68d2      	ldr	r2, [r2, #12]
 8011bfc:	3a01      	subs	r2, #1
 8011bfe:	0311      	lsls	r1, r2, #12
 8011c00:	68ba      	ldr	r2, [r7, #8]
 8011c02:	6952      	ldr	r2, [r2, #20]
 8011c04:	3a01      	subs	r2, #1
 8011c06:	0512      	lsls	r2, r2, #20
 8011c08:	430a      	orrs	r2, r1
 8011c0a:	431a      	orrs	r2, r3
 8011c0c:	68fb      	ldr	r3, [r7, #12]
 8011c0e:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8011c10:	68fb      	ldr	r3, [r7, #12]
 8011c12:	68db      	ldr	r3, [r3, #12]
 8011c14:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8011c18:	68bb      	ldr	r3, [r7, #8]
 8011c1a:	681b      	ldr	r3, [r3, #0]
 8011c1c:	1e59      	subs	r1, r3, #1
 8011c1e:	68bb      	ldr	r3, [r7, #8]
 8011c20:	685b      	ldr	r3, [r3, #4]
 8011c22:	3b01      	subs	r3, #1
 8011c24:	011b      	lsls	r3, r3, #4
 8011c26:	4319      	orrs	r1, r3
 8011c28:	68bb      	ldr	r3, [r7, #8]
 8011c2a:	689b      	ldr	r3, [r3, #8]
 8011c2c:	3b01      	subs	r3, #1
 8011c2e:	021b      	lsls	r3, r3, #8
 8011c30:	4319      	orrs	r1, r3
 8011c32:	68bb      	ldr	r3, [r7, #8]
 8011c34:	691b      	ldr	r3, [r3, #16]
 8011c36:	3b01      	subs	r3, #1
 8011c38:	041b      	lsls	r3, r3, #16
 8011c3a:	4319      	orrs	r1, r3
 8011c3c:	68bb      	ldr	r3, [r7, #8]
 8011c3e:	699b      	ldr	r3, [r3, #24]
 8011c40:	3b01      	subs	r3, #1
 8011c42:	061b      	lsls	r3, r3, #24
 8011c44:	430b      	orrs	r3, r1
 8011c46:	431a      	orrs	r2, r3
 8011c48:	68fb      	ldr	r3, [r7, #12]
 8011c4a:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 8011c4c:	2300      	movs	r3, #0
}
 8011c4e:	4618      	mov	r0, r3
 8011c50:	3714      	adds	r7, #20
 8011c52:	46bd      	mov	sp, r7
 8011c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c58:	4770      	bx	lr
 8011c5a:	bf00      	nop
 8011c5c:	ff0f0fff 	.word	0xff0f0fff

08011c60 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8011c60:	b480      	push	{r7}
 8011c62:	b085      	sub	sp, #20
 8011c64:	af00      	add	r7, sp, #0
 8011c66:	60f8      	str	r0, [r7, #12]
 8011c68:	60b9      	str	r1, [r7, #8]
 8011c6a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8011c6c:	68fb      	ldr	r3, [r7, #12]
 8011c6e:	691a      	ldr	r2, [r3, #16]
 8011c70:	4b0c      	ldr	r3, [pc, #48]	; (8011ca4 <FMC_SDRAM_SendCommand+0x44>)
 8011c72:	4013      	ands	r3, r2
 8011c74:	68ba      	ldr	r2, [r7, #8]
 8011c76:	6811      	ldr	r1, [r2, #0]
 8011c78:	68ba      	ldr	r2, [r7, #8]
 8011c7a:	6852      	ldr	r2, [r2, #4]
 8011c7c:	4311      	orrs	r1, r2
 8011c7e:	68ba      	ldr	r2, [r7, #8]
 8011c80:	6892      	ldr	r2, [r2, #8]
 8011c82:	3a01      	subs	r2, #1
 8011c84:	0152      	lsls	r2, r2, #5
 8011c86:	4311      	orrs	r1, r2
 8011c88:	68ba      	ldr	r2, [r7, #8]
 8011c8a:	68d2      	ldr	r2, [r2, #12]
 8011c8c:	0252      	lsls	r2, r2, #9
 8011c8e:	430a      	orrs	r2, r1
 8011c90:	431a      	orrs	r2, r3
 8011c92:	68fb      	ldr	r3, [r7, #12]
 8011c94:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 8011c96:	2300      	movs	r3, #0
}
 8011c98:	4618      	mov	r0, r3
 8011c9a:	3714      	adds	r7, #20
 8011c9c:	46bd      	mov	sp, r7
 8011c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ca2:	4770      	bx	lr
 8011ca4:	ffc00000 	.word	0xffc00000

08011ca8 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8011ca8:	b480      	push	{r7}
 8011caa:	b083      	sub	sp, #12
 8011cac:	af00      	add	r7, sp, #0
 8011cae:	6078      	str	r0, [r7, #4]
 8011cb0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	695a      	ldr	r2, [r3, #20]
 8011cb6:	4b07      	ldr	r3, [pc, #28]	; (8011cd4 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8011cb8:	4013      	ands	r3, r2
 8011cba:	683a      	ldr	r2, [r7, #0]
 8011cbc:	0052      	lsls	r2, r2, #1
 8011cbe:	431a      	orrs	r2, r3
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8011cc4:	2300      	movs	r3, #0
}
 8011cc6:	4618      	mov	r0, r3
 8011cc8:	370c      	adds	r7, #12
 8011cca:	46bd      	mov	sp, r7
 8011ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cd0:	4770      	bx	lr
 8011cd2:	bf00      	nop
 8011cd4:	ffffc001 	.word	0xffffc001

08011cd8 <_ZL10ai_log_err9ai_error_PKc>:

static ai_buffer* ai_input;
static ai_buffer* ai_output;

static void ai_log_err(const ai_error err, const char *fct)
{
 8011cd8:	b580      	push	{r7, lr}
 8011cda:	b082      	sub	sp, #8
 8011cdc:	af00      	add	r7, sp, #0
 8011cde:	6078      	str	r0, [r7, #4]
 8011ce0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN log */
  if (fct)
 8011ce2:	683b      	ldr	r3, [r7, #0]
 8011ce4:	2b00      	cmp	r3, #0
 8011ce6:	d009      	beq.n	8011cfc <_ZL10ai_log_err9ai_error_PKc+0x24>
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
        err.type, err.code);
 8011ce8:	793b      	ldrb	r3, [r7, #4]
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8011cea:	461a      	mov	r2, r3
        err.type, err.code);
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	f3c3 2317 	ubfx	r3, r3, #8, #24
    printf("TEMPLATE - Error (%s) - type=0x%02x code=0x%02x\r\n", fct,
 8011cf2:	6839      	ldr	r1, [r7, #0]
 8011cf4:	4806      	ldr	r0, [pc, #24]	; (8011d10 <_ZL10ai_log_err9ai_error_PKc+0x38>)
 8011cf6:	f00c f8cd 	bl	801de94 <iprintf>
 8011cfa:	e008      	b.n	8011d0e <_ZL10ai_log_err9ai_error_PKc+0x36>
  else
    printf("TEMPLATE - Error - type=0x%02x code=0x%02x\r\n", err.type, err.code);
 8011cfc:	793b      	ldrb	r3, [r7, #4]
 8011cfe:	4619      	mov	r1, r3
 8011d00:	687b      	ldr	r3, [r7, #4]
 8011d02:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8011d06:	461a      	mov	r2, r3
 8011d08:	4802      	ldr	r0, [pc, #8]	; (8011d14 <_ZL10ai_log_err9ai_error_PKc+0x3c>)
 8011d0a:	f00c f8c3 	bl	801de94 <iprintf>

  do {} while (1);
 8011d0e:	e7fe      	b.n	8011d0e <_ZL10ai_log_err9ai_error_PKc+0x36>
 8011d10:	0801ee58 	.word	0x0801ee58
 8011d14:	0801ee8c 	.word	0x0801ee8c

08011d18 <_ZL11ai_boostrapPPv>:
  /* USER CODE END log */
}

static int ai_boostrap(ai_handle *act_addr)
{
 8011d18:	b580      	push	{r7, lr}
 8011d1a:	b086      	sub	sp, #24
 8011d1c:	af00      	add	r7, sp, #0
 8011d1e:	6078      	str	r0, [r7, #4]
  ai_error err;

  /* Create and initialize an instance of the model */
  err = ai_face_detection_create_and_init(&face_detection, act_addr, NULL);
 8011d20:	2200      	movs	r2, #0
 8011d22:	6879      	ldr	r1, [r7, #4]
 8011d24:	4828      	ldr	r0, [pc, #160]	; (8011dc8 <_ZL11ai_boostrapPPv+0xb0>)
 8011d26:	f002 fb39 	bl	801439c <ai_face_detection_create_and_init>
 8011d2a:	4603      	mov	r3, r0
 8011d2c:	60fb      	str	r3, [r7, #12]
  if (err.type != AI_ERROR_NONE) {
 8011d2e:	7b3b      	ldrb	r3, [r7, #12]
 8011d30:	2b00      	cmp	r3, #0
 8011d32:	d006      	beq.n	8011d42 <_ZL11ai_boostrapPPv+0x2a>
    ai_log_err(err, "ai_face_detection_create_and_init");
 8011d34:	4925      	ldr	r1, [pc, #148]	; (8011dcc <_ZL11ai_boostrapPPv+0xb4>)
 8011d36:	68f8      	ldr	r0, [r7, #12]
 8011d38:	f7ff ffce 	bl	8011cd8 <_ZL10ai_log_err9ai_error_PKc>
    return -1;
 8011d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8011d40:	e03e      	b.n	8011dc0 <_ZL11ai_boostrapPPv+0xa8>
  }

  ai_input = ai_face_detection_inputs_get(face_detection, NULL);
 8011d42:	4b21      	ldr	r3, [pc, #132]	; (8011dc8 <_ZL11ai_boostrapPPv+0xb0>)
 8011d44:	681b      	ldr	r3, [r3, #0]
 8011d46:	2100      	movs	r1, #0
 8011d48:	4618      	mov	r0, r3
 8011d4a:	f002 fb9b 	bl	8014484 <ai_face_detection_inputs_get>
 8011d4e:	4603      	mov	r3, r0
 8011d50:	4a1f      	ldr	r2, [pc, #124]	; (8011dd0 <_ZL11ai_boostrapPPv+0xb8>)
 8011d52:	6013      	str	r3, [r2, #0]
  ai_output = ai_face_detection_outputs_get(face_detection, NULL);
 8011d54:	4b1c      	ldr	r3, [pc, #112]	; (8011dc8 <_ZL11ai_boostrapPPv+0xb0>)
 8011d56:	681b      	ldr	r3, [r3, #0]
 8011d58:	2100      	movs	r1, #0
 8011d5a:	4618      	mov	r0, r3
 8011d5c:	f002 fbac 	bl	80144b8 <ai_face_detection_outputs_get>
 8011d60:	4603      	mov	r3, r0
 8011d62:	4a1c      	ldr	r2, [pc, #112]	; (8011dd4 <_ZL11ai_boostrapPPv+0xbc>)
 8011d64:	6013      	str	r3, [r2, #0]

#if defined(AI_FACE_DETECTION_INPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-inputs" option is used, memory buffer can be
   *  used from the activations buffer. This is not mandatory.
   */
  for (int idx=0; idx < AI_FACE_DETECTION_IN_NUM; idx++) {
 8011d66:	2300      	movs	r3, #0
 8011d68:	617b      	str	r3, [r7, #20]
 8011d6a:	697b      	ldr	r3, [r7, #20]
 8011d6c:	2b00      	cmp	r3, #0
 8011d6e:	dc10      	bgt.n	8011d92 <_ZL11ai_boostrapPPv+0x7a>
	data_ins[idx] = (ai_i8*)ai_input[idx].data;
 8011d70:	4b17      	ldr	r3, [pc, #92]	; (8011dd0 <_ZL11ai_boostrapPPv+0xb8>)
 8011d72:	6819      	ldr	r1, [r3, #0]
 8011d74:	697a      	ldr	r2, [r7, #20]
 8011d76:	4613      	mov	r3, r2
 8011d78:	00db      	lsls	r3, r3, #3
 8011d7a:	1a9b      	subs	r3, r3, r2
 8011d7c:	009b      	lsls	r3, r3, #2
 8011d7e:	440b      	add	r3, r1
 8011d80:	685a      	ldr	r2, [r3, #4]
 8011d82:	4915      	ldr	r1, [pc, #84]	; (8011dd8 <_ZL11ai_boostrapPPv+0xc0>)
 8011d84:	697b      	ldr	r3, [r7, #20]
 8011d86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_FACE_DETECTION_IN_NUM; idx++) {
 8011d8a:	697b      	ldr	r3, [r7, #20]
 8011d8c:	3301      	adds	r3, #1
 8011d8e:	617b      	str	r3, [r7, #20]
 8011d90:	e7eb      	b.n	8011d6a <_ZL11ai_boostrapPPv+0x52>

#if defined(AI_FACE_DETECTION_OUTPUTS_IN_ACTIVATIONS)
  /*  In the case where "--allocate-outputs" option is used, memory buffer can be
   *  used from the activations buffer. This is no mandatory.
   */
  for (int idx=0; idx < AI_FACE_DETECTION_OUT_NUM; idx++) {
 8011d92:	2300      	movs	r3, #0
 8011d94:	613b      	str	r3, [r7, #16]
 8011d96:	693b      	ldr	r3, [r7, #16]
 8011d98:	2b00      	cmp	r3, #0
 8011d9a:	dc10      	bgt.n	8011dbe <_ZL11ai_boostrapPPv+0xa6>
	data_outs[idx] = (ai_i8*)ai_output[idx].data;
 8011d9c:	4b0d      	ldr	r3, [pc, #52]	; (8011dd4 <_ZL11ai_boostrapPPv+0xbc>)
 8011d9e:	6819      	ldr	r1, [r3, #0]
 8011da0:	693a      	ldr	r2, [r7, #16]
 8011da2:	4613      	mov	r3, r2
 8011da4:	00db      	lsls	r3, r3, #3
 8011da6:	1a9b      	subs	r3, r3, r2
 8011da8:	009b      	lsls	r3, r3, #2
 8011daa:	440b      	add	r3, r1
 8011dac:	685a      	ldr	r2, [r3, #4]
 8011dae:	490b      	ldr	r1, [pc, #44]	; (8011ddc <_ZL11ai_boostrapPPv+0xc4>)
 8011db0:	693b      	ldr	r3, [r7, #16]
 8011db2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int idx=0; idx < AI_FACE_DETECTION_OUT_NUM; idx++) {
 8011db6:	693b      	ldr	r3, [r7, #16]
 8011db8:	3301      	adds	r3, #1
 8011dba:	613b      	str	r3, [r7, #16]
 8011dbc:	e7eb      	b.n	8011d96 <_ZL11ai_boostrapPPv+0x7e>
  for (int idx=0; idx < AI_FACE_DETECTION_OUT_NUM; idx++) {
	ai_output[idx].data = data_outs[idx];
  }
#endif

  return 0;
 8011dbe:	2300      	movs	r3, #0
}
 8011dc0:	4618      	mov	r0, r3
 8011dc2:	3718      	adds	r7, #24
 8011dc4:	46bd      	mov	sp, r7
 8011dc6:	bd80      	pop	{r7, pc}
 8011dc8:	2405dec4 	.word	0x2405dec4
 8011dcc:	0801eebc 	.word	0x0801eebc
 8011dd0:	2405dec8 	.word	0x2405dec8
 8011dd4:	2405decc 	.word	0x2405decc
 8011dd8:	2402d03c 	.word	0x2402d03c
 8011ddc:	2402d040 	.word	0x2402d040

08011de0 <_Z17MX_X_CUBE_AI_Initv>:
/* USER CODE END 2 */

/* Entry points --------------------------------------------------------------*/

void MX_X_CUBE_AI_Init(void)
{
 8011de0:	b580      	push	{r7, lr}
 8011de2:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 5 */
  printf("\r\nTEMPLATE - initialization\r\n");
 8011de4:	4803      	ldr	r0, [pc, #12]	; (8011df4 <_Z17MX_X_CUBE_AI_Initv+0x14>)
 8011de6:	f00c f8db 	bl	801dfa0 <puts>

  ai_boostrap(data_activations0);
 8011dea:	4803      	ldr	r0, [pc, #12]	; (8011df8 <_Z17MX_X_CUBE_AI_Initv+0x18>)
 8011dec:	f7ff ff94 	bl	8011d18 <_ZL11ai_boostrapPPv>
    /* USER CODE END 5 */
}
 8011df0:	bf00      	nop
 8011df2:	bd80      	pop	{r7, pc}
 8011df4:	0801eef8 	.word	0x0801eef8
 8011df8:	24000054 	.word	0x24000054

08011dfc <_Z20MX_X_CUBE_AI_ProcessPmS_>:

void MX_X_CUBE_AI_Process(uint32_t *buffer, uint32_t*rescaled_Img)
{
 8011dfc:	b580      	push	{r7, lr}
 8011dfe:	f5ad 2d80 	sub.w	sp, sp, #262144	; 0x40000
 8011e02:	f5ad 6dd0 	sub.w	sp, sp, #1664	; 0x680
 8011e06:	af00      	add	r7, sp, #0
 8011e08:	f507 63d0 	add.w	r3, r7, #1664	; 0x680
 8011e0c:	f2a3 637c 	subw	r3, r3, #1660	; 0x67c
 8011e10:	6018      	str	r0, [r3, #0]
 8011e12:	f507 63d0 	add.w	r3, r7, #1664	; 0x680
 8011e16:	f5a3 63d0 	sub.w	r3, r3, #1664	; 0x680
 8011e1a:	6019      	str	r1, [r3, #0]
	//float nn_input[AI_FACE_DETECTION_IN_1_SIZE];
	float nn_output[AI_FACE_DETECTION_OUT_1_SIZE];

	uint8_t input[AI_FACE_DETECTION_IN_1_SIZE];

	for(uint32_t i = 0; i<RESCALED_IMG*RESCALED_IMG; i++){
 8011e1c:	2300      	movs	r3, #0
 8011e1e:	4a4e      	ldr	r2, [pc, #312]	; (8011f58 <_Z20MX_X_CUBE_AI_ProcessPmS_+0x15c>)
 8011e20:	443a      	add	r2, r7
 8011e22:	6013      	str	r3, [r2, #0]
 8011e24:	4b4c      	ldr	r3, [pc, #304]	; (8011f58 <_Z20MX_X_CUBE_AI_ProcessPmS_+0x15c>)
 8011e26:	443b      	add	r3, r7
 8011e28:	681b      	ldr	r3, [r3, #0]
 8011e2a:	f5b3 4f10 	cmp.w	r3, #36864	; 0x9000
 8011e2e:	d250      	bcs.n	8011ed2 <_Z20MX_X_CUBE_AI_ProcessPmS_+0xd6>
		input[3*i] = (rescaled_Img[i]&0xff0000)>>16;
 8011e30:	4b49      	ldr	r3, [pc, #292]	; (8011f58 <_Z20MX_X_CUBE_AI_ProcessPmS_+0x15c>)
 8011e32:	443b      	add	r3, r7
 8011e34:	681b      	ldr	r3, [r3, #0]
 8011e36:	009b      	lsls	r3, r3, #2
 8011e38:	f507 62d0 	add.w	r2, r7, #1664	; 0x680
 8011e3c:	f5a2 62d0 	sub.w	r2, r2, #1664	; 0x680
 8011e40:	6812      	ldr	r2, [r2, #0]
 8011e42:	4413      	add	r3, r2
 8011e44:	681b      	ldr	r3, [r3, #0]
 8011e46:	0c19      	lsrs	r1, r3, #16
 8011e48:	4b43      	ldr	r3, [pc, #268]	; (8011f58 <_Z20MX_X_CUBE_AI_ProcessPmS_+0x15c>)
 8011e4a:	443b      	add	r3, r7
 8011e4c:	681a      	ldr	r2, [r3, #0]
 8011e4e:	4613      	mov	r3, r2
 8011e50:	005b      	lsls	r3, r3, #1
 8011e52:	4413      	add	r3, r2
 8011e54:	b2c9      	uxtb	r1, r1
 8011e56:	f507 62d0 	add.w	r2, r7, #1664	; 0x680
 8011e5a:	f5a2 62cf 	sub.w	r2, r2, #1656	; 0x678
 8011e5e:	54d1      	strb	r1, [r2, r3]
		input[3*i+1] = (rescaled_Img[i]&0xff00)>>8;
 8011e60:	4b3d      	ldr	r3, [pc, #244]	; (8011f58 <_Z20MX_X_CUBE_AI_ProcessPmS_+0x15c>)
 8011e62:	443b      	add	r3, r7
 8011e64:	681b      	ldr	r3, [r3, #0]
 8011e66:	009b      	lsls	r3, r3, #2
 8011e68:	f507 62d0 	add.w	r2, r7, #1664	; 0x680
 8011e6c:	f5a2 62d0 	sub.w	r2, r2, #1664	; 0x680
 8011e70:	6812      	ldr	r2, [r2, #0]
 8011e72:	4413      	add	r3, r2
 8011e74:	681b      	ldr	r3, [r3, #0]
 8011e76:	0a19      	lsrs	r1, r3, #8
 8011e78:	4b37      	ldr	r3, [pc, #220]	; (8011f58 <_Z20MX_X_CUBE_AI_ProcessPmS_+0x15c>)
 8011e7a:	443b      	add	r3, r7
 8011e7c:	681a      	ldr	r2, [r3, #0]
 8011e7e:	4613      	mov	r3, r2
 8011e80:	005b      	lsls	r3, r3, #1
 8011e82:	4413      	add	r3, r2
 8011e84:	3301      	adds	r3, #1
 8011e86:	b2c9      	uxtb	r1, r1
 8011e88:	f507 62d0 	add.w	r2, r7, #1664	; 0x680
 8011e8c:	f5a2 62cf 	sub.w	r2, r2, #1656	; 0x678
 8011e90:	54d1      	strb	r1, [r2, r3]
		input[3*i+2] = (rescaled_Img[i]&0xff);
 8011e92:	4b31      	ldr	r3, [pc, #196]	; (8011f58 <_Z20MX_X_CUBE_AI_ProcessPmS_+0x15c>)
 8011e94:	443b      	add	r3, r7
 8011e96:	681b      	ldr	r3, [r3, #0]
 8011e98:	009b      	lsls	r3, r3, #2
 8011e9a:	f507 62d0 	add.w	r2, r7, #1664	; 0x680
 8011e9e:	f5a2 62d0 	sub.w	r2, r2, #1664	; 0x680
 8011ea2:	6812      	ldr	r2, [r2, #0]
 8011ea4:	4413      	add	r3, r2
 8011ea6:	6819      	ldr	r1, [r3, #0]
 8011ea8:	4b2b      	ldr	r3, [pc, #172]	; (8011f58 <_Z20MX_X_CUBE_AI_ProcessPmS_+0x15c>)
 8011eaa:	443b      	add	r3, r7
 8011eac:	681a      	ldr	r2, [r3, #0]
 8011eae:	4613      	mov	r3, r2
 8011eb0:	005b      	lsls	r3, r3, #1
 8011eb2:	4413      	add	r3, r2
 8011eb4:	3302      	adds	r3, #2
 8011eb6:	b2c9      	uxtb	r1, r1
 8011eb8:	f507 62d0 	add.w	r2, r7, #1664	; 0x680
 8011ebc:	f5a2 62cf 	sub.w	r2, r2, #1656	; 0x678
 8011ec0:	54d1      	strb	r1, [r2, r3]
	for(uint32_t i = 0; i<RESCALED_IMG*RESCALED_IMG; i++){
 8011ec2:	4b25      	ldr	r3, [pc, #148]	; (8011f58 <_Z20MX_X_CUBE_AI_ProcessPmS_+0x15c>)
 8011ec4:	443b      	add	r3, r7
 8011ec6:	681b      	ldr	r3, [r3, #0]
 8011ec8:	3301      	adds	r3, #1
 8011eca:	4a23      	ldr	r2, [pc, #140]	; (8011f58 <_Z20MX_X_CUBE_AI_ProcessPmS_+0x15c>)
 8011ecc:	443a      	add	r2, r7
 8011ece:	6013      	str	r3, [r2, #0]
 8011ed0:	e7a8      	b.n	8011e24 <_Z20MX_X_CUBE_AI_ProcessPmS_+0x28>
//		input[i]=input[i]/255;
//	}

//	nn_input[0] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) ? 127.0 : -127.0;
//	nn_input[1] = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_9) ? 127.0 : -127.0;
	ai_input->data = input;
 8011ed2:	4b22      	ldr	r3, [pc, #136]	; (8011f5c <_Z20MX_X_CUBE_AI_ProcessPmS_+0x160>)
 8011ed4:	681a      	ldr	r2, [r3, #0]
 8011ed6:	4b22      	ldr	r3, [pc, #136]	; (8011f60 <_Z20MX_X_CUBE_AI_ProcessPmS_+0x164>)
 8011ed8:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
 8011edc:	f503 63d0 	add.w	r3, r3, #1664	; 0x680
 8011ee0:	443b      	add	r3, r7
 8011ee2:	6053      	str	r3, [r2, #4]
	ai_output->data = nn_output;
 8011ee4:	4b1f      	ldr	r3, [pc, #124]	; (8011f64 <_Z20MX_X_CUBE_AI_ProcessPmS_+0x168>)
 8011ee6:	681a      	ldr	r2, [r3, #0]
 8011ee8:	4b1f      	ldr	r3, [pc, #124]	; (8011f68 <_Z20MX_X_CUBE_AI_ProcessPmS_+0x16c>)
 8011eea:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
 8011eee:	f503 63d0 	add.w	r3, r3, #1664	; 0x680
 8011ef2:	443b      	add	r3, r7
 8011ef4:	6053      	str	r3, [r2, #4]
	batch = ai_face_detection_run(face_detection, ai_input, ai_output);
 8011ef6:	4b1d      	ldr	r3, [pc, #116]	; (8011f6c <_Z20MX_X_CUBE_AI_ProcessPmS_+0x170>)
 8011ef8:	681b      	ldr	r3, [r3, #0]
 8011efa:	4a18      	ldr	r2, [pc, #96]	; (8011f5c <_Z20MX_X_CUBE_AI_ProcessPmS_+0x160>)
 8011efc:	6811      	ldr	r1, [r2, #0]
 8011efe:	4a19      	ldr	r2, [pc, #100]	; (8011f64 <_Z20MX_X_CUBE_AI_ProcessPmS_+0x168>)
 8011f00:	6812      	ldr	r2, [r2, #0]
 8011f02:	4618      	mov	r0, r3
 8011f04:	f002 fb2e 	bl	8014564 <ai_face_detection_run>
 8011f08:	4b19      	ldr	r3, [pc, #100]	; (8011f70 <_Z20MX_X_CUBE_AI_ProcessPmS_+0x174>)
 8011f0a:	443b      	add	r3, r7
 8011f0c:	6018      	str	r0, [r3, #0]
//			drawRectangle(buffer, (int32_t)x_start, (int32_t)x_end, (int32_t)y_start, (int32_t)y_end);
//
//		}
//	}

	postProcess(buffer, nn_output);
 8011f0e:	4b16      	ldr	r3, [pc, #88]	; (8011f68 <_Z20MX_X_CUBE_AI_ProcessPmS_+0x16c>)
 8011f10:	f503 2380 	add.w	r3, r3, #262144	; 0x40000
 8011f14:	f503 63d0 	add.w	r3, r3, #1664	; 0x680
 8011f18:	443b      	add	r3, r7
 8011f1a:	f507 62d0 	add.w	r2, r7, #1664	; 0x680
 8011f1e:	f2a2 627c 	subw	r2, r2, #1660	; 0x67c
 8011f22:	4619      	mov	r1, r3
 8011f24:	6810      	ldr	r0, [r2, #0]
 8011f26:	f7f3 fabb 	bl	80054a0 <_Z11postProcessPmPf>

	if (batch != 1) {
 8011f2a:	4b11      	ldr	r3, [pc, #68]	; (8011f70 <_Z20MX_X_CUBE_AI_ProcessPmS_+0x174>)
 8011f2c:	443b      	add	r3, r7
 8011f2e:	681b      	ldr	r3, [r3, #0]
 8011f30:	2b01      	cmp	r3, #1
 8011f32:	d009      	beq.n	8011f48 <_Z20MX_X_CUBE_AI_ProcessPmS_+0x14c>
	ai_log_err(ai_face_detection_get_error(face_detection), "aiface_detection_face_detection");
 8011f34:	4b0d      	ldr	r3, [pc, #52]	; (8011f6c <_Z20MX_X_CUBE_AI_ProcessPmS_+0x170>)
 8011f36:	681b      	ldr	r3, [r3, #0]
 8011f38:	4618      	mov	r0, r3
 8011f3a:	f002 fa0d 	bl	8014358 <ai_face_detection_get_error>
 8011f3e:	4603      	mov	r3, r0
 8011f40:	490c      	ldr	r1, [pc, #48]	; (8011f74 <_Z20MX_X_CUBE_AI_ProcessPmS_+0x178>)
 8011f42:	4618      	mov	r0, r3
 8011f44:	f7ff fec8 	bl	8011cd8 <_ZL10ai_log_err9ai_error_PKc>
	}
    /* USER CODE END 6 */
}
 8011f48:	bf00      	nop
 8011f4a:	f507 2780 	add.w	r7, r7, #262144	; 0x40000
 8011f4e:	f507 67d0 	add.w	r7, r7, #1664	; 0x680
 8011f52:	46bd      	mov	sp, r7
 8011f54:	bd80      	pop	{r7, pc}
 8011f56:	bf00      	nop
 8011f58:	0004067c 	.word	0x0004067c
 8011f5c:	2405dec8 	.word	0x2405dec8
 8011f60:	fffbf988 	.word	0xfffbf988
 8011f64:	2405decc 	.word	0x2405decc
 8011f68:	fffda988 	.word	0xfffda988
 8011f6c:	2405dec4 	.word	0x2405dec4
 8011f70:	00040678 	.word	0x00040678
 8011f74:	0801ef18 	.word	0x0801ef18

08011f78 <face_detection_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool face_detection_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8011f78:	b580      	push	{r7, lr}
 8011f7a:	b082      	sub	sp, #8
 8011f7c:	af00      	add	r7, sp, #0
 8011f7e:	6078      	str	r0, [r7, #4]
 8011f80:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_face_detection_activations_map, 1, params)) {
 8011f82:	683a      	ldr	r2, [r7, #0]
 8011f84:	2101      	movs	r1, #1
 8011f86:	4894      	ldr	r0, [pc, #592]	; (80121d8 <face_detection_configure_activations+0x260>)
 8011f88:	f002 fbce 	bl	8014728 <ai_platform_get_activations_map>
 8011f8c:	4603      	mov	r3, r0
 8011f8e:	2b00      	cmp	r3, #0
 8011f90:	f001 813a 	beq.w	8013208 <face_detection_configure_activations+0x1290>
    /* Updating activations (byte) offsets */
    
    serving_default_input_10_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 74380);
 8011f94:	4b90      	ldr	r3, [pc, #576]	; (80121d8 <face_detection_configure_activations+0x260>)
 8011f96:	681a      	ldr	r2, [r3, #0]
 8011f98:	4b90      	ldr	r3, [pc, #576]	; (80121dc <face_detection_configure_activations+0x264>)
 8011f9a:	4413      	add	r3, r2
 8011f9c:	4a90      	ldr	r2, [pc, #576]	; (80121e0 <face_detection_configure_activations+0x268>)
 8011f9e:	6093      	str	r3, [r2, #8]
    serving_default_input_10_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 74380);
 8011fa0:	4b8d      	ldr	r3, [pc, #564]	; (80121d8 <face_detection_configure_activations+0x260>)
 8011fa2:	681a      	ldr	r2, [r3, #0]
 8011fa4:	4b8d      	ldr	r3, [pc, #564]	; (80121dc <face_detection_configure_activations+0x264>)
 8011fa6:	4413      	add	r3, r2
 8011fa8:	4a8d      	ldr	r2, [pc, #564]	; (80121e0 <face_detection_configure_activations+0x268>)
 8011faa:	60d3      	str	r3, [r2, #12]
    
    concat_149_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 184972);
 8011fac:	4b8a      	ldr	r3, [pc, #552]	; (80121d8 <face_detection_configure_activations+0x260>)
 8011fae:	681a      	ldr	r2, [r3, #0]
 8011fb0:	4b8c      	ldr	r3, [pc, #560]	; (80121e4 <face_detection_configure_activations+0x26c>)
 8011fb2:	4413      	add	r3, r2
 8011fb4:	4a8c      	ldr	r2, [pc, #560]	; (80121e8 <face_detection_configure_activations+0x270>)
 8011fb6:	6093      	str	r3, [r2, #8]
    concat_149_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 184972);
 8011fb8:	4b87      	ldr	r3, [pc, #540]	; (80121d8 <face_detection_configure_activations+0x260>)
 8011fba:	681a      	ldr	r2, [r3, #0]
 8011fbc:	4b89      	ldr	r3, [pc, #548]	; (80121e4 <face_detection_configure_activations+0x26c>)
 8011fbe:	4413      	add	r3, r2
 8011fc0:	4a89      	ldr	r2, [pc, #548]	; (80121e8 <face_detection_configure_activations+0x270>)
 8011fc2:	60d3      	str	r3, [r2, #12]
    
    conversion_0_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 74380);
 8011fc4:	4b84      	ldr	r3, [pc, #528]	; (80121d8 <face_detection_configure_activations+0x260>)
 8011fc6:	681a      	ldr	r2, [r3, #0]
 8011fc8:	4b84      	ldr	r3, [pc, #528]	; (80121dc <face_detection_configure_activations+0x264>)
 8011fca:	4413      	add	r3, r2
 8011fcc:	4a87      	ldr	r2, [pc, #540]	; (80121ec <face_detection_configure_activations+0x274>)
 8011fce:	6093      	str	r3, [r2, #8]
    conversion_0_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 74380);
 8011fd0:	4b81      	ldr	r3, [pc, #516]	; (80121d8 <face_detection_configure_activations+0x260>)
 8011fd2:	681a      	ldr	r2, [r3, #0]
 8011fd4:	4b81      	ldr	r3, [pc, #516]	; (80121dc <face_detection_configure_activations+0x264>)
 8011fd6:	4413      	add	r3, r2
 8011fd8:	4a84      	ldr	r2, [pc, #528]	; (80121ec <face_detection_configure_activations+0x274>)
 8011fda:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 73728);
 8011fdc:	4b7e      	ldr	r3, [pc, #504]	; (80121d8 <face_detection_configure_activations+0x260>)
 8011fde:	681b      	ldr	r3, [r3, #0]
 8011fe0:	f503 3390 	add.w	r3, r3, #73728	; 0x12000
 8011fe4:	4a82      	ldr	r2, [pc, #520]	; (80121f0 <face_detection_configure_activations+0x278>)
 8011fe6:	6093      	str	r3, [r2, #8]
    conv2d_1_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 73728);
 8011fe8:	4b7b      	ldr	r3, [pc, #492]	; (80121d8 <face_detection_configure_activations+0x260>)
 8011fea:	681b      	ldr	r3, [r3, #0]
 8011fec:	f503 3390 	add.w	r3, r3, #73728	; 0x12000
 8011ff0:	4a7f      	ldr	r2, [pc, #508]	; (80121f0 <face_detection_configure_activations+0x278>)
 8011ff2:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 8011ff4:	4b78      	ldr	r3, [pc, #480]	; (80121d8 <face_detection_configure_activations+0x260>)
 8011ff6:	681b      	ldr	r3, [r3, #0]
 8011ff8:	4a7e      	ldr	r2, [pc, #504]	; (80121f4 <face_detection_configure_activations+0x27c>)
 8011ffa:	6093      	str	r3, [r2, #8]
    conv2d_1_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8011ffc:	4b76      	ldr	r3, [pc, #472]	; (80121d8 <face_detection_configure_activations+0x260>)
 8011ffe:	681b      	ldr	r3, [r3, #0]
 8012000:	4a7c      	ldr	r2, [pc, #496]	; (80121f4 <face_detection_configure_activations+0x27c>)
 8012002:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012004:	4b74      	ldr	r3, [pc, #464]	; (80121d8 <face_detection_configure_activations+0x260>)
 8012006:	681b      	ldr	r3, [r3, #0]
 8012008:	4a7b      	ldr	r2, [pc, #492]	; (80121f8 <face_detection_configure_activations+0x280>)
 801200a:	6093      	str	r3, [r2, #8]
    conv2d_1_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 801200c:	4b72      	ldr	r3, [pc, #456]	; (80121d8 <face_detection_configure_activations+0x260>)
 801200e:	681b      	ldr	r3, [r3, #0]
 8012010:	4a79      	ldr	r2, [pc, #484]	; (80121f8 <face_detection_configure_activations+0x280>)
 8012012:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 108140);
 8012014:	4b70      	ldr	r3, [pc, #448]	; (80121d8 <face_detection_configure_activations+0x260>)
 8012016:	681a      	ldr	r2, [r3, #0]
 8012018:	4b78      	ldr	r3, [pc, #480]	; (80121fc <face_detection_configure_activations+0x284>)
 801201a:	4413      	add	r3, r2
 801201c:	4a78      	ldr	r2, [pc, #480]	; (8012200 <face_detection_configure_activations+0x288>)
 801201e:	6093      	str	r3, [r2, #8]
    conv2d_2_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 108140);
 8012020:	4b6d      	ldr	r3, [pc, #436]	; (80121d8 <face_detection_configure_activations+0x260>)
 8012022:	681a      	ldr	r2, [r3, #0]
 8012024:	4b75      	ldr	r3, [pc, #468]	; (80121fc <face_detection_configure_activations+0x284>)
 8012026:	4413      	add	r3, r2
 8012028:	4a75      	ldr	r2, [pc, #468]	; (8012200 <face_detection_configure_activations+0x288>)
 801202a:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 801202c:	4b6a      	ldr	r3, [pc, #424]	; (80121d8 <face_detection_configure_activations+0x260>)
 801202e:	681b      	ldr	r3, [r3, #0]
 8012030:	4a74      	ldr	r2, [pc, #464]	; (8012204 <face_detection_configure_activations+0x28c>)
 8012032:	6093      	str	r3, [r2, #8]
    conv2d_2_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012034:	4b68      	ldr	r3, [pc, #416]	; (80121d8 <face_detection_configure_activations+0x260>)
 8012036:	681b      	ldr	r3, [r3, #0]
 8012038:	4a72      	ldr	r2, [pc, #456]	; (8012204 <face_detection_configure_activations+0x28c>)
 801203a:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 300);
 801203c:	4b66      	ldr	r3, [pc, #408]	; (80121d8 <face_detection_configure_activations+0x260>)
 801203e:	681b      	ldr	r3, [r3, #0]
 8012040:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8012044:	4a70      	ldr	r2, [pc, #448]	; (8012208 <face_detection_configure_activations+0x290>)
 8012046:	6093      	str	r3, [r2, #8]
    conv2d_2_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 300);
 8012048:	4b63      	ldr	r3, [pc, #396]	; (80121d8 <face_detection_configure_activations+0x260>)
 801204a:	681b      	ldr	r3, [r3, #0]
 801204c:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8012050:	4a6d      	ldr	r2, [pc, #436]	; (8012208 <face_detection_configure_activations+0x290>)
 8012052:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 107372);
 8012054:	4b60      	ldr	r3, [pc, #384]	; (80121d8 <face_detection_configure_activations+0x260>)
 8012056:	681a      	ldr	r2, [r3, #0]
 8012058:	4b6c      	ldr	r3, [pc, #432]	; (801220c <face_detection_configure_activations+0x294>)
 801205a:	4413      	add	r3, r2
 801205c:	4a6c      	ldr	r2, [pc, #432]	; (8012210 <face_detection_configure_activations+0x298>)
 801205e:	6093      	str	r3, [r2, #8]
    conv2d_2_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 107372);
 8012060:	4b5d      	ldr	r3, [pc, #372]	; (80121d8 <face_detection_configure_activations+0x260>)
 8012062:	681a      	ldr	r2, [r3, #0]
 8012064:	4b69      	ldr	r3, [pc, #420]	; (801220c <face_detection_configure_activations+0x294>)
 8012066:	4413      	add	r3, r2
 8012068:	4a69      	ldr	r2, [pc, #420]	; (8012210 <face_detection_configure_activations+0x298>)
 801206a:	60d3      	str	r3, [r2, #12]
    
    conv2d_3_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 801206c:	4b5a      	ldr	r3, [pc, #360]	; (80121d8 <face_detection_configure_activations+0x260>)
 801206e:	681b      	ldr	r3, [r3, #0]
 8012070:	4a68      	ldr	r2, [pc, #416]	; (8012214 <face_detection_configure_activations+0x29c>)
 8012072:	6093      	str	r3, [r2, #8]
    conv2d_3_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012074:	4b58      	ldr	r3, [pc, #352]	; (80121d8 <face_detection_configure_activations+0x260>)
 8012076:	681b      	ldr	r3, [r3, #0]
 8012078:	4a66      	ldr	r2, [pc, #408]	; (8012214 <face_detection_configure_activations+0x29c>)
 801207a:	60d3      	str	r3, [r2, #12]
    
    conv2d_3_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 32108);
 801207c:	4b56      	ldr	r3, [pc, #344]	; (80121d8 <face_detection_configure_activations+0x260>)
 801207e:	681a      	ldr	r2, [r3, #0]
 8012080:	f647 536c 	movw	r3, #32108	; 0x7d6c
 8012084:	4413      	add	r3, r2
 8012086:	4a64      	ldr	r2, [pc, #400]	; (8012218 <face_detection_configure_activations+0x2a0>)
 8012088:	6093      	str	r3, [r2, #8]
    conv2d_3_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 32108);
 801208a:	4b53      	ldr	r3, [pc, #332]	; (80121d8 <face_detection_configure_activations+0x260>)
 801208c:	681a      	ldr	r2, [r3, #0]
 801208e:	f647 536c 	movw	r3, #32108	; 0x7d6c
 8012092:	4413      	add	r3, r2
 8012094:	4a60      	ldr	r2, [pc, #384]	; (8012218 <face_detection_configure_activations+0x2a0>)
 8012096:	60d3      	str	r3, [r2, #12]
    
    conv2d_3_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 32108);
 8012098:	4b4f      	ldr	r3, [pc, #316]	; (80121d8 <face_detection_configure_activations+0x260>)
 801209a:	681a      	ldr	r2, [r3, #0]
 801209c:	f647 536c 	movw	r3, #32108	; 0x7d6c
 80120a0:	4413      	add	r3, r2
 80120a2:	4a5e      	ldr	r2, [pc, #376]	; (801221c <face_detection_configure_activations+0x2a4>)
 80120a4:	6093      	str	r3, [r2, #8]
    conv2d_3_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 32108);
 80120a6:	4b4c      	ldr	r3, [pc, #304]	; (80121d8 <face_detection_configure_activations+0x260>)
 80120a8:	681a      	ldr	r2, [r3, #0]
 80120aa:	f647 536c 	movw	r3, #32108	; 0x7d6c
 80120ae:	4413      	add	r3, r2
 80120b0:	4a5a      	ldr	r2, [pc, #360]	; (801221c <face_detection_configure_activations+0x2a4>)
 80120b2:	60d3      	str	r3, [r2, #12]
    
    conv2d_5_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 29020);
 80120b4:	4b48      	ldr	r3, [pc, #288]	; (80121d8 <face_detection_configure_activations+0x260>)
 80120b6:	681a      	ldr	r2, [r3, #0]
 80120b8:	f247 135c 	movw	r3, #29020	; 0x715c
 80120bc:	4413      	add	r3, r2
 80120be:	4a58      	ldr	r2, [pc, #352]	; (8012220 <face_detection_configure_activations+0x2a8>)
 80120c0:	6093      	str	r3, [r2, #8]
    conv2d_5_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 29020);
 80120c2:	4b45      	ldr	r3, [pc, #276]	; (80121d8 <face_detection_configure_activations+0x260>)
 80120c4:	681a      	ldr	r2, [r3, #0]
 80120c6:	f247 135c 	movw	r3, #29020	; 0x715c
 80120ca:	4413      	add	r3, r2
 80120cc:	4a54      	ldr	r2, [pc, #336]	; (8012220 <face_detection_configure_activations+0x2a8>)
 80120ce:	60d3      	str	r3, [r2, #12]
    
    conv2d_5_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 80120d0:	4b41      	ldr	r3, [pc, #260]	; (80121d8 <face_detection_configure_activations+0x260>)
 80120d2:	681b      	ldr	r3, [r3, #0]
 80120d4:	4a53      	ldr	r2, [pc, #332]	; (8012224 <face_detection_configure_activations+0x2ac>)
 80120d6:	6093      	str	r3, [r2, #8]
    conv2d_5_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 80120d8:	4b3f      	ldr	r3, [pc, #252]	; (80121d8 <face_detection_configure_activations+0x260>)
 80120da:	681b      	ldr	r3, [r3, #0]
 80120dc:	4a51      	ldr	r2, [pc, #324]	; (8012224 <face_detection_configure_activations+0x2ac>)
 80120de:	60d3      	str	r3, [r2, #12]
    
    conv2d_5_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 28252);
 80120e0:	4b3d      	ldr	r3, [pc, #244]	; (80121d8 <face_detection_configure_activations+0x260>)
 80120e2:	681a      	ldr	r2, [r3, #0]
 80120e4:	f646 635c 	movw	r3, #28252	; 0x6e5c
 80120e8:	4413      	add	r3, r2
 80120ea:	4a4f      	ldr	r2, [pc, #316]	; (8012228 <face_detection_configure_activations+0x2b0>)
 80120ec:	6093      	str	r3, [r2, #8]
    conv2d_5_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 28252);
 80120ee:	4b3a      	ldr	r3, [pc, #232]	; (80121d8 <face_detection_configure_activations+0x260>)
 80120f0:	681a      	ldr	r2, [r3, #0]
 80120f2:	f646 635c 	movw	r3, #28252	; 0x6e5c
 80120f6:	4413      	add	r3, r2
 80120f8:	4a4b      	ldr	r2, [pc, #300]	; (8012228 <face_detection_configure_activations+0x2b0>)
 80120fa:	60d3      	str	r3, [r2, #12]
    
    conv2d_5_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 28252);
 80120fc:	4b36      	ldr	r3, [pc, #216]	; (80121d8 <face_detection_configure_activations+0x260>)
 80120fe:	681a      	ldr	r2, [r3, #0]
 8012100:	f646 635c 	movw	r3, #28252	; 0x6e5c
 8012104:	4413      	add	r3, r2
 8012106:	4a49      	ldr	r2, [pc, #292]	; (801222c <face_detection_configure_activations+0x2b4>)
 8012108:	6093      	str	r3, [r2, #8]
    conv2d_5_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 28252);
 801210a:	4b33      	ldr	r3, [pc, #204]	; (80121d8 <face_detection_configure_activations+0x260>)
 801210c:	681a      	ldr	r2, [r3, #0]
 801210e:	f646 635c 	movw	r3, #28252	; 0x6e5c
 8012112:	4413      	add	r3, r2
 8012114:	4a45      	ldr	r2, [pc, #276]	; (801222c <face_detection_configure_activations+0x2b4>)
 8012116:	60d3      	str	r3, [r2, #12]
    
    conv2d_6_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012118:	4b2f      	ldr	r3, [pc, #188]	; (80121d8 <face_detection_configure_activations+0x260>)
 801211a:	681b      	ldr	r3, [r3, #0]
 801211c:	4a44      	ldr	r2, [pc, #272]	; (8012230 <face_detection_configure_activations+0x2b8>)
 801211e:	6093      	str	r3, [r2, #8]
    conv2d_6_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012120:	4b2d      	ldr	r3, [pc, #180]	; (80121d8 <face_detection_configure_activations+0x260>)
 8012122:	681b      	ldr	r3, [r3, #0]
 8012124:	4a42      	ldr	r2, [pc, #264]	; (8012230 <face_detection_configure_activations+0x2b8>)
 8012126:	60d3      	str	r3, [r2, #12]
    
    conv2d_6_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 65116);
 8012128:	4b2b      	ldr	r3, [pc, #172]	; (80121d8 <face_detection_configure_activations+0x260>)
 801212a:	681a      	ldr	r2, [r3, #0]
 801212c:	f64f 635c 	movw	r3, #65116	; 0xfe5c
 8012130:	4413      	add	r3, r2
 8012132:	4a40      	ldr	r2, [pc, #256]	; (8012234 <face_detection_configure_activations+0x2bc>)
 8012134:	6093      	str	r3, [r2, #8]
    conv2d_6_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 65116);
 8012136:	4b28      	ldr	r3, [pc, #160]	; (80121d8 <face_detection_configure_activations+0x260>)
 8012138:	681a      	ldr	r2, [r3, #0]
 801213a:	f64f 635c 	movw	r3, #65116	; 0xfe5c
 801213e:	4413      	add	r3, r2
 8012140:	4a3c      	ldr	r2, [pc, #240]	; (8012234 <face_detection_configure_activations+0x2bc>)
 8012142:	60d3      	str	r3, [r2, #12]
    
    conv2d_6_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 65116);
 8012144:	4b24      	ldr	r3, [pc, #144]	; (80121d8 <face_detection_configure_activations+0x260>)
 8012146:	681a      	ldr	r2, [r3, #0]
 8012148:	f64f 635c 	movw	r3, #65116	; 0xfe5c
 801214c:	4413      	add	r3, r2
 801214e:	4a3a      	ldr	r2, [pc, #232]	; (8012238 <face_detection_configure_activations+0x2c0>)
 8012150:	6093      	str	r3, [r2, #8]
    conv2d_6_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 65116);
 8012152:	4b21      	ldr	r3, [pc, #132]	; (80121d8 <face_detection_configure_activations+0x260>)
 8012154:	681a      	ldr	r2, [r3, #0]
 8012156:	f64f 635c 	movw	r3, #65116	; 0xfe5c
 801215a:	4413      	add	r3, r2
 801215c:	4a36      	ldr	r2, [pc, #216]	; (8012238 <face_detection_configure_activations+0x2c0>)
 801215e:	60d3      	str	r3, [r2, #12]
    
    conv2d_7_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 58844);
 8012160:	4b1d      	ldr	r3, [pc, #116]	; (80121d8 <face_detection_configure_activations+0x260>)
 8012162:	681a      	ldr	r2, [r3, #0]
 8012164:	f24e 53dc 	movw	r3, #58844	; 0xe5dc
 8012168:	4413      	add	r3, r2
 801216a:	4a34      	ldr	r2, [pc, #208]	; (801223c <face_detection_configure_activations+0x2c4>)
 801216c:	6093      	str	r3, [r2, #8]
    conv2d_7_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 58844);
 801216e:	4b1a      	ldr	r3, [pc, #104]	; (80121d8 <face_detection_configure_activations+0x260>)
 8012170:	681a      	ldr	r2, [r3, #0]
 8012172:	f24e 53dc 	movw	r3, #58844	; 0xe5dc
 8012176:	4413      	add	r3, r2
 8012178:	4a30      	ldr	r2, [pc, #192]	; (801223c <face_detection_configure_activations+0x2c4>)
 801217a:	60d3      	str	r3, [r2, #12]
    
    conv2d_7_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 801217c:	4b16      	ldr	r3, [pc, #88]	; (80121d8 <face_detection_configure_activations+0x260>)
 801217e:	681b      	ldr	r3, [r3, #0]
 8012180:	4a2f      	ldr	r2, [pc, #188]	; (8012240 <face_detection_configure_activations+0x2c8>)
 8012182:	6093      	str	r3, [r2, #8]
    conv2d_7_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012184:	4b14      	ldr	r3, [pc, #80]	; (80121d8 <face_detection_configure_activations+0x260>)
 8012186:	681b      	ldr	r3, [r3, #0]
 8012188:	4a2d      	ldr	r2, [pc, #180]	; (8012240 <face_detection_configure_activations+0x2c8>)
 801218a:	60d3      	str	r3, [r2, #12]
    
    conv2d_7_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 57308);
 801218c:	4b12      	ldr	r3, [pc, #72]	; (80121d8 <face_detection_configure_activations+0x260>)
 801218e:	681a      	ldr	r2, [r3, #0]
 8012190:	f64d 73dc 	movw	r3, #57308	; 0xdfdc
 8012194:	4413      	add	r3, r2
 8012196:	4a2b      	ldr	r2, [pc, #172]	; (8012244 <face_detection_configure_activations+0x2cc>)
 8012198:	6093      	str	r3, [r2, #8]
    conv2d_7_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 57308);
 801219a:	4b0f      	ldr	r3, [pc, #60]	; (80121d8 <face_detection_configure_activations+0x260>)
 801219c:	681a      	ldr	r2, [r3, #0]
 801219e:	f64d 73dc 	movw	r3, #57308	; 0xdfdc
 80121a2:	4413      	add	r3, r2
 80121a4:	4a27      	ldr	r2, [pc, #156]	; (8012244 <face_detection_configure_activations+0x2cc>)
 80121a6:	60d3      	str	r3, [r2, #12]
    
    conv2d_7_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 57308);
 80121a8:	4b0b      	ldr	r3, [pc, #44]	; (80121d8 <face_detection_configure_activations+0x260>)
 80121aa:	681a      	ldr	r2, [r3, #0]
 80121ac:	f64d 73dc 	movw	r3, #57308	; 0xdfdc
 80121b0:	4413      	add	r3, r2
 80121b2:	4a25      	ldr	r2, [pc, #148]	; (8012248 <face_detection_configure_activations+0x2d0>)
 80121b4:	6093      	str	r3, [r2, #8]
    conv2d_7_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 57308);
 80121b6:	4b08      	ldr	r3, [pc, #32]	; (80121d8 <face_detection_configure_activations+0x260>)
 80121b8:	681a      	ldr	r2, [r3, #0]
 80121ba:	f64d 73dc 	movw	r3, #57308	; 0xdfdc
 80121be:	4413      	add	r3, r2
 80121c0:	4a21      	ldr	r2, [pc, #132]	; (8012248 <face_detection_configure_activations+0x2d0>)
 80121c2:	60d3      	str	r3, [r2, #12]
    
    conv2d_8_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 80121c4:	4b04      	ldr	r3, [pc, #16]	; (80121d8 <face_detection_configure_activations+0x260>)
 80121c6:	681b      	ldr	r3, [r3, #0]
 80121c8:	4a20      	ldr	r2, [pc, #128]	; (801224c <face_detection_configure_activations+0x2d4>)
 80121ca:	6093      	str	r3, [r2, #8]
    conv2d_8_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 80121cc:	4b02      	ldr	r3, [pc, #8]	; (80121d8 <face_detection_configure_activations+0x260>)
 80121ce:	681b      	ldr	r3, [r3, #0]
 80121d0:	4a1e      	ldr	r2, [pc, #120]	; (801224c <face_detection_configure_activations+0x2d4>)
 80121d2:	60d3      	str	r3, [r2, #12]
 80121d4:	e03c      	b.n	8012250 <face_detection_configure_activations+0x2d8>
 80121d6:	bf00      	nop
 80121d8:	2405ded0 	.word	0x2405ded0
 80121dc:	0001228c 	.word	0x0001228c
 80121e0:	24000528 	.word	0x24000528
 80121e4:	0002d28c 	.word	0x0002d28c
 80121e8:	24000508 	.word	0x24000508
 80121ec:	24000538 	.word	0x24000538
 80121f0:	24000cc8 	.word	0x24000cc8
 80121f4:	24000cf8 	.word	0x24000cf8
 80121f8:	24000558 	.word	0x24000558
 80121fc:	0001a66c 	.word	0x0001a66c
 8012200:	24000568 	.word	0x24000568
 8012204:	24000d28 	.word	0x24000d28
 8012208:	24000d58 	.word	0x24000d58
 801220c:	0001a36c 	.word	0x0001a36c
 8012210:	24000588 	.word	0x24000588
 8012214:	24000d88 	.word	0x24000d88
 8012218:	24000db8 	.word	0x24000db8
 801221c:	24000598 	.word	0x24000598
 8012220:	240005b8 	.word	0x240005b8
 8012224:	24000de8 	.word	0x24000de8
 8012228:	24000e18 	.word	0x24000e18
 801222c:	240005c8 	.word	0x240005c8
 8012230:	24000e28 	.word	0x24000e28
 8012234:	24000e38 	.word	0x24000e38
 8012238:	240005e8 	.word	0x240005e8
 801223c:	240005f8 	.word	0x240005f8
 8012240:	24000e48 	.word	0x24000e48
 8012244:	24000e58 	.word	0x24000e58
 8012248:	24000618 	.word	0x24000618
 801224c:	24000e68 	.word	0x24000e68
    
    conv2d_8_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 55772);
 8012250:	4b92      	ldr	r3, [pc, #584]	; (801249c <face_detection_configure_activations+0x524>)
 8012252:	681a      	ldr	r2, [r3, #0]
 8012254:	f64d 13dc 	movw	r3, #55772	; 0xd9dc
 8012258:	4413      	add	r3, r2
 801225a:	4a91      	ldr	r2, [pc, #580]	; (80124a0 <face_detection_configure_activations+0x528>)
 801225c:	6093      	str	r3, [r2, #8]
    conv2d_8_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 55772);
 801225e:	4b8f      	ldr	r3, [pc, #572]	; (801249c <face_detection_configure_activations+0x524>)
 8012260:	681a      	ldr	r2, [r3, #0]
 8012262:	f64d 13dc 	movw	r3, #55772	; 0xd9dc
 8012266:	4413      	add	r3, r2
 8012268:	4a8d      	ldr	r2, [pc, #564]	; (80124a0 <face_detection_configure_activations+0x528>)
 801226a:	60d3      	str	r3, [r2, #12]
    
    conv2d_8_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 55772);
 801226c:	4b8b      	ldr	r3, [pc, #556]	; (801249c <face_detection_configure_activations+0x524>)
 801226e:	681a      	ldr	r2, [r3, #0]
 8012270:	f64d 13dc 	movw	r3, #55772	; 0xd9dc
 8012274:	4413      	add	r3, r2
 8012276:	4a8b      	ldr	r2, [pc, #556]	; (80124a4 <face_detection_configure_activations+0x52c>)
 8012278:	6093      	str	r3, [r2, #8]
    conv2d_8_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 55772);
 801227a:	4b88      	ldr	r3, [pc, #544]	; (801249c <face_detection_configure_activations+0x524>)
 801227c:	681a      	ldr	r2, [r3, #0]
 801227e:	f64d 13dc 	movw	r3, #55772	; 0xd9dc
 8012282:	4413      	add	r3, r2
 8012284:	4a87      	ldr	r2, [pc, #540]	; (80124a4 <face_detection_configure_activations+0x52c>)
 8012286:	60d3      	str	r3, [r2, #12]
    
    conv2d_10_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 52668);
 8012288:	4b84      	ldr	r3, [pc, #528]	; (801249c <face_detection_configure_activations+0x524>)
 801228a:	681a      	ldr	r2, [r3, #0]
 801228c:	f64c 53bc 	movw	r3, #52668	; 0xcdbc
 8012290:	4413      	add	r3, r2
 8012292:	4a85      	ldr	r2, [pc, #532]	; (80124a8 <face_detection_configure_activations+0x530>)
 8012294:	6093      	str	r3, [r2, #8]
    conv2d_10_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 52668);
 8012296:	4b81      	ldr	r3, [pc, #516]	; (801249c <face_detection_configure_activations+0x524>)
 8012298:	681a      	ldr	r2, [r3, #0]
 801229a:	f64c 53bc 	movw	r3, #52668	; 0xcdbc
 801229e:	4413      	add	r3, r2
 80122a0:	4a81      	ldr	r2, [pc, #516]	; (80124a8 <face_detection_configure_activations+0x530>)
 80122a2:	60d3      	str	r3, [r2, #12]
    
    conv2d_10_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 80122a4:	4b7d      	ldr	r3, [pc, #500]	; (801249c <face_detection_configure_activations+0x524>)
 80122a6:	681b      	ldr	r3, [r3, #0]
 80122a8:	4a80      	ldr	r2, [pc, #512]	; (80124ac <face_detection_configure_activations+0x534>)
 80122aa:	6093      	str	r3, [r2, #8]
    conv2d_10_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 80122ac:	4b7b      	ldr	r3, [pc, #492]	; (801249c <face_detection_configure_activations+0x524>)
 80122ae:	681b      	ldr	r3, [r3, #0]
 80122b0:	4a7e      	ldr	r2, [pc, #504]	; (80124ac <face_detection_configure_activations+0x534>)
 80122b2:	60d3      	str	r3, [r2, #12]
    
    conv2d_10_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 1188);
 80122b4:	4b79      	ldr	r3, [pc, #484]	; (801249c <face_detection_configure_activations+0x524>)
 80122b6:	681b      	ldr	r3, [r3, #0]
 80122b8:	f203 43a4 	addw	r3, r3, #1188	; 0x4a4
 80122bc:	4a7c      	ldr	r2, [pc, #496]	; (80124b0 <face_detection_configure_activations+0x538>)
 80122be:	6093      	str	r3, [r2, #8]
    conv2d_10_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 1188);
 80122c0:	4b76      	ldr	r3, [pc, #472]	; (801249c <face_detection_configure_activations+0x524>)
 80122c2:	681b      	ldr	r3, [r3, #0]
 80122c4:	f203 43a4 	addw	r3, r3, #1188	; 0x4a4
 80122c8:	4a79      	ldr	r2, [pc, #484]	; (80124b0 <face_detection_configure_activations+0x538>)
 80122ca:	60d3      	str	r3, [r2, #12]
    
    conv2d_10_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 19620);
 80122cc:	4b73      	ldr	r3, [pc, #460]	; (801249c <face_detection_configure_activations+0x524>)
 80122ce:	681a      	ldr	r2, [r3, #0]
 80122d0:	f644 43a4 	movw	r3, #19620	; 0x4ca4
 80122d4:	4413      	add	r3, r2
 80122d6:	4a77      	ldr	r2, [pc, #476]	; (80124b4 <face_detection_configure_activations+0x53c>)
 80122d8:	6093      	str	r3, [r2, #8]
    conv2d_10_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 19620);
 80122da:	4b70      	ldr	r3, [pc, #448]	; (801249c <face_detection_configure_activations+0x524>)
 80122dc:	681a      	ldr	r2, [r3, #0]
 80122de:	f644 43a4 	movw	r3, #19620	; 0x4ca4
 80122e2:	4413      	add	r3, r2
 80122e4:	4a73      	ldr	r2, [pc, #460]	; (80124b4 <face_detection_configure_activations+0x53c>)
 80122e6:	60d3      	str	r3, [r2, #12]
    
    conv2d_11_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 80122e8:	4b6c      	ldr	r3, [pc, #432]	; (801249c <face_detection_configure_activations+0x524>)
 80122ea:	681b      	ldr	r3, [r3, #0]
 80122ec:	4a72      	ldr	r2, [pc, #456]	; (80124b8 <face_detection_configure_activations+0x540>)
 80122ee:	6093      	str	r3, [r2, #8]
    conv2d_11_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 80122f0:	4b6a      	ldr	r3, [pc, #424]	; (801249c <face_detection_configure_activations+0x524>)
 80122f2:	681b      	ldr	r3, [r3, #0]
 80122f4:	4a70      	ldr	r2, [pc, #448]	; (80124b8 <face_detection_configure_activations+0x540>)
 80122f6:	60d3      	str	r3, [r2, #12]
    
    conv2d_11_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 38052);
 80122f8:	4b68      	ldr	r3, [pc, #416]	; (801249c <face_detection_configure_activations+0x524>)
 80122fa:	681a      	ldr	r2, [r3, #0]
 80122fc:	f249 43a4 	movw	r3, #38052	; 0x94a4
 8012300:	4413      	add	r3, r2
 8012302:	4a6e      	ldr	r2, [pc, #440]	; (80124bc <face_detection_configure_activations+0x544>)
 8012304:	6093      	str	r3, [r2, #8]
    conv2d_11_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 38052);
 8012306:	4b65      	ldr	r3, [pc, #404]	; (801249c <face_detection_configure_activations+0x524>)
 8012308:	681a      	ldr	r2, [r3, #0]
 801230a:	f249 43a4 	movw	r3, #38052	; 0x94a4
 801230e:	4413      	add	r3, r2
 8012310:	4a6a      	ldr	r2, [pc, #424]	; (80124bc <face_detection_configure_activations+0x544>)
 8012312:	60d3      	str	r3, [r2, #12]
    
    conv2d_11_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 74916);
 8012314:	4b61      	ldr	r3, [pc, #388]	; (801249c <face_detection_configure_activations+0x524>)
 8012316:	681a      	ldr	r2, [r3, #0]
 8012318:	4b69      	ldr	r3, [pc, #420]	; (80124c0 <face_detection_configure_activations+0x548>)
 801231a:	4413      	add	r3, r2
 801231c:	4a69      	ldr	r2, [pc, #420]	; (80124c4 <face_detection_configure_activations+0x54c>)
 801231e:	6093      	str	r3, [r2, #8]
    conv2d_11_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 74916);
 8012320:	4b5e      	ldr	r3, [pc, #376]	; (801249c <face_detection_configure_activations+0x524>)
 8012322:	681a      	ldr	r2, [r3, #0]
 8012324:	4b66      	ldr	r3, [pc, #408]	; (80124c0 <face_detection_configure_activations+0x548>)
 8012326:	4413      	add	r3, r2
 8012328:	4a66      	ldr	r2, [pc, #408]	; (80124c4 <face_detection_configure_activations+0x54c>)
 801232a:	60d3      	str	r3, [r2, #12]
    
    conv2d_12_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 801232c:	4b5b      	ldr	r3, [pc, #364]	; (801249c <face_detection_configure_activations+0x524>)
 801232e:	681b      	ldr	r3, [r3, #0]
 8012330:	4a65      	ldr	r2, [pc, #404]	; (80124c8 <face_detection_configure_activations+0x550>)
 8012332:	6093      	str	r3, [r2, #8]
    conv2d_12_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012334:	4b59      	ldr	r3, [pc, #356]	; (801249c <face_detection_configure_activations+0x524>)
 8012336:	681b      	ldr	r3, [r3, #0]
 8012338:	4a63      	ldr	r2, [pc, #396]	; (80124c8 <face_detection_configure_activations+0x550>)
 801233a:	60d3      	str	r3, [r2, #12]
    
    conv2d_12_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 43264);
 801233c:	4b57      	ldr	r3, [pc, #348]	; (801249c <face_detection_configure_activations+0x524>)
 801233e:	681b      	ldr	r3, [r3, #0]
 8012340:	f503 4329 	add.w	r3, r3, #43264	; 0xa900
 8012344:	4a61      	ldr	r2, [pc, #388]	; (80124cc <face_detection_configure_activations+0x554>)
 8012346:	6093      	str	r3, [r2, #8]
    conv2d_12_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 43264);
 8012348:	4b54      	ldr	r3, [pc, #336]	; (801249c <face_detection_configure_activations+0x524>)
 801234a:	681b      	ldr	r3, [r3, #0]
 801234c:	f503 4329 	add.w	r3, r3, #43264	; 0xa900
 8012350:	4a5e      	ldr	r2, [pc, #376]	; (80124cc <face_detection_configure_activations+0x554>)
 8012352:	60d3      	str	r3, [r2, #12]
    
    conv2d_12_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 45636);
 8012354:	4b51      	ldr	r3, [pc, #324]	; (801249c <face_detection_configure_activations+0x524>)
 8012356:	681a      	ldr	r2, [r3, #0]
 8012358:	f24b 2344 	movw	r3, #45636	; 0xb244
 801235c:	4413      	add	r3, r2
 801235e:	4a5c      	ldr	r2, [pc, #368]	; (80124d0 <face_detection_configure_activations+0x558>)
 8012360:	6093      	str	r3, [r2, #8]
    conv2d_12_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 45636);
 8012362:	4b4e      	ldr	r3, [pc, #312]	; (801249c <face_detection_configure_activations+0x524>)
 8012364:	681a      	ldr	r2, [r3, #0]
 8012366:	f24b 2344 	movw	r3, #45636	; 0xb244
 801236a:	4413      	add	r3, r2
 801236c:	4a58      	ldr	r2, [pc, #352]	; (80124d0 <face_detection_configure_activations+0x558>)
 801236e:	60d3      	str	r3, [r2, #12]
    
    conv2d_12_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 82500);
 8012370:	4b4a      	ldr	r3, [pc, #296]	; (801249c <face_detection_configure_activations+0x524>)
 8012372:	681a      	ldr	r2, [r3, #0]
 8012374:	4b57      	ldr	r3, [pc, #348]	; (80124d4 <face_detection_configure_activations+0x55c>)
 8012376:	4413      	add	r3, r2
 8012378:	4a57      	ldr	r2, [pc, #348]	; (80124d8 <face_detection_configure_activations+0x560>)
 801237a:	6093      	str	r3, [r2, #8]
    conv2d_12_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 82500);
 801237c:	4b47      	ldr	r3, [pc, #284]	; (801249c <face_detection_configure_activations+0x524>)
 801237e:	681a      	ldr	r2, [r3, #0]
 8012380:	4b54      	ldr	r3, [pc, #336]	; (80124d4 <face_detection_configure_activations+0x55c>)
 8012382:	4413      	add	r3, r2
 8012384:	4a54      	ldr	r2, [pc, #336]	; (80124d8 <face_detection_configure_activations+0x560>)
 8012386:	60d3      	str	r3, [r2, #12]
    
    conv2d_13_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012388:	4b44      	ldr	r3, [pc, #272]	; (801249c <face_detection_configure_activations+0x524>)
 801238a:	681b      	ldr	r3, [r3, #0]
 801238c:	4a53      	ldr	r2, [pc, #332]	; (80124dc <face_detection_configure_activations+0x564>)
 801238e:	6093      	str	r3, [r2, #8]
    conv2d_13_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012390:	4b42      	ldr	r3, [pc, #264]	; (801249c <face_detection_configure_activations+0x524>)
 8012392:	681b      	ldr	r3, [r3, #0]
 8012394:	4a51      	ldr	r2, [pc, #324]	; (80124dc <face_detection_configure_activations+0x564>)
 8012396:	60d3      	str	r3, [r2, #12]
    
    conv2d_13_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 896);
 8012398:	4b40      	ldr	r3, [pc, #256]	; (801249c <face_detection_configure_activations+0x524>)
 801239a:	681b      	ldr	r3, [r3, #0]
 801239c:	f503 7360 	add.w	r3, r3, #896	; 0x380
 80123a0:	4a4f      	ldr	r2, [pc, #316]	; (80124e0 <face_detection_configure_activations+0x568>)
 80123a2:	6093      	str	r3, [r2, #8]
    conv2d_13_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 896);
 80123a4:	4b3d      	ldr	r3, [pc, #244]	; (801249c <face_detection_configure_activations+0x524>)
 80123a6:	681b      	ldr	r3, [r3, #0]
 80123a8:	f503 7360 	add.w	r3, r3, #896	; 0x380
 80123ac:	4a4c      	ldr	r2, [pc, #304]	; (80124e0 <face_detection_configure_activations+0x568>)
 80123ae:	60d3      	str	r3, [r2, #12]
    
    conv2d_13_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 37760);
 80123b0:	4b3a      	ldr	r3, [pc, #232]	; (801249c <face_detection_configure_activations+0x524>)
 80123b2:	681a      	ldr	r2, [r3, #0]
 80123b4:	f249 3380 	movw	r3, #37760	; 0x9380
 80123b8:	4413      	add	r3, r2
 80123ba:	4a4a      	ldr	r2, [pc, #296]	; (80124e4 <face_detection_configure_activations+0x56c>)
 80123bc:	6093      	str	r3, [r2, #8]
    conv2d_13_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 37760);
 80123be:	4b37      	ldr	r3, [pc, #220]	; (801249c <face_detection_configure_activations+0x524>)
 80123c0:	681a      	ldr	r2, [r3, #0]
 80123c2:	f249 3380 	movw	r3, #37760	; 0x9380
 80123c6:	4413      	add	r3, r2
 80123c8:	4a46      	ldr	r2, [pc, #280]	; (80124e4 <face_detection_configure_activations+0x56c>)
 80123ca:	60d3      	str	r3, [r2, #12]
    
    conv2d_16_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 74624);
 80123cc:	4b33      	ldr	r3, [pc, #204]	; (801249c <face_detection_configure_activations+0x524>)
 80123ce:	681a      	ldr	r2, [r3, #0]
 80123d0:	4b45      	ldr	r3, [pc, #276]	; (80124e8 <face_detection_configure_activations+0x570>)
 80123d2:	4413      	add	r3, r2
 80123d4:	4a45      	ldr	r2, [pc, #276]	; (80124ec <face_detection_configure_activations+0x574>)
 80123d6:	6093      	str	r3, [r2, #8]
    conv2d_16_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 74624);
 80123d8:	4b30      	ldr	r3, [pc, #192]	; (801249c <face_detection_configure_activations+0x524>)
 80123da:	681a      	ldr	r2, [r3, #0]
 80123dc:	4b42      	ldr	r3, [pc, #264]	; (80124e8 <face_detection_configure_activations+0x570>)
 80123de:	4413      	add	r3, r2
 80123e0:	4a42      	ldr	r2, [pc, #264]	; (80124ec <face_detection_configure_activations+0x574>)
 80123e2:	60d3      	str	r3, [r2, #12]
    
    conv2d_16_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 80123e4:	4b2d      	ldr	r3, [pc, #180]	; (801249c <face_detection_configure_activations+0x524>)
 80123e6:	681b      	ldr	r3, [r3, #0]
 80123e8:	4a41      	ldr	r2, [pc, #260]	; (80124f0 <face_detection_configure_activations+0x578>)
 80123ea:	6093      	str	r3, [r2, #8]
    conv2d_16_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 80123ec:	4b2b      	ldr	r3, [pc, #172]	; (801249c <face_detection_configure_activations+0x524>)
 80123ee:	681b      	ldr	r3, [r3, #0]
 80123f0:	4a3f      	ldr	r2, [pc, #252]	; (80124f0 <face_detection_configure_activations+0x578>)
 80123f2:	60d3      	str	r3, [r2, #12]
    
    conv2d_16_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 2372);
 80123f4:	4b29      	ldr	r3, [pc, #164]	; (801249c <face_detection_configure_activations+0x524>)
 80123f6:	681b      	ldr	r3, [r3, #0]
 80123f8:	f603 1344 	addw	r3, r3, #2372	; 0x944
 80123fc:	4a3d      	ldr	r2, [pc, #244]	; (80124f4 <face_detection_configure_activations+0x57c>)
 80123fe:	6093      	str	r3, [r2, #8]
    conv2d_16_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 2372);
 8012400:	4b26      	ldr	r3, [pc, #152]	; (801249c <face_detection_configure_activations+0x524>)
 8012402:	681b      	ldr	r3, [r3, #0]
 8012404:	f603 1344 	addw	r3, r3, #2372	; 0x944
 8012408:	4a3a      	ldr	r2, [pc, #232]	; (80124f4 <face_detection_configure_activations+0x57c>)
 801240a:	60d3      	str	r3, [r2, #12]
    
    conv2d_16_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 11588);
 801240c:	4b23      	ldr	r3, [pc, #140]	; (801249c <face_detection_configure_activations+0x524>)
 801240e:	681a      	ldr	r2, [r3, #0]
 8012410:	f642 5344 	movw	r3, #11588	; 0x2d44
 8012414:	4413      	add	r3, r2
 8012416:	4a38      	ldr	r2, [pc, #224]	; (80124f8 <face_detection_configure_activations+0x580>)
 8012418:	6093      	str	r3, [r2, #8]
    conv2d_16_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 11588);
 801241a:	4b20      	ldr	r3, [pc, #128]	; (801249c <face_detection_configure_activations+0x524>)
 801241c:	681a      	ldr	r2, [r3, #0]
 801241e:	f642 5344 	movw	r3, #11588	; 0x2d44
 8012422:	4413      	add	r3, r2
 8012424:	4a34      	ldr	r2, [pc, #208]	; (80124f8 <face_detection_configure_activations+0x580>)
 8012426:	60d3      	str	r3, [r2, #12]
    
    conv2d_17_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012428:	4b1c      	ldr	r3, [pc, #112]	; (801249c <face_detection_configure_activations+0x524>)
 801242a:	681b      	ldr	r3, [r3, #0]
 801242c:	4a33      	ldr	r2, [pc, #204]	; (80124fc <face_detection_configure_activations+0x584>)
 801242e:	6093      	str	r3, [r2, #8]
    conv2d_17_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012430:	4b1a      	ldr	r3, [pc, #104]	; (801249c <face_detection_configure_activations+0x524>)
 8012432:	681b      	ldr	r3, [r3, #0]
 8012434:	4a31      	ldr	r2, [pc, #196]	; (80124fc <face_detection_configure_activations+0x584>)
 8012436:	60d3      	str	r3, [r2, #12]
    
    conv2d_17_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 74624);
 8012438:	4b18      	ldr	r3, [pc, #96]	; (801249c <face_detection_configure_activations+0x524>)
 801243a:	681a      	ldr	r2, [r3, #0]
 801243c:	4b2a      	ldr	r3, [pc, #168]	; (80124e8 <face_detection_configure_activations+0x570>)
 801243e:	4413      	add	r3, r2
 8012440:	4a2f      	ldr	r2, [pc, #188]	; (8012500 <face_detection_configure_activations+0x588>)
 8012442:	6093      	str	r3, [r2, #8]
    conv2d_17_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 74624);
 8012444:	4b15      	ldr	r3, [pc, #84]	; (801249c <face_detection_configure_activations+0x524>)
 8012446:	681a      	ldr	r2, [r3, #0]
 8012448:	4b27      	ldr	r3, [pc, #156]	; (80124e8 <face_detection_configure_activations+0x570>)
 801244a:	4413      	add	r3, r2
 801244c:	4a2c      	ldr	r2, [pc, #176]	; (8012500 <face_detection_configure_activations+0x588>)
 801244e:	60d3      	str	r3, [r2, #12]
    
    conv2d_17_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 93056);
 8012450:	4b12      	ldr	r3, [pc, #72]	; (801249c <face_detection_configure_activations+0x524>)
 8012452:	681a      	ldr	r2, [r3, #0]
 8012454:	4b2b      	ldr	r3, [pc, #172]	; (8012504 <face_detection_configure_activations+0x58c>)
 8012456:	4413      	add	r3, r2
 8012458:	4a2b      	ldr	r2, [pc, #172]	; (8012508 <face_detection_configure_activations+0x590>)
 801245a:	6093      	str	r3, [r2, #8]
    conv2d_17_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 93056);
 801245c:	4b0f      	ldr	r3, [pc, #60]	; (801249c <face_detection_configure_activations+0x524>)
 801245e:	681a      	ldr	r2, [r3, #0]
 8012460:	4b28      	ldr	r3, [pc, #160]	; (8012504 <face_detection_configure_activations+0x58c>)
 8012462:	4413      	add	r3, r2
 8012464:	4a28      	ldr	r2, [pc, #160]	; (8012508 <face_detection_configure_activations+0x590>)
 8012466:	60d3      	str	r3, [r2, #12]
    
    conv2d_18_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012468:	4b0c      	ldr	r3, [pc, #48]	; (801249c <face_detection_configure_activations+0x524>)
 801246a:	681b      	ldr	r3, [r3, #0]
 801246c:	4a27      	ldr	r2, [pc, #156]	; (801250c <face_detection_configure_activations+0x594>)
 801246e:	6093      	str	r3, [r2, #8]
    conv2d_18_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012470:	4b0a      	ldr	r3, [pc, #40]	; (801249c <face_detection_configure_activations+0x524>)
 8012472:	681b      	ldr	r3, [r3, #0]
 8012474:	4a25      	ldr	r2, [pc, #148]	; (801250c <face_detection_configure_activations+0x594>)
 8012476:	60d3      	str	r3, [r2, #12]
    
    conv2d_18_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 25088);
 8012478:	4b08      	ldr	r3, [pc, #32]	; (801249c <face_detection_configure_activations+0x524>)
 801247a:	681b      	ldr	r3, [r3, #0]
 801247c:	f503 43c4 	add.w	r3, r3, #25088	; 0x6200
 8012480:	4a23      	ldr	r2, [pc, #140]	; (8012510 <face_detection_configure_activations+0x598>)
 8012482:	6093      	str	r3, [r2, #8]
    conv2d_18_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 25088);
 8012484:	4b05      	ldr	r3, [pc, #20]	; (801249c <face_detection_configure_activations+0x524>)
 8012486:	681b      	ldr	r3, [r3, #0]
 8012488:	f503 43c4 	add.w	r3, r3, #25088	; 0x6200
 801248c:	4a20      	ldr	r2, [pc, #128]	; (8012510 <face_detection_configure_activations+0x598>)
 801248e:	60d3      	str	r3, [r2, #12]
    
    conv2d_18_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 74624);
 8012490:	4b02      	ldr	r3, [pc, #8]	; (801249c <face_detection_configure_activations+0x524>)
 8012492:	681a      	ldr	r2, [r3, #0]
 8012494:	4b14      	ldr	r3, [pc, #80]	; (80124e8 <face_detection_configure_activations+0x570>)
 8012496:	4413      	add	r3, r2
 8012498:	e03c      	b.n	8012514 <face_detection_configure_activations+0x59c>
 801249a:	bf00      	nop
 801249c:	2405ded0 	.word	0x2405ded0
 80124a0:	24000e78 	.word	0x24000e78
 80124a4:	24000628 	.word	0x24000628
 80124a8:	24000648 	.word	0x24000648
 80124ac:	24000e88 	.word	0x24000e88
 80124b0:	24000e98 	.word	0x24000e98
 80124b4:	24000658 	.word	0x24000658
 80124b8:	24000ea8 	.word	0x24000ea8
 80124bc:	24000eb8 	.word	0x24000eb8
 80124c0:	000124a4 	.word	0x000124a4
 80124c4:	24000678 	.word	0x24000678
 80124c8:	24000688 	.word	0x24000688
 80124cc:	24000ec8 	.word	0x24000ec8
 80124d0:	24000ed8 	.word	0x24000ed8
 80124d4:	00014244 	.word	0x00014244
 80124d8:	240006a8 	.word	0x240006a8
 80124dc:	24000ee8 	.word	0x24000ee8
 80124e0:	24000ef8 	.word	0x24000ef8
 80124e4:	240006b8 	.word	0x240006b8
 80124e8:	00012380 	.word	0x00012380
 80124ec:	240006d8 	.word	0x240006d8
 80124f0:	24000f08 	.word	0x24000f08
 80124f4:	24000f18 	.word	0x24000f18
 80124f8:	240006e8 	.word	0x240006e8
 80124fc:	24000f28 	.word	0x24000f28
 8012500:	24000f38 	.word	0x24000f38
 8012504:	00016b80 	.word	0x00016b80
 8012508:	24000708 	.word	0x24000708
 801250c:	24000718 	.word	0x24000718
 8012510:	24000f48 	.word	0x24000f48
 8012514:	4a8b      	ldr	r2, [pc, #556]	; (8012744 <face_detection_configure_activations+0x7cc>)
 8012516:	6093      	str	r3, [r2, #8]
    conv2d_18_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 74624);
 8012518:	4b8b      	ldr	r3, [pc, #556]	; (8012748 <face_detection_configure_activations+0x7d0>)
 801251a:	681a      	ldr	r2, [r3, #0]
 801251c:	4b8b      	ldr	r3, [pc, #556]	; (801274c <face_detection_configure_activations+0x7d4>)
 801251e:	4413      	add	r3, r2
 8012520:	4a88      	ldr	r2, [pc, #544]	; (8012744 <face_detection_configure_activations+0x7cc>)
 8012522:	60d3      	str	r3, [r2, #12]
    
    conv2d_18_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 93056);
 8012524:	4b88      	ldr	r3, [pc, #544]	; (8012748 <face_detection_configure_activations+0x7d0>)
 8012526:	681a      	ldr	r2, [r3, #0]
 8012528:	4b89      	ldr	r3, [pc, #548]	; (8012750 <face_detection_configure_activations+0x7d8>)
 801252a:	4413      	add	r3, r2
 801252c:	4a89      	ldr	r2, [pc, #548]	; (8012754 <face_detection_configure_activations+0x7dc>)
 801252e:	6093      	str	r3, [r2, #8]
    conv2d_18_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 93056);
 8012530:	4b85      	ldr	r3, [pc, #532]	; (8012748 <face_detection_configure_activations+0x7d0>)
 8012532:	681a      	ldr	r2, [r3, #0]
 8012534:	4b86      	ldr	r3, [pc, #536]	; (8012750 <face_detection_configure_activations+0x7d8>)
 8012536:	4413      	add	r3, r2
 8012538:	4a86      	ldr	r2, [pc, #536]	; (8012754 <face_detection_configure_activations+0x7dc>)
 801253a:	60d3      	str	r3, [r2, #12]
    
    conv2d_19_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 801253c:	4b82      	ldr	r3, [pc, #520]	; (8012748 <face_detection_configure_activations+0x7d0>)
 801253e:	681b      	ldr	r3, [r3, #0]
 8012540:	4a85      	ldr	r2, [pc, #532]	; (8012758 <face_detection_configure_activations+0x7e0>)
 8012542:	6093      	str	r3, [r2, #8]
    conv2d_19_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012544:	4b80      	ldr	r3, [pc, #512]	; (8012748 <face_detection_configure_activations+0x7d0>)
 8012546:	681b      	ldr	r3, [r3, #0]
 8012548:	4a83      	ldr	r2, [pc, #524]	; (8012758 <face_detection_configure_activations+0x7e0>)
 801254a:	60d3      	str	r3, [r2, #12]
    
    conv2d_19_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 1792);
 801254c:	4b7e      	ldr	r3, [pc, #504]	; (8012748 <face_detection_configure_activations+0x7d0>)
 801254e:	681b      	ldr	r3, [r3, #0]
 8012550:	f503 63e0 	add.w	r3, r3, #1792	; 0x700
 8012554:	4a81      	ldr	r2, [pc, #516]	; (801275c <face_detection_configure_activations+0x7e4>)
 8012556:	6093      	str	r3, [r2, #8]
    conv2d_19_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 1792);
 8012558:	4b7b      	ldr	r3, [pc, #492]	; (8012748 <face_detection_configure_activations+0x7d0>)
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	f503 63e0 	add.w	r3, r3, #1792	; 0x700
 8012560:	4a7e      	ldr	r2, [pc, #504]	; (801275c <face_detection_configure_activations+0x7e4>)
 8012562:	60d3      	str	r3, [r2, #12]
    
    conv2d_19_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 74624);
 8012564:	4b78      	ldr	r3, [pc, #480]	; (8012748 <face_detection_configure_activations+0x7d0>)
 8012566:	681a      	ldr	r2, [r3, #0]
 8012568:	4b78      	ldr	r3, [pc, #480]	; (801274c <face_detection_configure_activations+0x7d4>)
 801256a:	4413      	add	r3, r2
 801256c:	4a7c      	ldr	r2, [pc, #496]	; (8012760 <face_detection_configure_activations+0x7e8>)
 801256e:	6093      	str	r3, [r2, #8]
    conv2d_19_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 74624);
 8012570:	4b75      	ldr	r3, [pc, #468]	; (8012748 <face_detection_configure_activations+0x7d0>)
 8012572:	681a      	ldr	r2, [r3, #0]
 8012574:	4b75      	ldr	r3, [pc, #468]	; (801274c <face_detection_configure_activations+0x7d4>)
 8012576:	4413      	add	r3, r2
 8012578:	4a79      	ldr	r2, [pc, #484]	; (8012760 <face_detection_configure_activations+0x7e8>)
 801257a:	60d3      	str	r3, [r2, #12]
    
    conv2d_20_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 801257c:	4b72      	ldr	r3, [pc, #456]	; (8012748 <face_detection_configure_activations+0x7d0>)
 801257e:	681b      	ldr	r3, [r3, #0]
 8012580:	4a78      	ldr	r2, [pc, #480]	; (8012764 <face_detection_configure_activations+0x7ec>)
 8012582:	6093      	str	r3, [r2, #8]
    conv2d_20_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012584:	4b70      	ldr	r3, [pc, #448]	; (8012748 <face_detection_configure_activations+0x7d0>)
 8012586:	681b      	ldr	r3, [r3, #0]
 8012588:	4a76      	ldr	r2, [pc, #472]	; (8012764 <face_detection_configure_activations+0x7ec>)
 801258a:	60d3      	str	r3, [r2, #12]
    
    conv2d_20_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 25088);
 801258c:	4b6e      	ldr	r3, [pc, #440]	; (8012748 <face_detection_configure_activations+0x7d0>)
 801258e:	681b      	ldr	r3, [r3, #0]
 8012590:	f503 43c4 	add.w	r3, r3, #25088	; 0x6200
 8012594:	4a74      	ldr	r2, [pc, #464]	; (8012768 <face_detection_configure_activations+0x7f0>)
 8012596:	6093      	str	r3, [r2, #8]
    conv2d_20_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 25088);
 8012598:	4b6b      	ldr	r3, [pc, #428]	; (8012748 <face_detection_configure_activations+0x7d0>)
 801259a:	681b      	ldr	r3, [r3, #0]
 801259c:	f503 43c4 	add.w	r3, r3, #25088	; 0x6200
 80125a0:	4a71      	ldr	r2, [pc, #452]	; (8012768 <face_detection_configure_activations+0x7f0>)
 80125a2:	60d3      	str	r3, [r2, #12]
    
    conv2d_20_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 74624);
 80125a4:	4b68      	ldr	r3, [pc, #416]	; (8012748 <face_detection_configure_activations+0x7d0>)
 80125a6:	681a      	ldr	r2, [r3, #0]
 80125a8:	4b68      	ldr	r3, [pc, #416]	; (801274c <face_detection_configure_activations+0x7d4>)
 80125aa:	4413      	add	r3, r2
 80125ac:	4a6f      	ldr	r2, [pc, #444]	; (801276c <face_detection_configure_activations+0x7f4>)
 80125ae:	6093      	str	r3, [r2, #8]
    conv2d_20_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 74624);
 80125b0:	4b65      	ldr	r3, [pc, #404]	; (8012748 <face_detection_configure_activations+0x7d0>)
 80125b2:	681a      	ldr	r2, [r3, #0]
 80125b4:	4b65      	ldr	r3, [pc, #404]	; (801274c <face_detection_configure_activations+0x7d4>)
 80125b6:	4413      	add	r3, r2
 80125b8:	4a6c      	ldr	r2, [pc, #432]	; (801276c <face_detection_configure_activations+0x7f4>)
 80125ba:	60d3      	str	r3, [r2, #12]
    
    conv2d_20_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 93056);
 80125bc:	4b62      	ldr	r3, [pc, #392]	; (8012748 <face_detection_configure_activations+0x7d0>)
 80125be:	681a      	ldr	r2, [r3, #0]
 80125c0:	4b63      	ldr	r3, [pc, #396]	; (8012750 <face_detection_configure_activations+0x7d8>)
 80125c2:	4413      	add	r3, r2
 80125c4:	4a6a      	ldr	r2, [pc, #424]	; (8012770 <face_detection_configure_activations+0x7f8>)
 80125c6:	6093      	str	r3, [r2, #8]
    conv2d_20_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 93056);
 80125c8:	4b5f      	ldr	r3, [pc, #380]	; (8012748 <face_detection_configure_activations+0x7d0>)
 80125ca:	681a      	ldr	r2, [r3, #0]
 80125cc:	4b60      	ldr	r3, [pc, #384]	; (8012750 <face_detection_configure_activations+0x7d8>)
 80125ce:	4413      	add	r3, r2
 80125d0:	4a67      	ldr	r2, [pc, #412]	; (8012770 <face_detection_configure_activations+0x7f8>)
 80125d2:	60d3      	str	r3, [r2, #12]
    
    conv2d_21_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 80125d4:	4b5c      	ldr	r3, [pc, #368]	; (8012748 <face_detection_configure_activations+0x7d0>)
 80125d6:	681b      	ldr	r3, [r3, #0]
 80125d8:	4a66      	ldr	r2, [pc, #408]	; (8012774 <face_detection_configure_activations+0x7fc>)
 80125da:	6093      	str	r3, [r2, #8]
    conv2d_21_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 80125dc:	4b5a      	ldr	r3, [pc, #360]	; (8012748 <face_detection_configure_activations+0x7d0>)
 80125de:	681b      	ldr	r3, [r3, #0]
 80125e0:	4a64      	ldr	r2, [pc, #400]	; (8012774 <face_detection_configure_activations+0x7fc>)
 80125e2:	60d3      	str	r3, [r2, #12]
    
    conv2d_21_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 1792);
 80125e4:	4b58      	ldr	r3, [pc, #352]	; (8012748 <face_detection_configure_activations+0x7d0>)
 80125e6:	681b      	ldr	r3, [r3, #0]
 80125e8:	f503 63e0 	add.w	r3, r3, #1792	; 0x700
 80125ec:	4a62      	ldr	r2, [pc, #392]	; (8012778 <face_detection_configure_activations+0x800>)
 80125ee:	6093      	str	r3, [r2, #8]
    conv2d_21_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 1792);
 80125f0:	4b55      	ldr	r3, [pc, #340]	; (8012748 <face_detection_configure_activations+0x7d0>)
 80125f2:	681b      	ldr	r3, [r3, #0]
 80125f4:	f503 63e0 	add.w	r3, r3, #1792	; 0x700
 80125f8:	4a5f      	ldr	r2, [pc, #380]	; (8012778 <face_detection_configure_activations+0x800>)
 80125fa:	60d3      	str	r3, [r2, #12]
    
    conv2d_21_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 74624);
 80125fc:	4b52      	ldr	r3, [pc, #328]	; (8012748 <face_detection_configure_activations+0x7d0>)
 80125fe:	681a      	ldr	r2, [r3, #0]
 8012600:	4b52      	ldr	r3, [pc, #328]	; (801274c <face_detection_configure_activations+0x7d4>)
 8012602:	4413      	add	r3, r2
 8012604:	4a5d      	ldr	r2, [pc, #372]	; (801277c <face_detection_configure_activations+0x804>)
 8012606:	6093      	str	r3, [r2, #8]
    conv2d_21_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 74624);
 8012608:	4b4f      	ldr	r3, [pc, #316]	; (8012748 <face_detection_configure_activations+0x7d0>)
 801260a:	681a      	ldr	r2, [r3, #0]
 801260c:	4b4f      	ldr	r3, [pc, #316]	; (801274c <face_detection_configure_activations+0x7d4>)
 801260e:	4413      	add	r3, r2
 8012610:	4a5a      	ldr	r2, [pc, #360]	; (801277c <face_detection_configure_activations+0x804>)
 8012612:	60d3      	str	r3, [r2, #12]
    
    conv2d_22_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012614:	4b4c      	ldr	r3, [pc, #304]	; (8012748 <face_detection_configure_activations+0x7d0>)
 8012616:	681b      	ldr	r3, [r3, #0]
 8012618:	4a59      	ldr	r2, [pc, #356]	; (8012780 <face_detection_configure_activations+0x808>)
 801261a:	6093      	str	r3, [r2, #8]
    conv2d_22_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 801261c:	4b4a      	ldr	r3, [pc, #296]	; (8012748 <face_detection_configure_activations+0x7d0>)
 801261e:	681b      	ldr	r3, [r3, #0]
 8012620:	4a57      	ldr	r2, [pc, #348]	; (8012780 <face_detection_configure_activations+0x808>)
 8012622:	60d3      	str	r3, [r2, #12]
    
    conv2d_22_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 25088);
 8012624:	4b48      	ldr	r3, [pc, #288]	; (8012748 <face_detection_configure_activations+0x7d0>)
 8012626:	681b      	ldr	r3, [r3, #0]
 8012628:	f503 43c4 	add.w	r3, r3, #25088	; 0x6200
 801262c:	4a55      	ldr	r2, [pc, #340]	; (8012784 <face_detection_configure_activations+0x80c>)
 801262e:	6093      	str	r3, [r2, #8]
    conv2d_22_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 25088);
 8012630:	4b45      	ldr	r3, [pc, #276]	; (8012748 <face_detection_configure_activations+0x7d0>)
 8012632:	681b      	ldr	r3, [r3, #0]
 8012634:	f503 43c4 	add.w	r3, r3, #25088	; 0x6200
 8012638:	4a52      	ldr	r2, [pc, #328]	; (8012784 <face_detection_configure_activations+0x80c>)
 801263a:	60d3      	str	r3, [r2, #12]
    
    conv2d_22_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 74624);
 801263c:	4b42      	ldr	r3, [pc, #264]	; (8012748 <face_detection_configure_activations+0x7d0>)
 801263e:	681a      	ldr	r2, [r3, #0]
 8012640:	4b42      	ldr	r3, [pc, #264]	; (801274c <face_detection_configure_activations+0x7d4>)
 8012642:	4413      	add	r3, r2
 8012644:	4a50      	ldr	r2, [pc, #320]	; (8012788 <face_detection_configure_activations+0x810>)
 8012646:	6093      	str	r3, [r2, #8]
    conv2d_22_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 74624);
 8012648:	4b3f      	ldr	r3, [pc, #252]	; (8012748 <face_detection_configure_activations+0x7d0>)
 801264a:	681a      	ldr	r2, [r3, #0]
 801264c:	4b3f      	ldr	r3, [pc, #252]	; (801274c <face_detection_configure_activations+0x7d4>)
 801264e:	4413      	add	r3, r2
 8012650:	4a4d      	ldr	r2, [pc, #308]	; (8012788 <face_detection_configure_activations+0x810>)
 8012652:	60d3      	str	r3, [r2, #12]
    
    conv2d_22_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 93056);
 8012654:	4b3c      	ldr	r3, [pc, #240]	; (8012748 <face_detection_configure_activations+0x7d0>)
 8012656:	681a      	ldr	r2, [r3, #0]
 8012658:	4b3d      	ldr	r3, [pc, #244]	; (8012750 <face_detection_configure_activations+0x7d8>)
 801265a:	4413      	add	r3, r2
 801265c:	4a4b      	ldr	r2, [pc, #300]	; (801278c <face_detection_configure_activations+0x814>)
 801265e:	6093      	str	r3, [r2, #8]
    conv2d_22_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 93056);
 8012660:	4b39      	ldr	r3, [pc, #228]	; (8012748 <face_detection_configure_activations+0x7d0>)
 8012662:	681a      	ldr	r2, [r3, #0]
 8012664:	4b3a      	ldr	r3, [pc, #232]	; (8012750 <face_detection_configure_activations+0x7d8>)
 8012666:	4413      	add	r3, r2
 8012668:	4a48      	ldr	r2, [pc, #288]	; (801278c <face_detection_configure_activations+0x814>)
 801266a:	60d3      	str	r3, [r2, #12]
    
    conv2d_23_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 801266c:	4b36      	ldr	r3, [pc, #216]	; (8012748 <face_detection_configure_activations+0x7d0>)
 801266e:	681b      	ldr	r3, [r3, #0]
 8012670:	4a47      	ldr	r2, [pc, #284]	; (8012790 <face_detection_configure_activations+0x818>)
 8012672:	6093      	str	r3, [r2, #8]
    conv2d_23_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012674:	4b34      	ldr	r3, [pc, #208]	; (8012748 <face_detection_configure_activations+0x7d0>)
 8012676:	681b      	ldr	r3, [r3, #0]
 8012678:	4a45      	ldr	r2, [pc, #276]	; (8012790 <face_detection_configure_activations+0x818>)
 801267a:	60d3      	str	r3, [r2, #12]
    
    conv2d_23_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 1792);
 801267c:	4b32      	ldr	r3, [pc, #200]	; (8012748 <face_detection_configure_activations+0x7d0>)
 801267e:	681b      	ldr	r3, [r3, #0]
 8012680:	f503 63e0 	add.w	r3, r3, #1792	; 0x700
 8012684:	4a43      	ldr	r2, [pc, #268]	; (8012794 <face_detection_configure_activations+0x81c>)
 8012686:	6093      	str	r3, [r2, #8]
    conv2d_23_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 1792);
 8012688:	4b2f      	ldr	r3, [pc, #188]	; (8012748 <face_detection_configure_activations+0x7d0>)
 801268a:	681b      	ldr	r3, [r3, #0]
 801268c:	f503 63e0 	add.w	r3, r3, #1792	; 0x700
 8012690:	4a40      	ldr	r2, [pc, #256]	; (8012794 <face_detection_configure_activations+0x81c>)
 8012692:	60d3      	str	r3, [r2, #12]
    
    conv2d_23_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 74624);
 8012694:	4b2c      	ldr	r3, [pc, #176]	; (8012748 <face_detection_configure_activations+0x7d0>)
 8012696:	681a      	ldr	r2, [r3, #0]
 8012698:	4b2c      	ldr	r3, [pc, #176]	; (801274c <face_detection_configure_activations+0x7d4>)
 801269a:	4413      	add	r3, r2
 801269c:	4a3e      	ldr	r2, [pc, #248]	; (8012798 <face_detection_configure_activations+0x820>)
 801269e:	6093      	str	r3, [r2, #8]
    conv2d_23_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 74624);
 80126a0:	4b29      	ldr	r3, [pc, #164]	; (8012748 <face_detection_configure_activations+0x7d0>)
 80126a2:	681a      	ldr	r2, [r3, #0]
 80126a4:	4b29      	ldr	r3, [pc, #164]	; (801274c <face_detection_configure_activations+0x7d4>)
 80126a6:	4413      	add	r3, r2
 80126a8:	4a3b      	ldr	r2, [pc, #236]	; (8012798 <face_detection_configure_activations+0x820>)
 80126aa:	60d3      	str	r3, [r2, #12]
    
    conv2d_24_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 80126ac:	4b26      	ldr	r3, [pc, #152]	; (8012748 <face_detection_configure_activations+0x7d0>)
 80126ae:	681b      	ldr	r3, [r3, #0]
 80126b0:	4a3a      	ldr	r2, [pc, #232]	; (801279c <face_detection_configure_activations+0x824>)
 80126b2:	6093      	str	r3, [r2, #8]
    conv2d_24_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 80126b4:	4b24      	ldr	r3, [pc, #144]	; (8012748 <face_detection_configure_activations+0x7d0>)
 80126b6:	681b      	ldr	r3, [r3, #0]
 80126b8:	4a38      	ldr	r2, [pc, #224]	; (801279c <face_detection_configure_activations+0x824>)
 80126ba:	60d3      	str	r3, [r2, #12]
    
    conv2d_24_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 25088);
 80126bc:	4b22      	ldr	r3, [pc, #136]	; (8012748 <face_detection_configure_activations+0x7d0>)
 80126be:	681b      	ldr	r3, [r3, #0]
 80126c0:	f503 43c4 	add.w	r3, r3, #25088	; 0x6200
 80126c4:	4a36      	ldr	r2, [pc, #216]	; (80127a0 <face_detection_configure_activations+0x828>)
 80126c6:	6093      	str	r3, [r2, #8]
    conv2d_24_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 25088);
 80126c8:	4b1f      	ldr	r3, [pc, #124]	; (8012748 <face_detection_configure_activations+0x7d0>)
 80126ca:	681b      	ldr	r3, [r3, #0]
 80126cc:	f503 43c4 	add.w	r3, r3, #25088	; 0x6200
 80126d0:	4a33      	ldr	r2, [pc, #204]	; (80127a0 <face_detection_configure_activations+0x828>)
 80126d2:	60d3      	str	r3, [r2, #12]
    
    conv2d_24_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 74624);
 80126d4:	4b1c      	ldr	r3, [pc, #112]	; (8012748 <face_detection_configure_activations+0x7d0>)
 80126d6:	681a      	ldr	r2, [r3, #0]
 80126d8:	4b1c      	ldr	r3, [pc, #112]	; (801274c <face_detection_configure_activations+0x7d4>)
 80126da:	4413      	add	r3, r2
 80126dc:	4a31      	ldr	r2, [pc, #196]	; (80127a4 <face_detection_configure_activations+0x82c>)
 80126de:	6093      	str	r3, [r2, #8]
    conv2d_24_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 74624);
 80126e0:	4b19      	ldr	r3, [pc, #100]	; (8012748 <face_detection_configure_activations+0x7d0>)
 80126e2:	681a      	ldr	r2, [r3, #0]
 80126e4:	4b19      	ldr	r3, [pc, #100]	; (801274c <face_detection_configure_activations+0x7d4>)
 80126e6:	4413      	add	r3, r2
 80126e8:	4a2e      	ldr	r2, [pc, #184]	; (80127a4 <face_detection_configure_activations+0x82c>)
 80126ea:	60d3      	str	r3, [r2, #12]
    
    conv2d_24_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 93056);
 80126ec:	4b16      	ldr	r3, [pc, #88]	; (8012748 <face_detection_configure_activations+0x7d0>)
 80126ee:	681a      	ldr	r2, [r3, #0]
 80126f0:	4b17      	ldr	r3, [pc, #92]	; (8012750 <face_detection_configure_activations+0x7d8>)
 80126f2:	4413      	add	r3, r2
 80126f4:	4a2c      	ldr	r2, [pc, #176]	; (80127a8 <face_detection_configure_activations+0x830>)
 80126f6:	6093      	str	r3, [r2, #8]
    conv2d_24_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 93056);
 80126f8:	4b13      	ldr	r3, [pc, #76]	; (8012748 <face_detection_configure_activations+0x7d0>)
 80126fa:	681a      	ldr	r2, [r3, #0]
 80126fc:	4b14      	ldr	r3, [pc, #80]	; (8012750 <face_detection_configure_activations+0x7d8>)
 80126fe:	4413      	add	r3, r2
 8012700:	4a29      	ldr	r2, [pc, #164]	; (80127a8 <face_detection_configure_activations+0x830>)
 8012702:	60d3      	str	r3, [r2, #12]
    
    conv2d_25_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012704:	4b10      	ldr	r3, [pc, #64]	; (8012748 <face_detection_configure_activations+0x7d0>)
 8012706:	681b      	ldr	r3, [r3, #0]
 8012708:	4a28      	ldr	r2, [pc, #160]	; (80127ac <face_detection_configure_activations+0x834>)
 801270a:	6093      	str	r3, [r2, #8]
    conv2d_25_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 801270c:	4b0e      	ldr	r3, [pc, #56]	; (8012748 <face_detection_configure_activations+0x7d0>)
 801270e:	681b      	ldr	r3, [r3, #0]
 8012710:	4a26      	ldr	r2, [pc, #152]	; (80127ac <face_detection_configure_activations+0x834>)
 8012712:	60d3      	str	r3, [r2, #12]
    
    conv2d_25_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 1792);
 8012714:	4b0c      	ldr	r3, [pc, #48]	; (8012748 <face_detection_configure_activations+0x7d0>)
 8012716:	681b      	ldr	r3, [r3, #0]
 8012718:	f503 63e0 	add.w	r3, r3, #1792	; 0x700
 801271c:	4a24      	ldr	r2, [pc, #144]	; (80127b0 <face_detection_configure_activations+0x838>)
 801271e:	6093      	str	r3, [r2, #8]
    conv2d_25_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 1792);
 8012720:	4b09      	ldr	r3, [pc, #36]	; (8012748 <face_detection_configure_activations+0x7d0>)
 8012722:	681b      	ldr	r3, [r3, #0]
 8012724:	f503 63e0 	add.w	r3, r3, #1792	; 0x700
 8012728:	4a21      	ldr	r2, [pc, #132]	; (80127b0 <face_detection_configure_activations+0x838>)
 801272a:	60d3      	str	r3, [r2, #12]
    
    conv2d_25_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 74624);
 801272c:	4b06      	ldr	r3, [pc, #24]	; (8012748 <face_detection_configure_activations+0x7d0>)
 801272e:	681a      	ldr	r2, [r3, #0]
 8012730:	4b06      	ldr	r3, [pc, #24]	; (801274c <face_detection_configure_activations+0x7d4>)
 8012732:	4413      	add	r3, r2
 8012734:	4a1f      	ldr	r2, [pc, #124]	; (80127b4 <face_detection_configure_activations+0x83c>)
 8012736:	6093      	str	r3, [r2, #8]
    conv2d_25_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 74624);
 8012738:	4b03      	ldr	r3, [pc, #12]	; (8012748 <face_detection_configure_activations+0x7d0>)
 801273a:	681a      	ldr	r2, [r3, #0]
 801273c:	4b03      	ldr	r3, [pc, #12]	; (801274c <face_detection_configure_activations+0x7d4>)
 801273e:	4413      	add	r3, r2
 8012740:	e03a      	b.n	80127b8 <face_detection_configure_activations+0x840>
 8012742:	bf00      	nop
 8012744:	24000f58 	.word	0x24000f58
 8012748:	2405ded0 	.word	0x2405ded0
 801274c:	00012380 	.word	0x00012380
 8012750:	00016b80 	.word	0x00016b80
 8012754:	24000738 	.word	0x24000738
 8012758:	24000f68 	.word	0x24000f68
 801275c:	24000f78 	.word	0x24000f78
 8012760:	24000748 	.word	0x24000748
 8012764:	24000768 	.word	0x24000768
 8012768:	24000f88 	.word	0x24000f88
 801276c:	24000f98 	.word	0x24000f98
 8012770:	24000778 	.word	0x24000778
 8012774:	24000fc8 	.word	0x24000fc8
 8012778:	24000fd8 	.word	0x24000fd8
 801277c:	24000798 	.word	0x24000798
 8012780:	240007a8 	.word	0x240007a8
 8012784:	24001008 	.word	0x24001008
 8012788:	24001018 	.word	0x24001018
 801278c:	240007c8 	.word	0x240007c8
 8012790:	24001048 	.word	0x24001048
 8012794:	24001068 	.word	0x24001068
 8012798:	240007d8 	.word	0x240007d8
 801279c:	240007f8 	.word	0x240007f8
 80127a0:	24001088 	.word	0x24001088
 80127a4:	240010a8 	.word	0x240010a8
 80127a8:	24000808 	.word	0x24000808
 80127ac:	240010c8 	.word	0x240010c8
 80127b0:	240010e8 	.word	0x240010e8
 80127b4:	24000828 	.word	0x24000828
 80127b8:	4a90      	ldr	r2, [pc, #576]	; (80129fc <face_detection_configure_activations+0xa84>)
 80127ba:	60d3      	str	r3, [r2, #12]
    
    conv2d_26_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 80127bc:	4b90      	ldr	r3, [pc, #576]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80127be:	681b      	ldr	r3, [r3, #0]
 80127c0:	4a90      	ldr	r2, [pc, #576]	; (8012a04 <face_detection_configure_activations+0xa8c>)
 80127c2:	6093      	str	r3, [r2, #8]
    conv2d_26_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 80127c4:	4b8e      	ldr	r3, [pc, #568]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80127c6:	681b      	ldr	r3, [r3, #0]
 80127c8:	4a8e      	ldr	r2, [pc, #568]	; (8012a04 <face_detection_configure_activations+0xa8c>)
 80127ca:	60d3      	str	r3, [r2, #12]
    
    conv2d_26_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 25088);
 80127cc:	4b8c      	ldr	r3, [pc, #560]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80127ce:	681b      	ldr	r3, [r3, #0]
 80127d0:	f503 43c4 	add.w	r3, r3, #25088	; 0x6200
 80127d4:	4a8c      	ldr	r2, [pc, #560]	; (8012a08 <face_detection_configure_activations+0xa90>)
 80127d6:	6093      	str	r3, [r2, #8]
    conv2d_26_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 25088);
 80127d8:	4b89      	ldr	r3, [pc, #548]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80127da:	681b      	ldr	r3, [r3, #0]
 80127dc:	f503 43c4 	add.w	r3, r3, #25088	; 0x6200
 80127e0:	4a89      	ldr	r2, [pc, #548]	; (8012a08 <face_detection_configure_activations+0xa90>)
 80127e2:	60d3      	str	r3, [r2, #12]
    
    conv2d_26_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 74624);
 80127e4:	4b86      	ldr	r3, [pc, #536]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80127e6:	681a      	ldr	r2, [r3, #0]
 80127e8:	4b88      	ldr	r3, [pc, #544]	; (8012a0c <face_detection_configure_activations+0xa94>)
 80127ea:	4413      	add	r3, r2
 80127ec:	4a88      	ldr	r2, [pc, #544]	; (8012a10 <face_detection_configure_activations+0xa98>)
 80127ee:	6093      	str	r3, [r2, #8]
    conv2d_26_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 74624);
 80127f0:	4b83      	ldr	r3, [pc, #524]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80127f2:	681a      	ldr	r2, [r3, #0]
 80127f4:	4b85      	ldr	r3, [pc, #532]	; (8012a0c <face_detection_configure_activations+0xa94>)
 80127f6:	4413      	add	r3, r2
 80127f8:	4a85      	ldr	r2, [pc, #532]	; (8012a10 <face_detection_configure_activations+0xa98>)
 80127fa:	60d3      	str	r3, [r2, #12]
    
    conv2d_26_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 93056);
 80127fc:	4b80      	ldr	r3, [pc, #512]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80127fe:	681a      	ldr	r2, [r3, #0]
 8012800:	4b84      	ldr	r3, [pc, #528]	; (8012a14 <face_detection_configure_activations+0xa9c>)
 8012802:	4413      	add	r3, r2
 8012804:	4a84      	ldr	r2, [pc, #528]	; (8012a18 <face_detection_configure_activations+0xaa0>)
 8012806:	6093      	str	r3, [r2, #8]
    conv2d_26_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 93056);
 8012808:	4b7d      	ldr	r3, [pc, #500]	; (8012a00 <face_detection_configure_activations+0xa88>)
 801280a:	681a      	ldr	r2, [r3, #0]
 801280c:	4b81      	ldr	r3, [pc, #516]	; (8012a14 <face_detection_configure_activations+0xa9c>)
 801280e:	4413      	add	r3, r2
 8012810:	4a81      	ldr	r2, [pc, #516]	; (8012a18 <face_detection_configure_activations+0xaa0>)
 8012812:	60d3      	str	r3, [r2, #12]
    
    conv2d_27_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012814:	4b7a      	ldr	r3, [pc, #488]	; (8012a00 <face_detection_configure_activations+0xa88>)
 8012816:	681b      	ldr	r3, [r3, #0]
 8012818:	4a80      	ldr	r2, [pc, #512]	; (8012a1c <face_detection_configure_activations+0xaa4>)
 801281a:	6093      	str	r3, [r2, #8]
    conv2d_27_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 801281c:	4b78      	ldr	r3, [pc, #480]	; (8012a00 <face_detection_configure_activations+0xa88>)
 801281e:	681b      	ldr	r3, [r3, #0]
 8012820:	4a7e      	ldr	r2, [pc, #504]	; (8012a1c <face_detection_configure_activations+0xaa4>)
 8012822:	60d3      	str	r3, [r2, #12]
    
    conv2d_27_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 1792);
 8012824:	4b76      	ldr	r3, [pc, #472]	; (8012a00 <face_detection_configure_activations+0xa88>)
 8012826:	681b      	ldr	r3, [r3, #0]
 8012828:	f503 63e0 	add.w	r3, r3, #1792	; 0x700
 801282c:	4a7c      	ldr	r2, [pc, #496]	; (8012a20 <face_detection_configure_activations+0xaa8>)
 801282e:	6093      	str	r3, [r2, #8]
    conv2d_27_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 1792);
 8012830:	4b73      	ldr	r3, [pc, #460]	; (8012a00 <face_detection_configure_activations+0xa88>)
 8012832:	681b      	ldr	r3, [r3, #0]
 8012834:	f503 63e0 	add.w	r3, r3, #1792	; 0x700
 8012838:	4a79      	ldr	r2, [pc, #484]	; (8012a20 <face_detection_configure_activations+0xaa8>)
 801283a:	60d3      	str	r3, [r2, #12]
    
    conv2d_27_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 74624);
 801283c:	4b70      	ldr	r3, [pc, #448]	; (8012a00 <face_detection_configure_activations+0xa88>)
 801283e:	681a      	ldr	r2, [r3, #0]
 8012840:	4b72      	ldr	r3, [pc, #456]	; (8012a0c <face_detection_configure_activations+0xa94>)
 8012842:	4413      	add	r3, r2
 8012844:	4a77      	ldr	r2, [pc, #476]	; (8012a24 <face_detection_configure_activations+0xaac>)
 8012846:	6093      	str	r3, [r2, #8]
    conv2d_27_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 74624);
 8012848:	4b6d      	ldr	r3, [pc, #436]	; (8012a00 <face_detection_configure_activations+0xa88>)
 801284a:	681a      	ldr	r2, [r3, #0]
 801284c:	4b6f      	ldr	r3, [pc, #444]	; (8012a0c <face_detection_configure_activations+0xa94>)
 801284e:	4413      	add	r3, r2
 8012850:	4a74      	ldr	r2, [pc, #464]	; (8012a24 <face_detection_configure_activations+0xaac>)
 8012852:	60d3      	str	r3, [r2, #12]
    
    conv2d_30_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012854:	4b6a      	ldr	r3, [pc, #424]	; (8012a00 <face_detection_configure_activations+0xa88>)
 8012856:	681b      	ldr	r3, [r3, #0]
 8012858:	4a73      	ldr	r2, [pc, #460]	; (8012a28 <face_detection_configure_activations+0xab0>)
 801285a:	6093      	str	r3, [r2, #8]
    conv2d_30_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 801285c:	4b68      	ldr	r3, [pc, #416]	; (8012a00 <face_detection_configure_activations+0xa88>)
 801285e:	681b      	ldr	r3, [r3, #0]
 8012860:	4a71      	ldr	r2, [pc, #452]	; (8012a28 <face_detection_configure_activations+0xab0>)
 8012862:	60d3      	str	r3, [r2, #12]
    
    conv2d_30_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 21632);
 8012864:	4b66      	ldr	r3, [pc, #408]	; (8012a00 <face_detection_configure_activations+0xa88>)
 8012866:	681b      	ldr	r3, [r3, #0]
 8012868:	f503 43a9 	add.w	r3, r3, #21632	; 0x5480
 801286c:	4a6f      	ldr	r2, [pc, #444]	; (8012a2c <face_detection_configure_activations+0xab4>)
 801286e:	6093      	str	r3, [r2, #8]
    conv2d_30_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 21632);
 8012870:	4b63      	ldr	r3, [pc, #396]	; (8012a00 <face_detection_configure_activations+0xa88>)
 8012872:	681b      	ldr	r3, [r3, #0]
 8012874:	f503 43a9 	add.w	r3, r3, #21632	; 0x5480
 8012878:	4a6c      	ldr	r2, [pc, #432]	; (8012a2c <face_detection_configure_activations+0xab4>)
 801287a:	60d3      	str	r3, [r2, #12]
    
    conv2d_30_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 26372);
 801287c:	4b60      	ldr	r3, [pc, #384]	; (8012a00 <face_detection_configure_activations+0xa88>)
 801287e:	681a      	ldr	r2, [r3, #0]
 8012880:	f246 7304 	movw	r3, #26372	; 0x6704
 8012884:	4413      	add	r3, r2
 8012886:	4a6a      	ldr	r2, [pc, #424]	; (8012a30 <face_detection_configure_activations+0xab8>)
 8012888:	6093      	str	r3, [r2, #8]
    conv2d_30_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 26372);
 801288a:	4b5d      	ldr	r3, [pc, #372]	; (8012a00 <face_detection_configure_activations+0xa88>)
 801288c:	681a      	ldr	r2, [r3, #0]
 801288e:	f246 7304 	movw	r3, #26372	; 0x6704
 8012892:	4413      	add	r3, r2
 8012894:	4a66      	ldr	r2, [pc, #408]	; (8012a30 <face_detection_configure_activations+0xab8>)
 8012896:	60d3      	str	r3, [r2, #12]
    
    conv2d_30_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 30980);
 8012898:	4b59      	ldr	r3, [pc, #356]	; (8012a00 <face_detection_configure_activations+0xa88>)
 801289a:	681a      	ldr	r2, [r3, #0]
 801289c:	f647 1304 	movw	r3, #30980	; 0x7904
 80128a0:	4413      	add	r3, r2
 80128a2:	4a64      	ldr	r2, [pc, #400]	; (8012a34 <face_detection_configure_activations+0xabc>)
 80128a4:	6093      	str	r3, [r2, #8]
    conv2d_30_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 30980);
 80128a6:	4b56      	ldr	r3, [pc, #344]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80128a8:	681a      	ldr	r2, [r3, #0]
 80128aa:	f647 1304 	movw	r3, #30980	; 0x7904
 80128ae:	4413      	add	r3, r2
 80128b0:	4a60      	ldr	r2, [pc, #384]	; (8012a34 <face_detection_configure_activations+0xabc>)
 80128b2:	60d3      	str	r3, [r2, #12]
    
    conv2d_31_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 80128b4:	4b52      	ldr	r3, [pc, #328]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80128b6:	681b      	ldr	r3, [r3, #0]
 80128b8:	4a5f      	ldr	r2, [pc, #380]	; (8012a38 <face_detection_configure_activations+0xac0>)
 80128ba:	6093      	str	r3, [r2, #8]
    conv2d_31_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 80128bc:	4b50      	ldr	r3, [pc, #320]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80128be:	681b      	ldr	r3, [r3, #0]
 80128c0:	4a5d      	ldr	r2, [pc, #372]	; (8012a38 <face_detection_configure_activations+0xac0>)
 80128c2:	60d3      	str	r3, [r2, #12]
    
    conv2d_31_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 3072);
 80128c4:	4b4e      	ldr	r3, [pc, #312]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80128c6:	681b      	ldr	r3, [r3, #0]
 80128c8:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80128cc:	4a5b      	ldr	r2, [pc, #364]	; (8012a3c <face_detection_configure_activations+0xac4>)
 80128ce:	6093      	str	r3, [r2, #8]
    conv2d_31_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 3072);
 80128d0:	4b4b      	ldr	r3, [pc, #300]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80128d2:	681b      	ldr	r3, [r3, #0]
 80128d4:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80128d8:	4a58      	ldr	r2, [pc, #352]	; (8012a3c <face_detection_configure_activations+0xac4>)
 80128da:	60d3      	str	r3, [r2, #12]
    
    conv2d_31_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 12288);
 80128dc:	4b48      	ldr	r3, [pc, #288]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80128de:	681b      	ldr	r3, [r3, #0]
 80128e0:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 80128e4:	4a56      	ldr	r2, [pc, #344]	; (8012a40 <face_detection_configure_activations+0xac8>)
 80128e6:	6093      	str	r3, [r2, #8]
    conv2d_31_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 12288);
 80128e8:	4b45      	ldr	r3, [pc, #276]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80128ea:	681b      	ldr	r3, [r3, #0]
 80128ec:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 80128f0:	4a53      	ldr	r2, [pc, #332]	; (8012a40 <face_detection_configure_activations+0xac8>)
 80128f2:	60d3      	str	r3, [r2, #12]
    
    conv2d_32_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 93056);
 80128f4:	4b42      	ldr	r3, [pc, #264]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80128f6:	681a      	ldr	r2, [r3, #0]
 80128f8:	4b46      	ldr	r3, [pc, #280]	; (8012a14 <face_detection_configure_activations+0xa9c>)
 80128fa:	4413      	add	r3, r2
 80128fc:	4a51      	ldr	r2, [pc, #324]	; (8012a44 <face_detection_configure_activations+0xacc>)
 80128fe:	6093      	str	r3, [r2, #8]
    conv2d_32_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 93056);
 8012900:	4b3f      	ldr	r3, [pc, #252]	; (8012a00 <face_detection_configure_activations+0xa88>)
 8012902:	681a      	ldr	r2, [r3, #0]
 8012904:	4b43      	ldr	r3, [pc, #268]	; (8012a14 <face_detection_configure_activations+0xa9c>)
 8012906:	4413      	add	r3, r2
 8012908:	4a4e      	ldr	r2, [pc, #312]	; (8012a44 <face_detection_configure_activations+0xacc>)
 801290a:	60d3      	str	r3, [r2, #12]
    
    conv2d_32_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 801290c:	4b3c      	ldr	r3, [pc, #240]	; (8012a00 <face_detection_configure_activations+0xa88>)
 801290e:	681b      	ldr	r3, [r3, #0]
 8012910:	4a4d      	ldr	r2, [pc, #308]	; (8012a48 <face_detection_configure_activations+0xad0>)
 8012912:	6093      	str	r3, [r2, #8]
    conv2d_32_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012914:	4b3a      	ldr	r3, [pc, #232]	; (8012a00 <face_detection_configure_activations+0xa88>)
 8012916:	681b      	ldr	r3, [r3, #0]
 8012918:	4a4b      	ldr	r2, [pc, #300]	; (8012a48 <face_detection_configure_activations+0xad0>)
 801291a:	60d3      	str	r3, [r2, #12]
    
    conv2d_32_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 9476);
 801291c:	4b38      	ldr	r3, [pc, #224]	; (8012a00 <face_detection_configure_activations+0xa88>)
 801291e:	681a      	ldr	r2, [r3, #0]
 8012920:	f242 5304 	movw	r3, #9476	; 0x2504
 8012924:	4413      	add	r3, r2
 8012926:	4a49      	ldr	r2, [pc, #292]	; (8012a4c <face_detection_configure_activations+0xad4>)
 8012928:	6093      	str	r3, [r2, #8]
    conv2d_32_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 9476);
 801292a:	4b35      	ldr	r3, [pc, #212]	; (8012a00 <face_detection_configure_activations+0xa88>)
 801292c:	681a      	ldr	r2, [r3, #0]
 801292e:	f242 5304 	movw	r3, #9476	; 0x2504
 8012932:	4413      	add	r3, r2
 8012934:	4a45      	ldr	r2, [pc, #276]	; (8012a4c <face_detection_configure_activations+0xad4>)
 8012936:	60d3      	str	r3, [r2, #12]
    
    conv2d_32_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 18692);
 8012938:	4b31      	ldr	r3, [pc, #196]	; (8012a00 <face_detection_configure_activations+0xa88>)
 801293a:	681a      	ldr	r2, [r3, #0]
 801293c:	f644 1304 	movw	r3, #18692	; 0x4904
 8012940:	4413      	add	r3, r2
 8012942:	4a43      	ldr	r2, [pc, #268]	; (8012a50 <face_detection_configure_activations+0xad8>)
 8012944:	6093      	str	r3, [r2, #8]
    conv2d_32_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 18692);
 8012946:	4b2e      	ldr	r3, [pc, #184]	; (8012a00 <face_detection_configure_activations+0xa88>)
 8012948:	681a      	ldr	r2, [r3, #0]
 801294a:	f644 1304 	movw	r3, #18692	; 0x4904
 801294e:	4413      	add	r3, r2
 8012950:	4a3f      	ldr	r2, [pc, #252]	; (8012a50 <face_detection_configure_activations+0xad8>)
 8012952:	60d3      	str	r3, [r2, #12]
    
    conv2d_33_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012954:	4b2a      	ldr	r3, [pc, #168]	; (8012a00 <face_detection_configure_activations+0xa88>)
 8012956:	681b      	ldr	r3, [r3, #0]
 8012958:	4a3e      	ldr	r2, [pc, #248]	; (8012a54 <face_detection_configure_activations+0xadc>)
 801295a:	6093      	str	r3, [r2, #8]
    conv2d_33_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 801295c:	4b28      	ldr	r3, [pc, #160]	; (8012a00 <face_detection_configure_activations+0xa88>)
 801295e:	681b      	ldr	r3, [r3, #0]
 8012960:	4a3c      	ldr	r2, [pc, #240]	; (8012a54 <face_detection_configure_activations+0xadc>)
 8012962:	60d3      	str	r3, [r2, #12]
    
    conv2d_33_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 3584);
 8012964:	4b26      	ldr	r3, [pc, #152]	; (8012a00 <face_detection_configure_activations+0xa88>)
 8012966:	681b      	ldr	r3, [r3, #0]
 8012968:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801296c:	4a3a      	ldr	r2, [pc, #232]	; (8012a58 <face_detection_configure_activations+0xae0>)
 801296e:	6093      	str	r3, [r2, #8]
    conv2d_33_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 3584);
 8012970:	4b23      	ldr	r3, [pc, #140]	; (8012a00 <face_detection_configure_activations+0xa88>)
 8012972:	681b      	ldr	r3, [r3, #0]
 8012974:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012978:	4a37      	ldr	r2, [pc, #220]	; (8012a58 <face_detection_configure_activations+0xae0>)
 801297a:	60d3      	str	r3, [r2, #12]
    
    conv2d_33_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 27908);
 801297c:	4b20      	ldr	r3, [pc, #128]	; (8012a00 <face_detection_configure_activations+0xa88>)
 801297e:	681a      	ldr	r2, [r3, #0]
 8012980:	f646 5304 	movw	r3, #27908	; 0x6d04
 8012984:	4413      	add	r3, r2
 8012986:	4a35      	ldr	r2, [pc, #212]	; (8012a5c <face_detection_configure_activations+0xae4>)
 8012988:	6093      	str	r3, [r2, #8]
    conv2d_33_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 27908);
 801298a:	4b1d      	ldr	r3, [pc, #116]	; (8012a00 <face_detection_configure_activations+0xa88>)
 801298c:	681a      	ldr	r2, [r3, #0]
 801298e:	f646 5304 	movw	r3, #27908	; 0x6d04
 8012992:	4413      	add	r3, r2
 8012994:	4a31      	ldr	r2, [pc, #196]	; (8012a5c <face_detection_configure_activations+0xae4>)
 8012996:	60d3      	str	r3, [r2, #12]
    
    conv2d_35_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012998:	4b19      	ldr	r3, [pc, #100]	; (8012a00 <face_detection_configure_activations+0xa88>)
 801299a:	681b      	ldr	r3, [r3, #0]
 801299c:	4a30      	ldr	r2, [pc, #192]	; (8012a60 <face_detection_configure_activations+0xae8>)
 801299e:	6093      	str	r3, [r2, #8]
    conv2d_35_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 80129a0:	4b17      	ldr	r3, [pc, #92]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80129a2:	681b      	ldr	r3, [r3, #0]
 80129a4:	4a2e      	ldr	r2, [pc, #184]	; (8012a60 <face_detection_configure_activations+0xae8>)
 80129a6:	60d3      	str	r3, [r2, #12]
    
    conv2d_35_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 16384);
 80129a8:	4b15      	ldr	r3, [pc, #84]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80129aa:	681b      	ldr	r3, [r3, #0]
 80129ac:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80129b0:	4a2c      	ldr	r2, [pc, #176]	; (8012a64 <face_detection_configure_activations+0xaec>)
 80129b2:	6093      	str	r3, [r2, #8]
    conv2d_35_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 16384);
 80129b4:	4b12      	ldr	r3, [pc, #72]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80129b6:	681b      	ldr	r3, [r3, #0]
 80129b8:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 80129bc:	4a29      	ldr	r2, [pc, #164]	; (8012a64 <face_detection_configure_activations+0xaec>)
 80129be:	60d3      	str	r3, [r2, #12]
    
    conv2d_35_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 93056);
 80129c0:	4b0f      	ldr	r3, [pc, #60]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80129c2:	681a      	ldr	r2, [r3, #0]
 80129c4:	4b13      	ldr	r3, [pc, #76]	; (8012a14 <face_detection_configure_activations+0xa9c>)
 80129c6:	4413      	add	r3, r2
 80129c8:	4a27      	ldr	r2, [pc, #156]	; (8012a68 <face_detection_configure_activations+0xaf0>)
 80129ca:	6093      	str	r3, [r2, #8]
    conv2d_35_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 93056);
 80129cc:	4b0c      	ldr	r3, [pc, #48]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80129ce:	681a      	ldr	r2, [r3, #0]
 80129d0:	4b10      	ldr	r3, [pc, #64]	; (8012a14 <face_detection_configure_activations+0xa9c>)
 80129d2:	4413      	add	r3, r2
 80129d4:	4a24      	ldr	r2, [pc, #144]	; (8012a68 <face_detection_configure_activations+0xaf0>)
 80129d6:	60d3      	str	r3, [r2, #12]
    
    conv2d_35_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 95360);
 80129d8:	4b09      	ldr	r3, [pc, #36]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80129da:	681a      	ldr	r2, [r3, #0]
 80129dc:	4b23      	ldr	r3, [pc, #140]	; (8012a6c <face_detection_configure_activations+0xaf4>)
 80129de:	4413      	add	r3, r2
 80129e0:	4a23      	ldr	r2, [pc, #140]	; (8012a70 <face_detection_configure_activations+0xaf8>)
 80129e2:	6093      	str	r3, [r2, #8]
    conv2d_35_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 95360);
 80129e4:	4b06      	ldr	r3, [pc, #24]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80129e6:	681a      	ldr	r2, [r3, #0]
 80129e8:	4b20      	ldr	r3, [pc, #128]	; (8012a6c <face_detection_configure_activations+0xaf4>)
 80129ea:	4413      	add	r3, r2
 80129ec:	4a20      	ldr	r2, [pc, #128]	; (8012a70 <face_detection_configure_activations+0xaf8>)
 80129ee:	60d3      	str	r3, [r2, #12]
    
    conv2d_36_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 80129f0:	4b03      	ldr	r3, [pc, #12]	; (8012a00 <face_detection_configure_activations+0xa88>)
 80129f2:	681b      	ldr	r3, [r3, #0]
 80129f4:	4a1f      	ldr	r2, [pc, #124]	; (8012a74 <face_detection_configure_activations+0xafc>)
 80129f6:	6093      	str	r3, [r2, #8]
 80129f8:	e03e      	b.n	8012a78 <face_detection_configure_activations+0xb00>
 80129fa:	bf00      	nop
 80129fc:	24000828 	.word	0x24000828
 8012a00:	2405ded0 	.word	0x2405ded0
 8012a04:	24000838 	.word	0x24000838
 8012a08:	24001108 	.word	0x24001108
 8012a0c:	00012380 	.word	0x00012380
 8012a10:	24000148 	.word	0x24000148
 8012a14:	00016b80 	.word	0x00016b80
 8012a18:	24000858 	.word	0x24000858
 8012a1c:	24001138 	.word	0x24001138
 8012a20:	24000068 	.word	0x24000068
 8012a24:	24000868 	.word	0x24000868
 8012a28:	24000888 	.word	0x24000888
 8012a2c:	24000088 	.word	0x24000088
 8012a30:	240000a8 	.word	0x240000a8
 8012a34:	24000898 	.word	0x24000898
 8012a38:	240000c8 	.word	0x240000c8
 8012a3c:	240000e8 	.word	0x240000e8
 8012a40:	240008b8 	.word	0x240008b8
 8012a44:	240008c8 	.word	0x240008c8
 8012a48:	24000108 	.word	0x24000108
 8012a4c:	24000128 	.word	0x24000128
 8012a50:	240008e8 	.word	0x240008e8
 8012a54:	24000158 	.word	0x24000158
 8012a58:	24000178 	.word	0x24000178
 8012a5c:	240008f8 	.word	0x240008f8
 8012a60:	24000918 	.word	0x24000918
 8012a64:	24000198 	.word	0x24000198
 8012a68:	240001b8 	.word	0x240001b8
 8012a6c:	00017480 	.word	0x00017480
 8012a70:	24000928 	.word	0x24000928
 8012a74:	240001d8 	.word	0x240001d8
    conv2d_36_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012a78:	4b92      	ldr	r3, [pc, #584]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012a7a:	681b      	ldr	r3, [r3, #0]
 8012a7c:	4a92      	ldr	r2, [pc, #584]	; (8012cc8 <face_detection_configure_activations+0xd50>)
 8012a7e:	60d3      	str	r3, [r2, #12]
    
    conv2d_36_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 3584);
 8012a80:	4b90      	ldr	r3, [pc, #576]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012a82:	681b      	ldr	r3, [r3, #0]
 8012a84:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012a88:	4a90      	ldr	r2, [pc, #576]	; (8012ccc <face_detection_configure_activations+0xd54>)
 8012a8a:	6093      	str	r3, [r2, #8]
    conv2d_36_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 3584);
 8012a8c:	4b8d      	ldr	r3, [pc, #564]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012a8e:	681b      	ldr	r3, [r3, #0]
 8012a90:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8012a94:	4a8d      	ldr	r2, [pc, #564]	; (8012ccc <face_detection_configure_activations+0xd54>)
 8012a96:	60d3      	str	r3, [r2, #12]
    
    conv2d_36_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 5888);
 8012a98:	4b8a      	ldr	r3, [pc, #552]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012a9a:	681b      	ldr	r3, [r3, #0]
 8012a9c:	f503 53b8 	add.w	r3, r3, #5888	; 0x1700
 8012aa0:	4a8b      	ldr	r2, [pc, #556]	; (8012cd0 <face_detection_configure_activations+0xd58>)
 8012aa2:	6093      	str	r3, [r2, #8]
    conv2d_36_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 5888);
 8012aa4:	4b87      	ldr	r3, [pc, #540]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012aa6:	681b      	ldr	r3, [r3, #0]
 8012aa8:	f503 53b8 	add.w	r3, r3, #5888	; 0x1700
 8012aac:	4a88      	ldr	r2, [pc, #544]	; (8012cd0 <face_detection_configure_activations+0xd58>)
 8012aae:	60d3      	str	r3, [r2, #12]
    
    conv2d_37_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 8192);
 8012ab0:	4b84      	ldr	r3, [pc, #528]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012ab2:	681b      	ldr	r3, [r3, #0]
 8012ab4:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8012ab8:	4a86      	ldr	r2, [pc, #536]	; (8012cd4 <face_detection_configure_activations+0xd5c>)
 8012aba:	6093      	str	r3, [r2, #8]
    conv2d_37_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 8192);
 8012abc:	4b81      	ldr	r3, [pc, #516]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012abe:	681b      	ldr	r3, [r3, #0]
 8012ac0:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8012ac4:	4a83      	ldr	r2, [pc, #524]	; (8012cd4 <face_detection_configure_activations+0xd5c>)
 8012ac6:	60d3      	str	r3, [r2, #12]
    
    conv2d_37_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 14592);
 8012ac8:	4b7e      	ldr	r3, [pc, #504]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012aca:	681b      	ldr	r3, [r3, #0]
 8012acc:	f503 5364 	add.w	r3, r3, #14592	; 0x3900
 8012ad0:	4a81      	ldr	r2, [pc, #516]	; (8012cd8 <face_detection_configure_activations+0xd60>)
 8012ad2:	6093      	str	r3, [r2, #8]
    conv2d_37_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 14592);
 8012ad4:	4b7b      	ldr	r3, [pc, #492]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012ad6:	681b      	ldr	r3, [r3, #0]
 8012ad8:	f503 5364 	add.w	r3, r3, #14592	; 0x3900
 8012adc:	4a7e      	ldr	r2, [pc, #504]	; (8012cd8 <face_detection_configure_activations+0xd60>)
 8012ade:	60d3      	str	r3, [r2, #12]
    
    conv2d_37_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012ae0:	4b78      	ldr	r3, [pc, #480]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012ae2:	681b      	ldr	r3, [r3, #0]
 8012ae4:	4a7d      	ldr	r2, [pc, #500]	; (8012cdc <face_detection_configure_activations+0xd64>)
 8012ae6:	6093      	str	r3, [r2, #8]
    conv2d_37_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012ae8:	4b76      	ldr	r3, [pc, #472]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012aea:	681b      	ldr	r3, [r3, #0]
 8012aec:	4a7b      	ldr	r2, [pc, #492]	; (8012cdc <face_detection_configure_activations+0xd64>)
 8012aee:	60d3      	str	r3, [r2, #12]
    
    conv2d_37_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 2304);
 8012af0:	4b74      	ldr	r3, [pc, #464]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012af2:	681b      	ldr	r3, [r3, #0]
 8012af4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012af8:	4a79      	ldr	r2, [pc, #484]	; (8012ce0 <face_detection_configure_activations+0xd68>)
 8012afa:	6093      	str	r3, [r2, #8]
    conv2d_37_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 2304);
 8012afc:	4b71      	ldr	r3, [pc, #452]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012afe:	681b      	ldr	r3, [r3, #0]
 8012b00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8012b04:	4a76      	ldr	r2, [pc, #472]	; (8012ce0 <face_detection_configure_activations+0xd68>)
 8012b06:	60d3      	str	r3, [r2, #12]
    
    conv2d_38_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 4608);
 8012b08:	4b6e      	ldr	r3, [pc, #440]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012b0a:	681b      	ldr	r3, [r3, #0]
 8012b0c:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8012b10:	4a74      	ldr	r2, [pc, #464]	; (8012ce4 <face_detection_configure_activations+0xd6c>)
 8012b12:	6093      	str	r3, [r2, #8]
    conv2d_38_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 4608);
 8012b14:	4b6b      	ldr	r3, [pc, #428]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012b16:	681b      	ldr	r3, [r3, #0]
 8012b18:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8012b1c:	4a71      	ldr	r2, [pc, #452]	; (8012ce4 <face_detection_configure_activations+0xd6c>)
 8012b1e:	60d3      	str	r3, [r2, #12]
    
    conv2d_38_scratch1_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012b20:	4b68      	ldr	r3, [pc, #416]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012b22:	681b      	ldr	r3, [r3, #0]
 8012b24:	4a70      	ldr	r2, [pc, #448]	; (8012ce8 <face_detection_configure_activations+0xd70>)
 8012b26:	6093      	str	r3, [r2, #8]
    conv2d_38_scratch1_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012b28:	4b66      	ldr	r3, [pc, #408]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012b2a:	681b      	ldr	r3, [r3, #0]
 8012b2c:	4a6e      	ldr	r2, [pc, #440]	; (8012ce8 <face_detection_configure_activations+0xd70>)
 8012b2e:	60d3      	str	r3, [r2, #12]
    
    conv2d_38_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 8192);
 8012b30:	4b64      	ldr	r3, [pc, #400]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012b32:	681b      	ldr	r3, [r3, #0]
 8012b34:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8012b38:	4a6c      	ldr	r2, [pc, #432]	; (8012cec <face_detection_configure_activations+0xd74>)
 8012b3a:	6093      	str	r3, [r2, #8]
    conv2d_38_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 8192);
 8012b3c:	4b61      	ldr	r3, [pc, #388]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012b3e:	681b      	ldr	r3, [r3, #0]
 8012b40:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8012b44:	4a69      	ldr	r2, [pc, #420]	; (8012cec <face_detection_configure_activations+0xd74>)
 8012b46:	60d3      	str	r3, [r2, #12]
    
    pool_40_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012b48:	4b5e      	ldr	r3, [pc, #376]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012b4a:	681b      	ldr	r3, [r3, #0]
 8012b4c:	4a68      	ldr	r2, [pc, #416]	; (8012cf0 <face_detection_configure_activations+0xd78>)
 8012b4e:	6093      	str	r3, [r2, #8]
    pool_40_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012b50:	4b5c      	ldr	r3, [pc, #368]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012b52:	681b      	ldr	r3, [r3, #0]
 8012b54:	4a66      	ldr	r2, [pc, #408]	; (8012cf0 <face_detection_configure_activations+0xd78>)
 8012b56:	60d3      	str	r3, [r2, #12]
    
    conv2d_45_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 256);
 8012b58:	4b5a      	ldr	r3, [pc, #360]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012b5a:	681b      	ldr	r3, [r3, #0]
 8012b5c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8012b60:	4a64      	ldr	r2, [pc, #400]	; (8012cf4 <face_detection_configure_activations+0xd7c>)
 8012b62:	6093      	str	r3, [r2, #8]
    conv2d_45_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 256);
 8012b64:	4b57      	ldr	r3, [pc, #348]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012b66:	681b      	ldr	r3, [r3, #0]
 8012b68:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8012b6c:	4a61      	ldr	r2, [pc, #388]	; (8012cf4 <face_detection_configure_activations+0xd7c>)
 8012b6e:	60d3      	str	r3, [r2, #12]
    
    conv2d_45_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 1600);
 8012b70:	4b54      	ldr	r3, [pc, #336]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012b72:	681b      	ldr	r3, [r3, #0]
 8012b74:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 8012b78:	4a5f      	ldr	r2, [pc, #380]	; (8012cf8 <face_detection_configure_activations+0xd80>)
 8012b7a:	6093      	str	r3, [r2, #8]
    conv2d_45_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 1600);
 8012b7c:	4b51      	ldr	r3, [pc, #324]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012b7e:	681b      	ldr	r3, [r3, #0]
 8012b80:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 8012b84:	4a5c      	ldr	r2, [pc, #368]	; (8012cf8 <face_detection_configure_activations+0xd80>)
 8012b86:	60d3      	str	r3, [r2, #12]
    
    conv2d_46_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012b88:	4b4e      	ldr	r3, [pc, #312]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012b8a:	681b      	ldr	r3, [r3, #0]
 8012b8c:	4a5b      	ldr	r2, [pc, #364]	; (8012cfc <face_detection_configure_activations+0xd84>)
 8012b8e:	6093      	str	r3, [r2, #8]
    conv2d_46_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012b90:	4b4c      	ldr	r3, [pc, #304]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012b92:	681b      	ldr	r3, [r3, #0]
 8012b94:	4a59      	ldr	r2, [pc, #356]	; (8012cfc <face_detection_configure_activations+0xd84>)
 8012b96:	60d3      	str	r3, [r2, #12]
    
    conv2d_46_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 1632);
 8012b98:	4b4a      	ldr	r3, [pc, #296]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012b9a:	681b      	ldr	r3, [r3, #0]
 8012b9c:	f503 63cc 	add.w	r3, r3, #1632	; 0x660
 8012ba0:	4a57      	ldr	r2, [pc, #348]	; (8012d00 <face_detection_configure_activations+0xd88>)
 8012ba2:	6093      	str	r3, [r2, #8]
    conv2d_46_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 1632);
 8012ba4:	4b47      	ldr	r3, [pc, #284]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012ba6:	681b      	ldr	r3, [r3, #0]
 8012ba8:	f503 63cc 	add.w	r3, r3, #1632	; 0x660
 8012bac:	4a54      	ldr	r2, [pc, #336]	; (8012d00 <face_detection_configure_activations+0xd88>)
 8012bae:	60d3      	str	r3, [r2, #12]
    
    conv2d_46_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 288);
 8012bb0:	4b44      	ldr	r3, [pc, #272]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012bb2:	681b      	ldr	r3, [r3, #0]
 8012bb4:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8012bb8:	4a52      	ldr	r2, [pc, #328]	; (8012d04 <face_detection_configure_activations+0xd8c>)
 8012bba:	6093      	str	r3, [r2, #8]
    conv2d_46_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 288);
 8012bbc:	4b41      	ldr	r3, [pc, #260]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012bbe:	681b      	ldr	r3, [r3, #0]
 8012bc0:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8012bc4:	4a4f      	ldr	r2, [pc, #316]	; (8012d04 <face_detection_configure_activations+0xd8c>)
 8012bc6:	60d3      	str	r3, [r2, #12]
    
    conv2d_51_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012bc8:	4b3e      	ldr	r3, [pc, #248]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012bca:	681b      	ldr	r3, [r3, #0]
 8012bcc:	4a4e      	ldr	r2, [pc, #312]	; (8012d08 <face_detection_configure_activations+0xd90>)
 8012bce:	6093      	str	r3, [r2, #8]
    conv2d_51_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012bd0:	4b3c      	ldr	r3, [pc, #240]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012bd2:	681b      	ldr	r3, [r3, #0]
 8012bd4:	4a4c      	ldr	r2, [pc, #304]	; (8012d08 <face_detection_configure_activations+0xd90>)
 8012bd6:	60d3      	str	r3, [r2, #12]
    
    conv2d_51_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 1632);
 8012bd8:	4b3a      	ldr	r3, [pc, #232]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012bda:	681b      	ldr	r3, [r3, #0]
 8012bdc:	f503 63cc 	add.w	r3, r3, #1632	; 0x660
 8012be0:	4a4a      	ldr	r2, [pc, #296]	; (8012d0c <face_detection_configure_activations+0xd94>)
 8012be2:	6093      	str	r3, [r2, #8]
    conv2d_51_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 1632);
 8012be4:	4b37      	ldr	r3, [pc, #220]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012be6:	681b      	ldr	r3, [r3, #0]
 8012be8:	f503 63cc 	add.w	r3, r3, #1632	; 0x660
 8012bec:	4a47      	ldr	r2, [pc, #284]	; (8012d0c <face_detection_configure_activations+0xd94>)
 8012bee:	60d3      	str	r3, [r2, #12]
    
    conv2d_51_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 300);
 8012bf0:	4b34      	ldr	r3, [pc, #208]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012bf2:	681b      	ldr	r3, [r3, #0]
 8012bf4:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8012bf8:	4a45      	ldr	r2, [pc, #276]	; (8012d10 <face_detection_configure_activations+0xd98>)
 8012bfa:	6093      	str	r3, [r2, #8]
    conv2d_51_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 300);
 8012bfc:	4b31      	ldr	r3, [pc, #196]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012bfe:	681b      	ldr	r3, [r3, #0]
 8012c00:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8012c04:	4a42      	ldr	r2, [pc, #264]	; (8012d10 <face_detection_configure_activations+0xd98>)
 8012c06:	60d3      	str	r3, [r2, #12]
    
    tile_64_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012c08:	4b2e      	ldr	r3, [pc, #184]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012c0a:	681b      	ldr	r3, [r3, #0]
 8012c0c:	4a41      	ldr	r2, [pc, #260]	; (8012d14 <face_detection_configure_activations+0xd9c>)
 8012c0e:	6093      	str	r3, [r2, #8]
    tile_64_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012c10:	4b2c      	ldr	r3, [pc, #176]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012c12:	681b      	ldr	r3, [r3, #0]
 8012c14:	4a3f      	ldr	r2, [pc, #252]	; (8012d14 <face_detection_configure_activations+0xd9c>)
 8012c16:	60d3      	str	r3, [r2, #12]
    
    pad_65_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 320);
 8012c18:	4b2a      	ldr	r3, [pc, #168]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012c1a:	681b      	ldr	r3, [r3, #0]
 8012c1c:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8012c20:	4a3d      	ldr	r2, [pc, #244]	; (8012d18 <face_detection_configure_activations+0xda0>)
 8012c22:	6093      	str	r3, [r2, #8]
    pad_65_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 320);
 8012c24:	4b27      	ldr	r3, [pc, #156]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012c26:	681b      	ldr	r3, [r3, #0]
 8012c28:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8012c2c:	4a3a      	ldr	r2, [pc, #232]	; (8012d18 <face_detection_configure_activations+0xda0>)
 8012c2e:	60d3      	str	r3, [r2, #12]
    
    conv2d_39_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 608);
 8012c30:	4b24      	ldr	r3, [pc, #144]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012c32:	681b      	ldr	r3, [r3, #0]
 8012c34:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8012c38:	4a38      	ldr	r2, [pc, #224]	; (8012d1c <face_detection_configure_activations+0xda4>)
 8012c3a:	6093      	str	r3, [r2, #8]
    conv2d_39_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 608);
 8012c3c:	4b21      	ldr	r3, [pc, #132]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012c3e:	681b      	ldr	r3, [r3, #0]
 8012c40:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8012c44:	4a35      	ldr	r2, [pc, #212]	; (8012d1c <face_detection_configure_activations+0xda4>)
 8012c46:	60d3      	str	r3, [r2, #12]
    
    conv2d_39_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012c48:	4b1e      	ldr	r3, [pc, #120]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012c4a:	681b      	ldr	r3, [r3, #0]
 8012c4c:	4a34      	ldr	r2, [pc, #208]	; (8012d20 <face_detection_configure_activations+0xda8>)
 8012c4e:	6093      	str	r3, [r2, #8]
    conv2d_39_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012c50:	4b1c      	ldr	r3, [pc, #112]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012c52:	681b      	ldr	r3, [r3, #0]
 8012c54:	4a32      	ldr	r2, [pc, #200]	; (8012d20 <face_detection_configure_activations+0xda8>)
 8012c56:	60d3      	str	r3, [r2, #12]
    
    eltwise_66_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 608);
 8012c58:	4b1a      	ldr	r3, [pc, #104]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012c5a:	681b      	ldr	r3, [r3, #0]
 8012c5c:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8012c60:	4a30      	ldr	r2, [pc, #192]	; (8012d24 <face_detection_configure_activations+0xdac>)
 8012c62:	6093      	str	r3, [r2, #8]
    eltwise_66_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 608);
 8012c64:	4b17      	ldr	r3, [pc, #92]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012c66:	681b      	ldr	r3, [r3, #0]
 8012c68:	f503 7318 	add.w	r3, r3, #608	; 0x260
 8012c6c:	4a2d      	ldr	r2, [pc, #180]	; (8012d24 <face_detection_configure_activations+0xdac>)
 8012c6e:	60d3      	str	r3, [r2, #12]
    
    eltwise_66_0_conversion_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 896);
 8012c70:	4b14      	ldr	r3, [pc, #80]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012c72:	681b      	ldr	r3, [r3, #0]
 8012c74:	f503 7360 	add.w	r3, r3, #896	; 0x380
 8012c78:	4a2b      	ldr	r2, [pc, #172]	; (8012d28 <face_detection_configure_activations+0xdb0>)
 8012c7a:	6093      	str	r3, [r2, #8]
    eltwise_66_0_conversion_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 896);
 8012c7c:	4b11      	ldr	r3, [pc, #68]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012c7e:	681b      	ldr	r3, [r3, #0]
 8012c80:	f503 7360 	add.w	r3, r3, #896	; 0x380
 8012c84:	4a28      	ldr	r2, [pc, #160]	; (8012d28 <face_detection_configure_activations+0xdb0>)
 8012c86:	60d3      	str	r3, [r2, #12]
    
    upsample_85_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 2048);
 8012c88:	4b0e      	ldr	r3, [pc, #56]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012c8a:	681b      	ldr	r3, [r3, #0]
 8012c8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012c90:	4a26      	ldr	r2, [pc, #152]	; (8012d2c <face_detection_configure_activations+0xdb4>)
 8012c92:	6093      	str	r3, [r2, #8]
    upsample_85_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 2048);
 8012c94:	4b0b      	ldr	r3, [pc, #44]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012c96:	681b      	ldr	r3, [r3, #0]
 8012c98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012c9c:	4a23      	ldr	r2, [pc, #140]	; (8012d2c <face_detection_configure_activations+0xdb4>)
 8012c9e:	60d3      	str	r3, [r2, #12]
    
    upsample_85_0_conversion_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 896);
 8012ca0:	4b08      	ldr	r3, [pc, #32]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012ca2:	681b      	ldr	r3, [r3, #0]
 8012ca4:	f503 7360 	add.w	r3, r3, #896	; 0x380
 8012ca8:	4a21      	ldr	r2, [pc, #132]	; (8012d30 <face_detection_configure_activations+0xdb8>)
 8012caa:	6093      	str	r3, [r2, #8]
    upsample_85_0_conversion_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 896);
 8012cac:	4b05      	ldr	r3, [pc, #20]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012cae:	681b      	ldr	r3, [r3, #0]
 8012cb0:	f503 7360 	add.w	r3, r3, #896	; 0x380
 8012cb4:	4a1e      	ldr	r2, [pc, #120]	; (8012d30 <face_detection_configure_activations+0xdb8>)
 8012cb6:	60d3      	str	r3, [r2, #12]
    
    conv2d_67_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 2048);
 8012cb8:	4b02      	ldr	r3, [pc, #8]	; (8012cc4 <face_detection_configure_activations+0xd4c>)
 8012cba:	681b      	ldr	r3, [r3, #0]
 8012cbc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012cc0:	e038      	b.n	8012d34 <face_detection_configure_activations+0xdbc>
 8012cc2:	bf00      	nop
 8012cc4:	2405ded0 	.word	0x2405ded0
 8012cc8:	240001d8 	.word	0x240001d8
 8012ccc:	240001f8 	.word	0x240001f8
 8012cd0:	24000948 	.word	0x24000948
 8012cd4:	24000958 	.word	0x24000958
 8012cd8:	24000218 	.word	0x24000218
 8012cdc:	24000238 	.word	0x24000238
 8012ce0:	24000978 	.word	0x24000978
 8012ce4:	24000258 	.word	0x24000258
 8012ce8:	24000278 	.word	0x24000278
 8012cec:	24000988 	.word	0x24000988
 8012cf0:	240009a8 	.word	0x240009a8
 8012cf4:	24000298 	.word	0x24000298
 8012cf8:	240009b8 	.word	0x240009b8
 8012cfc:	240009d8 	.word	0x240009d8
 8012d00:	240002b8 	.word	0x240002b8
 8012d04:	240009e8 	.word	0x240009e8
 8012d08:	24000a08 	.word	0x24000a08
 8012d0c:	240002d8 	.word	0x240002d8
 8012d10:	24000a18 	.word	0x24000a18
 8012d14:	24000a38 	.word	0x24000a38
 8012d18:	24000a48 	.word	0x24000a48
 8012d1c:	24000308 	.word	0x24000308
 8012d20:	24000a68 	.word	0x24000a68
 8012d24:	24000a78 	.word	0x24000a78
 8012d28:	24000a98 	.word	0x24000a98
 8012d2c:	24000aa8 	.word	0x24000aa8
 8012d30:	24000ac8 	.word	0x24000ac8
 8012d34:	4a95      	ldr	r2, [pc, #596]	; (8012f8c <face_detection_configure_activations+0x1014>)
 8012d36:	6093      	str	r3, [r2, #8]
    conv2d_67_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 2048);
 8012d38:	4b95      	ldr	r3, [pc, #596]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012d3a:	681b      	ldr	r3, [r3, #0]
 8012d3c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012d40:	4a92      	ldr	r2, [pc, #584]	; (8012f8c <face_detection_configure_activations+0x1014>)
 8012d42:	60d3      	str	r3, [r2, #12]
    
    conv2d_67_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 2848);
 8012d44:	4b92      	ldr	r3, [pc, #584]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012d46:	681b      	ldr	r3, [r3, #0]
 8012d48:	f503 6332 	add.w	r3, r3, #2848	; 0xb20
 8012d4c:	4a91      	ldr	r2, [pc, #580]	; (8012f94 <face_detection_configure_activations+0x101c>)
 8012d4e:	6093      	str	r3, [r2, #8]
    conv2d_67_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 2848);
 8012d50:	4b8f      	ldr	r3, [pc, #572]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012d52:	681b      	ldr	r3, [r3, #0]
 8012d54:	f503 6332 	add.w	r3, r3, #2848	; 0xb20
 8012d58:	4a8e      	ldr	r2, [pc, #568]	; (8012f94 <face_detection_configure_activations+0x101c>)
 8012d5a:	60d3      	str	r3, [r2, #12]
    
    conv2d_67_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012d5c:	4b8c      	ldr	r3, [pc, #560]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012d5e:	681b      	ldr	r3, [r3, #0]
 8012d60:	4a8d      	ldr	r2, [pc, #564]	; (8012f98 <face_detection_configure_activations+0x1020>)
 8012d62:	6093      	str	r3, [r2, #8]
    conv2d_67_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 8012d64:	4b8a      	ldr	r3, [pc, #552]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012d66:	681b      	ldr	r3, [r3, #0]
 8012d68:	4a8b      	ldr	r2, [pc, #556]	; (8012f98 <face_detection_configure_activations+0x1020>)
 8012d6a:	60d3      	str	r3, [r2, #12]
    
    conv2d_72_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 2048);
 8012d6c:	4b88      	ldr	r3, [pc, #544]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012d6e:	681b      	ldr	r3, [r3, #0]
 8012d70:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012d74:	4a89      	ldr	r2, [pc, #548]	; (8012f9c <face_detection_configure_activations+0x1024>)
 8012d76:	6093      	str	r3, [r2, #8]
    conv2d_72_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 2048);
 8012d78:	4b85      	ldr	r3, [pc, #532]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012d7a:	681b      	ldr	r3, [r3, #0]
 8012d7c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012d80:	4a86      	ldr	r2, [pc, #536]	; (8012f9c <face_detection_configure_activations+0x1024>)
 8012d82:	60d3      	str	r3, [r2, #12]
    
    conv2d_72_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 2848);
 8012d84:	4b82      	ldr	r3, [pc, #520]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012d86:	681b      	ldr	r3, [r3, #0]
 8012d88:	f503 6332 	add.w	r3, r3, #2848	; 0xb20
 8012d8c:	4a84      	ldr	r2, [pc, #528]	; (8012fa0 <face_detection_configure_activations+0x1028>)
 8012d8e:	6093      	str	r3, [r2, #8]
    conv2d_72_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 2848);
 8012d90:	4b7f      	ldr	r3, [pc, #508]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012d92:	681b      	ldr	r3, [r3, #0]
 8012d94:	f503 6332 	add.w	r3, r3, #2848	; 0xb20
 8012d98:	4a81      	ldr	r2, [pc, #516]	; (8012fa0 <face_detection_configure_activations+0x1028>)
 8012d9a:	60d3      	str	r3, [r2, #12]
    
    conv2d_72_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 180);
 8012d9c:	4b7c      	ldr	r3, [pc, #496]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012d9e:	681b      	ldr	r3, [r3, #0]
 8012da0:	33b4      	adds	r3, #180	; 0xb4
 8012da2:	4a80      	ldr	r2, [pc, #512]	; (8012fa4 <face_detection_configure_activations+0x102c>)
 8012da4:	6093      	str	r3, [r2, #8]
    conv2d_72_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 180);
 8012da6:	4b7a      	ldr	r3, [pc, #488]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012da8:	681b      	ldr	r3, [r3, #0]
 8012daa:	33b4      	adds	r3, #180	; 0xb4
 8012dac:	4a7d      	ldr	r2, [pc, #500]	; (8012fa4 <face_detection_configure_activations+0x102c>)
 8012dae:	60d3      	str	r3, [r2, #12]
    
    conv2d_34_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 2048);
 8012db0:	4b77      	ldr	r3, [pc, #476]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012db2:	681b      	ldr	r3, [r3, #0]
 8012db4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012db8:	4a7b      	ldr	r2, [pc, #492]	; (8012fa8 <face_detection_configure_activations+0x1030>)
 8012dba:	6093      	str	r3, [r2, #8]
    conv2d_34_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 2048);
 8012dbc:	4b74      	ldr	r3, [pc, #464]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012dbe:	681b      	ldr	r3, [r3, #0]
 8012dc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012dc4:	4a78      	ldr	r2, [pc, #480]	; (8012fa8 <face_detection_configure_activations+0x1030>)
 8012dc6:	60d3      	str	r3, [r2, #12]
    
    conv2d_34_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 3392);
 8012dc8:	4b71      	ldr	r3, [pc, #452]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012dca:	681b      	ldr	r3, [r3, #0]
 8012dcc:	f503 6354 	add.w	r3, r3, #3392	; 0xd40
 8012dd0:	4a76      	ldr	r2, [pc, #472]	; (8012fac <face_detection_configure_activations+0x1034>)
 8012dd2:	6093      	str	r3, [r2, #8]
    conv2d_34_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 3392);
 8012dd4:	4b6e      	ldr	r3, [pc, #440]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012dd6:	681b      	ldr	r3, [r3, #0]
 8012dd8:	f503 6354 	add.w	r3, r3, #3392	; 0xd40
 8012ddc:	4a73      	ldr	r2, [pc, #460]	; (8012fac <face_detection_configure_activations+0x1034>)
 8012dde:	60d3      	str	r3, [r2, #12]
    
    eltwise_86_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 2048);
 8012de0:	4b6b      	ldr	r3, [pc, #428]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012de2:	681b      	ldr	r3, [r3, #0]
 8012de4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012de8:	4a71      	ldr	r2, [pc, #452]	; (8012fb0 <face_detection_configure_activations+0x1038>)
 8012dea:	6093      	str	r3, [r2, #8]
    eltwise_86_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 2048);
 8012dec:	4b68      	ldr	r3, [pc, #416]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012dee:	681b      	ldr	r3, [r3, #0]
 8012df0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8012df4:	4a6e      	ldr	r2, [pc, #440]	; (8012fb0 <face_detection_configure_activations+0x1038>)
 8012df6:	60d3      	str	r3, [r2, #12]
    
    eltwise_86_0_conversion_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 3200);
 8012df8:	4b65      	ldr	r3, [pc, #404]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012dfa:	681b      	ldr	r3, [r3, #0]
 8012dfc:	f503 6348 	add.w	r3, r3, #3200	; 0xc80
 8012e00:	4a6c      	ldr	r2, [pc, #432]	; (8012fb4 <face_detection_configure_activations+0x103c>)
 8012e02:	6093      	str	r3, [r2, #8]
    eltwise_86_0_conversion_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 3200);
 8012e04:	4b62      	ldr	r3, [pc, #392]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012e06:	681b      	ldr	r3, [r3, #0]
 8012e08:	f503 6348 	add.w	r3, r3, #3200	; 0xc80
 8012e0c:	4a69      	ldr	r2, [pc, #420]	; (8012fb4 <face_detection_configure_activations+0x103c>)
 8012e0e:	60d3      	str	r3, [r2, #12]
    
    upsample_105_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 7808);
 8012e10:	4b5f      	ldr	r3, [pc, #380]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012e12:	681b      	ldr	r3, [r3, #0]
 8012e14:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 8012e18:	4a67      	ldr	r2, [pc, #412]	; (8012fb8 <face_detection_configure_activations+0x1040>)
 8012e1a:	6093      	str	r3, [r2, #8]
    upsample_105_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 7808);
 8012e1c:	4b5c      	ldr	r3, [pc, #368]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012e1e:	681b      	ldr	r3, [r3, #0]
 8012e20:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 8012e24:	4a64      	ldr	r2, [pc, #400]	; (8012fb8 <face_detection_configure_activations+0x1040>)
 8012e26:	60d3      	str	r3, [r2, #12]
    
    upsample_105_0_conversion_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 3200);
 8012e28:	4b59      	ldr	r3, [pc, #356]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012e2a:	681b      	ldr	r3, [r3, #0]
 8012e2c:	f503 6348 	add.w	r3, r3, #3200	; 0xc80
 8012e30:	4a62      	ldr	r2, [pc, #392]	; (8012fbc <face_detection_configure_activations+0x1044>)
 8012e32:	6093      	str	r3, [r2, #8]
    upsample_105_0_conversion_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 3200);
 8012e34:	4b56      	ldr	r3, [pc, #344]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012e36:	681b      	ldr	r3, [r3, #0]
 8012e38:	f503 6348 	add.w	r3, r3, #3200	; 0xc80
 8012e3c:	4a5f      	ldr	r2, [pc, #380]	; (8012fbc <face_detection_configure_activations+0x1044>)
 8012e3e:	60d3      	str	r3, [r2, #12]
    
    conv2d_87_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 7808);
 8012e40:	4b53      	ldr	r3, [pc, #332]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012e42:	681b      	ldr	r3, [r3, #0]
 8012e44:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 8012e48:	4a5d      	ldr	r2, [pc, #372]	; (8012fc0 <face_detection_configure_activations+0x1048>)
 8012e4a:	6093      	str	r3, [r2, #8]
    conv2d_87_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 7808);
 8012e4c:	4b50      	ldr	r3, [pc, #320]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012e4e:	681b      	ldr	r3, [r3, #0]
 8012e50:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 8012e54:	4a5a      	ldr	r2, [pc, #360]	; (8012fc0 <face_detection_configure_activations+0x1048>)
 8012e56:	60d3      	str	r3, [r2, #12]
    
    conv2d_87_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 9856);
 8012e58:	4b4d      	ldr	r3, [pc, #308]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012e5a:	681b      	ldr	r3, [r3, #0]
 8012e5c:	f503 531a 	add.w	r3, r3, #9856	; 0x2680
 8012e60:	4a58      	ldr	r2, [pc, #352]	; (8012fc4 <face_detection_configure_activations+0x104c>)
 8012e62:	6093      	str	r3, [r2, #8]
    conv2d_87_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 9856);
 8012e64:	4b4a      	ldr	r3, [pc, #296]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012e66:	681b      	ldr	r3, [r3, #0]
 8012e68:	f503 531a 	add.w	r3, r3, #9856	; 0x2680
 8012e6c:	4a55      	ldr	r2, [pc, #340]	; (8012fc4 <face_detection_configure_activations+0x104c>)
 8012e6e:	60d3      	str	r3, [r2, #12]
    
    conv2d_87_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 320);
 8012e70:	4b47      	ldr	r3, [pc, #284]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012e72:	681b      	ldr	r3, [r3, #0]
 8012e74:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8012e78:	4a53      	ldr	r2, [pc, #332]	; (8012fc8 <face_detection_configure_activations+0x1050>)
 8012e7a:	6093      	str	r3, [r2, #8]
    conv2d_87_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 320);
 8012e7c:	4b44      	ldr	r3, [pc, #272]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012e7e:	681b      	ldr	r3, [r3, #0]
 8012e80:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 8012e84:	4a50      	ldr	r2, [pc, #320]	; (8012fc8 <face_detection_configure_activations+0x1050>)
 8012e86:	60d3      	str	r3, [r2, #12]
    
    conv2d_92_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 7808);
 8012e88:	4b41      	ldr	r3, [pc, #260]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012e8a:	681b      	ldr	r3, [r3, #0]
 8012e8c:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 8012e90:	4a4e      	ldr	r2, [pc, #312]	; (8012fcc <face_detection_configure_activations+0x1054>)
 8012e92:	6093      	str	r3, [r2, #8]
    conv2d_92_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 7808);
 8012e94:	4b3e      	ldr	r3, [pc, #248]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012e96:	681b      	ldr	r3, [r3, #0]
 8012e98:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 8012e9c:	4a4b      	ldr	r2, [pc, #300]	; (8012fcc <face_detection_configure_activations+0x1054>)
 8012e9e:	60d3      	str	r3, [r2, #12]
    
    conv2d_92_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 9856);
 8012ea0:	4b3b      	ldr	r3, [pc, #236]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012ea2:	681b      	ldr	r3, [r3, #0]
 8012ea4:	f503 531a 	add.w	r3, r3, #9856	; 0x2680
 8012ea8:	4a49      	ldr	r2, [pc, #292]	; (8012fd0 <face_detection_configure_activations+0x1058>)
 8012eaa:	6093      	str	r3, [r2, #8]
    conv2d_92_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 9856);
 8012eac:	4b38      	ldr	r3, [pc, #224]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012eae:	681b      	ldr	r3, [r3, #0]
 8012eb0:	f503 531a 	add.w	r3, r3, #9856	; 0x2680
 8012eb4:	4a46      	ldr	r2, [pc, #280]	; (8012fd0 <face_detection_configure_activations+0x1058>)
 8012eb6:	60d3      	str	r3, [r2, #12]
    
    conv2d_92_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 680);
 8012eb8:	4b35      	ldr	r3, [pc, #212]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012eba:	681b      	ldr	r3, [r3, #0]
 8012ebc:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8012ec0:	4a44      	ldr	r2, [pc, #272]	; (8012fd4 <face_detection_configure_activations+0x105c>)
 8012ec2:	6093      	str	r3, [r2, #8]
    conv2d_92_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 680);
 8012ec4:	4b32      	ldr	r3, [pc, #200]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012ec6:	681b      	ldr	r3, [r3, #0]
 8012ec8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8012ecc:	4a41      	ldr	r2, [pc, #260]	; (8012fd4 <face_detection_configure_activations+0x105c>)
 8012ece:	60d3      	str	r3, [r2, #12]
    
    conv2d_28_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 1400);
 8012ed0:	4b2f      	ldr	r3, [pc, #188]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012ed2:	681b      	ldr	r3, [r3, #0]
 8012ed4:	f503 63af 	add.w	r3, r3, #1400	; 0x578
 8012ed8:	4a3f      	ldr	r2, [pc, #252]	; (8012fd8 <face_detection_configure_activations+0x1060>)
 8012eda:	6093      	str	r3, [r2, #8]
    conv2d_28_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 1400);
 8012edc:	4b2c      	ldr	r3, [pc, #176]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012ede:	681b      	ldr	r3, [r3, #0]
 8012ee0:	f503 63af 	add.w	r3, r3, #1400	; 0x578
 8012ee4:	4a3c      	ldr	r2, [pc, #240]	; (8012fd8 <face_detection_configure_activations+0x1060>)
 8012ee6:	60d3      	str	r3, [r2, #12]
    
    conv2d_28_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 7808);
 8012ee8:	4b29      	ldr	r3, [pc, #164]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012eea:	681b      	ldr	r3, [r3, #0]
 8012eec:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 8012ef0:	4a3a      	ldr	r2, [pc, #232]	; (8012fdc <face_detection_configure_activations+0x1064>)
 8012ef2:	6093      	str	r3, [r2, #8]
    conv2d_28_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 7808);
 8012ef4:	4b26      	ldr	r3, [pc, #152]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012ef6:	681b      	ldr	r3, [r3, #0]
 8012ef8:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 8012efc:	4a37      	ldr	r2, [pc, #220]	; (8012fdc <face_detection_configure_activations+0x1064>)
 8012efe:	60d3      	str	r3, [r2, #12]
    
    eltwise_106_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 12416);
 8012f00:	4b23      	ldr	r3, [pc, #140]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012f02:	681b      	ldr	r3, [r3, #0]
 8012f04:	f503 5342 	add.w	r3, r3, #12416	; 0x3080
 8012f08:	4a35      	ldr	r2, [pc, #212]	; (8012fe0 <face_detection_configure_activations+0x1068>)
 8012f0a:	6093      	str	r3, [r2, #8]
    eltwise_106_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 12416);
 8012f0c:	4b20      	ldr	r3, [pc, #128]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012f0e:	681b      	ldr	r3, [r3, #0]
 8012f10:	f503 5342 	add.w	r3, r3, #12416	; 0x3080
 8012f14:	4a32      	ldr	r2, [pc, #200]	; (8012fe0 <face_detection_configure_activations+0x1068>)
 8012f16:	60d3      	str	r3, [r2, #12]
    
    eltwise_106_0_conversion_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 17024);
 8012f18:	4b1d      	ldr	r3, [pc, #116]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012f1a:	681b      	ldr	r3, [r3, #0]
 8012f1c:	f503 4385 	add.w	r3, r3, #17024	; 0x4280
 8012f20:	4a30      	ldr	r2, [pc, #192]	; (8012fe4 <face_detection_configure_activations+0x106c>)
 8012f22:	6093      	str	r3, [r2, #8]
    eltwise_106_0_conversion_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 17024);
 8012f24:	4b1a      	ldr	r3, [pc, #104]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012f26:	681b      	ldr	r3, [r3, #0]
 8012f28:	f503 4385 	add.w	r3, r3, #17024	; 0x4280
 8012f2c:	4a2d      	ldr	r2, [pc, #180]	; (8012fe4 <face_detection_configure_activations+0x106c>)
 8012f2e:	60d3      	str	r3, [r2, #12]
    
    upsample_125_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 74624);
 8012f30:	4b17      	ldr	r3, [pc, #92]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012f32:	681a      	ldr	r2, [r3, #0]
 8012f34:	4b2c      	ldr	r3, [pc, #176]	; (8012fe8 <face_detection_configure_activations+0x1070>)
 8012f36:	4413      	add	r3, r2
 8012f38:	4a2c      	ldr	r2, [pc, #176]	; (8012fec <face_detection_configure_activations+0x1074>)
 8012f3a:	6093      	str	r3, [r2, #8]
    upsample_125_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 74624);
 8012f3c:	4b14      	ldr	r3, [pc, #80]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012f3e:	681a      	ldr	r2, [r3, #0]
 8012f40:	4b29      	ldr	r3, [pc, #164]	; (8012fe8 <face_detection_configure_activations+0x1070>)
 8012f42:	4413      	add	r3, r2
 8012f44:	4a29      	ldr	r2, [pc, #164]	; (8012fec <face_detection_configure_activations+0x1074>)
 8012f46:	60d3      	str	r3, [r2, #12]
    
    upsample_125_0_conversion_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 17024);
 8012f48:	4b11      	ldr	r3, [pc, #68]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012f4a:	681b      	ldr	r3, [r3, #0]
 8012f4c:	f503 4385 	add.w	r3, r3, #17024	; 0x4280
 8012f50:	4a27      	ldr	r2, [pc, #156]	; (8012ff0 <face_detection_configure_activations+0x1078>)
 8012f52:	6093      	str	r3, [r2, #8]
    upsample_125_0_conversion_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 17024);
 8012f54:	4b0e      	ldr	r3, [pc, #56]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012f56:	681b      	ldr	r3, [r3, #0]
 8012f58:	f503 4385 	add.w	r3, r3, #17024	; 0x4280
 8012f5c:	4a24      	ldr	r2, [pc, #144]	; (8012ff0 <face_detection_configure_activations+0x1078>)
 8012f5e:	60d3      	str	r3, [r2, #12]
    
    conv2d_107_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 1400);
 8012f60:	4b0b      	ldr	r3, [pc, #44]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012f62:	681b      	ldr	r3, [r3, #0]
 8012f64:	f503 63af 	add.w	r3, r3, #1400	; 0x578
 8012f68:	4a22      	ldr	r2, [pc, #136]	; (8012ff4 <face_detection_configure_activations+0x107c>)
 8012f6a:	6093      	str	r3, [r2, #8]
    conv2d_107_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 1400);
 8012f6c:	4b08      	ldr	r3, [pc, #32]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012f6e:	681b      	ldr	r3, [r3, #0]
 8012f70:	f503 63af 	add.w	r3, r3, #1400	; 0x578
 8012f74:	4a1f      	ldr	r2, [pc, #124]	; (8012ff4 <face_detection_configure_activations+0x107c>)
 8012f76:	60d3      	str	r3, [r2, #12]
    
    conv2d_107_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 74624);
 8012f78:	4b05      	ldr	r3, [pc, #20]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012f7a:	681a      	ldr	r2, [r3, #0]
 8012f7c:	4b1a      	ldr	r3, [pc, #104]	; (8012fe8 <face_detection_configure_activations+0x1070>)
 8012f7e:	4413      	add	r3, r2
 8012f80:	4a1d      	ldr	r2, [pc, #116]	; (8012ff8 <face_detection_configure_activations+0x1080>)
 8012f82:	6093      	str	r3, [r2, #8]
    conv2d_107_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 74624);
 8012f84:	4b02      	ldr	r3, [pc, #8]	; (8012f90 <face_detection_configure_activations+0x1018>)
 8012f86:	681a      	ldr	r2, [r3, #0]
 8012f88:	e038      	b.n	8012ffc <face_detection_configure_activations+0x1084>
 8012f8a:	bf00      	nop
 8012f8c:	24000ad8 	.word	0x24000ad8
 8012f90:	2405ded0 	.word	0x2405ded0
 8012f94:	24000328 	.word	0x24000328
 8012f98:	24000af8 	.word	0x24000af8
 8012f9c:	24000b08 	.word	0x24000b08
 8012fa0:	24000348 	.word	0x24000348
 8012fa4:	24000b28 	.word	0x24000b28
 8012fa8:	24000368 	.word	0x24000368
 8012fac:	24000b38 	.word	0x24000b38
 8012fb0:	24000b58 	.word	0x24000b58
 8012fb4:	24000b68 	.word	0x24000b68
 8012fb8:	24000b88 	.word	0x24000b88
 8012fbc:	24000b98 	.word	0x24000b98
 8012fc0:	24000bb8 	.word	0x24000bb8
 8012fc4:	24000398 	.word	0x24000398
 8012fc8:	24000bc8 	.word	0x24000bc8
 8012fcc:	24000be8 	.word	0x24000be8
 8012fd0:	240003b8 	.word	0x240003b8
 8012fd4:	24000bf8 	.word	0x24000bf8
 8012fd8:	240003d8 	.word	0x240003d8
 8012fdc:	24000c18 	.word	0x24000c18
 8012fe0:	24000c28 	.word	0x24000c28
 8012fe4:	24000c48 	.word	0x24000c48
 8012fe8:	00012380 	.word	0x00012380
 8012fec:	24000c58 	.word	0x24000c58
 8012ff0:	24000c78 	.word	0x24000c78
 8012ff4:	24000c88 	.word	0x24000c88
 8012ff8:	240003f8 	.word	0x240003f8
 8012ffc:	4b87      	ldr	r3, [pc, #540]	; (801321c <face_detection_configure_activations+0x12a4>)
 8012ffe:	4413      	add	r3, r2
 8013000:	4a87      	ldr	r2, [pc, #540]	; (8013220 <face_detection_configure_activations+0x12a8>)
 8013002:	60d3      	str	r3, [r2, #12]
    
    conv2d_107_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 7672);
 8013004:	4b87      	ldr	r3, [pc, #540]	; (8013224 <face_detection_configure_activations+0x12ac>)
 8013006:	681a      	ldr	r2, [r3, #0]
 8013008:	f641 53f8 	movw	r3, #7672	; 0x1df8
 801300c:	4413      	add	r3, r2
 801300e:	4a86      	ldr	r2, [pc, #536]	; (8013228 <face_detection_configure_activations+0x12b0>)
 8013010:	6093      	str	r3, [r2, #8]
    conv2d_107_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 7672);
 8013012:	4b84      	ldr	r3, [pc, #528]	; (8013224 <face_detection_configure_activations+0x12ac>)
 8013014:	681a      	ldr	r2, [r3, #0]
 8013016:	f641 53f8 	movw	r3, #7672	; 0x1df8
 801301a:	4413      	add	r3, r2
 801301c:	4a82      	ldr	r2, [pc, #520]	; (8013228 <face_detection_configure_activations+0x12b0>)
 801301e:	60d3      	str	r3, [r2, #12]
    
    conv2d_112_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 1400);
 8013020:	4b80      	ldr	r3, [pc, #512]	; (8013224 <face_detection_configure_activations+0x12ac>)
 8013022:	681b      	ldr	r3, [r3, #0]
 8013024:	f503 63af 	add.w	r3, r3, #1400	; 0x578
 8013028:	4a80      	ldr	r2, [pc, #512]	; (801322c <face_detection_configure_activations+0x12b4>)
 801302a:	6093      	str	r3, [r2, #8]
    conv2d_112_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 1400);
 801302c:	4b7d      	ldr	r3, [pc, #500]	; (8013224 <face_detection_configure_activations+0x12ac>)
 801302e:	681b      	ldr	r3, [r3, #0]
 8013030:	f503 63af 	add.w	r3, r3, #1400	; 0x578
 8013034:	4a7d      	ldr	r2, [pc, #500]	; (801322c <face_detection_configure_activations+0x12b4>)
 8013036:	60d3      	str	r3, [r2, #12]
    
    conv2d_112_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 9112);
 8013038:	4b7a      	ldr	r3, [pc, #488]	; (8013224 <face_detection_configure_activations+0x12ac>)
 801303a:	681a      	ldr	r2, [r3, #0]
 801303c:	f242 3398 	movw	r3, #9112	; 0x2398
 8013040:	4413      	add	r3, r2
 8013042:	4a7b      	ldr	r2, [pc, #492]	; (8013230 <face_detection_configure_activations+0x12b8>)
 8013044:	6093      	str	r3, [r2, #8]
    conv2d_112_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 9112);
 8013046:	4b77      	ldr	r3, [pc, #476]	; (8013224 <face_detection_configure_activations+0x12ac>)
 8013048:	681a      	ldr	r2, [r3, #0]
 801304a:	f242 3398 	movw	r3, #9112	; 0x2398
 801304e:	4413      	add	r3, r2
 8013050:	4a77      	ldr	r2, [pc, #476]	; (8013230 <face_detection_configure_activations+0x12b8>)
 8013052:	60d3      	str	r3, [r2, #12]
    
    conv2d_112_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 74624);
 8013054:	4b73      	ldr	r3, [pc, #460]	; (8013224 <face_detection_configure_activations+0x12ac>)
 8013056:	681a      	ldr	r2, [r3, #0]
 8013058:	4b70      	ldr	r3, [pc, #448]	; (801321c <face_detection_configure_activations+0x12a4>)
 801305a:	4413      	add	r3, r2
 801305c:	4a75      	ldr	r2, [pc, #468]	; (8013234 <face_detection_configure_activations+0x12bc>)
 801305e:	6093      	str	r3, [r2, #8]
    conv2d_112_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 74624);
 8013060:	4b70      	ldr	r3, [pc, #448]	; (8013224 <face_detection_configure_activations+0x12ac>)
 8013062:	681a      	ldr	r2, [r3, #0]
 8013064:	4b6d      	ldr	r3, [pc, #436]	; (801321c <face_detection_configure_activations+0x12a4>)
 8013066:	4413      	add	r3, r2
 8013068:	4a72      	ldr	r2, [pc, #456]	; (8013234 <face_detection_configure_activations+0x12bc>)
 801306a:	60d3      	str	r3, [r2, #12]
    
    conv2d_14_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 1400);
 801306c:	4b6d      	ldr	r3, [pc, #436]	; (8013224 <face_detection_configure_activations+0x12ac>)
 801306e:	681b      	ldr	r3, [r3, #0]
 8013070:	f503 63af 	add.w	r3, r3, #1400	; 0x578
 8013074:	4a70      	ldr	r2, [pc, #448]	; (8013238 <face_detection_configure_activations+0x12c0>)
 8013076:	6093      	str	r3, [r2, #8]
    conv2d_14_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 1400);
 8013078:	4b6a      	ldr	r3, [pc, #424]	; (8013224 <face_detection_configure_activations+0x12ac>)
 801307a:	681b      	ldr	r3, [r3, #0]
 801307c:	f503 63af 	add.w	r3, r3, #1400	; 0x578
 8013080:	4a6d      	ldr	r2, [pc, #436]	; (8013238 <face_detection_configure_activations+0x12c0>)
 8013082:	60d3      	str	r3, [r2, #12]
    
    conv2d_14_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 77504);
 8013084:	4b67      	ldr	r3, [pc, #412]	; (8013224 <face_detection_configure_activations+0x12ac>)
 8013086:	681a      	ldr	r2, [r3, #0]
 8013088:	4b6c      	ldr	r3, [pc, #432]	; (801323c <face_detection_configure_activations+0x12c4>)
 801308a:	4413      	add	r3, r2
 801308c:	4a6c      	ldr	r2, [pc, #432]	; (8013240 <face_detection_configure_activations+0x12c8>)
 801308e:	6093      	str	r3, [r2, #8]
    conv2d_14_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 77504);
 8013090:	4b64      	ldr	r3, [pc, #400]	; (8013224 <face_detection_configure_activations+0x12ac>)
 8013092:	681a      	ldr	r2, [r3, #0]
 8013094:	4b69      	ldr	r3, [pc, #420]	; (801323c <face_detection_configure_activations+0x12c4>)
 8013096:	4413      	add	r3, r2
 8013098:	4a69      	ldr	r2, [pc, #420]	; (8013240 <face_detection_configure_activations+0x12c8>)
 801309a:	60d3      	str	r3, [r2, #12]
    
    eltwise_126_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 35456);
 801309c:	4b61      	ldr	r3, [pc, #388]	; (8013224 <face_detection_configure_activations+0x12ac>)
 801309e:	681a      	ldr	r2, [r3, #0]
 80130a0:	f648 2380 	movw	r3, #35456	; 0x8a80
 80130a4:	4413      	add	r3, r2
 80130a6:	4a67      	ldr	r2, [pc, #412]	; (8013244 <face_detection_configure_activations+0x12cc>)
 80130a8:	6093      	str	r3, [r2, #8]
    eltwise_126_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 35456);
 80130aa:	4b5e      	ldr	r3, [pc, #376]	; (8013224 <face_detection_configure_activations+0x12ac>)
 80130ac:	681a      	ldr	r2, [r3, #0]
 80130ae:	f648 2380 	movw	r3, #35456	; 0x8a80
 80130b2:	4413      	add	r3, r2
 80130b4:	4a63      	ldr	r2, [pc, #396]	; (8013244 <face_detection_configure_activations+0x12cc>)
 80130b6:	60d3      	str	r3, [r2, #12]
    
    conv2d_127_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 9112);
 80130b8:	4b5a      	ldr	r3, [pc, #360]	; (8013224 <face_detection_configure_activations+0x12ac>)
 80130ba:	681a      	ldr	r2, [r3, #0]
 80130bc:	f242 3398 	movw	r3, #9112	; 0x2398
 80130c0:	4413      	add	r3, r2
 80130c2:	4a61      	ldr	r2, [pc, #388]	; (8013248 <face_detection_configure_activations+0x12d0>)
 80130c4:	6093      	str	r3, [r2, #8]
    conv2d_127_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 9112);
 80130c6:	4b57      	ldr	r3, [pc, #348]	; (8013224 <face_detection_configure_activations+0x12ac>)
 80130c8:	681a      	ldr	r2, [r3, #0]
 80130ca:	f242 3398 	movw	r3, #9112	; 0x2398
 80130ce:	4413      	add	r3, r2
 80130d0:	4a5d      	ldr	r2, [pc, #372]	; (8013248 <face_detection_configure_activations+0x12d0>)
 80130d2:	60d3      	str	r3, [r2, #12]
    
    conv2d_127_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 53888);
 80130d4:	4b53      	ldr	r3, [pc, #332]	; (8013224 <face_detection_configure_activations+0x12ac>)
 80130d6:	681a      	ldr	r2, [r3, #0]
 80130d8:	f24d 2380 	movw	r3, #53888	; 0xd280
 80130dc:	4413      	add	r3, r2
 80130de:	4a5b      	ldr	r2, [pc, #364]	; (801324c <face_detection_configure_activations+0x12d4>)
 80130e0:	6093      	str	r3, [r2, #8]
    conv2d_127_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 53888);
 80130e2:	4b50      	ldr	r3, [pc, #320]	; (8013224 <face_detection_configure_activations+0x12ac>)
 80130e4:	681a      	ldr	r2, [r3, #0]
 80130e6:	f24d 2380 	movw	r3, #53888	; 0xd280
 80130ea:	4413      	add	r3, r2
 80130ec:	4a57      	ldr	r2, [pc, #348]	; (801324c <face_detection_configure_activations+0x12d4>)
 80130ee:	60d3      	str	r3, [r2, #12]
    
    conv2d_127_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 1400);
 80130f0:	4b4c      	ldr	r3, [pc, #304]	; (8013224 <face_detection_configure_activations+0x12ac>)
 80130f2:	681b      	ldr	r3, [r3, #0]
 80130f4:	f503 63af 	add.w	r3, r3, #1400	; 0x578
 80130f8:	4a55      	ldr	r2, [pc, #340]	; (8013250 <face_detection_configure_activations+0x12d8>)
 80130fa:	6093      	str	r3, [r2, #8]
    conv2d_127_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 1400);
 80130fc:	4b49      	ldr	r3, [pc, #292]	; (8013224 <face_detection_configure_activations+0x12ac>)
 80130fe:	681b      	ldr	r3, [r3, #0]
 8013100:	f503 63af 	add.w	r3, r3, #1400	; 0x578
 8013104:	4a52      	ldr	r2, [pc, #328]	; (8013250 <face_detection_configure_activations+0x12d8>)
 8013106:	60d3      	str	r3, [r2, #12]
    
    concat_132_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 9112);
 8013108:	4b46      	ldr	r3, [pc, #280]	; (8013224 <face_detection_configure_activations+0x12ac>)
 801310a:	681a      	ldr	r2, [r3, #0]
 801310c:	f242 3398 	movw	r3, #9112	; 0x2398
 8013110:	4413      	add	r3, r2
 8013112:	4a50      	ldr	r2, [pc, #320]	; (8013254 <face_detection_configure_activations+0x12dc>)
 8013114:	6093      	str	r3, [r2, #8]
    concat_132_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 9112);
 8013116:	4b43      	ldr	r3, [pc, #268]	; (8013224 <face_detection_configure_activations+0x12ac>)
 8013118:	681a      	ldr	r2, [r3, #0]
 801311a:	f242 3398 	movw	r3, #9112	; 0x2398
 801311e:	4413      	add	r3, r2
 8013120:	4a4c      	ldr	r2, [pc, #304]	; (8013254 <face_detection_configure_activations+0x12dc>)
 8013122:	60d3      	str	r3, [r2, #12]
    
    concat_132_0_conversion_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 77504);
 8013124:	4b3f      	ldr	r3, [pc, #252]	; (8013224 <face_detection_configure_activations+0x12ac>)
 8013126:	681a      	ldr	r2, [r3, #0]
 8013128:	4b44      	ldr	r3, [pc, #272]	; (801323c <face_detection_configure_activations+0x12c4>)
 801312a:	4413      	add	r3, r2
 801312c:	4a4a      	ldr	r2, [pc, #296]	; (8013258 <face_detection_configure_activations+0x12e0>)
 801312e:	6093      	str	r3, [r2, #8]
    concat_132_0_conversion_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 77504);
 8013130:	4b3c      	ldr	r3, [pc, #240]	; (8013224 <face_detection_configure_activations+0x12ac>)
 8013132:	681a      	ldr	r2, [r3, #0]
 8013134:	4b41      	ldr	r3, [pc, #260]	; (801323c <face_detection_configure_activations+0x12c4>)
 8013136:	4413      	add	r3, r2
 8013138:	4a47      	ldr	r2, [pc, #284]	; (8013258 <face_detection_configure_activations+0x12e0>)
 801313a:	60d3      	str	r3, [r2, #12]
    
    nl_133_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 1400);
 801313c:	4b39      	ldr	r3, [pc, #228]	; (8013224 <face_detection_configure_activations+0x12ac>)
 801313e:	681b      	ldr	r3, [r3, #0]
 8013140:	f503 63af 	add.w	r3, r3, #1400	; 0x578
 8013144:	4a45      	ldr	r2, [pc, #276]	; (801325c <face_detection_configure_activations+0x12e4>)
 8013146:	6093      	str	r3, [r2, #8]
    nl_133_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 1400);
 8013148:	4b36      	ldr	r3, [pc, #216]	; (8013224 <face_detection_configure_activations+0x12ac>)
 801314a:	681b      	ldr	r3, [r3, #0]
 801314c:	f503 63af 	add.w	r3, r3, #1400	; 0x578
 8013150:	4a42      	ldr	r2, [pc, #264]	; (801325c <face_detection_configure_activations+0x12e4>)
 8013152:	60d3      	str	r3, [r2, #12]
    
    nl_133_0_conversion_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 53888);
 8013154:	4b33      	ldr	r3, [pc, #204]	; (8013224 <face_detection_configure_activations+0x12ac>)
 8013156:	681a      	ldr	r2, [r3, #0]
 8013158:	f24d 2380 	movw	r3, #53888	; 0xd280
 801315c:	4413      	add	r3, r2
 801315e:	4a40      	ldr	r2, [pc, #256]	; (8013260 <face_detection_configure_activations+0x12e8>)
 8013160:	6093      	str	r3, [r2, #8]
    nl_133_0_conversion_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 53888);
 8013162:	4b30      	ldr	r3, [pc, #192]	; (8013224 <face_detection_configure_activations+0x12ac>)
 8013164:	681a      	ldr	r2, [r3, #0]
 8013166:	f24d 2380 	movw	r3, #53888	; 0xd280
 801316a:	4413      	add	r3, r2
 801316c:	4a3c      	ldr	r2, [pc, #240]	; (8013260 <face_detection_configure_activations+0x12e8>)
 801316e:	60d3      	str	r3, [r2, #12]
    
    conv2d_135_pad_before_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 1400);
 8013170:	4b2c      	ldr	r3, [pc, #176]	; (8013224 <face_detection_configure_activations+0x12ac>)
 8013172:	681b      	ldr	r3, [r3, #0]
 8013174:	f503 63af 	add.w	r3, r3, #1400	; 0x578
 8013178:	4a3a      	ldr	r2, [pc, #232]	; (8013264 <face_detection_configure_activations+0x12ec>)
 801317a:	6093      	str	r3, [r2, #8]
    conv2d_135_pad_before_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 1400);
 801317c:	4b29      	ldr	r3, [pc, #164]	; (8013224 <face_detection_configure_activations+0x12ac>)
 801317e:	681b      	ldr	r3, [r3, #0]
 8013180:	f503 63af 	add.w	r3, r3, #1400	; 0x578
 8013184:	4a37      	ldr	r2, [pc, #220]	; (8013264 <face_detection_configure_activations+0x12ec>)
 8013186:	60d3      	str	r3, [r2, #12]
    
    conv2d_135_scratch0_array.data = AI_PTR(g_face_detection_activations_map[0] + 23032);
 8013188:	4b26      	ldr	r3, [pc, #152]	; (8013224 <face_detection_configure_activations+0x12ac>)
 801318a:	681a      	ldr	r2, [r3, #0]
 801318c:	f645 13f8 	movw	r3, #23032	; 0x59f8
 8013190:	4413      	add	r3, r2
 8013192:	4a35      	ldr	r2, [pc, #212]	; (8013268 <face_detection_configure_activations+0x12f0>)
 8013194:	6093      	str	r3, [r2, #8]
    conv2d_135_scratch0_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 23032);
 8013196:	4b23      	ldr	r3, [pc, #140]	; (8013224 <face_detection_configure_activations+0x12ac>)
 8013198:	681a      	ldr	r2, [r3, #0]
 801319a:	f645 13f8 	movw	r3, #23032	; 0x59f8
 801319e:	4413      	add	r3, r2
 80131a0:	4a31      	ldr	r2, [pc, #196]	; (8013268 <face_detection_configure_activations+0x12f0>)
 80131a2:	60d3      	str	r3, [r2, #12]
    
    conv2d_135_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 29504);
 80131a4:	4b1f      	ldr	r3, [pc, #124]	; (8013224 <face_detection_configure_activations+0x12ac>)
 80131a6:	681a      	ldr	r2, [r3, #0]
 80131a8:	f247 3340 	movw	r3, #29504	; 0x7340
 80131ac:	4413      	add	r3, r2
 80131ae:	4a2f      	ldr	r2, [pc, #188]	; (801326c <face_detection_configure_activations+0x12f4>)
 80131b0:	6093      	str	r3, [r2, #8]
    conv2d_135_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 29504);
 80131b2:	4b1c      	ldr	r3, [pc, #112]	; (8013224 <face_detection_configure_activations+0x12ac>)
 80131b4:	681a      	ldr	r2, [r3, #0]
 80131b6:	f247 3340 	movw	r3, #29504	; 0x7340
 80131ba:	4413      	add	r3, r2
 80131bc:	4a2b      	ldr	r2, [pc, #172]	; (801326c <face_detection_configure_activations+0x12f4>)
 80131be:	60d3      	str	r3, [r2, #12]
    
    concat_140_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 77504);
 80131c0:	4b18      	ldr	r3, [pc, #96]	; (8013224 <face_detection_configure_activations+0x12ac>)
 80131c2:	681a      	ldr	r2, [r3, #0]
 80131c4:	4b1d      	ldr	r3, [pc, #116]	; (801323c <face_detection_configure_activations+0x12c4>)
 80131c6:	4413      	add	r3, r2
 80131c8:	4a29      	ldr	r2, [pc, #164]	; (8013270 <face_detection_configure_activations+0x12f8>)
 80131ca:	6093      	str	r3, [r2, #8]
    concat_140_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 77504);
 80131cc:	4b15      	ldr	r3, [pc, #84]	; (8013224 <face_detection_configure_activations+0x12ac>)
 80131ce:	681a      	ldr	r2, [r3, #0]
 80131d0:	4b1a      	ldr	r3, [pc, #104]	; (801323c <face_detection_configure_activations+0x12c4>)
 80131d2:	4413      	add	r3, r2
 80131d4:	4a26      	ldr	r2, [pc, #152]	; (8013270 <face_detection_configure_activations+0x12f8>)
 80131d6:	60d3      	str	r3, [r2, #12]
    
    concat_150_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 0);
 80131d8:	4b12      	ldr	r3, [pc, #72]	; (8013224 <face_detection_configure_activations+0x12ac>)
 80131da:	681b      	ldr	r3, [r3, #0]
 80131dc:	4a25      	ldr	r2, [pc, #148]	; (8013274 <face_detection_configure_activations+0x12fc>)
 80131de:	6093      	str	r3, [r2, #8]
    concat_150_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 0);
 80131e0:	4b10      	ldr	r3, [pc, #64]	; (8013224 <face_detection_configure_activations+0x12ac>)
 80131e2:	681b      	ldr	r3, [r3, #0]
 80131e4:	4a23      	ldr	r2, [pc, #140]	; (8013274 <face_detection_configure_activations+0x12fc>)
 80131e6:	60d3      	str	r3, [r2, #12]
    
    conversion_151_output_array.data = AI_PTR(g_face_detection_activations_map[0] + 38300);
 80131e8:	4b0e      	ldr	r3, [pc, #56]	; (8013224 <face_detection_configure_activations+0x12ac>)
 80131ea:	681a      	ldr	r2, [r3, #0]
 80131ec:	f249 539c 	movw	r3, #38300	; 0x959c
 80131f0:	4413      	add	r3, r2
 80131f2:	4a21      	ldr	r2, [pc, #132]	; (8013278 <face_detection_configure_activations+0x1300>)
 80131f4:	6093      	str	r3, [r2, #8]
    conversion_151_output_array.data_start = AI_PTR(g_face_detection_activations_map[0] + 38300);
 80131f6:	4b0b      	ldr	r3, [pc, #44]	; (8013224 <face_detection_configure_activations+0x12ac>)
 80131f8:	681a      	ldr	r2, [r3, #0]
 80131fa:	f249 539c 	movw	r3, #38300	; 0x959c
 80131fe:	4413      	add	r3, r2
 8013200:	4a1d      	ldr	r2, [pc, #116]	; (8013278 <face_detection_configure_activations+0x1300>)
 8013202:	60d3      	str	r3, [r2, #12]
    
    return true;
 8013204:	2301      	movs	r3, #1
 8013206:	e005      	b.n	8013214 <face_detection_configure_activations+0x129c>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8013208:	2213      	movs	r2, #19
 801320a:	2130      	movs	r1, #48	; 0x30
 801320c:	6878      	ldr	r0, [r7, #4]
 801320e:	f001 fc09 	bl	8014a24 <ai_platform_network_set_error>
  return false;
 8013212:	2300      	movs	r3, #0
}
 8013214:	4618      	mov	r0, r3
 8013216:	3708      	adds	r7, #8
 8013218:	46bd      	mov	sp, r7
 801321a:	bd80      	pop	{r7, pc}
 801321c:	00012380 	.word	0x00012380
 8013220:	240003f8 	.word	0x240003f8
 8013224:	2405ded0 	.word	0x2405ded0
 8013228:	24000ca8 	.word	0x24000ca8
 801322c:	24000cb8 	.word	0x24000cb8
 8013230:	24000428 	.word	0x24000428
 8013234:	24000cd8 	.word	0x24000cd8
 8013238:	24000448 	.word	0x24000448
 801323c:	00012ec0 	.word	0x00012ec0
 8013240:	24000ce8 	.word	0x24000ce8
 8013244:	24000d08 	.word	0x24000d08
 8013248:	24000d18 	.word	0x24000d18
 801324c:	24000468 	.word	0x24000468
 8013250:	24000d38 	.word	0x24000d38
 8013254:	24000d48 	.word	0x24000d48
 8013258:	24000d68 	.word	0x24000d68
 801325c:	24000d78 	.word	0x24000d78
 8013260:	24000d98 	.word	0x24000d98
 8013264:	24000da8 	.word	0x24000da8
 8013268:	24000488 	.word	0x24000488
 801326c:	24000dc8 	.word	0x24000dc8
 8013270:	24000dd8 	.word	0x24000dd8
 8013274:	24000df8 	.word	0x24000df8
 8013278:	24000e08 	.word	0x24000e08

0801327c <face_detection_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool face_detection_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 801327c:	b580      	push	{r7, lr}
 801327e:	b082      	sub	sp, #8
 8013280:	af00      	add	r7, sp, #0
 8013282:	6078      	str	r0, [r7, #4]
 8013284:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_face_detection_weights_map, 1, params)) {
 8013286:	683a      	ldr	r2, [r7, #0]
 8013288:	2101      	movs	r1, #1
 801328a:	4898      	ldr	r0, [pc, #608]	; (80134ec <face_detection_configure_weights+0x270>)
 801328c:	f001 f9f4 	bl	8014678 <ai_platform_get_weights_map>
 8013290:	4603      	mov	r3, r0
 8013292:	2b00      	cmp	r3, #0
 8013294:	f001 8050 	beq.w	8014338 <face_detection_configure_weights+0x10bc>
    /* Updating weights (byte) offsets */
    
    conv2d_6_bias_array.format |= AI_FMT_FLAG_CONST;
 8013298:	4b95      	ldr	r3, [pc, #596]	; (80134f0 <face_detection_configure_weights+0x274>)
 801329a:	681b      	ldr	r3, [r3, #0]
 801329c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80132a0:	4a93      	ldr	r2, [pc, #588]	; (80134f0 <face_detection_configure_weights+0x274>)
 80132a2:	6013      	str	r3, [r2, #0]
    conv2d_6_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 0);
 80132a4:	4b91      	ldr	r3, [pc, #580]	; (80134ec <face_detection_configure_weights+0x270>)
 80132a6:	681b      	ldr	r3, [r3, #0]
 80132a8:	4a91      	ldr	r2, [pc, #580]	; (80134f0 <face_detection_configure_weights+0x274>)
 80132aa:	6093      	str	r3, [r2, #8]
    conv2d_6_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 0);
 80132ac:	4b8f      	ldr	r3, [pc, #572]	; (80134ec <face_detection_configure_weights+0x270>)
 80132ae:	681b      	ldr	r3, [r3, #0]
 80132b0:	4a8f      	ldr	r2, [pc, #572]	; (80134f0 <face_detection_configure_weights+0x274>)
 80132b2:	60d3      	str	r3, [r2, #12]
    
    conv2d_7_weights_array.format |= AI_FMT_FLAG_CONST;
 80132b4:	4b8f      	ldr	r3, [pc, #572]	; (80134f4 <face_detection_configure_weights+0x278>)
 80132b6:	681b      	ldr	r3, [r3, #0]
 80132b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80132bc:	4a8d      	ldr	r2, [pc, #564]	; (80134f4 <face_detection_configure_weights+0x278>)
 80132be:	6013      	str	r3, [r2, #0]
    conv2d_7_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 128);
 80132c0:	4b8a      	ldr	r3, [pc, #552]	; (80134ec <face_detection_configure_weights+0x270>)
 80132c2:	681b      	ldr	r3, [r3, #0]
 80132c4:	3380      	adds	r3, #128	; 0x80
 80132c6:	4a8b      	ldr	r2, [pc, #556]	; (80134f4 <face_detection_configure_weights+0x278>)
 80132c8:	6093      	str	r3, [r2, #8]
    conv2d_7_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 128);
 80132ca:	4b88      	ldr	r3, [pc, #544]	; (80134ec <face_detection_configure_weights+0x270>)
 80132cc:	681b      	ldr	r3, [r3, #0]
 80132ce:	3380      	adds	r3, #128	; 0x80
 80132d0:	4a88      	ldr	r2, [pc, #544]	; (80134f4 <face_detection_configure_weights+0x278>)
 80132d2:	60d3      	str	r3, [r2, #12]
    
    conv2d_7_bias_array.format |= AI_FMT_FLAG_CONST;
 80132d4:	4b88      	ldr	r3, [pc, #544]	; (80134f8 <face_detection_configure_weights+0x27c>)
 80132d6:	681b      	ldr	r3, [r3, #0]
 80132d8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80132dc:	4a86      	ldr	r2, [pc, #536]	; (80134f8 <face_detection_configure_weights+0x27c>)
 80132de:	6013      	str	r3, [r2, #0]
    conv2d_7_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 416);
 80132e0:	4b82      	ldr	r3, [pc, #520]	; (80134ec <face_detection_configure_weights+0x270>)
 80132e2:	681b      	ldr	r3, [r3, #0]
 80132e4:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 80132e8:	4a83      	ldr	r2, [pc, #524]	; (80134f8 <face_detection_configure_weights+0x27c>)
 80132ea:	6093      	str	r3, [r2, #8]
    conv2d_7_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 416);
 80132ec:	4b7f      	ldr	r3, [pc, #508]	; (80134ec <face_detection_configure_weights+0x270>)
 80132ee:	681b      	ldr	r3, [r3, #0]
 80132f0:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 80132f4:	4a80      	ldr	r2, [pc, #512]	; (80134f8 <face_detection_configure_weights+0x27c>)
 80132f6:	60d3      	str	r3, [r2, #12]
    
    conv2d_8_weights_array.format |= AI_FMT_FLAG_CONST;
 80132f8:	4b80      	ldr	r3, [pc, #512]	; (80134fc <face_detection_configure_weights+0x280>)
 80132fa:	681b      	ldr	r3, [r3, #0]
 80132fc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013300:	4a7e      	ldr	r2, [pc, #504]	; (80134fc <face_detection_configure_weights+0x280>)
 8013302:	6013      	str	r3, [r2, #0]
    conv2d_8_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 544);
 8013304:	4b79      	ldr	r3, [pc, #484]	; (80134ec <face_detection_configure_weights+0x270>)
 8013306:	681b      	ldr	r3, [r3, #0]
 8013308:	f503 7308 	add.w	r3, r3, #544	; 0x220
 801330c:	4a7b      	ldr	r2, [pc, #492]	; (80134fc <face_detection_configure_weights+0x280>)
 801330e:	6093      	str	r3, [r2, #8]
    conv2d_8_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 544);
 8013310:	4b76      	ldr	r3, [pc, #472]	; (80134ec <face_detection_configure_weights+0x270>)
 8013312:	681b      	ldr	r3, [r3, #0]
 8013314:	f503 7308 	add.w	r3, r3, #544	; 0x220
 8013318:	4a78      	ldr	r2, [pc, #480]	; (80134fc <face_detection_configure_weights+0x280>)
 801331a:	60d3      	str	r3, [r2, #12]
    
    conv2d_8_bias_array.format |= AI_FMT_FLAG_CONST;
 801331c:	4b78      	ldr	r3, [pc, #480]	; (8013500 <face_detection_configure_weights+0x284>)
 801331e:	681b      	ldr	r3, [r3, #0]
 8013320:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013324:	4a76      	ldr	r2, [pc, #472]	; (8013500 <face_detection_configure_weights+0x284>)
 8013326:	6013      	str	r3, [r2, #0]
    conv2d_8_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 1568);
 8013328:	4b70      	ldr	r3, [pc, #448]	; (80134ec <face_detection_configure_weights+0x270>)
 801332a:	681b      	ldr	r3, [r3, #0]
 801332c:	f503 63c4 	add.w	r3, r3, #1568	; 0x620
 8013330:	4a73      	ldr	r2, [pc, #460]	; (8013500 <face_detection_configure_weights+0x284>)
 8013332:	6093      	str	r3, [r2, #8]
    conv2d_8_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 1568);
 8013334:	4b6d      	ldr	r3, [pc, #436]	; (80134ec <face_detection_configure_weights+0x270>)
 8013336:	681b      	ldr	r3, [r3, #0]
 8013338:	f503 63c4 	add.w	r3, r3, #1568	; 0x620
 801333c:	4a70      	ldr	r2, [pc, #448]	; (8013500 <face_detection_configure_weights+0x284>)
 801333e:	60d3      	str	r3, [r2, #12]
    
    conv2d_10_weights_array.format |= AI_FMT_FLAG_CONST;
 8013340:	4b70      	ldr	r3, [pc, #448]	; (8013504 <face_detection_configure_weights+0x288>)
 8013342:	681b      	ldr	r3, [r3, #0]
 8013344:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013348:	4a6e      	ldr	r2, [pc, #440]	; (8013504 <face_detection_configure_weights+0x288>)
 801334a:	6013      	str	r3, [r2, #0]
    conv2d_10_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 1696);
 801334c:	4b67      	ldr	r3, [pc, #412]	; (80134ec <face_detection_configure_weights+0x270>)
 801334e:	681b      	ldr	r3, [r3, #0]
 8013350:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 8013354:	4a6b      	ldr	r2, [pc, #428]	; (8013504 <face_detection_configure_weights+0x288>)
 8013356:	6093      	str	r3, [r2, #8]
    conv2d_10_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 1696);
 8013358:	4b64      	ldr	r3, [pc, #400]	; (80134ec <face_detection_configure_weights+0x270>)
 801335a:	681b      	ldr	r3, [r3, #0]
 801335c:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 8013360:	4a68      	ldr	r2, [pc, #416]	; (8013504 <face_detection_configure_weights+0x288>)
 8013362:	60d3      	str	r3, [r2, #12]
    
    conv2d_10_bias_array.format |= AI_FMT_FLAG_CONST;
 8013364:	4b68      	ldr	r3, [pc, #416]	; (8013508 <face_detection_configure_weights+0x28c>)
 8013366:	681b      	ldr	r3, [r3, #0]
 8013368:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801336c:	4a66      	ldr	r2, [pc, #408]	; (8013508 <face_detection_configure_weights+0x28c>)
 801336e:	6013      	str	r3, [r2, #0]
    conv2d_10_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 1984);
 8013370:	4b5e      	ldr	r3, [pc, #376]	; (80134ec <face_detection_configure_weights+0x270>)
 8013372:	681b      	ldr	r3, [r3, #0]
 8013374:	f503 63f8 	add.w	r3, r3, #1984	; 0x7c0
 8013378:	4a63      	ldr	r2, [pc, #396]	; (8013508 <face_detection_configure_weights+0x28c>)
 801337a:	6093      	str	r3, [r2, #8]
    conv2d_10_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 1984);
 801337c:	4b5b      	ldr	r3, [pc, #364]	; (80134ec <face_detection_configure_weights+0x270>)
 801337e:	681b      	ldr	r3, [r3, #0]
 8013380:	f503 63f8 	add.w	r3, r3, #1984	; 0x7c0
 8013384:	4a60      	ldr	r2, [pc, #384]	; (8013508 <face_detection_configure_weights+0x28c>)
 8013386:	60d3      	str	r3, [r2, #12]
    
    conv2d_11_weights_array.format |= AI_FMT_FLAG_CONST;
 8013388:	4b60      	ldr	r3, [pc, #384]	; (801350c <face_detection_configure_weights+0x290>)
 801338a:	681b      	ldr	r3, [r3, #0]
 801338c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013390:	4a5e      	ldr	r2, [pc, #376]	; (801350c <face_detection_configure_weights+0x290>)
 8013392:	6013      	str	r3, [r2, #0]
    conv2d_11_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 2112);
 8013394:	4b55      	ldr	r3, [pc, #340]	; (80134ec <face_detection_configure_weights+0x270>)
 8013396:	681b      	ldr	r3, [r3, #0]
 8013398:	f503 6304 	add.w	r3, r3, #2112	; 0x840
 801339c:	4a5b      	ldr	r2, [pc, #364]	; (801350c <face_detection_configure_weights+0x290>)
 801339e:	6093      	str	r3, [r2, #8]
    conv2d_11_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 2112);
 80133a0:	4b52      	ldr	r3, [pc, #328]	; (80134ec <face_detection_configure_weights+0x270>)
 80133a2:	681b      	ldr	r3, [r3, #0]
 80133a4:	f503 6304 	add.w	r3, r3, #2112	; 0x840
 80133a8:	4a58      	ldr	r2, [pc, #352]	; (801350c <face_detection_configure_weights+0x290>)
 80133aa:	60d3      	str	r3, [r2, #12]
    
    conv2d_11_bias_array.format |= AI_FMT_FLAG_CONST;
 80133ac:	4b58      	ldr	r3, [pc, #352]	; (8013510 <face_detection_configure_weights+0x294>)
 80133ae:	681b      	ldr	r3, [r3, #0]
 80133b0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80133b4:	4a56      	ldr	r2, [pc, #344]	; (8013510 <face_detection_configure_weights+0x294>)
 80133b6:	6013      	str	r3, [r2, #0]
    conv2d_11_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 4160);
 80133b8:	4b4c      	ldr	r3, [pc, #304]	; (80134ec <face_detection_configure_weights+0x270>)
 80133ba:	681b      	ldr	r3, [r3, #0]
 80133bc:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 80133c0:	4a53      	ldr	r2, [pc, #332]	; (8013510 <face_detection_configure_weights+0x294>)
 80133c2:	6093      	str	r3, [r2, #8]
    conv2d_11_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 4160);
 80133c4:	4b49      	ldr	r3, [pc, #292]	; (80134ec <face_detection_configure_weights+0x270>)
 80133c6:	681b      	ldr	r3, [r3, #0]
 80133c8:	f503 5382 	add.w	r3, r3, #4160	; 0x1040
 80133cc:	4a50      	ldr	r2, [pc, #320]	; (8013510 <face_detection_configure_weights+0x294>)
 80133ce:	60d3      	str	r3, [r2, #12]
    
    conv2d_12_weights_array.format |= AI_FMT_FLAG_CONST;
 80133d0:	4b50      	ldr	r3, [pc, #320]	; (8013514 <face_detection_configure_weights+0x298>)
 80133d2:	681b      	ldr	r3, [r3, #0]
 80133d4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80133d8:	4a4e      	ldr	r2, [pc, #312]	; (8013514 <face_detection_configure_weights+0x298>)
 80133da:	6013      	str	r3, [r2, #0]
    conv2d_12_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 4416);
 80133dc:	4b43      	ldr	r3, [pc, #268]	; (80134ec <face_detection_configure_weights+0x270>)
 80133de:	681b      	ldr	r3, [r3, #0]
 80133e0:	f503 538a 	add.w	r3, r3, #4416	; 0x1140
 80133e4:	4a4b      	ldr	r2, [pc, #300]	; (8013514 <face_detection_configure_weights+0x298>)
 80133e6:	6093      	str	r3, [r2, #8]
    conv2d_12_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 4416);
 80133e8:	4b40      	ldr	r3, [pc, #256]	; (80134ec <face_detection_configure_weights+0x270>)
 80133ea:	681b      	ldr	r3, [r3, #0]
 80133ec:	f503 538a 	add.w	r3, r3, #4416	; 0x1140
 80133f0:	4a48      	ldr	r2, [pc, #288]	; (8013514 <face_detection_configure_weights+0x298>)
 80133f2:	60d3      	str	r3, [r2, #12]
    
    conv2d_12_bias_array.format |= AI_FMT_FLAG_CONST;
 80133f4:	4b48      	ldr	r3, [pc, #288]	; (8013518 <face_detection_configure_weights+0x29c>)
 80133f6:	681b      	ldr	r3, [r3, #0]
 80133f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80133fc:	4a46      	ldr	r2, [pc, #280]	; (8013518 <face_detection_configure_weights+0x29c>)
 80133fe:	6013      	str	r3, [r2, #0]
    conv2d_12_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 4992);
 8013400:	4b3a      	ldr	r3, [pc, #232]	; (80134ec <face_detection_configure_weights+0x270>)
 8013402:	681b      	ldr	r3, [r3, #0]
 8013404:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8013408:	4a43      	ldr	r2, [pc, #268]	; (8013518 <face_detection_configure_weights+0x29c>)
 801340a:	6093      	str	r3, [r2, #8]
    conv2d_12_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 4992);
 801340c:	4b37      	ldr	r3, [pc, #220]	; (80134ec <face_detection_configure_weights+0x270>)
 801340e:	681b      	ldr	r3, [r3, #0]
 8013410:	f503 539c 	add.w	r3, r3, #4992	; 0x1380
 8013414:	4a40      	ldr	r2, [pc, #256]	; (8013518 <face_detection_configure_weights+0x29c>)
 8013416:	60d3      	str	r3, [r2, #12]
    
    conv2d_13_weights_array.format |= AI_FMT_FLAG_CONST;
 8013418:	4b40      	ldr	r3, [pc, #256]	; (801351c <face_detection_configure_weights+0x2a0>)
 801341a:	681b      	ldr	r3, [r3, #0]
 801341c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013420:	4a3e      	ldr	r2, [pc, #248]	; (801351c <face_detection_configure_weights+0x2a0>)
 8013422:	6013      	str	r3, [r2, #0]
    conv2d_13_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 5248);
 8013424:	4b31      	ldr	r3, [pc, #196]	; (80134ec <face_detection_configure_weights+0x270>)
 8013426:	681b      	ldr	r3, [r3, #0]
 8013428:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
 801342c:	4a3b      	ldr	r2, [pc, #236]	; (801351c <face_detection_configure_weights+0x2a0>)
 801342e:	6093      	str	r3, [r2, #8]
    conv2d_13_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 5248);
 8013430:	4b2e      	ldr	r3, [pc, #184]	; (80134ec <face_detection_configure_weights+0x270>)
 8013432:	681b      	ldr	r3, [r3, #0]
 8013434:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
 8013438:	4a38      	ldr	r2, [pc, #224]	; (801351c <face_detection_configure_weights+0x2a0>)
 801343a:	60d3      	str	r3, [r2, #12]
    
    conv2d_13_bias_array.format |= AI_FMT_FLAG_CONST;
 801343c:	4b38      	ldr	r3, [pc, #224]	; (8013520 <face_detection_configure_weights+0x2a4>)
 801343e:	681b      	ldr	r3, [r3, #0]
 8013440:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013444:	4a36      	ldr	r2, [pc, #216]	; (8013520 <face_detection_configure_weights+0x2a4>)
 8013446:	6013      	str	r3, [r2, #0]
    conv2d_13_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 9344);
 8013448:	4b28      	ldr	r3, [pc, #160]	; (80134ec <face_detection_configure_weights+0x270>)
 801344a:	681b      	ldr	r3, [r3, #0]
 801344c:	f503 5312 	add.w	r3, r3, #9344	; 0x2480
 8013450:	4a33      	ldr	r2, [pc, #204]	; (8013520 <face_detection_configure_weights+0x2a4>)
 8013452:	6093      	str	r3, [r2, #8]
    conv2d_13_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 9344);
 8013454:	4b25      	ldr	r3, [pc, #148]	; (80134ec <face_detection_configure_weights+0x270>)
 8013456:	681b      	ldr	r3, [r3, #0]
 8013458:	f503 5312 	add.w	r3, r3, #9344	; 0x2480
 801345c:	4a30      	ldr	r2, [pc, #192]	; (8013520 <face_detection_configure_weights+0x2a4>)
 801345e:	60d3      	str	r3, [r2, #12]
    
    conv2d_16_weights_array.format |= AI_FMT_FLAG_CONST;
 8013460:	4b30      	ldr	r3, [pc, #192]	; (8013524 <face_detection_configure_weights+0x2a8>)
 8013462:	681b      	ldr	r3, [r3, #0]
 8013464:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013468:	4a2e      	ldr	r2, [pc, #184]	; (8013524 <face_detection_configure_weights+0x2a8>)
 801346a:	6013      	str	r3, [r2, #0]
    conv2d_16_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 9600);
 801346c:	4b1f      	ldr	r3, [pc, #124]	; (80134ec <face_detection_configure_weights+0x270>)
 801346e:	681b      	ldr	r3, [r3, #0]
 8013470:	f503 5316 	add.w	r3, r3, #9600	; 0x2580
 8013474:	4a2b      	ldr	r2, [pc, #172]	; (8013524 <face_detection_configure_weights+0x2a8>)
 8013476:	6093      	str	r3, [r2, #8]
    conv2d_16_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 9600);
 8013478:	4b1c      	ldr	r3, [pc, #112]	; (80134ec <face_detection_configure_weights+0x270>)
 801347a:	681b      	ldr	r3, [r3, #0]
 801347c:	f503 5316 	add.w	r3, r3, #9600	; 0x2580
 8013480:	4a28      	ldr	r2, [pc, #160]	; (8013524 <face_detection_configure_weights+0x2a8>)
 8013482:	60d3      	str	r3, [r2, #12]
    
    conv2d_16_bias_array.format |= AI_FMT_FLAG_CONST;
 8013484:	4b28      	ldr	r3, [pc, #160]	; (8013528 <face_detection_configure_weights+0x2ac>)
 8013486:	681b      	ldr	r3, [r3, #0]
 8013488:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801348c:	4a26      	ldr	r2, [pc, #152]	; (8013528 <face_detection_configure_weights+0x2ac>)
 801348e:	6013      	str	r3, [r2, #0]
    conv2d_16_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 10176);
 8013490:	4b16      	ldr	r3, [pc, #88]	; (80134ec <face_detection_configure_weights+0x270>)
 8013492:	681b      	ldr	r3, [r3, #0]
 8013494:	f503 531f 	add.w	r3, r3, #10176	; 0x27c0
 8013498:	4a23      	ldr	r2, [pc, #140]	; (8013528 <face_detection_configure_weights+0x2ac>)
 801349a:	6093      	str	r3, [r2, #8]
    conv2d_16_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 10176);
 801349c:	4b13      	ldr	r3, [pc, #76]	; (80134ec <face_detection_configure_weights+0x270>)
 801349e:	681b      	ldr	r3, [r3, #0]
 80134a0:	f503 531f 	add.w	r3, r3, #10176	; 0x27c0
 80134a4:	4a20      	ldr	r2, [pc, #128]	; (8013528 <face_detection_configure_weights+0x2ac>)
 80134a6:	60d3      	str	r3, [r2, #12]
    
    conv2d_17_weights_array.format |= AI_FMT_FLAG_CONST;
 80134a8:	4b20      	ldr	r3, [pc, #128]	; (801352c <face_detection_configure_weights+0x2b0>)
 80134aa:	681b      	ldr	r3, [r3, #0]
 80134ac:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80134b0:	4a1e      	ldr	r2, [pc, #120]	; (801352c <face_detection_configure_weights+0x2b0>)
 80134b2:	6013      	str	r3, [r2, #0]
    conv2d_17_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 10432);
 80134b4:	4b0d      	ldr	r3, [pc, #52]	; (80134ec <face_detection_configure_weights+0x270>)
 80134b6:	681b      	ldr	r3, [r3, #0]
 80134b8:	f503 5323 	add.w	r3, r3, #10432	; 0x28c0
 80134bc:	4a1b      	ldr	r2, [pc, #108]	; (801352c <face_detection_configure_weights+0x2b0>)
 80134be:	6093      	str	r3, [r2, #8]
    conv2d_17_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 10432);
 80134c0:	4b0a      	ldr	r3, [pc, #40]	; (80134ec <face_detection_configure_weights+0x270>)
 80134c2:	681b      	ldr	r3, [r3, #0]
 80134c4:	f503 5323 	add.w	r3, r3, #10432	; 0x28c0
 80134c8:	4a18      	ldr	r2, [pc, #96]	; (801352c <face_detection_configure_weights+0x2b0>)
 80134ca:	60d3      	str	r3, [r2, #12]
    
    conv2d_17_bias_array.format |= AI_FMT_FLAG_CONST;
 80134cc:	4b18      	ldr	r3, [pc, #96]	; (8013530 <face_detection_configure_weights+0x2b4>)
 80134ce:	681b      	ldr	r3, [r3, #0]
 80134d0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80134d4:	4a16      	ldr	r2, [pc, #88]	; (8013530 <face_detection_configure_weights+0x2b4>)
 80134d6:	6013      	str	r3, [r2, #0]
    conv2d_17_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 18624);
 80134d8:	4b04      	ldr	r3, [pc, #16]	; (80134ec <face_detection_configure_weights+0x270>)
 80134da:	681a      	ldr	r2, [r3, #0]
 80134dc:	f644 03c0 	movw	r3, #18624	; 0x48c0
 80134e0:	4413      	add	r3, r2
 80134e2:	4a13      	ldr	r2, [pc, #76]	; (8013530 <face_detection_configure_weights+0x2b4>)
 80134e4:	6093      	str	r3, [r2, #8]
    conv2d_17_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 18624);
 80134e6:	4b01      	ldr	r3, [pc, #4]	; (80134ec <face_detection_configure_weights+0x270>)
 80134e8:	681a      	ldr	r2, [r3, #0]
 80134ea:	e023      	b.n	8013534 <face_detection_configure_weights+0x2b8>
 80134ec:	2405ded4 	.word	0x2405ded4
 80134f0:	24000058 	.word	0x24000058
 80134f4:	24000078 	.word	0x24000078
 80134f8:	24000098 	.word	0x24000098
 80134fc:	240000b8 	.word	0x240000b8
 8013500:	240000d8 	.word	0x240000d8
 8013504:	240000f8 	.word	0x240000f8
 8013508:	24000118 	.word	0x24000118
 801350c:	24000138 	.word	0x24000138
 8013510:	24000168 	.word	0x24000168
 8013514:	24000188 	.word	0x24000188
 8013518:	240001a8 	.word	0x240001a8
 801351c:	240001c8 	.word	0x240001c8
 8013520:	240001e8 	.word	0x240001e8
 8013524:	24000208 	.word	0x24000208
 8013528:	24000228 	.word	0x24000228
 801352c:	24000248 	.word	0x24000248
 8013530:	24000268 	.word	0x24000268
 8013534:	f644 03c0 	movw	r3, #18624	; 0x48c0
 8013538:	4413      	add	r3, r2
 801353a:	4a99      	ldr	r2, [pc, #612]	; (80137a0 <face_detection_configure_weights+0x524>)
 801353c:	60d3      	str	r3, [r2, #12]
    
    conv2d_18_weights_array.format |= AI_FMT_FLAG_CONST;
 801353e:	4b99      	ldr	r3, [pc, #612]	; (80137a4 <face_detection_configure_weights+0x528>)
 8013540:	681b      	ldr	r3, [r3, #0]
 8013542:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013546:	4a97      	ldr	r2, [pc, #604]	; (80137a4 <face_detection_configure_weights+0x528>)
 8013548:	6013      	str	r3, [r2, #0]
    conv2d_18_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 19136);
 801354a:	4b97      	ldr	r3, [pc, #604]	; (80137a8 <face_detection_configure_weights+0x52c>)
 801354c:	681a      	ldr	r2, [r3, #0]
 801354e:	f644 23c0 	movw	r3, #19136	; 0x4ac0
 8013552:	4413      	add	r3, r2
 8013554:	4a93      	ldr	r2, [pc, #588]	; (80137a4 <face_detection_configure_weights+0x528>)
 8013556:	6093      	str	r3, [r2, #8]
    conv2d_18_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 19136);
 8013558:	4b93      	ldr	r3, [pc, #588]	; (80137a8 <face_detection_configure_weights+0x52c>)
 801355a:	681a      	ldr	r2, [r3, #0]
 801355c:	f644 23c0 	movw	r3, #19136	; 0x4ac0
 8013560:	4413      	add	r3, r2
 8013562:	4a90      	ldr	r2, [pc, #576]	; (80137a4 <face_detection_configure_weights+0x528>)
 8013564:	60d3      	str	r3, [r2, #12]
    
    conv2d_18_bias_array.format |= AI_FMT_FLAG_CONST;
 8013566:	4b91      	ldr	r3, [pc, #580]	; (80137ac <face_detection_configure_weights+0x530>)
 8013568:	681b      	ldr	r3, [r3, #0]
 801356a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801356e:	4a8f      	ldr	r2, [pc, #572]	; (80137ac <face_detection_configure_weights+0x530>)
 8013570:	6013      	str	r3, [r2, #0]
    conv2d_18_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 20288);
 8013572:	4b8d      	ldr	r3, [pc, #564]	; (80137a8 <face_detection_configure_weights+0x52c>)
 8013574:	681a      	ldr	r2, [r3, #0]
 8013576:	f644 7340 	movw	r3, #20288	; 0x4f40
 801357a:	4413      	add	r3, r2
 801357c:	4a8b      	ldr	r2, [pc, #556]	; (80137ac <face_detection_configure_weights+0x530>)
 801357e:	6093      	str	r3, [r2, #8]
    conv2d_18_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 20288);
 8013580:	4b89      	ldr	r3, [pc, #548]	; (80137a8 <face_detection_configure_weights+0x52c>)
 8013582:	681a      	ldr	r2, [r3, #0]
 8013584:	f644 7340 	movw	r3, #20288	; 0x4f40
 8013588:	4413      	add	r3, r2
 801358a:	4a88      	ldr	r2, [pc, #544]	; (80137ac <face_detection_configure_weights+0x530>)
 801358c:	60d3      	str	r3, [r2, #12]
    
    conv2d_19_weights_array.format |= AI_FMT_FLAG_CONST;
 801358e:	4b88      	ldr	r3, [pc, #544]	; (80137b0 <face_detection_configure_weights+0x534>)
 8013590:	681b      	ldr	r3, [r3, #0]
 8013592:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013596:	4a86      	ldr	r2, [pc, #536]	; (80137b0 <face_detection_configure_weights+0x534>)
 8013598:	6013      	str	r3, [r2, #0]
    conv2d_19_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 20800);
 801359a:	4b83      	ldr	r3, [pc, #524]	; (80137a8 <face_detection_configure_weights+0x52c>)
 801359c:	681a      	ldr	r2, [r3, #0]
 801359e:	f245 1340 	movw	r3, #20800	; 0x5140
 80135a2:	4413      	add	r3, r2
 80135a4:	4a82      	ldr	r2, [pc, #520]	; (80137b0 <face_detection_configure_weights+0x534>)
 80135a6:	6093      	str	r3, [r2, #8]
    conv2d_19_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 20800);
 80135a8:	4b7f      	ldr	r3, [pc, #508]	; (80137a8 <face_detection_configure_weights+0x52c>)
 80135aa:	681a      	ldr	r2, [r3, #0]
 80135ac:	f245 1340 	movw	r3, #20800	; 0x5140
 80135b0:	4413      	add	r3, r2
 80135b2:	4a7f      	ldr	r2, [pc, #508]	; (80137b0 <face_detection_configure_weights+0x534>)
 80135b4:	60d3      	str	r3, [r2, #12]
    
    conv2d_19_bias_array.format |= AI_FMT_FLAG_CONST;
 80135b6:	4b7f      	ldr	r3, [pc, #508]	; (80137b4 <face_detection_configure_weights+0x538>)
 80135b8:	681b      	ldr	r3, [r3, #0]
 80135ba:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80135be:	4a7d      	ldr	r2, [pc, #500]	; (80137b4 <face_detection_configure_weights+0x538>)
 80135c0:	6013      	str	r3, [r2, #0]
    conv2d_19_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 37184);
 80135c2:	4b79      	ldr	r3, [pc, #484]	; (80137a8 <face_detection_configure_weights+0x52c>)
 80135c4:	681a      	ldr	r2, [r3, #0]
 80135c6:	f249 1340 	movw	r3, #37184	; 0x9140
 80135ca:	4413      	add	r3, r2
 80135cc:	4a79      	ldr	r2, [pc, #484]	; (80137b4 <face_detection_configure_weights+0x538>)
 80135ce:	6093      	str	r3, [r2, #8]
    conv2d_19_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 37184);
 80135d0:	4b75      	ldr	r3, [pc, #468]	; (80137a8 <face_detection_configure_weights+0x52c>)
 80135d2:	681a      	ldr	r2, [r3, #0]
 80135d4:	f249 1340 	movw	r3, #37184	; 0x9140
 80135d8:	4413      	add	r3, r2
 80135da:	4a76      	ldr	r2, [pc, #472]	; (80137b4 <face_detection_configure_weights+0x538>)
 80135dc:	60d3      	str	r3, [r2, #12]
    
    conv2d_20_weights_array.format |= AI_FMT_FLAG_CONST;
 80135de:	4b76      	ldr	r3, [pc, #472]	; (80137b8 <face_detection_configure_weights+0x53c>)
 80135e0:	681b      	ldr	r3, [r3, #0]
 80135e2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80135e6:	4a74      	ldr	r2, [pc, #464]	; (80137b8 <face_detection_configure_weights+0x53c>)
 80135e8:	6013      	str	r3, [r2, #0]
    conv2d_20_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 37696);
 80135ea:	4b6f      	ldr	r3, [pc, #444]	; (80137a8 <face_detection_configure_weights+0x52c>)
 80135ec:	681a      	ldr	r2, [r3, #0]
 80135ee:	f249 3340 	movw	r3, #37696	; 0x9340
 80135f2:	4413      	add	r3, r2
 80135f4:	4a70      	ldr	r2, [pc, #448]	; (80137b8 <face_detection_configure_weights+0x53c>)
 80135f6:	6093      	str	r3, [r2, #8]
    conv2d_20_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 37696);
 80135f8:	4b6b      	ldr	r3, [pc, #428]	; (80137a8 <face_detection_configure_weights+0x52c>)
 80135fa:	681a      	ldr	r2, [r3, #0]
 80135fc:	f249 3340 	movw	r3, #37696	; 0x9340
 8013600:	4413      	add	r3, r2
 8013602:	4a6d      	ldr	r2, [pc, #436]	; (80137b8 <face_detection_configure_weights+0x53c>)
 8013604:	60d3      	str	r3, [r2, #12]
    
    conv2d_20_bias_array.format |= AI_FMT_FLAG_CONST;
 8013606:	4b6d      	ldr	r3, [pc, #436]	; (80137bc <face_detection_configure_weights+0x540>)
 8013608:	681b      	ldr	r3, [r3, #0]
 801360a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801360e:	4a6b      	ldr	r2, [pc, #428]	; (80137bc <face_detection_configure_weights+0x540>)
 8013610:	6013      	str	r3, [r2, #0]
    conv2d_20_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 38848);
 8013612:	4b65      	ldr	r3, [pc, #404]	; (80137a8 <face_detection_configure_weights+0x52c>)
 8013614:	681a      	ldr	r2, [r3, #0]
 8013616:	f249 73c0 	movw	r3, #38848	; 0x97c0
 801361a:	4413      	add	r3, r2
 801361c:	4a67      	ldr	r2, [pc, #412]	; (80137bc <face_detection_configure_weights+0x540>)
 801361e:	6093      	str	r3, [r2, #8]
    conv2d_20_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 38848);
 8013620:	4b61      	ldr	r3, [pc, #388]	; (80137a8 <face_detection_configure_weights+0x52c>)
 8013622:	681a      	ldr	r2, [r3, #0]
 8013624:	f249 73c0 	movw	r3, #38848	; 0x97c0
 8013628:	4413      	add	r3, r2
 801362a:	4a64      	ldr	r2, [pc, #400]	; (80137bc <face_detection_configure_weights+0x540>)
 801362c:	60d3      	str	r3, [r2, #12]
    
    conv2d_21_weights_array.format |= AI_FMT_FLAG_CONST;
 801362e:	4b64      	ldr	r3, [pc, #400]	; (80137c0 <face_detection_configure_weights+0x544>)
 8013630:	681b      	ldr	r3, [r3, #0]
 8013632:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013636:	4a62      	ldr	r2, [pc, #392]	; (80137c0 <face_detection_configure_weights+0x544>)
 8013638:	6013      	str	r3, [r2, #0]
    conv2d_21_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 39360);
 801363a:	4b5b      	ldr	r3, [pc, #364]	; (80137a8 <face_detection_configure_weights+0x52c>)
 801363c:	681a      	ldr	r2, [r3, #0]
 801363e:	f649 13c0 	movw	r3, #39360	; 0x99c0
 8013642:	4413      	add	r3, r2
 8013644:	4a5e      	ldr	r2, [pc, #376]	; (80137c0 <face_detection_configure_weights+0x544>)
 8013646:	6093      	str	r3, [r2, #8]
    conv2d_21_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 39360);
 8013648:	4b57      	ldr	r3, [pc, #348]	; (80137a8 <face_detection_configure_weights+0x52c>)
 801364a:	681a      	ldr	r2, [r3, #0]
 801364c:	f649 13c0 	movw	r3, #39360	; 0x99c0
 8013650:	4413      	add	r3, r2
 8013652:	4a5b      	ldr	r2, [pc, #364]	; (80137c0 <face_detection_configure_weights+0x544>)
 8013654:	60d3      	str	r3, [r2, #12]
    
    conv2d_21_bias_array.format |= AI_FMT_FLAG_CONST;
 8013656:	4b5b      	ldr	r3, [pc, #364]	; (80137c4 <face_detection_configure_weights+0x548>)
 8013658:	681b      	ldr	r3, [r3, #0]
 801365a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801365e:	4a59      	ldr	r2, [pc, #356]	; (80137c4 <face_detection_configure_weights+0x548>)
 8013660:	6013      	str	r3, [r2, #0]
    conv2d_21_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 55744);
 8013662:	4b51      	ldr	r3, [pc, #324]	; (80137a8 <face_detection_configure_weights+0x52c>)
 8013664:	681a      	ldr	r2, [r3, #0]
 8013666:	f64d 13c0 	movw	r3, #55744	; 0xd9c0
 801366a:	4413      	add	r3, r2
 801366c:	4a55      	ldr	r2, [pc, #340]	; (80137c4 <face_detection_configure_weights+0x548>)
 801366e:	6093      	str	r3, [r2, #8]
    conv2d_21_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 55744);
 8013670:	4b4d      	ldr	r3, [pc, #308]	; (80137a8 <face_detection_configure_weights+0x52c>)
 8013672:	681a      	ldr	r2, [r3, #0]
 8013674:	f64d 13c0 	movw	r3, #55744	; 0xd9c0
 8013678:	4413      	add	r3, r2
 801367a:	4a52      	ldr	r2, [pc, #328]	; (80137c4 <face_detection_configure_weights+0x548>)
 801367c:	60d3      	str	r3, [r2, #12]
    
    conv2d_22_weights_array.format |= AI_FMT_FLAG_CONST;
 801367e:	4b52      	ldr	r3, [pc, #328]	; (80137c8 <face_detection_configure_weights+0x54c>)
 8013680:	681b      	ldr	r3, [r3, #0]
 8013682:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013686:	4a50      	ldr	r2, [pc, #320]	; (80137c8 <face_detection_configure_weights+0x54c>)
 8013688:	6013      	str	r3, [r2, #0]
    conv2d_22_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 56256);
 801368a:	4b47      	ldr	r3, [pc, #284]	; (80137a8 <face_detection_configure_weights+0x52c>)
 801368c:	681a      	ldr	r2, [r3, #0]
 801368e:	f64d 33c0 	movw	r3, #56256	; 0xdbc0
 8013692:	4413      	add	r3, r2
 8013694:	4a4c      	ldr	r2, [pc, #304]	; (80137c8 <face_detection_configure_weights+0x54c>)
 8013696:	6093      	str	r3, [r2, #8]
    conv2d_22_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 56256);
 8013698:	4b43      	ldr	r3, [pc, #268]	; (80137a8 <face_detection_configure_weights+0x52c>)
 801369a:	681a      	ldr	r2, [r3, #0]
 801369c:	f64d 33c0 	movw	r3, #56256	; 0xdbc0
 80136a0:	4413      	add	r3, r2
 80136a2:	4a49      	ldr	r2, [pc, #292]	; (80137c8 <face_detection_configure_weights+0x54c>)
 80136a4:	60d3      	str	r3, [r2, #12]
    
    conv2d_22_bias_array.format |= AI_FMT_FLAG_CONST;
 80136a6:	4b49      	ldr	r3, [pc, #292]	; (80137cc <face_detection_configure_weights+0x550>)
 80136a8:	681b      	ldr	r3, [r3, #0]
 80136aa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80136ae:	4a47      	ldr	r2, [pc, #284]	; (80137cc <face_detection_configure_weights+0x550>)
 80136b0:	6013      	str	r3, [r2, #0]
    conv2d_22_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 57408);
 80136b2:	4b3d      	ldr	r3, [pc, #244]	; (80137a8 <face_detection_configure_weights+0x52c>)
 80136b4:	681a      	ldr	r2, [r3, #0]
 80136b6:	f24e 0340 	movw	r3, #57408	; 0xe040
 80136ba:	4413      	add	r3, r2
 80136bc:	4a43      	ldr	r2, [pc, #268]	; (80137cc <face_detection_configure_weights+0x550>)
 80136be:	6093      	str	r3, [r2, #8]
    conv2d_22_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 57408);
 80136c0:	4b39      	ldr	r3, [pc, #228]	; (80137a8 <face_detection_configure_weights+0x52c>)
 80136c2:	681a      	ldr	r2, [r3, #0]
 80136c4:	f24e 0340 	movw	r3, #57408	; 0xe040
 80136c8:	4413      	add	r3, r2
 80136ca:	4a40      	ldr	r2, [pc, #256]	; (80137cc <face_detection_configure_weights+0x550>)
 80136cc:	60d3      	str	r3, [r2, #12]
    
    conv2d_23_weights_array.format |= AI_FMT_FLAG_CONST;
 80136ce:	4b40      	ldr	r3, [pc, #256]	; (80137d0 <face_detection_configure_weights+0x554>)
 80136d0:	681b      	ldr	r3, [r3, #0]
 80136d2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80136d6:	4a3e      	ldr	r2, [pc, #248]	; (80137d0 <face_detection_configure_weights+0x554>)
 80136d8:	6013      	str	r3, [r2, #0]
    conv2d_23_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 57920);
 80136da:	4b33      	ldr	r3, [pc, #204]	; (80137a8 <face_detection_configure_weights+0x52c>)
 80136dc:	681a      	ldr	r2, [r3, #0]
 80136de:	f24e 2340 	movw	r3, #57920	; 0xe240
 80136e2:	4413      	add	r3, r2
 80136e4:	4a3a      	ldr	r2, [pc, #232]	; (80137d0 <face_detection_configure_weights+0x554>)
 80136e6:	6093      	str	r3, [r2, #8]
    conv2d_23_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 57920);
 80136e8:	4b2f      	ldr	r3, [pc, #188]	; (80137a8 <face_detection_configure_weights+0x52c>)
 80136ea:	681a      	ldr	r2, [r3, #0]
 80136ec:	f24e 2340 	movw	r3, #57920	; 0xe240
 80136f0:	4413      	add	r3, r2
 80136f2:	4a37      	ldr	r2, [pc, #220]	; (80137d0 <face_detection_configure_weights+0x554>)
 80136f4:	60d3      	str	r3, [r2, #12]
    
    conv2d_23_bias_array.format |= AI_FMT_FLAG_CONST;
 80136f6:	4b37      	ldr	r3, [pc, #220]	; (80137d4 <face_detection_configure_weights+0x558>)
 80136f8:	681b      	ldr	r3, [r3, #0]
 80136fa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80136fe:	4a35      	ldr	r2, [pc, #212]	; (80137d4 <face_detection_configure_weights+0x558>)
 8013700:	6013      	str	r3, [r2, #0]
    conv2d_23_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 74304);
 8013702:	4b29      	ldr	r3, [pc, #164]	; (80137a8 <face_detection_configure_weights+0x52c>)
 8013704:	681a      	ldr	r2, [r3, #0]
 8013706:	4b34      	ldr	r3, [pc, #208]	; (80137d8 <face_detection_configure_weights+0x55c>)
 8013708:	4413      	add	r3, r2
 801370a:	4a32      	ldr	r2, [pc, #200]	; (80137d4 <face_detection_configure_weights+0x558>)
 801370c:	6093      	str	r3, [r2, #8]
    conv2d_23_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 74304);
 801370e:	4b26      	ldr	r3, [pc, #152]	; (80137a8 <face_detection_configure_weights+0x52c>)
 8013710:	681a      	ldr	r2, [r3, #0]
 8013712:	4b31      	ldr	r3, [pc, #196]	; (80137d8 <face_detection_configure_weights+0x55c>)
 8013714:	4413      	add	r3, r2
 8013716:	4a2f      	ldr	r2, [pc, #188]	; (80137d4 <face_detection_configure_weights+0x558>)
 8013718:	60d3      	str	r3, [r2, #12]
    
    conv2d_24_weights_array.format |= AI_FMT_FLAG_CONST;
 801371a:	4b30      	ldr	r3, [pc, #192]	; (80137dc <face_detection_configure_weights+0x560>)
 801371c:	681b      	ldr	r3, [r3, #0]
 801371e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013722:	4a2e      	ldr	r2, [pc, #184]	; (80137dc <face_detection_configure_weights+0x560>)
 8013724:	6013      	str	r3, [r2, #0]
    conv2d_24_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 74816);
 8013726:	4b20      	ldr	r3, [pc, #128]	; (80137a8 <face_detection_configure_weights+0x52c>)
 8013728:	681a      	ldr	r2, [r3, #0]
 801372a:	4b2d      	ldr	r3, [pc, #180]	; (80137e0 <face_detection_configure_weights+0x564>)
 801372c:	4413      	add	r3, r2
 801372e:	4a2b      	ldr	r2, [pc, #172]	; (80137dc <face_detection_configure_weights+0x560>)
 8013730:	6093      	str	r3, [r2, #8]
    conv2d_24_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 74816);
 8013732:	4b1d      	ldr	r3, [pc, #116]	; (80137a8 <face_detection_configure_weights+0x52c>)
 8013734:	681a      	ldr	r2, [r3, #0]
 8013736:	4b2a      	ldr	r3, [pc, #168]	; (80137e0 <face_detection_configure_weights+0x564>)
 8013738:	4413      	add	r3, r2
 801373a:	4a28      	ldr	r2, [pc, #160]	; (80137dc <face_detection_configure_weights+0x560>)
 801373c:	60d3      	str	r3, [r2, #12]
    
    conv2d_24_bias_array.format |= AI_FMT_FLAG_CONST;
 801373e:	4b29      	ldr	r3, [pc, #164]	; (80137e4 <face_detection_configure_weights+0x568>)
 8013740:	681b      	ldr	r3, [r3, #0]
 8013742:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013746:	4a27      	ldr	r2, [pc, #156]	; (80137e4 <face_detection_configure_weights+0x568>)
 8013748:	6013      	str	r3, [r2, #0]
    conv2d_24_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 75968);
 801374a:	4b17      	ldr	r3, [pc, #92]	; (80137a8 <face_detection_configure_weights+0x52c>)
 801374c:	681a      	ldr	r2, [r3, #0]
 801374e:	4b26      	ldr	r3, [pc, #152]	; (80137e8 <face_detection_configure_weights+0x56c>)
 8013750:	4413      	add	r3, r2
 8013752:	4a24      	ldr	r2, [pc, #144]	; (80137e4 <face_detection_configure_weights+0x568>)
 8013754:	6093      	str	r3, [r2, #8]
    conv2d_24_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 75968);
 8013756:	4b14      	ldr	r3, [pc, #80]	; (80137a8 <face_detection_configure_weights+0x52c>)
 8013758:	681a      	ldr	r2, [r3, #0]
 801375a:	4b23      	ldr	r3, [pc, #140]	; (80137e8 <face_detection_configure_weights+0x56c>)
 801375c:	4413      	add	r3, r2
 801375e:	4a21      	ldr	r2, [pc, #132]	; (80137e4 <face_detection_configure_weights+0x568>)
 8013760:	60d3      	str	r3, [r2, #12]
    
    conv2d_25_weights_array.format |= AI_FMT_FLAG_CONST;
 8013762:	4b22      	ldr	r3, [pc, #136]	; (80137ec <face_detection_configure_weights+0x570>)
 8013764:	681b      	ldr	r3, [r3, #0]
 8013766:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801376a:	4a20      	ldr	r2, [pc, #128]	; (80137ec <face_detection_configure_weights+0x570>)
 801376c:	6013      	str	r3, [r2, #0]
    conv2d_25_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 76480);
 801376e:	4b0e      	ldr	r3, [pc, #56]	; (80137a8 <face_detection_configure_weights+0x52c>)
 8013770:	681a      	ldr	r2, [r3, #0]
 8013772:	4b1f      	ldr	r3, [pc, #124]	; (80137f0 <face_detection_configure_weights+0x574>)
 8013774:	4413      	add	r3, r2
 8013776:	4a1d      	ldr	r2, [pc, #116]	; (80137ec <face_detection_configure_weights+0x570>)
 8013778:	6093      	str	r3, [r2, #8]
    conv2d_25_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 76480);
 801377a:	4b0b      	ldr	r3, [pc, #44]	; (80137a8 <face_detection_configure_weights+0x52c>)
 801377c:	681a      	ldr	r2, [r3, #0]
 801377e:	4b1c      	ldr	r3, [pc, #112]	; (80137f0 <face_detection_configure_weights+0x574>)
 8013780:	4413      	add	r3, r2
 8013782:	4a1a      	ldr	r2, [pc, #104]	; (80137ec <face_detection_configure_weights+0x570>)
 8013784:	60d3      	str	r3, [r2, #12]
    
    conv2d_25_bias_array.format |= AI_FMT_FLAG_CONST;
 8013786:	4b1b      	ldr	r3, [pc, #108]	; (80137f4 <face_detection_configure_weights+0x578>)
 8013788:	681b      	ldr	r3, [r3, #0]
 801378a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801378e:	4a19      	ldr	r2, [pc, #100]	; (80137f4 <face_detection_configure_weights+0x578>)
 8013790:	6013      	str	r3, [r2, #0]
    conv2d_25_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 92864);
 8013792:	4b05      	ldr	r3, [pc, #20]	; (80137a8 <face_detection_configure_weights+0x52c>)
 8013794:	681a      	ldr	r2, [r3, #0]
 8013796:	4b18      	ldr	r3, [pc, #96]	; (80137f8 <face_detection_configure_weights+0x57c>)
 8013798:	4413      	add	r3, r2
 801379a:	4a16      	ldr	r2, [pc, #88]	; (80137f4 <face_detection_configure_weights+0x578>)
 801379c:	6093      	str	r3, [r2, #8]
 801379e:	e02d      	b.n	80137fc <face_detection_configure_weights+0x580>
 80137a0:	24000268 	.word	0x24000268
 80137a4:	24000288 	.word	0x24000288
 80137a8:	2405ded4 	.word	0x2405ded4
 80137ac:	240002a8 	.word	0x240002a8
 80137b0:	240002c8 	.word	0x240002c8
 80137b4:	240002e8 	.word	0x240002e8
 80137b8:	240002f8 	.word	0x240002f8
 80137bc:	24000318 	.word	0x24000318
 80137c0:	24000338 	.word	0x24000338
 80137c4:	24000358 	.word	0x24000358
 80137c8:	24000378 	.word	0x24000378
 80137cc:	24000388 	.word	0x24000388
 80137d0:	240003a8 	.word	0x240003a8
 80137d4:	240003c8 	.word	0x240003c8
 80137d8:	00012240 	.word	0x00012240
 80137dc:	240003e8 	.word	0x240003e8
 80137e0:	00012440 	.word	0x00012440
 80137e4:	24000408 	.word	0x24000408
 80137e8:	000128c0 	.word	0x000128c0
 80137ec:	24000418 	.word	0x24000418
 80137f0:	00012ac0 	.word	0x00012ac0
 80137f4:	24000438 	.word	0x24000438
 80137f8:	00016ac0 	.word	0x00016ac0
    conv2d_25_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 92864);
 80137fc:	4b8e      	ldr	r3, [pc, #568]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 80137fe:	681a      	ldr	r2, [r3, #0]
 8013800:	4b8e      	ldr	r3, [pc, #568]	; (8013a3c <face_detection_configure_weights+0x7c0>)
 8013802:	4413      	add	r3, r2
 8013804:	4a8e      	ldr	r2, [pc, #568]	; (8013a40 <face_detection_configure_weights+0x7c4>)
 8013806:	60d3      	str	r3, [r2, #12]
    
    conv2d_26_weights_array.format |= AI_FMT_FLAG_CONST;
 8013808:	4b8e      	ldr	r3, [pc, #568]	; (8013a44 <face_detection_configure_weights+0x7c8>)
 801380a:	681b      	ldr	r3, [r3, #0]
 801380c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013810:	4a8c      	ldr	r2, [pc, #560]	; (8013a44 <face_detection_configure_weights+0x7c8>)
 8013812:	6013      	str	r3, [r2, #0]
    conv2d_26_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 93376);
 8013814:	4b88      	ldr	r3, [pc, #544]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 8013816:	681a      	ldr	r2, [r3, #0]
 8013818:	4b8b      	ldr	r3, [pc, #556]	; (8013a48 <face_detection_configure_weights+0x7cc>)
 801381a:	4413      	add	r3, r2
 801381c:	4a89      	ldr	r2, [pc, #548]	; (8013a44 <face_detection_configure_weights+0x7c8>)
 801381e:	6093      	str	r3, [r2, #8]
    conv2d_26_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 93376);
 8013820:	4b85      	ldr	r3, [pc, #532]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 8013822:	681a      	ldr	r2, [r3, #0]
 8013824:	4b88      	ldr	r3, [pc, #544]	; (8013a48 <face_detection_configure_weights+0x7cc>)
 8013826:	4413      	add	r3, r2
 8013828:	4a86      	ldr	r2, [pc, #536]	; (8013a44 <face_detection_configure_weights+0x7c8>)
 801382a:	60d3      	str	r3, [r2, #12]
    
    conv2d_26_bias_array.format |= AI_FMT_FLAG_CONST;
 801382c:	4b87      	ldr	r3, [pc, #540]	; (8013a4c <face_detection_configure_weights+0x7d0>)
 801382e:	681b      	ldr	r3, [r3, #0]
 8013830:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013834:	4a85      	ldr	r2, [pc, #532]	; (8013a4c <face_detection_configure_weights+0x7d0>)
 8013836:	6013      	str	r3, [r2, #0]
    conv2d_26_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 94528);
 8013838:	4b7f      	ldr	r3, [pc, #508]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 801383a:	681a      	ldr	r2, [r3, #0]
 801383c:	4b84      	ldr	r3, [pc, #528]	; (8013a50 <face_detection_configure_weights+0x7d4>)
 801383e:	4413      	add	r3, r2
 8013840:	4a82      	ldr	r2, [pc, #520]	; (8013a4c <face_detection_configure_weights+0x7d0>)
 8013842:	6093      	str	r3, [r2, #8]
    conv2d_26_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 94528);
 8013844:	4b7c      	ldr	r3, [pc, #496]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 8013846:	681a      	ldr	r2, [r3, #0]
 8013848:	4b81      	ldr	r3, [pc, #516]	; (8013a50 <face_detection_configure_weights+0x7d4>)
 801384a:	4413      	add	r3, r2
 801384c:	4a7f      	ldr	r2, [pc, #508]	; (8013a4c <face_detection_configure_weights+0x7d0>)
 801384e:	60d3      	str	r3, [r2, #12]
    
    conv2d_27_weights_array.format |= AI_FMT_FLAG_CONST;
 8013850:	4b80      	ldr	r3, [pc, #512]	; (8013a54 <face_detection_configure_weights+0x7d8>)
 8013852:	681b      	ldr	r3, [r3, #0]
 8013854:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013858:	4a7e      	ldr	r2, [pc, #504]	; (8013a54 <face_detection_configure_weights+0x7d8>)
 801385a:	6013      	str	r3, [r2, #0]
    conv2d_27_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 95040);
 801385c:	4b76      	ldr	r3, [pc, #472]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 801385e:	681a      	ldr	r2, [r3, #0]
 8013860:	4b7d      	ldr	r3, [pc, #500]	; (8013a58 <face_detection_configure_weights+0x7dc>)
 8013862:	4413      	add	r3, r2
 8013864:	4a7b      	ldr	r2, [pc, #492]	; (8013a54 <face_detection_configure_weights+0x7d8>)
 8013866:	6093      	str	r3, [r2, #8]
    conv2d_27_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 95040);
 8013868:	4b73      	ldr	r3, [pc, #460]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 801386a:	681a      	ldr	r2, [r3, #0]
 801386c:	4b7a      	ldr	r3, [pc, #488]	; (8013a58 <face_detection_configure_weights+0x7dc>)
 801386e:	4413      	add	r3, r2
 8013870:	4a78      	ldr	r2, [pc, #480]	; (8013a54 <face_detection_configure_weights+0x7d8>)
 8013872:	60d3      	str	r3, [r2, #12]
    
    conv2d_27_bias_array.format |= AI_FMT_FLAG_CONST;
 8013874:	4b79      	ldr	r3, [pc, #484]	; (8013a5c <face_detection_configure_weights+0x7e0>)
 8013876:	681b      	ldr	r3, [r3, #0]
 8013878:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801387c:	4a77      	ldr	r2, [pc, #476]	; (8013a5c <face_detection_configure_weights+0x7e0>)
 801387e:	6013      	str	r3, [r2, #0]
    conv2d_27_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 111424);
 8013880:	4b6d      	ldr	r3, [pc, #436]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 8013882:	681a      	ldr	r2, [r3, #0]
 8013884:	4b76      	ldr	r3, [pc, #472]	; (8013a60 <face_detection_configure_weights+0x7e4>)
 8013886:	4413      	add	r3, r2
 8013888:	4a74      	ldr	r2, [pc, #464]	; (8013a5c <face_detection_configure_weights+0x7e0>)
 801388a:	6093      	str	r3, [r2, #8]
    conv2d_27_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 111424);
 801388c:	4b6a      	ldr	r3, [pc, #424]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 801388e:	681a      	ldr	r2, [r3, #0]
 8013890:	4b73      	ldr	r3, [pc, #460]	; (8013a60 <face_detection_configure_weights+0x7e4>)
 8013892:	4413      	add	r3, r2
 8013894:	4a71      	ldr	r2, [pc, #452]	; (8013a5c <face_detection_configure_weights+0x7e0>)
 8013896:	60d3      	str	r3, [r2, #12]
    
    conv2d_30_weights_array.format |= AI_FMT_FLAG_CONST;
 8013898:	4b72      	ldr	r3, [pc, #456]	; (8013a64 <face_detection_configure_weights+0x7e8>)
 801389a:	681b      	ldr	r3, [r3, #0]
 801389c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80138a0:	4a70      	ldr	r2, [pc, #448]	; (8013a64 <face_detection_configure_weights+0x7e8>)
 80138a2:	6013      	str	r3, [r2, #0]
    conv2d_30_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 111936);
 80138a4:	4b64      	ldr	r3, [pc, #400]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 80138a6:	681a      	ldr	r2, [r3, #0]
 80138a8:	4b6f      	ldr	r3, [pc, #444]	; (8013a68 <face_detection_configure_weights+0x7ec>)
 80138aa:	4413      	add	r3, r2
 80138ac:	4a6d      	ldr	r2, [pc, #436]	; (8013a64 <face_detection_configure_weights+0x7e8>)
 80138ae:	6093      	str	r3, [r2, #8]
    conv2d_30_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 111936);
 80138b0:	4b61      	ldr	r3, [pc, #388]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 80138b2:	681a      	ldr	r2, [r3, #0]
 80138b4:	4b6c      	ldr	r3, [pc, #432]	; (8013a68 <face_detection_configure_weights+0x7ec>)
 80138b6:	4413      	add	r3, r2
 80138b8:	4a6a      	ldr	r2, [pc, #424]	; (8013a64 <face_detection_configure_weights+0x7e8>)
 80138ba:	60d3      	str	r3, [r2, #12]
    
    conv2d_30_bias_array.format |= AI_FMT_FLAG_CONST;
 80138bc:	4b6b      	ldr	r3, [pc, #428]	; (8013a6c <face_detection_configure_weights+0x7f0>)
 80138be:	681b      	ldr	r3, [r3, #0]
 80138c0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80138c4:	4a69      	ldr	r2, [pc, #420]	; (8013a6c <face_detection_configure_weights+0x7f0>)
 80138c6:	6013      	str	r3, [r2, #0]
    conv2d_30_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 113088);
 80138c8:	4b5b      	ldr	r3, [pc, #364]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 80138ca:	681a      	ldr	r2, [r3, #0]
 80138cc:	4b68      	ldr	r3, [pc, #416]	; (8013a70 <face_detection_configure_weights+0x7f4>)
 80138ce:	4413      	add	r3, r2
 80138d0:	4a66      	ldr	r2, [pc, #408]	; (8013a6c <face_detection_configure_weights+0x7f0>)
 80138d2:	6093      	str	r3, [r2, #8]
    conv2d_30_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 113088);
 80138d4:	4b58      	ldr	r3, [pc, #352]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 80138d6:	681a      	ldr	r2, [r3, #0]
 80138d8:	4b65      	ldr	r3, [pc, #404]	; (8013a70 <face_detection_configure_weights+0x7f4>)
 80138da:	4413      	add	r3, r2
 80138dc:	4a63      	ldr	r2, [pc, #396]	; (8013a6c <face_detection_configure_weights+0x7f0>)
 80138de:	60d3      	str	r3, [r2, #12]
    
    conv2d_31_weights_array.format |= AI_FMT_FLAG_CONST;
 80138e0:	4b64      	ldr	r3, [pc, #400]	; (8013a74 <face_detection_configure_weights+0x7f8>)
 80138e2:	681b      	ldr	r3, [r3, #0]
 80138e4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80138e8:	4a62      	ldr	r2, [pc, #392]	; (8013a74 <face_detection_configure_weights+0x7f8>)
 80138ea:	6013      	str	r3, [r2, #0]
    conv2d_31_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 113600);
 80138ec:	4b52      	ldr	r3, [pc, #328]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 80138ee:	681a      	ldr	r2, [r3, #0]
 80138f0:	4b61      	ldr	r3, [pc, #388]	; (8013a78 <face_detection_configure_weights+0x7fc>)
 80138f2:	4413      	add	r3, r2
 80138f4:	4a5f      	ldr	r2, [pc, #380]	; (8013a74 <face_detection_configure_weights+0x7f8>)
 80138f6:	6093      	str	r3, [r2, #8]
    conv2d_31_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 113600);
 80138f8:	4b4f      	ldr	r3, [pc, #316]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 80138fa:	681a      	ldr	r2, [r3, #0]
 80138fc:	4b5e      	ldr	r3, [pc, #376]	; (8013a78 <face_detection_configure_weights+0x7fc>)
 80138fe:	4413      	add	r3, r2
 8013900:	4a5c      	ldr	r2, [pc, #368]	; (8013a74 <face_detection_configure_weights+0x7f8>)
 8013902:	60d3      	str	r3, [r2, #12]
    
    conv2d_31_bias_array.format |= AI_FMT_FLAG_CONST;
 8013904:	4b5d      	ldr	r3, [pc, #372]	; (8013a7c <face_detection_configure_weights+0x800>)
 8013906:	681b      	ldr	r3, [r3, #0]
 8013908:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801390c:	4a5b      	ldr	r2, [pc, #364]	; (8013a7c <face_detection_configure_weights+0x800>)
 801390e:	6013      	str	r3, [r2, #0]
    conv2d_31_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 146368);
 8013910:	4b49      	ldr	r3, [pc, #292]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 8013912:	681a      	ldr	r2, [r3, #0]
 8013914:	4b5a      	ldr	r3, [pc, #360]	; (8013a80 <face_detection_configure_weights+0x804>)
 8013916:	4413      	add	r3, r2
 8013918:	4a58      	ldr	r2, [pc, #352]	; (8013a7c <face_detection_configure_weights+0x800>)
 801391a:	6093      	str	r3, [r2, #8]
    conv2d_31_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 146368);
 801391c:	4b46      	ldr	r3, [pc, #280]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 801391e:	681a      	ldr	r2, [r3, #0]
 8013920:	4b57      	ldr	r3, [pc, #348]	; (8013a80 <face_detection_configure_weights+0x804>)
 8013922:	4413      	add	r3, r2
 8013924:	4a55      	ldr	r2, [pc, #340]	; (8013a7c <face_detection_configure_weights+0x800>)
 8013926:	60d3      	str	r3, [r2, #12]
    
    conv2d_32_weights_array.format |= AI_FMT_FLAG_CONST;
 8013928:	4b56      	ldr	r3, [pc, #344]	; (8013a84 <face_detection_configure_weights+0x808>)
 801392a:	681b      	ldr	r3, [r3, #0]
 801392c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013930:	4a54      	ldr	r2, [pc, #336]	; (8013a84 <face_detection_configure_weights+0x808>)
 8013932:	6013      	str	r3, [r2, #0]
    conv2d_32_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 147392);
 8013934:	4b40      	ldr	r3, [pc, #256]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 8013936:	681a      	ldr	r2, [r3, #0]
 8013938:	4b53      	ldr	r3, [pc, #332]	; (8013a88 <face_detection_configure_weights+0x80c>)
 801393a:	4413      	add	r3, r2
 801393c:	4a51      	ldr	r2, [pc, #324]	; (8013a84 <face_detection_configure_weights+0x808>)
 801393e:	6093      	str	r3, [r2, #8]
    conv2d_32_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 147392);
 8013940:	4b3d      	ldr	r3, [pc, #244]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 8013942:	681a      	ldr	r2, [r3, #0]
 8013944:	4b50      	ldr	r3, [pc, #320]	; (8013a88 <face_detection_configure_weights+0x80c>)
 8013946:	4413      	add	r3, r2
 8013948:	4a4e      	ldr	r2, [pc, #312]	; (8013a84 <face_detection_configure_weights+0x808>)
 801394a:	60d3      	str	r3, [r2, #12]
    
    conv2d_32_bias_array.format |= AI_FMT_FLAG_CONST;
 801394c:	4b4f      	ldr	r3, [pc, #316]	; (8013a8c <face_detection_configure_weights+0x810>)
 801394e:	681b      	ldr	r3, [r3, #0]
 8013950:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013954:	4a4d      	ldr	r2, [pc, #308]	; (8013a8c <face_detection_configure_weights+0x810>)
 8013956:	6013      	str	r3, [r2, #0]
    conv2d_32_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 149696);
 8013958:	4b37      	ldr	r3, [pc, #220]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 801395a:	681a      	ldr	r2, [r3, #0]
 801395c:	4b4c      	ldr	r3, [pc, #304]	; (8013a90 <face_detection_configure_weights+0x814>)
 801395e:	4413      	add	r3, r2
 8013960:	4a4a      	ldr	r2, [pc, #296]	; (8013a8c <face_detection_configure_weights+0x810>)
 8013962:	6093      	str	r3, [r2, #8]
    conv2d_32_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 149696);
 8013964:	4b34      	ldr	r3, [pc, #208]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 8013966:	681a      	ldr	r2, [r3, #0]
 8013968:	4b49      	ldr	r3, [pc, #292]	; (8013a90 <face_detection_configure_weights+0x814>)
 801396a:	4413      	add	r3, r2
 801396c:	4a47      	ldr	r2, [pc, #284]	; (8013a8c <face_detection_configure_weights+0x810>)
 801396e:	60d3      	str	r3, [r2, #12]
    
    conv2d_33_weights_array.format |= AI_FMT_FLAG_CONST;
 8013970:	4b48      	ldr	r3, [pc, #288]	; (8013a94 <face_detection_configure_weights+0x818>)
 8013972:	681b      	ldr	r3, [r3, #0]
 8013974:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013978:	4a46      	ldr	r2, [pc, #280]	; (8013a94 <face_detection_configure_weights+0x818>)
 801397a:	6013      	str	r3, [r2, #0]
    conv2d_33_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 150720);
 801397c:	4b2e      	ldr	r3, [pc, #184]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 801397e:	681a      	ldr	r2, [r3, #0]
 8013980:	4b45      	ldr	r3, [pc, #276]	; (8013a98 <face_detection_configure_weights+0x81c>)
 8013982:	4413      	add	r3, r2
 8013984:	4a43      	ldr	r2, [pc, #268]	; (8013a94 <face_detection_configure_weights+0x818>)
 8013986:	6093      	str	r3, [r2, #8]
    conv2d_33_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 150720);
 8013988:	4b2b      	ldr	r3, [pc, #172]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 801398a:	681a      	ldr	r2, [r3, #0]
 801398c:	4b42      	ldr	r3, [pc, #264]	; (8013a98 <face_detection_configure_weights+0x81c>)
 801398e:	4413      	add	r3, r2
 8013990:	4a40      	ldr	r2, [pc, #256]	; (8013a94 <face_detection_configure_weights+0x818>)
 8013992:	60d3      	str	r3, [r2, #12]
    
    conv2d_33_bias_array.format |= AI_FMT_FLAG_CONST;
 8013994:	4b41      	ldr	r3, [pc, #260]	; (8013a9c <face_detection_configure_weights+0x820>)
 8013996:	681b      	ldr	r3, [r3, #0]
 8013998:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801399c:	4a3f      	ldr	r2, [pc, #252]	; (8013a9c <face_detection_configure_weights+0x820>)
 801399e:	6013      	str	r3, [r2, #0]
    conv2d_33_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 216256);
 80139a0:	4b25      	ldr	r3, [pc, #148]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 80139a2:	681a      	ldr	r2, [r3, #0]
 80139a4:	4b3e      	ldr	r3, [pc, #248]	; (8013aa0 <face_detection_configure_weights+0x824>)
 80139a6:	4413      	add	r3, r2
 80139a8:	4a3c      	ldr	r2, [pc, #240]	; (8013a9c <face_detection_configure_weights+0x820>)
 80139aa:	6093      	str	r3, [r2, #8]
    conv2d_33_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 216256);
 80139ac:	4b22      	ldr	r3, [pc, #136]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 80139ae:	681a      	ldr	r2, [r3, #0]
 80139b0:	4b3b      	ldr	r3, [pc, #236]	; (8013aa0 <face_detection_configure_weights+0x824>)
 80139b2:	4413      	add	r3, r2
 80139b4:	4a39      	ldr	r2, [pc, #228]	; (8013a9c <face_detection_configure_weights+0x820>)
 80139b6:	60d3      	str	r3, [r2, #12]
    
    conv2d_35_weights_array.format |= AI_FMT_FLAG_CONST;
 80139b8:	4b3a      	ldr	r3, [pc, #232]	; (8013aa4 <face_detection_configure_weights+0x828>)
 80139ba:	681b      	ldr	r3, [r3, #0]
 80139bc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80139c0:	4a38      	ldr	r2, [pc, #224]	; (8013aa4 <face_detection_configure_weights+0x828>)
 80139c2:	6013      	str	r3, [r2, #0]
    conv2d_35_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 217280);
 80139c4:	4b1c      	ldr	r3, [pc, #112]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 80139c6:	681a      	ldr	r2, [r3, #0]
 80139c8:	4b37      	ldr	r3, [pc, #220]	; (8013aa8 <face_detection_configure_weights+0x82c>)
 80139ca:	4413      	add	r3, r2
 80139cc:	4a35      	ldr	r2, [pc, #212]	; (8013aa4 <face_detection_configure_weights+0x828>)
 80139ce:	6093      	str	r3, [r2, #8]
    conv2d_35_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 217280);
 80139d0:	4b19      	ldr	r3, [pc, #100]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 80139d2:	681a      	ldr	r2, [r3, #0]
 80139d4:	4b34      	ldr	r3, [pc, #208]	; (8013aa8 <face_detection_configure_weights+0x82c>)
 80139d6:	4413      	add	r3, r2
 80139d8:	4a32      	ldr	r2, [pc, #200]	; (8013aa4 <face_detection_configure_weights+0x828>)
 80139da:	60d3      	str	r3, [r2, #12]
    
    conv2d_35_bias_array.format |= AI_FMT_FLAG_CONST;
 80139dc:	4b33      	ldr	r3, [pc, #204]	; (8013aac <face_detection_configure_weights+0x830>)
 80139de:	681b      	ldr	r3, [r3, #0]
 80139e0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80139e4:	4a31      	ldr	r2, [pc, #196]	; (8013aac <face_detection_configure_weights+0x830>)
 80139e6:	6013      	str	r3, [r2, #0]
    conv2d_35_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 219584);
 80139e8:	4b13      	ldr	r3, [pc, #76]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 80139ea:	681a      	ldr	r2, [r3, #0]
 80139ec:	4b30      	ldr	r3, [pc, #192]	; (8013ab0 <face_detection_configure_weights+0x834>)
 80139ee:	4413      	add	r3, r2
 80139f0:	4a2e      	ldr	r2, [pc, #184]	; (8013aac <face_detection_configure_weights+0x830>)
 80139f2:	6093      	str	r3, [r2, #8]
    conv2d_35_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 219584);
 80139f4:	4b10      	ldr	r3, [pc, #64]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 80139f6:	681a      	ldr	r2, [r3, #0]
 80139f8:	4b2d      	ldr	r3, [pc, #180]	; (8013ab0 <face_detection_configure_weights+0x834>)
 80139fa:	4413      	add	r3, r2
 80139fc:	4a2b      	ldr	r2, [pc, #172]	; (8013aac <face_detection_configure_weights+0x830>)
 80139fe:	60d3      	str	r3, [r2, #12]
    
    conv2d_36_weights_array.format |= AI_FMT_FLAG_CONST;
 8013a00:	4b2c      	ldr	r3, [pc, #176]	; (8013ab4 <face_detection_configure_weights+0x838>)
 8013a02:	681b      	ldr	r3, [r3, #0]
 8013a04:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013a08:	4a2a      	ldr	r2, [pc, #168]	; (8013ab4 <face_detection_configure_weights+0x838>)
 8013a0a:	6013      	str	r3, [r2, #0]
    conv2d_36_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 220608);
 8013a0c:	4b0a      	ldr	r3, [pc, #40]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 8013a0e:	681a      	ldr	r2, [r3, #0]
 8013a10:	4b29      	ldr	r3, [pc, #164]	; (8013ab8 <face_detection_configure_weights+0x83c>)
 8013a12:	4413      	add	r3, r2
 8013a14:	4a27      	ldr	r2, [pc, #156]	; (8013ab4 <face_detection_configure_weights+0x838>)
 8013a16:	6093      	str	r3, [r2, #8]
    conv2d_36_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 220608);
 8013a18:	4b07      	ldr	r3, [pc, #28]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 8013a1a:	681a      	ldr	r2, [r3, #0]
 8013a1c:	4b26      	ldr	r3, [pc, #152]	; (8013ab8 <face_detection_configure_weights+0x83c>)
 8013a1e:	4413      	add	r3, r2
 8013a20:	4a24      	ldr	r2, [pc, #144]	; (8013ab4 <face_detection_configure_weights+0x838>)
 8013a22:	60d3      	str	r3, [r2, #12]
    
    conv2d_36_bias_array.format |= AI_FMT_FLAG_CONST;
 8013a24:	4b25      	ldr	r3, [pc, #148]	; (8013abc <face_detection_configure_weights+0x840>)
 8013a26:	681b      	ldr	r3, [r3, #0]
 8013a28:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013a2c:	4a23      	ldr	r2, [pc, #140]	; (8013abc <face_detection_configure_weights+0x840>)
 8013a2e:	6013      	str	r3, [r2, #0]
    conv2d_36_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 286144);
 8013a30:	4b01      	ldr	r3, [pc, #4]	; (8013a38 <face_detection_configure_weights+0x7bc>)
 8013a32:	681a      	ldr	r2, [r3, #0]
 8013a34:	e044      	b.n	8013ac0 <face_detection_configure_weights+0x844>
 8013a36:	bf00      	nop
 8013a38:	2405ded4 	.word	0x2405ded4
 8013a3c:	00016ac0 	.word	0x00016ac0
 8013a40:	24000438 	.word	0x24000438
 8013a44:	24000458 	.word	0x24000458
 8013a48:	00016cc0 	.word	0x00016cc0
 8013a4c:	24000478 	.word	0x24000478
 8013a50:	00017140 	.word	0x00017140
 8013a54:	24000498 	.word	0x24000498
 8013a58:	00017340 	.word	0x00017340
 8013a5c:	240004a8 	.word	0x240004a8
 8013a60:	0001b340 	.word	0x0001b340
 8013a64:	240004b8 	.word	0x240004b8
 8013a68:	0001b540 	.word	0x0001b540
 8013a6c:	240004c8 	.word	0x240004c8
 8013a70:	0001b9c0 	.word	0x0001b9c0
 8013a74:	240004d8 	.word	0x240004d8
 8013a78:	0001bbc0 	.word	0x0001bbc0
 8013a7c:	240004e8 	.word	0x240004e8
 8013a80:	00023bc0 	.word	0x00023bc0
 8013a84:	240004f8 	.word	0x240004f8
 8013a88:	00023fc0 	.word	0x00023fc0
 8013a8c:	24000518 	.word	0x24000518
 8013a90:	000248c0 	.word	0x000248c0
 8013a94:	24000548 	.word	0x24000548
 8013a98:	00024cc0 	.word	0x00024cc0
 8013a9c:	24000578 	.word	0x24000578
 8013aa0:	00034cc0 	.word	0x00034cc0
 8013aa4:	240005a8 	.word	0x240005a8
 8013aa8:	000350c0 	.word	0x000350c0
 8013aac:	240005d8 	.word	0x240005d8
 8013ab0:	000359c0 	.word	0x000359c0
 8013ab4:	24000608 	.word	0x24000608
 8013ab8:	00035dc0 	.word	0x00035dc0
 8013abc:	24000638 	.word	0x24000638
 8013ac0:	4b8f      	ldr	r3, [pc, #572]	; (8013d00 <face_detection_configure_weights+0xa84>)
 8013ac2:	4413      	add	r3, r2
 8013ac4:	4a8f      	ldr	r2, [pc, #572]	; (8013d04 <face_detection_configure_weights+0xa88>)
 8013ac6:	6093      	str	r3, [r2, #8]
    conv2d_36_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 286144);
 8013ac8:	4b8f      	ldr	r3, [pc, #572]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013aca:	681a      	ldr	r2, [r3, #0]
 8013acc:	4b8c      	ldr	r3, [pc, #560]	; (8013d00 <face_detection_configure_weights+0xa84>)
 8013ace:	4413      	add	r3, r2
 8013ad0:	4a8c      	ldr	r2, [pc, #560]	; (8013d04 <face_detection_configure_weights+0xa88>)
 8013ad2:	60d3      	str	r3, [r2, #12]
    
    conv2d_37_weights_array.format |= AI_FMT_FLAG_CONST;
 8013ad4:	4b8d      	ldr	r3, [pc, #564]	; (8013d0c <face_detection_configure_weights+0xa90>)
 8013ad6:	681b      	ldr	r3, [r3, #0]
 8013ad8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013adc:	4a8b      	ldr	r2, [pc, #556]	; (8013d0c <face_detection_configure_weights+0xa90>)
 8013ade:	6013      	str	r3, [r2, #0]
    conv2d_37_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 287168);
 8013ae0:	4b89      	ldr	r3, [pc, #548]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013ae2:	681a      	ldr	r2, [r3, #0]
 8013ae4:	4b8a      	ldr	r3, [pc, #552]	; (8013d10 <face_detection_configure_weights+0xa94>)
 8013ae6:	4413      	add	r3, r2
 8013ae8:	4a88      	ldr	r2, [pc, #544]	; (8013d0c <face_detection_configure_weights+0xa90>)
 8013aea:	6093      	str	r3, [r2, #8]
    conv2d_37_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 287168);
 8013aec:	4b86      	ldr	r3, [pc, #536]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013aee:	681a      	ldr	r2, [r3, #0]
 8013af0:	4b87      	ldr	r3, [pc, #540]	; (8013d10 <face_detection_configure_weights+0xa94>)
 8013af2:	4413      	add	r3, r2
 8013af4:	4a85      	ldr	r2, [pc, #532]	; (8013d0c <face_detection_configure_weights+0xa90>)
 8013af6:	60d3      	str	r3, [r2, #12]
    
    conv2d_37_bias_array.format |= AI_FMT_FLAG_CONST;
 8013af8:	4b86      	ldr	r3, [pc, #536]	; (8013d14 <face_detection_configure_weights+0xa98>)
 8013afa:	681b      	ldr	r3, [r3, #0]
 8013afc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013b00:	4a84      	ldr	r2, [pc, #528]	; (8013d14 <face_detection_configure_weights+0xa98>)
 8013b02:	6013      	str	r3, [r2, #0]
    conv2d_37_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 289472);
 8013b04:	4b80      	ldr	r3, [pc, #512]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013b06:	681a      	ldr	r2, [r3, #0]
 8013b08:	4b83      	ldr	r3, [pc, #524]	; (8013d18 <face_detection_configure_weights+0xa9c>)
 8013b0a:	4413      	add	r3, r2
 8013b0c:	4a81      	ldr	r2, [pc, #516]	; (8013d14 <face_detection_configure_weights+0xa98>)
 8013b0e:	6093      	str	r3, [r2, #8]
    conv2d_37_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 289472);
 8013b10:	4b7d      	ldr	r3, [pc, #500]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013b12:	681a      	ldr	r2, [r3, #0]
 8013b14:	4b80      	ldr	r3, [pc, #512]	; (8013d18 <face_detection_configure_weights+0xa9c>)
 8013b16:	4413      	add	r3, r2
 8013b18:	4a7e      	ldr	r2, [pc, #504]	; (8013d14 <face_detection_configure_weights+0xa98>)
 8013b1a:	60d3      	str	r3, [r2, #12]
    
    conv2d_38_weights_array.format |= AI_FMT_FLAG_CONST;
 8013b1c:	4b7f      	ldr	r3, [pc, #508]	; (8013d1c <face_detection_configure_weights+0xaa0>)
 8013b1e:	681b      	ldr	r3, [r3, #0]
 8013b20:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013b24:	4a7d      	ldr	r2, [pc, #500]	; (8013d1c <face_detection_configure_weights+0xaa0>)
 8013b26:	6013      	str	r3, [r2, #0]
    conv2d_38_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 290496);
 8013b28:	4b77      	ldr	r3, [pc, #476]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013b2a:	681a      	ldr	r2, [r3, #0]
 8013b2c:	4b7c      	ldr	r3, [pc, #496]	; (8013d20 <face_detection_configure_weights+0xaa4>)
 8013b2e:	4413      	add	r3, r2
 8013b30:	4a7a      	ldr	r2, [pc, #488]	; (8013d1c <face_detection_configure_weights+0xaa0>)
 8013b32:	6093      	str	r3, [r2, #8]
    conv2d_38_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 290496);
 8013b34:	4b74      	ldr	r3, [pc, #464]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013b36:	681a      	ldr	r2, [r3, #0]
 8013b38:	4b79      	ldr	r3, [pc, #484]	; (8013d20 <face_detection_configure_weights+0xaa4>)
 8013b3a:	4413      	add	r3, r2
 8013b3c:	4a77      	ldr	r2, [pc, #476]	; (8013d1c <face_detection_configure_weights+0xaa0>)
 8013b3e:	60d3      	str	r3, [r2, #12]
    
    conv2d_38_bias_array.format |= AI_FMT_FLAG_CONST;
 8013b40:	4b78      	ldr	r3, [pc, #480]	; (8013d24 <face_detection_configure_weights+0xaa8>)
 8013b42:	681b      	ldr	r3, [r3, #0]
 8013b44:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013b48:	4a76      	ldr	r2, [pc, #472]	; (8013d24 <face_detection_configure_weights+0xaa8>)
 8013b4a:	6013      	str	r3, [r2, #0]
    conv2d_38_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 356032);
 8013b4c:	4b6e      	ldr	r3, [pc, #440]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013b4e:	681a      	ldr	r2, [r3, #0]
 8013b50:	4b75      	ldr	r3, [pc, #468]	; (8013d28 <face_detection_configure_weights+0xaac>)
 8013b52:	4413      	add	r3, r2
 8013b54:	4a73      	ldr	r2, [pc, #460]	; (8013d24 <face_detection_configure_weights+0xaa8>)
 8013b56:	6093      	str	r3, [r2, #8]
    conv2d_38_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 356032);
 8013b58:	4b6b      	ldr	r3, [pc, #428]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013b5a:	681a      	ldr	r2, [r3, #0]
 8013b5c:	4b72      	ldr	r3, [pc, #456]	; (8013d28 <face_detection_configure_weights+0xaac>)
 8013b5e:	4413      	add	r3, r2
 8013b60:	4a70      	ldr	r2, [pc, #448]	; (8013d24 <face_detection_configure_weights+0xaa8>)
 8013b62:	60d3      	str	r3, [r2, #12]
    
    conv2d_45_weights_array.format |= AI_FMT_FLAG_CONST;
 8013b64:	4b71      	ldr	r3, [pc, #452]	; (8013d2c <face_detection_configure_weights+0xab0>)
 8013b66:	681b      	ldr	r3, [r3, #0]
 8013b68:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013b6c:	4a6f      	ldr	r2, [pc, #444]	; (8013d2c <face_detection_configure_weights+0xab0>)
 8013b6e:	6013      	str	r3, [r2, #0]
    conv2d_45_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 357056);
 8013b70:	4b65      	ldr	r3, [pc, #404]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013b72:	681a      	ldr	r2, [r3, #0]
 8013b74:	4b6e      	ldr	r3, [pc, #440]	; (8013d30 <face_detection_configure_weights+0xab4>)
 8013b76:	4413      	add	r3, r2
 8013b78:	4a6c      	ldr	r2, [pc, #432]	; (8013d2c <face_detection_configure_weights+0xab0>)
 8013b7a:	6093      	str	r3, [r2, #8]
    conv2d_45_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 357056);
 8013b7c:	4b62      	ldr	r3, [pc, #392]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013b7e:	681a      	ldr	r2, [r3, #0]
 8013b80:	4b6b      	ldr	r3, [pc, #428]	; (8013d30 <face_detection_configure_weights+0xab4>)
 8013b82:	4413      	add	r3, r2
 8013b84:	4a69      	ldr	r2, [pc, #420]	; (8013d2c <face_detection_configure_weights+0xab0>)
 8013b86:	60d3      	str	r3, [r2, #12]
    
    conv2d_45_bias_array.format |= AI_FMT_FLAG_CONST;
 8013b88:	4b6a      	ldr	r3, [pc, #424]	; (8013d34 <face_detection_configure_weights+0xab8>)
 8013b8a:	681b      	ldr	r3, [r3, #0]
 8013b8c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013b90:	4a68      	ldr	r2, [pc, #416]	; (8013d34 <face_detection_configure_weights+0xab8>)
 8013b92:	6013      	str	r3, [r2, #0]
    conv2d_45_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 365248);
 8013b94:	4b5c      	ldr	r3, [pc, #368]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013b96:	681a      	ldr	r2, [r3, #0]
 8013b98:	4b67      	ldr	r3, [pc, #412]	; (8013d38 <face_detection_configure_weights+0xabc>)
 8013b9a:	4413      	add	r3, r2
 8013b9c:	4a65      	ldr	r2, [pc, #404]	; (8013d34 <face_detection_configure_weights+0xab8>)
 8013b9e:	6093      	str	r3, [r2, #8]
    conv2d_45_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 365248);
 8013ba0:	4b59      	ldr	r3, [pc, #356]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013ba2:	681a      	ldr	r2, [r3, #0]
 8013ba4:	4b64      	ldr	r3, [pc, #400]	; (8013d38 <face_detection_configure_weights+0xabc>)
 8013ba6:	4413      	add	r3, r2
 8013ba8:	4a62      	ldr	r2, [pc, #392]	; (8013d34 <face_detection_configure_weights+0xab8>)
 8013baa:	60d3      	str	r3, [r2, #12]
    
    conv2d_46_weights_array.format |= AI_FMT_FLAG_CONST;
 8013bac:	4b63      	ldr	r3, [pc, #396]	; (8013d3c <face_detection_configure_weights+0xac0>)
 8013bae:	681b      	ldr	r3, [r3, #0]
 8013bb0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013bb4:	4a61      	ldr	r2, [pc, #388]	; (8013d3c <face_detection_configure_weights+0xac0>)
 8013bb6:	6013      	str	r3, [r2, #0]
    conv2d_46_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 365376);
 8013bb8:	4b53      	ldr	r3, [pc, #332]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013bba:	681a      	ldr	r2, [r3, #0]
 8013bbc:	4b60      	ldr	r3, [pc, #384]	; (8013d40 <face_detection_configure_weights+0xac4>)
 8013bbe:	4413      	add	r3, r2
 8013bc0:	4a5e      	ldr	r2, [pc, #376]	; (8013d3c <face_detection_configure_weights+0xac0>)
 8013bc2:	6093      	str	r3, [r2, #8]
    conv2d_46_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 365376);
 8013bc4:	4b50      	ldr	r3, [pc, #320]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013bc6:	681a      	ldr	r2, [r3, #0]
 8013bc8:	4b5d      	ldr	r3, [pc, #372]	; (8013d40 <face_detection_configure_weights+0xac4>)
 8013bca:	4413      	add	r3, r2
 8013bcc:	4a5b      	ldr	r2, [pc, #364]	; (8013d3c <face_detection_configure_weights+0xac0>)
 8013bce:	60d3      	str	r3, [r2, #12]
    
    conv2d_46_bias_array.format |= AI_FMT_FLAG_CONST;
 8013bd0:	4b5c      	ldr	r3, [pc, #368]	; (8013d44 <face_detection_configure_weights+0xac8>)
 8013bd2:	681b      	ldr	r3, [r3, #0]
 8013bd4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013bd8:	4a5a      	ldr	r2, [pc, #360]	; (8013d44 <face_detection_configure_weights+0xac8>)
 8013bda:	6013      	str	r3, [r2, #0]
    conv2d_46_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 368256);
 8013bdc:	4b4a      	ldr	r3, [pc, #296]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013bde:	681a      	ldr	r2, [r3, #0]
 8013be0:	4b59      	ldr	r3, [pc, #356]	; (8013d48 <face_detection_configure_weights+0xacc>)
 8013be2:	4413      	add	r3, r2
 8013be4:	4a57      	ldr	r2, [pc, #348]	; (8013d44 <face_detection_configure_weights+0xac8>)
 8013be6:	6093      	str	r3, [r2, #8]
    conv2d_46_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 368256);
 8013be8:	4b47      	ldr	r3, [pc, #284]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013bea:	681a      	ldr	r2, [r3, #0]
 8013bec:	4b56      	ldr	r3, [pc, #344]	; (8013d48 <face_detection_configure_weights+0xacc>)
 8013bee:	4413      	add	r3, r2
 8013bf0:	4a54      	ldr	r2, [pc, #336]	; (8013d44 <face_detection_configure_weights+0xac8>)
 8013bf2:	60d3      	str	r3, [r2, #12]
    
    conv2d_51_weights_array.format |= AI_FMT_FLAG_CONST;
 8013bf4:	4b55      	ldr	r3, [pc, #340]	; (8013d4c <face_detection_configure_weights+0xad0>)
 8013bf6:	681b      	ldr	r3, [r3, #0]
 8013bf8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013bfc:	4a53      	ldr	r2, [pc, #332]	; (8013d4c <face_detection_configure_weights+0xad0>)
 8013bfe:	6013      	str	r3, [r2, #0]
    conv2d_51_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 368296);
 8013c00:	4b41      	ldr	r3, [pc, #260]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013c02:	681a      	ldr	r2, [r3, #0]
 8013c04:	4b52      	ldr	r3, [pc, #328]	; (8013d50 <face_detection_configure_weights+0xad4>)
 8013c06:	4413      	add	r3, r2
 8013c08:	4a50      	ldr	r2, [pc, #320]	; (8013d4c <face_detection_configure_weights+0xad0>)
 8013c0a:	6093      	str	r3, [r2, #8]
    conv2d_51_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 368296);
 8013c0c:	4b3e      	ldr	r3, [pc, #248]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013c0e:	681a      	ldr	r2, [r3, #0]
 8013c10:	4b4f      	ldr	r3, [pc, #316]	; (8013d50 <face_detection_configure_weights+0xad4>)
 8013c12:	4413      	add	r3, r2
 8013c14:	4a4d      	ldr	r2, [pc, #308]	; (8013d4c <face_detection_configure_weights+0xad0>)
 8013c16:	60d3      	str	r3, [r2, #12]
    
    conv2d_51_bias_array.format |= AI_FMT_FLAG_CONST;
 8013c18:	4b4e      	ldr	r3, [pc, #312]	; (8013d54 <face_detection_configure_weights+0xad8>)
 8013c1a:	681b      	ldr	r3, [r3, #0]
 8013c1c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013c20:	4a4c      	ldr	r2, [pc, #304]	; (8013d54 <face_detection_configure_weights+0xad8>)
 8013c22:	6013      	str	r3, [r2, #0]
    conv2d_51_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 374056);
 8013c24:	4b38      	ldr	r3, [pc, #224]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013c26:	681a      	ldr	r2, [r3, #0]
 8013c28:	4b4b      	ldr	r3, [pc, #300]	; (8013d58 <face_detection_configure_weights+0xadc>)
 8013c2a:	4413      	add	r3, r2
 8013c2c:	4a49      	ldr	r2, [pc, #292]	; (8013d54 <face_detection_configure_weights+0xad8>)
 8013c2e:	6093      	str	r3, [r2, #8]
    conv2d_51_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 374056);
 8013c30:	4b35      	ldr	r3, [pc, #212]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013c32:	681a      	ldr	r2, [r3, #0]
 8013c34:	4b48      	ldr	r3, [pc, #288]	; (8013d58 <face_detection_configure_weights+0xadc>)
 8013c36:	4413      	add	r3, r2
 8013c38:	4a46      	ldr	r2, [pc, #280]	; (8013d54 <face_detection_configure_weights+0xad8>)
 8013c3a:	60d3      	str	r3, [r2, #12]
    
    conv2d_39_weights_array.format |= AI_FMT_FLAG_CONST;
 8013c3c:	4b47      	ldr	r3, [pc, #284]	; (8013d5c <face_detection_configure_weights+0xae0>)
 8013c3e:	681b      	ldr	r3, [r3, #0]
 8013c40:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013c44:	4a45      	ldr	r2, [pc, #276]	; (8013d5c <face_detection_configure_weights+0xae0>)
 8013c46:	6013      	str	r3, [r2, #0]
    conv2d_39_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 374136);
 8013c48:	4b2f      	ldr	r3, [pc, #188]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013c4a:	681a      	ldr	r2, [r3, #0]
 8013c4c:	4b44      	ldr	r3, [pc, #272]	; (8013d60 <face_detection_configure_weights+0xae4>)
 8013c4e:	4413      	add	r3, r2
 8013c50:	4a42      	ldr	r2, [pc, #264]	; (8013d5c <face_detection_configure_weights+0xae0>)
 8013c52:	6093      	str	r3, [r2, #8]
    conv2d_39_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 374136);
 8013c54:	4b2c      	ldr	r3, [pc, #176]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013c56:	681a      	ldr	r2, [r3, #0]
 8013c58:	4b41      	ldr	r3, [pc, #260]	; (8013d60 <face_detection_configure_weights+0xae4>)
 8013c5a:	4413      	add	r3, r2
 8013c5c:	4a3f      	ldr	r2, [pc, #252]	; (8013d5c <face_detection_configure_weights+0xae0>)
 8013c5e:	60d3      	str	r3, [r2, #12]
    
    conv2d_39_bias_array.format |= AI_FMT_FLAG_CONST;
 8013c60:	4b40      	ldr	r3, [pc, #256]	; (8013d64 <face_detection_configure_weights+0xae8>)
 8013c62:	681b      	ldr	r3, [r3, #0]
 8013c64:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013c68:	4a3e      	ldr	r2, [pc, #248]	; (8013d64 <face_detection_configure_weights+0xae8>)
 8013c6a:	6013      	str	r3, [r2, #0]
    conv2d_39_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 382328);
 8013c6c:	4b26      	ldr	r3, [pc, #152]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013c6e:	681a      	ldr	r2, [r3, #0]
 8013c70:	4b3d      	ldr	r3, [pc, #244]	; (8013d68 <face_detection_configure_weights+0xaec>)
 8013c72:	4413      	add	r3, r2
 8013c74:	4a3b      	ldr	r2, [pc, #236]	; (8013d64 <face_detection_configure_weights+0xae8>)
 8013c76:	6093      	str	r3, [r2, #8]
    conv2d_39_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 382328);
 8013c78:	4b23      	ldr	r3, [pc, #140]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013c7a:	681a      	ldr	r2, [r3, #0]
 8013c7c:	4b3a      	ldr	r3, [pc, #232]	; (8013d68 <face_detection_configure_weights+0xaec>)
 8013c7e:	4413      	add	r3, r2
 8013c80:	4a38      	ldr	r2, [pc, #224]	; (8013d64 <face_detection_configure_weights+0xae8>)
 8013c82:	60d3      	str	r3, [r2, #12]
    
    conv2d_67_weights_array.format |= AI_FMT_FLAG_CONST;
 8013c84:	4b39      	ldr	r3, [pc, #228]	; (8013d6c <face_detection_configure_weights+0xaf0>)
 8013c86:	681b      	ldr	r3, [r3, #0]
 8013c88:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013c8c:	4a37      	ldr	r2, [pc, #220]	; (8013d6c <face_detection_configure_weights+0xaf0>)
 8013c8e:	6013      	str	r3, [r2, #0]
    conv2d_67_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 382456);
 8013c90:	4b1d      	ldr	r3, [pc, #116]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013c92:	681a      	ldr	r2, [r3, #0]
 8013c94:	4b36      	ldr	r3, [pc, #216]	; (8013d70 <face_detection_configure_weights+0xaf4>)
 8013c96:	4413      	add	r3, r2
 8013c98:	4a34      	ldr	r2, [pc, #208]	; (8013d6c <face_detection_configure_weights+0xaf0>)
 8013c9a:	6093      	str	r3, [r2, #8]
    conv2d_67_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 382456);
 8013c9c:	4b1a      	ldr	r3, [pc, #104]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013c9e:	681a      	ldr	r2, [r3, #0]
 8013ca0:	4b33      	ldr	r3, [pc, #204]	; (8013d70 <face_detection_configure_weights+0xaf4>)
 8013ca2:	4413      	add	r3, r2
 8013ca4:	4a31      	ldr	r2, [pc, #196]	; (8013d6c <face_detection_configure_weights+0xaf0>)
 8013ca6:	60d3      	str	r3, [r2, #12]
    
    conv2d_67_bias_array.format |= AI_FMT_FLAG_CONST;
 8013ca8:	4b32      	ldr	r3, [pc, #200]	; (8013d74 <face_detection_configure_weights+0xaf8>)
 8013caa:	681b      	ldr	r3, [r3, #0]
 8013cac:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013cb0:	4a30      	ldr	r2, [pc, #192]	; (8013d74 <face_detection_configure_weights+0xaf8>)
 8013cb2:	6013      	str	r3, [r2, #0]
    conv2d_67_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 388216);
 8013cb4:	4b14      	ldr	r3, [pc, #80]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013cb6:	681a      	ldr	r2, [r3, #0]
 8013cb8:	4b2f      	ldr	r3, [pc, #188]	; (8013d78 <face_detection_configure_weights+0xafc>)
 8013cba:	4413      	add	r3, r2
 8013cbc:	4a2d      	ldr	r2, [pc, #180]	; (8013d74 <face_detection_configure_weights+0xaf8>)
 8013cbe:	6093      	str	r3, [r2, #8]
    conv2d_67_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 388216);
 8013cc0:	4b11      	ldr	r3, [pc, #68]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013cc2:	681a      	ldr	r2, [r3, #0]
 8013cc4:	4b2c      	ldr	r3, [pc, #176]	; (8013d78 <face_detection_configure_weights+0xafc>)
 8013cc6:	4413      	add	r3, r2
 8013cc8:	4a2a      	ldr	r2, [pc, #168]	; (8013d74 <face_detection_configure_weights+0xaf8>)
 8013cca:	60d3      	str	r3, [r2, #12]
    
    conv2d_72_weights_array.format |= AI_FMT_FLAG_CONST;
 8013ccc:	4b2b      	ldr	r3, [pc, #172]	; (8013d7c <face_detection_configure_weights+0xb00>)
 8013cce:	681b      	ldr	r3, [r3, #0]
 8013cd0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013cd4:	4a29      	ldr	r2, [pc, #164]	; (8013d7c <face_detection_configure_weights+0xb00>)
 8013cd6:	6013      	str	r3, [r2, #0]
    conv2d_72_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 388296);
 8013cd8:	4b0b      	ldr	r3, [pc, #44]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013cda:	681a      	ldr	r2, [r3, #0]
 8013cdc:	4b28      	ldr	r3, [pc, #160]	; (8013d80 <face_detection_configure_weights+0xb04>)
 8013cde:	4413      	add	r3, r2
 8013ce0:	4a26      	ldr	r2, [pc, #152]	; (8013d7c <face_detection_configure_weights+0xb00>)
 8013ce2:	6093      	str	r3, [r2, #8]
    conv2d_72_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 388296);
 8013ce4:	4b08      	ldr	r3, [pc, #32]	; (8013d08 <face_detection_configure_weights+0xa8c>)
 8013ce6:	681a      	ldr	r2, [r3, #0]
 8013ce8:	4b25      	ldr	r3, [pc, #148]	; (8013d80 <face_detection_configure_weights+0xb04>)
 8013cea:	4413      	add	r3, r2
 8013cec:	4a23      	ldr	r2, [pc, #140]	; (8013d7c <face_detection_configure_weights+0xb00>)
 8013cee:	60d3      	str	r3, [r2, #12]
    
    conv2d_72_bias_array.format |= AI_FMT_FLAG_CONST;
 8013cf0:	4b24      	ldr	r3, [pc, #144]	; (8013d84 <face_detection_configure_weights+0xb08>)
 8013cf2:	681b      	ldr	r3, [r3, #0]
 8013cf4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013cf8:	4a22      	ldr	r2, [pc, #136]	; (8013d84 <face_detection_configure_weights+0xb08>)
 8013cfa:	6013      	str	r3, [r2, #0]
 8013cfc:	e044      	b.n	8013d88 <face_detection_configure_weights+0xb0c>
 8013cfe:	bf00      	nop
 8013d00:	00045dc0 	.word	0x00045dc0
 8013d04:	24000638 	.word	0x24000638
 8013d08:	2405ded4 	.word	0x2405ded4
 8013d0c:	24000668 	.word	0x24000668
 8013d10:	000461c0 	.word	0x000461c0
 8013d14:	24000698 	.word	0x24000698
 8013d18:	00046ac0 	.word	0x00046ac0
 8013d1c:	240006c8 	.word	0x240006c8
 8013d20:	00046ec0 	.word	0x00046ec0
 8013d24:	240006f8 	.word	0x240006f8
 8013d28:	00056ec0 	.word	0x00056ec0
 8013d2c:	24000728 	.word	0x24000728
 8013d30:	000572c0 	.word	0x000572c0
 8013d34:	24000758 	.word	0x24000758
 8013d38:	000592c0 	.word	0x000592c0
 8013d3c:	24000788 	.word	0x24000788
 8013d40:	00059340 	.word	0x00059340
 8013d44:	240007b8 	.word	0x240007b8
 8013d48:	00059e80 	.word	0x00059e80
 8013d4c:	240007e8 	.word	0x240007e8
 8013d50:	00059ea8 	.word	0x00059ea8
 8013d54:	24000818 	.word	0x24000818
 8013d58:	0005b528 	.word	0x0005b528
 8013d5c:	24000848 	.word	0x24000848
 8013d60:	0005b578 	.word	0x0005b578
 8013d64:	24000878 	.word	0x24000878
 8013d68:	0005d578 	.word	0x0005d578
 8013d6c:	240008a8 	.word	0x240008a8
 8013d70:	0005d5f8 	.word	0x0005d5f8
 8013d74:	240008d8 	.word	0x240008d8
 8013d78:	0005ec78 	.word	0x0005ec78
 8013d7c:	24000908 	.word	0x24000908
 8013d80:	0005ecc8 	.word	0x0005ecc8
 8013d84:	24000938 	.word	0x24000938
    conv2d_72_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 391176);
 8013d88:	4b8f      	ldr	r3, [pc, #572]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013d8a:	681a      	ldr	r2, [r3, #0]
 8013d8c:	4b8f      	ldr	r3, [pc, #572]	; (8013fcc <face_detection_configure_weights+0xd50>)
 8013d8e:	4413      	add	r3, r2
 8013d90:	4a8f      	ldr	r2, [pc, #572]	; (8013fd0 <face_detection_configure_weights+0xd54>)
 8013d92:	6093      	str	r3, [r2, #8]
    conv2d_72_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 391176);
 8013d94:	4b8c      	ldr	r3, [pc, #560]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013d96:	681a      	ldr	r2, [r3, #0]
 8013d98:	4b8c      	ldr	r3, [pc, #560]	; (8013fcc <face_detection_configure_weights+0xd50>)
 8013d9a:	4413      	add	r3, r2
 8013d9c:	4a8c      	ldr	r2, [pc, #560]	; (8013fd0 <face_detection_configure_weights+0xd54>)
 8013d9e:	60d3      	str	r3, [r2, #12]
    
    conv2d_34_weights_array.format |= AI_FMT_FLAG_CONST;
 8013da0:	4b8c      	ldr	r3, [pc, #560]	; (8013fd4 <face_detection_configure_weights+0xd58>)
 8013da2:	681b      	ldr	r3, [r3, #0]
 8013da4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013da8:	4a8a      	ldr	r2, [pc, #552]	; (8013fd4 <face_detection_configure_weights+0xd58>)
 8013daa:	6013      	str	r3, [r2, #0]
    conv2d_34_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 391216);
 8013dac:	4b86      	ldr	r3, [pc, #536]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013dae:	681a      	ldr	r2, [r3, #0]
 8013db0:	4b89      	ldr	r3, [pc, #548]	; (8013fd8 <face_detection_configure_weights+0xd5c>)
 8013db2:	4413      	add	r3, r2
 8013db4:	4a87      	ldr	r2, [pc, #540]	; (8013fd4 <face_detection_configure_weights+0xd58>)
 8013db6:	6093      	str	r3, [r2, #8]
    conv2d_34_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 391216);
 8013db8:	4b83      	ldr	r3, [pc, #524]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013dba:	681a      	ldr	r2, [r3, #0]
 8013dbc:	4b86      	ldr	r3, [pc, #536]	; (8013fd8 <face_detection_configure_weights+0xd5c>)
 8013dbe:	4413      	add	r3, r2
 8013dc0:	4a84      	ldr	r2, [pc, #528]	; (8013fd4 <face_detection_configure_weights+0xd58>)
 8013dc2:	60d3      	str	r3, [r2, #12]
    
    conv2d_34_bias_array.format |= AI_FMT_FLAG_CONST;
 8013dc4:	4b85      	ldr	r3, [pc, #532]	; (8013fdc <face_detection_configure_weights+0xd60>)
 8013dc6:	681b      	ldr	r3, [r3, #0]
 8013dc8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013dcc:	4a83      	ldr	r2, [pc, #524]	; (8013fdc <face_detection_configure_weights+0xd60>)
 8013dce:	6013      	str	r3, [r2, #0]
    conv2d_34_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 399408);
 8013dd0:	4b7d      	ldr	r3, [pc, #500]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013dd2:	681a      	ldr	r2, [r3, #0]
 8013dd4:	4b82      	ldr	r3, [pc, #520]	; (8013fe0 <face_detection_configure_weights+0xd64>)
 8013dd6:	4413      	add	r3, r2
 8013dd8:	4a80      	ldr	r2, [pc, #512]	; (8013fdc <face_detection_configure_weights+0xd60>)
 8013dda:	6093      	str	r3, [r2, #8]
    conv2d_34_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 399408);
 8013ddc:	4b7a      	ldr	r3, [pc, #488]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013dde:	681a      	ldr	r2, [r3, #0]
 8013de0:	4b7f      	ldr	r3, [pc, #508]	; (8013fe0 <face_detection_configure_weights+0xd64>)
 8013de2:	4413      	add	r3, r2
 8013de4:	4a7d      	ldr	r2, [pc, #500]	; (8013fdc <face_detection_configure_weights+0xd60>)
 8013de6:	60d3      	str	r3, [r2, #12]
    
    conv2d_87_weights_array.format |= AI_FMT_FLAG_CONST;
 8013de8:	4b7e      	ldr	r3, [pc, #504]	; (8013fe4 <face_detection_configure_weights+0xd68>)
 8013dea:	681b      	ldr	r3, [r3, #0]
 8013dec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013df0:	4a7c      	ldr	r2, [pc, #496]	; (8013fe4 <face_detection_configure_weights+0xd68>)
 8013df2:	6013      	str	r3, [r2, #0]
    conv2d_87_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 399536);
 8013df4:	4b74      	ldr	r3, [pc, #464]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013df6:	681a      	ldr	r2, [r3, #0]
 8013df8:	4b7b      	ldr	r3, [pc, #492]	; (8013fe8 <face_detection_configure_weights+0xd6c>)
 8013dfa:	4413      	add	r3, r2
 8013dfc:	4a79      	ldr	r2, [pc, #484]	; (8013fe4 <face_detection_configure_weights+0xd68>)
 8013dfe:	6093      	str	r3, [r2, #8]
    conv2d_87_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 399536);
 8013e00:	4b71      	ldr	r3, [pc, #452]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013e02:	681a      	ldr	r2, [r3, #0]
 8013e04:	4b78      	ldr	r3, [pc, #480]	; (8013fe8 <face_detection_configure_weights+0xd6c>)
 8013e06:	4413      	add	r3, r2
 8013e08:	4a76      	ldr	r2, [pc, #472]	; (8013fe4 <face_detection_configure_weights+0xd68>)
 8013e0a:	60d3      	str	r3, [r2, #12]
    
    conv2d_87_bias_array.format |= AI_FMT_FLAG_CONST;
 8013e0c:	4b77      	ldr	r3, [pc, #476]	; (8013fec <face_detection_configure_weights+0xd70>)
 8013e0e:	681b      	ldr	r3, [r3, #0]
 8013e10:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013e14:	4a75      	ldr	r2, [pc, #468]	; (8013fec <face_detection_configure_weights+0xd70>)
 8013e16:	6013      	str	r3, [r2, #0]
    conv2d_87_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 402416);
 8013e18:	4b6b      	ldr	r3, [pc, #428]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013e1a:	681a      	ldr	r2, [r3, #0]
 8013e1c:	4b74      	ldr	r3, [pc, #464]	; (8013ff0 <face_detection_configure_weights+0xd74>)
 8013e1e:	4413      	add	r3, r2
 8013e20:	4a72      	ldr	r2, [pc, #456]	; (8013fec <face_detection_configure_weights+0xd70>)
 8013e22:	6093      	str	r3, [r2, #8]
    conv2d_87_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 402416);
 8013e24:	4b68      	ldr	r3, [pc, #416]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013e26:	681a      	ldr	r2, [r3, #0]
 8013e28:	4b71      	ldr	r3, [pc, #452]	; (8013ff0 <face_detection_configure_weights+0xd74>)
 8013e2a:	4413      	add	r3, r2
 8013e2c:	4a6f      	ldr	r2, [pc, #444]	; (8013fec <face_detection_configure_weights+0xd70>)
 8013e2e:	60d3      	str	r3, [r2, #12]
    
    conv2d_92_weights_array.format |= AI_FMT_FLAG_CONST;
 8013e30:	4b70      	ldr	r3, [pc, #448]	; (8013ff4 <face_detection_configure_weights+0xd78>)
 8013e32:	681b      	ldr	r3, [r3, #0]
 8013e34:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013e38:	4a6e      	ldr	r2, [pc, #440]	; (8013ff4 <face_detection_configure_weights+0xd78>)
 8013e3a:	6013      	str	r3, [r2, #0]
    conv2d_92_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 402456);
 8013e3c:	4b62      	ldr	r3, [pc, #392]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013e3e:	681a      	ldr	r2, [r3, #0]
 8013e40:	4b6d      	ldr	r3, [pc, #436]	; (8013ff8 <face_detection_configure_weights+0xd7c>)
 8013e42:	4413      	add	r3, r2
 8013e44:	4a6b      	ldr	r2, [pc, #428]	; (8013ff4 <face_detection_configure_weights+0xd78>)
 8013e46:	6093      	str	r3, [r2, #8]
    conv2d_92_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 402456);
 8013e48:	4b5f      	ldr	r3, [pc, #380]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013e4a:	681a      	ldr	r2, [r3, #0]
 8013e4c:	4b6a      	ldr	r3, [pc, #424]	; (8013ff8 <face_detection_configure_weights+0xd7c>)
 8013e4e:	4413      	add	r3, r2
 8013e50:	4a68      	ldr	r2, [pc, #416]	; (8013ff4 <face_detection_configure_weights+0xd78>)
 8013e52:	60d3      	str	r3, [r2, #12]
    
    conv2d_92_bias_array.format |= AI_FMT_FLAG_CONST;
 8013e54:	4b69      	ldr	r3, [pc, #420]	; (8013ffc <face_detection_configure_weights+0xd80>)
 8013e56:	681b      	ldr	r3, [r3, #0]
 8013e58:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013e5c:	4a67      	ldr	r2, [pc, #412]	; (8013ffc <face_detection_configure_weights+0xd80>)
 8013e5e:	6013      	str	r3, [r2, #0]
    conv2d_92_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 408216);
 8013e60:	4b59      	ldr	r3, [pc, #356]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013e62:	681a      	ldr	r2, [r3, #0]
 8013e64:	4b66      	ldr	r3, [pc, #408]	; (8014000 <face_detection_configure_weights+0xd84>)
 8013e66:	4413      	add	r3, r2
 8013e68:	4a64      	ldr	r2, [pc, #400]	; (8013ffc <face_detection_configure_weights+0xd80>)
 8013e6a:	6093      	str	r3, [r2, #8]
    conv2d_92_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 408216);
 8013e6c:	4b56      	ldr	r3, [pc, #344]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013e6e:	681a      	ldr	r2, [r3, #0]
 8013e70:	4b63      	ldr	r3, [pc, #396]	; (8014000 <face_detection_configure_weights+0xd84>)
 8013e72:	4413      	add	r3, r2
 8013e74:	4a61      	ldr	r2, [pc, #388]	; (8013ffc <face_detection_configure_weights+0xd80>)
 8013e76:	60d3      	str	r3, [r2, #12]
    
    conv2d_28_weights_array.format |= AI_FMT_FLAG_CONST;
 8013e78:	4b62      	ldr	r3, [pc, #392]	; (8014004 <face_detection_configure_weights+0xd88>)
 8013e7a:	681b      	ldr	r3, [r3, #0]
 8013e7c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013e80:	4a60      	ldr	r2, [pc, #384]	; (8014004 <face_detection_configure_weights+0xd88>)
 8013e82:	6013      	str	r3, [r2, #0]
    conv2d_28_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 408296);
 8013e84:	4b50      	ldr	r3, [pc, #320]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013e86:	681a      	ldr	r2, [r3, #0]
 8013e88:	4b5f      	ldr	r3, [pc, #380]	; (8014008 <face_detection_configure_weights+0xd8c>)
 8013e8a:	4413      	add	r3, r2
 8013e8c:	4a5d      	ldr	r2, [pc, #372]	; (8014004 <face_detection_configure_weights+0xd88>)
 8013e8e:	6093      	str	r3, [r2, #8]
    conv2d_28_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 408296);
 8013e90:	4b4d      	ldr	r3, [pc, #308]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013e92:	681a      	ldr	r2, [r3, #0]
 8013e94:	4b5c      	ldr	r3, [pc, #368]	; (8014008 <face_detection_configure_weights+0xd8c>)
 8013e96:	4413      	add	r3, r2
 8013e98:	4a5a      	ldr	r2, [pc, #360]	; (8014004 <face_detection_configure_weights+0xd88>)
 8013e9a:	60d3      	str	r3, [r2, #12]
    
    conv2d_28_bias_array.format |= AI_FMT_FLAG_CONST;
 8013e9c:	4b5b      	ldr	r3, [pc, #364]	; (801400c <face_detection_configure_weights+0xd90>)
 8013e9e:	681b      	ldr	r3, [r3, #0]
 8013ea0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013ea4:	4a59      	ldr	r2, [pc, #356]	; (801400c <face_detection_configure_weights+0xd90>)
 8013ea6:	6013      	str	r3, [r2, #0]
    conv2d_28_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 412392);
 8013ea8:	4b47      	ldr	r3, [pc, #284]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013eaa:	681a      	ldr	r2, [r3, #0]
 8013eac:	4b58      	ldr	r3, [pc, #352]	; (8014010 <face_detection_configure_weights+0xd94>)
 8013eae:	4413      	add	r3, r2
 8013eb0:	4a56      	ldr	r2, [pc, #344]	; (801400c <face_detection_configure_weights+0xd90>)
 8013eb2:	6093      	str	r3, [r2, #8]
    conv2d_28_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 412392);
 8013eb4:	4b44      	ldr	r3, [pc, #272]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013eb6:	681a      	ldr	r2, [r3, #0]
 8013eb8:	4b55      	ldr	r3, [pc, #340]	; (8014010 <face_detection_configure_weights+0xd94>)
 8013eba:	4413      	add	r3, r2
 8013ebc:	4a53      	ldr	r2, [pc, #332]	; (801400c <face_detection_configure_weights+0xd90>)
 8013ebe:	60d3      	str	r3, [r2, #12]
    
    conv2d_107_weights_array.format |= AI_FMT_FLAG_CONST;
 8013ec0:	4b54      	ldr	r3, [pc, #336]	; (8014014 <face_detection_configure_weights+0xd98>)
 8013ec2:	681b      	ldr	r3, [r3, #0]
 8013ec4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013ec8:	4a52      	ldr	r2, [pc, #328]	; (8014014 <face_detection_configure_weights+0xd98>)
 8013eca:	6013      	str	r3, [r2, #0]
    conv2d_107_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 412520);
 8013ecc:	4b3e      	ldr	r3, [pc, #248]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013ece:	681a      	ldr	r2, [r3, #0]
 8013ed0:	4b51      	ldr	r3, [pc, #324]	; (8014018 <face_detection_configure_weights+0xd9c>)
 8013ed2:	4413      	add	r3, r2
 8013ed4:	4a4f      	ldr	r2, [pc, #316]	; (8014014 <face_detection_configure_weights+0xd98>)
 8013ed6:	6093      	str	r3, [r2, #8]
    conv2d_107_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 412520);
 8013ed8:	4b3b      	ldr	r3, [pc, #236]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013eda:	681a      	ldr	r2, [r3, #0]
 8013edc:	4b4e      	ldr	r3, [pc, #312]	; (8014018 <face_detection_configure_weights+0xd9c>)
 8013ede:	4413      	add	r3, r2
 8013ee0:	4a4c      	ldr	r2, [pc, #304]	; (8014014 <face_detection_configure_weights+0xd98>)
 8013ee2:	60d3      	str	r3, [r2, #12]
    
    conv2d_107_bias_array.format |= AI_FMT_FLAG_CONST;
 8013ee4:	4b4d      	ldr	r3, [pc, #308]	; (801401c <face_detection_configure_weights+0xda0>)
 8013ee6:	681b      	ldr	r3, [r3, #0]
 8013ee8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013eec:	4a4b      	ldr	r2, [pc, #300]	; (801401c <face_detection_configure_weights+0xda0>)
 8013eee:	6013      	str	r3, [r2, #0]
    conv2d_107_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 415400);
 8013ef0:	4b35      	ldr	r3, [pc, #212]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013ef2:	681a      	ldr	r2, [r3, #0]
 8013ef4:	4b4a      	ldr	r3, [pc, #296]	; (8014020 <face_detection_configure_weights+0xda4>)
 8013ef6:	4413      	add	r3, r2
 8013ef8:	4a48      	ldr	r2, [pc, #288]	; (801401c <face_detection_configure_weights+0xda0>)
 8013efa:	6093      	str	r3, [r2, #8]
    conv2d_107_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 415400);
 8013efc:	4b32      	ldr	r3, [pc, #200]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013efe:	681a      	ldr	r2, [r3, #0]
 8013f00:	4b47      	ldr	r3, [pc, #284]	; (8014020 <face_detection_configure_weights+0xda4>)
 8013f02:	4413      	add	r3, r2
 8013f04:	4a45      	ldr	r2, [pc, #276]	; (801401c <face_detection_configure_weights+0xda0>)
 8013f06:	60d3      	str	r3, [r2, #12]
    
    conv2d_112_weights_array.format |= AI_FMT_FLAG_CONST;
 8013f08:	4b46      	ldr	r3, [pc, #280]	; (8014024 <face_detection_configure_weights+0xda8>)
 8013f0a:	681b      	ldr	r3, [r3, #0]
 8013f0c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013f10:	4a44      	ldr	r2, [pc, #272]	; (8014024 <face_detection_configure_weights+0xda8>)
 8013f12:	6013      	str	r3, [r2, #0]
    conv2d_112_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 415440);
 8013f14:	4b2c      	ldr	r3, [pc, #176]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013f16:	681a      	ldr	r2, [r3, #0]
 8013f18:	4b43      	ldr	r3, [pc, #268]	; (8014028 <face_detection_configure_weights+0xdac>)
 8013f1a:	4413      	add	r3, r2
 8013f1c:	4a41      	ldr	r2, [pc, #260]	; (8014024 <face_detection_configure_weights+0xda8>)
 8013f1e:	6093      	str	r3, [r2, #8]
    conv2d_112_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 415440);
 8013f20:	4b29      	ldr	r3, [pc, #164]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013f22:	681a      	ldr	r2, [r3, #0]
 8013f24:	4b40      	ldr	r3, [pc, #256]	; (8014028 <face_detection_configure_weights+0xdac>)
 8013f26:	4413      	add	r3, r2
 8013f28:	4a3e      	ldr	r2, [pc, #248]	; (8014024 <face_detection_configure_weights+0xda8>)
 8013f2a:	60d3      	str	r3, [r2, #12]
    
    conv2d_112_bias_array.format |= AI_FMT_FLAG_CONST;
 8013f2c:	4b3f      	ldr	r3, [pc, #252]	; (801402c <face_detection_configure_weights+0xdb0>)
 8013f2e:	681b      	ldr	r3, [r3, #0]
 8013f30:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013f34:	4a3d      	ldr	r2, [pc, #244]	; (801402c <face_detection_configure_weights+0xdb0>)
 8013f36:	6013      	str	r3, [r2, #0]
    conv2d_112_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 421200);
 8013f38:	4b23      	ldr	r3, [pc, #140]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013f3a:	681a      	ldr	r2, [r3, #0]
 8013f3c:	4b3c      	ldr	r3, [pc, #240]	; (8014030 <face_detection_configure_weights+0xdb4>)
 8013f3e:	4413      	add	r3, r2
 8013f40:	4a3a      	ldr	r2, [pc, #232]	; (801402c <face_detection_configure_weights+0xdb0>)
 8013f42:	6093      	str	r3, [r2, #8]
    conv2d_112_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 421200);
 8013f44:	4b20      	ldr	r3, [pc, #128]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013f46:	681a      	ldr	r2, [r3, #0]
 8013f48:	4b39      	ldr	r3, [pc, #228]	; (8014030 <face_detection_configure_weights+0xdb4>)
 8013f4a:	4413      	add	r3, r2
 8013f4c:	4a37      	ldr	r2, [pc, #220]	; (801402c <face_detection_configure_weights+0xdb0>)
 8013f4e:	60d3      	str	r3, [r2, #12]
    
    conv2d_14_weights_array.format |= AI_FMT_FLAG_CONST;
 8013f50:	4b38      	ldr	r3, [pc, #224]	; (8014034 <face_detection_configure_weights+0xdb8>)
 8013f52:	681b      	ldr	r3, [r3, #0]
 8013f54:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013f58:	4a36      	ldr	r2, [pc, #216]	; (8014034 <face_detection_configure_weights+0xdb8>)
 8013f5a:	6013      	str	r3, [r2, #0]
    conv2d_14_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 421280);
 8013f5c:	4b1a      	ldr	r3, [pc, #104]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013f5e:	681a      	ldr	r2, [r3, #0]
 8013f60:	4b35      	ldr	r3, [pc, #212]	; (8014038 <face_detection_configure_weights+0xdbc>)
 8013f62:	4413      	add	r3, r2
 8013f64:	4a33      	ldr	r2, [pc, #204]	; (8014034 <face_detection_configure_weights+0xdb8>)
 8013f66:	6093      	str	r3, [r2, #8]
    conv2d_14_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 421280);
 8013f68:	4b17      	ldr	r3, [pc, #92]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013f6a:	681a      	ldr	r2, [r3, #0]
 8013f6c:	4b32      	ldr	r3, [pc, #200]	; (8014038 <face_detection_configure_weights+0xdbc>)
 8013f6e:	4413      	add	r3, r2
 8013f70:	4a30      	ldr	r2, [pc, #192]	; (8014034 <face_detection_configure_weights+0xdb8>)
 8013f72:	60d3      	str	r3, [r2, #12]
    
    conv2d_14_bias_array.format |= AI_FMT_FLAG_CONST;
 8013f74:	4b31      	ldr	r3, [pc, #196]	; (801403c <face_detection_configure_weights+0xdc0>)
 8013f76:	681b      	ldr	r3, [r3, #0]
 8013f78:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013f7c:	4a2f      	ldr	r2, [pc, #188]	; (801403c <face_detection_configure_weights+0xdc0>)
 8013f7e:	6013      	str	r3, [r2, #0]
    conv2d_14_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 423328);
 8013f80:	4b11      	ldr	r3, [pc, #68]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013f82:	681a      	ldr	r2, [r3, #0]
 8013f84:	4b2e      	ldr	r3, [pc, #184]	; (8014040 <face_detection_configure_weights+0xdc4>)
 8013f86:	4413      	add	r3, r2
 8013f88:	4a2c      	ldr	r2, [pc, #176]	; (801403c <face_detection_configure_weights+0xdc0>)
 8013f8a:	6093      	str	r3, [r2, #8]
    conv2d_14_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 423328);
 8013f8c:	4b0e      	ldr	r3, [pc, #56]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013f8e:	681a      	ldr	r2, [r3, #0]
 8013f90:	4b2b      	ldr	r3, [pc, #172]	; (8014040 <face_detection_configure_weights+0xdc4>)
 8013f92:	4413      	add	r3, r2
 8013f94:	4a29      	ldr	r2, [pc, #164]	; (801403c <face_detection_configure_weights+0xdc0>)
 8013f96:	60d3      	str	r3, [r2, #12]
    
    conv2d_127_weights_array.format |= AI_FMT_FLAG_CONST;
 8013f98:	4b2a      	ldr	r3, [pc, #168]	; (8014044 <face_detection_configure_weights+0xdc8>)
 8013f9a:	681b      	ldr	r3, [r3, #0]
 8013f9c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013fa0:	4a28      	ldr	r2, [pc, #160]	; (8014044 <face_detection_configure_weights+0xdc8>)
 8013fa2:	6013      	str	r3, [r2, #0]
    conv2d_127_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 423456);
 8013fa4:	4b08      	ldr	r3, [pc, #32]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013fa6:	681a      	ldr	r2, [r3, #0]
 8013fa8:	4b27      	ldr	r3, [pc, #156]	; (8014048 <face_detection_configure_weights+0xdcc>)
 8013faa:	4413      	add	r3, r2
 8013fac:	4a25      	ldr	r2, [pc, #148]	; (8014044 <face_detection_configure_weights+0xdc8>)
 8013fae:	6093      	str	r3, [r2, #8]
    conv2d_127_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 423456);
 8013fb0:	4b05      	ldr	r3, [pc, #20]	; (8013fc8 <face_detection_configure_weights+0xd4c>)
 8013fb2:	681a      	ldr	r2, [r3, #0]
 8013fb4:	4b24      	ldr	r3, [pc, #144]	; (8014048 <face_detection_configure_weights+0xdcc>)
 8013fb6:	4413      	add	r3, r2
 8013fb8:	4a22      	ldr	r2, [pc, #136]	; (8014044 <face_detection_configure_weights+0xdc8>)
 8013fba:	60d3      	str	r3, [r2, #12]
    
    conv2d_127_bias_array.format |= AI_FMT_FLAG_CONST;
 8013fbc:	4b23      	ldr	r3, [pc, #140]	; (801404c <face_detection_configure_weights+0xdd0>)
 8013fbe:	681b      	ldr	r3, [r3, #0]
 8013fc0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8013fc4:	e044      	b.n	8014050 <face_detection_configure_weights+0xdd4>
 8013fc6:	bf00      	nop
 8013fc8:	2405ded4 	.word	0x2405ded4
 8013fcc:	0005f808 	.word	0x0005f808
 8013fd0:	24000938 	.word	0x24000938
 8013fd4:	24000968 	.word	0x24000968
 8013fd8:	0005f830 	.word	0x0005f830
 8013fdc:	24000998 	.word	0x24000998
 8013fe0:	00061830 	.word	0x00061830
 8013fe4:	240009c8 	.word	0x240009c8
 8013fe8:	000618b0 	.word	0x000618b0
 8013fec:	240009f8 	.word	0x240009f8
 8013ff0:	000623f0 	.word	0x000623f0
 8013ff4:	24000a28 	.word	0x24000a28
 8013ff8:	00062418 	.word	0x00062418
 8013ffc:	24000a58 	.word	0x24000a58
 8014000:	00063a98 	.word	0x00063a98
 8014004:	24000a88 	.word	0x24000a88
 8014008:	00063ae8 	.word	0x00063ae8
 801400c:	24000ab8 	.word	0x24000ab8
 8014010:	00064ae8 	.word	0x00064ae8
 8014014:	24000ae8 	.word	0x24000ae8
 8014018:	00064b68 	.word	0x00064b68
 801401c:	24000b18 	.word	0x24000b18
 8014020:	000656a8 	.word	0x000656a8
 8014024:	24000b48 	.word	0x24000b48
 8014028:	000656d0 	.word	0x000656d0
 801402c:	24000b78 	.word	0x24000b78
 8014030:	00066d50 	.word	0x00066d50
 8014034:	24000ba8 	.word	0x24000ba8
 8014038:	00066da0 	.word	0x00066da0
 801403c:	24000bd8 	.word	0x24000bd8
 8014040:	000675a0 	.word	0x000675a0
 8014044:	24000c08 	.word	0x24000c08
 8014048:	00067620 	.word	0x00067620
 801404c:	24000c38 	.word	0x24000c38
 8014050:	4a8e      	ldr	r2, [pc, #568]	; (801428c <face_detection_configure_weights+0x1010>)
 8014052:	6013      	str	r3, [r2, #0]
    conv2d_127_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 426336);
 8014054:	4b8e      	ldr	r3, [pc, #568]	; (8014290 <face_detection_configure_weights+0x1014>)
 8014056:	681a      	ldr	r2, [r3, #0]
 8014058:	4b8e      	ldr	r3, [pc, #568]	; (8014294 <face_detection_configure_weights+0x1018>)
 801405a:	4413      	add	r3, r2
 801405c:	4a8b      	ldr	r2, [pc, #556]	; (801428c <face_detection_configure_weights+0x1010>)
 801405e:	6093      	str	r3, [r2, #8]
    conv2d_127_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 426336);
 8014060:	4b8b      	ldr	r3, [pc, #556]	; (8014290 <face_detection_configure_weights+0x1014>)
 8014062:	681a      	ldr	r2, [r3, #0]
 8014064:	4b8b      	ldr	r3, [pc, #556]	; (8014294 <face_detection_configure_weights+0x1018>)
 8014066:	4413      	add	r3, r2
 8014068:	4a88      	ldr	r2, [pc, #544]	; (801428c <face_detection_configure_weights+0x1010>)
 801406a:	60d3      	str	r3, [r2, #12]
    
    conv2d_135_weights_array.format |= AI_FMT_FLAG_CONST;
 801406c:	4b8a      	ldr	r3, [pc, #552]	; (8014298 <face_detection_configure_weights+0x101c>)
 801406e:	681b      	ldr	r3, [r3, #0]
 8014070:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8014074:	4a88      	ldr	r2, [pc, #544]	; (8014298 <face_detection_configure_weights+0x101c>)
 8014076:	6013      	str	r3, [r2, #0]
    conv2d_135_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 426376);
 8014078:	4b85      	ldr	r3, [pc, #532]	; (8014290 <face_detection_configure_weights+0x1014>)
 801407a:	681a      	ldr	r2, [r3, #0]
 801407c:	4b87      	ldr	r3, [pc, #540]	; (801429c <face_detection_configure_weights+0x1020>)
 801407e:	4413      	add	r3, r2
 8014080:	4a85      	ldr	r2, [pc, #532]	; (8014298 <face_detection_configure_weights+0x101c>)
 8014082:	6093      	str	r3, [r2, #8]
    conv2d_135_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 426376);
 8014084:	4b82      	ldr	r3, [pc, #520]	; (8014290 <face_detection_configure_weights+0x1014>)
 8014086:	681a      	ldr	r2, [r3, #0]
 8014088:	4b84      	ldr	r3, [pc, #528]	; (801429c <face_detection_configure_weights+0x1020>)
 801408a:	4413      	add	r3, r2
 801408c:	4a82      	ldr	r2, [pc, #520]	; (8014298 <face_detection_configure_weights+0x101c>)
 801408e:	60d3      	str	r3, [r2, #12]
    
    conv2d_135_bias_array.format |= AI_FMT_FLAG_CONST;
 8014090:	4b83      	ldr	r3, [pc, #524]	; (80142a0 <face_detection_configure_weights+0x1024>)
 8014092:	681b      	ldr	r3, [r3, #0]
 8014094:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8014098:	4a81      	ldr	r2, [pc, #516]	; (80142a0 <face_detection_configure_weights+0x1024>)
 801409a:	6013      	str	r3, [r2, #0]
    conv2d_135_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 432136);
 801409c:	4b7c      	ldr	r3, [pc, #496]	; (8014290 <face_detection_configure_weights+0x1014>)
 801409e:	681a      	ldr	r2, [r3, #0]
 80140a0:	4b80      	ldr	r3, [pc, #512]	; (80142a4 <face_detection_configure_weights+0x1028>)
 80140a2:	4413      	add	r3, r2
 80140a4:	4a7e      	ldr	r2, [pc, #504]	; (80142a0 <face_detection_configure_weights+0x1024>)
 80140a6:	6093      	str	r3, [r2, #8]
    conv2d_135_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 432136);
 80140a8:	4b79      	ldr	r3, [pc, #484]	; (8014290 <face_detection_configure_weights+0x1014>)
 80140aa:	681a      	ldr	r2, [r3, #0]
 80140ac:	4b7d      	ldr	r3, [pc, #500]	; (80142a4 <face_detection_configure_weights+0x1028>)
 80140ae:	4413      	add	r3, r2
 80140b0:	4a7b      	ldr	r2, [pc, #492]	; (80142a0 <face_detection_configure_weights+0x1024>)
 80140b2:	60d3      	str	r3, [r2, #12]
    
    reshape_63_const_array.format |= AI_FMT_FLAG_CONST;
 80140b4:	4b7c      	ldr	r3, [pc, #496]	; (80142a8 <face_detection_configure_weights+0x102c>)
 80140b6:	681b      	ldr	r3, [r3, #0]
 80140b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80140bc:	4a7a      	ldr	r2, [pc, #488]	; (80142a8 <face_detection_configure_weights+0x102c>)
 80140be:	6013      	str	r3, [r2, #0]
    reshape_63_const_array.data = AI_PTR(g_face_detection_weights_map[0] + 432216);
 80140c0:	4b73      	ldr	r3, [pc, #460]	; (8014290 <face_detection_configure_weights+0x1014>)
 80140c2:	681a      	ldr	r2, [r3, #0]
 80140c4:	4b79      	ldr	r3, [pc, #484]	; (80142ac <face_detection_configure_weights+0x1030>)
 80140c6:	4413      	add	r3, r2
 80140c8:	4a77      	ldr	r2, [pc, #476]	; (80142a8 <face_detection_configure_weights+0x102c>)
 80140ca:	6093      	str	r3, [r2, #8]
    reshape_63_const_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 432216);
 80140cc:	4b70      	ldr	r3, [pc, #448]	; (8014290 <face_detection_configure_weights+0x1014>)
 80140ce:	681a      	ldr	r2, [r3, #0]
 80140d0:	4b76      	ldr	r3, [pc, #472]	; (80142ac <face_detection_configure_weights+0x1030>)
 80140d2:	4413      	add	r3, r2
 80140d4:	4a74      	ldr	r2, [pc, #464]	; (80142a8 <face_detection_configure_weights+0x102c>)
 80140d6:	60d3      	str	r3, [r2, #12]
    
    reshape_84_const_array.format |= AI_FMT_FLAG_CONST;
 80140d8:	4b75      	ldr	r3, [pc, #468]	; (80142b0 <face_detection_configure_weights+0x1034>)
 80140da:	681b      	ldr	r3, [r3, #0]
 80140dc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80140e0:	4a73      	ldr	r2, [pc, #460]	; (80142b0 <face_detection_configure_weights+0x1034>)
 80140e2:	6013      	str	r3, [r2, #0]
    reshape_84_const_array.data = AI_PTR(g_face_detection_weights_map[0] + 432236);
 80140e4:	4b6a      	ldr	r3, [pc, #424]	; (8014290 <face_detection_configure_weights+0x1014>)
 80140e6:	681a      	ldr	r2, [r3, #0]
 80140e8:	4b72      	ldr	r3, [pc, #456]	; (80142b4 <face_detection_configure_weights+0x1038>)
 80140ea:	4413      	add	r3, r2
 80140ec:	4a70      	ldr	r2, [pc, #448]	; (80142b0 <face_detection_configure_weights+0x1034>)
 80140ee:	6093      	str	r3, [r2, #8]
    reshape_84_const_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 432236);
 80140f0:	4b67      	ldr	r3, [pc, #412]	; (8014290 <face_detection_configure_weights+0x1014>)
 80140f2:	681a      	ldr	r2, [r3, #0]
 80140f4:	4b6f      	ldr	r3, [pc, #444]	; (80142b4 <face_detection_configure_weights+0x1038>)
 80140f6:	4413      	add	r3, r2
 80140f8:	4a6d      	ldr	r2, [pc, #436]	; (80142b0 <face_detection_configure_weights+0x1034>)
 80140fa:	60d3      	str	r3, [r2, #12]
    
    reshape_104_const_array.format |= AI_FMT_FLAG_CONST;
 80140fc:	4b6e      	ldr	r3, [pc, #440]	; (80142b8 <face_detection_configure_weights+0x103c>)
 80140fe:	681b      	ldr	r3, [r3, #0]
 8014100:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8014104:	4a6c      	ldr	r2, [pc, #432]	; (80142b8 <face_detection_configure_weights+0x103c>)
 8014106:	6013      	str	r3, [r2, #0]
    reshape_104_const_array.data = AI_PTR(g_face_detection_weights_map[0] + 432416);
 8014108:	4b61      	ldr	r3, [pc, #388]	; (8014290 <face_detection_configure_weights+0x1014>)
 801410a:	681a      	ldr	r2, [r3, #0]
 801410c:	4b6b      	ldr	r3, [pc, #428]	; (80142bc <face_detection_configure_weights+0x1040>)
 801410e:	4413      	add	r3, r2
 8014110:	4a69      	ldr	r2, [pc, #420]	; (80142b8 <face_detection_configure_weights+0x103c>)
 8014112:	6093      	str	r3, [r2, #8]
    reshape_104_const_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 432416);
 8014114:	4b5e      	ldr	r3, [pc, #376]	; (8014290 <face_detection_configure_weights+0x1014>)
 8014116:	681a      	ldr	r2, [r3, #0]
 8014118:	4b68      	ldr	r3, [pc, #416]	; (80142bc <face_detection_configure_weights+0x1040>)
 801411a:	4413      	add	r3, r2
 801411c:	4a66      	ldr	r2, [pc, #408]	; (80142b8 <face_detection_configure_weights+0x103c>)
 801411e:	60d3      	str	r3, [r2, #12]
    
    reshape_124_const_array.format |= AI_FMT_FLAG_CONST;
 8014120:	4b67      	ldr	r3, [pc, #412]	; (80142c0 <face_detection_configure_weights+0x1044>)
 8014122:	681b      	ldr	r3, [r3, #0]
 8014124:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8014128:	4a65      	ldr	r2, [pc, #404]	; (80142c0 <face_detection_configure_weights+0x1044>)
 801412a:	6013      	str	r3, [r2, #0]
    reshape_124_const_array.data = AI_PTR(g_face_detection_weights_map[0] + 433136);
 801412c:	4b58      	ldr	r3, [pc, #352]	; (8014290 <face_detection_configure_weights+0x1014>)
 801412e:	681a      	ldr	r2, [r3, #0]
 8014130:	4b64      	ldr	r3, [pc, #400]	; (80142c4 <face_detection_configure_weights+0x1048>)
 8014132:	4413      	add	r3, r2
 8014134:	4a62      	ldr	r2, [pc, #392]	; (80142c0 <face_detection_configure_weights+0x1044>)
 8014136:	6093      	str	r3, [r2, #8]
    reshape_124_const_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 433136);
 8014138:	4b55      	ldr	r3, [pc, #340]	; (8014290 <face_detection_configure_weights+0x1014>)
 801413a:	681a      	ldr	r2, [r3, #0]
 801413c:	4b61      	ldr	r3, [pc, #388]	; (80142c4 <face_detection_configure_weights+0x1048>)
 801413e:	4413      	add	r3, r2
 8014140:	4a5f      	ldr	r2, [pc, #380]	; (80142c0 <face_detection_configure_weights+0x1044>)
 8014142:	60d3      	str	r3, [r2, #12]
    
    reshape_148_const_array.format |= AI_FMT_FLAG_CONST;
 8014144:	4b60      	ldr	r3, [pc, #384]	; (80142c8 <face_detection_configure_weights+0x104c>)
 8014146:	681b      	ldr	r3, [r3, #0]
 8014148:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801414c:	4a5e      	ldr	r2, [pc, #376]	; (80142c8 <face_detection_configure_weights+0x104c>)
 801414e:	6013      	str	r3, [r2, #0]
    reshape_148_const_array.data = AI_PTR(g_face_detection_weights_map[0] + 436016);
 8014150:	4b4f      	ldr	r3, [pc, #316]	; (8014290 <face_detection_configure_weights+0x1014>)
 8014152:	681a      	ldr	r2, [r3, #0]
 8014154:	4b5d      	ldr	r3, [pc, #372]	; (80142cc <face_detection_configure_weights+0x1050>)
 8014156:	4413      	add	r3, r2
 8014158:	4a5b      	ldr	r2, [pc, #364]	; (80142c8 <face_detection_configure_weights+0x104c>)
 801415a:	6093      	str	r3, [r2, #8]
    reshape_148_const_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 436016);
 801415c:	4b4c      	ldr	r3, [pc, #304]	; (8014290 <face_detection_configure_weights+0x1014>)
 801415e:	681a      	ldr	r2, [r3, #0]
 8014160:	4b5a      	ldr	r3, [pc, #360]	; (80142cc <face_detection_configure_weights+0x1050>)
 8014162:	4413      	add	r3, r2
 8014164:	4a58      	ldr	r2, [pc, #352]	; (80142c8 <face_detection_configure_weights+0x104c>)
 8014166:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_weights_array.format |= AI_FMT_FLAG_CONST;
 8014168:	4b59      	ldr	r3, [pc, #356]	; (80142d0 <face_detection_configure_weights+0x1054>)
 801416a:	681b      	ldr	r3, [r3, #0]
 801416c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8014170:	4a57      	ldr	r2, [pc, #348]	; (80142d0 <face_detection_configure_weights+0x1054>)
 8014172:	6013      	str	r3, [r2, #0]
    conv2d_1_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 447536);
 8014174:	4b46      	ldr	r3, [pc, #280]	; (8014290 <face_detection_configure_weights+0x1014>)
 8014176:	681a      	ldr	r2, [r3, #0]
 8014178:	4b56      	ldr	r3, [pc, #344]	; (80142d4 <face_detection_configure_weights+0x1058>)
 801417a:	4413      	add	r3, r2
 801417c:	4a54      	ldr	r2, [pc, #336]	; (80142d0 <face_detection_configure_weights+0x1054>)
 801417e:	6093      	str	r3, [r2, #8]
    conv2d_1_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 447536);
 8014180:	4b43      	ldr	r3, [pc, #268]	; (8014290 <face_detection_configure_weights+0x1014>)
 8014182:	681a      	ldr	r2, [r3, #0]
 8014184:	4b53      	ldr	r3, [pc, #332]	; (80142d4 <face_detection_configure_weights+0x1058>)
 8014186:	4413      	add	r3, r2
 8014188:	4a51      	ldr	r2, [pc, #324]	; (80142d0 <face_detection_configure_weights+0x1054>)
 801418a:	60d3      	str	r3, [r2, #12]
    
    conv2d_1_bias_array.format |= AI_FMT_FLAG_CONST;
 801418c:	4b52      	ldr	r3, [pc, #328]	; (80142d8 <face_detection_configure_weights+0x105c>)
 801418e:	681b      	ldr	r3, [r3, #0]
 8014190:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8014194:	4a50      	ldr	r2, [pc, #320]	; (80142d8 <face_detection_configure_weights+0x105c>)
 8014196:	6013      	str	r3, [r2, #0]
    conv2d_1_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 447752);
 8014198:	4b3d      	ldr	r3, [pc, #244]	; (8014290 <face_detection_configure_weights+0x1014>)
 801419a:	681a      	ldr	r2, [r3, #0]
 801419c:	4b4f      	ldr	r3, [pc, #316]	; (80142dc <face_detection_configure_weights+0x1060>)
 801419e:	4413      	add	r3, r2
 80141a0:	4a4d      	ldr	r2, [pc, #308]	; (80142d8 <face_detection_configure_weights+0x105c>)
 80141a2:	6093      	str	r3, [r2, #8]
    conv2d_1_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 447752);
 80141a4:	4b3a      	ldr	r3, [pc, #232]	; (8014290 <face_detection_configure_weights+0x1014>)
 80141a6:	681a      	ldr	r2, [r3, #0]
 80141a8:	4b4c      	ldr	r3, [pc, #304]	; (80142dc <face_detection_configure_weights+0x1060>)
 80141aa:	4413      	add	r3, r2
 80141ac:	4a4a      	ldr	r2, [pc, #296]	; (80142d8 <face_detection_configure_weights+0x105c>)
 80141ae:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_weights_array.format |= AI_FMT_FLAG_CONST;
 80141b0:	4b4b      	ldr	r3, [pc, #300]	; (80142e0 <face_detection_configure_weights+0x1064>)
 80141b2:	681b      	ldr	r3, [r3, #0]
 80141b4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80141b8:	4a49      	ldr	r2, [pc, #292]	; (80142e0 <face_detection_configure_weights+0x1064>)
 80141ba:	6013      	str	r3, [r2, #0]
    conv2d_2_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 447784);
 80141bc:	4b34      	ldr	r3, [pc, #208]	; (8014290 <face_detection_configure_weights+0x1014>)
 80141be:	681a      	ldr	r2, [r3, #0]
 80141c0:	4b48      	ldr	r3, [pc, #288]	; (80142e4 <face_detection_configure_weights+0x1068>)
 80141c2:	4413      	add	r3, r2
 80141c4:	4a46      	ldr	r2, [pc, #280]	; (80142e0 <face_detection_configure_weights+0x1064>)
 80141c6:	6093      	str	r3, [r2, #8]
    conv2d_2_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 447784);
 80141c8:	4b31      	ldr	r3, [pc, #196]	; (8014290 <face_detection_configure_weights+0x1014>)
 80141ca:	681a      	ldr	r2, [r3, #0]
 80141cc:	4b45      	ldr	r3, [pc, #276]	; (80142e4 <face_detection_configure_weights+0x1068>)
 80141ce:	4413      	add	r3, r2
 80141d0:	4a43      	ldr	r2, [pc, #268]	; (80142e0 <face_detection_configure_weights+0x1064>)
 80141d2:	60d3      	str	r3, [r2, #12]
    
    conv2d_2_bias_array.format |= AI_FMT_FLAG_CONST;
 80141d4:	4b44      	ldr	r3, [pc, #272]	; (80142e8 <face_detection_configure_weights+0x106c>)
 80141d6:	681b      	ldr	r3, [r3, #0]
 80141d8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80141dc:	4a42      	ldr	r2, [pc, #264]	; (80142e8 <face_detection_configure_weights+0x106c>)
 80141de:	6013      	str	r3, [r2, #0]
    conv2d_2_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 447856);
 80141e0:	4b2b      	ldr	r3, [pc, #172]	; (8014290 <face_detection_configure_weights+0x1014>)
 80141e2:	681a      	ldr	r2, [r3, #0]
 80141e4:	4b41      	ldr	r3, [pc, #260]	; (80142ec <face_detection_configure_weights+0x1070>)
 80141e6:	4413      	add	r3, r2
 80141e8:	4a3f      	ldr	r2, [pc, #252]	; (80142e8 <face_detection_configure_weights+0x106c>)
 80141ea:	6093      	str	r3, [r2, #8]
    conv2d_2_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 447856);
 80141ec:	4b28      	ldr	r3, [pc, #160]	; (8014290 <face_detection_configure_weights+0x1014>)
 80141ee:	681a      	ldr	r2, [r3, #0]
 80141f0:	4b3e      	ldr	r3, [pc, #248]	; (80142ec <face_detection_configure_weights+0x1070>)
 80141f2:	4413      	add	r3, r2
 80141f4:	4a3c      	ldr	r2, [pc, #240]	; (80142e8 <face_detection_configure_weights+0x106c>)
 80141f6:	60d3      	str	r3, [r2, #12]
    
    conv2d_3_weights_array.format |= AI_FMT_FLAG_CONST;
 80141f8:	4b3d      	ldr	r3, [pc, #244]	; (80142f0 <face_detection_configure_weights+0x1074>)
 80141fa:	681b      	ldr	r3, [r3, #0]
 80141fc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8014200:	4a3b      	ldr	r2, [pc, #236]	; (80142f0 <face_detection_configure_weights+0x1074>)
 8014202:	6013      	str	r3, [r2, #0]
    conv2d_3_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 447888);
 8014204:	4b22      	ldr	r3, [pc, #136]	; (8014290 <face_detection_configure_weights+0x1014>)
 8014206:	681a      	ldr	r2, [r3, #0]
 8014208:	4b3a      	ldr	r3, [pc, #232]	; (80142f4 <face_detection_configure_weights+0x1078>)
 801420a:	4413      	add	r3, r2
 801420c:	4a38      	ldr	r2, [pc, #224]	; (80142f0 <face_detection_configure_weights+0x1074>)
 801420e:	6093      	str	r3, [r2, #8]
    conv2d_3_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 447888);
 8014210:	4b1f      	ldr	r3, [pc, #124]	; (8014290 <face_detection_configure_weights+0x1014>)
 8014212:	681a      	ldr	r2, [r3, #0]
 8014214:	4b37      	ldr	r3, [pc, #220]	; (80142f4 <face_detection_configure_weights+0x1078>)
 8014216:	4413      	add	r3, r2
 8014218:	4a35      	ldr	r2, [pc, #212]	; (80142f0 <face_detection_configure_weights+0x1074>)
 801421a:	60d3      	str	r3, [r2, #12]
    
    conv2d_3_bias_array.format |= AI_FMT_FLAG_CONST;
 801421c:	4b36      	ldr	r3, [pc, #216]	; (80142f8 <face_detection_configure_weights+0x107c>)
 801421e:	681b      	ldr	r3, [r3, #0]
 8014220:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8014224:	4a34      	ldr	r2, [pc, #208]	; (80142f8 <face_detection_configure_weights+0x107c>)
 8014226:	6013      	str	r3, [r2, #0]
    conv2d_3_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 448016);
 8014228:	4b19      	ldr	r3, [pc, #100]	; (8014290 <face_detection_configure_weights+0x1014>)
 801422a:	681a      	ldr	r2, [r3, #0]
 801422c:	4b33      	ldr	r3, [pc, #204]	; (80142fc <face_detection_configure_weights+0x1080>)
 801422e:	4413      	add	r3, r2
 8014230:	4a31      	ldr	r2, [pc, #196]	; (80142f8 <face_detection_configure_weights+0x107c>)
 8014232:	6093      	str	r3, [r2, #8]
    conv2d_3_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 448016);
 8014234:	4b16      	ldr	r3, [pc, #88]	; (8014290 <face_detection_configure_weights+0x1014>)
 8014236:	681a      	ldr	r2, [r3, #0]
 8014238:	4b30      	ldr	r3, [pc, #192]	; (80142fc <face_detection_configure_weights+0x1080>)
 801423a:	4413      	add	r3, r2
 801423c:	4a2e      	ldr	r2, [pc, #184]	; (80142f8 <face_detection_configure_weights+0x107c>)
 801423e:	60d3      	str	r3, [r2, #12]
    
    conv2d_5_weights_array.format |= AI_FMT_FLAG_CONST;
 8014240:	4b2f      	ldr	r3, [pc, #188]	; (8014300 <face_detection_configure_weights+0x1084>)
 8014242:	681b      	ldr	r3, [r3, #0]
 8014244:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8014248:	4a2d      	ldr	r2, [pc, #180]	; (8014300 <face_detection_configure_weights+0x1084>)
 801424a:	6013      	str	r3, [r2, #0]
    conv2d_5_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 448080);
 801424c:	4b10      	ldr	r3, [pc, #64]	; (8014290 <face_detection_configure_weights+0x1014>)
 801424e:	681a      	ldr	r2, [r3, #0]
 8014250:	4b2c      	ldr	r3, [pc, #176]	; (8014304 <face_detection_configure_weights+0x1088>)
 8014252:	4413      	add	r3, r2
 8014254:	4a2a      	ldr	r2, [pc, #168]	; (8014300 <face_detection_configure_weights+0x1084>)
 8014256:	6093      	str	r3, [r2, #8]
    conv2d_5_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 448080);
 8014258:	4b0d      	ldr	r3, [pc, #52]	; (8014290 <face_detection_configure_weights+0x1014>)
 801425a:	681a      	ldr	r2, [r3, #0]
 801425c:	4b29      	ldr	r3, [pc, #164]	; (8014304 <face_detection_configure_weights+0x1088>)
 801425e:	4413      	add	r3, r2
 8014260:	4a27      	ldr	r2, [pc, #156]	; (8014300 <face_detection_configure_weights+0x1084>)
 8014262:	60d3      	str	r3, [r2, #12]
    
    conv2d_5_bias_array.format |= AI_FMT_FLAG_CONST;
 8014264:	4b28      	ldr	r3, [pc, #160]	; (8014308 <face_detection_configure_weights+0x108c>)
 8014266:	681b      	ldr	r3, [r3, #0]
 8014268:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 801426c:	4a26      	ldr	r2, [pc, #152]	; (8014308 <face_detection_configure_weights+0x108c>)
 801426e:	6013      	str	r3, [r2, #0]
    conv2d_5_bias_array.data = AI_PTR(g_face_detection_weights_map[0] + 448224);
 8014270:	4b07      	ldr	r3, [pc, #28]	; (8014290 <face_detection_configure_weights+0x1014>)
 8014272:	681a      	ldr	r2, [r3, #0]
 8014274:	4b25      	ldr	r3, [pc, #148]	; (801430c <face_detection_configure_weights+0x1090>)
 8014276:	4413      	add	r3, r2
 8014278:	4a23      	ldr	r2, [pc, #140]	; (8014308 <face_detection_configure_weights+0x108c>)
 801427a:	6093      	str	r3, [r2, #8]
    conv2d_5_bias_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 448224);
 801427c:	4b04      	ldr	r3, [pc, #16]	; (8014290 <face_detection_configure_weights+0x1014>)
 801427e:	681a      	ldr	r2, [r3, #0]
 8014280:	4b22      	ldr	r3, [pc, #136]	; (801430c <face_detection_configure_weights+0x1090>)
 8014282:	4413      	add	r3, r2
 8014284:	4a20      	ldr	r2, [pc, #128]	; (8014308 <face_detection_configure_weights+0x108c>)
 8014286:	60d3      	str	r3, [r2, #12]
 8014288:	e042      	b.n	8014310 <face_detection_configure_weights+0x1094>
 801428a:	bf00      	nop
 801428c:	24000c38 	.word	0x24000c38
 8014290:	2405ded4 	.word	0x2405ded4
 8014294:	00068160 	.word	0x00068160
 8014298:	24000c68 	.word	0x24000c68
 801429c:	00068188 	.word	0x00068188
 80142a0:	24000c98 	.word	0x24000c98
 80142a4:	00069808 	.word	0x00069808
 80142a8:	24000fa8 	.word	0x24000fa8
 80142ac:	00069858 	.word	0x00069858
 80142b0:	24000fb8 	.word	0x24000fb8
 80142b4:	0006986c 	.word	0x0006986c
 80142b8:	24000fe8 	.word	0x24000fe8
 80142bc:	00069920 	.word	0x00069920
 80142c0:	24000ff8 	.word	0x24000ff8
 80142c4:	00069bf0 	.word	0x00069bf0
 80142c8:	24001028 	.word	0x24001028
 80142cc:	0006a730 	.word	0x0006a730
 80142d0:	24001038 	.word	0x24001038
 80142d4:	0006d430 	.word	0x0006d430
 80142d8:	24001058 	.word	0x24001058
 80142dc:	0006d508 	.word	0x0006d508
 80142e0:	24001078 	.word	0x24001078
 80142e4:	0006d528 	.word	0x0006d528
 80142e8:	24001098 	.word	0x24001098
 80142ec:	0006d570 	.word	0x0006d570
 80142f0:	240010b8 	.word	0x240010b8
 80142f4:	0006d590 	.word	0x0006d590
 80142f8:	240010d8 	.word	0x240010d8
 80142fc:	0006d610 	.word	0x0006d610
 8014300:	240010f8 	.word	0x240010f8
 8014304:	0006d650 	.word	0x0006d650
 8014308:	24001118 	.word	0x24001118
 801430c:	0006d6e0 	.word	0x0006d6e0
    
    conv2d_6_weights_array.format |= AI_FMT_FLAG_CONST;
 8014310:	4b0e      	ldr	r3, [pc, #56]	; (801434c <face_detection_configure_weights+0x10d0>)
 8014312:	681b      	ldr	r3, [r3, #0]
 8014314:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8014318:	4a0c      	ldr	r2, [pc, #48]	; (801434c <face_detection_configure_weights+0x10d0>)
 801431a:	6013      	str	r3, [r2, #0]
    conv2d_6_weights_array.data = AI_PTR(g_face_detection_weights_map[0] + 448288);
 801431c:	4b0c      	ldr	r3, [pc, #48]	; (8014350 <face_detection_configure_weights+0x10d4>)
 801431e:	681a      	ldr	r2, [r3, #0]
 8014320:	4b0c      	ldr	r3, [pc, #48]	; (8014354 <face_detection_configure_weights+0x10d8>)
 8014322:	4413      	add	r3, r2
 8014324:	4a09      	ldr	r2, [pc, #36]	; (801434c <face_detection_configure_weights+0x10d0>)
 8014326:	6093      	str	r3, [r2, #8]
    conv2d_6_weights_array.data_start = AI_PTR(g_face_detection_weights_map[0] + 448288);
 8014328:	4b09      	ldr	r3, [pc, #36]	; (8014350 <face_detection_configure_weights+0x10d4>)
 801432a:	681a      	ldr	r2, [r3, #0]
 801432c:	4b09      	ldr	r3, [pc, #36]	; (8014354 <face_detection_configure_weights+0x10d8>)
 801432e:	4413      	add	r3, r2
 8014330:	4a06      	ldr	r2, [pc, #24]	; (801434c <face_detection_configure_weights+0x10d0>)
 8014332:	60d3      	str	r3, [r2, #12]
    
    return true;
 8014334:	2301      	movs	r3, #1
 8014336:	e005      	b.n	8014344 <face_detection_configure_weights+0x10c8>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8014338:	2212      	movs	r2, #18
 801433a:	2130      	movs	r1, #48	; 0x30
 801433c:	6878      	ldr	r0, [r7, #4]
 801433e:	f000 fb71 	bl	8014a24 <ai_platform_network_set_error>
  return false;
 8014342:	2300      	movs	r3, #0
}
 8014344:	4618      	mov	r0, r3
 8014346:	3708      	adds	r7, #8
 8014348:	46bd      	mov	sp, r7
 801434a:	bd80      	pop	{r7, pc}
 801434c:	24001128 	.word	0x24001128
 8014350:	2405ded4 	.word	0x2405ded4
 8014354:	0006d720 	.word	0x0006d720

08014358 <ai_face_detection_get_error>:
  return false;
}

AI_API_ENTRY
ai_error ai_face_detection_get_error(ai_handle network)
{
 8014358:	b580      	push	{r7, lr}
 801435a:	b082      	sub	sp, #8
 801435c:	af00      	add	r7, sp, #0
 801435e:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 8014360:	6878      	ldr	r0, [r7, #4]
 8014362:	f000 fa53 	bl	801480c <ai_platform_network_get_error>
 8014366:	4603      	mov	r3, r0
}
 8014368:	4618      	mov	r0, r3
 801436a:	3708      	adds	r7, #8
 801436c:	46bd      	mov	sp, r7
 801436e:	bd80      	pop	{r7, pc}

08014370 <ai_face_detection_create>:

AI_API_ENTRY
ai_error ai_face_detection_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8014370:	b580      	push	{r7, lr}
 8014372:	b084      	sub	sp, #16
 8014374:	af02      	add	r7, sp, #8
 8014376:	6078      	str	r0, [r7, #4]
 8014378:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 801437a:	2300      	movs	r3, #0
 801437c:	9301      	str	r3, [sp, #4]
 801437e:	2305      	movs	r3, #5
 8014380:	9300      	str	r3, [sp, #0]
 8014382:	2301      	movs	r3, #1
 8014384:	4a04      	ldr	r2, [pc, #16]	; (8014398 <ai_face_detection_create+0x28>)
 8014386:	6839      	ldr	r1, [r7, #0]
 8014388:	6878      	ldr	r0, [r7, #4]
 801438a:	f000 fe65 	bl	8015058 <ai_platform_network_create>
 801438e:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8014390:	4618      	mov	r0, r3
 8014392:	3708      	adds	r7, #8
 8014394:	46bd      	mov	sp, r7
 8014396:	bd80      	pop	{r7, pc}
 8014398:	24008140 	.word	0x24008140

0801439c <ai_face_detection_create_and_init>:

AI_API_ENTRY
ai_error ai_face_detection_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 801439c:	b580      	push	{r7, lr}
 801439e:	b096      	sub	sp, #88	; 0x58
 80143a0:	af00      	add	r7, sp, #0
 80143a2:	60f8      	str	r0, [r7, #12]
 80143a4:	60b9      	str	r1, [r7, #8]
 80143a6:	607a      	str	r2, [r7, #4]
    ai_error err;
    ai_network_params params;

    err = ai_face_detection_create(network, AI_FACE_DETECTION_DATA_CONFIG);
 80143a8:	2100      	movs	r1, #0
 80143aa:	68f8      	ldr	r0, [r7, #12]
 80143ac:	f7ff ffe0 	bl	8014370 <ai_face_detection_create>
 80143b0:	4603      	mov	r3, r0
 80143b2:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (err.type != AI_ERROR_NONE)
 80143b4:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80143b8:	2b00      	cmp	r3, #0
 80143ba:	d001      	beq.n	80143c0 <ai_face_detection_create_and_init+0x24>
        return err;
 80143bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80143be:	e05d      	b.n	801447c <ai_face_detection_create_and_init+0xe0>
    if (ai_face_detection_data_params_get(&params) != true) {
 80143c0:	f107 0314 	add.w	r3, r7, #20
 80143c4:	4618      	mov	r0, r3
 80143c6:	f000 f8dd 	bl	8014584 <ai_face_detection_data_params_get>
 80143ca:	4603      	mov	r3, r0
 80143cc:	f083 0301 	eor.w	r3, r3, #1
 80143d0:	b2db      	uxtb	r3, r3
 80143d2:	2b00      	cmp	r3, #0
 80143d4:	d008      	beq.n	80143e8 <ai_face_detection_create_and_init+0x4c>
        err = ai_face_detection_get_error(*network);
 80143d6:	68fb      	ldr	r3, [r7, #12]
 80143d8:	681b      	ldr	r3, [r3, #0]
 80143da:	4618      	mov	r0, r3
 80143dc:	f7ff ffbc 	bl	8014358 <ai_face_detection_get_error>
 80143e0:	4603      	mov	r3, r0
 80143e2:	64fb      	str	r3, [r7, #76]	; 0x4c
        return err;
 80143e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80143e6:	e049      	b.n	801447c <ai_face_detection_create_and_init+0xe0>
    }
#if defined(AI_FACE_DETECTION_DATA_ACTIVATIONS_COUNT)
    if (activations) {
 80143e8:	68bb      	ldr	r3, [r7, #8]
 80143ea:	2b00      	cmp	r3, #0
 80143ec:	d016      	beq.n	801441c <ai_face_detection_create_and_init+0x80>
        /* set the addresses of the activations buffers */
        for (int idx=0;idx<params.map_activations.size;idx++)
 80143ee:	2300      	movs	r3, #0
 80143f0:	657b      	str	r3, [r7, #84]	; 0x54
 80143f2:	e00e      	b.n	8014412 <ai_face_detection_create_and_init+0x76>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 80143f4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80143f6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80143f8:	009b      	lsls	r3, r3, #2
 80143fa:	68ba      	ldr	r2, [r7, #8]
 80143fc:	4413      	add	r3, r2
 80143fe:	681a      	ldr	r2, [r3, #0]
 8014400:	f107 0314 	add.w	r3, r7, #20
 8014404:	330c      	adds	r3, #12
 8014406:	4618      	mov	r0, r3
 8014408:	f000 f922 	bl	8014650 <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_activations.size;idx++)
 801440c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801440e:	3301      	adds	r3, #1
 8014410:	657b      	str	r3, [r7, #84]	; 0x54
 8014412:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014414:	461a      	mov	r2, r3
 8014416:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8014418:	4293      	cmp	r3, r2
 801441a:	dbeb      	blt.n	80143f4 <ai_face_detection_create_and_init+0x58>
    }
#endif
#if defined(AI_FACE_DETECTION_DATA_WEIGHTS_COUNT)
    if (weights) {
 801441c:	687b      	ldr	r3, [r7, #4]
 801441e:	2b00      	cmp	r3, #0
 8014420:	d016      	beq.n	8014450 <ai_face_detection_create_and_init+0xb4>
        /* set the addresses of the weight buffers */
        for (int idx=0;idx<params.map_weights.size;idx++)
 8014422:	2300      	movs	r3, #0
 8014424:	653b      	str	r3, [r7, #80]	; 0x50
 8014426:	e00e      	b.n	8014446 <ai_face_detection_create_and_init+0xaa>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 8014428:	6d39      	ldr	r1, [r7, #80]	; 0x50
 801442a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801442c:	009b      	lsls	r3, r3, #2
 801442e:	687a      	ldr	r2, [r7, #4]
 8014430:	4413      	add	r3, r2
 8014432:	681a      	ldr	r2, [r3, #0]
 8014434:	f107 0314 	add.w	r3, r7, #20
 8014438:	3304      	adds	r3, #4
 801443a:	4618      	mov	r0, r3
 801443c:	f000 f908 	bl	8014650 <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_weights.size;idx++)
 8014440:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8014442:	3301      	adds	r3, #1
 8014444:	653b      	str	r3, [r7, #80]	; 0x50
 8014446:	8b7b      	ldrh	r3, [r7, #26]
 8014448:	461a      	mov	r2, r3
 801444a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801444c:	4293      	cmp	r3, r2
 801444e:	dbeb      	blt.n	8014428 <ai_face_detection_create_and_init+0x8c>
    }
#endif
    if (ai_face_detection_init(*network, &params) != true) {
 8014450:	68fb      	ldr	r3, [r7, #12]
 8014452:	681b      	ldr	r3, [r3, #0]
 8014454:	f107 0214 	add.w	r2, r7, #20
 8014458:	4611      	mov	r1, r2
 801445a:	4618      	mov	r0, r3
 801445c:	f000 f846 	bl	80144ec <ai_face_detection_init>
 8014460:	4603      	mov	r3, r0
 8014462:	f083 0301 	eor.w	r3, r3, #1
 8014466:	b2db      	uxtb	r3, r3
 8014468:	2b00      	cmp	r3, #0
 801446a:	d006      	beq.n	801447a <ai_face_detection_create_and_init+0xde>
        err = ai_face_detection_get_error(*network);
 801446c:	68fb      	ldr	r3, [r7, #12]
 801446e:	681b      	ldr	r3, [r3, #0]
 8014470:	4618      	mov	r0, r3
 8014472:	f7ff ff71 	bl	8014358 <ai_face_detection_get_error>
 8014476:	4603      	mov	r3, r0
 8014478:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    return err;
 801447a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 801447c:	4618      	mov	r0, r3
 801447e:	3758      	adds	r7, #88	; 0x58
 8014480:	46bd      	mov	sp, r7
 8014482:	bd80      	pop	{r7, pc}

08014484 <ai_face_detection_inputs_get>:

AI_API_ENTRY
ai_buffer* ai_face_detection_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8014484:	b580      	push	{r7, lr}
 8014486:	b082      	sub	sp, #8
 8014488:	af00      	add	r7, sp, #0
 801448a:	6078      	str	r0, [r7, #4]
 801448c:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 801448e:	687b      	ldr	r3, [r7, #4]
 8014490:	2b00      	cmp	r3, #0
 8014492:	d104      	bne.n	801449e <ai_face_detection_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8014494:	4b06      	ldr	r3, [pc, #24]	; (80144b0 <ai_face_detection_inputs_get+0x2c>)
 8014496:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8014498:	687b      	ldr	r3, [r7, #4]
 801449a:	4a06      	ldr	r2, [pc, #24]	; (80144b4 <ai_face_detection_inputs_get+0x30>)
 801449c:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 801449e:	6839      	ldr	r1, [r7, #0]
 80144a0:	6878      	ldr	r0, [r7, #4]
 80144a2:	f000 fac5 	bl	8014a30 <ai_platform_inputs_get>
 80144a6:	4603      	mov	r3, r0
}
 80144a8:	4618      	mov	r0, r3
 80144aa:	3708      	adds	r7, #8
 80144ac:	46bd      	mov	sp, r7
 80144ae:	bd80      	pop	{r7, pc}
 80144b0:	24008140 	.word	0x24008140
 80144b4:	a1c00100 	.word	0xa1c00100

080144b8 <ai_face_detection_outputs_get>:

AI_API_ENTRY
ai_buffer* ai_face_detection_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 80144b8:	b580      	push	{r7, lr}
 80144ba:	b082      	sub	sp, #8
 80144bc:	af00      	add	r7, sp, #0
 80144be:	6078      	str	r0, [r7, #4]
 80144c0:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 80144c2:	687b      	ldr	r3, [r7, #4]
 80144c4:	2b00      	cmp	r3, #0
 80144c6:	d104      	bne.n	80144d2 <ai_face_detection_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 80144c8:	4b06      	ldr	r3, [pc, #24]	; (80144e4 <ai_face_detection_outputs_get+0x2c>)
 80144ca:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 80144cc:	687b      	ldr	r3, [r7, #4]
 80144ce:	4a06      	ldr	r2, [pc, #24]	; (80144e8 <ai_face_detection_outputs_get+0x30>)
 80144d0:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 80144d2:	6839      	ldr	r1, [r7, #0]
 80144d4:	6878      	ldr	r0, [r7, #4]
 80144d6:	f000 fc37 	bl	8014d48 <ai_platform_outputs_get>
 80144da:	4603      	mov	r3, r0
}
 80144dc:	4618      	mov	r0, r3
 80144de:	3708      	adds	r7, #8
 80144e0:	46bd      	mov	sp, r7
 80144e2:	bd80      	pop	{r7, pc}
 80144e4:	24008140 	.word	0x24008140
 80144e8:	a1c00100 	.word	0xa1c00100

080144ec <ai_face_detection_init>:
}

AI_API_ENTRY
ai_bool ai_face_detection_init(
  ai_handle network, const ai_network_params* params)
{
 80144ec:	b580      	push	{r7, lr}
 80144ee:	b084      	sub	sp, #16
 80144f0:	af00      	add	r7, sp, #0
 80144f2:	6078      	str	r0, [r7, #4]
 80144f4:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 80144f6:	6839      	ldr	r1, [r7, #0]
 80144f8:	6878      	ldr	r0, [r7, #4]
 80144fa:	f000 ff87 	bl	801540c <ai_platform_network_init>
 80144fe:	60f8      	str	r0, [r7, #12]
  if (!net_ctx) return false;
 8014500:	68fb      	ldr	r3, [r7, #12]
 8014502:	2b00      	cmp	r3, #0
 8014504:	d101      	bne.n	801450a <ai_face_detection_init+0x1e>
 8014506:	2300      	movs	r3, #0
 8014508:	e028      	b.n	801455c <ai_face_detection_init+0x70>

  ai_bool ok = true;
 801450a:	2301      	movs	r3, #1
 801450c:	72fb      	strb	r3, [r7, #11]
  ok &= face_detection_configure_weights(net_ctx, params);
 801450e:	6839      	ldr	r1, [r7, #0]
 8014510:	68f8      	ldr	r0, [r7, #12]
 8014512:	f7fe feb3 	bl	801327c <face_detection_configure_weights>
 8014516:	4603      	mov	r3, r0
 8014518:	461a      	mov	r2, r3
 801451a:	7afb      	ldrb	r3, [r7, #11]
 801451c:	4013      	ands	r3, r2
 801451e:	2b00      	cmp	r3, #0
 8014520:	bf14      	ite	ne
 8014522:	2301      	movne	r3, #1
 8014524:	2300      	moveq	r3, #0
 8014526:	72fb      	strb	r3, [r7, #11]
  ok &= face_detection_configure_activations(net_ctx, params);
 8014528:	6839      	ldr	r1, [r7, #0]
 801452a:	68f8      	ldr	r0, [r7, #12]
 801452c:	f7fd fd24 	bl	8011f78 <face_detection_configure_activations>
 8014530:	4603      	mov	r3, r0
 8014532:	461a      	mov	r2, r3
 8014534:	7afb      	ldrb	r3, [r7, #11]
 8014536:	4013      	ands	r3, r2
 8014538:	2b00      	cmp	r3, #0
 801453a:	bf14      	ite	ne
 801453c:	2301      	movne	r3, #1
 801453e:	2300      	moveq	r3, #0
 8014540:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 8014542:	6878      	ldr	r0, [r7, #4]
 8014544:	f001 f8fe 	bl	8015744 <ai_platform_network_post_init>
 8014548:	4603      	mov	r3, r0
 801454a:	461a      	mov	r2, r3
 801454c:	7afb      	ldrb	r3, [r7, #11]
 801454e:	4013      	ands	r3, r2
 8014550:	2b00      	cmp	r3, #0
 8014552:	bf14      	ite	ne
 8014554:	2301      	movne	r3, #1
 8014556:	2300      	moveq	r3, #0
 8014558:	72fb      	strb	r3, [r7, #11]

  return ok;
 801455a:	7afb      	ldrb	r3, [r7, #11]
}
 801455c:	4618      	mov	r0, r3
 801455e:	3710      	adds	r7, #16
 8014560:	46bd      	mov	sp, r7
 8014562:	bd80      	pop	{r7, pc}

08014564 <ai_face_detection_run>:


AI_API_ENTRY
ai_i32 ai_face_detection_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8014564:	b580      	push	{r7, lr}
 8014566:	b084      	sub	sp, #16
 8014568:	af00      	add	r7, sp, #0
 801456a:	60f8      	str	r0, [r7, #12]
 801456c:	60b9      	str	r1, [r7, #8]
 801456e:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8014570:	687a      	ldr	r2, [r7, #4]
 8014572:	68b9      	ldr	r1, [r7, #8]
 8014574:	68f8      	ldr	r0, [r7, #12]
 8014576:	f001 fa0f 	bl	8015998 <ai_platform_network_process>
 801457a:	4603      	mov	r3, r0
}
 801457c:	4618      	mov	r0, r3
 801457e:	3710      	adds	r7, #16
 8014580:	46bd      	mov	sp, r7
 8014582:	bd80      	pop	{r7, pc}

08014584 <ai_face_detection_data_params_get>:
 * @ingroup face_detection_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_face_detection_data_params_get(ai_network_params* params)
{
 8014584:	b580      	push	{r7, lr}
 8014586:	b086      	sub	sp, #24
 8014588:	af00      	add	r7, sp, #0
 801458a:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 801458c:	687b      	ldr	r3, [r7, #4]
 801458e:	2b00      	cmp	r3, #0
 8014590:	d101      	bne.n	8014596 <ai_face_detection_data_params_get+0x12>
 8014592:	2300      	movs	r3, #0
 8014594:	e016      	b.n	80145c4 <ai_face_detection_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 8014596:	4a0d      	ldr	r2, [pc, #52]	; (80145cc <ai_face_detection_data_params_get+0x48>)
 8014598:	f107 0310 	add.w	r3, r7, #16
 801459c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80145a0:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_FACE_DETECTION_DATA_ACTIVATIONS_COUNT, g_face_detection_data_map_activations);
  
  const ai_buffer_array map_weights = 
 80145a4:	4a0a      	ldr	r2, [pc, #40]	; (80145d0 <ai_face_detection_data_params_get+0x4c>)
 80145a6:	f107 0308 	add.w	r3, r7, #8
 80145aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80145ae:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_FACE_DETECTION_DATA_WEIGHTS_COUNT, g_face_detection_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 80145b2:	f107 0210 	add.w	r2, r7, #16
 80145b6:	f107 0308 	add.w	r3, r7, #8
 80145ba:	4619      	mov	r1, r3
 80145bc:	6878      	ldr	r0, [r7, #4]
 80145be:	f000 f90b 	bl	80147d8 <ai_platform_bind_network_params>
 80145c2:	4603      	mov	r3, r0
}
 80145c4:	4618      	mov	r0, r3
 80145c6:	3718      	adds	r7, #24
 80145c8:	46bd      	mov	sp, r7
 80145ca:	bd80      	pop	{r7, pc}
 80145cc:	0801ef58 	.word	0x0801ef58
 80145d0:	0801ef60 	.word	0x0801ef60

080145d4 <ai_buffer_get_size>:
 80145d4:	b368      	cbz	r0, 8014632 <ai_buffer_get_size+0x5e>
 80145d6:	4b17      	ldr	r3, [pc, #92]	; (8014634 <ai_buffer_get_size+0x60>)
 80145d8:	4a17      	ldr	r2, [pc, #92]	; (8014638 <ai_buffer_get_size+0x64>)
 80145da:	b410      	push	{r4}
 80145dc:	6804      	ldr	r4, [r0, #0]
 80145de:	4023      	ands	r3, r4
 80145e0:	4293      	cmp	r3, r2
 80145e2:	d123      	bne.n	801462c <ai_buffer_get_size+0x58>
 80145e4:	b311      	cbz	r1, 801462c <ai_buffer_get_size+0x58>
 80145e6:	6984      	ldr	r4, [r0, #24]
 80145e8:	6862      	ldr	r2, [r4, #4]
 80145ea:	321f      	adds	r2, #31
 80145ec:	f022 021f 	bic.w	r2, r2, #31
 80145f0:	7d03      	ldrb	r3, [r0, #20]
 80145f2:	6941      	ldr	r1, [r0, #20]
 80145f4:	f1a3 0301 	sub.w	r3, r3, #1
 80145f8:	f3c1 2017 	ubfx	r0, r1, #8, #24
 80145fc:	fab3 f383 	clz	r3, r3
 8014600:	095b      	lsrs	r3, r3, #5
 8014602:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 8014606:	da0c      	bge.n	8014622 <ai_buffer_get_size+0x4e>
 8014608:	2b01      	cmp	r3, #1
 801460a:	d103      	bne.n	8014614 <ai_buffer_get_size+0x40>
 801460c:	2802      	cmp	r0, #2
 801460e:	f04f 0302 	mov.w	r3, #2
 8014612:	d006      	beq.n	8014622 <ai_buffer_get_size+0x4e>
 8014614:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 8014618:	3301      	adds	r3, #1
 801461a:	4298      	cmp	r0, r3
 801461c:	fb01 f202 	mul.w	r2, r1, r2
 8014620:	d1f2      	bne.n	8014608 <ai_buffer_get_size+0x34>
 8014622:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 8014626:	f85d 4b04 	ldr.w	r4, [sp], #4
 801462a:	4770      	bx	lr
 801462c:	6984      	ldr	r4, [r0, #24]
 801462e:	6862      	ldr	r2, [r4, #4]
 8014630:	e7de      	b.n	80145f0 <ai_buffer_get_size+0x1c>
 8014632:	4770      	bx	lr
 8014634:	017fffff 	.word	0x017fffff
 8014638:	000400c0 	.word	0x000400c0

0801463c <ai_buffer_array_sane>:
 801463c:	b138      	cbz	r0, 801464e <ai_buffer_array_sane+0x12>
 801463e:	6843      	ldr	r3, [r0, #4]
 8014640:	b123      	cbz	r3, 801464c <ai_buffer_array_sane+0x10>
 8014642:	8840      	ldrh	r0, [r0, #2]
 8014644:	3800      	subs	r0, #0
 8014646:	bf18      	it	ne
 8014648:	2001      	movne	r0, #1
 801464a:	4770      	bx	lr
 801464c:	4618      	mov	r0, r3
 801464e:	4770      	bx	lr

08014650 <ai_buffer_array_item_set_address>:
 8014650:	b150      	cbz	r0, 8014668 <ai_buffer_array_item_set_address+0x18>
 8014652:	6843      	ldr	r3, [r0, #4]
 8014654:	b14b      	cbz	r3, 801466a <ai_buffer_array_item_set_address+0x1a>
 8014656:	8840      	ldrh	r0, [r0, #2]
 8014658:	b900      	cbnz	r0, 801465c <ai_buffer_array_item_set_address+0xc>
 801465a:	4770      	bx	lr
 801465c:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8014660:	2001      	movs	r0, #1
 8014662:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8014666:	604a      	str	r2, [r1, #4]
 8014668:	4770      	bx	lr
 801466a:	4618      	mov	r0, r3
 801466c:	4770      	bx	lr
 801466e:	bf00      	nop

08014670 <_ai_platform_acquire_crc>:
 8014670:	2001      	movs	r0, #1
 8014672:	4770      	bx	lr

08014674 <_ai_platform_release_crc>:
 8014674:	4770      	bx	lr
 8014676:	bf00      	nop

08014678 <ai_platform_get_weights_map>:
 8014678:	2900      	cmp	r1, #0
 801467a:	bf18      	it	ne
 801467c:	2800      	cmpne	r0, #0
 801467e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014680:	bf0c      	ite	eq
 8014682:	2401      	moveq	r4, #1
 8014684:	2400      	movne	r4, #0
 8014686:	2a00      	cmp	r2, #0
 8014688:	bf08      	it	eq
 801468a:	f044 0401 	orreq.w	r4, r4, #1
 801468e:	b114      	cbz	r4, 8014696 <ai_platform_get_weights_map+0x1e>
 8014690:	2400      	movs	r4, #0
 8014692:	4620      	mov	r0, r4
 8014694:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014696:	4616      	mov	r6, r2
 8014698:	4b22      	ldr	r3, [pc, #136]	; (8014724 <ai_platform_get_weights_map+0xac>)
 801469a:	6812      	ldr	r2, [r2, #0]
 801469c:	4605      	mov	r5, r0
 801469e:	460f      	mov	r7, r1
 80146a0:	429a      	cmp	r2, r3
 80146a2:	d022      	beq.n	80146ea <ai_platform_get_weights_map+0x72>
 80146a4:	6870      	ldr	r0, [r6, #4]
 80146a6:	2800      	cmp	r0, #0
 80146a8:	d0f2      	beq.n	8014690 <ai_platform_get_weights_map+0x18>
 80146aa:	6806      	ldr	r6, [r0, #0]
 80146ac:	429e      	cmp	r6, r3
 80146ae:	d006      	beq.n	80146be <ai_platform_get_weights_map+0x46>
 80146b0:	f1a1 0401 	sub.w	r4, r1, #1
 80146b4:	6028      	str	r0, [r5, #0]
 80146b6:	fab4 f484 	clz	r4, r4
 80146ba:	0964      	lsrs	r4, r4, #5
 80146bc:	e7e9      	b.n	8014692 <ai_platform_get_weights_map+0x1a>
 80146be:	3d04      	subs	r5, #4
 80146c0:	4602      	mov	r2, r0
 80146c2:	4621      	mov	r1, r4
 80146c4:	e000      	b.n	80146c8 <ai_platform_get_weights_map+0x50>
 80146c6:	4619      	mov	r1, r3
 80146c8:	f852 3f04 	ldr.w	r3, [r2, #4]!
 80146cc:	42b3      	cmp	r3, r6
 80146ce:	d025      	beq.n	801471c <ai_platform_get_weights_map+0xa4>
 80146d0:	f845 3f04 	str.w	r3, [r5, #4]!
 80146d4:	1c4b      	adds	r3, r1, #1
 80146d6:	429f      	cmp	r7, r3
 80146d8:	d8f5      	bhi.n	80146c6 <ai_platform_get_weights_map+0x4e>
 80146da:	d1da      	bne.n	8014692 <ai_platform_get_weights_map+0x1a>
 80146dc:	3102      	adds	r1, #2
 80146de:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 80146e2:	42b3      	cmp	r3, r6
 80146e4:	d1d5      	bne.n	8014692 <ai_platform_get_weights_map+0x1a>
 80146e6:	2401      	movs	r4, #1
 80146e8:	e7d3      	b.n	8014692 <ai_platform_get_weights_map+0x1a>
 80146ea:	1d30      	adds	r0, r6, #4
 80146ec:	f7ff ffa6 	bl	801463c <ai_buffer_array_sane>
 80146f0:	2800      	cmp	r0, #0
 80146f2:	d0cd      	beq.n	8014690 <ai_platform_get_weights_map+0x18>
 80146f4:	88f3      	ldrh	r3, [r6, #6]
 80146f6:	429f      	cmp	r7, r3
 80146f8:	d1ca      	bne.n	8014690 <ai_platform_get_weights_map+0x18>
 80146fa:	3d04      	subs	r5, #4
 80146fc:	4622      	mov	r2, r4
 80146fe:	68b3      	ldr	r3, [r6, #8]
 8014700:	4423      	add	r3, r4
 8014702:	341c      	adds	r4, #28
 8014704:	685b      	ldr	r3, [r3, #4]
 8014706:	b123      	cbz	r3, 8014712 <ai_platform_get_weights_map+0x9a>
 8014708:	3201      	adds	r2, #1
 801470a:	f845 3f04 	str.w	r3, [r5, #4]!
 801470e:	4297      	cmp	r7, r2
 8014710:	d8f5      	bhi.n	80146fe <ai_platform_get_weights_map+0x86>
 8014712:	1abc      	subs	r4, r7, r2
 8014714:	fab4 f484 	clz	r4, r4
 8014718:	0964      	lsrs	r4, r4, #5
 801471a:	e7ba      	b.n	8014692 <ai_platform_get_weights_map+0x1a>
 801471c:	428f      	cmp	r7, r1
 801471e:	d1b8      	bne.n	8014692 <ai_platform_get_weights_map+0x1a>
 8014720:	e7e1      	b.n	80146e6 <ai_platform_get_weights_map+0x6e>
 8014722:	bf00      	nop
 8014724:	a1facade 	.word	0xa1facade

08014728 <ai_platform_get_activations_map>:
 8014728:	2900      	cmp	r1, #0
 801472a:	bf18      	it	ne
 801472c:	2800      	cmpne	r0, #0
 801472e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014730:	bf0c      	ite	eq
 8014732:	2401      	moveq	r4, #1
 8014734:	2400      	movne	r4, #0
 8014736:	2a00      	cmp	r2, #0
 8014738:	bf08      	it	eq
 801473a:	f044 0401 	orreq.w	r4, r4, #1
 801473e:	b114      	cbz	r4, 8014746 <ai_platform_get_activations_map+0x1e>
 8014740:	2400      	movs	r4, #0
 8014742:	4620      	mov	r0, r4
 8014744:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014746:	4616      	mov	r6, r2
 8014748:	4b22      	ldr	r3, [pc, #136]	; (80147d4 <ai_platform_get_activations_map+0xac>)
 801474a:	6812      	ldr	r2, [r2, #0]
 801474c:	4605      	mov	r5, r0
 801474e:	460f      	mov	r7, r1
 8014750:	429a      	cmp	r2, r3
 8014752:	d022      	beq.n	801479a <ai_platform_get_activations_map+0x72>
 8014754:	6a30      	ldr	r0, [r6, #32]
 8014756:	2800      	cmp	r0, #0
 8014758:	d0f2      	beq.n	8014740 <ai_platform_get_activations_map+0x18>
 801475a:	6806      	ldr	r6, [r0, #0]
 801475c:	429e      	cmp	r6, r3
 801475e:	d006      	beq.n	801476e <ai_platform_get_activations_map+0x46>
 8014760:	f1a1 0401 	sub.w	r4, r1, #1
 8014764:	6028      	str	r0, [r5, #0]
 8014766:	fab4 f484 	clz	r4, r4
 801476a:	0964      	lsrs	r4, r4, #5
 801476c:	e7e9      	b.n	8014742 <ai_platform_get_activations_map+0x1a>
 801476e:	3d04      	subs	r5, #4
 8014770:	4602      	mov	r2, r0
 8014772:	4621      	mov	r1, r4
 8014774:	e000      	b.n	8014778 <ai_platform_get_activations_map+0x50>
 8014776:	4619      	mov	r1, r3
 8014778:	f852 3f04 	ldr.w	r3, [r2, #4]!
 801477c:	42b3      	cmp	r3, r6
 801477e:	d026      	beq.n	80147ce <ai_platform_get_activations_map+0xa6>
 8014780:	f845 3f04 	str.w	r3, [r5, #4]!
 8014784:	1c4b      	adds	r3, r1, #1
 8014786:	429f      	cmp	r7, r3
 8014788:	d8f5      	bhi.n	8014776 <ai_platform_get_activations_map+0x4e>
 801478a:	d1da      	bne.n	8014742 <ai_platform_get_activations_map+0x1a>
 801478c:	3102      	adds	r1, #2
 801478e:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 8014792:	42b3      	cmp	r3, r6
 8014794:	d1d5      	bne.n	8014742 <ai_platform_get_activations_map+0x1a>
 8014796:	2401      	movs	r4, #1
 8014798:	e7d3      	b.n	8014742 <ai_platform_get_activations_map+0x1a>
 801479a:	f106 000c 	add.w	r0, r6, #12
 801479e:	f7ff ff4d 	bl	801463c <ai_buffer_array_sane>
 80147a2:	2800      	cmp	r0, #0
 80147a4:	d0cc      	beq.n	8014740 <ai_platform_get_activations_map+0x18>
 80147a6:	89f3      	ldrh	r3, [r6, #14]
 80147a8:	429f      	cmp	r7, r3
 80147aa:	d1c9      	bne.n	8014740 <ai_platform_get_activations_map+0x18>
 80147ac:	3d04      	subs	r5, #4
 80147ae:	4622      	mov	r2, r4
 80147b0:	6933      	ldr	r3, [r6, #16]
 80147b2:	4423      	add	r3, r4
 80147b4:	341c      	adds	r4, #28
 80147b6:	685b      	ldr	r3, [r3, #4]
 80147b8:	b123      	cbz	r3, 80147c4 <ai_platform_get_activations_map+0x9c>
 80147ba:	3201      	adds	r2, #1
 80147bc:	f845 3f04 	str.w	r3, [r5, #4]!
 80147c0:	4297      	cmp	r7, r2
 80147c2:	d8f5      	bhi.n	80147b0 <ai_platform_get_activations_map+0x88>
 80147c4:	1abc      	subs	r4, r7, r2
 80147c6:	fab4 f484 	clz	r4, r4
 80147ca:	0964      	lsrs	r4, r4, #5
 80147cc:	e7b9      	b.n	8014742 <ai_platform_get_activations_map+0x1a>
 80147ce:	428f      	cmp	r7, r1
 80147d0:	d1b7      	bne.n	8014742 <ai_platform_get_activations_map+0x1a>
 80147d2:	e7e0      	b.n	8014796 <ai_platform_get_activations_map+0x6e>
 80147d4:	a1facade 	.word	0xa1facade

080147d8 <ai_platform_bind_network_params>:
 80147d8:	2a00      	cmp	r2, #0
 80147da:	bf18      	it	ne
 80147dc:	2900      	cmpne	r1, #0
 80147de:	d010      	beq.n	8014802 <ai_platform_bind_network_params+0x2a>
 80147e0:	b178      	cbz	r0, 8014802 <ai_platform_bind_network_params+0x2a>
 80147e2:	4603      	mov	r3, r0
 80147e4:	4808      	ldr	r0, [pc, #32]	; (8014808 <ai_platform_bind_network_params+0x30>)
 80147e6:	f103 0c0c 	add.w	ip, r3, #12
 80147ea:	f843 0b04 	str.w	r0, [r3], #4
 80147ee:	c903      	ldmia	r1, {r0, r1}
 80147f0:	e883 0003 	stmia.w	r3, {r0, r1}
 80147f4:	2301      	movs	r3, #1
 80147f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80147fa:	e88c 0003 	stmia.w	ip, {r0, r1}
 80147fe:	4618      	mov	r0, r3
 8014800:	4770      	bx	lr
 8014802:	2300      	movs	r3, #0
 8014804:	4618      	mov	r0, r3
 8014806:	4770      	bx	lr
 8014808:	a1facade 	.word	0xa1facade

0801480c <ai_platform_network_get_error>:
 801480c:	b510      	push	{r4, lr}
 801480e:	2800      	cmp	r0, #0
 8014810:	d03f      	beq.n	8014892 <ai_platform_network_get_error+0x86>
 8014812:	4b7d      	ldr	r3, [pc, #500]	; (8014a08 <ai_platform_network_get_error+0x1fc>)
 8014814:	4604      	mov	r4, r0
 8014816:	6802      	ldr	r2, [r0, #0]
 8014818:	429a      	cmp	r2, r3
 801481a:	d13a      	bne.n	8014892 <ai_platform_network_get_error+0x86>
 801481c:	f7ff ff28 	bl	8014670 <_ai_platform_acquire_crc>
 8014820:	4b7a      	ldr	r3, [pc, #488]	; (8014a0c <ai_platform_network_get_error+0x200>)
 8014822:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8014826:	681b      	ldr	r3, [r3, #0]
 8014828:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801482c:	189a      	adds	r2, r3, r2
 801482e:	2a01      	cmp	r2, #1
 8014830:	f240 8086 	bls.w	8014940 <ai_platform_network_get_error+0x134>
 8014834:	f240 4249 	movw	r2, #1097	; 0x449
 8014838:	4293      	cmp	r3, r2
 801483a:	f000 8081 	beq.w	8014940 <ai_platform_network_get_error+0x134>
 801483e:	4a74      	ldr	r2, [pc, #464]	; (8014a10 <ai_platform_network_get_error+0x204>)
 8014840:	6813      	ldr	r3, [r2, #0]
 8014842:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014846:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 801484a:	f000 8087 	beq.w	801495c <ai_platform_network_get_error+0x150>
 801484e:	6813      	ldr	r3, [r2, #0]
 8014850:	f240 4183 	movw	r1, #1155	; 0x483
 8014854:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014858:	428b      	cmp	r3, r1
 801485a:	f000 80a9 	beq.w	80149b0 <ai_platform_network_get_error+0x1a4>
 801485e:	6813      	ldr	r3, [r2, #0]
 8014860:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014864:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8014868:	f000 80c0 	beq.w	80149ec <ai_platform_network_get_error+0x1e0>
 801486c:	6813      	ldr	r3, [r2, #0]
 801486e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014872:	2b00      	cmp	r3, #0
 8014874:	f040 8082 	bne.w	801497c <ai_platform_network_get_error+0x170>
 8014878:	4a66      	ldr	r2, [pc, #408]	; (8014a14 <ai_platform_network_get_error+0x208>)
 801487a:	2301      	movs	r3, #1
 801487c:	6093      	str	r3, [r2, #8]
 801487e:	6893      	ldr	r3, [r2, #8]
 8014880:	2b00      	cmp	r3, #0
 8014882:	d1fc      	bne.n	801487e <ai_platform_network_get_error+0x72>
 8014884:	4964      	ldr	r1, [pc, #400]	; (8014a18 <ai_platform_network_get_error+0x20c>)
 8014886:	4b65      	ldr	r3, [pc, #404]	; (8014a1c <ai_platform_network_get_error+0x210>)
 8014888:	6011      	str	r1, [r2, #0]
 801488a:	6812      	ldr	r2, [r2, #0]
 801488c:	429a      	cmp	r2, r3
 801488e:	d075      	beq.n	801497c <ai_platform_network_get_error+0x170>
 8014890:	e7fe      	b.n	8014890 <ai_platform_network_get_error+0x84>
 8014892:	f7ff feed 	bl	8014670 <_ai_platform_acquire_crc>
 8014896:	4b5d      	ldr	r3, [pc, #372]	; (8014a0c <ai_platform_network_get_error+0x200>)
 8014898:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 801489c:	681b      	ldr	r3, [r3, #0]
 801489e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80148a2:	185a      	adds	r2, r3, r1
 80148a4:	2a01      	cmp	r2, #1
 80148a6:	d929      	bls.n	80148fc <ai_platform_network_get_error+0xf0>
 80148a8:	f240 4249 	movw	r2, #1097	; 0x449
 80148ac:	4293      	cmp	r3, r2
 80148ae:	d025      	beq.n	80148fc <ai_platform_network_get_error+0xf0>
 80148b0:	4a57      	ldr	r2, [pc, #348]	; (8014a10 <ai_platform_network_get_error+0x204>)
 80148b2:	6813      	ldr	r3, [r2, #0]
 80148b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80148b8:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80148bc:	d02b      	beq.n	8014916 <ai_platform_network_get_error+0x10a>
 80148be:	6813      	ldr	r3, [r2, #0]
 80148c0:	f240 4183 	movw	r1, #1155	; 0x483
 80148c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80148c8:	428b      	cmp	r3, r1
 80148ca:	d060      	beq.n	801498e <ai_platform_network_get_error+0x182>
 80148cc:	6813      	ldr	r3, [r2, #0]
 80148ce:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80148d2:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80148d6:	d07c      	beq.n	80149d2 <ai_platform_network_get_error+0x1c6>
 80148d8:	6813      	ldr	r3, [r2, #0]
 80148da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80148de:	2b00      	cmp	r3, #0
 80148e0:	d129      	bne.n	8014936 <ai_platform_network_get_error+0x12a>
 80148e2:	4a4c      	ldr	r2, [pc, #304]	; (8014a14 <ai_platform_network_get_error+0x208>)
 80148e4:	2301      	movs	r3, #1
 80148e6:	6093      	str	r3, [r2, #8]
 80148e8:	6893      	ldr	r3, [r2, #8]
 80148ea:	2b00      	cmp	r3, #0
 80148ec:	d1fc      	bne.n	80148e8 <ai_platform_network_get_error+0xdc>
 80148ee:	494a      	ldr	r1, [pc, #296]	; (8014a18 <ai_platform_network_get_error+0x20c>)
 80148f0:	4b4a      	ldr	r3, [pc, #296]	; (8014a1c <ai_platform_network_get_error+0x210>)
 80148f2:	6011      	str	r1, [r2, #0]
 80148f4:	6812      	ldr	r2, [r2, #0]
 80148f6:	429a      	cmp	r2, r3
 80148f8:	d01d      	beq.n	8014936 <ai_platform_network_get_error+0x12a>
 80148fa:	e7fe      	b.n	80148fa <ai_platform_network_get_error+0xee>
 80148fc:	4a45      	ldr	r2, [pc, #276]	; (8014a14 <ai_platform_network_get_error+0x208>)
 80148fe:	2301      	movs	r3, #1
 8014900:	6093      	str	r3, [r2, #8]
 8014902:	6893      	ldr	r3, [r2, #8]
 8014904:	2b00      	cmp	r3, #0
 8014906:	d1fc      	bne.n	8014902 <ai_platform_network_get_error+0xf6>
 8014908:	4943      	ldr	r1, [pc, #268]	; (8014a18 <ai_platform_network_get_error+0x20c>)
 801490a:	4b44      	ldr	r3, [pc, #272]	; (8014a1c <ai_platform_network_get_error+0x210>)
 801490c:	6011      	str	r1, [r2, #0]
 801490e:	6812      	ldr	r2, [r2, #0]
 8014910:	429a      	cmp	r2, r3
 8014912:	d010      	beq.n	8014936 <ai_platform_network_get_error+0x12a>
 8014914:	e7fe      	b.n	8014914 <ai_platform_network_get_error+0x108>
 8014916:	4a42      	ldr	r2, [pc, #264]	; (8014a20 <ai_platform_network_get_error+0x214>)
 8014918:	2301      	movs	r3, #1
 801491a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 801491e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8014922:	2b00      	cmp	r3, #0
 8014924:	d1fb      	bne.n	801491e <ai_platform_network_get_error+0x112>
 8014926:	493c      	ldr	r1, [pc, #240]	; (8014a18 <ai_platform_network_get_error+0x20c>)
 8014928:	4b3c      	ldr	r3, [pc, #240]	; (8014a1c <ai_platform_network_get_error+0x210>)
 801492a:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 801492e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8014932:	429a      	cmp	r2, r3
 8014934:	d111      	bne.n	801495a <ai_platform_network_get_error+0x14e>
 8014936:	f7ff fe9d 	bl	8014674 <_ai_platform_release_crc>
 801493a:	f241 0010 	movw	r0, #4112	; 0x1010
 801493e:	bd10      	pop	{r4, pc}
 8014940:	4a34      	ldr	r2, [pc, #208]	; (8014a14 <ai_platform_network_get_error+0x208>)
 8014942:	2301      	movs	r3, #1
 8014944:	6093      	str	r3, [r2, #8]
 8014946:	6893      	ldr	r3, [r2, #8]
 8014948:	2b00      	cmp	r3, #0
 801494a:	d1fc      	bne.n	8014946 <ai_platform_network_get_error+0x13a>
 801494c:	4932      	ldr	r1, [pc, #200]	; (8014a18 <ai_platform_network_get_error+0x20c>)
 801494e:	4b33      	ldr	r3, [pc, #204]	; (8014a1c <ai_platform_network_get_error+0x210>)
 8014950:	6011      	str	r1, [r2, #0]
 8014952:	6812      	ldr	r2, [r2, #0]
 8014954:	429a      	cmp	r2, r3
 8014956:	d011      	beq.n	801497c <ai_platform_network_get_error+0x170>
 8014958:	e7fe      	b.n	8014958 <ai_platform_network_get_error+0x14c>
 801495a:	e7fe      	b.n	801495a <ai_platform_network_get_error+0x14e>
 801495c:	4a30      	ldr	r2, [pc, #192]	; (8014a20 <ai_platform_network_get_error+0x214>)
 801495e:	2301      	movs	r3, #1
 8014960:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8014964:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8014968:	2b00      	cmp	r3, #0
 801496a:	d1fb      	bne.n	8014964 <ai_platform_network_get_error+0x158>
 801496c:	492a      	ldr	r1, [pc, #168]	; (8014a18 <ai_platform_network_get_error+0x20c>)
 801496e:	4b2b      	ldr	r3, [pc, #172]	; (8014a1c <ai_platform_network_get_error+0x210>)
 8014970:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8014974:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8014978:	429a      	cmp	r2, r3
 801497a:	d107      	bne.n	801498c <ai_platform_network_get_error+0x180>
 801497c:	f7ff fe7a 	bl	8014674 <_ai_platform_release_crc>
 8014980:	f104 0010 	add.w	r0, r4, #16
 8014984:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014988:	f001 bd4a 	b.w	8016420 <core_get_error>
 801498c:	e7fe      	b.n	801498c <ai_platform_network_get_error+0x180>
 801498e:	4a24      	ldr	r2, [pc, #144]	; (8014a20 <ai_platform_network_get_error+0x214>)
 8014990:	2301      	movs	r3, #1
 8014992:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8014996:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 801499a:	2b00      	cmp	r3, #0
 801499c:	d1fb      	bne.n	8014996 <ai_platform_network_get_error+0x18a>
 801499e:	491e      	ldr	r1, [pc, #120]	; (8014a18 <ai_platform_network_get_error+0x20c>)
 80149a0:	4b1e      	ldr	r3, [pc, #120]	; (8014a1c <ai_platform_network_get_error+0x210>)
 80149a2:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80149a6:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80149aa:	429a      	cmp	r2, r3
 80149ac:	d0c3      	beq.n	8014936 <ai_platform_network_get_error+0x12a>
 80149ae:	e7fe      	b.n	80149ae <ai_platform_network_get_error+0x1a2>
 80149b0:	4a1b      	ldr	r2, [pc, #108]	; (8014a20 <ai_platform_network_get_error+0x214>)
 80149b2:	2301      	movs	r3, #1
 80149b4:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80149b8:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80149bc:	2b00      	cmp	r3, #0
 80149be:	d1fb      	bne.n	80149b8 <ai_platform_network_get_error+0x1ac>
 80149c0:	4915      	ldr	r1, [pc, #84]	; (8014a18 <ai_platform_network_get_error+0x20c>)
 80149c2:	4b16      	ldr	r3, [pc, #88]	; (8014a1c <ai_platform_network_get_error+0x210>)
 80149c4:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80149c8:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80149cc:	429a      	cmp	r2, r3
 80149ce:	d0d5      	beq.n	801497c <ai_platform_network_get_error+0x170>
 80149d0:	e7fe      	b.n	80149d0 <ai_platform_network_get_error+0x1c4>
 80149d2:	4a10      	ldr	r2, [pc, #64]	; (8014a14 <ai_platform_network_get_error+0x208>)
 80149d4:	2301      	movs	r3, #1
 80149d6:	6093      	str	r3, [r2, #8]
 80149d8:	6893      	ldr	r3, [r2, #8]
 80149da:	2b00      	cmp	r3, #0
 80149dc:	d1fc      	bne.n	80149d8 <ai_platform_network_get_error+0x1cc>
 80149de:	490e      	ldr	r1, [pc, #56]	; (8014a18 <ai_platform_network_get_error+0x20c>)
 80149e0:	4b0e      	ldr	r3, [pc, #56]	; (8014a1c <ai_platform_network_get_error+0x210>)
 80149e2:	6011      	str	r1, [r2, #0]
 80149e4:	6812      	ldr	r2, [r2, #0]
 80149e6:	429a      	cmp	r2, r3
 80149e8:	d0a5      	beq.n	8014936 <ai_platform_network_get_error+0x12a>
 80149ea:	e7fe      	b.n	80149ea <ai_platform_network_get_error+0x1de>
 80149ec:	4a09      	ldr	r2, [pc, #36]	; (8014a14 <ai_platform_network_get_error+0x208>)
 80149ee:	2301      	movs	r3, #1
 80149f0:	6093      	str	r3, [r2, #8]
 80149f2:	6893      	ldr	r3, [r2, #8]
 80149f4:	2b00      	cmp	r3, #0
 80149f6:	d1fc      	bne.n	80149f2 <ai_platform_network_get_error+0x1e6>
 80149f8:	4907      	ldr	r1, [pc, #28]	; (8014a18 <ai_platform_network_get_error+0x20c>)
 80149fa:	4b08      	ldr	r3, [pc, #32]	; (8014a1c <ai_platform_network_get_error+0x210>)
 80149fc:	6011      	str	r1, [r2, #0]
 80149fe:	6812      	ldr	r2, [r2, #0]
 8014a00:	429a      	cmp	r2, r3
 8014a02:	d0bb      	beq.n	801497c <ai_platform_network_get_error+0x170>
 8014a04:	e7fe      	b.n	8014a04 <ai_platform_network_get_error+0x1f8>
 8014a06:	bf00      	nop
 8014a08:	a1c00100 	.word	0xa1c00100
 8014a0c:	e0042000 	.word	0xe0042000
 8014a10:	5c001000 	.word	0x5c001000
 8014a14:	40023000 	.word	0x40023000
 8014a18:	f407a5c2 	.word	0xf407a5c2
 8014a1c:	b5e8b5cd 	.word	0xb5e8b5cd
 8014a20:	58024000 	.word	0x58024000

08014a24 <ai_platform_network_set_error>:
 8014a24:	b110      	cbz	r0, 8014a2c <ai_platform_network_set_error+0x8>
 8014a26:	3010      	adds	r0, #16
 8014a28:	f001 bd00 	b.w	801642c <core_set_error>
 8014a2c:	4770      	bx	lr
 8014a2e:	bf00      	nop

08014a30 <ai_platform_inputs_get>:
 8014a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a34:	b085      	sub	sp, #20
 8014a36:	9102      	str	r1, [sp, #8]
 8014a38:	2800      	cmp	r0, #0
 8014a3a:	f000 8093 	beq.w	8014b64 <ai_platform_inputs_get+0x134>
 8014a3e:	4baa      	ldr	r3, [pc, #680]	; (8014ce8 <ai_platform_inputs_get+0x2b8>)
 8014a40:	4681      	mov	r9, r0
 8014a42:	6802      	ldr	r2, [r0, #0]
 8014a44:	429a      	cmp	r2, r3
 8014a46:	f040 808d 	bne.w	8014b64 <ai_platform_inputs_get+0x134>
 8014a4a:	f7ff fe11 	bl	8014670 <_ai_platform_acquire_crc>
 8014a4e:	4ba7      	ldr	r3, [pc, #668]	; (8014cec <ai_platform_inputs_get+0x2bc>)
 8014a50:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8014a54:	681b      	ldr	r3, [r3, #0]
 8014a56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014a5a:	189a      	adds	r2, r3, r2
 8014a5c:	2a01      	cmp	r2, #1
 8014a5e:	f240 80da 	bls.w	8014c16 <ai_platform_inputs_get+0x1e6>
 8014a62:	f240 4249 	movw	r2, #1097	; 0x449
 8014a66:	4293      	cmp	r3, r2
 8014a68:	f000 80d5 	beq.w	8014c16 <ai_platform_inputs_get+0x1e6>
 8014a6c:	4aa0      	ldr	r2, [pc, #640]	; (8014cf0 <ai_platform_inputs_get+0x2c0>)
 8014a6e:	6813      	ldr	r3, [r2, #0]
 8014a70:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014a74:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8014a78:	f000 80dc 	beq.w	8014c34 <ai_platform_inputs_get+0x204>
 8014a7c:	6813      	ldr	r3, [r2, #0]
 8014a7e:	f240 4183 	movw	r1, #1155	; 0x483
 8014a82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014a86:	428b      	cmp	r3, r1
 8014a88:	f000 810e 	beq.w	8014ca8 <ai_platform_inputs_get+0x278>
 8014a8c:	6813      	ldr	r3, [r2, #0]
 8014a8e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014a92:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8014a96:	f000 8143 	beq.w	8014d20 <ai_platform_inputs_get+0x2f0>
 8014a9a:	6813      	ldr	r3, [r2, #0]
 8014a9c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014aa0:	2b00      	cmp	r3, #0
 8014aa2:	f000 8113 	beq.w	8014ccc <ai_platform_inputs_get+0x29c>
 8014aa6:	f7ff fde5 	bl	8014674 <_ai_platform_release_crc>
 8014aaa:	f8b9 302c 	ldrh.w	r3, [r9, #44]	; 0x2c
 8014aae:	2b00      	cmp	r3, #0
 8014ab0:	f000 80d2 	beq.w	8014c58 <ai_platform_inputs_get+0x228>
 8014ab4:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 8014ab8:	f1ba 0f00 	cmp.w	sl, #0
 8014abc:	f000 80cc 	beq.w	8014c58 <ai_platform_inputs_get+0x228>
 8014ac0:	2100      	movs	r1, #0
 8014ac2:	f8cd 900c 	str.w	r9, [sp, #12]
 8014ac6:	460d      	mov	r5, r1
 8014ac8:	4689      	mov	r9, r1
 8014aca:	e016      	b.n	8014afa <ai_platform_inputs_get+0xca>
 8014acc:	9a01      	ldr	r2, [sp, #4]
 8014ace:	2301      	movs	r3, #1
 8014ad0:	f848 3002 	str.w	r3, [r8, r2]
 8014ad4:	69b2      	ldr	r2, [r6, #24]
 8014ad6:	f04f 0301 	mov.w	r3, #1
 8014ada:	6856      	ldr	r6, [r2, #4]
 8014adc:	3501      	adds	r5, #1
 8014ade:	f109 091c 	add.w	r9, r9, #28
 8014ae2:	7523      	strb	r3, [r4, #20]
 8014ae4:	2300      	movs	r3, #0
 8014ae6:	6962      	ldr	r2, [r4, #20]
 8014ae8:	60a7      	str	r7, [r4, #8]
 8014aea:	f36b 221f 	bfi	r2, fp, #8, #24
 8014aee:	6126      	str	r6, [r4, #16]
 8014af0:	61a1      	str	r1, [r4, #24]
 8014af2:	60e3      	str	r3, [r4, #12]
 8014af4:	6162      	str	r2, [r4, #20]
 8014af6:	e9c4 0c00 	strd	r0, ip, [r4]
 8014afa:	f8ba 3000 	ldrh.w	r3, [sl]
 8014afe:	b2ac      	uxth	r4, r5
 8014b00:	42ab      	cmp	r3, r5
 8014b02:	ea4f 03c5 	mov.w	r3, r5, lsl #3
 8014b06:	9301      	str	r3, [sp, #4]
 8014b08:	f240 80b5 	bls.w	8014c76 <ai_platform_inputs_get+0x246>
 8014b0c:	f8da 3004 	ldr.w	r3, [sl, #4]
 8014b10:	2b00      	cmp	r3, #0
 8014b12:	f000 80b0 	beq.w	8014c76 <ai_platform_inputs_get+0x246>
 8014b16:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8014b1a:	2e00      	cmp	r6, #0
 8014b1c:	f000 80ab 	beq.w	8014c76 <ai_platform_inputs_get+0x246>
 8014b20:	f8da 3008 	ldr.w	r3, [sl, #8]
 8014b24:	69b2      	ldr	r2, [r6, #24]
 8014b26:	68f1      	ldr	r1, [r6, #12]
 8014b28:	6810      	ldr	r0, [r2, #0]
 8014b2a:	9100      	str	r1, [sp, #0]
 8014b2c:	e9d3 4801 	ldrd	r4, r8, [r3, #4]
 8014b30:	68b3      	ldr	r3, [r6, #8]
 8014b32:	eb08 07c5 	add.w	r7, r8, r5, lsl #3
 8014b36:	444c      	add	r4, r9
 8014b38:	f3c3 2b17 	ubfx	fp, r3, #8, #24
 8014b3c:	f008 fbd0 	bl	801d2e0 <ai_array_to_buffer_fmt>
 8014b40:	69b2      	ldr	r2, [r6, #24]
 8014b42:	9900      	ldr	r1, [sp, #0]
 8014b44:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8014b48:	2f00      	cmp	r7, #0
 8014b4a:	d0c4      	beq.n	8014ad6 <ai_platform_inputs_get+0xa6>
 8014b4c:	2200      	movs	r2, #0
 8014b4e:	f848 2035 	str.w	r2, [r8, r5, lsl #3]
 8014b52:	6832      	ldr	r2, [r6, #0]
 8014b54:	607a      	str	r2, [r7, #4]
 8014b56:	b112      	cbz	r2, 8014b5e <ai_platform_inputs_get+0x12e>
 8014b58:	8852      	ldrh	r2, [r2, #2]
 8014b5a:	2a00      	cmp	r2, #0
 8014b5c:	d1b6      	bne.n	8014acc <ai_platform_inputs_get+0x9c>
 8014b5e:	69b2      	ldr	r2, [r6, #24]
 8014b60:	2700      	movs	r7, #0
 8014b62:	e7b8      	b.n	8014ad6 <ai_platform_inputs_get+0xa6>
 8014b64:	f7ff fd84 	bl	8014670 <_ai_platform_acquire_crc>
 8014b68:	4b60      	ldr	r3, [pc, #384]	; (8014cec <ai_platform_inputs_get+0x2bc>)
 8014b6a:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8014b6e:	681b      	ldr	r3, [r3, #0]
 8014b70:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014b74:	185a      	adds	r2, r3, r1
 8014b76:	2a01      	cmp	r2, #1
 8014b78:	d92a      	bls.n	8014bd0 <ai_platform_inputs_get+0x1a0>
 8014b7a:	f240 4249 	movw	r2, #1097	; 0x449
 8014b7e:	4293      	cmp	r3, r2
 8014b80:	d026      	beq.n	8014bd0 <ai_platform_inputs_get+0x1a0>
 8014b82:	4a5b      	ldr	r2, [pc, #364]	; (8014cf0 <ai_platform_inputs_get+0x2c0>)
 8014b84:	6813      	ldr	r3, [r2, #0]
 8014b86:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014b8a:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8014b8e:	d02c      	beq.n	8014bea <ai_platform_inputs_get+0x1ba>
 8014b90:	6813      	ldr	r3, [r2, #0]
 8014b92:	f240 4183 	movw	r1, #1155	; 0x483
 8014b96:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014b9a:	428b      	cmp	r3, r1
 8014b9c:	d073      	beq.n	8014c86 <ai_platform_inputs_get+0x256>
 8014b9e:	6813      	ldr	r3, [r2, #0]
 8014ba0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014ba4:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8014ba8:	f000 80ac 	beq.w	8014d04 <ai_platform_inputs_get+0x2d4>
 8014bac:	6813      	ldr	r3, [r2, #0]
 8014bae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014bb2:	2b00      	cmp	r3, #0
 8014bb4:	d129      	bne.n	8014c0a <ai_platform_inputs_get+0x1da>
 8014bb6:	4a4f      	ldr	r2, [pc, #316]	; (8014cf4 <ai_platform_inputs_get+0x2c4>)
 8014bb8:	2301      	movs	r3, #1
 8014bba:	6093      	str	r3, [r2, #8]
 8014bbc:	6893      	ldr	r3, [r2, #8]
 8014bbe:	2b00      	cmp	r3, #0
 8014bc0:	d1fc      	bne.n	8014bbc <ai_platform_inputs_get+0x18c>
 8014bc2:	494d      	ldr	r1, [pc, #308]	; (8014cf8 <ai_platform_inputs_get+0x2c8>)
 8014bc4:	4b4d      	ldr	r3, [pc, #308]	; (8014cfc <ai_platform_inputs_get+0x2cc>)
 8014bc6:	6011      	str	r1, [r2, #0]
 8014bc8:	6812      	ldr	r2, [r2, #0]
 8014bca:	429a      	cmp	r2, r3
 8014bcc:	d01d      	beq.n	8014c0a <ai_platform_inputs_get+0x1da>
 8014bce:	e7fe      	b.n	8014bce <ai_platform_inputs_get+0x19e>
 8014bd0:	4a48      	ldr	r2, [pc, #288]	; (8014cf4 <ai_platform_inputs_get+0x2c4>)
 8014bd2:	2301      	movs	r3, #1
 8014bd4:	6093      	str	r3, [r2, #8]
 8014bd6:	6893      	ldr	r3, [r2, #8]
 8014bd8:	2b00      	cmp	r3, #0
 8014bda:	d1fc      	bne.n	8014bd6 <ai_platform_inputs_get+0x1a6>
 8014bdc:	4946      	ldr	r1, [pc, #280]	; (8014cf8 <ai_platform_inputs_get+0x2c8>)
 8014bde:	4b47      	ldr	r3, [pc, #284]	; (8014cfc <ai_platform_inputs_get+0x2cc>)
 8014be0:	6011      	str	r1, [r2, #0]
 8014be2:	6812      	ldr	r2, [r2, #0]
 8014be4:	429a      	cmp	r2, r3
 8014be6:	d010      	beq.n	8014c0a <ai_platform_inputs_get+0x1da>
 8014be8:	e7fe      	b.n	8014be8 <ai_platform_inputs_get+0x1b8>
 8014bea:	4a45      	ldr	r2, [pc, #276]	; (8014d00 <ai_platform_inputs_get+0x2d0>)
 8014bec:	2301      	movs	r3, #1
 8014bee:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8014bf2:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8014bf6:	2b00      	cmp	r3, #0
 8014bf8:	d1fb      	bne.n	8014bf2 <ai_platform_inputs_get+0x1c2>
 8014bfa:	493f      	ldr	r1, [pc, #252]	; (8014cf8 <ai_platform_inputs_get+0x2c8>)
 8014bfc:	4b3f      	ldr	r3, [pc, #252]	; (8014cfc <ai_platform_inputs_get+0x2cc>)
 8014bfe:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8014c02:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8014c06:	429a      	cmp	r2, r3
 8014c08:	d113      	bne.n	8014c32 <ai_platform_inputs_get+0x202>
 8014c0a:	f7ff fd33 	bl	8014674 <_ai_platform_release_crc>
 8014c0e:	2000      	movs	r0, #0
 8014c10:	b005      	add	sp, #20
 8014c12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c16:	4a37      	ldr	r2, [pc, #220]	; (8014cf4 <ai_platform_inputs_get+0x2c4>)
 8014c18:	2301      	movs	r3, #1
 8014c1a:	6093      	str	r3, [r2, #8]
 8014c1c:	6893      	ldr	r3, [r2, #8]
 8014c1e:	2b00      	cmp	r3, #0
 8014c20:	d1fc      	bne.n	8014c1c <ai_platform_inputs_get+0x1ec>
 8014c22:	4b35      	ldr	r3, [pc, #212]	; (8014cf8 <ai_platform_inputs_get+0x2c8>)
 8014c24:	6013      	str	r3, [r2, #0]
 8014c26:	4b35      	ldr	r3, [pc, #212]	; (8014cfc <ai_platform_inputs_get+0x2cc>)
 8014c28:	6812      	ldr	r2, [r2, #0]
 8014c2a:	429a      	cmp	r2, r3
 8014c2c:	f43f af3b 	beq.w	8014aa6 <ai_platform_inputs_get+0x76>
 8014c30:	e7fe      	b.n	8014c30 <ai_platform_inputs_get+0x200>
 8014c32:	e7fe      	b.n	8014c32 <ai_platform_inputs_get+0x202>
 8014c34:	4a32      	ldr	r2, [pc, #200]	; (8014d00 <ai_platform_inputs_get+0x2d0>)
 8014c36:	2301      	movs	r3, #1
 8014c38:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8014c3c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8014c40:	2b00      	cmp	r3, #0
 8014c42:	d1fb      	bne.n	8014c3c <ai_platform_inputs_get+0x20c>
 8014c44:	4b2c      	ldr	r3, [pc, #176]	; (8014cf8 <ai_platform_inputs_get+0x2c8>)
 8014c46:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8014c4a:	4b2c      	ldr	r3, [pc, #176]	; (8014cfc <ai_platform_inputs_get+0x2cc>)
 8014c4c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8014c50:	429a      	cmp	r2, r3
 8014c52:	f43f af28 	beq.w	8014aa6 <ai_platform_inputs_get+0x76>
 8014c56:	e7fe      	b.n	8014c56 <ai_platform_inputs_get+0x226>
 8014c58:	2400      	movs	r4, #0
 8014c5a:	2218      	movs	r2, #24
 8014c5c:	2111      	movs	r1, #17
 8014c5e:	f109 0010 	add.w	r0, r9, #16
 8014c62:	f001 fbe3 	bl	801642c <core_set_error>
 8014c66:	4620      	mov	r0, r4
 8014c68:	9b02      	ldr	r3, [sp, #8]
 8014c6a:	2b00      	cmp	r3, #0
 8014c6c:	d0d0      	beq.n	8014c10 <ai_platform_inputs_get+0x1e0>
 8014c6e:	801c      	strh	r4, [r3, #0]
 8014c70:	b005      	add	sp, #20
 8014c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014c76:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8014c7a:	2c00      	cmp	r4, #0
 8014c7c:	d0ec      	beq.n	8014c58 <ai_platform_inputs_get+0x228>
 8014c7e:	f8da 3008 	ldr.w	r3, [sl, #8]
 8014c82:	6858      	ldr	r0, [r3, #4]
 8014c84:	e7f0      	b.n	8014c68 <ai_platform_inputs_get+0x238>
 8014c86:	4a1e      	ldr	r2, [pc, #120]	; (8014d00 <ai_platform_inputs_get+0x2d0>)
 8014c88:	2301      	movs	r3, #1
 8014c8a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8014c8e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8014c92:	2b00      	cmp	r3, #0
 8014c94:	d1fb      	bne.n	8014c8e <ai_platform_inputs_get+0x25e>
 8014c96:	4918      	ldr	r1, [pc, #96]	; (8014cf8 <ai_platform_inputs_get+0x2c8>)
 8014c98:	4b18      	ldr	r3, [pc, #96]	; (8014cfc <ai_platform_inputs_get+0x2cc>)
 8014c9a:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8014c9e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8014ca2:	429a      	cmp	r2, r3
 8014ca4:	d0b1      	beq.n	8014c0a <ai_platform_inputs_get+0x1da>
 8014ca6:	e7fe      	b.n	8014ca6 <ai_platform_inputs_get+0x276>
 8014ca8:	4a15      	ldr	r2, [pc, #84]	; (8014d00 <ai_platform_inputs_get+0x2d0>)
 8014caa:	2301      	movs	r3, #1
 8014cac:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8014cb0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8014cb4:	2b00      	cmp	r3, #0
 8014cb6:	d1fb      	bne.n	8014cb0 <ai_platform_inputs_get+0x280>
 8014cb8:	4b0f      	ldr	r3, [pc, #60]	; (8014cf8 <ai_platform_inputs_get+0x2c8>)
 8014cba:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8014cbe:	4b0f      	ldr	r3, [pc, #60]	; (8014cfc <ai_platform_inputs_get+0x2cc>)
 8014cc0:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8014cc4:	429a      	cmp	r2, r3
 8014cc6:	f43f aeee 	beq.w	8014aa6 <ai_platform_inputs_get+0x76>
 8014cca:	e7fe      	b.n	8014cca <ai_platform_inputs_get+0x29a>
 8014ccc:	4a09      	ldr	r2, [pc, #36]	; (8014cf4 <ai_platform_inputs_get+0x2c4>)
 8014cce:	2301      	movs	r3, #1
 8014cd0:	6093      	str	r3, [r2, #8]
 8014cd2:	6893      	ldr	r3, [r2, #8]
 8014cd4:	2b00      	cmp	r3, #0
 8014cd6:	d1fc      	bne.n	8014cd2 <ai_platform_inputs_get+0x2a2>
 8014cd8:	4b07      	ldr	r3, [pc, #28]	; (8014cf8 <ai_platform_inputs_get+0x2c8>)
 8014cda:	6013      	str	r3, [r2, #0]
 8014cdc:	4b07      	ldr	r3, [pc, #28]	; (8014cfc <ai_platform_inputs_get+0x2cc>)
 8014cde:	6812      	ldr	r2, [r2, #0]
 8014ce0:	429a      	cmp	r2, r3
 8014ce2:	f43f aee0 	beq.w	8014aa6 <ai_platform_inputs_get+0x76>
 8014ce6:	e7fe      	b.n	8014ce6 <ai_platform_inputs_get+0x2b6>
 8014ce8:	a1c00100 	.word	0xa1c00100
 8014cec:	e0042000 	.word	0xe0042000
 8014cf0:	5c001000 	.word	0x5c001000
 8014cf4:	40023000 	.word	0x40023000
 8014cf8:	f407a5c2 	.word	0xf407a5c2
 8014cfc:	b5e8b5cd 	.word	0xb5e8b5cd
 8014d00:	58024000 	.word	0x58024000
 8014d04:	4a0d      	ldr	r2, [pc, #52]	; (8014d3c <ai_platform_inputs_get+0x30c>)
 8014d06:	2301      	movs	r3, #1
 8014d08:	6093      	str	r3, [r2, #8]
 8014d0a:	6893      	ldr	r3, [r2, #8]
 8014d0c:	2b00      	cmp	r3, #0
 8014d0e:	d1fc      	bne.n	8014d0a <ai_platform_inputs_get+0x2da>
 8014d10:	490b      	ldr	r1, [pc, #44]	; (8014d40 <ai_platform_inputs_get+0x310>)
 8014d12:	4b0c      	ldr	r3, [pc, #48]	; (8014d44 <ai_platform_inputs_get+0x314>)
 8014d14:	6011      	str	r1, [r2, #0]
 8014d16:	6812      	ldr	r2, [r2, #0]
 8014d18:	429a      	cmp	r2, r3
 8014d1a:	f43f af76 	beq.w	8014c0a <ai_platform_inputs_get+0x1da>
 8014d1e:	e7fe      	b.n	8014d1e <ai_platform_inputs_get+0x2ee>
 8014d20:	4a06      	ldr	r2, [pc, #24]	; (8014d3c <ai_platform_inputs_get+0x30c>)
 8014d22:	2301      	movs	r3, #1
 8014d24:	6093      	str	r3, [r2, #8]
 8014d26:	6893      	ldr	r3, [r2, #8]
 8014d28:	2b00      	cmp	r3, #0
 8014d2a:	d1fc      	bne.n	8014d26 <ai_platform_inputs_get+0x2f6>
 8014d2c:	4b04      	ldr	r3, [pc, #16]	; (8014d40 <ai_platform_inputs_get+0x310>)
 8014d2e:	6013      	str	r3, [r2, #0]
 8014d30:	4b04      	ldr	r3, [pc, #16]	; (8014d44 <ai_platform_inputs_get+0x314>)
 8014d32:	6812      	ldr	r2, [r2, #0]
 8014d34:	429a      	cmp	r2, r3
 8014d36:	f43f aeb6 	beq.w	8014aa6 <ai_platform_inputs_get+0x76>
 8014d3a:	e7fe      	b.n	8014d3a <ai_platform_inputs_get+0x30a>
 8014d3c:	40023000 	.word	0x40023000
 8014d40:	f407a5c2 	.word	0xf407a5c2
 8014d44:	b5e8b5cd 	.word	0xb5e8b5cd

08014d48 <ai_platform_outputs_get>:
 8014d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d4c:	b085      	sub	sp, #20
 8014d4e:	9102      	str	r1, [sp, #8]
 8014d50:	2800      	cmp	r0, #0
 8014d52:	f000 808f 	beq.w	8014e74 <ai_platform_outputs_get+0x12c>
 8014d56:	4ba8      	ldr	r3, [pc, #672]	; (8014ff8 <ai_platform_outputs_get+0x2b0>)
 8014d58:	4681      	mov	r9, r0
 8014d5a:	6802      	ldr	r2, [r0, #0]
 8014d5c:	429a      	cmp	r2, r3
 8014d5e:	f040 8089 	bne.w	8014e74 <ai_platform_outputs_get+0x12c>
 8014d62:	f7ff fc85 	bl	8014670 <_ai_platform_acquire_crc>
 8014d66:	4ba5      	ldr	r3, [pc, #660]	; (8014ffc <ai_platform_outputs_get+0x2b4>)
 8014d68:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8014d6c:	681b      	ldr	r3, [r3, #0]
 8014d6e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014d72:	189a      	adds	r2, r3, r2
 8014d74:	2a01      	cmp	r2, #1
 8014d76:	f240 80d6 	bls.w	8014f26 <ai_platform_outputs_get+0x1de>
 8014d7a:	f240 4249 	movw	r2, #1097	; 0x449
 8014d7e:	4293      	cmp	r3, r2
 8014d80:	f000 80d1 	beq.w	8014f26 <ai_platform_outputs_get+0x1de>
 8014d84:	4a9e      	ldr	r2, [pc, #632]	; (8015000 <ai_platform_outputs_get+0x2b8>)
 8014d86:	6813      	ldr	r3, [r2, #0]
 8014d88:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014d8c:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8014d90:	f000 80d8 	beq.w	8014f44 <ai_platform_outputs_get+0x1fc>
 8014d94:	6813      	ldr	r3, [r2, #0]
 8014d96:	f240 4183 	movw	r1, #1155	; 0x483
 8014d9a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014d9e:	428b      	cmp	r3, r1
 8014da0:	f000 8109 	beq.w	8014fb6 <ai_platform_outputs_get+0x26e>
 8014da4:	6813      	ldr	r3, [r2, #0]
 8014da6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014daa:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8014dae:	f000 813f 	beq.w	8015030 <ai_platform_outputs_get+0x2e8>
 8014db2:	6813      	ldr	r3, [r2, #0]
 8014db4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014db8:	2b00      	cmp	r3, #0
 8014dba:	f000 810e 	beq.w	8014fda <ai_platform_outputs_get+0x292>
 8014dbe:	f7ff fc59 	bl	8014674 <_ai_platform_release_crc>
 8014dc2:	f8b9 302c 	ldrh.w	r3, [r9, #44]	; 0x2c
 8014dc6:	2b01      	cmp	r3, #1
 8014dc8:	f240 80db 	bls.w	8014f82 <ai_platform_outputs_get+0x23a>
 8014dcc:	2100      	movs	r1, #0
 8014dce:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 8014dd2:	f8cd 900c 	str.w	r9, [sp, #12]
 8014dd6:	460d      	mov	r5, r1
 8014dd8:	4689      	mov	r9, r1
 8014dda:	e016      	b.n	8014e0a <ai_platform_outputs_get+0xc2>
 8014ddc:	9a01      	ldr	r2, [sp, #4]
 8014dde:	2301      	movs	r3, #1
 8014de0:	f848 3002 	str.w	r3, [r8, r2]
 8014de4:	69b2      	ldr	r2, [r6, #24]
 8014de6:	f04f 0301 	mov.w	r3, #1
 8014dea:	6856      	ldr	r6, [r2, #4]
 8014dec:	3501      	adds	r5, #1
 8014dee:	f109 091c 	add.w	r9, r9, #28
 8014df2:	7523      	strb	r3, [r4, #20]
 8014df4:	2300      	movs	r3, #0
 8014df6:	6962      	ldr	r2, [r4, #20]
 8014df8:	60a7      	str	r7, [r4, #8]
 8014dfa:	f36b 221f 	bfi	r2, fp, #8, #24
 8014dfe:	6126      	str	r6, [r4, #16]
 8014e00:	61a1      	str	r1, [r4, #24]
 8014e02:	60e3      	str	r3, [r4, #12]
 8014e04:	6162      	str	r2, [r4, #20]
 8014e06:	e9c4 0c00 	strd	r0, ip, [r4]
 8014e0a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8014e0e:	b2ac      	uxth	r4, r5
 8014e10:	42ab      	cmp	r3, r5
 8014e12:	ea4f 03c5 	mov.w	r3, r5, lsl #3
 8014e16:	9301      	str	r3, [sp, #4]
 8014e18:	f240 80a6 	bls.w	8014f68 <ai_platform_outputs_get+0x220>
 8014e1c:	f8da 3010 	ldr.w	r3, [sl, #16]
 8014e20:	2b00      	cmp	r3, #0
 8014e22:	f000 80a1 	beq.w	8014f68 <ai_platform_outputs_get+0x220>
 8014e26:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8014e2a:	2e00      	cmp	r6, #0
 8014e2c:	f000 809c 	beq.w	8014f68 <ai_platform_outputs_get+0x220>
 8014e30:	f8da 3014 	ldr.w	r3, [sl, #20]
 8014e34:	69b2      	ldr	r2, [r6, #24]
 8014e36:	68f1      	ldr	r1, [r6, #12]
 8014e38:	6810      	ldr	r0, [r2, #0]
 8014e3a:	9100      	str	r1, [sp, #0]
 8014e3c:	e9d3 4801 	ldrd	r4, r8, [r3, #4]
 8014e40:	68b3      	ldr	r3, [r6, #8]
 8014e42:	eb08 07c5 	add.w	r7, r8, r5, lsl #3
 8014e46:	444c      	add	r4, r9
 8014e48:	f3c3 2b17 	ubfx	fp, r3, #8, #24
 8014e4c:	f008 fa48 	bl	801d2e0 <ai_array_to_buffer_fmt>
 8014e50:	69b2      	ldr	r2, [r6, #24]
 8014e52:	9900      	ldr	r1, [sp, #0]
 8014e54:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8014e58:	2f00      	cmp	r7, #0
 8014e5a:	d0c4      	beq.n	8014de6 <ai_platform_outputs_get+0x9e>
 8014e5c:	2200      	movs	r2, #0
 8014e5e:	f848 2035 	str.w	r2, [r8, r5, lsl #3]
 8014e62:	6832      	ldr	r2, [r6, #0]
 8014e64:	607a      	str	r2, [r7, #4]
 8014e66:	b112      	cbz	r2, 8014e6e <ai_platform_outputs_get+0x126>
 8014e68:	8852      	ldrh	r2, [r2, #2]
 8014e6a:	2a00      	cmp	r2, #0
 8014e6c:	d1b6      	bne.n	8014ddc <ai_platform_outputs_get+0x94>
 8014e6e:	69b2      	ldr	r2, [r6, #24]
 8014e70:	2700      	movs	r7, #0
 8014e72:	e7b8      	b.n	8014de6 <ai_platform_outputs_get+0x9e>
 8014e74:	f7ff fbfc 	bl	8014670 <_ai_platform_acquire_crc>
 8014e78:	4b60      	ldr	r3, [pc, #384]	; (8014ffc <ai_platform_outputs_get+0x2b4>)
 8014e7a:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8014e7e:	681b      	ldr	r3, [r3, #0]
 8014e80:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014e84:	185a      	adds	r2, r3, r1
 8014e86:	2a01      	cmp	r2, #1
 8014e88:	d92a      	bls.n	8014ee0 <ai_platform_outputs_get+0x198>
 8014e8a:	f240 4249 	movw	r2, #1097	; 0x449
 8014e8e:	4293      	cmp	r3, r2
 8014e90:	d026      	beq.n	8014ee0 <ai_platform_outputs_get+0x198>
 8014e92:	4a5b      	ldr	r2, [pc, #364]	; (8015000 <ai_platform_outputs_get+0x2b8>)
 8014e94:	6813      	ldr	r3, [r2, #0]
 8014e96:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014e9a:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8014e9e:	d02c      	beq.n	8014efa <ai_platform_outputs_get+0x1b2>
 8014ea0:	6813      	ldr	r3, [r2, #0]
 8014ea2:	f240 4183 	movw	r1, #1155	; 0x483
 8014ea6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014eaa:	428b      	cmp	r3, r1
 8014eac:	d072      	beq.n	8014f94 <ai_platform_outputs_get+0x24c>
 8014eae:	6813      	ldr	r3, [r2, #0]
 8014eb0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014eb4:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8014eb8:	f000 80ac 	beq.w	8015014 <ai_platform_outputs_get+0x2cc>
 8014ebc:	6813      	ldr	r3, [r2, #0]
 8014ebe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8014ec2:	2b00      	cmp	r3, #0
 8014ec4:	d129      	bne.n	8014f1a <ai_platform_outputs_get+0x1d2>
 8014ec6:	4a4f      	ldr	r2, [pc, #316]	; (8015004 <ai_platform_outputs_get+0x2bc>)
 8014ec8:	2301      	movs	r3, #1
 8014eca:	6093      	str	r3, [r2, #8]
 8014ecc:	6893      	ldr	r3, [r2, #8]
 8014ece:	2b00      	cmp	r3, #0
 8014ed0:	d1fc      	bne.n	8014ecc <ai_platform_outputs_get+0x184>
 8014ed2:	494d      	ldr	r1, [pc, #308]	; (8015008 <ai_platform_outputs_get+0x2c0>)
 8014ed4:	4b4d      	ldr	r3, [pc, #308]	; (801500c <ai_platform_outputs_get+0x2c4>)
 8014ed6:	6011      	str	r1, [r2, #0]
 8014ed8:	6812      	ldr	r2, [r2, #0]
 8014eda:	429a      	cmp	r2, r3
 8014edc:	d01d      	beq.n	8014f1a <ai_platform_outputs_get+0x1d2>
 8014ede:	e7fe      	b.n	8014ede <ai_platform_outputs_get+0x196>
 8014ee0:	4a48      	ldr	r2, [pc, #288]	; (8015004 <ai_platform_outputs_get+0x2bc>)
 8014ee2:	2301      	movs	r3, #1
 8014ee4:	6093      	str	r3, [r2, #8]
 8014ee6:	6893      	ldr	r3, [r2, #8]
 8014ee8:	2b00      	cmp	r3, #0
 8014eea:	d1fc      	bne.n	8014ee6 <ai_platform_outputs_get+0x19e>
 8014eec:	4946      	ldr	r1, [pc, #280]	; (8015008 <ai_platform_outputs_get+0x2c0>)
 8014eee:	4b47      	ldr	r3, [pc, #284]	; (801500c <ai_platform_outputs_get+0x2c4>)
 8014ef0:	6011      	str	r1, [r2, #0]
 8014ef2:	6812      	ldr	r2, [r2, #0]
 8014ef4:	429a      	cmp	r2, r3
 8014ef6:	d010      	beq.n	8014f1a <ai_platform_outputs_get+0x1d2>
 8014ef8:	e7fe      	b.n	8014ef8 <ai_platform_outputs_get+0x1b0>
 8014efa:	4a45      	ldr	r2, [pc, #276]	; (8015010 <ai_platform_outputs_get+0x2c8>)
 8014efc:	2301      	movs	r3, #1
 8014efe:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8014f02:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8014f06:	2b00      	cmp	r3, #0
 8014f08:	d1fb      	bne.n	8014f02 <ai_platform_outputs_get+0x1ba>
 8014f0a:	493f      	ldr	r1, [pc, #252]	; (8015008 <ai_platform_outputs_get+0x2c0>)
 8014f0c:	4b3f      	ldr	r3, [pc, #252]	; (801500c <ai_platform_outputs_get+0x2c4>)
 8014f0e:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8014f12:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8014f16:	429a      	cmp	r2, r3
 8014f18:	d113      	bne.n	8014f42 <ai_platform_outputs_get+0x1fa>
 8014f1a:	f7ff fbab 	bl	8014674 <_ai_platform_release_crc>
 8014f1e:	2000      	movs	r0, #0
 8014f20:	b005      	add	sp, #20
 8014f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f26:	4a37      	ldr	r2, [pc, #220]	; (8015004 <ai_platform_outputs_get+0x2bc>)
 8014f28:	2301      	movs	r3, #1
 8014f2a:	6093      	str	r3, [r2, #8]
 8014f2c:	6893      	ldr	r3, [r2, #8]
 8014f2e:	2b00      	cmp	r3, #0
 8014f30:	d1fc      	bne.n	8014f2c <ai_platform_outputs_get+0x1e4>
 8014f32:	4b35      	ldr	r3, [pc, #212]	; (8015008 <ai_platform_outputs_get+0x2c0>)
 8014f34:	6013      	str	r3, [r2, #0]
 8014f36:	4b35      	ldr	r3, [pc, #212]	; (801500c <ai_platform_outputs_get+0x2c4>)
 8014f38:	6812      	ldr	r2, [r2, #0]
 8014f3a:	429a      	cmp	r2, r3
 8014f3c:	f43f af3f 	beq.w	8014dbe <ai_platform_outputs_get+0x76>
 8014f40:	e7fe      	b.n	8014f40 <ai_platform_outputs_get+0x1f8>
 8014f42:	e7fe      	b.n	8014f42 <ai_platform_outputs_get+0x1fa>
 8014f44:	4a32      	ldr	r2, [pc, #200]	; (8015010 <ai_platform_outputs_get+0x2c8>)
 8014f46:	2301      	movs	r3, #1
 8014f48:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8014f4c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8014f50:	2b00      	cmp	r3, #0
 8014f52:	d1fb      	bne.n	8014f4c <ai_platform_outputs_get+0x204>
 8014f54:	4b2c      	ldr	r3, [pc, #176]	; (8015008 <ai_platform_outputs_get+0x2c0>)
 8014f56:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8014f5a:	4b2c      	ldr	r3, [pc, #176]	; (801500c <ai_platform_outputs_get+0x2c4>)
 8014f5c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8014f60:	429a      	cmp	r2, r3
 8014f62:	f43f af2c 	beq.w	8014dbe <ai_platform_outputs_get+0x76>
 8014f66:	e7fe      	b.n	8014f66 <ai_platform_outputs_get+0x21e>
 8014f68:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8014f6c:	b14c      	cbz	r4, 8014f82 <ai_platform_outputs_get+0x23a>
 8014f6e:	f8da 3014 	ldr.w	r3, [sl, #20]
 8014f72:	6858      	ldr	r0, [r3, #4]
 8014f74:	9b02      	ldr	r3, [sp, #8]
 8014f76:	2b00      	cmp	r3, #0
 8014f78:	d0d2      	beq.n	8014f20 <ai_platform_outputs_get+0x1d8>
 8014f7a:	801c      	strh	r4, [r3, #0]
 8014f7c:	b005      	add	sp, #20
 8014f7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014f82:	2400      	movs	r4, #0
 8014f84:	2218      	movs	r2, #24
 8014f86:	2111      	movs	r1, #17
 8014f88:	f109 0010 	add.w	r0, r9, #16
 8014f8c:	f001 fa4e 	bl	801642c <core_set_error>
 8014f90:	4620      	mov	r0, r4
 8014f92:	e7ef      	b.n	8014f74 <ai_platform_outputs_get+0x22c>
 8014f94:	4a1e      	ldr	r2, [pc, #120]	; (8015010 <ai_platform_outputs_get+0x2c8>)
 8014f96:	2301      	movs	r3, #1
 8014f98:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8014f9c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8014fa0:	2b00      	cmp	r3, #0
 8014fa2:	d1fb      	bne.n	8014f9c <ai_platform_outputs_get+0x254>
 8014fa4:	4918      	ldr	r1, [pc, #96]	; (8015008 <ai_platform_outputs_get+0x2c0>)
 8014fa6:	4b19      	ldr	r3, [pc, #100]	; (801500c <ai_platform_outputs_get+0x2c4>)
 8014fa8:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8014fac:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8014fb0:	429a      	cmp	r2, r3
 8014fb2:	d0b2      	beq.n	8014f1a <ai_platform_outputs_get+0x1d2>
 8014fb4:	e7fe      	b.n	8014fb4 <ai_platform_outputs_get+0x26c>
 8014fb6:	4a16      	ldr	r2, [pc, #88]	; (8015010 <ai_platform_outputs_get+0x2c8>)
 8014fb8:	2301      	movs	r3, #1
 8014fba:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8014fbe:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8014fc2:	2b00      	cmp	r3, #0
 8014fc4:	d1fb      	bne.n	8014fbe <ai_platform_outputs_get+0x276>
 8014fc6:	4b10      	ldr	r3, [pc, #64]	; (8015008 <ai_platform_outputs_get+0x2c0>)
 8014fc8:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8014fcc:	4b0f      	ldr	r3, [pc, #60]	; (801500c <ai_platform_outputs_get+0x2c4>)
 8014fce:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8014fd2:	429a      	cmp	r2, r3
 8014fd4:	f43f aef3 	beq.w	8014dbe <ai_platform_outputs_get+0x76>
 8014fd8:	e7fe      	b.n	8014fd8 <ai_platform_outputs_get+0x290>
 8014fda:	4a0a      	ldr	r2, [pc, #40]	; (8015004 <ai_platform_outputs_get+0x2bc>)
 8014fdc:	2301      	movs	r3, #1
 8014fde:	6093      	str	r3, [r2, #8]
 8014fe0:	6893      	ldr	r3, [r2, #8]
 8014fe2:	2b00      	cmp	r3, #0
 8014fe4:	d1fc      	bne.n	8014fe0 <ai_platform_outputs_get+0x298>
 8014fe6:	4b08      	ldr	r3, [pc, #32]	; (8015008 <ai_platform_outputs_get+0x2c0>)
 8014fe8:	6013      	str	r3, [r2, #0]
 8014fea:	4b08      	ldr	r3, [pc, #32]	; (801500c <ai_platform_outputs_get+0x2c4>)
 8014fec:	6812      	ldr	r2, [r2, #0]
 8014fee:	429a      	cmp	r2, r3
 8014ff0:	f43f aee5 	beq.w	8014dbe <ai_platform_outputs_get+0x76>
 8014ff4:	e7fe      	b.n	8014ff4 <ai_platform_outputs_get+0x2ac>
 8014ff6:	bf00      	nop
 8014ff8:	a1c00100 	.word	0xa1c00100
 8014ffc:	e0042000 	.word	0xe0042000
 8015000:	5c001000 	.word	0x5c001000
 8015004:	40023000 	.word	0x40023000
 8015008:	f407a5c2 	.word	0xf407a5c2
 801500c:	b5e8b5cd 	.word	0xb5e8b5cd
 8015010:	58024000 	.word	0x58024000
 8015014:	4a0d      	ldr	r2, [pc, #52]	; (801504c <ai_platform_outputs_get+0x304>)
 8015016:	2301      	movs	r3, #1
 8015018:	6093      	str	r3, [r2, #8]
 801501a:	6893      	ldr	r3, [r2, #8]
 801501c:	2b00      	cmp	r3, #0
 801501e:	d1fc      	bne.n	801501a <ai_platform_outputs_get+0x2d2>
 8015020:	490b      	ldr	r1, [pc, #44]	; (8015050 <ai_platform_outputs_get+0x308>)
 8015022:	4b0c      	ldr	r3, [pc, #48]	; (8015054 <ai_platform_outputs_get+0x30c>)
 8015024:	6011      	str	r1, [r2, #0]
 8015026:	6812      	ldr	r2, [r2, #0]
 8015028:	429a      	cmp	r2, r3
 801502a:	f43f af76 	beq.w	8014f1a <ai_platform_outputs_get+0x1d2>
 801502e:	e7fe      	b.n	801502e <ai_platform_outputs_get+0x2e6>
 8015030:	4a06      	ldr	r2, [pc, #24]	; (801504c <ai_platform_outputs_get+0x304>)
 8015032:	2301      	movs	r3, #1
 8015034:	6093      	str	r3, [r2, #8]
 8015036:	6893      	ldr	r3, [r2, #8]
 8015038:	2b00      	cmp	r3, #0
 801503a:	d1fc      	bne.n	8015036 <ai_platform_outputs_get+0x2ee>
 801503c:	4b04      	ldr	r3, [pc, #16]	; (8015050 <ai_platform_outputs_get+0x308>)
 801503e:	6013      	str	r3, [r2, #0]
 8015040:	4b04      	ldr	r3, [pc, #16]	; (8015054 <ai_platform_outputs_get+0x30c>)
 8015042:	6812      	ldr	r2, [r2, #0]
 8015044:	429a      	cmp	r2, r3
 8015046:	f43f aeba 	beq.w	8014dbe <ai_platform_outputs_get+0x76>
 801504a:	e7fe      	b.n	801504a <ai_platform_outputs_get+0x302>
 801504c:	40023000 	.word	0x40023000
 8015050:	f407a5c2 	.word	0xf407a5c2
 8015054:	b5e8b5cd 	.word	0xb5e8b5cd

08015058 <ai_platform_network_create>:
 8015058:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801505c:	b083      	sub	sp, #12
 801505e:	4604      	mov	r4, r0
 8015060:	4615      	mov	r5, r2
 8015062:	461e      	mov	r6, r3
 8015064:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
 8015068:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 801506c:	f7ff fb00 	bl	8014670 <_ai_platform_acquire_crc>
 8015070:	2800      	cmp	r0, #0
 8015072:	f000 80bd 	beq.w	80151f0 <ai_platform_network_create+0x198>
 8015076:	4ba5      	ldr	r3, [pc, #660]	; (801530c <ai_platform_network_create+0x2b4>)
 8015078:	f46f 6c8a 	mvn.w	ip, #1104	; 0x450
 801507c:	4601      	mov	r1, r0
 801507e:	681b      	ldr	r3, [r3, #0]
 8015080:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8015084:	eb03 020c 	add.w	r2, r3, ip
 8015088:	2a01      	cmp	r2, #1
 801508a:	f240 80a8 	bls.w	80151de <ai_platform_network_create+0x186>
 801508e:	f240 4249 	movw	r2, #1097	; 0x449
 8015092:	4293      	cmp	r3, r2
 8015094:	f000 80a3 	beq.w	80151de <ai_platform_network_create+0x186>
 8015098:	4a9d      	ldr	r2, [pc, #628]	; (8015310 <ai_platform_network_create+0x2b8>)
 801509a:	6813      	ldr	r3, [r2, #0]
 801509c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80150a0:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80150a4:	f000 80b9 	beq.w	801521a <ai_platform_network_create+0x1c2>
 80150a8:	6813      	ldr	r3, [r2, #0]
 80150aa:	f240 4c83 	movw	ip, #1155	; 0x483
 80150ae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80150b2:	4563      	cmp	r3, ip
 80150b4:	f000 80a1 	beq.w	80151fa <ai_platform_network_create+0x1a2>
 80150b8:	6813      	ldr	r3, [r2, #0]
 80150ba:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80150be:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80150c2:	f000 8153 	beq.w	801536c <ai_platform_network_create+0x314>
 80150c6:	6813      	ldr	r3, [r2, #0]
 80150c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80150cc:	2b00      	cmp	r3, #0
 80150ce:	f040 808d 	bne.w	80151ec <ai_platform_network_create+0x194>
 80150d2:	4a90      	ldr	r2, [pc, #576]	; (8015314 <ai_platform_network_create+0x2bc>)
 80150d4:	2318      	movs	r3, #24
 80150d6:	6093      	str	r3, [r2, #8]
 80150d8:	6893      	ldr	r3, [r2, #8]
 80150da:	2b18      	cmp	r3, #24
 80150dc:	f040 8086 	bne.w	80151ec <ai_platform_network_create+0x194>
 80150e0:	2301      	movs	r3, #1
 80150e2:	6093      	str	r3, [r2, #8]
 80150e4:	6893      	ldr	r3, [r2, #8]
 80150e6:	2b00      	cmp	r3, #0
 80150e8:	d1fc      	bne.n	80150e4 <ai_platform_network_create+0x8c>
 80150ea:	4608      	mov	r0, r1
 80150ec:	f7ff fac2 	bl	8014674 <_ai_platform_release_crc>
 80150f0:	f7ff fabe 	bl	8014670 <_ai_platform_acquire_crc>
 80150f4:	4b85      	ldr	r3, [pc, #532]	; (801530c <ai_platform_network_create+0x2b4>)
 80150f6:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 80150fa:	681b      	ldr	r3, [r3, #0]
 80150fc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8015100:	189a      	adds	r2, r3, r2
 8015102:	2a01      	cmp	r2, #1
 8015104:	f240 809f 	bls.w	8015246 <ai_platform_network_create+0x1ee>
 8015108:	f240 4249 	movw	r2, #1097	; 0x449
 801510c:	4293      	cmp	r3, r2
 801510e:	f000 809a 	beq.w	8015246 <ai_platform_network_create+0x1ee>
 8015112:	4a7f      	ldr	r2, [pc, #508]	; (8015310 <ai_platform_network_create+0x2b8>)
 8015114:	6813      	ldr	r3, [r2, #0]
 8015116:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801511a:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 801511e:	f000 80a0 	beq.w	8015262 <ai_platform_network_create+0x20a>
 8015122:	6813      	ldr	r3, [r2, #0]
 8015124:	f240 4183 	movw	r1, #1155	; 0x483
 8015128:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801512c:	428b      	cmp	r3, r1
 801512e:	f000 80bf 	beq.w	80152b0 <ai_platform_network_create+0x258>
 8015132:	6813      	ldr	r3, [r2, #0]
 8015134:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8015138:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 801513c:	f000 8123 	beq.w	8015386 <ai_platform_network_create+0x32e>
 8015140:	6813      	ldr	r3, [r2, #0]
 8015142:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8015146:	2b00      	cmp	r3, #0
 8015148:	f000 80c4 	beq.w	80152d4 <ai_platform_network_create+0x27c>
 801514c:	f7ff fa92 	bl	8014674 <_ai_platform_release_crc>
 8015150:	2c00      	cmp	r4, #0
 8015152:	f000 80aa 	beq.w	80152aa <ai_platform_network_create+0x252>
 8015156:	4b70      	ldr	r3, [pc, #448]	; (8015318 <ai_platform_network_create+0x2c0>)
 8015158:	602b      	str	r3, [r5, #0]
 801515a:	6025      	str	r5, [r4, #0]
 801515c:	f001 f95e 	bl	801641c <core_init>
 8015160:	2800      	cmp	r0, #0
 8015162:	f000 8090 	beq.w	8015286 <ai_platform_network_create+0x22e>
 8015166:	f7ff fa83 	bl	8014670 <_ai_platform_acquire_crc>
 801516a:	4b68      	ldr	r3, [pc, #416]	; (801530c <ai_platform_network_create+0x2b4>)
 801516c:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8015170:	681b      	ldr	r3, [r3, #0]
 8015172:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8015176:	185a      	adds	r2, r3, r1
 8015178:	2a01      	cmp	r2, #1
 801517a:	f240 80b9 	bls.w	80152f0 <ai_platform_network_create+0x298>
 801517e:	f240 4249 	movw	r2, #1097	; 0x449
 8015182:	4293      	cmp	r3, r2
 8015184:	f000 80b4 	beq.w	80152f0 <ai_platform_network_create+0x298>
 8015188:	4a61      	ldr	r2, [pc, #388]	; (8015310 <ai_platform_network_create+0x2b8>)
 801518a:	6813      	ldr	r3, [r2, #0]
 801518c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8015190:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8015194:	f000 80c8 	beq.w	8015328 <ai_platform_network_create+0x2d0>
 8015198:	6813      	ldr	r3, [r2, #0]
 801519a:	f240 4183 	movw	r1, #1155	; 0x483
 801519e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80151a2:	428b      	cmp	r3, r1
 80151a4:	f000 8107 	beq.w	80153b6 <ai_platform_network_create+0x35e>
 80151a8:	6813      	ldr	r3, [r2, #0]
 80151aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80151ae:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80151b2:	f000 8111 	beq.w	80153d8 <ai_platform_network_create+0x380>
 80151b6:	6813      	ldr	r3, [r2, #0]
 80151b8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80151bc:	2b00      	cmp	r3, #0
 80151be:	f040 80c3 	bne.w	8015348 <ai_platform_network_create+0x2f0>
 80151c2:	4b54      	ldr	r3, [pc, #336]	; (8015314 <ai_platform_network_create+0x2bc>)
 80151c4:	2201      	movs	r2, #1
 80151c6:	609a      	str	r2, [r3, #8]
 80151c8:	689a      	ldr	r2, [r3, #8]
 80151ca:	2a00      	cmp	r2, #0
 80151cc:	d1fc      	bne.n	80151c8 <ai_platform_network_create+0x170>
 80151ce:	4a53      	ldr	r2, [pc, #332]	; (801531c <ai_platform_network_create+0x2c4>)
 80151d0:	601a      	str	r2, [r3, #0]
 80151d2:	681a      	ldr	r2, [r3, #0]
 80151d4:	4b52      	ldr	r3, [pc, #328]	; (8015320 <ai_platform_network_create+0x2c8>)
 80151d6:	429a      	cmp	r2, r3
 80151d8:	f000 80b6 	beq.w	8015348 <ai_platform_network_create+0x2f0>
 80151dc:	e7fe      	b.n	80151dc <ai_platform_network_create+0x184>
 80151de:	4b4d      	ldr	r3, [pc, #308]	; (8015314 <ai_platform_network_create+0x2bc>)
 80151e0:	2218      	movs	r2, #24
 80151e2:	609a      	str	r2, [r3, #8]
 80151e4:	689a      	ldr	r2, [r3, #8]
 80151e6:	2a18      	cmp	r2, #24
 80151e8:	d027      	beq.n	801523a <ai_platform_network_create+0x1e2>
 80151ea:	4608      	mov	r0, r1
 80151ec:	f7ff fa42 	bl	8014674 <_ai_platform_release_crc>
 80151f0:	f244 1033 	movw	r0, #16691	; 0x4133
 80151f4:	b003      	add	sp, #12
 80151f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80151fa:	4a4a      	ldr	r2, [pc, #296]	; (8015324 <ai_platform_network_create+0x2cc>)
 80151fc:	2318      	movs	r3, #24
 80151fe:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8015202:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8015206:	2b18      	cmp	r3, #24
 8015208:	d1f0      	bne.n	80151ec <ai_platform_network_create+0x194>
 801520a:	2301      	movs	r3, #1
 801520c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8015210:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8015214:	2b00      	cmp	r3, #0
 8015216:	d1fb      	bne.n	8015210 <ai_platform_network_create+0x1b8>
 8015218:	e767      	b.n	80150ea <ai_platform_network_create+0x92>
 801521a:	4a42      	ldr	r2, [pc, #264]	; (8015324 <ai_platform_network_create+0x2cc>)
 801521c:	2318      	movs	r3, #24
 801521e:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8015222:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8015226:	2b18      	cmp	r3, #24
 8015228:	d1e0      	bne.n	80151ec <ai_platform_network_create+0x194>
 801522a:	2301      	movs	r3, #1
 801522c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8015230:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8015234:	2b00      	cmp	r3, #0
 8015236:	d1fb      	bne.n	8015230 <ai_platform_network_create+0x1d8>
 8015238:	e757      	b.n	80150ea <ai_platform_network_create+0x92>
 801523a:	2201      	movs	r2, #1
 801523c:	609a      	str	r2, [r3, #8]
 801523e:	689a      	ldr	r2, [r3, #8]
 8015240:	2a00      	cmp	r2, #0
 8015242:	d1fc      	bne.n	801523e <ai_platform_network_create+0x1e6>
 8015244:	e751      	b.n	80150ea <ai_platform_network_create+0x92>
 8015246:	4a33      	ldr	r2, [pc, #204]	; (8015314 <ai_platform_network_create+0x2bc>)
 8015248:	2301      	movs	r3, #1
 801524a:	6093      	str	r3, [r2, #8]
 801524c:	6891      	ldr	r1, [r2, #8]
 801524e:	2900      	cmp	r1, #0
 8015250:	d1fc      	bne.n	801524c <ai_platform_network_create+0x1f4>
 8015252:	4b32      	ldr	r3, [pc, #200]	; (801531c <ai_platform_network_create+0x2c4>)
 8015254:	6013      	str	r3, [r2, #0]
 8015256:	4b32      	ldr	r3, [pc, #200]	; (8015320 <ai_platform_network_create+0x2c8>)
 8015258:	6812      	ldr	r2, [r2, #0]
 801525a:	429a      	cmp	r2, r3
 801525c:	f43f af76 	beq.w	801514c <ai_platform_network_create+0xf4>
 8015260:	e7fe      	b.n	8015260 <ai_platform_network_create+0x208>
 8015262:	4a30      	ldr	r2, [pc, #192]	; (8015324 <ai_platform_network_create+0x2cc>)
 8015264:	2301      	movs	r3, #1
 8015266:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 801526a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 801526e:	2b00      	cmp	r3, #0
 8015270:	d1fb      	bne.n	801526a <ai_platform_network_create+0x212>
 8015272:	4b2a      	ldr	r3, [pc, #168]	; (801531c <ai_platform_network_create+0x2c4>)
 8015274:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8015278:	4b29      	ldr	r3, [pc, #164]	; (8015320 <ai_platform_network_create+0x2c8>)
 801527a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 801527e:	429a      	cmp	r2, r3
 8015280:	f43f af64 	beq.w	801514c <ai_platform_network_create+0xf4>
 8015284:	e7fe      	b.n	8015284 <ai_platform_network_create+0x22c>
 8015286:	f04f 0930 	mov.w	r9, #48	; 0x30
 801528a:	2300      	movs	r3, #0
 801528c:	6023      	str	r3, [r4, #0]
 801528e:	2410      	movs	r4, #16
 8015290:	4642      	mov	r2, r8
 8015292:	4639      	mov	r1, r7
 8015294:	4630      	mov	r0, r6
 8015296:	f008 f807 	bl	801d2a8 <ai_version_get>
 801529a:	4603      	mov	r3, r0
 801529c:	2000      	movs	r0, #0
 801529e:	64ab      	str	r3, [r5, #72]	; 0x48
 80152a0:	f369 0007 	bfi	r0, r9, #0, #8
 80152a4:	f364 201f 	bfi	r0, r4, #8, #24
 80152a8:	e7a4      	b.n	80151f4 <ai_platform_network_create+0x19c>
 80152aa:	f241 0010 	movw	r0, #4112	; 0x1010
 80152ae:	e7a1      	b.n	80151f4 <ai_platform_network_create+0x19c>
 80152b0:	4a1c      	ldr	r2, [pc, #112]	; (8015324 <ai_platform_network_create+0x2cc>)
 80152b2:	2301      	movs	r3, #1
 80152b4:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80152b8:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80152bc:	2b00      	cmp	r3, #0
 80152be:	d1fb      	bne.n	80152b8 <ai_platform_network_create+0x260>
 80152c0:	4b16      	ldr	r3, [pc, #88]	; (801531c <ai_platform_network_create+0x2c4>)
 80152c2:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80152c6:	4b16      	ldr	r3, [pc, #88]	; (8015320 <ai_platform_network_create+0x2c8>)
 80152c8:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80152cc:	429a      	cmp	r2, r3
 80152ce:	f43f af3d 	beq.w	801514c <ai_platform_network_create+0xf4>
 80152d2:	e7fe      	b.n	80152d2 <ai_platform_network_create+0x27a>
 80152d4:	4a0f      	ldr	r2, [pc, #60]	; (8015314 <ai_platform_network_create+0x2bc>)
 80152d6:	2301      	movs	r3, #1
 80152d8:	6093      	str	r3, [r2, #8]
 80152da:	6893      	ldr	r3, [r2, #8]
 80152dc:	2b00      	cmp	r3, #0
 80152de:	d1fc      	bne.n	80152da <ai_platform_network_create+0x282>
 80152e0:	4b0e      	ldr	r3, [pc, #56]	; (801531c <ai_platform_network_create+0x2c4>)
 80152e2:	6013      	str	r3, [r2, #0]
 80152e4:	4b0e      	ldr	r3, [pc, #56]	; (8015320 <ai_platform_network_create+0x2c8>)
 80152e6:	6812      	ldr	r2, [r2, #0]
 80152e8:	429a      	cmp	r2, r3
 80152ea:	f43f af2f 	beq.w	801514c <ai_platform_network_create+0xf4>
 80152ee:	e7fe      	b.n	80152ee <ai_platform_network_create+0x296>
 80152f0:	4a08      	ldr	r2, [pc, #32]	; (8015314 <ai_platform_network_create+0x2bc>)
 80152f2:	2301      	movs	r3, #1
 80152f4:	6093      	str	r3, [r2, #8]
 80152f6:	6893      	ldr	r3, [r2, #8]
 80152f8:	2b00      	cmp	r3, #0
 80152fa:	d1fc      	bne.n	80152f6 <ai_platform_network_create+0x29e>
 80152fc:	4b07      	ldr	r3, [pc, #28]	; (801531c <ai_platform_network_create+0x2c4>)
 80152fe:	6013      	str	r3, [r2, #0]
 8015300:	4b07      	ldr	r3, [pc, #28]	; (8015320 <ai_platform_network_create+0x2c8>)
 8015302:	6812      	ldr	r2, [r2, #0]
 8015304:	429a      	cmp	r2, r3
 8015306:	d01f      	beq.n	8015348 <ai_platform_network_create+0x2f0>
 8015308:	e7fe      	b.n	8015308 <ai_platform_network_create+0x2b0>
 801530a:	bf00      	nop
 801530c:	e0042000 	.word	0xe0042000
 8015310:	5c001000 	.word	0x5c001000
 8015314:	40023000 	.word	0x40023000
 8015318:	a1c00100 	.word	0xa1c00100
 801531c:	f407a5c2 	.word	0xf407a5c2
 8015320:	b5e8b5cd 	.word	0xb5e8b5cd
 8015324:	58024000 	.word	0x58024000
 8015328:	4a33      	ldr	r2, [pc, #204]	; (80153f8 <ai_platform_network_create+0x3a0>)
 801532a:	2301      	movs	r3, #1
 801532c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8015330:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8015334:	2b00      	cmp	r3, #0
 8015336:	d1fb      	bne.n	8015330 <ai_platform_network_create+0x2d8>
 8015338:	4b30      	ldr	r3, [pc, #192]	; (80153fc <ai_platform_network_create+0x3a4>)
 801533a:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 801533e:	4b30      	ldr	r3, [pc, #192]	; (8015400 <ai_platform_network_create+0x3a8>)
 8015340:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8015344:	429a      	cmp	r2, r3
 8015346:	d12c      	bne.n	80153a2 <ai_platform_network_create+0x34a>
 8015348:	f7ff f994 	bl	8014674 <_ai_platform_release_crc>
 801534c:	2200      	movs	r2, #0
 801534e:	4639      	mov	r1, r7
 8015350:	4630      	mov	r0, r6
 8015352:	f007 ffa9 	bl	801d2a8 <ai_version_get>
 8015356:	4681      	mov	r9, r0
 8015358:	2200      	movs	r2, #0
 801535a:	2105      	movs	r1, #5
 801535c:	2001      	movs	r0, #1
 801535e:	f007 ffa3 	bl	801d2a8 <ai_version_get>
 8015362:	4581      	cmp	r9, r0
 8015364:	d01e      	beq.n	80153a4 <ai_platform_network_create+0x34c>
 8015366:	f04f 0901 	mov.w	r9, #1
 801536a:	e78e      	b.n	801528a <ai_platform_network_create+0x232>
 801536c:	4b25      	ldr	r3, [pc, #148]	; (8015404 <ai_platform_network_create+0x3ac>)
 801536e:	2218      	movs	r2, #24
 8015370:	609a      	str	r2, [r3, #8]
 8015372:	689a      	ldr	r2, [r3, #8]
 8015374:	2a18      	cmp	r2, #24
 8015376:	f47f af39 	bne.w	80151ec <ai_platform_network_create+0x194>
 801537a:	2201      	movs	r2, #1
 801537c:	609a      	str	r2, [r3, #8]
 801537e:	689a      	ldr	r2, [r3, #8]
 8015380:	2a00      	cmp	r2, #0
 8015382:	d1fc      	bne.n	801537e <ai_platform_network_create+0x326>
 8015384:	e6b1      	b.n	80150ea <ai_platform_network_create+0x92>
 8015386:	4a1f      	ldr	r2, [pc, #124]	; (8015404 <ai_platform_network_create+0x3ac>)
 8015388:	2301      	movs	r3, #1
 801538a:	6093      	str	r3, [r2, #8]
 801538c:	6893      	ldr	r3, [r2, #8]
 801538e:	2b00      	cmp	r3, #0
 8015390:	d1fc      	bne.n	801538c <ai_platform_network_create+0x334>
 8015392:	4b1a      	ldr	r3, [pc, #104]	; (80153fc <ai_platform_network_create+0x3a4>)
 8015394:	6013      	str	r3, [r2, #0]
 8015396:	4b1a      	ldr	r3, [pc, #104]	; (8015400 <ai_platform_network_create+0x3a8>)
 8015398:	6812      	ldr	r2, [r2, #0]
 801539a:	429a      	cmp	r2, r3
 801539c:	f43f aed6 	beq.w	801514c <ai_platform_network_create+0xf4>
 80153a0:	e7fe      	b.n	80153a0 <ai_platform_network_create+0x348>
 80153a2:	e7fe      	b.n	80153a2 <ai_platform_network_create+0x34a>
 80153a4:	4b18      	ldr	r3, [pc, #96]	; (8015408 <ai_platform_network_create+0x3b0>)
 80153a6:	a801      	add	r0, sp, #4
 80153a8:	9301      	str	r3, [sp, #4]
 80153aa:	f002 fcff 	bl	8017dac <ai_check_custom_types>
 80153ae:	b300      	cbz	r0, 80153f2 <ai_platform_network_create+0x39a>
 80153b0:	2400      	movs	r4, #0
 80153b2:	46a1      	mov	r9, r4
 80153b4:	e76c      	b.n	8015290 <ai_platform_network_create+0x238>
 80153b6:	4b10      	ldr	r3, [pc, #64]	; (80153f8 <ai_platform_network_create+0x3a0>)
 80153b8:	2201      	movs	r2, #1
 80153ba:	f8c3 2c08 	str.w	r2, [r3, #3080]	; 0xc08
 80153be:	f8d3 2c08 	ldr.w	r2, [r3, #3080]	; 0xc08
 80153c2:	2a00      	cmp	r2, #0
 80153c4:	d1fb      	bne.n	80153be <ai_platform_network_create+0x366>
 80153c6:	4a0d      	ldr	r2, [pc, #52]	; (80153fc <ai_platform_network_create+0x3a4>)
 80153c8:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
 80153cc:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
 80153d0:	4b0b      	ldr	r3, [pc, #44]	; (8015400 <ai_platform_network_create+0x3a8>)
 80153d2:	429a      	cmp	r2, r3
 80153d4:	d0b8      	beq.n	8015348 <ai_platform_network_create+0x2f0>
 80153d6:	e7fe      	b.n	80153d6 <ai_platform_network_create+0x37e>
 80153d8:	4b0a      	ldr	r3, [pc, #40]	; (8015404 <ai_platform_network_create+0x3ac>)
 80153da:	2201      	movs	r2, #1
 80153dc:	609a      	str	r2, [r3, #8]
 80153de:	689a      	ldr	r2, [r3, #8]
 80153e0:	2a00      	cmp	r2, #0
 80153e2:	d1fc      	bne.n	80153de <ai_platform_network_create+0x386>
 80153e4:	4a05      	ldr	r2, [pc, #20]	; (80153fc <ai_platform_network_create+0x3a4>)
 80153e6:	601a      	str	r2, [r3, #0]
 80153e8:	681a      	ldr	r2, [r3, #0]
 80153ea:	4b05      	ldr	r3, [pc, #20]	; (8015400 <ai_platform_network_create+0x3a8>)
 80153ec:	429a      	cmp	r2, r3
 80153ee:	d0ab      	beq.n	8015348 <ai_platform_network_create+0x2f0>
 80153f0:	e7fe      	b.n	80153f0 <ai_platform_network_create+0x398>
 80153f2:	f04f 0902 	mov.w	r9, #2
 80153f6:	e748      	b.n	801528a <ai_platform_network_create+0x232>
 80153f8:	58024000 	.word	0x58024000
 80153fc:	f407a5c2 	.word	0xf407a5c2
 8015400:	b5e8b5cd 	.word	0xb5e8b5cd
 8015404:	40023000 	.word	0x40023000
 8015408:	84048403 	.word	0x84048403

0801540c <ai_platform_network_init>:
 801540c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015410:	2800      	cmp	r0, #0
 8015412:	d052      	beq.n	80154ba <ai_platform_network_init+0xae>
 8015414:	4bab      	ldr	r3, [pc, #684]	; (80156c4 <ai_platform_network_init+0x2b8>)
 8015416:	4604      	mov	r4, r0
 8015418:	6802      	ldr	r2, [r0, #0]
 801541a:	429a      	cmp	r2, r3
 801541c:	d14d      	bne.n	80154ba <ai_platform_network_init+0xae>
 801541e:	460d      	mov	r5, r1
 8015420:	f7ff f926 	bl	8014670 <_ai_platform_acquire_crc>
 8015424:	4ba8      	ldr	r3, [pc, #672]	; (80156c8 <ai_platform_network_init+0x2bc>)
 8015426:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 801542a:	681b      	ldr	r3, [r3, #0]
 801542c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8015430:	189a      	adds	r2, r3, r2
 8015432:	2a01      	cmp	r2, #1
 8015434:	f240 809b 	bls.w	801556e <ai_platform_network_init+0x162>
 8015438:	f240 4249 	movw	r2, #1097	; 0x449
 801543c:	4293      	cmp	r3, r2
 801543e:	f000 8096 	beq.w	801556e <ai_platform_network_init+0x162>
 8015442:	4aa2      	ldr	r2, [pc, #648]	; (80156cc <ai_platform_network_init+0x2c0>)
 8015444:	6813      	ldr	r3, [r2, #0]
 8015446:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801544a:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 801544e:	f000 809d 	beq.w	801558c <ai_platform_network_init+0x180>
 8015452:	6813      	ldr	r3, [r2, #0]
 8015454:	f240 4183 	movw	r1, #1155	; 0x483
 8015458:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801545c:	428b      	cmp	r3, r1
 801545e:	f000 80e4 	beq.w	801562a <ai_platform_network_init+0x21e>
 8015462:	6813      	ldr	r3, [r2, #0]
 8015464:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8015468:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 801546c:	f000 811b 	beq.w	80156a6 <ai_platform_network_init+0x29a>
 8015470:	6813      	ldr	r3, [r2, #0]
 8015472:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8015476:	2b00      	cmp	r3, #0
 8015478:	f000 80f9 	beq.w	801566e <ai_platform_network_init+0x262>
 801547c:	f7ff f8fa 	bl	8014674 <_ai_platform_release_crc>
 8015480:	2d00      	cmp	r5, #0
 8015482:	f000 8147 	beq.w	8015714 <ai_platform_network_init+0x308>
 8015486:	4b92      	ldr	r3, [pc, #584]	; (80156d0 <ai_platform_network_init+0x2c4>)
 8015488:	682a      	ldr	r2, [r5, #0]
 801548a:	429a      	cmp	r2, r3
 801548c:	f040 8090 	bne.w	80155b0 <ai_platform_network_init+0x1a4>
 8015490:	692b      	ldr	r3, [r5, #16]
 8015492:	89ae      	ldrh	r6, [r5, #12]
 8015494:	f8b5 c00e 	ldrh.w	ip, [r5, #14]
 8015498:	e9d5 1201 	ldrd	r1, r2, [r5, #4]
 801549c:	62a3      	str	r3, [r4, #40]	; 0x28
 801549e:	e9c4 1207 	strd	r1, r2, [r4, #28]
 80154a2:	2303      	movs	r3, #3
 80154a4:	84a6      	strh	r6, [r4, #36]	; 0x24
 80154a6:	4626      	mov	r6, r4
 80154a8:	4620      	mov	r0, r4
 80154aa:	f8a4 c026 	strh.w	ip, [r4, #38]	; 0x26
 80154ae:	60e3      	str	r3, [r4, #12]
 80154b0:	f002 fca4 	bl	8017dfc <ai_layers_init_all>
 80154b4:	4630      	mov	r0, r6
 80154b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80154ba:	f7ff f8d9 	bl	8014670 <_ai_platform_acquire_crc>
 80154be:	4b82      	ldr	r3, [pc, #520]	; (80156c8 <ai_platform_network_init+0x2bc>)
 80154c0:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 80154c4:	681b      	ldr	r3, [r3, #0]
 80154c6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80154ca:	185a      	adds	r2, r3, r1
 80154cc:	2a01      	cmp	r2, #1
 80154ce:	d92b      	bls.n	8015528 <ai_platform_network_init+0x11c>
 80154d0:	f240 4249 	movw	r2, #1097	; 0x449
 80154d4:	4293      	cmp	r3, r2
 80154d6:	d027      	beq.n	8015528 <ai_platform_network_init+0x11c>
 80154d8:	4a7c      	ldr	r2, [pc, #496]	; (80156cc <ai_platform_network_init+0x2c0>)
 80154da:	6813      	ldr	r3, [r2, #0]
 80154dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80154e0:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80154e4:	d02d      	beq.n	8015542 <ai_platform_network_init+0x136>
 80154e6:	6813      	ldr	r3, [r2, #0]
 80154e8:	f240 4183 	movw	r1, #1155	; 0x483
 80154ec:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80154f0:	428b      	cmp	r3, r1
 80154f2:	f000 8089 	beq.w	8015608 <ai_platform_network_init+0x1fc>
 80154f6:	6813      	ldr	r3, [r2, #0]
 80154f8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80154fc:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8015500:	f000 80c3 	beq.w	801568a <ai_platform_network_init+0x27e>
 8015504:	6813      	ldr	r3, [r2, #0]
 8015506:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801550a:	2b00      	cmp	r3, #0
 801550c:	d129      	bne.n	8015562 <ai_platform_network_init+0x156>
 801550e:	4a71      	ldr	r2, [pc, #452]	; (80156d4 <ai_platform_network_init+0x2c8>)
 8015510:	2301      	movs	r3, #1
 8015512:	6093      	str	r3, [r2, #8]
 8015514:	6893      	ldr	r3, [r2, #8]
 8015516:	2b00      	cmp	r3, #0
 8015518:	d1fc      	bne.n	8015514 <ai_platform_network_init+0x108>
 801551a:	496f      	ldr	r1, [pc, #444]	; (80156d8 <ai_platform_network_init+0x2cc>)
 801551c:	4b6f      	ldr	r3, [pc, #444]	; (80156dc <ai_platform_network_init+0x2d0>)
 801551e:	6011      	str	r1, [r2, #0]
 8015520:	6812      	ldr	r2, [r2, #0]
 8015522:	429a      	cmp	r2, r3
 8015524:	d01d      	beq.n	8015562 <ai_platform_network_init+0x156>
 8015526:	e7fe      	b.n	8015526 <ai_platform_network_init+0x11a>
 8015528:	4a6a      	ldr	r2, [pc, #424]	; (80156d4 <ai_platform_network_init+0x2c8>)
 801552a:	2301      	movs	r3, #1
 801552c:	6093      	str	r3, [r2, #8]
 801552e:	6893      	ldr	r3, [r2, #8]
 8015530:	2b00      	cmp	r3, #0
 8015532:	d1fc      	bne.n	801552e <ai_platform_network_init+0x122>
 8015534:	4968      	ldr	r1, [pc, #416]	; (80156d8 <ai_platform_network_init+0x2cc>)
 8015536:	4b69      	ldr	r3, [pc, #420]	; (80156dc <ai_platform_network_init+0x2d0>)
 8015538:	6011      	str	r1, [r2, #0]
 801553a:	6812      	ldr	r2, [r2, #0]
 801553c:	429a      	cmp	r2, r3
 801553e:	d010      	beq.n	8015562 <ai_platform_network_init+0x156>
 8015540:	e7fe      	b.n	8015540 <ai_platform_network_init+0x134>
 8015542:	4a67      	ldr	r2, [pc, #412]	; (80156e0 <ai_platform_network_init+0x2d4>)
 8015544:	2301      	movs	r3, #1
 8015546:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 801554a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 801554e:	2b00      	cmp	r3, #0
 8015550:	d1fb      	bne.n	801554a <ai_platform_network_init+0x13e>
 8015552:	4961      	ldr	r1, [pc, #388]	; (80156d8 <ai_platform_network_init+0x2cc>)
 8015554:	4b61      	ldr	r3, [pc, #388]	; (80156dc <ai_platform_network_init+0x2d0>)
 8015556:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 801555a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 801555e:	429a      	cmp	r2, r3
 8015560:	d113      	bne.n	801558a <ai_platform_network_init+0x17e>
 8015562:	2600      	movs	r6, #0
 8015564:	f7ff f886 	bl	8014674 <_ai_platform_release_crc>
 8015568:	4630      	mov	r0, r6
 801556a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801556e:	4a59      	ldr	r2, [pc, #356]	; (80156d4 <ai_platform_network_init+0x2c8>)
 8015570:	2301      	movs	r3, #1
 8015572:	6093      	str	r3, [r2, #8]
 8015574:	6893      	ldr	r3, [r2, #8]
 8015576:	2b00      	cmp	r3, #0
 8015578:	d1fc      	bne.n	8015574 <ai_platform_network_init+0x168>
 801557a:	4b57      	ldr	r3, [pc, #348]	; (80156d8 <ai_platform_network_init+0x2cc>)
 801557c:	6013      	str	r3, [r2, #0]
 801557e:	4b57      	ldr	r3, [pc, #348]	; (80156dc <ai_platform_network_init+0x2d0>)
 8015580:	6812      	ldr	r2, [r2, #0]
 8015582:	429a      	cmp	r2, r3
 8015584:	f43f af7a 	beq.w	801547c <ai_platform_network_init+0x70>
 8015588:	e7fe      	b.n	8015588 <ai_platform_network_init+0x17c>
 801558a:	e7fe      	b.n	801558a <ai_platform_network_init+0x17e>
 801558c:	4a54      	ldr	r2, [pc, #336]	; (80156e0 <ai_platform_network_init+0x2d4>)
 801558e:	2301      	movs	r3, #1
 8015590:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8015594:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8015598:	2b00      	cmp	r3, #0
 801559a:	d1fb      	bne.n	8015594 <ai_platform_network_init+0x188>
 801559c:	4b4e      	ldr	r3, [pc, #312]	; (80156d8 <ai_platform_network_init+0x2cc>)
 801559e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80155a2:	4b4e      	ldr	r3, [pc, #312]	; (80156dc <ai_platform_network_init+0x2d0>)
 80155a4:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80155a8:	429a      	cmp	r2, r3
 80155aa:	f43f af67 	beq.w	801547c <ai_platform_network_init+0x70>
 80155ae:	e7fe      	b.n	80155ae <ai_platform_network_init+0x1a2>
 80155b0:	2101      	movs	r1, #1
 80155b2:	4628      	mov	r0, r5
 80155b4:	f105 081c 	add.w	r8, r5, #28
 80155b8:	686e      	ldr	r6, [r5, #4]
 80155ba:	f7ff f80b 	bl	80145d4 <ai_buffer_get_size>
 80155be:	4607      	mov	r7, r0
 80155c0:	2101      	movs	r1, #1
 80155c2:	4640      	mov	r0, r8
 80155c4:	f8d5 9020 	ldr.w	r9, [r5, #32]
 80155c8:	f7ff f804 	bl	80145d4 <ai_buffer_get_size>
 80155cc:	2f00      	cmp	r7, #0
 80155ce:	d13e      	bne.n	801564e <ai_platform_network_init+0x242>
 80155d0:	2800      	cmp	r0, #0
 80155d2:	f000 808e 	beq.w	80156f2 <ai_platform_network_init+0x2e6>
 80155d6:	f1b9 0f00 	cmp.w	r9, #0
 80155da:	f000 8094 	beq.w	8015706 <ai_platform_network_init+0x2fa>
 80155de:	f04f 0c01 	mov.w	ip, #1
 80155e2:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80155e4:	2600      	movs	r6, #0
 80155e6:	83e7      	strh	r7, [r4, #30]
 80155e8:	4563      	cmp	r3, ip
 80155ea:	83a6      	strh	r6, [r4, #28]
 80155ec:	d37a      	bcc.n	80156e4 <ai_platform_network_init+0x2d8>
 80155ee:	f1bc 0f00 	cmp.w	ip, #0
 80155f2:	f000 809c 	beq.w	801572e <ai_platform_network_init+0x322>
 80155f6:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80155f8:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
 80155fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80155fe:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
 8015602:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8015606:	e74c      	b.n	80154a2 <ai_platform_network_init+0x96>
 8015608:	4a35      	ldr	r2, [pc, #212]	; (80156e0 <ai_platform_network_init+0x2d4>)
 801560a:	2301      	movs	r3, #1
 801560c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8015610:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8015614:	2b00      	cmp	r3, #0
 8015616:	d1fb      	bne.n	8015610 <ai_platform_network_init+0x204>
 8015618:	492f      	ldr	r1, [pc, #188]	; (80156d8 <ai_platform_network_init+0x2cc>)
 801561a:	4b30      	ldr	r3, [pc, #192]	; (80156dc <ai_platform_network_init+0x2d0>)
 801561c:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8015620:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8015624:	429a      	cmp	r2, r3
 8015626:	d09c      	beq.n	8015562 <ai_platform_network_init+0x156>
 8015628:	e7fe      	b.n	8015628 <ai_platform_network_init+0x21c>
 801562a:	4a2d      	ldr	r2, [pc, #180]	; (80156e0 <ai_platform_network_init+0x2d4>)
 801562c:	2301      	movs	r3, #1
 801562e:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8015632:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8015636:	2b00      	cmp	r3, #0
 8015638:	d1fb      	bne.n	8015632 <ai_platform_network_init+0x226>
 801563a:	4b27      	ldr	r3, [pc, #156]	; (80156d8 <ai_platform_network_init+0x2cc>)
 801563c:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8015640:	4b26      	ldr	r3, [pc, #152]	; (80156dc <ai_platform_network_init+0x2d0>)
 8015642:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8015646:	429a      	cmp	r2, r3
 8015648:	f43f af18 	beq.w	801547c <ai_platform_network_init+0x70>
 801564c:	e7fe      	b.n	801564c <ai_platform_network_init+0x240>
 801564e:	2800      	cmp	r0, #0
 8015650:	d153      	bne.n	80156fa <ai_platform_network_init+0x2ee>
 8015652:	4680      	mov	r8, r0
 8015654:	4684      	mov	ip, r0
 8015656:	2e00      	cmp	r6, #0
 8015658:	d063      	beq.n	8015722 <ai_platform_network_init+0x316>
 801565a:	8be6      	ldrh	r6, [r4, #30]
 801565c:	2e00      	cmp	r6, #0
 801565e:	d168      	bne.n	8015732 <ai_platform_network_init+0x326>
 8015660:	2212      	movs	r2, #18
 8015662:	2116      	movs	r1, #22
 8015664:	f104 0010 	add.w	r0, r4, #16
 8015668:	f000 fee0 	bl	801642c <core_set_error>
 801566c:	e77c      	b.n	8015568 <ai_platform_network_init+0x15c>
 801566e:	4a19      	ldr	r2, [pc, #100]	; (80156d4 <ai_platform_network_init+0x2c8>)
 8015670:	2301      	movs	r3, #1
 8015672:	6093      	str	r3, [r2, #8]
 8015674:	6893      	ldr	r3, [r2, #8]
 8015676:	2b00      	cmp	r3, #0
 8015678:	d1fc      	bne.n	8015674 <ai_platform_network_init+0x268>
 801567a:	4b17      	ldr	r3, [pc, #92]	; (80156d8 <ai_platform_network_init+0x2cc>)
 801567c:	6013      	str	r3, [r2, #0]
 801567e:	4b17      	ldr	r3, [pc, #92]	; (80156dc <ai_platform_network_init+0x2d0>)
 8015680:	6812      	ldr	r2, [r2, #0]
 8015682:	429a      	cmp	r2, r3
 8015684:	f43f aefa 	beq.w	801547c <ai_platform_network_init+0x70>
 8015688:	e7fe      	b.n	8015688 <ai_platform_network_init+0x27c>
 801568a:	4a12      	ldr	r2, [pc, #72]	; (80156d4 <ai_platform_network_init+0x2c8>)
 801568c:	2301      	movs	r3, #1
 801568e:	6093      	str	r3, [r2, #8]
 8015690:	6893      	ldr	r3, [r2, #8]
 8015692:	2b00      	cmp	r3, #0
 8015694:	d1fc      	bne.n	8015690 <ai_platform_network_init+0x284>
 8015696:	4910      	ldr	r1, [pc, #64]	; (80156d8 <ai_platform_network_init+0x2cc>)
 8015698:	4b10      	ldr	r3, [pc, #64]	; (80156dc <ai_platform_network_init+0x2d0>)
 801569a:	6011      	str	r1, [r2, #0]
 801569c:	6812      	ldr	r2, [r2, #0]
 801569e:	429a      	cmp	r2, r3
 80156a0:	f43f af5f 	beq.w	8015562 <ai_platform_network_init+0x156>
 80156a4:	e7fe      	b.n	80156a4 <ai_platform_network_init+0x298>
 80156a6:	4a0b      	ldr	r2, [pc, #44]	; (80156d4 <ai_platform_network_init+0x2c8>)
 80156a8:	2301      	movs	r3, #1
 80156aa:	6093      	str	r3, [r2, #8]
 80156ac:	6893      	ldr	r3, [r2, #8]
 80156ae:	2b00      	cmp	r3, #0
 80156b0:	d1fc      	bne.n	80156ac <ai_platform_network_init+0x2a0>
 80156b2:	4b09      	ldr	r3, [pc, #36]	; (80156d8 <ai_platform_network_init+0x2cc>)
 80156b4:	6013      	str	r3, [r2, #0]
 80156b6:	4b09      	ldr	r3, [pc, #36]	; (80156dc <ai_platform_network_init+0x2d0>)
 80156b8:	6812      	ldr	r2, [r2, #0]
 80156ba:	429a      	cmp	r2, r3
 80156bc:	f43f aede 	beq.w	801547c <ai_platform_network_init+0x70>
 80156c0:	e7fe      	b.n	80156c0 <ai_platform_network_init+0x2b4>
 80156c2:	bf00      	nop
 80156c4:	a1c00100 	.word	0xa1c00100
 80156c8:	e0042000 	.word	0xe0042000
 80156cc:	5c001000 	.word	0x5c001000
 80156d0:	a1facade 	.word	0xa1facade
 80156d4:	40023000 	.word	0x40023000
 80156d8:	f407a5c2 	.word	0xf407a5c2
 80156dc:	b5e8b5cd 	.word	0xb5e8b5cd
 80156e0:	58024000 	.word	0x58024000
 80156e4:	2213      	movs	r2, #19
 80156e6:	2116      	movs	r1, #22
 80156e8:	f104 0010 	add.w	r0, r4, #16
 80156ec:	f000 fe9e 	bl	801642c <core_set_error>
 80156f0:	e73a      	b.n	8015568 <ai_platform_network_init+0x15c>
 80156f2:	4607      	mov	r7, r0
 80156f4:	4680      	mov	r8, r0
 80156f6:	4684      	mov	ip, r0
 80156f8:	e773      	b.n	80155e2 <ai_platform_network_init+0x1d6>
 80156fa:	f1b9 0f00 	cmp.w	r9, #0
 80156fe:	d002      	beq.n	8015706 <ai_platform_network_init+0x2fa>
 8015700:	f04f 0c01 	mov.w	ip, #1
 8015704:	e7a7      	b.n	8015656 <ai_platform_network_init+0x24a>
 8015706:	2110      	movs	r1, #16
 8015708:	2213      	movs	r2, #19
 801570a:	2600      	movs	r6, #0
 801570c:	1860      	adds	r0, r4, r1
 801570e:	f000 fe8d 	bl	801642c <core_set_error>
 8015712:	e729      	b.n	8015568 <ai_platform_network_init+0x15c>
 8015714:	2110      	movs	r1, #16
 8015716:	2211      	movs	r2, #17
 8015718:	462e      	mov	r6, r5
 801571a:	1860      	adds	r0, r4, r1
 801571c:	f000 fe86 	bl	801642c <core_set_error>
 8015720:	e722      	b.n	8015568 <ai_platform_network_init+0x15c>
 8015722:	2110      	movs	r1, #16
 8015724:	2212      	movs	r2, #18
 8015726:	1860      	adds	r0, r4, r1
 8015728:	f000 fe80 	bl	801642c <core_set_error>
 801572c:	e71c      	b.n	8015568 <ai_platform_network_init+0x15c>
 801572e:	4666      	mov	r6, ip
 8015730:	e6b7      	b.n	80154a2 <ai_platform_network_init+0x96>
 8015732:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015734:	6a26      	ldr	r6, [r4, #32]
 8015736:	2701      	movs	r7, #1
 8015738:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 801573a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 801573e:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8015742:	e74e      	b.n	80155e2 <ai_platform_network_init+0x1d6>

08015744 <ai_platform_network_post_init>:
 8015744:	b538      	push	{r3, r4, r5, lr}
 8015746:	2800      	cmp	r0, #0
 8015748:	d04e      	beq.n	80157e8 <ai_platform_network_post_init+0xa4>
 801574a:	4b8c      	ldr	r3, [pc, #560]	; (801597c <ai_platform_network_post_init+0x238>)
 801574c:	4604      	mov	r4, r0
 801574e:	6802      	ldr	r2, [r0, #0]
 8015750:	429a      	cmp	r2, r3
 8015752:	d149      	bne.n	80157e8 <ai_platform_network_post_init+0xa4>
 8015754:	f7fe ff8c 	bl	8014670 <_ai_platform_acquire_crc>
 8015758:	4b89      	ldr	r3, [pc, #548]	; (8015980 <ai_platform_network_post_init+0x23c>)
 801575a:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 801575e:	681b      	ldr	r3, [r3, #0]
 8015760:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8015764:	189a      	adds	r2, r3, r2
 8015766:	2a01      	cmp	r2, #1
 8015768:	f240 8095 	bls.w	8015896 <ai_platform_network_post_init+0x152>
 801576c:	f240 4249 	movw	r2, #1097	; 0x449
 8015770:	4293      	cmp	r3, r2
 8015772:	f000 8090 	beq.w	8015896 <ai_platform_network_post_init+0x152>
 8015776:	4a83      	ldr	r2, [pc, #524]	; (8015984 <ai_platform_network_post_init+0x240>)
 8015778:	6813      	ldr	r3, [r2, #0]
 801577a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801577e:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8015782:	f000 8096 	beq.w	80158b2 <ai_platform_network_post_init+0x16e>
 8015786:	6813      	ldr	r3, [r2, #0]
 8015788:	f240 4183 	movw	r1, #1155	; 0x483
 801578c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8015790:	428b      	cmp	r3, r1
 8015792:	f000 80b8 	beq.w	8015906 <ai_platform_network_post_init+0x1c2>
 8015796:	6813      	ldr	r3, [r2, #0]
 8015798:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801579c:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80157a0:	f000 80de 	beq.w	8015960 <ai_platform_network_post_init+0x21c>
 80157a4:	6813      	ldr	r3, [r2, #0]
 80157a6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80157aa:	2b00      	cmp	r3, #0
 80157ac:	f000 80bd 	beq.w	801592a <ai_platform_network_post_init+0x1e6>
 80157b0:	f7fe ff60 	bl	8014674 <_ai_platform_release_crc>
 80157b4:	68e3      	ldr	r3, [r4, #12]
 80157b6:	f013 0502 	ands.w	r5, r3, #2
 80157ba:	f000 808c 	beq.w	80158d6 <ai_platform_network_post_init+0x192>
 80157be:	4620      	mov	r0, r4
 80157c0:	f002 fb2a 	bl	8017e18 <ai_layers_post_init_all>
 80157c4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80157c6:	b16b      	cbz	r3, 80157e4 <ai_platform_network_post_init+0xa0>
 80157c8:	6b65      	ldr	r5, [r4, #52]	; 0x34
 80157ca:	e007      	b.n	80157dc <ai_platform_network_post_init+0x98>
 80157cc:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
 80157d0:	4798      	blx	r3
 80157d2:	692b      	ldr	r3, [r5, #16]
 80157d4:	b133      	cbz	r3, 80157e4 <ai_platform_network_post_init+0xa0>
 80157d6:	42ab      	cmp	r3, r5
 80157d8:	461d      	mov	r5, r3
 80157da:	d003      	beq.n	80157e4 <ai_platform_network_post_init+0xa0>
 80157dc:	4629      	mov	r1, r5
 80157de:	2000      	movs	r0, #0
 80157e0:	2d00      	cmp	r5, #0
 80157e2:	d1f3      	bne.n	80157cc <ai_platform_network_post_init+0x88>
 80157e4:	2001      	movs	r0, #1
 80157e6:	bd38      	pop	{r3, r4, r5, pc}
 80157e8:	f7fe ff42 	bl	8014670 <_ai_platform_acquire_crc>
 80157ec:	4b64      	ldr	r3, [pc, #400]	; (8015980 <ai_platform_network_post_init+0x23c>)
 80157ee:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 80157f2:	681b      	ldr	r3, [r3, #0]
 80157f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80157f8:	185a      	adds	r2, r3, r1
 80157fa:	2a01      	cmp	r2, #1
 80157fc:	d92a      	bls.n	8015854 <ai_platform_network_post_init+0x110>
 80157fe:	f240 4249 	movw	r2, #1097	; 0x449
 8015802:	4293      	cmp	r3, r2
 8015804:	d026      	beq.n	8015854 <ai_platform_network_post_init+0x110>
 8015806:	4a5f      	ldr	r2, [pc, #380]	; (8015984 <ai_platform_network_post_init+0x240>)
 8015808:	6813      	ldr	r3, [r2, #0]
 801580a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801580e:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8015812:	d02c      	beq.n	801586e <ai_platform_network_post_init+0x12a>
 8015814:	6813      	ldr	r3, [r2, #0]
 8015816:	f240 4183 	movw	r1, #1155	; 0x483
 801581a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 801581e:	428b      	cmp	r3, r1
 8015820:	d060      	beq.n	80158e4 <ai_platform_network_post_init+0x1a0>
 8015822:	6813      	ldr	r3, [r2, #0]
 8015824:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8015828:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 801582c:	f000 808b 	beq.w	8015946 <ai_platform_network_post_init+0x202>
 8015830:	6813      	ldr	r3, [r2, #0]
 8015832:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8015836:	2b00      	cmp	r3, #0
 8015838:	d129      	bne.n	801588e <ai_platform_network_post_init+0x14a>
 801583a:	4a53      	ldr	r2, [pc, #332]	; (8015988 <ai_platform_network_post_init+0x244>)
 801583c:	2301      	movs	r3, #1
 801583e:	6093      	str	r3, [r2, #8]
 8015840:	6893      	ldr	r3, [r2, #8]
 8015842:	2b00      	cmp	r3, #0
 8015844:	d1fc      	bne.n	8015840 <ai_platform_network_post_init+0xfc>
 8015846:	4951      	ldr	r1, [pc, #324]	; (801598c <ai_platform_network_post_init+0x248>)
 8015848:	4b51      	ldr	r3, [pc, #324]	; (8015990 <ai_platform_network_post_init+0x24c>)
 801584a:	6011      	str	r1, [r2, #0]
 801584c:	6812      	ldr	r2, [r2, #0]
 801584e:	429a      	cmp	r2, r3
 8015850:	d01d      	beq.n	801588e <ai_platform_network_post_init+0x14a>
 8015852:	e7fe      	b.n	8015852 <ai_platform_network_post_init+0x10e>
 8015854:	4a4c      	ldr	r2, [pc, #304]	; (8015988 <ai_platform_network_post_init+0x244>)
 8015856:	2301      	movs	r3, #1
 8015858:	6093      	str	r3, [r2, #8]
 801585a:	6893      	ldr	r3, [r2, #8]
 801585c:	2b00      	cmp	r3, #0
 801585e:	d1fc      	bne.n	801585a <ai_platform_network_post_init+0x116>
 8015860:	494a      	ldr	r1, [pc, #296]	; (801598c <ai_platform_network_post_init+0x248>)
 8015862:	4b4b      	ldr	r3, [pc, #300]	; (8015990 <ai_platform_network_post_init+0x24c>)
 8015864:	6011      	str	r1, [r2, #0]
 8015866:	6812      	ldr	r2, [r2, #0]
 8015868:	429a      	cmp	r2, r3
 801586a:	d010      	beq.n	801588e <ai_platform_network_post_init+0x14a>
 801586c:	e7fe      	b.n	801586c <ai_platform_network_post_init+0x128>
 801586e:	4a49      	ldr	r2, [pc, #292]	; (8015994 <ai_platform_network_post_init+0x250>)
 8015870:	2301      	movs	r3, #1
 8015872:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8015876:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 801587a:	2b00      	cmp	r3, #0
 801587c:	d1fb      	bne.n	8015876 <ai_platform_network_post_init+0x132>
 801587e:	4943      	ldr	r1, [pc, #268]	; (801598c <ai_platform_network_post_init+0x248>)
 8015880:	4b43      	ldr	r3, [pc, #268]	; (8015990 <ai_platform_network_post_init+0x24c>)
 8015882:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8015886:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 801588a:	429a      	cmp	r2, r3
 801588c:	d110      	bne.n	80158b0 <ai_platform_network_post_init+0x16c>
 801588e:	f7fe fef1 	bl	8014674 <_ai_platform_release_crc>
 8015892:	2000      	movs	r0, #0
 8015894:	bd38      	pop	{r3, r4, r5, pc}
 8015896:	4a3c      	ldr	r2, [pc, #240]	; (8015988 <ai_platform_network_post_init+0x244>)
 8015898:	2301      	movs	r3, #1
 801589a:	6093      	str	r3, [r2, #8]
 801589c:	6893      	ldr	r3, [r2, #8]
 801589e:	2b00      	cmp	r3, #0
 80158a0:	d1fc      	bne.n	801589c <ai_platform_network_post_init+0x158>
 80158a2:	493a      	ldr	r1, [pc, #232]	; (801598c <ai_platform_network_post_init+0x248>)
 80158a4:	4b3a      	ldr	r3, [pc, #232]	; (8015990 <ai_platform_network_post_init+0x24c>)
 80158a6:	6011      	str	r1, [r2, #0]
 80158a8:	6812      	ldr	r2, [r2, #0]
 80158aa:	429a      	cmp	r2, r3
 80158ac:	d080      	beq.n	80157b0 <ai_platform_network_post_init+0x6c>
 80158ae:	e7fe      	b.n	80158ae <ai_platform_network_post_init+0x16a>
 80158b0:	e7fe      	b.n	80158b0 <ai_platform_network_post_init+0x16c>
 80158b2:	4a38      	ldr	r2, [pc, #224]	; (8015994 <ai_platform_network_post_init+0x250>)
 80158b4:	2301      	movs	r3, #1
 80158b6:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80158ba:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80158be:	2b00      	cmp	r3, #0
 80158c0:	d1fb      	bne.n	80158ba <ai_platform_network_post_init+0x176>
 80158c2:	4932      	ldr	r1, [pc, #200]	; (801598c <ai_platform_network_post_init+0x248>)
 80158c4:	4b32      	ldr	r3, [pc, #200]	; (8015990 <ai_platform_network_post_init+0x24c>)
 80158c6:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80158ca:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80158ce:	429a      	cmp	r2, r3
 80158d0:	f43f af6e 	beq.w	80157b0 <ai_platform_network_post_init+0x6c>
 80158d4:	e7fe      	b.n	80158d4 <ai_platform_network_post_init+0x190>
 80158d6:	2210      	movs	r2, #16
 80158d8:	2111      	movs	r1, #17
 80158da:	18a0      	adds	r0, r4, r2
 80158dc:	f000 fda6 	bl	801642c <core_set_error>
 80158e0:	4628      	mov	r0, r5
 80158e2:	bd38      	pop	{r3, r4, r5, pc}
 80158e4:	4a2b      	ldr	r2, [pc, #172]	; (8015994 <ai_platform_network_post_init+0x250>)
 80158e6:	2301      	movs	r3, #1
 80158e8:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80158ec:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80158f0:	2b00      	cmp	r3, #0
 80158f2:	d1fb      	bne.n	80158ec <ai_platform_network_post_init+0x1a8>
 80158f4:	4925      	ldr	r1, [pc, #148]	; (801598c <ai_platform_network_post_init+0x248>)
 80158f6:	4b26      	ldr	r3, [pc, #152]	; (8015990 <ai_platform_network_post_init+0x24c>)
 80158f8:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80158fc:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8015900:	429a      	cmp	r2, r3
 8015902:	d0c4      	beq.n	801588e <ai_platform_network_post_init+0x14a>
 8015904:	e7fe      	b.n	8015904 <ai_platform_network_post_init+0x1c0>
 8015906:	4a23      	ldr	r2, [pc, #140]	; (8015994 <ai_platform_network_post_init+0x250>)
 8015908:	2301      	movs	r3, #1
 801590a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 801590e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8015912:	2b00      	cmp	r3, #0
 8015914:	d1fb      	bne.n	801590e <ai_platform_network_post_init+0x1ca>
 8015916:	491d      	ldr	r1, [pc, #116]	; (801598c <ai_platform_network_post_init+0x248>)
 8015918:	4b1d      	ldr	r3, [pc, #116]	; (8015990 <ai_platform_network_post_init+0x24c>)
 801591a:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 801591e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8015922:	429a      	cmp	r2, r3
 8015924:	f43f af44 	beq.w	80157b0 <ai_platform_network_post_init+0x6c>
 8015928:	e7fe      	b.n	8015928 <ai_platform_network_post_init+0x1e4>
 801592a:	4a17      	ldr	r2, [pc, #92]	; (8015988 <ai_platform_network_post_init+0x244>)
 801592c:	2301      	movs	r3, #1
 801592e:	6093      	str	r3, [r2, #8]
 8015930:	6893      	ldr	r3, [r2, #8]
 8015932:	2b00      	cmp	r3, #0
 8015934:	d1fc      	bne.n	8015930 <ai_platform_network_post_init+0x1ec>
 8015936:	4915      	ldr	r1, [pc, #84]	; (801598c <ai_platform_network_post_init+0x248>)
 8015938:	4b15      	ldr	r3, [pc, #84]	; (8015990 <ai_platform_network_post_init+0x24c>)
 801593a:	6011      	str	r1, [r2, #0]
 801593c:	6812      	ldr	r2, [r2, #0]
 801593e:	429a      	cmp	r2, r3
 8015940:	f43f af36 	beq.w	80157b0 <ai_platform_network_post_init+0x6c>
 8015944:	e7fe      	b.n	8015944 <ai_platform_network_post_init+0x200>
 8015946:	4a10      	ldr	r2, [pc, #64]	; (8015988 <ai_platform_network_post_init+0x244>)
 8015948:	2301      	movs	r3, #1
 801594a:	6093      	str	r3, [r2, #8]
 801594c:	6893      	ldr	r3, [r2, #8]
 801594e:	2b00      	cmp	r3, #0
 8015950:	d1fc      	bne.n	801594c <ai_platform_network_post_init+0x208>
 8015952:	490e      	ldr	r1, [pc, #56]	; (801598c <ai_platform_network_post_init+0x248>)
 8015954:	4b0e      	ldr	r3, [pc, #56]	; (8015990 <ai_platform_network_post_init+0x24c>)
 8015956:	6011      	str	r1, [r2, #0]
 8015958:	6812      	ldr	r2, [r2, #0]
 801595a:	429a      	cmp	r2, r3
 801595c:	d097      	beq.n	801588e <ai_platform_network_post_init+0x14a>
 801595e:	e7fe      	b.n	801595e <ai_platform_network_post_init+0x21a>
 8015960:	4a09      	ldr	r2, [pc, #36]	; (8015988 <ai_platform_network_post_init+0x244>)
 8015962:	2301      	movs	r3, #1
 8015964:	6093      	str	r3, [r2, #8]
 8015966:	6893      	ldr	r3, [r2, #8]
 8015968:	2b00      	cmp	r3, #0
 801596a:	d1fc      	bne.n	8015966 <ai_platform_network_post_init+0x222>
 801596c:	4907      	ldr	r1, [pc, #28]	; (801598c <ai_platform_network_post_init+0x248>)
 801596e:	4b08      	ldr	r3, [pc, #32]	; (8015990 <ai_platform_network_post_init+0x24c>)
 8015970:	6011      	str	r1, [r2, #0]
 8015972:	6812      	ldr	r2, [r2, #0]
 8015974:	429a      	cmp	r2, r3
 8015976:	f43f af1b 	beq.w	80157b0 <ai_platform_network_post_init+0x6c>
 801597a:	e7fe      	b.n	801597a <ai_platform_network_post_init+0x236>
 801597c:	a1c00100 	.word	0xa1c00100
 8015980:	e0042000 	.word	0xe0042000
 8015984:	5c001000 	.word	0x5c001000
 8015988:	40023000 	.word	0x40023000
 801598c:	f407a5c2 	.word	0xf407a5c2
 8015990:	b5e8b5cd 	.word	0xb5e8b5cd
 8015994:	58024000 	.word	0x58024000

08015998 <ai_platform_network_process>:
 8015998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801599c:	b085      	sub	sp, #20
 801599e:	460e      	mov	r6, r1
 80159a0:	4605      	mov	r5, r0
 80159a2:	9201      	str	r2, [sp, #4]
 80159a4:	b120      	cbz	r0, 80159b0 <ai_platform_network_process+0x18>
 80159a6:	4b24      	ldr	r3, [pc, #144]	; (8015a38 <ai_platform_network_process+0xa0>)
 80159a8:	6802      	ldr	r2, [r0, #0]
 80159aa:	429a      	cmp	r2, r3
 80159ac:	bf18      	it	ne
 80159ae:	2500      	movne	r5, #0
 80159b0:	f7fe fe5e 	bl	8014670 <_ai_platform_acquire_crc>
 80159b4:	4b21      	ldr	r3, [pc, #132]	; (8015a3c <ai_platform_network_process+0xa4>)
 80159b6:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 80159ba:	681b      	ldr	r3, [r3, #0]
 80159bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80159c0:	185a      	adds	r2, r3, r1
 80159c2:	2a01      	cmp	r2, #1
 80159c4:	d92b      	bls.n	8015a1e <ai_platform_network_process+0x86>
 80159c6:	f240 4249 	movw	r2, #1097	; 0x449
 80159ca:	4293      	cmp	r3, r2
 80159cc:	d027      	beq.n	8015a1e <ai_platform_network_process+0x86>
 80159ce:	4a1c      	ldr	r2, [pc, #112]	; (8015a40 <ai_platform_network_process+0xa8>)
 80159d0:	6813      	ldr	r3, [r2, #0]
 80159d2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80159d6:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80159da:	d039      	beq.n	8015a50 <ai_platform_network_process+0xb8>
 80159dc:	6813      	ldr	r3, [r2, #0]
 80159de:	f240 4183 	movw	r1, #1155	; 0x483
 80159e2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80159e6:	428b      	cmp	r3, r1
 80159e8:	f000 819c 	beq.w	8015d24 <ai_platform_network_process+0x38c>
 80159ec:	6813      	ldr	r3, [r2, #0]
 80159ee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80159f2:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80159f6:	f000 8179 	beq.w	8015cec <ai_platform_network_process+0x354>
 80159fa:	6813      	ldr	r3, [r2, #0]
 80159fc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8015a00:	2b00      	cmp	r3, #0
 8015a02:	d136      	bne.n	8015a72 <ai_platform_network_process+0xda>
 8015a04:	4a0f      	ldr	r2, [pc, #60]	; (8015a44 <ai_platform_network_process+0xac>)
 8015a06:	2301      	movs	r3, #1
 8015a08:	6093      	str	r3, [r2, #8]
 8015a0a:	6893      	ldr	r3, [r2, #8]
 8015a0c:	2b00      	cmp	r3, #0
 8015a0e:	d1fc      	bne.n	8015a0a <ai_platform_network_process+0x72>
 8015a10:	4b0d      	ldr	r3, [pc, #52]	; (8015a48 <ai_platform_network_process+0xb0>)
 8015a12:	6013      	str	r3, [r2, #0]
 8015a14:	4b0d      	ldr	r3, [pc, #52]	; (8015a4c <ai_platform_network_process+0xb4>)
 8015a16:	6812      	ldr	r2, [r2, #0]
 8015a18:	429a      	cmp	r2, r3
 8015a1a:	d02a      	beq.n	8015a72 <ai_platform_network_process+0xda>
 8015a1c:	e7fe      	b.n	8015a1c <ai_platform_network_process+0x84>
 8015a1e:	4a09      	ldr	r2, [pc, #36]	; (8015a44 <ai_platform_network_process+0xac>)
 8015a20:	2301      	movs	r3, #1
 8015a22:	6093      	str	r3, [r2, #8]
 8015a24:	6893      	ldr	r3, [r2, #8]
 8015a26:	2b00      	cmp	r3, #0
 8015a28:	d1fc      	bne.n	8015a24 <ai_platform_network_process+0x8c>
 8015a2a:	4b07      	ldr	r3, [pc, #28]	; (8015a48 <ai_platform_network_process+0xb0>)
 8015a2c:	6013      	str	r3, [r2, #0]
 8015a2e:	4b07      	ldr	r3, [pc, #28]	; (8015a4c <ai_platform_network_process+0xb4>)
 8015a30:	6812      	ldr	r2, [r2, #0]
 8015a32:	429a      	cmp	r2, r3
 8015a34:	d01d      	beq.n	8015a72 <ai_platform_network_process+0xda>
 8015a36:	e7fe      	b.n	8015a36 <ai_platform_network_process+0x9e>
 8015a38:	a1c00100 	.word	0xa1c00100
 8015a3c:	e0042000 	.word	0xe0042000
 8015a40:	5c001000 	.word	0x5c001000
 8015a44:	40023000 	.word	0x40023000
 8015a48:	f407a5c2 	.word	0xf407a5c2
 8015a4c:	b5e8b5cd 	.word	0xb5e8b5cd
 8015a50:	4ab0      	ldr	r2, [pc, #704]	; (8015d14 <ai_platform_network_process+0x37c>)
 8015a52:	2301      	movs	r3, #1
 8015a54:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8015a58:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8015a5c:	2b00      	cmp	r3, #0
 8015a5e:	d1fb      	bne.n	8015a58 <ai_platform_network_process+0xc0>
 8015a60:	4bad      	ldr	r3, [pc, #692]	; (8015d18 <ai_platform_network_process+0x380>)
 8015a62:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8015a66:	4bad      	ldr	r3, [pc, #692]	; (8015d1c <ai_platform_network_process+0x384>)
 8015a68:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8015a6c:	429a      	cmp	r2, r3
 8015a6e:	f040 812b 	bne.w	8015cc8 <ai_platform_network_process+0x330>
 8015a72:	f7fe fdff 	bl	8014674 <_ai_platform_release_crc>
 8015a76:	2d00      	cmp	r5, #0
 8015a78:	f000 8172 	beq.w	8015d60 <ai_platform_network_process+0x3c8>
 8015a7c:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
 8015a7e:	2b00      	cmp	r3, #0
 8015a80:	f000 8123 	beq.w	8015cca <ai_platform_network_process+0x332>
 8015a84:	68eb      	ldr	r3, [r5, #12]
 8015a86:	2200      	movs	r2, #0
 8015a88:	f8d5 8030 	ldr.w	r8, [r5, #48]	; 0x30
 8015a8c:	f003 0303 	and.w	r3, r3, #3
 8015a90:	616a      	str	r2, [r5, #20]
 8015a92:	2b03      	cmp	r3, #3
 8015a94:	f040 811f 	bne.w	8015cd6 <ai_platform_network_process+0x33e>
 8015a98:	2e00      	cmp	r6, #0
 8015a9a:	f000 8156 	beq.w	8015d4a <ai_platform_network_process+0x3b2>
 8015a9e:	fab8 f788 	clz	r7, r8
 8015aa2:	097f      	lsrs	r7, r7, #5
 8015aa4:	f1b8 0f00 	cmp.w	r8, #0
 8015aa8:	f000 814f 	beq.w	8015d4a <ai_platform_network_process+0x3b2>
 8015aac:	f8b8 3000 	ldrh.w	r3, [r8]
 8015ab0:	2b00      	cmp	r3, #0
 8015ab2:	f000 814a 	beq.w	8015d4a <ai_platform_network_process+0x3b2>
 8015ab6:	69b3      	ldr	r3, [r6, #24]
 8015ab8:	681b      	ldr	r3, [r3, #0]
 8015aba:	e9cd 3502 	strd	r3, r5, [sp, #8]
 8015abe:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8015ac2:	2b00      	cmp	r3, #0
 8015ac4:	d072      	beq.n	8015bac <ai_platform_network_process+0x214>
 8015ac6:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 8015aca:	2c00      	cmp	r4, #0
 8015acc:	d06e      	beq.n	8015bac <ai_platform_network_process+0x214>
 8015ace:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015ad2:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8015ad6:	f8d3 a000 	ldr.w	sl, [r3]
 8015ada:	eb1a 1907 	adds.w	r9, sl, r7, lsl #4
 8015ade:	f000 8133 	beq.w	8015d48 <ai_platform_network_process+0x3b0>
 8015ae2:	69a3      	ldr	r3, [r4, #24]
 8015ae4:	2101      	movs	r1, #1
 8015ae6:	4630      	mov	r0, r6
 8015ae8:	685d      	ldr	r5, [r3, #4]
 8015aea:	f7fe fd73 	bl	80145d4 <ai_buffer_get_size>
 8015aee:	4285      	cmp	r5, r0
 8015af0:	f0c0 8138 	bcc.w	8015d64 <ai_platform_network_process+0x3cc>
 8015af4:	68e0      	ldr	r0, [r4, #12]
 8015af6:	69b1      	ldr	r1, [r6, #24]
 8015af8:	68c2      	ldr	r2, [r0, #12]
 8015afa:	68cb      	ldr	r3, [r1, #12]
 8015afc:	429a      	cmp	r2, r3
 8015afe:	f040 8131 	bne.w	8015d64 <ai_platform_network_process+0x3cc>
 8015b02:	6882      	ldr	r2, [r0, #8]
 8015b04:	688b      	ldr	r3, [r1, #8]
 8015b06:	429a      	cmp	r2, r3
 8015b08:	f040 812c 	bne.w	8015d64 <ai_platform_network_process+0x3cc>
 8015b0c:	6842      	ldr	r2, [r0, #4]
 8015b0e:	684b      	ldr	r3, [r1, #4]
 8015b10:	429a      	cmp	r2, r3
 8015b12:	f040 8127 	bne.w	8015d64 <ai_platform_network_process+0x3cc>
 8015b16:	69a3      	ldr	r3, [r4, #24]
 8015b18:	e9d3 0100 	ldrd	r0, r1, [r3]
 8015b1c:	f007 fc74 	bl	801d408 <ai_array_get_data_byte_size>
 8015b20:	4605      	mov	r5, r0
 8015b22:	4620      	mov	r0, r4
 8015b24:	f007 fbc6 	bl	801d2b4 <get_tensor_byte_size>
 8015b28:	4285      	cmp	r5, r0
 8015b2a:	f0c0 811b 	bcc.w	8015d64 <ai_platform_network_process+0x3cc>
 8015b2e:	69a3      	ldr	r3, [r4, #24]
 8015b30:	6818      	ldr	r0, [r3, #0]
 8015b32:	f007 fbd5 	bl	801d2e0 <ai_array_to_buffer_fmt>
 8015b36:	6833      	ldr	r3, [r6, #0]
 8015b38:	4058      	eors	r0, r3
 8015b3a:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8015b3e:	f040 81ca 	bne.w	8015ed6 <ai_platform_network_process+0x53e>
 8015b42:	6873      	ldr	r3, [r6, #4]
 8015b44:	2b00      	cmp	r3, #0
 8015b46:	f000 81bd 	beq.w	8015ec4 <ai_platform_network_process+0x52c>
 8015b4a:	69b3      	ldr	r3, [r6, #24]
 8015b4c:	681b      	ldr	r3, [r3, #0]
 8015b4e:	2b00      	cmp	r3, #0
 8015b50:	f000 81ca 	beq.w	8015ee8 <ai_platform_network_process+0x550>
 8015b54:	9a02      	ldr	r2, [sp, #8]
 8015b56:	4620      	mov	r0, r4
 8015b58:	3701      	adds	r7, #1
 8015b5a:	361c      	adds	r6, #28
 8015b5c:	429a      	cmp	r2, r3
 8015b5e:	bf38      	it	cc
 8015b60:	461a      	movcc	r2, r3
 8015b62:	9202      	str	r2, [sp, #8]
 8015b64:	f007 fba6 	bl	801d2b4 <get_tensor_byte_size>
 8015b68:	f8c9 0008 	str.w	r0, [r9, #8]
 8015b6c:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8015b70:	681b      	ldr	r3, [r3, #0]
 8015b72:	fb00 f303 	mul.w	r3, r0, r3
 8015b76:	f8c9 300c 	str.w	r3, [r9, #12]
 8015b7a:	f856 1c18 	ldr.w	r1, [r6, #-24]
 8015b7e:	440b      	add	r3, r1
 8015b80:	f8c9 1004 	str.w	r1, [r9, #4]
 8015b84:	f84a 300b 	str.w	r3, [sl, fp]
 8015b88:	69a0      	ldr	r0, [r4, #24]
 8015b8a:	6803      	ldr	r3, [r0, #0]
 8015b8c:	009a      	lsls	r2, r3, #2
 8015b8e:	f100 80bb 	bmi.w	8015d08 <ai_platform_network_process+0x370>
 8015b92:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8015b96:	1a9b      	subs	r3, r3, r2
 8015b98:	4419      	add	r1, r3
 8015b9a:	6081      	str	r1, [r0, #8]
 8015b9c:	69a3      	ldr	r3, [r4, #24]
 8015b9e:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8015ba2:	60da      	str	r2, [r3, #12]
 8015ba4:	f8b8 3000 	ldrh.w	r3, [r8]
 8015ba8:	42bb      	cmp	r3, r7
 8015baa:	d888      	bhi.n	8015abe <ai_platform_network_process+0x126>
 8015bac:	9d03      	ldr	r5, [sp, #12]
 8015bae:	9b01      	ldr	r3, [sp, #4]
 8015bb0:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 8015bb2:	2b00      	cmp	r3, #0
 8015bb4:	f000 81a1 	beq.w	8015efa <ai_platform_network_process+0x562>
 8015bb8:	2a01      	cmp	r2, #1
 8015bba:	f240 817b 	bls.w	8015eb4 <ai_platform_network_process+0x51c>
 8015bbe:	f8d5 9030 	ldr.w	r9, [r5, #48]	; 0x30
 8015bc2:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8015bc6:	2b00      	cmp	r3, #0
 8015bc8:	f000 8174 	beq.w	8015eb4 <ai_platform_network_process+0x51c>
 8015bcc:	9e01      	ldr	r6, [sp, #4]
 8015bce:	2700      	movs	r7, #0
 8015bd0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015bd4:	2b00      	cmp	r3, #0
 8015bd6:	f000 80d3 	beq.w	8015d80 <ai_platform_network_process+0x3e8>
 8015bda:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 8015bde:	2c00      	cmp	r4, #0
 8015be0:	f000 80ce 	beq.w	8015d80 <ai_platform_network_process+0x3e8>
 8015be4:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8015be8:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8015bec:	f8d3 8000 	ldr.w	r8, [r3]
 8015bf0:	eb18 1a07 	adds.w	sl, r8, r7, lsl #4
 8015bf4:	f000 819f 	beq.w	8015f36 <ai_platform_network_process+0x59e>
 8015bf8:	69a3      	ldr	r3, [r4, #24]
 8015bfa:	2101      	movs	r1, #1
 8015bfc:	4630      	mov	r0, r6
 8015bfe:	685b      	ldr	r3, [r3, #4]
 8015c00:	9301      	str	r3, [sp, #4]
 8015c02:	f7fe fce7 	bl	80145d4 <ai_buffer_get_size>
 8015c06:	9b01      	ldr	r3, [sp, #4]
 8015c08:	4283      	cmp	r3, r0
 8015c0a:	f0c0 8153 	bcc.w	8015eb4 <ai_platform_network_process+0x51c>
 8015c0e:	68e0      	ldr	r0, [r4, #12]
 8015c10:	69b1      	ldr	r1, [r6, #24]
 8015c12:	68c2      	ldr	r2, [r0, #12]
 8015c14:	68cb      	ldr	r3, [r1, #12]
 8015c16:	429a      	cmp	r2, r3
 8015c18:	f040 814c 	bne.w	8015eb4 <ai_platform_network_process+0x51c>
 8015c1c:	6882      	ldr	r2, [r0, #8]
 8015c1e:	688b      	ldr	r3, [r1, #8]
 8015c20:	429a      	cmp	r2, r3
 8015c22:	f040 8147 	bne.w	8015eb4 <ai_platform_network_process+0x51c>
 8015c26:	6842      	ldr	r2, [r0, #4]
 8015c28:	684b      	ldr	r3, [r1, #4]
 8015c2a:	429a      	cmp	r2, r3
 8015c2c:	f040 8142 	bne.w	8015eb4 <ai_platform_network_process+0x51c>
 8015c30:	69a3      	ldr	r3, [r4, #24]
 8015c32:	e9d3 0100 	ldrd	r0, r1, [r3]
 8015c36:	f007 fbe7 	bl	801d408 <ai_array_get_data_byte_size>
 8015c3a:	9001      	str	r0, [sp, #4]
 8015c3c:	4620      	mov	r0, r4
 8015c3e:	f007 fb39 	bl	801d2b4 <get_tensor_byte_size>
 8015c42:	9b01      	ldr	r3, [sp, #4]
 8015c44:	4283      	cmp	r3, r0
 8015c46:	f0c0 8135 	bcc.w	8015eb4 <ai_platform_network_process+0x51c>
 8015c4a:	69a3      	ldr	r3, [r4, #24]
 8015c4c:	6818      	ldr	r0, [r3, #0]
 8015c4e:	f007 fb47 	bl	801d2e0 <ai_array_to_buffer_fmt>
 8015c52:	6833      	ldr	r3, [r6, #0]
 8015c54:	4058      	eors	r0, r3
 8015c56:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8015c5a:	f040 815c 	bne.w	8015f16 <ai_platform_network_process+0x57e>
 8015c5e:	6873      	ldr	r3, [r6, #4]
 8015c60:	2b00      	cmp	r3, #0
 8015c62:	f000 8150 	beq.w	8015f06 <ai_platform_network_process+0x56e>
 8015c66:	69b3      	ldr	r3, [r6, #24]
 8015c68:	681b      	ldr	r3, [r3, #0]
 8015c6a:	2b00      	cmp	r3, #0
 8015c6c:	f000 815b 	beq.w	8015f26 <ai_platform_network_process+0x58e>
 8015c70:	9a02      	ldr	r2, [sp, #8]
 8015c72:	4620      	mov	r0, r4
 8015c74:	3701      	adds	r7, #1
 8015c76:	361c      	adds	r6, #28
 8015c78:	429a      	cmp	r2, r3
 8015c7a:	bf38      	it	cc
 8015c7c:	461a      	movcc	r2, r3
 8015c7e:	9202      	str	r2, [sp, #8]
 8015c80:	f007 fb18 	bl	801d2b4 <get_tensor_byte_size>
 8015c84:	f8ca 0008 	str.w	r0, [sl, #8]
 8015c88:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8015c8c:	681b      	ldr	r3, [r3, #0]
 8015c8e:	fb00 f303 	mul.w	r3, r0, r3
 8015c92:	f8ca 300c 	str.w	r3, [sl, #12]
 8015c96:	f856 1c18 	ldr.w	r1, [r6, #-24]
 8015c9a:	440b      	add	r3, r1
 8015c9c:	f8ca 1004 	str.w	r1, [sl, #4]
 8015ca0:	f848 300b 	str.w	r3, [r8, fp]
 8015ca4:	69a0      	ldr	r0, [r4, #24]
 8015ca6:	6803      	ldr	r3, [r0, #0]
 8015ca8:	009b      	lsls	r3, r3, #2
 8015caa:	d464      	bmi.n	8015d76 <ai_platform_network_process+0x3de>
 8015cac:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8015cb0:	1a9b      	subs	r3, r3, r2
 8015cb2:	4419      	add	r1, r3
 8015cb4:	6081      	str	r1, [r0, #8]
 8015cb6:	69a3      	ldr	r3, [r4, #24]
 8015cb8:	f8da 2004 	ldr.w	r2, [sl, #4]
 8015cbc:	60da      	str	r2, [r3, #12]
 8015cbe:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8015cc2:	429f      	cmp	r7, r3
 8015cc4:	d384      	bcc.n	8015bd0 <ai_platform_network_process+0x238>
 8015cc6:	e05b      	b.n	8015d80 <ai_platform_network_process+0x3e8>
 8015cc8:	e7fe      	b.n	8015cc8 <ai_platform_network_process+0x330>
 8015cca:	68ea      	ldr	r2, [r5, #12]
 8015ccc:	616b      	str	r3, [r5, #20]
 8015cce:	f002 0203 	and.w	r2, r2, #3
 8015cd2:	2a03      	cmp	r2, #3
 8015cd4:	d039      	beq.n	8015d4a <ai_platform_network_process+0x3b2>
 8015cd6:	2230      	movs	r2, #48	; 0x30
 8015cd8:	2111      	movs	r1, #17
 8015cda:	f105 0010 	add.w	r0, r5, #16
 8015cde:	2400      	movs	r4, #0
 8015ce0:	f000 fba4 	bl	801642c <core_set_error>
 8015ce4:	4620      	mov	r0, r4
 8015ce6:	b005      	add	sp, #20
 8015ce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015cec:	4a0c      	ldr	r2, [pc, #48]	; (8015d20 <ai_platform_network_process+0x388>)
 8015cee:	2301      	movs	r3, #1
 8015cf0:	6093      	str	r3, [r2, #8]
 8015cf2:	6893      	ldr	r3, [r2, #8]
 8015cf4:	2b00      	cmp	r3, #0
 8015cf6:	d1fc      	bne.n	8015cf2 <ai_platform_network_process+0x35a>
 8015cf8:	4b07      	ldr	r3, [pc, #28]	; (8015d18 <ai_platform_network_process+0x380>)
 8015cfa:	6013      	str	r3, [r2, #0]
 8015cfc:	4b07      	ldr	r3, [pc, #28]	; (8015d1c <ai_platform_network_process+0x384>)
 8015cfe:	6812      	ldr	r2, [r2, #0]
 8015d00:	429a      	cmp	r2, r3
 8015d02:	f43f aeb6 	beq.w	8015a72 <ai_platform_network_process+0xda>
 8015d06:	e7fe      	b.n	8015d06 <ai_platform_network_process+0x36e>
 8015d08:	f8b8 3000 	ldrh.w	r3, [r8]
 8015d0c:	429f      	cmp	r7, r3
 8015d0e:	f4ff aed6 	bcc.w	8015abe <ai_platform_network_process+0x126>
 8015d12:	e74b      	b.n	8015bac <ai_platform_network_process+0x214>
 8015d14:	58024000 	.word	0x58024000
 8015d18:	f407a5c2 	.word	0xf407a5c2
 8015d1c:	b5e8b5cd 	.word	0xb5e8b5cd
 8015d20:	40023000 	.word	0x40023000
 8015d24:	4a88      	ldr	r2, [pc, #544]	; (8015f48 <ai_platform_network_process+0x5b0>)
 8015d26:	2301      	movs	r3, #1
 8015d28:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8015d2c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8015d30:	2b00      	cmp	r3, #0
 8015d32:	d1fb      	bne.n	8015d2c <ai_platform_network_process+0x394>
 8015d34:	4b85      	ldr	r3, [pc, #532]	; (8015f4c <ai_platform_network_process+0x5b4>)
 8015d36:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8015d3a:	4b85      	ldr	r3, [pc, #532]	; (8015f50 <ai_platform_network_process+0x5b8>)
 8015d3c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8015d40:	429a      	cmp	r2, r3
 8015d42:	f43f ae96 	beq.w	8015a72 <ai_platform_network_process+0xda>
 8015d46:	e7fe      	b.n	8015d46 <ai_platform_network_process+0x3ae>
 8015d48:	9d03      	ldr	r5, [sp, #12]
 8015d4a:	2400      	movs	r4, #0
 8015d4c:	2217      	movs	r2, #23
 8015d4e:	2112      	movs	r1, #18
 8015d50:	f105 0010 	add.w	r0, r5, #16
 8015d54:	f000 fb6a 	bl	801642c <core_set_error>
 8015d58:	4620      	mov	r0, r4
 8015d5a:	b005      	add	sp, #20
 8015d5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d60:	462c      	mov	r4, r5
 8015d62:	e7bf      	b.n	8015ce4 <ai_platform_network_process+0x34c>
 8015d64:	9d03      	ldr	r5, [sp, #12]
 8015d66:	2218      	movs	r2, #24
 8015d68:	2112      	movs	r1, #18
 8015d6a:	2400      	movs	r4, #0
 8015d6c:	f105 0010 	add.w	r0, r5, #16
 8015d70:	f000 fb5c 	bl	801642c <core_set_error>
 8015d74:	e7b6      	b.n	8015ce4 <ai_platform_network_process+0x34c>
 8015d76:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8015d7a:	429f      	cmp	r7, r3
 8015d7c:	f4ff af28 	bcc.w	8015bd0 <ai_platform_network_process+0x238>
 8015d80:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 8015d84:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 8015d86:	82ab      	strh	r3, [r5, #20]
 8015d88:	2a00      	cmp	r2, #0
 8015d8a:	f040 808d 	bne.w	8015ea8 <ai_platform_network_process+0x510>
 8015d8e:	4616      	mov	r6, r2
 8015d90:	4617      	mov	r7, r2
 8015d92:	8aec      	ldrh	r4, [r5, #22]
 8015d94:	429c      	cmp	r4, r3
 8015d96:	d2a5      	bcs.n	8015ce4 <ai_platform_network_process+0x34c>
 8015d98:	46ab      	mov	fp, r5
 8015d9a:	2e00      	cmp	r6, #0
 8015d9c:	d030      	beq.n	8015e00 <ai_platform_network_process+0x468>
 8015d9e:	f04f 0800 	mov.w	r8, #0
 8015da2:	e014      	b.n	8015dce <ai_platform_network_process+0x436>
 8015da4:	6882      	ldr	r2, [r0, #8]
 8015da6:	68c5      	ldr	r5, [r0, #12]
 8015da8:	6863      	ldr	r3, [r4, #4]
 8015daa:	1b52      	subs	r2, r2, r5
 8015dac:	4413      	add	r3, r2
 8015dae:	6083      	str	r3, [r0, #8]
 8015db0:	698b      	ldr	r3, [r1, #24]
 8015db2:	6862      	ldr	r2, [r4, #4]
 8015db4:	60da      	str	r2, [r3, #12]
 8015db6:	f859 200a 	ldr.w	r2, [r9, sl]
 8015dba:	f108 0801 	add.w	r8, r8, #1
 8015dbe:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8015dc2:	440b      	add	r3, r1
 8015dc4:	4293      	cmp	r3, r2
 8015dc6:	d301      	bcc.n	8015dcc <ai_platform_network_process+0x434>
 8015dc8:	68e3      	ldr	r3, [r4, #12]
 8015dca:	1ad3      	subs	r3, r2, r3
 8015dcc:	6063      	str	r3, [r4, #4]
 8015dce:	8833      	ldrh	r3, [r6, #0]
 8015dd0:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 8015dd4:	4543      	cmp	r3, r8
 8015dd6:	d913      	bls.n	8015e00 <ai_platform_network_process+0x468>
 8015dd8:	6873      	ldr	r3, [r6, #4]
 8015dda:	b18b      	cbz	r3, 8015e00 <ai_platform_network_process+0x468>
 8015ddc:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 8015de0:	b171      	cbz	r1, 8015e00 <ai_platform_network_process+0x468>
 8015de2:	6988      	ldr	r0, [r1, #24]
 8015de4:	68b2      	ldr	r2, [r6, #8]
 8015de6:	6803      	ldr	r3, [r0, #0]
 8015de8:	f8d2 9000 	ldr.w	r9, [r2]
 8015dec:	009d      	lsls	r5, r3, #2
 8015dee:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 8015df2:	d5d7      	bpl.n	8015da4 <ai_platform_network_process+0x40c>
 8015df4:	6880      	ldr	r0, [r0, #8]
 8015df6:	e9d4 1201 	ldrd	r1, r2, [r4, #4]
 8015dfa:	f007 ff3b 	bl	801dc74 <memcpy>
 8015dfe:	e7da      	b.n	8015db6 <ai_platform_network_process+0x41e>
 8015e00:	4658      	mov	r0, fp
 8015e02:	f002 f81d 	bl	8017e40 <ai_layers_forward_all>
 8015e06:	2f00      	cmp	r7, #0
 8015e08:	d03f      	beq.n	8015e8a <ai_platform_network_process+0x4f2>
 8015e0a:	2400      	movs	r4, #0
 8015e0c:	e016      	b.n	8015e3c <ai_platform_network_process+0x4a4>
 8015e0e:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 8015e12:	f859 100a 	ldr.w	r1, [r9, sl]
 8015e16:	4413      	add	r3, r2
 8015e18:	428b      	cmp	r3, r1
 8015e1a:	d302      	bcc.n	8015e22 <ai_platform_network_process+0x48a>
 8015e1c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015e20:	1acb      	subs	r3, r1, r3
 8015e22:	f8c8 3004 	str.w	r3, [r8, #4]
 8015e26:	6981      	ldr	r1, [r0, #24]
 8015e28:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 8015e2c:	1b52      	subs	r2, r2, r5
 8015e2e:	4413      	add	r3, r2
 8015e30:	608b      	str	r3, [r1, #8]
 8015e32:	6983      	ldr	r3, [r0, #24]
 8015e34:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8015e38:	60da      	str	r2, [r3, #12]
 8015e3a:	3401      	adds	r4, #1
 8015e3c:	883b      	ldrh	r3, [r7, #0]
 8015e3e:	42a3      	cmp	r3, r4
 8015e40:	d923      	bls.n	8015e8a <ai_platform_network_process+0x4f2>
 8015e42:	687b      	ldr	r3, [r7, #4]
 8015e44:	b30b      	cbz	r3, 8015e8a <ai_platform_network_process+0x4f2>
 8015e46:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8015e4a:	b1f0      	cbz	r0, 8015e8a <ai_platform_network_process+0x4f2>
 8015e4c:	68ba      	ldr	r2, [r7, #8]
 8015e4e:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8015e52:	6983      	ldr	r3, [r0, #24]
 8015e54:	f8d2 9000 	ldr.w	r9, [r2]
 8015e58:	681a      	ldr	r2, [r3, #0]
 8015e5a:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8015e5e:	0092      	lsls	r2, r2, #2
 8015e60:	d5d5      	bpl.n	8015e0e <ai_platform_network_process+0x476>
 8015e62:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8015e66:	6899      	ldr	r1, [r3, #8]
 8015e68:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8015e6c:	f007 ff02 	bl	801dc74 <memcpy>
 8015e70:	f859 200a 	ldr.w	r2, [r9, sl]
 8015e74:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8015e78:	440b      	add	r3, r1
 8015e7a:	4293      	cmp	r3, r2
 8015e7c:	d302      	bcc.n	8015e84 <ai_platform_network_process+0x4ec>
 8015e7e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8015e82:	1ad3      	subs	r3, r2, r3
 8015e84:	f8c8 3004 	str.w	r3, [r8, #4]
 8015e88:	e7d7      	b.n	8015e3a <ai_platform_network_process+0x4a2>
 8015e8a:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 8015e8e:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 8015e92:	3401      	adds	r4, #1
 8015e94:	b2a4      	uxth	r4, r4
 8015e96:	42a3      	cmp	r3, r4
 8015e98:	f8ab 4016 	strh.w	r4, [fp, #22]
 8015e9c:	f63f af7d 	bhi.w	8015d9a <ai_platform_network_process+0x402>
 8015ea0:	4620      	mov	r0, r4
 8015ea2:	b005      	add	sp, #20
 8015ea4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015ea8:	2a01      	cmp	r2, #1
 8015eaa:	6b2e      	ldr	r6, [r5, #48]	; 0x30
 8015eac:	d029      	beq.n	8015f02 <ai_platform_network_process+0x56a>
 8015eae:	f106 070c 	add.w	r7, r6, #12
 8015eb2:	e76e      	b.n	8015d92 <ai_platform_network_process+0x3fa>
 8015eb4:	2218      	movs	r2, #24
 8015eb6:	2113      	movs	r1, #19
 8015eb8:	f105 0010 	add.w	r0, r5, #16
 8015ebc:	2400      	movs	r4, #0
 8015ebe:	f000 fab5 	bl	801642c <core_set_error>
 8015ec2:	e70f      	b.n	8015ce4 <ai_platform_network_process+0x34c>
 8015ec4:	9d03      	ldr	r5, [sp, #12]
 8015ec6:	4604      	mov	r4, r0
 8015ec8:	2217      	movs	r2, #23
 8015eca:	2112      	movs	r1, #18
 8015ecc:	f105 0010 	add.w	r0, r5, #16
 8015ed0:	f000 faac 	bl	801642c <core_set_error>
 8015ed4:	e706      	b.n	8015ce4 <ai_platform_network_process+0x34c>
 8015ed6:	9d03      	ldr	r5, [sp, #12]
 8015ed8:	2219      	movs	r2, #25
 8015eda:	2112      	movs	r1, #18
 8015edc:	2400      	movs	r4, #0
 8015ede:	f105 0010 	add.w	r0, r5, #16
 8015ee2:	f000 faa3 	bl	801642c <core_set_error>
 8015ee6:	e6fd      	b.n	8015ce4 <ai_platform_network_process+0x34c>
 8015ee8:	9d03      	ldr	r5, [sp, #12]
 8015eea:	4604      	mov	r4, r0
 8015eec:	2221      	movs	r2, #33	; 0x21
 8015eee:	2112      	movs	r1, #18
 8015ef0:	f105 0010 	add.w	r0, r5, #16
 8015ef4:	f000 fa9a 	bl	801642c <core_set_error>
 8015ef8:	e6f4      	b.n	8015ce4 <ai_platform_network_process+0x34c>
 8015efa:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 8015efe:	82ab      	strh	r3, [r5, #20]
 8015f00:	e742      	b.n	8015d88 <ai_platform_network_process+0x3f0>
 8015f02:	2700      	movs	r7, #0
 8015f04:	e745      	b.n	8015d92 <ai_platform_network_process+0x3fa>
 8015f06:	4604      	mov	r4, r0
 8015f08:	2217      	movs	r2, #23
 8015f0a:	2113      	movs	r1, #19
 8015f0c:	f105 0010 	add.w	r0, r5, #16
 8015f10:	f000 fa8c 	bl	801642c <core_set_error>
 8015f14:	e6e6      	b.n	8015ce4 <ai_platform_network_process+0x34c>
 8015f16:	2219      	movs	r2, #25
 8015f18:	2113      	movs	r1, #19
 8015f1a:	f105 0010 	add.w	r0, r5, #16
 8015f1e:	2400      	movs	r4, #0
 8015f20:	f000 fa84 	bl	801642c <core_set_error>
 8015f24:	e6de      	b.n	8015ce4 <ai_platform_network_process+0x34c>
 8015f26:	4604      	mov	r4, r0
 8015f28:	2221      	movs	r2, #33	; 0x21
 8015f2a:	2113      	movs	r1, #19
 8015f2c:	f105 0010 	add.w	r0, r5, #16
 8015f30:	f000 fa7c 	bl	801642c <core_set_error>
 8015f34:	e6d6      	b.n	8015ce4 <ai_platform_network_process+0x34c>
 8015f36:	2217      	movs	r2, #23
 8015f38:	2113      	movs	r1, #19
 8015f3a:	f105 0010 	add.w	r0, r5, #16
 8015f3e:	4654      	mov	r4, sl
 8015f40:	f000 fa74 	bl	801642c <core_set_error>
 8015f44:	e6ce      	b.n	8015ce4 <ai_platform_network_process+0x34c>
 8015f46:	bf00      	nop
 8015f48:	58024000 	.word	0x58024000
 8015f4c:	f407a5c2 	.word	0xf407a5c2
 8015f50:	b5e8b5cd 	.word	0xb5e8b5cd

08015f54 <node_convert>:
 8015f54:	6982      	ldr	r2, [r0, #24]
 8015f56:	8813      	ldrh	r3, [r2, #0]
 8015f58:	2b00      	cmp	r3, #0
 8015f5a:	d04a      	beq.n	8015ff2 <node_convert+0x9e>
 8015f5c:	6852      	ldr	r2, [r2, #4]
 8015f5e:	6850      	ldr	r0, [r2, #4]
 8015f60:	b100      	cbz	r0, 8015f64 <node_convert+0x10>
 8015f62:	6800      	ldr	r0, [r0, #0]
 8015f64:	2b01      	cmp	r3, #1
 8015f66:	f000 813d 	beq.w	80161e4 <node_convert+0x290>
 8015f6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015f6e:	6915      	ldr	r5, [r2, #16]
 8015f70:	b105      	cbz	r5, 8015f74 <node_convert+0x20>
 8015f72:	682d      	ldr	r5, [r5, #0]
 8015f74:	6883      	ldr	r3, [r0, #8]
 8015f76:	0a1b      	lsrs	r3, r3, #8
 8015f78:	f000 80ee 	beq.w	8016158 <node_convert+0x204>
 8015f7c:	68c1      	ldr	r1, [r0, #12]
 8015f7e:	2401      	movs	r4, #1
 8015f80:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8015f84:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8015f88:	4299      	cmp	r1, r3
 8015f8a:	fb02 f404 	mul.w	r4, r2, r4
 8015f8e:	d1f9      	bne.n	8015f84 <node_convert+0x30>
 8015f90:	6982      	ldr	r2, [r0, #24]
 8015f92:	69af      	ldr	r7, [r5, #24]
 8015f94:	6813      	ldr	r3, [r2, #0]
 8015f96:	f3c3 4143 	ubfx	r1, r3, #17, #4
 8015f9a:	2901      	cmp	r1, #1
 8015f9c:	d02b      	beq.n	8015ff6 <node_convert+0xa2>
 8015f9e:	6801      	ldr	r1, [r0, #0]
 8015fa0:	68bd      	ldr	r5, [r7, #8]
 8015fa2:	2900      	cmp	r1, #0
 8015fa4:	d069      	beq.n	801607a <node_convert+0x126>
 8015fa6:	684e      	ldr	r6, [r1, #4]
 8015fa8:	f3c3 50c0 	ubfx	r0, r3, #23, #1
 8015fac:	6892      	ldr	r2, [r2, #8]
 8015fae:	2e00      	cmp	r6, #0
 8015fb0:	f000 80b8 	beq.w	8016124 <node_convert+0x1d0>
 8015fb4:	884b      	ldrh	r3, [r1, #2]
 8015fb6:	2b00      	cmp	r3, #0
 8015fb8:	f000 8089 	beq.w	80160ce <node_convert+0x17a>
 8015fbc:	6833      	ldr	r3, [r6, #0]
 8015fbe:	ed93 7a00 	vldr	s14, [r3]
 8015fc2:	6873      	ldr	r3, [r6, #4]
 8015fc4:	2800      	cmp	r0, #0
 8015fc6:	f000 80c5 	beq.w	8016154 <node_convert+0x200>
 8015fca:	f993 0000 	ldrsb.w	r0, [r3]
 8015fce:	b174      	cbz	r4, 8015fee <node_convert+0x9a>
 8015fd0:	4629      	mov	r1, r5
 8015fd2:	4414      	add	r4, r2
 8015fd4:	f912 3b01 	ldrsb.w	r3, [r2], #1
 8015fd8:	1a1b      	subs	r3, r3, r0
 8015fda:	42a2      	cmp	r2, r4
 8015fdc:	ee07 3a90 	vmov	s15, r3
 8015fe0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015fe4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8015fe8:	ece1 7a01 	vstmia	r1!, {s15}
 8015fec:	d1f2      	bne.n	8015fd4 <node_convert+0x80>
 8015fee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015ff2:	685b      	ldr	r3, [r3, #4]
 8015ff4:	deff      	udf	#255	; 0xff
 8015ff6:	682e      	ldr	r6, [r5, #0]
 8015ff8:	6895      	ldr	r5, [r2, #8]
 8015ffa:	2e00      	cmp	r6, #0
 8015ffc:	f000 80ae 	beq.w	801615c <node_convert+0x208>
 8016000:	683b      	ldr	r3, [r7, #0]
 8016002:	6871      	ldr	r1, [r6, #4]
 8016004:	68ba      	ldr	r2, [r7, #8]
 8016006:	f3c3 53c0 	ubfx	r3, r3, #23, #1
 801600a:	2900      	cmp	r1, #0
 801600c:	d064      	beq.n	80160d8 <node_convert+0x184>
 801600e:	8870      	ldrh	r0, [r6, #2]
 8016010:	2800      	cmp	r0, #0
 8016012:	d067      	beq.n	80160e4 <node_convert+0x190>
 8016014:	6808      	ldr	r0, [r1, #0]
 8016016:	edd0 7a00 	vldr	s15, [r0]
 801601a:	2b00      	cmp	r3, #0
 801601c:	f000 80d7 	beq.w	80161ce <node_convert+0x27a>
 8016020:	684b      	ldr	r3, [r1, #4]
 8016022:	f993 3000 	ldrsb.w	r3, [r3]
 8016026:	ee06 3a90 	vmov	s13, r3
 801602a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801602e:	2c00      	cmp	r4, #0
 8016030:	d0dd      	beq.n	8015fee <node_convert+0x9a>
 8016032:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8016036:	4414      	add	r4, r2
 8016038:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 801603c:	ed9f 5a6b 	vldr	s10, [pc, #428]	; 80161ec <node_convert+0x298>
 8016040:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8016044:	ecb5 7a01 	vldmia	r5!, {s14}
 8016048:	eef0 7a66 	vmov.f32	s15, s13
 801604c:	eee7 7a06 	vfma.f32	s15, s14, s12
 8016050:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8016054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016058:	bfac      	ite	ge
 801605a:	ee77 7aa5 	vaddge.f32	s15, s15, s11
 801605e:	ee77 7ac5 	vsublt.f32	s15, s15, s10
 8016062:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016066:	ee17 3a90 	vmov	r3, s15
 801606a:	f303 0307 	ssat	r3, #8, r3
 801606e:	f802 3b01 	strb.w	r3, [r2], #1
 8016072:	42a2      	cmp	r2, r4
 8016074:	d1e6      	bne.n	8016044 <node_convert+0xf0>
 8016076:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801607a:	f3c3 11c6 	ubfx	r1, r3, #7, #7
 801607e:	f003 067f 	and.w	r6, r3, #127	; 0x7f
 8016082:	f3c3 53c0 	ubfx	r3, r3, #23, #1
 8016086:	6890      	ldr	r0, [r2, #8]
 8016088:	1b8e      	subs	r6, r1, r6
 801608a:	2908      	cmp	r1, #8
 801608c:	4622      	mov	r2, r4
 801608e:	4629      	mov	r1, r5
 8016090:	f106 0640 	add.w	r6, r6, #64	; 0x40
 8016094:	eba6 0603 	sub.w	r6, r6, r3
 8016098:	f000 808b 	beq.w	80161b2 <node_convert+0x25e>
 801609c:	f007 f83a 	bl	801d114 <arm_q15_to_float>
 80160a0:	2e00      	cmp	r6, #0
 80160a2:	d0a4      	beq.n	8015fee <node_convert+0x9a>
 80160a4:	ee07 6a90 	vmov	s15, r6
 80160a8:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 80160ac:	eef8 0ae7 	vcvt.f32.s32	s1, s15
 80160b0:	f007 fc3e 	bl	801d930 <powf>
 80160b4:	2c00      	cmp	r4, #0
 80160b6:	d09a      	beq.n	8015fee <node_convert+0x9a>
 80160b8:	2300      	movs	r3, #0
 80160ba:	ecf5 7a01 	vldmia	r5!, {s15}
 80160be:	3301      	adds	r3, #1
 80160c0:	ee67 7a80 	vmul.f32	s15, s15, s0
 80160c4:	429c      	cmp	r4, r3
 80160c6:	ed45 7a01 	vstr	s15, [r5, #-4]
 80160ca:	d1f6      	bne.n	80160ba <node_convert+0x166>
 80160cc:	e78f      	b.n	8015fee <node_convert+0x9a>
 80160ce:	b358      	cbz	r0, 8016128 <node_convert+0x1d4>
 80160d0:	ed9f 7a47 	vldr	s14, [pc, #284]	; 80161f0 <node_convert+0x29c>
 80160d4:	4618      	mov	r0, r3
 80160d6:	e77a      	b.n	8015fce <node_convert+0x7a>
 80160d8:	b133      	cbz	r3, 80160e8 <node_convert+0x194>
 80160da:	eddf 6a45 	vldr	s13, [pc, #276]	; 80161f0 <node_convert+0x29c>
 80160de:	eef0 7a66 	vmov.f32	s15, s13
 80160e2:	e7a4      	b.n	801602e <node_convert+0xda>
 80160e4:	2b00      	cmp	r3, #0
 80160e6:	d1f8      	bne.n	80160da <node_convert+0x186>
 80160e8:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80160ec:	eddf 7a40 	vldr	s15, [pc, #256]	; 80161f0 <node_convert+0x29c>
 80160f0:	2c00      	cmp	r4, #0
 80160f2:	f43f af7c 	beq.w	8015fee <node_convert+0x9a>
 80160f6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80160fa:	4414      	add	r4, r2
 80160fc:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8016100:	ecb5 7a01 	vldmia	r5!, {s14}
 8016104:	eef0 7a66 	vmov.f32	s15, s13
 8016108:	eee7 7a06 	vfma.f32	s15, s14, s12
 801610c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016110:	ee17 3a90 	vmov	r3, s15
 8016114:	f383 0308 	usat	r3, #8, r3
 8016118:	f802 3b01 	strb.w	r3, [r2], #1
 801611c:	42a2      	cmp	r2, r4
 801611e:	d1ef      	bne.n	8016100 <node_convert+0x1ac>
 8016120:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016124:	2800      	cmp	r0, #0
 8016126:	d147      	bne.n	80161b8 <node_convert+0x264>
 8016128:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80161f0 <node_convert+0x29c>
 801612c:	2c00      	cmp	r4, #0
 801612e:	f43f af5e 	beq.w	8015fee <node_convert+0x9a>
 8016132:	4629      	mov	r1, r5
 8016134:	4414      	add	r4, r2
 8016136:	f812 3b01 	ldrb.w	r3, [r2], #1
 801613a:	1a1b      	subs	r3, r3, r0
 801613c:	42a2      	cmp	r2, r4
 801613e:	ee07 3a90 	vmov	s15, r3
 8016142:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016146:	ee67 7a87 	vmul.f32	s15, s15, s14
 801614a:	ece1 7a01 	vstmia	r1!, {s15}
 801614e:	d1f2      	bne.n	8016136 <node_convert+0x1e2>
 8016150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016154:	7818      	ldrb	r0, [r3, #0]
 8016156:	e7e9      	b.n	801612c <node_convert+0x1d8>
 8016158:	2401      	movs	r4, #1
 801615a:	e719      	b.n	8015f90 <node_convert+0x3c>
 801615c:	683a      	ldr	r2, [r7, #0]
 801615e:	f3c2 18c6 	ubfx	r8, r2, #7, #7
 8016162:	f002 037f 	and.w	r3, r2, #127	; 0x7f
 8016166:	f3c2 52c0 	ubfx	r2, r2, #23, #1
 801616a:	eba8 0303 	sub.w	r3, r8, r3
 801616e:	3340      	adds	r3, #64	; 0x40
 8016170:	1a9b      	subs	r3, r3, r2
 8016172:	d014      	beq.n	801619e <node_convert+0x24a>
 8016174:	425b      	negs	r3, r3
 8016176:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 801617a:	ee00 3a90 	vmov	s1, r3
 801617e:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 8016182:	f007 fbd5 	bl	801d930 <powf>
 8016186:	b154      	cbz	r4, 801619e <node_convert+0x24a>
 8016188:	4633      	mov	r3, r6
 801618a:	462a      	mov	r2, r5
 801618c:	ecf2 7a01 	vldmia	r2!, {s15}
 8016190:	3301      	adds	r3, #1
 8016192:	ee67 7a80 	vmul.f32	s15, s15, s0
 8016196:	42a3      	cmp	r3, r4
 8016198:	ed42 7a01 	vstr	s15, [r2, #-4]
 801619c:	d1f6      	bne.n	801618c <node_convert+0x238>
 801619e:	f1b8 0f08 	cmp.w	r8, #8
 80161a2:	d00d      	beq.n	80161c0 <node_convert+0x26c>
 80161a4:	4622      	mov	r2, r4
 80161a6:	68b9      	ldr	r1, [r7, #8]
 80161a8:	4628      	mov	r0, r5
 80161aa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80161ae:	f006 be2f 	b.w	801ce10 <arm_float_to_q15>
 80161b2:	f007 f815 	bl	801d1e0 <arm_q7_to_float>
 80161b6:	e773      	b.n	80160a0 <node_convert+0x14c>
 80161b8:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80161f0 <node_convert+0x29c>
 80161bc:	4630      	mov	r0, r6
 80161be:	e706      	b.n	8015fce <node_convert+0x7a>
 80161c0:	4622      	mov	r2, r4
 80161c2:	68b9      	ldr	r1, [r7, #8]
 80161c4:	4628      	mov	r0, r5
 80161c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80161ca:	f006 bed7 	b.w	801cf7c <arm_float_to_q7>
 80161ce:	684b      	ldr	r3, [r1, #4]
 80161d0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80161d4:	781b      	ldrb	r3, [r3, #0]
 80161d6:	ee06 3a90 	vmov	s13, r3
 80161da:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80161de:	ee76 6a87 	vadd.f32	s13, s13, s14
 80161e2:	e785      	b.n	80160f0 <node_convert+0x19c>
 80161e4:	2300      	movs	r3, #0
 80161e6:	685b      	ldr	r3, [r3, #4]
 80161e8:	deff      	udf	#255	; 0xff
 80161ea:	bf00      	nop
 80161ec:	3efffffc 	.word	0x3efffffc
 80161f0:	00000000 	.word	0x00000000

080161f4 <node_convert_integer>:
 80161f4:	6982      	ldr	r2, [r0, #24]
 80161f6:	8813      	ldrh	r3, [r2, #0]
 80161f8:	2b00      	cmp	r3, #0
 80161fa:	d058      	beq.n	80162ae <node_convert_integer+0xba>
 80161fc:	b570      	push	{r4, r5, r6, lr}
 80161fe:	6852      	ldr	r2, [r2, #4]
 8016200:	b082      	sub	sp, #8
 8016202:	6856      	ldr	r6, [r2, #4]
 8016204:	b106      	cbz	r6, 8016208 <node_convert_integer+0x14>
 8016206:	6836      	ldr	r6, [r6, #0]
 8016208:	2b01      	cmp	r3, #1
 801620a:	f000 8100 	beq.w	801640e <node_convert_integer+0x21a>
 801620e:	6915      	ldr	r5, [r2, #16]
 8016210:	b105      	cbz	r5, 8016214 <node_convert_integer+0x20>
 8016212:	682d      	ldr	r5, [r5, #0]
 8016214:	68b3      	ldr	r3, [r6, #8]
 8016216:	0a1b      	lsrs	r3, r3, #8
 8016218:	f000 80d3 	beq.w	80163c2 <node_convert_integer+0x1ce>
 801621c:	68f0      	ldr	r0, [r6, #12]
 801621e:	2201      	movs	r2, #1
 8016220:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8016224:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016228:	4298      	cmp	r0, r3
 801622a:	fb01 f202 	mul.w	r2, r1, r2
 801622e:	d1f9      	bne.n	8016224 <node_convert_integer+0x30>
 8016230:	6833      	ldr	r3, [r6, #0]
 8016232:	682c      	ldr	r4, [r5, #0]
 8016234:	b17b      	cbz	r3, 8016256 <node_convert_integer+0x62>
 8016236:	6859      	ldr	r1, [r3, #4]
 8016238:	b169      	cbz	r1, 8016256 <node_convert_integer+0x62>
 801623a:	8858      	ldrh	r0, [r3, #2]
 801623c:	b158      	cbz	r0, 8016256 <node_convert_integer+0x62>
 801623e:	6809      	ldr	r1, [r1, #0]
 8016240:	ed91 7a00 	vldr	s14, [r1]
 8016244:	b15c      	cbz	r4, 801625e <node_convert_integer+0x6a>
 8016246:	6861      	ldr	r1, [r4, #4]
 8016248:	b149      	cbz	r1, 801625e <node_convert_integer+0x6a>
 801624a:	8860      	ldrh	r0, [r4, #2]
 801624c:	b138      	cbz	r0, 801625e <node_convert_integer+0x6a>
 801624e:	6809      	ldr	r1, [r1, #0]
 8016250:	edd1 7a00 	vldr	s15, [r1]
 8016254:	e005      	b.n	8016262 <node_convert_integer+0x6e>
 8016256:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8016414 <node_convert_integer+0x220>
 801625a:	2c00      	cmp	r4, #0
 801625c:	d1f3      	bne.n	8016246 <node_convert_integer+0x52>
 801625e:	eddf 7a6d 	vldr	s15, [pc, #436]	; 8016414 <node_convert_integer+0x220>
 8016262:	69b0      	ldr	r0, [r6, #24]
 8016264:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8016268:	69ad      	ldr	r5, [r5, #24]
 801626a:	6806      	ldr	r6, [r0, #0]
 801626c:	6829      	ldr	r1, [r5, #0]
 801626e:	0236      	lsls	r6, r6, #8
 8016270:	f3c1 51c0 	ubfx	r1, r1, #23, #1
 8016274:	d41d      	bmi.n	80162b2 <node_convert_integer+0xbe>
 8016276:	2900      	cmp	r1, #0
 8016278:	f040 8081 	bne.w	801637e <node_convert_integer+0x18a>
 801627c:	6880      	ldr	r0, [r0, #8]
 801627e:	68a9      	ldr	r1, [r5, #8]
 8016280:	b13b      	cbz	r3, 8016292 <node_convert_integer+0x9e>
 8016282:	685d      	ldr	r5, [r3, #4]
 8016284:	2d00      	cmp	r5, #0
 8016286:	f000 80a7 	beq.w	80163d8 <node_convert_integer+0x1e4>
 801628a:	885b      	ldrh	r3, [r3, #2]
 801628c:	b10b      	cbz	r3, 8016292 <node_convert_integer+0x9e>
 801628e:	686b      	ldr	r3, [r5, #4]
 8016290:	781b      	ldrb	r3, [r3, #0]
 8016292:	b13c      	cbz	r4, 80162a4 <node_convert_integer+0xb0>
 8016294:	6865      	ldr	r5, [r4, #4]
 8016296:	2d00      	cmp	r5, #0
 8016298:	f000 80ad 	beq.w	80163f6 <node_convert_integer+0x202>
 801629c:	8864      	ldrh	r4, [r4, #2]
 801629e:	b10c      	cbz	r4, 80162a4 <node_convert_integer+0xb0>
 80162a0:	686c      	ldr	r4, [r5, #4]
 80162a2:	7824      	ldrb	r4, [r4, #0]
 80162a4:	9400      	str	r4, [sp, #0]
 80162a6:	f002 f8bb 	bl	8018420 <forward_lite_node_convert_integer_iu8ou8>
 80162aa:	b002      	add	sp, #8
 80162ac:	bd70      	pop	{r4, r5, r6, pc}
 80162ae:	685b      	ldr	r3, [r3, #4]
 80162b0:	deff      	udf	#255	; 0xff
 80162b2:	2900      	cmp	r1, #0
 80162b4:	d042      	beq.n	801633c <node_convert_integer+0x148>
 80162b6:	6886      	ldr	r6, [r0, #8]
 80162b8:	68a9      	ldr	r1, [r5, #8]
 80162ba:	2b00      	cmp	r3, #0
 80162bc:	d07f      	beq.n	80163be <node_convert_integer+0x1ca>
 80162be:	6858      	ldr	r0, [r3, #4]
 80162c0:	2800      	cmp	r0, #0
 80162c2:	f000 8092 	beq.w	80163ea <node_convert_integer+0x1f6>
 80162c6:	885d      	ldrh	r5, [r3, #2]
 80162c8:	b115      	cbz	r5, 80162d0 <node_convert_integer+0xdc>
 80162ca:	6843      	ldr	r3, [r0, #4]
 80162cc:	f993 5000 	ldrsb.w	r5, [r3]
 80162d0:	2c00      	cmp	r4, #0
 80162d2:	d078      	beq.n	80163c6 <node_convert_integer+0x1d2>
 80162d4:	6863      	ldr	r3, [r4, #4]
 80162d6:	2b00      	cmp	r3, #0
 80162d8:	d07b      	beq.n	80163d2 <node_convert_integer+0x1de>
 80162da:	8860      	ldrh	r0, [r4, #2]
 80162dc:	2800      	cmp	r0, #0
 80162de:	d075      	beq.n	80163cc <node_convert_integer+0x1d8>
 80162e0:	685b      	ldr	r3, [r3, #4]
 80162e2:	f993 3000 	ldrsb.w	r3, [r3]
 80162e6:	ee06 3a90 	vmov	s13, r3
 80162ea:	2a00      	cmp	r2, #0
 80162ec:	d0dd      	beq.n	80162aa <node_convert_integer+0xb6>
 80162ee:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80162f2:	4432      	add	r2, r6
 80162f4:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80162f8:	eddf 5a47 	vldr	s11, [pc, #284]	; 8016418 <node_convert_integer+0x224>
 80162fc:	f916 3b01 	ldrsb.w	r3, [r6], #1
 8016300:	1b5b      	subs	r3, r3, r5
 8016302:	ee07 3a90 	vmov	s15, r3
 8016306:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801630a:	eef0 7a66 	vmov.f32	s15, s13
 801630e:	eee7 7a00 	vfma.f32	s15, s14, s0
 8016312:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8016316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801631a:	bfcc      	ite	gt
 801631c:	ee77 7a86 	vaddgt.f32	s15, s15, s12
 8016320:	ee77 7ae5 	vsuble.f32	s15, s15, s11
 8016324:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016328:	ee17 3a90 	vmov	r3, s15
 801632c:	f303 0307 	ssat	r3, #8, r3
 8016330:	4296      	cmp	r6, r2
 8016332:	f801 3b01 	strb.w	r3, [r1], #1
 8016336:	d1e1      	bne.n	80162fc <node_convert_integer+0x108>
 8016338:	b002      	add	sp, #8
 801633a:	bd70      	pop	{r4, r5, r6, pc}
 801633c:	6880      	ldr	r0, [r0, #8]
 801633e:	68a9      	ldr	r1, [r5, #8]
 8016340:	b13b      	cbz	r3, 8016352 <node_convert_integer+0x15e>
 8016342:	685d      	ldr	r5, [r3, #4]
 8016344:	2d00      	cmp	r5, #0
 8016346:	d04c      	beq.n	80163e2 <node_convert_integer+0x1ee>
 8016348:	885b      	ldrh	r3, [r3, #2]
 801634a:	b113      	cbz	r3, 8016352 <node_convert_integer+0x15e>
 801634c:	686b      	ldr	r3, [r5, #4]
 801634e:	f993 3000 	ldrsb.w	r3, [r3]
 8016352:	b134      	cbz	r4, 8016362 <node_convert_integer+0x16e>
 8016354:	6865      	ldr	r5, [r4, #4]
 8016356:	2d00      	cmp	r5, #0
 8016358:	d04b      	beq.n	80163f2 <node_convert_integer+0x1fe>
 801635a:	8864      	ldrh	r4, [r4, #2]
 801635c:	b10c      	cbz	r4, 8016362 <node_convert_integer+0x16e>
 801635e:	686c      	ldr	r4, [r5, #4]
 8016360:	7824      	ldrb	r4, [r4, #0]
 8016362:	eeb4 7a67 	vcmp.f32	s14, s15
 8016366:	9400      	str	r4, [sp, #0]
 8016368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801636c:	d103      	bne.n	8016376 <node_convert_integer+0x182>
 801636e:	f103 0580 	add.w	r5, r3, #128	; 0x80
 8016372:	42a5      	cmp	r5, r4
 8016374:	d048      	beq.n	8016408 <node_convert_integer+0x214>
 8016376:	f002 f8f5 	bl	8018564 <forward_lite_node_convert_integer_is8ou8>
 801637a:	b002      	add	sp, #8
 801637c:	bd70      	pop	{r4, r5, r6, pc}
 801637e:	b133      	cbz	r3, 801638e <node_convert_integer+0x19a>
 8016380:	6859      	ldr	r1, [r3, #4]
 8016382:	2900      	cmp	r1, #0
 8016384:	d039      	beq.n	80163fa <node_convert_integer+0x206>
 8016386:	885b      	ldrh	r3, [r3, #2]
 8016388:	b10b      	cbz	r3, 801638e <node_convert_integer+0x19a>
 801638a:	684b      	ldr	r3, [r1, #4]
 801638c:	781b      	ldrb	r3, [r3, #0]
 801638e:	b134      	cbz	r4, 801639e <node_convert_integer+0x1aa>
 8016390:	6861      	ldr	r1, [r4, #4]
 8016392:	b361      	cbz	r1, 80163ee <node_convert_integer+0x1fa>
 8016394:	8864      	ldrh	r4, [r4, #2]
 8016396:	b114      	cbz	r4, 801639e <node_convert_integer+0x1aa>
 8016398:	6849      	ldr	r1, [r1, #4]
 801639a:	f991 4000 	ldrsb.w	r4, [r1]
 801639e:	eeb4 7a67 	vcmp.f32	s14, s15
 80163a2:	6880      	ldr	r0, [r0, #8]
 80163a4:	68a9      	ldr	r1, [r5, #8]
 80163a6:	9400      	str	r4, [sp, #0]
 80163a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80163ac:	d103      	bne.n	80163b6 <node_convert_integer+0x1c2>
 80163ae:	f104 0580 	add.w	r5, r4, #128	; 0x80
 80163b2:	42ab      	cmp	r3, r5
 80163b4:	d025      	beq.n	8016402 <node_convert_integer+0x20e>
 80163b6:	f002 f85d 	bl	8018474 <forward_lite_node_convert_integer_iu8os8>
 80163ba:	b002      	add	sp, #8
 80163bc:	bd70      	pop	{r4, r5, r6, pc}
 80163be:	461d      	mov	r5, r3
 80163c0:	e786      	b.n	80162d0 <node_convert_integer+0xdc>
 80163c2:	2201      	movs	r2, #1
 80163c4:	e734      	b.n	8016230 <node_convert_integer+0x3c>
 80163c6:	ee06 4a90 	vmov	s13, r4
 80163ca:	e78e      	b.n	80162ea <node_convert_integer+0xf6>
 80163cc:	ee06 0a90 	vmov	s13, r0
 80163d0:	e78b      	b.n	80162ea <node_convert_integer+0xf6>
 80163d2:	ee06 3a90 	vmov	s13, r3
 80163d6:	e788      	b.n	80162ea <node_convert_integer+0xf6>
 80163d8:	462b      	mov	r3, r5
 80163da:	2c00      	cmp	r4, #0
 80163dc:	f47f af5a 	bne.w	8016294 <node_convert_integer+0xa0>
 80163e0:	e760      	b.n	80162a4 <node_convert_integer+0xb0>
 80163e2:	462b      	mov	r3, r5
 80163e4:	2c00      	cmp	r4, #0
 80163e6:	d1b5      	bne.n	8016354 <node_convert_integer+0x160>
 80163e8:	e7bb      	b.n	8016362 <node_convert_integer+0x16e>
 80163ea:	4605      	mov	r5, r0
 80163ec:	e770      	b.n	80162d0 <node_convert_integer+0xdc>
 80163ee:	460c      	mov	r4, r1
 80163f0:	e7d5      	b.n	801639e <node_convert_integer+0x1aa>
 80163f2:	462c      	mov	r4, r5
 80163f4:	e7b5      	b.n	8016362 <node_convert_integer+0x16e>
 80163f6:	462c      	mov	r4, r5
 80163f8:	e754      	b.n	80162a4 <node_convert_integer+0xb0>
 80163fa:	460b      	mov	r3, r1
 80163fc:	2c00      	cmp	r4, #0
 80163fe:	d1c7      	bne.n	8016390 <node_convert_integer+0x19c>
 8016400:	e7cd      	b.n	801639e <node_convert_integer+0x1aa>
 8016402:	f002 f877 	bl	80184f4 <forward_lite_node_convert_integer_iu8os8_fast>
 8016406:	e750      	b.n	80162aa <node_convert_integer+0xb6>
 8016408:	f002 f8d6 	bl	80185b8 <forward_lite_node_convert_integer_is8ou8_fast>
 801640c:	e74d      	b.n	80162aa <node_convert_integer+0xb6>
 801640e:	2300      	movs	r3, #0
 8016410:	685b      	ldr	r3, [r3, #4]
 8016412:	deff      	udf	#255	; 0xff
 8016414:	00000000 	.word	0x00000000
 8016418:	3efffffc 	.word	0x3efffffc

0801641c <core_init>:
 801641c:	2001      	movs	r0, #1
 801641e:	4770      	bx	lr

08016420 <core_get_error>:
 8016420:	4603      	mov	r3, r0
 8016422:	2200      	movs	r2, #0
 8016424:	6800      	ldr	r0, [r0, #0]
 8016426:	601a      	str	r2, [r3, #0]
 8016428:	4770      	bx	lr
 801642a:	bf00      	nop

0801642c <core_set_error>:
 801642c:	4603      	mov	r3, r0
 801642e:	7800      	ldrb	r0, [r0, #0]
 8016430:	b108      	cbz	r0, 8016436 <core_set_error+0xa>
 8016432:	2000      	movs	r0, #0
 8016434:	4770      	bx	lr
 8016436:	7019      	strb	r1, [r3, #0]
 8016438:	2001      	movs	r0, #1
 801643a:	6819      	ldr	r1, [r3, #0]
 801643c:	f362 211f 	bfi	r1, r2, #8, #24
 8016440:	6019      	str	r1, [r3, #0]
 8016442:	4770      	bx	lr

08016444 <forward_sm>:
 8016444:	6982      	ldr	r2, [r0, #24]
 8016446:	8813      	ldrh	r3, [r2, #0]
 8016448:	2b00      	cmp	r3, #0
 801644a:	d078      	beq.n	801653e <forward_sm+0xfa>
 801644c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016450:	ed2d 8b04 	vpush	{d8-d9}
 8016454:	6852      	ldr	r2, [r2, #4]
 8016456:	b085      	sub	sp, #20
 8016458:	6854      	ldr	r4, [r2, #4]
 801645a:	b104      	cbz	r4, 801645e <forward_sm+0x1a>
 801645c:	6824      	ldr	r4, [r4, #0]
 801645e:	2b01      	cmp	r3, #1
 8016460:	d072      	beq.n	8016548 <forward_sm+0x104>
 8016462:	6913      	ldr	r3, [r2, #16]
 8016464:	2b00      	cmp	r3, #0
 8016466:	d072      	beq.n	801654e <forward_sm+0x10a>
 8016468:	681e      	ldr	r6, [r3, #0]
 801646a:	68a3      	ldr	r3, [r4, #8]
 801646c:	68e0      	ldr	r0, [r4, #12]
 801646e:	68f2      	ldr	r2, [r6, #12]
 8016470:	0a1b      	lsrs	r3, r3, #8
 8016472:	6845      	ldr	r5, [r0, #4]
 8016474:	6857      	ldr	r7, [r2, #4]
 8016476:	d064      	beq.n	8016542 <forward_sm+0xfe>
 8016478:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 801647c:	2201      	movs	r2, #1
 801647e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8016482:	4298      	cmp	r0, r3
 8016484:	fb01 f202 	mul.w	r2, r1, r2
 8016488:	d1f9      	bne.n	801647e <forward_sm+0x3a>
 801648a:	ea4f 0982 	mov.w	r9, r2, lsl #2
 801648e:	69a2      	ldr	r2, [r4, #24]
 8016490:	69b3      	ldr	r3, [r6, #24]
 8016492:	6892      	ldr	r2, [r2, #8]
 8016494:	f8d3 8008 	ldr.w	r8, [r3, #8]
 8016498:	eb02 0309 	add.w	r3, r2, r9
 801649c:	429a      	cmp	r2, r3
 801649e:	9301      	str	r3, [sp, #4]
 80164a0:	d248      	bcs.n	8016534 <forward_sm+0xf0>
 80164a2:	00bb      	lsls	r3, r7, #2
 80164a4:	2d01      	cmp	r5, #1
 80164a6:	eb02 0785 	add.w	r7, r2, r5, lsl #2
 80164aa:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 80164ae:	9303      	str	r3, [sp, #12]
 80164b0:	ea4f 0385 	mov.w	r3, r5, lsl #2
 80164b4:	463e      	mov	r6, r7
 80164b6:	ed92 8a00 	vldr	s16, [r2]
 80164ba:	9302      	str	r3, [sp, #8]
 80164bc:	d937      	bls.n	801652e <forward_sm+0xea>
 80164be:	1d13      	adds	r3, r2, #4
 80164c0:	ecf3 7a01 	vldmia	r3!, {s15}
 80164c4:	429e      	cmp	r6, r3
 80164c6:	fe88 8a27 	vmaxnm.f32	s16, s16, s15
 80164ca:	d1f9      	bne.n	80164c0 <forward_sm+0x7c>
 80164cc:	4692      	mov	sl, r2
 80164ce:	46c3      	mov	fp, r8
 80164d0:	46c1      	mov	r9, r8
 80164d2:	eddf 8a20 	vldr	s17, [pc, #128]	; 8016554 <forward_sm+0x110>
 80164d6:	2400      	movs	r4, #0
 80164d8:	ecba 0a01 	vldmia	sl!, {s0}
 80164dc:	3401      	adds	r4, #1
 80164de:	ee30 0a48 	vsub.f32	s0, s0, s16
 80164e2:	f007 f999 	bl	801d818 <expf>
 80164e6:	42a5      	cmp	r5, r4
 80164e8:	ee78 8a80 	vadd.f32	s17, s17, s0
 80164ec:	eca9 0a01 	vstmia	r9!, {s0}
 80164f0:	d8f2      	bhi.n	80164d8 <forward_sm+0x94>
 80164f2:	eef5 8a40 	vcmp.f32	s17, #0.0
 80164f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80164fa:	d00b      	beq.n	8016514 <forward_sm+0xd0>
 80164fc:	ee89 7a28 	vdiv.f32	s14, s18, s17
 8016500:	2300      	movs	r3, #0
 8016502:	eddb 7a00 	vldr	s15, [fp]
 8016506:	3301      	adds	r3, #1
 8016508:	429d      	cmp	r5, r3
 801650a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801650e:	eceb 7a01 	vstmia	fp!, {s15}
 8016512:	d8f6      	bhi.n	8016502 <forward_sm+0xbe>
 8016514:	9b03      	ldr	r3, [sp, #12]
 8016516:	463a      	mov	r2, r7
 8016518:	9901      	ldr	r1, [sp, #4]
 801651a:	4498      	add	r8, r3
 801651c:	9b02      	ldr	r3, [sp, #8]
 801651e:	42b9      	cmp	r1, r7
 8016520:	441e      	add	r6, r3
 8016522:	d907      	bls.n	8016534 <forward_sm+0xf0>
 8016524:	2d01      	cmp	r5, #1
 8016526:	441f      	add	r7, r3
 8016528:	ed92 8a00 	vldr	s16, [r2]
 801652c:	d8c7      	bhi.n	80164be <forward_sm+0x7a>
 801652e:	2d00      	cmp	r5, #0
 8016530:	d0f0      	beq.n	8016514 <forward_sm+0xd0>
 8016532:	e7cb      	b.n	80164cc <forward_sm+0x88>
 8016534:	b005      	add	sp, #20
 8016536:	ecbd 8b04 	vpop	{d8-d9}
 801653a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801653e:	685b      	ldr	r3, [r3, #4]
 8016540:	deff      	udf	#255	; 0xff
 8016542:	f04f 0904 	mov.w	r9, #4
 8016546:	e7a2      	b.n	801648e <forward_sm+0x4a>
 8016548:	2300      	movs	r3, #0
 801654a:	685b      	ldr	r3, [r3, #4]
 801654c:	deff      	udf	#255	; 0xff
 801654e:	68db      	ldr	r3, [r3, #12]
 8016550:	deff      	udf	#255	; 0xff
 8016552:	bf00      	nop
 8016554:	00000000 	.word	0x00000000

08016558 <forward_tile>:
 8016558:	6983      	ldr	r3, [r0, #24]
 801655a:	881a      	ldrh	r2, [r3, #0]
 801655c:	2a00      	cmp	r2, #0
 801655e:	d065      	beq.n	801662c <forward_tile+0xd4>
 8016560:	6859      	ldr	r1, [r3, #4]
 8016562:	684b      	ldr	r3, [r1, #4]
 8016564:	b103      	cbz	r3, 8016568 <forward_tile+0x10>
 8016566:	681b      	ldr	r3, [r3, #0]
 8016568:	2a01      	cmp	r2, #1
 801656a:	d061      	beq.n	8016630 <forward_tile+0xd8>
 801656c:	690a      	ldr	r2, [r1, #16]
 801656e:	2a00      	cmp	r2, #0
 8016570:	d061      	beq.n	8016636 <forward_tile+0xde>
 8016572:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016576:	69c4      	ldr	r4, [r0, #28]
 8016578:	b08b      	sub	sp, #44	; 0x2c
 801657a:	68d9      	ldr	r1, [r3, #12]
 801657c:	6810      	ldr	r0, [r2, #0]
 801657e:	f8d1 8008 	ldr.w	r8, [r1, #8]
 8016582:	68a2      	ldr	r2, [r4, #8]
 8016584:	68cc      	ldr	r4, [r1, #12]
 8016586:	6980      	ldr	r0, [r0, #24]
 8016588:	8895      	ldrh	r5, [r2, #4]
 801658a:	6887      	ldr	r7, [r0, #8]
 801658c:	8850      	ldrh	r0, [r2, #2]
 801658e:	9408      	str	r4, [sp, #32]
 8016590:	9003      	str	r0, [sp, #12]
 8016592:	e9d3 1305 	ldrd	r1, r3, [r3, #20]
 8016596:	689b      	ldr	r3, [r3, #8]
 8016598:	f8d1 a008 	ldr.w	sl, [r1, #8]
 801659c:	9304      	str	r3, [sp, #16]
 801659e:	8813      	ldrh	r3, [r2, #0]
 80165a0:	68ca      	ldr	r2, [r1, #12]
 80165a2:	9307      	str	r3, [sp, #28]
 80165a4:	9209      	str	r2, [sp, #36]	; 0x24
 80165a6:	2b00      	cmp	r3, #0
 80165a8:	d03d      	beq.n	8016626 <forward_tile+0xce>
 80165aa:	2c00      	cmp	r4, #0
 80165ac:	d03b      	beq.n	8016626 <forward_tile+0xce>
 80165ae:	fb05 f30a 	mul.w	r3, r5, sl
 80165b2:	9300      	str	r3, [sp, #0]
 80165b4:	2300      	movs	r3, #0
 80165b6:	9305      	str	r3, [sp, #20]
 80165b8:	2300      	movs	r3, #0
 80165ba:	9302      	str	r3, [sp, #8]
 80165bc:	9306      	str	r3, [sp, #24]
 80165be:	9b03      	ldr	r3, [sp, #12]
 80165c0:	b30b      	cbz	r3, 8016606 <forward_tile+0xae>
 80165c2:	2300      	movs	r3, #0
 80165c4:	9301      	str	r3, [sp, #4]
 80165c6:	f1b8 0f00 	cmp.w	r8, #0
 80165ca:	d016      	beq.n	80165fa <forward_tile+0xa2>
 80165cc:	9b04      	ldr	r3, [sp, #16]
 80165ce:	2600      	movs	r6, #0
 80165d0:	9a02      	ldr	r2, [sp, #8]
 80165d2:	eb03 0b02 	add.w	fp, r3, r2
 80165d6:	b165      	cbz	r5, 80165f2 <forward_tile+0x9a>
 80165d8:	46b9      	mov	r9, r7
 80165da:	2400      	movs	r4, #0
 80165dc:	3401      	adds	r4, #1
 80165de:	4648      	mov	r0, r9
 80165e0:	4652      	mov	r2, sl
 80165e2:	4659      	mov	r1, fp
 80165e4:	f007 fb46 	bl	801dc74 <memcpy>
 80165e8:	42ac      	cmp	r4, r5
 80165ea:	44d1      	add	r9, sl
 80165ec:	d1f6      	bne.n	80165dc <forward_tile+0x84>
 80165ee:	9b00      	ldr	r3, [sp, #0]
 80165f0:	441f      	add	r7, r3
 80165f2:	3601      	adds	r6, #1
 80165f4:	44d3      	add	fp, sl
 80165f6:	45b0      	cmp	r8, r6
 80165f8:	d1ed      	bne.n	80165d6 <forward_tile+0x7e>
 80165fa:	9b01      	ldr	r3, [sp, #4]
 80165fc:	9a03      	ldr	r2, [sp, #12]
 80165fe:	3301      	adds	r3, #1
 8016600:	4293      	cmp	r3, r2
 8016602:	9301      	str	r3, [sp, #4]
 8016604:	d1df      	bne.n	80165c6 <forward_tile+0x6e>
 8016606:	9a02      	ldr	r2, [sp, #8]
 8016608:	9909      	ldr	r1, [sp, #36]	; 0x24
 801660a:	9b06      	ldr	r3, [sp, #24]
 801660c:	440a      	add	r2, r1
 801660e:	3301      	adds	r3, #1
 8016610:	9202      	str	r2, [sp, #8]
 8016612:	9a08      	ldr	r2, [sp, #32]
 8016614:	9306      	str	r3, [sp, #24]
 8016616:	429a      	cmp	r2, r3
 8016618:	d1d1      	bne.n	80165be <forward_tile+0x66>
 801661a:	9b05      	ldr	r3, [sp, #20]
 801661c:	9a07      	ldr	r2, [sp, #28]
 801661e:	3301      	adds	r3, #1
 8016620:	429a      	cmp	r2, r3
 8016622:	9305      	str	r3, [sp, #20]
 8016624:	d1c8      	bne.n	80165b8 <forward_tile+0x60>
 8016626:	b00b      	add	sp, #44	; 0x2c
 8016628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801662c:	6853      	ldr	r3, [r2, #4]
 801662e:	deff      	udf	#255	; 0xff
 8016630:	2300      	movs	r3, #0
 8016632:	685b      	ldr	r3, [r3, #4]
 8016634:	deff      	udf	#255	; 0xff
 8016636:	6993      	ldr	r3, [r2, #24]
 8016638:	deff      	udf	#255	; 0xff
 801663a:	bf00      	nop

0801663c <forward_pad>:
 801663c:	6982      	ldr	r2, [r0, #24]
 801663e:	8813      	ldrh	r3, [r2, #0]
 8016640:	2b00      	cmp	r3, #0
 8016642:	d052      	beq.n	80166ea <forward_pad+0xae>
 8016644:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016648:	ed2d 8b02 	vpush	{d8}
 801664c:	6852      	ldr	r2, [r2, #4]
 801664e:	b091      	sub	sp, #68	; 0x44
 8016650:	6857      	ldr	r7, [r2, #4]
 8016652:	b107      	cbz	r7, 8016656 <forward_pad+0x1a>
 8016654:	683f      	ldr	r7, [r7, #0]
 8016656:	2b01      	cmp	r3, #1
 8016658:	f000 81e7 	beq.w	8016a2a <forward_pad+0x3ee>
 801665c:	6913      	ldr	r3, [r2, #16]
 801665e:	2b00      	cmp	r3, #0
 8016660:	f000 81e1 	beq.w	8016a26 <forward_pad+0x3ea>
 8016664:	681d      	ldr	r5, [r3, #0]
 8016666:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 801666a:	68aa      	ldr	r2, [r5, #8]
 801666c:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801666e:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 8016672:	f8de 100c 	ldr.w	r1, [lr, #12]
 8016676:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 801667a:	bf38      	it	cc
 801667c:	2201      	movcc	r2, #1
 801667e:	9102      	str	r1, [sp, #8]
 8016680:	bf28      	it	cs
 8016682:	f8da 2010 	ldrcs.w	r2, [sl, #16]
 8016686:	f9b6 1000 	ldrsh.w	r1, [r6]
 801668a:	f9b6 4008 	ldrsh.w	r4, [r6, #8]
 801668e:	f9b6 900c 	ldrsh.w	r9, [r6, #12]
 8016692:	9103      	str	r1, [sp, #12]
 8016694:	9201      	str	r2, [sp, #4]
 8016696:	f9b6 1004 	ldrsh.w	r1, [r6, #4]
 801669a:	7f03      	ldrb	r3, [r0, #28]
 801669c:	e9d5 6205 	ldrd	r6, r2, [r5, #20]
 80166a0:	2b01      	cmp	r3, #1
 80166a2:	6895      	ldr	r5, [r2, #8]
 80166a4:	f8d6 b008 	ldr.w	fp, [r6, #8]
 80166a8:	e9d7 2c05 	ldrd	r2, ip, [r7, #20]
 80166ac:	68f7      	ldr	r7, [r6, #12]
 80166ae:	f8dc 8008 	ldr.w	r8, [ip, #8]
 80166b2:	fb07 f404 	mul.w	r4, r7, r4
 80166b6:	463e      	mov	r6, r7
 80166b8:	9708      	str	r7, [sp, #32]
 80166ba:	9f03      	ldr	r7, [sp, #12]
 80166bc:	940d      	str	r4, [sp, #52]	; 0x34
 80166be:	fb06 f607 	mul.w	r6, r6, r7
 80166c2:	68d4      	ldr	r4, [r2, #12]
 80166c4:	fb0b f709 	mul.w	r7, fp, r9
 80166c8:	9405      	str	r4, [sp, #20]
 80166ca:	960c      	str	r6, [sp, #48]	; 0x30
 80166cc:	6894      	ldr	r4, [r2, #8]
 80166ce:	fb0b f601 	mul.w	r6, fp, r1
 80166d2:	d00c      	beq.n	80166ee <forward_pad+0xb2>
 80166d4:	2b02      	cmp	r3, #2
 80166d6:	f000 8106 	beq.w	80168e6 <forward_pad+0x2aa>
 80166da:	2b00      	cmp	r3, #0
 80166dc:	f000 80a8 	beq.w	8016830 <forward_pad+0x1f4>
 80166e0:	b011      	add	sp, #68	; 0x44
 80166e2:	ecbd 8b02 	vpop	{d8}
 80166e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80166ea:	685b      	ldr	r3, [r3, #4]
 80166ec:	deff      	udf	#255	; 0xff
 80166ee:	f8da 300c 	ldr.w	r3, [sl, #12]
 80166f2:	930e      	str	r3, [sp, #56]	; 0x38
 80166f4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80166f6:	eb05 0903 	add.w	r9, r5, r3
 80166fa:	9b02      	ldr	r3, [sp, #8]
 80166fc:	2b00      	cmp	r3, #0
 80166fe:	dd6a      	ble.n	80167d6 <forward_pad+0x19a>
 8016700:	f8de 3008 	ldr.w	r3, [lr, #8]
 8016704:	ee08 8a10 	vmov	s16, r8
 8016708:	9805      	ldr	r0, [sp, #20]
 801670a:	4419      	add	r1, r3
 801670c:	f8da 2008 	ldr.w	r2, [sl, #8]
 8016710:	4407      	add	r7, r0
 8016712:	9801      	ldr	r0, [sp, #4]
 8016714:	950f      	str	r5, [sp, #60]	; 0x3c
 8016716:	fb01 f000 	mul.w	r0, r1, r0
 801671a:	4601      	mov	r1, r0
 801671c:	9007      	str	r0, [sp, #28]
 801671e:	19b8      	adds	r0, r7, r6
 8016720:	900a      	str	r0, [sp, #40]	; 0x28
 8016722:	eb09 0006 	add.w	r0, r9, r6
 8016726:	9e03      	ldr	r6, [sp, #12]
 8016728:	9001      	str	r0, [sp, #4]
 801672a:	4608      	mov	r0, r1
 801672c:	4611      	mov	r1, r2
 801672e:	fb02 0206 	mla	r2, r2, r6, r0
 8016732:	460f      	mov	r7, r1
 8016734:	fb0b 5202 	mla	r2, fp, r2, r5
 8016738:	9204      	str	r2, [sp, #16]
 801673a:	1e9a      	subs	r2, r3, #2
 801673c:	fb04 f303 	mul.w	r3, r4, r3
 8016740:	930b      	str	r3, [sp, #44]	; 0x2c
 8016742:	fb04 8302 	mla	r3, r4, r2, r8
 8016746:	9303      	str	r3, [sp, #12]
 8016748:	fb0b f301 	mul.w	r3, fp, r1
 801674c:	9309      	str	r3, [sp, #36]	; 0x24
 801674e:	2300      	movs	r3, #0
 8016750:	9306      	str	r3, [sp, #24]
 8016752:	f1cb 0300 	rsb	r3, fp, #0
 8016756:	4698      	mov	r8, r3
 8016758:	9b01      	ldr	r3, [sp, #4]
 801675a:	454b      	cmp	r3, r9
 801675c:	d00b      	beq.n	8016776 <forward_pad+0x13a>
 801675e:	ee18 5a10 	vmov	r5, s16
 8016762:	4443      	add	r3, r8
 8016764:	4425      	add	r5, r4
 8016766:	4622      	mov	r2, r4
 8016768:	4618      	mov	r0, r3
 801676a:	4629      	mov	r1, r5
 801676c:	f007 fa82 	bl	801dc74 <memcpy>
 8016770:	4548      	cmp	r0, r9
 8016772:	4603      	mov	r3, r0
 8016774:	d1f5      	bne.n	8016762 <forward_pad+0x126>
 8016776:	ee18 3a10 	vmov	r3, s16
 801677a:	9a05      	ldr	r2, [sp, #20]
 801677c:	ee18 1a10 	vmov	r1, s16
 8016780:	9801      	ldr	r0, [sp, #4]
 8016782:	4413      	add	r3, r2
 8016784:	ee08 3a10 	vmov	s16, r3
 8016788:	f007 fa74 	bl	801dc74 <memcpy>
 801678c:	9b07      	ldr	r3, [sp, #28]
 801678e:	429f      	cmp	r7, r3
 8016790:	dd0d      	ble.n	80167ae <forward_pad+0x172>
 8016792:	461d      	mov	r5, r3
 8016794:	e9dd a603 	ldrd	sl, r6, [sp, #12]
 8016798:	3501      	adds	r5, #1
 801679a:	4651      	mov	r1, sl
 801679c:	4630      	mov	r0, r6
 801679e:	4622      	mov	r2, r4
 80167a0:	f007 fa68 	bl	801dc74 <memcpy>
 80167a4:	42af      	cmp	r7, r5
 80167a6:	ebaa 0a04 	sub.w	sl, sl, r4
 80167aa:	445e      	add	r6, fp
 80167ac:	d1f4      	bne.n	8016798 <forward_pad+0x15c>
 80167ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80167b0:	9901      	ldr	r1, [sp, #4]
 80167b2:	4491      	add	r9, r2
 80167b4:	9b06      	ldr	r3, [sp, #24]
 80167b6:	4411      	add	r1, r2
 80167b8:	9a04      	ldr	r2, [sp, #16]
 80167ba:	3301      	adds	r3, #1
 80167bc:	9101      	str	r1, [sp, #4]
 80167be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80167c0:	9306      	str	r3, [sp, #24]
 80167c2:	440a      	add	r2, r1
 80167c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80167c6:	9204      	str	r2, [sp, #16]
 80167c8:	9a03      	ldr	r2, [sp, #12]
 80167ca:	440a      	add	r2, r1
 80167cc:	9203      	str	r2, [sp, #12]
 80167ce:	9a02      	ldr	r2, [sp, #8]
 80167d0:	429a      	cmp	r2, r3
 80167d2:	d1c1      	bne.n	8016758 <forward_pad+0x11c>
 80167d4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80167d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80167d8:	eb05 0443 	add.w	r4, r5, r3, lsl #1
 80167dc:	42a5      	cmp	r5, r4
 80167de:	d00c      	beq.n	80167fa <forward_pad+0x1be>
 80167e0:	9b08      	ldr	r3, [sp, #32]
 80167e2:	462e      	mov	r6, r5
 80167e4:	425f      	negs	r7, r3
 80167e6:	4698      	mov	r8, r3
 80167e8:	4621      	mov	r1, r4
 80167ea:	4630      	mov	r0, r6
 80167ec:	443c      	add	r4, r7
 80167ee:	4446      	add	r6, r8
 80167f0:	4642      	mov	r2, r8
 80167f2:	f007 fa3f 	bl	801dc74 <memcpy>
 80167f6:	42a6      	cmp	r6, r4
 80167f8:	d1f6      	bne.n	80167e8 <forward_pad+0x1ac>
 80167fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80167fc:	9a08      	ldr	r2, [sp, #32]
 80167fe:	3b01      	subs	r3, #1
 8016800:	fb02 5503 	mla	r5, r2, r3, r5
 8016804:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8016806:	eba5 0443 	sub.w	r4, r5, r3, lsl #1
 801680a:	42a5      	cmp	r5, r4
 801680c:	f43f af68 	beq.w	80166e0 <forward_pad+0xa4>
 8016810:	4617      	mov	r7, r2
 8016812:	4256      	negs	r6, r2
 8016814:	4621      	mov	r1, r4
 8016816:	4628      	mov	r0, r5
 8016818:	443c      	add	r4, r7
 801681a:	4435      	add	r5, r6
 801681c:	463a      	mov	r2, r7
 801681e:	f007 fa29 	bl	801dc74 <memcpy>
 8016822:	42a5      	cmp	r5, r4
 8016824:	d1f6      	bne.n	8016814 <forward_pad+0x1d8>
 8016826:	b011      	add	sp, #68	; 0x44
 8016828:	ecbd 8b02 	vpop	{d8}
 801682c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016830:	f8dc 1000 	ldr.w	r1, [ip]
 8016834:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8016836:	f3c1 11c6 	ubfx	r1, r1, #7, #7
 801683a:	2908      	cmp	r1, #8
 801683c:	f000 80b5 	beq.w	80169aa <forward_pad+0x36e>
 8016840:	f8d2 9004 	ldr.w	r9, [r2, #4]
 8016844:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8016846:	2a00      	cmp	r2, #0
 8016848:	dd0a      	ble.n	8016860 <forward_pad+0x224>
 801684a:	4693      	mov	fp, r2
 801684c:	469a      	mov	sl, r3
 801684e:	44ca      	add	sl, r9
 8016850:	4628      	mov	r0, r5
 8016852:	464a      	mov	r2, r9
 8016854:	68a1      	ldr	r1, [r4, #8]
 8016856:	f007 fa0d 	bl	801dc74 <memcpy>
 801685a:	45d3      	cmp	fp, sl
 801685c:	444d      	add	r5, r9
 801685e:	dcf6      	bgt.n	801684e <forward_pad+0x212>
 8016860:	9b02      	ldr	r3, [sp, #8]
 8016862:	2b00      	cmp	r3, #0
 8016864:	dd2c      	ble.n	80168c0 <forward_pad+0x284>
 8016866:	f04f 0a00 	mov.w	sl, #0
 801686a:	f8dd b014 	ldr.w	fp, [sp, #20]
 801686e:	f8cd a004 	str.w	sl, [sp, #4]
 8016872:	2e00      	cmp	r6, #0
 8016874:	dd0a      	ble.n	801688c <forward_pad+0x250>
 8016876:	f04f 0a00 	mov.w	sl, #0
 801687a:	44ca      	add	sl, r9
 801687c:	4628      	mov	r0, r5
 801687e:	464a      	mov	r2, r9
 8016880:	68a1      	ldr	r1, [r4, #8]
 8016882:	f007 f9f7 	bl	801dc74 <memcpy>
 8016886:	4556      	cmp	r6, sl
 8016888:	444d      	add	r5, r9
 801688a:	dcf6      	bgt.n	801687a <forward_pad+0x23e>
 801688c:	4641      	mov	r1, r8
 801688e:	4628      	mov	r0, r5
 8016890:	465a      	mov	r2, fp
 8016892:	44d8      	add	r8, fp
 8016894:	f007 f9ee 	bl	801dc74 <memcpy>
 8016898:	2f00      	cmp	r7, #0
 801689a:	445d      	add	r5, fp
 801689c:	dd0a      	ble.n	80168b4 <forward_pad+0x278>
 801689e:	f04f 0a00 	mov.w	sl, #0
 80168a2:	44ca      	add	sl, r9
 80168a4:	4628      	mov	r0, r5
 80168a6:	464a      	mov	r2, r9
 80168a8:	68a1      	ldr	r1, [r4, #8]
 80168aa:	f007 f9e3 	bl	801dc74 <memcpy>
 80168ae:	4557      	cmp	r7, sl
 80168b0:	444d      	add	r5, r9
 80168b2:	dcf6      	bgt.n	80168a2 <forward_pad+0x266>
 80168b4:	9b01      	ldr	r3, [sp, #4]
 80168b6:	9a02      	ldr	r2, [sp, #8]
 80168b8:	3301      	adds	r3, #1
 80168ba:	429a      	cmp	r2, r3
 80168bc:	9301      	str	r3, [sp, #4]
 80168be:	d1d8      	bne.n	8016872 <forward_pad+0x236>
 80168c0:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80168c2:	2f00      	cmp	r7, #0
 80168c4:	f77f af0c 	ble.w	80166e0 <forward_pad+0xa4>
 80168c8:	2600      	movs	r6, #0
 80168ca:	444e      	add	r6, r9
 80168cc:	4628      	mov	r0, r5
 80168ce:	464a      	mov	r2, r9
 80168d0:	68a1      	ldr	r1, [r4, #8]
 80168d2:	f007 f9cf 	bl	801dc74 <memcpy>
 80168d6:	42b7      	cmp	r7, r6
 80168d8:	444d      	add	r5, r9
 80168da:	dcf6      	bgt.n	80168ca <forward_pad+0x28e>
 80168dc:	b011      	add	sp, #68	; 0x44
 80168de:	ecbd 8b02 	vpop	{d8}
 80168e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80168e6:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 80168e8:	9b02      	ldr	r3, [sp, #8]
 80168ea:	442f      	add	r7, r5
 80168ec:	2b00      	cmp	r3, #0
 80168ee:	9706      	str	r7, [sp, #24]
 80168f0:	dd32      	ble.n	8016958 <forward_pad+0x31c>
 80168f2:	fb04 f309 	mul.w	r3, r4, r9
 80168f6:	9507      	str	r5, [sp, #28]
 80168f8:	9304      	str	r3, [sp, #16]
 80168fa:	2300      	movs	r3, #0
 80168fc:	9301      	str	r3, [sp, #4]
 80168fe:	2e00      	cmp	r6, #0
 8016900:	dd09      	ble.n	8016916 <forward_pad+0x2da>
 8016902:	2500      	movs	r5, #0
 8016904:	4425      	add	r5, r4
 8016906:	4638      	mov	r0, r7
 8016908:	4622      	mov	r2, r4
 801690a:	4641      	mov	r1, r8
 801690c:	f007 f9b2 	bl	801dc74 <memcpy>
 8016910:	42ae      	cmp	r6, r5
 8016912:	4427      	add	r7, r4
 8016914:	dcf6      	bgt.n	8016904 <forward_pad+0x2c8>
 8016916:	9b05      	ldr	r3, [sp, #20]
 8016918:	4641      	mov	r1, r8
 801691a:	4638      	mov	r0, r7
 801691c:	461a      	mov	r2, r3
 801691e:	4498      	add	r8, r3
 8016920:	441f      	add	r7, r3
 8016922:	f007 f9a7 	bl	801dc74 <memcpy>
 8016926:	f1b9 0f00 	cmp.w	r9, #0
 801692a:	eba8 0a04 	sub.w	sl, r8, r4
 801692e:	dd0c      	ble.n	801694a <forward_pad+0x30e>
 8016930:	46bb      	mov	fp, r7
 8016932:	2500      	movs	r5, #0
 8016934:	3501      	adds	r5, #1
 8016936:	4658      	mov	r0, fp
 8016938:	4622      	mov	r2, r4
 801693a:	4651      	mov	r1, sl
 801693c:	f007 f99a 	bl	801dc74 <memcpy>
 8016940:	45a9      	cmp	r9, r5
 8016942:	44a3      	add	fp, r4
 8016944:	d1f6      	bne.n	8016934 <forward_pad+0x2f8>
 8016946:	9b04      	ldr	r3, [sp, #16]
 8016948:	441f      	add	r7, r3
 801694a:	9b01      	ldr	r3, [sp, #4]
 801694c:	9a02      	ldr	r2, [sp, #8]
 801694e:	3301      	adds	r3, #1
 8016950:	429a      	cmp	r2, r3
 8016952:	9301      	str	r3, [sp, #4]
 8016954:	d1d3      	bne.n	80168fe <forward_pad+0x2c2>
 8016956:	9d07      	ldr	r5, [sp, #28]
 8016958:	9b06      	ldr	r3, [sp, #24]
 801695a:	429d      	cmp	r5, r3
 801695c:	d00a      	beq.n	8016974 <forward_pad+0x338>
 801695e:	461f      	mov	r7, r3
 8016960:	462c      	mov	r4, r5
 8016962:	9e08      	ldr	r6, [sp, #32]
 8016964:	4620      	mov	r0, r4
 8016966:	4434      	add	r4, r6
 8016968:	4632      	mov	r2, r6
 801696a:	4639      	mov	r1, r7
 801696c:	f007 f982 	bl	801dc74 <memcpy>
 8016970:	42a7      	cmp	r7, r4
 8016972:	d1f7      	bne.n	8016964 <forward_pad+0x328>
 8016974:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8016976:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801697a:	4413      	add	r3, r2
 801697c:	9a08      	ldr	r2, [sp, #32]
 801697e:	3b01      	subs	r3, #1
 8016980:	fb02 5503 	mla	r5, r2, r3, r5
 8016984:	442c      	add	r4, r5
 8016986:	42a5      	cmp	r5, r4
 8016988:	f43f aeaa 	beq.w	80166e0 <forward_pad+0xa4>
 801698c:	4617      	mov	r7, r2
 801698e:	4256      	negs	r6, r2
 8016990:	4620      	mov	r0, r4
 8016992:	4434      	add	r4, r6
 8016994:	463a      	mov	r2, r7
 8016996:	4629      	mov	r1, r5
 8016998:	f007 f96c 	bl	801dc74 <memcpy>
 801699c:	42a5      	cmp	r5, r4
 801699e:	d1f7      	bne.n	8016990 <forward_pad+0x354>
 80169a0:	b011      	add	sp, #68	; 0x44
 80169a2:	ecbd 8b02 	vpop	{d8}
 80169a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80169aa:	68a2      	ldr	r2, [r4, #8]
 80169ac:	4629      	mov	r1, r5
 80169ae:	9301      	str	r3, [sp, #4]
 80169b0:	f992 9000 	ldrsb.w	r9, [r2]
 80169b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80169b6:	4648      	mov	r0, r9
 80169b8:	18ac      	adds	r4, r5, r2
 80169ba:	9403      	str	r4, [sp, #12]
 80169bc:	f005 fa3e 	bl	801be3c <st_int8_fill>
 80169c0:	9b02      	ldr	r3, [sp, #8]
 80169c2:	2b00      	cmp	r3, #0
 80169c4:	dd25      	ble.n	8016a12 <forward_pad+0x3d6>
 80169c6:	9b01      	ldr	r3, [sp, #4]
 80169c8:	eb06 0a07 	add.w	sl, r6, r7
 80169cc:	4625      	mov	r5, r4
 80169ce:	9601      	str	r6, [sp, #4]
 80169d0:	469b      	mov	fp, r3
 80169d2:	9b05      	ldr	r3, [sp, #20]
 80169d4:	4434      	add	r4, r6
 80169d6:	449a      	add	sl, r3
 80169d8:	461e      	mov	r6, r3
 80169da:	4629      	mov	r1, r5
 80169dc:	9a01      	ldr	r2, [sp, #4]
 80169de:	4648      	mov	r0, r9
 80169e0:	f10b 0b01 	add.w	fp, fp, #1
 80169e4:	f005 fa2a 	bl	801be3c <st_int8_fill>
 80169e8:	4621      	mov	r1, r4
 80169ea:	4640      	mov	r0, r8
 80169ec:	4632      	mov	r2, r6
 80169ee:	f005 fa8d 	bl	801bf0c <st_int8_copy>
 80169f2:	19a1      	adds	r1, r4, r6
 80169f4:	463a      	mov	r2, r7
 80169f6:	4648      	mov	r0, r9
 80169f8:	f005 fa20 	bl	801be3c <st_int8_fill>
 80169fc:	9b02      	ldr	r3, [sp, #8]
 80169fe:	4455      	add	r5, sl
 8016a00:	44b0      	add	r8, r6
 8016a02:	455b      	cmp	r3, fp
 8016a04:	4454      	add	r4, sl
 8016a06:	d1e8      	bne.n	80169da <forward_pad+0x39e>
 8016a08:	461a      	mov	r2, r3
 8016a0a:	9b03      	ldr	r3, [sp, #12]
 8016a0c:	fb0a 3302 	mla	r3, sl, r2, r3
 8016a10:	9303      	str	r3, [sp, #12]
 8016a12:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8016a14:	4648      	mov	r0, r9
 8016a16:	9903      	ldr	r1, [sp, #12]
 8016a18:	b011      	add	sp, #68	; 0x44
 8016a1a:	ecbd 8b02 	vpop	{d8}
 8016a1e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a22:	f005 ba0b 	b.w	801be3c <st_int8_fill>
 8016a26:	68db      	ldr	r3, [r3, #12]
 8016a28:	deff      	udf	#255	; 0xff
 8016a2a:	2300      	movs	r3, #0
 8016a2c:	685b      	ldr	r3, [r3, #4]
 8016a2e:	deff      	udf	#255	; 0xff

08016a30 <forward_upsample>:
 8016a30:	6983      	ldr	r3, [r0, #24]
 8016a32:	881a      	ldrh	r2, [r3, #0]
 8016a34:	2a00      	cmp	r2, #0
 8016a36:	f000 80dc 	beq.w	8016bf2 <forward_upsample+0x1c2>
 8016a3a:	6859      	ldr	r1, [r3, #4]
 8016a3c:	684b      	ldr	r3, [r1, #4]
 8016a3e:	b103      	cbz	r3, 8016a42 <forward_upsample+0x12>
 8016a40:	681b      	ldr	r3, [r3, #0]
 8016a42:	2a01      	cmp	r2, #1
 8016a44:	f000 819b 	beq.w	8016d7e <forward_upsample+0x34e>
 8016a48:	690a      	ldr	r2, [r1, #16]
 8016a4a:	2a00      	cmp	r2, #0
 8016a4c:	f000 819a 	beq.w	8016d84 <forward_upsample+0x354>
 8016a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016a54:	ed2d 8b04 	vpush	{d8-d9}
 8016a58:	f8d2 b000 	ldr.w	fp, [r2]
 8016a5c:	b087      	sub	sp, #28
 8016a5e:	68da      	ldr	r2, [r3, #12]
 8016a60:	699b      	ldr	r3, [r3, #24]
 8016a62:	68d1      	ldr	r1, [r2, #12]
 8016a64:	f8d3 8008 	ldr.w	r8, [r3, #8]
 8016a68:	6a03      	ldr	r3, [r0, #32]
 8016a6a:	6895      	ldr	r5, [r2, #8]
 8016a6c:	689b      	ldr	r3, [r3, #8]
 8016a6e:	9104      	str	r1, [sp, #16]
 8016a70:	edd3 8a00 	vldr	s17, [r3]
 8016a74:	f8db 100c 	ldr.w	r1, [fp, #12]
 8016a78:	edd3 7a01 	vldr	s15, [r3, #4]
 8016a7c:	f8db 3018 	ldr.w	r3, [fp, #24]
 8016a80:	9503      	str	r5, [sp, #12]
 8016a82:	689c      	ldr	r4, [r3, #8]
 8016a84:	6855      	ldr	r5, [r2, #4]
 8016a86:	7f03      	ldrb	r3, [r0, #28]
 8016a88:	68ca      	ldr	r2, [r1, #12]
 8016a8a:	688f      	ldr	r7, [r1, #8]
 8016a8c:	9202      	str	r2, [sp, #8]
 8016a8e:	2b03      	cmp	r3, #3
 8016a90:	f200 80aa 	bhi.w	8016be8 <forward_upsample+0x1b8>
 8016a94:	e8df f013 	tbh	[pc, r3, lsl #1]
 8016a98:	00b00106 	.word	0x00b00106
 8016a9c:	00af0004 	.word	0x00af0004
 8016aa0:	7f43      	ldrb	r3, [r0, #29]
 8016aa2:	2b00      	cmp	r3, #0
 8016aa4:	f040 815e 	bne.w	8016d64 <forward_upsample+0x334>
 8016aa8:	ed9f 0ab7 	vldr	s0, [pc, #732]	; 8016d88 <forward_upsample+0x358>
 8016aac:	eef0 1a40 	vmov.f32	s3, s0
 8016ab0:	9b02      	ldr	r3, [sp, #8]
 8016ab2:	2b00      	cmp	r3, #0
 8016ab4:	f000 8098 	beq.w	8016be8 <forward_upsample+0x1b8>
 8016ab8:	eef7 2a00 	vmov.f32	s5, #112	; 0x3f800000  1.0
 8016abc:	9b04      	ldr	r3, [sp, #16]
 8016abe:	ed9f 2ab2 	vldr	s4, [pc, #712]	; 8016d88 <forward_upsample+0x358>
 8016ac2:	ea4f 0e85 	mov.w	lr, r5, lsl #2
 8016ac6:	3b01      	subs	r3, #1
 8016ac8:	ee82 8aa8 	vdiv.f32	s16, s5, s17
 8016acc:	ee00 3a90 	vmov	s1, r3
 8016ad0:	9b03      	ldr	r3, [sp, #12]
 8016ad2:	1e5a      	subs	r2, r3, #1
 8016ad4:	fb05 f303 	mul.w	r3, r5, r3
 8016ad8:	ee82 1aa7 	vdiv.f32	s2, s5, s15
 8016adc:	ee03 2a10 	vmov	s6, r2
 8016ae0:	9304      	str	r3, [sp, #16]
 8016ae2:	2300      	movs	r3, #0
 8016ae4:	9301      	str	r3, [sp, #4]
 8016ae6:	eef8 0a60 	vcvt.f32.u32	s1, s1
 8016aea:	eeb8 3a43 	vcvt.f32.u32	s6, s6
 8016aee:	eddd 7a01 	vldr	s15, [sp, #4]
 8016af2:	9b04      	ldr	r3, [sp, #16]
 8016af4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8016af8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8016afc:	ee67 7a88 	vmul.f32	s15, s15, s16
 8016b00:	fec7 7a82 	vmaxnm.f32	s15, s15, s4
 8016b04:	fec7 7ae0 	vminnm.f32	s15, s15, s1
 8016b08:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 8016b0c:	eef4 7a60 	vcmp.f32	s15, s1
 8016b10:	eef8 3a47 	vcvt.f32.u32	s7, s14
 8016b14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016b18:	ee77 8ae3 	vsub.f32	s17, s15, s7
 8016b1c:	bf14      	ite	ne
 8016b1e:	469a      	movne	sl, r3
 8016b20:	f04f 0a00 	moveq.w	sl, #0
 8016b24:	2f00      	cmp	r7, #0
 8016b26:	d059      	beq.n	8016bdc <forward_upsample+0x1ac>
 8016b28:	ee72 7ae7 	vsub.f32	s15, s5, s15
 8016b2c:	ee17 2a10 	vmov	r2, s14
 8016b30:	9b03      	ldr	r3, [sp, #12]
 8016b32:	ea4f 0b8a 	mov.w	fp, sl, lsl #2
 8016b36:	f04f 0c00 	mov.w	ip, #0
 8016b3a:	ee77 3aa3 	vadd.f32	s7, s15, s7
 8016b3e:	fb03 f902 	mul.w	r9, r3, r2
 8016b42:	ee07 ca90 	vmov	s15, ip
 8016b46:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8016b4a:	ee37 7a61 	vsub.f32	s14, s14, s3
 8016b4e:	ee27 7a01 	vmul.f32	s14, s14, s2
 8016b52:	fe87 7a02 	vmaxnm.f32	s14, s14, s4
 8016b56:	fe87 7a43 	vminnm.f32	s14, s14, s6
 8016b5a:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8016b5e:	eeb4 7a43 	vcmp.f32	s14, s6
 8016b62:	ee32 5ac7 	vsub.f32	s10, s5, s14
 8016b66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8016b6a:	ee17 3a90 	vmov	r3, s15
 8016b6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016b72:	444b      	add	r3, r9
 8016b74:	ee37 7a66 	vsub.f32	s14, s14, s13
 8016b78:	ee35 5a26 	vadd.f32	s10, s10, s13
 8016b7c:	bf14      	ite	ne
 8016b7e:	462a      	movne	r2, r5
 8016b80:	2200      	moveq	r2, #0
 8016b82:	ee27 4a23 	vmul.f32	s8, s14, s7
 8016b86:	ee65 4a23 	vmul.f32	s9, s10, s7
 8016b8a:	ee28 7a87 	vmul.f32	s14, s17, s14
 8016b8e:	ee25 5a28 	vmul.f32	s10, s10, s17
 8016b92:	b1fd      	cbz	r5, 8016bd4 <forward_upsample+0x1a4>
 8016b94:	fb0e 8303 	mla	r3, lr, r3, r8
 8016b98:	eb02 010a 	add.w	r1, r2, sl
 8016b9c:	eb04 060e 	add.w	r6, r4, lr
 8016ba0:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 8016ba4:	eb03 000b 	add.w	r0, r3, fp
 8016ba8:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8016bac:	ecf2 7a01 	vldmia	r2!, {s15}
 8016bb0:	ecf3 5a01 	vldmia	r3!, {s11}
 8016bb4:	ee67 7a84 	vmul.f32	s15, s15, s8
 8016bb8:	ecb0 6a01 	vldmia	r0!, {s12}
 8016bbc:	ecf1 6a01 	vldmia	r1!, {s13}
 8016bc0:	eee5 7aa4 	vfma.f32	s15, s11, s9
 8016bc4:	eee6 7a05 	vfma.f32	s15, s12, s10
 8016bc8:	eee6 7a87 	vfma.f32	s15, s13, s14
 8016bcc:	ece4 7a01 	vstmia	r4!, {s15}
 8016bd0:	42b4      	cmp	r4, r6
 8016bd2:	d1eb      	bne.n	8016bac <forward_upsample+0x17c>
 8016bd4:	f10c 0c01 	add.w	ip, ip, #1
 8016bd8:	4567      	cmp	r7, ip
 8016bda:	d1b2      	bne.n	8016b42 <forward_upsample+0x112>
 8016bdc:	9b01      	ldr	r3, [sp, #4]
 8016bde:	9a02      	ldr	r2, [sp, #8]
 8016be0:	3301      	adds	r3, #1
 8016be2:	429a      	cmp	r2, r3
 8016be4:	9301      	str	r3, [sp, #4]
 8016be6:	d182      	bne.n	8016aee <forward_upsample+0xbe>
 8016be8:	b007      	add	sp, #28
 8016bea:	ecbd 8b04 	vpop	{d8-d9}
 8016bee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016bf2:	6853      	ldr	r3, [r2, #4]
 8016bf4:	deff      	udf	#255	; 0xff
 8016bf6:	e7fe      	b.n	8016bf6 <forward_upsample+0x1c6>
 8016bf8:	f890 2024 	ldrb.w	r2, [r0, #36]	; 0x24
 8016bfc:	2a03      	cmp	r2, #3
 8016bfe:	f200 80ae 	bhi.w	8016d5e <forward_upsample+0x32e>
 8016c02:	4b62      	ldr	r3, [pc, #392]	; (8016d8c <forward_upsample+0x35c>)
 8016c04:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8016c08:	ed93 8a00 	vldr	s16, [r3]
 8016c0c:	9b02      	ldr	r3, [sp, #8]
 8016c0e:	2b00      	cmp	r3, #0
 8016c10:	d0ea      	beq.n	8016be8 <forward_upsample+0x1b8>
 8016c12:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8016c16:	00ad      	lsls	r5, r5, #2
 8016c18:	ee87 9a28 	vdiv.f32	s18, s14, s17
 8016c1c:	eec7 8a27 	vdiv.f32	s17, s14, s15
 8016c20:	2f00      	cmp	r7, #0
 8016c22:	d0e1      	beq.n	8016be8 <forward_upsample+0x1b8>
 8016c24:	fb07 f305 	mul.w	r3, r7, r5
 8016c28:	f04f 0a00 	mov.w	sl, #0
 8016c2c:	9301      	str	r3, [sp, #4]
 8016c2e:	ee07 aa90 	vmov	s15, sl
 8016c32:	9b03      	ldr	r3, [sp, #12]
 8016c34:	2600      	movs	r6, #0
 8016c36:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8016c3a:	eef0 7a48 	vmov.f32	s15, s16
 8016c3e:	eee7 7a09 	vfma.f32	s15, s14, s18
 8016c42:	fef8 7a67 	vrinta.f32	s15, s15
 8016c46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8016c4a:	ee17 9a90 	vmov	r9, s15
 8016c4e:	fb03 f909 	mul.w	r9, r3, r9
 8016c52:	4623      	mov	r3, r4
 8016c54:	ee07 6a90 	vmov	s15, r6
 8016c58:	f8db 2014 	ldr.w	r2, [fp, #20]
 8016c5c:	3601      	adds	r6, #1
 8016c5e:	4618      	mov	r0, r3
 8016c60:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8016c64:	6892      	ldr	r2, [r2, #8]
 8016c66:	eef0 7a48 	vmov.f32	s15, s16
 8016c6a:	eee7 7a28 	vfma.f32	s15, s14, s17
 8016c6e:	fef8 7a67 	vrinta.f32	s15, s15
 8016c72:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8016c76:	ee17 1a90 	vmov	r1, s15
 8016c7a:	4449      	add	r1, r9
 8016c7c:	fb05 8101 	mla	r1, r5, r1, r8
 8016c80:	f006 fff8 	bl	801dc74 <memcpy>
 8016c84:	42b7      	cmp	r7, r6
 8016c86:	4603      	mov	r3, r0
 8016c88:	442b      	add	r3, r5
 8016c8a:	d1e3      	bne.n	8016c54 <forward_upsample+0x224>
 8016c8c:	9b01      	ldr	r3, [sp, #4]
 8016c8e:	f10a 0a01 	add.w	sl, sl, #1
 8016c92:	441c      	add	r4, r3
 8016c94:	9b02      	ldr	r3, [sp, #8]
 8016c96:	4553      	cmp	r3, sl
 8016c98:	d1c9      	bne.n	8016c2e <forward_upsample+0x1fe>
 8016c9a:	b007      	add	sp, #28
 8016c9c:	ecbd 8b04 	vpop	{d8-d9}
 8016ca0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016ca4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8016ca8:	9a02      	ldr	r2, [sp, #8]
 8016caa:	2100      	movs	r1, #0
 8016cac:	4620      	mov	r0, r4
 8016cae:	fb07 f202 	mul.w	r2, r7, r2
 8016cb2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016cb6:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8016cba:	fb05 f202 	mul.w	r2, r5, r2
 8016cbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8016cc2:	0092      	lsls	r2, r2, #2
 8016cc4:	ee17 9a90 	vmov	r9, s15
 8016cc8:	eefc 7ac7 	vcvt.u32.f32	s15, s14
 8016ccc:	ee17 6a90 	vmov	r6, s15
 8016cd0:	f006 fff8 	bl	801dcc4 <memset>
 8016cd4:	9b04      	ldr	r3, [sp, #16]
 8016cd6:	2b00      	cmp	r3, #0
 8016cd8:	d086      	beq.n	8016be8 <forward_upsample+0x1b8>
 8016cda:	eefc 7ae8 	vcvt.u32.f32	s15, s17
 8016cde:	fb09 5905 	mla	r9, r9, r5, r5
 8016ce2:	9903      	ldr	r1, [sp, #12]
 8016ce4:	fb05 f707 	mul.w	r7, r5, r7
 8016ce8:	1c72      	adds	r2, r6, #1
 8016cea:	00ad      	lsls	r5, r5, #2
 8016cec:	ea4f 0989 	mov.w	r9, r9, lsl #2
 8016cf0:	ee17 3a90 	vmov	r3, s15
 8016cf4:	2900      	cmp	r1, #0
 8016cf6:	f43f af77 	beq.w	8016be8 <forward_upsample+0x1b8>
 8016cfa:	fb07 f303 	mul.w	r3, r7, r3
 8016cfe:	fb02 f707 	mul.w	r7, r2, r7
 8016d02:	fb01 f205 	mul.w	r2, r1, r5
 8016d06:	009b      	lsls	r3, r3, #2
 8016d08:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 8016d0c:	9205      	str	r2, [sp, #20]
 8016d0e:	2200      	movs	r2, #0
 8016d10:	9303      	str	r3, [sp, #12]
 8016d12:	e9cd 8201 	strd	r8, r2, [sp, #4]
 8016d16:	46d8      	mov	r8, fp
 8016d18:	46bb      	mov	fp, r7
 8016d1a:	460f      	mov	r7, r1
 8016d1c:	f8dd a004 	ldr.w	sl, [sp, #4]
 8016d20:	2600      	movs	r6, #0
 8016d22:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8016d26:	3601      	adds	r6, #1
 8016d28:	4651      	mov	r1, sl
 8016d2a:	4620      	mov	r0, r4
 8016d2c:	689a      	ldr	r2, [r3, #8]
 8016d2e:	44aa      	add	sl, r5
 8016d30:	f006 ffa0 	bl	801dc74 <memcpy>
 8016d34:	42b7      	cmp	r7, r6
 8016d36:	444c      	add	r4, r9
 8016d38:	d1f3      	bne.n	8016d22 <forward_upsample+0x2f2>
 8016d3a:	9a01      	ldr	r2, [sp, #4]
 8016d3c:	465c      	mov	r4, fp
 8016d3e:	9905      	ldr	r1, [sp, #20]
 8016d40:	9b02      	ldr	r3, [sp, #8]
 8016d42:	440a      	add	r2, r1
 8016d44:	3301      	adds	r3, #1
 8016d46:	9201      	str	r2, [sp, #4]
 8016d48:	9a03      	ldr	r2, [sp, #12]
 8016d4a:	9302      	str	r3, [sp, #8]
 8016d4c:	4493      	add	fp, r2
 8016d4e:	9a04      	ldr	r2, [sp, #16]
 8016d50:	429a      	cmp	r2, r3
 8016d52:	d1e3      	bne.n	8016d1c <forward_upsample+0x2ec>
 8016d54:	b007      	add	sp, #28
 8016d56:	ecbd 8b04 	vpop	{d8-d9}
 8016d5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016d5e:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 8016d90 <forward_upsample+0x360>
 8016d62:	e753      	b.n	8016c0c <forward_upsample+0x1dc>
 8016d64:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8016d68:	eef6 1a00 	vmov.f32	s3, #96	; 0x3f000000  0.5
 8016d6c:	ee38 0ac7 	vsub.f32	s0, s17, s14
 8016d70:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8016d74:	ee20 0a21 	vmul.f32	s0, s0, s3
 8016d78:	ee67 1a21 	vmul.f32	s3, s14, s3
 8016d7c:	e698      	b.n	8016ab0 <forward_upsample+0x80>
 8016d7e:	2300      	movs	r3, #0
 8016d80:	685b      	ldr	r3, [r3, #4]
 8016d82:	deff      	udf	#255	; 0xff
 8016d84:	68d3      	ldr	r3, [r2, #12]
 8016d86:	deff      	udf	#255	; 0xff
 8016d88:	00000000 	.word	0x00000000
 8016d8c:	080931e0 	.word	0x080931e0
 8016d90:	38d1b717 	.word	0x38d1b717

08016d94 <forward_concat>:
 8016d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016d98:	ed2d 8b06 	vpush	{d8-d10}
 8016d9c:	6982      	ldr	r2, [r0, #24]
 8016d9e:	b087      	sub	sp, #28
 8016da0:	8813      	ldrh	r3, [r2, #0]
 8016da2:	9001      	str	r0, [sp, #4]
 8016da4:	2b00      	cmp	r3, #0
 8016da6:	f000 8276 	beq.w	8017296 <forward_concat+0x502>
 8016daa:	2b01      	cmp	r3, #1
 8016dac:	6856      	ldr	r6, [r2, #4]
 8016dae:	f000 8272 	beq.w	8017296 <forward_concat+0x502>
 8016db2:	f8d6 9010 	ldr.w	r9, [r6, #16]
 8016db6:	f1b9 0f00 	cmp.w	r9, #0
 8016dba:	d001      	beq.n	8016dc0 <forward_concat+0x2c>
 8016dbc:	f8d9 9000 	ldr.w	r9, [r9]
 8016dc0:	8830      	ldrh	r0, [r6, #0]
 8016dc2:	2300      	movs	r3, #0
 8016dc4:	4604      	mov	r4, r0
 8016dc6:	4619      	mov	r1, r3
 8016dc8:	e00c      	b.n	8016de4 <forward_concat+0x50>
 8016dca:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8016dce:	b172      	cbz	r2, 8016dee <forward_concat+0x5a>
 8016dd0:	6992      	ldr	r2, [r2, #24]
 8016dd2:	3301      	adds	r3, #1
 8016dd4:	6812      	ldr	r2, [r2, #0]
 8016dd6:	f3c2 4243 	ubfx	r2, r2, #17, #4
 8016dda:	2a01      	cmp	r2, #1
 8016ddc:	bf0c      	ite	eq
 8016dde:	2201      	moveq	r2, #1
 8016de0:	2202      	movne	r2, #2
 8016de2:	4311      	orrs	r1, r2
 8016de4:	4298      	cmp	r0, r3
 8016de6:	d002      	beq.n	8016dee <forward_concat+0x5a>
 8016de8:	6872      	ldr	r2, [r6, #4]
 8016dea:	2a00      	cmp	r2, #0
 8016dec:	d1ed      	bne.n	8016dca <forward_concat+0x36>
 8016dee:	f8d9 2018 	ldr.w	r2, [r9, #24]
 8016df2:	6813      	ldr	r3, [r2, #0]
 8016df4:	6897      	ldr	r7, [r2, #8]
 8016df6:	f3c3 4243 	ubfx	r2, r3, #17, #4
 8016dfa:	2a01      	cmp	r2, #1
 8016dfc:	d135      	bne.n	8016e6a <forward_concat+0xd6>
 8016dfe:	2901      	cmp	r1, #1
 8016e00:	d13a      	bne.n	8016e78 <forward_concat+0xe4>
 8016e02:	f04f 0b00 	mov.w	fp, #0
 8016e06:	455c      	cmp	r4, fp
 8016e08:	d931      	bls.n	8016e6e <forward_concat+0xda>
 8016e0a:	6873      	ldr	r3, [r6, #4]
 8016e0c:	b37b      	cbz	r3, 8016e6e <forward_concat+0xda>
 8016e0e:	f853 402b 	ldr.w	r4, [r3, fp, lsl #2]
 8016e12:	b364      	cbz	r4, 8016e6e <forward_concat+0xda>
 8016e14:	69a3      	ldr	r3, [r4, #24]
 8016e16:	e9d3 0100 	ldrd	r0, r1, [r3]
 8016e1a:	f006 facd 	bl	801d3b8 <ai_array_get_byte_size>
 8016e1e:	69a1      	ldr	r1, [r4, #24]
 8016e20:	6965      	ldr	r5, [r4, #20]
 8016e22:	68e2      	ldr	r2, [r4, #12]
 8016e24:	9b01      	ldr	r3, [sp, #4]
 8016e26:	688c      	ldr	r4, [r1, #8]
 8016e28:	69db      	ldr	r3, [r3, #28]
 8016e2a:	f8d9 100c 	ldr.w	r1, [r9, #12]
 8016e2e:	eb04 0800 	add.w	r8, r4, r0
 8016e32:	f855 5023 	ldr.w	r5, [r5, r3, lsl #2]
 8016e36:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8016e3a:	4544      	cmp	r4, r8
 8016e3c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8016e40:	fb02 fa05 	mul.w	sl, r2, r5
 8016e44:	fb03 f505 	mul.w	r5, r3, r5
 8016e48:	d20a      	bcs.n	8016e60 <forward_concat+0xcc>
 8016e4a:	463b      	mov	r3, r7
 8016e4c:	4621      	mov	r1, r4
 8016e4e:	4454      	add	r4, sl
 8016e50:	4618      	mov	r0, r3
 8016e52:	4652      	mov	r2, sl
 8016e54:	f006 ff0e 	bl	801dc74 <memcpy>
 8016e58:	45a0      	cmp	r8, r4
 8016e5a:	4603      	mov	r3, r0
 8016e5c:	442b      	add	r3, r5
 8016e5e:	d8f5      	bhi.n	8016e4c <forward_concat+0xb8>
 8016e60:	4457      	add	r7, sl
 8016e62:	f10b 0b01 	add.w	fp, fp, #1
 8016e66:	8834      	ldrh	r4, [r6, #0]
 8016e68:	e7cd      	b.n	8016e06 <forward_concat+0x72>
 8016e6a:	2901      	cmp	r1, #1
 8016e6c:	d108      	bne.n	8016e80 <forward_concat+0xec>
 8016e6e:	b007      	add	sp, #28
 8016e70:	ecbd 8b06 	vpop	{d8-d10}
 8016e74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016e78:	2a01      	cmp	r2, #1
 8016e7a:	d1f6      	bne.n	8016e6a <forward_concat+0xd6>
 8016e7c:	078a      	lsls	r2, r1, #30
 8016e7e:	d4f6      	bmi.n	8016e6e <forward_concat+0xda>
 8016e80:	f8d9 1000 	ldr.w	r1, [r9]
 8016e84:	460c      	mov	r4, r1
 8016e86:	2900      	cmp	r1, #0
 8016e88:	f000 81f1 	beq.w	801726e <forward_concat+0x4da>
 8016e8c:	684a      	ldr	r2, [r1, #4]
 8016e8e:	2a00      	cmp	r2, #0
 8016e90:	f000 81ed 	beq.w	801726e <forward_concat+0x4da>
 8016e94:	8849      	ldrh	r1, [r1, #2]
 8016e96:	2900      	cmp	r1, #0
 8016e98:	f000 81e9 	beq.w	801726e <forward_concat+0x4da>
 8016e9c:	6812      	ldr	r2, [r2, #0]
 8016e9e:	edd2 8a00 	vldr	s17, [r2]
 8016ea2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8016ea6:	f3c3 53c0 	ubfx	r3, r3, #23, #1
 8016eaa:	eeb6 aa00 	vmov.f32	s20, #96	; 0x3f000000  0.5
 8016eae:	9602      	str	r6, [sp, #8]
 8016eb0:	9305      	str	r3, [sp, #20]
 8016eb2:	2300      	movs	r3, #0
 8016eb4:	eec7 9aa8 	vdiv.f32	s19, s15, s17
 8016eb8:	ed9f 8ab3 	vldr	s16, [pc, #716]	; 8017188 <forward_concat+0x3f4>
 8016ebc:	ed9f 9ab3 	vldr	s18, [pc, #716]	; 801718c <forward_concat+0x3f8>
 8016ec0:	4626      	mov	r6, r4
 8016ec2:	4698      	mov	r8, r3
 8016ec4:	f8cd 9010 	str.w	r9, [sp, #16]
 8016ec8:	4540      	cmp	r0, r8
 8016eca:	d9d0      	bls.n	8016e6e <forward_concat+0xda>
 8016ecc:	9b02      	ldr	r3, [sp, #8]
 8016ece:	685b      	ldr	r3, [r3, #4]
 8016ed0:	2b00      	cmp	r3, #0
 8016ed2:	d0cc      	beq.n	8016e6e <forward_concat+0xda>
 8016ed4:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8016ed8:	2b00      	cmp	r3, #0
 8016eda:	d0c8      	beq.n	8016e6e <forward_concat+0xda>
 8016edc:	9a01      	ldr	r2, [sp, #4]
 8016ede:	9303      	str	r3, [sp, #12]
 8016ee0:	69d0      	ldr	r0, [r2, #28]
 8016ee2:	e9d3 1205 	ldrd	r1, r2, [r3, #20]
 8016ee6:	f851 5020 	ldr.w	r5, [r1, r0, lsl #2]
 8016eea:	68d9      	ldr	r1, [r3, #12]
 8016eec:	9b04      	ldr	r3, [sp, #16]
 8016eee:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8016ef2:	6894      	ldr	r4, [r2, #8]
 8016ef4:	fb01 fb05 	mul.w	fp, r1, r5
 8016ef8:	68d9      	ldr	r1, [r3, #12]
 8016efa:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8016efe:	fb01 f505 	mul.w	r5, r1, r5
 8016f02:	e9d2 a100 	ldrd	sl, r1, [r2]
 8016f06:	4650      	mov	r0, sl
 8016f08:	f006 fa56 	bl	801d3b8 <ai_array_get_byte_size>
 8016f0c:	f3ca 4243 	ubfx	r2, sl, #17, #4
 8016f10:	9b03      	ldr	r3, [sp, #12]
 8016f12:	eb04 0a00 	add.w	sl, r4, r0
 8016f16:	2a01      	cmp	r2, #1
 8016f18:	d05a      	beq.n	8016fd0 <forward_concat+0x23c>
 8016f1a:	681a      	ldr	r2, [r3, #0]
 8016f1c:	2a00      	cmp	r2, #0
 8016f1e:	f000 80c9 	beq.w	80170b4 <forward_concat+0x320>
 8016f22:	6851      	ldr	r1, [r2, #4]
 8016f24:	2900      	cmp	r1, #0
 8016f26:	f000 8125 	beq.w	8017174 <forward_concat+0x3e0>
 8016f2a:	8850      	ldrh	r0, [r2, #2]
 8016f2c:	2800      	cmp	r0, #0
 8016f2e:	f000 811e 	beq.w	801716e <forward_concat+0x3da>
 8016f32:	680b      	ldr	r3, [r1, #0]
 8016f34:	edd3 6a00 	vldr	s13, [r3]
 8016f38:	684b      	ldr	r3, [r1, #4]
 8016f3a:	f993 0000 	ldrsb.w	r0, [r3]
 8016f3e:	2e00      	cmp	r6, #0
 8016f40:	f000 80be 	beq.w	80170c0 <forward_concat+0x32c>
 8016f44:	6873      	ldr	r3, [r6, #4]
 8016f46:	2b00      	cmp	r3, #0
 8016f48:	f000 8118 	beq.w	801717c <forward_concat+0x3e8>
 8016f4c:	8871      	ldrh	r1, [r6, #2]
 8016f4e:	b111      	cbz	r1, 8016f56 <forward_concat+0x1c2>
 8016f50:	685b      	ldr	r3, [r3, #4]
 8016f52:	f993 1000 	ldrsb.w	r1, [r3]
 8016f56:	eef4 8a66 	vcmp.f32	s17, s13
 8016f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016f5e:	bf0c      	ite	eq
 8016f60:	2301      	moveq	r3, #1
 8016f62:	2300      	movne	r3, #0
 8016f64:	4288      	cmp	r0, r1
 8016f66:	d102      	bne.n	8016f6e <forward_concat+0x1da>
 8016f68:	2b00      	cmp	r3, #0
 8016f6a:	f040 80ab 	bne.w	80170c4 <forward_concat+0x330>
 8016f6e:	9905      	ldr	r1, [sp, #20]
 8016f70:	2900      	cmp	r1, #0
 8016f72:	d176      	bne.n	8017062 <forward_concat+0x2ce>
 8016f74:	b14a      	cbz	r2, 8016f8a <forward_concat+0x1f6>
 8016f76:	6851      	ldr	r1, [r2, #4]
 8016f78:	2900      	cmp	r1, #0
 8016f7a:	f000 8172 	beq.w	8017262 <forward_concat+0x4ce>
 8016f7e:	8852      	ldrh	r2, [r2, #2]
 8016f80:	2a00      	cmp	r2, #0
 8016f82:	f000 816e 	beq.w	8017262 <forward_concat+0x4ce>
 8016f86:	684a      	ldr	r2, [r1, #4]
 8016f88:	7811      	ldrb	r1, [r2, #0]
 8016f8a:	2e00      	cmp	r6, #0
 8016f8c:	f000 816d 	beq.w	801726a <forward_concat+0x4d6>
 8016f90:	6870      	ldr	r0, [r6, #4]
 8016f92:	2800      	cmp	r0, #0
 8016f94:	f000 8170 	beq.w	8017278 <forward_concat+0x4e4>
 8016f98:	8872      	ldrh	r2, [r6, #2]
 8016f9a:	b10a      	cbz	r2, 8016fa0 <forward_concat+0x20c>
 8016f9c:	6842      	ldr	r2, [r0, #4]
 8016f9e:	7812      	ldrb	r2, [r2, #0]
 8016fa0:	4291      	cmp	r1, r2
 8016fa2:	f040 80f5 	bne.w	8017190 <forward_concat+0x3fc>
 8016fa6:	2b00      	cmp	r3, #0
 8016fa8:	f000 80f2 	beq.w	8017190 <forward_concat+0x3fc>
 8016fac:	4554      	cmp	r4, sl
 8016fae:	d209      	bcs.n	8016fc4 <forward_concat+0x230>
 8016fb0:	46b9      	mov	r9, r7
 8016fb2:	4621      	mov	r1, r4
 8016fb4:	445c      	add	r4, fp
 8016fb6:	4648      	mov	r0, r9
 8016fb8:	465a      	mov	r2, fp
 8016fba:	f006 fe5b 	bl	801dc74 <memcpy>
 8016fbe:	45a2      	cmp	sl, r4
 8016fc0:	44a9      	add	r9, r5
 8016fc2:	d8f6      	bhi.n	8016fb2 <forward_concat+0x21e>
 8016fc4:	445f      	add	r7, fp
 8016fc6:	9b02      	ldr	r3, [sp, #8]
 8016fc8:	f108 0801 	add.w	r8, r8, #1
 8016fcc:	8818      	ldrh	r0, [r3, #0]
 8016fce:	e77b      	b.n	8016ec8 <forward_concat+0x134>
 8016fd0:	f1bb 0f00 	cmp.w	fp, #0
 8016fd4:	4659      	mov	r1, fp
 8016fd6:	9b05      	ldr	r3, [sp, #20]
 8016fd8:	bfb8      	it	lt
 8016fda:	f10b 0103 	addlt.w	r1, fp, #3
 8016fde:	1089      	asrs	r1, r1, #2
 8016fe0:	2b00      	cmp	r3, #0
 8016fe2:	d17d      	bne.n	80170e0 <forward_concat+0x34c>
 8016fe4:	2e00      	cmp	r6, #0
 8016fe6:	f000 80cb 	beq.w	8017180 <forward_concat+0x3ec>
 8016fea:	6873      	ldr	r3, [r6, #4]
 8016fec:	2b00      	cmp	r3, #0
 8016fee:	f000 80c7 	beq.w	8017180 <forward_concat+0x3ec>
 8016ff2:	8872      	ldrh	r2, [r6, #2]
 8016ff4:	2a00      	cmp	r2, #0
 8016ff6:	f000 80c3 	beq.w	8017180 <forward_concat+0x3ec>
 8016ffa:	685b      	ldr	r3, [r3, #4]
 8016ffc:	781b      	ldrb	r3, [r3, #0]
 8016ffe:	ee06 3a90 	vmov	s13, r3
 8017002:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8017006:	ee76 6a8a 	vadd.f32	s13, s13, s20
 801700a:	4554      	cmp	r4, sl
 801700c:	d227      	bcs.n	801705e <forward_concat+0x2ca>
 801700e:	f1bb 0f03 	cmp.w	fp, #3
 8017012:	eba5 0501 	sub.w	r5, r5, r1
 8017016:	dd22      	ble.n	801705e <forward_concat+0x2ca>
 8017018:	46be      	mov	lr, r7
 801701a:	46f4      	mov	ip, lr
 801701c:	4620      	mov	r0, r4
 801701e:	2200      	movs	r2, #0
 8017020:	f810 3b01 	ldrb.w	r3, [r0], #1
 8017024:	eef0 7a66 	vmov.f32	s15, s13
 8017028:	ee07 3a10 	vmov	s14, r3
 801702c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8017030:	eee7 7a29 	vfma.f32	s15, s14, s19
 8017034:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017038:	ee17 3a90 	vmov	r3, s15
 801703c:	f383 0308 	usat	r3, #8, r3
 8017040:	3201      	adds	r2, #1
 8017042:	f80c 3b01 	strb.w	r3, [ip], #1
 8017046:	4291      	cmp	r1, r2
 8017048:	dcea      	bgt.n	8017020 <forward_concat+0x28c>
 801704a:	f1bb 0f03 	cmp.w	fp, #3
 801704e:	bfcc      	ite	gt
 8017050:	460b      	movgt	r3, r1
 8017052:	2301      	movle	r3, #1
 8017054:	441c      	add	r4, r3
 8017056:	442b      	add	r3, r5
 8017058:	45a2      	cmp	sl, r4
 801705a:	449e      	add	lr, r3
 801705c:	d8dd      	bhi.n	801701a <forward_concat+0x286>
 801705e:	440f      	add	r7, r1
 8017060:	e7b1      	b.n	8016fc6 <forward_concat+0x232>
 8017062:	b142      	cbz	r2, 8017076 <forward_concat+0x2e2>
 8017064:	6851      	ldr	r1, [r2, #4]
 8017066:	2900      	cmp	r1, #0
 8017068:	f000 8108 	beq.w	801727c <forward_concat+0x4e8>
 801706c:	8852      	ldrh	r2, [r2, #2]
 801706e:	b112      	cbz	r2, 8017076 <forward_concat+0x2e2>
 8017070:	684a      	ldr	r2, [r1, #4]
 8017072:	f992 2000 	ldrsb.w	r2, [r2]
 8017076:	2e00      	cmp	r6, #0
 8017078:	f000 80fc 	beq.w	8017274 <forward_concat+0x4e0>
 801707c:	6870      	ldr	r0, [r6, #4]
 801707e:	2800      	cmp	r0, #0
 8017080:	f000 80fe 	beq.w	8017280 <forward_concat+0x4ec>
 8017084:	8871      	ldrh	r1, [r6, #2]
 8017086:	b111      	cbz	r1, 801708e <forward_concat+0x2fa>
 8017088:	6841      	ldr	r1, [r0, #4]
 801708a:	f991 1000 	ldrsb.w	r1, [r1]
 801708e:	428a      	cmp	r2, r1
 8017090:	f040 80af 	bne.w	80171f2 <forward_concat+0x45e>
 8017094:	2b00      	cmp	r3, #0
 8017096:	f000 80ac 	beq.w	80171f2 <forward_concat+0x45e>
 801709a:	4554      	cmp	r4, sl
 801709c:	d292      	bcs.n	8016fc4 <forward_concat+0x230>
 801709e:	46b9      	mov	r9, r7
 80170a0:	4621      	mov	r1, r4
 80170a2:	445c      	add	r4, fp
 80170a4:	4648      	mov	r0, r9
 80170a6:	465a      	mov	r2, fp
 80170a8:	f006 fde4 	bl	801dc74 <memcpy>
 80170ac:	45a2      	cmp	sl, r4
 80170ae:	44a9      	add	r9, r5
 80170b0:	d8f6      	bhi.n	80170a0 <forward_concat+0x30c>
 80170b2:	e787      	b.n	8016fc4 <forward_concat+0x230>
 80170b4:	eef0 6a49 	vmov.f32	s13, s18
 80170b8:	4610      	mov	r0, r2
 80170ba:	2e00      	cmp	r6, #0
 80170bc:	f47f af42 	bne.w	8016f44 <forward_concat+0x1b0>
 80170c0:	4631      	mov	r1, r6
 80170c2:	e748      	b.n	8016f56 <forward_concat+0x1c2>
 80170c4:	4554      	cmp	r4, sl
 80170c6:	f4bf af7d 	bcs.w	8016fc4 <forward_concat+0x230>
 80170ca:	46b9      	mov	r9, r7
 80170cc:	4621      	mov	r1, r4
 80170ce:	445c      	add	r4, fp
 80170d0:	4648      	mov	r0, r9
 80170d2:	465a      	mov	r2, fp
 80170d4:	f006 fdce 	bl	801dc74 <memcpy>
 80170d8:	45a2      	cmp	sl, r4
 80170da:	44a9      	add	r9, r5
 80170dc:	d8f6      	bhi.n	80170cc <forward_concat+0x338>
 80170de:	e771      	b.n	8016fc4 <forward_concat+0x230>
 80170e0:	2e00      	cmp	r6, #0
 80170e2:	f000 80cf 	beq.w	8017284 <forward_concat+0x4f0>
 80170e6:	6873      	ldr	r3, [r6, #4]
 80170e8:	2b00      	cmp	r3, #0
 80170ea:	f000 80d1 	beq.w	8017290 <forward_concat+0x4fc>
 80170ee:	8872      	ldrh	r2, [r6, #2]
 80170f0:	2a00      	cmp	r2, #0
 80170f2:	f000 80ca 	beq.w	801728a <forward_concat+0x4f6>
 80170f6:	685b      	ldr	r3, [r3, #4]
 80170f8:	f993 3000 	ldrsb.w	r3, [r3]
 80170fc:	ee06 3a90 	vmov	s13, r3
 8017100:	4554      	cmp	r4, sl
 8017102:	d2ac      	bcs.n	801705e <forward_concat+0x2ca>
 8017104:	f1bb 0f03 	cmp.w	fp, #3
 8017108:	eba5 0501 	sub.w	r5, r5, r1
 801710c:	dda7      	ble.n	801705e <forward_concat+0x2ca>
 801710e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8017112:	46be      	mov	lr, r7
 8017114:	46f4      	mov	ip, lr
 8017116:	4620      	mov	r0, r4
 8017118:	2200      	movs	r2, #0
 801711a:	f810 3b01 	ldrb.w	r3, [r0], #1
 801711e:	eef0 7a66 	vmov.f32	s15, s13
 8017122:	ee07 3a10 	vmov	s14, r3
 8017126:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801712a:	eee7 7a29 	vfma.f32	s15, s14, s19
 801712e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8017132:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017136:	bf4c      	ite	mi
 8017138:	ee77 7ac8 	vsubmi.f32	s15, s15, s16
 801713c:	ee77 7a8a 	vaddpl.f32	s15, s15, s20
 8017140:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017144:	ee17 3a90 	vmov	r3, s15
 8017148:	f303 0307 	ssat	r3, #8, r3
 801714c:	3201      	adds	r2, #1
 801714e:	f80c 3b01 	strb.w	r3, [ip], #1
 8017152:	4291      	cmp	r1, r2
 8017154:	dce1      	bgt.n	801711a <forward_concat+0x386>
 8017156:	f1bb 0f03 	cmp.w	fp, #3
 801715a:	bfcc      	ite	gt
 801715c:	460b      	movgt	r3, r1
 801715e:	2301      	movle	r3, #1
 8017160:	441c      	add	r4, r3
 8017162:	442b      	add	r3, r5
 8017164:	45a2      	cmp	sl, r4
 8017166:	449e      	add	lr, r3
 8017168:	d8d4      	bhi.n	8017114 <forward_concat+0x380>
 801716a:	440f      	add	r7, r1
 801716c:	e72b      	b.n	8016fc6 <forward_concat+0x232>
 801716e:	eef0 6a49 	vmov.f32	s13, s18
 8017172:	e6e4      	b.n	8016f3e <forward_concat+0x1aa>
 8017174:	eef0 6a49 	vmov.f32	s13, s18
 8017178:	4608      	mov	r0, r1
 801717a:	e6e0      	b.n	8016f3e <forward_concat+0x1aa>
 801717c:	4619      	mov	r1, r3
 801717e:	e6ea      	b.n	8016f56 <forward_concat+0x1c2>
 8017180:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8017184:	e741      	b.n	801700a <forward_concat+0x276>
 8017186:	bf00      	nop
 8017188:	3efffffc 	.word	0x3efffffc
 801718c:	00000000 	.word	0x00000000
 8017190:	4554      	cmp	r4, sl
 8017192:	ee69 6aa6 	vmul.f32	s13, s19, s13
 8017196:	f4bf af15 	bcs.w	8016fc4 <forward_concat+0x230>
 801719a:	f1bb 0f00 	cmp.w	fp, #0
 801719e:	f77f af11 	ble.w	8016fc4 <forward_concat+0x230>
 80171a2:	ee07 2a90 	vmov	s15, r2
 80171a6:	eb04 000b 	add.w	r0, r4, fp
 80171aa:	46bc      	mov	ip, r7
 80171ac:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80171b0:	4602      	mov	r2, r0
 80171b2:	ee36 6a0a 	vadd.f32	s12, s12, s20
 80171b6:	46e6      	mov	lr, ip
 80171b8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80171bc:	eeb0 7a46 	vmov.f32	s14, s12
 80171c0:	1a5b      	subs	r3, r3, r1
 80171c2:	ee07 3a90 	vmov	s15, r3
 80171c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80171ca:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80171ce:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 80171d2:	ee17 3a90 	vmov	r3, s15
 80171d6:	f383 0308 	usat	r3, #8, r3
 80171da:	4294      	cmp	r4, r2
 80171dc:	f80e 3b01 	strb.w	r3, [lr], #1
 80171e0:	d1ea      	bne.n	80171b8 <forward_concat+0x424>
 80171e2:	4550      	cmp	r0, sl
 80171e4:	44ac      	add	ip, r5
 80171e6:	445a      	add	r2, fp
 80171e8:	4604      	mov	r4, r0
 80171ea:	f4bf aeeb 	bcs.w	8016fc4 <forward_concat+0x230>
 80171ee:	4458      	add	r0, fp
 80171f0:	e7e1      	b.n	80171b6 <forward_concat+0x422>
 80171f2:	4554      	cmp	r4, sl
 80171f4:	ee69 6aa6 	vmul.f32	s13, s19, s13
 80171f8:	f4bf aee4 	bcs.w	8016fc4 <forward_concat+0x230>
 80171fc:	f1bb 0f00 	cmp.w	fp, #0
 8017200:	f77f aee0 	ble.w	8016fc4 <forward_concat+0x230>
 8017204:	ee07 1a90 	vmov	s15, r1
 8017208:	eb04 000b 	add.w	r0, r4, fp
 801720c:	46bc      	mov	ip, r7
 801720e:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8017212:	4601      	mov	r1, r0
 8017214:	46e6      	mov	lr, ip
 8017216:	f914 3b01 	ldrsb.w	r3, [r4], #1
 801721a:	1a9b      	subs	r3, r3, r2
 801721c:	ee07 3a90 	vmov	s15, r3
 8017220:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8017224:	eef0 7a46 	vmov.f32	s15, s12
 8017228:	eee7 7a26 	vfma.f32	s15, s14, s13
 801722c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8017230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8017234:	bf4c      	ite	mi
 8017236:	ee77 7ac8 	vsubmi.f32	s15, s15, s16
 801723a:	ee77 7a8a 	vaddpl.f32	s15, s15, s20
 801723e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8017242:	ee17 3a90 	vmov	r3, s15
 8017246:	f303 0307 	ssat	r3, #8, r3
 801724a:	428c      	cmp	r4, r1
 801724c:	f80e 3b01 	strb.w	r3, [lr], #1
 8017250:	d1e1      	bne.n	8017216 <forward_concat+0x482>
 8017252:	4550      	cmp	r0, sl
 8017254:	44ac      	add	ip, r5
 8017256:	4459      	add	r1, fp
 8017258:	4604      	mov	r4, r0
 801725a:	f4bf aeb3 	bcs.w	8016fc4 <forward_concat+0x230>
 801725e:	4458      	add	r0, fp
 8017260:	e7d8      	b.n	8017214 <forward_concat+0x480>
 8017262:	9905      	ldr	r1, [sp, #20]
 8017264:	2e00      	cmp	r6, #0
 8017266:	f47f ae93 	bne.w	8016f90 <forward_concat+0x1fc>
 801726a:	4632      	mov	r2, r6
 801726c:	e698      	b.n	8016fa0 <forward_concat+0x20c>
 801726e:	ed5f 8a39 	vldr	s17, [pc, #-228]	; 801718c <forward_concat+0x3f8>
 8017272:	e616      	b.n	8016ea2 <forward_concat+0x10e>
 8017274:	4631      	mov	r1, r6
 8017276:	e70a      	b.n	801708e <forward_concat+0x2fa>
 8017278:	4602      	mov	r2, r0
 801727a:	e691      	b.n	8016fa0 <forward_concat+0x20c>
 801727c:	460a      	mov	r2, r1
 801727e:	e6fa      	b.n	8017076 <forward_concat+0x2e2>
 8017280:	4601      	mov	r1, r0
 8017282:	e704      	b.n	801708e <forward_concat+0x2fa>
 8017284:	ee06 6a90 	vmov	s13, r6
 8017288:	e73a      	b.n	8017100 <forward_concat+0x36c>
 801728a:	ee06 2a90 	vmov	s13, r2
 801728e:	e737      	b.n	8017100 <forward_concat+0x36c>
 8017290:	ee06 3a90 	vmov	s13, r3
 8017294:	e734      	b.n	8017100 <forward_concat+0x36c>
 8017296:	2300      	movs	r3, #0
 8017298:	685b      	ldr	r3, [r3, #4]
 801729a:	deff      	udf	#255	; 0xff

0801729c <forward_eltwise_integer_INT8>:
 801729c:	6982      	ldr	r2, [r0, #24]
 801729e:	8813      	ldrh	r3, [r2, #0]
 80172a0:	2b00      	cmp	r3, #0
 80172a2:	d04e      	beq.n	8017342 <forward_eltwise_integer_INT8+0xa6>
 80172a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80172a8:	ed2d 8b02 	vpush	{d8}
 80172ac:	6852      	ldr	r2, [r2, #4]
 80172ae:	b0ab      	sub	sp, #172	; 0xac
 80172b0:	6854      	ldr	r4, [r2, #4]
 80172b2:	2c00      	cmp	r4, #0
 80172b4:	f000 81d4 	beq.w	8017660 <forward_eltwise_integer_INT8+0x3c4>
 80172b8:	e9d4 5400 	ldrd	r5, r4, [r4]
 80172bc:	2b01      	cmp	r3, #1
 80172be:	f000 81d3 	beq.w	8017668 <forward_eltwise_integer_INT8+0x3cc>
 80172c2:	6916      	ldr	r6, [r2, #16]
 80172c4:	b106      	cbz	r6, 80172c8 <forward_eltwise_integer_INT8+0x2c>
 80172c6:	6836      	ldr	r6, [r6, #0]
 80172c8:	f8d5 c008 	ldr.w	ip, [r5, #8]
 80172cc:	f105 0108 	add.w	r1, r5, #8
 80172d0:	f104 0b08 	add.w	fp, r4, #8
 80172d4:	e9d0 7307 	ldrd	r7, r3, [r0, #28]
 80172d8:	68a0      	ldr	r0, [r4, #8]
 80172da:	930b      	str	r3, [sp, #44]	; 0x2c
 80172dc:	ea8c 0300 	eor.w	r3, ip, r0
 80172e0:	f3cc 2c17 	ubfx	ip, ip, #8, #24
 80172e4:	f033 03ff 	bics.w	r3, r3, #255	; 0xff
 80172e8:	d10e      	bne.n	8017308 <forward_eltwise_integer_INT8+0x6c>
 80172ea:	4663      	mov	r3, ip
 80172ec:	4686      	mov	lr, r0
 80172ee:	2b00      	cmp	r3, #0
 80172f0:	f000 81b2 	beq.w	8017658 <forward_eltwise_integer_INT8+0x3bc>
 80172f4:	3b01      	subs	r3, #1
 80172f6:	68e2      	ldr	r2, [r4, #12]
 80172f8:	68e8      	ldr	r0, [r5, #12]
 80172fa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80172fe:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8017302:	4290      	cmp	r0, r2
 8017304:	d0f3      	beq.n	80172ee <forward_eltwise_integer_INT8+0x52>
 8017306:	4670      	mov	r0, lr
 8017308:	2300      	movs	r3, #0
 801730a:	9308      	str	r3, [sp, #32]
 801730c:	f10c 33ff 	add.w	r3, ip, #4294967295
 8017310:	009b      	lsls	r3, r3, #2
 8017312:	e005      	b.n	8017320 <forward_eltwise_integer_INT8+0x84>
 8017314:	68ea      	ldr	r2, [r5, #12]
 8017316:	58d2      	ldr	r2, [r2, r3]
 8017318:	3b04      	subs	r3, #4
 801731a:	2a01      	cmp	r2, #1
 801731c:	f040 8199 	bne.w	8017652 <forward_eltwise_integer_INT8+0x3b6>
 8017320:	1d1a      	adds	r2, r3, #4
 8017322:	d1f7      	bne.n	8017314 <forward_eltwise_integer_INT8+0x78>
 8017324:	f04f 0a01 	mov.w	sl, #1
 8017328:	f3c0 2017 	ubfx	r0, r0, #8, #24
 801732c:	b158      	cbz	r0, 8017346 <forward_eltwise_integer_INT8+0xaa>
 801732e:	3801      	subs	r0, #1
 8017330:	68e3      	ldr	r3, [r4, #12]
 8017332:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8017336:	2b01      	cmp	r3, #1
 8017338:	d0f8      	beq.n	801732c <forward_eltwise_integer_INT8+0x90>
 801733a:	2300      	movs	r3, #0
 801733c:	46d1      	mov	r9, sl
 801733e:	9309      	str	r3, [sp, #36]	; 0x24
 8017340:	e005      	b.n	801734e <forward_eltwise_integer_INT8+0xb2>
 8017342:	685b      	ldr	r3, [r3, #4]
 8017344:	deff      	udf	#255	; 0xff
 8017346:	2301      	movs	r3, #1
 8017348:	f08a 0901 	eor.w	r9, sl, #1
 801734c:	9309      	str	r3, [sp, #36]	; 0x24
 801734e:	6972      	ldr	r2, [r6, #20]
 8017350:	2000      	movs	r0, #0
 8017352:	696b      	ldr	r3, [r5, #20]
 8017354:	f8d2 8004 	ldr.w	r8, [r2, #4]
 8017358:	aa1b      	add	r2, sp, #108	; 0x6c
 801735a:	685b      	ldr	r3, [r3, #4]
 801735c:	9216      	str	r2, [sp, #88]	; 0x58
 801735e:	f240 5201 	movw	r2, #1281	; 0x501
 8017362:	901f      	str	r0, [sp, #124]	; 0x7c
 8017364:	9215      	str	r2, [sp, #84]	; 0x54
 8017366:	465a      	mov	r2, fp
 8017368:	930d      	str	r3, [sp, #52]	; 0x34
 801736a:	910c      	str	r1, [sp, #48]	; 0x30
 801736c:	e9cd 001b 	strd	r0, r0, [sp, #108]	; 0x6c
 8017370:	e9cd 001d 	strd	r0, r0, [sp, #116]	; 0x74
 8017374:	a815      	add	r0, sp, #84	; 0x54
 8017376:	f006 f857 	bl	801d428 <core_get_broadcasted_shape>
 801737a:	69ab      	ldr	r3, [r5, #24]
 801737c:	f8d5 c000 	ldr.w	ip, [r5]
 8017380:	930a      	str	r3, [sp, #40]	; 0x28
 8017382:	6832      	ldr	r2, [r6, #0]
 8017384:	6820      	ldr	r0, [r4, #0]
 8017386:	e9dd 130c 	ldrd	r1, r3, [sp, #48]	; 0x30
 801738a:	f1bc 0f00 	cmp.w	ip, #0
 801738e:	d018      	beq.n	80173c2 <forward_eltwise_integer_INT8+0x126>
 8017390:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8017394:	b1ad      	cbz	r5, 80173c2 <forward_eltwise_integer_INT8+0x126>
 8017396:	f8bc e002 	ldrh.w	lr, [ip, #2]
 801739a:	f1be 0f00 	cmp.w	lr, #0
 801739e:	d010      	beq.n	80173c2 <forward_eltwise_integer_INT8+0x126>
 80173a0:	682d      	ldr	r5, [r5, #0]
 80173a2:	682d      	ldr	r5, [r5, #0]
 80173a4:	950f      	str	r5, [sp, #60]	; 0x3c
 80173a6:	b980      	cbnz	r0, 80173ca <forward_eltwise_integer_INT8+0x12e>
 80173a8:	2500      	movs	r5, #0
 80173aa:	9510      	str	r5, [sp, #64]	; 0x40
 80173ac:	b1d2      	cbz	r2, 80173e4 <forward_eltwise_integer_INT8+0x148>
 80173ae:	6855      	ldr	r5, [r2, #4]
 80173b0:	b1c5      	cbz	r5, 80173e4 <forward_eltwise_integer_INT8+0x148>
 80173b2:	f8b2 e002 	ldrh.w	lr, [r2, #2]
 80173b6:	f1be 0f00 	cmp.w	lr, #0
 80173ba:	d013      	beq.n	80173e4 <forward_eltwise_integer_INT8+0x148>
 80173bc:	682d      	ldr	r5, [r5, #0]
 80173be:	682d      	ldr	r5, [r5, #0]
 80173c0:	e011      	b.n	80173e6 <forward_eltwise_integer_INT8+0x14a>
 80173c2:	2500      	movs	r5, #0
 80173c4:	950f      	str	r5, [sp, #60]	; 0x3c
 80173c6:	2800      	cmp	r0, #0
 80173c8:	d0ee      	beq.n	80173a8 <forward_eltwise_integer_INT8+0x10c>
 80173ca:	6845      	ldr	r5, [r0, #4]
 80173cc:	2d00      	cmp	r5, #0
 80173ce:	d0eb      	beq.n	80173a8 <forward_eltwise_integer_INT8+0x10c>
 80173d0:	f8b0 e002 	ldrh.w	lr, [r0, #2]
 80173d4:	f1be 0f00 	cmp.w	lr, #0
 80173d8:	d0e6      	beq.n	80173a8 <forward_eltwise_integer_INT8+0x10c>
 80173da:	682d      	ldr	r5, [r5, #0]
 80173dc:	682d      	ldr	r5, [r5, #0]
 80173de:	9510      	str	r5, [sp, #64]	; 0x40
 80173e0:	2a00      	cmp	r2, #0
 80173e2:	d1e4      	bne.n	80173ae <forward_eltwise_integer_INT8+0x112>
 80173e4:	2500      	movs	r5, #0
 80173e6:	69b6      	ldr	r6, [r6, #24]
 80173e8:	9511      	str	r5, [sp, #68]	; 0x44
 80173ea:	69a5      	ldr	r5, [r4, #24]
 80173ec:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80173ee:	68ad      	ldr	r5, [r5, #8]
 80173f0:	68a4      	ldr	r4, [r4, #8]
 80173f2:	68b6      	ldr	r6, [r6, #8]
 80173f4:	f1bc 0f00 	cmp.w	ip, #0
 80173f8:	d00e      	beq.n	8017418 <forward_eltwise_integer_INT8+0x17c>
 80173fa:	f8dc e004 	ldr.w	lr, [ip, #4]
 80173fe:	f1be 0f00 	cmp.w	lr, #0
 8017402:	f000 8100 	beq.w	8017606 <forward_eltwise_integer_INT8+0x36a>
 8017406:	f8bc c002 	ldrh.w	ip, [ip, #2]
 801740a:	f1bc 0f00 	cmp.w	ip, #0
 801740e:	d003      	beq.n	8017418 <forward_eltwise_integer_INT8+0x17c>
 8017410:	f8de c004 	ldr.w	ip, [lr, #4]
 8017414:	f99c c000 	ldrsb.w	ip, [ip]
 8017418:	f88d c039 	strb.w	ip, [sp, #57]	; 0x39
 801741c:	b158      	cbz	r0, 8017436 <forward_eltwise_integer_INT8+0x19a>
 801741e:	f8d0 c004 	ldr.w	ip, [r0, #4]
 8017422:	f1bc 0f00 	cmp.w	ip, #0
 8017426:	f000 80f2 	beq.w	801760e <forward_eltwise_integer_INT8+0x372>
 801742a:	8840      	ldrh	r0, [r0, #2]
 801742c:	b118      	cbz	r0, 8017436 <forward_eltwise_integer_INT8+0x19a>
 801742e:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8017432:	f990 0000 	ldrsb.w	r0, [r0]
 8017436:	f88d 003a 	strb.w	r0, [sp, #58]	; 0x3a
 801743a:	b142      	cbz	r2, 801744e <forward_eltwise_integer_INT8+0x1b2>
 801743c:	6850      	ldr	r0, [r2, #4]
 801743e:	2800      	cmp	r0, #0
 8017440:	f000 80df 	beq.w	8017602 <forward_eltwise_integer_INT8+0x366>
 8017444:	8852      	ldrh	r2, [r2, #2]
 8017446:	b112      	cbz	r2, 801744e <forward_eltwise_integer_INT8+0x1b2>
 8017448:	6842      	ldr	r2, [r0, #4]
 801744a:	f992 2000 	ldrsb.w	r2, [r2]
 801744e:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
 8017452:	9a08      	ldr	r2, [sp, #32]
 8017454:	b912      	cbnz	r2, 801745c <forward_eltwise_integer_INT8+0x1c0>
 8017456:	f1b9 0f00 	cmp.w	r9, #0
 801745a:	d030      	beq.n	80174be <forward_eltwise_integer_INT8+0x222>
 801745c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801745e:	4553      	cmp	r3, sl
 8017460:	f000 80d3 	beq.w	801760a <forward_eltwise_integer_INT8+0x36e>
 8017464:	f1ba 0f00 	cmp.w	sl, #0
 8017468:	bf14      	ite	ne
 801746a:	2701      	movne	r7, #1
 801746c:	2702      	moveq	r7, #2
 801746e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017470:	0a1b      	lsrs	r3, r3, #8
 8017472:	f000 80f7 	beq.w	8017664 <forward_eltwise_integer_INT8+0x3c8>
 8017476:	9816      	ldr	r0, [sp, #88]	; 0x58
 8017478:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 801747c:	2301      	movs	r3, #1
 801747e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8017482:	4290      	cmp	r0, r2
 8017484:	fb01 f303 	mul.w	r3, r1, r3
 8017488:	d1f9      	bne.n	801747e <forward_eltwise_integer_INT8+0x1e2>
 801748a:	4621      	mov	r1, r4
 801748c:	f10d 043b 	add.w	r4, sp, #59	; 0x3b
 8017490:	462a      	mov	r2, r5
 8017492:	4630      	mov	r0, r6
 8017494:	9405      	str	r4, [sp, #20]
 8017496:	ac11      	add	r4, sp, #68	; 0x44
 8017498:	9706      	str	r7, [sp, #24]
 801749a:	9404      	str	r4, [sp, #16]
 801749c:	f10d 043a 	add.w	r4, sp, #58	; 0x3a
 80174a0:	9403      	str	r4, [sp, #12]
 80174a2:	ac10      	add	r4, sp, #64	; 0x40
 80174a4:	9402      	str	r4, [sp, #8]
 80174a6:	f10d 0439 	add.w	r4, sp, #57	; 0x39
 80174aa:	9401      	str	r4, [sp, #4]
 80174ac:	ac0f      	add	r4, sp, #60	; 0x3c
 80174ae:	9400      	str	r4, [sp, #0]
 80174b0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 80174b2:	47a0      	blx	r4
 80174b4:	b02b      	add	sp, #172	; 0xac
 80174b6:	ecbd 8b02 	vpop	{d8}
 80174ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80174be:	aa20      	add	r2, sp, #128	; 0x80
 80174c0:	a817      	add	r0, sp, #92	; 0x5c
 80174c2:	9308      	str	r3, [sp, #32]
 80174c4:	9218      	str	r2, [sp, #96]	; 0x60
 80174c6:	aa25      	add	r2, sp, #148	; 0x94
 80174c8:	f8cd 9080 	str.w	r9, [sp, #128]	; 0x80
 80174cc:	921a      	str	r2, [sp, #104]	; 0x68
 80174ce:	f240 5202 	movw	r2, #1282	; 0x502
 80174d2:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
 80174d6:	9217      	str	r2, [sp, #92]	; 0x5c
 80174d8:	9219      	str	r2, [sp, #100]	; 0x64
 80174da:	aa15      	add	r2, sp, #84	; 0x54
 80174dc:	e9cd 9921 	strd	r9, r9, [sp, #132]	; 0x84
 80174e0:	e9cd 9923 	strd	r9, r9, [sp, #140]	; 0x8c
 80174e4:	e9cd 9926 	strd	r9, r9, [sp, #152]	; 0x98
 80174e8:	e9cd 9928 	strd	r9, r9, [sp, #160]	; 0xa0
 80174ec:	f005 ffc4 	bl	801d478 <core_compute_offsets_in_bytes>
 80174f0:	9b08      	ldr	r3, [sp, #32]
 80174f2:	aa15      	add	r2, sp, #84	; 0x54
 80174f4:	4659      	mov	r1, fp
 80174f6:	a819      	add	r0, sp, #100	; 0x64
 80174f8:	f005 ffbe 	bl	801d478 <core_compute_offsets_in_bytes>
 80174fc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80174fe:	68d3      	ldr	r3, [r2, #12]
 8017500:	2b00      	cmp	r3, #0
 8017502:	d0d7      	beq.n	80174b4 <forward_eltwise_integer_INT8+0x218>
 8017504:	6891      	ldr	r1, [r2, #8]
 8017506:	eddf 8a5a 	vldr	s17, [pc, #360]	; 8017670 <forward_eltwise_integer_INT8+0x3d4>
 801750a:	468c      	mov	ip, r1
 801750c:	f8cd 9020 	str.w	r9, [sp, #32]
 8017510:	f1bc 0f00 	cmp.w	ip, #0
 8017514:	d0ce      	beq.n	80174b4 <forward_eltwise_integer_INT8+0x218>
 8017516:	9815      	ldr	r0, [sp, #84]	; 0x54
 8017518:	f04f 0b00 	mov.w	fp, #0
 801751c:	f3c0 2017 	ubfx	r0, r0, #8, #24
 8017520:	f04f 0a00 	mov.w	sl, #0
 8017524:	2804      	cmp	r0, #4
 8017526:	bf8c      	ite	hi
 8017528:	6911      	ldrhi	r1, [r2, #16]
 801752a:	2101      	movls	r1, #1
 801752c:	458a      	cmp	sl, r1
 801752e:	d270      	bcs.n	8017612 <forward_eltwise_integer_INT8+0x376>
 8017530:	6851      	ldr	r1, [r2, #4]
 8017532:	2900      	cmp	r1, #0
 8017534:	d054      	beq.n	80175e0 <forward_eltwise_integer_INT8+0x344>
 8017536:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 801753a:	f04f 0900 	mov.w	r9, #0
 801753e:	f994 2000 	ldrsb.w	r2, [r4]
 8017542:	a814      	add	r0, sp, #80	; 0x50
 8017544:	f99d 1039 	ldrsb.w	r1, [sp, #57]	; 0x39
 8017548:	eddd 7a0f 	vldr	s15, [sp, #60]	; 0x3c
 801754c:	1a53      	subs	r3, r2, r1
 801754e:	f99d 103a 	ldrsb.w	r1, [sp, #58]	; 0x3a
 8017552:	eddd 6a10 	vldr	s13, [sp, #64]	; 0x40
 8017556:	ee07 3a10 	vmov	s14, r3
 801755a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801755e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8017562:	ed8d 7a12 	vstr	s14, [sp, #72]	; 0x48
 8017566:	f995 2000 	ldrsb.w	r2, [r5]
 801756a:	1a53      	subs	r3, r2, r1
 801756c:	aa13      	add	r2, sp, #76	; 0x4c
 801756e:	a912      	add	r1, sp, #72	; 0x48
 8017570:	ee07 3a90 	vmov	s15, r3
 8017574:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8017578:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801757c:	edcd 7a13 	vstr	s15, [sp, #76]	; 0x4c
 8017580:	47b8      	blx	r7
 8017582:	ed9d 6a14 	vldr	s12, [sp, #80]	; 0x50
 8017586:	eddd 6a11 	vldr	s13, [sp, #68]	; 0x44
 801758a:	f99d 303b 	ldrsb.w	r3, [sp, #59]	; 0x3b
 801758e:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8017592:	ee07 3a90 	vmov	s15, r3
 8017596:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801759a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801759e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80175a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80175a6:	fe38 7a28 	vselgt.f32	s14, s16, s17
 80175aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80175ae:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80175b2:	edcd 7a14 	vstr	s15, [sp, #80]	; 0x50
 80175b6:	ee17 2a10 	vmov	r2, s14
 80175ba:	f302 0207 	ssat	r2, #8, r2
 80175be:	7032      	strb	r2, [r6, #0]
 80175c0:	f109 0901 	add.w	r9, r9, #1
 80175c4:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80175c6:	4446      	add	r6, r8
 80175c8:	6852      	ldr	r2, [r2, #4]
 80175ca:	4414      	add	r4, r2
 80175cc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80175ce:	6852      	ldr	r2, [r2, #4]
 80175d0:	4415      	add	r5, r2
 80175d2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80175d4:	6851      	ldr	r1, [r2, #4]
 80175d6:	4549      	cmp	r1, r9
 80175d8:	d8b1      	bhi.n	801753e <forward_eltwise_integer_INT8+0x2a2>
 80175da:	9815      	ldr	r0, [sp, #84]	; 0x54
 80175dc:	f3c0 2017 	ubfx	r0, r0, #8, #24
 80175e0:	9917      	ldr	r1, [sp, #92]	; 0x5c
 80175e2:	f5b1 6fa0 	cmp.w	r1, #1280	; 0x500
 80175e6:	d302      	bcc.n	80175ee <forward_eltwise_integer_INT8+0x352>
 80175e8:	9918      	ldr	r1, [sp, #96]	; 0x60
 80175ea:	6909      	ldr	r1, [r1, #16]
 80175ec:	440c      	add	r4, r1
 80175ee:	9919      	ldr	r1, [sp, #100]	; 0x64
 80175f0:	f5b1 6fa0 	cmp.w	r1, #1280	; 0x500
 80175f4:	d302      	bcc.n	80175fc <forward_eltwise_integer_INT8+0x360>
 80175f6:	991a      	ldr	r1, [sp, #104]	; 0x68
 80175f8:	6909      	ldr	r1, [r1, #16]
 80175fa:	440d      	add	r5, r1
 80175fc:	f10a 0a01 	add.w	sl, sl, #1
 8017600:	e790      	b.n	8017524 <forward_eltwise_integer_INT8+0x288>
 8017602:	4602      	mov	r2, r0
 8017604:	e723      	b.n	801744e <forward_eltwise_integer_INT8+0x1b2>
 8017606:	46f4      	mov	ip, lr
 8017608:	e706      	b.n	8017418 <forward_eltwise_integer_INT8+0x17c>
 801760a:	2700      	movs	r7, #0
 801760c:	e72f      	b.n	801746e <forward_eltwise_integer_INT8+0x1d2>
 801760e:	4660      	mov	r0, ip
 8017610:	e711      	b.n	8017436 <forward_eltwise_integer_INT8+0x19a>
 8017612:	f8dd e060 	ldr.w	lr, [sp, #96]	; 0x60
 8017616:	f10b 0b01 	add.w	fp, fp, #1
 801761a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801761c:	f8de 1008 	ldr.w	r1, [lr, #8]
 8017620:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8017624:	440c      	add	r4, r1
 8017626:	6899      	ldr	r1, [r3, #8]
 8017628:	45dc      	cmp	ip, fp
 801762a:	440d      	add	r5, r1
 801762c:	f63f af78 	bhi.w	8017520 <forward_eltwise_integer_INT8+0x284>
 8017630:	f8de 000c 	ldr.w	r0, [lr, #12]
 8017634:	9908      	ldr	r1, [sp, #32]
 8017636:	4404      	add	r4, r0
 8017638:	68d0      	ldr	r0, [r2, #12]
 801763a:	3101      	adds	r1, #1
 801763c:	68db      	ldr	r3, [r3, #12]
 801763e:	4288      	cmp	r0, r1
 8017640:	441d      	add	r5, r3
 8017642:	9108      	str	r1, [sp, #32]
 8017644:	f63f af64 	bhi.w	8017510 <forward_eltwise_integer_INT8+0x274>
 8017648:	b02b      	add	sp, #172	; 0xac
 801764a:	ecbd 8b02 	vpop	{d8}
 801764e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017652:	f04f 0a00 	mov.w	sl, #0
 8017656:	e667      	b.n	8017328 <forward_eltwise_integer_INT8+0x8c>
 8017658:	2301      	movs	r3, #1
 801765a:	4670      	mov	r0, lr
 801765c:	9308      	str	r3, [sp, #32]
 801765e:	e655      	b.n	801730c <forward_eltwise_integer_INT8+0x70>
 8017660:	4625      	mov	r5, r4
 8017662:	e62b      	b.n	80172bc <forward_eltwise_integer_INT8+0x20>
 8017664:	2301      	movs	r3, #1
 8017666:	e710      	b.n	801748a <forward_eltwise_integer_INT8+0x1ee>
 8017668:	2300      	movs	r3, #0
 801766a:	685b      	ldr	r3, [r3, #4]
 801766c:	deff      	udf	#255	; 0xff
 801766e:	bf00      	nop
 8017670:	befffffc 	.word	0xbefffffc

08017674 <func_dummy>:
 8017674:	4770      	bx	lr
 8017676:	bf00      	nop

08017678 <forward_dw_3x3_sssa8_ch>:
 8017678:	6983      	ldr	r3, [r0, #24]
 801767a:	881a      	ldrh	r2, [r3, #0]
 801767c:	2a00      	cmp	r2, #0
 801767e:	f000 80d8 	beq.w	8017832 <forward_dw_3x3_sssa8_ch+0x1ba>
 8017682:	6859      	ldr	r1, [r3, #4]
 8017684:	684b      	ldr	r3, [r1, #4]
 8017686:	b103      	cbz	r3, 801768a <forward_dw_3x3_sssa8_ch+0x12>
 8017688:	681b      	ldr	r3, [r3, #0]
 801768a:	2a01      	cmp	r2, #1
 801768c:	f000 80f2 	beq.w	8017874 <forward_dw_3x3_sssa8_ch+0x1fc>
 8017690:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017694:	f8d1 8010 	ldr.w	r8, [r1, #16]
 8017698:	b097      	sub	sp, #92	; 0x5c
 801769a:	f1b8 0f00 	cmp.w	r8, #0
 801769e:	d001      	beq.n	80176a4 <forward_dw_3x3_sssa8_ch+0x2c>
 80176a0:	f8d8 8000 	ldr.w	r8, [r8]
 80176a4:	2a02      	cmp	r2, #2
 80176a6:	f000 80c1 	beq.w	801782c <forward_dw_3x3_sssa8_ch+0x1b4>
 80176aa:	69cc      	ldr	r4, [r1, #28]
 80176ac:	2c00      	cmp	r4, #0
 80176ae:	f000 80d8 	beq.w	8017862 <forward_dw_3x3_sssa8_ch+0x1ea>
 80176b2:	8b0d      	ldrh	r5, [r1, #24]
 80176b4:	f8d4 e000 	ldr.w	lr, [r4]
 80176b8:	2d01      	cmp	r5, #1
 80176ba:	f200 80bc 	bhi.w	8017836 <forward_dw_3x3_sssa8_ch+0x1be>
 80176be:	2500      	movs	r5, #0
 80176c0:	2a03      	cmp	r2, #3
 80176c2:	f000 80da 	beq.w	801787a <forward_dw_3x3_sssa8_ch+0x202>
 80176c6:	6a8a      	ldr	r2, [r1, #40]	; 0x28
 80176c8:	2a00      	cmp	r2, #0
 80176ca:	f000 80cf 	beq.w	801786c <forward_dw_3x3_sssa8_ch+0x1f4>
 80176ce:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80176d0:	6817      	ldr	r7, [r2, #0]
 80176d2:	910e      	str	r1, [sp, #56]	; 0x38
 80176d4:	2900      	cmp	r1, #0
 80176d6:	f000 80bc 	beq.w	8017852 <forward_dw_3x3_sssa8_ch+0x1da>
 80176da:	6856      	ldr	r6, [r2, #4]
 80176dc:	69a9      	ldr	r1, [r5, #24]
 80176de:	69ba      	ldr	r2, [r7, #24]
 80176e0:	6889      	ldr	r1, [r1, #8]
 80176e2:	8d07      	ldrh	r7, [r0, #40]	; 0x28
 80176e4:	9115      	str	r1, [sp, #84]	; 0x54
 80176e6:	9713      	str	r7, [sp, #76]	; 0x4c
 80176e8:	68f1      	ldr	r1, [r6, #12]
 80176ea:	8d87      	ldrh	r7, [r0, #44]	; 0x2c
 80176ec:	68dd      	ldr	r5, [r3, #12]
 80176ee:	9714      	str	r7, [sp, #80]	; 0x50
 80176f0:	68cf      	ldr	r7, [r1, #12]
 80176f2:	f8d1 c004 	ldr.w	ip, [r1, #4]
 80176f6:	f8b5 b004 	ldrh.w	fp, [r5, #4]
 80176fa:	6889      	ldr	r1, [r1, #8]
 80176fc:	970f      	str	r7, [sp, #60]	; 0x3c
 80176fe:	68ef      	ldr	r7, [r5, #12]
 8017700:	68ad      	ldr	r5, [r5, #8]
 8017702:	9110      	str	r1, [sp, #64]	; 0x40
 8017704:	fa1f f18c 	uxth.w	r1, ip
 8017708:	6892      	ldr	r2, [r2, #8]
 801770a:	9711      	str	r7, [sp, #68]	; 0x44
 801770c:	9512      	str	r5, [sp, #72]	; 0x48
 801770e:	2c00      	cmp	r4, #0
 8017710:	f000 8099 	beq.w	8017846 <forward_dw_3x3_sssa8_ch+0x1ce>
 8017714:	68a4      	ldr	r4, [r4, #8]
 8017716:	2c00      	cmp	r4, #0
 8017718:	f000 8095 	beq.w	8017846 <forward_dw_3x3_sssa8_ch+0x1ce>
 801771c:	69a7      	ldr	r7, [r4, #24]
 801771e:	2f00      	cmp	r7, #0
 8017720:	bf18      	it	ne
 8017722:	4627      	movne	r7, r4
 8017724:	681c      	ldr	r4, [r3, #0]
 8017726:	6835      	ldr	r5, [r6, #0]
 8017728:	f8de 0000 	ldr.w	r0, [lr]
 801772c:	2c00      	cmp	r4, #0
 801772e:	f000 8087 	beq.w	8017840 <forward_dw_3x3_sssa8_ch+0x1c8>
 8017732:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8017736:	f1b9 0f00 	cmp.w	r9, #0
 801773a:	f000 8081 	beq.w	8017840 <forward_dw_3x3_sssa8_ch+0x1c8>
 801773e:	f8b4 a002 	ldrh.w	sl, [r4, #2]
 8017742:	f1ba 0f00 	cmp.w	sl, #0
 8017746:	d07b      	beq.n	8017840 <forward_dw_3x3_sssa8_ch+0x1c8>
 8017748:	f8d9 9000 	ldr.w	r9, [r9]
 801774c:	ed99 0a00 	vldr	s0, [r9]
 8017750:	2d00      	cmp	r5, #0
 8017752:	d072      	beq.n	801783a <forward_dw_3x3_sssa8_ch+0x1c2>
 8017754:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8017758:	f1b9 0f00 	cmp.w	r9, #0
 801775c:	d06d      	beq.n	801783a <forward_dw_3x3_sssa8_ch+0x1c2>
 801775e:	f8b5 a002 	ldrh.w	sl, [r5, #2]
 8017762:	f1ba 0f00 	cmp.w	sl, #0
 8017766:	d068      	beq.n	801783a <forward_dw_3x3_sssa8_ch+0x1c2>
 8017768:	f8d9 9000 	ldr.w	r9, [r9]
 801776c:	edd9 0a00 	vldr	s1, [r9]
 8017770:	f8d3 9018 	ldr.w	r9, [r3, #24]
 8017774:	f8de 3018 	ldr.w	r3, [lr, #24]
 8017778:	f8d9 9008 	ldr.w	r9, [r9, #8]
 801777c:	689b      	ldr	r3, [r3, #8]
 801777e:	930c      	str	r3, [sp, #48]	; 0x30
 8017780:	69b3      	ldr	r3, [r6, #24]
 8017782:	f8d3 a008 	ldr.w	sl, [r3, #8]
 8017786:	b110      	cbz	r0, 801778e <forward_dw_3x3_sssa8_ch+0x116>
 8017788:	6840      	ldr	r0, [r0, #4]
 801778a:	b100      	cbz	r0, 801778e <forward_dw_3x3_sssa8_ch+0x116>
 801778c:	6800      	ldr	r0, [r0, #0]
 801778e:	b13c      	cbz	r4, 80177a0 <forward_dw_3x3_sssa8_ch+0x128>
 8017790:	6863      	ldr	r3, [r4, #4]
 8017792:	2b00      	cmp	r3, #0
 8017794:	d061      	beq.n	801785a <forward_dw_3x3_sssa8_ch+0x1e2>
 8017796:	8864      	ldrh	r4, [r4, #2]
 8017798:	b114      	cbz	r4, 80177a0 <forward_dw_3x3_sssa8_ch+0x128>
 801779a:	685b      	ldr	r3, [r3, #4]
 801779c:	f993 4000 	ldrsb.w	r4, [r3]
 80177a0:	b13d      	cbz	r5, 80177b2 <forward_dw_3x3_sssa8_ch+0x13a>
 80177a2:	686b      	ldr	r3, [r5, #4]
 80177a4:	2b00      	cmp	r3, #0
 80177a6:	d05a      	beq.n	801785e <forward_dw_3x3_sssa8_ch+0x1e6>
 80177a8:	886d      	ldrh	r5, [r5, #2]
 80177aa:	b115      	cbz	r5, 80177b2 <forward_dw_3x3_sssa8_ch+0x13a>
 80177ac:	685b      	ldr	r3, [r3, #4]
 80177ae:	f993 5000 	ldrsb.w	r5, [r3]
 80177b2:	fa1f fc8c 	uxth.w	ip, ip
 80177b6:	231a      	movs	r3, #26
 80177b8:	920d      	str	r2, [sp, #52]	; 0x34
 80177ba:	fb03 230c 	mla	r3, r3, ip, r2
 80177be:	f002 fbb3 	bl	8019f28 <align_factor_ch>
 80177c2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80177c4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80177c6:	4648      	mov	r0, r9
 80177c8:	9303      	str	r3, [sp, #12]
 80177ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80177cc:	9404      	str	r4, [sp, #16]
 80177ce:	2400      	movs	r4, #0
 80177d0:	9302      	str	r3, [sp, #8]
 80177d2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80177d4:	920a      	str	r2, [sp, #40]	; 0x28
 80177d6:	9301      	str	r3, [sp, #4]
 80177d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80177da:	f8bd 2044 	ldrh.w	r2, [sp, #68]	; 0x44
 80177de:	9300      	str	r3, [sp, #0]
 80177e0:	f8bd 303c 	ldrh.w	r3, [sp, #60]	; 0x3c
 80177e4:	f8bd 1048 	ldrh.w	r1, [sp, #72]	; 0x48
 80177e8:	9308      	str	r3, [sp, #32]
 80177ea:	f8bd 3040 	ldrh.w	r3, [sp, #64]	; 0x40
 80177ee:	9409      	str	r4, [sp, #36]	; 0x24
 80177f0:	9307      	str	r3, [sp, #28]
 80177f2:	465b      	mov	r3, fp
 80177f4:	e9cd 5a05 	strd	r5, sl, [sp, #20]
 80177f8:	f001 fa1c 	bl	8018c34 <forward_lite_dw_3x3_sssa8_ch>
 80177fc:	68b3      	ldr	r3, [r6, #8]
 80177fe:	0a1b      	lsrs	r3, r3, #8
 8017800:	d032      	beq.n	8017868 <forward_dw_3x3_sssa8_ch+0x1f0>
 8017802:	68f0      	ldr	r0, [r6, #12]
 8017804:	2201      	movs	r2, #1
 8017806:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 801780a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801780e:	4298      	cmp	r0, r3
 8017810:	fb01 f202 	mul.w	r2, r1, r2
 8017814:	d1f9      	bne.n	801780a <forward_dw_3x3_sssa8_ch+0x192>
 8017816:	eddd 7a0e 	vldr	s15, [sp, #56]	; 0x38
 801781a:	463b      	mov	r3, r7
 801781c:	4631      	mov	r1, r6
 801781e:	4640      	mov	r0, r8
 8017820:	ee17 ca90 	vmov	ip, s15
 8017824:	b017      	add	sp, #92	; 0x5c
 8017826:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801782a:	4760      	bx	ip
 801782c:	2300      	movs	r3, #0
 801782e:	685b      	ldr	r3, [r3, #4]
 8017830:	deff      	udf	#255	; 0xff
 8017832:	6853      	ldr	r3, [r2, #4]
 8017834:	deff      	udf	#255	; 0xff
 8017836:	6865      	ldr	r5, [r4, #4]
 8017838:	e742      	b.n	80176c0 <forward_dw_3x3_sssa8_ch+0x48>
 801783a:	eddf 0a12 	vldr	s1, [pc, #72]	; 8017884 <forward_dw_3x3_sssa8_ch+0x20c>
 801783e:	e797      	b.n	8017770 <forward_dw_3x3_sssa8_ch+0xf8>
 8017840:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8017884 <forward_dw_3x3_sssa8_ch+0x20c>
 8017844:	e784      	b.n	8017750 <forward_dw_3x3_sssa8_ch+0xd8>
 8017846:	6a07      	ldr	r7, [r0, #32]
 8017848:	2f00      	cmp	r7, #0
 801784a:	f43f af6b 	beq.w	8017724 <forward_dw_3x3_sssa8_ch+0xac>
 801784e:	68bf      	ldr	r7, [r7, #8]
 8017850:	e768      	b.n	8017724 <forward_dw_3x3_sssa8_ch+0xac>
 8017852:	4a0d      	ldr	r2, [pc, #52]	; (8017888 <forward_dw_3x3_sssa8_ch+0x210>)
 8017854:	4646      	mov	r6, r8
 8017856:	920e      	str	r2, [sp, #56]	; 0x38
 8017858:	e740      	b.n	80176dc <forward_dw_3x3_sssa8_ch+0x64>
 801785a:	461c      	mov	r4, r3
 801785c:	e7a0      	b.n	80177a0 <forward_dw_3x3_sssa8_ch+0x128>
 801785e:	461d      	mov	r5, r3
 8017860:	e7a7      	b.n	80177b2 <forward_dw_3x3_sssa8_ch+0x13a>
 8017862:	46a6      	mov	lr, r4
 8017864:	4625      	mov	r5, r4
 8017866:	e72b      	b.n	80176c0 <forward_dw_3x3_sssa8_ch+0x48>
 8017868:	2201      	movs	r2, #1
 801786a:	e7d4      	b.n	8017816 <forward_dw_3x3_sssa8_ch+0x19e>
 801786c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801786e:	b93b      	cbnz	r3, 8017880 <forward_dw_3x3_sssa8_ch+0x208>
 8017870:	699b      	ldr	r3, [r3, #24]
 8017872:	deff      	udf	#255	; 0xff
 8017874:	2300      	movs	r3, #0
 8017876:	685b      	ldr	r3, [r3, #4]
 8017878:	deff      	udf	#255	; 0xff
 801787a:	2300      	movs	r3, #0
 801787c:	685b      	ldr	r3, [r3, #4]
 801787e:	deff      	udf	#255	; 0xff
 8017880:	68d3      	ldr	r3, [r2, #12]
 8017882:	deff      	udf	#255	; 0xff
 8017884:	00000000 	.word	0x00000000
 8017888:	08017675 	.word	0x08017675

0801788c <func_dummy>:
 801788c:	4770      	bx	lr
 801788e:	bf00      	nop

08017890 <forward_pw_sssa8_ch>:
 8017890:	6983      	ldr	r3, [r0, #24]
 8017892:	8819      	ldrh	r1, [r3, #0]
 8017894:	2900      	cmp	r1, #0
 8017896:	f000 80fa 	beq.w	8017a8e <forward_pw_sssa8_ch+0x1fe>
 801789a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801789e:	ed2d 8b02 	vpush	{d8}
 80178a2:	685d      	ldr	r5, [r3, #4]
 80178a4:	b095      	sub	sp, #84	; 0x54
 80178a6:	686b      	ldr	r3, [r5, #4]
 80178a8:	b103      	cbz	r3, 80178ac <forward_pw_sssa8_ch+0x1c>
 80178aa:	681b      	ldr	r3, [r3, #0]
 80178ac:	2901      	cmp	r1, #1
 80178ae:	f000 8114 	beq.w	8017ada <forward_pw_sssa8_ch+0x24a>
 80178b2:	f8d5 b010 	ldr.w	fp, [r5, #16]
 80178b6:	f1bb 0f00 	cmp.w	fp, #0
 80178ba:	d001      	beq.n	80178c0 <forward_pw_sssa8_ch+0x30>
 80178bc:	f8db b000 	ldr.w	fp, [fp]
 80178c0:	2902      	cmp	r1, #2
 80178c2:	f000 80e1 	beq.w	8017a88 <forward_pw_sssa8_ch+0x1f8>
 80178c6:	69ec      	ldr	r4, [r5, #28]
 80178c8:	2c00      	cmp	r4, #0
 80178ca:	f000 80ff 	beq.w	8017acc <forward_pw_sssa8_ch+0x23c>
 80178ce:	8b2e      	ldrh	r6, [r5, #24]
 80178d0:	6822      	ldr	r2, [r4, #0]
 80178d2:	2e01      	cmp	r6, #1
 80178d4:	f200 80dd 	bhi.w	8017a92 <forward_pw_sssa8_ch+0x202>
 80178d8:	2600      	movs	r6, #0
 80178da:	2903      	cmp	r1, #3
 80178dc:	f000 8100 	beq.w	8017ae0 <forward_pw_sssa8_ch+0x250>
 80178e0:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 80178e2:	2900      	cmp	r1, #0
 80178e4:	f000 80f5 	beq.w	8017ad2 <forward_pw_sssa8_ch+0x242>
 80178e8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80178ea:	680f      	ldr	r7, [r1, #0]
 80178ec:	9511      	str	r5, [sp, #68]	; 0x44
 80178ee:	970d      	str	r7, [sp, #52]	; 0x34
 80178f0:	2d00      	cmp	r5, #0
 80178f2:	f000 80e7 	beq.w	8017ac4 <forward_pw_sssa8_ch+0x234>
 80178f6:	684f      	ldr	r7, [r1, #4]
 80178f8:	69b1      	ldr	r1, [r6, #24]
 80178fa:	68fe      	ldr	r6, [r7, #12]
 80178fc:	6889      	ldr	r1, [r1, #8]
 80178fe:	f8d3 c00c 	ldr.w	ip, [r3, #12]
 8017902:	68f5      	ldr	r5, [r6, #12]
 8017904:	9113      	str	r1, [sp, #76]	; 0x4c
 8017906:	990d      	ldr	r1, [sp, #52]	; 0x34
 8017908:	f8dc e004 	ldr.w	lr, [ip, #4]
 801790c:	6989      	ldr	r1, [r1, #24]
 801790e:	9510      	str	r5, [sp, #64]	; 0x40
 8017910:	68b5      	ldr	r5, [r6, #8]
 8017912:	f8d1 a008 	ldr.w	sl, [r1, #8]
 8017916:	9512      	str	r5, [sp, #72]	; 0x48
 8017918:	fa1f f58e 	uxth.w	r5, lr
 801791c:	6871      	ldr	r1, [r6, #4]
 801791e:	ee08 5a10 	vmov	s16, r5
 8017922:	b28d      	uxth	r5, r1
 8017924:	950c      	str	r5, [sp, #48]	; 0x30
 8017926:	f8dc 500c 	ldr.w	r5, [ip, #12]
 801792a:	950a      	str	r5, [sp, #40]	; 0x28
 801792c:	f8dc 5008 	ldr.w	r5, [ip, #8]
 8017930:	950e      	str	r5, [sp, #56]	; 0x38
 8017932:	2c00      	cmp	r4, #0
 8017934:	f000 80b5 	beq.w	8017aa2 <forward_pw_sssa8_ch+0x212>
 8017938:	68a4      	ldr	r4, [r4, #8]
 801793a:	2c00      	cmp	r4, #0
 801793c:	f000 80b1 	beq.w	8017aa2 <forward_pw_sssa8_ch+0x212>
 8017940:	f8d4 8018 	ldr.w	r8, [r4, #24]
 8017944:	f1b8 0f00 	cmp.w	r8, #0
 8017948:	bf18      	it	ne
 801794a:	46a0      	movne	r8, r4
 801794c:	681d      	ldr	r5, [r3, #0]
 801794e:	683e      	ldr	r6, [r7, #0]
 8017950:	6810      	ldr	r0, [r2, #0]
 8017952:	2d00      	cmp	r5, #0
 8017954:	f000 80a2 	beq.w	8017a9c <forward_pw_sssa8_ch+0x20c>
 8017958:	686c      	ldr	r4, [r5, #4]
 801795a:	2c00      	cmp	r4, #0
 801795c:	f000 809e 	beq.w	8017a9c <forward_pw_sssa8_ch+0x20c>
 8017960:	f8b5 c002 	ldrh.w	ip, [r5, #2]
 8017964:	f1bc 0f00 	cmp.w	ip, #0
 8017968:	f000 8098 	beq.w	8017a9c <forward_pw_sssa8_ch+0x20c>
 801796c:	6824      	ldr	r4, [r4, #0]
 801796e:	ed94 0a00 	vldr	s0, [r4]
 8017972:	2e00      	cmp	r6, #0
 8017974:	f000 808f 	beq.w	8017a96 <forward_pw_sssa8_ch+0x206>
 8017978:	6874      	ldr	r4, [r6, #4]
 801797a:	2c00      	cmp	r4, #0
 801797c:	f000 808b 	beq.w	8017a96 <forward_pw_sssa8_ch+0x206>
 8017980:	f8b6 c002 	ldrh.w	ip, [r6, #2]
 8017984:	f1bc 0f00 	cmp.w	ip, #0
 8017988:	f000 8085 	beq.w	8017a96 <forward_pw_sssa8_ch+0x206>
 801798c:	6824      	ldr	r4, [r4, #0]
 801798e:	edd4 0a00 	vldr	s1, [r4]
 8017992:	699c      	ldr	r4, [r3, #24]
 8017994:	6993      	ldr	r3, [r2, #24]
 8017996:	f8d4 9008 	ldr.w	r9, [r4, #8]
 801799a:	689b      	ldr	r3, [r3, #8]
 801799c:	930f      	str	r3, [sp, #60]	; 0x3c
 801799e:	69bb      	ldr	r3, [r7, #24]
 80179a0:	689b      	ldr	r3, [r3, #8]
 80179a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80179a4:	b110      	cbz	r0, 80179ac <forward_pw_sssa8_ch+0x11c>
 80179a6:	6840      	ldr	r0, [r0, #4]
 80179a8:	b100      	cbz	r0, 80179ac <forward_pw_sssa8_ch+0x11c>
 80179aa:	6800      	ldr	r0, [r0, #0]
 80179ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80179ae:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80179b0:	fb03 f202 	mul.w	r2, r3, r2
 80179b4:	b28b      	uxth	r3, r1
 80179b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80179b8:	fb03 1202 	mla	r2, r3, r2, r1
 80179bc:	4591      	cmp	r9, r2
 80179be:	d279      	bcs.n	8017ab4 <forward_pw_sssa8_ch+0x224>
 80179c0:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80179c2:	fa1f fc8e 	uxth.w	ip, lr
 80179c6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80179c8:	fb02 f404 	mul.w	r4, r2, r4
 80179cc:	fb0c 9404 	mla	r4, ip, r4, r9
 80179d0:	42a1      	cmp	r1, r4
 80179d2:	bf2c      	ite	cs
 80179d4:	2400      	movcs	r4, #0
 80179d6:	2401      	movcc	r4, #1
 80179d8:	b13d      	cbz	r5, 80179ea <forward_pw_sssa8_ch+0x15a>
 80179da:	686a      	ldr	r2, [r5, #4]
 80179dc:	2a00      	cmp	r2, #0
 80179de:	d06d      	beq.n	8017abc <forward_pw_sssa8_ch+0x22c>
 80179e0:	886d      	ldrh	r5, [r5, #2]
 80179e2:	b115      	cbz	r5, 80179ea <forward_pw_sssa8_ch+0x15a>
 80179e4:	6852      	ldr	r2, [r2, #4]
 80179e6:	f992 5000 	ldrsb.w	r5, [r2]
 80179ea:	b13e      	cbz	r6, 80179fc <forward_pw_sssa8_ch+0x16c>
 80179ec:	6872      	ldr	r2, [r6, #4]
 80179ee:	2a00      	cmp	r2, #0
 80179f0:	d066      	beq.n	8017ac0 <forward_pw_sssa8_ch+0x230>
 80179f2:	8876      	ldrh	r6, [r6, #2]
 80179f4:	b116      	cbz	r6, 80179fc <forward_pw_sssa8_ch+0x16c>
 80179f6:	6852      	ldr	r2, [r2, #4]
 80179f8:	f992 6000 	ldrsb.w	r6, [r2]
 80179fc:	eb0a 03c3 	add.w	r3, sl, r3, lsl #3
 8017a00:	4652      	mov	r2, sl
 8017a02:	990c      	ldr	r1, [sp, #48]	; 0x30
 8017a04:	f002 fa90 	bl	8019f28 <align_factor_ch>
 8017a08:	2c00      	cmp	r4, #0
 8017a0a:	d155      	bne.n	8017ab8 <forward_pw_sssa8_ch+0x228>
 8017a0c:	2301      	movs	r3, #1
 8017a0e:	f8bd 2028 	ldrh.w	r2, [sp, #40]	; 0x28
 8017a12:	930a      	str	r3, [sp, #40]	; 0x28
 8017a14:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017a16:	2401      	movs	r4, #1
 8017a18:	9210      	str	r2, [sp, #64]	; 0x40
 8017a1a:	699b      	ldr	r3, [r3, #24]
 8017a1c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8017a20:	f005 fcca 	bl	801d3b8 <ai_array_get_byte_size>
 8017a24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017a26:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8017a28:	9306      	str	r3, [sp, #24]
 8017a2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017a2c:	9008      	str	r0, [sp, #32]
 8017a2e:	4648      	mov	r0, r9
 8017a30:	f8bd 1038 	ldrh.w	r1, [sp, #56]	; 0x38
 8017a34:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 8017a38:	9503      	str	r5, [sp, #12]
 8017a3a:	9407      	str	r4, [sp, #28]
 8017a3c:	e9cd 6304 	strd	r6, r3, [sp, #16]
 8017a40:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8017a42:	9302      	str	r3, [sp, #8]
 8017a44:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017a46:	9301      	str	r3, [sp, #4]
 8017a48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017a4a:	9300      	str	r3, [sp, #0]
 8017a4c:	ee18 3a10 	vmov	r3, s16
 8017a50:	f000 fc44 	bl	80182dc <forward_lite_pw_sssa8_ch>
 8017a54:	68bb      	ldr	r3, [r7, #8]
 8017a56:	4622      	mov	r2, r4
 8017a58:	0a1b      	lsrs	r3, r3, #8
 8017a5a:	d008      	beq.n	8017a6e <forward_pw_sssa8_ch+0x1de>
 8017a5c:	68f8      	ldr	r0, [r7, #12]
 8017a5e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8017a62:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8017a66:	4298      	cmp	r0, r3
 8017a68:	fb01 f202 	mul.w	r2, r1, r2
 8017a6c:	d1f9      	bne.n	8017a62 <forward_pw_sssa8_ch+0x1d2>
 8017a6e:	eddd 7a11 	vldr	s15, [sp, #68]	; 0x44
 8017a72:	4643      	mov	r3, r8
 8017a74:	4639      	mov	r1, r7
 8017a76:	4658      	mov	r0, fp
 8017a78:	ee17 ca90 	vmov	ip, s15
 8017a7c:	b015      	add	sp, #84	; 0x54
 8017a7e:	ecbd 8b02 	vpop	{d8}
 8017a82:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017a86:	4760      	bx	ip
 8017a88:	2300      	movs	r3, #0
 8017a8a:	685b      	ldr	r3, [r3, #4]
 8017a8c:	deff      	udf	#255	; 0xff
 8017a8e:	684b      	ldr	r3, [r1, #4]
 8017a90:	deff      	udf	#255	; 0xff
 8017a92:	6866      	ldr	r6, [r4, #4]
 8017a94:	e721      	b.n	80178da <forward_pw_sssa8_ch+0x4a>
 8017a96:	eddf 0a15 	vldr	s1, [pc, #84]	; 8017aec <forward_pw_sssa8_ch+0x25c>
 8017a9a:	e77a      	b.n	8017992 <forward_pw_sssa8_ch+0x102>
 8017a9c:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8017aec <forward_pw_sssa8_ch+0x25c>
 8017aa0:	e767      	b.n	8017972 <forward_pw_sssa8_ch+0xe2>
 8017aa2:	f8d0 8020 	ldr.w	r8, [r0, #32]
 8017aa6:	f1b8 0f00 	cmp.w	r8, #0
 8017aaa:	f43f af4f 	beq.w	801794c <forward_pw_sssa8_ch+0xbc>
 8017aae:	f8d8 8008 	ldr.w	r8, [r8, #8]
 8017ab2:	e74b      	b.n	801794c <forward_pw_sssa8_ch+0xbc>
 8017ab4:	2400      	movs	r4, #0
 8017ab6:	e78f      	b.n	80179d8 <forward_pw_sssa8_ch+0x148>
 8017ab8:	4622      	mov	r2, r4
 8017aba:	e7ab      	b.n	8017a14 <forward_pw_sssa8_ch+0x184>
 8017abc:	4615      	mov	r5, r2
 8017abe:	e794      	b.n	80179ea <forward_pw_sssa8_ch+0x15a>
 8017ac0:	4616      	mov	r6, r2
 8017ac2:	e79b      	b.n	80179fc <forward_pw_sssa8_ch+0x16c>
 8017ac4:	490a      	ldr	r1, [pc, #40]	; (8017af0 <forward_pw_sssa8_ch+0x260>)
 8017ac6:	465f      	mov	r7, fp
 8017ac8:	9111      	str	r1, [sp, #68]	; 0x44
 8017aca:	e715      	b.n	80178f8 <forward_pw_sssa8_ch+0x68>
 8017acc:	4622      	mov	r2, r4
 8017ace:	4626      	mov	r6, r4
 8017ad0:	e703      	b.n	80178da <forward_pw_sssa8_ch+0x4a>
 8017ad2:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8017ad4:	b93b      	cbnz	r3, 8017ae6 <forward_pw_sssa8_ch+0x256>
 8017ad6:	699b      	ldr	r3, [r3, #24]
 8017ad8:	deff      	udf	#255	; 0xff
 8017ada:	2300      	movs	r3, #0
 8017adc:	685b      	ldr	r3, [r3, #4]
 8017ade:	deff      	udf	#255	; 0xff
 8017ae0:	2300      	movs	r3, #0
 8017ae2:	685b      	ldr	r3, [r3, #4]
 8017ae4:	deff      	udf	#255	; 0xff
 8017ae6:	68cb      	ldr	r3, [r1, #12]
 8017ae8:	deff      	udf	#255	; 0xff
 8017aea:	bf00      	nop
 8017aec:	00000000 	.word	0x00000000
 8017af0:	0801788d 	.word	0x0801788d

08017af4 <func_dummy>:
 8017af4:	4770      	bx	lr
 8017af6:	bf00      	nop

08017af8 <forward_conv2d_deep_sssa8_ch>:
 8017af8:	6983      	ldr	r3, [r0, #24]
 8017afa:	8819      	ldrh	r1, [r3, #0]
 8017afc:	2900      	cmp	r1, #0
 8017afe:	f000 811d 	beq.w	8017d3c <forward_conv2d_deep_sssa8_ch+0x244>
 8017b02:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017b06:	ed2d 8b02 	vpush	{d8}
 8017b0a:	685d      	ldr	r5, [r3, #4]
 8017b0c:	b09f      	sub	sp, #124	; 0x7c
 8017b0e:	686b      	ldr	r3, [r5, #4]
 8017b10:	b103      	cbz	r3, 8017b14 <forward_conv2d_deep_sssa8_ch+0x1c>
 8017b12:	681b      	ldr	r3, [r3, #0]
 8017b14:	2901      	cmp	r1, #1
 8017b16:	f000 813d 	beq.w	8017d94 <forward_conv2d_deep_sssa8_ch+0x29c>
 8017b1a:	f8d5 b010 	ldr.w	fp, [r5, #16]
 8017b1e:	f1bb 0f00 	cmp.w	fp, #0
 8017b22:	d001      	beq.n	8017b28 <forward_conv2d_deep_sssa8_ch+0x30>
 8017b24:	f8db b000 	ldr.w	fp, [fp]
 8017b28:	2902      	cmp	r1, #2
 8017b2a:	f000 8104 	beq.w	8017d36 <forward_conv2d_deep_sssa8_ch+0x23e>
 8017b2e:	69ea      	ldr	r2, [r5, #28]
 8017b30:	2a00      	cmp	r2, #0
 8017b32:	f000 8126 	beq.w	8017d82 <forward_conv2d_deep_sssa8_ch+0x28a>
 8017b36:	8b2e      	ldrh	r6, [r5, #24]
 8017b38:	6814      	ldr	r4, [r2, #0]
 8017b3a:	2e01      	cmp	r6, #1
 8017b3c:	f200 8100 	bhi.w	8017d40 <forward_conv2d_deep_sssa8_ch+0x248>
 8017b40:	2600      	movs	r6, #0
 8017b42:	2903      	cmp	r1, #3
 8017b44:	f000 8129 	beq.w	8017d9a <forward_conv2d_deep_sssa8_ch+0x2a2>
 8017b48:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8017b4a:	2900      	cmp	r1, #0
 8017b4c:	f000 811e 	beq.w	8017d8c <forward_conv2d_deep_sssa8_ch+0x294>
 8017b50:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8017b52:	680f      	ldr	r7, [r1, #0]
 8017b54:	9519      	str	r5, [sp, #100]	; 0x64
 8017b56:	9713      	str	r7, [sp, #76]	; 0x4c
 8017b58:	2d00      	cmp	r5, #0
 8017b5a:	f000 810a 	beq.w	8017d72 <forward_conv2d_deep_sssa8_ch+0x27a>
 8017b5e:	684f      	ldr	r7, [r1, #4]
 8017b60:	68dd      	ldr	r5, [r3, #12]
 8017b62:	69b1      	ldr	r1, [r6, #24]
 8017b64:	f8d5 e004 	ldr.w	lr, [r5, #4]
 8017b68:	6889      	ldr	r1, [r1, #8]
 8017b6a:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 8017b6e:	fa1f f68e 	uxth.w	r6, lr
 8017b72:	911d      	str	r1, [sp, #116]	; 0x74
 8017b74:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8017b76:	ee08 6a10 	vmov	s16, r6
 8017b7a:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8017b7e:	6989      	ldr	r1, [r1, #24]
 8017b80:	9610      	str	r6, [sp, #64]	; 0x40
 8017b82:	f8d1 9008 	ldr.w	r9, [r1, #8]
 8017b86:	f8dc 6008 	ldr.w	r6, [ip, #8]
 8017b8a:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8017b8e:	9612      	str	r6, [sp, #72]	; 0x48
 8017b90:	b28e      	uxth	r6, r1
 8017b92:	f8d4 800c 	ldr.w	r8, [r4, #12]
 8017b96:	9611      	str	r6, [sp, #68]	; 0x44
 8017b98:	68ee      	ldr	r6, [r5, #12]
 8017b9a:	68ad      	ldr	r5, [r5, #8]
 8017b9c:	9617      	str	r6, [sp, #92]	; 0x5c
 8017b9e:	9514      	str	r5, [sp, #80]	; 0x50
 8017ba0:	8d05      	ldrh	r5, [r0, #40]	; 0x28
 8017ba2:	951a      	str	r5, [sp, #104]	; 0x68
 8017ba4:	8d85      	ldrh	r5, [r0, #44]	; 0x2c
 8017ba6:	951b      	str	r5, [sp, #108]	; 0x6c
 8017ba8:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8017bac:	9518      	str	r5, [sp, #96]	; 0x60
 8017bae:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8017bb2:	951c      	str	r5, [sp, #112]	; 0x70
 8017bb4:	2a00      	cmp	r2, #0
 8017bb6:	f000 80cd 	beq.w	8017d54 <forward_conv2d_deep_sssa8_ch+0x25c>
 8017bba:	6892      	ldr	r2, [r2, #8]
 8017bbc:	2a00      	cmp	r2, #0
 8017bbe:	f000 80c9 	beq.w	8017d54 <forward_conv2d_deep_sssa8_ch+0x25c>
 8017bc2:	f8d2 8018 	ldr.w	r8, [r2, #24]
 8017bc6:	f1b8 0f00 	cmp.w	r8, #0
 8017bca:	bf18      	it	ne
 8017bcc:	4690      	movne	r8, r2
 8017bce:	681a      	ldr	r2, [r3, #0]
 8017bd0:	683d      	ldr	r5, [r7, #0]
 8017bd2:	6820      	ldr	r0, [r4, #0]
 8017bd4:	2a00      	cmp	r2, #0
 8017bd6:	f000 80b8 	beq.w	8017d4a <forward_conv2d_deep_sssa8_ch+0x252>
 8017bda:	6856      	ldr	r6, [r2, #4]
 8017bdc:	2e00      	cmp	r6, #0
 8017bde:	f000 80b4 	beq.w	8017d4a <forward_conv2d_deep_sssa8_ch+0x252>
 8017be2:	f8b2 c002 	ldrh.w	ip, [r2, #2]
 8017be6:	f1bc 0f00 	cmp.w	ip, #0
 8017bea:	f000 80ae 	beq.w	8017d4a <forward_conv2d_deep_sssa8_ch+0x252>
 8017bee:	6836      	ldr	r6, [r6, #0]
 8017bf0:	ed96 0a00 	vldr	s0, [r6]
 8017bf4:	2d00      	cmp	r5, #0
 8017bf6:	f000 80a5 	beq.w	8017d44 <forward_conv2d_deep_sssa8_ch+0x24c>
 8017bfa:	686e      	ldr	r6, [r5, #4]
 8017bfc:	2e00      	cmp	r6, #0
 8017bfe:	f000 80a1 	beq.w	8017d44 <forward_conv2d_deep_sssa8_ch+0x24c>
 8017c02:	f8b5 c002 	ldrh.w	ip, [r5, #2]
 8017c06:	f1bc 0f00 	cmp.w	ip, #0
 8017c0a:	f000 809b 	beq.w	8017d44 <forward_conv2d_deep_sssa8_ch+0x24c>
 8017c0e:	6836      	ldr	r6, [r6, #0]
 8017c10:	edd6 0a00 	vldr	s1, [r6]
 8017c14:	699e      	ldr	r6, [r3, #24]
 8017c16:	69a3      	ldr	r3, [r4, #24]
 8017c18:	f8d6 a008 	ldr.w	sl, [r6, #8]
 8017c1c:	689b      	ldr	r3, [r3, #8]
 8017c1e:	9316      	str	r3, [sp, #88]	; 0x58
 8017c20:	69bb      	ldr	r3, [r7, #24]
 8017c22:	689c      	ldr	r4, [r3, #8]
 8017c24:	b110      	cbz	r0, 8017c2c <forward_conv2d_deep_sssa8_ch+0x134>
 8017c26:	6840      	ldr	r0, [r0, #4]
 8017c28:	b100      	cbz	r0, 8017c2c <forward_conv2d_deep_sssa8_ch+0x134>
 8017c2a:	6800      	ldr	r0, [r0, #0]
 8017c2c:	b28b      	uxth	r3, r1
 8017c2e:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8017c30:	9910      	ldr	r1, [sp, #64]	; 0x40
 8017c32:	fb06 f101 	mul.w	r1, r6, r1
 8017c36:	fb03 4101 	mla	r1, r3, r1, r4
 8017c3a:	458a      	cmp	sl, r1
 8017c3c:	f080 8093 	bcs.w	8017d66 <forward_conv2d_deep_sssa8_ch+0x26e>
 8017c40:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8017c42:	fa1f fc8e 	uxth.w	ip, lr
 8017c46:	9914      	ldr	r1, [sp, #80]	; 0x50
 8017c48:	fb01 f606 	mul.w	r6, r1, r6
 8017c4c:	fb0c a606 	mla	r6, ip, r6, sl
 8017c50:	42b4      	cmp	r4, r6
 8017c52:	bf2c      	ite	cs
 8017c54:	2600      	movcs	r6, #0
 8017c56:	2601      	movcc	r6, #1
 8017c58:	2a00      	cmp	r2, #0
 8017c5a:	d079      	beq.n	8017d50 <forward_conv2d_deep_sssa8_ch+0x258>
 8017c5c:	6851      	ldr	r1, [r2, #4]
 8017c5e:	2900      	cmp	r1, #0
 8017c60:	f000 808b 	beq.w	8017d7a <forward_conv2d_deep_sssa8_ch+0x282>
 8017c64:	8852      	ldrh	r2, [r2, #2]
 8017c66:	2a00      	cmp	r2, #0
 8017c68:	d072      	beq.n	8017d50 <forward_conv2d_deep_sssa8_ch+0x258>
 8017c6a:	684a      	ldr	r2, [r1, #4]
 8017c6c:	f992 2000 	ldrsb.w	r2, [r2]
 8017c70:	9215      	str	r2, [sp, #84]	; 0x54
 8017c72:	b145      	cbz	r5, 8017c86 <forward_conv2d_deep_sssa8_ch+0x18e>
 8017c74:	686a      	ldr	r2, [r5, #4]
 8017c76:	2a00      	cmp	r2, #0
 8017c78:	f000 8081 	beq.w	8017d7e <forward_conv2d_deep_sssa8_ch+0x286>
 8017c7c:	886d      	ldrh	r5, [r5, #2]
 8017c7e:	b115      	cbz	r5, 8017c86 <forward_conv2d_deep_sssa8_ch+0x18e>
 8017c80:	6852      	ldr	r2, [r2, #4]
 8017c82:	f992 5000 	ldrsb.w	r5, [r2]
 8017c86:	eb09 03c3 	add.w	r3, r9, r3, lsl #3
 8017c8a:	464a      	mov	r2, r9
 8017c8c:	9911      	ldr	r1, [sp, #68]	; 0x44
 8017c8e:	f002 f94b 	bl	8019f28 <align_factor_ch>
 8017c92:	2e00      	cmp	r6, #0
 8017c94:	d169      	bne.n	8017d6a <forward_conv2d_deep_sssa8_ch+0x272>
 8017c96:	f8bd 3060 	ldrh.w	r3, [sp, #96]	; 0x60
 8017c9a:	f8bd 205c 	ldrh.w	r2, [sp, #92]	; 0x5c
 8017c9e:	9318      	str	r3, [sp, #96]	; 0x60
 8017ca0:	2301      	movs	r3, #1
 8017ca2:	f8bd 6040 	ldrh.w	r6, [sp, #64]	; 0x40
 8017ca6:	9310      	str	r3, [sp, #64]	; 0x40
 8017ca8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8017caa:	9217      	str	r2, [sp, #92]	; 0x5c
 8017cac:	699b      	ldr	r3, [r3, #24]
 8017cae:	e9d3 0100 	ldrd	r0, r1, [r3]
 8017cb2:	f005 fb81 	bl	801d3b8 <ai_array_get_byte_size>
 8017cb6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8017cb8:	900e      	str	r0, [sp, #56]	; 0x38
 8017cba:	4650      	mov	r0, sl
 8017cbc:	930c      	str	r3, [sp, #48]	; 0x30
 8017cbe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8017cc0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8017cc2:	9307      	str	r3, [sp, #28]
 8017cc4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8017cc6:	f8bd 1050 	ldrh.w	r1, [sp, #80]	; 0x50
 8017cca:	9306      	str	r3, [sp, #24]
 8017ccc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8017cce:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 8017cd2:	9305      	str	r3, [sp, #20]
 8017cd4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8017cd6:	960b      	str	r6, [sp, #44]	; 0x2c
 8017cd8:	9304      	str	r3, [sp, #16]
 8017cda:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8017cdc:	9303      	str	r3, [sp, #12]
 8017cde:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8017ce0:	9301      	str	r3, [sp, #4]
 8017ce2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8017ce4:	9300      	str	r3, [sp, #0]
 8017ce6:	f8bd 3048 	ldrh.w	r3, [sp, #72]	; 0x48
 8017cea:	930a      	str	r3, [sp, #40]	; 0x28
 8017cec:	f8bd 3070 	ldrh.w	r3, [sp, #112]	; 0x70
 8017cf0:	e9cd 5408 	strd	r5, r4, [sp, #32]
 8017cf4:	2401      	movs	r4, #1
 8017cf6:	9302      	str	r3, [sp, #8]
 8017cf8:	ee18 3a10 	vmov	r3, s16
 8017cfc:	940d      	str	r4, [sp, #52]	; 0x34
 8017cfe:	f000 fc8f 	bl	8018620 <forward_lite_conv2d_deep_sssa8_ch>
 8017d02:	68bb      	ldr	r3, [r7, #8]
 8017d04:	0a1b      	lsrs	r3, r3, #8
 8017d06:	d03f      	beq.n	8017d88 <forward_conv2d_deep_sssa8_ch+0x290>
 8017d08:	68f8      	ldr	r0, [r7, #12]
 8017d0a:	4622      	mov	r2, r4
 8017d0c:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8017d10:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8017d14:	4298      	cmp	r0, r3
 8017d16:	fb01 f202 	mul.w	r2, r1, r2
 8017d1a:	d1f9      	bne.n	8017d10 <forward_conv2d_deep_sssa8_ch+0x218>
 8017d1c:	eddd 7a19 	vldr	s15, [sp, #100]	; 0x64
 8017d20:	4643      	mov	r3, r8
 8017d22:	4639      	mov	r1, r7
 8017d24:	4658      	mov	r0, fp
 8017d26:	ee17 ca90 	vmov	ip, s15
 8017d2a:	b01f      	add	sp, #124	; 0x7c
 8017d2c:	ecbd 8b02 	vpop	{d8}
 8017d30:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017d34:	4760      	bx	ip
 8017d36:	2300      	movs	r3, #0
 8017d38:	685b      	ldr	r3, [r3, #4]
 8017d3a:	deff      	udf	#255	; 0xff
 8017d3c:	684b      	ldr	r3, [r1, #4]
 8017d3e:	deff      	udf	#255	; 0xff
 8017d40:	6856      	ldr	r6, [r2, #4]
 8017d42:	e6fe      	b.n	8017b42 <forward_conv2d_deep_sssa8_ch+0x4a>
 8017d44:	eddf 0a17 	vldr	s1, [pc, #92]	; 8017da4 <forward_conv2d_deep_sssa8_ch+0x2ac>
 8017d48:	e764      	b.n	8017c14 <forward_conv2d_deep_sssa8_ch+0x11c>
 8017d4a:	ed9f 0a16 	vldr	s0, [pc, #88]	; 8017da4 <forward_conv2d_deep_sssa8_ch+0x2ac>
 8017d4e:	e751      	b.n	8017bf4 <forward_conv2d_deep_sssa8_ch+0xfc>
 8017d50:	9215      	str	r2, [sp, #84]	; 0x54
 8017d52:	e78e      	b.n	8017c72 <forward_conv2d_deep_sssa8_ch+0x17a>
 8017d54:	f8d0 8020 	ldr.w	r8, [r0, #32]
 8017d58:	f1b8 0f00 	cmp.w	r8, #0
 8017d5c:	f43f af37 	beq.w	8017bce <forward_conv2d_deep_sssa8_ch+0xd6>
 8017d60:	f8d8 8008 	ldr.w	r8, [r8, #8]
 8017d64:	e733      	b.n	8017bce <forward_conv2d_deep_sssa8_ch+0xd6>
 8017d66:	2600      	movs	r6, #0
 8017d68:	e776      	b.n	8017c58 <forward_conv2d_deep_sssa8_ch+0x160>
 8017d6a:	f8bd 2060 	ldrh.w	r2, [sp, #96]	; 0x60
 8017d6e:	9218      	str	r2, [sp, #96]	; 0x60
 8017d70:	e79a      	b.n	8017ca8 <forward_conv2d_deep_sssa8_ch+0x1b0>
 8017d72:	490d      	ldr	r1, [pc, #52]	; (8017da8 <forward_conv2d_deep_sssa8_ch+0x2b0>)
 8017d74:	465f      	mov	r7, fp
 8017d76:	9119      	str	r1, [sp, #100]	; 0x64
 8017d78:	e6f2      	b.n	8017b60 <forward_conv2d_deep_sssa8_ch+0x68>
 8017d7a:	9115      	str	r1, [sp, #84]	; 0x54
 8017d7c:	e779      	b.n	8017c72 <forward_conv2d_deep_sssa8_ch+0x17a>
 8017d7e:	4615      	mov	r5, r2
 8017d80:	e781      	b.n	8017c86 <forward_conv2d_deep_sssa8_ch+0x18e>
 8017d82:	4614      	mov	r4, r2
 8017d84:	4616      	mov	r6, r2
 8017d86:	e6dc      	b.n	8017b42 <forward_conv2d_deep_sssa8_ch+0x4a>
 8017d88:	2201      	movs	r2, #1
 8017d8a:	e7c7      	b.n	8017d1c <forward_conv2d_deep_sssa8_ch+0x224>
 8017d8c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8017d8e:	b93b      	cbnz	r3, 8017da0 <forward_conv2d_deep_sssa8_ch+0x2a8>
 8017d90:	699b      	ldr	r3, [r3, #24]
 8017d92:	deff      	udf	#255	; 0xff
 8017d94:	2300      	movs	r3, #0
 8017d96:	685b      	ldr	r3, [r3, #4]
 8017d98:	deff      	udf	#255	; 0xff
 8017d9a:	2300      	movs	r3, #0
 8017d9c:	685b      	ldr	r3, [r3, #4]
 8017d9e:	deff      	udf	#255	; 0xff
 8017da0:	68cb      	ldr	r3, [r1, #12]
 8017da2:	deff      	udf	#255	; 0xff
 8017da4:	00000000 	.word	0x00000000
 8017da8:	08017af5 	.word	0x08017af5

08017dac <ai_check_custom_types>:
 8017dac:	b082      	sub	sp, #8
 8017dae:	4b12      	ldr	r3, [pc, #72]	; (8017df8 <ai_check_custom_types+0x4c>)
 8017db0:	9301      	str	r3, [sp, #4]
 8017db2:	b118      	cbz	r0, 8017dbc <ai_check_custom_types+0x10>
 8017db4:	7803      	ldrb	r3, [r0, #0]
 8017db6:	2b03      	cmp	r3, #3
 8017db8:	d002      	beq.n	8017dc0 <ai_check_custom_types+0x14>
 8017dba:	2000      	movs	r0, #0
 8017dbc:	b002      	add	sp, #8
 8017dbe:	4770      	bx	lr
 8017dc0:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8017dc4:	4293      	cmp	r3, r2
 8017dc6:	d004      	beq.n	8017dd2 <ai_check_custom_types+0x26>
 8017dc8:	2001      	movs	r0, #1
 8017dca:	f080 0001 	eor.w	r0, r0, #1
 8017dce:	b002      	add	sp, #8
 8017dd0:	4770      	bx	lr
 8017dd2:	7842      	ldrb	r2, [r0, #1]
 8017dd4:	3001      	adds	r0, #1
 8017dd6:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8017dda:	429a      	cmp	r2, r3
 8017ddc:	d1f4      	bne.n	8017dc8 <ai_check_custom_types+0x1c>
 8017dde:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 8017de2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8017de6:	429a      	cmp	r2, r3
 8017de8:	d1ee      	bne.n	8017dc8 <ai_check_custom_types+0x1c>
 8017dea:	7842      	ldrb	r2, [r0, #1]
 8017dec:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8017df0:	429a      	cmp	r2, r3
 8017df2:	d1e9      	bne.n	8017dc8 <ai_check_custom_types+0x1c>
 8017df4:	2000      	movs	r0, #0
 8017df6:	e7e8      	b.n	8017dca <ai_check_custom_types+0x1e>
 8017df8:	84048403 	.word	0x84048403

08017dfc <ai_layers_init_all>:
 8017dfc:	2100      	movs	r1, #0
 8017dfe:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8017e00:	b13b      	cbz	r3, 8017e12 <ai_layers_init_all+0x16>
 8017e02:	691a      	ldr	r2, [r3, #16]
 8017e04:	3101      	adds	r1, #1
 8017e06:	60d8      	str	r0, [r3, #12]
 8017e08:	429a      	cmp	r2, r3
 8017e0a:	4613      	mov	r3, r2
 8017e0c:	d001      	beq.n	8017e12 <ai_layers_init_all+0x16>
 8017e0e:	2a00      	cmp	r2, #0
 8017e10:	d1f6      	bne.n	8017e00 <ai_layers_init_all+0x4>
 8017e12:	4608      	mov	r0, r1
 8017e14:	4770      	bx	lr
 8017e16:	bf00      	nop

08017e18 <ai_layers_post_init_all>:
 8017e18:	b538      	push	{r3, r4, r5, lr}
 8017e1a:	2500      	movs	r5, #0
 8017e1c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8017e1e:	b16c      	cbz	r4, 8017e3c <ai_layers_post_init_all+0x24>
 8017e20:	6863      	ldr	r3, [r4, #4]
 8017e22:	07db      	lsls	r3, r3, #31
 8017e24:	d504      	bpl.n	8017e30 <ai_layers_post_init_all+0x18>
 8017e26:	6a23      	ldr	r3, [r4, #32]
 8017e28:	4620      	mov	r0, r4
 8017e2a:	b10b      	cbz	r3, 8017e30 <ai_layers_post_init_all+0x18>
 8017e2c:	3501      	adds	r5, #1
 8017e2e:	4798      	blx	r3
 8017e30:	6923      	ldr	r3, [r4, #16]
 8017e32:	42a3      	cmp	r3, r4
 8017e34:	461c      	mov	r4, r3
 8017e36:	d001      	beq.n	8017e3c <ai_layers_post_init_all+0x24>
 8017e38:	2b00      	cmp	r3, #0
 8017e3a:	d1f0      	bne.n	8017e1e <ai_layers_post_init_all+0x6>
 8017e3c:	4628      	mov	r0, r5
 8017e3e:	bd38      	pop	{r3, r4, r5, pc}

08017e40 <ai_layers_forward_all>:
 8017e40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017e44:	f8d0 803c 	ldr.w	r8, [r0, #60]	; 0x3c
 8017e48:	4604      	mov	r4, r0
 8017e4a:	f1b8 0f00 	cmp.w	r8, #0
 8017e4e:	d02a      	beq.n	8017ea6 <ai_layers_forward_all+0x66>
 8017e50:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8017e52:	6381      	str	r1, [r0, #56]	; 0x38
 8017e54:	b319      	cbz	r1, 8017e9e <ai_layers_forward_all+0x5e>
 8017e56:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8017e58:	2001      	movs	r0, #1
 8017e5a:	47c0      	blx	r8
 8017e5c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8017e5e:	b1f6      	cbz	r6, 8017e9e <ai_layers_forward_all+0x5e>
 8017e60:	2700      	movs	r7, #0
 8017e62:	4631      	mov	r1, r6
 8017e64:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8017e66:	2002      	movs	r0, #2
 8017e68:	47c0      	blx	r8
 8017e6a:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8017e6c:	4628      	mov	r0, r5
 8017e6e:	696b      	ldr	r3, [r5, #20]
 8017e70:	4798      	blx	r3
 8017e72:	692e      	ldr	r6, [r5, #16]
 8017e74:	2003      	movs	r0, #3
 8017e76:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8017e78:	42b5      	cmp	r5, r6
 8017e7a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8017e7c:	d007      	beq.n	8017e8e <ai_layers_forward_all+0x4e>
 8017e7e:	47c0      	blx	r8
 8017e80:	3701      	adds	r7, #1
 8017e82:	63a6      	str	r6, [r4, #56]	; 0x38
 8017e84:	2e00      	cmp	r6, #0
 8017e86:	d1ec      	bne.n	8017e62 <ai_layers_forward_all+0x22>
 8017e88:	4638      	mov	r0, r7
 8017e8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017e8e:	2003      	movs	r0, #3
 8017e90:	3701      	adds	r7, #1
 8017e92:	47c0      	blx	r8
 8017e94:	2300      	movs	r3, #0
 8017e96:	4638      	mov	r0, r7
 8017e98:	63a3      	str	r3, [r4, #56]	; 0x38
 8017e9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017e9e:	2700      	movs	r7, #0
 8017ea0:	4638      	mov	r0, r7
 8017ea2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017ea6:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8017ea8:	6385      	str	r5, [r0, #56]	; 0x38
 8017eaa:	2d00      	cmp	r5, #0
 8017eac:	d0f7      	beq.n	8017e9e <ai_layers_forward_all+0x5e>
 8017eae:	4647      	mov	r7, r8
 8017eb0:	696b      	ldr	r3, [r5, #20]
 8017eb2:	4628      	mov	r0, r5
 8017eb4:	4798      	blx	r3
 8017eb6:	462b      	mov	r3, r5
 8017eb8:	692d      	ldr	r5, [r5, #16]
 8017eba:	429d      	cmp	r5, r3
 8017ebc:	d004      	beq.n	8017ec8 <ai_layers_forward_all+0x88>
 8017ebe:	3701      	adds	r7, #1
 8017ec0:	63a5      	str	r5, [r4, #56]	; 0x38
 8017ec2:	2d00      	cmp	r5, #0
 8017ec4:	d1f4      	bne.n	8017eb0 <ai_layers_forward_all+0x70>
 8017ec6:	e7df      	b.n	8017e88 <ai_layers_forward_all+0x48>
 8017ec8:	2300      	movs	r3, #0
 8017eca:	3701      	adds	r7, #1
 8017ecc:	63a3      	str	r3, [r4, #56]	; 0x38
 8017ece:	e7db      	b.n	8017e88 <ai_layers_forward_all+0x48>

08017ed0 <func_dummy>:
 8017ed0:	4770      	bx	lr
 8017ed2:	bf00      	nop

08017ed4 <forward_conv2d_rgb_sssa8_ch>:
 8017ed4:	6982      	ldr	r2, [r0, #24]
 8017ed6:	8813      	ldrh	r3, [r2, #0]
 8017ed8:	2b00      	cmp	r3, #0
 8017eda:	f000 80df 	beq.w	801809c <forward_conv2d_rgb_sssa8_ch+0x1c8>
 8017ede:	6852      	ldr	r2, [r2, #4]
 8017ee0:	f8d2 c004 	ldr.w	ip, [r2, #4]
 8017ee4:	f1bc 0f00 	cmp.w	ip, #0
 8017ee8:	d001      	beq.n	8017eee <forward_conv2d_rgb_sssa8_ch+0x1a>
 8017eea:	f8dc c000 	ldr.w	ip, [ip]
 8017eee:	2b01      	cmp	r3, #1
 8017ef0:	f000 80f5 	beq.w	80180de <forward_conv2d_rgb_sssa8_ch+0x20a>
 8017ef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ef8:	f8d2 8010 	ldr.w	r8, [r2, #16]
 8017efc:	b095      	sub	sp, #84	; 0x54
 8017efe:	f1b8 0f00 	cmp.w	r8, #0
 8017f02:	d001      	beq.n	8017f08 <forward_conv2d_rgb_sssa8_ch+0x34>
 8017f04:	f8d8 8000 	ldr.w	r8, [r8]
 8017f08:	2b02      	cmp	r3, #2
 8017f0a:	f000 80c4 	beq.w	8018096 <forward_conv2d_rgb_sssa8_ch+0x1c2>
 8017f0e:	69d4      	ldr	r4, [r2, #28]
 8017f10:	2c00      	cmp	r4, #0
 8017f12:	f000 80db 	beq.w	80180cc <forward_conv2d_rgb_sssa8_ch+0x1f8>
 8017f16:	8b11      	ldrh	r1, [r2, #24]
 8017f18:	f8d4 e000 	ldr.w	lr, [r4]
 8017f1c:	2901      	cmp	r1, #1
 8017f1e:	f200 80bf 	bhi.w	80180a0 <forward_conv2d_rgb_sssa8_ch+0x1cc>
 8017f22:	2100      	movs	r1, #0
 8017f24:	2b03      	cmp	r3, #3
 8017f26:	f000 80dd 	beq.w	80180e4 <forward_conv2d_rgb_sssa8_ch+0x210>
 8017f2a:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8017f2c:	2b00      	cmp	r3, #0
 8017f2e:	f000 80d2 	beq.w	80180d6 <forward_conv2d_rgb_sssa8_ch+0x202>
 8017f32:	f8d0 b024 	ldr.w	fp, [r0, #36]	; 0x24
 8017f36:	681d      	ldr	r5, [r3, #0]
 8017f38:	f1bb 0f00 	cmp.w	fp, #0
 8017f3c:	f000 80be 	beq.w	80180bc <forward_conv2d_rgb_sssa8_ch+0x1e8>
 8017f40:	685e      	ldr	r6, [r3, #4]
 8017f42:	698a      	ldr	r2, [r1, #24]
 8017f44:	69ab      	ldr	r3, [r5, #24]
 8017f46:	6892      	ldr	r2, [r2, #8]
 8017f48:	68f1      	ldr	r1, [r6, #12]
 8017f4a:	9213      	str	r2, [sp, #76]	; 0x4c
 8017f4c:	689a      	ldr	r2, [r3, #8]
 8017f4e:	f8dc 300c 	ldr.w	r3, [ip, #12]
 8017f52:	684d      	ldr	r5, [r1, #4]
 8017f54:	689b      	ldr	r3, [r3, #8]
 8017f56:	950c      	str	r5, [sp, #48]	; 0x30
 8017f58:	930f      	str	r3, [sp, #60]	; 0x3c
 8017f5a:	688b      	ldr	r3, [r1, #8]
 8017f5c:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8017f5e:	930e      	str	r3, [sp, #56]	; 0x38
 8017f60:	888b      	ldrh	r3, [r1, #4]
 8017f62:	f8de 100c 	ldr.w	r1, [lr, #12]
 8017f66:	9311      	str	r3, [sp, #68]	; 0x44
 8017f68:	684b      	ldr	r3, [r1, #4]
 8017f6a:	b2a9      	uxth	r1, r5
 8017f6c:	9312      	str	r3, [sp, #72]	; 0x48
 8017f6e:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8017f70:	9310      	str	r3, [sp, #64]	; 0x40
 8017f72:	2c00      	cmp	r4, #0
 8017f74:	f000 809c 	beq.w	80180b0 <forward_conv2d_rgb_sssa8_ch+0x1dc>
 8017f78:	68a4      	ldr	r4, [r4, #8]
 8017f7a:	2c00      	cmp	r4, #0
 8017f7c:	f000 8098 	beq.w	80180b0 <forward_conv2d_rgb_sssa8_ch+0x1dc>
 8017f80:	69a7      	ldr	r7, [r4, #24]
 8017f82:	2f00      	cmp	r7, #0
 8017f84:	bf18      	it	ne
 8017f86:	4627      	movne	r7, r4
 8017f88:	f8dc 4000 	ldr.w	r4, [ip]
 8017f8c:	6835      	ldr	r5, [r6, #0]
 8017f8e:	f8de 0000 	ldr.w	r0, [lr]
 8017f92:	2c00      	cmp	r4, #0
 8017f94:	f000 8089 	beq.w	80180aa <forward_conv2d_rgb_sssa8_ch+0x1d6>
 8017f98:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8017f9c:	f1b9 0f00 	cmp.w	r9, #0
 8017fa0:	f000 8083 	beq.w	80180aa <forward_conv2d_rgb_sssa8_ch+0x1d6>
 8017fa4:	f8b4 a002 	ldrh.w	sl, [r4, #2]
 8017fa8:	f1ba 0f00 	cmp.w	sl, #0
 8017fac:	d07d      	beq.n	80180aa <forward_conv2d_rgb_sssa8_ch+0x1d6>
 8017fae:	f8d9 9000 	ldr.w	r9, [r9]
 8017fb2:	ed99 0a00 	vldr	s0, [r9]
 8017fb6:	2d00      	cmp	r5, #0
 8017fb8:	d074      	beq.n	80180a4 <forward_conv2d_rgb_sssa8_ch+0x1d0>
 8017fba:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8017fbe:	f1b9 0f00 	cmp.w	r9, #0
 8017fc2:	d06f      	beq.n	80180a4 <forward_conv2d_rgb_sssa8_ch+0x1d0>
 8017fc4:	f8b5 a002 	ldrh.w	sl, [r5, #2]
 8017fc8:	f1ba 0f00 	cmp.w	sl, #0
 8017fcc:	d06a      	beq.n	80180a4 <forward_conv2d_rgb_sssa8_ch+0x1d0>
 8017fce:	f8d9 9000 	ldr.w	r9, [r9]
 8017fd2:	edd9 0a00 	vldr	s1, [r9]
 8017fd6:	69b3      	ldr	r3, [r6, #24]
 8017fd8:	f8dc 9018 	ldr.w	r9, [ip, #24]
 8017fdc:	689b      	ldr	r3, [r3, #8]
 8017fde:	f8de c018 	ldr.w	ip, [lr, #24]
 8017fe2:	f8d9 9008 	ldr.w	r9, [r9, #8]
 8017fe6:	f8dc a008 	ldr.w	sl, [ip, #8]
 8017fea:	930b      	str	r3, [sp, #44]	; 0x2c
 8017fec:	b110      	cbz	r0, 8017ff4 <forward_conv2d_rgb_sssa8_ch+0x120>
 8017fee:	6840      	ldr	r0, [r0, #4]
 8017ff0:	b100      	cbz	r0, 8017ff4 <forward_conv2d_rgb_sssa8_ch+0x120>
 8017ff2:	6800      	ldr	r0, [r0, #0]
 8017ff4:	b154      	cbz	r4, 801800c <forward_conv2d_rgb_sssa8_ch+0x138>
 8017ff6:	f8d4 c004 	ldr.w	ip, [r4, #4]
 8017ffa:	f1bc 0f00 	cmp.w	ip, #0
 8017ffe:	d061      	beq.n	80180c4 <forward_conv2d_rgb_sssa8_ch+0x1f0>
 8018000:	8864      	ldrh	r4, [r4, #2]
 8018002:	b11c      	cbz	r4, 801800c <forward_conv2d_rgb_sssa8_ch+0x138>
 8018004:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8018008:	f994 4000 	ldrsb.w	r4, [r4]
 801800c:	b155      	cbz	r5, 8018024 <forward_conv2d_rgb_sssa8_ch+0x150>
 801800e:	f8d5 c004 	ldr.w	ip, [r5, #4]
 8018012:	f1bc 0f00 	cmp.w	ip, #0
 8018016:	d057      	beq.n	80180c8 <forward_conv2d_rgb_sssa8_ch+0x1f4>
 8018018:	886d      	ldrh	r5, [r5, #2]
 801801a:	b11d      	cbz	r5, 8018024 <forward_conv2d_rgb_sssa8_ch+0x150>
 801801c:	f8dc 5004 	ldr.w	r5, [ip, #4]
 8018020:	f995 5000 	ldrsb.w	r5, [r5]
 8018024:	f8bd 3030 	ldrh.w	r3, [sp, #48]	; 0x30
 8018028:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 801802c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8018030:	e9cd 120c 	strd	r1, r2, [sp, #48]	; 0x30
 8018034:	f001 ff78 	bl	8019f28 <align_factor_ch>
 8018038:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801803a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801803c:	4648      	mov	r0, r9
 801803e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8018040:	9208      	str	r2, [sp, #32]
 8018042:	4652      	mov	r2, sl
 8018044:	9404      	str	r4, [sp, #16]
 8018046:	e9cd 5305 	strd	r5, r3, [sp, #20]
 801804a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801804c:	9303      	str	r3, [sp, #12]
 801804e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8018050:	9302      	str	r3, [sp, #8]
 8018052:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8018054:	9301      	str	r3, [sp, #4]
 8018056:	f8bd 3038 	ldrh.w	r3, [sp, #56]	; 0x38
 801805a:	9307      	str	r3, [sp, #28]
 801805c:	f8bd 3048 	ldrh.w	r3, [sp, #72]	; 0x48
 8018060:	9300      	str	r3, [sp, #0]
 8018062:	460b      	mov	r3, r1
 8018064:	f8bd 103c 	ldrh.w	r1, [sp, #60]	; 0x3c
 8018068:	f000 fba0 	bl	80187ac <forward_lite_conv2d_rgb_sssa8_ch>
 801806c:	68b3      	ldr	r3, [r6, #8]
 801806e:	0a1b      	lsrs	r3, r3, #8
 8018070:	d02f      	beq.n	80180d2 <forward_conv2d_rgb_sssa8_ch+0x1fe>
 8018072:	68f0      	ldr	r0, [r6, #12]
 8018074:	2201      	movs	r2, #1
 8018076:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 801807a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801807e:	4298      	cmp	r0, r3
 8018080:	fb01 f202 	mul.w	r2, r1, r2
 8018084:	d1f9      	bne.n	801807a <forward_conv2d_rgb_sssa8_ch+0x1a6>
 8018086:	463b      	mov	r3, r7
 8018088:	4631      	mov	r1, r6
 801808a:	4640      	mov	r0, r8
 801808c:	46dc      	mov	ip, fp
 801808e:	b015      	add	sp, #84	; 0x54
 8018090:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018094:	4760      	bx	ip
 8018096:	2300      	movs	r3, #0
 8018098:	685b      	ldr	r3, [r3, #4]
 801809a:	deff      	udf	#255	; 0xff
 801809c:	685b      	ldr	r3, [r3, #4]
 801809e:	deff      	udf	#255	; 0xff
 80180a0:	6861      	ldr	r1, [r4, #4]
 80180a2:	e73f      	b.n	8017f24 <forward_conv2d_rgb_sssa8_ch+0x50>
 80180a4:	eddf 0a12 	vldr	s1, [pc, #72]	; 80180f0 <forward_conv2d_rgb_sssa8_ch+0x21c>
 80180a8:	e795      	b.n	8017fd6 <forward_conv2d_rgb_sssa8_ch+0x102>
 80180aa:	ed9f 0a11 	vldr	s0, [pc, #68]	; 80180f0 <forward_conv2d_rgb_sssa8_ch+0x21c>
 80180ae:	e782      	b.n	8017fb6 <forward_conv2d_rgb_sssa8_ch+0xe2>
 80180b0:	6a07      	ldr	r7, [r0, #32]
 80180b2:	2f00      	cmp	r7, #0
 80180b4:	f43f af68 	beq.w	8017f88 <forward_conv2d_rgb_sssa8_ch+0xb4>
 80180b8:	68bf      	ldr	r7, [r7, #8]
 80180ba:	e765      	b.n	8017f88 <forward_conv2d_rgb_sssa8_ch+0xb4>
 80180bc:	4646      	mov	r6, r8
 80180be:	f8df b034 	ldr.w	fp, [pc, #52]	; 80180f4 <forward_conv2d_rgb_sssa8_ch+0x220>
 80180c2:	e73e      	b.n	8017f42 <forward_conv2d_rgb_sssa8_ch+0x6e>
 80180c4:	4664      	mov	r4, ip
 80180c6:	e7a1      	b.n	801800c <forward_conv2d_rgb_sssa8_ch+0x138>
 80180c8:	4665      	mov	r5, ip
 80180ca:	e7ab      	b.n	8018024 <forward_conv2d_rgb_sssa8_ch+0x150>
 80180cc:	46a6      	mov	lr, r4
 80180ce:	4621      	mov	r1, r4
 80180d0:	e728      	b.n	8017f24 <forward_conv2d_rgb_sssa8_ch+0x50>
 80180d2:	2201      	movs	r2, #1
 80180d4:	e7d7      	b.n	8018086 <forward_conv2d_rgb_sssa8_ch+0x1b2>
 80180d6:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80180d8:	b93a      	cbnz	r2, 80180ea <forward_conv2d_rgb_sssa8_ch+0x216>
 80180da:	6993      	ldr	r3, [r2, #24]
 80180dc:	deff      	udf	#255	; 0xff
 80180de:	2300      	movs	r3, #0
 80180e0:	685b      	ldr	r3, [r3, #4]
 80180e2:	deff      	udf	#255	; 0xff
 80180e4:	2300      	movs	r3, #0
 80180e6:	685b      	ldr	r3, [r3, #4]
 80180e8:	deff      	udf	#255	; 0xff
 80180ea:	68db      	ldr	r3, [r3, #12]
 80180ec:	deff      	udf	#255	; 0xff
 80180ee:	bf00      	nop
 80180f0:	00000000 	.word	0x00000000
 80180f4:	08017ed1 	.word	0x08017ed1

080180f8 <forward_ap_integer_INT8>:
 80180f8:	6983      	ldr	r3, [r0, #24]
 80180fa:	881a      	ldrh	r2, [r3, #0]
 80180fc:	2a00      	cmp	r2, #0
 80180fe:	d074      	beq.n	80181ea <forward_ap_integer_INT8+0xf2>
 8018100:	6859      	ldr	r1, [r3, #4]
 8018102:	684b      	ldr	r3, [r1, #4]
 8018104:	b103      	cbz	r3, 8018108 <forward_ap_integer_INT8+0x10>
 8018106:	681b      	ldr	r3, [r3, #0]
 8018108:	2a01      	cmp	r2, #1
 801810a:	f000 80e0 	beq.w	80182ce <forward_ap_integer_INT8+0x1d6>
 801810e:	690a      	ldr	r2, [r1, #16]
 8018110:	2a00      	cmp	r2, #0
 8018112:	f000 80df 	beq.w	80182d4 <forward_ap_integer_INT8+0x1dc>
 8018116:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801811a:	68de      	ldr	r6, [r3, #12]
 801811c:	b095      	sub	sp, #84	; 0x54
 801811e:	6811      	ldr	r1, [r2, #0]
 8018120:	681c      	ldr	r4, [r3, #0]
 8018122:	f8d3 b018 	ldr.w	fp, [r3, #24]
 8018126:	f8b6 c004 	ldrh.w	ip, [r6, #4]
 801812a:	8932      	ldrh	r2, [r6, #8]
 801812c:	89b3      	ldrh	r3, [r6, #12]
 801812e:	8b86      	ldrh	r6, [r0, #28]
 8018130:	6b07      	ldr	r7, [r0, #48]	; 0x30
 8018132:	960d      	str	r6, [sp, #52]	; 0x34
 8018134:	8c06      	ldrh	r6, [r0, #32]
 8018136:	68cd      	ldr	r5, [r1, #12]
 8018138:	960e      	str	r6, [sp, #56]	; 0x38
 801813a:	88be      	ldrh	r6, [r7, #4]
 801813c:	f8b5 e008 	ldrh.w	lr, [r5, #8]
 8018140:	960f      	str	r6, [sp, #60]	; 0x3c
 8018142:	883e      	ldrh	r6, [r7, #0]
 8018144:	f8b5 800c 	ldrh.w	r8, [r5, #12]
 8018148:	9610      	str	r6, [sp, #64]	; 0x40
 801814a:	8c86      	ldrh	r6, [r0, #36]	; 0x24
 801814c:	8d00      	ldrh	r0, [r0, #40]	; 0x28
 801814e:	9611      	str	r6, [sp, #68]	; 0x44
 8018150:	f8d1 a018 	ldr.w	sl, [r1, #24]
 8018154:	680e      	ldr	r6, [r1, #0]
 8018156:	9012      	str	r0, [sp, #72]	; 0x48
 8018158:	2c00      	cmp	r4, #0
 801815a:	d060      	beq.n	801821e <forward_ap_integer_INT8+0x126>
 801815c:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8018160:	f1b9 0f00 	cmp.w	r9, #0
 8018164:	d043      	beq.n	80181ee <forward_ap_integer_INT8+0xf6>
 8018166:	8865      	ldrh	r5, [r4, #2]
 8018168:	2d00      	cmp	r5, #0
 801816a:	d06e      	beq.n	801824a <forward_ap_integer_INT8+0x152>
 801816c:	f8d9 1000 	ldr.w	r1, [r9]
 8018170:	ed91 0a00 	vldr	s0, [r1]
 8018174:	2e00      	cmp	r6, #0
 8018176:	d06c      	beq.n	8018252 <forward_ap_integer_INT8+0x15a>
 8018178:	6877      	ldr	r7, [r6, #4]
 801817a:	2f00      	cmp	r7, #0
 801817c:	d03e      	beq.n	80181fc <forward_ap_integer_INT8+0x104>
 801817e:	8871      	ldrh	r1, [r6, #2]
 8018180:	9113      	str	r1, [sp, #76]	; 0x4c
 8018182:	2900      	cmp	r1, #0
 8018184:	d053      	beq.n	801822e <forward_ap_integer_INT8+0x136>
 8018186:	683d      	ldr	r5, [r7, #0]
 8018188:	f8db 0008 	ldr.w	r0, [fp, #8]
 801818c:	f8da 1008 	ldr.w	r1, [sl, #8]
 8018190:	edd5 0a00 	vldr	s1, [r5]
 8018194:	f1b9 0f00 	cmp.w	r9, #0
 8018198:	d055      	beq.n	8018246 <forward_ap_integer_INT8+0x14e>
 801819a:	8864      	ldrh	r4, [r4, #2]
 801819c:	2c00      	cmp	r4, #0
 801819e:	d039      	beq.n	8018214 <forward_ap_integer_INT8+0x11c>
 80181a0:	f8d9 4004 	ldr.w	r4, [r9, #4]
 80181a4:	f994 4000 	ldrsb.w	r4, [r4]
 80181a8:	2e00      	cmp	r6, #0
 80181aa:	d036      	beq.n	801821a <forward_ap_integer_INT8+0x122>
 80181ac:	2f00      	cmp	r7, #0
 80181ae:	d034      	beq.n	801821a <forward_ap_integer_INT8+0x122>
 80181b0:	8875      	ldrh	r5, [r6, #2]
 80181b2:	9513      	str	r5, [sp, #76]	; 0x4c
 80181b4:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 80181b6:	b115      	cbz	r5, 80181be <forward_ap_integer_INT8+0xc6>
 80181b8:	687d      	ldr	r5, [r7, #4]
 80181ba:	f995 5000 	ldrsb.w	r5, [r5]
 80181be:	e9cd 4509 	strd	r4, r5, [sp, #36]	; 0x24
 80181c2:	9c12      	ldr	r4, [sp, #72]	; 0x48
 80181c4:	9406      	str	r4, [sp, #24]
 80181c6:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80181c8:	9405      	str	r4, [sp, #20]
 80181ca:	9c10      	ldr	r4, [sp, #64]	; 0x40
 80181cc:	9404      	str	r4, [sp, #16]
 80181ce:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 80181d0:	9403      	str	r4, [sp, #12]
 80181d2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 80181d4:	9402      	str	r4, [sp, #8]
 80181d6:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 80181d8:	e9cd e807 	strd	lr, r8, [sp, #28]
 80181dc:	e9cd c400 	strd	ip, r4, [sp]
 80181e0:	f004 fc3c 	bl	801ca5c <st_int8_avepool>
 80181e4:	b015      	add	sp, #84	; 0x54
 80181e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80181ea:	6853      	ldr	r3, [r2, #4]
 80181ec:	deff      	udf	#255	; 0xff
 80181ee:	2e00      	cmp	r6, #0
 80181f0:	d039      	beq.n	8018266 <forward_ap_integer_INT8+0x16e>
 80181f2:	6877      	ldr	r7, [r6, #4]
 80181f4:	ed9f 0a38 	vldr	s0, [pc, #224]	; 80182d8 <forward_ap_integer_INT8+0x1e0>
 80181f8:	2f00      	cmp	r7, #0
 80181fa:	d1c0      	bne.n	801817e <forward_ap_integer_INT8+0x86>
 80181fc:	f8db 0008 	ldr.w	r0, [fp, #8]
 8018200:	f8da 1008 	ldr.w	r1, [sl, #8]
 8018204:	f1b9 0f00 	cmp.w	r9, #0
 8018208:	d05c      	beq.n	80182c4 <forward_ap_integer_INT8+0x1cc>
 801820a:	8864      	ldrh	r4, [r4, #2]
 801820c:	2c00      	cmp	r4, #0
 801820e:	d152      	bne.n	80182b6 <forward_ap_integer_INT8+0x1be>
 8018210:	eddf 0a31 	vldr	s1, [pc, #196]	; 80182d8 <forward_ap_integer_INT8+0x1e0>
 8018214:	2400      	movs	r4, #0
 8018216:	2f00      	cmp	r7, #0
 8018218:	d1ca      	bne.n	80181b0 <forward_ap_integer_INT8+0xb8>
 801821a:	2500      	movs	r5, #0
 801821c:	e7cf      	b.n	80181be <forward_ap_integer_INT8+0xc6>
 801821e:	b316      	cbz	r6, 8018266 <forward_ap_integer_INT8+0x16e>
 8018220:	6877      	ldr	r7, [r6, #4]
 8018222:	b35f      	cbz	r7, 801827c <forward_ap_integer_INT8+0x184>
 8018224:	8871      	ldrh	r1, [r6, #2]
 8018226:	9113      	str	r1, [sp, #76]	; 0x4c
 8018228:	bb99      	cbnz	r1, 8018292 <forward_ap_integer_INT8+0x19a>
 801822a:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 80182d8 <forward_ap_integer_INT8+0x1e0>
 801822e:	f8db 0008 	ldr.w	r0, [fp, #8]
 8018232:	f8da 1008 	ldr.w	r1, [sl, #8]
 8018236:	b194      	cbz	r4, 801825e <forward_ap_integer_INT8+0x166>
 8018238:	f8d4 9004 	ldr.w	r9, [r4, #4]
 801823c:	eddf 0a26 	vldr	s1, [pc, #152]	; 80182d8 <forward_ap_integer_INT8+0x1e0>
 8018240:	f1b9 0f00 	cmp.w	r9, #0
 8018244:	d1a9      	bne.n	801819a <forward_ap_integer_INT8+0xa2>
 8018246:	464c      	mov	r4, r9
 8018248:	e7b4      	b.n	80181b4 <forward_ap_integer_INT8+0xbc>
 801824a:	ed9f 0a23 	vldr	s0, [pc, #140]	; 80182d8 <forward_ap_integer_INT8+0x1e0>
 801824e:	2e00      	cmp	r6, #0
 8018250:	d192      	bne.n	8018178 <forward_ap_integer_INT8+0x80>
 8018252:	f8db 0008 	ldr.w	r0, [fp, #8]
 8018256:	f8da 1008 	ldr.w	r1, [sl, #8]
 801825a:	bb25      	cbnz	r5, 80182a6 <forward_ap_integer_INT8+0x1ae>
 801825c:	462c      	mov	r4, r5
 801825e:	eddf 0a1e 	vldr	s1, [pc, #120]	; 80182d8 <forward_ap_integer_INT8+0x1e0>
 8018262:	4625      	mov	r5, r4
 8018264:	e7ab      	b.n	80181be <forward_ap_integer_INT8+0xc6>
 8018266:	ed9f 0a1c 	vldr	s0, [pc, #112]	; 80182d8 <forward_ap_integer_INT8+0x1e0>
 801826a:	4634      	mov	r4, r6
 801826c:	f8db 0008 	ldr.w	r0, [fp, #8]
 8018270:	4635      	mov	r5, r6
 8018272:	eef0 0a40 	vmov.f32	s1, s0
 8018276:	f8da 1008 	ldr.w	r1, [sl, #8]
 801827a:	e7a0      	b.n	80181be <forward_ap_integer_INT8+0xc6>
 801827c:	ed9f 0a16 	vldr	s0, [pc, #88]	; 80182d8 <forward_ap_integer_INT8+0x1e0>
 8018280:	463c      	mov	r4, r7
 8018282:	f8db 0008 	ldr.w	r0, [fp, #8]
 8018286:	463d      	mov	r5, r7
 8018288:	eef0 0a40 	vmov.f32	s1, s0
 801828c:	f8da 1008 	ldr.w	r1, [sl, #8]
 8018290:	e795      	b.n	80181be <forward_ap_integer_INT8+0xc6>
 8018292:	683d      	ldr	r5, [r7, #0]
 8018294:	f8db 0008 	ldr.w	r0, [fp, #8]
 8018298:	f8da 1008 	ldr.w	r1, [sl, #8]
 801829c:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 80182d8 <forward_ap_integer_INT8+0x1e0>
 80182a0:	edd5 0a00 	vldr	s1, [r5]
 80182a4:	e788      	b.n	80181b8 <forward_ap_integer_INT8+0xc0>
 80182a6:	f8d9 4004 	ldr.w	r4, [r9, #4]
 80182aa:	4635      	mov	r5, r6
 80182ac:	eddf 0a0a 	vldr	s1, [pc, #40]	; 80182d8 <forward_ap_integer_INT8+0x1e0>
 80182b0:	f994 4000 	ldrsb.w	r4, [r4]
 80182b4:	e783      	b.n	80181be <forward_ap_integer_INT8+0xc6>
 80182b6:	f8d9 4004 	ldr.w	r4, [r9, #4]
 80182ba:	eddf 0a07 	vldr	s1, [pc, #28]	; 80182d8 <forward_ap_integer_INT8+0x1e0>
 80182be:	f994 4000 	ldrsb.w	r4, [r4]
 80182c2:	e7aa      	b.n	801821a <forward_ap_integer_INT8+0x122>
 80182c4:	464c      	mov	r4, r9
 80182c6:	eddf 0a04 	vldr	s1, [pc, #16]	; 80182d8 <forward_ap_integer_INT8+0x1e0>
 80182ca:	464d      	mov	r5, r9
 80182cc:	e777      	b.n	80181be <forward_ap_integer_INT8+0xc6>
 80182ce:	2300      	movs	r3, #0
 80182d0:	685b      	ldr	r3, [r3, #4]
 80182d2:	deff      	udf	#255	; 0xff
 80182d4:	68d3      	ldr	r3, [r2, #12]
 80182d6:	deff      	udf	#255	; 0xff
 80182d8:	00000000 	.word	0x00000000

080182dc <forward_lite_pw_sssa8_ch>:
 80182dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80182e0:	b093      	sub	sp, #76	; 0x4c
 80182e2:	4604      	mov	r4, r0
 80182e4:	930a      	str	r3, [sp, #40]	; 0x28
 80182e6:	f99d 307c 	ldrsb.w	r3, [sp, #124]	; 0x7c
 80182ea:	f8bd 7074 	ldrh.w	r7, [sp, #116]	; 0x74
 80182ee:	930e      	str	r3, [sp, #56]	; 0x38
 80182f0:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80182f2:	9110      	str	r1, [sp, #64]	; 0x40
 80182f4:	eb03 0187 	add.w	r1, r3, r7, lsl #2
 80182f8:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 80182fc:	eb07 0347 	add.w	r3, r7, r7, lsl #1
 8018300:	f8dd b078 	ldr.w	fp, [sp, #120]	; 0x78
 8018304:	f99d c080 	ldrsb.w	ip, [sp, #128]	; 0x80
 8018308:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 801830c:	9d21      	ldr	r5, [sp, #132]	; 0x84
 801830e:	920d      	str	r2, [sp, #52]	; 0x34
 8018310:	930b      	str	r3, [sp, #44]	; 0x2c
 8018312:	f8bd 308c 	ldrh.w	r3, [sp, #140]	; 0x8c
 8018316:	930f      	str	r3, [sp, #60]	; 0x3c
 8018318:	00bb      	lsls	r3, r7, #2
 801831a:	9311      	str	r3, [sp, #68]	; 0x44
 801831c:	9b25      	ldr	r3, [sp, #148]	; 0x94
 801831e:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8018322:	007b      	lsls	r3, r7, #1
 8018324:	930c      	str	r3, [sp, #48]	; 0x30
 8018326:	2f00      	cmp	r7, #0
 8018328:	d075      	beq.n	8018416 <forward_lite_pw_sssa8_ch+0x13a>
 801832a:	3104      	adds	r1, #4
 801832c:	4648      	mov	r0, r9
 801832e:	eb09 0e03 	add.w	lr, r9, r3
 8018332:	f04f 0801 	mov.w	r8, #1
 8018336:	f930 3b02 	ldrsh.w	r3, [r0], #2
 801833a:	1e5a      	subs	r2, r3, #1
 801833c:	fa08 f603 	lsl.w	r6, r8, r3
 8018340:	fa0c f303 	lsl.w	r3, ip, r3
 8018344:	b292      	uxth	r2, r2
 8018346:	eb03 0356 	add.w	r3, r3, r6, lsr #1
 801834a:	2a14      	cmp	r2, #20
 801834c:	d846      	bhi.n	80183dc <forward_lite_pw_sssa8_ch+0x100>
 801834e:	4586      	cmp	lr, r0
 8018350:	f841 3c04 	str.w	r3, [r1, #-4]
 8018354:	f101 0104 	add.w	r1, r1, #4
 8018358:	d1ed      	bne.n	8018336 <forward_lite_pw_sssa8_ch+0x5a>
 801835a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801835c:	eba9 0903 	sub.w	r9, r9, r3
 8018360:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018362:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8018364:	ebae 0303 	sub.w	r3, lr, r3
 8018368:	930c      	str	r3, [sp, #48]	; 0x30
 801836a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801836c:	fb02 f303 	mul.w	r3, r2, r3
 8018370:	930d      	str	r3, [sp, #52]	; 0x34
 8018372:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8018374:	2b01      	cmp	r3, #1
 8018376:	d038      	beq.n	80183ea <forward_lite_pw_sssa8_ch+0x10e>
 8018378:	2300      	movs	r3, #0
 801837a:	930f      	str	r3, [sp, #60]	; 0x3c
 801837c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801837e:	b353      	cbz	r3, 80183d6 <forward_lite_pw_sssa8_ch+0xfa>
 8018380:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8018382:	2600      	movs	r6, #0
 8018384:	990a      	ldr	r1, [sp, #40]	; 0x28
 8018386:	fb07 f203 	mul.w	r2, r7, r3
 801838a:	fb01 f803 	mul.w	r8, r1, r3
 801838e:	4651      	mov	r1, sl
 8018390:	46ba      	mov	sl, r7
 8018392:	464f      	mov	r7, r9
 8018394:	4691      	mov	r9, r2
 8018396:	465a      	mov	r2, fp
 8018398:	f8dd b088 	ldr.w	fp, [sp, #136]	; 0x88
 801839c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801839e:	3601      	adds	r6, #1
 80183a0:	4620      	mov	r0, r4
 80183a2:	921e      	str	r2, [sp, #120]	; 0x78
 80183a4:	9308      	str	r3, [sp, #32]
 80183a6:	4444      	add	r4, r8
 80183a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80183aa:	911c      	str	r1, [sp, #112]	; 0x70
 80183ac:	e9cd 7306 	strd	r7, r3, [sp, #24]
 80183b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80183b2:	9305      	str	r3, [sp, #20]
 80183b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80183b6:	e9cd a303 	strd	sl, r3, [sp, #12]
 80183ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80183bc:	9302      	str	r3, [sp, #8]
 80183be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80183c0:	9301      	str	r3, [sp, #4]
 80183c2:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80183c4:	9300      	str	r3, [sp, #0]
 80183c6:	462b      	mov	r3, r5
 80183c8:	f002 f932 	bl	801a630 <st_sssa8_ch_nn_mat_mult_nt_t>
 80183cc:	45b3      	cmp	fp, r6
 80183ce:	444d      	add	r5, r9
 80183d0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80183d2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80183d4:	d1e2      	bne.n	801839c <forward_lite_pw_sssa8_ch+0xc0>
 80183d6:	b013      	add	sp, #76	; 0x4c
 80183d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80183dc:	4586      	cmp	lr, r0
 80183de:	f841 cc04 	str.w	ip, [r1, #-4]
 80183e2:	f101 0104 	add.w	r1, r1, #4
 80183e6:	d1a6      	bne.n	8018336 <forward_lite_pw_sssa8_ch+0x5a>
 80183e8:	e7b7      	b.n	801835a <forward_lite_pw_sssa8_ch+0x7e>
 80183ea:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80183ec:	f06f 0309 	mvn.w	r3, #9
 80183f0:	fb03 2307 	mla	r3, r3, r7, r2
 80183f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80183f6:	fb07 f202 	mul.w	r2, r7, r2
 80183fa:	ebb3 0f42 	cmp.w	r3, r2, lsl #1
 80183fe:	dbbb      	blt.n	8018378 <forward_lite_pw_sssa8_ch+0x9c>
 8018400:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8018402:	4639      	mov	r1, r7
 8018404:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8018406:	4650      	mov	r0, sl
 8018408:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801840a:	9601      	str	r6, [sp, #4]
 801840c:	9300      	str	r3, [sp, #0]
 801840e:	f002 f8cf 	bl	801a5b0 <st_sssa8_ch_fullW_prefetch>
 8018412:	960f      	str	r6, [sp, #60]	; 0x3c
 8018414:	e7b2      	b.n	801837c <forward_lite_pw_sssa8_ch+0xa0>
 8018416:	46ce      	mov	lr, r9
 8018418:	f8dd 9094 	ldr.w	r9, [sp, #148]	; 0x94
 801841c:	e7a0      	b.n	8018360 <forward_lite_pw_sssa8_ch+0x84>
 801841e:	bf00      	nop

08018420 <forward_lite_node_convert_integer_iu8ou8>:
 8018420:	ee07 3a90 	vmov	s15, r3
 8018424:	f89d 3000 	ldrb.w	r3, [sp]
 8018428:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801842c:	ee06 3a90 	vmov	s13, r3
 8018430:	1883      	adds	r3, r0, r2
 8018432:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018436:	eef8 6a66 	vcvt.f32.u32	s13, s13
 801843a:	4298      	cmp	r0, r3
 801843c:	ee76 6a87 	vadd.f32	s13, s13, s14
 8018440:	eee7 6ac0 	vfms.f32	s13, s15, s0
 8018444:	d215      	bcs.n	8018472 <forward_lite_node_convert_integer_iu8ou8+0x52>
 8018446:	3801      	subs	r0, #1
 8018448:	440a      	add	r2, r1
 801844a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 801844e:	eef0 7a66 	vmov.f32	s15, s13
 8018452:	ee07 3a10 	vmov	s14, r3
 8018456:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801845a:	eee7 7a00 	vfma.f32	s15, s14, s0
 801845e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8018462:	ee17 3a90 	vmov	r3, s15
 8018466:	f383 0308 	usat	r3, #8, r3
 801846a:	f801 3b01 	strb.w	r3, [r1], #1
 801846e:	4291      	cmp	r1, r2
 8018470:	d1eb      	bne.n	801844a <forward_lite_node_convert_integer_iu8ou8+0x2a>
 8018472:	4770      	bx	lr

08018474 <forward_lite_node_convert_integer_iu8os8>:
 8018474:	ee07 3a90 	vmov	s15, r3
 8018478:	f99d 3000 	ldrsb.w	r3, [sp]
 801847c:	ee06 3a90 	vmov	s13, r3
 8018480:	1883      	adds	r3, r0, r2
 8018482:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8018486:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 801848a:	4298      	cmp	r0, r3
 801848c:	eee7 6ac0 	vfms.f32	s13, s15, s0
 8018490:	d22d      	bcs.n	80184ee <forward_lite_node_convert_integer_iu8os8+0x7a>
 8018492:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8018496:	3801      	subs	r0, #1
 8018498:	440a      	add	r2, r1
 801849a:	ed9f 6a15 	vldr	s12, [pc, #84]	; 80184f0 <forward_lite_node_convert_integer_iu8os8+0x7c>
 801849e:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 80184a2:	eef0 7a66 	vmov.f32	s15, s13
 80184a6:	ee07 3a10 	vmov	s14, r3
 80184aa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80184ae:	eee7 7a00 	vfma.f32	s15, s14, s0
 80184b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80184b6:	ee37 7aa5 	vadd.f32	s14, s15, s11
 80184ba:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80184be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80184c2:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80184c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80184ca:	dd08      	ble.n	80184de <forward_lite_node_convert_integer_iu8os8+0x6a>
 80184cc:	ee17 3a10 	vmov	r3, s14
 80184d0:	f303 0307 	ssat	r3, #8, r3
 80184d4:	f801 3b01 	strb.w	r3, [r1], #1
 80184d8:	4291      	cmp	r1, r2
 80184da:	d1e0      	bne.n	801849e <forward_lite_node_convert_integer_iu8os8+0x2a>
 80184dc:	4770      	bx	lr
 80184de:	ee17 3a90 	vmov	r3, s15
 80184e2:	f303 0307 	ssat	r3, #8, r3
 80184e6:	f801 3b01 	strb.w	r3, [r1], #1
 80184ea:	4291      	cmp	r1, r2
 80184ec:	d1d7      	bne.n	801849e <forward_lite_node_convert_integer_iu8os8+0x2a>
 80184ee:	4770      	bx	lr
 80184f0:	3efffffc 	.word	0x3efffffc

080184f4 <forward_lite_node_convert_integer_iu8os8_fast>:
 80184f4:	b570      	push	{r4, r5, r6, lr}
 80184f6:	1095      	asrs	r5, r2, #2
 80184f8:	2d00      	cmp	r5, #0
 80184fa:	dd31      	ble.n	8018560 <forward_lite_node_convert_integer_iu8os8_fast+0x6c>
 80184fc:	00ae      	lsls	r6, r5, #2
 80184fe:	460c      	mov	r4, r1
 8018500:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8018504:	f04f 1e80 	mov.w	lr, #8388736	; 0x800080
 8018508:	f850 3b04 	ldr.w	r3, [r0], #4
 801850c:	ea4f 2c33 	mov.w	ip, r3, ror #8
 8018510:	fa3f fc8c 	uxtb16	ip, ip
 8018514:	fadc fc0e 	ssub16	ip, ip, lr
 8018518:	fa3f f383 	uxtb16	r3, r3
 801851c:	fad3 f30e 	ssub16	r3, r3, lr
 8018520:	ea4f 2c0c 	mov.w	ip, ip, lsl #8
 8018524:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 8018528:	42a8      	cmp	r0, r5
 801852a:	f00c 2cff 	and.w	ip, ip, #4278255360	; 0xff00ff00
 801852e:	ea43 030c 	orr.w	r3, r3, ip
 8018532:	f844 3b04 	str.w	r3, [r4], #4
 8018536:	d1e7      	bne.n	8018508 <forward_lite_node_convert_integer_iu8os8_fast+0x14>
 8018538:	4431      	add	r1, r6
 801853a:	f012 0203 	ands.w	r2, r2, #3
 801853e:	d00e      	beq.n	801855e <forward_lite_node_convert_integer_iu8os8_fast+0x6a>
 8018540:	782b      	ldrb	r3, [r5, #0]
 8018542:	3a01      	subs	r2, #1
 8018544:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 8018548:	700b      	strb	r3, [r1, #0]
 801854a:	d008      	beq.n	801855e <forward_lite_node_convert_integer_iu8os8_fast+0x6a>
 801854c:	786b      	ldrb	r3, [r5, #1]
 801854e:	2a01      	cmp	r2, #1
 8018550:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 8018554:	704b      	strb	r3, [r1, #1]
 8018556:	d002      	beq.n	801855e <forward_lite_node_convert_integer_iu8os8_fast+0x6a>
 8018558:	78ab      	ldrb	r3, [r5, #2]
 801855a:	3b80      	subs	r3, #128	; 0x80
 801855c:	708b      	strb	r3, [r1, #2]
 801855e:	bd70      	pop	{r4, r5, r6, pc}
 8018560:	4605      	mov	r5, r0
 8018562:	e7ea      	b.n	801853a <forward_lite_node_convert_integer_iu8os8_fast+0x46>

08018564 <forward_lite_node_convert_integer_is8ou8>:
 8018564:	ee07 3a90 	vmov	s15, r3
 8018568:	f89d 3000 	ldrb.w	r3, [sp]
 801856c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8018570:	ee06 3a90 	vmov	s13, r3
 8018574:	1883      	adds	r3, r0, r2
 8018576:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801857a:	eef8 6a66 	vcvt.f32.u32	s13, s13
 801857e:	4298      	cmp	r0, r3
 8018580:	ee76 6a87 	vadd.f32	s13, s13, s14
 8018584:	eee7 6ac0 	vfms.f32	s13, s15, s0
 8018588:	d215      	bcs.n	80185b6 <forward_lite_node_convert_integer_is8ou8+0x52>
 801858a:	3801      	subs	r0, #1
 801858c:	440a      	add	r2, r1
 801858e:	f910 3f01 	ldrsb.w	r3, [r0, #1]!
 8018592:	eef0 7a66 	vmov.f32	s15, s13
 8018596:	ee07 3a10 	vmov	s14, r3
 801859a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801859e:	eee7 7a00 	vfma.f32	s15, s14, s0
 80185a2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80185a6:	ee17 3a90 	vmov	r3, s15
 80185aa:	f383 0308 	usat	r3, #8, r3
 80185ae:	f801 3b01 	strb.w	r3, [r1], #1
 80185b2:	4291      	cmp	r1, r2
 80185b4:	d1eb      	bne.n	801858e <forward_lite_node_convert_integer_is8ou8+0x2a>
 80185b6:	4770      	bx	lr

080185b8 <forward_lite_node_convert_integer_is8ou8_fast>:
 80185b8:	b570      	push	{r4, r5, r6, lr}
 80185ba:	1095      	asrs	r5, r2, #2
 80185bc:	2d00      	cmp	r5, #0
 80185be:	dd2d      	ble.n	801861c <forward_lite_node_convert_integer_is8ou8_fast+0x64>
 80185c0:	00ae      	lsls	r6, r5, #2
 80185c2:	460c      	mov	r4, r1
 80185c4:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 80185c8:	f04f 1e80 	mov.w	lr, #8388736	; 0x800080
 80185cc:	f850 3b04 	ldr.w	r3, [r0], #4
 80185d0:	ea4f 2c33 	mov.w	ip, r3, ror #8
 80185d4:	fa2f fc8c 	sxtb16	ip, ip
 80185d8:	fa9c fc0e 	sadd16	ip, ip, lr
 80185dc:	fa2f f383 	sxtb16	r3, r3
 80185e0:	fa93 f30e 	sadd16	r3, r3, lr
 80185e4:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 80185e8:	42a8      	cmp	r0, r5
 80185ea:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 80185ee:	f844 3b04 	str.w	r3, [r4], #4
 80185f2:	d1eb      	bne.n	80185cc <forward_lite_node_convert_integer_is8ou8_fast+0x14>
 80185f4:	4431      	add	r1, r6
 80185f6:	f012 0203 	ands.w	r2, r2, #3
 80185fa:	d00e      	beq.n	801861a <forward_lite_node_convert_integer_is8ou8_fast+0x62>
 80185fc:	782b      	ldrb	r3, [r5, #0]
 80185fe:	3a01      	subs	r2, #1
 8018600:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 8018604:	700b      	strb	r3, [r1, #0]
 8018606:	d008      	beq.n	801861a <forward_lite_node_convert_integer_is8ou8_fast+0x62>
 8018608:	786b      	ldrb	r3, [r5, #1]
 801860a:	2a01      	cmp	r2, #1
 801860c:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
 8018610:	704b      	strb	r3, [r1, #1]
 8018612:	d002      	beq.n	801861a <forward_lite_node_convert_integer_is8ou8_fast+0x62>
 8018614:	78ab      	ldrb	r3, [r5, #2]
 8018616:	3b80      	subs	r3, #128	; 0x80
 8018618:	708b      	strb	r3, [r1, #2]
 801861a:	bd70      	pop	{r4, r5, r6, pc}
 801861c:	4605      	mov	r5, r0
 801861e:	e7ea      	b.n	80185f6 <forward_lite_node_convert_integer_is8ou8_fast+0x3e>

08018620 <forward_lite_conv2d_deep_sssa8_ch>:
 8018620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018624:	b09d      	sub	sp, #116	; 0x74
 8018626:	468b      	mov	fp, r1
 8018628:	4604      	mov	r4, r0
 801862a:	f8bd 20a0 	ldrh.w	r2, [sp, #160]	; 0xa0
 801862e:	f8bd 809c 	ldrh.w	r8, [sp, #156]	; 0x9c
 8018632:	9214      	str	r2, [sp, #80]	; 0x50
 8018634:	9a35      	ldr	r2, [sp, #212]	; 0xd4
 8018636:	9310      	str	r3, [sp, #64]	; 0x40
 8018638:	eba8 0388 	sub.w	r3, r8, r8, lsl #2
 801863c:	eb02 01c8 	add.w	r1, r2, r8, lsl #3
 8018640:	f8bd 20a4 	ldrh.w	r2, [sp, #164]	; 0xa4
 8018644:	f8dd 9098 	ldr.w	r9, [sp, #152]	; 0x98
 8018648:	9215      	str	r2, [sp, #84]	; 0x54
 801864a:	eb01 0748 	add.w	r7, r1, r8, lsl #1
 801864e:	f8bd 20a8 	ldrh.w	r2, [sp, #168]	; 0xa8
 8018652:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8018656:	f8dd a0b0 	ldr.w	sl, [sp, #176]	; 0xb0
 801865a:	9218      	str	r2, [sp, #96]	; 0x60
 801865c:	f8bd 20ac 	ldrh.w	r2, [sp, #172]	; 0xac
 8018660:	f99d c0b8 	ldrsb.w	ip, [sp, #184]	; 0xb8
 8018664:	9212      	str	r2, [sp, #72]	; 0x48
 8018666:	f99d 20b4 	ldrsb.w	r2, [sp, #180]	; 0xb4
 801866a:	9d2f      	ldr	r5, [sp, #188]	; 0xbc
 801866c:	9219      	str	r2, [sp, #100]	; 0x64
 801866e:	f8bd 20c0 	ldrh.w	r2, [sp, #192]	; 0xc0
 8018672:	9316      	str	r3, [sp, #88]	; 0x58
 8018674:	9213      	str	r2, [sp, #76]	; 0x4c
 8018676:	f8bd 20c4 	ldrh.w	r2, [sp, #196]	; 0xc4
 801867a:	921a      	str	r2, [sp, #104]	; 0x68
 801867c:	f8bd 20cc 	ldrh.w	r2, [sp, #204]	; 0xcc
 8018680:	921b      	str	r2, [sp, #108]	; 0x6c
 8018682:	ea4f 0248 	mov.w	r2, r8, lsl #1
 8018686:	9211      	str	r2, [sp, #68]	; 0x44
 8018688:	f1b8 0f00 	cmp.w	r8, #0
 801868c:	f000 808a 	beq.w	80187a4 <forward_lite_conv2d_deep_sssa8_ch+0x184>
 8018690:	1d18      	adds	r0, r3, #4
 8018692:	f04f 0e01 	mov.w	lr, #1
 8018696:	f931 3b02 	ldrsh.w	r3, [r1], #2
 801869a:	1e5a      	subs	r2, r3, #1
 801869c:	fa0e f603 	lsl.w	r6, lr, r3
 80186a0:	fa0c f303 	lsl.w	r3, ip, r3
 80186a4:	b292      	uxth	r2, r2
 80186a6:	eb03 0356 	add.w	r3, r3, r6, lsr #1
 80186aa:	2a14      	cmp	r2, #20
 80186ac:	d852      	bhi.n	8018754 <forward_lite_conv2d_deep_sssa8_ch+0x134>
 80186ae:	428f      	cmp	r7, r1
 80186b0:	f840 3c04 	str.w	r3, [r0, #-4]
 80186b4:	f100 0004 	add.w	r0, r0, #4
 80186b8:	d1ed      	bne.n	8018696 <forward_lite_conv2d_deep_sssa8_ch+0x76>
 80186ba:	4639      	mov	r1, r7
 80186bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80186be:	1acb      	subs	r3, r1, r3
 80186c0:	9317      	str	r3, [sp, #92]	; 0x5c
 80186c2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80186c4:	fb13 fb0b 	smulbb	fp, r3, fp
 80186c8:	fa1f f38b 	uxth.w	r3, fp
 80186cc:	9311      	str	r3, [sp, #68]	; 0x44
 80186ce:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80186d0:	2b01      	cmp	r3, #1
 80186d2:	d046      	beq.n	8018762 <forward_lite_conv2d_deep_sssa8_ch+0x142>
 80186d4:	2300      	movs	r3, #0
 80186d6:	931b      	str	r3, [sp, #108]	; 0x6c
 80186d8:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 80186da:	2b00      	cmp	r3, #0
 80186dc:	d037      	beq.n	801874e <forward_lite_conv2d_deep_sssa8_ch+0x12e>
 80186de:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80186e0:	4649      	mov	r1, r9
 80186e2:	2600      	movs	r6, #0
 80186e4:	46c1      	mov	r9, r8
 80186e6:	fb08 fb03 	mul.w	fp, r8, r3
 80186ea:	46b8      	mov	r8, r7
 80186ec:	e9dd 3211 	ldrd	r3, r2, [sp, #68]	; 0x44
 80186f0:	fb02 f303 	mul.w	r3, r2, r3
 80186f4:	4652      	mov	r2, sl
 80186f6:	f8dd a0c8 	ldr.w	sl, [sp, #200]	; 0xc8
 80186fa:	461f      	mov	r7, r3
 80186fc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80186fe:	3601      	adds	r6, #1
 8018700:	4620      	mov	r0, r4
 8018702:	922c      	str	r2, [sp, #176]	; 0xb0
 8018704:	9126      	str	r1, [sp, #152]	; 0x98
 8018706:	443c      	add	r4, r7
 8018708:	e9cd 830d 	strd	r8, r3, [sp, #52]	; 0x34
 801870c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801870e:	930c      	str	r3, [sp, #48]	; 0x30
 8018710:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8018712:	930b      	str	r3, [sp, #44]	; 0x2c
 8018714:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018716:	930a      	str	r3, [sp, #40]	; 0x28
 8018718:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801871a:	9309      	str	r3, [sp, #36]	; 0x24
 801871c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801871e:	9308      	str	r3, [sp, #32]
 8018720:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8018722:	9307      	str	r3, [sp, #28]
 8018724:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8018726:	9306      	str	r3, [sp, #24]
 8018728:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801872a:	9305      	str	r3, [sp, #20]
 801872c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 801872e:	9304      	str	r3, [sp, #16]
 8018730:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8018732:	e9cd 9302 	strd	r9, r3, [sp, #8]
 8018736:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018738:	9301      	str	r3, [sp, #4]
 801873a:	9b35      	ldr	r3, [sp, #212]	; 0xd4
 801873c:	9300      	str	r3, [sp, #0]
 801873e:	462b      	mov	r3, r5
 8018740:	f002 fd80 	bl	801b244 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t>
 8018744:	45b2      	cmp	sl, r6
 8018746:	445d      	add	r5, fp
 8018748:	9926      	ldr	r1, [sp, #152]	; 0x98
 801874a:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 801874c:	d1d6      	bne.n	80186fc <forward_lite_conv2d_deep_sssa8_ch+0xdc>
 801874e:	b01d      	add	sp, #116	; 0x74
 8018750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018754:	428f      	cmp	r7, r1
 8018756:	f840 cc04 	str.w	ip, [r0, #-4]
 801875a:	f100 0004 	add.w	r0, r0, #4
 801875e:	d19a      	bne.n	8018696 <forward_lite_conv2d_deep_sssa8_ch+0x76>
 8018760:	e7ab      	b.n	80186ba <forward_lite_conv2d_deep_sssa8_ch+0x9a>
 8018762:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8018764:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8018766:	fb08 f303 	mul.w	r3, r8, r3
 801876a:	9934      	ldr	r1, [sp, #208]	; 0xd0
 801876c:	fb02 f303 	mul.w	r3, r2, r3
 8018770:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8018772:	fb02 f303 	mul.w	r3, r2, r3
 8018776:	f06f 0209 	mvn.w	r2, #9
 801877a:	fb02 1208 	mla	r2, r2, r8, r1
 801877e:	ebb2 0f43 	cmp.w	r2, r3, lsl #1
 8018782:	dba7      	blt.n	80186d4 <forward_lite_conv2d_deep_sssa8_ch+0xb4>
 8018784:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8018786:	4641      	mov	r1, r8
 8018788:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801878a:	9701      	str	r7, [sp, #4]
 801878c:	fb02 f303 	mul.w	r3, r2, r3
 8018790:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8018792:	4610      	mov	r0, r2
 8018794:	fb03 f000 	mul.w	r0, r3, r0
 8018798:	9000      	str	r0, [sp, #0]
 801879a:	4648      	mov	r0, r9
 801879c:	f001 ff08 	bl	801a5b0 <st_sssa8_ch_fullW_prefetch>
 80187a0:	971b      	str	r7, [sp, #108]	; 0x6c
 80187a2:	e799      	b.n	80186d8 <forward_lite_conv2d_deep_sssa8_ch+0xb8>
 80187a4:	9b35      	ldr	r3, [sp, #212]	; 0xd4
 80187a6:	9316      	str	r3, [sp, #88]	; 0x58
 80187a8:	e788      	b.n	80186bc <forward_lite_conv2d_deep_sssa8_ch+0x9c>
 80187aa:	bf00      	nop

080187ac <forward_lite_conv2d_rgb_sssa8_ch>:
 80187ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80187b0:	4617      	mov	r7, r2
 80187b2:	468b      	mov	fp, r1
 80187b4:	eb03 0443 	add.w	r4, r3, r3, lsl #1
 80187b8:	4639      	mov	r1, r7
 80187ba:	ed2d 8b02 	vpush	{d8}
 80187be:	b0c9      	sub	sp, #292	; 0x124
 80187c0:	ee08 2a90 	vmov	s17, r2
 80187c4:	461a      	mov	r2, r3
 80187c6:	f8bd 7154 	ldrh.w	r7, [sp, #340]	; 0x154
 80187ca:	f8bd 5150 	ldrh.w	r5, [sp, #336]	; 0x150
 80187ce:	4690      	mov	r8, r2
 80187d0:	971c      	str	r7, [sp, #112]	; 0x70
 80187d2:	f8bd 7158 	ldrh.w	r7, [sp, #344]	; 0x158
 80187d6:	46a9      	mov	r9, r5
 80187d8:	f99d 6160 	ldrsb.w	r6, [sp, #352]	; 0x160
 80187dc:	9312      	str	r3, [sp, #72]	; 0x48
 80187de:	9008      	str	r0, [sp, #32]
 80187e0:	9b57      	ldr	r3, [sp, #348]	; 0x15c
 80187e2:	985c      	ldr	r0, [sp, #368]	; 0x170
 80187e4:	970d      	str	r7, [sp, #52]	; 0x34
 80187e6:	f8bd 716c 	ldrh.w	r7, [sp, #364]	; 0x16c
 80187ea:	eb00 0484 	add.w	r4, r0, r4, lsl #2
 80187ee:	9500      	str	r5, [sp, #0]
 80187f0:	9003      	str	r0, [sp, #12]
 80187f2:	2003      	movs	r0, #3
 80187f4:	9301      	str	r3, [sp, #4]
 80187f6:	462b      	mov	r3, r5
 80187f8:	9602      	str	r6, [sp, #8]
 80187fa:	9522      	str	r5, [sp, #136]	; 0x88
 80187fc:	970c      	str	r7, [sp, #48]	; 0x30
 80187fe:	eb04 0748 	add.w	r7, r4, r8, lsl #1
 8018802:	f99d 5164 	ldrsb.w	r5, [sp, #356]	; 0x164
 8018806:	f001 fbf3 	bl	8019ff0 <st_sssa8_ch_convolve_rank1upd>
 801880a:	fb19 f309 	smulbb	r3, r9, r9
 801880e:	4642      	mov	r2, r8
 8018810:	ea4f 0c48 	mov.w	ip, r8, lsl #1
 8018814:	970f      	str	r7, [sp, #60]	; 0x3c
 8018816:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 801881a:	b29b      	uxth	r3, r3
 801881c:	9310      	str	r3, [sp, #64]	; 0x40
 801881e:	f06f 0309 	mvn.w	r3, #9
 8018822:	fb03 7308 	mla	r3, r3, r8, r7
 8018826:	9325      	str	r3, [sp, #148]	; 0x94
 8018828:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 801882c:	9326      	str	r3, [sp, #152]	; 0x98
 801882e:	b1aa      	cbz	r2, 801885c <forward_lite_conv2d_rgb_sssa8_ch+0xb0>
 8018830:	1d1a      	adds	r2, r3, #4
 8018832:	2001      	movs	r0, #1
 8018834:	f934 3b02 	ldrsh.w	r3, [r4], #2
 8018838:	1e59      	subs	r1, r3, #1
 801883a:	fa00 fe03 	lsl.w	lr, r0, r3
 801883e:	fa05 f303 	lsl.w	r3, r5, r3
 8018842:	b289      	uxth	r1, r1
 8018844:	eb03 035e 	add.w	r3, r3, lr, lsr #1
 8018848:	2914      	cmp	r1, #20
 801884a:	f200 80f0 	bhi.w	8018a2e <forward_lite_conv2d_rgb_sssa8_ch+0x282>
 801884e:	42bc      	cmp	r4, r7
 8018850:	f842 3c04 	str.w	r3, [r2, #-4]
 8018854:	f102 0204 	add.w	r2, r2, #4
 8018858:	d1ec      	bne.n	8018834 <forward_lite_conv2d_rgb_sssa8_ch+0x88>
 801885a:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 801885c:	eba4 030c 	sub.w	r3, r4, ip
 8018860:	9c22      	ldr	r4, [sp, #136]	; 0x88
 8018862:	aa28      	add	r2, sp, #160	; 0xa0
 8018864:	a934      	add	r1, sp, #208	; 0xd0
 8018866:	9327      	str	r3, [sp, #156]	; 0x9c
 8018868:	a83e      	add	r0, sp, #248	; 0xf8
 801886a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801886c:	e9cd 332d 	strd	r3, r3, [sp, #180]	; 0xb4
 8018870:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8018872:	e9cd 3336 	strd	r3, r3, [sp, #216]	; 0xd8
 8018876:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8018878:	e9cd 3338 	strd	r3, r3, [sp, #224]	; 0xe0
 801887c:	ab30      	add	r3, sp, #192	; 0xc0
 801887e:	9300      	str	r3, [sp, #0]
 8018880:	ab2c      	add	r3, sp, #176	; 0xb0
 8018882:	e9cd 4431 	strd	r4, r4, [sp, #196]	; 0xc4
 8018886:	e9cd bb29 	strd	fp, fp, [sp, #164]	; 0xa4
 801888a:	f001 fc3b 	bl	801a104 <ai_padding_opt_init>
 801888e:	9912      	ldr	r1, [sp, #72]	; 0x48
 8018890:	fb04 f304 	mul.w	r3, r4, r4
 8018894:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8018896:	fb01 f403 	mul.w	r4, r1, r3
 801889a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 801889e:	fb01 f202 	mul.w	r2, r1, r2
 80188a2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80188a4:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80188a8:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80188ac:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 80188b0:	930b      	str	r3, [sp, #44]	; 0x2c
 80188b2:	bfa8      	it	ge
 80188b4:	f44f 6420 	movge.w	r4, #2560	; 0xa00
 80188b8:	42a2      	cmp	r2, r4
 80188ba:	f340 81b1 	ble.w	8018c20 <forward_lite_conv2d_rgb_sssa8_ch+0x474>
 80188be:	2300      	movs	r3, #0
 80188c0:	9320      	str	r3, [sp, #128]	; 0x80
 80188c2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80188c4:	fbb4 f3f3 	udiv	r3, r4, r3
 80188c8:	b29b      	uxth	r3, r3
 80188ca:	4619      	mov	r1, r3
 80188cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80188ce:	4299      	cmp	r1, r3
 80188d0:	bf28      	it	cs
 80188d2:	4619      	movcs	r1, r3
 80188d4:	fbb3 f2f1 	udiv	r2, r3, r1
 80188d8:	fb01 3312 	mls	r3, r1, r2, r3
 80188dc:	b292      	uxth	r2, r2
 80188de:	9121      	str	r1, [sp, #132]	; 0x84
 80188e0:	b29b      	uxth	r3, r3
 80188e2:	921b      	str	r2, [sp, #108]	; 0x6c
 80188e4:	b11b      	cbz	r3, 80188ee <forward_lite_conv2d_rgb_sssa8_ch+0x142>
 80188e6:	4613      	mov	r3, r2
 80188e8:	3301      	adds	r3, #1
 80188ea:	b29b      	uxth	r3, r3
 80188ec:	931b      	str	r3, [sp, #108]	; 0x6c
 80188ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80188f0:	2b00      	cmp	r3, #0
 80188f2:	f000 8188 	beq.w	8018c06 <forward_lite_conv2d_rgb_sssa8_ch+0x45a>
 80188f6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80188f8:	b236      	sxth	r6, r6
 80188fa:	2400      	movs	r4, #0
 80188fc:	425b      	negs	r3, r3
 80188fe:	4625      	mov	r5, r4
 8018900:	b29a      	uxth	r2, r3
 8018902:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8018904:	3b01      	subs	r3, #1
 8018906:	921f      	str	r2, [sp, #124]	; 0x7c
 8018908:	921a      	str	r2, [sp, #104]	; 0x68
 801890a:	b29b      	uxth	r3, r3
 801890c:	9324      	str	r3, [sp, #144]	; 0x90
 801890e:	4633      	mov	r3, r6
 8018910:	465e      	mov	r6, fp
 8018912:	469b      	mov	fp, r3
 8018914:	a83e      	add	r0, sp, #248	; 0xf8
 8018916:	f001 fc4f 	bl	801a1b8 <ai_padding_opt_phase1>
 801891a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801891c:	9a5a      	ldr	r2, [sp, #360]	; 0x168
 801891e:	fb05 f303 	mul.w	r3, r5, r3
 8018922:	990c      	ldr	r1, [sp, #48]	; 0x30
 8018924:	fb01 2303 	mla	r3, r1, r3, r2
 8018928:	9316      	str	r3, [sp, #88]	; 0x58
 801892a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801892c:	2b00      	cmp	r3, #0
 801892e:	f000 816f 	beq.w	8018c10 <forward_lite_conv2d_rgb_sssa8_ch+0x464>
 8018932:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8018934:	2b00      	cmp	r3, #0
 8018936:	f000 8157 	beq.w	8018be8 <forward_lite_conv2d_rgb_sssa8_ch+0x43c>
 801893a:	b2a3      	uxth	r3, r4
 801893c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801893e:	edcd 8a1d 	vstr	s17, [sp, #116]	; 0x74
 8018942:	931e      	str	r3, [sp, #120]	; 0x78
 8018944:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8018946:	1a9b      	subs	r3, r3, r2
 8018948:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801894a:	9323      	str	r3, [sp, #140]	; 0x8c
 801894c:	fb02 3705 	mla	r7, r2, r5, r3
 8018950:	f9bd 3068 	ldrsh.w	r3, [sp, #104]	; 0x68
 8018954:	930e      	str	r3, [sp, #56]	; 0x38
 8018956:	46ba      	mov	sl, r7
 8018958:	9b24      	ldr	r3, [sp, #144]	; 0x90
 801895a:	9318      	str	r3, [sp, #96]	; 0x60
 801895c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801895e:	9319      	str	r3, [sp, #100]	; 0x64
 8018960:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8018962:	9311      	str	r3, [sp, #68]	; 0x44
 8018964:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8018966:	9314      	str	r3, [sp, #80]	; 0x50
 8018968:	9b25      	ldr	r3, [sp, #148]	; 0x94
 801896a:	ee08 3a10 	vmov	s16, r3
 801896e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8018970:	9317      	str	r3, [sp, #92]	; 0x5c
 8018972:	9b5c      	ldr	r3, [sp, #368]	; 0x170
 8018974:	9315      	str	r3, [sp, #84]	; 0x54
 8018976:	9b42      	ldr	r3, [sp, #264]	; 0x108
 8018978:	9916      	ldr	r1, [sp, #88]	; 0x58
 801897a:	933f      	str	r3, [sp, #252]	; 0xfc
 801897c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801897e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8018980:	9340      	str	r3, [sp, #256]	; 0x100
 8018982:	f8bd 308c 	ldrh.w	r3, [sp, #140]	; 0x8c
 8018986:	9113      	str	r1, [sp, #76]	; 0x4c
 8018988:	2100      	movs	r1, #0
 801898a:	9309      	str	r3, [sp, #36]	; 0x24
 801898c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801898e:	923e      	str	r2, [sp, #248]	; 0xf8
 8018990:	9306      	str	r3, [sp, #24]
 8018992:	910a      	str	r1, [sp, #40]	; 0x28
 8018994:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8018996:	f9bd 8018 	ldrsh.w	r8, [sp, #24]
 801899a:	2a00      	cmp	r2, #0
 801899c:	d071      	beq.n	8018a82 <forward_lite_conv2d_rgb_sssa8_ch+0x2d6>
 801899e:	3a01      	subs	r2, #1
 80189a0:	923e      	str	r2, [sp, #248]	; 0xf8
 80189a2:	2201      	movs	r2, #1
 80189a4:	f8ad 211e 	strh.w	r2, [sp, #286]	; 0x11e
 80189a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80189aa:	4552      	cmp	r2, sl
 80189ac:	da51      	bge.n	8018a52 <forward_lite_conv2d_rgb_sssa8_ch+0x2a6>
 80189ae:	f9bd 7024 	ldrsh.w	r7, [sp, #36]	; 0x24
 80189b2:	4696      	mov	lr, r2
 80189b4:	4615      	mov	r5, r2
 80189b6:	f8cd a01c 	str.w	sl, [sp, #28]
 80189ba:	4547      	cmp	r7, r8
 80189bc:	dd40      	ble.n	8018a40 <forward_lite_conv2d_rgb_sssa8_ch+0x294>
 80189be:	fb05 8006 	mla	r0, r5, r6, r8
 80189c2:	42ae      	cmp	r6, r5
 80189c4:	f103 0206 	add.w	r2, r3, #6
 80189c8:	9b08      	ldr	r3, [sp, #32]
 80189ca:	bfcc      	ite	gt
 80189cc:	2500      	movgt	r5, #0
 80189ce:	2501      	movle	r5, #1
 80189d0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 80189d4:	4641      	mov	r1, r8
 80189d6:	ea45 75de 	orr.w	r5, r5, lr, lsr #31
 80189da:	4418      	add	r0, r3
 80189dc:	e00b      	b.n	80189f6 <forward_lite_conv2d_rgb_sssa8_ch+0x24a>
 80189de:	f36b 441f 	bfi	r4, fp, #16, #16
 80189e2:	f842 4c04 	str.w	r4, [r2, #-4]
 80189e6:	3101      	adds	r1, #1
 80189e8:	f822 cc06 	strh.w	ip, [r2, #-6]
 80189ec:	3003      	adds	r0, #3
 80189ee:	3206      	adds	r2, #6
 80189f0:	b20c      	sxth	r4, r1
 80189f2:	42a7      	cmp	r7, r4
 80189f4:	dd24      	ble.n	8018a40 <forward_lite_conv2d_rgb_sssa8_ch+0x294>
 80189f6:	2400      	movs	r4, #0
 80189f8:	f411 4f00 	tst.w	r1, #32768	; 0x8000
 80189fc:	f1a2 0906 	sub.w	r9, r2, #6
 8018a00:	46dc      	mov	ip, fp
 8018a02:	f36b 040f 	bfi	r4, fp, #0, #16
 8018a06:	4613      	mov	r3, r2
 8018a08:	d1e9      	bne.n	80189de <forward_lite_conv2d_rgb_sssa8_ch+0x232>
 8018a0a:	2d00      	cmp	r5, #0
 8018a0c:	d1e7      	bne.n	80189de <forward_lite_conv2d_rgb_sssa8_ch+0x232>
 8018a0e:	428e      	cmp	r6, r1
 8018a10:	dde5      	ble.n	80189de <forward_lite_conv2d_rgb_sssa8_ch+0x232>
 8018a12:	6804      	ldr	r4, [r0, #0]
 8018a14:	fa2f fa84 	sxtb16	sl, r4
 8018a18:	ea4f 2434 	mov.w	r4, r4, ror #8
 8018a1c:	fa0f fc8a 	sxth.w	ip, sl
 8018a20:	fa2f f484 	sxtb16	r4, r4
 8018a24:	eac4 040a 	pkhbt	r4, r4, sl
 8018a28:	f8c9 4002 	str.w	r4, [r9, #2]
 8018a2c:	e7db      	b.n	80189e6 <forward_lite_conv2d_rgb_sssa8_ch+0x23a>
 8018a2e:	42bc      	cmp	r4, r7
 8018a30:	f842 5c04 	str.w	r5, [r2, #-4]
 8018a34:	f102 0204 	add.w	r2, r2, #4
 8018a38:	f47f aefc 	bne.w	8018834 <forward_lite_conv2d_rgb_sssa8_ch+0x88>
 8018a3c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8018a3e:	e70d      	b.n	801885c <forward_lite_conv2d_rgb_sssa8_ch+0xb0>
 8018a40:	f10e 0e01 	add.w	lr, lr, #1
 8018a44:	9a07      	ldr	r2, [sp, #28]
 8018a46:	fa0f fe8e 	sxth.w	lr, lr
 8018a4a:	4596      	cmp	lr, r2
 8018a4c:	4675      	mov	r5, lr
 8018a4e:	dbb4      	blt.n	80189ba <forward_lite_conv2d_rgb_sssa8_ch+0x20e>
 8018a50:	4692      	mov	sl, r2
 8018a52:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8018a54:	429a      	cmp	r2, r3
 8018a56:	d057      	beq.n	8018b08 <forward_lite_conv2d_rgb_sssa8_ch+0x35c>
 8018a58:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8018a5a:	9a06      	ldr	r2, [sp, #24]
 8018a5c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8018a5e:	4422      	add	r2, r4
 8018a60:	9909      	ldr	r1, [sp, #36]	; 0x24
 8018a62:	3001      	adds	r0, #1
 8018a64:	b292      	uxth	r2, r2
 8018a66:	4421      	add	r1, r4
 8018a68:	b200      	sxth	r0, r0
 8018a6a:	9206      	str	r2, [sp, #24]
 8018a6c:	b289      	uxth	r1, r1
 8018a6e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8018a70:	900a      	str	r0, [sp, #40]	; 0x28
 8018a72:	4282      	cmp	r2, r0
 8018a74:	9109      	str	r1, [sp, #36]	; 0x24
 8018a76:	dd6d      	ble.n	8018b54 <forward_lite_conv2d_rgb_sssa8_ch+0x3a8>
 8018a78:	9a3e      	ldr	r2, [sp, #248]	; 0xf8
 8018a7a:	f9bd 8018 	ldrsh.w	r8, [sp, #24]
 8018a7e:	2a00      	cmp	r2, #0
 8018a80:	d18d      	bne.n	801899e <forward_lite_conv2d_rgb_sssa8_ch+0x1f2>
 8018a82:	9a3f      	ldr	r2, [sp, #252]	; 0xfc
 8018a84:	b932      	cbnz	r2, 8018a94 <forward_lite_conv2d_rgb_sssa8_ch+0x2e8>
 8018a86:	9a40      	ldr	r2, [sp, #256]	; 0x100
 8018a88:	3a01      	subs	r2, #1
 8018a8a:	9240      	str	r2, [sp, #256]	; 0x100
 8018a8c:	2201      	movs	r2, #1
 8018a8e:	f8ad 211e 	strh.w	r2, [sp, #286]	; 0x11e
 8018a92:	e789      	b.n	80189a8 <forward_lite_conv2d_rgb_sssa8_ch+0x1fc>
 8018a94:	3a01      	subs	r2, #1
 8018a96:	923f      	str	r2, [sp, #252]	; 0xfc
 8018a98:	f8bd 211c 	ldrh.w	r2, [sp, #284]	; 0x11c
 8018a9c:	2a01      	cmp	r2, #1
 8018a9e:	f8ad 211e 	strh.w	r2, [sp, #286]	; 0x11e
 8018aa2:	d081      	beq.n	80189a8 <forward_lite_conv2d_rgb_sssa8_ch+0x1fc>
 8018aa4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8018aa6:	4552      	cmp	r2, sl
 8018aa8:	dad3      	bge.n	8018a52 <forward_lite_conv2d_rgb_sssa8_ch+0x2a6>
 8018aaa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8018aac:	4615      	mov	r5, r2
 8018aae:	9806      	ldr	r0, [sp, #24]
 8018ab0:	1e4f      	subs	r7, r1, #1
 8018ab2:	fa0f fc81 	sxth.w	ip, r1
 8018ab6:	9c08      	ldr	r4, [sp, #32]
 8018ab8:	4611      	mov	r1, r2
 8018aba:	1a3f      	subs	r7, r7, r0
 8018abc:	b2bf      	uxth	r7, r7
 8018abe:	3701      	adds	r7, #1
 8018ac0:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 8018ac4:	007f      	lsls	r7, r7, #1
 8018ac6:	45c4      	cmp	ip, r8
 8018ac8:	dd16      	ble.n	8018af8 <forward_lite_conv2d_rgb_sssa8_ch+0x34c>
 8018aca:	fb01 8106 	mla	r1, r1, r6, r8
 8018ace:	19d8      	adds	r0, r3, r7
 8018ad0:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8018ad4:	4421      	add	r1, r4
 8018ad6:	3306      	adds	r3, #6
 8018ad8:	f851 2b03 	ldr.w	r2, [r1], #3
 8018adc:	fa2f fe82 	sxtb16	lr, r2
 8018ae0:	4283      	cmp	r3, r0
 8018ae2:	ea4f 2232 	mov.w	r2, r2, ror #8
 8018ae6:	f823 ec06 	strh.w	lr, [r3, #-6]
 8018aea:	fa2f f282 	sxtb16	r2, r2
 8018aee:	eac2 020e 	pkhbt	r2, r2, lr
 8018af2:	f843 2c04 	str.w	r2, [r3, #-4]
 8018af6:	d1ee      	bne.n	8018ad6 <forward_lite_conv2d_rgb_sssa8_ch+0x32a>
 8018af8:	3501      	adds	r5, #1
 8018afa:	b22d      	sxth	r5, r5
 8018afc:	4555      	cmp	r5, sl
 8018afe:	4629      	mov	r1, r5
 8018b00:	dbe1      	blt.n	8018ac6 <forward_lite_conv2d_rgb_sssa8_ch+0x31a>
 8018b02:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8018b04:	429a      	cmp	r2, r3
 8018b06:	d1a7      	bne.n	8018a58 <forward_lite_conv2d_rgb_sssa8_ch+0x2ac>
 8018b08:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8018b0a:	4610      	mov	r0, r2
 8018b0c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8018b0e:	ee18 2a10 	vmov	r2, s16
 8018b12:	9305      	str	r3, [sp, #20]
 8018b14:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8018b16:	9304      	str	r3, [sp, #16]
 8018b18:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018b1a:	9303      	str	r3, [sp, #12]
 8018b1c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018b1e:	9302      	str	r3, [sp, #8]
 8018b20:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8018b22:	9301      	str	r3, [sp, #4]
 8018b24:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8018b26:	9300      	str	r3, [sp, #0]
 8018b28:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8018b2a:	f003 fa69 	bl	801c000 <st_sssa8_ch_nn_mat_mult_kernel_opt>
 8018b2e:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 8018b30:	9b06      	ldr	r3, [sp, #24]
 8018b32:	990a      	ldr	r1, [sp, #40]	; 0x28
 8018b34:	4423      	add	r3, r4
 8018b36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018b38:	3101      	adds	r1, #1
 8018b3a:	9013      	str	r0, [sp, #76]	; 0x4c
 8018b3c:	b29b      	uxth	r3, r3
 8018b3e:	4422      	add	r2, r4
 8018b40:	b209      	sxth	r1, r1
 8018b42:	9306      	str	r3, [sp, #24]
 8018b44:	b292      	uxth	r2, r2
 8018b46:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018b48:	910a      	str	r1, [sp, #40]	; 0x28
 8018b4a:	428b      	cmp	r3, r1
 8018b4c:	9209      	str	r2, [sp, #36]	; 0x24
 8018b4e:	dd16      	ble.n	8018b7e <forward_lite_conv2d_rgb_sssa8_ch+0x3d2>
 8018b50:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8018b52:	e791      	b.n	8018a78 <forward_lite_conv2d_rgb_sssa8_ch+0x2cc>
 8018b54:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8018b56:	4299      	cmp	r1, r3
 8018b58:	d011      	beq.n	8018b7e <forward_lite_conv2d_rgb_sssa8_ch+0x3d2>
 8018b5a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8018b5c:	ee18 2a10 	vmov	r2, s16
 8018b60:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8018b62:	9305      	str	r3, [sp, #20]
 8018b64:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8018b66:	9304      	str	r3, [sp, #16]
 8018b68:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018b6a:	9303      	str	r3, [sp, #12]
 8018b6c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8018b6e:	9302      	str	r3, [sp, #8]
 8018b70:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8018b72:	9301      	str	r3, [sp, #4]
 8018b74:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8018b76:	9300      	str	r3, [sp, #0]
 8018b78:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8018b7a:	f003 fd61 	bl	801c640 <st_sssa8_ch_nn_mat_mult_kernel_single_opt>
 8018b7e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8018b80:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8018b82:	9916      	ldr	r1, [sp, #88]	; 0x58
 8018b84:	1a9b      	subs	r3, r3, r2
 8018b86:	4411      	add	r1, r2
 8018b88:	b29b      	uxth	r3, r3
 8018b8a:	9116      	str	r1, [sp, #88]	; 0x58
 8018b8c:	429a      	cmp	r2, r3
 8018b8e:	9319      	str	r3, [sp, #100]	; 0x64
 8018b90:	bf28      	it	cs
 8018b92:	461a      	movcs	r2, r3
 8018b94:	b294      	uxth	r4, r2
 8018b96:	b954      	cbnz	r4, 8018bae <forward_lite_conv2d_rgb_sssa8_ch+0x402>
 8018b98:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8018b9a:	3b01      	subs	r3, #1
 8018b9c:	b29b      	uxth	r3, r3
 8018b9e:	461a      	mov	r2, r3
 8018ba0:	9318      	str	r3, [sp, #96]	; 0x60
 8018ba2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018ba6:	429a      	cmp	r2, r3
 8018ba8:	d020      	beq.n	8018bec <forward_lite_conv2d_rgb_sssa8_ch+0x440>
 8018baa:	9411      	str	r4, [sp, #68]	; 0x44
 8018bac:	e6e3      	b.n	8018976 <forward_lite_conv2d_rgb_sssa8_ch+0x1ca>
 8018bae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8018bb2:	991d      	ldr	r1, [sp, #116]	; 0x74
 8018bb4:	fb02 1003 	mla	r0, r2, r3, r1
 8018bb8:	ee18 1a10 	vmov	r1, s16
 8018bbc:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8018bc0:	901d      	str	r0, [sp, #116]	; 0x74
 8018bc2:	ee08 1a10 	vmov	s16, r1
 8018bc6:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8018bc8:	eb01 0143 	add.w	r1, r1, r3, lsl #1
 8018bcc:	9117      	str	r1, [sp, #92]	; 0x5c
 8018bce:	9915      	ldr	r1, [sp, #84]	; 0x54
 8018bd0:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8018bd4:	9115      	str	r1, [sp, #84]	; 0x54
 8018bd6:	9914      	ldr	r1, [sp, #80]	; 0x50
 8018bd8:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8018bdc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8018bde:	9314      	str	r3, [sp, #80]	; 0x50
 8018be0:	4623      	mov	r3, r4
 8018be2:	f001 fb03 	bl	801a1ec <st_int8_to16_dual>
 8018be6:	e7d7      	b.n	8018b98 <forward_lite_conv2d_rgb_sssa8_ch+0x3ec>
 8018be8:	b2a3      	uxth	r3, r4
 8018bea:	931e      	str	r3, [sp, #120]	; 0x78
 8018bec:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8018bee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8018bf0:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 8018bf2:	4413      	add	r3, r2
 8018bf4:	3401      	adds	r4, #1
 8018bf6:	b29b      	uxth	r3, r3
 8018bf8:	b224      	sxth	r4, r4
 8018bfa:	931a      	str	r3, [sp, #104]	; 0x68
 8018bfc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018bfe:	4625      	mov	r5, r4
 8018c00:	42a3      	cmp	r3, r4
 8018c02:	f73f ae87 	bgt.w	8018914 <forward_lite_conv2d_rgb_sssa8_ch+0x168>
 8018c06:	b049      	add	sp, #292	; 0x124
 8018c08:	ecbd 8b02 	vpop	{d8}
 8018c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018c10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8018c12:	ee18 0a90 	vmov	r0, s17
 8018c16:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8018c18:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8018c1a:	f001 fae7 	bl	801a1ec <st_int8_to16_dual>
 8018c1e:	e688      	b.n	8018932 <forward_lite_conv2d_rgb_sssa8_ch+0x186>
 8018c20:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8018c22:	ee18 0a90 	vmov	r0, s17
 8018c26:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8018c28:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8018c2a:	f001 fadf 	bl	801a1ec <st_int8_to16_dual>
 8018c2e:	2301      	movs	r3, #1
 8018c30:	9320      	str	r3, [sp, #128]	; 0x80
 8018c32:	e646      	b.n	80188c2 <forward_lite_conv2d_rgb_sssa8_ch+0x116>

08018c34 <forward_lite_dw_3x3_sssa8_ch>:
 8018c34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018c38:	b09f      	sub	sp, #124	; 0x7c
 8018c3a:	461c      	mov	r4, r3
 8018c3c:	f8bd 20a8 	ldrh.w	r2, [sp, #168]	; 0xa8
 8018c40:	ea4f 09c4 	mov.w	r9, r4, lsl #3
 8018c44:	f8bd 30a4 	ldrh.w	r3, [sp, #164]	; 0xa4
 8018c48:	9207      	str	r2, [sp, #28]
 8018c4a:	f99d 20b0 	ldrsb.w	r2, [sp, #176]	; 0xb0
 8018c4e:	9306      	str	r3, [sp, #24]
 8018c50:	9211      	str	r2, [sp, #68]	; 0x44
 8018c52:	f8bd 20bc 	ldrh.w	r2, [sp, #188]	; 0xbc
 8018c56:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 8018c58:	9215      	str	r2, [sp, #84]	; 0x54
 8018c5a:	f8bd 20c0 	ldrh.w	r2, [sp, #192]	; 0xc0
 8018c5e:	f8dd 80a0 	ldr.w	r8, [sp, #160]	; 0xa0
 8018c62:	f99d 70b4 	ldrsb.w	r7, [sp, #180]	; 0xb4
 8018c66:	f8dd a0b8 	ldr.w	sl, [sp, #184]	; 0xb8
 8018c6a:	901b      	str	r0, [sp, #108]	; 0x6c
 8018c6c:	9105      	str	r1, [sp, #20]
 8018c6e:	9219      	str	r2, [sp, #100]	; 0x64
 8018c70:	2b00      	cmp	r3, #0
 8018c72:	f000 8461 	beq.w	8019538 <forward_lite_dw_3x3_sssa8_ch+0x904>
 8018c76:	ea4f 0c44 	mov.w	ip, r4, lsl #1
 8018c7a:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 8018c7c:	444b      	add	r3, r9
 8018c7e:	44a1      	add	r9, r4
 8018c80:	9312      	str	r3, [sp, #72]	; 0x48
 8018c82:	eb03 0349 	add.w	r3, r3, r9, lsl #1
 8018c86:	461a      	mov	r2, r3
 8018c88:	9314      	str	r3, [sp, #80]	; 0x50
 8018c8a:	f06f 0315 	mvn.w	r3, #21
 8018c8e:	fb03 2304 	mla	r3, r3, r4, r2
 8018c92:	9313      	str	r3, [sp, #76]	; 0x4c
 8018c94:	b1d4      	cbz	r4, 8018ccc <forward_lite_dw_3x3_sssa8_ch+0x98>
 8018c96:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8018c98:	2100      	movs	r1, #0
 8018c9a:	2601      	movs	r6, #1
 8018c9c:	f1a3 0e02 	sub.w	lr, r3, #2
 8018ca0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8018ca2:	1d18      	adds	r0, r3, #4
 8018ca4:	f93e 3f02 	ldrsh.w	r3, [lr, #2]!
 8018ca8:	3101      	adds	r1, #1
 8018caa:	1e5a      	subs	r2, r3, #1
 8018cac:	fa06 f503 	lsl.w	r5, r6, r3
 8018cb0:	fa07 f303 	lsl.w	r3, r7, r3
 8018cb4:	b292      	uxth	r2, r2
 8018cb6:	eb03 0355 	add.w	r3, r3, r5, lsr #1
 8018cba:	2a14      	cmp	r2, #20
 8018cbc:	f200 8433 	bhi.w	8019526 <forward_lite_dw_3x3_sssa8_ch+0x8f2>
 8018cc0:	428c      	cmp	r4, r1
 8018cc2:	f840 3c04 	str.w	r3, [r0, #-4]
 8018cc6:	f100 0004 	add.w	r0, r0, #4
 8018cca:	dceb      	bgt.n	8018ca4 <forward_lite_dw_3x3_sssa8_ch+0x70>
 8018ccc:	9a06      	ldr	r2, [sp, #24]
 8018cce:	2c03      	cmp	r4, #3
 8018cd0:	9b05      	ldr	r3, [sp, #20]
 8018cd2:	fb04 f202 	mul.w	r2, r4, r2
 8018cd6:	fb04 f303 	mul.w	r3, r4, r3
 8018cda:	9216      	str	r2, [sp, #88]	; 0x58
 8018cdc:	9a07      	ldr	r2, [sp, #28]
 8018cde:	fb03 f202 	mul.w	r2, r3, r2
 8018ce2:	eba3 030c 	sub.w	r3, r3, ip
 8018ce6:	9305      	str	r3, [sp, #20]
 8018ce8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8018cea:	921a      	str	r2, [sp, #104]	; 0x68
 8018cec:	f1c3 0300 	rsb	r3, r3, #0
 8018cf0:	eac3 4603 	pkhbt	r6, r3, r3, lsl #16
 8018cf4:	bf8c      	ite	hi
 8018cf6:	1ee3      	subhi	r3, r4, #3
 8018cf8:	2300      	movls	r3, #0
 8018cfa:	930d      	str	r3, [sp, #52]	; 0x34
 8018cfc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8018cfe:	2b00      	cmp	r3, #0
 8018d00:	f000 83a5 	beq.w	801944e <forward_lite_dw_3x3_sssa8_ch+0x81a>
 8018d04:	f004 0303 	and.w	r3, r4, #3
 8018d08:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8018d0a:	930f      	str	r3, [sp, #60]	; 0x3c
 8018d0c:	2a00      	cmp	r2, #0
 8018d0e:	f000 839e 	beq.w	801944e <forward_lite_dw_3x3_sssa8_ch+0x81a>
 8018d12:	3b01      	subs	r3, #1
 8018d14:	46b0      	mov	r8, r6
 8018d16:	46d1      	mov	r9, sl
 8018d18:	940c      	str	r4, [sp, #48]	; 0x30
 8018d1a:	b29b      	uxth	r3, r3
 8018d1c:	9317      	str	r3, [sp, #92]	; 0x5c
 8018d1e:	2300      	movs	r3, #0
 8018d20:	9318      	str	r3, [sp, #96]	; 0x60
 8018d22:	46cc      	mov	ip, r9
 8018d24:	e9dd 121a 	ldrd	r1, r2, [sp, #104]	; 0x68
 8018d28:	fb03 2301 	mla	r3, r3, r1, r2
 8018d2c:	930a      	str	r3, [sp, #40]	; 0x28
 8018d2e:	2300      	movs	r3, #0
 8018d30:	9310      	str	r3, [sp, #64]	; 0x40
 8018d32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8018d34:	2b00      	cmp	r3, #0
 8018d36:	f000 823f 	beq.w	80191b8 <forward_lite_dw_3x3_sssa8_ch+0x584>
 8018d3a:	f9bd 3044 	ldrsh.w	r3, [sp, #68]	; 0x44
 8018d3e:	2400      	movs	r4, #0
 8018d40:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 8018d42:	930e      	str	r3, [sp, #56]	; 0x38
 8018d44:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 8018d46:	9914      	ldr	r1, [sp, #80]	; 0x50
 8018d48:	f103 0010 	add.w	r0, r3, #16
 8018d4c:	9202      	str	r2, [sp, #8]
 8018d4e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8018d50:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8018d52:	9101      	str	r1, [sp, #4]
 8018d54:	3348      	adds	r3, #72	; 0x48
 8018d56:	990c      	ldr	r1, [sp, #48]	; 0x30
 8018d58:	f8cd c010 	str.w	ip, [sp, #16]
 8018d5c:	9407      	str	r4, [sp, #28]
 8018d5e:	9203      	str	r2, [sp, #12]
 8018d60:	9006      	str	r0, [sp, #24]
 8018d62:	e092      	b.n	8018e8a <forward_lite_dw_3x3_sssa8_ch+0x256>
 8018d64:	f8dd c008 	ldr.w	ip, [sp, #8]
 8018d68:	f1a2 0902 	sub.w	r9, r2, #2
 8018d6c:	2401      	movs	r4, #1
 8018d6e:	9d03      	ldr	r5, [sp, #12]
 8018d70:	3a01      	subs	r2, #1
 8018d72:	1c86      	adds	r6, r0, #2
 8018d74:	fa04 f909 	lsl.w	r9, r4, r9
 8018d78:	f85c 4b04 	ldr.w	r4, [ip], #4
 8018d7c:	fb57 9704 	smmla	r7, r7, r4, r9
 8018d80:	fa47 f202 	asr.w	r2, r7, r2
 8018d84:	f855 7b04 	ldr.w	r7, [r5], #4
 8018d88:	443a      	add	r2, r7
 8018d8a:	f302 0207 	ssat	r2, #8, r2
 8018d8e:	f8dd a010 	ldr.w	sl, [sp, #16]
 8018d92:	f80a 2b01 	strb.w	r2, [sl], #1
 8018d96:	f9b6 4000 	ldrsh.w	r4, [r6]
 8018d9a:	2c15      	cmp	r4, #21
 8018d9c:	f340 8148 	ble.w	8019030 <forward_lite_dw_3x3_sssa8_ch+0x3fc>
 8018da0:	682e      	ldr	r6, [r5, #0]
 8018da2:	2001      	movs	r0, #1
 8018da4:	1ea5      	subs	r5, r4, #2
 8018da6:	f8dc 2000 	ldr.w	r2, [ip]
 8018daa:	3c01      	subs	r4, #1
 8018dac:	fa00 f505 	lsl.w	r5, r0, r5
 8018db0:	9802      	ldr	r0, [sp, #8]
 8018db2:	fb5e 5e02 	smmla	lr, lr, r2, r5
 8018db6:	9a01      	ldr	r2, [sp, #4]
 8018db8:	fa4e f404 	asr.w	r4, lr, r4
 8018dbc:	f100 0708 	add.w	r7, r0, #8
 8018dc0:	f102 0904 	add.w	r9, r2, #4
 8018dc4:	9a03      	ldr	r2, [sp, #12]
 8018dc6:	4426      	add	r6, r4
 8018dc8:	f102 0c08 	add.w	ip, r2, #8
 8018dcc:	f306 0607 	ssat	r6, #8, r6
 8018dd0:	9a04      	ldr	r2, [sp, #16]
 8018dd2:	f88a 6000 	strb.w	r6, [sl]
 8018dd6:	1c95      	adds	r5, r2, #2
 8018dd8:	f9b9 4000 	ldrsh.w	r4, [r9]
 8018ddc:	2c15      	cmp	r4, #21
 8018dde:	f340 8148 	ble.w	8019072 <forward_lite_dw_3x3_sssa8_ch+0x43e>
 8018de2:	f1a4 0902 	sub.w	r9, r4, #2
 8018de6:	2001      	movs	r0, #1
 8018de8:	683a      	ldr	r2, [r7, #0]
 8018dea:	3c01      	subs	r4, #1
 8018dec:	fa00 f909 	lsl.w	r9, r0, r9
 8018df0:	f8dc 6000 	ldr.w	r6, [ip]
 8018df4:	fb5b 9902 	smmla	r9, fp, r2, r9
 8018df8:	9a01      	ldr	r2, [sp, #4]
 8018dfa:	fa49 f904 	asr.w	r9, r9, r4
 8018dfe:	9802      	ldr	r0, [sp, #8]
 8018e00:	f102 0e06 	add.w	lr, r2, #6
 8018e04:	9a03      	ldr	r2, [sp, #12]
 8018e06:	f100 070c 	add.w	r7, r0, #12
 8018e0a:	444e      	add	r6, r9
 8018e0c:	f102 0a0c 	add.w	sl, r2, #12
 8018e10:	f306 0607 	ssat	r6, #8, r6
 8018e14:	9a04      	ldr	r2, [sp, #16]
 8018e16:	702e      	strb	r6, [r5, #0]
 8018e18:	f102 0c03 	add.w	ip, r2, #3
 8018e1c:	f9be 2000 	ldrsh.w	r2, [lr]
 8018e20:	2a15      	cmp	r2, #21
 8018e22:	f340 8145 	ble.w	80190b0 <forward_lite_dw_3x3_sssa8_ch+0x47c>
 8018e26:	9801      	ldr	r0, [sp, #4]
 8018e28:	683d      	ldr	r5, [r7, #0]
 8018e2a:	f100 0e08 	add.w	lr, r0, #8
 8018e2e:	f8da 7000 	ldr.w	r7, [sl]
 8018e32:	2001      	movs	r0, #1
 8018e34:	f1a2 0a02 	sub.w	sl, r2, #2
 8018e38:	9e02      	ldr	r6, [sp, #8]
 8018e3a:	3a01      	subs	r2, #1
 8018e3c:	9c03      	ldr	r4, [sp, #12]
 8018e3e:	fa00 fa0a 	lsl.w	sl, r0, sl
 8018e42:	3610      	adds	r6, #16
 8018e44:	9808      	ldr	r0, [sp, #32]
 8018e46:	3410      	adds	r4, #16
 8018e48:	46f1      	mov	r9, lr
 8018e4a:	fb50 a505 	smmla	r5, r0, r5, sl
 8018e4e:	fa45 f202 	asr.w	r2, r5, r2
 8018e52:	46b3      	mov	fp, r6
 8018e54:	443a      	add	r2, r7
 8018e56:	4627      	mov	r7, r4
 8018e58:	f302 0207 	ssat	r2, #8, r2
 8018e5c:	f88c 2000 	strb.w	r2, [ip]
 8018e60:	9a04      	ldr	r2, [sp, #16]
 8018e62:	3204      	adds	r2, #4
 8018e64:	4694      	mov	ip, r2
 8018e66:	9d07      	ldr	r5, [sp, #28]
 8018e68:	3348      	adds	r3, #72	; 0x48
 8018e6a:	9806      	ldr	r0, [sp, #24]
 8018e6c:	3504      	adds	r5, #4
 8018e6e:	f8cd e004 	str.w	lr, [sp, #4]
 8018e72:	3010      	adds	r0, #16
 8018e74:	9602      	str	r6, [sp, #8]
 8018e76:	e9cd 4203 	strd	r4, r2, [sp, #12]
 8018e7a:	9006      	str	r0, [sp, #24]
 8018e7c:	b2a8      	uxth	r0, r5
 8018e7e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8018e80:	4604      	mov	r4, r0
 8018e82:	9007      	str	r0, [sp, #28]
 8018e84:	4290      	cmp	r0, r2
 8018e86:	f080 81a2 	bcs.w	80191ce <forward_lite_dw_3x3_sssa8_ch+0x59a>
 8018e8a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8018e8c:	f853 5c48 	ldr.w	r5, [r3, #-72]
 8018e90:	1902      	adds	r2, r0, r4
 8018e92:	5904      	ldr	r4, [r0, r4]
 8018e94:	9806      	ldr	r0, [sp, #24]
 8018e96:	f852 c001 	ldr.w	ip, [r2, r1]
 8018e9a:	eb02 0741 	add.w	r7, r2, r1, lsl #1
 8018e9e:	eac4 460c 	pkhbt	r6, r4, ip, lsl #16
 8018ea2:	900b      	str	r0, [sp, #44]	; 0x2c
 8018ea4:	eacc 4c24 	pkhtb	ip, ip, r4, asr #16
 8018ea8:	9309      	str	r3, [sp, #36]	; 0x24
 8018eaa:	f850 4c10 	ldr.w	r4, [r0, #-16]
 8018eae:	fa28 fe86 	sxtab16	lr, r8, r6
 8018eb2:	fb25 440e 	smlad	r4, r5, lr, r4
 8018eb6:	fa28 fe96 	sxtab16	lr, r8, r6, ror #8
 8018eba:	f853 5c44 	ldr.w	r5, [r3, #-68]
 8018ebe:	f850 6c0c 	ldr.w	r6, [r0, #-12]
 8018ec2:	fb25 6e0e 	smlad	lr, r5, lr, r6
 8018ec6:	f853 5c40 	ldr.w	r5, [r3, #-64]
 8018eca:	f850 6c08 	ldr.w	r6, [r0, #-8]
 8018ece:	fa28 f98c 	sxtab16	r9, r8, ip
 8018ed2:	fb25 6909 	smlad	r9, r5, r9, r6
 8018ed6:	fa28 fc9c 	sxtab16	ip, r8, ip, ror #8
 8018eda:	f853 5c3c 	ldr.w	r5, [r3, #-60]
 8018ede:	f850 6c04 	ldr.w	r6, [r0, #-4]
 8018ee2:	fb25 6c0c 	smlad	ip, r5, ip, r6
 8018ee6:	9d05      	ldr	r5, [sp, #20]
 8018ee8:	f852 2011 	ldr.w	r2, [r2, r1, lsl #1]
 8018eec:	eb07 0a05 	add.w	sl, r7, r5
 8018ef0:	597e      	ldr	r6, [r7, r5]
 8018ef2:	f853 7c38 	ldr.w	r7, [r3, #-56]
 8018ef6:	eac2 4506 	pkhbt	r5, r2, r6, lsl #16
 8018efa:	eb0a 0b01 	add.w	fp, sl, r1
 8018efe:	eac6 4222 	pkhtb	r2, r6, r2, asr #16
 8018f02:	fa28 f685 	sxtab16	r6, r8, r5
 8018f06:	fb27 4406 	smlad	r4, r7, r6, r4
 8018f0a:	fa28 f595 	sxtab16	r5, r8, r5, ror #8
 8018f0e:	f853 0c34 	ldr.w	r0, [r3, #-52]
 8018f12:	fb20 ee05 	smlad	lr, r0, r5, lr
 8018f16:	f853 0c30 	ldr.w	r0, [r3, #-48]
 8018f1a:	fa28 f582 	sxtab16	r5, r8, r2
 8018f1e:	fb20 9905 	smlad	r9, r0, r5, r9
 8018f22:	fa28 f292 	sxtab16	r2, r8, r2, ror #8
 8018f26:	f853 0c2c 	ldr.w	r0, [r3, #-44]
 8018f2a:	fb20 cc02 	smlad	ip, r0, r2, ip
 8018f2e:	448b      	add	fp, r1
 8018f30:	9d05      	ldr	r5, [sp, #20]
 8018f32:	f85a 2001 	ldr.w	r2, [sl, r1]
 8018f36:	f853 7c28 	ldr.w	r7, [r3, #-40]
 8018f3a:	445d      	add	r5, fp
 8018f3c:	f85a a011 	ldr.w	sl, [sl, r1, lsl #1]
 8018f40:	eac2 460a 	pkhbt	r6, r2, sl, lsl #16
 8018f44:	eaca 4a22 	pkhtb	sl, sl, r2, asr #16
 8018f48:	fa28 f286 	sxtab16	r2, r8, r6
 8018f4c:	fb27 4402 	smlad	r4, r7, r2, r4
 8018f50:	fa28 f696 	sxtab16	r6, r8, r6, ror #8
 8018f54:	f853 0c24 	ldr.w	r0, [r3, #-36]
 8018f58:	fb20 ee06 	smlad	lr, r0, r6, lr
 8018f5c:	f853 2c20 	ldr.w	r2, [r3, #-32]
 8018f60:	fa28 f68a 	sxtab16	r6, r8, sl
 8018f64:	fb22 9906 	smlad	r9, r2, r6, r9
 8018f68:	fa28 fa9a 	sxtab16	sl, r8, sl, ror #8
 8018f6c:	f853 0c1c 	ldr.w	r0, [r3, #-28]
 8018f70:	fb20 cc0a 	smlad	ip, r0, sl, ip
 8018f74:	9a05      	ldr	r2, [sp, #20]
 8018f76:	f855 a001 	ldr.w	sl, [r5, r1]
 8018f7a:	f85b 6002 	ldr.w	r6, [fp, r2]
 8018f7e:	f853 7c18 	ldr.w	r7, [r3, #-24]
 8018f82:	eac6 420a 	pkhbt	r2, r6, sl, lsl #16
 8018f86:	eaca 4a26 	pkhtb	sl, sl, r6, asr #16
 8018f8a:	fa28 f682 	sxtab16	r6, r8, r2
 8018f8e:	fb27 4706 	smlad	r7, r7, r6, r4
 8018f92:	fa28 f292 	sxtab16	r2, r8, r2, ror #8
 8018f96:	f853 0c14 	ldr.w	r0, [r3, #-20]
 8018f9a:	fb20 ee02 	smlad	lr, r0, r2, lr
 8018f9e:	f853 0c10 	ldr.w	r0, [r3, #-16]
 8018fa2:	fa28 f28a 	sxtab16	r2, r8, sl
 8018fa6:	fb20 9902 	smlad	r9, r0, r2, r9
 8018faa:	fa28 fa9a 	sxtab16	sl, r8, sl, ror #8
 8018fae:	f853 2c0c 	ldr.w	r2, [r3, #-12]
 8018fb2:	fb22 cc0a 	smlad	ip, r2, sl, ip
 8018fb6:	f855 5011 	ldr.w	r5, [r5, r1, lsl #1]
 8018fba:	980e      	ldr	r0, [sp, #56]	; 0x38
 8018fbc:	b26c      	sxtb	r4, r5
 8018fbe:	f833 2c08 	ldrh.w	r2, [r3, #-8]
 8018fc2:	f345 4b07 	sbfx	fp, r5, #16, #8
 8018fc6:	f833 ac04 	ldrh.w	sl, [r3, #-4]
 8018fca:	1a24      	subs	r4, r4, r0
 8018fcc:	f833 6c06 	ldrh.w	r6, [r3, #-6]
 8018fd0:	ebab 0b00 	sub.w	fp, fp, r0
 8018fd4:	fb12 7704 	smlabb	r7, r2, r4, r7
 8018fd8:	f345 2207 	sbfx	r2, r5, #8, #8
 8018fdc:	fb1a 9b0b 	smlabb	fp, sl, fp, r9
 8018fe0:	ebc0 6525 	rsb	r5, r0, r5, asr #24
 8018fe4:	1a12      	subs	r2, r2, r0
 8018fe6:	f833 ac02 	ldrh.w	sl, [r3, #-2]
 8018fea:	9801      	ldr	r0, [sp, #4]
 8018fec:	fb16 ee02 	smlabb	lr, r6, r2, lr
 8018ff0:	fb1a c205 	smlabb	r2, sl, r5, ip
 8018ff4:	9208      	str	r2, [sp, #32]
 8018ff6:	f9b0 2000 	ldrsh.w	r2, [r0]
 8018ffa:	2a15      	cmp	r2, #21
 8018ffc:	f73f aeb2 	bgt.w	8018d64 <forward_lite_dw_3x3_sssa8_ch+0x130>
 8019000:	2a00      	cmp	r2, #0
 8019002:	dd6b      	ble.n	80190dc <forward_lite_dw_3x3_sssa8_ch+0x4a8>
 8019004:	007f      	lsls	r7, r7, #1
 8019006:	1c86      	adds	r6, r0, #2
 8019008:	e9dd c502 	ldrd	ip, r5, [sp, #8]
 801900c:	f85c 4b04 	ldr.w	r4, [ip], #4
 8019010:	f855 9b04 	ldr.w	r9, [r5], #4
 8019014:	fb57 9704 	smmla	r7, r7, r4, r9
 8019018:	4117      	asrs	r7, r2
 801901a:	f307 0207 	ssat	r2, #8, r7
 801901e:	f8dd a010 	ldr.w	sl, [sp, #16]
 8019022:	f80a 2b01 	strb.w	r2, [sl], #1
 8019026:	f9b6 4000 	ldrsh.w	r4, [r6]
 801902a:	2c15      	cmp	r4, #21
 801902c:	f73f aeb8 	bgt.w	8018da0 <forward_lite_dw_3x3_sssa8_ch+0x16c>
 8019030:	2c00      	cmp	r4, #0
 8019032:	f340 80a5 	ble.w	8019180 <forward_lite_dw_3x3_sssa8_ch+0x54c>
 8019036:	f8dc 2000 	ldr.w	r2, [ip]
 801903a:	ea4f 0e4e 	mov.w	lr, lr, lsl #1
 801903e:	682d      	ldr	r5, [r5, #0]
 8019040:	fb5e 5e02 	smmla	lr, lr, r2, r5
 8019044:	9a03      	ldr	r2, [sp, #12]
 8019046:	fa4e f404 	asr.w	r4, lr, r4
 801904a:	9802      	ldr	r0, [sp, #8]
 801904c:	f102 0c08 	add.w	ip, r2, #8
 8019050:	9a01      	ldr	r2, [sp, #4]
 8019052:	f100 0708 	add.w	r7, r0, #8
 8019056:	f102 0904 	add.w	r9, r2, #4
 801905a:	f304 0407 	ssat	r4, #8, r4
 801905e:	f88a 4000 	strb.w	r4, [sl]
 8019062:	f9b9 4000 	ldrsh.w	r4, [r9]
 8019066:	9a04      	ldr	r2, [sp, #16]
 8019068:	2c15      	cmp	r4, #21
 801906a:	f102 0502 	add.w	r5, r2, #2
 801906e:	f73f aeb8 	bgt.w	8018de2 <forward_lite_dw_3x3_sssa8_ch+0x1ae>
 8019072:	2c00      	cmp	r4, #0
 8019074:	dd68      	ble.n	8019148 <forward_lite_dw_3x3_sssa8_ch+0x514>
 8019076:	683a      	ldr	r2, [r7, #0]
 8019078:	ea4f 094b 	mov.w	r9, fp, lsl #1
 801907c:	f8dc 6000 	ldr.w	r6, [ip]
 8019080:	fb59 6902 	smmla	r9, r9, r2, r6
 8019084:	9a03      	ldr	r2, [sp, #12]
 8019086:	fa49 f404 	asr.w	r4, r9, r4
 801908a:	9802      	ldr	r0, [sp, #8]
 801908c:	f102 0a0c 	add.w	sl, r2, #12
 8019090:	9a01      	ldr	r2, [sp, #4]
 8019092:	f100 070c 	add.w	r7, r0, #12
 8019096:	f102 0e06 	add.w	lr, r2, #6
 801909a:	f304 0407 	ssat	r4, #8, r4
 801909e:	9a04      	ldr	r2, [sp, #16]
 80190a0:	702c      	strb	r4, [r5, #0]
 80190a2:	f102 0c03 	add.w	ip, r2, #3
 80190a6:	f9be 2000 	ldrsh.w	r2, [lr]
 80190aa:	2a15      	cmp	r2, #21
 80190ac:	f73f aebb 	bgt.w	8018e26 <forward_lite_dw_3x3_sssa8_ch+0x1f2>
 80190b0:	2a00      	cmp	r2, #0
 80190b2:	dd2b      	ble.n	801910c <forward_lite_dw_3x3_sssa8_ch+0x4d8>
 80190b4:	9801      	ldr	r0, [sp, #4]
 80190b6:	9e02      	ldr	r6, [sp, #8]
 80190b8:	9c03      	ldr	r4, [sp, #12]
 80190ba:	f100 0e08 	add.w	lr, r0, #8
 80190be:	3610      	adds	r6, #16
 80190c0:	9808      	ldr	r0, [sp, #32]
 80190c2:	3410      	adds	r4, #16
 80190c4:	683f      	ldr	r7, [r7, #0]
 80190c6:	0045      	lsls	r5, r0, #1
 80190c8:	f8da a000 	ldr.w	sl, [sl]
 80190cc:	46b3      	mov	fp, r6
 80190ce:	46f1      	mov	r9, lr
 80190d0:	fb55 aa07 	smmla	sl, r5, r7, sl
 80190d4:	4627      	mov	r7, r4
 80190d6:	fa4a f202 	asr.w	r2, sl, r2
 80190da:	e6bd      	b.n	8018e58 <forward_lite_dw_3x3_sssa8_ch+0x224>
 80190dc:	f1c2 0201 	rsb	r2, r2, #1
 80190e0:	4097      	lsls	r7, r2
 80190e2:	9a01      	ldr	r2, [sp, #4]
 80190e4:	1c96      	adds	r6, r2, #2
 80190e6:	f307 021f 	ssat	r2, #32, r7
 80190ea:	f8dd c008 	ldr.w	ip, [sp, #8]
 80190ee:	f85c 7b04 	ldr.w	r7, [ip], #4
 80190f2:	fb52 f217 	smmulr	r2, r2, r7
 80190f6:	9d03      	ldr	r5, [sp, #12]
 80190f8:	f855 4b04 	ldr.w	r4, [r5], #4
 80190fc:	4422      	add	r2, r4
 80190fe:	f302 0207 	ssat	r2, #8, r2
 8019102:	f8dd a010 	ldr.w	sl, [sp, #16]
 8019106:	f80a 2b01 	strb.w	r2, [sl], #1
 801910a:	e644      	b.n	8018d96 <forward_lite_dw_3x3_sssa8_ch+0x162>
 801910c:	9801      	ldr	r0, [sp, #4]
 801910e:	f1c2 0501 	rsb	r5, r2, #1
 8019112:	9a08      	ldr	r2, [sp, #32]
 8019114:	f100 0e08 	add.w	lr, r0, #8
 8019118:	40aa      	lsls	r2, r5
 801911a:	46f1      	mov	r9, lr
 801911c:	f302 051f 	ssat	r5, #32, r2
 8019120:	9e02      	ldr	r6, [sp, #8]
 8019122:	683a      	ldr	r2, [r7, #0]
 8019124:	3610      	adds	r6, #16
 8019126:	46b3      	mov	fp, r6
 8019128:	fb55 f512 	smmulr	r5, r5, r2
 801912c:	9c03      	ldr	r4, [sp, #12]
 801912e:	f8da 2000 	ldr.w	r2, [sl]
 8019132:	3410      	adds	r4, #16
 8019134:	4415      	add	r5, r2
 8019136:	4627      	mov	r7, r4
 8019138:	f305 0507 	ssat	r5, #8, r5
 801913c:	9a04      	ldr	r2, [sp, #16]
 801913e:	f88c 5000 	strb.w	r5, [ip]
 8019142:	3204      	adds	r2, #4
 8019144:	4694      	mov	ip, r2
 8019146:	e68e      	b.n	8018e66 <forward_lite_dw_3x3_sssa8_ch+0x232>
 8019148:	f1c4 0901 	rsb	r9, r4, #1
 801914c:	9a01      	ldr	r2, [sp, #4]
 801914e:	fa0b f909 	lsl.w	r9, fp, r9
 8019152:	f102 0e06 	add.w	lr, r2, #6
 8019156:	f309 091f 	ssat	r9, #32, r9
 801915a:	9802      	ldr	r0, [sp, #8]
 801915c:	683a      	ldr	r2, [r7, #0]
 801915e:	f100 070c 	add.w	r7, r0, #12
 8019162:	fb59 f912 	smmulr	r9, r9, r2
 8019166:	f8dc 2000 	ldr.w	r2, [ip]
 801916a:	9803      	ldr	r0, [sp, #12]
 801916c:	444a      	add	r2, r9
 801916e:	f100 0a0c 	add.w	sl, r0, #12
 8019172:	f302 0207 	ssat	r2, #8, r2
 8019176:	702a      	strb	r2, [r5, #0]
 8019178:	9a04      	ldr	r2, [sp, #16]
 801917a:	f102 0c03 	add.w	ip, r2, #3
 801917e:	e64d      	b.n	8018e1c <forward_lite_dw_3x3_sssa8_ch+0x1e8>
 8019180:	f1c4 0401 	rsb	r4, r4, #1
 8019184:	9a01      	ldr	r2, [sp, #4]
 8019186:	fa0e fe04 	lsl.w	lr, lr, r4
 801918a:	f102 0904 	add.w	r9, r2, #4
 801918e:	f30e 0e1f 	ssat	lr, #32, lr
 8019192:	9802      	ldr	r0, [sp, #8]
 8019194:	f8dc 2000 	ldr.w	r2, [ip]
 8019198:	f100 0708 	add.w	r7, r0, #8
 801919c:	fb5e fe12 	smmulr	lr, lr, r2
 80191a0:	682a      	ldr	r2, [r5, #0]
 80191a2:	9803      	ldr	r0, [sp, #12]
 80191a4:	4472      	add	r2, lr
 80191a6:	f100 0c08 	add.w	ip, r0, #8
 80191aa:	f302 0207 	ssat	r2, #8, r2
 80191ae:	f88a 2000 	strb.w	r2, [sl]
 80191b2:	9a04      	ldr	r2, [sp, #16]
 80191b4:	1c95      	adds	r5, r2, #2
 80191b6:	e60f      	b.n	8018dd8 <forward_lite_dw_3x3_sssa8_ch+0x1a4>
 80191b8:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 80191ba:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
 80191be:	930b      	str	r3, [sp, #44]	; 0x2c
 80191c0:	f8dd b0c8 	ldr.w	fp, [sp, #200]	; 0xc8
 80191c4:	e9dd 3712 	ldrd	r3, r7, [sp, #72]	; 0x48
 80191c8:	9309      	str	r3, [sp, #36]	; 0x24
 80191ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80191cc:	9307      	str	r3, [sp, #28]
 80191ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80191d0:	2b00      	cmp	r3, #0
 80191d2:	f000 8127 	beq.w	8019424 <forward_lite_dw_3x3_sssa8_ch+0x7f0>
 80191d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80191d8:	9b07      	ldr	r3, [sp, #28]
 80191da:	9e11      	ldr	r6, [sp, #68]	; 0x44
 80191dc:	18d0      	adds	r0, r2, r3
 80191de:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80191e0:	56d3      	ldrsb	r3, [r2, r3]
 80191e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80191e4:	1b9a      	subs	r2, r3, r6
 80191e6:	680b      	ldr	r3, [r1, #0]
 80191e8:	8821      	ldrh	r1, [r4, #0]
 80191ea:	fb11 3302 	smlabb	r3, r1, r2, r3
 80191ee:	990c      	ldr	r1, [sp, #48]	; 0x30
 80191f0:	5642      	ldrsb	r2, [r0, r1]
 80191f2:	eb00 0541 	add.w	r5, r0, r1, lsl #1
 80191f6:	f910 0011 	ldrsb.w	r0, [r0, r1, lsl #1]
 80191fa:	1b92      	subs	r2, r2, r6
 80191fc:	8861      	ldrh	r1, [r4, #2]
 80191fe:	1b80      	subs	r0, r0, r6
 8019200:	fb12 3301 	smlabb	r3, r2, r1, r3
 8019204:	9a05      	ldr	r2, [sp, #20]
 8019206:	18ac      	adds	r4, r5, r2
 8019208:	56aa      	ldrsb	r2, [r5, r2]
 801920a:	4635      	mov	r5, r6
 801920c:	1b92      	subs	r2, r2, r6
 801920e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8019210:	88b1      	ldrh	r1, [r6, #4]
 8019212:	fb10 3101 	smlabb	r1, r0, r1, r3
 8019216:	88f3      	ldrh	r3, [r6, #6]
 8019218:	fb12 1103 	smlabb	r1, r2, r3, r1
 801921c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801921e:	56e2      	ldrsb	r2, [r4, r3]
 8019220:	eb04 0043 	add.w	r0, r4, r3, lsl #1
 8019224:	f914 3013 	ldrsb.w	r3, [r4, r3, lsl #1]
 8019228:	1b52      	subs	r2, r2, r5
 801922a:	8934      	ldrh	r4, [r6, #8]
 801922c:	1b5b      	subs	r3, r3, r5
 801922e:	fb12 1204 	smlabb	r2, r2, r4, r1
 8019232:	9905      	ldr	r1, [sp, #20]
 8019234:	1844      	adds	r4, r0, r1
 8019236:	5641      	ldrsb	r1, [r0, r1]
 8019238:	8970      	ldrh	r0, [r6, #10]
 801923a:	1b49      	subs	r1, r1, r5
 801923c:	fb13 2300 	smlabb	r3, r3, r0, r2
 8019240:	89b0      	ldrh	r0, [r6, #12]
 8019242:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019244:	fb11 3300 	smlabb	r3, r1, r0, r3
 8019248:	56a1      	ldrsb	r1, [r4, r2]
 801924a:	f914 0012 	ldrsb.w	r0, [r4, r2, lsl #1]
 801924e:	4634      	mov	r4, r6
 8019250:	1b4a      	subs	r2, r1, r5
 8019252:	89f1      	ldrh	r1, [r6, #14]
 8019254:	1b40      	subs	r0, r0, r5
 8019256:	fb12 3101 	smlabb	r1, r2, r1, r3
 801925a:	9b07      	ldr	r3, [sp, #28]
 801925c:	1c5e      	adds	r6, r3, #1
 801925e:	8a23      	ldrh	r3, [r4, #16]
 8019260:	f9b9 4000 	ldrsh.w	r4, [r9]
 8019264:	fb10 1003 	smlabb	r0, r0, r3, r1
 8019268:	b2b6      	uxth	r6, r6
 801926a:	2c15      	cmp	r4, #21
 801926c:	b229      	sxth	r1, r5
 801926e:	f300 80f1 	bgt.w	8019454 <forward_lite_dw_3x3_sssa8_ch+0x820>
 8019272:	2c00      	cmp	r4, #0
 8019274:	f340 8122 	ble.w	80194bc <forward_lite_dw_3x3_sssa8_ch+0x888>
 8019278:	f8db 3000 	ldr.w	r3, [fp]
 801927c:	0040      	lsls	r0, r0, #1
 801927e:	683a      	ldr	r2, [r7, #0]
 8019280:	fb50 2003 	smmla	r0, r0, r3, r2
 8019284:	fa40 f404 	asr.w	r4, r0, r4
 8019288:	f304 0407 	ssat	r4, #8, r4
 801928c:	46e6      	mov	lr, ip
 801928e:	f80e 4b01 	strb.w	r4, [lr], #1
 8019292:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8019294:	2b00      	cmp	r3, #0
 8019296:	f000 80c3 	beq.w	8019420 <forward_lite_dw_3x3_sssa8_ch+0x7ec>
 801929a:	9b07      	ldr	r3, [sp, #28]
 801929c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 801929e:	3302      	adds	r3, #2
 80192a0:	8a6a      	ldrh	r2, [r5, #18]
 80192a2:	b29b      	uxth	r3, r3
 80192a4:	9301      	str	r3, [sp, #4]
 80192a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80192a8:	199c      	adds	r4, r3, r6
 80192aa:	5798      	ldrsb	r0, [r3, r6]
 80192ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80192ae:	1a40      	subs	r0, r0, r1
 80192b0:	685b      	ldr	r3, [r3, #4]
 80192b2:	fb10 3302 	smlabb	r3, r0, r2, r3
 80192b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80192b8:	56a0      	ldrsb	r0, [r4, r2]
 80192ba:	eb04 0642 	add.w	r6, r4, r2, lsl #1
 80192be:	f914 4012 	ldrsb.w	r4, [r4, r2, lsl #1]
 80192c2:	1a40      	subs	r0, r0, r1
 80192c4:	8aaa      	ldrh	r2, [r5, #20]
 80192c6:	1a64      	subs	r4, r4, r1
 80192c8:	fb10 3002 	smlabb	r0, r0, r2, r3
 80192cc:	9b05      	ldr	r3, [sp, #20]
 80192ce:	18f5      	adds	r5, r6, r3
 80192d0:	56f3      	ldrsb	r3, [r6, r3]
 80192d2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80192d4:	1a5b      	subs	r3, r3, r1
 80192d6:	8af2      	ldrh	r2, [r6, #22]
 80192d8:	fb14 0202 	smlabb	r2, r4, r2, r0
 80192dc:	8b30      	ldrh	r0, [r6, #24]
 80192de:	fb13 2200 	smlabb	r2, r3, r0, r2
 80192e2:	980c      	ldr	r0, [sp, #48]	; 0x30
 80192e4:	562b      	ldrsb	r3, [r5, r0]
 80192e6:	eb05 0440 	add.w	r4, r5, r0, lsl #1
 80192ea:	f915 0010 	ldrsb.w	r0, [r5, r0, lsl #1]
 80192ee:	1a5b      	subs	r3, r3, r1
 80192f0:	8b75      	ldrh	r5, [r6, #26]
 80192f2:	1a40      	subs	r0, r0, r1
 80192f4:	fb13 2305 	smlabb	r3, r3, r5, r2
 80192f8:	9a05      	ldr	r2, [sp, #20]
 80192fa:	18a5      	adds	r5, r4, r2
 80192fc:	56a2      	ldrsb	r2, [r4, r2]
 80192fe:	8bb4      	ldrh	r4, [r6, #28]
 8019300:	1a52      	subs	r2, r2, r1
 8019302:	fb10 3304 	smlabb	r3, r0, r4, r3
 8019306:	8bf0      	ldrh	r0, [r6, #30]
 8019308:	8c34      	ldrh	r4, [r6, #32]
 801930a:	fb12 3200 	smlabb	r2, r2, r0, r3
 801930e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8019310:	562b      	ldrsb	r3, [r5, r0]
 8019312:	f915 0010 	ldrsb.w	r0, [r5, r0, lsl #1]
 8019316:	1a5b      	subs	r3, r3, r1
 8019318:	1a40      	subs	r0, r0, r1
 801931a:	fb13 2204 	smlabb	r2, r3, r4, r2
 801931e:	f9b9 4002 	ldrsh.w	r4, [r9, #2]
 8019322:	8c73      	ldrh	r3, [r6, #34]	; 0x22
 8019324:	2c15      	cmp	r4, #21
 8019326:	fb10 2003 	smlabb	r0, r0, r3, r2
 801932a:	f300 80a5 	bgt.w	8019478 <forward_lite_dw_3x3_sssa8_ch+0x844>
 801932e:	2c00      	cmp	r4, #0
 8019330:	f340 80d6 	ble.w	80194e0 <forward_lite_dw_3x3_sssa8_ch+0x8ac>
 8019334:	f8db 3004 	ldr.w	r3, [fp, #4]
 8019338:	0040      	lsls	r0, r0, #1
 801933a:	687a      	ldr	r2, [r7, #4]
 801933c:	fb50 2003 	smmla	r0, r0, r3, r2
 8019340:	fa40 f404 	asr.w	r4, r0, r4
 8019344:	f304 0407 	ssat	r4, #8, r4
 8019348:	46f2      	mov	sl, lr
 801934a:	f80a 4b01 	strb.w	r4, [sl], #1
 801934e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019350:	2b02      	cmp	r3, #2
 8019352:	d065      	beq.n	8019420 <forward_lite_dw_3x3_sssa8_ch+0x7ec>
 8019354:	9801      	ldr	r0, [sp, #4]
 8019356:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019358:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801935a:	689c      	ldr	r4, [r3, #8]
 801935c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 801935e:	1813      	adds	r3, r2, r0
 8019360:	5612      	ldrsb	r2, [r2, r0]
 8019362:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8019364:	1a50      	subs	r0, r2, r1
 8019366:	8cad      	ldrh	r5, [r5, #36]	; 0x24
 8019368:	f9b9 e004 	ldrsh.w	lr, [r9, #4]
 801936c:	fb15 4200 	smlabb	r2, r5, r0, r4
 8019370:	579d      	ldrsb	r5, [r3, r6]
 8019372:	eb03 0046 	add.w	r0, r3, r6, lsl #1
 8019376:	f913 6016 	ldrsb.w	r6, [r3, r6, lsl #1]
 801937a:	1a6c      	subs	r4, r5, r1
 801937c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 801937e:	9b05      	ldr	r3, [sp, #20]
 8019380:	1a76      	subs	r6, r6, r1
 8019382:	8ced      	ldrh	r5, [r5, #38]	; 0x26
 8019384:	f1be 0f15 	cmp.w	lr, #21
 8019388:	fb15 2504 	smlabb	r5, r5, r4, r2
 801938c:	eb00 0403 	add.w	r4, r0, r3
 8019390:	56c3      	ldrsb	r3, [r0, r3]
 8019392:	9809      	ldr	r0, [sp, #36]	; 0x24
 8019394:	eba3 0201 	sub.w	r2, r3, r1
 8019398:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 801939a:	fb13 5306 	smlabb	r3, r3, r6, r5
 801939e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80193a0:	4605      	mov	r5, r0
 80193a2:	8d40      	ldrh	r0, [r0, #42]	; 0x2a
 80193a4:	fb10 3302 	smlabb	r3, r0, r2, r3
 80193a8:	57a0      	ldrsb	r0, [r4, r6]
 80193aa:	eb04 0246 	add.w	r2, r4, r6, lsl #1
 80193ae:	f914 4016 	ldrsb.w	r4, [r4, r6, lsl #1]
 80193b2:	eba0 0001 	sub.w	r0, r0, r1
 80193b6:	462e      	mov	r6, r5
 80193b8:	8dad      	ldrh	r5, [r5, #44]	; 0x2c
 80193ba:	eba4 0401 	sub.w	r4, r4, r1
 80193be:	fb15 3000 	smlabb	r0, r5, r0, r3
 80193c2:	9b05      	ldr	r3, [sp, #20]
 80193c4:	eb02 0503 	add.w	r5, r2, r3
 80193c8:	56d2      	ldrsb	r2, [r2, r3]
 80193ca:	8df3      	ldrh	r3, [r6, #46]	; 0x2e
 80193cc:	eba2 0201 	sub.w	r2, r2, r1
 80193d0:	fb13 0304 	smlabb	r3, r3, r4, r0
 80193d4:	8e30      	ldrh	r0, [r6, #48]	; 0x30
 80193d6:	4634      	mov	r4, r6
 80193d8:	fb10 3302 	smlabb	r3, r0, r2, r3
 80193dc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80193de:	8e60      	ldrh	r0, [r4, #50]	; 0x32
 80193e0:	56ae      	ldrsb	r6, [r5, r2]
 80193e2:	f915 2012 	ldrsb.w	r2, [r5, r2, lsl #1]
 80193e6:	eba6 0601 	sub.w	r6, r6, r1
 80193ea:	eba2 0101 	sub.w	r1, r2, r1
 80193ee:	8ea2      	ldrh	r2, [r4, #52]	; 0x34
 80193f0:	fb10 3306 	smlabb	r3, r0, r6, r3
 80193f4:	fb12 3301 	smlabb	r3, r2, r1, r3
 80193f8:	dd50      	ble.n	801949c <forward_lite_dw_3x3_sssa8_ch+0x868>
 80193fa:	f1ae 0102 	sub.w	r1, lr, #2
 80193fe:	2401      	movs	r4, #1
 8019400:	f10e 3eff 	add.w	lr, lr, #4294967295
 8019404:	68b8      	ldr	r0, [r7, #8]
 8019406:	f8db 2008 	ldr.w	r2, [fp, #8]
 801940a:	fa04 f101 	lsl.w	r1, r4, r1
 801940e:	fb53 1102 	smmla	r1, r3, r2, r1
 8019412:	fa41 f10e 	asr.w	r1, r1, lr
 8019416:	4401      	add	r1, r0
 8019418:	f301 0107 	ssat	r1, #8, r1
 801941c:	f88a 1000 	strb.w	r1, [sl]
 8019420:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019422:	449c      	add	ip, r3
 8019424:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8019426:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8019428:	9916      	ldr	r1, [sp, #88]	; 0x58
 801942a:	3301      	adds	r3, #1
 801942c:	440a      	add	r2, r1
 801942e:	b21b      	sxth	r3, r3
 8019430:	920a      	str	r2, [sp, #40]	; 0x28
 8019432:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8019434:	9310      	str	r3, [sp, #64]	; 0x40
 8019436:	429a      	cmp	r2, r3
 8019438:	f73f ac7b 	bgt.w	8018d32 <forward_lite_dw_3x3_sssa8_ch+0xfe>
 801943c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 801943e:	46e1      	mov	r9, ip
 8019440:	9919      	ldr	r1, [sp, #100]	; 0x64
 8019442:	3301      	adds	r3, #1
 8019444:	b21b      	sxth	r3, r3
 8019446:	428b      	cmp	r3, r1
 8019448:	9318      	str	r3, [sp, #96]	; 0x60
 801944a:	f6ff ac6a 	blt.w	8018d22 <forward_lite_dw_3x3_sssa8_ch+0xee>
 801944e:	b01f      	add	sp, #124	; 0x7c
 8019450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019454:	1ea5      	subs	r5, r4, #2
 8019456:	2301      	movs	r3, #1
 8019458:	3c01      	subs	r4, #1
 801945a:	f8db 2000 	ldr.w	r2, [fp]
 801945e:	fa03 f505 	lsl.w	r5, r3, r5
 8019462:	683b      	ldr	r3, [r7, #0]
 8019464:	fb50 5202 	smmla	r2, r0, r2, r5
 8019468:	4122      	asrs	r2, r4
 801946a:	4413      	add	r3, r2
 801946c:	f303 0307 	ssat	r3, #8, r3
 8019470:	46e6      	mov	lr, ip
 8019472:	f80e 3b01 	strb.w	r3, [lr], #1
 8019476:	e70c      	b.n	8019292 <forward_lite_dw_3x3_sssa8_ch+0x65e>
 8019478:	1ea5      	subs	r5, r4, #2
 801947a:	2301      	movs	r3, #1
 801947c:	3c01      	subs	r4, #1
 801947e:	f8db 2004 	ldr.w	r2, [fp, #4]
 8019482:	fa03 f505 	lsl.w	r5, r3, r5
 8019486:	687b      	ldr	r3, [r7, #4]
 8019488:	fb50 5202 	smmla	r2, r0, r2, r5
 801948c:	4122      	asrs	r2, r4
 801948e:	4413      	add	r3, r2
 8019490:	f303 0307 	ssat	r3, #8, r3
 8019494:	46f2      	mov	sl, lr
 8019496:	f80a 3b01 	strb.w	r3, [sl], #1
 801949a:	e758      	b.n	801934e <forward_lite_dw_3x3_sssa8_ch+0x71a>
 801949c:	f1be 0f00 	cmp.w	lr, #0
 80194a0:	dd30      	ble.n	8019504 <forward_lite_dw_3x3_sssa8_ch+0x8d0>
 80194a2:	f8db 2008 	ldr.w	r2, [fp, #8]
 80194a6:	005b      	lsls	r3, r3, #1
 80194a8:	68b9      	ldr	r1, [r7, #8]
 80194aa:	fb53 1302 	smmla	r3, r3, r2, r1
 80194ae:	fa43 f30e 	asr.w	r3, r3, lr
 80194b2:	f303 0307 	ssat	r3, #8, r3
 80194b6:	f88a 3000 	strb.w	r3, [sl]
 80194ba:	e7b1      	b.n	8019420 <forward_lite_dw_3x3_sssa8_ch+0x7ec>
 80194bc:	f1c4 0401 	rsb	r4, r4, #1
 80194c0:	fa00 f404 	lsl.w	r4, r0, r4
 80194c4:	f304 021f 	ssat	r2, #32, r4
 80194c8:	f8db 3000 	ldr.w	r3, [fp]
 80194cc:	fb52 f213 	smmulr	r2, r2, r3
 80194d0:	683b      	ldr	r3, [r7, #0]
 80194d2:	4413      	add	r3, r2
 80194d4:	f303 0307 	ssat	r3, #8, r3
 80194d8:	46e6      	mov	lr, ip
 80194da:	f80e 3b01 	strb.w	r3, [lr], #1
 80194de:	e6d8      	b.n	8019292 <forward_lite_dw_3x3_sssa8_ch+0x65e>
 80194e0:	f1c4 0401 	rsb	r4, r4, #1
 80194e4:	fa00 f204 	lsl.w	r2, r0, r4
 80194e8:	f302 021f 	ssat	r2, #32, r2
 80194ec:	f8db 3004 	ldr.w	r3, [fp, #4]
 80194f0:	fb52 f213 	smmulr	r2, r2, r3
 80194f4:	687b      	ldr	r3, [r7, #4]
 80194f6:	4413      	add	r3, r2
 80194f8:	f303 0307 	ssat	r3, #8, r3
 80194fc:	46f2      	mov	sl, lr
 80194fe:	f80a 3b01 	strb.w	r3, [sl], #1
 8019502:	e724      	b.n	801934e <forward_lite_dw_3x3_sssa8_ch+0x71a>
 8019504:	f1ce 0e01 	rsb	lr, lr, #1
 8019508:	fa03 f30e 	lsl.w	r3, r3, lr
 801950c:	f303 031f 	ssat	r3, #32, r3
 8019510:	f8db 2008 	ldr.w	r2, [fp, #8]
 8019514:	fb53 f312 	smmulr	r3, r3, r2
 8019518:	68ba      	ldr	r2, [r7, #8]
 801951a:	4413      	add	r3, r2
 801951c:	f303 0307 	ssat	r3, #8, r3
 8019520:	f88a 3000 	strb.w	r3, [sl]
 8019524:	e77c      	b.n	8019420 <forward_lite_dw_3x3_sssa8_ch+0x7ec>
 8019526:	42a1      	cmp	r1, r4
 8019528:	f840 7c04 	str.w	r7, [r0, #-4]
 801952c:	f100 0004 	add.w	r0, r0, #4
 8019530:	f6ff abb8 	blt.w	8018ca4 <forward_lite_dw_3x3_sssa8_ch+0x70>
 8019534:	f7ff bbca 	b.w	8018ccc <forward_lite_dw_3x3_sssa8_ch+0x98>
 8019538:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 801953a:	ea5f 0e94 	movs.w	lr, r4, lsr #2
 801953e:	eb03 00c4 	add.w	r0, r3, r4, lsl #3
 8019542:	9012      	str	r0, [sp, #72]	; 0x48
 8019544:	f000 814f 	beq.w	80197e6 <forward_lite_dw_3x3_sssa8_ch+0xbb2>
 8019548:	f10e 33ff 	add.w	r3, lr, #4294967295
 801954c:	f108 0204 	add.w	r2, r8, #4
 8019550:	4641      	mov	r1, r8
 8019552:	ea4f 0c44 	mov.w	ip, r4, lsl #1
 8019556:	b29b      	uxth	r3, r3
 8019558:	eba9 0604 	sub.w	r6, r9, r4
 801955c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8019560:	eb04 0244 	add.w	r2, r4, r4, lsl #1
 8019564:	9301      	str	r3, [sp, #4]
 8019566:	eb08 0304 	add.w	r3, r8, r4
 801956a:	9204      	str	r2, [sp, #16]
 801956c:	00a2      	lsls	r2, r4, #2
 801956e:	9203      	str	r2, [sp, #12]
 8019570:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8019574:	9202      	str	r2, [sp, #8]
 8019576:	901d      	str	r0, [sp, #116]	; 0x74
 8019578:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 801957a:	f8d1 b000 	ldr.w	fp, [r1]
 801957e:	681a      	ldr	r2, [r3, #0]
 8019580:	eacb 4002 	pkhbt	r0, fp, r2, lsl #16
 8019584:	eac2 422b 	pkhtb	r2, r2, fp, asr #16
 8019588:	f105 0b04 	add.w	fp, r5, #4
 801958c:	f8cd b074 	str.w	fp, [sp, #116]	; 0x74
 8019590:	fa2f fb80 	sxtb16	fp, r0
 8019594:	f8c5 b000 	str.w	fp, [r5]
 8019598:	fa2f f090 	sxtb16	r0, r0, ror #8
 801959c:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 801959e:	6028      	str	r0, [r5, #0]
 80195a0:	3504      	adds	r5, #4
 80195a2:	951d      	str	r5, [sp, #116]	; 0x74
 80195a4:	981d      	ldr	r0, [sp, #116]	; 0x74
 80195a6:	fa2f f582 	sxtb16	r5, r2
 80195aa:	3004      	adds	r0, #4
 80195ac:	f840 5c04 	str.w	r5, [r0, #-4]
 80195b0:	901d      	str	r0, [sp, #116]	; 0x74
 80195b2:	fa2f f292 	sxtb16	r2, r2, ror #8
 80195b6:	981d      	ldr	r0, [sp, #116]	; 0x74
 80195b8:	6002      	str	r2, [r0, #0]
 80195ba:	3004      	adds	r0, #4
 80195bc:	f85c b001 	ldr.w	fp, [ip, r1]
 80195c0:	901d      	str	r0, [sp, #116]	; 0x74
 80195c2:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80195c4:	f85c 2003 	ldr.w	r2, [ip, r3]
 80195c8:	eacb 4002 	pkhbt	r0, fp, r2, lsl #16
 80195cc:	eac2 422b 	pkhtb	r2, r2, fp, asr #16
 80195d0:	f105 0b04 	add.w	fp, r5, #4
 80195d4:	f8cd b074 	str.w	fp, [sp, #116]	; 0x74
 80195d8:	fa2f fb80 	sxtb16	fp, r0
 80195dc:	f8c5 b000 	str.w	fp, [r5]
 80195e0:	fa2f f090 	sxtb16	r0, r0, ror #8
 80195e4:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80195e6:	6028      	str	r0, [r5, #0]
 80195e8:	3504      	adds	r5, #4
 80195ea:	951d      	str	r5, [sp, #116]	; 0x74
 80195ec:	981d      	ldr	r0, [sp, #116]	; 0x74
 80195ee:	fa2f f582 	sxtb16	r5, r2
 80195f2:	3004      	adds	r0, #4
 80195f4:	f840 5c04 	str.w	r5, [r0, #-4]
 80195f8:	901d      	str	r0, [sp, #116]	; 0x74
 80195fa:	fa2f f292 	sxtb16	r2, r2, ror #8
 80195fe:	981d      	ldr	r0, [sp, #116]	; 0x74
 8019600:	6002      	str	r2, [r0, #0]
 8019602:	3004      	adds	r0, #4
 8019604:	9a04      	ldr	r2, [sp, #16]
 8019606:	901d      	str	r0, [sp, #116]	; 0x74
 8019608:	f853 b002 	ldr.w	fp, [r3, r2]
 801960c:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 801960e:	9a03      	ldr	r2, [sp, #12]
 8019610:	589a      	ldr	r2, [r3, r2]
 8019612:	eacb 4002 	pkhbt	r0, fp, r2, lsl #16
 8019616:	eac2 422b 	pkhtb	r2, r2, fp, asr #16
 801961a:	f105 0b04 	add.w	fp, r5, #4
 801961e:	f8cd b074 	str.w	fp, [sp, #116]	; 0x74
 8019622:	fa2f fb80 	sxtb16	fp, r0
 8019626:	f8c5 b000 	str.w	fp, [r5]
 801962a:	fa2f f090 	sxtb16	r0, r0, ror #8
 801962e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8019630:	6028      	str	r0, [r5, #0]
 8019632:	3504      	adds	r5, #4
 8019634:	951d      	str	r5, [sp, #116]	; 0x74
 8019636:	981d      	ldr	r0, [sp, #116]	; 0x74
 8019638:	fa2f f582 	sxtb16	r5, r2
 801963c:	3004      	adds	r0, #4
 801963e:	f840 5c04 	str.w	r5, [r0, #-4]
 8019642:	901d      	str	r0, [sp, #116]	; 0x74
 8019644:	fa2f f292 	sxtb16	r2, r2, ror #8
 8019648:	981d      	ldr	r0, [sp, #116]	; 0x74
 801964a:	6002      	str	r2, [r0, #0]
 801964c:	3004      	adds	r0, #4
 801964e:	9a02      	ldr	r2, [sp, #8]
 8019650:	901d      	str	r0, [sp, #116]	; 0x74
 8019652:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8019654:	f853 b002 	ldr.w	fp, [r3, r2]
 8019658:	598a      	ldr	r2, [r1, r6]
 801965a:	eacb 4002 	pkhbt	r0, fp, r2, lsl #16
 801965e:	eac2 422b 	pkhtb	r2, r2, fp, asr #16
 8019662:	f105 0b04 	add.w	fp, r5, #4
 8019666:	f8cd b074 	str.w	fp, [sp, #116]	; 0x74
 801966a:	fa2f fb80 	sxtb16	fp, r0
 801966e:	f8c5 b000 	str.w	fp, [r5]
 8019672:	fa2f f090 	sxtb16	r0, r0, ror #8
 8019676:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8019678:	6028      	str	r0, [r5, #0]
 801967a:	3504      	adds	r5, #4
 801967c:	951d      	str	r5, [sp, #116]	; 0x74
 801967e:	981d      	ldr	r0, [sp, #116]	; 0x74
 8019680:	fa2f f582 	sxtb16	r5, r2
 8019684:	3004      	adds	r0, #4
 8019686:	f840 5c04 	str.w	r5, [r0, #-4]
 801968a:	901d      	str	r0, [sp, #116]	; 0x74
 801968c:	fa2f f292 	sxtb16	r2, r2, ror #8
 8019690:	981d      	ldr	r0, [sp, #116]	; 0x74
 8019692:	6002      	str	r2, [r0, #0]
 8019694:	3004      	adds	r0, #4
 8019696:	599a      	ldr	r2, [r3, r6]
 8019698:	901d      	str	r0, [sp, #116]	; 0x74
 801969a:	981d      	ldr	r0, [sp, #116]	; 0x74
 801969c:	eac2 2502 	pkhbt	r5, r2, r2, lsl #8
 80196a0:	fa2f f585 	sxtb16	r5, r5
 80196a4:	8005      	strh	r5, [r0, #0]
 80196a6:	0c2d      	lsrs	r5, r5, #16
 80196a8:	eac2 6222 	pkhtb	r2, r2, r2, asr #24
 80196ac:	8045      	strh	r5, [r0, #2]
 80196ae:	fa2f f2a2 	sxtb16	r2, r2, ror #16
 80196b2:	8082      	strh	r2, [r0, #4]
 80196b4:	0c12      	lsrs	r2, r2, #16
 80196b6:	3104      	adds	r1, #4
 80196b8:	3008      	adds	r0, #8
 80196ba:	f820 2c02 	strh.w	r2, [r0, #-2]
 80196be:	3304      	adds	r3, #4
 80196c0:	9a01      	ldr	r2, [sp, #4]
 80196c2:	4291      	cmp	r1, r2
 80196c4:	f47f af57 	bne.w	8019576 <forward_lite_dw_3x3_sssa8_ch+0x942>
 80196c8:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80196cc:	4602      	mov	r2, r0
 80196ce:	fa1f fe8e 	uxth.w	lr, lr
 80196d2:	f014 0303 	ands.w	r3, r4, #3
 80196d6:	f43f aad0 	beq.w	8018c7a <forward_lite_dw_3x3_sssa8_ch+0x46>
 80196da:	3b01      	subs	r3, #1
 80196dc:	f10e 0101 	add.w	r1, lr, #1
 80196e0:	b29d      	uxth	r5, r3
 80196e2:	f918 300e 	ldrsb.w	r3, [r8, lr]
 80196e6:	b28e      	uxth	r6, r1
 80196e8:	8013      	strh	r3, [r2, #0]
 80196ea:	eb08 030e 	add.w	r3, r8, lr
 80196ee:	5719      	ldrsb	r1, [r3, r4]
 80196f0:	8051      	strh	r1, [r2, #2]
 80196f2:	1919      	adds	r1, r3, r4
 80196f4:	f913 0014 	ldrsb.w	r0, [r3, r4, lsl #1]
 80196f8:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 80196fc:	8090      	strh	r0, [r2, #4]
 80196fe:	f911 1014 	ldrsb.w	r1, [r1, r4, lsl #1]
 8019702:	80d1      	strh	r1, [r2, #6]
 8019704:	1919      	adds	r1, r3, r4
 8019706:	f913 0014 	ldrsb.w	r0, [r3, r4, lsl #1]
 801970a:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 801970e:	8110      	strh	r0, [r2, #8]
 8019710:	f911 1014 	ldrsb.w	r1, [r1, r4, lsl #1]
 8019714:	8151      	strh	r1, [r2, #10]
 8019716:	1919      	adds	r1, r3, r4
 8019718:	f913 0014 	ldrsb.w	r0, [r3, r4, lsl #1]
 801971c:	8190      	strh	r0, [r2, #12]
 801971e:	f911 1014 	ldrsb.w	r1, [r1, r4, lsl #1]
 8019722:	81d1      	strh	r1, [r2, #14]
 8019724:	f913 3024 	ldrsb.w	r3, [r3, r4, lsl #2]
 8019728:	8213      	strh	r3, [r2, #16]
 801972a:	2d00      	cmp	r5, #0
 801972c:	d04e      	beq.n	80197cc <forward_lite_dw_3x3_sssa8_ch+0xb98>
 801972e:	f918 3006 	ldrsb.w	r3, [r8, r6]
 8019732:	f10e 0e02 	add.w	lr, lr, #2
 8019736:	2d01      	cmp	r5, #1
 8019738:	8253      	strh	r3, [r2, #18]
 801973a:	eb08 0306 	add.w	r3, r8, r6
 801973e:	fa1f fe8e 	uxth.w	lr, lr
 8019742:	5719      	ldrsb	r1, [r3, r4]
 8019744:	8291      	strh	r1, [r2, #20]
 8019746:	eb03 0104 	add.w	r1, r3, r4
 801974a:	f913 0014 	ldrsb.w	r0, [r3, r4, lsl #1]
 801974e:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 8019752:	82d0      	strh	r0, [r2, #22]
 8019754:	f911 1014 	ldrsb.w	r1, [r1, r4, lsl #1]
 8019758:	8311      	strh	r1, [r2, #24]
 801975a:	eb03 0104 	add.w	r1, r3, r4
 801975e:	f913 0014 	ldrsb.w	r0, [r3, r4, lsl #1]
 8019762:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 8019766:	8350      	strh	r0, [r2, #26]
 8019768:	f911 1014 	ldrsb.w	r1, [r1, r4, lsl #1]
 801976c:	8391      	strh	r1, [r2, #28]
 801976e:	eb03 0104 	add.w	r1, r3, r4
 8019772:	f913 0014 	ldrsb.w	r0, [r3, r4, lsl #1]
 8019776:	83d0      	strh	r0, [r2, #30]
 8019778:	f911 1014 	ldrsb.w	r1, [r1, r4, lsl #1]
 801977c:	8411      	strh	r1, [r2, #32]
 801977e:	f913 3024 	ldrsb.w	r3, [r3, r4, lsl #2]
 8019782:	8453      	strh	r3, [r2, #34]	; 0x22
 8019784:	d022      	beq.n	80197cc <forward_lite_dw_3x3_sssa8_ch+0xb98>
 8019786:	f918 100e 	ldrsb.w	r1, [r8, lr]
 801978a:	eb08 030e 	add.w	r3, r8, lr
 801978e:	8491      	strh	r1, [r2, #36]	; 0x24
 8019790:	5719      	ldrsb	r1, [r3, r4]
 8019792:	84d1      	strh	r1, [r2, #38]	; 0x26
 8019794:	1919      	adds	r1, r3, r4
 8019796:	f913 0014 	ldrsb.w	r0, [r3, r4, lsl #1]
 801979a:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 801979e:	8510      	strh	r0, [r2, #40]	; 0x28
 80197a0:	f911 1014 	ldrsb.w	r1, [r1, r4, lsl #1]
 80197a4:	8551      	strh	r1, [r2, #42]	; 0x2a
 80197a6:	1919      	adds	r1, r3, r4
 80197a8:	f913 0014 	ldrsb.w	r0, [r3, r4, lsl #1]
 80197ac:	eb03 0344 	add.w	r3, r3, r4, lsl #1
 80197b0:	8590      	strh	r0, [r2, #44]	; 0x2c
 80197b2:	f911 1014 	ldrsb.w	r1, [r1, r4, lsl #1]
 80197b6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80197b8:	1919      	adds	r1, r3, r4
 80197ba:	f913 0014 	ldrsb.w	r0, [r3, r4, lsl #1]
 80197be:	8610      	strh	r0, [r2, #48]	; 0x30
 80197c0:	f911 1014 	ldrsb.w	r1, [r1, r4, lsl #1]
 80197c4:	8651      	strh	r1, [r2, #50]	; 0x32
 80197c6:	f913 3024 	ldrsb.w	r3, [r3, r4, lsl #2]
 80197ca:	8693      	strh	r3, [r2, #52]	; 0x34
 80197cc:	44a1      	add	r9, r4
 80197ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80197d0:	eb03 0349 	add.w	r3, r3, r9, lsl #1
 80197d4:	461a      	mov	r2, r3
 80197d6:	9314      	str	r3, [sp, #80]	; 0x50
 80197d8:	f06f 0315 	mvn.w	r3, #21
 80197dc:	fb03 2304 	mla	r3, r3, r4, r2
 80197e0:	9313      	str	r3, [sp, #76]	; 0x4c
 80197e2:	f7ff ba58 	b.w	8018c96 <forward_lite_dw_3x3_sssa8_ch+0x62>
 80197e6:	4602      	mov	r2, r0
 80197e8:	ea4f 0c44 	mov.w	ip, r4, lsl #1
 80197ec:	e771      	b.n	80196d2 <forward_lite_dw_3x3_sssa8_ch+0xa9e>
 80197ee:	bf00      	nop

080197f0 <ai_sum_f32>:
 80197f0:	edd1 7a00 	vldr	s15, [r1]
 80197f4:	ed92 7a00 	vldr	s14, [r2]
 80197f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80197fc:	edc0 7a00 	vstr	s15, [r0]
 8019800:	4770      	bx	lr
 8019802:	bf00      	nop

08019804 <ai_sum_buffer_INT8>:
 8019804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019808:	b085      	sub	sp, #20
 801980a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 801980c:	9300      	str	r3, [sp, #0]
 801980e:	ed94 6a00 	vldr	s12, [r4]
 8019812:	461c      	mov	r4, r3
 8019814:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019816:	08a4      	lsrs	r4, r4, #2
 8019818:	f993 9000 	ldrsb.w	r9, [r3]
 801981c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801981e:	fa1f f589 	uxth.w	r5, r9
 8019822:	f993 a000 	ldrsb.w	sl, [r3]
 8019826:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8019828:	ea45 4509 	orr.w	r5, r5, r9, lsl #16
 801982c:	fa1f f68a 	uxth.w	r6, sl
 8019830:	ed93 5a00 	vldr	s10, [r3]
 8019834:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8019836:	ea46 460a 	orr.w	r6, r6, sl, lsl #16
 801983a:	edd3 7a00 	vldr	s15, [r3]
 801983e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8019840:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8019844:	f993 7000 	ldrsb.w	r7, [r3]
 8019848:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801984a:	ee07 7a10 	vmov	s14, r7
 801984e:	eec5 5a27 	vdiv.f32	s11, s10, s15
 8019852:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8019856:	bb23      	cbnz	r3, 80198a2 <ai_sum_buffer_INT8+0x9e>
 8019858:	eeb4 6a67 	vcmp.f32	s12, s15
 801985c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019860:	f040 811e 	bne.w	8019aa0 <ai_sum_buffer_INT8+0x29c>
 8019864:	45b9      	cmp	r9, r7
 8019866:	f040 811b 	bne.w	8019aa0 <ai_sum_buffer_INT8+0x29c>
 801986a:	eeb4 5a67 	vcmp.f32	s10, s15
 801986e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019872:	f040 8115 	bne.w	8019aa0 <ai_sum_buffer_INT8+0x29c>
 8019876:	45ba      	cmp	sl, r7
 8019878:	f040 8112 	bne.w	8019aa0 <ai_sum_buffer_INT8+0x29c>
 801987c:	9b00      	ldr	r3, [sp, #0]
 801987e:	b16b      	cbz	r3, 801989c <ai_sum_buffer_INT8+0x98>
 8019880:	440b      	add	r3, r1
 8019882:	461d      	mov	r5, r3
 8019884:	f911 3b01 	ldrsb.w	r3, [r1], #1
 8019888:	f912 4b01 	ldrsb.w	r4, [r2], #1
 801988c:	4423      	add	r3, r4
 801988e:	1bdb      	subs	r3, r3, r7
 8019890:	f303 0307 	ssat	r3, #8, r3
 8019894:	42a9      	cmp	r1, r5
 8019896:	f800 3b01 	strb.w	r3, [r0], #1
 801989a:	d1f3      	bne.n	8019884 <ai_sum_buffer_INT8+0x80>
 801989c:	b005      	add	sp, #20
 801989e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80198a2:	2b01      	cmp	r3, #1
 80198a4:	f000 8240 	beq.w	8019d28 <ai_sum_buffer_INT8+0x524>
 80198a8:	f992 3000 	ldrsb.w	r3, [r2]
 80198ac:	eba3 030a 	sub.w	r3, r3, sl
 80198b0:	ee07 3a90 	vmov	s15, r3
 80198b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80198b8:	eea7 7aa5 	vfma.f32	s14, s15, s11
 80198bc:	2c00      	cmp	r4, #0
 80198be:	f000 832c 	beq.w	8019f1a <ai_sum_buffer_INT8+0x716>
 80198c2:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 80198c6:	00a7      	lsls	r7, r4, #2
 80198c8:	ed9f 6a74 	vldr	s12, [pc, #464]	; 8019a9c <ai_sum_buffer_INT8+0x298>
 80198cc:	eb01 0484 	add.w	r4, r1, r4, lsl #2
 80198d0:	4606      	mov	r6, r0
 80198d2:	f851 cb04 	ldr.w	ip, [r1], #4
 80198d6:	fa2f f28c 	sxtb16	r2, ip
 80198da:	ea4f 2c3c 	mov.w	ip, ip, ror #8
 80198de:	fa2f fc8c 	sxtb16	ip, ip
 80198e2:	fadc fc05 	ssub16	ip, ip, r5
 80198e6:	fad2 f205 	ssub16	r2, r2, r5
 80198ea:	b213      	sxth	r3, r2
 80198ec:	eef0 4a47 	vmov.f32	s9, s14
 80198f0:	ee05 3a10 	vmov	s10, r3
 80198f4:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 80198f8:	eee5 4a26 	vfma.f32	s9, s10, s13
 80198fc:	eef5 4ac0 	vcmpe.f32	s9, #0.0
 8019900:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019904:	fe75 7a86 	vselgt.f32	s15, s11, s12
 8019908:	ee77 7aa4 	vadd.f32	s15, s15, s9
 801990c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019910:	ee17 8a90 	vmov	r8, s15
 8019914:	f308 0807 	ssat	r8, #8, r8
 8019918:	1412      	asrs	r2, r2, #16
 801991a:	eeb0 5a47 	vmov.f32	s10, s14
 801991e:	fa4f f888 	sxtb.w	r8, r8
 8019922:	ee07 2a90 	vmov	s15, r2
 8019926:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801992a:	eea7 5aa6 	vfma.f32	s10, s15, s13
 801992e:	eeb5 5ac0 	vcmpe.f32	s10, #0.0
 8019932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019936:	fe75 7a86 	vselgt.f32	s15, s11, s12
 801993a:	ee77 7a85 	vadd.f32	s15, s15, s10
 801993e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019942:	ee17 3a90 	vmov	r3, s15
 8019946:	f303 0307 	ssat	r3, #8, r3
 801994a:	b25a      	sxtb	r2, r3
 801994c:	eef0 4a47 	vmov.f32	s9, s14
 8019950:	fa0f f38c 	sxth.w	r3, ip
 8019954:	ee05 3a10 	vmov	s10, r3
 8019958:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 801995c:	eee5 4a26 	vfma.f32	s9, s10, s13
 8019960:	eef5 4ac0 	vcmpe.f32	s9, #0.0
 8019964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019968:	fe75 7a86 	vselgt.f32	s15, s11, s12
 801996c:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8019970:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019974:	ee17 ea90 	vmov	lr, s15
 8019978:	f30e 0e07 	ssat	lr, #8, lr
 801997c:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 8019980:	eeb0 5a47 	vmov.f32	s10, s14
 8019984:	fa4f fe8e 	sxtb.w	lr, lr
 8019988:	ee07 ca90 	vmov	s15, ip
 801998c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019990:	eea7 5aa6 	vfma.f32	s10, s15, s13
 8019994:	eeb5 5ac0 	vcmpe.f32	s10, #0.0
 8019998:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801999c:	fe75 7a86 	vselgt.f32	s15, s11, s12
 80199a0:	ee77 7a85 	vadd.f32	s15, s15, s10
 80199a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80199a8:	ee17 3a90 	vmov	r3, s15
 80199ac:	f303 0c07 	ssat	ip, #8, r3
 80199b0:	0413      	lsls	r3, r2, #16
 80199b2:	42a1      	cmp	r1, r4
 80199b4:	fa5f f888 	uxtb.w	r8, r8
 80199b8:	ea4f 220e 	mov.w	r2, lr, lsl #8
 80199bc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80199c0:	b292      	uxth	r2, r2
 80199c2:	ea43 0308 	orr.w	r3, r3, r8
 80199c6:	ea43 0302 	orr.w	r3, r3, r2
 80199ca:	ea43 630c 	orr.w	r3, r3, ip, lsl #24
 80199ce:	f846 3b04 	str.w	r3, [r6], #4
 80199d2:	f47f af7e 	bne.w	80198d2 <ai_sum_buffer_INT8+0xce>
 80199d6:	4438      	add	r0, r7
 80199d8:	9b00      	ldr	r3, [sp, #0]
 80199da:	f013 0303 	ands.w	r3, r3, #3
 80199de:	f43f af5d 	beq.w	801989c <ai_sum_buffer_INT8+0x98>
 80199e2:	f994 2000 	ldrsb.w	r2, [r4]
 80199e6:	eef0 4a47 	vmov.f32	s9, s14
 80199ea:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80199ee:	ed9f 5a2b 	vldr	s10, [pc, #172]	; 8019a9c <ai_sum_buffer_INT8+0x298>
 80199f2:	eba2 0209 	sub.w	r2, r2, r9
 80199f6:	ee07 2a90 	vmov	s15, r2
 80199fa:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 80199fe:	eee5 4aa6 	vfma.f32	s9, s11, s13
 8019a02:	eef5 4ac0 	vcmpe.f32	s9, #0.0
 8019a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a0a:	fe76 7a05 	vselgt.f32	s15, s12, s10
 8019a0e:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8019a12:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019a16:	ee17 2a90 	vmov	r2, s15
 8019a1a:	f302 0207 	ssat	r2, #8, r2
 8019a1e:	3b01      	subs	r3, #1
 8019a20:	7002      	strb	r2, [r0, #0]
 8019a22:	f43f af3b 	beq.w	801989c <ai_sum_buffer_INT8+0x98>
 8019a26:	f994 2001 	ldrsb.w	r2, [r4, #1]
 8019a2a:	eef0 4a47 	vmov.f32	s9, s14
 8019a2e:	eba2 0209 	sub.w	r2, r2, r9
 8019a32:	ee07 2a90 	vmov	s15, r2
 8019a36:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8019a3a:	eee5 4aa6 	vfma.f32	s9, s11, s13
 8019a3e:	eef5 4ac0 	vcmpe.f32	s9, #0.0
 8019a42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a46:	fe76 7a05 	vselgt.f32	s15, s12, s10
 8019a4a:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8019a4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019a52:	ee17 2a90 	vmov	r2, s15
 8019a56:	f302 0207 	ssat	r2, #8, r2
 8019a5a:	2b01      	cmp	r3, #1
 8019a5c:	7042      	strb	r2, [r0, #1]
 8019a5e:	f43f af1d 	beq.w	801989c <ai_sum_buffer_INT8+0x98>
 8019a62:	f994 3002 	ldrsb.w	r3, [r4, #2]
 8019a66:	eba3 0309 	sub.w	r3, r3, r9
 8019a6a:	ee07 3a90 	vmov	s15, r3
 8019a6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019a72:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8019a76:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8019a7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019a7e:	fe36 6a05 	vselgt.f32	s12, s12, s10
 8019a82:	ee36 7a07 	vadd.f32	s14, s12, s14
 8019a86:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8019a8a:	ee17 3a10 	vmov	r3, s14
 8019a8e:	f303 0307 	ssat	r3, #8, r3
 8019a92:	7083      	strb	r3, [r0, #2]
 8019a94:	b005      	add	sp, #20
 8019a96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019a9a:	bf00      	nop
 8019a9c:	befffffc 	.word	0xbefffffc
 8019aa0:	2c00      	cmp	r4, #0
 8019aa2:	f000 8238 	beq.w	8019f16 <ai_sum_buffer_INT8+0x712>
 8019aa6:	00a3      	lsls	r3, r4, #2
 8019aa8:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 8019aac:	ed1f 5a05 	vldr	s10, [pc, #-20]	; 8019a9c <ai_sum_buffer_INT8+0x298>
 8019ab0:	4680      	mov	r8, r0
 8019ab2:	9301      	str	r3, [sp, #4]
 8019ab4:	eb01 0384 	add.w	r3, r1, r4, lsl #2
 8019ab8:	4617      	mov	r7, r2
 8019aba:	f8cd 9008 	str.w	r9, [sp, #8]
 8019abe:	469b      	mov	fp, r3
 8019ac0:	9303      	str	r3, [sp, #12]
 8019ac2:	f851 cb04 	ldr.w	ip, [r1], #4
 8019ac6:	f857 3b04 	ldr.w	r3, [r7], #4
 8019aca:	fa2f f48c 	sxtb16	r4, ip
 8019ace:	ea4f 2933 	mov.w	r9, r3, ror #8
 8019ad2:	ea4f 2c3c 	mov.w	ip, ip, ror #8
 8019ad6:	fa2f f989 	sxtb16	r9, r9
 8019ada:	fa2f fc8c 	sxtb16	ip, ip
 8019ade:	fa2f f383 	sxtb16	r3, r3
 8019ae2:	fadc fc05 	ssub16	ip, ip, r5
 8019ae6:	fad4 f405 	ssub16	r4, r4, r5
 8019aea:	fad9 f906 	ssub16	r9, r9, r6
 8019aee:	fad3 f306 	ssub16	r3, r3, r6
 8019af2:	fa0f fe83 	sxth.w	lr, r3
 8019af6:	ee07 ea90 	vmov	s15, lr
 8019afa:	fa0f fe84 	sxth.w	lr, r4
 8019afe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019b02:	ee06 ea10 	vmov	s12, lr
 8019b06:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8019b0a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8019b0e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8019b12:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019b16:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8019b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019b1e:	fe34 6a85 	vselgt.f32	s12, s9, s10
 8019b22:	ee76 7a27 	vadd.f32	s15, s12, s15
 8019b26:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019b2a:	ee17 ea90 	vmov	lr, s15
 8019b2e:	f30e 0e07 	ssat	lr, #8, lr
 8019b32:	141b      	asrs	r3, r3, #16
 8019b34:	1424      	asrs	r4, r4, #16
 8019b36:	ee07 3a90 	vmov	s15, r3
 8019b3a:	fa4f fe8e 	sxtb.w	lr, lr
 8019b3e:	ee06 4a10 	vmov	s12, r4
 8019b42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019b46:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8019b4a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8019b4e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8019b52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019b56:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8019b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019b5e:	fe34 6a85 	vselgt.f32	s12, s9, s10
 8019b62:	ee76 7a27 	vadd.f32	s15, s12, s15
 8019b66:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019b6a:	ee17 3a90 	vmov	r3, s15
 8019b6e:	f303 0307 	ssat	r3, #8, r3
 8019b72:	fa0f f489 	sxth.w	r4, r9
 8019b76:	b25b      	sxtb	r3, r3
 8019b78:	ee07 4a90 	vmov	s15, r4
 8019b7c:	fa0f f48c 	sxth.w	r4, ip
 8019b80:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019b84:	ee06 4a10 	vmov	s12, r4
 8019b88:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8019b8c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8019b90:	eee6 7a26 	vfma.f32	s15, s12, s13
 8019b94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019b98:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8019b9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019ba0:	fe34 6a85 	vselgt.f32	s12, s9, s10
 8019ba4:	ee76 7a27 	vadd.f32	s15, s12, s15
 8019ba8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019bac:	ee17 4a90 	vmov	r4, s15
 8019bb0:	f304 0407 	ssat	r4, #8, r4
 8019bb4:	ea4f 4929 	mov.w	r9, r9, asr #16
 8019bb8:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 8019bbc:	ee07 9a90 	vmov	s15, r9
 8019bc0:	b264      	sxtb	r4, r4
 8019bc2:	ee06 ca10 	vmov	s12, ip
 8019bc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019bca:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8019bce:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8019bd2:	eee6 7a26 	vfma.f32	s15, s12, s13
 8019bd6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8019bda:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8019bde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019be2:	fe34 6a85 	vselgt.f32	s12, s9, s10
 8019be6:	ee76 7a27 	vadd.f32	s15, s12, s15
 8019bea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019bee:	ee17 ca90 	vmov	ip, s15
 8019bf2:	f30c 0c07 	ssat	ip, #8, ip
 8019bf6:	041b      	lsls	r3, r3, #16
 8019bf8:	4559      	cmp	r1, fp
 8019bfa:	fa5f fe8e 	uxtb.w	lr, lr
 8019bfe:	ea4f 2404 	mov.w	r4, r4, lsl #8
 8019c02:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8019c06:	b2a4      	uxth	r4, r4
 8019c08:	ea43 0e0e 	orr.w	lr, r3, lr
 8019c0c:	ea4e 0e04 	orr.w	lr, lr, r4
 8019c10:	ea4e 6e0c 	orr.w	lr, lr, ip, lsl #24
 8019c14:	f848 eb04 	str.w	lr, [r8], #4
 8019c18:	f47f af53 	bne.w	8019ac2 <ai_sum_buffer_INT8+0x2be>
 8019c1c:	e9dd 3901 	ldrd	r3, r9, [sp, #4]
 8019c20:	441a      	add	r2, r3
 8019c22:	4418      	add	r0, r3
 8019c24:	9b00      	ldr	r3, [sp, #0]
 8019c26:	f013 0303 	ands.w	r3, r3, #3
 8019c2a:	f43f ae37 	beq.w	801989c <ai_sum_buffer_INT8+0x98>
 8019c2e:	f992 1000 	ldrsb.w	r1, [r2]
 8019c32:	eeb6 5a00 	vmov.f32	s10, #96	; 0x3f000000  0.5
 8019c36:	9c03      	ldr	r4, [sp, #12]
 8019c38:	eba1 010a 	sub.w	r1, r1, sl
 8019c3c:	ed5f 4a69 	vldr	s9, [pc, #-420]	; 8019a9c <ai_sum_buffer_INT8+0x298>
 8019c40:	ee07 1a90 	vmov	s15, r1
 8019c44:	f994 1000 	ldrsb.w	r1, [r4]
 8019c48:	eba1 0109 	sub.w	r1, r1, r9
 8019c4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019c50:	ee06 1a10 	vmov	s12, r1
 8019c54:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8019c58:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8019c5c:	eee6 7a86 	vfma.f32	s15, s13, s12
 8019c60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019c64:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8019c68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019c6c:	fe35 6a24 	vselgt.f32	s12, s10, s9
 8019c70:	ee76 7a27 	vadd.f32	s15, s12, s15
 8019c74:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019c78:	ee17 1a90 	vmov	r1, s15
 8019c7c:	f301 0107 	ssat	r1, #8, r1
 8019c80:	3b01      	subs	r3, #1
 8019c82:	7001      	strb	r1, [r0, #0]
 8019c84:	f43f ae0a 	beq.w	801989c <ai_sum_buffer_INT8+0x98>
 8019c88:	f992 1001 	ldrsb.w	r1, [r2, #1]
 8019c8c:	eba1 010a 	sub.w	r1, r1, sl
 8019c90:	ee07 1a90 	vmov	s15, r1
 8019c94:	f994 1001 	ldrsb.w	r1, [r4, #1]
 8019c98:	eba1 0109 	sub.w	r1, r1, r9
 8019c9c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019ca0:	ee06 1a10 	vmov	s12, r1
 8019ca4:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8019ca8:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8019cac:	eee6 7a86 	vfma.f32	s15, s13, s12
 8019cb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8019cb4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8019cb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019cbc:	fe35 6a24 	vselgt.f32	s12, s10, s9
 8019cc0:	ee76 7a27 	vadd.f32	s15, s12, s15
 8019cc4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019cc8:	ee17 1a90 	vmov	r1, s15
 8019ccc:	f301 0107 	ssat	r1, #8, r1
 8019cd0:	2b01      	cmp	r3, #1
 8019cd2:	7041      	strb	r1, [r0, #1]
 8019cd4:	f43f ade2 	beq.w	801989c <ai_sum_buffer_INT8+0x98>
 8019cd8:	f992 3002 	ldrsb.w	r3, [r2, #2]
 8019cdc:	f994 2002 	ldrsb.w	r2, [r4, #2]
 8019ce0:	eba3 030a 	sub.w	r3, r3, sl
 8019ce4:	eba2 0209 	sub.w	r2, r2, r9
 8019ce8:	ee07 3a90 	vmov	s15, r3
 8019cec:	ee06 2a10 	vmov	s12, r2
 8019cf0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019cf4:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 8019cf8:	ee67 5aa5 	vmul.f32	s11, s15, s11
 8019cfc:	eee6 5a26 	vfma.f32	s11, s12, s13
 8019d00:	ee35 7a87 	vadd.f32	s14, s11, s14
 8019d04:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8019d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019d0c:	fe35 5a24 	vselgt.f32	s10, s10, s9
 8019d10:	ee35 7a07 	vadd.f32	s14, s10, s14
 8019d14:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8019d18:	ee17 3a10 	vmov	r3, s14
 8019d1c:	f303 0307 	ssat	r3, #8, r3
 8019d20:	7083      	strb	r3, [r0, #2]
 8019d22:	b005      	add	sp, #20
 8019d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019d28:	f991 3000 	ldrsb.w	r3, [r1]
 8019d2c:	eba3 0309 	sub.w	r3, r3, r9
 8019d30:	ee07 3a90 	vmov	s15, r3
 8019d34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019d38:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8019d3c:	2c00      	cmp	r4, #0
 8019d3e:	f000 80ee 	beq.w	8019f1e <ai_sum_buffer_INT8+0x71a>
 8019d42:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8019d46:	00a7      	lsls	r7, r4, #2
 8019d48:	ed5f 6aac 	vldr	s13, [pc, #-688]	; 8019a9c <ai_sum_buffer_INT8+0x298>
 8019d4c:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 8019d50:	4605      	mov	r5, r0
 8019d52:	f852 cb04 	ldr.w	ip, [r2], #4
 8019d56:	fa2f f18c 	sxtb16	r1, ip
 8019d5a:	ea4f 2c3c 	mov.w	ip, ip, ror #8
 8019d5e:	fa2f fc8c 	sxtb16	ip, ip
 8019d62:	fadc fc06 	ssub16	ip, ip, r6
 8019d66:	fad1 f106 	ssub16	r1, r1, r6
 8019d6a:	b20b      	sxth	r3, r1
 8019d6c:	eef0 4a47 	vmov.f32	s9, s14
 8019d70:	ee05 3a10 	vmov	s10, r3
 8019d74:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 8019d78:	eee5 4a25 	vfma.f32	s9, s10, s11
 8019d7c:	eef5 4ac0 	vcmpe.f32	s9, #0.0
 8019d80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019d84:	fe76 7a26 	vselgt.f32	s15, s12, s13
 8019d88:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8019d8c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019d90:	ee17 8a90 	vmov	r8, s15
 8019d94:	f308 0807 	ssat	r8, #8, r8
 8019d98:	1409      	asrs	r1, r1, #16
 8019d9a:	eeb0 5a47 	vmov.f32	s10, s14
 8019d9e:	fa4f f888 	sxtb.w	r8, r8
 8019da2:	ee07 1a90 	vmov	s15, r1
 8019da6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019daa:	eea7 5aa5 	vfma.f32	s10, s15, s11
 8019dae:	eeb5 5ac0 	vcmpe.f32	s10, #0.0
 8019db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019db6:	fe76 7a26 	vselgt.f32	s15, s12, s13
 8019dba:	ee77 7a85 	vadd.f32	s15, s15, s10
 8019dbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019dc2:	ee17 3a90 	vmov	r3, s15
 8019dc6:	f303 0307 	ssat	r3, #8, r3
 8019dca:	b259      	sxtb	r1, r3
 8019dcc:	eef0 4a47 	vmov.f32	s9, s14
 8019dd0:	fa0f f38c 	sxth.w	r3, ip
 8019dd4:	ee05 3a10 	vmov	s10, r3
 8019dd8:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
 8019ddc:	eee5 4a25 	vfma.f32	s9, s10, s11
 8019de0:	eef5 4ac0 	vcmpe.f32	s9, #0.0
 8019de4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019de8:	fe76 7a26 	vselgt.f32	s15, s12, s13
 8019dec:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8019df0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019df4:	ee17 ea90 	vmov	lr, s15
 8019df8:	f30e 0e07 	ssat	lr, #8, lr
 8019dfc:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 8019e00:	eeb0 5a47 	vmov.f32	s10, s14
 8019e04:	fa4f fe8e 	sxtb.w	lr, lr
 8019e08:	ee07 ca90 	vmov	s15, ip
 8019e0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019e10:	eea7 5aa5 	vfma.f32	s10, s15, s11
 8019e14:	eeb5 5ac0 	vcmpe.f32	s10, #0.0
 8019e18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019e1c:	fe76 7a26 	vselgt.f32	s15, s12, s13
 8019e20:	ee77 7a85 	vadd.f32	s15, s15, s10
 8019e24:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019e28:	ee17 3a90 	vmov	r3, s15
 8019e2c:	f303 0c07 	ssat	ip, #8, r3
 8019e30:	040b      	lsls	r3, r1, #16
 8019e32:	42a2      	cmp	r2, r4
 8019e34:	fa5f f888 	uxtb.w	r8, r8
 8019e38:	ea4f 210e 	mov.w	r1, lr, lsl #8
 8019e3c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8019e40:	b289      	uxth	r1, r1
 8019e42:	ea43 0308 	orr.w	r3, r3, r8
 8019e46:	ea43 0301 	orr.w	r3, r3, r1
 8019e4a:	ea43 630c 	orr.w	r3, r3, ip, lsl #24
 8019e4e:	f845 3b04 	str.w	r3, [r5], #4
 8019e52:	f47f af7e 	bne.w	8019d52 <ai_sum_buffer_INT8+0x54e>
 8019e56:	4438      	add	r0, r7
 8019e58:	9b00      	ldr	r3, [sp, #0]
 8019e5a:	f013 0203 	ands.w	r2, r3, #3
 8019e5e:	f43f ad1d 	beq.w	801989c <ai_sum_buffer_INT8+0x98>
 8019e62:	f994 3000 	ldrsb.w	r3, [r4]
 8019e66:	eef0 4a47 	vmov.f32	s9, s14
 8019e6a:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8019e6e:	ed9f 5a2d 	vldr	s10, [pc, #180]	; 8019f24 <ai_sum_buffer_INT8+0x720>
 8019e72:	eba3 030a 	sub.w	r3, r3, sl
 8019e76:	ee07 3a90 	vmov	s15, r3
 8019e7a:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8019e7e:	eee5 4a86 	vfma.f32	s9, s11, s12
 8019e82:	eef5 4ac0 	vcmpe.f32	s9, #0.0
 8019e86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019e8a:	fe76 7a85 	vselgt.f32	s15, s13, s10
 8019e8e:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8019e92:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019e96:	ee17 3a90 	vmov	r3, s15
 8019e9a:	f303 0307 	ssat	r3, #8, r3
 8019e9e:	3a01      	subs	r2, #1
 8019ea0:	7003      	strb	r3, [r0, #0]
 8019ea2:	f43f acfb 	beq.w	801989c <ai_sum_buffer_INT8+0x98>
 8019ea6:	f994 3001 	ldrsb.w	r3, [r4, #1]
 8019eaa:	eef0 4a47 	vmov.f32	s9, s14
 8019eae:	eba3 030a 	sub.w	r3, r3, sl
 8019eb2:	ee07 3a90 	vmov	s15, r3
 8019eb6:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8019eba:	eee5 4a86 	vfma.f32	s9, s11, s12
 8019ebe:	eef5 4ac0 	vcmpe.f32	s9, #0.0
 8019ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019ec6:	fe76 7a85 	vselgt.f32	s15, s13, s10
 8019eca:	ee77 7aa4 	vadd.f32	s15, s15, s9
 8019ece:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8019ed2:	ee17 3a90 	vmov	r3, s15
 8019ed6:	f303 0307 	ssat	r3, #8, r3
 8019eda:	2a01      	cmp	r2, #1
 8019edc:	7043      	strb	r3, [r0, #1]
 8019ede:	f43f acdd 	beq.w	801989c <ai_sum_buffer_INT8+0x98>
 8019ee2:	f994 3002 	ldrsb.w	r3, [r4, #2]
 8019ee6:	eba3 030a 	sub.w	r3, r3, sl
 8019eea:	ee07 3a90 	vmov	s15, r3
 8019eee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8019ef2:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8019ef6:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8019efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019efe:	fe76 6a85 	vselgt.f32	s13, s13, s10
 8019f02:	ee36 7a87 	vadd.f32	s14, s13, s14
 8019f06:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8019f0a:	ee17 3a10 	vmov	r3, s14
 8019f0e:	f303 0307 	ssat	r3, #8, r3
 8019f12:	7083      	strb	r3, [r0, #2]
 8019f14:	e4c2      	b.n	801989c <ai_sum_buffer_INT8+0x98>
 8019f16:	9103      	str	r1, [sp, #12]
 8019f18:	e684      	b.n	8019c24 <ai_sum_buffer_INT8+0x420>
 8019f1a:	460c      	mov	r4, r1
 8019f1c:	e55c      	b.n	80199d8 <ai_sum_buffer_INT8+0x1d4>
 8019f1e:	4614      	mov	r4, r2
 8019f20:	e79a      	b.n	8019e58 <ai_sum_buffer_INT8+0x654>
 8019f22:	bf00      	nop
 8019f24:	befffffc 	.word	0xbefffffc

08019f28 <align_factor_ch>:
 8019f28:	2900      	cmp	r1, #0
 8019f2a:	d05d      	beq.n	8019fe8 <align_factor_ch+0xc0>
 8019f2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019f30:	ed2d 8b04 	vpush	{d8-d9}
 8019f34:	ee80 9a20 	vdiv.f32	s18, s0, s1
 8019f38:	4604      	mov	r4, r0
 8019f3a:	4691      	mov	r9, r2
 8019f3c:	4698      	mov	r8, r3
 8019f3e:	eb00 0581 	add.w	r5, r0, r1, lsl #2
 8019f42:	eddf 9a2a 	vldr	s19, [pc, #168]	; 8019fec <align_factor_ch+0xc4>
 8019f46:	f06f 4600 	mvn.w	r6, #2147483648	; 0x80000000
 8019f4a:	2700      	movs	r7, #0
 8019f4c:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8019f50:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8019f54:	ecf4 7a01 	vldmia	r4!, {s15}
 8019f58:	ee69 7a27 	vmul.f32	s15, s18, s15
 8019f5c:	eef4 7a68 	vcmp.f32	s15, s17
 8019f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019f64:	d528      	bpl.n	8019fb8 <align_factor_ch+0x90>
 8019f66:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8019f6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019f6e:	dd23      	ble.n	8019fb8 <align_factor_ch+0x90>
 8019f70:	2200      	movs	r2, #0
 8019f72:	e003      	b.n	8019f7c <align_factor_ch+0x54>
 8019f74:	2a20      	cmp	r2, #32
 8019f76:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8019f7a:	d031      	beq.n	8019fe0 <align_factor_ch+0xb8>
 8019f7c:	eef4 7ac8 	vcmpe.f32	s15, s16
 8019f80:	b213      	sxth	r3, r2
 8019f82:	3201      	adds	r2, #1
 8019f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019f88:	d4f4      	bmi.n	8019f74 <align_factor_ch+0x4c>
 8019f8a:	ee67 7aa9 	vmul.f32	s15, s15, s19
 8019f8e:	f8a8 3000 	strh.w	r3, [r8]
 8019f92:	ee17 0a90 	vmov	r0, s15
 8019f96:	f7e6 fa1b 	bl	80003d0 <__aeabi_f2lz>
 8019f9a:	ebb1 7fe0 	cmp.w	r1, r0, asr #31
 8019f9e:	bf18      	it	ne
 8019fa0:	ea86 70e1 	eorne.w	r0, r6, r1, asr #31
 8019fa4:	42a5      	cmp	r5, r4
 8019fa6:	f108 0802 	add.w	r8, r8, #2
 8019faa:	f849 0b04 	str.w	r0, [r9], #4
 8019fae:	d1d1      	bne.n	8019f54 <align_factor_ch+0x2c>
 8019fb0:	ecbd 8b04 	vpop	{d8-d9}
 8019fb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019fb8:	2300      	movs	r3, #0
 8019fba:	e005      	b.n	8019fc8 <align_factor_ch+0xa0>
 8019fbc:	b213      	sxth	r3, r2
 8019fbe:	ee67 7a88 	vmul.f32	s15, s15, s16
 8019fc2:	f113 0f1f 	cmn.w	r3, #31
 8019fc6:	d006      	beq.n	8019fd6 <align_factor_ch+0xae>
 8019fc8:	eef4 7ae8 	vcmpe.f32	s15, s17
 8019fcc:	1e5a      	subs	r2, r3, #1
 8019fce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8019fd2:	dcf3      	bgt.n	8019fbc <align_factor_ch+0x94>
 8019fd4:	e7d9      	b.n	8019f8a <align_factor_ch+0x62>
 8019fd6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8019fda:	f06f 031d 	mvn.w	r3, #29
 8019fde:	e7d4      	b.n	8019f8a <align_factor_ch+0x62>
 8019fe0:	2000      	movs	r0, #0
 8019fe2:	f8a8 7000 	strh.w	r7, [r8]
 8019fe6:	e7dd      	b.n	8019fa4 <align_factor_ch+0x7c>
 8019fe8:	4770      	bx	lr
 8019fea:	bf00      	nop
 8019fec:	4f000000 	.word	0x4f000000

08019ff0 <st_sssa8_ch_convolve_rank1upd>:
 8019ff0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019ff4:	b085      	sub	sp, #20
 8019ff6:	f8bd 4038 	ldrh.w	r4, [sp, #56]	; 0x38
 8019ffa:	f99d b040 	ldrsb.w	fp, [sp, #64]	; 0x40
 8019ffe:	fb13 f304 	smulbb	r3, r3, r4
 801a002:	460c      	mov	r4, r1
 801a004:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801a006:	fb13 f500 	smulbb	r5, r3, r0
 801a00a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801a00c:	2a00      	cmp	r2, #0
 801a00e:	d070      	beq.n	801a0f2 <st_sssa8_ch_convolve_rank1upd+0x102>
 801a010:	b2ad      	uxth	r5, r5
 801a012:	f1a1 0904 	sub.w	r9, r1, #4
 801a016:	eb03 0a82 	add.w	sl, r3, r2, lsl #2
 801a01a:	08af      	lsrs	r7, r5, #2
 801a01c:	f005 0503 	and.w	r5, r5, #3
 801a020:	eb03 08c2 	add.w	r8, r3, r2, lsl #3
 801a024:	1e69      	subs	r1, r5, #1
 801a026:	f1a7 0381 	sub.w	r3, r7, #129	; 0x81
 801a02a:	f1a7 0280 	sub.w	r2, r7, #128	; 0x80
 801a02e:	f3c3 13c8 	ubfx	r3, r3, #7, #9
 801a032:	b289      	uxth	r1, r1
 801a034:	9100      	str	r1, [sp, #0]
 801a036:	ebc3 2143 	rsb	r1, r3, r3, lsl #9
 801a03a:	eb02 12c1 	add.w	r2, r2, r1, lsl #7
 801a03e:	b292      	uxth	r2, r2
 801a040:	9202      	str	r2, [sp, #8]
 801a042:	025a      	lsls	r2, r3, #9
 801a044:	3301      	adds	r3, #1
 801a046:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 801a04a:	025b      	lsls	r3, r3, #9
 801a04c:	9203      	str	r2, [sp, #12]
 801a04e:	9301      	str	r3, [sp, #4]
 801a050:	2f80      	cmp	r7, #128	; 0x80
 801a052:	d953      	bls.n	801a0fc <st_sssa8_ch_convolve_rank1upd+0x10c>
 801a054:	9b03      	ldr	r3, [sp, #12]
 801a056:	f504 7000 	add.w	r0, r4, #512	; 0x200
 801a05a:	2600      	movs	r6, #0
 801a05c:	eb04 0c03 	add.w	ip, r4, r3
 801a060:	f5a0 7100 	sub.w	r1, r0, #512	; 0x200
 801a064:	2200      	movs	r2, #0
 801a066:	f851 3b04 	ldr.w	r3, [r1], #4
 801a06a:	fa2f fe83 	sxtb16	lr, r3
 801a06e:	4281      	cmp	r1, r0
 801a070:	ea4f 2333 	mov.w	r3, r3, ror #8
 801a074:	fa92 f21e 	qadd16	r2, r2, lr
 801a078:	fa2f f383 	sxtb16	r3, r3
 801a07c:	fa92 f213 	qadd16	r2, r2, r3
 801a080:	d1f1      	bne.n	801a066 <st_sssa8_ch_convolve_rank1upd+0x76>
 801a082:	f501 7000 	add.w	r0, r1, #512	; 0x200
 801a086:	b213      	sxth	r3, r2
 801a088:	4560      	cmp	r0, ip
 801a08a:	eb03 4222 	add.w	r2, r3, r2, asr #16
 801a08e:	4416      	add	r6, r2
 801a090:	d1e6      	bne.n	801a060 <st_sssa8_ch_convolve_rank1upd+0x70>
 801a092:	9b01      	ldr	r3, [sp, #4]
 801a094:	18e1      	adds	r1, r4, r3
 801a096:	9c02      	ldr	r4, [sp, #8]
 801a098:	b374      	cbz	r4, 801a0f8 <st_sssa8_ch_convolve_rank1upd+0x108>
 801a09a:	eb01 0484 	add.w	r4, r1, r4, lsl #2
 801a09e:	2200      	movs	r2, #0
 801a0a0:	f851 3b04 	ldr.w	r3, [r1], #4
 801a0a4:	fa2f f083 	sxtb16	r0, r3
 801a0a8:	428c      	cmp	r4, r1
 801a0aa:	ea4f 2333 	mov.w	r3, r3, ror #8
 801a0ae:	fa92 f210 	qadd16	r2, r2, r0
 801a0b2:	fa2f f383 	sxtb16	r3, r3
 801a0b6:	fa92 f213 	qadd16	r2, r2, r3
 801a0ba:	d1f1      	bne.n	801a0a0 <st_sssa8_ch_convolve_rank1upd+0xb0>
 801a0bc:	b213      	sxth	r3, r2
 801a0be:	eb03 4322 	add.w	r3, r3, r2, asr #16
 801a0c2:	441e      	add	r6, r3
 801a0c4:	b16d      	cbz	r5, 801a0e2 <st_sssa8_ch_convolve_rank1upd+0xf2>
 801a0c6:	f994 3000 	ldrsb.w	r3, [r4]
 801a0ca:	441e      	add	r6, r3
 801a0cc:	9b00      	ldr	r3, [sp, #0]
 801a0ce:	b13b      	cbz	r3, 801a0e0 <st_sssa8_ch_convolve_rank1upd+0xf0>
 801a0d0:	f994 3001 	ldrsb.w	r3, [r4, #1]
 801a0d4:	2d02      	cmp	r5, #2
 801a0d6:	441e      	add	r6, r3
 801a0d8:	d002      	beq.n	801a0e0 <st_sssa8_ch_convolve_rank1upd+0xf0>
 801a0da:	f994 3002 	ldrsb.w	r3, [r4, #2]
 801a0de:	441e      	add	r6, r3
 801a0e0:	442c      	add	r4, r5
 801a0e2:	f859 3f04 	ldr.w	r3, [r9, #4]!
 801a0e6:	fb0b 3616 	mls	r6, fp, r6, r3
 801a0ea:	f84a 6b04 	str.w	r6, [sl], #4
 801a0ee:	45c2      	cmp	sl, r8
 801a0f0:	d1ae      	bne.n	801a050 <st_sssa8_ch_convolve_rank1upd+0x60>
 801a0f2:	b005      	add	sp, #20
 801a0f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a0f8:	460c      	mov	r4, r1
 801a0fa:	e7e3      	b.n	801a0c4 <st_sssa8_ch_convolve_rank1upd+0xd4>
 801a0fc:	4621      	mov	r1, r4
 801a0fe:	2600      	movs	r6, #0
 801a100:	463c      	mov	r4, r7
 801a102:	e7c9      	b.n	801a098 <st_sssa8_ch_convolve_rank1upd+0xa8>

0801a104 <ai_padding_opt_init>:
 801a104:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a108:	2700      	movs	r7, #0
 801a10a:	9c07      	ldr	r4, [sp, #28]
 801a10c:	e9c0 7700 	strd	r7, r7, [r0]
 801a110:	6087      	str	r7, [r0, #8]
 801a112:	46b9      	mov	r9, r7
 801a114:	690d      	ldr	r5, [r1, #16]
 801a116:	f1c5 0c00 	rsb	ip, r5, #0
 801a11a:	689d      	ldr	r5, [r3, #8]
 801a11c:	42bd      	cmp	r5, r7
 801a11e:	dd1c      	ble.n	801a15a <ai_padding_opt_init+0x56>
 801a120:	463e      	mov	r6, r7
 801a122:	46be      	mov	lr, r7
 801a124:	e010      	b.n	801a148 <ai_padding_opt_init+0x44>
 801a126:	6895      	ldr	r5, [r2, #8]
 801a128:	eba5 080c 	sub.w	r8, r5, ip
 801a12c:	68a5      	ldr	r5, [r4, #8]
 801a12e:	45a8      	cmp	r8, r5
 801a130:	da10      	bge.n	801a154 <ai_padding_opt_init+0x50>
 801a132:	f109 0901 	add.w	r9, r9, #1
 801a136:	f8c0 9008 	str.w	r9, [r0, #8]
 801a13a:	688d      	ldr	r5, [r1, #8]
 801a13c:	f10e 0e01 	add.w	lr, lr, #1
 801a140:	44ac      	add	ip, r5
 801a142:	689d      	ldr	r5, [r3, #8]
 801a144:	4575      	cmp	r5, lr
 801a146:	dd09      	ble.n	801a15c <ai_padding_opt_init+0x58>
 801a148:	f1bc 0f00 	cmp.w	ip, #0
 801a14c:	daeb      	bge.n	801a126 <ai_padding_opt_init+0x22>
 801a14e:	3601      	adds	r6, #1
 801a150:	6006      	str	r6, [r0, #0]
 801a152:	e7f2      	b.n	801a13a <ai_padding_opt_init+0x36>
 801a154:	3701      	adds	r7, #1
 801a156:	6047      	str	r7, [r0, #4]
 801a158:	e7ef      	b.n	801a13a <ai_padding_opt_init+0x36>
 801a15a:	463e      	mov	r6, r7
 801a15c:	2500      	movs	r5, #0
 801a15e:	f8c0 9014 	str.w	r9, [r0, #20]
 801a162:	e9c0 6703 	strd	r6, r7, [r0, #12]
 801a166:	e9c0 5506 	strd	r5, r5, [r0, #24]
 801a16a:	6205      	str	r5, [r0, #32]
 801a16c:	694e      	ldr	r6, [r1, #20]
 801a16e:	f1c6 0c00 	rsb	ip, r6, #0
 801a172:	685e      	ldr	r6, [r3, #4]
 801a174:	42ae      	cmp	r6, r5
 801a176:	dd1c      	ble.n	801a1b2 <ai_padding_opt_init+0xae>
 801a178:	46ae      	mov	lr, r5
 801a17a:	e00f      	b.n	801a19c <ai_padding_opt_init+0x98>
 801a17c:	6855      	ldr	r5, [r2, #4]
 801a17e:	6866      	ldr	r6, [r4, #4]
 801a180:	eba5 050c 	sub.w	r5, r5, ip
 801a184:	42b5      	cmp	r5, r6
 801a186:	da10      	bge.n	801a1aa <ai_padding_opt_init+0xa6>
 801a188:	6a05      	ldr	r5, [r0, #32]
 801a18a:	3501      	adds	r5, #1
 801a18c:	6205      	str	r5, [r0, #32]
 801a18e:	68cd      	ldr	r5, [r1, #12]
 801a190:	f10e 0e01 	add.w	lr, lr, #1
 801a194:	44ac      	add	ip, r5
 801a196:	685d      	ldr	r5, [r3, #4]
 801a198:	4575      	cmp	r5, lr
 801a19a:	dd0a      	ble.n	801a1b2 <ai_padding_opt_init+0xae>
 801a19c:	f1bc 0f00 	cmp.w	ip, #0
 801a1a0:	daec      	bge.n	801a17c <ai_padding_opt_init+0x78>
 801a1a2:	6985      	ldr	r5, [r0, #24]
 801a1a4:	3501      	adds	r5, #1
 801a1a6:	6185      	str	r5, [r0, #24]
 801a1a8:	e7f1      	b.n	801a18e <ai_padding_opt_init+0x8a>
 801a1aa:	69c5      	ldr	r5, [r0, #28]
 801a1ac:	3501      	adds	r5, #1
 801a1ae:	61c5      	str	r5, [r0, #28]
 801a1b0:	e7ed      	b.n	801a18e <ai_padding_opt_init+0x8a>
 801a1b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a1b6:	bf00      	nop

0801a1b8 <ai_padding_opt_phase1>:
 801a1b8:	e9d0 3206 	ldrd	r3, r2, [r0, #24]
 801a1bc:	b923      	cbnz	r3, 801a1c8 <ai_padding_opt_phase1+0x10>
 801a1be:	b17a      	cbz	r2, 801a1e0 <ai_padding_opt_phase1+0x28>
 801a1c0:	3a01      	subs	r2, #1
 801a1c2:	8483      	strh	r3, [r0, #36]	; 0x24
 801a1c4:	61c2      	str	r2, [r0, #28]
 801a1c6:	e004      	b.n	801a1d2 <ai_padding_opt_phase1+0x1a>
 801a1c8:	b152      	cbz	r2, 801a1e0 <ai_padding_opt_phase1+0x28>
 801a1ca:	2201      	movs	r2, #1
 801a1cc:	3b01      	subs	r3, #1
 801a1ce:	8482      	strh	r2, [r0, #36]	; 0x24
 801a1d0:	6183      	str	r3, [r0, #24]
 801a1d2:	68c3      	ldr	r3, [r0, #12]
 801a1d4:	e9d0 1204 	ldrd	r1, r2, [r0, #16]
 801a1d8:	6003      	str	r3, [r0, #0]
 801a1da:	e9c0 1201 	strd	r1, r2, [r0, #4]
 801a1de:	4770      	bx	lr
 801a1e0:	6a03      	ldr	r3, [r0, #32]
 801a1e2:	2201      	movs	r2, #1
 801a1e4:	3b01      	subs	r3, #1
 801a1e6:	8482      	strh	r2, [r0, #36]	; 0x24
 801a1e8:	6203      	str	r3, [r0, #32]
 801a1ea:	e7f2      	b.n	801a1d2 <ai_padding_opt_phase1+0x1a>

0801a1ec <st_int8_to16_dual>:
 801a1ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a1f0:	4698      	mov	r8, r3
 801a1f2:	085b      	lsrs	r3, r3, #1
 801a1f4:	eb00 0c02 	add.w	ip, r0, r2
 801a1f8:	f000 80b9 	beq.w	801a36e <st_int8_to16_dual+0x182>
 801a1fc:	f1a2 0710 	sub.w	r7, r2, #16
 801a200:	1f16      	subs	r6, r2, #4
 801a202:	2f00      	cmp	r7, #0
 801a204:	f04f 0500 	mov.w	r5, #0
 801a208:	db73      	blt.n	801a2f2 <st_int8_to16_dual+0x106>
 801a20a:	f8d0 e000 	ldr.w	lr, [r0]
 801a20e:	f8dc 4000 	ldr.w	r4, [ip]
 801a212:	fa2f f99e 	sxtb16	r9, lr, ror #8
 801a216:	fa2f fe8e 	sxtb16	lr, lr
 801a21a:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 801a21e:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 801a222:	fa2f f994 	sxtb16	r9, r4, ror #8
 801a226:	f8c1 e000 	str.w	lr, [r1]
 801a22a:	f8c1 a008 	str.w	sl, [r1, #8]
 801a22e:	fa2f f484 	sxtb16	r4, r4
 801a232:	eac9 4e24 	pkhtb	lr, r9, r4, asr #16
 801a236:	eac4 4409 	pkhbt	r4, r4, r9, lsl #16
 801a23a:	f8c1 e00c 	str.w	lr, [r1, #12]
 801a23e:	604c      	str	r4, [r1, #4]
 801a240:	f8d0 e004 	ldr.w	lr, [r0, #4]
 801a244:	f8dc 4004 	ldr.w	r4, [ip, #4]
 801a248:	fa2f f99e 	sxtb16	r9, lr, ror #8
 801a24c:	fa2f fe8e 	sxtb16	lr, lr
 801a250:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 801a254:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 801a258:	fa2f f994 	sxtb16	r9, r4, ror #8
 801a25c:	f8c1 e010 	str.w	lr, [r1, #16]
 801a260:	f8c1 a018 	str.w	sl, [r1, #24]
 801a264:	fa2f f484 	sxtb16	r4, r4
 801a268:	eac9 4e24 	pkhtb	lr, r9, r4, asr #16
 801a26c:	eac4 4409 	pkhbt	r4, r4, r9, lsl #16
 801a270:	f8c1 e01c 	str.w	lr, [r1, #28]
 801a274:	614c      	str	r4, [r1, #20]
 801a276:	f8d0 e008 	ldr.w	lr, [r0, #8]
 801a27a:	f8dc 4008 	ldr.w	r4, [ip, #8]
 801a27e:	fa2f f99e 	sxtb16	r9, lr, ror #8
 801a282:	fa2f fe8e 	sxtb16	lr, lr
 801a286:	eac9 4a2e 	pkhtb	sl, r9, lr, asr #16
 801a28a:	eace 4e09 	pkhbt	lr, lr, r9, lsl #16
 801a28e:	fa2f f994 	sxtb16	r9, r4, ror #8
 801a292:	3010      	adds	r0, #16
 801a294:	f10c 0c10 	add.w	ip, ip, #16
 801a298:	f8c1 e020 	str.w	lr, [r1, #32]
 801a29c:	f8c1 a028 	str.w	sl, [r1, #40]	; 0x28
 801a2a0:	fa2f f484 	sxtb16	r4, r4
 801a2a4:	eac9 4e24 	pkhtb	lr, r9, r4, asr #16
 801a2a8:	eac4 4409 	pkhbt	r4, r4, r9, lsl #16
 801a2ac:	f8c1 e02c 	str.w	lr, [r1, #44]	; 0x2c
 801a2b0:	624c      	str	r4, [r1, #36]	; 0x24
 801a2b2:	f850 ec04 	ldr.w	lr, [r0, #-4]
 801a2b6:	f85c 4c04 	ldr.w	r4, [ip, #-4]
 801a2ba:	fa2f fa9e 	sxtb16	sl, lr, ror #8
 801a2be:	fa2f fe8e 	sxtb16	lr, lr
 801a2c2:	eaca 492e 	pkhtb	r9, sl, lr, asr #16
 801a2c6:	eace 4e0a 	pkhbt	lr, lr, sl, lsl #16
 801a2ca:	fa2f fa94 	sxtb16	sl, r4, ror #8
 801a2ce:	3510      	adds	r5, #16
 801a2d0:	f8c1 e030 	str.w	lr, [r1, #48]	; 0x30
 801a2d4:	f8c1 9038 	str.w	r9, [r1, #56]	; 0x38
 801a2d8:	3140      	adds	r1, #64	; 0x40
 801a2da:	42bd      	cmp	r5, r7
 801a2dc:	fa2f f484 	sxtb16	r4, r4
 801a2e0:	eaca 4e24 	pkhtb	lr, sl, r4, asr #16
 801a2e4:	eac4 440a 	pkhbt	r4, r4, sl, lsl #16
 801a2e8:	f841 ec04 	str.w	lr, [r1, #-4]
 801a2ec:	f841 4c0c 	str.w	r4, [r1, #-12]
 801a2f0:	dd8b      	ble.n	801a20a <st_int8_to16_dual+0x1e>
 801a2f2:	42ae      	cmp	r6, r5
 801a2f4:	db1e      	blt.n	801a334 <st_int8_to16_dual+0x148>
 801a2f6:	f850 4b04 	ldr.w	r4, [r0], #4
 801a2fa:	f85c eb04 	ldr.w	lr, [ip], #4
 801a2fe:	fa2f fa94 	sxtb16	sl, r4, ror #8
 801a302:	fa2f f484 	sxtb16	r4, r4
 801a306:	eaca 4924 	pkhtb	r9, sl, r4, asr #16
 801a30a:	eac4 440a 	pkhbt	r4, r4, sl, lsl #16
 801a30e:	fa2f fa9e 	sxtb16	sl, lr, ror #8
 801a312:	3504      	adds	r5, #4
 801a314:	600c      	str	r4, [r1, #0]
 801a316:	f8c1 9008 	str.w	r9, [r1, #8]
 801a31a:	3110      	adds	r1, #16
 801a31c:	42b5      	cmp	r5, r6
 801a31e:	fa2f fe8e 	sxtb16	lr, lr
 801a322:	eaca 442e 	pkhtb	r4, sl, lr, asr #16
 801a326:	eace 4e0a 	pkhbt	lr, lr, sl, lsl #16
 801a32a:	f841 4c04 	str.w	r4, [r1, #-4]
 801a32e:	f841 ec0c 	str.w	lr, [r1, #-12]
 801a332:	dde0      	ble.n	801a2f6 <st_int8_to16_dual+0x10a>
 801a334:	42aa      	cmp	r2, r5
 801a336:	dd40      	ble.n	801a3ba <st_int8_to16_dual+0x1ce>
 801a338:	1b55      	subs	r5, r2, r5
 801a33a:	1d0c      	adds	r4, r1, #4
 801a33c:	46e6      	mov	lr, ip
 801a33e:	eb00 0a05 	add.w	sl, r0, r5
 801a342:	f910 9b01 	ldrsb.w	r9, [r0], #1
 801a346:	3404      	adds	r4, #4
 801a348:	f824 9c08 	strh.w	r9, [r4, #-8]
 801a34c:	4550      	cmp	r0, sl
 801a34e:	f91e 9b01 	ldrsb.w	r9, [lr], #1
 801a352:	f824 9c06 	strh.w	r9, [r4, #-6]
 801a356:	d1f4      	bne.n	801a342 <st_int8_to16_dual+0x156>
 801a358:	44ac      	add	ip, r5
 801a35a:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 801a35e:	3b01      	subs	r3, #1
 801a360:	eb0a 0002 	add.w	r0, sl, r2
 801a364:	4494      	add	ip, r2
 801a366:	b29b      	uxth	r3, r3
 801a368:	2b00      	cmp	r3, #0
 801a36a:	f47f af4a 	bne.w	801a202 <st_int8_to16_dual+0x16>
 801a36e:	f018 0f01 	tst.w	r8, #1
 801a372:	d020      	beq.n	801a3b6 <st_int8_to16_dual+0x1ca>
 801a374:	1f17      	subs	r7, r2, #4
 801a376:	f04f 0400 	mov.w	r4, #0
 801a37a:	d411      	bmi.n	801a3a0 <st_int8_to16_dual+0x1b4>
 801a37c:	f850 3b04 	ldr.w	r3, [r0], #4
 801a380:	fa2f f593 	sxtb16	r5, r3, ror #8
 801a384:	3404      	adds	r4, #4
 801a386:	3108      	adds	r1, #8
 801a388:	fa2f f383 	sxtb16	r3, r3
 801a38c:	42a7      	cmp	r7, r4
 801a38e:	eac5 4623 	pkhtb	r6, r5, r3, asr #16
 801a392:	eac3 4305 	pkhbt	r3, r3, r5, lsl #16
 801a396:	f841 6c04 	str.w	r6, [r1, #-4]
 801a39a:	f841 3c08 	str.w	r3, [r1, #-8]
 801a39e:	daed      	bge.n	801a37c <st_int8_to16_dual+0x190>
 801a3a0:	42a2      	cmp	r2, r4
 801a3a2:	dd08      	ble.n	801a3b6 <st_int8_to16_dual+0x1ca>
 801a3a4:	1b13      	subs	r3, r2, r4
 801a3a6:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 801a3aa:	f910 2b01 	ldrsb.w	r2, [r0], #1
 801a3ae:	f821 2b02 	strh.w	r2, [r1], #2
 801a3b2:	428b      	cmp	r3, r1
 801a3b4:	d1f9      	bne.n	801a3aa <st_int8_to16_dual+0x1be>
 801a3b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a3ba:	4682      	mov	sl, r0
 801a3bc:	e7cf      	b.n	801a35e <st_int8_to16_dual+0x172>
 801a3be:	bf00      	nop

0801a3c0 <weights_2channels_prefetch>:
 801a3c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a3c4:	2b00      	cmp	r3, #0
 801a3c6:	b087      	sub	sp, #28
 801a3c8:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 801a3cc:	9302      	str	r3, [sp, #8]
 801a3ce:	f340 80e6 	ble.w	801a59e <weights_2channels_prefetch+0x1de>
 801a3d2:	f1a8 0310 	sub.w	r3, r8, #16
 801a3d6:	f1a8 0403 	sub.w	r4, r8, #3
 801a3da:	f04f 0b00 	mov.w	fp, #0
 801a3de:	091b      	lsrs	r3, r3, #4
 801a3e0:	9403      	str	r4, [sp, #12]
 801a3e2:	f1a8 0404 	sub.w	r4, r8, #4
 801a3e6:	3301      	adds	r3, #1
 801a3e8:	9405      	str	r4, [sp, #20]
 801a3ea:	011c      	lsls	r4, r3, #4
 801a3ec:	019b      	lsls	r3, r3, #6
 801a3ee:	9400      	str	r4, [sp, #0]
 801a3f0:	9304      	str	r3, [sp, #16]
 801a3f2:	f1b8 0f0f 	cmp.w	r8, #15
 801a3f6:	f340 80d7 	ble.w	801a5a8 <weights_2channels_prefetch+0x1e8>
 801a3fa:	9b00      	ldr	r3, [sp, #0]
 801a3fc:	460d      	mov	r5, r1
 801a3fe:	18c6      	adds	r6, r0, r3
 801a400:	4613      	mov	r3, r2
 801a402:	6804      	ldr	r4, [r0, #0]
 801a404:	3010      	adds	r0, #16
 801a406:	682f      	ldr	r7, [r5, #0]
 801a408:	3340      	adds	r3, #64	; 0x40
 801a40a:	fa2f fc84 	sxtb16	ip, r4
 801a40e:	3510      	adds	r5, #16
 801a410:	f843 cc40 	str.w	ip, [r3, #-64]
 801a414:	ea4f 2434 	mov.w	r4, r4, ror #8
 801a418:	42b0      	cmp	r0, r6
 801a41a:	fa2f f484 	sxtb16	r4, r4
 801a41e:	f843 4c3c 	str.w	r4, [r3, #-60]
 801a422:	ea4f 2437 	mov.w	r4, r7, ror #8
 801a426:	fa2f f787 	sxtb16	r7, r7
 801a42a:	fa2f f484 	sxtb16	r4, r4
 801a42e:	f843 7c38 	str.w	r7, [r3, #-56]
 801a432:	f843 4c34 	str.w	r4, [r3, #-52]
 801a436:	f855 4c0c 	ldr.w	r4, [r5, #-12]
 801a43a:	f850 7c0c 	ldr.w	r7, [r0, #-12]
 801a43e:	ea4f 2c34 	mov.w	ip, r4, ror #8
 801a442:	fa2f f484 	sxtb16	r4, r4
 801a446:	fa2f fc8c 	sxtb16	ip, ip
 801a44a:	f843 4c28 	str.w	r4, [r3, #-40]
 801a44e:	f843 cc24 	str.w	ip, [r3, #-36]
 801a452:	ea4f 2c37 	mov.w	ip, r7, ror #8
 801a456:	fa2f f787 	sxtb16	r7, r7
 801a45a:	f843 7c30 	str.w	r7, [r3, #-48]
 801a45e:	fa2f f78c 	sxtb16	r7, ip
 801a462:	f843 7c2c 	str.w	r7, [r3, #-44]
 801a466:	f850 7c08 	ldr.w	r7, [r0, #-8]
 801a46a:	f855 4c08 	ldr.w	r4, [r5, #-8]
 801a46e:	ea4f 2c37 	mov.w	ip, r7, ror #8
 801a472:	fa2f f787 	sxtb16	r7, r7
 801a476:	fa2f fc8c 	sxtb16	ip, ip
 801a47a:	f843 7c20 	str.w	r7, [r3, #-32]
 801a47e:	ea4f 2734 	mov.w	r7, r4, ror #8
 801a482:	f843 cc1c 	str.w	ip, [r3, #-28]
 801a486:	fa2f f787 	sxtb16	r7, r7
 801a48a:	fa2f f484 	sxtb16	r4, r4
 801a48e:	f843 7c14 	str.w	r7, [r3, #-20]
 801a492:	f843 4c18 	str.w	r4, [r3, #-24]
 801a496:	f850 7c04 	ldr.w	r7, [r0, #-4]
 801a49a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 801a49e:	ea4f 2c37 	mov.w	ip, r7, ror #8
 801a4a2:	fa2f f787 	sxtb16	r7, r7
 801a4a6:	fa2f fc8c 	sxtb16	ip, ip
 801a4aa:	f843 7c10 	str.w	r7, [r3, #-16]
 801a4ae:	ea4f 2734 	mov.w	r7, r4, ror #8
 801a4b2:	f843 cc0c 	str.w	ip, [r3, #-12]
 801a4b6:	fa2f f787 	sxtb16	r7, r7
 801a4ba:	fa2f f484 	sxtb16	r4, r4
 801a4be:	f843 7c04 	str.w	r7, [r3, #-4]
 801a4c2:	f843 4c08 	str.w	r4, [r3, #-8]
 801a4c6:	d19c      	bne.n	801a402 <weights_2channels_prefetch+0x42>
 801a4c8:	9b04      	ldr	r3, [sp, #16]
 801a4ca:	441a      	add	r2, r3
 801a4cc:	9b00      	ldr	r3, [sp, #0]
 801a4ce:	4419      	add	r1, r3
 801a4d0:	469e      	mov	lr, r3
 801a4d2:	9b03      	ldr	r3, [sp, #12]
 801a4d4:	4573      	cmp	r3, lr
 801a4d6:	dd65      	ble.n	801a5a4 <weights_2channels_prefetch+0x1e4>
 801a4d8:	9b05      	ldr	r3, [sp, #20]
 801a4da:	4614      	mov	r4, r2
 801a4dc:	460f      	mov	r7, r1
 801a4de:	eba3 090e 	sub.w	r9, r3, lr
 801a4e2:	ea4f 0999 	mov.w	r9, r9, lsr #2
 801a4e6:	f109 0a01 	add.w	sl, r9, #1
 801a4ea:	ea4f 038a 	mov.w	r3, sl, lsl #2
 801a4ee:	eb06 008a 	add.w	r0, r6, sl, lsl #2
 801a4f2:	9301      	str	r3, [sp, #4]
 801a4f4:	f856 3b04 	ldr.w	r3, [r6], #4
 801a4f8:	3410      	adds	r4, #16
 801a4fa:	f857 5b04 	ldr.w	r5, [r7], #4
 801a4fe:	fa2f fc83 	sxtb16	ip, r3
 801a502:	4286      	cmp	r6, r0
 801a504:	ea4f 2333 	mov.w	r3, r3, ror #8
 801a508:	fa2f f383 	sxtb16	r3, r3
 801a50c:	f844 3c0c 	str.w	r3, [r4, #-12]
 801a510:	ea4f 2335 	mov.w	r3, r5, ror #8
 801a514:	fa2f f585 	sxtb16	r5, r5
 801a518:	f844 cc10 	str.w	ip, [r4, #-16]
 801a51c:	f844 5c08 	str.w	r5, [r4, #-8]
 801a520:	fa2f f383 	sxtb16	r3, r3
 801a524:	f844 3c04 	str.w	r3, [r4, #-4]
 801a528:	d1e4      	bne.n	801a4f4 <weights_2channels_prefetch+0x134>
 801a52a:	9b01      	ldr	r3, [sp, #4]
 801a52c:	f10e 0e04 	add.w	lr, lr, #4
 801a530:	eb02 120a 	add.w	r2, r2, sl, lsl #4
 801a534:	4419      	add	r1, r3
 801a536:	eb0e 0e89 	add.w	lr, lr, r9, lsl #2
 801a53a:	45f0      	cmp	r8, lr
 801a53c:	dd29      	ble.n	801a592 <weights_2channels_prefetch+0x1d2>
 801a53e:	f990 3000 	ldrsb.w	r3, [r0]
 801a542:	8013      	strh	r3, [r2, #0]
 801a544:	f991 3000 	ldrsb.w	r3, [r1]
 801a548:	8053      	strh	r3, [r2, #2]
 801a54a:	f10e 0301 	add.w	r3, lr, #1
 801a54e:	4598      	cmp	r8, r3
 801a550:	dd19      	ble.n	801a586 <weights_2channels_prefetch+0x1c6>
 801a552:	f990 3001 	ldrsb.w	r3, [r0, #1]
 801a556:	8093      	strh	r3, [r2, #4]
 801a558:	f991 3001 	ldrsb.w	r3, [r1, #1]
 801a55c:	80d3      	strh	r3, [r2, #6]
 801a55e:	f10e 0302 	add.w	r3, lr, #2
 801a562:	4598      	cmp	r8, r3
 801a564:	dd0f      	ble.n	801a586 <weights_2channels_prefetch+0x1c6>
 801a566:	f990 3002 	ldrsb.w	r3, [r0, #2]
 801a56a:	8113      	strh	r3, [r2, #8]
 801a56c:	f10e 0303 	add.w	r3, lr, #3
 801a570:	f991 4002 	ldrsb.w	r4, [r1, #2]
 801a574:	4598      	cmp	r8, r3
 801a576:	8154      	strh	r4, [r2, #10]
 801a578:	dd05      	ble.n	801a586 <weights_2channels_prefetch+0x1c6>
 801a57a:	f990 3003 	ldrsb.w	r3, [r0, #3]
 801a57e:	8193      	strh	r3, [r2, #12]
 801a580:	f991 3003 	ldrsb.w	r3, [r1, #3]
 801a584:	81d3      	strh	r3, [r2, #14]
 801a586:	eba8 0e0e 	sub.w	lr, r8, lr
 801a58a:	4470      	add	r0, lr
 801a58c:	4471      	add	r1, lr
 801a58e:	eb02 028e 	add.w	r2, r2, lr, lsl #2
 801a592:	f10b 0b01 	add.w	fp, fp, #1
 801a596:	9b02      	ldr	r3, [sp, #8]
 801a598:	455b      	cmp	r3, fp
 801a59a:	f47f af2a 	bne.w	801a3f2 <weights_2channels_prefetch+0x32>
 801a59e:	b007      	add	sp, #28
 801a5a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a5a4:	4630      	mov	r0, r6
 801a5a6:	e7c8      	b.n	801a53a <weights_2channels_prefetch+0x17a>
 801a5a8:	4606      	mov	r6, r0
 801a5aa:	f04f 0e00 	mov.w	lr, #0
 801a5ae:	e790      	b.n	801a4d2 <weights_2channels_prefetch+0x112>

0801a5b0 <st_sssa8_ch_fullW_prefetch>:
 801a5b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a5b4:	b087      	sub	sp, #28
 801a5b6:	461c      	mov	r4, r3
 801a5b8:	4680      	mov	r8, r0
 801a5ba:	4613      	mov	r3, r2
 801a5bc:	104f      	asrs	r7, r1, #1
 801a5be:	4620      	mov	r0, r4
 801a5c0:	9103      	str	r1, [sp, #12]
 801a5c2:	9704      	str	r7, [sp, #16]
 801a5c4:	e9dd 2a10 	ldrd	r2, sl, [sp, #64]	; 0x40
 801a5c8:	eb08 0402 	add.w	r4, r8, r2
 801a5cc:	d020      	beq.n	801a610 <st_sssa8_ch_fullW_prefetch+0x60>
 801a5ce:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801a5d0:	4646      	mov	r6, r8
 801a5d2:	4655      	mov	r5, sl
 801a5d4:	f8cd 8014 	str.w	r8, [sp, #20]
 801a5d8:	ea4f 0942 	mov.w	r9, r2, lsl #1
 801a5dc:	4680      	mov	r8, r0
 801a5de:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 801a5e2:	469a      	mov	sl, r3
 801a5e4:	462a      	mov	r2, r5
 801a5e6:	4621      	mov	r1, r4
 801a5e8:	4630      	mov	r0, r6
 801a5ea:	4653      	mov	r3, sl
 801a5ec:	f8cd 8000 	str.w	r8, [sp]
 801a5f0:	445d      	add	r5, fp
 801a5f2:	f7ff fee5 	bl	801a3c0 <weights_2channels_prefetch>
 801a5f6:	3f01      	subs	r7, #1
 801a5f8:	444c      	add	r4, r9
 801a5fa:	444e      	add	r6, r9
 801a5fc:	d1f2      	bne.n	801a5e4 <st_sssa8_ch_fullW_prefetch+0x34>
 801a5fe:	9b04      	ldr	r3, [sp, #16]
 801a600:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801a604:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 801a608:	fb03 8809 	mla	r8, r3, r9, r8
 801a60c:	fb03 aa0b 	mla	sl, r3, fp, sl
 801a610:	9b03      	ldr	r3, [sp, #12]
 801a612:	07db      	lsls	r3, r3, #31
 801a614:	d509      	bpl.n	801a62a <st_sssa8_ch_fullW_prefetch+0x7a>
 801a616:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801a618:	2b00      	cmp	r3, #0
 801a61a:	dd06      	ble.n	801a62a <st_sssa8_ch_fullW_prefetch+0x7a>
 801a61c:	4443      	add	r3, r8
 801a61e:	f918 2b01 	ldrsb.w	r2, [r8], #1
 801a622:	4543      	cmp	r3, r8
 801a624:	f82a 2b02 	strh.w	r2, [sl], #2
 801a628:	d1f9      	bne.n	801a61e <st_sssa8_ch_fullW_prefetch+0x6e>
 801a62a:	b007      	add	sp, #28
 801a62c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801a630 <st_sssa8_ch_nn_mat_mult_nt_t>:
 801a630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a634:	b0b5      	sub	sp, #212	; 0xd4
 801a636:	9027      	str	r0, [sp, #156]	; 0x9c
 801a638:	912d      	str	r1, [sp, #180]	; 0xb4
 801a63a:	9233      	str	r2, [sp, #204]	; 0xcc
 801a63c:	932e      	str	r3, [sp, #184]	; 0xb8
 801a63e:	e9dd 0445 	ldrd	r0, r4, [sp, #276]	; 0x114
 801a642:	2c00      	cmp	r4, #0
 801a644:	bf18      	it	ne
 801a646:	4620      	movne	r0, r4
 801a648:	9c41      	ldr	r4, [sp, #260]	; 0x104
 801a64a:	2c01      	cmp	r4, #1
 801a64c:	9045      	str	r0, [sp, #276]	; 0x114
 801a64e:	f340 826b 	ble.w	801ab28 <st_sssa8_ch_nn_mat_mult_nt_t+0x4f8>
 801a652:	9c42      	ldr	r4, [sp, #264]	; 0x108
 801a654:	461e      	mov	r6, r3
 801a656:	4694      	mov	ip, r2
 801a658:	9f42      	ldr	r7, [sp, #264]	; 0x108
 801a65a:	f1a4 0310 	sub.w	r3, r4, #16
 801a65e:	9c41      	ldr	r4, [sp, #260]	; 0x104
 801a660:	468e      	mov	lr, r1
 801a662:	9d40      	ldr	r5, [sp, #256]	; 0x100
 801a664:	1ea0      	subs	r0, r4, #2
 801a666:	0919      	lsrs	r1, r3, #4
 801a668:	f023 030f 	bic.w	r3, r3, #15
 801a66c:	9c42      	ldr	r4, [sp, #264]	; 0x108
 801a66e:	f020 0201 	bic.w	r2, r0, #1
 801a672:	9032      	str	r0, [sp, #200]	; 0xc8
 801a674:	4630      	mov	r0, r6
 801a676:	3101      	adds	r1, #1
 801a678:	4432      	add	r2, r6
 801a67a:	10a4      	asrs	r4, r4, #2
 801a67c:	106d      	asrs	r5, r5, #1
 801a67e:	1cd6      	adds	r6, r2, #3
 801a680:	f107 0214 	add.w	r2, r7, #20
 801a684:	942f      	str	r4, [sp, #188]	; 0xbc
 801a686:	18d3      	adds	r3, r2, r3
 801a688:	9629      	str	r6, [sp, #164]	; 0xa4
 801a68a:	9e41      	ldr	r6, [sp, #260]	; 0x104
 801a68c:	9318      	str	r3, [sp, #96]	; 0x60
 801a68e:	f06f 0303 	mvn.w	r3, #3
 801a692:	0076      	lsls	r6, r6, #1
 801a694:	952a      	str	r5, [sp, #168]	; 0xa8
 801a696:	1bdb      	subs	r3, r3, r7
 801a698:	9613      	str	r6, [sp, #76]	; 0x4c
 801a69a:	9319      	str	r3, [sp, #100]	; 0x64
 801a69c:	f1a7 030f 	sub.w	r3, r7, #15
 801a6a0:	9312      	str	r3, [sp, #72]	; 0x48
 801a6a2:	f007 0303 	and.w	r3, r7, #3
 801a6a6:	9330      	str	r3, [sp, #192]	; 0xc0
 801a6a8:	9b40      	ldr	r3, [sp, #256]	; 0x100
 801a6aa:	f003 0301 	and.w	r3, r3, #1
 801a6ae:	9328      	str	r3, [sp, #160]	; 0xa0
 801a6b0:	007b      	lsls	r3, r7, #1
 801a6b2:	9326      	str	r3, [sp, #152]	; 0x98
 801a6b4:	00bb      	lsls	r3, r7, #2
 801a6b6:	932c      	str	r3, [sp, #176]	; 0xb0
 801a6b8:	1f3b      	subs	r3, r7, #4
 801a6ba:	9317      	str	r3, [sp, #92]	; 0x5c
 801a6bc:	1c43      	adds	r3, r0, #1
 801a6be:	931b      	str	r3, [sp, #108]	; 0x6c
 801a6c0:	9b3f      	ldr	r3, [sp, #252]	; 0xfc
 801a6c2:	3302      	adds	r3, #2
 801a6c4:	9321      	str	r3, [sp, #132]	; 0x84
 801a6c6:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
 801a6c8:	3304      	adds	r3, #4
 801a6ca:	931f      	str	r3, [sp, #124]	; 0x7c
 801a6cc:	9b44      	ldr	r3, [sp, #272]	; 0x110
 801a6ce:	3304      	adds	r3, #4
 801a6d0:	9320      	str	r3, [sp, #128]	; 0x80
 801a6d2:	4663      	mov	r3, ip
 801a6d4:	3304      	adds	r3, #4
 801a6d6:	9322      	str	r3, [sp, #136]	; 0x88
 801a6d8:	010b      	lsls	r3, r1, #4
 801a6da:	9316      	str	r3, [sp, #88]	; 0x58
 801a6dc:	018b      	lsls	r3, r1, #6
 801a6de:	9325      	str	r3, [sp, #148]	; 0x94
 801a6e0:	0123      	lsls	r3, r4, #4
 801a6e2:	9331      	str	r3, [sp, #196]	; 0xc4
 801a6e4:	fb06 f305 	mul.w	r3, r6, r5
 801a6e8:	932b      	str	r3, [sp, #172]	; 0xac
 801a6ea:	f8cd e08c 	str.w	lr, [sp, #140]	; 0x8c
 801a6ee:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801a6f0:	991b      	ldr	r1, [sp, #108]	; 0x6c
 801a6f2:	f932 3c02 	ldrsh.w	r3, [r2, #-2]
 801a6f6:	f9b2 2000 	ldrsh.w	r2, [r2]
 801a6fa:	3901      	subs	r1, #1
 801a6fc:	2b15      	cmp	r3, #21
 801a6fe:	931a      	str	r3, [sp, #104]	; 0x68
 801a700:	920a      	str	r2, [sp, #40]	; 0x28
 801a702:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801a704:	9101      	str	r1, [sp, #4]
 801a706:	f852 1c04 	ldr.w	r1, [r2, #-4]
 801a70a:	6812      	ldr	r2, [r2, #0]
 801a70c:	910d      	str	r1, [sp, #52]	; 0x34
 801a70e:	920e      	str	r2, [sp, #56]	; 0x38
 801a710:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801a712:	f852 1c04 	ldr.w	r1, [r2, #-4]
 801a716:	6812      	ldr	r2, [r2, #0]
 801a718:	910f      	str	r1, [sp, #60]	; 0x3c
 801a71a:	9210      	str	r2, [sp, #64]	; 0x40
 801a71c:	f300 8402 	bgt.w	801af24 <st_sssa8_ch_nn_mat_mult_nt_t+0x8f4>
 801a720:	2b00      	cmp	r3, #0
 801a722:	bfcc      	ite	gt
 801a724:	2300      	movgt	r3, #0
 801a726:	2301      	movle	r3, #1
 801a728:	425b      	negs	r3, r3
 801a72a:	9308      	str	r3, [sp, #32]
 801a72c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a72e:	2b15      	cmp	r3, #21
 801a730:	f300 82c4 	bgt.w	801acbc <st_sssa8_ch_nn_mat_mult_nt_t+0x68c>
 801a734:	2b00      	cmp	r3, #0
 801a736:	bfcc      	ite	gt
 801a738:	2300      	movgt	r3, #0
 801a73a:	2301      	movle	r3, #1
 801a73c:	425b      	negs	r3, r3
 801a73e:	9309      	str	r3, [sp, #36]	; 0x24
 801a740:	9b46      	ldr	r3, [sp, #280]	; 0x118
 801a742:	2b00      	cmp	r3, #0
 801a744:	f000 82c0 	beq.w	801acc8 <st_sssa8_ch_nn_mat_mult_nt_t+0x698>
 801a748:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801a74a:	2b00      	cmp	r3, #0
 801a74c:	f040 8397 	bne.w	801ae7e <st_sssa8_ch_nn_mat_mult_nt_t+0x84e>
 801a750:	461a      	mov	r2, r3
 801a752:	4619      	mov	r1, r3
 801a754:	9822      	ldr	r0, [sp, #136]	; 0x88
 801a756:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801a75a:	18cb      	adds	r3, r1, r3
 801a75c:	992a      	ldr	r1, [sp, #168]	; 0xa8
 801a75e:	930c      	str	r3, [sp, #48]	; 0x30
 801a760:	6803      	ldr	r3, [r0, #0]
 801a762:	18d3      	adds	r3, r2, r3
 801a764:	930b      	str	r3, [sp, #44]	; 0x2c
 801a766:	2900      	cmp	r1, #0
 801a768:	f000 8510 	beq.w	801b18c <st_sssa8_ch_nn_mat_mult_nt_t+0xb5c>
 801a76c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801a76e:	2001      	movs	r0, #1
 801a770:	9c25      	ldr	r4, [sp, #148]	; 0x94
 801a772:	1e93      	subs	r3, r2, #2
 801a774:	f8dd b09c 	ldr.w	fp, [sp, #156]	; 0x9c
 801a778:	9104      	str	r1, [sp, #16]
 801a77a:	fa00 f303 	lsl.w	r3, r0, r3
 801a77e:	931c      	str	r3, [sp, #112]	; 0x70
 801a780:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801a782:	3b02      	subs	r3, #2
 801a784:	fa00 f303 	lsl.w	r3, r0, r3
 801a788:	9841      	ldr	r0, [sp, #260]	; 0x104
 801a78a:	931d      	str	r3, [sp, #116]	; 0x74
 801a78c:	9b42      	ldr	r3, [sp, #264]	; 0x108
 801a78e:	3b03      	subs	r3, #3
 801a790:	9311      	str	r3, [sp, #68]	; 0x44
 801a792:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801a794:	4418      	add	r0, r3
 801a796:	9303      	str	r3, [sp, #12]
 801a798:	9b42      	ldr	r3, [sp, #264]	; 0x108
 801a79a:	9002      	str	r0, [sp, #8]
 801a79c:	3304      	adds	r3, #4
 801a79e:	9845      	ldr	r0, [sp, #276]	; 0x114
 801a7a0:	9315      	str	r3, [sp, #84]	; 0x54
 801a7a2:	1e53      	subs	r3, r2, #1
 801a7a4:	4420      	add	r0, r4
 801a7a6:	931e      	str	r3, [sp, #120]	; 0x78
 801a7a8:	f1c2 0301 	rsb	r3, r2, #1
 801a7ac:	9014      	str	r0, [sp, #80]	; 0x50
 801a7ae:	9324      	str	r3, [sp, #144]	; 0x90
 801a7b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801a7b2:	2b00      	cmp	r3, #0
 801a7b4:	f340 8279 	ble.w	801acaa <st_sssa8_ch_nn_mat_mult_nt_t+0x67a>
 801a7b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801a7ba:	980c      	ldr	r0, [sp, #48]	; 0x30
 801a7bc:	eb0b 0703 	add.w	r7, fp, r3
 801a7c0:	9b18      	ldr	r3, [sp, #96]	; 0x60
 801a7c2:	f8cd b014 	str.w	fp, [sp, #20]
 801a7c6:	4604      	mov	r4, r0
 801a7c8:	445b      	add	r3, fp
 801a7ca:	9e45      	ldr	r6, [sp, #276]	; 0x114
 801a7cc:	f8dd b064 	ldr.w	fp, [sp, #100]	; 0x64
 801a7d0:	9301      	str	r3, [sp, #4]
 801a7d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801a7d4:	4619      	mov	r1, r3
 801a7d6:	f85b c007 	ldr.w	ip, [fp, r7]
 801a7da:	eb0b 0e07 	add.w	lr, fp, r7
 801a7de:	6832      	ldr	r2, [r6, #0]
 801a7e0:	f8d6 9004 	ldr.w	r9, [r6, #4]
 801a7e4:	f8d6 a008 	ldr.w	sl, [r6, #8]
 801a7e8:	f8d6 800c 	ldr.w	r8, [r6, #12]
 801a7ec:	fa2f f58c 	sxtb16	r5, ip
 801a7f0:	fa2f fc9c 	sxtb16	ip, ip, ror #8
 801a7f4:	fb25 0002 	smlad	r0, r5, r2, r0
 801a7f8:	fb2c 0009 	smlad	r0, ip, r9, r0
 801a7fc:	fb25 350a 	smlad	r5, r5, sl, r3
 801a800:	fb2c 5508 	smlad	r5, ip, r8, r5
 801a804:	f857 3c04 	ldr.w	r3, [r7, #-4]
 801a808:	fa2f fc83 	sxtb16	ip, r3
 801a80c:	fa2f f393 	sxtb16	r3, r3, ror #8
 801a810:	fb2c 4202 	smlad	r2, ip, r2, r4
 801a814:	fb2c 110a 	smlad	r1, ip, sl, r1
 801a818:	fb23 2209 	smlad	r2, r3, r9, r2
 801a81c:	f8d6 9010 	ldr.w	r9, [r6, #16]
 801a820:	6974      	ldr	r4, [r6, #20]
 801a822:	fb23 1808 	smlad	r8, r3, r8, r1
 801a826:	f8de 1004 	ldr.w	r1, [lr, #4]
 801a82a:	69b3      	ldr	r3, [r6, #24]
 801a82c:	f8d6 a01c 	ldr.w	sl, [r6, #28]
 801a830:	fa2f fc81 	sxtb16	ip, r1
 801a834:	fa2f f191 	sxtb16	r1, r1, ror #8
 801a838:	fb2c 0009 	smlad	r0, ip, r9, r0
 801a83c:	fb21 0004 	smlad	r0, r1, r4, r0
 801a840:	fb2c 5c03 	smlad	ip, ip, r3, r5
 801a844:	fb21 cc0a 	smlad	ip, r1, sl, ip
 801a848:	683d      	ldr	r5, [r7, #0]
 801a84a:	fa2f f185 	sxtb16	r1, r5
 801a84e:	fa2f f595 	sxtb16	r5, r5, ror #8
 801a852:	fb21 2909 	smlad	r9, r1, r9, r2
 801a856:	fb21 8803 	smlad	r8, r1, r3, r8
 801a85a:	fb25 9904 	smlad	r9, r5, r4, r9
 801a85e:	6a34      	ldr	r4, [r6, #32]
 801a860:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801a862:	fb25 8a0a 	smlad	sl, r5, sl, r8
 801a866:	f8de 2008 	ldr.w	r2, [lr, #8]
 801a86a:	f8d6 8028 	ldr.w	r8, [r6, #40]	; 0x28
 801a86e:	6af5      	ldr	r5, [r6, #44]	; 0x2c
 801a870:	fa2f f182 	sxtb16	r1, r2
 801a874:	fa2f f292 	sxtb16	r2, r2, ror #8
 801a878:	fb21 0004 	smlad	r0, r1, r4, r0
 801a87c:	fb22 0003 	smlad	r0, r2, r3, r0
 801a880:	fb21 c108 	smlad	r1, r1, r8, ip
 801a884:	fb22 1205 	smlad	r2, r2, r5, r1
 801a888:	f8d7 c004 	ldr.w	ip, [r7, #4]
 801a88c:	fa2f f18c 	sxtb16	r1, ip
 801a890:	fa2f fc9c 	sxtb16	ip, ip, ror #8
 801a894:	fb21 9404 	smlad	r4, r1, r4, r9
 801a898:	fb21 aa08 	smlad	sl, r1, r8, sl
 801a89c:	fb2c 4903 	smlad	r9, ip, r3, r4
 801a8a0:	f8d6 8030 	ldr.w	r8, [r6, #48]	; 0x30
 801a8a4:	6b74      	ldr	r4, [r6, #52]	; 0x34
 801a8a6:	fb2c a505 	smlad	r5, ip, r5, sl
 801a8aa:	f8de 300c 	ldr.w	r3, [lr, #12]
 801a8ae:	3640      	adds	r6, #64	; 0x40
 801a8b0:	f856 ac08 	ldr.w	sl, [r6, #-8]
 801a8b4:	f856 ec04 	ldr.w	lr, [r6, #-4]
 801a8b8:	fa2f f183 	sxtb16	r1, r3
 801a8bc:	fa2f f393 	sxtb16	r3, r3, ror #8
 801a8c0:	fb21 0008 	smlad	r0, r1, r8, r0
 801a8c4:	fb23 0004 	smlad	r0, r3, r4, r0
 801a8c8:	fb21 220a 	smlad	r2, r1, sl, r2
 801a8cc:	fb23 230e 	smlad	r3, r3, lr, r2
 801a8d0:	68b9      	ldr	r1, [r7, #8]
 801a8d2:	fa2f f281 	sxtb16	r2, r1
 801a8d6:	fa2f f191 	sxtb16	r1, r1, ror #8
 801a8da:	fb22 9908 	smlad	r9, r2, r8, r9
 801a8de:	fb22 550a 	smlad	r5, r2, sl, r5
 801a8e2:	fb21 9404 	smlad	r4, r1, r4, r9
 801a8e6:	fb21 510e 	smlad	r1, r1, lr, r5
 801a8ea:	3710      	adds	r7, #16
 801a8ec:	9a01      	ldr	r2, [sp, #4]
 801a8ee:	4297      	cmp	r7, r2
 801a8f0:	f47f af71 	bne.w	801a7d6 <st_sssa8_ch_nn_mat_mult_nt_t+0x1a6>
 801a8f4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801a8f6:	f8dd b014 	ldr.w	fp, [sp, #20]
 801a8fa:	9d14      	ldr	r5, [sp, #80]	; 0x50
 801a8fc:	4692      	mov	sl, r2
 801a8fe:	4493      	add	fp, r2
 801a900:	9501      	str	r5, [sp, #4]
 801a902:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801a904:	4592      	cmp	sl, r2
 801a906:	f280 81ce 	bge.w	801aca6 <st_sssa8_ch_nn_mat_mult_nt_t+0x676>
 801a90a:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 801a90c:	f8cd a01c 	str.w	sl, [sp, #28]
 801a910:	eba5 020a 	sub.w	r2, r5, sl
 801a914:	46aa      	mov	sl, r5
 801a916:	0892      	lsrs	r2, r2, #2
 801a918:	4616      	mov	r6, r2
 801a91a:	9206      	str	r2, [sp, #24]
 801a91c:	9a01      	ldr	r2, [sp, #4]
 801a91e:	3601      	adds	r6, #1
 801a920:	eb0b 0986 	add.w	r9, fp, r6, lsl #2
 801a924:	9605      	str	r6, [sp, #20]
 801a926:	f8d2 8000 	ldr.w	r8, [r2]
 801a92a:	3210      	adds	r2, #16
 801a92c:	f85b 5b04 	ldr.w	r5, [fp], #4
 801a930:	f852 cc0c 	ldr.w	ip, [r2, #-12]
 801a934:	f852 ec08 	ldr.w	lr, [r2, #-8]
 801a938:	f852 7c04 	ldr.w	r7, [r2, #-4]
 801a93c:	fa2f f685 	sxtb16	r6, r5
 801a940:	fa2f f595 	sxtb16	r5, r5, ror #8
 801a944:	fb26 0008 	smlad	r0, r6, r8, r0
 801a948:	fb25 000c 	smlad	r0, r5, ip, r0
 801a94c:	fb26 330e 	smlad	r3, r6, lr, r3
 801a950:	fb25 3307 	smlad	r3, r5, r7, r3
 801a954:	f85b 500a 	ldr.w	r5, [fp, sl]
 801a958:	fa2f f685 	sxtb16	r6, r5
 801a95c:	fa2f f595 	sxtb16	r5, r5, ror #8
 801a960:	fb26 4408 	smlad	r4, r6, r8, r4
 801a964:	fb26 110e 	smlad	r1, r6, lr, r1
 801a968:	fb25 440c 	smlad	r4, r5, ip, r4
 801a96c:	fb25 1107 	smlad	r1, r5, r7, r1
 801a970:	45cb      	cmp	fp, r9
 801a972:	d1d8      	bne.n	801a926 <st_sssa8_ch_nn_mat_mult_nt_t+0x2f6>
 801a974:	9a01      	ldr	r2, [sp, #4]
 801a976:	9d05      	ldr	r5, [sp, #20]
 801a978:	f8dd a01c 	ldr.w	sl, [sp, #28]
 801a97c:	eb02 1205 	add.w	r2, r2, r5, lsl #4
 801a980:	9d06      	ldr	r5, [sp, #24]
 801a982:	9201      	str	r2, [sp, #4]
 801a984:	f10a 0204 	add.w	r2, sl, #4
 801a988:	eb02 0a85 	add.w	sl, r2, r5, lsl #2
 801a98c:	9a42      	ldr	r2, [sp, #264]	; 0x108
 801a98e:	4552      	cmp	r2, sl
 801a990:	dd58      	ble.n	801aa44 <st_sssa8_ch_nn_mat_mult_nt_t+0x414>
 801a992:	9f01      	ldr	r7, [sp, #4]
 801a994:	f999 2000 	ldrsb.w	r2, [r9]
 801a998:	f9b7 5002 	ldrsh.w	r5, [r7, #2]
 801a99c:	f9b7 6000 	ldrsh.w	r6, [r7]
 801a9a0:	fb15 3302 	smlabb	r3, r5, r2, r3
 801a9a4:	fb16 0002 	smlabb	r0, r6, r2, r0
 801a9a8:	9a42      	ldr	r2, [sp, #264]	; 0x108
 801a9aa:	f919 2002 	ldrsb.w	r2, [r9, r2]
 801a9ae:	fb15 1102 	smlabb	r1, r5, r2, r1
 801a9b2:	9d42      	ldr	r5, [sp, #264]	; 0x108
 801a9b4:	fb16 4402 	smlabb	r4, r6, r2, r4
 801a9b8:	f10a 0201 	add.w	r2, sl, #1
 801a9bc:	4295      	cmp	r5, r2
 801a9be:	dd3d      	ble.n	801aa3c <st_sssa8_ch_nn_mat_mult_nt_t+0x40c>
 801a9c0:	eb09 0205 	add.w	r2, r9, r5
 801a9c4:	f9b7 6004 	ldrsh.w	r6, [r7, #4]
 801a9c8:	f9b7 5006 	ldrsh.w	r5, [r7, #6]
 801a9cc:	f992 2001 	ldrsb.w	r2, [r2, #1]
 801a9d0:	fb16 4402 	smlabb	r4, r6, r2, r4
 801a9d4:	fb15 1102 	smlabb	r1, r5, r2, r1
 801a9d8:	f999 2001 	ldrsb.w	r2, [r9, #1]
 801a9dc:	fb16 0002 	smlabb	r0, r6, r2, r0
 801a9e0:	9e42      	ldr	r6, [sp, #264]	; 0x108
 801a9e2:	fb15 3302 	smlabb	r3, r5, r2, r3
 801a9e6:	f10a 0202 	add.w	r2, sl, #2
 801a9ea:	f109 0502 	add.w	r5, r9, #2
 801a9ee:	4296      	cmp	r6, r2
 801a9f0:	dd24      	ble.n	801aa3c <st_sssa8_ch_nn_mat_mult_nt_t+0x40c>
 801a9f2:	57aa      	ldrsb	r2, [r5, r6]
 801a9f4:	f9b7 6008 	ldrsh.w	r6, [r7, #8]
 801a9f8:	f9b7 500a 	ldrsh.w	r5, [r7, #10]
 801a9fc:	fb16 4402 	smlabb	r4, r6, r2, r4
 801aa00:	fb15 1102 	smlabb	r1, r5, r2, r1
 801aa04:	f999 2002 	ldrsb.w	r2, [r9, #2]
 801aa08:	fb16 0002 	smlabb	r0, r6, r2, r0
 801aa0c:	9e42      	ldr	r6, [sp, #264]	; 0x108
 801aa0e:	fb15 3302 	smlabb	r3, r5, r2, r3
 801aa12:	f10a 0203 	add.w	r2, sl, #3
 801aa16:	f109 0503 	add.w	r5, r9, #3
 801aa1a:	4296      	cmp	r6, r2
 801aa1c:	dd0e      	ble.n	801aa3c <st_sssa8_ch_nn_mat_mult_nt_t+0x40c>
 801aa1e:	57ad      	ldrsb	r5, [r5, r6]
 801aa20:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 801aa24:	f9b7 600e 	ldrsh.w	r6, [r7, #14]
 801aa28:	fb12 4405 	smlabb	r4, r2, r5, r4
 801aa2c:	fb16 1105 	smlabb	r1, r6, r5, r1
 801aa30:	f999 5003 	ldrsb.w	r5, [r9, #3]
 801aa34:	fb12 0005 	smlabb	r0, r2, r5, r0
 801aa38:	fb16 3305 	smlabb	r3, r6, r5, r3
 801aa3c:	9a42      	ldr	r2, [sp, #264]	; 0x108
 801aa3e:	eba2 020a 	sub.w	r2, r2, sl
 801aa42:	4491      	add	r9, r2
 801aa44:	9a08      	ldr	r2, [sp, #32]
 801aa46:	2a00      	cmp	r2, #0
 801aa48:	f040 80dd 	bne.w	801ac06 <st_sssa8_ch_nn_mat_mult_nt_t+0x5d6>
 801aa4c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801aa4e:	0040      	lsls	r0, r0, #1
 801aa50:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801aa52:	0064      	lsls	r4, r4, #1
 801aa54:	fb50 5002 	smmla	r0, r0, r2, r5
 801aa58:	fb54 5402 	smmla	r4, r4, r2, r5
 801aa5c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801aa5e:	4110      	asrs	r0, r2
 801aa60:	f300 0007 	ssat	r0, #8, r0
 801aa64:	9d03      	ldr	r5, [sp, #12]
 801aa66:	4114      	asrs	r4, r2
 801aa68:	f805 0c01 	strb.w	r0, [r5, #-1]
 801aa6c:	f304 0407 	ssat	r4, #8, r4
 801aa70:	9a02      	ldr	r2, [sp, #8]
 801aa72:	f802 4c01 	strb.w	r4, [r2, #-1]
 801aa76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801aa78:	2a00      	cmp	r2, #0
 801aa7a:	f040 80ac 	bne.w	801abd6 <st_sssa8_ch_nn_mat_mult_nt_t+0x5a6>
 801aa7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801aa80:	005b      	lsls	r3, r3, #1
 801aa82:	9810      	ldr	r0, [sp, #64]	; 0x40
 801aa84:	0049      	lsls	r1, r1, #1
 801aa86:	fb53 0302 	smmla	r3, r3, r2, r0
 801aa8a:	fb51 0102 	smmla	r1, r1, r2, r0
 801aa8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801aa90:	4113      	asrs	r3, r2
 801aa92:	f303 0307 	ssat	r3, #8, r3
 801aa96:	9803      	ldr	r0, [sp, #12]
 801aa98:	4111      	asrs	r1, r2
 801aa9a:	7003      	strb	r3, [r0, #0]
 801aa9c:	f301 0107 	ssat	r1, #8, r1
 801aaa0:	9b02      	ldr	r3, [sp, #8]
 801aaa2:	7019      	strb	r1, [r3, #0]
 801aaa4:	9b42      	ldr	r3, [sp, #264]	; 0x108
 801aaa6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801aaa8:	eb09 0b03 	add.w	fp, r9, r3
 801aaac:	9b03      	ldr	r3, [sp, #12]
 801aaae:	4413      	add	r3, r2
 801aab0:	9303      	str	r3, [sp, #12]
 801aab2:	9b02      	ldr	r3, [sp, #8]
 801aab4:	4413      	add	r3, r2
 801aab6:	9302      	str	r3, [sp, #8]
 801aab8:	9b04      	ldr	r3, [sp, #16]
 801aaba:	3b01      	subs	r3, #1
 801aabc:	9304      	str	r3, [sp, #16]
 801aabe:	f47f ae77 	bne.w	801a7b0 <st_sssa8_ch_nn_mat_mult_nt_t+0x180>
 801aac2:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 801aac4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801aac6:	3b01      	subs	r3, #1
 801aac8:	4413      	add	r3, r2
 801aaca:	9301      	str	r3, [sp, #4]
 801aacc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 801aace:	2b00      	cmp	r3, #0
 801aad0:	f040 822b 	bne.w	801af2a <st_sssa8_ch_nn_mat_mult_nt_t+0x8fa>
 801aad4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801aad6:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801aad8:	4413      	add	r3, r2
 801aada:	9323      	str	r3, [sp, #140]	; 0x8c
 801aadc:	9b46      	ldr	r3, [sp, #280]	; 0x118
 801aade:	b11b      	cbz	r3, 801aae8 <st_sssa8_ch_nn_mat_mult_nt_t+0x4b8>
 801aae0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801aae2:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 801aae4:	4413      	add	r3, r2
 801aae6:	9345      	str	r3, [sp, #276]	; 0x114
 801aae8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801aaea:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801aaec:	3204      	adds	r2, #4
 801aaee:	3302      	adds	r3, #2
 801aaf0:	9221      	str	r2, [sp, #132]	; 0x84
 801aaf2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801aaf4:	931b      	str	r3, [sp, #108]	; 0x6c
 801aaf6:	3208      	adds	r2, #8
 801aaf8:	921f      	str	r2, [sp, #124]	; 0x7c
 801aafa:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801aafc:	3208      	adds	r2, #8
 801aafe:	9220      	str	r2, [sp, #128]	; 0x80
 801ab00:	9a22      	ldr	r2, [sp, #136]	; 0x88
 801ab02:	3208      	adds	r2, #8
 801ab04:	9222      	str	r2, [sp, #136]	; 0x88
 801ab06:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 801ab08:	429a      	cmp	r2, r3
 801ab0a:	f47f adf0 	bne.w	801a6ee <st_sssa8_ch_nn_mat_mult_nt_t+0xbe>
 801ab0e:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 801ab10:	992d      	ldr	r1, [sp, #180]	; 0xb4
 801ab12:	085a      	lsrs	r2, r3, #1
 801ab14:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801ab16:	fb02 3303 	mla	r3, r2, r3, r3
 801ab1a:	3201      	adds	r2, #1
 801ab1c:	4419      	add	r1, r3
 801ab1e:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 801ab20:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 801ab24:	912d      	str	r1, [sp, #180]	; 0xb4
 801ab26:	932e      	str	r3, [sp, #184]	; 0xb8
 801ab28:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801ab2a:	07db      	lsls	r3, r3, #31
 801ab2c:	d54f      	bpl.n	801abce <st_sssa8_ch_nn_mat_mult_nt_t+0x59e>
 801ab2e:	9b40      	ldr	r3, [sp, #256]	; 0x100
 801ab30:	2b00      	cmp	r3, #0
 801ab32:	dd4c      	ble.n	801abce <st_sssa8_ch_nn_mat_mult_nt_t+0x59e>
 801ab34:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801ab36:	f06f 4440 	mvn.w	r4, #3221225472	; 0xc0000000
 801ab3a:	f06f 4800 	mvn.w	r8, #2147483648	; 0x80000000
 801ab3e:	2200      	movs	r2, #0
 801ab40:	441c      	add	r4, r3
 801ab42:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 801ab44:	f04f 0901 	mov.w	r9, #1
 801ab48:	4611      	mov	r1, r2
 801ab4a:	eb03 0e84 	add.w	lr, r3, r4, lsl #2
 801ab4e:	9b3e      	ldr	r3, [sp, #248]	; 0xf8
 801ab50:	eb03 0584 	add.w	r5, r3, r4, lsl #2
 801ab54:	9b44      	ldr	r3, [sp, #272]	; 0x110
 801ab56:	f8cd e004 	str.w	lr, [sp, #4]
 801ab5a:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801ab5e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801ab60:	4498      	add	r8, r3
 801ab62:	9b3f      	ldr	r3, [sp, #252]	; 0xfc
 801ab64:	e9dd e042 	ldrd	lr, r0, [sp, #264]	; 0x108
 801ab68:	eb03 0848 	add.w	r8, r3, r8, lsl #1
 801ab6c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 801ab6e:	9e01      	ldr	r6, [sp, #4]
 801ab70:	f1be 0f00 	cmp.w	lr, #0
 801ab74:	6837      	ldr	r7, [r6, #0]
 801ab76:	dd0d      	ble.n	801ab94 <st_sssa8_ch_nn_mat_mult_nt_t+0x564>
 801ab78:	9e2d      	ldr	r6, [sp, #180]	; 0xb4
 801ab7a:	eb03 0b0e 	add.w	fp, r3, lr
 801ab7e:	f106 3cff 	add.w	ip, r6, #4294967295
 801ab82:	f913 6b01 	ldrsb.w	r6, [r3], #1
 801ab86:	f91c af01 	ldrsb.w	sl, [ip, #1]!
 801ab8a:	1a36      	subs	r6, r6, r0
 801ab8c:	455b      	cmp	r3, fp
 801ab8e:	fb0a 7706 	mla	r7, sl, r6, r7
 801ab92:	d1f6      	bne.n	801ab82 <st_sssa8_ch_nn_mat_mult_nt_t+0x552>
 801ab94:	f9b8 c000 	ldrsh.w	ip, [r8]
 801ab98:	f1bc 0f15 	cmp.w	ip, #21
 801ab9c:	f340 82f9 	ble.w	801b192 <st_sssa8_ch_nn_mat_mult_nt_t+0xb62>
 801aba0:	f1ac 0a02 	sub.w	sl, ip, #2
 801aba4:	f10c 3cff 	add.w	ip, ip, #4294967295
 801aba8:	682e      	ldr	r6, [r5, #0]
 801abaa:	fa09 fa0a 	lsl.w	sl, r9, sl
 801abae:	fb57 a606 	smmla	r6, r7, r6, sl
 801abb2:	fa46 fc0c 	asr.w	ip, r6, ip
 801abb6:	6826      	ldr	r6, [r4, #0]
 801abb8:	4466      	add	r6, ip
 801abba:	f306 0607 	ssat	r6, #8, r6
 801abbe:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 801abc0:	54be      	strb	r6, [r7, r2]
 801abc2:	9e41      	ldr	r6, [sp, #260]	; 0x104
 801abc4:	3101      	adds	r1, #1
 801abc6:	4432      	add	r2, r6
 801abc8:	9e40      	ldr	r6, [sp, #256]	; 0x100
 801abca:	428e      	cmp	r6, r1
 801abcc:	d1cf      	bne.n	801ab6e <st_sssa8_ch_nn_mat_mult_nt_t+0x53e>
 801abce:	2000      	movs	r0, #0
 801abd0:	b035      	add	sp, #212	; 0xd4
 801abd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801abd6:	3201      	adds	r2, #1
 801abd8:	d02e      	beq.n	801ac38 <st_sssa8_ch_nn_mat_mult_nt_t+0x608>
 801abda:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801abdc:	981d      	ldr	r0, [sp, #116]	; 0x74
 801abde:	fb53 0302 	smmla	r3, r3, r2, r0
 801abe2:	fb51 0102 	smmla	r1, r1, r2, r0
 801abe6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801abe8:	9810      	ldr	r0, [sp, #64]	; 0x40
 801abea:	3a01      	subs	r2, #1
 801abec:	4113      	asrs	r3, r2
 801abee:	4403      	add	r3, r0
 801abf0:	f303 0307 	ssat	r3, #8, r3
 801abf4:	4111      	asrs	r1, r2
 801abf6:	9a03      	ldr	r2, [sp, #12]
 801abf8:	4401      	add	r1, r0
 801abfa:	7013      	strb	r3, [r2, #0]
 801abfc:	f301 0207 	ssat	r2, #8, r1
 801ac00:	9b02      	ldr	r3, [sp, #8]
 801ac02:	701a      	strb	r2, [r3, #0]
 801ac04:	e74e      	b.n	801aaa4 <st_sssa8_ch_nn_mat_mult_nt_t+0x474>
 801ac06:	3201      	adds	r2, #1
 801ac08:	d031      	beq.n	801ac6e <st_sssa8_ch_nn_mat_mult_nt_t+0x63e>
 801ac0a:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 801ac0c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801ac0e:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 801ac10:	fb50 5002 	smmla	r0, r0, r2, r5
 801ac14:	fb54 5402 	smmla	r4, r4, r2, r5
 801ac18:	4130      	asrs	r0, r6
 801ac1a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801ac1c:	4410      	add	r0, r2
 801ac1e:	f300 0007 	ssat	r0, #8, r0
 801ac22:	9d03      	ldr	r5, [sp, #12]
 801ac24:	4134      	asrs	r4, r6
 801ac26:	f805 0c01 	strb.w	r0, [r5, #-1]
 801ac2a:	18a2      	adds	r2, r4, r2
 801ac2c:	f302 0207 	ssat	r2, #8, r2
 801ac30:	9802      	ldr	r0, [sp, #8]
 801ac32:	f800 2c01 	strb.w	r2, [r0, #-1]
 801ac36:	e71e      	b.n	801aa76 <st_sssa8_ch_nn_mat_mult_nt_t+0x446>
 801ac38:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801ac3a:	f1c2 0201 	rsb	r2, r2, #1
 801ac3e:	4093      	lsls	r3, r2
 801ac40:	f303 031f 	ssat	r3, #32, r3
 801ac44:	980e      	ldr	r0, [sp, #56]	; 0x38
 801ac46:	fb53 f310 	smmulr	r3, r3, r0
 801ac4a:	fa01 f202 	lsl.w	r2, r1, r2
 801ac4e:	f302 021f 	ssat	r2, #32, r2
 801ac52:	fb52 f210 	smmulr	r2, r2, r0
 801ac56:	9910      	ldr	r1, [sp, #64]	; 0x40
 801ac58:	440b      	add	r3, r1
 801ac5a:	f303 0307 	ssat	r3, #8, r3
 801ac5e:	9803      	ldr	r0, [sp, #12]
 801ac60:	440a      	add	r2, r1
 801ac62:	7003      	strb	r3, [r0, #0]
 801ac64:	f302 0207 	ssat	r2, #8, r2
 801ac68:	9b02      	ldr	r3, [sp, #8]
 801ac6a:	701a      	strb	r2, [r3, #0]
 801ac6c:	e71a      	b.n	801aaa4 <st_sssa8_ch_nn_mat_mult_nt_t+0x474>
 801ac6e:	9d24      	ldr	r5, [sp, #144]	; 0x90
 801ac70:	fa00 f205 	lsl.w	r2, r0, r5
 801ac74:	f302 021f 	ssat	r2, #32, r2
 801ac78:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 801ac7a:	fb52 f216 	smmulr	r2, r2, r6
 801ac7e:	fa04 f005 	lsl.w	r0, r4, r5
 801ac82:	f300 001f 	ssat	r0, #32, r0
 801ac86:	fb50 f016 	smmulr	r0, r0, r6
 801ac8a:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 801ac8c:	4422      	add	r2, r4
 801ac8e:	f302 0207 	ssat	r2, #8, r2
 801ac92:	9d03      	ldr	r5, [sp, #12]
 801ac94:	4420      	add	r0, r4
 801ac96:	f805 2c01 	strb.w	r2, [r5, #-1]
 801ac9a:	f300 0007 	ssat	r0, #8, r0
 801ac9e:	9a02      	ldr	r2, [sp, #8]
 801aca0:	f802 0c01 	strb.w	r0, [r2, #-1]
 801aca4:	e6e7      	b.n	801aa76 <st_sssa8_ch_nn_mat_mult_nt_t+0x446>
 801aca6:	46d9      	mov	r9, fp
 801aca8:	e670      	b.n	801a98c <st_sssa8_ch_nn_mat_mult_nt_t+0x35c>
 801acaa:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801acac:	f04f 0a00 	mov.w	sl, #0
 801acb0:	980c      	ldr	r0, [sp, #48]	; 0x30
 801acb2:	9301      	str	r3, [sp, #4]
 801acb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801acb6:	4604      	mov	r4, r0
 801acb8:	4619      	mov	r1, r3
 801acba:	e622      	b.n	801a902 <st_sssa8_ch_nn_mat_mult_nt_t+0x2d2>
 801acbc:	2301      	movs	r3, #1
 801acbe:	9309      	str	r3, [sp, #36]	; 0x24
 801acc0:	9b46      	ldr	r3, [sp, #280]	; 0x118
 801acc2:	2b00      	cmp	r3, #0
 801acc4:	f47f ad40 	bne.w	801a748 <st_sssa8_ch_nn_mat_mult_nt_t+0x118>
 801acc8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801acca:	9a42      	ldr	r2, [sp, #264]	; 0x108
 801accc:	eb03 0a02 	add.w	sl, r3, r2
 801acd0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801acd2:	2b00      	cmp	r3, #0
 801acd4:	f340 82b1 	ble.w	801b23a <st_sssa8_ch_nn_mat_mult_nt_t+0xc0a>
 801acd8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801acda:	4650      	mov	r0, sl
 801acdc:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 801acde:	18d5      	adds	r5, r2, r3
 801ace0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801ace2:	6811      	ldr	r1, [r2, #0]
 801ace4:	3210      	adds	r2, #16
 801ace6:	6804      	ldr	r4, [r0, #0]
 801ace8:	3340      	adds	r3, #64	; 0x40
 801acea:	fa2f f681 	sxtb16	r6, r1
 801acee:	3010      	adds	r0, #16
 801acf0:	f843 6c40 	str.w	r6, [r3, #-64]
 801acf4:	ea4f 2131 	mov.w	r1, r1, ror #8
 801acf8:	42aa      	cmp	r2, r5
 801acfa:	fa2f f181 	sxtb16	r1, r1
 801acfe:	f843 1c3c 	str.w	r1, [r3, #-60]
 801ad02:	ea4f 2134 	mov.w	r1, r4, ror #8
 801ad06:	fa2f f484 	sxtb16	r4, r4
 801ad0a:	fa2f f181 	sxtb16	r1, r1
 801ad0e:	f843 4c38 	str.w	r4, [r3, #-56]
 801ad12:	f843 1c34 	str.w	r1, [r3, #-52]
 801ad16:	f850 1c0c 	ldr.w	r1, [r0, #-12]
 801ad1a:	f852 4c0c 	ldr.w	r4, [r2, #-12]
 801ad1e:	ea4f 2631 	mov.w	r6, r1, ror #8
 801ad22:	fa2f f181 	sxtb16	r1, r1
 801ad26:	fa2f f686 	sxtb16	r6, r6
 801ad2a:	f843 1c28 	str.w	r1, [r3, #-40]
 801ad2e:	f843 6c24 	str.w	r6, [r3, #-36]
 801ad32:	ea4f 2634 	mov.w	r6, r4, ror #8
 801ad36:	fa2f f484 	sxtb16	r4, r4
 801ad3a:	f843 4c30 	str.w	r4, [r3, #-48]
 801ad3e:	fa2f f486 	sxtb16	r4, r6
 801ad42:	f843 4c2c 	str.w	r4, [r3, #-44]
 801ad46:	f852 4c08 	ldr.w	r4, [r2, #-8]
 801ad4a:	f850 1c08 	ldr.w	r1, [r0, #-8]
 801ad4e:	ea4f 2634 	mov.w	r6, r4, ror #8
 801ad52:	fa2f f484 	sxtb16	r4, r4
 801ad56:	fa2f f686 	sxtb16	r6, r6
 801ad5a:	f843 4c20 	str.w	r4, [r3, #-32]
 801ad5e:	ea4f 2431 	mov.w	r4, r1, ror #8
 801ad62:	f843 6c1c 	str.w	r6, [r3, #-28]
 801ad66:	fa2f f484 	sxtb16	r4, r4
 801ad6a:	fa2f f181 	sxtb16	r1, r1
 801ad6e:	f843 4c14 	str.w	r4, [r3, #-20]
 801ad72:	f843 1c18 	str.w	r1, [r3, #-24]
 801ad76:	f852 4c04 	ldr.w	r4, [r2, #-4]
 801ad7a:	f850 1c04 	ldr.w	r1, [r0, #-4]
 801ad7e:	ea4f 2634 	mov.w	r6, r4, ror #8
 801ad82:	fa2f f484 	sxtb16	r4, r4
 801ad86:	fa2f f686 	sxtb16	r6, r6
 801ad8a:	f843 4c10 	str.w	r4, [r3, #-16]
 801ad8e:	ea4f 2431 	mov.w	r4, r1, ror #8
 801ad92:	f843 6c0c 	str.w	r6, [r3, #-12]
 801ad96:	fa2f f484 	sxtb16	r4, r4
 801ad9a:	fa2f f181 	sxtb16	r1, r1
 801ad9e:	f843 4c04 	str.w	r4, [r3, #-4]
 801ada2:	f843 1c08 	str.w	r1, [r3, #-8]
 801ada6:	d19c      	bne.n	801ace2 <st_sssa8_ch_nn_mat_mult_nt_t+0x6b2>
 801ada8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801adaa:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801adac:	9925      	ldr	r1, [sp, #148]	; 0x94
 801adae:	449a      	add	sl, r3
 801adb0:	469c      	mov	ip, r3
 801adb2:	1857      	adds	r7, r2, r1
 801adb4:	9b42      	ldr	r3, [sp, #264]	; 0x108
 801adb6:	3b03      	subs	r3, #3
 801adb8:	4563      	cmp	r3, ip
 801adba:	f340 823c 	ble.w	801b236 <st_sssa8_ch_nn_mat_mult_nt_t+0xc06>
 801adbe:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801adc0:	463a      	mov	r2, r7
 801adc2:	4650      	mov	r0, sl
 801adc4:	eba3 030c 	sub.w	r3, r3, ip
 801adc8:	ea4f 0893 	mov.w	r8, r3, lsr #2
 801adcc:	f108 0e01 	add.w	lr, r8, #1
 801add0:	ea4f 098e 	mov.w	r9, lr, lsl #2
 801add4:	eb05 068e 	add.w	r6, r5, lr, lsl #2
 801add8:	f855 3b04 	ldr.w	r3, [r5], #4
 801addc:	3210      	adds	r2, #16
 801adde:	f850 1b04 	ldr.w	r1, [r0], #4
 801ade2:	fa2f f483 	sxtb16	r4, r3
 801ade6:	42b5      	cmp	r5, r6
 801ade8:	ea4f 2333 	mov.w	r3, r3, ror #8
 801adec:	fa2f f383 	sxtb16	r3, r3
 801adf0:	f842 3c0c 	str.w	r3, [r2, #-12]
 801adf4:	ea4f 2331 	mov.w	r3, r1, ror #8
 801adf8:	fa2f f181 	sxtb16	r1, r1
 801adfc:	f842 4c10 	str.w	r4, [r2, #-16]
 801ae00:	f842 1c08 	str.w	r1, [r2, #-8]
 801ae04:	fa2f f383 	sxtb16	r3, r3
 801ae08:	f842 3c04 	str.w	r3, [r2, #-4]
 801ae0c:	d1e4      	bne.n	801add8 <st_sssa8_ch_nn_mat_mult_nt_t+0x7a8>
 801ae0e:	f10c 0304 	add.w	r3, ip, #4
 801ae12:	44ca      	add	sl, r9
 801ae14:	eb07 170e 	add.w	r7, r7, lr, lsl #4
 801ae18:	eb03 0c88 	add.w	ip, r3, r8, lsl #2
 801ae1c:	9b42      	ldr	r3, [sp, #264]	; 0x108
 801ae1e:	4563      	cmp	r3, ip
 801ae20:	f77f ac92 	ble.w	801a748 <st_sssa8_ch_nn_mat_mult_nt_t+0x118>
 801ae24:	f996 3000 	ldrsb.w	r3, [r6]
 801ae28:	803b      	strh	r3, [r7, #0]
 801ae2a:	f10c 0301 	add.w	r3, ip, #1
 801ae2e:	f99a 2000 	ldrsb.w	r2, [sl]
 801ae32:	807a      	strh	r2, [r7, #2]
 801ae34:	9a42      	ldr	r2, [sp, #264]	; 0x108
 801ae36:	429a      	cmp	r2, r3
 801ae38:	f77f ac86 	ble.w	801a748 <st_sssa8_ch_nn_mat_mult_nt_t+0x118>
 801ae3c:	f996 3001 	ldrsb.w	r3, [r6, #1]
 801ae40:	80bb      	strh	r3, [r7, #4]
 801ae42:	f10c 0302 	add.w	r3, ip, #2
 801ae46:	f99a 2001 	ldrsb.w	r2, [sl, #1]
 801ae4a:	80fa      	strh	r2, [r7, #6]
 801ae4c:	9a42      	ldr	r2, [sp, #264]	; 0x108
 801ae4e:	429a      	cmp	r2, r3
 801ae50:	f77f ac7a 	ble.w	801a748 <st_sssa8_ch_nn_mat_mult_nt_t+0x118>
 801ae54:	f996 3002 	ldrsb.w	r3, [r6, #2]
 801ae58:	f10c 0c03 	add.w	ip, ip, #3
 801ae5c:	813b      	strh	r3, [r7, #8]
 801ae5e:	4594      	cmp	ip, r2
 801ae60:	f99a 3002 	ldrsb.w	r3, [sl, #2]
 801ae64:	817b      	strh	r3, [r7, #10]
 801ae66:	f6bf ac6f 	bge.w	801a748 <st_sssa8_ch_nn_mat_mult_nt_t+0x118>
 801ae6a:	f996 3003 	ldrsb.w	r3, [r6, #3]
 801ae6e:	81bb      	strh	r3, [r7, #12]
 801ae70:	f99a 3003 	ldrsb.w	r3, [sl, #3]
 801ae74:	81fb      	strh	r3, [r7, #14]
 801ae76:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801ae78:	2b00      	cmp	r3, #0
 801ae7a:	f43f ac69 	beq.w	801a750 <st_sssa8_ch_nn_mat_mult_nt_t+0x120>
 801ae7e:	982f      	ldr	r0, [sp, #188]	; 0xbc
 801ae80:	2800      	cmp	r0, #0
 801ae82:	f000 81cc 	beq.w	801b21e <st_sssa8_ch_nn_mat_mult_nt_t+0xbee>
 801ae86:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801ae88:	2300      	movs	r3, #0
 801ae8a:	f102 0110 	add.w	r1, r2, #16
 801ae8e:	461a      	mov	r2, r3
 801ae90:	f931 4c10 	ldrsh.w	r4, [r1, #-16]
 801ae94:	3801      	subs	r0, #1
 801ae96:	f101 0110 	add.w	r1, r1, #16
 801ae9a:	eba3 0304 	sub.w	r3, r3, r4
 801ae9e:	f931 4c18 	ldrsh.w	r4, [r1, #-24]
 801aea2:	eba2 0204 	sub.w	r2, r2, r4
 801aea6:	f931 4c1e 	ldrsh.w	r4, [r1, #-30]
 801aeaa:	eba3 0304 	sub.w	r3, r3, r4
 801aeae:	f931 4c16 	ldrsh.w	r4, [r1, #-22]
 801aeb2:	eba2 0204 	sub.w	r2, r2, r4
 801aeb6:	f931 4c1c 	ldrsh.w	r4, [r1, #-28]
 801aeba:	eba3 0304 	sub.w	r3, r3, r4
 801aebe:	f931 4c14 	ldrsh.w	r4, [r1, #-20]
 801aec2:	eba2 0204 	sub.w	r2, r2, r4
 801aec6:	f931 4c1a 	ldrsh.w	r4, [r1, #-26]
 801aeca:	eba3 0304 	sub.w	r3, r3, r4
 801aece:	f931 4c12 	ldrsh.w	r4, [r1, #-18]
 801aed2:	eba2 0204 	sub.w	r2, r2, r4
 801aed6:	d1db      	bne.n	801ae90 <st_sssa8_ch_nn_mat_mult_nt_t+0x860>
 801aed8:	9945      	ldr	r1, [sp, #276]	; 0x114
 801aeda:	9831      	ldr	r0, [sp, #196]	; 0xc4
 801aedc:	4401      	add	r1, r0
 801aede:	9c30      	ldr	r4, [sp, #192]	; 0xc0
 801aee0:	b1cc      	cbz	r4, 801af16 <st_sssa8_ch_nn_mat_mult_nt_t+0x8e6>
 801aee2:	f9b1 0000 	ldrsh.w	r0, [r1]
 801aee6:	2c01      	cmp	r4, #1
 801aee8:	eba3 0300 	sub.w	r3, r3, r0
 801aeec:	f9b1 0002 	ldrsh.w	r0, [r1, #2]
 801aef0:	eba2 0200 	sub.w	r2, r2, r0
 801aef4:	d00f      	beq.n	801af16 <st_sssa8_ch_nn_mat_mult_nt_t+0x8e6>
 801aef6:	f9b1 0004 	ldrsh.w	r0, [r1, #4]
 801aefa:	2c02      	cmp	r4, #2
 801aefc:	eba3 0300 	sub.w	r3, r3, r0
 801af00:	f9b1 0006 	ldrsh.w	r0, [r1, #6]
 801af04:	eba2 0200 	sub.w	r2, r2, r0
 801af08:	d005      	beq.n	801af16 <st_sssa8_ch_nn_mat_mult_nt_t+0x8e6>
 801af0a:	f9b1 0008 	ldrsh.w	r0, [r1, #8]
 801af0e:	f9b1 100a 	ldrsh.w	r1, [r1, #10]
 801af12:	1a1b      	subs	r3, r3, r0
 801af14:	1a52      	subs	r2, r2, r1
 801af16:	9943      	ldr	r1, [sp, #268]	; 0x10c
 801af18:	fb03 f101 	mul.w	r1, r3, r1
 801af1c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801af1e:	fb03 f202 	mul.w	r2, r3, r2
 801af22:	e417      	b.n	801a754 <st_sssa8_ch_nn_mat_mult_nt_t+0x124>
 801af24:	2301      	movs	r3, #1
 801af26:	9308      	str	r3, [sp, #32]
 801af28:	e400      	b.n	801a72c <st_sssa8_ch_nn_mat_mult_nt_t+0xfc>
 801af2a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801af2c:	2b00      	cmp	r3, #0
 801af2e:	f340 817c 	ble.w	801b22a <st_sssa8_ch_nn_mat_mult_nt_t+0xbfa>
 801af32:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801af34:	e9dd 250b 	ldrd	r2, r5, [sp, #44]	; 0x2c
 801af38:	eb0b 0003 	add.w	r0, fp, r3
 801af3c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801af3e:	f8db 1000 	ldr.w	r1, [fp]
 801af42:	fa2f f481 	sxtb16	r4, r1
 801af46:	fa2f f191 	sxtb16	r1, r1, ror #8
 801af4a:	681e      	ldr	r6, [r3, #0]
 801af4c:	fb24 5506 	smlad	r5, r4, r6, r5
 801af50:	685e      	ldr	r6, [r3, #4]
 801af52:	fb21 5606 	smlad	r6, r1, r6, r5
 801af56:	689d      	ldr	r5, [r3, #8]
 801af58:	fb24 2205 	smlad	r2, r4, r5, r2
 801af5c:	68dc      	ldr	r4, [r3, #12]
 801af5e:	fb21 2104 	smlad	r1, r1, r4, r2
 801af62:	f8db 2004 	ldr.w	r2, [fp, #4]
 801af66:	fa2f f482 	sxtb16	r4, r2
 801af6a:	fa2f f292 	sxtb16	r2, r2, ror #8
 801af6e:	691d      	ldr	r5, [r3, #16]
 801af70:	fb24 6505 	smlad	r5, r4, r5, r6
 801af74:	695e      	ldr	r6, [r3, #20]
 801af76:	fb22 5606 	smlad	r6, r2, r6, r5
 801af7a:	699d      	ldr	r5, [r3, #24]
 801af7c:	fb24 1105 	smlad	r1, r4, r5, r1
 801af80:	69dc      	ldr	r4, [r3, #28]
 801af82:	fb22 1104 	smlad	r1, r2, r4, r1
 801af86:	f8db 2008 	ldr.w	r2, [fp, #8]
 801af8a:	fa2f f482 	sxtb16	r4, r2
 801af8e:	fa2f f292 	sxtb16	r2, r2, ror #8
 801af92:	6a1d      	ldr	r5, [r3, #32]
 801af94:	fb24 6505 	smlad	r5, r4, r5, r6
 801af98:	6a5e      	ldr	r6, [r3, #36]	; 0x24
 801af9a:	fb22 5606 	smlad	r6, r2, r6, r5
 801af9e:	6a9d      	ldr	r5, [r3, #40]	; 0x28
 801afa0:	fb24 1105 	smlad	r1, r4, r5, r1
 801afa4:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 801afa6:	fb22 1104 	smlad	r1, r2, r4, r1
 801afaa:	f8db 200c 	ldr.w	r2, [fp, #12]
 801afae:	3340      	adds	r3, #64	; 0x40
 801afb0:	f853 5c10 	ldr.w	r5, [r3, #-16]
 801afb4:	f10b 0b10 	add.w	fp, fp, #16
 801afb8:	f853 ec0c 	ldr.w	lr, [r3, #-12]
 801afbc:	f853 cc08 	ldr.w	ip, [r3, #-8]
 801afc0:	f853 7c04 	ldr.w	r7, [r3, #-4]
 801afc4:	fa2f f482 	sxtb16	r4, r2
 801afc8:	fa2f f292 	sxtb16	r2, r2, ror #8
 801afcc:	fb24 6505 	smlad	r5, r4, r5, r6
 801afd0:	fb22 550e 	smlad	r5, r2, lr, r5
 801afd4:	fb24 110c 	smlad	r1, r4, ip, r1
 801afd8:	fb22 1207 	smlad	r2, r2, r7, r1
 801afdc:	4583      	cmp	fp, r0
 801afde:	d1ae      	bne.n	801af3e <st_sssa8_ch_nn_mat_mult_nt_t+0x90e>
 801afe0:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801afe2:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 801afe6:	e9cd 250b 	strd	r2, r5, [sp, #44]	; 0x2c
 801afea:	9a25      	ldr	r2, [sp, #148]	; 0x94
 801afec:	eb03 0e02 	add.w	lr, r3, r2
 801aff0:	9b42      	ldr	r3, [sp, #264]	; 0x108
 801aff2:	3b03      	subs	r3, #3
 801aff4:	4543      	cmp	r3, r8
 801aff6:	f340 8116 	ble.w	801b226 <st_sssa8_ch_nn_mat_mult_nt_t+0xbf6>
 801affa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801affc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 801affe:	eba3 0a08 	sub.w	sl, r3, r8
 801b002:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801b004:	4673      	mov	r3, lr
 801b006:	f8cd e008 	str.w	lr, [sp, #8]
 801b00a:	ea4f 0a9a 	mov.w	sl, sl, lsr #2
 801b00e:	f10a 0901 	add.w	r9, sl, #1
 801b012:	eb00 0c89 	add.w	ip, r0, r9, lsl #2
 801b016:	681c      	ldr	r4, [r3, #0]
 801b018:	3310      	adds	r3, #16
 801b01a:	f850 2b04 	ldr.w	r2, [r0], #4
 801b01e:	f853 bc0c 	ldr.w	fp, [r3, #-12]
 801b022:	f853 ec08 	ldr.w	lr, [r3, #-8]
 801b026:	f853 7c04 	ldr.w	r7, [r3, #-4]
 801b02a:	fa2f f182 	sxtb16	r1, r2
 801b02e:	fa2f f292 	sxtb16	r2, r2, ror #8
 801b032:	fb21 6604 	smlad	r6, r1, r4, r6
 801b036:	fb22 660b 	smlad	r6, r2, fp, r6
 801b03a:	fb21 550e 	smlad	r5, r1, lr, r5
 801b03e:	fb22 5507 	smlad	r5, r2, r7, r5
 801b042:	4560      	cmp	r0, ip
 801b044:	d1e7      	bne.n	801b016 <st_sssa8_ch_nn_mat_mult_nt_t+0x9e6>
 801b046:	f8dd e008 	ldr.w	lr, [sp, #8]
 801b04a:	f108 0804 	add.w	r8, r8, #4
 801b04e:	950b      	str	r5, [sp, #44]	; 0x2c
 801b050:	eb0e 1e09 	add.w	lr, lr, r9, lsl #4
 801b054:	960c      	str	r6, [sp, #48]	; 0x30
 801b056:	eb08 088a 	add.w	r8, r8, sl, lsl #2
 801b05a:	9b42      	ldr	r3, [sp, #264]	; 0x108
 801b05c:	4543      	cmp	r3, r8
 801b05e:	dd40      	ble.n	801b0e2 <st_sssa8_ch_nn_mat_mult_nt_t+0xab2>
 801b060:	f99c 3000 	ldrsb.w	r3, [ip]
 801b064:	f8be 2000 	ldrh.w	r2, [lr]
 801b068:	990c      	ldr	r1, [sp, #48]	; 0x30
 801b06a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 801b06c:	fb12 1103 	smlabb	r1, r2, r3, r1
 801b070:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801b074:	fb12 0003 	smlabb	r0, r2, r3, r0
 801b078:	f108 0301 	add.w	r3, r8, #1
 801b07c:	9a42      	ldr	r2, [sp, #264]	; 0x108
 801b07e:	910c      	str	r1, [sp, #48]	; 0x30
 801b080:	429a      	cmp	r2, r3
 801b082:	900b      	str	r0, [sp, #44]	; 0x2c
 801b084:	dd2d      	ble.n	801b0e2 <st_sssa8_ch_nn_mat_mult_nt_t+0xab2>
 801b086:	f99c 3001 	ldrsb.w	r3, [ip, #1]
 801b08a:	f8be 2004 	ldrh.w	r2, [lr, #4]
 801b08e:	fb12 1103 	smlabb	r1, r2, r3, r1
 801b092:	f8be 2006 	ldrh.w	r2, [lr, #6]
 801b096:	fb12 0003 	smlabb	r0, r2, r3, r0
 801b09a:	f108 0302 	add.w	r3, r8, #2
 801b09e:	9a42      	ldr	r2, [sp, #264]	; 0x108
 801b0a0:	910c      	str	r1, [sp, #48]	; 0x30
 801b0a2:	429a      	cmp	r2, r3
 801b0a4:	900b      	str	r0, [sp, #44]	; 0x2c
 801b0a6:	dd1c      	ble.n	801b0e2 <st_sssa8_ch_nn_mat_mult_nt_t+0xab2>
 801b0a8:	f99c 3002 	ldrsb.w	r3, [ip, #2]
 801b0ac:	f108 0803 	add.w	r8, r8, #3
 801b0b0:	f8be 2008 	ldrh.w	r2, [lr, #8]
 801b0b4:	fb12 1103 	smlabb	r1, r2, r3, r1
 801b0b8:	f8be 200a 	ldrh.w	r2, [lr, #10]
 801b0bc:	fb12 0003 	smlabb	r0, r2, r3, r0
 801b0c0:	9b42      	ldr	r3, [sp, #264]	; 0x108
 801b0c2:	910c      	str	r1, [sp, #48]	; 0x30
 801b0c4:	4543      	cmp	r3, r8
 801b0c6:	900b      	str	r0, [sp, #44]	; 0x2c
 801b0c8:	dd0b      	ble.n	801b0e2 <st_sssa8_ch_nn_mat_mult_nt_t+0xab2>
 801b0ca:	f99c 3003 	ldrsb.w	r3, [ip, #3]
 801b0ce:	f8be 200c 	ldrh.w	r2, [lr, #12]
 801b0d2:	fb12 1203 	smlabb	r2, r2, r3, r1
 801b0d6:	920c      	str	r2, [sp, #48]	; 0x30
 801b0d8:	f8be 200e 	ldrh.w	r2, [lr, #14]
 801b0dc:	fb12 0303 	smlabb	r3, r2, r3, r0
 801b0e0:	930b      	str	r3, [sp, #44]	; 0x2c
 801b0e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801b0e4:	f933 1c02 	ldrsh.w	r1, [r3, #-2]
 801b0e8:	2915      	cmp	r1, #21
 801b0ea:	dd3d      	ble.n	801b168 <st_sssa8_ch_nn_mat_mult_nt_t+0xb38>
 801b0ec:	1e8a      	subs	r2, r1, #2
 801b0ee:	2301      	movs	r3, #1
 801b0f0:	3901      	subs	r1, #1
 801b0f2:	980c      	ldr	r0, [sp, #48]	; 0x30
 801b0f4:	fa03 f202 	lsl.w	r2, r3, r2
 801b0f8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801b0fa:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801b0fe:	fb50 2303 	smmla	r3, r0, r3, r2
 801b102:	fa43 f101 	asr.w	r1, r3, r1
 801b106:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801b108:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801b10c:	440b      	add	r3, r1
 801b10e:	f303 0307 	ssat	r3, #8, r3
 801b112:	9a01      	ldr	r2, [sp, #4]
 801b114:	7013      	strb	r3, [r2, #0]
 801b116:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801b118:	f9b3 1000 	ldrsh.w	r1, [r3]
 801b11c:	2915      	cmp	r1, #21
 801b11e:	dd13      	ble.n	801b148 <st_sssa8_ch_nn_mat_mult_nt_t+0xb18>
 801b120:	1e8a      	subs	r2, r1, #2
 801b122:	2301      	movs	r3, #1
 801b124:	3901      	subs	r1, #1
 801b126:	980b      	ldr	r0, [sp, #44]	; 0x2c
 801b128:	fa03 f202 	lsl.w	r2, r3, r2
 801b12c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801b12e:	681b      	ldr	r3, [r3, #0]
 801b130:	fb50 2303 	smmla	r3, r0, r3, r2
 801b134:	fa43 f101 	asr.w	r1, r3, r1
 801b138:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801b13a:	681b      	ldr	r3, [r3, #0]
 801b13c:	440b      	add	r3, r1
 801b13e:	f303 0307 	ssat	r3, #8, r3
 801b142:	9a01      	ldr	r2, [sp, #4]
 801b144:	7053      	strb	r3, [r2, #1]
 801b146:	e4c5      	b.n	801aad4 <st_sssa8_ch_nn_mat_mult_nt_t+0x4a4>
 801b148:	2900      	cmp	r1, #0
 801b14a:	dd56      	ble.n	801b1fa <st_sssa8_ch_nn_mat_mult_nt_t+0xbca>
 801b14c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801b14e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801b150:	0058      	lsls	r0, r3, #1
 801b152:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801b154:	6812      	ldr	r2, [r2, #0]
 801b156:	681b      	ldr	r3, [r3, #0]
 801b158:	fb50 2303 	smmla	r3, r0, r3, r2
 801b15c:	410b      	asrs	r3, r1
 801b15e:	f303 0307 	ssat	r3, #8, r3
 801b162:	9a01      	ldr	r2, [sp, #4]
 801b164:	7053      	strb	r3, [r2, #1]
 801b166:	e4b5      	b.n	801aad4 <st_sssa8_ch_nn_mat_mult_nt_t+0x4a4>
 801b168:	2900      	cmp	r1, #0
 801b16a:	dd32      	ble.n	801b1d2 <st_sssa8_ch_nn_mat_mult_nt_t+0xba2>
 801b16c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801b16e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801b170:	0058      	lsls	r0, r3, #1
 801b172:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801b174:	f852 2c04 	ldr.w	r2, [r2, #-4]
 801b178:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801b17c:	fb50 2303 	smmla	r3, r0, r3, r2
 801b180:	410b      	asrs	r3, r1
 801b182:	f303 0307 	ssat	r3, #8, r3
 801b186:	9a01      	ldr	r2, [sp, #4]
 801b188:	7013      	strb	r3, [r2, #0]
 801b18a:	e7c4      	b.n	801b116 <st_sssa8_ch_nn_mat_mult_nt_t+0xae6>
 801b18c:	f8dd b09c 	ldr.w	fp, [sp, #156]	; 0x9c
 801b190:	e49c      	b.n	801aacc <st_sssa8_ch_nn_mat_mult_nt_t+0x49c>
 801b192:	f1bc 0f00 	cmp.w	ip, #0
 801b196:	dd0c      	ble.n	801b1b2 <st_sssa8_ch_nn_mat_mult_nt_t+0xb82>
 801b198:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 801b19c:	682e      	ldr	r6, [r5, #0]
 801b19e:	6827      	ldr	r7, [r4, #0]
 801b1a0:	fb5a 7706 	smmla	r7, sl, r6, r7
 801b1a4:	fa47 f60c 	asr.w	r6, r7, ip
 801b1a8:	f306 0607 	ssat	r6, #8, r6
 801b1ac:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 801b1ae:	54be      	strb	r6, [r7, r2]
 801b1b0:	e507      	b.n	801abc2 <st_sssa8_ch_nn_mat_mult_nt_t+0x592>
 801b1b2:	f1cc 0c01 	rsb	ip, ip, #1
 801b1b6:	fa07 f70c 	lsl.w	r7, r7, ip
 801b1ba:	f307 071f 	ssat	r7, #32, r7
 801b1be:	682e      	ldr	r6, [r5, #0]
 801b1c0:	fb57 f716 	smmulr	r7, r7, r6
 801b1c4:	6826      	ldr	r6, [r4, #0]
 801b1c6:	443e      	add	r6, r7
 801b1c8:	f306 0607 	ssat	r6, #8, r6
 801b1cc:	9f2e      	ldr	r7, [sp, #184]	; 0xb8
 801b1ce:	54be      	strb	r6, [r7, r2]
 801b1d0:	e4f7      	b.n	801abc2 <st_sssa8_ch_nn_mat_mult_nt_t+0x592>
 801b1d2:	f1c1 0101 	rsb	r1, r1, #1
 801b1d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801b1d8:	408a      	lsls	r2, r1
 801b1da:	f302 021f 	ssat	r2, #32, r2
 801b1de:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801b1e0:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801b1e4:	fb52 f213 	smmulr	r2, r2, r3
 801b1e8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801b1ea:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801b1ee:	4413      	add	r3, r2
 801b1f0:	f303 0307 	ssat	r3, #8, r3
 801b1f4:	9a01      	ldr	r2, [sp, #4]
 801b1f6:	7013      	strb	r3, [r2, #0]
 801b1f8:	e78d      	b.n	801b116 <st_sssa8_ch_nn_mat_mult_nt_t+0xae6>
 801b1fa:	f1c1 0101 	rsb	r1, r1, #1
 801b1fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801b200:	408a      	lsls	r2, r1
 801b202:	f302 021f 	ssat	r2, #32, r2
 801b206:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801b208:	681b      	ldr	r3, [r3, #0]
 801b20a:	fb52 f213 	smmulr	r2, r2, r3
 801b20e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801b210:	681b      	ldr	r3, [r3, #0]
 801b212:	4413      	add	r3, r2
 801b214:	f303 0307 	ssat	r3, #8, r3
 801b218:	9a01      	ldr	r2, [sp, #4]
 801b21a:	7053      	strb	r3, [r2, #1]
 801b21c:	e45a      	b.n	801aad4 <st_sssa8_ch_nn_mat_mult_nt_t+0x4a4>
 801b21e:	4602      	mov	r2, r0
 801b220:	9945      	ldr	r1, [sp, #276]	; 0x114
 801b222:	4603      	mov	r3, r0
 801b224:	e65b      	b.n	801aede <st_sssa8_ch_nn_mat_mult_nt_t+0x8ae>
 801b226:	4684      	mov	ip, r0
 801b228:	e717      	b.n	801b05a <st_sssa8_ch_nn_mat_mult_nt_t+0xa2a>
 801b22a:	4658      	mov	r0, fp
 801b22c:	f8dd e114 	ldr.w	lr, [sp, #276]	; 0x114
 801b230:	f04f 0800 	mov.w	r8, #0
 801b234:	e6dc      	b.n	801aff0 <st_sssa8_ch_nn_mat_mult_nt_t+0x9c0>
 801b236:	462e      	mov	r6, r5
 801b238:	e5f0      	b.n	801ae1c <st_sssa8_ch_nn_mat_mult_nt_t+0x7ec>
 801b23a:	9f45      	ldr	r7, [sp, #276]	; 0x114
 801b23c:	9d23      	ldr	r5, [sp, #140]	; 0x8c
 801b23e:	f8dd c118 	ldr.w	ip, [sp, #280]	; 0x118
 801b242:	e5b7      	b.n	801adb4 <st_sssa8_ch_nn_mat_mult_nt_t+0x784>

0801b244 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t>:
 801b244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b248:	b0c9      	sub	sp, #292	; 0x124
 801b24a:	469c      	mov	ip, r3
 801b24c:	4696      	mov	lr, r2
 801b24e:	902c      	str	r0, [sp, #176]	; 0xb0
 801b250:	9329      	str	r3, [sp, #164]	; 0xa4
 801b252:	9855      	ldr	r0, [sp, #340]	; 0x154
 801b254:	f8bd 316c 	ldrh.w	r3, [sp, #364]	; 0x16c
 801b258:	f8bd 6164 	ldrh.w	r6, [sp, #356]	; 0x164
 801b25c:	fb00 f003 	mul.w	r0, r0, r3
 801b260:	9b54      	ldr	r3, [sp, #336]	; 0x150
 801b262:	f8bd 7170 	ldrh.w	r7, [sp, #368]	; 0x170
 801b266:	9245      	str	r2, [sp, #276]	; 0x114
 801b268:	9631      	str	r6, [sp, #196]	; 0xc4
 801b26a:	f8bd 215c 	ldrh.w	r2, [sp, #348]	; 0x15c
 801b26e:	f8bd 6168 	ldrh.w	r6, [sp, #360]	; 0x168
 801b272:	9134      	str	r1, [sp, #208]	; 0xd0
 801b274:	9006      	str	r0, [sp, #24]
 801b276:	923a      	str	r2, [sp, #232]	; 0xe8
 801b278:	962e      	str	r6, [sp, #184]	; 0xb8
 801b27a:	9709      	str	r7, [sp, #36]	; 0x24
 801b27c:	e9dd 455f 	ldrd	r4, r5, [sp, #380]	; 0x17c
 801b280:	2d00      	cmp	r5, #0
 801b282:	bf18      	it	ne
 801b284:	462c      	movne	r4, r5
 801b286:	f8bd 5160 	ldrh.w	r5, [sp, #352]	; 0x160
 801b28a:	2b01      	cmp	r3, #1
 801b28c:	945f      	str	r4, [sp, #380]	; 0x17c
 801b28e:	f8bd 4158 	ldrh.w	r4, [sp, #344]	; 0x158
 801b292:	952d      	str	r5, [sp, #180]	; 0xb4
 801b294:	9446      	str	r4, [sp, #280]	; 0x118
 801b296:	f340 82b4 	ble.w	801b802 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x5be>
 801b29a:	3b02      	subs	r3, #2
 801b29c:	1eaa      	subs	r2, r5, #2
 801b29e:	9d55      	ldr	r5, [sp, #340]	; 0x154
 801b2a0:	4688      	mov	r8, r1
 801b2a2:	085b      	lsrs	r3, r3, #1
 801b2a4:	f1a0 0110 	sub.w	r1, r0, #16
 801b2a8:	fb05 f404 	mul.w	r4, r5, r4
 801b2ac:	f000 0503 	and.w	r5, r0, #3
 801b2b0:	3301      	adds	r3, #1
 801b2b2:	9143      	str	r1, [sp, #268]	; 0x10c
 801b2b4:	9537      	str	r5, [sp, #220]	; 0xdc
 801b2b6:	0852      	lsrs	r2, r2, #1
 801b2b8:	9d54      	ldr	r5, [sp, #336]	; 0x150
 801b2ba:	fb00 f707 	mul.w	r7, r0, r7
 801b2be:	9339      	str	r3, [sp, #228]	; 0xe4
 801b2c0:	090b      	lsrs	r3, r1, #4
 801b2c2:	1081      	asrs	r1, r0, #2
 801b2c4:	9414      	str	r4, [sp, #80]	; 0x50
 801b2c6:	973b      	str	r7, [sp, #236]	; 0xec
 801b2c8:	3301      	adds	r3, #1
 801b2ca:	9136      	str	r1, [sp, #216]	; 0xd8
 801b2cc:	0069      	lsls	r1, r5, #1
 801b2ce:	460d      	mov	r5, r1
 801b2d0:	9121      	str	r1, [sp, #132]	; 0x84
 801b2d2:	fb02 f104 	mul.w	r1, r2, r4
 801b2d6:	fb02 5505 	mla	r5, r2, r5, r5
 801b2da:	9542      	str	r5, [sp, #264]	; 0x108
 801b2dc:	004d      	lsls	r5, r1, #1
 801b2de:	9936      	ldr	r1, [sp, #216]	; 0xd8
 801b2e0:	9541      	str	r5, [sp, #260]	; 0x104
 801b2e2:	f06f 0503 	mvn.w	r5, #3
 801b2e6:	1b2d      	subs	r5, r5, r4
 801b2e8:	9513      	str	r5, [sp, #76]	; 0x4c
 801b2ea:	1f25      	subs	r5, r4, #4
 801b2ec:	0064      	lsls	r4, r4, #1
 801b2ee:	9511      	str	r5, [sp, #68]	; 0x44
 801b2f0:	941f      	str	r4, [sp, #124]	; 0x7c
 801b2f2:	007c      	lsls	r4, r7, #1
 801b2f4:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
 801b2f6:	9438      	str	r4, [sp, #224]	; 0xe0
 801b2f8:	00bc      	lsls	r4, r7, #2
 801b2fa:	f105 39ff 	add.w	r9, r5, #4294967295
 801b2fe:	f005 0501 	and.w	r5, r5, #1
 801b302:	943d      	str	r4, [sp, #244]	; 0xf4
 801b304:	1a34      	subs	r4, r6, r0
 801b306:	f8cd 9078 	str.w	r9, [sp, #120]	; 0x78
 801b30a:	f1a0 090f 	sub.w	r9, r0, #15
 801b30e:	940b      	str	r4, [sp, #44]	; 0x2c
 801b310:	9c53      	ldr	r4, [sp, #332]	; 0x14c
 801b312:	9839      	ldr	r0, [sp, #228]	; 0xe4
 801b314:	3402      	adds	r4, #2
 801b316:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 801b31a:	eb0c 0040 	add.w	r0, ip, r0, lsl #1
 801b31e:	953c      	str	r5, [sp, #240]	; 0xf0
 801b320:	942b      	str	r4, [sp, #172]	; 0xac
 801b322:	9c52      	ldr	r4, [sp, #328]	; 0x148
 801b324:	9044      	str	r0, [sp, #272]	; 0x110
 801b326:	0108      	lsls	r0, r1, #4
 801b328:	3404      	adds	r4, #4
 801b32a:	903f      	str	r0, [sp, #252]	; 0xfc
 801b32c:	9427      	str	r4, [sp, #156]	; 0x9c
 801b32e:	9c5e      	ldr	r4, [sp, #376]	; 0x178
 801b330:	3404      	adds	r4, #4
 801b332:	9428      	str	r4, [sp, #160]	; 0xa0
 801b334:	4674      	mov	r4, lr
 801b336:	3404      	adds	r4, #4
 801b338:	9433      	str	r4, [sp, #204]	; 0xcc
 801b33a:	9937      	ldr	r1, [sp, #220]	; 0xdc
 801b33c:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
 801b33e:	0088      	lsls	r0, r1, #2
 801b340:	f8cd 80c8 	str.w	r8, [sp, #200]	; 0xc8
 801b344:	fb06 f202 	mul.w	r2, r6, r2
 801b348:	9040      	str	r0, [sp, #256]	; 0x100
 801b34a:	923e      	str	r2, [sp, #248]	; 0xf8
 801b34c:	011a      	lsls	r2, r3, #4
 801b34e:	019b      	lsls	r3, r3, #6
 801b350:	920f      	str	r2, [sp, #60]	; 0x3c
 801b352:	9310      	str	r3, [sp, #64]	; 0x40
 801b354:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 801b356:	f932 3c02 	ldrsh.w	r3, [r2, #-2]
 801b35a:	f9b2 2000 	ldrsh.w	r2, [r2]
 801b35e:	2b15      	cmp	r3, #21
 801b360:	9320      	str	r3, [sp, #128]	; 0x80
 801b362:	921d      	str	r2, [sp, #116]	; 0x74
 801b364:	9a27      	ldr	r2, [sp, #156]	; 0x9c
 801b366:	f852 1c04 	ldr.w	r1, [r2, #-4]
 801b36a:	6812      	ldr	r2, [r2, #0]
 801b36c:	9122      	str	r1, [sp, #136]	; 0x88
 801b36e:	9223      	str	r2, [sp, #140]	; 0x8c
 801b370:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 801b372:	f852 1c04 	ldr.w	r1, [r2, #-4]
 801b376:	6812      	ldr	r2, [r2, #0]
 801b378:	9124      	str	r1, [sp, #144]	; 0x90
 801b37a:	9225      	str	r2, [sp, #148]	; 0x94
 801b37c:	f300 8522 	bgt.w	801bdc4 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xb80>
 801b380:	2b00      	cmp	r3, #0
 801b382:	bfcc      	ite	gt
 801b384:	2300      	movgt	r3, #0
 801b386:	2301      	movle	r3, #1
 801b388:	425b      	negs	r3, r3
 801b38a:	9319      	str	r3, [sp, #100]	; 0x64
 801b38c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801b38e:	2b15      	cmp	r3, #21
 801b390:	f300 84aa 	bgt.w	801bce8 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xaa4>
 801b394:	2b00      	cmp	r3, #0
 801b396:	bfcc      	ite	gt
 801b398:	2300      	movgt	r3, #0
 801b39a:	2301      	movle	r3, #1
 801b39c:	425b      	negs	r3, r3
 801b39e:	931a      	str	r3, [sp, #104]	; 0x68
 801b3a0:	9b60      	ldr	r3, [sp, #384]	; 0x180
 801b3a2:	2b00      	cmp	r3, #0
 801b3a4:	f000 84a6 	beq.w	801bcf4 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xab0>
 801b3a8:	9b5d      	ldr	r3, [sp, #372]	; 0x174
 801b3aa:	2b00      	cmp	r3, #0
 801b3ac:	f040 84b0 	bne.w	801bd10 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xacc>
 801b3b0:	461c      	mov	r4, r3
 801b3b2:	9933      	ldr	r1, [sp, #204]	; 0xcc
 801b3b4:	f851 2c04 	ldr.w	r2, [r1, #-4]
 801b3b8:	18a2      	adds	r2, r4, r2
 801b3ba:	921b      	str	r2, [sp, #108]	; 0x6c
 801b3bc:	680a      	ldr	r2, [r1, #0]
 801b3be:	4413      	add	r3, r2
 801b3c0:	931c      	str	r3, [sp, #112]	; 0x70
 801b3c2:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 801b3c4:	2b00      	cmp	r3, #0
 801b3c6:	f000 81f8 	beq.w	801b7ba <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x576>
 801b3ca:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801b3cc:	2301      	movs	r3, #1
 801b3ce:	2100      	movs	r1, #0
 801b3d0:	3a02      	subs	r2, #2
 801b3d2:	912a      	str	r1, [sp, #168]	; 0xa8
 801b3d4:	fa03 f202 	lsl.w	r2, r3, r2
 801b3d8:	9135      	str	r1, [sp, #212]	; 0xd4
 801b3da:	922f      	str	r2, [sp, #188]	; 0xbc
 801b3dc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801b3de:	3a02      	subs	r2, #2
 801b3e0:	4093      	lsls	r3, r2
 801b3e2:	9a43      	ldr	r2, [sp, #268]	; 0x10c
 801b3e4:	9330      	str	r3, [sp, #192]	; 0xc0
 801b3e6:	f022 020f 	bic.w	r2, r2, #15
 801b3ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801b3ec:	3314      	adds	r3, #20
 801b3ee:	4413      	add	r3, r2
 801b3f0:	9312      	str	r3, [sp, #72]	; 0x48
 801b3f2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 801b3f4:	9305      	str	r3, [sp, #20]
 801b3f6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 801b3f8:	9326      	str	r3, [sp, #152]	; 0x98
 801b3fa:	9b54      	ldr	r3, [sp, #336]	; 0x150
 801b3fc:	3301      	adds	r3, #1
 801b3fe:	9347      	str	r3, [sp, #284]	; 0x11c
 801b400:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801b402:	2b00      	cmp	r3, #0
 801b404:	f340 81ca 	ble.w	801b79c <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x558>
 801b408:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801b40a:	1c5a      	adds	r2, r3, #1
 801b40c:	9216      	str	r2, [sp, #88]	; 0x58
 801b40e:	9a47      	ldr	r2, [sp, #284]	; 0x11c
 801b410:	4413      	add	r3, r2
 801b412:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 801b414:	9315      	str	r3, [sp, #84]	; 0x54
 801b416:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 801b418:	4413      	add	r3, r2
 801b41a:	9317      	str	r3, [sp, #92]	; 0x5c
 801b41c:	2300      	movs	r3, #0
 801b41e:	9318      	str	r3, [sp, #96]	; 0x60
 801b420:	9b06      	ldr	r3, [sp, #24]
 801b422:	3b03      	subs	r3, #3
 801b424:	930c      	str	r3, [sp, #48]	; 0x30
 801b426:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801b428:	f8dd b05c 	ldr.w	fp, [sp, #92]	; 0x5c
 801b42c:	2b00      	cmp	r3, #0
 801b42e:	f000 82f0 	beq.w	801ba12 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x7ce>
 801b432:	2100      	movs	r1, #0
 801b434:	9b5f      	ldr	r3, [sp, #380]	; 0x17c
 801b436:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801b438:	9105      	str	r1, [sp, #20]
 801b43a:	9914      	ldr	r1, [sp, #80]	; 0x50
 801b43c:	4692      	mov	sl, r2
 801b43e:	9304      	str	r3, [sp, #16]
 801b440:	3104      	adds	r1, #4
 801b442:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 801b444:	910d      	str	r1, [sp, #52]	; 0x34
 801b446:	469c      	mov	ip, r3
 801b448:	9906      	ldr	r1, [sp, #24]
 801b44a:	3904      	subs	r1, #4
 801b44c:	910e      	str	r1, [sp, #56]	; 0x38
 801b44e:	990a      	ldr	r1, [sp, #40]	; 0x28
 801b450:	2900      	cmp	r1, #0
 801b452:	f340 8272 	ble.w	801b93a <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x6f6>
 801b456:	990d      	ldr	r1, [sp, #52]	; 0x34
 801b458:	f8cd b01c 	str.w	fp, [sp, #28]
 801b45c:	eb0b 0501 	add.w	r5, fp, r1
 801b460:	9912      	ldr	r1, [sp, #72]	; 0x48
 801b462:	9c04      	ldr	r4, [sp, #16]
 801b464:	4459      	add	r1, fp
 801b466:	f8dd b04c 	ldr.w	fp, [sp, #76]	; 0x4c
 801b46a:	9103      	str	r1, [sp, #12]
 801b46c:	f85b 6005 	ldr.w	r6, [fp, r5]
 801b470:	eb0b 0705 	add.w	r7, fp, r5
 801b474:	6821      	ldr	r1, [r4, #0]
 801b476:	f8d4 8004 	ldr.w	r8, [r4, #4]
 801b47a:	f8d4 9008 	ldr.w	r9, [r4, #8]
 801b47e:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 801b482:	fa2f f086 	sxtb16	r0, r6
 801b486:	fa2f f696 	sxtb16	r6, r6, ror #8
 801b48a:	fb20 2201 	smlad	r2, r0, r1, r2
 801b48e:	fb26 2208 	smlad	r2, r6, r8, r2
 801b492:	fb20 3009 	smlad	r0, r0, r9, r3
 801b496:	fb26 000e 	smlad	r0, r6, lr, r0
 801b49a:	f855 3c04 	ldr.w	r3, [r5, #-4]
 801b49e:	fa2f f683 	sxtb16	r6, r3
 801b4a2:	fa2f f393 	sxtb16	r3, r3, ror #8
 801b4a6:	fb26 a101 	smlad	r1, r6, r1, sl
 801b4aa:	fb26 cc09 	smlad	ip, r6, r9, ip
 801b4ae:	fb23 1108 	smlad	r1, r3, r8, r1
 801b4b2:	f8d4 8010 	ldr.w	r8, [r4, #16]
 801b4b6:	f8d4 a014 	ldr.w	sl, [r4, #20]
 801b4ba:	fb23 ce0e 	smlad	lr, r3, lr, ip
 801b4be:	f8d7 c004 	ldr.w	ip, [r7, #4]
 801b4c2:	69a3      	ldr	r3, [r4, #24]
 801b4c4:	f8d4 901c 	ldr.w	r9, [r4, #28]
 801b4c8:	fa2f f68c 	sxtb16	r6, ip
 801b4cc:	fa2f fc9c 	sxtb16	ip, ip, ror #8
 801b4d0:	fb26 2208 	smlad	r2, r6, r8, r2
 801b4d4:	fb2c 220a 	smlad	r2, ip, sl, r2
 801b4d8:	fb26 0603 	smlad	r6, r6, r3, r0
 801b4dc:	fb2c 6609 	smlad	r6, ip, r9, r6
 801b4e0:	6828      	ldr	r0, [r5, #0]
 801b4e2:	fa2f fc80 	sxtb16	ip, r0
 801b4e6:	fa2f f090 	sxtb16	r0, r0, ror #8
 801b4ea:	fb2c 1808 	smlad	r8, ip, r8, r1
 801b4ee:	fb2c ee03 	smlad	lr, ip, r3, lr
 801b4f2:	fb20 880a 	smlad	r8, r0, sl, r8
 801b4f6:	f8d4 a020 	ldr.w	sl, [r4, #32]
 801b4fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801b4fc:	fb20 e909 	smlad	r9, r0, r9, lr
 801b500:	68b9      	ldr	r1, [r7, #8]
 801b502:	f8d4 e028 	ldr.w	lr, [r4, #40]	; 0x28
 801b506:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 801b508:	fa2f fc81 	sxtb16	ip, r1
 801b50c:	fa2f f191 	sxtb16	r1, r1, ror #8
 801b510:	fb2c 220a 	smlad	r2, ip, sl, r2
 801b514:	fb21 2203 	smlad	r2, r1, r3, r2
 801b518:	fb2c 6c0e 	smlad	ip, ip, lr, r6
 801b51c:	fb21 c100 	smlad	r1, r1, r0, ip
 801b520:	686e      	ldr	r6, [r5, #4]
 801b522:	fa2f fc86 	sxtb16	ip, r6
 801b526:	fa2f f696 	sxtb16	r6, r6, ror #8
 801b52a:	fb2c 8a0a 	smlad	sl, ip, sl, r8
 801b52e:	fb2c 990e 	smlad	r9, ip, lr, r9
 801b532:	fb26 a803 	smlad	r8, r6, r3, sl
 801b536:	f8d4 e030 	ldr.w	lr, [r4, #48]	; 0x30
 801b53a:	f8d4 a034 	ldr.w	sl, [r4, #52]	; 0x34
 801b53e:	fb26 9000 	smlad	r0, r6, r0, r9
 801b542:	68fb      	ldr	r3, [r7, #12]
 801b544:	3440      	adds	r4, #64	; 0x40
 801b546:	f854 9c08 	ldr.w	r9, [r4, #-8]
 801b54a:	f854 7c04 	ldr.w	r7, [r4, #-4]
 801b54e:	fa2f fc83 	sxtb16	ip, r3
 801b552:	fa2f f393 	sxtb16	r3, r3, ror #8
 801b556:	fb2c 220e 	smlad	r2, ip, lr, r2
 801b55a:	fb23 220a 	smlad	r2, r3, sl, r2
 801b55e:	fb2c 1109 	smlad	r1, ip, r9, r1
 801b562:	fb23 1307 	smlad	r3, r3, r7, r1
 801b566:	f8d5 c008 	ldr.w	ip, [r5, #8]
 801b56a:	fa2f f18c 	sxtb16	r1, ip
 801b56e:	fa2f fc9c 	sxtb16	ip, ip, ror #8
 801b572:	fb21 880e 	smlad	r8, r1, lr, r8
 801b576:	fb21 0009 	smlad	r0, r1, r9, r0
 801b57a:	fb2c 8a0a 	smlad	sl, ip, sl, r8
 801b57e:	fb2c 0c07 	smlad	ip, ip, r7, r0
 801b582:	3510      	adds	r5, #16
 801b584:	9903      	ldr	r1, [sp, #12]
 801b586:	428d      	cmp	r5, r1
 801b588:	f47f af70 	bne.w	801b46c <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x228>
 801b58c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801b58e:	9804      	ldr	r0, [sp, #16]
 801b590:	f8dd b01c 	ldr.w	fp, [sp, #28]
 801b594:	4689      	mov	r9, r1
 801b596:	9c10      	ldr	r4, [sp, #64]	; 0x40
 801b598:	448b      	add	fp, r1
 801b59a:	4420      	add	r0, r4
 801b59c:	9004      	str	r0, [sp, #16]
 801b59e:	990c      	ldr	r1, [sp, #48]	; 0x30
 801b5a0:	4589      	cmp	r9, r1
 801b5a2:	f280 81c8 	bge.w	801b936 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x6f2>
 801b5a6:	990e      	ldr	r1, [sp, #56]	; 0x38
 801b5a8:	f8cd 9020 	str.w	r9, [sp, #32]
 801b5ac:	eba1 0109 	sub.w	r1, r1, r9
 801b5b0:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
 801b5b4:	0889      	lsrs	r1, r1, #2
 801b5b6:	4608      	mov	r0, r1
 801b5b8:	9107      	str	r1, [sp, #28]
 801b5ba:	9904      	ldr	r1, [sp, #16]
 801b5bc:	3001      	adds	r0, #1
 801b5be:	eb0b 0880 	add.w	r8, fp, r0, lsl #2
 801b5c2:	9003      	str	r0, [sp, #12]
 801b5c4:	f8d1 e000 	ldr.w	lr, [r1]
 801b5c8:	3110      	adds	r1, #16
 801b5ca:	f85b 0b04 	ldr.w	r0, [fp], #4
 801b5ce:	f851 6c0c 	ldr.w	r6, [r1, #-12]
 801b5d2:	f851 7c08 	ldr.w	r7, [r1, #-8]
 801b5d6:	f851 5c04 	ldr.w	r5, [r1, #-4]
 801b5da:	fa2f f480 	sxtb16	r4, r0
 801b5de:	fa2f f090 	sxtb16	r0, r0, ror #8
 801b5e2:	fb24 220e 	smlad	r2, r4, lr, r2
 801b5e6:	fb20 2206 	smlad	r2, r0, r6, r2
 801b5ea:	fb24 3307 	smlad	r3, r4, r7, r3
 801b5ee:	fb20 3305 	smlad	r3, r0, r5, r3
 801b5f2:	f85b 0009 	ldr.w	r0, [fp, r9]
 801b5f6:	fa2f f480 	sxtb16	r4, r0
 801b5fa:	fa2f f090 	sxtb16	r0, r0, ror #8
 801b5fe:	fb24 aa0e 	smlad	sl, r4, lr, sl
 801b602:	fb24 cc07 	smlad	ip, r4, r7, ip
 801b606:	fb20 aa06 	smlad	sl, r0, r6, sl
 801b60a:	fb20 cc05 	smlad	ip, r0, r5, ip
 801b60e:	45c3      	cmp	fp, r8
 801b610:	d1d8      	bne.n	801b5c4 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x380>
 801b612:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801b616:	e9dd 0103 	ldrd	r0, r1, [sp, #12]
 801b61a:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 801b61e:	9807      	ldr	r0, [sp, #28]
 801b620:	9104      	str	r1, [sp, #16]
 801b622:	f109 0104 	add.w	r1, r9, #4
 801b626:	eb01 0980 	add.w	r9, r1, r0, lsl #2
 801b62a:	9e06      	ldr	r6, [sp, #24]
 801b62c:	454e      	cmp	r6, r9
 801b62e:	dd59      	ble.n	801b6e4 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x4a0>
 801b630:	9d04      	ldr	r5, [sp, #16]
 801b632:	f998 1000 	ldrsb.w	r1, [r8]
 801b636:	f9b5 4000 	ldrsh.w	r4, [r5]
 801b63a:	f9b5 0002 	ldrsh.w	r0, [r5, #2]
 801b63e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 801b640:	fb14 2201 	smlabb	r2, r4, r1, r2
 801b644:	fb10 3301 	smlabb	r3, r0, r1, r3
 801b648:	f918 1007 	ldrsb.w	r1, [r8, r7]
 801b64c:	fb14 aa01 	smlabb	sl, r4, r1, sl
 801b650:	fb10 cc01 	smlabb	ip, r0, r1, ip
 801b654:	f109 0101 	add.w	r1, r9, #1
 801b658:	42b1      	cmp	r1, r6
 801b65a:	da3b      	bge.n	801b6d4 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x490>
 801b65c:	eb08 0107 	add.w	r1, r8, r7
 801b660:	f9b5 0006 	ldrsh.w	r0, [r5, #6]
 801b664:	f9b5 4004 	ldrsh.w	r4, [r5, #4]
 801b668:	f991 1001 	ldrsb.w	r1, [r1, #1]
 801b66c:	fb10 cc01 	smlabb	ip, r0, r1, ip
 801b670:	fb14 aa01 	smlabb	sl, r4, r1, sl
 801b674:	f998 1001 	ldrsb.w	r1, [r8, #1]
 801b678:	fb10 3301 	smlabb	r3, r0, r1, r3
 801b67c:	f108 0002 	add.w	r0, r8, #2
 801b680:	fb14 2201 	smlabb	r2, r4, r1, r2
 801b684:	f109 0102 	add.w	r1, r9, #2
 801b688:	42b1      	cmp	r1, r6
 801b68a:	da23      	bge.n	801b6d4 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x490>
 801b68c:	57c1      	ldrsb	r1, [r0, r7]
 801b68e:	f9b5 4008 	ldrsh.w	r4, [r5, #8]
 801b692:	f9b5 000a 	ldrsh.w	r0, [r5, #10]
 801b696:	fb14 aa01 	smlabb	sl, r4, r1, sl
 801b69a:	fb10 cc01 	smlabb	ip, r0, r1, ip
 801b69e:	f998 1002 	ldrsb.w	r1, [r8, #2]
 801b6a2:	fb10 3301 	smlabb	r3, r0, r1, r3
 801b6a6:	f108 0003 	add.w	r0, r8, #3
 801b6aa:	fb14 2201 	smlabb	r2, r4, r1, r2
 801b6ae:	f109 0103 	add.w	r1, r9, #3
 801b6b2:	42b1      	cmp	r1, r6
 801b6b4:	da0e      	bge.n	801b6d4 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x490>
 801b6b6:	57c1      	ldrsb	r1, [r0, r7]
 801b6b8:	f9b5 400c 	ldrsh.w	r4, [r5, #12]
 801b6bc:	f9b5 000e 	ldrsh.w	r0, [r5, #14]
 801b6c0:	fb14 aa01 	smlabb	sl, r4, r1, sl
 801b6c4:	fb10 cc01 	smlabb	ip, r0, r1, ip
 801b6c8:	f998 1003 	ldrsb.w	r1, [r8, #3]
 801b6cc:	fb14 2201 	smlabb	r2, r4, r1, r2
 801b6d0:	fb10 3301 	smlabb	r3, r0, r1, r3
 801b6d4:	9906      	ldr	r1, [sp, #24]
 801b6d6:	9804      	ldr	r0, [sp, #16]
 801b6d8:	eba1 0109 	sub.w	r1, r1, r9
 801b6dc:	4488      	add	r8, r1
 801b6de:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801b6e2:	9104      	str	r1, [sp, #16]
 801b6e4:	9905      	ldr	r1, [sp, #20]
 801b6e6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 801b6e8:	3101      	adds	r1, #1
 801b6ea:	eb08 0b00 	add.w	fp, r8, r0
 801b6ee:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b6f0:	9105      	str	r1, [sp, #20]
 801b6f2:	4288      	cmp	r0, r1
 801b6f4:	f47f aeab 	bne.w	801b44e <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x20a>
 801b6f8:	461c      	mov	r4, r3
 801b6fa:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801b6fc:	2b00      	cmp	r3, #0
 801b6fe:	f040 813a 	bne.w	801b976 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x732>
 801b702:	9924      	ldr	r1, [sp, #144]	; 0x90
 801b704:	0052      	lsls	r2, r2, #1
 801b706:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801b708:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
 801b70c:	fb52 1203 	smmla	r2, r2, r3, r1
 801b710:	fb5a 1a03 	smmla	sl, sl, r3, r1
 801b714:	9920      	ldr	r1, [sp, #128]	; 0x80
 801b716:	410a      	asrs	r2, r1
 801b718:	f302 0307 	ssat	r3, #8, r2
 801b71c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801b71e:	fa4a fa01 	asr.w	sl, sl, r1
 801b722:	f802 3c01 	strb.w	r3, [r2, #-1]
 801b726:	f30a 0307 	ssat	r3, #8, sl
 801b72a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801b72c:	f802 3c01 	strb.w	r3, [r2, #-1]
 801b730:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801b732:	2b00      	cmp	r3, #0
 801b734:	f040 8104 	bne.w	801b940 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x6fc>
 801b738:	9a25      	ldr	r2, [sp, #148]	; 0x94
 801b73a:	ea4f 0e44 	mov.w	lr, r4, lsl #1
 801b73e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801b740:	ea4f 044c 	mov.w	r4, ip, lsl #1
 801b744:	fb5e 2e03 	smmla	lr, lr, r3, r2
 801b748:	fb54 2403 	smmla	r4, r4, r3, r2
 801b74c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 801b74e:	fa4e fe02 	asr.w	lr, lr, r2
 801b752:	f30e 0307 	ssat	r3, #8, lr
 801b756:	9916      	ldr	r1, [sp, #88]	; 0x58
 801b758:	4114      	asrs	r4, r2
 801b75a:	700b      	strb	r3, [r1, #0]
 801b75c:	f304 0307 	ssat	r3, #8, r4
 801b760:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801b762:	7013      	strb	r3, [r2, #0]
 801b764:	460a      	mov	r2, r1
 801b766:	9921      	ldr	r1, [sp, #132]	; 0x84
 801b768:	9b18      	ldr	r3, [sp, #96]	; 0x60
 801b76a:	440a      	add	r2, r1
 801b76c:	3302      	adds	r3, #2
 801b76e:	9216      	str	r2, [sp, #88]	; 0x58
 801b770:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801b772:	9318      	str	r3, [sp, #96]	; 0x60
 801b774:	440a      	add	r2, r1
 801b776:	991f      	ldr	r1, [sp, #124]	; 0x7c
 801b778:	9215      	str	r2, [sp, #84]	; 0x54
 801b77a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801b77c:	440a      	add	r2, r1
 801b77e:	9217      	str	r2, [sp, #92]	; 0x5c
 801b780:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801b782:	4293      	cmp	r3, r2
 801b784:	f6ff ae4f 	blt.w	801b426 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x1e2>
 801b788:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801b78a:	9a42      	ldr	r2, [sp, #264]	; 0x108
 801b78c:	4413      	add	r3, r2
 801b78e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801b790:	9326      	str	r3, [sp, #152]	; 0x98
 801b792:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 801b794:	4413      	add	r3, r2
 801b796:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 801b798:	18d3      	adds	r3, r2, r3
 801b79a:	9305      	str	r3, [sp, #20]
 801b79c:	9b3c      	ldr	r3, [sp, #240]	; 0xf0
 801b79e:	2b00      	cmp	r3, #0
 801b7a0:	f040 813d 	bne.w	801ba1e <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x7da>
 801b7a4:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 801b7a6:	993e      	ldr	r1, [sp, #248]	; 0xf8
 801b7a8:	9b35      	ldr	r3, [sp, #212]	; 0xd4
 801b7aa:	440a      	add	r2, r1
 801b7ac:	3301      	adds	r3, #1
 801b7ae:	922a      	str	r2, [sp, #168]	; 0xa8
 801b7b0:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 801b7b2:	9335      	str	r3, [sp, #212]	; 0xd4
 801b7b4:	4293      	cmp	r3, r2
 801b7b6:	f47f ae23 	bne.w	801b400 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x1bc>
 801b7ba:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 801b7bc:	9a38      	ldr	r2, [sp, #224]	; 0xe0
 801b7be:	4413      	add	r3, r2
 801b7c0:	9332      	str	r3, [sp, #200]	; 0xc8
 801b7c2:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 801b7c4:	3302      	adds	r3, #2
 801b7c6:	9329      	str	r3, [sp, #164]	; 0xa4
 801b7c8:	9b60      	ldr	r3, [sp, #384]	; 0x180
 801b7ca:	b11b      	cbz	r3, 801b7d4 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x590>
 801b7cc:	9b5f      	ldr	r3, [sp, #380]	; 0x17c
 801b7ce:	9a3d      	ldr	r2, [sp, #244]	; 0xf4
 801b7d0:	4413      	add	r3, r2
 801b7d2:	935f      	str	r3, [sp, #380]	; 0x17c
 801b7d4:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 801b7d6:	9a44      	ldr	r2, [sp, #272]	; 0x110
 801b7d8:	3304      	adds	r3, #4
 801b7da:	932b      	str	r3, [sp, #172]	; 0xac
 801b7dc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 801b7de:	3308      	adds	r3, #8
 801b7e0:	9327      	str	r3, [sp, #156]	; 0x9c
 801b7e2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 801b7e4:	3308      	adds	r3, #8
 801b7e6:	9328      	str	r3, [sp, #160]	; 0xa0
 801b7e8:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 801b7ea:	3308      	adds	r3, #8
 801b7ec:	9333      	str	r3, [sp, #204]	; 0xcc
 801b7ee:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 801b7f0:	4293      	cmp	r3, r2
 801b7f2:	f47f adaf 	bne.w	801b354 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x110>
 801b7f6:	9b34      	ldr	r3, [sp, #208]	; 0xd0
 801b7f8:	e9dd 2138 	ldrd	r2, r1, [sp, #224]	; 0xe0
 801b7fc:	fb01 3302 	mla	r3, r1, r2, r3
 801b800:	9334      	str	r3, [sp, #208]	; 0xd0
 801b802:	9b54      	ldr	r3, [sp, #336]	; 0x150
 801b804:	07db      	lsls	r3, r3, #31
 801b806:	f140 8092 	bpl.w	801b92e <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x6ea>
 801b80a:	9b31      	ldr	r3, [sp, #196]	; 0xc4
 801b80c:	2b00      	cmp	r3, #0
 801b80e:	f000 808e 	beq.w	801b92e <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x6ea>
 801b812:	9b54      	ldr	r3, [sp, #336]	; 0x150
 801b814:	f06f 4940 	mvn.w	r9, #3221225472	; 0xc0000000
 801b818:	9a54      	ldr	r2, [sp, #336]	; 0x150
 801b81a:	4499      	add	r9, r3
 801b81c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801b81e:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 801b822:	9307      	str	r3, [sp, #28]
 801b824:	9b52      	ldr	r3, [sp, #328]	; 0x148
 801b826:	eb03 0a89 	add.w	sl, r3, r9, lsl #2
 801b82a:	9b5e      	ldr	r3, [sp, #376]	; 0x178
 801b82c:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 801b830:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 801b834:	4413      	add	r3, r2
 801b836:	9a53      	ldr	r2, [sp, #332]	; 0x14c
 801b838:	eb02 0343 	add.w	r3, r2, r3, lsl #1
 801b83c:	9308      	str	r3, [sp, #32]
 801b83e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 801b840:	2b00      	cmp	r3, #0
 801b842:	d074      	beq.n	801b92e <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x6ea>
 801b844:	9955      	ldr	r1, [sp, #340]	; 0x154
 801b846:	9a46      	ldr	r2, [sp, #280]	; 0x118
 801b848:	9e5d      	ldr	r6, [sp, #372]	; 0x174
 801b84a:	fb01 f202 	mul.w	r2, r1, r2
 801b84e:	992e      	ldr	r1, [sp, #184]	; 0xb8
 801b850:	920b      	str	r2, [sp, #44]	; 0x2c
 801b852:	9a3a      	ldr	r2, [sp, #232]	; 0xe8
 801b854:	fb01 f202 	mul.w	r2, r1, r2
 801b858:	9906      	ldr	r1, [sp, #24]
 801b85a:	920a      	str	r2, [sp, #40]	; 0x28
 801b85c:	468e      	mov	lr, r1
 801b85e:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 801b860:	440a      	add	r2, r1
 801b862:	4693      	mov	fp, r2
 801b864:	9a54      	ldr	r2, [sp, #336]	; 0x150
 801b866:	fb02 f303 	mul.w	r3, r2, r3
 801b86a:	9306      	str	r3, [sp, #24]
 801b86c:	2300      	movs	r3, #0
 801b86e:	9304      	str	r3, [sp, #16]
 801b870:	2300      	movs	r3, #0
 801b872:	f8cd b00c 	str.w	fp, [sp, #12]
 801b876:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 801b87a:	f8dd 80a4 	ldr.w	r8, [sp, #164]	; 0xa4
 801b87e:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 801b882:	9305      	str	r3, [sp, #20]
 801b884:	9b07      	ldr	r3, [sp, #28]
 801b886:	6819      	ldr	r1, [r3, #0]
 801b888:	f1bb 0f00 	cmp.w	fp, #0
 801b88c:	d01e      	beq.n	801b8cc <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x688>
 801b88e:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 801b892:	2700      	movs	r7, #0
 801b894:	9d03      	ldr	r5, [sp, #12]
 801b896:	f8dd c0d0 	ldr.w	ip, [sp, #208]	; 0xd0
 801b89a:	f8dd 80b8 	ldr.w	r8, [sp, #184]	; 0xb8
 801b89e:	f1be 0f00 	cmp.w	lr, #0
 801b8a2:	eba5 020e 	sub.w	r2, r5, lr
 801b8a6:	dd0b      	ble.n	801b8c0 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x67c>
 801b8a8:	f10c 30ff 	add.w	r0, ip, #4294967295
 801b8ac:	f912 3b01 	ldrsb.w	r3, [r2], #1
 801b8b0:	f910 4f01 	ldrsb.w	r4, [r0, #1]!
 801b8b4:	1b9b      	subs	r3, r3, r6
 801b8b6:	42aa      	cmp	r2, r5
 801b8b8:	fb04 1103 	mla	r1, r4, r3, r1
 801b8bc:	d1f6      	bne.n	801b8ac <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x668>
 801b8be:	44f4      	add	ip, lr
 801b8c0:	3701      	adds	r7, #1
 801b8c2:	4445      	add	r5, r8
 801b8c4:	45bb      	cmp	fp, r7
 801b8c6:	d1ea      	bne.n	801b89e <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x65a>
 801b8c8:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 801b8cc:	9b08      	ldr	r3, [sp, #32]
 801b8ce:	f9b3 0000 	ldrsh.w	r0, [r3]
 801b8d2:	2815      	cmp	r0, #21
 801b8d4:	f340 8291 	ble.w	801bdfa <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xbb6>
 801b8d8:	1e83      	subs	r3, r0, #2
 801b8da:	1e42      	subs	r2, r0, #1
 801b8dc:	2001      	movs	r0, #1
 801b8de:	4098      	lsls	r0, r3
 801b8e0:	f8da 3000 	ldr.w	r3, [sl]
 801b8e4:	fb51 0303 	smmla	r3, r1, r3, r0
 801b8e8:	fa43 f202 	asr.w	r2, r3, r2
 801b8ec:	f8d9 3000 	ldr.w	r3, [r9]
 801b8f0:	4413      	add	r3, r2
 801b8f2:	f303 0307 	ssat	r3, #8, r3
 801b8f6:	f888 3000 	strb.w	r3, [r8]
 801b8fa:	9a54      	ldr	r2, [sp, #336]	; 0x150
 801b8fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801b8fe:	4490      	add	r8, r2
 801b900:	9a03      	ldr	r2, [sp, #12]
 801b902:	9b05      	ldr	r3, [sp, #20]
 801b904:	440a      	add	r2, r1
 801b906:	3301      	adds	r3, #1
 801b908:	9203      	str	r2, [sp, #12]
 801b90a:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 801b90c:	9305      	str	r3, [sp, #20]
 801b90e:	4293      	cmp	r3, r2
 801b910:	d1b8      	bne.n	801b884 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x640>
 801b912:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 801b914:	9906      	ldr	r1, [sp, #24]
 801b916:	9b04      	ldr	r3, [sp, #16]
 801b918:	440a      	add	r2, r1
 801b91a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 801b91e:	3301      	adds	r3, #1
 801b920:	9229      	str	r2, [sp, #164]	; 0xa4
 801b922:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801b924:	9304      	str	r3, [sp, #16]
 801b926:	4493      	add	fp, r2
 801b928:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 801b92a:	4293      	cmp	r3, r2
 801b92c:	d1a0      	bne.n	801b870 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x62c>
 801b92e:	2000      	movs	r0, #0
 801b930:	b049      	add	sp, #292	; 0x124
 801b932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b936:	46d8      	mov	r8, fp
 801b938:	e677      	b.n	801b62a <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x3e6>
 801b93a:	f04f 0900 	mov.w	r9, #0
 801b93e:	e62e      	b.n	801b59e <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x35a>
 801b940:	3301      	adds	r3, #1
 801b942:	d034      	beq.n	801b9ae <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x76a>
 801b944:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801b946:	9a30      	ldr	r2, [sp, #192]	; 0xc0
 801b948:	fb54 2e03 	smmla	lr, r4, r3, r2
 801b94c:	fb5c 2403 	smmla	r4, ip, r3, r2
 801b950:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801b952:	9925      	ldr	r1, [sp, #148]	; 0x94
 801b954:	3b01      	subs	r3, #1
 801b956:	fa4e f203 	asr.w	r2, lr, r3
 801b95a:	440a      	add	r2, r1
 801b95c:	f302 0207 	ssat	r2, #8, r2
 801b960:	fa44 f303 	asr.w	r3, r4, r3
 801b964:	9816      	ldr	r0, [sp, #88]	; 0x58
 801b966:	440b      	add	r3, r1
 801b968:	7002      	strb	r2, [r0, #0]
 801b96a:	f303 0307 	ssat	r3, #8, r3
 801b96e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801b970:	7013      	strb	r3, [r2, #0]
 801b972:	4602      	mov	r2, r0
 801b974:	e6f7      	b.n	801b766 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x522>
 801b976:	3301      	adds	r3, #1
 801b978:	d02e      	beq.n	801b9d8 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x794>
 801b97a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801b97c:	992f      	ldr	r1, [sp, #188]	; 0xbc
 801b97e:	fb52 1203 	smmla	r2, r2, r3, r1
 801b982:	fb5a 1a03 	smmla	sl, sl, r3, r1
 801b986:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801b988:	9924      	ldr	r1, [sp, #144]	; 0x90
 801b98a:	3b01      	subs	r3, #1
 801b98c:	411a      	asrs	r2, r3
 801b98e:	440a      	add	r2, r1
 801b990:	f302 0207 	ssat	r2, #8, r2
 801b994:	fa4a fa03 	asr.w	sl, sl, r3
 801b998:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801b99a:	f803 2c01 	strb.w	r2, [r3, #-1]
 801b99e:	eb0a 0301 	add.w	r3, sl, r1
 801b9a2:	f303 0307 	ssat	r3, #8, r3
 801b9a6:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801b9a8:	f802 3c01 	strb.w	r3, [r2, #-1]
 801b9ac:	e6c0      	b.n	801b730 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x4ec>
 801b9ae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801b9b0:	4622      	mov	r2, r4
 801b9b2:	f1c3 0301 	rsb	r3, r3, #1
 801b9b6:	409a      	lsls	r2, r3
 801b9b8:	f302 021f 	ssat	r2, #32, r2
 801b9bc:	9923      	ldr	r1, [sp, #140]	; 0x8c
 801b9be:	fb52 f211 	smmulr	r2, r2, r1
 801b9c2:	fa0c f303 	lsl.w	r3, ip, r3
 801b9c6:	f303 031f 	ssat	r3, #32, r3
 801b9ca:	fb53 f311 	smmulr	r3, r3, r1
 801b9ce:	9925      	ldr	r1, [sp, #148]	; 0x94
 801b9d0:	440a      	add	r2, r1
 801b9d2:	f302 0207 	ssat	r2, #8, r2
 801b9d6:	e7c5      	b.n	801b964 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x720>
 801b9d8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 801b9da:	f1c3 0301 	rsb	r3, r3, #1
 801b9de:	409a      	lsls	r2, r3
 801b9e0:	f302 021f 	ssat	r2, #32, r2
 801b9e4:	9922      	ldr	r1, [sp, #136]	; 0x88
 801b9e6:	fb52 f211 	smmulr	r2, r2, r1
 801b9ea:	fa0a f303 	lsl.w	r3, sl, r3
 801b9ee:	f303 031f 	ssat	r3, #32, r3
 801b9f2:	fb53 f311 	smmulr	r3, r3, r1
 801b9f6:	9924      	ldr	r1, [sp, #144]	; 0x90
 801b9f8:	440a      	add	r2, r1
 801b9fa:	f302 0207 	ssat	r2, #8, r2
 801b9fe:	9816      	ldr	r0, [sp, #88]	; 0x58
 801ba00:	440b      	add	r3, r1
 801ba02:	f800 2c01 	strb.w	r2, [r0, #-1]
 801ba06:	f303 0307 	ssat	r3, #8, r3
 801ba0a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801ba0c:	f802 3c01 	strb.w	r3, [r2, #-1]
 801ba10:	e68e      	b.n	801b730 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x4ec>
 801ba12:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 801ba14:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801ba16:	469c      	mov	ip, r3
 801ba18:	461c      	mov	r4, r3
 801ba1a:	4692      	mov	sl, r2
 801ba1c:	e66d      	b.n	801b6fa <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x4b6>
 801ba1e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 801ba20:	2b01      	cmp	r3, #1
 801ba22:	f000 8143 	beq.w	801bcac <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xa68>
 801ba26:	9b05      	ldr	r3, [sp, #20]
 801ba28:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801ba2a:	4413      	add	r3, r2
 801ba2c:	9305      	str	r3, [sp, #20]
 801ba2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801ba30:	2b00      	cmp	r3, #0
 801ba32:	f000 8143 	beq.w	801bcbc <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xa78>
 801ba36:	9b06      	ldr	r3, [sp, #24]
 801ba38:	f8dd 917c 	ldr.w	r9, [sp, #380]	; 0x17c
 801ba3c:	1eda      	subs	r2, r3, #3
 801ba3e:	3b04      	subs	r3, #4
 801ba40:	9208      	str	r2, [sp, #32]
 801ba42:	9a05      	ldr	r2, [sp, #20]
 801ba44:	930c      	str	r3, [sp, #48]	; 0x30
 801ba46:	9203      	str	r2, [sp, #12]
 801ba48:	2200      	movs	r2, #0
 801ba4a:	e9dd ab1b 	ldrd	sl, fp, [sp, #108]	; 0x6c
 801ba4e:	9204      	str	r2, [sp, #16]
 801ba50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801ba52:	9a03      	ldr	r2, [sp, #12]
 801ba54:	2b00      	cmp	r3, #0
 801ba56:	4611      	mov	r1, r2
 801ba58:	f340 80ff 	ble.w	801bc5a <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xa16>
 801ba5c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801ba5e:	464b      	mov	r3, r9
 801ba60:	188f      	adds	r7, r1, r2
 801ba62:	6808      	ldr	r0, [r1, #0]
 801ba64:	fa2f f280 	sxtb16	r2, r0
 801ba68:	fa2f f090 	sxtb16	r0, r0, ror #8
 801ba6c:	681c      	ldr	r4, [r3, #0]
 801ba6e:	fb22 a404 	smlad	r4, r2, r4, sl
 801ba72:	685d      	ldr	r5, [r3, #4]
 801ba74:	fb20 4605 	smlad	r6, r0, r5, r4
 801ba78:	689c      	ldr	r4, [r3, #8]
 801ba7a:	fb22 b204 	smlad	r2, r2, r4, fp
 801ba7e:	68dc      	ldr	r4, [r3, #12]
 801ba80:	fb20 2004 	smlad	r0, r0, r4, r2
 801ba84:	684a      	ldr	r2, [r1, #4]
 801ba86:	fa2f f482 	sxtb16	r4, r2
 801ba8a:	fa2f f292 	sxtb16	r2, r2, ror #8
 801ba8e:	691d      	ldr	r5, [r3, #16]
 801ba90:	fb24 6505 	smlad	r5, r4, r5, r6
 801ba94:	695e      	ldr	r6, [r3, #20]
 801ba96:	fb22 5506 	smlad	r5, r2, r6, r5
 801ba9a:	699e      	ldr	r6, [r3, #24]
 801ba9c:	fb24 0006 	smlad	r0, r4, r6, r0
 801baa0:	69dc      	ldr	r4, [r3, #28]
 801baa2:	fb22 0204 	smlad	r2, r2, r4, r0
 801baa6:	688e      	ldr	r6, [r1, #8]
 801baa8:	fa2f f086 	sxtb16	r0, r6
 801baac:	fa2f f696 	sxtb16	r6, r6, ror #8
 801bab0:	6a1c      	ldr	r4, [r3, #32]
 801bab2:	fb20 5404 	smlad	r4, r0, r4, r5
 801bab6:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 801bab8:	fb26 4505 	smlad	r5, r6, r5, r4
 801babc:	f8d3 b028 	ldr.w	fp, [r3, #40]	; 0x28
 801bac0:	fb20 200b 	smlad	r0, r0, fp, r2
 801bac4:	f8d3 b02c 	ldr.w	fp, [r3, #44]	; 0x2c
 801bac8:	fb26 000b 	smlad	r0, r6, fp, r0
 801bacc:	68ca      	ldr	r2, [r1, #12]
 801bace:	3340      	adds	r3, #64	; 0x40
 801bad0:	f853 4c10 	ldr.w	r4, [r3, #-16]
 801bad4:	3110      	adds	r1, #16
 801bad6:	f853 ac0c 	ldr.w	sl, [r3, #-12]
 801bada:	f853 cc08 	ldr.w	ip, [r3, #-8]
 801bade:	f853 6c04 	ldr.w	r6, [r3, #-4]
 801bae2:	fa2f fb82 	sxtb16	fp, r2
 801bae6:	fa2f f292 	sxtb16	r2, r2, ror #8
 801baea:	fb2b 5404 	smlad	r4, fp, r4, r5
 801baee:	fb22 4a0a 	smlad	sl, r2, sl, r4
 801baf2:	fb2b 0b0c 	smlad	fp, fp, ip, r0
 801baf6:	fb22 bb06 	smlad	fp, r2, r6, fp
 801bafa:	428f      	cmp	r7, r1
 801bafc:	d1b1      	bne.n	801ba62 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x81e>
 801bafe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 801bb00:	f8dd e03c 	ldr.w	lr, [sp, #60]	; 0x3c
 801bb04:	4499      	add	r9, r3
 801bb06:	9b08      	ldr	r3, [sp, #32]
 801bb08:	459e      	cmp	lr, r3
 801bb0a:	f280 80a4 	bge.w	801bc56 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xa12>
 801bb0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801bb10:	4648      	mov	r0, r9
 801bb12:	eba3 080e 	sub.w	r8, r3, lr
 801bb16:	ea4f 0898 	mov.w	r8, r8, lsr #2
 801bb1a:	f108 0301 	add.w	r3, r8, #1
 801bb1e:	eb01 0c83 	add.w	ip, r1, r3, lsl #2
 801bb22:	9307      	str	r3, [sp, #28]
 801bb24:	6804      	ldr	r4, [r0, #0]
 801bb26:	3010      	adds	r0, #16
 801bb28:	f851 3b04 	ldr.w	r3, [r1], #4
 801bb2c:	f850 7c0c 	ldr.w	r7, [r0, #-12]
 801bb30:	f850 6c08 	ldr.w	r6, [r0, #-8]
 801bb34:	f850 5c04 	ldr.w	r5, [r0, #-4]
 801bb38:	fa2f f283 	sxtb16	r2, r3
 801bb3c:	fa2f f393 	sxtb16	r3, r3, ror #8
 801bb40:	fb22 a404 	smlad	r4, r2, r4, sl
 801bb44:	fb23 4a07 	smlad	sl, r3, r7, r4
 801bb48:	fb22 b206 	smlad	r2, r2, r6, fp
 801bb4c:	fb23 2b05 	smlad	fp, r3, r5, r2
 801bb50:	4561      	cmp	r1, ip
 801bb52:	d1e7      	bne.n	801bb24 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x8e0>
 801bb54:	9b07      	ldr	r3, [sp, #28]
 801bb56:	f10e 0e04 	add.w	lr, lr, #4
 801bb5a:	eb09 1903 	add.w	r9, r9, r3, lsl #4
 801bb5e:	eb0e 0e88 	add.w	lr, lr, r8, lsl #2
 801bb62:	9906      	ldr	r1, [sp, #24]
 801bb64:	4571      	cmp	r1, lr
 801bb66:	dd38      	ble.n	801bbda <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x996>
 801bb68:	f99c 3000 	ldrsb.w	r3, [ip]
 801bb6c:	f8b9 2000 	ldrh.w	r2, [r9]
 801bb70:	fb12 aa03 	smlabb	sl, r2, r3, sl
 801bb74:	f8b9 2002 	ldrh.w	r2, [r9, #2]
 801bb78:	fb12 bb03 	smlabb	fp, r2, r3, fp
 801bb7c:	f10e 0301 	add.w	r3, lr, #1
 801bb80:	4299      	cmp	r1, r3
 801bb82:	dd25      	ble.n	801bbd0 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x98c>
 801bb84:	f99c 3001 	ldrsb.w	r3, [ip, #1]
 801bb88:	f8b9 2004 	ldrh.w	r2, [r9, #4]
 801bb8c:	fb12 aa03 	smlabb	sl, r2, r3, sl
 801bb90:	f8b9 2006 	ldrh.w	r2, [r9, #6]
 801bb94:	fb12 bb03 	smlabb	fp, r2, r3, fp
 801bb98:	f10e 0302 	add.w	r3, lr, #2
 801bb9c:	4299      	cmp	r1, r3
 801bb9e:	dd17      	ble.n	801bbd0 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x98c>
 801bba0:	f99c 3002 	ldrsb.w	r3, [ip, #2]
 801bba4:	f8b9 2008 	ldrh.w	r2, [r9, #8]
 801bba8:	fb12 aa03 	smlabb	sl, r2, r3, sl
 801bbac:	f8b9 200a 	ldrh.w	r2, [r9, #10]
 801bbb0:	fb12 bb03 	smlabb	fp, r2, r3, fp
 801bbb4:	f10e 0303 	add.w	r3, lr, #3
 801bbb8:	4299      	cmp	r1, r3
 801bbba:	dd09      	ble.n	801bbd0 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x98c>
 801bbbc:	f99c 3003 	ldrsb.w	r3, [ip, #3]
 801bbc0:	f8b9 200c 	ldrh.w	r2, [r9, #12]
 801bbc4:	fb12 aa03 	smlabb	sl, r2, r3, sl
 801bbc8:	f8b9 200e 	ldrh.w	r2, [r9, #14]
 801bbcc:	fb12 bb03 	smlabb	fp, r2, r3, fp
 801bbd0:	9b06      	ldr	r3, [sp, #24]
 801bbd2:	eba3 0e0e 	sub.w	lr, r3, lr
 801bbd6:	eb09 098e 	add.w	r9, r9, lr, lsl #2
 801bbda:	9a03      	ldr	r2, [sp, #12]
 801bbdc:	992e      	ldr	r1, [sp, #184]	; 0xb8
 801bbde:	9b04      	ldr	r3, [sp, #16]
 801bbe0:	440a      	add	r2, r1
 801bbe2:	3301      	adds	r3, #1
 801bbe4:	9203      	str	r2, [sp, #12]
 801bbe6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801bbe8:	9304      	str	r3, [sp, #16]
 801bbea:	429a      	cmp	r2, r3
 801bbec:	f47f af30 	bne.w	801ba50 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x80c>
 801bbf0:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 801bbf2:	f933 1c02 	ldrsh.w	r1, [r3, #-2]
 801bbf6:	2915      	cmp	r1, #21
 801bbf8:	dd44      	ble.n	801bc84 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xa40>
 801bbfa:	1e8b      	subs	r3, r1, #2
 801bbfc:	2201      	movs	r2, #1
 801bbfe:	3901      	subs	r1, #1
 801bc00:	409a      	lsls	r2, r3
 801bc02:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 801bc04:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801bc08:	fb5a 2303 	smmla	r3, sl, r3, r2
 801bc0c:	fa43 f101 	asr.w	r1, r3, r1
 801bc10:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 801bc12:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801bc16:	440b      	add	r3, r1
 801bc18:	f303 0307 	ssat	r3, #8, r3
 801bc1c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801bc1e:	7013      	strb	r3, [r2, #0]
 801bc20:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 801bc22:	f9b3 1000 	ldrsh.w	r1, [r3]
 801bc26:	2915      	cmp	r1, #21
 801bc28:	dd1a      	ble.n	801bc60 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xa1c>
 801bc2a:	1e8b      	subs	r3, r1, #2
 801bc2c:	2201      	movs	r2, #1
 801bc2e:	3901      	subs	r1, #1
 801bc30:	409a      	lsls	r2, r3
 801bc32:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 801bc34:	681b      	ldr	r3, [r3, #0]
 801bc36:	fb5b 2303 	smmla	r3, fp, r3, r2
 801bc3a:	fa43 f101 	asr.w	r1, r3, r1
 801bc3e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 801bc40:	681b      	ldr	r3, [r3, #0]
 801bc42:	440b      	add	r3, r1
 801bc44:	f303 0307 	ssat	r3, #8, r3
 801bc48:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801bc4a:	7053      	strb	r3, [r2, #1]
 801bc4c:	4613      	mov	r3, r2
 801bc4e:	9a54      	ldr	r2, [sp, #336]	; 0x150
 801bc50:	4413      	add	r3, r2
 801bc52:	9326      	str	r3, [sp, #152]	; 0x98
 801bc54:	e5a6      	b.n	801b7a4 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x560>
 801bc56:	468c      	mov	ip, r1
 801bc58:	e783      	b.n	801bb62 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x91e>
 801bc5a:	f04f 0e00 	mov.w	lr, #0
 801bc5e:	e752      	b.n	801bb06 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x8c2>
 801bc60:	2900      	cmp	r1, #0
 801bc62:	dd2e      	ble.n	801bcc2 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xa7e>
 801bc64:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 801bc66:	ea4f 0b4b 	mov.w	fp, fp, lsl #1
 801bc6a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 801bc6c:	681b      	ldr	r3, [r3, #0]
 801bc6e:	6812      	ldr	r2, [r2, #0]
 801bc70:	fb5b 2b03 	smmla	fp, fp, r3, r2
 801bc74:	fa4b f301 	asr.w	r3, fp, r1
 801bc78:	f303 0307 	ssat	r3, #8, r3
 801bc7c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801bc7e:	7053      	strb	r3, [r2, #1]
 801bc80:	4613      	mov	r3, r2
 801bc82:	e7e4      	b.n	801bc4e <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xa0a>
 801bc84:	2900      	cmp	r1, #0
 801bc86:	f340 80a1 	ble.w	801bdcc <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xb88>
 801bc8a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 801bc8c:	ea4f 0a4a 	mov.w	sl, sl, lsl #1
 801bc90:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 801bc92:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801bc96:	f852 2c04 	ldr.w	r2, [r2, #-4]
 801bc9a:	fb5a 2a03 	smmla	sl, sl, r3, r2
 801bc9e:	fa4a f301 	asr.w	r3, sl, r1
 801bca2:	f303 0307 	ssat	r3, #8, r3
 801bca6:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801bca8:	7013      	strb	r3, [r2, #0]
 801bcaa:	e7b9      	b.n	801bc20 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x9dc>
 801bcac:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 801bcae:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 801bcb0:	4413      	add	r3, r2
 801bcb2:	9305      	str	r3, [sp, #20]
 801bcb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bcb6:	2b00      	cmp	r3, #0
 801bcb8:	f47f aebd 	bne.w	801ba36 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x7f2>
 801bcbc:	e9dd ab1b 	ldrd	sl, fp, [sp, #108]	; 0x6c
 801bcc0:	e796      	b.n	801bbf0 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x9ac>
 801bcc2:	f1c1 0101 	rsb	r1, r1, #1
 801bcc6:	fa0b f201 	lsl.w	r2, fp, r1
 801bcca:	f302 021f 	ssat	r2, #32, r2
 801bcce:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 801bcd0:	681b      	ldr	r3, [r3, #0]
 801bcd2:	fb52 f213 	smmulr	r2, r2, r3
 801bcd6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 801bcd8:	681b      	ldr	r3, [r3, #0]
 801bcda:	4413      	add	r3, r2
 801bcdc:	f303 0307 	ssat	r3, #8, r3
 801bce0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801bce2:	7053      	strb	r3, [r2, #1]
 801bce4:	4613      	mov	r3, r2
 801bce6:	e7b2      	b.n	801bc4e <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xa0a>
 801bce8:	2301      	movs	r3, #1
 801bcea:	931a      	str	r3, [sp, #104]	; 0x68
 801bcec:	9b60      	ldr	r3, [sp, #384]	; 0x180
 801bcee:	2b00      	cmp	r3, #0
 801bcf0:	f47f ab5a 	bne.w	801b3a8 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x164>
 801bcf4:	9832      	ldr	r0, [sp, #200]	; 0xc8
 801bcf6:	9b06      	ldr	r3, [sp, #24]
 801bcf8:	4601      	mov	r1, r0
 801bcfa:	9c3b      	ldr	r4, [sp, #236]	; 0xec
 801bcfc:	9300      	str	r3, [sp, #0]
 801bcfe:	9a5f      	ldr	r2, [sp, #380]	; 0x17c
 801bd00:	4421      	add	r1, r4
 801bd02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bd04:	f7fe fb5c 	bl	801a3c0 <weights_2channels_prefetch>
 801bd08:	9b5d      	ldr	r3, [sp, #372]	; 0x174
 801bd0a:	2b00      	cmp	r3, #0
 801bd0c:	f43f ab50 	beq.w	801b3b0 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x16c>
 801bd10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801bd12:	2b00      	cmp	r3, #0
 801bd14:	d06e      	beq.n	801bdf4 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xbb0>
 801bd16:	2300      	movs	r3, #0
 801bd18:	985f      	ldr	r0, [sp, #380]	; 0x17c
 801bd1a:	9937      	ldr	r1, [sp, #220]	; 0xdc
 801bd1c:	461c      	mov	r4, r3
 801bd1e:	461e      	mov	r6, r3
 801bd20:	9f36      	ldr	r7, [sp, #216]	; 0xd8
 801bd22:	b33f      	cbz	r7, 801bd74 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xb30>
 801bd24:	f100 0510 	add.w	r5, r0, #16
 801bd28:	f935 2c10 	ldrsh.w	r2, [r5, #-16]
 801bd2c:	3f01      	subs	r7, #1
 801bd2e:	f105 0510 	add.w	r5, r5, #16
 801bd32:	eba4 0402 	sub.w	r4, r4, r2
 801bd36:	f935 2c18 	ldrsh.w	r2, [r5, #-24]
 801bd3a:	eba3 0302 	sub.w	r3, r3, r2
 801bd3e:	f935 2c1e 	ldrsh.w	r2, [r5, #-30]
 801bd42:	eba4 0402 	sub.w	r4, r4, r2
 801bd46:	f935 2c16 	ldrsh.w	r2, [r5, #-22]
 801bd4a:	eba3 0302 	sub.w	r3, r3, r2
 801bd4e:	f935 2c1c 	ldrsh.w	r2, [r5, #-28]
 801bd52:	eba4 0402 	sub.w	r4, r4, r2
 801bd56:	f935 2c14 	ldrsh.w	r2, [r5, #-20]
 801bd5a:	eba3 0302 	sub.w	r3, r3, r2
 801bd5e:	f935 2c1a 	ldrsh.w	r2, [r5, #-26]
 801bd62:	eba4 0402 	sub.w	r4, r4, r2
 801bd66:	f935 2c12 	ldrsh.w	r2, [r5, #-18]
 801bd6a:	eba3 0302 	sub.w	r3, r3, r2
 801bd6e:	d1db      	bne.n	801bd28 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xae4>
 801bd70:	9a3f      	ldr	r2, [sp, #252]	; 0xfc
 801bd72:	4410      	add	r0, r2
 801bd74:	b1d9      	cbz	r1, 801bdae <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xb6a>
 801bd76:	f9b0 2000 	ldrsh.w	r2, [r0]
 801bd7a:	2901      	cmp	r1, #1
 801bd7c:	eba4 0402 	sub.w	r4, r4, r2
 801bd80:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
 801bd84:	eba3 0302 	sub.w	r3, r3, r2
 801bd88:	d00f      	beq.n	801bdaa <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xb66>
 801bd8a:	f9b0 2004 	ldrsh.w	r2, [r0, #4]
 801bd8e:	2902      	cmp	r1, #2
 801bd90:	eba4 0402 	sub.w	r4, r4, r2
 801bd94:	f9b0 2006 	ldrsh.w	r2, [r0, #6]
 801bd98:	eba3 0302 	sub.w	r3, r3, r2
 801bd9c:	d005      	beq.n	801bdaa <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xb66>
 801bd9e:	f9b0 2008 	ldrsh.w	r2, [r0, #8]
 801bda2:	1aa4      	subs	r4, r4, r2
 801bda4:	f9b0 200a 	ldrsh.w	r2, [r0, #10]
 801bda8:	1a9b      	subs	r3, r3, r2
 801bdaa:	9a40      	ldr	r2, [sp, #256]	; 0x100
 801bdac:	4410      	add	r0, r2
 801bdae:	3601      	adds	r6, #1
 801bdb0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801bdb2:	42b2      	cmp	r2, r6
 801bdb4:	d1b4      	bne.n	801bd20 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xadc>
 801bdb6:	9a5d      	ldr	r2, [sp, #372]	; 0x174
 801bdb8:	fb02 f404 	mul.w	r4, r2, r4
 801bdbc:	fb02 f303 	mul.w	r3, r2, r3
 801bdc0:	f7ff baf7 	b.w	801b3b2 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x16e>
 801bdc4:	2301      	movs	r3, #1
 801bdc6:	9319      	str	r3, [sp, #100]	; 0x64
 801bdc8:	f7ff bae0 	b.w	801b38c <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x148>
 801bdcc:	f1c1 0101 	rsb	r1, r1, #1
 801bdd0:	fa0a f201 	lsl.w	r2, sl, r1
 801bdd4:	f302 021f 	ssat	r2, #32, r2
 801bdd8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 801bdda:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801bdde:	fb52 f213 	smmulr	r2, r2, r3
 801bde2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 801bde4:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801bde8:	4413      	add	r3, r2
 801bdea:	f303 0307 	ssat	r3, #8, r3
 801bdee:	9a26      	ldr	r2, [sp, #152]	; 0x98
 801bdf0:	7013      	strb	r3, [r2, #0]
 801bdf2:	e715      	b.n	801bc20 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x9dc>
 801bdf4:	461c      	mov	r4, r3
 801bdf6:	f7ff badc 	b.w	801b3b2 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x16e>
 801bdfa:	2800      	cmp	r0, #0
 801bdfc:	dd0c      	ble.n	801be18 <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0xbd4>
 801bdfe:	0049      	lsls	r1, r1, #1
 801be00:	f8da 3000 	ldr.w	r3, [sl]
 801be04:	f8d9 2000 	ldr.w	r2, [r9]
 801be08:	fb51 2303 	smmla	r3, r1, r3, r2
 801be0c:	4103      	asrs	r3, r0
 801be0e:	f303 0307 	ssat	r3, #8, r3
 801be12:	f888 3000 	strb.w	r3, [r8]
 801be16:	e570      	b.n	801b8fa <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x6b6>
 801be18:	f1c0 0201 	rsb	r2, r0, #1
 801be1c:	fa01 f202 	lsl.w	r2, r1, r2
 801be20:	f302 021f 	ssat	r2, #32, r2
 801be24:	f8da 3000 	ldr.w	r3, [sl]
 801be28:	fb52 f213 	smmulr	r2, r2, r3
 801be2c:	f8d9 3000 	ldr.w	r3, [r9]
 801be30:	4413      	add	r3, r2
 801be32:	f303 0307 	ssat	r3, #8, r3
 801be36:	f888 3000 	strb.w	r3, [r8]
 801be3a:	e55e      	b.n	801b8fa <st_sssa8_ch_nn_mat_mult_conv2d_nt_t+0x6b6>

0801be3c <st_int8_fill>:
 801be3c:	078b      	lsls	r3, r1, #30
 801be3e:	468c      	mov	ip, r1
 801be40:	d00a      	beq.n	801be58 <st_int8_fill+0x1c>
 801be42:	b912      	cbnz	r2, 801be4a <st_int8_fill+0xe>
 801be44:	e045      	b.n	801bed2 <st_int8_fill+0x96>
 801be46:	2a00      	cmp	r2, #0
 801be48:	d044      	beq.n	801bed4 <st_int8_fill+0x98>
 801be4a:	f80c 0b01 	strb.w	r0, [ip], #1
 801be4e:	f01c 0f03 	tst.w	ip, #3
 801be52:	f102 32ff 	add.w	r2, r2, #4294967295
 801be56:	d1f6      	bne.n	801be46 <st_int8_fill+0xa>
 801be58:	b2c3      	uxtb	r3, r0
 801be5a:	0911      	lsrs	r1, r2, #4
 801be5c:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 801be60:	b510      	push	{r4, lr}
 801be62:	ea4f 2400 	mov.w	r4, r0, lsl #8
 801be66:	b2a4      	uxth	r4, r4
 801be68:	ea44 0403 	orr.w	r4, r4, r3
 801be6c:	ea4f 4300 	mov.w	r3, r0, lsl #16
 801be70:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 801be74:	ea44 0403 	orr.w	r4, r4, r3
 801be78:	d043      	beq.n	801bf02 <st_int8_fill+0xc6>
 801be7a:	1e4b      	subs	r3, r1, #1
 801be7c:	2b04      	cmp	r3, #4
 801be7e:	d92a      	bls.n	801bed6 <st_int8_fill+0x9a>
 801be80:	f01c 0f07 	tst.w	ip, #7
 801be84:	d127      	bne.n	801bed6 <st_int8_fill+0x9a>
 801be86:	f10c 0310 	add.w	r3, ip, #16
 801be8a:	ea4f 1e01 	mov.w	lr, r1, lsl #4
 801be8e:	eb03 1101 	add.w	r1, r3, r1, lsl #4
 801be92:	e943 4404 	strd	r4, r4, [r3, #-16]
 801be96:	e943 4402 	strd	r4, r4, [r3, #-8]
 801be9a:	3310      	adds	r3, #16
 801be9c:	428b      	cmp	r3, r1
 801be9e:	d1f8      	bne.n	801be92 <st_int8_fill+0x56>
 801bea0:	f3c2 0381 	ubfx	r3, r2, #2, #2
 801bea4:	44f4      	add	ip, lr
 801bea6:	f002 0203 	and.w	r2, r2, #3
 801beaa:	b15b      	cbz	r3, 801bec4 <st_int8_fill+0x88>
 801beac:	1e59      	subs	r1, r3, #1
 801beae:	f8cc 4000 	str.w	r4, [ip]
 801beb2:	d005      	beq.n	801bec0 <st_int8_fill+0x84>
 801beb4:	2901      	cmp	r1, #1
 801beb6:	f8cc 4004 	str.w	r4, [ip, #4]
 801beba:	bf18      	it	ne
 801bebc:	f8cc 4008 	strne.w	r4, [ip, #8]
 801bec0:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
 801bec4:	b1e2      	cbz	r2, 801bf00 <st_int8_fill+0xc4>
 801bec6:	4601      	mov	r1, r0
 801bec8:	4660      	mov	r0, ip
 801beca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801bece:	f001 bef9 	b.w	801dcc4 <memset>
 801bed2:	4770      	bx	lr
 801bed4:	4770      	bx	lr
 801bed6:	ea4f 1e01 	mov.w	lr, r1, lsl #4
 801beda:	4663      	mov	r3, ip
 801bedc:	eb0c 1101 	add.w	r1, ip, r1, lsl #4
 801bee0:	601c      	str	r4, [r3, #0]
 801bee2:	3310      	adds	r3, #16
 801bee4:	f843 4c0c 	str.w	r4, [r3, #-12]
 801bee8:	f843 4c08 	str.w	r4, [r3, #-8]
 801beec:	f843 4c04 	str.w	r4, [r3, #-4]
 801bef0:	4299      	cmp	r1, r3
 801bef2:	d1f5      	bne.n	801bee0 <st_int8_fill+0xa4>
 801bef4:	f3c2 0381 	ubfx	r3, r2, #2, #2
 801bef8:	44f4      	add	ip, lr
 801befa:	f002 0203 	and.w	r2, r2, #3
 801befe:	e7d4      	b.n	801beaa <st_int8_fill+0x6e>
 801bf00:	bd10      	pop	{r4, pc}
 801bf02:	0893      	lsrs	r3, r2, #2
 801bf04:	f002 0203 	and.w	r2, r2, #3
 801bf08:	e7cf      	b.n	801beaa <st_int8_fill+0x6e>
 801bf0a:	bf00      	nop

0801bf0c <st_int8_copy>:
 801bf0c:	078b      	lsls	r3, r1, #30
 801bf0e:	d00a      	beq.n	801bf26 <st_int8_copy+0x1a>
 801bf10:	b912      	cbnz	r2, 801bf18 <st_int8_copy+0xc>
 801bf12:	e04f      	b.n	801bfb4 <st_int8_copy+0xa8>
 801bf14:	2a00      	cmp	r2, #0
 801bf16:	d04e      	beq.n	801bfb6 <st_int8_copy+0xaa>
 801bf18:	f910 3b01 	ldrsb.w	r3, [r0], #1
 801bf1c:	3a01      	subs	r2, #1
 801bf1e:	f801 3b01 	strb.w	r3, [r1], #1
 801bf22:	078b      	lsls	r3, r1, #30
 801bf24:	d1f6      	bne.n	801bf14 <st_int8_copy+0x8>
 801bf26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801bf2a:	ea5f 1e12 	movs.w	lr, r2, lsr #4
 801bf2e:	d063      	beq.n	801bff8 <st_int8_copy+0xec>
 801bf30:	ea41 0300 	orr.w	r3, r1, r0
 801bf34:	075b      	lsls	r3, r3, #29
 801bf36:	d13f      	bne.n	801bfb8 <st_int8_copy+0xac>
 801bf38:	f10e 33ff 	add.w	r3, lr, #4294967295
 801bf3c:	2b01      	cmp	r3, #1
 801bf3e:	d93b      	bls.n	801bfb8 <st_int8_copy+0xac>
 801bf40:	f100 0310 	add.w	r3, r0, #16
 801bf44:	ea4f 140e 	mov.w	r4, lr, lsl #4
 801bf48:	f101 0c10 	add.w	ip, r1, #16
 801bf4c:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 801bf50:	3310      	adds	r3, #16
 801bf52:	f10c 0c10 	add.w	ip, ip, #16
 801bf56:	ed13 6b08 	vldr	d6, [r3, #-32]	; 0xffffffe0
 801bf5a:	ed13 7b06 	vldr	d7, [r3, #-24]	; 0xffffffe8
 801bf5e:	4573      	cmp	r3, lr
 801bf60:	ed0c 6b08 	vstr	d6, [ip, #-32]	; 0xffffffe0
 801bf64:	ed0c 7b06 	vstr	d7, [ip, #-24]	; 0xffffffe8
 801bf68:	d1f2      	bne.n	801bf50 <st_int8_copy+0x44>
 801bf6a:	f3c2 0381 	ubfx	r3, r2, #2, #2
 801bf6e:	4420      	add	r0, r4
 801bf70:	4421      	add	r1, r4
 801bf72:	f002 0203 	and.w	r2, r2, #3
 801bf76:	b16b      	cbz	r3, 801bf94 <st_int8_copy+0x88>
 801bf78:	6804      	ldr	r4, [r0, #0]
 801bf7a:	600c      	str	r4, [r1, #0]
 801bf7c:	1e5c      	subs	r4, r3, #1
 801bf7e:	d005      	beq.n	801bf8c <st_int8_copy+0x80>
 801bf80:	6845      	ldr	r5, [r0, #4]
 801bf82:	2c01      	cmp	r4, #1
 801bf84:	604d      	str	r5, [r1, #4]
 801bf86:	d001      	beq.n	801bf8c <st_int8_copy+0x80>
 801bf88:	6884      	ldr	r4, [r0, #8]
 801bf8a:	608c      	str	r4, [r1, #8]
 801bf8c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 801bf90:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 801bf94:	b162      	cbz	r2, 801bfb0 <st_int8_copy+0xa4>
 801bf96:	f990 3000 	ldrsb.w	r3, [r0]
 801bf9a:	3a01      	subs	r2, #1
 801bf9c:	700b      	strb	r3, [r1, #0]
 801bf9e:	d007      	beq.n	801bfb0 <st_int8_copy+0xa4>
 801bfa0:	f990 3001 	ldrsb.w	r3, [r0, #1]
 801bfa4:	2a01      	cmp	r2, #1
 801bfa6:	704b      	strb	r3, [r1, #1]
 801bfa8:	d002      	beq.n	801bfb0 <st_int8_copy+0xa4>
 801bfaa:	f990 3002 	ldrsb.w	r3, [r0, #2]
 801bfae:	708b      	strb	r3, [r1, #2]
 801bfb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bfb4:	4770      	bx	lr
 801bfb6:	4770      	bx	lr
 801bfb8:	ea4f 140e 	mov.w	r4, lr, lsl #4
 801bfbc:	4684      	mov	ip, r0
 801bfbe:	eb01 1e0e 	add.w	lr, r1, lr, lsl #4
 801bfc2:	460b      	mov	r3, r1
 801bfc4:	f8dc 8004 	ldr.w	r8, [ip, #4]
 801bfc8:	3310      	adds	r3, #16
 801bfca:	f8dc 7008 	ldr.w	r7, [ip, #8]
 801bfce:	f8dc 500c 	ldr.w	r5, [ip, #12]
 801bfd2:	f85c 6b10 	ldr.w	r6, [ip], #16
 801bfd6:	f843 8c0c 	str.w	r8, [r3, #-12]
 801bfda:	f843 7c08 	str.w	r7, [r3, #-8]
 801bfde:	f843 6c10 	str.w	r6, [r3, #-16]
 801bfe2:	f843 5c04 	str.w	r5, [r3, #-4]
 801bfe6:	459e      	cmp	lr, r3
 801bfe8:	d1ec      	bne.n	801bfc4 <st_int8_copy+0xb8>
 801bfea:	f3c2 0381 	ubfx	r3, r2, #2, #2
 801bfee:	4420      	add	r0, r4
 801bff0:	4421      	add	r1, r4
 801bff2:	f002 0203 	and.w	r2, r2, #3
 801bff6:	e7be      	b.n	801bf76 <st_int8_copy+0x6a>
 801bff8:	0893      	lsrs	r3, r2, #2
 801bffa:	f002 0203 	and.w	r2, r2, #3
 801bffe:	e7ba      	b.n	801bf76 <st_int8_copy+0x6a>

0801c000 <st_sssa8_ch_nn_mat_mult_kernel_opt>:
 801c000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c004:	b09d      	sub	sp, #116	; 0x74
 801c006:	4683      	mov	fp, r0
 801c008:	f8bd 4098 	ldrh.w	r4, [sp, #152]	; 0x98
 801c00c:	9d2b      	ldr	r5, [sp, #172]	; 0xac
 801c00e:	f8bd 009c 	ldrh.w	r0, [sp, #156]	; 0x9c
 801c012:	441d      	add	r5, r3
 801c014:	9417      	str	r4, [sp, #92]	; 0x5c
 801c016:	0864      	lsrs	r4, r4, #1
 801c018:	9318      	str	r3, [sp, #96]	; 0x60
 801c01a:	910c      	str	r1, [sp, #48]	; 0x30
 801c01c:	9216      	str	r2, [sp, #88]	; 0x58
 801c01e:	9007      	str	r0, [sp, #28]
 801c020:	9515      	str	r5, [sp, #84]	; 0x54
 801c022:	9419      	str	r4, [sp, #100]	; 0x64
 801c024:	f000 81ce 	beq.w	801c3c4 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x3c4>
 801c028:	eb01 0640 	add.w	r6, r1, r0, lsl #1
 801c02c:	4617      	mov	r7, r2
 801c02e:	1e62      	subs	r2, r4, #1
 801c030:	460c      	mov	r4, r1
 801c032:	9928      	ldr	r1, [sp, #160]	; 0xa0
 801c034:	f1a0 0310 	sub.w	r3, r0, #16
 801c038:	b292      	uxth	r2, r2
 801c03a:	46d9      	mov	r9, fp
 801c03c:	3108      	adds	r1, #8
 801c03e:	091b      	lsrs	r3, r3, #4
 801c040:	960f      	str	r6, [sp, #60]	; 0x3c
 801c042:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801c046:	3301      	adds	r3, #1
 801c048:	9708      	str	r7, [sp, #32]
 801c04a:	910e      	str	r1, [sp, #56]	; 0x38
 801c04c:	4601      	mov	r1, r0
 801c04e:	3803      	subs	r0, #3
 801c050:	900d      	str	r0, [sp, #52]	; 0x34
 801c052:	9828      	ldr	r0, [sp, #160]	; 0xa0
 801c054:	3004      	adds	r0, #4
 801c056:	9002      	str	r0, [sp, #8]
 801c058:	9829      	ldr	r0, [sp, #164]	; 0xa4
 801c05a:	3004      	adds	r0, #4
 801c05c:	9005      	str	r0, [sp, #20]
 801c05e:	982a      	ldr	r0, [sp, #168]	; 0xa8
 801c060:	3004      	adds	r0, #4
 801c062:	9003      	str	r0, [sp, #12]
 801c064:	982b      	ldr	r0, [sp, #172]	; 0xac
 801c066:	3001      	adds	r0, #1
 801c068:	9004      	str	r0, [sp, #16]
 801c06a:	1c68      	adds	r0, r5, #1
 801c06c:	9006      	str	r0, [sp, #24]
 801c06e:	eb04 1043 	add.w	r0, r4, r3, lsl #5
 801c072:	9013      	str	r0, [sp, #76]	; 0x4c
 801c074:	0198      	lsls	r0, r3, #6
 801c076:	9010      	str	r0, [sp, #64]	; 0x40
 801c078:	0118      	lsls	r0, r3, #4
 801c07a:	eb06 1343 	add.w	r3, r6, r3, lsl #5
 801c07e:	9012      	str	r0, [sp, #72]	; 0x48
 801c080:	9311      	str	r3, [sp, #68]	; 0x44
 801c082:	1f0b      	subs	r3, r1, #4
 801c084:	9314      	str	r3, [sp, #80]	; 0x50
 801c086:	9908      	ldr	r1, [sp, #32]
 801c088:	9c07      	ldr	r4, [sp, #28]
 801c08a:	680b      	ldr	r3, [r1, #0]
 801c08c:	3108      	adds	r1, #8
 801c08e:	2c0f      	cmp	r4, #15
 801c090:	931b      	str	r3, [sp, #108]	; 0x6c
 801c092:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801c094:	981b      	ldr	r0, [sp, #108]	; 0x6c
 801c096:	f851 2c04 	ldr.w	r2, [r1, #-4]
 801c09a:	9108      	str	r1, [sp, #32]
 801c09c:	921b      	str	r2, [sp, #108]	; 0x6c
 801c09e:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801c0a0:	991b      	ldr	r1, [sp, #108]	; 0x6c
 801c0a2:	f340 8282 	ble.w	801c5aa <st_sssa8_ch_nn_mat_mult_kernel_opt+0x5aa>
 801c0a6:	9f0f      	ldr	r7, [sp, #60]	; 0x3c
 801c0a8:	464d      	mov	r5, r9
 801c0aa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 801c0ac:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 801c0ae:	f8d4 e000 	ldr.w	lr, [r4]
 801c0b2:	f8d7 a000 	ldr.w	sl, [r7]
 801c0b6:	f8d5 c000 	ldr.w	ip, [r5]
 801c0ba:	f8d5 8004 	ldr.w	r8, [r5, #4]
 801c0be:	fb2c 330e 	smlad	r3, ip, lr, r3
 801c0c2:	fb2c 000a 	smlad	r0, ip, sl, r0
 801c0c6:	fb28 2e0e 	smlad	lr, r8, lr, r2
 801c0ca:	fb28 110a 	smlad	r1, r8, sl, r1
 801c0ce:	f8d4 c004 	ldr.w	ip, [r4, #4]
 801c0d2:	f8d7 8004 	ldr.w	r8, [r7, #4]
 801c0d6:	68aa      	ldr	r2, [r5, #8]
 801c0d8:	f8d5 b00c 	ldr.w	fp, [r5, #12]
 801c0dc:	fb22 330c 	smlad	r3, r2, ip, r3
 801c0e0:	fb22 0008 	smlad	r0, r2, r8, r0
 801c0e4:	fb2b ee0c 	smlad	lr, fp, ip, lr
 801c0e8:	fb2b 1808 	smlad	r8, fp, r8, r1
 801c0ec:	f8d4 c008 	ldr.w	ip, [r4, #8]
 801c0f0:	f8d7 b008 	ldr.w	fp, [r7, #8]
 801c0f4:	692a      	ldr	r2, [r5, #16]
 801c0f6:	f8d5 a014 	ldr.w	sl, [r5, #20]
 801c0fa:	fb22 330c 	smlad	r3, r2, ip, r3
 801c0fe:	fb22 000b 	smlad	r0, r2, fp, r0
 801c102:	fb2a ee0c 	smlad	lr, sl, ip, lr
 801c106:	fb2a 8b0b 	smlad	fp, sl, fp, r8
 801c10a:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 801c10e:	f8d7 a00c 	ldr.w	sl, [r7, #12]
 801c112:	f8d5 8018 	ldr.w	r8, [r5, #24]
 801c116:	69e9      	ldr	r1, [r5, #28]
 801c118:	fb28 330c 	smlad	r3, r8, ip, r3
 801c11c:	fb28 000a 	smlad	r0, r8, sl, r0
 801c120:	fb21 ec0c 	smlad	ip, r1, ip, lr
 801c124:	fb21 ba0a 	smlad	sl, r1, sl, fp
 801c128:	f8d4 e010 	ldr.w	lr, [r4, #16]
 801c12c:	6939      	ldr	r1, [r7, #16]
 801c12e:	f8d5 8020 	ldr.w	r8, [r5, #32]
 801c132:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 801c134:	fb28 330e 	smlad	r3, r8, lr, r3
 801c138:	fb28 0001 	smlad	r0, r8, r1, r0
 801c13c:	fb22 cc0e 	smlad	ip, r2, lr, ip
 801c140:	fb22 a101 	smlad	r1, r2, r1, sl
 801c144:	f8d4 e014 	ldr.w	lr, [r4, #20]
 801c148:	f8d7 a014 	ldr.w	sl, [r7, #20]
 801c14c:	f8d5 8028 	ldr.w	r8, [r5, #40]	; 0x28
 801c150:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 801c152:	fb28 330e 	smlad	r3, r8, lr, r3
 801c156:	fb28 000a 	smlad	r0, r8, sl, r0
 801c15a:	fb22 cc0e 	smlad	ip, r2, lr, ip
 801c15e:	fb22 120a 	smlad	r2, r2, sl, r1
 801c162:	f8d4 e018 	ldr.w	lr, [r4, #24]
 801c166:	f8d7 b018 	ldr.w	fp, [r7, #24]
 801c16a:	f8d5 8030 	ldr.w	r8, [r5, #48]	; 0x30
 801c16e:	6b69      	ldr	r1, [r5, #52]	; 0x34
 801c170:	fb28 330e 	smlad	r3, r8, lr, r3
 801c174:	fb28 080b 	smlad	r8, r8, fp, r0
 801c178:	fb21 ce0e 	smlad	lr, r1, lr, ip
 801c17c:	fb21 210b 	smlad	r1, r1, fp, r2
 801c180:	69e2      	ldr	r2, [r4, #28]
 801c182:	3720      	adds	r7, #32
 801c184:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 801c186:	3420      	adds	r4, #32
 801c188:	f8d5 c03c 	ldr.w	ip, [r5, #60]	; 0x3c
 801c18c:	3540      	adds	r5, #64	; 0x40
 801c18e:	f857 bc04 	ldr.w	fp, [r7, #-4]
 801c192:	fb20 3302 	smlad	r3, r0, r2, r3
 801c196:	fb20 800b 	smlad	r0, r0, fp, r8
 801c19a:	fb2c e202 	smlad	r2, ip, r2, lr
 801c19e:	fb2c 110b 	smlad	r1, ip, fp, r1
 801c1a2:	42a6      	cmp	r6, r4
 801c1a4:	d183      	bne.n	801c0ae <st_sssa8_ch_nn_mat_mult_kernel_opt+0xae>
 801c1a6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 801c1a8:	f8dd b048 	ldr.w	fp, [sp, #72]	; 0x48
 801c1ac:	44a9      	add	r9, r5
 801c1ae:	9d11      	ldr	r5, [sp, #68]	; 0x44
 801c1b0:	9501      	str	r5, [sp, #4]
 801c1b2:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801c1b4:	45ab      	cmp	fp, r5
 801c1b6:	f280 8201 	bge.w	801c5bc <st_sssa8_ch_nn_mat_mult_kernel_opt+0x5bc>
 801c1ba:	9d14      	ldr	r5, [sp, #80]	; 0x50
 801c1bc:	f8dd c004 	ldr.w	ip, [sp, #4]
 801c1c0:	eba5 050b 	sub.w	r5, r5, fp
 801c1c4:	08ad      	lsrs	r5, r5, #2
 801c1c6:	462e      	mov	r6, r5
 801c1c8:	950b      	str	r5, [sp, #44]	; 0x2c
 801c1ca:	464d      	mov	r5, r9
 801c1cc:	3601      	adds	r6, #1
 801c1ce:	00f7      	lsls	r7, r6, #3
 801c1d0:	960a      	str	r6, [sp, #40]	; 0x28
 801c1d2:	eb04 08c6 	add.w	r8, r4, r6, lsl #3
 801c1d6:	9709      	str	r7, [sp, #36]	; 0x24
 801c1d8:	f8d4 e000 	ldr.w	lr, [r4]
 801c1dc:	f8dc 7000 	ldr.w	r7, [ip]
 801c1e0:	f8d5 a000 	ldr.w	sl, [r5]
 801c1e4:	686e      	ldr	r6, [r5, #4]
 801c1e6:	fb2a 330e 	smlad	r3, sl, lr, r3
 801c1ea:	fb2a 0007 	smlad	r0, sl, r7, r0
 801c1ee:	fb26 220e 	smlad	r2, r6, lr, r2
 801c1f2:	fb26 1107 	smlad	r1, r6, r7, r1
 801c1f6:	6867      	ldr	r7, [r4, #4]
 801c1f8:	f10c 0c08 	add.w	ip, ip, #8
 801c1fc:	68ae      	ldr	r6, [r5, #8]
 801c1fe:	3408      	adds	r4, #8
 801c200:	f8d5 e00c 	ldr.w	lr, [r5, #12]
 801c204:	3510      	adds	r5, #16
 801c206:	f85c ac04 	ldr.w	sl, [ip, #-4]
 801c20a:	fb26 3307 	smlad	r3, r6, r7, r3
 801c20e:	fb26 000a 	smlad	r0, r6, sl, r0
 801c212:	fb2e 2207 	smlad	r2, lr, r7, r2
 801c216:	fb2e 110a 	smlad	r1, lr, sl, r1
 801c21a:	4544      	cmp	r4, r8
 801c21c:	d1dc      	bne.n	801c1d8 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x1d8>
 801c21e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801c220:	f10b 0b04 	add.w	fp, fp, #4
 801c224:	9d09      	ldr	r5, [sp, #36]	; 0x24
 801c226:	eb09 1904 	add.w	r9, r9, r4, lsl #4
 801c22a:	9c01      	ldr	r4, [sp, #4]
 801c22c:	442c      	add	r4, r5
 801c22e:	9401      	str	r4, [sp, #4]
 801c230:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 801c232:	eb0b 0b84 	add.w	fp, fp, r4, lsl #2
 801c236:	9f07      	ldr	r7, [sp, #28]
 801c238:	455f      	cmp	r7, fp
 801c23a:	dd54      	ble.n	801c2e6 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2e6>
 801c23c:	f9b8 5000 	ldrsh.w	r5, [r8]
 801c240:	f9b9 4002 	ldrsh.w	r4, [r9, #2]
 801c244:	f9b9 6000 	ldrsh.w	r6, [r9]
 801c248:	fb05 2204 	mla	r2, r5, r4, r2
 801c24c:	fb06 3305 	mla	r3, r6, r5, r3
 801c250:	9d01      	ldr	r5, [sp, #4]
 801c252:	f9b5 5000 	ldrsh.w	r5, [r5]
 801c256:	fb05 1104 	mla	r1, r5, r4, r1
 801c25a:	f10b 0401 	add.w	r4, fp, #1
 801c25e:	fb06 0005 	mla	r0, r6, r5, r0
 801c262:	42a7      	cmp	r7, r4
 801c264:	dd3a      	ble.n	801c2dc <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2dc>
 801c266:	f9b8 5002 	ldrsh.w	r5, [r8, #2]
 801c26a:	f9b9 4006 	ldrsh.w	r4, [r9, #6]
 801c26e:	f9b9 6004 	ldrsh.w	r6, [r9, #4]
 801c272:	fb05 2204 	mla	r2, r5, r4, r2
 801c276:	fb06 3305 	mla	r3, r6, r5, r3
 801c27a:	9d01      	ldr	r5, [sp, #4]
 801c27c:	f9b5 5002 	ldrsh.w	r5, [r5, #2]
 801c280:	fb05 1104 	mla	r1, r5, r4, r1
 801c284:	f10b 0402 	add.w	r4, fp, #2
 801c288:	fb06 0005 	mla	r0, r6, r5, r0
 801c28c:	42a7      	cmp	r7, r4
 801c28e:	dd25      	ble.n	801c2dc <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2dc>
 801c290:	f9b8 5004 	ldrsh.w	r5, [r8, #4]
 801c294:	f9b9 400a 	ldrsh.w	r4, [r9, #10]
 801c298:	f9b9 6008 	ldrsh.w	r6, [r9, #8]
 801c29c:	fb05 2204 	mla	r2, r5, r4, r2
 801c2a0:	fb06 3305 	mla	r3, r6, r5, r3
 801c2a4:	9d01      	ldr	r5, [sp, #4]
 801c2a6:	f9b5 5004 	ldrsh.w	r5, [r5, #4]
 801c2aa:	fb05 1104 	mla	r1, r5, r4, r1
 801c2ae:	f10b 0403 	add.w	r4, fp, #3
 801c2b2:	fb06 0005 	mla	r0, r6, r5, r0
 801c2b6:	42a7      	cmp	r7, r4
 801c2b8:	dd10      	ble.n	801c2dc <st_sssa8_ch_nn_mat_mult_kernel_opt+0x2dc>
 801c2ba:	9c01      	ldr	r4, [sp, #4]
 801c2bc:	f9b8 5006 	ldrsh.w	r5, [r8, #6]
 801c2c0:	f9b4 6006 	ldrsh.w	r6, [r4, #6]
 801c2c4:	f9b9 400c 	ldrsh.w	r4, [r9, #12]
 801c2c8:	fb04 3305 	mla	r3, r4, r5, r3
 801c2cc:	fb04 0006 	mla	r0, r4, r6, r0
 801c2d0:	f9b9 400e 	ldrsh.w	r4, [r9, #14]
 801c2d4:	fb05 2204 	mla	r2, r5, r4, r2
 801c2d8:	fb06 1104 	mla	r1, r6, r4, r1
 801c2dc:	9c07      	ldr	r4, [sp, #28]
 801c2de:	eba4 0b0b 	sub.w	fp, r4, fp
 801c2e2:	eb09 098b 	add.w	r9, r9, fp, lsl #2
 801c2e6:	9c02      	ldr	r4, [sp, #8]
 801c2e8:	f934 4c04 	ldrsh.w	r4, [r4, #-4]
 801c2ec:	2c15      	cmp	r4, #21
 801c2ee:	f340 80e5 	ble.w	801c4bc <st_sssa8_ch_nn_mat_mult_kernel_opt+0x4bc>
 801c2f2:	1ea6      	subs	r6, r4, #2
 801c2f4:	2501      	movs	r5, #1
 801c2f6:	3c01      	subs	r4, #1
 801c2f8:	fa05 f606 	lsl.w	r6, r5, r6
 801c2fc:	9d05      	ldr	r5, [sp, #20]
 801c2fe:	f855 5c04 	ldr.w	r5, [r5, #-4]
 801c302:	fb53 6305 	smmla	r3, r3, r5, r6
 801c306:	fb50 6005 	smmla	r0, r0, r5, r6
 801c30a:	9d03      	ldr	r5, [sp, #12]
 801c30c:	4123      	asrs	r3, r4
 801c30e:	f855 7c04 	ldr.w	r7, [r5, #-4]
 801c312:	443b      	add	r3, r7
 801c314:	f303 0307 	ssat	r3, #8, r3
 801c318:	4120      	asrs	r0, r4
 801c31a:	9c04      	ldr	r4, [sp, #16]
 801c31c:	4438      	add	r0, r7
 801c31e:	f804 3c01 	strb.w	r3, [r4, #-1]
 801c322:	f300 0007 	ssat	r0, #8, r0
 801c326:	9b06      	ldr	r3, [sp, #24]
 801c328:	f803 0c01 	strb.w	r0, [r3, #-1]
 801c32c:	9b02      	ldr	r3, [sp, #8]
 801c32e:	f933 3c02 	ldrsh.w	r3, [r3, #-2]
 801c332:	2b15      	cmp	r3, #21
 801c334:	f340 80e2 	ble.w	801c4fc <st_sssa8_ch_nn_mat_mult_kernel_opt+0x4fc>
 801c338:	1e9c      	subs	r4, r3, #2
 801c33a:	2001      	movs	r0, #1
 801c33c:	3b01      	subs	r3, #1
 801c33e:	fa00 f404 	lsl.w	r4, r0, r4
 801c342:	9805      	ldr	r0, [sp, #20]
 801c344:	6800      	ldr	r0, [r0, #0]
 801c346:	fb52 4200 	smmla	r2, r2, r0, r4
 801c34a:	fb51 4100 	smmla	r1, r1, r0, r4
 801c34e:	9803      	ldr	r0, [sp, #12]
 801c350:	411a      	asrs	r2, r3
 801c352:	6805      	ldr	r5, [r0, #0]
 801c354:	442a      	add	r2, r5
 801c356:	f302 0207 	ssat	r2, #8, r2
 801c35a:	4119      	asrs	r1, r3
 801c35c:	9b04      	ldr	r3, [sp, #16]
 801c35e:	4429      	add	r1, r5
 801c360:	701a      	strb	r2, [r3, #0]
 801c362:	f301 0107 	ssat	r1, #8, r1
 801c366:	9b06      	ldr	r3, [sp, #24]
 801c368:	7019      	strb	r1, [r3, #0]
 801c36a:	9a05      	ldr	r2, [sp, #20]
 801c36c:	9b02      	ldr	r3, [sp, #8]
 801c36e:	3208      	adds	r2, #8
 801c370:	3304      	adds	r3, #4
 801c372:	9205      	str	r2, [sp, #20]
 801c374:	9a03      	ldr	r2, [sp, #12]
 801c376:	9302      	str	r3, [sp, #8]
 801c378:	3208      	adds	r2, #8
 801c37a:	9203      	str	r2, [sp, #12]
 801c37c:	9a04      	ldr	r2, [sp, #16]
 801c37e:	3202      	adds	r2, #2
 801c380:	9204      	str	r2, [sp, #16]
 801c382:	9a06      	ldr	r2, [sp, #24]
 801c384:	3202      	adds	r2, #2
 801c386:	9206      	str	r2, [sp, #24]
 801c388:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801c38a:	4293      	cmp	r3, r2
 801c38c:	f47f ae7b 	bne.w	801c086 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x86>
 801c390:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801c392:	46cb      	mov	fp, r9
 801c394:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 801c396:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801c39a:	9229      	str	r2, [sp, #164]	; 0xa4
 801c39c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 801c39e:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801c3a2:	922a      	str	r2, [sp, #168]	; 0xa8
 801c3a4:	9a2b      	ldr	r2, [sp, #172]	; 0xac
 801c3a6:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 801c3aa:	922b      	str	r2, [sp, #172]	; 0xac
 801c3ac:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801c3ae:	eb02 0243 	add.w	r2, r2, r3, lsl #1
 801c3b2:	9215      	str	r2, [sp, #84]	; 0x54
 801c3b4:	9a16      	ldr	r2, [sp, #88]	; 0x58
 801c3b6:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801c3ba:	9216      	str	r2, [sp, #88]	; 0x58
 801c3bc:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 801c3be:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801c3c2:	9328      	str	r3, [sp, #160]	; 0xa0
 801c3c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801c3c6:	07db      	lsls	r3, r3, #31
 801c3c8:	d56f      	bpl.n	801c4aa <st_sssa8_ch_nn_mat_mult_kernel_opt+0x4aa>
 801c3ca:	9a07      	ldr	r2, [sp, #28]
 801c3cc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 801c3ce:	980c      	ldr	r0, [sp, #48]	; 0x30
 801c3d0:	0896      	lsrs	r6, r2, #2
 801c3d2:	681b      	ldr	r3, [r3, #0]
 801c3d4:	eb00 0742 	add.w	r7, r0, r2, lsl #1
 801c3d8:	f000 812e 	beq.w	801c638 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x638>
 801c3dc:	ea4f 0cc6 	mov.w	ip, r6, lsl #3
 801c3e0:	463c      	mov	r4, r7
 801c3e2:	eb0b 06c6 	add.w	r6, fp, r6, lsl #3
 801c3e6:	461a      	mov	r2, r3
 801c3e8:	f8db 5000 	ldr.w	r5, [fp]
 801c3ec:	f10b 0b08 	add.w	fp, fp, #8
 801c3f0:	f85b 1c04 	ldr.w	r1, [fp, #-4]
 801c3f4:	f8d0 e000 	ldr.w	lr, [r0]
 801c3f8:	fb25 330e 	smlad	r3, r5, lr, r3
 801c3fc:	f8d4 e000 	ldr.w	lr, [r4]
 801c400:	fb25 220e 	smlad	r2, r5, lr, r2
 801c404:	f8d0 e004 	ldr.w	lr, [r0, #4]
 801c408:	3408      	adds	r4, #8
 801c40a:	f854 5c04 	ldr.w	r5, [r4, #-4]
 801c40e:	3008      	adds	r0, #8
 801c410:	fb21 330e 	smlad	r3, r1, lr, r3
 801c414:	fb21 2205 	smlad	r2, r1, r5, r2
 801c418:	45b3      	cmp	fp, r6
 801c41a:	d1e5      	bne.n	801c3e8 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x3e8>
 801c41c:	990c      	ldr	r1, [sp, #48]	; 0x30
 801c41e:	4467      	add	r7, ip
 801c420:	4461      	add	r1, ip
 801c422:	910c      	str	r1, [sp, #48]	; 0x30
 801c424:	9907      	ldr	r1, [sp, #28]
 801c426:	f011 0103 	ands.w	r1, r1, #3
 801c42a:	d01d      	beq.n	801c468 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x468>
 801c42c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801c42e:	3901      	subs	r1, #1
 801c430:	f9b6 0000 	ldrsh.w	r0, [r6]
 801c434:	882c      	ldrh	r4, [r5, #0]
 801c436:	b289      	uxth	r1, r1
 801c438:	fb14 3300 	smlabb	r3, r4, r0, r3
 801c43c:	883c      	ldrh	r4, [r7, #0]
 801c43e:	fb14 2200 	smlabb	r2, r4, r0, r2
 801c442:	b189      	cbz	r1, 801c468 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x468>
 801c444:	f9b6 0002 	ldrsh.w	r0, [r6, #2]
 801c448:	2901      	cmp	r1, #1
 801c44a:	886c      	ldrh	r4, [r5, #2]
 801c44c:	fb14 3300 	smlabb	r3, r4, r0, r3
 801c450:	887c      	ldrh	r4, [r7, #2]
 801c452:	fb14 2200 	smlabb	r2, r4, r0, r2
 801c456:	d007      	beq.n	801c468 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x468>
 801c458:	f9b6 1004 	ldrsh.w	r1, [r6, #4]
 801c45c:	88a8      	ldrh	r0, [r5, #4]
 801c45e:	fb11 3300 	smlabb	r3, r1, r0, r3
 801c462:	88b8      	ldrh	r0, [r7, #4]
 801c464:	fb11 2200 	smlabb	r2, r1, r0, r2
 801c468:	9928      	ldr	r1, [sp, #160]	; 0xa0
 801c46a:	f9b1 1000 	ldrsh.w	r1, [r1]
 801c46e:	2915      	cmp	r1, #21
 801c470:	f340 80a6 	ble.w	801c5c0 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x5c0>
 801c474:	1e8d      	subs	r5, r1, #2
 801c476:	9829      	ldr	r0, [sp, #164]	; 0xa4
 801c478:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 801c47a:	3901      	subs	r1, #1
 801c47c:	2601      	movs	r6, #1
 801c47e:	6800      	ldr	r0, [r0, #0]
 801c480:	6824      	ldr	r4, [r4, #0]
 801c482:	40ae      	lsls	r6, r5
 801c484:	fb53 6500 	smmla	r5, r3, r0, r6
 801c488:	fb52 6300 	smmla	r3, r2, r0, r6
 801c48c:	fa45 f201 	asr.w	r2, r5, r1
 801c490:	4422      	add	r2, r4
 801c492:	f302 0207 	ssat	r2, #8, r2
 801c496:	410b      	asrs	r3, r1
 801c498:	982b      	ldr	r0, [sp, #172]	; 0xac
 801c49a:	4423      	add	r3, r4
 801c49c:	f800 2b01 	strb.w	r2, [r0], #1
 801c4a0:	f303 0307 	ssat	r3, #8, r3
 801c4a4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801c4a6:	902b      	str	r0, [sp, #172]	; 0xac
 801c4a8:	7013      	strb	r3, [r2, #0]
 801c4aa:	e9dd 3217 	ldrd	r3, r2, [sp, #92]	; 0x5c
 801c4ae:	ebc3 0042 	rsb	r0, r3, r2, lsl #1
 801c4b2:	9b2b      	ldr	r3, [sp, #172]	; 0xac
 801c4b4:	4418      	add	r0, r3
 801c4b6:	b01d      	add	sp, #116	; 0x74
 801c4b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c4bc:	2c00      	cmp	r4, #0
 801c4be:	dd34      	ble.n	801c52a <st_sssa8_ch_nn_mat_mult_kernel_opt+0x52a>
 801c4c0:	9d05      	ldr	r5, [sp, #20]
 801c4c2:	005b      	lsls	r3, r3, #1
 801c4c4:	9e03      	ldr	r6, [sp, #12]
 801c4c6:	0040      	lsls	r0, r0, #1
 801c4c8:	f855 5c04 	ldr.w	r5, [r5, #-4]
 801c4cc:	f856 6c04 	ldr.w	r6, [r6, #-4]
 801c4d0:	fb53 6305 	smmla	r3, r3, r5, r6
 801c4d4:	fb50 6005 	smmla	r0, r0, r5, r6
 801c4d8:	4123      	asrs	r3, r4
 801c4da:	f303 0307 	ssat	r3, #8, r3
 801c4de:	4120      	asrs	r0, r4
 801c4e0:	9c04      	ldr	r4, [sp, #16]
 801c4e2:	f804 3c01 	strb.w	r3, [r4, #-1]
 801c4e6:	f300 0007 	ssat	r0, #8, r0
 801c4ea:	9b06      	ldr	r3, [sp, #24]
 801c4ec:	f803 0c01 	strb.w	r0, [r3, #-1]
 801c4f0:	9b02      	ldr	r3, [sp, #8]
 801c4f2:	f933 3c02 	ldrsh.w	r3, [r3, #-2]
 801c4f6:	2b15      	cmp	r3, #21
 801c4f8:	f73f af1e 	bgt.w	801c338 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x338>
 801c4fc:	2b00      	cmp	r3, #0
 801c4fe:	dd36      	ble.n	801c56e <st_sssa8_ch_nn_mat_mult_kernel_opt+0x56e>
 801c500:	9805      	ldr	r0, [sp, #20]
 801c502:	0052      	lsls	r2, r2, #1
 801c504:	9c03      	ldr	r4, [sp, #12]
 801c506:	0049      	lsls	r1, r1, #1
 801c508:	6800      	ldr	r0, [r0, #0]
 801c50a:	6824      	ldr	r4, [r4, #0]
 801c50c:	fb52 4200 	smmla	r2, r2, r0, r4
 801c510:	fb51 4100 	smmla	r1, r1, r0, r4
 801c514:	411a      	asrs	r2, r3
 801c516:	f302 0207 	ssat	r2, #8, r2
 801c51a:	4119      	asrs	r1, r3
 801c51c:	9b04      	ldr	r3, [sp, #16]
 801c51e:	701a      	strb	r2, [r3, #0]
 801c520:	f301 0107 	ssat	r1, #8, r1
 801c524:	9b06      	ldr	r3, [sp, #24]
 801c526:	7019      	strb	r1, [r3, #0]
 801c528:	e71f      	b.n	801c36a <st_sssa8_ch_nn_mat_mult_kernel_opt+0x36a>
 801c52a:	f1c4 0401 	rsb	r4, r4, #1
 801c52e:	fa03 f504 	lsl.w	r5, r3, r4
 801c532:	f305 051f 	ssat	r5, #32, r5
 801c536:	9b05      	ldr	r3, [sp, #20]
 801c538:	f853 6c04 	ldr.w	r6, [r3, #-4]
 801c53c:	fb55 f516 	smmulr	r5, r5, r6
 801c540:	40a0      	lsls	r0, r4
 801c542:	f300 001f 	ssat	r0, #32, r0
 801c546:	fb50 f016 	smmulr	r0, r0, r6
 801c54a:	9c03      	ldr	r4, [sp, #12]
 801c54c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801c550:	442b      	add	r3, r5
 801c552:	f303 0307 	ssat	r3, #8, r3
 801c556:	9d04      	ldr	r5, [sp, #16]
 801c558:	f805 3c01 	strb.w	r3, [r5, #-1]
 801c55c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801c560:	4403      	add	r3, r0
 801c562:	f303 0307 	ssat	r3, #8, r3
 801c566:	9806      	ldr	r0, [sp, #24]
 801c568:	f800 3c01 	strb.w	r3, [r0, #-1]
 801c56c:	e6de      	b.n	801c32c <st_sssa8_ch_nn_mat_mult_kernel_opt+0x32c>
 801c56e:	f1c3 0301 	rsb	r3, r3, #1
 801c572:	fa02 f003 	lsl.w	r0, r2, r3
 801c576:	f300 001f 	ssat	r0, #32, r0
 801c57a:	9a05      	ldr	r2, [sp, #20]
 801c57c:	6814      	ldr	r4, [r2, #0]
 801c57e:	fb50 f014 	smmulr	r0, r0, r4
 801c582:	fa01 f303 	lsl.w	r3, r1, r3
 801c586:	f303 021f 	ssat	r2, #32, r3
 801c58a:	fb52 f214 	smmulr	r2, r2, r4
 801c58e:	9903      	ldr	r1, [sp, #12]
 801c590:	680b      	ldr	r3, [r1, #0]
 801c592:	4403      	add	r3, r0
 801c594:	f303 0307 	ssat	r3, #8, r3
 801c598:	9804      	ldr	r0, [sp, #16]
 801c59a:	7003      	strb	r3, [r0, #0]
 801c59c:	680b      	ldr	r3, [r1, #0]
 801c59e:	4413      	add	r3, r2
 801c5a0:	f303 0307 	ssat	r3, #8, r3
 801c5a4:	9a06      	ldr	r2, [sp, #24]
 801c5a6:	7013      	strb	r3, [r2, #0]
 801c5a8:	e6df      	b.n	801c36a <st_sssa8_ch_nn_mat_mult_kernel_opt+0x36a>
 801c5aa:	f04f 0b00 	mov.w	fp, #0
 801c5ae:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801c5b0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 801c5b2:	45ab      	cmp	fp, r5
 801c5b4:	9401      	str	r4, [sp, #4]
 801c5b6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 801c5b8:	f6ff adff 	blt.w	801c1ba <st_sssa8_ch_nn_mat_mult_kernel_opt+0x1ba>
 801c5bc:	46a0      	mov	r8, r4
 801c5be:	e63a      	b.n	801c236 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x236>
 801c5c0:	2900      	cmp	r1, #0
 801c5c2:	dd1a      	ble.n	801c5fa <st_sssa8_ch_nn_mat_mult_kernel_opt+0x5fa>
 801c5c4:	9829      	ldr	r0, [sp, #164]	; 0xa4
 801c5c6:	005b      	lsls	r3, r3, #1
 801c5c8:	0052      	lsls	r2, r2, #1
 801c5ca:	6804      	ldr	r4, [r0, #0]
 801c5cc:	982a      	ldr	r0, [sp, #168]	; 0xa8
 801c5ce:	6805      	ldr	r5, [r0, #0]
 801c5d0:	fb53 5004 	smmla	r0, r3, r4, r5
 801c5d4:	fb52 5304 	smmla	r3, r2, r4, r5
 801c5d8:	fa40 f201 	asr.w	r2, r0, r1
 801c5dc:	f302 0207 	ssat	r2, #8, r2
 801c5e0:	982b      	ldr	r0, [sp, #172]	; 0xac
 801c5e2:	f800 2b01 	strb.w	r2, [r0], #1
 801c5e6:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 801c5e8:	f9b2 2000 	ldrsh.w	r2, [r2]
 801c5ec:	4113      	asrs	r3, r2
 801c5ee:	f303 0307 	ssat	r3, #8, r3
 801c5f2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801c5f4:	902b      	str	r0, [sp, #172]	; 0xac
 801c5f6:	7013      	strb	r3, [r2, #0]
 801c5f8:	e757      	b.n	801c4aa <st_sssa8_ch_nn_mat_mult_kernel_opt+0x4aa>
 801c5fa:	f1c1 0101 	rsb	r1, r1, #1
 801c5fe:	408b      	lsls	r3, r1
 801c600:	f303 031f 	ssat	r3, #32, r3
 801c604:	9829      	ldr	r0, [sp, #164]	; 0xa4
 801c606:	6800      	ldr	r0, [r0, #0]
 801c608:	fb53 f310 	smmulr	r3, r3, r0
 801c60c:	408a      	lsls	r2, r1
 801c60e:	f302 021f 	ssat	r2, #32, r2
 801c612:	fb52 f210 	smmulr	r2, r2, r0
 801c616:	992a      	ldr	r1, [sp, #168]	; 0xa8
 801c618:	6809      	ldr	r1, [r1, #0]
 801c61a:	440b      	add	r3, r1
 801c61c:	f303 0307 	ssat	r3, #8, r3
 801c620:	992b      	ldr	r1, [sp, #172]	; 0xac
 801c622:	f801 3b01 	strb.w	r3, [r1], #1
 801c626:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 801c628:	681b      	ldr	r3, [r3, #0]
 801c62a:	4413      	add	r3, r2
 801c62c:	f303 0307 	ssat	r3, #8, r3
 801c630:	9a15      	ldr	r2, [sp, #84]	; 0x54
 801c632:	912b      	str	r1, [sp, #172]	; 0xac
 801c634:	7013      	strb	r3, [r2, #0]
 801c636:	e738      	b.n	801c4aa <st_sssa8_ch_nn_mat_mult_kernel_opt+0x4aa>
 801c638:	465e      	mov	r6, fp
 801c63a:	461a      	mov	r2, r3
 801c63c:	e6f2      	b.n	801c424 <st_sssa8_ch_nn_mat_mult_kernel_opt+0x424>
 801c63e:	bf00      	nop

0801c640 <st_sssa8_ch_nn_mat_mult_kernel_single_opt>:
 801c640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c644:	b093      	sub	sp, #76	; 0x4c
 801c646:	f8bd 3070 	ldrh.w	r3, [sp, #112]	; 0x70
 801c64a:	f8bd 4074 	ldrh.w	r4, [sp, #116]	; 0x74
 801c64e:	085d      	lsrs	r5, r3, #1
 801c650:	930e      	str	r3, [sp, #56]	; 0x38
 801c652:	9107      	str	r1, [sp, #28]
 801c654:	920d      	str	r2, [sp, #52]	; 0x34
 801c656:	9405      	str	r4, [sp, #20]
 801c658:	950f      	str	r5, [sp, #60]	; 0x3c
 801c65a:	f000 81fc 	beq.w	801ca56 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x416>
 801c65e:	4616      	mov	r6, r2
 801c660:	1e6a      	subs	r2, r5, #1
 801c662:	9d21      	ldr	r5, [sp, #132]	; 0x84
 801c664:	460f      	mov	r7, r1
 801c666:	b292      	uxth	r2, r2
 801c668:	f1a4 0310 	sub.w	r3, r4, #16
 801c66c:	1d29      	adds	r1, r5, #4
 801c66e:	f106 0a08 	add.w	sl, r6, #8
 801c672:	091b      	lsrs	r3, r3, #4
 801c674:	eb01 0542 	add.w	r5, r1, r2, lsl #1
 801c678:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801c67a:	3301      	adds	r3, #1
 801c67c:	f102 0b02 	add.w	fp, r2, #2
 801c680:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801c682:	eb07 1743 	add.w	r7, r7, r3, lsl #5
 801c686:	9509      	str	r5, [sp, #36]	; 0x24
 801c688:	3204      	adds	r2, #4
 801c68a:	1ee5      	subs	r5, r4, #3
 801c68c:	9202      	str	r2, [sp, #8]
 801c68e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801c690:	9508      	str	r5, [sp, #32]
 801c692:	3208      	adds	r2, #8
 801c694:	9204      	str	r2, [sp, #16]
 801c696:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801c698:	3208      	adds	r2, #8
 801c69a:	9201      	str	r2, [sp, #4]
 801c69c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801c69e:	3202      	adds	r2, #2
 801c6a0:	9203      	str	r2, [sp, #12]
 801c6a2:	019a      	lsls	r2, r3, #6
 801c6a4:	011b      	lsls	r3, r3, #4
 801c6a6:	920a      	str	r2, [sp, #40]	; 0x28
 801c6a8:	930b      	str	r3, [sp, #44]	; 0x2c
 801c6aa:	1f23      	subs	r3, r4, #4
 801c6ac:	930c      	str	r3, [sp, #48]	; 0x30
 801c6ae:	f85a 3c08 	ldr.w	r3, [sl, #-8]
 801c6b2:	9905      	ldr	r1, [sp, #20]
 801c6b4:	f85a 2c04 	ldr.w	r2, [sl, #-4]
 801c6b8:	9311      	str	r3, [sp, #68]	; 0x44
 801c6ba:	290f      	cmp	r1, #15
 801c6bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801c6be:	9211      	str	r2, [sp, #68]	; 0x44
 801c6c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801c6c2:	9c07      	ldr	r4, [sp, #28]
 801c6c4:	f340 819c 	ble.w	801ca00 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x3c0>
 801c6c8:	4601      	mov	r1, r0
 801c6ca:	f8d4 c000 	ldr.w	ip, [r4]
 801c6ce:	680e      	ldr	r6, [r1, #0]
 801c6d0:	fb26 330c 	smlad	r3, r6, ip, r3
 801c6d4:	684d      	ldr	r5, [r1, #4]
 801c6d6:	fb25 220c 	smlad	r2, r5, ip, r2
 801c6da:	f8d4 c004 	ldr.w	ip, [r4, #4]
 801c6de:	688e      	ldr	r6, [r1, #8]
 801c6e0:	fb26 360c 	smlad	r6, r6, ip, r3
 801c6e4:	68cd      	ldr	r5, [r1, #12]
 801c6e6:	fb25 250c 	smlad	r5, r5, ip, r2
 801c6ea:	f8d4 c008 	ldr.w	ip, [r4, #8]
 801c6ee:	690b      	ldr	r3, [r1, #16]
 801c6f0:	fb23 660c 	smlad	r6, r3, ip, r6
 801c6f4:	694a      	ldr	r2, [r1, #20]
 801c6f6:	fb22 550c 	smlad	r5, r2, ip, r5
 801c6fa:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 801c6fe:	698b      	ldr	r3, [r1, #24]
 801c700:	fb23 630c 	smlad	r3, r3, ip, r6
 801c704:	69ca      	ldr	r2, [r1, #28]
 801c706:	fb22 520c 	smlad	r2, r2, ip, r5
 801c70a:	f8d4 c010 	ldr.w	ip, [r4, #16]
 801c70e:	6a0e      	ldr	r6, [r1, #32]
 801c710:	fb26 330c 	smlad	r3, r6, ip, r3
 801c714:	6a4d      	ldr	r5, [r1, #36]	; 0x24
 801c716:	fb25 220c 	smlad	r2, r5, ip, r2
 801c71a:	f8d4 c014 	ldr.w	ip, [r4, #20]
 801c71e:	6a8e      	ldr	r6, [r1, #40]	; 0x28
 801c720:	fb26 360c 	smlad	r6, r6, ip, r3
 801c724:	6acd      	ldr	r5, [r1, #44]	; 0x2c
 801c726:	fb25 250c 	smlad	r5, r5, ip, r2
 801c72a:	f8d4 c018 	ldr.w	ip, [r4, #24]
 801c72e:	6b0b      	ldr	r3, [r1, #48]	; 0x30
 801c730:	fb23 660c 	smlad	r6, r3, ip, r6
 801c734:	6b4a      	ldr	r2, [r1, #52]	; 0x34
 801c736:	fb22 550c 	smlad	r5, r2, ip, r5
 801c73a:	f8d4 c01c 	ldr.w	ip, [r4, #28]
 801c73e:	3140      	adds	r1, #64	; 0x40
 801c740:	f851 3c08 	ldr.w	r3, [r1, #-8]
 801c744:	3420      	adds	r4, #32
 801c746:	f851 2c04 	ldr.w	r2, [r1, #-4]
 801c74a:	fb23 630c 	smlad	r3, r3, ip, r6
 801c74e:	fb22 520c 	smlad	r2, r2, ip, r5
 801c752:	42bc      	cmp	r4, r7
 801c754:	d1b9      	bne.n	801c6ca <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x8a>
 801c756:	990a      	ldr	r1, [sp, #40]	; 0x28
 801c758:	463c      	mov	r4, r7
 801c75a:	f8dd e02c 	ldr.w	lr, [sp, #44]	; 0x2c
 801c75e:	4408      	add	r0, r1
 801c760:	9908      	ldr	r1, [sp, #32]
 801c762:	458e      	cmp	lr, r1
 801c764:	da25      	bge.n	801c7b2 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x172>
 801c766:	990c      	ldr	r1, [sp, #48]	; 0x30
 801c768:	eba1 090e 	sub.w	r9, r1, lr
 801c76c:	4601      	mov	r1, r0
 801c76e:	ea4f 0999 	mov.w	r9, r9, lsr #2
 801c772:	f109 0501 	add.w	r5, r9, #1
 801c776:	eb04 08c5 	add.w	r8, r4, r5, lsl #3
 801c77a:	9506      	str	r5, [sp, #24]
 801c77c:	6825      	ldr	r5, [r4, #0]
 801c77e:	680e      	ldr	r6, [r1, #0]
 801c780:	fb26 3305 	smlad	r3, r6, r5, r3
 801c784:	684e      	ldr	r6, [r1, #4]
 801c786:	fb26 2505 	smlad	r5, r6, r5, r2
 801c78a:	6866      	ldr	r6, [r4, #4]
 801c78c:	3110      	adds	r1, #16
 801c78e:	f851 cc08 	ldr.w	ip, [r1, #-8]
 801c792:	3408      	adds	r4, #8
 801c794:	f851 2c04 	ldr.w	r2, [r1, #-4]
 801c798:	fb2c 3306 	smlad	r3, ip, r6, r3
 801c79c:	fb22 5206 	smlad	r2, r2, r6, r5
 801c7a0:	45a0      	cmp	r8, r4
 801c7a2:	d1eb      	bne.n	801c77c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x13c>
 801c7a4:	9906      	ldr	r1, [sp, #24]
 801c7a6:	f10e 0e04 	add.w	lr, lr, #4
 801c7aa:	eb00 1001 	add.w	r0, r0, r1, lsl #4
 801c7ae:	eb0e 0e89 	add.w	lr, lr, r9, lsl #2
 801c7b2:	9e05      	ldr	r6, [sp, #20]
 801c7b4:	4576      	cmp	r6, lr
 801c7b6:	dd30      	ble.n	801c81a <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x1da>
 801c7b8:	f9b4 1000 	ldrsh.w	r1, [r4]
 801c7bc:	8805      	ldrh	r5, [r0, #0]
 801c7be:	fb15 3301 	smlabb	r3, r5, r1, r3
 801c7c2:	8845      	ldrh	r5, [r0, #2]
 801c7c4:	fb11 2205 	smlabb	r2, r1, r5, r2
 801c7c8:	f10e 0101 	add.w	r1, lr, #1
 801c7cc:	428e      	cmp	r6, r1
 801c7ce:	dd1f      	ble.n	801c810 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x1d0>
 801c7d0:	f9b4 1002 	ldrsh.w	r1, [r4, #2]
 801c7d4:	8885      	ldrh	r5, [r0, #4]
 801c7d6:	fb15 3301 	smlabb	r3, r5, r1, r3
 801c7da:	88c5      	ldrh	r5, [r0, #6]
 801c7dc:	fb11 2205 	smlabb	r2, r1, r5, r2
 801c7e0:	f10e 0102 	add.w	r1, lr, #2
 801c7e4:	428e      	cmp	r6, r1
 801c7e6:	dd13      	ble.n	801c810 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x1d0>
 801c7e8:	f9b4 1004 	ldrsh.w	r1, [r4, #4]
 801c7ec:	8905      	ldrh	r5, [r0, #8]
 801c7ee:	fb15 3301 	smlabb	r3, r5, r1, r3
 801c7f2:	8945      	ldrh	r5, [r0, #10]
 801c7f4:	fb11 2205 	smlabb	r2, r1, r5, r2
 801c7f8:	f10e 0103 	add.w	r1, lr, #3
 801c7fc:	428e      	cmp	r6, r1
 801c7fe:	dd07      	ble.n	801c810 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x1d0>
 801c800:	f9b4 1006 	ldrsh.w	r1, [r4, #6]
 801c804:	8984      	ldrh	r4, [r0, #12]
 801c806:	fb14 3301 	smlabb	r3, r4, r1, r3
 801c80a:	89c4      	ldrh	r4, [r0, #14]
 801c80c:	fb11 2204 	smlabb	r2, r1, r4, r2
 801c810:	9905      	ldr	r1, [sp, #20]
 801c812:	eba1 0e0e 	sub.w	lr, r1, lr
 801c816:	eb00 008e 	add.w	r0, r0, lr, lsl #2
 801c81a:	9902      	ldr	r1, [sp, #8]
 801c81c:	f931 5c04 	ldrsh.w	r5, [r1, #-4]
 801c820:	2d15      	cmp	r5, #21
 801c822:	f340 80b0 	ble.w	801c986 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x346>
 801c826:	9e04      	ldr	r6, [sp, #16]
 801c828:	1eac      	subs	r4, r5, #2
 801c82a:	2101      	movs	r1, #1
 801c82c:	3d01      	subs	r5, #1
 801c82e:	f1a6 0e04 	sub.w	lr, r6, #4
 801c832:	fa01 f404 	lsl.w	r4, r1, r4
 801c836:	f856 1c08 	ldr.w	r1, [r6, #-8]
 801c83a:	fb53 4401 	smmla	r4, r3, r1, r4
 801c83e:	9b01      	ldr	r3, [sp, #4]
 801c840:	fa44 f505 	asr.w	r5, r4, r5
 801c844:	f853 4c08 	ldr.w	r4, [r3, #-8]
 801c848:	1f1e      	subs	r6, r3, #4
 801c84a:	442c      	add	r4, r5
 801c84c:	f304 0407 	ssat	r4, #8, r4
 801c850:	f80b 4c02 	strb.w	r4, [fp, #-2]
 801c854:	9b03      	ldr	r3, [sp, #12]
 801c856:	f9b3 3000 	ldrsh.w	r3, [r3]
 801c85a:	2b15      	cmp	r3, #21
 801c85c:	f340 8085 	ble.w	801c96a <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x32a>
 801c860:	1e9c      	subs	r4, r3, #2
 801c862:	2501      	movs	r5, #1
 801c864:	3b01      	subs	r3, #1
 801c866:	6836      	ldr	r6, [r6, #0]
 801c868:	f8de 1000 	ldr.w	r1, [lr]
 801c86c:	fa05 f404 	lsl.w	r4, r5, r4
 801c870:	fb52 4201 	smmla	r2, r2, r1, r4
 801c874:	411a      	asrs	r2, r3
 801c876:	4432      	add	r2, r6
 801c878:	f302 0207 	ssat	r2, #8, r2
 801c87c:	f80b 2c01 	strb.w	r2, [fp, #-1]
 801c880:	9b02      	ldr	r3, [sp, #8]
 801c882:	f10b 0b02 	add.w	fp, fp, #2
 801c886:	f10a 0a08 	add.w	sl, sl, #8
 801c88a:	3304      	adds	r3, #4
 801c88c:	9302      	str	r3, [sp, #8]
 801c88e:	9b04      	ldr	r3, [sp, #16]
 801c890:	3308      	adds	r3, #8
 801c892:	9304      	str	r3, [sp, #16]
 801c894:	9b01      	ldr	r3, [sp, #4]
 801c896:	3308      	adds	r3, #8
 801c898:	9301      	str	r3, [sp, #4]
 801c89a:	9b03      	ldr	r3, [sp, #12]
 801c89c:	3304      	adds	r3, #4
 801c89e:	9303      	str	r3, [sp, #12]
 801c8a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801c8a2:	459b      	cmp	fp, r3
 801c8a4:	f47f af03 	bne.w	801c6ae <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x6e>
 801c8a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801c8aa:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801c8ac:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801c8b0:	921e      	str	r2, [sp, #120]	; 0x78
 801c8b2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801c8b4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801c8b8:	921f      	str	r2, [sp, #124]	; 0x7c
 801c8ba:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801c8bc:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801c8c0:	9220      	str	r2, [sp, #128]	; 0x80
 801c8c2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801c8c4:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801c8c8:	920d      	str	r2, [sp, #52]	; 0x34
 801c8ca:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801c8cc:	eb02 0143 	add.w	r1, r2, r3, lsl #1
 801c8d0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801c8d2:	07db      	lsls	r3, r3, #31
 801c8d4:	d545      	bpl.n	801c962 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x322>
 801c8d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801c8d8:	681a      	ldr	r2, [r3, #0]
 801c8da:	9b05      	ldr	r3, [sp, #20]
 801c8dc:	089e      	lsrs	r6, r3, #2
 801c8de:	d014      	beq.n	801c90a <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2ca>
 801c8e0:	00f7      	lsls	r7, r6, #3
 801c8e2:	9b07      	ldr	r3, [sp, #28]
 801c8e4:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 801c8e8:	6805      	ldr	r5, [r0, #0]
 801c8ea:	3008      	adds	r0, #8
 801c8ec:	f850 4c04 	ldr.w	r4, [r0, #-4]
 801c8f0:	f8d3 c000 	ldr.w	ip, [r3]
 801c8f4:	fb25 220c 	smlad	r2, r5, ip, r2
 801c8f8:	685d      	ldr	r5, [r3, #4]
 801c8fa:	3308      	adds	r3, #8
 801c8fc:	fb24 2205 	smlad	r2, r4, r5, r2
 801c900:	4286      	cmp	r6, r0
 801c902:	d1f1      	bne.n	801c8e8 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2a8>
 801c904:	9b07      	ldr	r3, [sp, #28]
 801c906:	443b      	add	r3, r7
 801c908:	9307      	str	r3, [sp, #28]
 801c90a:	9b05      	ldr	r3, [sp, #20]
 801c90c:	f013 0303 	ands.w	r3, r3, #3
 801c910:	d011      	beq.n	801c936 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2f6>
 801c912:	3b01      	subs	r3, #1
 801c914:	9e07      	ldr	r6, [sp, #28]
 801c916:	8804      	ldrh	r4, [r0, #0]
 801c918:	8835      	ldrh	r5, [r6, #0]
 801c91a:	b29b      	uxth	r3, r3
 801c91c:	fb15 2204 	smlabb	r2, r5, r4, r2
 801c920:	b14b      	cbz	r3, 801c936 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2f6>
 801c922:	8845      	ldrh	r5, [r0, #2]
 801c924:	2b01      	cmp	r3, #1
 801c926:	8874      	ldrh	r4, [r6, #2]
 801c928:	fb15 2204 	smlabb	r2, r5, r4, r2
 801c92c:	d003      	beq.n	801c936 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x2f6>
 801c92e:	8880      	ldrh	r0, [r0, #4]
 801c930:	88b3      	ldrh	r3, [r6, #4]
 801c932:	fb10 2203 	smlabb	r2, r0, r3, r2
 801c936:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801c938:	f9b3 3000 	ldrsh.w	r3, [r3]
 801c93c:	2b15      	cmp	r3, #21
 801c93e:	dd62      	ble.n	801ca06 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x3c6>
 801c940:	9c20      	ldr	r4, [sp, #128]	; 0x80
 801c942:	1e9e      	subs	r6, r3, #2
 801c944:	981f      	ldr	r0, [sp, #124]	; 0x7c
 801c946:	3b01      	subs	r3, #1
 801c948:	6825      	ldr	r5, [r4, #0]
 801c94a:	2401      	movs	r4, #1
 801c94c:	6800      	ldr	r0, [r0, #0]
 801c94e:	40b4      	lsls	r4, r6
 801c950:	fb52 4200 	smmla	r2, r2, r0, r4
 801c954:	fa42 f303 	asr.w	r3, r2, r3
 801c958:	442b      	add	r3, r5
 801c95a:	f303 0307 	ssat	r3, #8, r3
 801c95e:	f801 3b01 	strb.w	r3, [r1], #1
 801c962:	4608      	mov	r0, r1
 801c964:	b013      	add	sp, #76	; 0x4c
 801c966:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c96a:	2b00      	cmp	r3, #0
 801c96c:	dd21      	ble.n	801c9b2 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x372>
 801c96e:	f8de 1000 	ldr.w	r1, [lr]
 801c972:	0052      	lsls	r2, r2, #1
 801c974:	6834      	ldr	r4, [r6, #0]
 801c976:	fb52 4201 	smmla	r2, r2, r1, r4
 801c97a:	411a      	asrs	r2, r3
 801c97c:	f302 0307 	ssat	r3, #8, r2
 801c980:	f80b 3c01 	strb.w	r3, [fp, #-1]
 801c984:	e77c      	b.n	801c880 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x240>
 801c986:	2d00      	cmp	r5, #0
 801c988:	dd24      	ble.n	801c9d4 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x394>
 801c98a:	9e04      	ldr	r6, [sp, #16]
 801c98c:	005b      	lsls	r3, r3, #1
 801c98e:	9c01      	ldr	r4, [sp, #4]
 801c990:	f856 1c08 	ldr.w	r1, [r6, #-8]
 801c994:	f1a6 0e04 	sub.w	lr, r6, #4
 801c998:	f854 4c08 	ldr.w	r4, [r4, #-8]
 801c99c:	fb53 4301 	smmla	r3, r3, r1, r4
 801c9a0:	9c01      	ldr	r4, [sp, #4]
 801c9a2:	fa43 f505 	asr.w	r5, r3, r5
 801c9a6:	1f26      	subs	r6, r4, #4
 801c9a8:	f305 0507 	ssat	r5, #8, r5
 801c9ac:	f80b 5c02 	strb.w	r5, [fp, #-2]
 801c9b0:	e750      	b.n	801c854 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x214>
 801c9b2:	f1c3 0301 	rsb	r3, r3, #1
 801c9b6:	fa02 f303 	lsl.w	r3, r2, r3
 801c9ba:	f303 031f 	ssat	r3, #32, r3
 801c9be:	f8de 2000 	ldr.w	r2, [lr]
 801c9c2:	fb53 f312 	smmulr	r3, r3, r2
 801c9c6:	6832      	ldr	r2, [r6, #0]
 801c9c8:	441a      	add	r2, r3
 801c9ca:	f302 0207 	ssat	r2, #8, r2
 801c9ce:	f80b 2c01 	strb.w	r2, [fp, #-1]
 801c9d2:	e755      	b.n	801c880 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x240>
 801c9d4:	f1c5 0501 	rsb	r5, r5, #1
 801c9d8:	40ab      	lsls	r3, r5
 801c9da:	f303 031f 	ssat	r3, #32, r3
 801c9de:	9904      	ldr	r1, [sp, #16]
 801c9e0:	f1a1 0e04 	sub.w	lr, r1, #4
 801c9e4:	f851 1c08 	ldr.w	r1, [r1, #-8]
 801c9e8:	fb53 f111 	smmulr	r1, r3, r1
 801c9ec:	9c01      	ldr	r4, [sp, #4]
 801c9ee:	f854 3c08 	ldr.w	r3, [r4, #-8]
 801c9f2:	1f26      	subs	r6, r4, #4
 801c9f4:	440b      	add	r3, r1
 801c9f6:	f303 0307 	ssat	r3, #8, r3
 801c9fa:	f80b 3c02 	strb.w	r3, [fp, #-2]
 801c9fe:	e729      	b.n	801c854 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x214>
 801ca00:	f04f 0e00 	mov.w	lr, #0
 801ca04:	e6ac      	b.n	801c760 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x120>
 801ca06:	2b00      	cmp	r3, #0
 801ca08:	dd10      	ble.n	801ca2c <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x3ec>
 801ca0a:	981f      	ldr	r0, [sp, #124]	; 0x7c
 801ca0c:	0052      	lsls	r2, r2, #1
 801ca0e:	9c20      	ldr	r4, [sp, #128]	; 0x80
 801ca10:	6800      	ldr	r0, [r0, #0]
 801ca12:	6824      	ldr	r4, [r4, #0]
 801ca14:	fb52 4200 	smmla	r2, r2, r0, r4
 801ca18:	fa42 f303 	asr.w	r3, r2, r3
 801ca1c:	f303 0307 	ssat	r3, #8, r3
 801ca20:	f801 3b01 	strb.w	r3, [r1], #1
 801ca24:	4608      	mov	r0, r1
 801ca26:	b013      	add	sp, #76	; 0x4c
 801ca28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ca2c:	f1c3 0301 	rsb	r3, r3, #1
 801ca30:	fa02 f303 	lsl.w	r3, r2, r3
 801ca34:	f303 031f 	ssat	r3, #32, r3
 801ca38:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 801ca3a:	6812      	ldr	r2, [r2, #0]
 801ca3c:	fb53 f312 	smmulr	r3, r3, r2
 801ca40:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801ca42:	6812      	ldr	r2, [r2, #0]
 801ca44:	4413      	add	r3, r2
 801ca46:	f303 0307 	ssat	r3, #8, r3
 801ca4a:	f801 3b01 	strb.w	r3, [r1], #1
 801ca4e:	4608      	mov	r0, r1
 801ca50:	b013      	add	sp, #76	; 0x4c
 801ca52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ca56:	9921      	ldr	r1, [sp, #132]	; 0x84
 801ca58:	e73a      	b.n	801c8d0 <st_sssa8_ch_nn_mat_mult_kernel_single_opt+0x290>
 801ca5a:	bf00      	nop

0801ca5c <st_int8_avepool>:
 801ca5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ca60:	b095      	sub	sp, #84	; 0x54
 801ca62:	4699      	mov	r9, r3
 801ca64:	4692      	mov	sl, r2
 801ca66:	ee80 6a20 	vdiv.f32	s12, s0, s1
 801ca6a:	9102      	str	r1, [sp, #8]
 801ca6c:	f8bd 108c 	ldrh.w	r1, [sp, #140]	; 0x8c
 801ca70:	f8bd 307c 	ldrh.w	r3, [sp, #124]	; 0x7c
 801ca74:	910f      	str	r1, [sp, #60]	; 0x3c
 801ca76:	f8bd 1090 	ldrh.w	r1, [sp, #144]	; 0x90
 801ca7a:	930d      	str	r3, [sp, #52]	; 0x34
 801ca7c:	9110      	str	r1, [sp, #64]	; 0x40
 801ca7e:	f8bd 3080 	ldrh.w	r3, [sp, #128]	; 0x80
 801ca82:	f8bd 1094 	ldrh.w	r1, [sp, #148]	; 0x94
 801ca86:	f8bd 2098 	ldrh.w	r2, [sp, #152]	; 0x98
 801ca8a:	9309      	str	r3, [sp, #36]	; 0x24
 801ca8c:	9104      	str	r1, [sp, #16]
 801ca8e:	f8bd 3084 	ldrh.w	r3, [sp, #132]	; 0x84
 801ca92:	f99d 109c 	ldrsb.w	r1, [sp, #156]	; 0x9c
 801ca96:	930e      	str	r3, [sp, #56]	; 0x38
 801ca98:	ee03 1a90 	vmov	s7, r1
 801ca9c:	f8bd 8078 	ldrh.w	r8, [sp, #120]	; 0x78
 801caa0:	f8bd 3088 	ldrh.w	r3, [sp, #136]	; 0x88
 801caa4:	f99d 10a0 	ldrsb.w	r1, [sp, #160]	; 0xa0
 801caa8:	9211      	str	r2, [sp, #68]	; 0x44
 801caaa:	2a00      	cmp	r2, #0
 801caac:	f000 80b3 	beq.w	801cc16 <st_int8_avepool+0x1ba>
 801cab0:	eeb4 0a60 	vcmp.f32	s0, s1
 801cab4:	ee03 1a10 	vmov	s6, r1
 801cab8:	4683      	mov	fp, r0
 801caba:	ee13 1a90 	vmov	r1, s7
 801cabe:	ee13 0a10 	vmov	r0, s6
 801cac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cac6:	bf0c      	ite	eq
 801cac8:	2201      	moveq	r2, #1
 801caca:	2200      	movne	r2, #0
 801cacc:	4281      	cmp	r1, r0
 801cace:	bf14      	ite	ne
 801cad0:	2200      	movne	r2, #0
 801cad2:	f002 0201 	andeq.w	r2, r2, #1
 801cad6:	f1b8 0f01 	cmp.w	r8, #1
 801cada:	9201      	str	r2, [sp, #4]
 801cadc:	f040 80c2 	bne.w	801cc64 <st_int8_avepool+0x208>
 801cae0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801cae2:	eddf 5a5e 	vldr	s11, [pc, #376]	; 801cc5c <st_int8_avepool+0x200>
 801cae6:	1ad3      	subs	r3, r2, r3
 801cae8:	eddf 2a5d 	vldr	s5, [pc, #372]	; 801cc60 <st_int8_avepool+0x204>
 801caec:	e9dd 120d 	ldrd	r1, r2, [sp, #52]	; 0x34
 801caf0:	b29b      	uxth	r3, r3
 801caf2:	1a89      	subs	r1, r1, r2
 801caf4:	4252      	negs	r2, r2
 801caf6:	9306      	str	r3, [sp, #24]
 801caf8:	b293      	uxth	r3, r2
 801cafa:	2200      	movs	r2, #0
 801cafc:	910d      	str	r1, [sp, #52]	; 0x34
 801cafe:	930c      	str	r3, [sp, #48]	; 0x30
 801cb00:	4613      	mov	r3, r2
 801cb02:	9904      	ldr	r1, [sp, #16]
 801cb04:	2900      	cmp	r1, #0
 801cb06:	f000 80a6 	beq.w	801cc56 <st_int8_avepool+0x1fa>
 801cb0a:	b292      	uxth	r2, r2
 801cb0c:	2100      	movs	r1, #0
 801cb0e:	eeb8 4ae3 	vcvt.f32.s32	s8, s7
 801cb12:	9207      	str	r2, [sp, #28]
 801cb14:	eef8 4ac3 	vcvt.f32.s32	s9, s6
 801cb18:	9a04      	ldr	r2, [sp, #16]
 801cb1a:	eeb6 5a00 	vmov.f32	s10, #96	; 0x3f000000  0.5
 801cb1e:	4688      	mov	r8, r1
 801cb20:	fb02 f303 	mul.w	r3, r2, r3
 801cb24:	9a06      	ldr	r2, [sp, #24]
 801cb26:	9308      	str	r3, [sp, #32]
 801cb28:	fa0f fe82 	sxth.w	lr, r2
 801cb2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801cb2e:	1ad3      	subs	r3, r2, r3
 801cb30:	b21b      	sxth	r3, r3
 801cb32:	930b      	str	r3, [sp, #44]	; 0x2c
 801cb34:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801cb36:	9303      	str	r3, [sp, #12]
 801cb38:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 801cb3c:	9305      	str	r3, [sp, #20]
 801cb3e:	b28b      	uxth	r3, r1
 801cb40:	980b      	ldr	r0, [sp, #44]	; 0x2c
 801cb42:	f9bd 600c 	ldrsh.w	r6, [sp, #12]
 801cb46:	930a      	str	r3, [sp, #40]	; 0x28
 801cb48:	4570      	cmp	r0, lr
 801cb4a:	9b08      	ldr	r3, [sp, #32]
 801cb4c:	f9bd 4014 	ldrsh.w	r4, [sp, #20]
 801cb50:	4498      	add	r8, r3
 801cb52:	da79      	bge.n	801cc48 <st_int8_avepool+0x1ec>
 801cb54:	2700      	movs	r7, #0
 801cb56:	46bc      	mov	ip, r7
 801cb58:	42a6      	cmp	r6, r4
 801cb5a:	da17      	bge.n	801cb8c <st_int8_avepool+0x130>
 801cb5c:	43c5      	mvns	r5, r0
 801cb5e:	4548      	cmp	r0, r9
 801cb60:	fb0a f200 	mul.w	r2, sl, r0
 801cb64:	ea4f 75d5 	mov.w	r5, r5, lsr #31
 801cb68:	da10      	bge.n	801cb8c <st_int8_avepool+0x130>
 801cb6a:	4432      	add	r2, r6
 801cb6c:	4633      	mov	r3, r6
 801cb6e:	445a      	add	r2, fp
 801cb70:	0419      	lsls	r1, r3, #16
 801cb72:	d406      	bmi.n	801cb82 <st_int8_avepool+0x126>
 801cb74:	b12d      	cbz	r5, 801cb82 <st_int8_avepool+0x126>
 801cb76:	4553      	cmp	r3, sl
 801cb78:	da03      	bge.n	801cb82 <st_int8_avepool+0x126>
 801cb7a:	f992 1000 	ldrsb.w	r1, [r2]
 801cb7e:	3701      	adds	r7, #1
 801cb80:	448c      	add	ip, r1
 801cb82:	3301      	adds	r3, #1
 801cb84:	3201      	adds	r2, #1
 801cb86:	b219      	sxth	r1, r3
 801cb88:	42a1      	cmp	r1, r4
 801cb8a:	dbf1      	blt.n	801cb70 <st_int8_avepool+0x114>
 801cb8c:	3001      	adds	r0, #1
 801cb8e:	b200      	sxth	r0, r0
 801cb90:	4570      	cmp	r0, lr
 801cb92:	dbe1      	blt.n	801cb58 <st_int8_avepool+0xfc>
 801cb94:	9b01      	ldr	r3, [sp, #4]
 801cb96:	2b00      	cmp	r3, #0
 801cb98:	d140      	bne.n	801cc1c <st_int8_avepool+0x1c0>
 801cb9a:	ee07 ca90 	vmov	s15, ip
 801cb9e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801cba2:	ee07 7a90 	vmov	s15, r7
 801cba6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801cbaa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801cbae:	ee77 7ac4 	vsub.f32	s15, s15, s8
 801cbb2:	eeb0 7a64 	vmov.f32	s14, s9
 801cbb6:	eea6 7a27 	vfma.f32	s14, s12, s15
 801cbba:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 801cbbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cbc2:	fe65 7a25 	vselge.f32	s15, s10, s11
 801cbc6:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cbca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801cbce:	ee17 3a90 	vmov	r3, s15
 801cbd2:	f303 0307 	ssat	r3, #8, r3
 801cbd6:	9a02      	ldr	r2, [sp, #8]
 801cbd8:	f802 3008 	strb.w	r3, [r2, r8]
 801cbdc:	980f      	ldr	r0, [sp, #60]	; 0x3c
 801cbde:	9b05      	ldr	r3, [sp, #20]
 801cbe0:	990a      	ldr	r1, [sp, #40]	; 0x28
 801cbe2:	4403      	add	r3, r0
 801cbe4:	9a03      	ldr	r2, [sp, #12]
 801cbe6:	3101      	adds	r1, #1
 801cbe8:	b29b      	uxth	r3, r3
 801cbea:	4402      	add	r2, r0
 801cbec:	b209      	sxth	r1, r1
 801cbee:	9305      	str	r3, [sp, #20]
 801cbf0:	b292      	uxth	r2, r2
 801cbf2:	9b04      	ldr	r3, [sp, #16]
 801cbf4:	4688      	mov	r8, r1
 801cbf6:	9203      	str	r2, [sp, #12]
 801cbf8:	428b      	cmp	r3, r1
 801cbfa:	dca0      	bgt.n	801cb3e <st_int8_avepool+0xe2>
 801cbfc:	9a07      	ldr	r2, [sp, #28]
 801cbfe:	9b06      	ldr	r3, [sp, #24]
 801cc00:	9910      	ldr	r1, [sp, #64]	; 0x40
 801cc02:	3201      	adds	r2, #1
 801cc04:	440b      	add	r3, r1
 801cc06:	b212      	sxth	r2, r2
 801cc08:	9911      	ldr	r1, [sp, #68]	; 0x44
 801cc0a:	b29b      	uxth	r3, r3
 801cc0c:	4291      	cmp	r1, r2
 801cc0e:	9306      	str	r3, [sp, #24]
 801cc10:	4613      	mov	r3, r2
 801cc12:	f73f af76 	bgt.w	801cb02 <st_int8_avepool+0xa6>
 801cc16:	b015      	add	sp, #84	; 0x54
 801cc18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cc1c:	f1bc 0f00 	cmp.w	ip, #0
 801cc20:	db09      	blt.n	801cc36 <st_int8_avepool+0x1da>
 801cc22:	eb0c 0367 	add.w	r3, ip, r7, asr #1
 801cc26:	fbb3 f7f7 	udiv	r7, r3, r7
 801cc2a:	f307 0307 	ssat	r3, #8, r7
 801cc2e:	9a02      	ldr	r2, [sp, #8]
 801cc30:	f802 3008 	strb.w	r3, [r2, r8]
 801cc34:	e7d2      	b.n	801cbdc <st_int8_avepool+0x180>
 801cc36:	2f00      	cmp	r7, #0
 801cc38:	463b      	mov	r3, r7
 801cc3a:	bfb8      	it	lt
 801cc3c:	1c7b      	addlt	r3, r7, #1
 801cc3e:	ebac 0363 	sub.w	r3, ip, r3, asr #1
 801cc42:	fb93 f7f7 	sdiv	r7, r3, r7
 801cc46:	e7f0      	b.n	801cc2a <st_int8_avepool+0x1ce>
 801cc48:	9b01      	ldr	r3, [sp, #4]
 801cc4a:	2b00      	cmp	r3, #0
 801cc4c:	f040 80df 	bne.w	801ce0e <st_int8_avepool+0x3b2>
 801cc50:	eef0 7a62 	vmov.f32	s15, s5
 801cc54:	e7ab      	b.n	801cbae <st_int8_avepool+0x152>
 801cc56:	b293      	uxth	r3, r2
 801cc58:	9307      	str	r3, [sp, #28]
 801cc5a:	e7cf      	b.n	801cbfc <st_int8_avepool+0x1a0>
 801cc5c:	befffffc 	.word	0xbefffffc
 801cc60:	7fc00000 	.word	0x7fc00000
 801cc64:	425b      	negs	r3, r3
 801cc66:	2200      	movs	r2, #0
 801cc68:	9904      	ldr	r1, [sp, #16]
 801cc6a:	b29b      	uxth	r3, r3
 801cc6c:	f8cd b00c 	str.w	fp, [sp, #12]
 801cc70:	ed5f 5a06 	vldr	s11, [pc, #-24]	; 801cc5c <st_int8_avepool+0x200>
 801cc74:	46d3      	mov	fp, sl
 801cc76:	9308      	str	r3, [sp, #32]
 801cc78:	46ca      	mov	sl, r9
 801cc7a:	ed5f 6a07 	vldr	s13, [pc, #-28]	; 801cc60 <st_int8_avepool+0x204>
 801cc7e:	4613      	mov	r3, r2
 801cc80:	2900      	cmp	r1, #0
 801cc82:	f000 80a3 	beq.w	801cdcc <st_int8_avepool+0x370>
 801cc86:	b292      	uxth	r2, r2
 801cc88:	2100      	movs	r1, #0
 801cc8a:	eeb8 5ae3 	vcvt.f32.s32	s10, s7
 801cc8e:	920c      	str	r2, [sp, #48]	; 0x30
 801cc90:	9a04      	ldr	r2, [sp, #16]
 801cc92:	fb03 f302 	mul.w	r3, r3, r2
 801cc96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801cc98:	9313      	str	r3, [sp, #76]	; 0x4c
 801cc9a:	4253      	negs	r3, r2
 801cc9c:	b29b      	uxth	r3, r3
 801cc9e:	9306      	str	r3, [sp, #24]
 801cca0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801cca2:	1a9b      	subs	r3, r3, r2
 801cca4:	b29b      	uxth	r3, r3
 801cca6:	9307      	str	r3, [sp, #28]
 801cca8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801ccac:	4413      	add	r3, r2
 801ccae:	fa0f fe83 	sxth.w	lr, r3
 801ccb2:	b213      	sxth	r3, r2
 801ccb4:	930a      	str	r3, [sp, #40]	; 0x28
 801ccb6:	460b      	mov	r3, r1
 801ccb8:	f1b8 0f00 	cmp.w	r8, #0
 801ccbc:	f000 80a4 	beq.w	801ce08 <st_int8_avepool+0x3ac>
 801ccc0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801ccc2:	eeb8 4ac3 	vcvt.f32.s32	s8, s6
 801ccc6:	eef6 4a00 	vmov.f32	s9, #96	; 0x3f000000  0.5
 801ccca:	f9bd 6018 	ldrsh.w	r6, [sp, #24]
 801ccce:	4413      	add	r3, r2
 801ccd0:	b28a      	uxth	r2, r1
 801ccd2:	f9bd 501c 	ldrsh.w	r5, [sp, #28]
 801ccd6:	920b      	str	r2, [sp, #44]	; 0x2c
 801ccd8:	9a02      	ldr	r2, [sp, #8]
 801ccda:	fb08 2303 	mla	r3, r8, r3, r2
 801ccde:	9312      	str	r3, [sp, #72]	; 0x48
 801cce0:	2300      	movs	r3, #0
 801cce2:	4699      	mov	r9, r3
 801cce4:	9305      	str	r3, [sp, #20]
 801cce6:	980a      	ldr	r0, [sp, #40]	; 0x28
 801cce8:	4570      	cmp	r0, lr
 801ccea:	f280 8088 	bge.w	801cdfe <st_int8_avepool+0x3a2>
 801ccee:	2700      	movs	r7, #0
 801ccf0:	46bc      	mov	ip, r7
 801ccf2:	42ae      	cmp	r6, r5
 801ccf4:	da1a      	bge.n	801cd2c <st_int8_avepool+0x2d0>
 801ccf6:	43c4      	mvns	r4, r0
 801ccf8:	4550      	cmp	r0, sl
 801ccfa:	fb0b f300 	mul.w	r3, fp, r0
 801ccfe:	f3c4 34c0 	ubfx	r4, r4, #15, #1
 801cd02:	da13      	bge.n	801cd2c <st_int8_avepool+0x2d0>
 801cd04:	199a      	adds	r2, r3, r6
 801cd06:	9b03      	ldr	r3, [sp, #12]
 801cd08:	fb08 9202 	mla	r2, r8, r2, r9
 801cd0c:	441a      	add	r2, r3
 801cd0e:	4633      	mov	r3, r6
 801cd10:	0419      	lsls	r1, r3, #16
 801cd12:	d406      	bmi.n	801cd22 <st_int8_avepool+0x2c6>
 801cd14:	b12c      	cbz	r4, 801cd22 <st_int8_avepool+0x2c6>
 801cd16:	459b      	cmp	fp, r3
 801cd18:	dd03      	ble.n	801cd22 <st_int8_avepool+0x2c6>
 801cd1a:	f992 1000 	ldrsb.w	r1, [r2]
 801cd1e:	3701      	adds	r7, #1
 801cd20:	448c      	add	ip, r1
 801cd22:	3301      	adds	r3, #1
 801cd24:	4442      	add	r2, r8
 801cd26:	b219      	sxth	r1, r3
 801cd28:	42a9      	cmp	r1, r5
 801cd2a:	dbf1      	blt.n	801cd10 <st_int8_avepool+0x2b4>
 801cd2c:	3001      	adds	r0, #1
 801cd2e:	b200      	sxth	r0, r0
 801cd30:	4570      	cmp	r0, lr
 801cd32:	dbde      	blt.n	801ccf2 <st_int8_avepool+0x296>
 801cd34:	9b01      	ldr	r3, [sp, #4]
 801cd36:	2b00      	cmp	r3, #0
 801cd38:	d14b      	bne.n	801cdd2 <st_int8_avepool+0x376>
 801cd3a:	ee07 ca90 	vmov	s15, ip
 801cd3e:	eef8 2ae7 	vcvt.f32.s32	s5, s15
 801cd42:	ee07 7a90 	vmov	s15, r7
 801cd46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801cd4a:	eec2 7a87 	vdiv.f32	s15, s5, s14
 801cd4e:	ee77 7ac5 	vsub.f32	s15, s15, s10
 801cd52:	eeb0 7a44 	vmov.f32	s14, s8
 801cd56:	eea7 7a86 	vfma.f32	s14, s15, s12
 801cd5a:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 801cd5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cd62:	fe64 7aa5 	vselge.f32	s15, s9, s11
 801cd66:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cd6a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801cd6e:	ee17 3a90 	vmov	r3, s15
 801cd72:	f303 0307 	ssat	r3, #8, r3
 801cd76:	9a12      	ldr	r2, [sp, #72]	; 0x48
 801cd78:	f802 3009 	strb.w	r3, [r2, r9]
 801cd7c:	9b05      	ldr	r3, [sp, #20]
 801cd7e:	3301      	adds	r3, #1
 801cd80:	b21b      	sxth	r3, r3
 801cd82:	4543      	cmp	r3, r8
 801cd84:	4699      	mov	r9, r3
 801cd86:	9305      	str	r3, [sp, #20]
 801cd88:	dbad      	blt.n	801cce6 <st_int8_avepool+0x28a>
 801cd8a:	9a06      	ldr	r2, [sp, #24]
 801cd8c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 801cd8e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801cd90:	4402      	add	r2, r0
 801cd92:	9b07      	ldr	r3, [sp, #28]
 801cd94:	3101      	adds	r1, #1
 801cd96:	b292      	uxth	r2, r2
 801cd98:	4403      	add	r3, r0
 801cd9a:	b209      	sxth	r1, r1
 801cd9c:	9206      	str	r2, [sp, #24]
 801cd9e:	b29b      	uxth	r3, r3
 801cda0:	9a04      	ldr	r2, [sp, #16]
 801cda2:	9307      	str	r3, [sp, #28]
 801cda4:	460b      	mov	r3, r1
 801cda6:	4291      	cmp	r1, r2
 801cda8:	db86      	blt.n	801ccb8 <st_int8_avepool+0x25c>
 801cdaa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801cdac:	9b08      	ldr	r3, [sp, #32]
 801cdae:	9910      	ldr	r1, [sp, #64]	; 0x40
 801cdb0:	3201      	adds	r2, #1
 801cdb2:	440b      	add	r3, r1
 801cdb4:	b212      	sxth	r2, r2
 801cdb6:	9911      	ldr	r1, [sp, #68]	; 0x44
 801cdb8:	b29b      	uxth	r3, r3
 801cdba:	4291      	cmp	r1, r2
 801cdbc:	9308      	str	r3, [sp, #32]
 801cdbe:	4613      	mov	r3, r2
 801cdc0:	f77f af29 	ble.w	801cc16 <st_int8_avepool+0x1ba>
 801cdc4:	9904      	ldr	r1, [sp, #16]
 801cdc6:	2900      	cmp	r1, #0
 801cdc8:	f47f af5d 	bne.w	801cc86 <st_int8_avepool+0x22a>
 801cdcc:	b293      	uxth	r3, r2
 801cdce:	930c      	str	r3, [sp, #48]	; 0x30
 801cdd0:	e7eb      	b.n	801cdaa <st_int8_avepool+0x34e>
 801cdd2:	f1bc 0f00 	cmp.w	ip, #0
 801cdd6:	db09      	blt.n	801cdec <st_int8_avepool+0x390>
 801cdd8:	eb0c 0c67 	add.w	ip, ip, r7, asr #1
 801cddc:	fbbc f7f7 	udiv	r7, ip, r7
 801cde0:	f307 0707 	ssat	r7, #8, r7
 801cde4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801cde6:	f803 7009 	strb.w	r7, [r3, r9]
 801cdea:	e7c7      	b.n	801cd7c <st_int8_avepool+0x320>
 801cdec:	2f00      	cmp	r7, #0
 801cdee:	463b      	mov	r3, r7
 801cdf0:	bfb8      	it	lt
 801cdf2:	1c7b      	addlt	r3, r7, #1
 801cdf4:	ebac 0363 	sub.w	r3, ip, r3, asr #1
 801cdf8:	fb93 f7f7 	sdiv	r7, r3, r7
 801cdfc:	e7f0      	b.n	801cde0 <st_int8_avepool+0x384>
 801cdfe:	9b01      	ldr	r3, [sp, #4]
 801ce00:	b92b      	cbnz	r3, 801ce0e <st_int8_avepool+0x3b2>
 801ce02:	eef0 7a66 	vmov.f32	s15, s13
 801ce06:	e7a2      	b.n	801cd4e <st_int8_avepool+0x2f2>
 801ce08:	b28b      	uxth	r3, r1
 801ce0a:	930b      	str	r3, [sp, #44]	; 0x2c
 801ce0c:	e7bd      	b.n	801cd8a <st_int8_avepool+0x32e>
 801ce0e:	deff      	udf	#255	; 0xff

0801ce10 <arm_float_to_q15>:
 801ce10:	b530      	push	{r4, r5, lr}
 801ce12:	0895      	lsrs	r5, r2, #2
 801ce14:	d069      	beq.n	801ceea <arm_float_to_q15+0xda>
 801ce16:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801ce1a:	f100 0c10 	add.w	ip, r0, #16
 801ce1e:	eefe 5a00 	vmov.f32	s11, #224	; 0xbf000000 -0.5
 801ce22:	ed9f 6a55 	vldr	s12, [pc, #340]	; 801cf78 <arm_float_to_q15+0x168>
 801ce26:	f101 0e08 	add.w	lr, r1, #8
 801ce2a:	462c      	mov	r4, r5
 801ce2c:	ed5c 7a04 	vldr	s15, [ip, #-16]
 801ce30:	ee67 6a86 	vmul.f32	s13, s15, s12
 801ce34:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 801ce38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ce3c:	fe77 7a25 	vselgt.f32	s15, s14, s11
 801ce40:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801ce44:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801ce48:	ee17 3a90 	vmov	r3, s15
 801ce4c:	f303 030f 	ssat	r3, #16, r3
 801ce50:	f82e 3c08 	strh.w	r3, [lr, #-8]
 801ce54:	ed5c 7a03 	vldr	s15, [ip, #-12]
 801ce58:	ee67 6a86 	vmul.f32	s13, s15, s12
 801ce5c:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 801ce60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ce64:	fe77 7a25 	vselgt.f32	s15, s14, s11
 801ce68:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801ce6c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801ce70:	ee17 3a90 	vmov	r3, s15
 801ce74:	f303 030f 	ssat	r3, #16, r3
 801ce78:	f82e 3c06 	strh.w	r3, [lr, #-6]
 801ce7c:	ed5c 7a02 	vldr	s15, [ip, #-8]
 801ce80:	ee67 6a86 	vmul.f32	s13, s15, s12
 801ce84:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 801ce88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ce8c:	fe77 7a25 	vselgt.f32	s15, s14, s11
 801ce90:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801ce94:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801ce98:	ee17 3a90 	vmov	r3, s15
 801ce9c:	f303 030f 	ssat	r3, #16, r3
 801cea0:	f82e 3c04 	strh.w	r3, [lr, #-4]
 801cea4:	ed5c 7a01 	vldr	s15, [ip, #-4]
 801cea8:	ee67 7a86 	vmul.f32	s15, s15, s12
 801ceac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801ceb0:	ee77 6a87 	vadd.f32	s13, s15, s14
 801ceb4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801ceb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cebc:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 801cec0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801cec4:	bfcc      	ite	gt
 801cec6:	ee16 3a90 	vmovgt	r3, s13
 801ceca:	ee17 3a90 	vmovle	r3, s15
 801cece:	f303 030f 	ssat	r3, #16, r3
 801ced2:	3c01      	subs	r4, #1
 801ced4:	f82e 3c02 	strh.w	r3, [lr, #-2]
 801ced8:	f10c 0c10 	add.w	ip, ip, #16
 801cedc:	f10e 0e08 	add.w	lr, lr, #8
 801cee0:	d1a4      	bne.n	801ce2c <arm_float_to_q15+0x1c>
 801cee2:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 801cee6:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 801ceea:	f012 0203 	ands.w	r2, r2, #3
 801ceee:	d042      	beq.n	801cf76 <arm_float_to_q15+0x166>
 801cef0:	edd0 7a00 	vldr	s15, [r0]
 801cef4:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801cef8:	eddf 5a1f 	vldr	s11, [pc, #124]	; 801cf78 <arm_float_to_q15+0x168>
 801cefc:	eebe 6a00 	vmov.f32	s12, #224	; 0xbf000000 -0.5
 801cf00:	ee67 6aa5 	vmul.f32	s13, s15, s11
 801cf04:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 801cf08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cf0c:	fe77 7a06 	vselgt.f32	s15, s14, s12
 801cf10:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801cf14:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801cf18:	ee17 3a90 	vmov	r3, s15
 801cf1c:	f303 030f 	ssat	r3, #16, r3
 801cf20:	3a01      	subs	r2, #1
 801cf22:	800b      	strh	r3, [r1, #0]
 801cf24:	d027      	beq.n	801cf76 <arm_float_to_q15+0x166>
 801cf26:	edd0 7a01 	vldr	s15, [r0, #4]
 801cf2a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 801cf2e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801cf32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cf36:	fe77 6a06 	vselgt.f32	s13, s14, s12
 801cf3a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801cf3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801cf42:	ee17 3a90 	vmov	r3, s15
 801cf46:	f303 030f 	ssat	r3, #16, r3
 801cf4a:	2a01      	cmp	r2, #1
 801cf4c:	804b      	strh	r3, [r1, #2]
 801cf4e:	d012      	beq.n	801cf76 <arm_float_to_q15+0x166>
 801cf50:	edd0 7a02 	vldr	s15, [r0, #8]
 801cf54:	ee67 5aa5 	vmul.f32	s11, s15, s11
 801cf58:	eef5 5ac0 	vcmpe.f32	s11, #0.0
 801cf5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cf60:	fe37 7a06 	vselgt.f32	s14, s14, s12
 801cf64:	ee37 7a25 	vadd.f32	s14, s14, s11
 801cf68:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 801cf6c:	ee17 3a10 	vmov	r3, s14
 801cf70:	f303 030f 	ssat	r3, #16, r3
 801cf74:	808b      	strh	r3, [r1, #4]
 801cf76:	bd30      	pop	{r4, r5, pc}
 801cf78:	47000000 	.word	0x47000000

0801cf7c <arm_float_to_q7>:
 801cf7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801cf7e:	0895      	lsrs	r5, r2, #2
 801cf80:	d06f      	beq.n	801d062 <arm_float_to_q7+0xe6>
 801cf82:	f101 0c04 	add.w	ip, r1, #4
 801cf86:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 801cf8a:	eebe 5a00 	vmov.f32	s10, #224	; 0xbf000000 -0.5
 801cf8e:	f100 0e10 	add.w	lr, r0, #16
 801cf92:	eddf 5a5f 	vldr	s11, [pc, #380]	; 801d110 <arm_float_to_q7+0x194>
 801cf96:	00ae      	lsls	r6, r5, #2
 801cf98:	eb0c 0485 	add.w	r4, ip, r5, lsl #2
 801cf9c:	ed5e 7a04 	vldr	s15, [lr, #-16]
 801cfa0:	ee27 7aa5 	vmul.f32	s14, s15, s11
 801cfa4:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 801cfa8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cfac:	fe76 7a05 	vselgt.f32	s15, s12, s10
 801cfb0:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cfb4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801cfb8:	ee17 3a90 	vmov	r3, s15
 801cfbc:	b21b      	sxth	r3, r3
 801cfbe:	f303 0307 	ssat	r3, #8, r3
 801cfc2:	f80c 3c04 	strb.w	r3, [ip, #-4]
 801cfc6:	ed5e 7a03 	vldr	s15, [lr, #-12]
 801cfca:	ee27 7aa5 	vmul.f32	s14, s15, s11
 801cfce:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 801cfd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801cfd6:	fe76 7a05 	vselgt.f32	s15, s12, s10
 801cfda:	ee77 7a87 	vadd.f32	s15, s15, s14
 801cfde:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801cfe2:	ee17 3a90 	vmov	r3, s15
 801cfe6:	b21b      	sxth	r3, r3
 801cfe8:	f303 0307 	ssat	r3, #8, r3
 801cfec:	f80c 3c03 	strb.w	r3, [ip, #-3]
 801cff0:	ed5e 7a02 	vldr	s15, [lr, #-8]
 801cff4:	ee27 7aa5 	vmul.f32	s14, s15, s11
 801cff8:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 801cffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d000:	fe76 7a05 	vselgt.f32	s15, s12, s10
 801d004:	ee77 7a87 	vadd.f32	s15, s15, s14
 801d008:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d00c:	ee17 3a90 	vmov	r3, s15
 801d010:	b21b      	sxth	r3, r3
 801d012:	f303 0307 	ssat	r3, #8, r3
 801d016:	f80c 3c02 	strb.w	r3, [ip, #-2]
 801d01a:	ed5e 6a01 	vldr	s13, [lr, #-4]
 801d01e:	ee66 6aa5 	vmul.f32	s13, s13, s11
 801d022:	ee76 7a86 	vadd.f32	s15, s13, s12
 801d026:	ee36 7ac6 	vsub.f32	s14, s13, s12
 801d02a:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 801d02e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d032:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 801d036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d03a:	ee17 3a90 	vmov	r3, s15
 801d03e:	ee17 7a10 	vmov	r7, s14
 801d042:	b21b      	sxth	r3, r3
 801d044:	b23f      	sxth	r7, r7
 801d046:	dd56      	ble.n	801d0f6 <arm_float_to_q7+0x17a>
 801d048:	f303 0307 	ssat	r3, #8, r3
 801d04c:	f80c 3c01 	strb.w	r3, [ip, #-1]
 801d050:	f10c 0c04 	add.w	ip, ip, #4
 801d054:	f10e 0e10 	add.w	lr, lr, #16
 801d058:	4564      	cmp	r4, ip
 801d05a:	d19f      	bne.n	801cf9c <arm_float_to_q7+0x20>
 801d05c:	4431      	add	r1, r6
 801d05e:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 801d062:	f012 0203 	ands.w	r2, r2, #3
 801d066:	d045      	beq.n	801d0f4 <arm_float_to_q7+0x178>
 801d068:	edd0 7a00 	vldr	s15, [r0]
 801d06c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 801d070:	ed9f 5a27 	vldr	s10, [pc, #156]	; 801d110 <arm_float_to_q7+0x194>
 801d074:	eefe 5a00 	vmov.f32	s11, #224	; 0xbf000000 -0.5
 801d078:	ee67 6a85 	vmul.f32	s13, s15, s10
 801d07c:	eef5 6ac0 	vcmpe.f32	s13, #0.0
 801d080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d084:	fe77 7a25 	vselgt.f32	s15, s14, s11
 801d088:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801d08c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d090:	ee17 3a90 	vmov	r3, s15
 801d094:	b21b      	sxth	r3, r3
 801d096:	f303 0307 	ssat	r3, #8, r3
 801d09a:	3a01      	subs	r2, #1
 801d09c:	700b      	strb	r3, [r1, #0]
 801d09e:	d029      	beq.n	801d0f4 <arm_float_to_q7+0x178>
 801d0a0:	edd0 6a01 	vldr	s13, [r0, #4]
 801d0a4:	ee26 6a85 	vmul.f32	s12, s13, s10
 801d0a8:	eeb5 6ac0 	vcmpe.f32	s12, #0.0
 801d0ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d0b0:	fe77 6a25 	vselgt.f32	s13, s14, s11
 801d0b4:	ee76 6a86 	vadd.f32	s13, s13, s12
 801d0b8:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 801d0bc:	ee16 3a90 	vmov	r3, s13
 801d0c0:	b21b      	sxth	r3, r3
 801d0c2:	f303 0307 	ssat	r3, #8, r3
 801d0c6:	2a01      	cmp	r2, #1
 801d0c8:	704b      	strb	r3, [r1, #1]
 801d0ca:	d013      	beq.n	801d0f4 <arm_float_to_q7+0x178>
 801d0cc:	edd0 7a02 	vldr	s15, [r0, #8]
 801d0d0:	ee27 5a85 	vmul.f32	s10, s15, s10
 801d0d4:	eeb5 5ac0 	vcmpe.f32	s10, #0.0
 801d0d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d0dc:	fe77 7a25 	vselgt.f32	s15, s14, s11
 801d0e0:	ee77 7a85 	vadd.f32	s15, s15, s10
 801d0e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801d0e8:	ee17 3a90 	vmov	r3, s15
 801d0ec:	b21b      	sxth	r3, r3
 801d0ee:	f303 0307 	ssat	r3, #8, r3
 801d0f2:	708b      	strb	r3, [r1, #2]
 801d0f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801d0f6:	f307 0707 	ssat	r7, #8, r7
 801d0fa:	f80c 7c01 	strb.w	r7, [ip, #-1]
 801d0fe:	f10c 0c04 	add.w	ip, ip, #4
 801d102:	f10e 0e10 	add.w	lr, lr, #16
 801d106:	45a4      	cmp	ip, r4
 801d108:	f47f af48 	bne.w	801cf9c <arm_float_to_q7+0x20>
 801d10c:	e7a6      	b.n	801d05c <arm_float_to_q7+0xe0>
 801d10e:	bf00      	nop
 801d110:	43000000 	.word	0x43000000

0801d114 <arm_q15_to_float>:
 801d114:	b530      	push	{r4, r5, lr}
 801d116:	0894      	lsrs	r4, r2, #2
 801d118:	d038      	beq.n	801d18c <arm_q15_to_float+0x78>
 801d11a:	f100 0c08 	add.w	ip, r0, #8
 801d11e:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 801d1dc <arm_q15_to_float+0xc8>
 801d122:	f101 0310 	add.w	r3, r1, #16
 801d126:	46a6      	mov	lr, r4
 801d128:	f93c 5c08 	ldrsh.w	r5, [ip, #-8]
 801d12c:	3310      	adds	r3, #16
 801d12e:	f10c 0c08 	add.w	ip, ip, #8
 801d132:	f1be 0e01 	subs.w	lr, lr, #1
 801d136:	ee07 5a90 	vmov	s15, r5
 801d13a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d13e:	ee67 7a87 	vmul.f32	s15, s15, s14
 801d142:	ed43 7a08 	vstr	s15, [r3, #-32]	; 0xffffffe0
 801d146:	f93c 5c0e 	ldrsh.w	r5, [ip, #-14]
 801d14a:	ee07 5a90 	vmov	s15, r5
 801d14e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d152:	ee67 7a87 	vmul.f32	s15, s15, s14
 801d156:	ed43 7a07 	vstr	s15, [r3, #-28]	; 0xffffffe4
 801d15a:	f93c 5c0c 	ldrsh.w	r5, [ip, #-12]
 801d15e:	ee07 5a90 	vmov	s15, r5
 801d162:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d166:	ee67 7a87 	vmul.f32	s15, s15, s14
 801d16a:	ed43 7a06 	vstr	s15, [r3, #-24]	; 0xffffffe8
 801d16e:	f93c 5c0a 	ldrsh.w	r5, [ip, #-10]
 801d172:	ee07 5a90 	vmov	s15, r5
 801d176:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d17a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801d17e:	ed43 7a05 	vstr	s15, [r3, #-20]	; 0xffffffec
 801d182:	d1d1      	bne.n	801d128 <arm_q15_to_float+0x14>
 801d184:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 801d188:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 801d18c:	f012 0203 	ands.w	r2, r2, #3
 801d190:	d023      	beq.n	801d1da <arm_q15_to_float+0xc6>
 801d192:	f9b0 3000 	ldrsh.w	r3, [r0]
 801d196:	3a01      	subs	r2, #1
 801d198:	ed9f 7a10 	vldr	s14, [pc, #64]	; 801d1dc <arm_q15_to_float+0xc8>
 801d19c:	ee07 3a90 	vmov	s15, r3
 801d1a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d1a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 801d1a8:	edc1 7a00 	vstr	s15, [r1]
 801d1ac:	d015      	beq.n	801d1da <arm_q15_to_float+0xc6>
 801d1ae:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
 801d1b2:	2a01      	cmp	r2, #1
 801d1b4:	ee07 3a90 	vmov	s15, r3
 801d1b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d1bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 801d1c0:	edc1 7a01 	vstr	s15, [r1, #4]
 801d1c4:	d009      	beq.n	801d1da <arm_q15_to_float+0xc6>
 801d1c6:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
 801d1ca:	ee07 3a90 	vmov	s15, r3
 801d1ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d1d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 801d1d6:	edc1 7a02 	vstr	s15, [r1, #8]
 801d1da:	bd30      	pop	{r4, r5, pc}
 801d1dc:	38000000 	.word	0x38000000

0801d1e0 <arm_q7_to_float>:
 801d1e0:	b530      	push	{r4, r5, lr}
 801d1e2:	0894      	lsrs	r4, r2, #2
 801d1e4:	d036      	beq.n	801d254 <arm_q7_to_float+0x74>
 801d1e6:	1d03      	adds	r3, r0, #4
 801d1e8:	eb00 0c84 	add.w	ip, r0, r4, lsl #2
 801d1ec:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 801d2a4 <arm_q7_to_float+0xc4>
 801d1f0:	f101 0010 	add.w	r0, r1, #16
 801d1f4:	f913 ec04 	ldrsb.w	lr, [r3, #-4]
 801d1f8:	3010      	adds	r0, #16
 801d1fa:	ee07 ea90 	vmov	s15, lr
 801d1fe:	469e      	mov	lr, r3
 801d200:	3304      	adds	r3, #4
 801d202:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d206:	45e6      	cmp	lr, ip
 801d208:	ee67 7a87 	vmul.f32	s15, s15, s14
 801d20c:	ed40 7a08 	vstr	s15, [r0, #-32]	; 0xffffffe0
 801d210:	f913 5c07 	ldrsb.w	r5, [r3, #-7]
 801d214:	ee07 5a90 	vmov	s15, r5
 801d218:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d21c:	ee67 7a87 	vmul.f32	s15, s15, s14
 801d220:	ed40 7a07 	vstr	s15, [r0, #-28]	; 0xffffffe4
 801d224:	f913 5c06 	ldrsb.w	r5, [r3, #-6]
 801d228:	ee07 5a90 	vmov	s15, r5
 801d22c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d230:	ee67 7a87 	vmul.f32	s15, s15, s14
 801d234:	ed40 7a06 	vstr	s15, [r0, #-24]	; 0xffffffe8
 801d238:	f913 5c05 	ldrsb.w	r5, [r3, #-5]
 801d23c:	ee07 5a90 	vmov	s15, r5
 801d240:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d244:	ee67 7a87 	vmul.f32	s15, s15, s14
 801d248:	ed40 7a05 	vstr	s15, [r0, #-20]	; 0xffffffec
 801d24c:	d1d2      	bne.n	801d1f4 <arm_q7_to_float+0x14>
 801d24e:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 801d252:	4660      	mov	r0, ip
 801d254:	f012 0203 	ands.w	r2, r2, #3
 801d258:	d023      	beq.n	801d2a2 <arm_q7_to_float+0xc2>
 801d25a:	f990 3000 	ldrsb.w	r3, [r0]
 801d25e:	3a01      	subs	r2, #1
 801d260:	ed9f 7a10 	vldr	s14, [pc, #64]	; 801d2a4 <arm_q7_to_float+0xc4>
 801d264:	ee07 3a90 	vmov	s15, r3
 801d268:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d26c:	ee67 7a87 	vmul.f32	s15, s15, s14
 801d270:	edc1 7a00 	vstr	s15, [r1]
 801d274:	d015      	beq.n	801d2a2 <arm_q7_to_float+0xc2>
 801d276:	f990 3001 	ldrsb.w	r3, [r0, #1]
 801d27a:	2a01      	cmp	r2, #1
 801d27c:	ee07 3a90 	vmov	s15, r3
 801d280:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d284:	ee67 7a87 	vmul.f32	s15, s15, s14
 801d288:	edc1 7a01 	vstr	s15, [r1, #4]
 801d28c:	d009      	beq.n	801d2a2 <arm_q7_to_float+0xc2>
 801d28e:	f990 3002 	ldrsb.w	r3, [r0, #2]
 801d292:	ee07 3a90 	vmov	s15, r3
 801d296:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801d29a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801d29e:	edc1 7a02 	vstr	s15, [r1, #8]
 801d2a2:	bd30      	pop	{r4, r5, pc}
 801d2a4:	3c000000 	.word	0x3c000000

0801d2a8 <ai_version_get>:
 801d2a8:	0212      	lsls	r2, r2, #8
 801d2aa:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 801d2ae:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 801d2b2:	4770      	bx	lr

0801d2b4 <get_tensor_byte_size>:
 801d2b4:	b430      	push	{r4, r5}
 801d2b6:	6985      	ldr	r5, [r0, #24]
 801d2b8:	68c4      	ldr	r4, [r0, #12]
 801d2ba:	6941      	ldr	r1, [r0, #20]
 801d2bc:	4b06      	ldr	r3, [pc, #24]	; (801d2d8 <get_tensor_byte_size+0x24>)
 801d2be:	6828      	ldr	r0, [r5, #0]
 801d2c0:	4a06      	ldr	r2, [pc, #24]	; (801d2dc <get_tensor_byte_size+0x28>)
 801d2c2:	4003      	ands	r3, r0
 801d2c4:	68c9      	ldr	r1, [r1, #12]
 801d2c6:	68e0      	ldr	r0, [r4, #12]
 801d2c8:	4293      	cmp	r3, r2
 801d2ca:	fb01 f000 	mul.w	r0, r1, r0
 801d2ce:	d101      	bne.n	801d2d4 <get_tensor_byte_size+0x20>
 801d2d0:	3007      	adds	r0, #7
 801d2d2:	08c0      	lsrs	r0, r0, #3
 801d2d4:	bc30      	pop	{r4, r5}
 801d2d6:	4770      	bx	lr
 801d2d8:	017fffff 	.word	0x017fffff
 801d2dc:	000400c0 	.word	0x000400c0

0801d2e0 <ai_array_to_buffer_fmt>:
 801d2e0:	f3c0 4343 	ubfx	r3, r0, #17, #4
 801d2e4:	2b02      	cmp	r3, #2
 801d2e6:	d050      	beq.n	801d38a <ai_array_to_buffer_fmt+0xaa>
 801d2e8:	f020 427e 	bic.w	r2, r0, #4261412864	; 0xfe000000
 801d2ec:	4b29      	ldr	r3, [pc, #164]	; (801d394 <ai_array_to_buffer_fmt+0xb4>)
 801d2ee:	429a      	cmp	r2, r3
 801d2f0:	d00b      	beq.n	801d30a <ai_array_to_buffer_fmt+0x2a>
 801d2f2:	dc1c      	bgt.n	801d32e <ai_array_to_buffer_fmt+0x4e>
 801d2f4:	4b28      	ldr	r3, [pc, #160]	; (801d398 <ai_array_to_buffer_fmt+0xb8>)
 801d2f6:	429a      	cmp	r2, r3
 801d2f8:	d007      	beq.n	801d30a <ai_array_to_buffer_fmt+0x2a>
 801d2fa:	dd0b      	ble.n	801d314 <ai_array_to_buffer_fmt+0x34>
 801d2fc:	4b27      	ldr	r3, [pc, #156]	; (801d39c <ai_array_to_buffer_fmt+0xbc>)
 801d2fe:	429a      	cmp	r2, r3
 801d300:	d003      	beq.n	801d30a <ai_array_to_buffer_fmt+0x2a>
 801d302:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 801d306:	429a      	cmp	r2, r3
 801d308:	d131      	bne.n	801d36e <ai_array_to_buffer_fmt+0x8e>
 801d30a:	4613      	mov	r3, r2
 801d30c:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 801d310:	4318      	orrs	r0, r3
 801d312:	4770      	bx	lr
 801d314:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 801d318:	429a      	cmp	r2, r3
 801d31a:	d0f6      	beq.n	801d30a <ai_array_to_buffer_fmt+0x2a>
 801d31c:	dd2c      	ble.n	801d378 <ai_array_to_buffer_fmt+0x98>
 801d31e:	4b20      	ldr	r3, [pc, #128]	; (801d3a0 <ai_array_to_buffer_fmt+0xc0>)
 801d320:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 801d324:	429a      	cmp	r2, r3
 801d326:	bf18      	it	ne
 801d328:	2340      	movne	r3, #64	; 0x40
 801d32a:	4318      	orrs	r0, r3
 801d32c:	4770      	bx	lr
 801d32e:	4b1d      	ldr	r3, [pc, #116]	; (801d3a4 <ai_array_to_buffer_fmt+0xc4>)
 801d330:	429a      	cmp	r2, r3
 801d332:	d0ea      	beq.n	801d30a <ai_array_to_buffer_fmt+0x2a>
 801d334:	dd0e      	ble.n	801d354 <ai_array_to_buffer_fmt+0x74>
 801d336:	4b1c      	ldr	r3, [pc, #112]	; (801d3a8 <ai_array_to_buffer_fmt+0xc8>)
 801d338:	429a      	cmp	r2, r3
 801d33a:	d0e6      	beq.n	801d30a <ai_array_to_buffer_fmt+0x2a>
 801d33c:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 801d340:	429a      	cmp	r2, r3
 801d342:	d0e2      	beq.n	801d30a <ai_array_to_buffer_fmt+0x2a>
 801d344:	4b19      	ldr	r3, [pc, #100]	; (801d3ac <ai_array_to_buffer_fmt+0xcc>)
 801d346:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 801d34a:	429a      	cmp	r2, r3
 801d34c:	bf18      	it	ne
 801d34e:	2340      	movne	r3, #64	; 0x40
 801d350:	4318      	orrs	r0, r3
 801d352:	4770      	bx	lr
 801d354:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 801d358:	429a      	cmp	r2, r3
 801d35a:	d0d6      	beq.n	801d30a <ai_array_to_buffer_fmt+0x2a>
 801d35c:	3307      	adds	r3, #7
 801d35e:	429a      	cmp	r2, r3
 801d360:	d0d3      	beq.n	801d30a <ai_array_to_buffer_fmt+0x2a>
 801d362:	f2a3 3387 	subw	r3, r3, #903	; 0x387
 801d366:	429a      	cmp	r2, r3
 801d368:	bf18      	it	ne
 801d36a:	2340      	movne	r3, #64	; 0x40
 801d36c:	e7ce      	b.n	801d30c <ai_array_to_buffer_fmt+0x2c>
 801d36e:	4b10      	ldr	r3, [pc, #64]	; (801d3b0 <ai_array_to_buffer_fmt+0xd0>)
 801d370:	429a      	cmp	r2, r3
 801d372:	bf18      	it	ne
 801d374:	2340      	movne	r3, #64	; 0x40
 801d376:	e7c9      	b.n	801d30c <ai_array_to_buffer_fmt+0x2c>
 801d378:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 801d37c:	429a      	cmp	r2, r3
 801d37e:	d0c4      	beq.n	801d30a <ai_array_to_buffer_fmt+0x2a>
 801d380:	3380      	adds	r3, #128	; 0x80
 801d382:	429a      	cmp	r2, r3
 801d384:	bf18      	it	ne
 801d386:	2340      	movne	r3, #64	; 0x40
 801d388:	e7c0      	b.n	801d30c <ai_array_to_buffer_fmt+0x2c>
 801d38a:	4b0a      	ldr	r3, [pc, #40]	; (801d3b4 <ai_array_to_buffer_fmt+0xd4>)
 801d38c:	4003      	ands	r3, r0
 801d38e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 801d392:	e7bb      	b.n	801d30c <ai_array_to_buffer_fmt+0x2c>
 801d394:	00840040 	.word	0x00840040
 801d398:	00040840 	.word	0x00040840
 801d39c:	00041040 	.word	0x00041040
 801d3a0:	00040447 	.word	0x00040447
 801d3a4:	00840840 	.word	0x00840840
 801d3a8:	00841040 	.word	0x00841040
 801d3ac:	0084084f 	.word	0x0084084f
 801d3b0:	0004084f 	.word	0x0004084f
 801d3b4:	00803fff 	.word	0x00803fff

0801d3b8 <ai_array_get_byte_size>:
 801d3b8:	b319      	cbz	r1, 801d402 <ai_array_get_byte_size+0x4a>
 801d3ba:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 801d3be:	f3c0 4243 	ubfx	r2, r0, #17, #4
 801d3c2:	f3c0 5c41 	ubfx	ip, r0, #21, #2
 801d3c6:	11c0      	asrs	r0, r0, #7
 801d3c8:	fb03 f101 	mul.w	r1, r3, r1
 801d3cc:	2a04      	cmp	r2, #4
 801d3ce:	f101 0107 	add.w	r1, r1, #7
 801d3d2:	f021 0107 	bic.w	r1, r1, #7
 801d3d6:	fa21 f10c 	lsr.w	r1, r1, ip
 801d3da:	d00b      	beq.n	801d3f4 <ai_array_get_byte_size+0x3c>
 801d3dc:	2a08      	cmp	r2, #8
 801d3de:	d002      	beq.n	801d3e6 <ai_array_get_byte_size+0x2e>
 801d3e0:	3107      	adds	r1, #7
 801d3e2:	08c8      	lsrs	r0, r1, #3
 801d3e4:	4770      	bx	lr
 801d3e6:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 801d3ea:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 801d3ee:	3107      	adds	r1, #7
 801d3f0:	08c8      	lsrs	r0, r1, #3
 801d3f2:	4770      	bx	lr
 801d3f4:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 801d3f8:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 801d3fc:	3107      	adds	r1, #7
 801d3fe:	08c8      	lsrs	r0, r1, #3
 801d400:	4770      	bx	lr
 801d402:	4608      	mov	r0, r1
 801d404:	4770      	bx	lr
 801d406:	bf00      	nop

0801d408 <ai_array_get_data_byte_size>:
 801d408:	b161      	cbz	r1, 801d424 <ai_array_get_data_byte_size+0x1c>
 801d40a:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 801d40e:	f3c0 5241 	ubfx	r2, r0, #21, #2
 801d412:	fb03 f101 	mul.w	r1, r3, r1
 801d416:	1dc8      	adds	r0, r1, #7
 801d418:	f020 0007 	bic.w	r0, r0, #7
 801d41c:	40d0      	lsrs	r0, r2
 801d41e:	3007      	adds	r0, #7
 801d420:	08c0      	lsrs	r0, r0, #3
 801d422:	4770      	bx	lr
 801d424:	4608      	mov	r0, r1
 801d426:	4770      	bx	lr

0801d428 <core_get_broadcasted_shape>:
 801d428:	b470      	push	{r4, r5, r6}
 801d42a:	6804      	ldr	r4, [r0, #0]
 801d42c:	f3c4 2417 	ubfx	r4, r4, #8, #24
 801d430:	b304      	cbz	r4, 801d474 <core_get_broadcasted_shape+0x4c>
 801d432:	4623      	mov	r3, r4
 801d434:	3b01      	subs	r3, #1
 801d436:	429c      	cmp	r4, r3
 801d438:	d917      	bls.n	801d46a <core_get_broadcasted_shape+0x42>
 801d43a:	6815      	ldr	r5, [r2, #0]
 801d43c:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 801d440:	2401      	movs	r4, #1
 801d442:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 801d446:	d202      	bcs.n	801d44e <core_get_broadcasted_shape+0x26>
 801d448:	6854      	ldr	r4, [r2, #4]
 801d44a:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 801d44e:	680e      	ldr	r6, [r1, #0]
 801d450:	2501      	movs	r5, #1
 801d452:	ebb3 2f16 	cmp.w	r3, r6, lsr #8
 801d456:	d202      	bcs.n	801d45e <core_get_broadcasted_shape+0x36>
 801d458:	684d      	ldr	r5, [r1, #4]
 801d45a:	f855 500c 	ldr.w	r5, [r5, ip]
 801d45e:	42ac      	cmp	r4, r5
 801d460:	bf38      	it	cc
 801d462:	462c      	movcc	r4, r5
 801d464:	6845      	ldr	r5, [r0, #4]
 801d466:	f845 400c 	str.w	r4, [r5, ip]
 801d46a:	b11b      	cbz	r3, 801d474 <core_get_broadcasted_shape+0x4c>
 801d46c:	6804      	ldr	r4, [r0, #0]
 801d46e:	f3c4 2417 	ubfx	r4, r4, #8, #24
 801d472:	e7df      	b.n	801d434 <core_get_broadcasted_shape+0xc>
 801d474:	bc70      	pop	{r4, r5, r6}
 801d476:	4770      	bx	lr

0801d478 <core_compute_offsets_in_bytes>:
 801d478:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d47c:	e9d1 5c00 	ldrd	r5, ip, [r1]
 801d480:	6857      	ldr	r7, [r2, #4]
 801d482:	b085      	sub	sp, #20
 801d484:	f8dc 4004 	ldr.w	r4, [ip, #4]
 801d488:	687e      	ldr	r6, [r7, #4]
 801d48a:	1ba1      	subs	r1, r4, r6
 801d48c:	bf18      	it	ne
 801d48e:	2101      	movne	r1, #1
 801d490:	f5b5 6fa0 	cmp.w	r5, #1280	; 0x500
 801d494:	9101      	str	r1, [sp, #4]
 801d496:	f0c0 809c 	bcc.w	801d5d2 <core_compute_offsets_in_bytes+0x15a>
 801d49a:	f8dc 9010 	ldr.w	r9, [ip, #16]
 801d49e:	fb09 fe04 	mul.w	lr, r9, r4
 801d4a2:	6812      	ldr	r2, [r2, #0]
 801d4a4:	f8d0 b000 	ldr.w	fp, [r0]
 801d4a8:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 801d4ac:	e9dc 5202 	ldrd	r5, r2, [ip, #8]
 801d4b0:	bf2c      	ite	cs
 801d4b2:	f8d7 a010 	ldrcs.w	sl, [r7, #16]
 801d4b6:	f04f 0a01 	movcc.w	sl, #1
 801d4ba:	9202      	str	r2, [sp, #8]
 801d4bc:	ebb9 0c0a 	subs.w	ip, r9, sl
 801d4c0:	e9d7 8202 	ldrd	r8, r2, [r7, #8]
 801d4c4:	bf18      	it	ne
 801d4c6:	f04f 0c01 	movne.w	ip, #1
 801d4ca:	ebb5 0708 	subs.w	r7, r5, r8
 801d4ce:	9203      	str	r2, [sp, #12]
 801d4d0:	f3cb 2217 	ubfx	r2, fp, #8, #24
 801d4d4:	bf18      	it	ne
 801d4d6:	2701      	movne	r7, #1
 801d4d8:	f5bb 7f00 	cmp.w	fp, #512	; 0x200
 801d4dc:	d31f      	bcc.n	801d51e <core_compute_offsets_in_bytes+0xa6>
 801d4de:	1ba2      	subs	r2, r4, r6
 801d4e0:	6841      	ldr	r1, [r0, #4]
 801d4e2:	fab2 f282 	clz	r2, r2
 801d4e6:	0952      	lsrs	r2, r2, #5
 801d4e8:	604a      	str	r2, [r1, #4]
 801d4ea:	f8d0 b000 	ldr.w	fp, [r0]
 801d4ee:	f5bb 6fa0 	cmp.w	fp, #1280	; 0x500
 801d4f2:	f3cb 2217 	ubfx	r2, fp, #8, #24
 801d4f6:	d312      	bcc.n	801d51e <core_compute_offsets_in_bytes+0xa6>
 801d4f8:	9a01      	ldr	r2, [sp, #4]
 801d4fa:	45d1      	cmp	r9, sl
 801d4fc:	bf14      	ite	ne
 801d4fe:	2200      	movne	r2, #0
 801d500:	f002 0201 	andeq.w	r2, r2, #1
 801d504:	42b4      	cmp	r4, r6
 801d506:	bf14      	ite	ne
 801d508:	f04f 0900 	movne.w	r9, #0
 801d50c:	f00c 0901 	andeq.w	r9, ip, #1
 801d510:	6846      	ldr	r6, [r0, #4]
 801d512:	fb04 2219 	mls	r2, r4, r9, r2
 801d516:	6132      	str	r2, [r6, #16]
 801d518:	6802      	ldr	r2, [r0, #0]
 801d51a:	f3c2 2217 	ubfx	r2, r2, #8, #24
 801d51e:	2a02      	cmp	r2, #2
 801d520:	fb0e f607 	mul.w	r6, lr, r7
 801d524:	d90f      	bls.n	801d546 <core_compute_offsets_in_bytes+0xce>
 801d526:	9a01      	ldr	r2, [sp, #4]
 801d528:	4545      	cmp	r5, r8
 801d52a:	bf14      	ite	ne
 801d52c:	2200      	movne	r2, #0
 801d52e:	f002 0201 	andeq.w	r2, r2, #1
 801d532:	ea0c 0202 	and.w	r2, ip, r2
 801d536:	1b92      	subs	r2, r2, r6
 801d538:	fb04 240c 	mla	r4, r4, ip, r2
 801d53c:	6842      	ldr	r2, [r0, #4]
 801d53e:	6094      	str	r4, [r2, #8]
 801d540:	6802      	ldr	r2, [r0, #0]
 801d542:	f3c2 2217 	ubfx	r2, r2, #8, #24
 801d546:	e9dd 4102 	ldrd	r4, r1, [sp, #8]
 801d54a:	428c      	cmp	r4, r1
 801d54c:	d13f      	bne.n	801d5ce <core_compute_offsets_in_bytes+0x156>
 801d54e:	2f00      	cmp	r7, #0
 801d550:	d03d      	beq.n	801d5ce <core_compute_offsets_in_bytes+0x156>
 801d552:	9901      	ldr	r1, [sp, #4]
 801d554:	ea01 010c 	and.w	r1, r1, ip
 801d558:	2a03      	cmp	r2, #3
 801d55a:	d910      	bls.n	801d57e <core_compute_offsets_in_bytes+0x106>
 801d55c:	fb0e f505 	mul.w	r5, lr, r5
 801d560:	e9dd 2402 	ldrd	r2, r4, [sp, #8]
 801d564:	ebb2 0c04 	subs.w	ip, r2, r4
 801d568:	6842      	ldr	r2, [r0, #4]
 801d56a:	bf18      	it	ne
 801d56c:	f04f 0c01 	movne.w	ip, #1
 801d570:	fb0c 1115 	mls	r1, ip, r5, r1
 801d574:	440e      	add	r6, r1
 801d576:	60d6      	str	r6, [r2, #12]
 801d578:	6802      	ldr	r2, [r0, #0]
 801d57a:	f3c2 2217 	ubfx	r2, r2, #8, #24
 801d57e:	2a01      	cmp	r2, #1
 801d580:	d912      	bls.n	801d5a8 <core_compute_offsets_in_bytes+0x130>
 801d582:	6841      	ldr	r1, [r0, #4]
 801d584:	684a      	ldr	r2, [r1, #4]
 801d586:	fb03 f202 	mul.w	r2, r3, r2
 801d58a:	604a      	str	r2, [r1, #4]
 801d58c:	6801      	ldr	r1, [r0, #0]
 801d58e:	f5b1 6fa0 	cmp.w	r1, #1280	; 0x500
 801d592:	f3c1 2217 	ubfx	r2, r1, #8, #24
 801d596:	d307      	bcc.n	801d5a8 <core_compute_offsets_in_bytes+0x130>
 801d598:	6841      	ldr	r1, [r0, #4]
 801d59a:	690a      	ldr	r2, [r1, #16]
 801d59c:	fb03 f202 	mul.w	r2, r3, r2
 801d5a0:	610a      	str	r2, [r1, #16]
 801d5a2:	6802      	ldr	r2, [r0, #0]
 801d5a4:	f3c2 2217 	ubfx	r2, r2, #8, #24
 801d5a8:	2a02      	cmp	r2, #2
 801d5aa:	d90d      	bls.n	801d5c8 <core_compute_offsets_in_bytes+0x150>
 801d5ac:	6841      	ldr	r1, [r0, #4]
 801d5ae:	688a      	ldr	r2, [r1, #8]
 801d5b0:	fb03 f202 	mul.w	r2, r3, r2
 801d5b4:	608a      	str	r2, [r1, #8]
 801d5b6:	6802      	ldr	r2, [r0, #0]
 801d5b8:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 801d5bc:	d304      	bcc.n	801d5c8 <core_compute_offsets_in_bytes+0x150>
 801d5be:	6841      	ldr	r1, [r0, #4]
 801d5c0:	68ca      	ldr	r2, [r1, #12]
 801d5c2:	fb02 f303 	mul.w	r3, r2, r3
 801d5c6:	60cb      	str	r3, [r1, #12]
 801d5c8:	b005      	add	sp, #20
 801d5ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d5ce:	2100      	movs	r1, #0
 801d5d0:	e7c2      	b.n	801d558 <core_compute_offsets_in_bytes+0xe0>
 801d5d2:	46a6      	mov	lr, r4
 801d5d4:	f04f 0901 	mov.w	r9, #1
 801d5d8:	e763      	b.n	801d4a2 <core_compute_offsets_in_bytes+0x2a>
 801d5da:	bf00      	nop

0801d5dc <_ZdlPvj>:
 801d5dc:	f000 b8c9 	b.w	801d772 <_ZdlPv>

0801d5e0 <_Znwj>:
 801d5e0:	2801      	cmp	r0, #1
 801d5e2:	bf38      	it	cc
 801d5e4:	2001      	movcc	r0, #1
 801d5e6:	b510      	push	{r4, lr}
 801d5e8:	4604      	mov	r4, r0
 801d5ea:	4620      	mov	r0, r4
 801d5ec:	f000 fb32 	bl	801dc54 <malloc>
 801d5f0:	b930      	cbnz	r0, 801d600 <_Znwj+0x20>
 801d5f2:	f000 f8c1 	bl	801d778 <_ZSt15get_new_handlerv>
 801d5f6:	b908      	cbnz	r0, 801d5fc <_Znwj+0x1c>
 801d5f8:	f000 fafa 	bl	801dbf0 <abort>
 801d5fc:	4780      	blx	r0
 801d5fe:	e7f4      	b.n	801d5ea <_Znwj+0xa>
 801d600:	bd10      	pop	{r4, pc}

0801d602 <_ZSt17__throw_bad_allocv>:
 801d602:	b508      	push	{r3, lr}
 801d604:	f000 faf4 	bl	801dbf0 <abort>

0801d608 <_ZSt19__throw_logic_errorPKc>:
 801d608:	b508      	push	{r3, lr}
 801d60a:	f000 faf1 	bl	801dbf0 <abort>

0801d60e <_ZSt20__throw_length_errorPKc>:
 801d60e:	b508      	push	{r3, lr}
 801d610:	f000 faee 	bl	801dbf0 <abort>

0801d614 <_ZSt24__throw_out_of_range_fmtPKcz>:
 801d614:	b40f      	push	{r0, r1, r2, r3}
 801d616:	b580      	push	{r7, lr}
 801d618:	b084      	sub	sp, #16
 801d61a:	af00      	add	r7, sp, #0
 801d61c:	f107 0418 	add.w	r4, r7, #24
 801d620:	f854 2b04 	ldr.w	r2, [r4], #4
 801d624:	607a      	str	r2, [r7, #4]
 801d626:	4610      	mov	r0, r2
 801d628:	f7e2 fe62 	bl	80002f0 <strlen>
 801d62c:	f200 2307 	addw	r3, r0, #519	; 0x207
 801d630:	f023 0307 	bic.w	r3, r3, #7
 801d634:	ebad 0d03 	sub.w	sp, sp, r3
 801d638:	f500 7100 	add.w	r1, r0, #512	; 0x200
 801d63c:	687a      	ldr	r2, [r7, #4]
 801d63e:	60fc      	str	r4, [r7, #12]
 801d640:	4623      	mov	r3, r4
 801d642:	4668      	mov	r0, sp
 801d644:	f000 f854 	bl	801d6f0 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list>
 801d648:	f000 fad2 	bl	801dbf0 <abort>

0801d64c <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_>:
 801d64c:	b580      	push	{r7, lr}
 801d64e:	b09c      	sub	sp, #112	; 0x70
 801d650:	4606      	mov	r6, r0
 801d652:	af00      	add	r7, sp, #0
 801d654:	460c      	mov	r4, r1
 801d656:	1ba4      	subs	r4, r4, r6
 801d658:	490e      	ldr	r1, [pc, #56]	; (801d694 <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_+0x48>)
 801d65a:	2269      	movs	r2, #105	; 0x69
 801d65c:	1d38      	adds	r0, r7, #4
 801d65e:	f000 fb09 	bl	801dc74 <memcpy>
 801d662:	f104 0370 	add.w	r3, r4, #112	; 0x70
 801d666:	f023 0307 	bic.w	r3, r3, #7
 801d66a:	ebad 0d03 	sub.w	sp, sp, r3
 801d66e:	466d      	mov	r5, sp
 801d670:	2268      	movs	r2, #104	; 0x68
 801d672:	1d39      	adds	r1, r7, #4
 801d674:	4628      	mov	r0, r5
 801d676:	f000 fafd 	bl	801dc74 <memcpy>
 801d67a:	4622      	mov	r2, r4
 801d67c:	4631      	mov	r1, r6
 801d67e:	f105 0068 	add.w	r0, r5, #104	; 0x68
 801d682:	442c      	add	r4, r5
 801d684:	f000 faf6 	bl	801dc74 <memcpy>
 801d688:	2300      	movs	r3, #0
 801d68a:	f884 3068 	strb.w	r3, [r4, #104]	; 0x68
 801d68e:	4628      	mov	r0, r5
 801d690:	f7ff ffba 	bl	801d608 <_ZSt19__throw_logic_errorPKc>
 801d694:	080931f0 	.word	0x080931f0

0801d698 <_ZN9__gnu_cxx15__concat_size_tEPcjj>:
 801d698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d69c:	af00      	add	r7, sp, #0
 801d69e:	b084      	sub	sp, #16
 801d6a0:	466d      	mov	r5, sp
 801d6a2:	f105 040c 	add.w	r4, r5, #12
 801d6a6:	f8df 8044 	ldr.w	r8, [pc, #68]	; 801d6ec <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x54>
 801d6aa:	4623      	mov	r3, r4
 801d6ac:	f04f 0c0a 	mov.w	ip, #10
 801d6b0:	fbb2 f6fc 	udiv	r6, r2, ip
 801d6b4:	fb0c 2e16 	mls	lr, ip, r6, r2
 801d6b8:	f818 e00e 	ldrb.w	lr, [r8, lr]
 801d6bc:	f803 ed01 	strb.w	lr, [r3, #-1]!
 801d6c0:	4696      	mov	lr, r2
 801d6c2:	f1be 0f09 	cmp.w	lr, #9
 801d6c6:	4632      	mov	r2, r6
 801d6c8:	d8f2      	bhi.n	801d6b0 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x18>
 801d6ca:	1ae4      	subs	r4, r4, r3
 801d6cc:	428c      	cmp	r4, r1
 801d6ce:	d809      	bhi.n	801d6e4 <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x4c>
 801d6d0:	f1c4 030c 	rsb	r3, r4, #12
 801d6d4:	4622      	mov	r2, r4
 801d6d6:	18e9      	adds	r1, r5, r3
 801d6d8:	f000 facc 	bl	801dc74 <memcpy>
 801d6dc:	4620      	mov	r0, r4
 801d6de:	46bd      	mov	sp, r7
 801d6e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d6e4:	f04f 34ff 	mov.w	r4, #4294967295
 801d6e8:	e7f8      	b.n	801d6dc <_ZN9__gnu_cxx15__concat_size_tEPcjj+0x44>
 801d6ea:	bf00      	nop
 801d6ec:	08093259 	.word	0x08093259

0801d6f0 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list>:
 801d6f0:	3901      	subs	r1, #1
 801d6f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d6f6:	4607      	mov	r7, r0
 801d6f8:	4615      	mov	r5, r2
 801d6fa:	eb00 0801 	add.w	r8, r0, r1
 801d6fe:	4604      	mov	r4, r0
 801d700:	782a      	ldrb	r2, [r5, #0]
 801d702:	b392      	cbz	r2, 801d76a <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x7a>
 801d704:	4544      	cmp	r4, r8
 801d706:	d22a      	bcs.n	801d75e <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x6e>
 801d708:	2a25      	cmp	r2, #37	; 0x25
 801d70a:	d107      	bne.n	801d71c <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x2c>
 801d70c:	786a      	ldrb	r2, [r5, #1]
 801d70e:	2a73      	cmp	r2, #115	; 0x73
 801d710:	d009      	beq.n	801d726 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x36>
 801d712:	2a7a      	cmp	r2, #122	; 0x7a
 801d714:	d012      	beq.n	801d73c <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x4c>
 801d716:	2a25      	cmp	r2, #37	; 0x25
 801d718:	d100      	bne.n	801d71c <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x2c>
 801d71a:	3501      	adds	r5, #1
 801d71c:	f815 2b01 	ldrb.w	r2, [r5], #1
 801d720:	f804 2b01 	strb.w	r2, [r4], #1
 801d724:	e7ec      	b.n	801d700 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x10>
 801d726:	f853 2b04 	ldr.w	r2, [r3], #4
 801d72a:	3a01      	subs	r2, #1
 801d72c:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 801d730:	b1c9      	cbz	r1, 801d766 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x76>
 801d732:	4544      	cmp	r4, r8
 801d734:	d013      	beq.n	801d75e <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x6e>
 801d736:	f804 1b01 	strb.w	r1, [r4], #1
 801d73a:	e7f7      	b.n	801d72c <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x3c>
 801d73c:	78aa      	ldrb	r2, [r5, #2]
 801d73e:	2a75      	cmp	r2, #117	; 0x75
 801d740:	d1ec      	bne.n	801d71c <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x2c>
 801d742:	461e      	mov	r6, r3
 801d744:	eba8 0104 	sub.w	r1, r8, r4
 801d748:	f856 2b04 	ldr.w	r2, [r6], #4
 801d74c:	4620      	mov	r0, r4
 801d74e:	f7ff ffa3 	bl	801d698 <_ZN9__gnu_cxx15__concat_size_tEPcjj>
 801d752:	2800      	cmp	r0, #0
 801d754:	dd03      	ble.n	801d75e <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x6e>
 801d756:	4404      	add	r4, r0
 801d758:	3503      	adds	r5, #3
 801d75a:	4633      	mov	r3, r6
 801d75c:	e7d0      	b.n	801d700 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x10>
 801d75e:	4621      	mov	r1, r4
 801d760:	4638      	mov	r0, r7
 801d762:	f7ff ff73 	bl	801d64c <_ZN9__gnu_cxx26__throw_insufficient_spaceEPKcS1_>
 801d766:	3502      	adds	r5, #2
 801d768:	e7ca      	b.n	801d700 <_ZN9__gnu_cxx15__snprintf_liteEPcjPKcSt9__va_list+0x10>
 801d76a:	7022      	strb	r2, [r4, #0]
 801d76c:	1be0      	subs	r0, r4, r7
 801d76e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801d772 <_ZdlPv>:
 801d772:	f000 ba77 	b.w	801dc64 <free>
	...

0801d778 <_ZSt15get_new_handlerv>:
 801d778:	4b02      	ldr	r3, [pc, #8]	; (801d784 <_ZSt15get_new_handlerv+0xc>)
 801d77a:	6818      	ldr	r0, [r3, #0]
 801d77c:	f3bf 8f5b 	dmb	ish
 801d780:	4770      	bx	lr
 801d782:	bf00      	nop
 801d784:	2405e3b0 	.word	0x2405e3b0

0801d788 <with_errnof>:
 801d788:	b513      	push	{r0, r1, r4, lr}
 801d78a:	4604      	mov	r4, r0
 801d78c:	ed8d 0a01 	vstr	s0, [sp, #4]
 801d790:	f000 fa36 	bl	801dc00 <__errno>
 801d794:	ed9d 0a01 	vldr	s0, [sp, #4]
 801d798:	6004      	str	r4, [r0, #0]
 801d79a:	b002      	add	sp, #8
 801d79c:	bd10      	pop	{r4, pc}

0801d79e <xflowf>:
 801d79e:	b130      	cbz	r0, 801d7ae <xflowf+0x10>
 801d7a0:	eef1 7a40 	vneg.f32	s15, s0
 801d7a4:	ee27 0a80 	vmul.f32	s0, s15, s0
 801d7a8:	2022      	movs	r0, #34	; 0x22
 801d7aa:	f7ff bfed 	b.w	801d788 <with_errnof>
 801d7ae:	eef0 7a40 	vmov.f32	s15, s0
 801d7b2:	e7f7      	b.n	801d7a4 <xflowf+0x6>

0801d7b4 <__math_uflowf>:
 801d7b4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801d7bc <__math_uflowf+0x8>
 801d7b8:	f7ff bff1 	b.w	801d79e <xflowf>
 801d7bc:	10000000 	.word	0x10000000

0801d7c0 <__math_may_uflowf>:
 801d7c0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801d7c8 <__math_may_uflowf+0x8>
 801d7c4:	f7ff bfeb 	b.w	801d79e <xflowf>
 801d7c8:	1a200000 	.word	0x1a200000

0801d7cc <__math_oflowf>:
 801d7cc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801d7d4 <__math_oflowf+0x8>
 801d7d0:	f7ff bfe5 	b.w	801d79e <xflowf>
 801d7d4:	70000000 	.word	0x70000000

0801d7d8 <__math_divzerof>:
 801d7d8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801d7dc:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 801d7e0:	2800      	cmp	r0, #0
 801d7e2:	fe40 7a27 	vseleq.f32	s15, s0, s15
 801d7e6:	ed9f 0a03 	vldr	s0, [pc, #12]	; 801d7f4 <__math_divzerof+0x1c>
 801d7ea:	2022      	movs	r0, #34	; 0x22
 801d7ec:	ee87 0a80 	vdiv.f32	s0, s15, s0
 801d7f0:	f7ff bfca 	b.w	801d788 <with_errnof>
 801d7f4:	00000000 	.word	0x00000000

0801d7f8 <__math_invalidf>:
 801d7f8:	eef0 7a40 	vmov.f32	s15, s0
 801d7fc:	ee30 7a40 	vsub.f32	s14, s0, s0
 801d800:	eef4 7a67 	vcmp.f32	s15, s15
 801d804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d808:	ee87 0a07 	vdiv.f32	s0, s14, s14
 801d80c:	d602      	bvs.n	801d814 <__math_invalidf+0x1c>
 801d80e:	2021      	movs	r0, #33	; 0x21
 801d810:	f7ff bfba 	b.w	801d788 <with_errnof>
 801d814:	4770      	bx	lr
	...

0801d818 <expf>:
 801d818:	ee10 2a10 	vmov	r2, s0
 801d81c:	f240 412a 	movw	r1, #1066	; 0x42a
 801d820:	f3c2 530a 	ubfx	r3, r2, #20, #11
 801d824:	428b      	cmp	r3, r1
 801d826:	b430      	push	{r4, r5}
 801d828:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 801d82c:	d92a      	bls.n	801d884 <expf+0x6c>
 801d82e:	f512 0f00 	cmn.w	r2, #8388608	; 0x800000
 801d832:	d058      	beq.n	801d8e6 <expf+0xce>
 801d834:	f5b3 6fff 	cmp.w	r3, #2040	; 0x7f8
 801d838:	d303      	bcc.n	801d842 <expf+0x2a>
 801d83a:	ee30 0a00 	vadd.f32	s0, s0, s0
 801d83e:	bc30      	pop	{r4, r5}
 801d840:	4770      	bx	lr
 801d842:	eddf 7a2a 	vldr	s15, [pc, #168]	; 801d8ec <expf+0xd4>
 801d846:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801d84a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d84e:	dd03      	ble.n	801d858 <expf+0x40>
 801d850:	bc30      	pop	{r4, r5}
 801d852:	2000      	movs	r0, #0
 801d854:	f7ff bfba 	b.w	801d7cc <__math_oflowf>
 801d858:	eddf 7a25 	vldr	s15, [pc, #148]	; 801d8f0 <expf+0xd8>
 801d85c:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801d860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d864:	d503      	bpl.n	801d86e <expf+0x56>
 801d866:	bc30      	pop	{r4, r5}
 801d868:	2000      	movs	r0, #0
 801d86a:	f7ff bfa3 	b.w	801d7b4 <__math_uflowf>
 801d86e:	eddf 7a21 	vldr	s15, [pc, #132]	; 801d8f4 <expf+0xdc>
 801d872:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801d876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d87a:	d503      	bpl.n	801d884 <expf+0x6c>
 801d87c:	bc30      	pop	{r4, r5}
 801d87e:	2000      	movs	r0, #0
 801d880:	f7ff bf9e 	b.w	801d7c0 <__math_may_uflowf>
 801d884:	4b1c      	ldr	r3, [pc, #112]	; (801d8f8 <expf+0xe0>)
 801d886:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 801d88a:	ed93 5b4a 	vldr	d5, [r3, #296]	; 0x128
 801d88e:	ed93 4b48 	vldr	d4, [r3, #288]	; 0x120
 801d892:	eeb0 7b44 	vmov.f64	d7, d4
 801d896:	eea5 7b06 	vfma.f64	d7, d5, d6
 801d89a:	ee17 0a10 	vmov	r0, s14
 801d89e:	ee37 7b44 	vsub.f64	d7, d7, d4
 801d8a2:	f000 021f 	and.w	r2, r0, #31
 801d8a6:	ee95 7b06 	vfnms.f64	d7, d5, d6
 801d8aa:	ed93 5b4c 	vldr	d5, [r3, #304]	; 0x130
 801d8ae:	ee27 4b07 	vmul.f64	d4, d7, d7
 801d8b2:	ed93 6b4e 	vldr	d6, [r3, #312]	; 0x138
 801d8b6:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 801d8ba:	eea5 6b07 	vfma.f64	d6, d5, d7
 801d8be:	f853 4032 	ldr.w	r4, [r3, r2, lsl #3]
 801d8c2:	684d      	ldr	r5, [r1, #4]
 801d8c4:	ed93 5b50 	vldr	d5, [r3, #320]	; 0x140
 801d8c8:	2100      	movs	r1, #0
 801d8ca:	190a      	adds	r2, r1, r4
 801d8cc:	eb05 33c0 	add.w	r3, r5, r0, lsl #15
 801d8d0:	eea5 0b07 	vfma.f64	d0, d5, d7
 801d8d4:	ec43 2b17 	vmov	d7, r2, r3
 801d8d8:	eea6 0b04 	vfma.f64	d0, d6, d4
 801d8dc:	ee20 0b07 	vmul.f64	d0, d0, d7
 801d8e0:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801d8e4:	e7ab      	b.n	801d83e <expf+0x26>
 801d8e6:	ed9f 0a05 	vldr	s0, [pc, #20]	; 801d8fc <expf+0xe4>
 801d8ea:	e7a8      	b.n	801d83e <expf+0x26>
 801d8ec:	42b17217 	.word	0x42b17217
 801d8f0:	c2cff1b4 	.word	0xc2cff1b4
 801d8f4:	c2ce8ecf 	.word	0xc2ce8ecf
 801d8f8:	08093268 	.word	0x08093268
 801d8fc:	00000000 	.word	0x00000000

0801d900 <checkint>:
 801d900:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 801d904:	2b7e      	cmp	r3, #126	; 0x7e
 801d906:	dd10      	ble.n	801d92a <checkint+0x2a>
 801d908:	2b96      	cmp	r3, #150	; 0x96
 801d90a:	dc0c      	bgt.n	801d926 <checkint+0x26>
 801d90c:	2201      	movs	r2, #1
 801d90e:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 801d912:	fa02 f303 	lsl.w	r3, r2, r3
 801d916:	1e5a      	subs	r2, r3, #1
 801d918:	4202      	tst	r2, r0
 801d91a:	d106      	bne.n	801d92a <checkint+0x2a>
 801d91c:	4203      	tst	r3, r0
 801d91e:	bf0c      	ite	eq
 801d920:	2002      	moveq	r0, #2
 801d922:	2001      	movne	r0, #1
 801d924:	4770      	bx	lr
 801d926:	2002      	movs	r0, #2
 801d928:	4770      	bx	lr
 801d92a:	2000      	movs	r0, #0
 801d92c:	4770      	bx	lr
	...

0801d930 <powf>:
 801d930:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801d932:	ee10 1a10 	vmov	r1, s0
 801d936:	ee10 4a90 	vmov	r4, s1
 801d93a:	f5a1 0300 	sub.w	r3, r1, #8388608	; 0x800000
 801d93e:	0062      	lsls	r2, r4, #1
 801d940:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 801d944:	eef0 7a40 	vmov.f32	s15, s0
 801d948:	f102 30ff 	add.w	r0, r2, #4294967295
 801d94c:	f06f 7380 	mvn.w	r3, #16777216	; 0x1000000
 801d950:	d252      	bcs.n	801d9f8 <powf+0xc8>
 801d952:	4298      	cmp	r0, r3
 801d954:	d252      	bcs.n	801d9fc <powf+0xcc>
 801d956:	2000      	movs	r0, #0
 801d958:	f101 4240 	add.w	r2, r1, #3221225472	; 0xc0000000
 801d95c:	4ca0      	ldr	r4, [pc, #640]	; (801dbe0 <powf+0x2b0>)
 801d95e:	eebf 5b00 	vmov.f64	d5, #240	; 0xbf800000 -1.0
 801d962:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 801d966:	f3c2 45c3 	ubfx	r5, r2, #19, #4
 801d96a:	0dd2      	lsrs	r2, r2, #23
 801d96c:	05d2      	lsls	r2, r2, #23
 801d96e:	eb04 1505 	add.w	r5, r4, r5, lsl #4
 801d972:	1a8b      	subs	r3, r1, r2
 801d974:	ed95 6b00 	vldr	d6, [r5]
 801d978:	ee07 3a90 	vmov	s15, r3
 801d97c:	15d2      	asrs	r2, r2, #23
 801d97e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 801d982:	eea6 5b07 	vfma.f64	d5, d6, d7
 801d986:	ed95 6b02 	vldr	d6, [r5, #8]
 801d98a:	ee25 2b05 	vmul.f64	d2, d5, d5
 801d98e:	ee22 1b02 	vmul.f64	d1, d2, d2
 801d992:	ee07 2a90 	vmov	s15, r2
 801d996:	ed94 3b42 	vldr	d3, [r4, #264]	; 0x108
 801d99a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801d99e:	ee37 7b06 	vadd.f64	d7, d7, d6
 801d9a2:	ed94 6b40 	vldr	d6, [r4, #256]	; 0x100
 801d9a6:	ed94 4b44 	vldr	d4, [r4, #272]	; 0x110
 801d9aa:	eea5 3b06 	vfma.f64	d3, d5, d6
 801d9ae:	ed94 6b46 	vldr	d6, [r4, #280]	; 0x118
 801d9b2:	eea5 6b04 	vfma.f64	d6, d5, d4
 801d9b6:	ed94 4b48 	vldr	d4, [r4, #288]	; 0x120
 801d9ba:	eeb7 0ae0 	vcvt.f64.f32	d0, s1
 801d9be:	eea5 7b04 	vfma.f64	d7, d5, d4
 801d9c2:	eea2 7b06 	vfma.f64	d7, d2, d6
 801d9c6:	eea3 7b01 	vfma.f64	d7, d3, d1
 801d9ca:	ee20 0b07 	vmul.f64	d0, d0, d7
 801d9ce:	ee10 3a90 	vmov	r3, s1
 801d9d2:	f3c3 32cf 	ubfx	r2, r3, #15, #16
 801d9d6:	f248 03bf 	movw	r3, #32959	; 0x80bf
 801d9da:	429a      	cmp	r2, r3
 801d9dc:	f0c0 80b1 	bcc.w	801db42 <powf+0x212>
 801d9e0:	ed9f 7b77 	vldr	d7, [pc, #476]	; 801dbc0 <powf+0x290>
 801d9e4:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801d9e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d9ec:	dd79      	ble.n	801dae2 <powf+0x1b2>
 801d9ee:	b003      	add	sp, #12
 801d9f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801d9f4:	f7ff beea 	b.w	801d7cc <__math_oflowf>
 801d9f8:	4298      	cmp	r0, r3
 801d9fa:	d32d      	bcc.n	801da58 <powf+0x128>
 801d9fc:	b952      	cbnz	r2, 801da14 <powf+0xe4>
 801d9fe:	f481 0380 	eor.w	r3, r1, #4194304	; 0x400000
 801da02:	005b      	lsls	r3, r3, #1
 801da04:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 801da08:	f240 80c9 	bls.w	801db9e <powf+0x26e>
 801da0c:	ee37 0aa0 	vadd.f32	s0, s15, s1
 801da10:	b003      	add	sp, #12
 801da12:	bd30      	pop	{r4, r5, pc}
 801da14:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 801da18:	d105      	bne.n	801da26 <powf+0xf6>
 801da1a:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 801da1e:	0064      	lsls	r4, r4, #1
 801da20:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 801da24:	e7f0      	b.n	801da08 <powf+0xd8>
 801da26:	004b      	lsls	r3, r1, #1
 801da28:	f1b3 4f7f 	cmp.w	r3, #4278190080	; 0xff000000
 801da2c:	d8ee      	bhi.n	801da0c <powf+0xdc>
 801da2e:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 801da32:	d1eb      	bne.n	801da0c <powf+0xdc>
 801da34:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 801da38:	f000 80b1 	beq.w	801db9e <powf+0x26e>
 801da3c:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 801da40:	ea6f 0404 	mvn.w	r4, r4
 801da44:	bf34      	ite	cc
 801da46:	2300      	movcc	r3, #0
 801da48:	2301      	movcs	r3, #1
 801da4a:	0fe4      	lsrs	r4, r4, #31
 801da4c:	42a3      	cmp	r3, r4
 801da4e:	f040 80a9 	bne.w	801dba4 <powf+0x274>
 801da52:	ee20 0aa0 	vmul.f32	s0, s1, s1
 801da56:	e7db      	b.n	801da10 <powf+0xe0>
 801da58:	004d      	lsls	r5, r1, #1
 801da5a:	1e6a      	subs	r2, r5, #1
 801da5c:	429a      	cmp	r2, r3
 801da5e:	d31c      	bcc.n	801da9a <powf+0x16a>
 801da60:	2900      	cmp	r1, #0
 801da62:	ee20 0a00 	vmul.f32	s0, s0, s0
 801da66:	da0f      	bge.n	801da88 <powf+0x158>
 801da68:	ee10 0a90 	vmov	r0, s1
 801da6c:	f7ff ff48 	bl	801d900 <checkint>
 801da70:	2801      	cmp	r0, #1
 801da72:	d109      	bne.n	801da88 <powf+0x158>
 801da74:	eeb1 0a40 	vneg.f32	s0, s0
 801da78:	b945      	cbnz	r5, 801da8c <powf+0x15c>
 801da7a:	2c00      	cmp	r4, #0
 801da7c:	dac8      	bge.n	801da10 <powf+0xe0>
 801da7e:	b003      	add	sp, #12
 801da80:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801da84:	f7ff bea8 	b.w	801d7d8 <__math_divzerof>
 801da88:	2000      	movs	r0, #0
 801da8a:	e7f5      	b.n	801da78 <powf+0x148>
 801da8c:	2c00      	cmp	r4, #0
 801da8e:	dabf      	bge.n	801da10 <powf+0xe0>
 801da90:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801da94:	ee87 0a80 	vdiv.f32	s0, s15, s0
 801da98:	e7ba      	b.n	801da10 <powf+0xe0>
 801da9a:	2900      	cmp	r1, #0
 801da9c:	da1f      	bge.n	801dade <powf+0x1ae>
 801da9e:	ee10 0a90 	vmov	r0, s1
 801daa2:	f7ff ff2d 	bl	801d900 <checkint>
 801daa6:	b920      	cbnz	r0, 801dab2 <powf+0x182>
 801daa8:	b003      	add	sp, #12
 801daaa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801daae:	f7ff bea3 	b.w	801d7f8 <__math_invalidf>
 801dab2:	2801      	cmp	r0, #1
 801dab4:	bf14      	ite	ne
 801dab6:	2000      	movne	r0, #0
 801dab8:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 801dabc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801dac0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 801dac4:	f4bf af48 	bcs.w	801d958 <powf+0x28>
 801dac8:	ed9f 0a46 	vldr	s0, [pc, #280]	; 801dbe4 <powf+0x2b4>
 801dacc:	ee27 0a80 	vmul.f32	s0, s15, s0
 801dad0:	ee10 3a10 	vmov	r3, s0
 801dad4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801dad8:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 801dadc:	e73c      	b.n	801d958 <powf+0x28>
 801dade:	2000      	movs	r0, #0
 801dae0:	e7ee      	b.n	801dac0 <powf+0x190>
 801dae2:	ed9f 7b39 	vldr	d7, [pc, #228]	; 801dbc8 <powf+0x298>
 801dae6:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801daea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801daee:	dd10      	ble.n	801db12 <powf+0x1e2>
 801daf0:	f04f 534c 	mov.w	r3, #855638016	; 0x33000000
 801daf4:	2800      	cmp	r0, #0
 801daf6:	d158      	bne.n	801dbaa <powf+0x27a>
 801daf8:	9300      	str	r3, [sp, #0]
 801dafa:	eddd 7a00 	vldr	s15, [sp]
 801dafe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801db02:	ee77 7a87 	vadd.f32	s15, s15, s14
 801db06:	eef4 7a47 	vcmp.f32	s15, s14
 801db0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801db0e:	f47f af6e 	bne.w	801d9ee <powf+0xbe>
 801db12:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 801dbd0 <powf+0x2a0>
 801db16:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801db1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801db1e:	d804      	bhi.n	801db2a <powf+0x1fa>
 801db20:	b003      	add	sp, #12
 801db22:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801db26:	f7ff be45 	b.w	801d7b4 <__math_uflowf>
 801db2a:	ed9f 7b2b 	vldr	d7, [pc, #172]	; 801dbd8 <powf+0x2a8>
 801db2e:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801db32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801db36:	d504      	bpl.n	801db42 <powf+0x212>
 801db38:	b003      	add	sp, #12
 801db3a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801db3e:	f7ff be3f 	b.w	801d7c0 <__math_may_uflowf>
 801db42:	4b29      	ldr	r3, [pc, #164]	; (801dbe8 <powf+0x2b8>)
 801db44:	ed93 7b40 	vldr	d7, [r3, #256]	; 0x100
 801db48:	ee30 6b07 	vadd.f64	d6, d0, d7
 801db4c:	ee16 2a10 	vmov	r2, s12
 801db50:	ee36 7b47 	vsub.f64	d7, d6, d7
 801db54:	f002 011f 	and.w	r1, r2, #31
 801db58:	ed93 5b42 	vldr	d5, [r3, #264]	; 0x108
 801db5c:	ee30 7b47 	vsub.f64	d7, d0, d7
 801db60:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 801db64:	ed93 6b44 	vldr	d6, [r3, #272]	; 0x110
 801db68:	ee27 4b07 	vmul.f64	d4, d7, d7
 801db6c:	eb03 05c1 	add.w	r5, r3, r1, lsl #3
 801db70:	f853 4031 	ldr.w	r4, [r3, r1, lsl #3]
 801db74:	eea7 6b05 	vfma.f64	d6, d7, d5
 801db78:	686d      	ldr	r5, [r5, #4]
 801db7a:	ed93 5b46 	vldr	d5, [r3, #280]	; 0x118
 801db7e:	1882      	adds	r2, r0, r2
 801db80:	2300      	movs	r3, #0
 801db82:	1918      	adds	r0, r3, r4
 801db84:	eb05 31c2 	add.w	r1, r5, r2, lsl #15
 801db88:	eea7 0b05 	vfma.f64	d0, d7, d5
 801db8c:	ec41 0b17 	vmov	d7, r0, r1
 801db90:	eea6 0b04 	vfma.f64	d0, d6, d4
 801db94:	ee20 0b07 	vmul.f64	d0, d0, d7
 801db98:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801db9c:	e738      	b.n	801da10 <powf+0xe0>
 801db9e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 801dba2:	e735      	b.n	801da10 <powf+0xe0>
 801dba4:	ed9f 0a11 	vldr	s0, [pc, #68]	; 801dbec <powf+0x2bc>
 801dba8:	e732      	b.n	801da10 <powf+0xe0>
 801dbaa:	9301      	str	r3, [sp, #4]
 801dbac:	eddd 7a01 	vldr	s15, [sp, #4]
 801dbb0:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 801dbb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 801dbb8:	e7a5      	b.n	801db06 <powf+0x1d6>
 801dbba:	bf00      	nop
 801dbbc:	f3af 8000 	nop.w
 801dbc0:	ffd1d571 	.word	0xffd1d571
 801dbc4:	405fffff 	.word	0x405fffff
 801dbc8:	ffa3aae2 	.word	0xffa3aae2
 801dbcc:	405fffff 	.word	0x405fffff
 801dbd0:	00000000 	.word	0x00000000
 801dbd4:	c062c000 	.word	0xc062c000
 801dbd8:	00000000 	.word	0x00000000
 801dbdc:	c062a000 	.word	0xc062a000
 801dbe0:	080933b0 	.word	0x080933b0
 801dbe4:	4b000000 	.word	0x4b000000
 801dbe8:	08093268 	.word	0x08093268
 801dbec:	00000000 	.word	0x00000000

0801dbf0 <abort>:
 801dbf0:	b508      	push	{r3, lr}
 801dbf2:	2006      	movs	r0, #6
 801dbf4:	f000 fa14 	bl	801e020 <raise>
 801dbf8:	2001      	movs	r0, #1
 801dbfa:	f001 f8cb 	bl	801ed94 <_exit>
	...

0801dc00 <__errno>:
 801dc00:	4b01      	ldr	r3, [pc, #4]	; (801dc08 <__errno+0x8>)
 801dc02:	6818      	ldr	r0, [r3, #0]
 801dc04:	4770      	bx	lr
 801dc06:	bf00      	nop
 801dc08:	240081e4 	.word	0x240081e4

0801dc0c <__libc_init_array>:
 801dc0c:	b570      	push	{r4, r5, r6, lr}
 801dc0e:	4d0d      	ldr	r5, [pc, #52]	; (801dc44 <__libc_init_array+0x38>)
 801dc10:	4c0d      	ldr	r4, [pc, #52]	; (801dc48 <__libc_init_array+0x3c>)
 801dc12:	1b64      	subs	r4, r4, r5
 801dc14:	10a4      	asrs	r4, r4, #2
 801dc16:	2600      	movs	r6, #0
 801dc18:	42a6      	cmp	r6, r4
 801dc1a:	d109      	bne.n	801dc30 <__libc_init_array+0x24>
 801dc1c:	4d0b      	ldr	r5, [pc, #44]	; (801dc4c <__libc_init_array+0x40>)
 801dc1e:	4c0c      	ldr	r4, [pc, #48]	; (801dc50 <__libc_init_array+0x44>)
 801dc20:	f001 f8ba 	bl	801ed98 <_init>
 801dc24:	1b64      	subs	r4, r4, r5
 801dc26:	10a4      	asrs	r4, r4, #2
 801dc28:	2600      	movs	r6, #0
 801dc2a:	42a6      	cmp	r6, r4
 801dc2c:	d105      	bne.n	801dc3a <__libc_init_array+0x2e>
 801dc2e:	bd70      	pop	{r4, r5, r6, pc}
 801dc30:	f855 3b04 	ldr.w	r3, [r5], #4
 801dc34:	4798      	blx	r3
 801dc36:	3601      	adds	r6, #1
 801dc38:	e7ee      	b.n	801dc18 <__libc_init_array+0xc>
 801dc3a:	f855 3b04 	ldr.w	r3, [r5], #4
 801dc3e:	4798      	blx	r3
 801dc40:	3601      	adds	r6, #1
 801dc42:	e7f2      	b.n	801dc2a <__libc_init_array+0x1e>
 801dc44:	08093578 	.word	0x08093578
 801dc48:	08093578 	.word	0x08093578
 801dc4c:	08093578 	.word	0x08093578
 801dc50:	0809357c 	.word	0x0809357c

0801dc54 <malloc>:
 801dc54:	4b02      	ldr	r3, [pc, #8]	; (801dc60 <malloc+0xc>)
 801dc56:	4601      	mov	r1, r0
 801dc58:	6818      	ldr	r0, [r3, #0]
 801dc5a:	f000 b8a7 	b.w	801ddac <_malloc_r>
 801dc5e:	bf00      	nop
 801dc60:	240081e4 	.word	0x240081e4

0801dc64 <free>:
 801dc64:	4b02      	ldr	r3, [pc, #8]	; (801dc70 <free+0xc>)
 801dc66:	4601      	mov	r1, r0
 801dc68:	6818      	ldr	r0, [r3, #0]
 801dc6a:	f000 b833 	b.w	801dcd4 <_free_r>
 801dc6e:	bf00      	nop
 801dc70:	240081e4 	.word	0x240081e4

0801dc74 <memcpy>:
 801dc74:	440a      	add	r2, r1
 801dc76:	4291      	cmp	r1, r2
 801dc78:	f100 33ff 	add.w	r3, r0, #4294967295
 801dc7c:	d100      	bne.n	801dc80 <memcpy+0xc>
 801dc7e:	4770      	bx	lr
 801dc80:	b510      	push	{r4, lr}
 801dc82:	f811 4b01 	ldrb.w	r4, [r1], #1
 801dc86:	f803 4f01 	strb.w	r4, [r3, #1]!
 801dc8a:	4291      	cmp	r1, r2
 801dc8c:	d1f9      	bne.n	801dc82 <memcpy+0xe>
 801dc8e:	bd10      	pop	{r4, pc}

0801dc90 <memmove>:
 801dc90:	4288      	cmp	r0, r1
 801dc92:	b510      	push	{r4, lr}
 801dc94:	eb01 0402 	add.w	r4, r1, r2
 801dc98:	d902      	bls.n	801dca0 <memmove+0x10>
 801dc9a:	4284      	cmp	r4, r0
 801dc9c:	4623      	mov	r3, r4
 801dc9e:	d807      	bhi.n	801dcb0 <memmove+0x20>
 801dca0:	1e43      	subs	r3, r0, #1
 801dca2:	42a1      	cmp	r1, r4
 801dca4:	d008      	beq.n	801dcb8 <memmove+0x28>
 801dca6:	f811 2b01 	ldrb.w	r2, [r1], #1
 801dcaa:	f803 2f01 	strb.w	r2, [r3, #1]!
 801dcae:	e7f8      	b.n	801dca2 <memmove+0x12>
 801dcb0:	4402      	add	r2, r0
 801dcb2:	4601      	mov	r1, r0
 801dcb4:	428a      	cmp	r2, r1
 801dcb6:	d100      	bne.n	801dcba <memmove+0x2a>
 801dcb8:	bd10      	pop	{r4, pc}
 801dcba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801dcbe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801dcc2:	e7f7      	b.n	801dcb4 <memmove+0x24>

0801dcc4 <memset>:
 801dcc4:	4402      	add	r2, r0
 801dcc6:	4603      	mov	r3, r0
 801dcc8:	4293      	cmp	r3, r2
 801dcca:	d100      	bne.n	801dcce <memset+0xa>
 801dccc:	4770      	bx	lr
 801dcce:	f803 1b01 	strb.w	r1, [r3], #1
 801dcd2:	e7f9      	b.n	801dcc8 <memset+0x4>

0801dcd4 <_free_r>:
 801dcd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801dcd6:	2900      	cmp	r1, #0
 801dcd8:	d044      	beq.n	801dd64 <_free_r+0x90>
 801dcda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801dcde:	9001      	str	r0, [sp, #4]
 801dce0:	2b00      	cmp	r3, #0
 801dce2:	f1a1 0404 	sub.w	r4, r1, #4
 801dce6:	bfb8      	it	lt
 801dce8:	18e4      	addlt	r4, r4, r3
 801dcea:	f000 fc95 	bl	801e618 <__malloc_lock>
 801dcee:	4a1e      	ldr	r2, [pc, #120]	; (801dd68 <_free_r+0x94>)
 801dcf0:	9801      	ldr	r0, [sp, #4]
 801dcf2:	6813      	ldr	r3, [r2, #0]
 801dcf4:	b933      	cbnz	r3, 801dd04 <_free_r+0x30>
 801dcf6:	6063      	str	r3, [r4, #4]
 801dcf8:	6014      	str	r4, [r2, #0]
 801dcfa:	b003      	add	sp, #12
 801dcfc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801dd00:	f000 bc90 	b.w	801e624 <__malloc_unlock>
 801dd04:	42a3      	cmp	r3, r4
 801dd06:	d908      	bls.n	801dd1a <_free_r+0x46>
 801dd08:	6825      	ldr	r5, [r4, #0]
 801dd0a:	1961      	adds	r1, r4, r5
 801dd0c:	428b      	cmp	r3, r1
 801dd0e:	bf01      	itttt	eq
 801dd10:	6819      	ldreq	r1, [r3, #0]
 801dd12:	685b      	ldreq	r3, [r3, #4]
 801dd14:	1949      	addeq	r1, r1, r5
 801dd16:	6021      	streq	r1, [r4, #0]
 801dd18:	e7ed      	b.n	801dcf6 <_free_r+0x22>
 801dd1a:	461a      	mov	r2, r3
 801dd1c:	685b      	ldr	r3, [r3, #4]
 801dd1e:	b10b      	cbz	r3, 801dd24 <_free_r+0x50>
 801dd20:	42a3      	cmp	r3, r4
 801dd22:	d9fa      	bls.n	801dd1a <_free_r+0x46>
 801dd24:	6811      	ldr	r1, [r2, #0]
 801dd26:	1855      	adds	r5, r2, r1
 801dd28:	42a5      	cmp	r5, r4
 801dd2a:	d10b      	bne.n	801dd44 <_free_r+0x70>
 801dd2c:	6824      	ldr	r4, [r4, #0]
 801dd2e:	4421      	add	r1, r4
 801dd30:	1854      	adds	r4, r2, r1
 801dd32:	42a3      	cmp	r3, r4
 801dd34:	6011      	str	r1, [r2, #0]
 801dd36:	d1e0      	bne.n	801dcfa <_free_r+0x26>
 801dd38:	681c      	ldr	r4, [r3, #0]
 801dd3a:	685b      	ldr	r3, [r3, #4]
 801dd3c:	6053      	str	r3, [r2, #4]
 801dd3e:	4421      	add	r1, r4
 801dd40:	6011      	str	r1, [r2, #0]
 801dd42:	e7da      	b.n	801dcfa <_free_r+0x26>
 801dd44:	d902      	bls.n	801dd4c <_free_r+0x78>
 801dd46:	230c      	movs	r3, #12
 801dd48:	6003      	str	r3, [r0, #0]
 801dd4a:	e7d6      	b.n	801dcfa <_free_r+0x26>
 801dd4c:	6825      	ldr	r5, [r4, #0]
 801dd4e:	1961      	adds	r1, r4, r5
 801dd50:	428b      	cmp	r3, r1
 801dd52:	bf04      	itt	eq
 801dd54:	6819      	ldreq	r1, [r3, #0]
 801dd56:	685b      	ldreq	r3, [r3, #4]
 801dd58:	6063      	str	r3, [r4, #4]
 801dd5a:	bf04      	itt	eq
 801dd5c:	1949      	addeq	r1, r1, r5
 801dd5e:	6021      	streq	r1, [r4, #0]
 801dd60:	6054      	str	r4, [r2, #4]
 801dd62:	e7ca      	b.n	801dcfa <_free_r+0x26>
 801dd64:	b003      	add	sp, #12
 801dd66:	bd30      	pop	{r4, r5, pc}
 801dd68:	2405e3b4 	.word	0x2405e3b4

0801dd6c <sbrk_aligned>:
 801dd6c:	b570      	push	{r4, r5, r6, lr}
 801dd6e:	4e0e      	ldr	r6, [pc, #56]	; (801dda8 <sbrk_aligned+0x3c>)
 801dd70:	460c      	mov	r4, r1
 801dd72:	6831      	ldr	r1, [r6, #0]
 801dd74:	4605      	mov	r5, r0
 801dd76:	b911      	cbnz	r1, 801dd7e <sbrk_aligned+0x12>
 801dd78:	f000 f91a 	bl	801dfb0 <_sbrk_r>
 801dd7c:	6030      	str	r0, [r6, #0]
 801dd7e:	4621      	mov	r1, r4
 801dd80:	4628      	mov	r0, r5
 801dd82:	f000 f915 	bl	801dfb0 <_sbrk_r>
 801dd86:	1c43      	adds	r3, r0, #1
 801dd88:	d00a      	beq.n	801dda0 <sbrk_aligned+0x34>
 801dd8a:	1cc4      	adds	r4, r0, #3
 801dd8c:	f024 0403 	bic.w	r4, r4, #3
 801dd90:	42a0      	cmp	r0, r4
 801dd92:	d007      	beq.n	801dda4 <sbrk_aligned+0x38>
 801dd94:	1a21      	subs	r1, r4, r0
 801dd96:	4628      	mov	r0, r5
 801dd98:	f000 f90a 	bl	801dfb0 <_sbrk_r>
 801dd9c:	3001      	adds	r0, #1
 801dd9e:	d101      	bne.n	801dda4 <sbrk_aligned+0x38>
 801dda0:	f04f 34ff 	mov.w	r4, #4294967295
 801dda4:	4620      	mov	r0, r4
 801dda6:	bd70      	pop	{r4, r5, r6, pc}
 801dda8:	2405e3b8 	.word	0x2405e3b8

0801ddac <_malloc_r>:
 801ddac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ddb0:	1ccd      	adds	r5, r1, #3
 801ddb2:	f025 0503 	bic.w	r5, r5, #3
 801ddb6:	3508      	adds	r5, #8
 801ddb8:	2d0c      	cmp	r5, #12
 801ddba:	bf38      	it	cc
 801ddbc:	250c      	movcc	r5, #12
 801ddbe:	2d00      	cmp	r5, #0
 801ddc0:	4607      	mov	r7, r0
 801ddc2:	db01      	blt.n	801ddc8 <_malloc_r+0x1c>
 801ddc4:	42a9      	cmp	r1, r5
 801ddc6:	d905      	bls.n	801ddd4 <_malloc_r+0x28>
 801ddc8:	230c      	movs	r3, #12
 801ddca:	603b      	str	r3, [r7, #0]
 801ddcc:	2600      	movs	r6, #0
 801ddce:	4630      	mov	r0, r6
 801ddd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ddd4:	4e2e      	ldr	r6, [pc, #184]	; (801de90 <_malloc_r+0xe4>)
 801ddd6:	f000 fc1f 	bl	801e618 <__malloc_lock>
 801ddda:	6833      	ldr	r3, [r6, #0]
 801dddc:	461c      	mov	r4, r3
 801ddde:	bb34      	cbnz	r4, 801de2e <_malloc_r+0x82>
 801dde0:	4629      	mov	r1, r5
 801dde2:	4638      	mov	r0, r7
 801dde4:	f7ff ffc2 	bl	801dd6c <sbrk_aligned>
 801dde8:	1c43      	adds	r3, r0, #1
 801ddea:	4604      	mov	r4, r0
 801ddec:	d14d      	bne.n	801de8a <_malloc_r+0xde>
 801ddee:	6834      	ldr	r4, [r6, #0]
 801ddf0:	4626      	mov	r6, r4
 801ddf2:	2e00      	cmp	r6, #0
 801ddf4:	d140      	bne.n	801de78 <_malloc_r+0xcc>
 801ddf6:	6823      	ldr	r3, [r4, #0]
 801ddf8:	4631      	mov	r1, r6
 801ddfa:	4638      	mov	r0, r7
 801ddfc:	eb04 0803 	add.w	r8, r4, r3
 801de00:	f000 f8d6 	bl	801dfb0 <_sbrk_r>
 801de04:	4580      	cmp	r8, r0
 801de06:	d13a      	bne.n	801de7e <_malloc_r+0xd2>
 801de08:	6821      	ldr	r1, [r4, #0]
 801de0a:	3503      	adds	r5, #3
 801de0c:	1a6d      	subs	r5, r5, r1
 801de0e:	f025 0503 	bic.w	r5, r5, #3
 801de12:	3508      	adds	r5, #8
 801de14:	2d0c      	cmp	r5, #12
 801de16:	bf38      	it	cc
 801de18:	250c      	movcc	r5, #12
 801de1a:	4629      	mov	r1, r5
 801de1c:	4638      	mov	r0, r7
 801de1e:	f7ff ffa5 	bl	801dd6c <sbrk_aligned>
 801de22:	3001      	adds	r0, #1
 801de24:	d02b      	beq.n	801de7e <_malloc_r+0xd2>
 801de26:	6823      	ldr	r3, [r4, #0]
 801de28:	442b      	add	r3, r5
 801de2a:	6023      	str	r3, [r4, #0]
 801de2c:	e00e      	b.n	801de4c <_malloc_r+0xa0>
 801de2e:	6822      	ldr	r2, [r4, #0]
 801de30:	1b52      	subs	r2, r2, r5
 801de32:	d41e      	bmi.n	801de72 <_malloc_r+0xc6>
 801de34:	2a0b      	cmp	r2, #11
 801de36:	d916      	bls.n	801de66 <_malloc_r+0xba>
 801de38:	1961      	adds	r1, r4, r5
 801de3a:	42a3      	cmp	r3, r4
 801de3c:	6025      	str	r5, [r4, #0]
 801de3e:	bf18      	it	ne
 801de40:	6059      	strne	r1, [r3, #4]
 801de42:	6863      	ldr	r3, [r4, #4]
 801de44:	bf08      	it	eq
 801de46:	6031      	streq	r1, [r6, #0]
 801de48:	5162      	str	r2, [r4, r5]
 801de4a:	604b      	str	r3, [r1, #4]
 801de4c:	4638      	mov	r0, r7
 801de4e:	f104 060b 	add.w	r6, r4, #11
 801de52:	f000 fbe7 	bl	801e624 <__malloc_unlock>
 801de56:	f026 0607 	bic.w	r6, r6, #7
 801de5a:	1d23      	adds	r3, r4, #4
 801de5c:	1af2      	subs	r2, r6, r3
 801de5e:	d0b6      	beq.n	801ddce <_malloc_r+0x22>
 801de60:	1b9b      	subs	r3, r3, r6
 801de62:	50a3      	str	r3, [r4, r2]
 801de64:	e7b3      	b.n	801ddce <_malloc_r+0x22>
 801de66:	6862      	ldr	r2, [r4, #4]
 801de68:	42a3      	cmp	r3, r4
 801de6a:	bf0c      	ite	eq
 801de6c:	6032      	streq	r2, [r6, #0]
 801de6e:	605a      	strne	r2, [r3, #4]
 801de70:	e7ec      	b.n	801de4c <_malloc_r+0xa0>
 801de72:	4623      	mov	r3, r4
 801de74:	6864      	ldr	r4, [r4, #4]
 801de76:	e7b2      	b.n	801ddde <_malloc_r+0x32>
 801de78:	4634      	mov	r4, r6
 801de7a:	6876      	ldr	r6, [r6, #4]
 801de7c:	e7b9      	b.n	801ddf2 <_malloc_r+0x46>
 801de7e:	230c      	movs	r3, #12
 801de80:	603b      	str	r3, [r7, #0]
 801de82:	4638      	mov	r0, r7
 801de84:	f000 fbce 	bl	801e624 <__malloc_unlock>
 801de88:	e7a1      	b.n	801ddce <_malloc_r+0x22>
 801de8a:	6025      	str	r5, [r4, #0]
 801de8c:	e7de      	b.n	801de4c <_malloc_r+0xa0>
 801de8e:	bf00      	nop
 801de90:	2405e3b4 	.word	0x2405e3b4

0801de94 <iprintf>:
 801de94:	b40f      	push	{r0, r1, r2, r3}
 801de96:	4b0a      	ldr	r3, [pc, #40]	; (801dec0 <iprintf+0x2c>)
 801de98:	b513      	push	{r0, r1, r4, lr}
 801de9a:	681c      	ldr	r4, [r3, #0]
 801de9c:	b124      	cbz	r4, 801dea8 <iprintf+0x14>
 801de9e:	69a3      	ldr	r3, [r4, #24]
 801dea0:	b913      	cbnz	r3, 801dea8 <iprintf+0x14>
 801dea2:	4620      	mov	r0, r4
 801dea4:	f000 fab2 	bl	801e40c <__sinit>
 801dea8:	ab05      	add	r3, sp, #20
 801deaa:	9a04      	ldr	r2, [sp, #16]
 801deac:	68a1      	ldr	r1, [r4, #8]
 801deae:	9301      	str	r3, [sp, #4]
 801deb0:	4620      	mov	r0, r4
 801deb2:	f000 fbe7 	bl	801e684 <_vfiprintf_r>
 801deb6:	b002      	add	sp, #8
 801deb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801debc:	b004      	add	sp, #16
 801debe:	4770      	bx	lr
 801dec0:	240081e4 	.word	0x240081e4

0801dec4 <_puts_r>:
 801dec4:	b570      	push	{r4, r5, r6, lr}
 801dec6:	460e      	mov	r6, r1
 801dec8:	4605      	mov	r5, r0
 801deca:	b118      	cbz	r0, 801ded4 <_puts_r+0x10>
 801decc:	6983      	ldr	r3, [r0, #24]
 801dece:	b90b      	cbnz	r3, 801ded4 <_puts_r+0x10>
 801ded0:	f000 fa9c 	bl	801e40c <__sinit>
 801ded4:	69ab      	ldr	r3, [r5, #24]
 801ded6:	68ac      	ldr	r4, [r5, #8]
 801ded8:	b913      	cbnz	r3, 801dee0 <_puts_r+0x1c>
 801deda:	4628      	mov	r0, r5
 801dedc:	f000 fa96 	bl	801e40c <__sinit>
 801dee0:	4b2c      	ldr	r3, [pc, #176]	; (801df94 <_puts_r+0xd0>)
 801dee2:	429c      	cmp	r4, r3
 801dee4:	d120      	bne.n	801df28 <_puts_r+0x64>
 801dee6:	686c      	ldr	r4, [r5, #4]
 801dee8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801deea:	07db      	lsls	r3, r3, #31
 801deec:	d405      	bmi.n	801defa <_puts_r+0x36>
 801deee:	89a3      	ldrh	r3, [r4, #12]
 801def0:	0598      	lsls	r0, r3, #22
 801def2:	d402      	bmi.n	801defa <_puts_r+0x36>
 801def4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801def6:	f000 fb27 	bl	801e548 <__retarget_lock_acquire_recursive>
 801defa:	89a3      	ldrh	r3, [r4, #12]
 801defc:	0719      	lsls	r1, r3, #28
 801defe:	d51d      	bpl.n	801df3c <_puts_r+0x78>
 801df00:	6923      	ldr	r3, [r4, #16]
 801df02:	b1db      	cbz	r3, 801df3c <_puts_r+0x78>
 801df04:	3e01      	subs	r6, #1
 801df06:	68a3      	ldr	r3, [r4, #8]
 801df08:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801df0c:	3b01      	subs	r3, #1
 801df0e:	60a3      	str	r3, [r4, #8]
 801df10:	bb39      	cbnz	r1, 801df62 <_puts_r+0x9e>
 801df12:	2b00      	cmp	r3, #0
 801df14:	da38      	bge.n	801df88 <_puts_r+0xc4>
 801df16:	4622      	mov	r2, r4
 801df18:	210a      	movs	r1, #10
 801df1a:	4628      	mov	r0, r5
 801df1c:	f000 f89c 	bl	801e058 <__swbuf_r>
 801df20:	3001      	adds	r0, #1
 801df22:	d011      	beq.n	801df48 <_puts_r+0x84>
 801df24:	250a      	movs	r5, #10
 801df26:	e011      	b.n	801df4c <_puts_r+0x88>
 801df28:	4b1b      	ldr	r3, [pc, #108]	; (801df98 <_puts_r+0xd4>)
 801df2a:	429c      	cmp	r4, r3
 801df2c:	d101      	bne.n	801df32 <_puts_r+0x6e>
 801df2e:	68ac      	ldr	r4, [r5, #8]
 801df30:	e7da      	b.n	801dee8 <_puts_r+0x24>
 801df32:	4b1a      	ldr	r3, [pc, #104]	; (801df9c <_puts_r+0xd8>)
 801df34:	429c      	cmp	r4, r3
 801df36:	bf08      	it	eq
 801df38:	68ec      	ldreq	r4, [r5, #12]
 801df3a:	e7d5      	b.n	801dee8 <_puts_r+0x24>
 801df3c:	4621      	mov	r1, r4
 801df3e:	4628      	mov	r0, r5
 801df40:	f000 f8dc 	bl	801e0fc <__swsetup_r>
 801df44:	2800      	cmp	r0, #0
 801df46:	d0dd      	beq.n	801df04 <_puts_r+0x40>
 801df48:	f04f 35ff 	mov.w	r5, #4294967295
 801df4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801df4e:	07da      	lsls	r2, r3, #31
 801df50:	d405      	bmi.n	801df5e <_puts_r+0x9a>
 801df52:	89a3      	ldrh	r3, [r4, #12]
 801df54:	059b      	lsls	r3, r3, #22
 801df56:	d402      	bmi.n	801df5e <_puts_r+0x9a>
 801df58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801df5a:	f000 faf6 	bl	801e54a <__retarget_lock_release_recursive>
 801df5e:	4628      	mov	r0, r5
 801df60:	bd70      	pop	{r4, r5, r6, pc}
 801df62:	2b00      	cmp	r3, #0
 801df64:	da04      	bge.n	801df70 <_puts_r+0xac>
 801df66:	69a2      	ldr	r2, [r4, #24]
 801df68:	429a      	cmp	r2, r3
 801df6a:	dc06      	bgt.n	801df7a <_puts_r+0xb6>
 801df6c:	290a      	cmp	r1, #10
 801df6e:	d004      	beq.n	801df7a <_puts_r+0xb6>
 801df70:	6823      	ldr	r3, [r4, #0]
 801df72:	1c5a      	adds	r2, r3, #1
 801df74:	6022      	str	r2, [r4, #0]
 801df76:	7019      	strb	r1, [r3, #0]
 801df78:	e7c5      	b.n	801df06 <_puts_r+0x42>
 801df7a:	4622      	mov	r2, r4
 801df7c:	4628      	mov	r0, r5
 801df7e:	f000 f86b 	bl	801e058 <__swbuf_r>
 801df82:	3001      	adds	r0, #1
 801df84:	d1bf      	bne.n	801df06 <_puts_r+0x42>
 801df86:	e7df      	b.n	801df48 <_puts_r+0x84>
 801df88:	6823      	ldr	r3, [r4, #0]
 801df8a:	250a      	movs	r5, #10
 801df8c:	1c5a      	adds	r2, r3, #1
 801df8e:	6022      	str	r2, [r4, #0]
 801df90:	701d      	strb	r5, [r3, #0]
 801df92:	e7db      	b.n	801df4c <_puts_r+0x88>
 801df94:	080934fc 	.word	0x080934fc
 801df98:	0809351c 	.word	0x0809351c
 801df9c:	080934dc 	.word	0x080934dc

0801dfa0 <puts>:
 801dfa0:	4b02      	ldr	r3, [pc, #8]	; (801dfac <puts+0xc>)
 801dfa2:	4601      	mov	r1, r0
 801dfa4:	6818      	ldr	r0, [r3, #0]
 801dfa6:	f7ff bf8d 	b.w	801dec4 <_puts_r>
 801dfaa:	bf00      	nop
 801dfac:	240081e4 	.word	0x240081e4

0801dfb0 <_sbrk_r>:
 801dfb0:	b538      	push	{r3, r4, r5, lr}
 801dfb2:	4d06      	ldr	r5, [pc, #24]	; (801dfcc <_sbrk_r+0x1c>)
 801dfb4:	2300      	movs	r3, #0
 801dfb6:	4604      	mov	r4, r0
 801dfb8:	4608      	mov	r0, r1
 801dfba:	602b      	str	r3, [r5, #0]
 801dfbc:	f7e8 faac 	bl	8006518 <_sbrk>
 801dfc0:	1c43      	adds	r3, r0, #1
 801dfc2:	d102      	bne.n	801dfca <_sbrk_r+0x1a>
 801dfc4:	682b      	ldr	r3, [r5, #0]
 801dfc6:	b103      	cbz	r3, 801dfca <_sbrk_r+0x1a>
 801dfc8:	6023      	str	r3, [r4, #0]
 801dfca:	bd38      	pop	{r3, r4, r5, pc}
 801dfcc:	2405e3c0 	.word	0x2405e3c0

0801dfd0 <_raise_r>:
 801dfd0:	291f      	cmp	r1, #31
 801dfd2:	b538      	push	{r3, r4, r5, lr}
 801dfd4:	4604      	mov	r4, r0
 801dfd6:	460d      	mov	r5, r1
 801dfd8:	d904      	bls.n	801dfe4 <_raise_r+0x14>
 801dfda:	2316      	movs	r3, #22
 801dfdc:	6003      	str	r3, [r0, #0]
 801dfde:	f04f 30ff 	mov.w	r0, #4294967295
 801dfe2:	bd38      	pop	{r3, r4, r5, pc}
 801dfe4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801dfe6:	b112      	cbz	r2, 801dfee <_raise_r+0x1e>
 801dfe8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801dfec:	b94b      	cbnz	r3, 801e002 <_raise_r+0x32>
 801dfee:	4620      	mov	r0, r4
 801dff0:	f000 f830 	bl	801e054 <_getpid_r>
 801dff4:	462a      	mov	r2, r5
 801dff6:	4601      	mov	r1, r0
 801dff8:	4620      	mov	r0, r4
 801dffa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801dffe:	f000 b817 	b.w	801e030 <_kill_r>
 801e002:	2b01      	cmp	r3, #1
 801e004:	d00a      	beq.n	801e01c <_raise_r+0x4c>
 801e006:	1c59      	adds	r1, r3, #1
 801e008:	d103      	bne.n	801e012 <_raise_r+0x42>
 801e00a:	2316      	movs	r3, #22
 801e00c:	6003      	str	r3, [r0, #0]
 801e00e:	2001      	movs	r0, #1
 801e010:	e7e7      	b.n	801dfe2 <_raise_r+0x12>
 801e012:	2400      	movs	r4, #0
 801e014:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801e018:	4628      	mov	r0, r5
 801e01a:	4798      	blx	r3
 801e01c:	2000      	movs	r0, #0
 801e01e:	e7e0      	b.n	801dfe2 <_raise_r+0x12>

0801e020 <raise>:
 801e020:	4b02      	ldr	r3, [pc, #8]	; (801e02c <raise+0xc>)
 801e022:	4601      	mov	r1, r0
 801e024:	6818      	ldr	r0, [r3, #0]
 801e026:	f7ff bfd3 	b.w	801dfd0 <_raise_r>
 801e02a:	bf00      	nop
 801e02c:	240081e4 	.word	0x240081e4

0801e030 <_kill_r>:
 801e030:	b538      	push	{r3, r4, r5, lr}
 801e032:	4d07      	ldr	r5, [pc, #28]	; (801e050 <_kill_r+0x20>)
 801e034:	2300      	movs	r3, #0
 801e036:	4604      	mov	r4, r0
 801e038:	4608      	mov	r0, r1
 801e03a:	4611      	mov	r1, r2
 801e03c:	602b      	str	r3, [r5, #0]
 801e03e:	f000 fe99 	bl	801ed74 <_kill>
 801e042:	1c43      	adds	r3, r0, #1
 801e044:	d102      	bne.n	801e04c <_kill_r+0x1c>
 801e046:	682b      	ldr	r3, [r5, #0]
 801e048:	b103      	cbz	r3, 801e04c <_kill_r+0x1c>
 801e04a:	6023      	str	r3, [r4, #0]
 801e04c:	bd38      	pop	{r3, r4, r5, pc}
 801e04e:	bf00      	nop
 801e050:	2405e3c0 	.word	0x2405e3c0

0801e054 <_getpid_r>:
 801e054:	f000 be86 	b.w	801ed64 <_getpid>

0801e058 <__swbuf_r>:
 801e058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e05a:	460e      	mov	r6, r1
 801e05c:	4614      	mov	r4, r2
 801e05e:	4605      	mov	r5, r0
 801e060:	b118      	cbz	r0, 801e06a <__swbuf_r+0x12>
 801e062:	6983      	ldr	r3, [r0, #24]
 801e064:	b90b      	cbnz	r3, 801e06a <__swbuf_r+0x12>
 801e066:	f000 f9d1 	bl	801e40c <__sinit>
 801e06a:	4b21      	ldr	r3, [pc, #132]	; (801e0f0 <__swbuf_r+0x98>)
 801e06c:	429c      	cmp	r4, r3
 801e06e:	d12b      	bne.n	801e0c8 <__swbuf_r+0x70>
 801e070:	686c      	ldr	r4, [r5, #4]
 801e072:	69a3      	ldr	r3, [r4, #24]
 801e074:	60a3      	str	r3, [r4, #8]
 801e076:	89a3      	ldrh	r3, [r4, #12]
 801e078:	071a      	lsls	r2, r3, #28
 801e07a:	d52f      	bpl.n	801e0dc <__swbuf_r+0x84>
 801e07c:	6923      	ldr	r3, [r4, #16]
 801e07e:	b36b      	cbz	r3, 801e0dc <__swbuf_r+0x84>
 801e080:	6923      	ldr	r3, [r4, #16]
 801e082:	6820      	ldr	r0, [r4, #0]
 801e084:	1ac0      	subs	r0, r0, r3
 801e086:	6963      	ldr	r3, [r4, #20]
 801e088:	b2f6      	uxtb	r6, r6
 801e08a:	4283      	cmp	r3, r0
 801e08c:	4637      	mov	r7, r6
 801e08e:	dc04      	bgt.n	801e09a <__swbuf_r+0x42>
 801e090:	4621      	mov	r1, r4
 801e092:	4628      	mov	r0, r5
 801e094:	f000 f926 	bl	801e2e4 <_fflush_r>
 801e098:	bb30      	cbnz	r0, 801e0e8 <__swbuf_r+0x90>
 801e09a:	68a3      	ldr	r3, [r4, #8]
 801e09c:	3b01      	subs	r3, #1
 801e09e:	60a3      	str	r3, [r4, #8]
 801e0a0:	6823      	ldr	r3, [r4, #0]
 801e0a2:	1c5a      	adds	r2, r3, #1
 801e0a4:	6022      	str	r2, [r4, #0]
 801e0a6:	701e      	strb	r6, [r3, #0]
 801e0a8:	6963      	ldr	r3, [r4, #20]
 801e0aa:	3001      	adds	r0, #1
 801e0ac:	4283      	cmp	r3, r0
 801e0ae:	d004      	beq.n	801e0ba <__swbuf_r+0x62>
 801e0b0:	89a3      	ldrh	r3, [r4, #12]
 801e0b2:	07db      	lsls	r3, r3, #31
 801e0b4:	d506      	bpl.n	801e0c4 <__swbuf_r+0x6c>
 801e0b6:	2e0a      	cmp	r6, #10
 801e0b8:	d104      	bne.n	801e0c4 <__swbuf_r+0x6c>
 801e0ba:	4621      	mov	r1, r4
 801e0bc:	4628      	mov	r0, r5
 801e0be:	f000 f911 	bl	801e2e4 <_fflush_r>
 801e0c2:	b988      	cbnz	r0, 801e0e8 <__swbuf_r+0x90>
 801e0c4:	4638      	mov	r0, r7
 801e0c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e0c8:	4b0a      	ldr	r3, [pc, #40]	; (801e0f4 <__swbuf_r+0x9c>)
 801e0ca:	429c      	cmp	r4, r3
 801e0cc:	d101      	bne.n	801e0d2 <__swbuf_r+0x7a>
 801e0ce:	68ac      	ldr	r4, [r5, #8]
 801e0d0:	e7cf      	b.n	801e072 <__swbuf_r+0x1a>
 801e0d2:	4b09      	ldr	r3, [pc, #36]	; (801e0f8 <__swbuf_r+0xa0>)
 801e0d4:	429c      	cmp	r4, r3
 801e0d6:	bf08      	it	eq
 801e0d8:	68ec      	ldreq	r4, [r5, #12]
 801e0da:	e7ca      	b.n	801e072 <__swbuf_r+0x1a>
 801e0dc:	4621      	mov	r1, r4
 801e0de:	4628      	mov	r0, r5
 801e0e0:	f000 f80c 	bl	801e0fc <__swsetup_r>
 801e0e4:	2800      	cmp	r0, #0
 801e0e6:	d0cb      	beq.n	801e080 <__swbuf_r+0x28>
 801e0e8:	f04f 37ff 	mov.w	r7, #4294967295
 801e0ec:	e7ea      	b.n	801e0c4 <__swbuf_r+0x6c>
 801e0ee:	bf00      	nop
 801e0f0:	080934fc 	.word	0x080934fc
 801e0f4:	0809351c 	.word	0x0809351c
 801e0f8:	080934dc 	.word	0x080934dc

0801e0fc <__swsetup_r>:
 801e0fc:	4b32      	ldr	r3, [pc, #200]	; (801e1c8 <__swsetup_r+0xcc>)
 801e0fe:	b570      	push	{r4, r5, r6, lr}
 801e100:	681d      	ldr	r5, [r3, #0]
 801e102:	4606      	mov	r6, r0
 801e104:	460c      	mov	r4, r1
 801e106:	b125      	cbz	r5, 801e112 <__swsetup_r+0x16>
 801e108:	69ab      	ldr	r3, [r5, #24]
 801e10a:	b913      	cbnz	r3, 801e112 <__swsetup_r+0x16>
 801e10c:	4628      	mov	r0, r5
 801e10e:	f000 f97d 	bl	801e40c <__sinit>
 801e112:	4b2e      	ldr	r3, [pc, #184]	; (801e1cc <__swsetup_r+0xd0>)
 801e114:	429c      	cmp	r4, r3
 801e116:	d10f      	bne.n	801e138 <__swsetup_r+0x3c>
 801e118:	686c      	ldr	r4, [r5, #4]
 801e11a:	89a3      	ldrh	r3, [r4, #12]
 801e11c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801e120:	0719      	lsls	r1, r3, #28
 801e122:	d42c      	bmi.n	801e17e <__swsetup_r+0x82>
 801e124:	06dd      	lsls	r5, r3, #27
 801e126:	d411      	bmi.n	801e14c <__swsetup_r+0x50>
 801e128:	2309      	movs	r3, #9
 801e12a:	6033      	str	r3, [r6, #0]
 801e12c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801e130:	81a3      	strh	r3, [r4, #12]
 801e132:	f04f 30ff 	mov.w	r0, #4294967295
 801e136:	e03e      	b.n	801e1b6 <__swsetup_r+0xba>
 801e138:	4b25      	ldr	r3, [pc, #148]	; (801e1d0 <__swsetup_r+0xd4>)
 801e13a:	429c      	cmp	r4, r3
 801e13c:	d101      	bne.n	801e142 <__swsetup_r+0x46>
 801e13e:	68ac      	ldr	r4, [r5, #8]
 801e140:	e7eb      	b.n	801e11a <__swsetup_r+0x1e>
 801e142:	4b24      	ldr	r3, [pc, #144]	; (801e1d4 <__swsetup_r+0xd8>)
 801e144:	429c      	cmp	r4, r3
 801e146:	bf08      	it	eq
 801e148:	68ec      	ldreq	r4, [r5, #12]
 801e14a:	e7e6      	b.n	801e11a <__swsetup_r+0x1e>
 801e14c:	0758      	lsls	r0, r3, #29
 801e14e:	d512      	bpl.n	801e176 <__swsetup_r+0x7a>
 801e150:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801e152:	b141      	cbz	r1, 801e166 <__swsetup_r+0x6a>
 801e154:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801e158:	4299      	cmp	r1, r3
 801e15a:	d002      	beq.n	801e162 <__swsetup_r+0x66>
 801e15c:	4630      	mov	r0, r6
 801e15e:	f7ff fdb9 	bl	801dcd4 <_free_r>
 801e162:	2300      	movs	r3, #0
 801e164:	6363      	str	r3, [r4, #52]	; 0x34
 801e166:	89a3      	ldrh	r3, [r4, #12]
 801e168:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801e16c:	81a3      	strh	r3, [r4, #12]
 801e16e:	2300      	movs	r3, #0
 801e170:	6063      	str	r3, [r4, #4]
 801e172:	6923      	ldr	r3, [r4, #16]
 801e174:	6023      	str	r3, [r4, #0]
 801e176:	89a3      	ldrh	r3, [r4, #12]
 801e178:	f043 0308 	orr.w	r3, r3, #8
 801e17c:	81a3      	strh	r3, [r4, #12]
 801e17e:	6923      	ldr	r3, [r4, #16]
 801e180:	b94b      	cbnz	r3, 801e196 <__swsetup_r+0x9a>
 801e182:	89a3      	ldrh	r3, [r4, #12]
 801e184:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801e188:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801e18c:	d003      	beq.n	801e196 <__swsetup_r+0x9a>
 801e18e:	4621      	mov	r1, r4
 801e190:	4630      	mov	r0, r6
 801e192:	f000 fa01 	bl	801e598 <__smakebuf_r>
 801e196:	89a0      	ldrh	r0, [r4, #12]
 801e198:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801e19c:	f010 0301 	ands.w	r3, r0, #1
 801e1a0:	d00a      	beq.n	801e1b8 <__swsetup_r+0xbc>
 801e1a2:	2300      	movs	r3, #0
 801e1a4:	60a3      	str	r3, [r4, #8]
 801e1a6:	6963      	ldr	r3, [r4, #20]
 801e1a8:	425b      	negs	r3, r3
 801e1aa:	61a3      	str	r3, [r4, #24]
 801e1ac:	6923      	ldr	r3, [r4, #16]
 801e1ae:	b943      	cbnz	r3, 801e1c2 <__swsetup_r+0xc6>
 801e1b0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 801e1b4:	d1ba      	bne.n	801e12c <__swsetup_r+0x30>
 801e1b6:	bd70      	pop	{r4, r5, r6, pc}
 801e1b8:	0781      	lsls	r1, r0, #30
 801e1ba:	bf58      	it	pl
 801e1bc:	6963      	ldrpl	r3, [r4, #20]
 801e1be:	60a3      	str	r3, [r4, #8]
 801e1c0:	e7f4      	b.n	801e1ac <__swsetup_r+0xb0>
 801e1c2:	2000      	movs	r0, #0
 801e1c4:	e7f7      	b.n	801e1b6 <__swsetup_r+0xba>
 801e1c6:	bf00      	nop
 801e1c8:	240081e4 	.word	0x240081e4
 801e1cc:	080934fc 	.word	0x080934fc
 801e1d0:	0809351c 	.word	0x0809351c
 801e1d4:	080934dc 	.word	0x080934dc

0801e1d8 <__sflush_r>:
 801e1d8:	898a      	ldrh	r2, [r1, #12]
 801e1da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e1de:	4605      	mov	r5, r0
 801e1e0:	0710      	lsls	r0, r2, #28
 801e1e2:	460c      	mov	r4, r1
 801e1e4:	d458      	bmi.n	801e298 <__sflush_r+0xc0>
 801e1e6:	684b      	ldr	r3, [r1, #4]
 801e1e8:	2b00      	cmp	r3, #0
 801e1ea:	dc05      	bgt.n	801e1f8 <__sflush_r+0x20>
 801e1ec:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801e1ee:	2b00      	cmp	r3, #0
 801e1f0:	dc02      	bgt.n	801e1f8 <__sflush_r+0x20>
 801e1f2:	2000      	movs	r0, #0
 801e1f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e1f8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801e1fa:	2e00      	cmp	r6, #0
 801e1fc:	d0f9      	beq.n	801e1f2 <__sflush_r+0x1a>
 801e1fe:	2300      	movs	r3, #0
 801e200:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801e204:	682f      	ldr	r7, [r5, #0]
 801e206:	602b      	str	r3, [r5, #0]
 801e208:	d032      	beq.n	801e270 <__sflush_r+0x98>
 801e20a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801e20c:	89a3      	ldrh	r3, [r4, #12]
 801e20e:	075a      	lsls	r2, r3, #29
 801e210:	d505      	bpl.n	801e21e <__sflush_r+0x46>
 801e212:	6863      	ldr	r3, [r4, #4]
 801e214:	1ac0      	subs	r0, r0, r3
 801e216:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801e218:	b10b      	cbz	r3, 801e21e <__sflush_r+0x46>
 801e21a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801e21c:	1ac0      	subs	r0, r0, r3
 801e21e:	2300      	movs	r3, #0
 801e220:	4602      	mov	r2, r0
 801e222:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801e224:	6a21      	ldr	r1, [r4, #32]
 801e226:	4628      	mov	r0, r5
 801e228:	47b0      	blx	r6
 801e22a:	1c43      	adds	r3, r0, #1
 801e22c:	89a3      	ldrh	r3, [r4, #12]
 801e22e:	d106      	bne.n	801e23e <__sflush_r+0x66>
 801e230:	6829      	ldr	r1, [r5, #0]
 801e232:	291d      	cmp	r1, #29
 801e234:	d82c      	bhi.n	801e290 <__sflush_r+0xb8>
 801e236:	4a2a      	ldr	r2, [pc, #168]	; (801e2e0 <__sflush_r+0x108>)
 801e238:	40ca      	lsrs	r2, r1
 801e23a:	07d6      	lsls	r6, r2, #31
 801e23c:	d528      	bpl.n	801e290 <__sflush_r+0xb8>
 801e23e:	2200      	movs	r2, #0
 801e240:	6062      	str	r2, [r4, #4]
 801e242:	04d9      	lsls	r1, r3, #19
 801e244:	6922      	ldr	r2, [r4, #16]
 801e246:	6022      	str	r2, [r4, #0]
 801e248:	d504      	bpl.n	801e254 <__sflush_r+0x7c>
 801e24a:	1c42      	adds	r2, r0, #1
 801e24c:	d101      	bne.n	801e252 <__sflush_r+0x7a>
 801e24e:	682b      	ldr	r3, [r5, #0]
 801e250:	b903      	cbnz	r3, 801e254 <__sflush_r+0x7c>
 801e252:	6560      	str	r0, [r4, #84]	; 0x54
 801e254:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801e256:	602f      	str	r7, [r5, #0]
 801e258:	2900      	cmp	r1, #0
 801e25a:	d0ca      	beq.n	801e1f2 <__sflush_r+0x1a>
 801e25c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801e260:	4299      	cmp	r1, r3
 801e262:	d002      	beq.n	801e26a <__sflush_r+0x92>
 801e264:	4628      	mov	r0, r5
 801e266:	f7ff fd35 	bl	801dcd4 <_free_r>
 801e26a:	2000      	movs	r0, #0
 801e26c:	6360      	str	r0, [r4, #52]	; 0x34
 801e26e:	e7c1      	b.n	801e1f4 <__sflush_r+0x1c>
 801e270:	6a21      	ldr	r1, [r4, #32]
 801e272:	2301      	movs	r3, #1
 801e274:	4628      	mov	r0, r5
 801e276:	47b0      	blx	r6
 801e278:	1c41      	adds	r1, r0, #1
 801e27a:	d1c7      	bne.n	801e20c <__sflush_r+0x34>
 801e27c:	682b      	ldr	r3, [r5, #0]
 801e27e:	2b00      	cmp	r3, #0
 801e280:	d0c4      	beq.n	801e20c <__sflush_r+0x34>
 801e282:	2b1d      	cmp	r3, #29
 801e284:	d001      	beq.n	801e28a <__sflush_r+0xb2>
 801e286:	2b16      	cmp	r3, #22
 801e288:	d101      	bne.n	801e28e <__sflush_r+0xb6>
 801e28a:	602f      	str	r7, [r5, #0]
 801e28c:	e7b1      	b.n	801e1f2 <__sflush_r+0x1a>
 801e28e:	89a3      	ldrh	r3, [r4, #12]
 801e290:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801e294:	81a3      	strh	r3, [r4, #12]
 801e296:	e7ad      	b.n	801e1f4 <__sflush_r+0x1c>
 801e298:	690f      	ldr	r7, [r1, #16]
 801e29a:	2f00      	cmp	r7, #0
 801e29c:	d0a9      	beq.n	801e1f2 <__sflush_r+0x1a>
 801e29e:	0793      	lsls	r3, r2, #30
 801e2a0:	680e      	ldr	r6, [r1, #0]
 801e2a2:	bf08      	it	eq
 801e2a4:	694b      	ldreq	r3, [r1, #20]
 801e2a6:	600f      	str	r7, [r1, #0]
 801e2a8:	bf18      	it	ne
 801e2aa:	2300      	movne	r3, #0
 801e2ac:	eba6 0807 	sub.w	r8, r6, r7
 801e2b0:	608b      	str	r3, [r1, #8]
 801e2b2:	f1b8 0f00 	cmp.w	r8, #0
 801e2b6:	dd9c      	ble.n	801e1f2 <__sflush_r+0x1a>
 801e2b8:	6a21      	ldr	r1, [r4, #32]
 801e2ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801e2bc:	4643      	mov	r3, r8
 801e2be:	463a      	mov	r2, r7
 801e2c0:	4628      	mov	r0, r5
 801e2c2:	47b0      	blx	r6
 801e2c4:	2800      	cmp	r0, #0
 801e2c6:	dc06      	bgt.n	801e2d6 <__sflush_r+0xfe>
 801e2c8:	89a3      	ldrh	r3, [r4, #12]
 801e2ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801e2ce:	81a3      	strh	r3, [r4, #12]
 801e2d0:	f04f 30ff 	mov.w	r0, #4294967295
 801e2d4:	e78e      	b.n	801e1f4 <__sflush_r+0x1c>
 801e2d6:	4407      	add	r7, r0
 801e2d8:	eba8 0800 	sub.w	r8, r8, r0
 801e2dc:	e7e9      	b.n	801e2b2 <__sflush_r+0xda>
 801e2de:	bf00      	nop
 801e2e0:	20400001 	.word	0x20400001

0801e2e4 <_fflush_r>:
 801e2e4:	b538      	push	{r3, r4, r5, lr}
 801e2e6:	690b      	ldr	r3, [r1, #16]
 801e2e8:	4605      	mov	r5, r0
 801e2ea:	460c      	mov	r4, r1
 801e2ec:	b913      	cbnz	r3, 801e2f4 <_fflush_r+0x10>
 801e2ee:	2500      	movs	r5, #0
 801e2f0:	4628      	mov	r0, r5
 801e2f2:	bd38      	pop	{r3, r4, r5, pc}
 801e2f4:	b118      	cbz	r0, 801e2fe <_fflush_r+0x1a>
 801e2f6:	6983      	ldr	r3, [r0, #24]
 801e2f8:	b90b      	cbnz	r3, 801e2fe <_fflush_r+0x1a>
 801e2fa:	f000 f887 	bl	801e40c <__sinit>
 801e2fe:	4b14      	ldr	r3, [pc, #80]	; (801e350 <_fflush_r+0x6c>)
 801e300:	429c      	cmp	r4, r3
 801e302:	d11b      	bne.n	801e33c <_fflush_r+0x58>
 801e304:	686c      	ldr	r4, [r5, #4]
 801e306:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e30a:	2b00      	cmp	r3, #0
 801e30c:	d0ef      	beq.n	801e2ee <_fflush_r+0xa>
 801e30e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801e310:	07d0      	lsls	r0, r2, #31
 801e312:	d404      	bmi.n	801e31e <_fflush_r+0x3a>
 801e314:	0599      	lsls	r1, r3, #22
 801e316:	d402      	bmi.n	801e31e <_fflush_r+0x3a>
 801e318:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801e31a:	f000 f915 	bl	801e548 <__retarget_lock_acquire_recursive>
 801e31e:	4628      	mov	r0, r5
 801e320:	4621      	mov	r1, r4
 801e322:	f7ff ff59 	bl	801e1d8 <__sflush_r>
 801e326:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801e328:	07da      	lsls	r2, r3, #31
 801e32a:	4605      	mov	r5, r0
 801e32c:	d4e0      	bmi.n	801e2f0 <_fflush_r+0xc>
 801e32e:	89a3      	ldrh	r3, [r4, #12]
 801e330:	059b      	lsls	r3, r3, #22
 801e332:	d4dd      	bmi.n	801e2f0 <_fflush_r+0xc>
 801e334:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801e336:	f000 f908 	bl	801e54a <__retarget_lock_release_recursive>
 801e33a:	e7d9      	b.n	801e2f0 <_fflush_r+0xc>
 801e33c:	4b05      	ldr	r3, [pc, #20]	; (801e354 <_fflush_r+0x70>)
 801e33e:	429c      	cmp	r4, r3
 801e340:	d101      	bne.n	801e346 <_fflush_r+0x62>
 801e342:	68ac      	ldr	r4, [r5, #8]
 801e344:	e7df      	b.n	801e306 <_fflush_r+0x22>
 801e346:	4b04      	ldr	r3, [pc, #16]	; (801e358 <_fflush_r+0x74>)
 801e348:	429c      	cmp	r4, r3
 801e34a:	bf08      	it	eq
 801e34c:	68ec      	ldreq	r4, [r5, #12]
 801e34e:	e7da      	b.n	801e306 <_fflush_r+0x22>
 801e350:	080934fc 	.word	0x080934fc
 801e354:	0809351c 	.word	0x0809351c
 801e358:	080934dc 	.word	0x080934dc

0801e35c <std>:
 801e35c:	2300      	movs	r3, #0
 801e35e:	b510      	push	{r4, lr}
 801e360:	4604      	mov	r4, r0
 801e362:	e9c0 3300 	strd	r3, r3, [r0]
 801e366:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801e36a:	6083      	str	r3, [r0, #8]
 801e36c:	8181      	strh	r1, [r0, #12]
 801e36e:	6643      	str	r3, [r0, #100]	; 0x64
 801e370:	81c2      	strh	r2, [r0, #14]
 801e372:	6183      	str	r3, [r0, #24]
 801e374:	4619      	mov	r1, r3
 801e376:	2208      	movs	r2, #8
 801e378:	305c      	adds	r0, #92	; 0x5c
 801e37a:	f7ff fca3 	bl	801dcc4 <memset>
 801e37e:	4b05      	ldr	r3, [pc, #20]	; (801e394 <std+0x38>)
 801e380:	6263      	str	r3, [r4, #36]	; 0x24
 801e382:	4b05      	ldr	r3, [pc, #20]	; (801e398 <std+0x3c>)
 801e384:	62a3      	str	r3, [r4, #40]	; 0x28
 801e386:	4b05      	ldr	r3, [pc, #20]	; (801e39c <std+0x40>)
 801e388:	62e3      	str	r3, [r4, #44]	; 0x2c
 801e38a:	4b05      	ldr	r3, [pc, #20]	; (801e3a0 <std+0x44>)
 801e38c:	6224      	str	r4, [r4, #32]
 801e38e:	6323      	str	r3, [r4, #48]	; 0x30
 801e390:	bd10      	pop	{r4, pc}
 801e392:	bf00      	nop
 801e394:	0801ec0d 	.word	0x0801ec0d
 801e398:	0801ec2f 	.word	0x0801ec2f
 801e39c:	0801ec67 	.word	0x0801ec67
 801e3a0:	0801ec8b 	.word	0x0801ec8b

0801e3a4 <_cleanup_r>:
 801e3a4:	4901      	ldr	r1, [pc, #4]	; (801e3ac <_cleanup_r+0x8>)
 801e3a6:	f000 b8af 	b.w	801e508 <_fwalk_reent>
 801e3aa:	bf00      	nop
 801e3ac:	0801e2e5 	.word	0x0801e2e5

0801e3b0 <__sfmoreglue>:
 801e3b0:	b570      	push	{r4, r5, r6, lr}
 801e3b2:	2268      	movs	r2, #104	; 0x68
 801e3b4:	1e4d      	subs	r5, r1, #1
 801e3b6:	4355      	muls	r5, r2
 801e3b8:	460e      	mov	r6, r1
 801e3ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801e3be:	f7ff fcf5 	bl	801ddac <_malloc_r>
 801e3c2:	4604      	mov	r4, r0
 801e3c4:	b140      	cbz	r0, 801e3d8 <__sfmoreglue+0x28>
 801e3c6:	2100      	movs	r1, #0
 801e3c8:	e9c0 1600 	strd	r1, r6, [r0]
 801e3cc:	300c      	adds	r0, #12
 801e3ce:	60a0      	str	r0, [r4, #8]
 801e3d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801e3d4:	f7ff fc76 	bl	801dcc4 <memset>
 801e3d8:	4620      	mov	r0, r4
 801e3da:	bd70      	pop	{r4, r5, r6, pc}

0801e3dc <__sfp_lock_acquire>:
 801e3dc:	4801      	ldr	r0, [pc, #4]	; (801e3e4 <__sfp_lock_acquire+0x8>)
 801e3de:	f000 b8b3 	b.w	801e548 <__retarget_lock_acquire_recursive>
 801e3e2:	bf00      	nop
 801e3e4:	2405e3bd 	.word	0x2405e3bd

0801e3e8 <__sfp_lock_release>:
 801e3e8:	4801      	ldr	r0, [pc, #4]	; (801e3f0 <__sfp_lock_release+0x8>)
 801e3ea:	f000 b8ae 	b.w	801e54a <__retarget_lock_release_recursive>
 801e3ee:	bf00      	nop
 801e3f0:	2405e3bd 	.word	0x2405e3bd

0801e3f4 <__sinit_lock_acquire>:
 801e3f4:	4801      	ldr	r0, [pc, #4]	; (801e3fc <__sinit_lock_acquire+0x8>)
 801e3f6:	f000 b8a7 	b.w	801e548 <__retarget_lock_acquire_recursive>
 801e3fa:	bf00      	nop
 801e3fc:	2405e3be 	.word	0x2405e3be

0801e400 <__sinit_lock_release>:
 801e400:	4801      	ldr	r0, [pc, #4]	; (801e408 <__sinit_lock_release+0x8>)
 801e402:	f000 b8a2 	b.w	801e54a <__retarget_lock_release_recursive>
 801e406:	bf00      	nop
 801e408:	2405e3be 	.word	0x2405e3be

0801e40c <__sinit>:
 801e40c:	b510      	push	{r4, lr}
 801e40e:	4604      	mov	r4, r0
 801e410:	f7ff fff0 	bl	801e3f4 <__sinit_lock_acquire>
 801e414:	69a3      	ldr	r3, [r4, #24]
 801e416:	b11b      	cbz	r3, 801e420 <__sinit+0x14>
 801e418:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e41c:	f7ff bff0 	b.w	801e400 <__sinit_lock_release>
 801e420:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 801e424:	6523      	str	r3, [r4, #80]	; 0x50
 801e426:	4b13      	ldr	r3, [pc, #76]	; (801e474 <__sinit+0x68>)
 801e428:	4a13      	ldr	r2, [pc, #76]	; (801e478 <__sinit+0x6c>)
 801e42a:	681b      	ldr	r3, [r3, #0]
 801e42c:	62a2      	str	r2, [r4, #40]	; 0x28
 801e42e:	42a3      	cmp	r3, r4
 801e430:	bf04      	itt	eq
 801e432:	2301      	moveq	r3, #1
 801e434:	61a3      	streq	r3, [r4, #24]
 801e436:	4620      	mov	r0, r4
 801e438:	f000 f820 	bl	801e47c <__sfp>
 801e43c:	6060      	str	r0, [r4, #4]
 801e43e:	4620      	mov	r0, r4
 801e440:	f000 f81c 	bl	801e47c <__sfp>
 801e444:	60a0      	str	r0, [r4, #8]
 801e446:	4620      	mov	r0, r4
 801e448:	f000 f818 	bl	801e47c <__sfp>
 801e44c:	2200      	movs	r2, #0
 801e44e:	60e0      	str	r0, [r4, #12]
 801e450:	2104      	movs	r1, #4
 801e452:	6860      	ldr	r0, [r4, #4]
 801e454:	f7ff ff82 	bl	801e35c <std>
 801e458:	68a0      	ldr	r0, [r4, #8]
 801e45a:	2201      	movs	r2, #1
 801e45c:	2109      	movs	r1, #9
 801e45e:	f7ff ff7d 	bl	801e35c <std>
 801e462:	68e0      	ldr	r0, [r4, #12]
 801e464:	2202      	movs	r2, #2
 801e466:	2112      	movs	r1, #18
 801e468:	f7ff ff78 	bl	801e35c <std>
 801e46c:	2301      	movs	r3, #1
 801e46e:	61a3      	str	r3, [r4, #24]
 801e470:	e7d2      	b.n	801e418 <__sinit+0xc>
 801e472:	bf00      	nop
 801e474:	080934d8 	.word	0x080934d8
 801e478:	0801e3a5 	.word	0x0801e3a5

0801e47c <__sfp>:
 801e47c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e47e:	4607      	mov	r7, r0
 801e480:	f7ff ffac 	bl	801e3dc <__sfp_lock_acquire>
 801e484:	4b1e      	ldr	r3, [pc, #120]	; (801e500 <__sfp+0x84>)
 801e486:	681e      	ldr	r6, [r3, #0]
 801e488:	69b3      	ldr	r3, [r6, #24]
 801e48a:	b913      	cbnz	r3, 801e492 <__sfp+0x16>
 801e48c:	4630      	mov	r0, r6
 801e48e:	f7ff ffbd 	bl	801e40c <__sinit>
 801e492:	3648      	adds	r6, #72	; 0x48
 801e494:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801e498:	3b01      	subs	r3, #1
 801e49a:	d503      	bpl.n	801e4a4 <__sfp+0x28>
 801e49c:	6833      	ldr	r3, [r6, #0]
 801e49e:	b30b      	cbz	r3, 801e4e4 <__sfp+0x68>
 801e4a0:	6836      	ldr	r6, [r6, #0]
 801e4a2:	e7f7      	b.n	801e494 <__sfp+0x18>
 801e4a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801e4a8:	b9d5      	cbnz	r5, 801e4e0 <__sfp+0x64>
 801e4aa:	4b16      	ldr	r3, [pc, #88]	; (801e504 <__sfp+0x88>)
 801e4ac:	60e3      	str	r3, [r4, #12]
 801e4ae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 801e4b2:	6665      	str	r5, [r4, #100]	; 0x64
 801e4b4:	f000 f847 	bl	801e546 <__retarget_lock_init_recursive>
 801e4b8:	f7ff ff96 	bl	801e3e8 <__sfp_lock_release>
 801e4bc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 801e4c0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 801e4c4:	6025      	str	r5, [r4, #0]
 801e4c6:	61a5      	str	r5, [r4, #24]
 801e4c8:	2208      	movs	r2, #8
 801e4ca:	4629      	mov	r1, r5
 801e4cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801e4d0:	f7ff fbf8 	bl	801dcc4 <memset>
 801e4d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801e4d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801e4dc:	4620      	mov	r0, r4
 801e4de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e4e0:	3468      	adds	r4, #104	; 0x68
 801e4e2:	e7d9      	b.n	801e498 <__sfp+0x1c>
 801e4e4:	2104      	movs	r1, #4
 801e4e6:	4638      	mov	r0, r7
 801e4e8:	f7ff ff62 	bl	801e3b0 <__sfmoreglue>
 801e4ec:	4604      	mov	r4, r0
 801e4ee:	6030      	str	r0, [r6, #0]
 801e4f0:	2800      	cmp	r0, #0
 801e4f2:	d1d5      	bne.n	801e4a0 <__sfp+0x24>
 801e4f4:	f7ff ff78 	bl	801e3e8 <__sfp_lock_release>
 801e4f8:	230c      	movs	r3, #12
 801e4fa:	603b      	str	r3, [r7, #0]
 801e4fc:	e7ee      	b.n	801e4dc <__sfp+0x60>
 801e4fe:	bf00      	nop
 801e500:	080934d8 	.word	0x080934d8
 801e504:	ffff0001 	.word	0xffff0001

0801e508 <_fwalk_reent>:
 801e508:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e50c:	4606      	mov	r6, r0
 801e50e:	4688      	mov	r8, r1
 801e510:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801e514:	2700      	movs	r7, #0
 801e516:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801e51a:	f1b9 0901 	subs.w	r9, r9, #1
 801e51e:	d505      	bpl.n	801e52c <_fwalk_reent+0x24>
 801e520:	6824      	ldr	r4, [r4, #0]
 801e522:	2c00      	cmp	r4, #0
 801e524:	d1f7      	bne.n	801e516 <_fwalk_reent+0xe>
 801e526:	4638      	mov	r0, r7
 801e528:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e52c:	89ab      	ldrh	r3, [r5, #12]
 801e52e:	2b01      	cmp	r3, #1
 801e530:	d907      	bls.n	801e542 <_fwalk_reent+0x3a>
 801e532:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801e536:	3301      	adds	r3, #1
 801e538:	d003      	beq.n	801e542 <_fwalk_reent+0x3a>
 801e53a:	4629      	mov	r1, r5
 801e53c:	4630      	mov	r0, r6
 801e53e:	47c0      	blx	r8
 801e540:	4307      	orrs	r7, r0
 801e542:	3568      	adds	r5, #104	; 0x68
 801e544:	e7e9      	b.n	801e51a <_fwalk_reent+0x12>

0801e546 <__retarget_lock_init_recursive>:
 801e546:	4770      	bx	lr

0801e548 <__retarget_lock_acquire_recursive>:
 801e548:	4770      	bx	lr

0801e54a <__retarget_lock_release_recursive>:
 801e54a:	4770      	bx	lr

0801e54c <__swhatbuf_r>:
 801e54c:	b570      	push	{r4, r5, r6, lr}
 801e54e:	460e      	mov	r6, r1
 801e550:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e554:	2900      	cmp	r1, #0
 801e556:	b096      	sub	sp, #88	; 0x58
 801e558:	4614      	mov	r4, r2
 801e55a:	461d      	mov	r5, r3
 801e55c:	da08      	bge.n	801e570 <__swhatbuf_r+0x24>
 801e55e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801e562:	2200      	movs	r2, #0
 801e564:	602a      	str	r2, [r5, #0]
 801e566:	061a      	lsls	r2, r3, #24
 801e568:	d410      	bmi.n	801e58c <__swhatbuf_r+0x40>
 801e56a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801e56e:	e00e      	b.n	801e58e <__swhatbuf_r+0x42>
 801e570:	466a      	mov	r2, sp
 801e572:	f000 fbb1 	bl	801ecd8 <_fstat_r>
 801e576:	2800      	cmp	r0, #0
 801e578:	dbf1      	blt.n	801e55e <__swhatbuf_r+0x12>
 801e57a:	9a01      	ldr	r2, [sp, #4]
 801e57c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801e580:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801e584:	425a      	negs	r2, r3
 801e586:	415a      	adcs	r2, r3
 801e588:	602a      	str	r2, [r5, #0]
 801e58a:	e7ee      	b.n	801e56a <__swhatbuf_r+0x1e>
 801e58c:	2340      	movs	r3, #64	; 0x40
 801e58e:	2000      	movs	r0, #0
 801e590:	6023      	str	r3, [r4, #0]
 801e592:	b016      	add	sp, #88	; 0x58
 801e594:	bd70      	pop	{r4, r5, r6, pc}
	...

0801e598 <__smakebuf_r>:
 801e598:	898b      	ldrh	r3, [r1, #12]
 801e59a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801e59c:	079d      	lsls	r5, r3, #30
 801e59e:	4606      	mov	r6, r0
 801e5a0:	460c      	mov	r4, r1
 801e5a2:	d507      	bpl.n	801e5b4 <__smakebuf_r+0x1c>
 801e5a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801e5a8:	6023      	str	r3, [r4, #0]
 801e5aa:	6123      	str	r3, [r4, #16]
 801e5ac:	2301      	movs	r3, #1
 801e5ae:	6163      	str	r3, [r4, #20]
 801e5b0:	b002      	add	sp, #8
 801e5b2:	bd70      	pop	{r4, r5, r6, pc}
 801e5b4:	ab01      	add	r3, sp, #4
 801e5b6:	466a      	mov	r2, sp
 801e5b8:	f7ff ffc8 	bl	801e54c <__swhatbuf_r>
 801e5bc:	9900      	ldr	r1, [sp, #0]
 801e5be:	4605      	mov	r5, r0
 801e5c0:	4630      	mov	r0, r6
 801e5c2:	f7ff fbf3 	bl	801ddac <_malloc_r>
 801e5c6:	b948      	cbnz	r0, 801e5dc <__smakebuf_r+0x44>
 801e5c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e5cc:	059a      	lsls	r2, r3, #22
 801e5ce:	d4ef      	bmi.n	801e5b0 <__smakebuf_r+0x18>
 801e5d0:	f023 0303 	bic.w	r3, r3, #3
 801e5d4:	f043 0302 	orr.w	r3, r3, #2
 801e5d8:	81a3      	strh	r3, [r4, #12]
 801e5da:	e7e3      	b.n	801e5a4 <__smakebuf_r+0xc>
 801e5dc:	4b0d      	ldr	r3, [pc, #52]	; (801e614 <__smakebuf_r+0x7c>)
 801e5de:	62b3      	str	r3, [r6, #40]	; 0x28
 801e5e0:	89a3      	ldrh	r3, [r4, #12]
 801e5e2:	6020      	str	r0, [r4, #0]
 801e5e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801e5e8:	81a3      	strh	r3, [r4, #12]
 801e5ea:	9b00      	ldr	r3, [sp, #0]
 801e5ec:	6163      	str	r3, [r4, #20]
 801e5ee:	9b01      	ldr	r3, [sp, #4]
 801e5f0:	6120      	str	r0, [r4, #16]
 801e5f2:	b15b      	cbz	r3, 801e60c <__smakebuf_r+0x74>
 801e5f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e5f8:	4630      	mov	r0, r6
 801e5fa:	f000 fb7f 	bl	801ecfc <_isatty_r>
 801e5fe:	b128      	cbz	r0, 801e60c <__smakebuf_r+0x74>
 801e600:	89a3      	ldrh	r3, [r4, #12]
 801e602:	f023 0303 	bic.w	r3, r3, #3
 801e606:	f043 0301 	orr.w	r3, r3, #1
 801e60a:	81a3      	strh	r3, [r4, #12]
 801e60c:	89a0      	ldrh	r0, [r4, #12]
 801e60e:	4305      	orrs	r5, r0
 801e610:	81a5      	strh	r5, [r4, #12]
 801e612:	e7cd      	b.n	801e5b0 <__smakebuf_r+0x18>
 801e614:	0801e3a5 	.word	0x0801e3a5

0801e618 <__malloc_lock>:
 801e618:	4801      	ldr	r0, [pc, #4]	; (801e620 <__malloc_lock+0x8>)
 801e61a:	f7ff bf95 	b.w	801e548 <__retarget_lock_acquire_recursive>
 801e61e:	bf00      	nop
 801e620:	2405e3bc 	.word	0x2405e3bc

0801e624 <__malloc_unlock>:
 801e624:	4801      	ldr	r0, [pc, #4]	; (801e62c <__malloc_unlock+0x8>)
 801e626:	f7ff bf90 	b.w	801e54a <__retarget_lock_release_recursive>
 801e62a:	bf00      	nop
 801e62c:	2405e3bc 	.word	0x2405e3bc

0801e630 <__sfputc_r>:
 801e630:	6893      	ldr	r3, [r2, #8]
 801e632:	3b01      	subs	r3, #1
 801e634:	2b00      	cmp	r3, #0
 801e636:	b410      	push	{r4}
 801e638:	6093      	str	r3, [r2, #8]
 801e63a:	da08      	bge.n	801e64e <__sfputc_r+0x1e>
 801e63c:	6994      	ldr	r4, [r2, #24]
 801e63e:	42a3      	cmp	r3, r4
 801e640:	db01      	blt.n	801e646 <__sfputc_r+0x16>
 801e642:	290a      	cmp	r1, #10
 801e644:	d103      	bne.n	801e64e <__sfputc_r+0x1e>
 801e646:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e64a:	f7ff bd05 	b.w	801e058 <__swbuf_r>
 801e64e:	6813      	ldr	r3, [r2, #0]
 801e650:	1c58      	adds	r0, r3, #1
 801e652:	6010      	str	r0, [r2, #0]
 801e654:	7019      	strb	r1, [r3, #0]
 801e656:	4608      	mov	r0, r1
 801e658:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e65c:	4770      	bx	lr

0801e65e <__sfputs_r>:
 801e65e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e660:	4606      	mov	r6, r0
 801e662:	460f      	mov	r7, r1
 801e664:	4614      	mov	r4, r2
 801e666:	18d5      	adds	r5, r2, r3
 801e668:	42ac      	cmp	r4, r5
 801e66a:	d101      	bne.n	801e670 <__sfputs_r+0x12>
 801e66c:	2000      	movs	r0, #0
 801e66e:	e007      	b.n	801e680 <__sfputs_r+0x22>
 801e670:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e674:	463a      	mov	r2, r7
 801e676:	4630      	mov	r0, r6
 801e678:	f7ff ffda 	bl	801e630 <__sfputc_r>
 801e67c:	1c43      	adds	r3, r0, #1
 801e67e:	d1f3      	bne.n	801e668 <__sfputs_r+0xa>
 801e680:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801e684 <_vfiprintf_r>:
 801e684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e688:	460d      	mov	r5, r1
 801e68a:	b09d      	sub	sp, #116	; 0x74
 801e68c:	4614      	mov	r4, r2
 801e68e:	4698      	mov	r8, r3
 801e690:	4606      	mov	r6, r0
 801e692:	b118      	cbz	r0, 801e69c <_vfiprintf_r+0x18>
 801e694:	6983      	ldr	r3, [r0, #24]
 801e696:	b90b      	cbnz	r3, 801e69c <_vfiprintf_r+0x18>
 801e698:	f7ff feb8 	bl	801e40c <__sinit>
 801e69c:	4b89      	ldr	r3, [pc, #548]	; (801e8c4 <_vfiprintf_r+0x240>)
 801e69e:	429d      	cmp	r5, r3
 801e6a0:	d11b      	bne.n	801e6da <_vfiprintf_r+0x56>
 801e6a2:	6875      	ldr	r5, [r6, #4]
 801e6a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801e6a6:	07d9      	lsls	r1, r3, #31
 801e6a8:	d405      	bmi.n	801e6b6 <_vfiprintf_r+0x32>
 801e6aa:	89ab      	ldrh	r3, [r5, #12]
 801e6ac:	059a      	lsls	r2, r3, #22
 801e6ae:	d402      	bmi.n	801e6b6 <_vfiprintf_r+0x32>
 801e6b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801e6b2:	f7ff ff49 	bl	801e548 <__retarget_lock_acquire_recursive>
 801e6b6:	89ab      	ldrh	r3, [r5, #12]
 801e6b8:	071b      	lsls	r3, r3, #28
 801e6ba:	d501      	bpl.n	801e6c0 <_vfiprintf_r+0x3c>
 801e6bc:	692b      	ldr	r3, [r5, #16]
 801e6be:	b9eb      	cbnz	r3, 801e6fc <_vfiprintf_r+0x78>
 801e6c0:	4629      	mov	r1, r5
 801e6c2:	4630      	mov	r0, r6
 801e6c4:	f7ff fd1a 	bl	801e0fc <__swsetup_r>
 801e6c8:	b1c0      	cbz	r0, 801e6fc <_vfiprintf_r+0x78>
 801e6ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801e6cc:	07dc      	lsls	r4, r3, #31
 801e6ce:	d50e      	bpl.n	801e6ee <_vfiprintf_r+0x6a>
 801e6d0:	f04f 30ff 	mov.w	r0, #4294967295
 801e6d4:	b01d      	add	sp, #116	; 0x74
 801e6d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e6da:	4b7b      	ldr	r3, [pc, #492]	; (801e8c8 <_vfiprintf_r+0x244>)
 801e6dc:	429d      	cmp	r5, r3
 801e6de:	d101      	bne.n	801e6e4 <_vfiprintf_r+0x60>
 801e6e0:	68b5      	ldr	r5, [r6, #8]
 801e6e2:	e7df      	b.n	801e6a4 <_vfiprintf_r+0x20>
 801e6e4:	4b79      	ldr	r3, [pc, #484]	; (801e8cc <_vfiprintf_r+0x248>)
 801e6e6:	429d      	cmp	r5, r3
 801e6e8:	bf08      	it	eq
 801e6ea:	68f5      	ldreq	r5, [r6, #12]
 801e6ec:	e7da      	b.n	801e6a4 <_vfiprintf_r+0x20>
 801e6ee:	89ab      	ldrh	r3, [r5, #12]
 801e6f0:	0598      	lsls	r0, r3, #22
 801e6f2:	d4ed      	bmi.n	801e6d0 <_vfiprintf_r+0x4c>
 801e6f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801e6f6:	f7ff ff28 	bl	801e54a <__retarget_lock_release_recursive>
 801e6fa:	e7e9      	b.n	801e6d0 <_vfiprintf_r+0x4c>
 801e6fc:	2300      	movs	r3, #0
 801e6fe:	9309      	str	r3, [sp, #36]	; 0x24
 801e700:	2320      	movs	r3, #32
 801e702:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801e706:	f8cd 800c 	str.w	r8, [sp, #12]
 801e70a:	2330      	movs	r3, #48	; 0x30
 801e70c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801e8d0 <_vfiprintf_r+0x24c>
 801e710:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801e714:	f04f 0901 	mov.w	r9, #1
 801e718:	4623      	mov	r3, r4
 801e71a:	469a      	mov	sl, r3
 801e71c:	f813 2b01 	ldrb.w	r2, [r3], #1
 801e720:	b10a      	cbz	r2, 801e726 <_vfiprintf_r+0xa2>
 801e722:	2a25      	cmp	r2, #37	; 0x25
 801e724:	d1f9      	bne.n	801e71a <_vfiprintf_r+0x96>
 801e726:	ebba 0b04 	subs.w	fp, sl, r4
 801e72a:	d00b      	beq.n	801e744 <_vfiprintf_r+0xc0>
 801e72c:	465b      	mov	r3, fp
 801e72e:	4622      	mov	r2, r4
 801e730:	4629      	mov	r1, r5
 801e732:	4630      	mov	r0, r6
 801e734:	f7ff ff93 	bl	801e65e <__sfputs_r>
 801e738:	3001      	adds	r0, #1
 801e73a:	f000 80aa 	beq.w	801e892 <_vfiprintf_r+0x20e>
 801e73e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801e740:	445a      	add	r2, fp
 801e742:	9209      	str	r2, [sp, #36]	; 0x24
 801e744:	f89a 3000 	ldrb.w	r3, [sl]
 801e748:	2b00      	cmp	r3, #0
 801e74a:	f000 80a2 	beq.w	801e892 <_vfiprintf_r+0x20e>
 801e74e:	2300      	movs	r3, #0
 801e750:	f04f 32ff 	mov.w	r2, #4294967295
 801e754:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801e758:	f10a 0a01 	add.w	sl, sl, #1
 801e75c:	9304      	str	r3, [sp, #16]
 801e75e:	9307      	str	r3, [sp, #28]
 801e760:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801e764:	931a      	str	r3, [sp, #104]	; 0x68
 801e766:	4654      	mov	r4, sl
 801e768:	2205      	movs	r2, #5
 801e76a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e76e:	4858      	ldr	r0, [pc, #352]	; (801e8d0 <_vfiprintf_r+0x24c>)
 801e770:	f7e1 fdc6 	bl	8000300 <memchr>
 801e774:	9a04      	ldr	r2, [sp, #16]
 801e776:	b9d8      	cbnz	r0, 801e7b0 <_vfiprintf_r+0x12c>
 801e778:	06d1      	lsls	r1, r2, #27
 801e77a:	bf44      	itt	mi
 801e77c:	2320      	movmi	r3, #32
 801e77e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801e782:	0713      	lsls	r3, r2, #28
 801e784:	bf44      	itt	mi
 801e786:	232b      	movmi	r3, #43	; 0x2b
 801e788:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801e78c:	f89a 3000 	ldrb.w	r3, [sl]
 801e790:	2b2a      	cmp	r3, #42	; 0x2a
 801e792:	d015      	beq.n	801e7c0 <_vfiprintf_r+0x13c>
 801e794:	9a07      	ldr	r2, [sp, #28]
 801e796:	4654      	mov	r4, sl
 801e798:	2000      	movs	r0, #0
 801e79a:	f04f 0c0a 	mov.w	ip, #10
 801e79e:	4621      	mov	r1, r4
 801e7a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 801e7a4:	3b30      	subs	r3, #48	; 0x30
 801e7a6:	2b09      	cmp	r3, #9
 801e7a8:	d94e      	bls.n	801e848 <_vfiprintf_r+0x1c4>
 801e7aa:	b1b0      	cbz	r0, 801e7da <_vfiprintf_r+0x156>
 801e7ac:	9207      	str	r2, [sp, #28]
 801e7ae:	e014      	b.n	801e7da <_vfiprintf_r+0x156>
 801e7b0:	eba0 0308 	sub.w	r3, r0, r8
 801e7b4:	fa09 f303 	lsl.w	r3, r9, r3
 801e7b8:	4313      	orrs	r3, r2
 801e7ba:	9304      	str	r3, [sp, #16]
 801e7bc:	46a2      	mov	sl, r4
 801e7be:	e7d2      	b.n	801e766 <_vfiprintf_r+0xe2>
 801e7c0:	9b03      	ldr	r3, [sp, #12]
 801e7c2:	1d19      	adds	r1, r3, #4
 801e7c4:	681b      	ldr	r3, [r3, #0]
 801e7c6:	9103      	str	r1, [sp, #12]
 801e7c8:	2b00      	cmp	r3, #0
 801e7ca:	bfbb      	ittet	lt
 801e7cc:	425b      	neglt	r3, r3
 801e7ce:	f042 0202 	orrlt.w	r2, r2, #2
 801e7d2:	9307      	strge	r3, [sp, #28]
 801e7d4:	9307      	strlt	r3, [sp, #28]
 801e7d6:	bfb8      	it	lt
 801e7d8:	9204      	strlt	r2, [sp, #16]
 801e7da:	7823      	ldrb	r3, [r4, #0]
 801e7dc:	2b2e      	cmp	r3, #46	; 0x2e
 801e7de:	d10c      	bne.n	801e7fa <_vfiprintf_r+0x176>
 801e7e0:	7863      	ldrb	r3, [r4, #1]
 801e7e2:	2b2a      	cmp	r3, #42	; 0x2a
 801e7e4:	d135      	bne.n	801e852 <_vfiprintf_r+0x1ce>
 801e7e6:	9b03      	ldr	r3, [sp, #12]
 801e7e8:	1d1a      	adds	r2, r3, #4
 801e7ea:	681b      	ldr	r3, [r3, #0]
 801e7ec:	9203      	str	r2, [sp, #12]
 801e7ee:	2b00      	cmp	r3, #0
 801e7f0:	bfb8      	it	lt
 801e7f2:	f04f 33ff 	movlt.w	r3, #4294967295
 801e7f6:	3402      	adds	r4, #2
 801e7f8:	9305      	str	r3, [sp, #20]
 801e7fa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801e8e0 <_vfiprintf_r+0x25c>
 801e7fe:	7821      	ldrb	r1, [r4, #0]
 801e800:	2203      	movs	r2, #3
 801e802:	4650      	mov	r0, sl
 801e804:	f7e1 fd7c 	bl	8000300 <memchr>
 801e808:	b140      	cbz	r0, 801e81c <_vfiprintf_r+0x198>
 801e80a:	2340      	movs	r3, #64	; 0x40
 801e80c:	eba0 000a 	sub.w	r0, r0, sl
 801e810:	fa03 f000 	lsl.w	r0, r3, r0
 801e814:	9b04      	ldr	r3, [sp, #16]
 801e816:	4303      	orrs	r3, r0
 801e818:	3401      	adds	r4, #1
 801e81a:	9304      	str	r3, [sp, #16]
 801e81c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e820:	482c      	ldr	r0, [pc, #176]	; (801e8d4 <_vfiprintf_r+0x250>)
 801e822:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801e826:	2206      	movs	r2, #6
 801e828:	f7e1 fd6a 	bl	8000300 <memchr>
 801e82c:	2800      	cmp	r0, #0
 801e82e:	d03f      	beq.n	801e8b0 <_vfiprintf_r+0x22c>
 801e830:	4b29      	ldr	r3, [pc, #164]	; (801e8d8 <_vfiprintf_r+0x254>)
 801e832:	bb1b      	cbnz	r3, 801e87c <_vfiprintf_r+0x1f8>
 801e834:	9b03      	ldr	r3, [sp, #12]
 801e836:	3307      	adds	r3, #7
 801e838:	f023 0307 	bic.w	r3, r3, #7
 801e83c:	3308      	adds	r3, #8
 801e83e:	9303      	str	r3, [sp, #12]
 801e840:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e842:	443b      	add	r3, r7
 801e844:	9309      	str	r3, [sp, #36]	; 0x24
 801e846:	e767      	b.n	801e718 <_vfiprintf_r+0x94>
 801e848:	fb0c 3202 	mla	r2, ip, r2, r3
 801e84c:	460c      	mov	r4, r1
 801e84e:	2001      	movs	r0, #1
 801e850:	e7a5      	b.n	801e79e <_vfiprintf_r+0x11a>
 801e852:	2300      	movs	r3, #0
 801e854:	3401      	adds	r4, #1
 801e856:	9305      	str	r3, [sp, #20]
 801e858:	4619      	mov	r1, r3
 801e85a:	f04f 0c0a 	mov.w	ip, #10
 801e85e:	4620      	mov	r0, r4
 801e860:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e864:	3a30      	subs	r2, #48	; 0x30
 801e866:	2a09      	cmp	r2, #9
 801e868:	d903      	bls.n	801e872 <_vfiprintf_r+0x1ee>
 801e86a:	2b00      	cmp	r3, #0
 801e86c:	d0c5      	beq.n	801e7fa <_vfiprintf_r+0x176>
 801e86e:	9105      	str	r1, [sp, #20]
 801e870:	e7c3      	b.n	801e7fa <_vfiprintf_r+0x176>
 801e872:	fb0c 2101 	mla	r1, ip, r1, r2
 801e876:	4604      	mov	r4, r0
 801e878:	2301      	movs	r3, #1
 801e87a:	e7f0      	b.n	801e85e <_vfiprintf_r+0x1da>
 801e87c:	ab03      	add	r3, sp, #12
 801e87e:	9300      	str	r3, [sp, #0]
 801e880:	462a      	mov	r2, r5
 801e882:	4b16      	ldr	r3, [pc, #88]	; (801e8dc <_vfiprintf_r+0x258>)
 801e884:	a904      	add	r1, sp, #16
 801e886:	4630      	mov	r0, r6
 801e888:	f3af 8000 	nop.w
 801e88c:	4607      	mov	r7, r0
 801e88e:	1c78      	adds	r0, r7, #1
 801e890:	d1d6      	bne.n	801e840 <_vfiprintf_r+0x1bc>
 801e892:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801e894:	07d9      	lsls	r1, r3, #31
 801e896:	d405      	bmi.n	801e8a4 <_vfiprintf_r+0x220>
 801e898:	89ab      	ldrh	r3, [r5, #12]
 801e89a:	059a      	lsls	r2, r3, #22
 801e89c:	d402      	bmi.n	801e8a4 <_vfiprintf_r+0x220>
 801e89e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801e8a0:	f7ff fe53 	bl	801e54a <__retarget_lock_release_recursive>
 801e8a4:	89ab      	ldrh	r3, [r5, #12]
 801e8a6:	065b      	lsls	r3, r3, #25
 801e8a8:	f53f af12 	bmi.w	801e6d0 <_vfiprintf_r+0x4c>
 801e8ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 801e8ae:	e711      	b.n	801e6d4 <_vfiprintf_r+0x50>
 801e8b0:	ab03      	add	r3, sp, #12
 801e8b2:	9300      	str	r3, [sp, #0]
 801e8b4:	462a      	mov	r2, r5
 801e8b6:	4b09      	ldr	r3, [pc, #36]	; (801e8dc <_vfiprintf_r+0x258>)
 801e8b8:	a904      	add	r1, sp, #16
 801e8ba:	4630      	mov	r0, r6
 801e8bc:	f000 f880 	bl	801e9c0 <_printf_i>
 801e8c0:	e7e4      	b.n	801e88c <_vfiprintf_r+0x208>
 801e8c2:	bf00      	nop
 801e8c4:	080934fc 	.word	0x080934fc
 801e8c8:	0809351c 	.word	0x0809351c
 801e8cc:	080934dc 	.word	0x080934dc
 801e8d0:	0809353c 	.word	0x0809353c
 801e8d4:	08093546 	.word	0x08093546
 801e8d8:	00000000 	.word	0x00000000
 801e8dc:	0801e65f 	.word	0x0801e65f
 801e8e0:	08093542 	.word	0x08093542

0801e8e4 <_printf_common>:
 801e8e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e8e8:	4616      	mov	r6, r2
 801e8ea:	4699      	mov	r9, r3
 801e8ec:	688a      	ldr	r2, [r1, #8]
 801e8ee:	690b      	ldr	r3, [r1, #16]
 801e8f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801e8f4:	4293      	cmp	r3, r2
 801e8f6:	bfb8      	it	lt
 801e8f8:	4613      	movlt	r3, r2
 801e8fa:	6033      	str	r3, [r6, #0]
 801e8fc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801e900:	4607      	mov	r7, r0
 801e902:	460c      	mov	r4, r1
 801e904:	b10a      	cbz	r2, 801e90a <_printf_common+0x26>
 801e906:	3301      	adds	r3, #1
 801e908:	6033      	str	r3, [r6, #0]
 801e90a:	6823      	ldr	r3, [r4, #0]
 801e90c:	0699      	lsls	r1, r3, #26
 801e90e:	bf42      	ittt	mi
 801e910:	6833      	ldrmi	r3, [r6, #0]
 801e912:	3302      	addmi	r3, #2
 801e914:	6033      	strmi	r3, [r6, #0]
 801e916:	6825      	ldr	r5, [r4, #0]
 801e918:	f015 0506 	ands.w	r5, r5, #6
 801e91c:	d106      	bne.n	801e92c <_printf_common+0x48>
 801e91e:	f104 0a19 	add.w	sl, r4, #25
 801e922:	68e3      	ldr	r3, [r4, #12]
 801e924:	6832      	ldr	r2, [r6, #0]
 801e926:	1a9b      	subs	r3, r3, r2
 801e928:	42ab      	cmp	r3, r5
 801e92a:	dc26      	bgt.n	801e97a <_printf_common+0x96>
 801e92c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801e930:	1e13      	subs	r3, r2, #0
 801e932:	6822      	ldr	r2, [r4, #0]
 801e934:	bf18      	it	ne
 801e936:	2301      	movne	r3, #1
 801e938:	0692      	lsls	r2, r2, #26
 801e93a:	d42b      	bmi.n	801e994 <_printf_common+0xb0>
 801e93c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801e940:	4649      	mov	r1, r9
 801e942:	4638      	mov	r0, r7
 801e944:	47c0      	blx	r8
 801e946:	3001      	adds	r0, #1
 801e948:	d01e      	beq.n	801e988 <_printf_common+0xa4>
 801e94a:	6823      	ldr	r3, [r4, #0]
 801e94c:	68e5      	ldr	r5, [r4, #12]
 801e94e:	6832      	ldr	r2, [r6, #0]
 801e950:	f003 0306 	and.w	r3, r3, #6
 801e954:	2b04      	cmp	r3, #4
 801e956:	bf08      	it	eq
 801e958:	1aad      	subeq	r5, r5, r2
 801e95a:	68a3      	ldr	r3, [r4, #8]
 801e95c:	6922      	ldr	r2, [r4, #16]
 801e95e:	bf0c      	ite	eq
 801e960:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801e964:	2500      	movne	r5, #0
 801e966:	4293      	cmp	r3, r2
 801e968:	bfc4      	itt	gt
 801e96a:	1a9b      	subgt	r3, r3, r2
 801e96c:	18ed      	addgt	r5, r5, r3
 801e96e:	2600      	movs	r6, #0
 801e970:	341a      	adds	r4, #26
 801e972:	42b5      	cmp	r5, r6
 801e974:	d11a      	bne.n	801e9ac <_printf_common+0xc8>
 801e976:	2000      	movs	r0, #0
 801e978:	e008      	b.n	801e98c <_printf_common+0xa8>
 801e97a:	2301      	movs	r3, #1
 801e97c:	4652      	mov	r2, sl
 801e97e:	4649      	mov	r1, r9
 801e980:	4638      	mov	r0, r7
 801e982:	47c0      	blx	r8
 801e984:	3001      	adds	r0, #1
 801e986:	d103      	bne.n	801e990 <_printf_common+0xac>
 801e988:	f04f 30ff 	mov.w	r0, #4294967295
 801e98c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e990:	3501      	adds	r5, #1
 801e992:	e7c6      	b.n	801e922 <_printf_common+0x3e>
 801e994:	18e1      	adds	r1, r4, r3
 801e996:	1c5a      	adds	r2, r3, #1
 801e998:	2030      	movs	r0, #48	; 0x30
 801e99a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801e99e:	4422      	add	r2, r4
 801e9a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801e9a4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801e9a8:	3302      	adds	r3, #2
 801e9aa:	e7c7      	b.n	801e93c <_printf_common+0x58>
 801e9ac:	2301      	movs	r3, #1
 801e9ae:	4622      	mov	r2, r4
 801e9b0:	4649      	mov	r1, r9
 801e9b2:	4638      	mov	r0, r7
 801e9b4:	47c0      	blx	r8
 801e9b6:	3001      	adds	r0, #1
 801e9b8:	d0e6      	beq.n	801e988 <_printf_common+0xa4>
 801e9ba:	3601      	adds	r6, #1
 801e9bc:	e7d9      	b.n	801e972 <_printf_common+0x8e>
	...

0801e9c0 <_printf_i>:
 801e9c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801e9c4:	7e0f      	ldrb	r7, [r1, #24]
 801e9c6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801e9c8:	2f78      	cmp	r7, #120	; 0x78
 801e9ca:	4691      	mov	r9, r2
 801e9cc:	4680      	mov	r8, r0
 801e9ce:	460c      	mov	r4, r1
 801e9d0:	469a      	mov	sl, r3
 801e9d2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801e9d6:	d807      	bhi.n	801e9e8 <_printf_i+0x28>
 801e9d8:	2f62      	cmp	r7, #98	; 0x62
 801e9da:	d80a      	bhi.n	801e9f2 <_printf_i+0x32>
 801e9dc:	2f00      	cmp	r7, #0
 801e9de:	f000 80d8 	beq.w	801eb92 <_printf_i+0x1d2>
 801e9e2:	2f58      	cmp	r7, #88	; 0x58
 801e9e4:	f000 80a3 	beq.w	801eb2e <_printf_i+0x16e>
 801e9e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801e9ec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801e9f0:	e03a      	b.n	801ea68 <_printf_i+0xa8>
 801e9f2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801e9f6:	2b15      	cmp	r3, #21
 801e9f8:	d8f6      	bhi.n	801e9e8 <_printf_i+0x28>
 801e9fa:	a101      	add	r1, pc, #4	; (adr r1, 801ea00 <_printf_i+0x40>)
 801e9fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801ea00:	0801ea59 	.word	0x0801ea59
 801ea04:	0801ea6d 	.word	0x0801ea6d
 801ea08:	0801e9e9 	.word	0x0801e9e9
 801ea0c:	0801e9e9 	.word	0x0801e9e9
 801ea10:	0801e9e9 	.word	0x0801e9e9
 801ea14:	0801e9e9 	.word	0x0801e9e9
 801ea18:	0801ea6d 	.word	0x0801ea6d
 801ea1c:	0801e9e9 	.word	0x0801e9e9
 801ea20:	0801e9e9 	.word	0x0801e9e9
 801ea24:	0801e9e9 	.word	0x0801e9e9
 801ea28:	0801e9e9 	.word	0x0801e9e9
 801ea2c:	0801eb79 	.word	0x0801eb79
 801ea30:	0801ea9d 	.word	0x0801ea9d
 801ea34:	0801eb5b 	.word	0x0801eb5b
 801ea38:	0801e9e9 	.word	0x0801e9e9
 801ea3c:	0801e9e9 	.word	0x0801e9e9
 801ea40:	0801eb9b 	.word	0x0801eb9b
 801ea44:	0801e9e9 	.word	0x0801e9e9
 801ea48:	0801ea9d 	.word	0x0801ea9d
 801ea4c:	0801e9e9 	.word	0x0801e9e9
 801ea50:	0801e9e9 	.word	0x0801e9e9
 801ea54:	0801eb63 	.word	0x0801eb63
 801ea58:	682b      	ldr	r3, [r5, #0]
 801ea5a:	1d1a      	adds	r2, r3, #4
 801ea5c:	681b      	ldr	r3, [r3, #0]
 801ea5e:	602a      	str	r2, [r5, #0]
 801ea60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801ea64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801ea68:	2301      	movs	r3, #1
 801ea6a:	e0a3      	b.n	801ebb4 <_printf_i+0x1f4>
 801ea6c:	6820      	ldr	r0, [r4, #0]
 801ea6e:	6829      	ldr	r1, [r5, #0]
 801ea70:	0606      	lsls	r6, r0, #24
 801ea72:	f101 0304 	add.w	r3, r1, #4
 801ea76:	d50a      	bpl.n	801ea8e <_printf_i+0xce>
 801ea78:	680e      	ldr	r6, [r1, #0]
 801ea7a:	602b      	str	r3, [r5, #0]
 801ea7c:	2e00      	cmp	r6, #0
 801ea7e:	da03      	bge.n	801ea88 <_printf_i+0xc8>
 801ea80:	232d      	movs	r3, #45	; 0x2d
 801ea82:	4276      	negs	r6, r6
 801ea84:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801ea88:	485e      	ldr	r0, [pc, #376]	; (801ec04 <_printf_i+0x244>)
 801ea8a:	230a      	movs	r3, #10
 801ea8c:	e019      	b.n	801eac2 <_printf_i+0x102>
 801ea8e:	680e      	ldr	r6, [r1, #0]
 801ea90:	602b      	str	r3, [r5, #0]
 801ea92:	f010 0f40 	tst.w	r0, #64	; 0x40
 801ea96:	bf18      	it	ne
 801ea98:	b236      	sxthne	r6, r6
 801ea9a:	e7ef      	b.n	801ea7c <_printf_i+0xbc>
 801ea9c:	682b      	ldr	r3, [r5, #0]
 801ea9e:	6820      	ldr	r0, [r4, #0]
 801eaa0:	1d19      	adds	r1, r3, #4
 801eaa2:	6029      	str	r1, [r5, #0]
 801eaa4:	0601      	lsls	r1, r0, #24
 801eaa6:	d501      	bpl.n	801eaac <_printf_i+0xec>
 801eaa8:	681e      	ldr	r6, [r3, #0]
 801eaaa:	e002      	b.n	801eab2 <_printf_i+0xf2>
 801eaac:	0646      	lsls	r6, r0, #25
 801eaae:	d5fb      	bpl.n	801eaa8 <_printf_i+0xe8>
 801eab0:	881e      	ldrh	r6, [r3, #0]
 801eab2:	4854      	ldr	r0, [pc, #336]	; (801ec04 <_printf_i+0x244>)
 801eab4:	2f6f      	cmp	r7, #111	; 0x6f
 801eab6:	bf0c      	ite	eq
 801eab8:	2308      	moveq	r3, #8
 801eaba:	230a      	movne	r3, #10
 801eabc:	2100      	movs	r1, #0
 801eabe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801eac2:	6865      	ldr	r5, [r4, #4]
 801eac4:	60a5      	str	r5, [r4, #8]
 801eac6:	2d00      	cmp	r5, #0
 801eac8:	bfa2      	ittt	ge
 801eaca:	6821      	ldrge	r1, [r4, #0]
 801eacc:	f021 0104 	bicge.w	r1, r1, #4
 801ead0:	6021      	strge	r1, [r4, #0]
 801ead2:	b90e      	cbnz	r6, 801ead8 <_printf_i+0x118>
 801ead4:	2d00      	cmp	r5, #0
 801ead6:	d04d      	beq.n	801eb74 <_printf_i+0x1b4>
 801ead8:	4615      	mov	r5, r2
 801eada:	fbb6 f1f3 	udiv	r1, r6, r3
 801eade:	fb03 6711 	mls	r7, r3, r1, r6
 801eae2:	5dc7      	ldrb	r7, [r0, r7]
 801eae4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801eae8:	4637      	mov	r7, r6
 801eaea:	42bb      	cmp	r3, r7
 801eaec:	460e      	mov	r6, r1
 801eaee:	d9f4      	bls.n	801eada <_printf_i+0x11a>
 801eaf0:	2b08      	cmp	r3, #8
 801eaf2:	d10b      	bne.n	801eb0c <_printf_i+0x14c>
 801eaf4:	6823      	ldr	r3, [r4, #0]
 801eaf6:	07de      	lsls	r6, r3, #31
 801eaf8:	d508      	bpl.n	801eb0c <_printf_i+0x14c>
 801eafa:	6923      	ldr	r3, [r4, #16]
 801eafc:	6861      	ldr	r1, [r4, #4]
 801eafe:	4299      	cmp	r1, r3
 801eb00:	bfde      	ittt	le
 801eb02:	2330      	movle	r3, #48	; 0x30
 801eb04:	f805 3c01 	strble.w	r3, [r5, #-1]
 801eb08:	f105 35ff 	addle.w	r5, r5, #4294967295
 801eb0c:	1b52      	subs	r2, r2, r5
 801eb0e:	6122      	str	r2, [r4, #16]
 801eb10:	f8cd a000 	str.w	sl, [sp]
 801eb14:	464b      	mov	r3, r9
 801eb16:	aa03      	add	r2, sp, #12
 801eb18:	4621      	mov	r1, r4
 801eb1a:	4640      	mov	r0, r8
 801eb1c:	f7ff fee2 	bl	801e8e4 <_printf_common>
 801eb20:	3001      	adds	r0, #1
 801eb22:	d14c      	bne.n	801ebbe <_printf_i+0x1fe>
 801eb24:	f04f 30ff 	mov.w	r0, #4294967295
 801eb28:	b004      	add	sp, #16
 801eb2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801eb2e:	4835      	ldr	r0, [pc, #212]	; (801ec04 <_printf_i+0x244>)
 801eb30:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 801eb34:	6829      	ldr	r1, [r5, #0]
 801eb36:	6823      	ldr	r3, [r4, #0]
 801eb38:	f851 6b04 	ldr.w	r6, [r1], #4
 801eb3c:	6029      	str	r1, [r5, #0]
 801eb3e:	061d      	lsls	r5, r3, #24
 801eb40:	d514      	bpl.n	801eb6c <_printf_i+0x1ac>
 801eb42:	07df      	lsls	r7, r3, #31
 801eb44:	bf44      	itt	mi
 801eb46:	f043 0320 	orrmi.w	r3, r3, #32
 801eb4a:	6023      	strmi	r3, [r4, #0]
 801eb4c:	b91e      	cbnz	r6, 801eb56 <_printf_i+0x196>
 801eb4e:	6823      	ldr	r3, [r4, #0]
 801eb50:	f023 0320 	bic.w	r3, r3, #32
 801eb54:	6023      	str	r3, [r4, #0]
 801eb56:	2310      	movs	r3, #16
 801eb58:	e7b0      	b.n	801eabc <_printf_i+0xfc>
 801eb5a:	6823      	ldr	r3, [r4, #0]
 801eb5c:	f043 0320 	orr.w	r3, r3, #32
 801eb60:	6023      	str	r3, [r4, #0]
 801eb62:	2378      	movs	r3, #120	; 0x78
 801eb64:	4828      	ldr	r0, [pc, #160]	; (801ec08 <_printf_i+0x248>)
 801eb66:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801eb6a:	e7e3      	b.n	801eb34 <_printf_i+0x174>
 801eb6c:	0659      	lsls	r1, r3, #25
 801eb6e:	bf48      	it	mi
 801eb70:	b2b6      	uxthmi	r6, r6
 801eb72:	e7e6      	b.n	801eb42 <_printf_i+0x182>
 801eb74:	4615      	mov	r5, r2
 801eb76:	e7bb      	b.n	801eaf0 <_printf_i+0x130>
 801eb78:	682b      	ldr	r3, [r5, #0]
 801eb7a:	6826      	ldr	r6, [r4, #0]
 801eb7c:	6961      	ldr	r1, [r4, #20]
 801eb7e:	1d18      	adds	r0, r3, #4
 801eb80:	6028      	str	r0, [r5, #0]
 801eb82:	0635      	lsls	r5, r6, #24
 801eb84:	681b      	ldr	r3, [r3, #0]
 801eb86:	d501      	bpl.n	801eb8c <_printf_i+0x1cc>
 801eb88:	6019      	str	r1, [r3, #0]
 801eb8a:	e002      	b.n	801eb92 <_printf_i+0x1d2>
 801eb8c:	0670      	lsls	r0, r6, #25
 801eb8e:	d5fb      	bpl.n	801eb88 <_printf_i+0x1c8>
 801eb90:	8019      	strh	r1, [r3, #0]
 801eb92:	2300      	movs	r3, #0
 801eb94:	6123      	str	r3, [r4, #16]
 801eb96:	4615      	mov	r5, r2
 801eb98:	e7ba      	b.n	801eb10 <_printf_i+0x150>
 801eb9a:	682b      	ldr	r3, [r5, #0]
 801eb9c:	1d1a      	adds	r2, r3, #4
 801eb9e:	602a      	str	r2, [r5, #0]
 801eba0:	681d      	ldr	r5, [r3, #0]
 801eba2:	6862      	ldr	r2, [r4, #4]
 801eba4:	2100      	movs	r1, #0
 801eba6:	4628      	mov	r0, r5
 801eba8:	f7e1 fbaa 	bl	8000300 <memchr>
 801ebac:	b108      	cbz	r0, 801ebb2 <_printf_i+0x1f2>
 801ebae:	1b40      	subs	r0, r0, r5
 801ebb0:	6060      	str	r0, [r4, #4]
 801ebb2:	6863      	ldr	r3, [r4, #4]
 801ebb4:	6123      	str	r3, [r4, #16]
 801ebb6:	2300      	movs	r3, #0
 801ebb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801ebbc:	e7a8      	b.n	801eb10 <_printf_i+0x150>
 801ebbe:	6923      	ldr	r3, [r4, #16]
 801ebc0:	462a      	mov	r2, r5
 801ebc2:	4649      	mov	r1, r9
 801ebc4:	4640      	mov	r0, r8
 801ebc6:	47d0      	blx	sl
 801ebc8:	3001      	adds	r0, #1
 801ebca:	d0ab      	beq.n	801eb24 <_printf_i+0x164>
 801ebcc:	6823      	ldr	r3, [r4, #0]
 801ebce:	079b      	lsls	r3, r3, #30
 801ebd0:	d413      	bmi.n	801ebfa <_printf_i+0x23a>
 801ebd2:	68e0      	ldr	r0, [r4, #12]
 801ebd4:	9b03      	ldr	r3, [sp, #12]
 801ebd6:	4298      	cmp	r0, r3
 801ebd8:	bfb8      	it	lt
 801ebda:	4618      	movlt	r0, r3
 801ebdc:	e7a4      	b.n	801eb28 <_printf_i+0x168>
 801ebde:	2301      	movs	r3, #1
 801ebe0:	4632      	mov	r2, r6
 801ebe2:	4649      	mov	r1, r9
 801ebe4:	4640      	mov	r0, r8
 801ebe6:	47d0      	blx	sl
 801ebe8:	3001      	adds	r0, #1
 801ebea:	d09b      	beq.n	801eb24 <_printf_i+0x164>
 801ebec:	3501      	adds	r5, #1
 801ebee:	68e3      	ldr	r3, [r4, #12]
 801ebf0:	9903      	ldr	r1, [sp, #12]
 801ebf2:	1a5b      	subs	r3, r3, r1
 801ebf4:	42ab      	cmp	r3, r5
 801ebf6:	dcf2      	bgt.n	801ebde <_printf_i+0x21e>
 801ebf8:	e7eb      	b.n	801ebd2 <_printf_i+0x212>
 801ebfa:	2500      	movs	r5, #0
 801ebfc:	f104 0619 	add.w	r6, r4, #25
 801ec00:	e7f5      	b.n	801ebee <_printf_i+0x22e>
 801ec02:	bf00      	nop
 801ec04:	0809354d 	.word	0x0809354d
 801ec08:	0809355e 	.word	0x0809355e

0801ec0c <__sread>:
 801ec0c:	b510      	push	{r4, lr}
 801ec0e:	460c      	mov	r4, r1
 801ec10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ec14:	f000 f894 	bl	801ed40 <_read_r>
 801ec18:	2800      	cmp	r0, #0
 801ec1a:	bfab      	itete	ge
 801ec1c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801ec1e:	89a3      	ldrhlt	r3, [r4, #12]
 801ec20:	181b      	addge	r3, r3, r0
 801ec22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801ec26:	bfac      	ite	ge
 801ec28:	6563      	strge	r3, [r4, #84]	; 0x54
 801ec2a:	81a3      	strhlt	r3, [r4, #12]
 801ec2c:	bd10      	pop	{r4, pc}

0801ec2e <__swrite>:
 801ec2e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ec32:	461f      	mov	r7, r3
 801ec34:	898b      	ldrh	r3, [r1, #12]
 801ec36:	05db      	lsls	r3, r3, #23
 801ec38:	4605      	mov	r5, r0
 801ec3a:	460c      	mov	r4, r1
 801ec3c:	4616      	mov	r6, r2
 801ec3e:	d505      	bpl.n	801ec4c <__swrite+0x1e>
 801ec40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ec44:	2302      	movs	r3, #2
 801ec46:	2200      	movs	r2, #0
 801ec48:	f000 f868 	bl	801ed1c <_lseek_r>
 801ec4c:	89a3      	ldrh	r3, [r4, #12]
 801ec4e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ec52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801ec56:	81a3      	strh	r3, [r4, #12]
 801ec58:	4632      	mov	r2, r6
 801ec5a:	463b      	mov	r3, r7
 801ec5c:	4628      	mov	r0, r5
 801ec5e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ec62:	f000 b817 	b.w	801ec94 <_write_r>

0801ec66 <__sseek>:
 801ec66:	b510      	push	{r4, lr}
 801ec68:	460c      	mov	r4, r1
 801ec6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ec6e:	f000 f855 	bl	801ed1c <_lseek_r>
 801ec72:	1c43      	adds	r3, r0, #1
 801ec74:	89a3      	ldrh	r3, [r4, #12]
 801ec76:	bf15      	itete	ne
 801ec78:	6560      	strne	r0, [r4, #84]	; 0x54
 801ec7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801ec7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801ec82:	81a3      	strheq	r3, [r4, #12]
 801ec84:	bf18      	it	ne
 801ec86:	81a3      	strhne	r3, [r4, #12]
 801ec88:	bd10      	pop	{r4, pc}

0801ec8a <__sclose>:
 801ec8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ec8e:	f000 b813 	b.w	801ecb8 <_close_r>
	...

0801ec94 <_write_r>:
 801ec94:	b538      	push	{r3, r4, r5, lr}
 801ec96:	4d07      	ldr	r5, [pc, #28]	; (801ecb4 <_write_r+0x20>)
 801ec98:	4604      	mov	r4, r0
 801ec9a:	4608      	mov	r0, r1
 801ec9c:	4611      	mov	r1, r2
 801ec9e:	2200      	movs	r2, #0
 801eca0:	602a      	str	r2, [r5, #0]
 801eca2:	461a      	mov	r2, r3
 801eca4:	f7e6 fcaa 	bl	80055fc <_write>
 801eca8:	1c43      	adds	r3, r0, #1
 801ecaa:	d102      	bne.n	801ecb2 <_write_r+0x1e>
 801ecac:	682b      	ldr	r3, [r5, #0]
 801ecae:	b103      	cbz	r3, 801ecb2 <_write_r+0x1e>
 801ecb0:	6023      	str	r3, [r4, #0]
 801ecb2:	bd38      	pop	{r3, r4, r5, pc}
 801ecb4:	2405e3c0 	.word	0x2405e3c0

0801ecb8 <_close_r>:
 801ecb8:	b538      	push	{r3, r4, r5, lr}
 801ecba:	4d06      	ldr	r5, [pc, #24]	; (801ecd4 <_close_r+0x1c>)
 801ecbc:	2300      	movs	r3, #0
 801ecbe:	4604      	mov	r4, r0
 801ecc0:	4608      	mov	r0, r1
 801ecc2:	602b      	str	r3, [r5, #0]
 801ecc4:	f7e6 fcc6 	bl	8005654 <_close>
 801ecc8:	1c43      	adds	r3, r0, #1
 801ecca:	d102      	bne.n	801ecd2 <_close_r+0x1a>
 801eccc:	682b      	ldr	r3, [r5, #0]
 801ecce:	b103      	cbz	r3, 801ecd2 <_close_r+0x1a>
 801ecd0:	6023      	str	r3, [r4, #0]
 801ecd2:	bd38      	pop	{r3, r4, r5, pc}
 801ecd4:	2405e3c0 	.word	0x2405e3c0

0801ecd8 <_fstat_r>:
 801ecd8:	b538      	push	{r3, r4, r5, lr}
 801ecda:	4d07      	ldr	r5, [pc, #28]	; (801ecf8 <_fstat_r+0x20>)
 801ecdc:	2300      	movs	r3, #0
 801ecde:	4604      	mov	r4, r0
 801ece0:	4608      	mov	r0, r1
 801ece2:	4611      	mov	r1, r2
 801ece4:	602b      	str	r3, [r5, #0]
 801ece6:	f7e6 fcf5 	bl	80056d4 <_fstat>
 801ecea:	1c43      	adds	r3, r0, #1
 801ecec:	d102      	bne.n	801ecf4 <_fstat_r+0x1c>
 801ecee:	682b      	ldr	r3, [r5, #0]
 801ecf0:	b103      	cbz	r3, 801ecf4 <_fstat_r+0x1c>
 801ecf2:	6023      	str	r3, [r4, #0]
 801ecf4:	bd38      	pop	{r3, r4, r5, pc}
 801ecf6:	bf00      	nop
 801ecf8:	2405e3c0 	.word	0x2405e3c0

0801ecfc <_isatty_r>:
 801ecfc:	b538      	push	{r3, r4, r5, lr}
 801ecfe:	4d06      	ldr	r5, [pc, #24]	; (801ed18 <_isatty_r+0x1c>)
 801ed00:	2300      	movs	r3, #0
 801ed02:	4604      	mov	r4, r0
 801ed04:	4608      	mov	r0, r1
 801ed06:	602b      	str	r3, [r5, #0]
 801ed08:	f7e6 fc62 	bl	80055d0 <_isatty>
 801ed0c:	1c43      	adds	r3, r0, #1
 801ed0e:	d102      	bne.n	801ed16 <_isatty_r+0x1a>
 801ed10:	682b      	ldr	r3, [r5, #0]
 801ed12:	b103      	cbz	r3, 801ed16 <_isatty_r+0x1a>
 801ed14:	6023      	str	r3, [r4, #0]
 801ed16:	bd38      	pop	{r3, r4, r5, pc}
 801ed18:	2405e3c0 	.word	0x2405e3c0

0801ed1c <_lseek_r>:
 801ed1c:	b538      	push	{r3, r4, r5, lr}
 801ed1e:	4d07      	ldr	r5, [pc, #28]	; (801ed3c <_lseek_r+0x20>)
 801ed20:	4604      	mov	r4, r0
 801ed22:	4608      	mov	r0, r1
 801ed24:	4611      	mov	r1, r2
 801ed26:	2200      	movs	r2, #0
 801ed28:	602a      	str	r2, [r5, #0]
 801ed2a:	461a      	mov	r2, r3
 801ed2c:	f000 f82a 	bl	801ed84 <_lseek>
 801ed30:	1c43      	adds	r3, r0, #1
 801ed32:	d102      	bne.n	801ed3a <_lseek_r+0x1e>
 801ed34:	682b      	ldr	r3, [r5, #0]
 801ed36:	b103      	cbz	r3, 801ed3a <_lseek_r+0x1e>
 801ed38:	6023      	str	r3, [r4, #0]
 801ed3a:	bd38      	pop	{r3, r4, r5, pc}
 801ed3c:	2405e3c0 	.word	0x2405e3c0

0801ed40 <_read_r>:
 801ed40:	b538      	push	{r3, r4, r5, lr}
 801ed42:	4d07      	ldr	r5, [pc, #28]	; (801ed60 <_read_r+0x20>)
 801ed44:	4604      	mov	r4, r0
 801ed46:	4608      	mov	r0, r1
 801ed48:	4611      	mov	r1, r2
 801ed4a:	2200      	movs	r2, #0
 801ed4c:	602a      	str	r2, [r5, #0]
 801ed4e:	461a      	mov	r2, r3
 801ed50:	f7e6 fc98 	bl	8005684 <_read>
 801ed54:	1c43      	adds	r3, r0, #1
 801ed56:	d102      	bne.n	801ed5e <_read_r+0x1e>
 801ed58:	682b      	ldr	r3, [r5, #0]
 801ed5a:	b103      	cbz	r3, 801ed5e <_read_r+0x1e>
 801ed5c:	6023      	str	r3, [r4, #0]
 801ed5e:	bd38      	pop	{r3, r4, r5, pc}
 801ed60:	2405e3c0 	.word	0x2405e3c0

0801ed64 <_getpid>:
 801ed64:	4b02      	ldr	r3, [pc, #8]	; (801ed70 <_getpid+0xc>)
 801ed66:	2258      	movs	r2, #88	; 0x58
 801ed68:	601a      	str	r2, [r3, #0]
 801ed6a:	f04f 30ff 	mov.w	r0, #4294967295
 801ed6e:	4770      	bx	lr
 801ed70:	2405e3c0 	.word	0x2405e3c0

0801ed74 <_kill>:
 801ed74:	4b02      	ldr	r3, [pc, #8]	; (801ed80 <_kill+0xc>)
 801ed76:	2258      	movs	r2, #88	; 0x58
 801ed78:	601a      	str	r2, [r3, #0]
 801ed7a:	f04f 30ff 	mov.w	r0, #4294967295
 801ed7e:	4770      	bx	lr
 801ed80:	2405e3c0 	.word	0x2405e3c0

0801ed84 <_lseek>:
 801ed84:	4b02      	ldr	r3, [pc, #8]	; (801ed90 <_lseek+0xc>)
 801ed86:	2258      	movs	r2, #88	; 0x58
 801ed88:	601a      	str	r2, [r3, #0]
 801ed8a:	f04f 30ff 	mov.w	r0, #4294967295
 801ed8e:	4770      	bx	lr
 801ed90:	2405e3c0 	.word	0x2405e3c0

0801ed94 <_exit>:
 801ed94:	e7fe      	b.n	801ed94 <_exit>
	...

0801ed98 <_init>:
 801ed98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ed9a:	bf00      	nop
 801ed9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ed9e:	bc08      	pop	{r3}
 801eda0:	469e      	mov	lr, r3
 801eda2:	4770      	bx	lr

0801eda4 <_fini>:
 801eda4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801eda6:	bf00      	nop
 801eda8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801edaa:	bc08      	pop	{r3}
 801edac:	469e      	mov	lr, r3
 801edae:	4770      	bx	lr
