// Seed: 1319541047
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  module_0(
      id_3, id_6, id_4, id_1
  );
  assign id_5[1] = 1;
  assign id_2 = 1;
  xor (id_1, id_2, id_6, id_3, id_4, id_8, id_7, id_5);
endmodule
