// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition"

// DATE "12/09/2021 21:27:05"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module gba_cart (
	ADC_CLK_10,
	MAX10_CLK1_50,
	MAX10_CLK2_50,
	KEY,
	LED,
	CAP_SENSE_I2C_SCL,
	CAP_SENSE_I2C_SDA,
	AUDIO_BCLK,
	AUDIO_DIN_MFP1,
	AUDIO_DOUT_MFP2,
	AUDIO_GPIO_MFP5,
	AUDIO_MCLK,
	AUDIO_MISO_MFP4,
	AUDIO_RESET_n,
	AUDIO_SCL_SS_n,
	AUDIO_SCLK_MFP3,
	AUDIO_SDA_MOSI,
	AUDIO_SPI_SELECT,
	AUDIO_WCLK,
	HDMI_I2C_SCL,
	HDMI_I2C_SDA,
	HDMI_I2S,
	HDMI_LRCLK,
	HDMI_MCLK,
	HDMI_SCLK,
	HDMI_TX_CLK,
	HDMI_TX_D,
	HDMI_TX_DE,
	HDMI_TX_HS,
	HDMI_TX_INT,
	HDMI_TX_VS,
	SD_CLK,
	SD_CMD,
	SD_CMD_DIR,
	SD_D0_DIR,
	SD_D123_DIR,
	SD_DAT,
	SD_FB_CLK,
	SD_SEL,
	SW,
	USB_CLKIN,
	USB_CS,
	USB_DATA,
	USB_DIR,
	USB_FAULT_n,
	USB_NXT,
	USB_RESET_n,
	USB_STP,
	BBB_PWR_BUT,
	BBB_SYS_RESET_n,
	GPIO0_D,
	GPIO1_D,
	AD,
	nWR,
	CLK_GBA,
	nRD,
	nCS,
	nIRQ,
	nCS2,
	GPIO0_D2,
	GPIO0_D7);
input 	ADC_CLK_10;
input 	MAX10_CLK1_50;
input 	MAX10_CLK2_50;
input 	[1:0] KEY;
output 	[7:0] LED;
inout 	CAP_SENSE_I2C_SCL;
inout 	CAP_SENSE_I2C_SDA;
inout 	AUDIO_BCLK;
output 	AUDIO_DIN_MFP1;
input 	AUDIO_DOUT_MFP2;
inout 	AUDIO_GPIO_MFP5;
output 	AUDIO_MCLK;
input 	AUDIO_MISO_MFP4;
inout 	AUDIO_RESET_n;
output 	AUDIO_SCL_SS_n;
output 	AUDIO_SCLK_MFP3;
inout 	AUDIO_SDA_MOSI;
output 	AUDIO_SPI_SELECT;
inout 	AUDIO_WCLK;
inout 	HDMI_I2C_SCL;
inout 	HDMI_I2C_SDA;
inout 	[3:0] HDMI_I2S;
inout 	HDMI_LRCLK;
inout 	HDMI_MCLK;
inout 	HDMI_SCLK;
output 	HDMI_TX_CLK;
output 	[23:0] HDMI_TX_D;
output 	HDMI_TX_DE;
output 	HDMI_TX_HS;
input 	HDMI_TX_INT;
output 	HDMI_TX_VS;
output 	SD_CLK;
inout 	SD_CMD;
output 	SD_CMD_DIR;
output 	SD_D0_DIR;
inout 	SD_D123_DIR;
inout 	[3:0] SD_DAT;
input 	SD_FB_CLK;
output 	SD_SEL;
input 	[1:0] SW;
input 	USB_CLKIN;
output 	USB_CS;
inout 	[7:0] USB_DATA;
input 	USB_DIR;
input 	USB_FAULT_n;
input 	USB_NXT;
output 	USB_RESET_n;
output 	USB_STP;
input 	BBB_PWR_BUT;
input 	BBB_SYS_RESET_n;
inout 	[43:32] GPIO0_D;
inout 	[22:0] GPIO1_D;
inout 	[23:0] AD;
output 	nWR;
output 	CLK_GBA;
output 	nRD;
output 	nCS;
input 	nIRQ;
output 	nCS2;
input 	GPIO0_D2;
input 	GPIO0_D7;

// Design Ports Information
// ADC_CLK_10	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MAX10_CLK2_50	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LED[0]	=>  Location: PIN_C7,	 I/O Standard: 1.2 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_C8,	 I/O Standard: 1.2 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_A6,	 I/O Standard: 1.2 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_B7,	 I/O Standard: 1.2 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_C4,	 I/O Standard: 1.2 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_A5,	 I/O Standard: 1.2 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_B4,	 I/O Standard: 1.2 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_C5,	 I/O Standard: 1.2 V,	 Current Strength: Default
// AUDIO_DIN_MFP1	=>  Location: PIN_P15,	 I/O Standard: 1.5 V,	 Current Strength: Default
// AUDIO_DOUT_MFP2	=>  Location: PIN_P18,	 I/O Standard: 1.5 V,	 Current Strength: Default
// AUDIO_MCLK	=>  Location: PIN_P14,	 I/O Standard: 1.5 V,	 Current Strength: Default
// AUDIO_MISO_MFP4	=>  Location: PIN_N21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// AUDIO_SCL_SS_n	=>  Location: PIN_P20,	 I/O Standard: 1.5 V,	 Current Strength: Default
// AUDIO_SCLK_MFP3	=>  Location: PIN_P19,	 I/O Standard: 1.5 V,	 Current Strength: Default
// AUDIO_SPI_SELECT	=>  Location: PIN_N22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// HDMI_TX_CLK	=>  Location: PIN_A20,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[0]	=>  Location: PIN_C18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[1]	=>  Location: PIN_D17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[2]	=>  Location: PIN_C17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[3]	=>  Location: PIN_C19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[4]	=>  Location: PIN_D14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[5]	=>  Location: PIN_B19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[6]	=>  Location: PIN_D13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[7]	=>  Location: PIN_A19,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[8]	=>  Location: PIN_C14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[9]	=>  Location: PIN_A17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[10]	=>  Location: PIN_B16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[11]	=>  Location: PIN_C15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[12]	=>  Location: PIN_A14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[13]	=>  Location: PIN_A15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[14]	=>  Location: PIN_A12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[15]	=>  Location: PIN_A16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[16]	=>  Location: PIN_A13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[17]	=>  Location: PIN_C16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[18]	=>  Location: PIN_C12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[19]	=>  Location: PIN_B17,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[20]	=>  Location: PIN_B12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[21]	=>  Location: PIN_B14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[22]	=>  Location: PIN_A18,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_D[23]	=>  Location: PIN_C13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_DE	=>  Location: PIN_C9,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_HS	=>  Location: PIN_B11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_INT	=>  Location: PIN_B10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_TX_VS	=>  Location: PIN_C11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// SD_CLK	=>  Location: PIN_T20,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SD_CMD_DIR	=>  Location: PIN_U22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SD_D0_DIR	=>  Location: PIN_T22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SD_FB_CLK	=>  Location: PIN_R22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SD_SEL	=>  Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[0]	=>  Location: PIN_J21,	 I/O Standard: 1.5 V Schmitt Trigger,	 Current Strength: Default
// SW[1]	=>  Location: PIN_J22,	 I/O Standard: 1.5 V Schmitt Trigger,	 Current Strength: Default
// USB_CLKIN	=>  Location: PIN_H11,	 I/O Standard: 1.2 V,	 Current Strength: Default
// USB_CS	=>  Location: PIN_J11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// USB_DIR	=>  Location: PIN_J13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// USB_FAULT_n	=>  Location: PIN_D8,	 I/O Standard: 1.2 V,	 Current Strength: Default
// USB_NXT	=>  Location: PIN_H12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// USB_RESET_n	=>  Location: PIN_E16,	 I/O Standard: 1.8 V,	 Current Strength: Default
// USB_STP	=>  Location: PIN_J12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// BBB_PWR_BUT	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// BBB_SYS_RESET_n	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// nWR	=>  Location: PIN_W18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CLK_GBA	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// nRD	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// nCS	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// nIRQ	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// nCS2	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO0_D2	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// GPIO0_D7	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CAP_SENSE_I2C_SCL	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// CAP_SENSE_I2C_SDA	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AUDIO_BCLK	=>  Location: PIN_R14,	 I/O Standard: 1.5 V,	 Current Strength: Default
// AUDIO_GPIO_MFP5	=>  Location: PIN_M22,	 I/O Standard: 1.5 V,	 Current Strength: Default
// AUDIO_RESET_n	=>  Location: PIN_M21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// AUDIO_SDA_MOSI	=>  Location: PIN_P21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// AUDIO_WCLK	=>  Location: PIN_R15,	 I/O Standard: 1.5 V,	 Current Strength: Default
// HDMI_I2C_SCL	=>  Location: PIN_C10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_I2C_SDA	=>  Location: PIN_B15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_I2S[0]	=>  Location: PIN_A9,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_I2S[1]	=>  Location: PIN_A11,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_I2S[2]	=>  Location: PIN_A8,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_I2S[3]	=>  Location: PIN_B8,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_LRCLK	=>  Location: PIN_A10,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_MCLK	=>  Location: PIN_A7,	 I/O Standard: 1.8 V,	 Current Strength: Default
// HDMI_SCLK	=>  Location: PIN_D12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// SD_CMD	=>  Location: PIN_T21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SD_D123_DIR	=>  Location: PIN_U21,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SD_DAT[0]	=>  Location: PIN_R18,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SD_DAT[1]	=>  Location: PIN_T18,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SD_DAT[2]	=>  Location: PIN_T19,	 I/O Standard: 1.5 V,	 Current Strength: Default
// SD_DAT[3]	=>  Location: PIN_R20,	 I/O Standard: 1.5 V,	 Current Strength: Default
// USB_DATA[0]	=>  Location: PIN_E12,	 I/O Standard: 1.8 V,	 Current Strength: Default
// USB_DATA[1]	=>  Location: PIN_E13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// USB_DATA[2]	=>  Location: PIN_H13,	 I/O Standard: 1.8 V,	 Current Strength: Default
// USB_DATA[3]	=>  Location: PIN_E14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// USB_DATA[4]	=>  Location: PIN_H14,	 I/O Standard: 1.8 V,	 Current Strength: Default
// USB_DATA[5]	=>  Location: PIN_D15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// USB_DATA[6]	=>  Location: PIN_E15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// USB_DATA[7]	=>  Location: PIN_F15,	 I/O Standard: 1.8 V,	 Current Strength: Default
// GPIO0_D[32]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO0_D[33]	=>  Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO0_D[34]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO0_D[35]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO0_D[36]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO0_D[37]	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO0_D[38]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO0_D[39]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO0_D[40]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO0_D[41]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO0_D[42]	=>  Location: PIN_U15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO0_D[43]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[0]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[2]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[3]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[4]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[5]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[6]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[7]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[8]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[9]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[10]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[11]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[12]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[13]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[14]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[15]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[16]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[17]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[18]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[19]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[20]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[21]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[22]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// GPIO1_D[1]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[0]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[1]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[2]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[3]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[5]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[6]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[7]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[8]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[9]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[10]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[11]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[12]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[13]	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[14]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[15]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[16]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[17]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[18]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[19]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[20]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[21]	=>  Location: PIN_AB14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[22]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// AD[23]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// KEY[0]	=>  Location: PIN_H21,	 I/O Standard: 1.5 V Schmitt Trigger,	 Current Strength: Default
// MAX10_CLK1_50	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_H22,	 I/O Standard: 1.5 V Schmitt Trigger,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ADC_CLK_10~input_o ;
wire \MAX10_CLK2_50~input_o ;
wire \AUDIO_DOUT_MFP2~input_o ;
wire \AUDIO_MISO_MFP4~input_o ;
wire \HDMI_TX_INT~input_o ;
wire \SD_FB_CLK~input_o ;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \USB_CLKIN~input_o ;
wire \USB_DIR~input_o ;
wire \USB_FAULT_n~input_o ;
wire \USB_NXT~input_o ;
wire \BBB_PWR_BUT~input_o ;
wire \BBB_SYS_RESET_n~input_o ;
wire \nIRQ~input_o ;
wire \GPIO0_D2~input_o ;
wire \GPIO0_D7~input_o ;
wire \CAP_SENSE_I2C_SCL~input_o ;
wire \CAP_SENSE_I2C_SDA~input_o ;
wire \AUDIO_BCLK~input_o ;
wire \AUDIO_GPIO_MFP5~input_o ;
wire \AUDIO_RESET_n~input_o ;
wire \AUDIO_SDA_MOSI~input_o ;
wire \AUDIO_WCLK~input_o ;
wire \HDMI_I2C_SCL~input_o ;
wire \HDMI_I2C_SDA~input_o ;
wire \HDMI_I2S[0]~input_o ;
wire \HDMI_I2S[1]~input_o ;
wire \HDMI_I2S[2]~input_o ;
wire \HDMI_I2S[3]~input_o ;
wire \HDMI_LRCLK~input_o ;
wire \HDMI_MCLK~input_o ;
wire \HDMI_SCLK~input_o ;
wire \SD_CMD~input_o ;
wire \SD_D123_DIR~input_o ;
wire \SD_DAT[0]~input_o ;
wire \SD_DAT[1]~input_o ;
wire \SD_DAT[2]~input_o ;
wire \SD_DAT[3]~input_o ;
wire \USB_DATA[0]~input_o ;
wire \USB_DATA[1]~input_o ;
wire \USB_DATA[2]~input_o ;
wire \USB_DATA[3]~input_o ;
wire \USB_DATA[4]~input_o ;
wire \USB_DATA[5]~input_o ;
wire \USB_DATA[6]~input_o ;
wire \USB_DATA[7]~input_o ;
wire \GPIO0_D[32]~input_o ;
wire \GPIO0_D[33]~input_o ;
wire \GPIO0_D[34]~input_o ;
wire \GPIO0_D[35]~input_o ;
wire \GPIO0_D[36]~input_o ;
wire \GPIO0_D[37]~input_o ;
wire \GPIO0_D[38]~input_o ;
wire \GPIO0_D[39]~input_o ;
wire \GPIO0_D[40]~input_o ;
wire \GPIO0_D[41]~input_o ;
wire \GPIO0_D[42]~input_o ;
wire \GPIO0_D[43]~input_o ;
wire \GPIO1_D[0]~input_o ;
wire \GPIO1_D[2]~input_o ;
wire \GPIO1_D[3]~input_o ;
wire \GPIO1_D[4]~input_o ;
wire \GPIO1_D[5]~input_o ;
wire \GPIO1_D[6]~input_o ;
wire \GPIO1_D[7]~input_o ;
wire \GPIO1_D[8]~input_o ;
wire \GPIO1_D[9]~input_o ;
wire \GPIO1_D[10]~input_o ;
wire \GPIO1_D[11]~input_o ;
wire \GPIO1_D[12]~input_o ;
wire \GPIO1_D[13]~input_o ;
wire \GPIO1_D[14]~input_o ;
wire \GPIO1_D[15]~input_o ;
wire \GPIO1_D[16]~input_o ;
wire \GPIO1_D[17]~input_o ;
wire \GPIO1_D[18]~input_o ;
wire \GPIO1_D[19]~input_o ;
wire \GPIO1_D[20]~input_o ;
wire \GPIO1_D[21]~input_o ;
wire \GPIO1_D[22]~input_o ;
wire \GPIO1_D[1]~input_o ;
wire \AD[0]~input_o ;
wire \AD[1]~input_o ;
wire \AD[2]~input_o ;
wire \AD[3]~input_o ;
wire \AD[4]~input_o ;
wire \AD[5]~input_o ;
wire \AD[6]~input_o ;
wire \AD[7]~input_o ;
wire \AD[8]~input_o ;
wire \AD[9]~input_o ;
wire \AD[10]~input_o ;
wire \AD[11]~input_o ;
wire \AD[12]~input_o ;
wire \AD[13]~input_o ;
wire \AD[14]~input_o ;
wire \AD[15]~input_o ;
wire \AD[16]~input_o ;
wire \AD[17]~input_o ;
wire \AD[18]~input_o ;
wire \AD[19]~input_o ;
wire \AD[20]~input_o ;
wire \AD[21]~input_o ;
wire \AD[22]~input_o ;
wire \AD[23]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \CAP_SENSE_I2C_SCL~output_o ;
wire \CAP_SENSE_I2C_SDA~output_o ;
wire \AUDIO_BCLK~output_o ;
wire \AUDIO_GPIO_MFP5~output_o ;
wire \AUDIO_RESET_n~output_o ;
wire \AUDIO_SDA_MOSI~output_o ;
wire \AUDIO_WCLK~output_o ;
wire \HDMI_I2C_SCL~output_o ;
wire \HDMI_I2C_SDA~output_o ;
wire \HDMI_I2S[0]~output_o ;
wire \HDMI_I2S[1]~output_o ;
wire \HDMI_I2S[2]~output_o ;
wire \HDMI_I2S[3]~output_o ;
wire \HDMI_LRCLK~output_o ;
wire \HDMI_MCLK~output_o ;
wire \HDMI_SCLK~output_o ;
wire \SD_CMD~output_o ;
wire \SD_D123_DIR~output_o ;
wire \SD_DAT[0]~output_o ;
wire \SD_DAT[1]~output_o ;
wire \SD_DAT[2]~output_o ;
wire \SD_DAT[3]~output_o ;
wire \USB_DATA[0]~output_o ;
wire \USB_DATA[1]~output_o ;
wire \USB_DATA[2]~output_o ;
wire \USB_DATA[3]~output_o ;
wire \USB_DATA[4]~output_o ;
wire \USB_DATA[5]~output_o ;
wire \USB_DATA[6]~output_o ;
wire \USB_DATA[7]~output_o ;
wire \GPIO0_D[32]~output_o ;
wire \GPIO0_D[33]~output_o ;
wire \GPIO0_D[34]~output_o ;
wire \GPIO0_D[35]~output_o ;
wire \GPIO0_D[36]~output_o ;
wire \GPIO0_D[37]~output_o ;
wire \GPIO0_D[38]~output_o ;
wire \GPIO0_D[39]~output_o ;
wire \GPIO0_D[40]~output_o ;
wire \GPIO0_D[41]~output_o ;
wire \GPIO0_D[42]~output_o ;
wire \GPIO0_D[43]~output_o ;
wire \GPIO1_D[0]~output_o ;
wire \GPIO1_D[2]~output_o ;
wire \GPIO1_D[3]~output_o ;
wire \GPIO1_D[4]~output_o ;
wire \GPIO1_D[5]~output_o ;
wire \GPIO1_D[6]~output_o ;
wire \GPIO1_D[7]~output_o ;
wire \GPIO1_D[8]~output_o ;
wire \GPIO1_D[9]~output_o ;
wire \GPIO1_D[10]~output_o ;
wire \GPIO1_D[11]~output_o ;
wire \GPIO1_D[12]~output_o ;
wire \GPIO1_D[13]~output_o ;
wire \GPIO1_D[14]~output_o ;
wire \GPIO1_D[15]~output_o ;
wire \GPIO1_D[16]~output_o ;
wire \GPIO1_D[17]~output_o ;
wire \GPIO1_D[18]~output_o ;
wire \GPIO1_D[19]~output_o ;
wire \GPIO1_D[20]~output_o ;
wire \GPIO1_D[21]~output_o ;
wire \GPIO1_D[22]~output_o ;
wire \GPIO1_D[1]~output_o ;
wire \AD[0]~output_o ;
wire \AD[1]~output_o ;
wire \AD[2]~output_o ;
wire \AD[3]~output_o ;
wire \AD[4]~output_o ;
wire \AD[5]~output_o ;
wire \AD[6]~output_o ;
wire \AD[7]~output_o ;
wire \AD[8]~output_o ;
wire \AD[9]~output_o ;
wire \AD[10]~output_o ;
wire \AD[11]~output_o ;
wire \AD[12]~output_o ;
wire \AD[13]~output_o ;
wire \AD[14]~output_o ;
wire \AD[15]~output_o ;
wire \AD[16]~output_o ;
wire \AD[17]~output_o ;
wire \AD[18]~output_o ;
wire \AD[19]~output_o ;
wire \AD[20]~output_o ;
wire \AD[21]~output_o ;
wire \AD[22]~output_o ;
wire \AD[23]~output_o ;
wire \LED[0]~output_o ;
wire \LED[1]~output_o ;
wire \LED[2]~output_o ;
wire \LED[3]~output_o ;
wire \LED[4]~output_o ;
wire \LED[5]~output_o ;
wire \LED[6]~output_o ;
wire \LED[7]~output_o ;
wire \AUDIO_DIN_MFP1~output_o ;
wire \AUDIO_MCLK~output_o ;
wire \AUDIO_SCL_SS_n~output_o ;
wire \AUDIO_SCLK_MFP3~output_o ;
wire \AUDIO_SPI_SELECT~output_o ;
wire \HDMI_TX_CLK~output_o ;
wire \HDMI_TX_D[0]~output_o ;
wire \HDMI_TX_D[1]~output_o ;
wire \HDMI_TX_D[2]~output_o ;
wire \HDMI_TX_D[3]~output_o ;
wire \HDMI_TX_D[4]~output_o ;
wire \HDMI_TX_D[5]~output_o ;
wire \HDMI_TX_D[6]~output_o ;
wire \HDMI_TX_D[7]~output_o ;
wire \HDMI_TX_D[8]~output_o ;
wire \HDMI_TX_D[9]~output_o ;
wire \HDMI_TX_D[10]~output_o ;
wire \HDMI_TX_D[11]~output_o ;
wire \HDMI_TX_D[12]~output_o ;
wire \HDMI_TX_D[13]~output_o ;
wire \HDMI_TX_D[14]~output_o ;
wire \HDMI_TX_D[15]~output_o ;
wire \HDMI_TX_D[16]~output_o ;
wire \HDMI_TX_D[17]~output_o ;
wire \HDMI_TX_D[18]~output_o ;
wire \HDMI_TX_D[19]~output_o ;
wire \HDMI_TX_D[20]~output_o ;
wire \HDMI_TX_D[21]~output_o ;
wire \HDMI_TX_D[22]~output_o ;
wire \HDMI_TX_D[23]~output_o ;
wire \HDMI_TX_DE~output_o ;
wire \HDMI_TX_HS~output_o ;
wire \HDMI_TX_VS~output_o ;
wire \SD_CLK~output_o ;
wire \SD_CMD_DIR~output_o ;
wire \SD_D0_DIR~output_o ;
wire \SD_SEL~output_o ;
wire \USB_CS~output_o ;
wire \USB_RESET_n~output_o ;
wire \USB_STP~output_o ;
wire \nWR~output_o ;
wire \CLK_GBA~output_o ;
wire \nRD~output_o ;
wire \nCS~output_o ;
wire \nCS2~output_o ;
wire \MAX10_CLK1_50~input_o ;
wire \MAX10_CLK1_50~inputclkctrl_outclk ;
wire \KEY[0]~input_o ;
wire \u0|shift_reg[0]~feeder_combout ;
wire \u0|shift_reg[1]~feeder_combout ;
wire \u0|shift_reg[2]~feeder_combout ;
wire \u0|shift_reg[3]~feeder_combout ;
wire \u0|shift_reg[5]~feeder_combout ;
wire \u0|debounced~1_combout ;
wire \u0|debounced~0_combout ;
wire \u0|debounced~2_combout ;
wire \u0|debounced~q ;
wire \KEY[1]~input_o ;
wire \u1|shift_reg[0]~feeder_combout ;
wire \u1|shift_reg[1]~feeder_combout ;
wire \u1|shift_reg[2]~feeder_combout ;
wire \u1|shift_reg[3]~feeder_combout ;
wire \u1|debounced~0_combout ;
wire \u1|shift_reg[5]~feeder_combout ;
wire \u1|debounced~1_combout ;
wire \u1|debounced~2_combout ;
wire \u1|debounced~q ;
wire \u3|counter[0]~26_combout ;
wire \reset~combout ;
wire \u3|counter[0]~27 ;
wire \u3|counter[1]~28_combout ;
wire \u3|counter[1]~29 ;
wire \u3|counter[2]~30_combout ;
wire \u3|counter[2]~31 ;
wire \u3|counter[3]~32_combout ;
wire \u3|counter[3]~33 ;
wire \u3|counter[4]~34_combout ;
wire \u3|counter[4]~35 ;
wire \u3|counter[5]~36_combout ;
wire \u3|counter[5]~37 ;
wire \u3|counter[6]~38_combout ;
wire \u3|counter[6]~39 ;
wire \u3|counter[7]~40_combout ;
wire \u3|counter[7]~41 ;
wire \u3|counter[8]~42_combout ;
wire \u3|counter[8]~43 ;
wire \u3|counter[9]~44_combout ;
wire \u3|counter[9]~45 ;
wire \u3|counter[10]~46_combout ;
wire \u3|counter[10]~47 ;
wire \u3|counter[11]~48_combout ;
wire \u3|counter[11]~49 ;
wire \u3|counter[12]~50_combout ;
wire \u3|counter[12]~51 ;
wire \u3|counter[13]~52_combout ;
wire \u3|counter[13]~53 ;
wire \u3|counter[14]~54_combout ;
wire \u3|counter[14]~55 ;
wire \u3|counter[15]~56_combout ;
wire \u3|counter[15]~57 ;
wire \u3|counter[16]~58_combout ;
wire \u3|counter[16]~59 ;
wire \u3|counter[17]~60_combout ;
wire \u3|counter[17]~61 ;
wire \u3|counter[18]~62_combout ;
wire \u3|counter[18]~63 ;
wire \u3|counter[19]~64_combout ;
wire \u3|counter[19]~65 ;
wire \u3|counter[20]~66_combout ;
wire \u3|counter[20]~67 ;
wire \u3|counter[21]~68_combout ;
wire \u3|counter[21]~69 ;
wire \u3|counter[22]~70_combout ;
wire \u3|counter[22]~71 ;
wire \u3|counter[23]~72_combout ;
wire \u3|counter[23]~73 ;
wire \u3|counter[24]~74_combout ;
wire \u3|counter[24]~75 ;
wire \u3|counter[25]~76_combout ;
wire \u3|LessThan0~6_combout ;
wire \u3|LessThan0~7_combout ;
wire \u3|LessThan0~2_combout ;
wire \u3|LessThan0~0_combout ;
wire \u3|LessThan0~1_combout ;
wire \u3|LessThan0~3_combout ;
wire \u3|LessThan0~4_combout ;
wire \u3|LessThan0~5_combout ;
wire \u3|LessThan0~8_combout ;
wire \u3|clk_out~0_combout ;
wire \u3|clk_out~feeder_combout ;
wire \u3|clk_out~q ;
wire \u3|clk_out~clkctrl_outclk ;
wire \u4|t[0]~7_combout ;
wire \u4|current_state.IDLE~0_combout ;
wire \u4|current_state.IDLE~q ;
wire \u4|Selector0~0_combout ;
wire \u4|current_state.INIT~q ;
wire \u4|LessThan1~0_combout ;
wire \u4|Selector1~0_combout ;
wire \u4|current_state.ADDR_ON_BUS~q ;
wire \u4|Selector2~0_combout ;
wire \u4|current_state.LATCH_ADDR~q ;
wire \u4|WideOr0~2_combout ;
wire \u4|next_state.DA_HZ~0_combout ;
wire \u4|current_state.DA_HZ~q ;
wire \u4|MEM_ADDR[0]~23_combout ;
wire \u4|MEM_ADDR[1]~24_combout ;
wire \u4|MEM_ADDR[1]~25 ;
wire \u4|MEM_ADDR[2]~26_combout ;
wire \u4|MEM_ADDR[2]~27 ;
wire \u4|MEM_ADDR[3]~28_combout ;
wire \u4|MEM_ADDR[3]~29 ;
wire \u4|MEM_ADDR[4]~30_combout ;
wire \u4|MEM_ADDR[4]~31 ;
wire \u4|MEM_ADDR[5]~32_combout ;
wire \u4|MEM_ADDR[5]~33 ;
wire \u4|MEM_ADDR[6]~34_combout ;
wire \u4|MEM_ADDR[6]~35 ;
wire \u4|MEM_ADDR[7]~36_combout ;
wire \u4|MEM_ADDR[7]~37 ;
wire \u4|MEM_ADDR[8]~38_combout ;
wire \u4|MEM_ADDR[8]~39 ;
wire \u4|MEM_ADDR[9]~40_combout ;
wire \u4|MEM_ADDR[9]~41 ;
wire \u4|MEM_ADDR[10]~42_combout ;
wire \u4|MEM_ADDR[10]~43 ;
wire \u4|MEM_ADDR[11]~44_combout ;
wire \u4|MEM_ADDR[11]~45 ;
wire \u4|MEM_ADDR[12]~46_combout ;
wire \u4|MEM_ADDR[12]~47 ;
wire \u4|MEM_ADDR[13]~48_combout ;
wire \u4|MEM_ADDR[13]~49 ;
wire \u4|MEM_ADDR[14]~50_combout ;
wire \u4|MEM_ADDR[14]~51 ;
wire \u4|MEM_ADDR[15]~52_combout ;
wire \u4|MEM_ADDR[15]~53 ;
wire \u4|MEM_ADDR[16]~54_combout ;
wire \u4|MEM_ADDR[16]~55 ;
wire \u4|MEM_ADDR[17]~56_combout ;
wire \u4|MEM_ADDR[17]~57 ;
wire \u4|MEM_ADDR[18]~58_combout ;
wire \u4|MEM_ADDR[18]~59 ;
wire \u4|MEM_ADDR[19]~60_combout ;
wire \u4|MEM_ADDR[19]~61 ;
wire \u4|MEM_ADDR[20]~62_combout ;
wire \u4|MEM_ADDR[20]~63 ;
wire \u4|MEM_ADDR[21]~64_combout ;
wire \u4|MEM_ADDR[21]~65 ;
wire \u4|MEM_ADDR[22]~66_combout ;
wire \u4|MEM_ADDR[22]~67 ;
wire \u4|MEM_ADDR[23]~68_combout ;
wire \u4|LessThan2~6_combout ;
wire \u4|LessThan2~5_combout ;
wire \u4|LessThan2~2_combout ;
wire \u4|LessThan2~3_combout ;
wire \u4|LessThan2~1_combout ;
wire \u4|LessThan2~0_combout ;
wire \u4|LessThan2~4_combout ;
wire \u4|LessThan2~7_combout ;
wire \u4|Selector4~0_combout ;
wire \u4|current_state.RD_HIGH~q ;
wire \u4|Selector3~0_combout ;
wire \u4|current_state.RD_LOW~q ;
wire \u4|next_state.SAVE_DATA~2_combout ;
wire \u4|current_state.SAVE_DATA~q ;
wire \u4|WideOr0~3_combout ;
wire \u4|WideOr0~4_combout ;
wire \u4|WideOr0~1_combout ;
wire \u4|WideOr0~0_combout ;
wire \u4|WideOr0~5_combout ;
wire \u4|t[0]~8 ;
wire \u4|t[1]~9_combout ;
wire \u4|t[1]~10 ;
wire \u4|t[2]~11_combout ;
wire \u4|t[2]~12 ;
wire \u4|t[3]~13_combout ;
wire \u4|t[3]~14 ;
wire \u4|t[4]~15_combout ;
wire \u4|t[4]~16 ;
wire \u4|t[5]~17_combout ;
wire \u4|t[5]~18 ;
wire \u4|t[6]~19_combout ;
wire \u4|LessThan1~1_combout ;
wire \u4|current_state.DONE~0_combout ;
wire \u4|current_state.DONE~q ;
wire \u4|out_en~combout ;
wire \u4|n_rd~0_combout ;
wire \u4|WideOr7~0_combout ;
wire [25:0] \u3|counter ;
wire [23:0] \u4|MEM_ADDR ;
wire [6:0] \u4|t ;
wire [6:0] \u0|shift_reg ;
wire [6:0] \u1|shift_reg ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y41_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \CAP_SENSE_I2C_SCL~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CAP_SENSE_I2C_SCL~output_o ),
	.obar());
// synopsys translate_off
defparam \CAP_SENSE_I2C_SCL~output .bus_hold = "false";
defparam \CAP_SENSE_I2C_SCL~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \CAP_SENSE_I2C_SDA~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CAP_SENSE_I2C_SDA~output_o ),
	.obar());
// synopsys translate_off
defparam \CAP_SENSE_I2C_SDA~output .bus_hold = "false";
defparam \CAP_SENSE_I2C_SDA~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N16
fiftyfivenm_io_obuf \AUDIO_BCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUDIO_BCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUDIO_BCLK~output .bus_hold = "false";
defparam \AUDIO_BCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N2
fiftyfivenm_io_obuf \AUDIO_GPIO_MFP5~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUDIO_GPIO_MFP5~output_o ),
	.obar());
// synopsys translate_off
defparam \AUDIO_GPIO_MFP5~output .bus_hold = "false";
defparam \AUDIO_GPIO_MFP5~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N23
fiftyfivenm_io_obuf \AUDIO_RESET_n~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUDIO_RESET_n~output_o ),
	.obar());
// synopsys translate_off
defparam \AUDIO_RESET_n~output .bus_hold = "false";
defparam \AUDIO_RESET_n~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N9
fiftyfivenm_io_obuf \AUDIO_SDA_MOSI~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUDIO_SDA_MOSI~output_o ),
	.obar());
// synopsys translate_off
defparam \AUDIO_SDA_MOSI~output .bus_hold = "false";
defparam \AUDIO_SDA_MOSI~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N23
fiftyfivenm_io_obuf \AUDIO_WCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUDIO_WCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUDIO_WCLK~output .bus_hold = "false";
defparam \AUDIO_WCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N30
fiftyfivenm_io_obuf \HDMI_I2C_SCL~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_I2C_SCL~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_I2C_SCL~output .bus_hold = "false";
defparam \HDMI_I2C_SCL~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N9
fiftyfivenm_io_obuf \HDMI_I2C_SDA~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_I2C_SDA~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_I2C_SDA~output .bus_hold = "false";
defparam \HDMI_I2C_SDA~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N23
fiftyfivenm_io_obuf \HDMI_I2S[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_I2S[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_I2S[0]~output .bus_hold = "false";
defparam \HDMI_I2S[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \HDMI_I2S[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_I2S[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_I2S[1]~output .bus_hold = "false";
defparam \HDMI_I2S[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N2
fiftyfivenm_io_obuf \HDMI_I2S[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_I2S[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_I2S[2]~output .bus_hold = "false";
defparam \HDMI_I2S[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N30
fiftyfivenm_io_obuf \HDMI_I2S[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_I2S[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_I2S[3]~output .bus_hold = "false";
defparam \HDMI_I2S[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \HDMI_LRCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_LRCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_LRCLK~output .bus_hold = "false";
defparam \HDMI_LRCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N30
fiftyfivenm_io_obuf \HDMI_MCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_MCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_MCLK~output .bus_hold = "false";
defparam \HDMI_MCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N2
fiftyfivenm_io_obuf \HDMI_SCLK~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_SCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_SCLK~output .bus_hold = "false";
defparam \HDMI_SCLK~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N9
fiftyfivenm_io_obuf \SD_CMD~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_CMD~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_CMD~output .bus_hold = "false";
defparam \SD_CMD~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N23
fiftyfivenm_io_obuf \SD_D123_DIR~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_D123_DIR~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_D123_DIR~output .bus_hold = "false";
defparam \SD_D123_DIR~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N24
fiftyfivenm_io_obuf \SD_DAT[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_DAT[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_DAT[0]~output .bus_hold = "false";
defparam \SD_DAT[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N16
fiftyfivenm_io_obuf \SD_DAT[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_DAT[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_DAT[1]~output .bus_hold = "false";
defparam \SD_DAT[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N24
fiftyfivenm_io_obuf \SD_DAT[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_DAT[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_DAT[2]~output .bus_hold = "false";
defparam \SD_DAT[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N2
fiftyfivenm_io_obuf \SD_DAT[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_DAT[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_DAT[3]~output .bus_hold = "false";
defparam \SD_DAT[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N23
fiftyfivenm_io_obuf \USB_DATA[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USB_DATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \USB_DATA[0]~output .bus_hold = "false";
defparam \USB_DATA[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N16
fiftyfivenm_io_obuf \USB_DATA[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USB_DATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \USB_DATA[1]~output .bus_hold = "false";
defparam \USB_DATA[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N2
fiftyfivenm_io_obuf \USB_DATA[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USB_DATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \USB_DATA[2]~output .bus_hold = "false";
defparam \USB_DATA[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N23
fiftyfivenm_io_obuf \USB_DATA[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USB_DATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \USB_DATA[3]~output .bus_hold = "false";
defparam \USB_DATA[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N23
fiftyfivenm_io_obuf \USB_DATA[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USB_DATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \USB_DATA[4]~output .bus_hold = "false";
defparam \USB_DATA[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \USB_DATA[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USB_DATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \USB_DATA[5]~output .bus_hold = "false";
defparam \USB_DATA[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \USB_DATA[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USB_DATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \USB_DATA[6]~output .bus_hold = "false";
defparam \USB_DATA[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N2
fiftyfivenm_io_obuf \USB_DATA[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USB_DATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \USB_DATA[7]~output .bus_hold = "false";
defparam \USB_DATA[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \GPIO0_D[32]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0_D[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0_D[32]~output .bus_hold = "false";
defparam \GPIO0_D[32]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \GPIO0_D[33]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0_D[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0_D[33]~output .bus_hold = "false";
defparam \GPIO0_D[33]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
fiftyfivenm_io_obuf \GPIO0_D[34]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0_D[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0_D[34]~output .bus_hold = "false";
defparam \GPIO0_D[34]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
fiftyfivenm_io_obuf \GPIO0_D[35]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0_D[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0_D[35]~output .bus_hold = "false";
defparam \GPIO0_D[35]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
fiftyfivenm_io_obuf \GPIO0_D[36]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0_D[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0_D[36]~output .bus_hold = "false";
defparam \GPIO0_D[36]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \GPIO0_D[37]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0_D[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0_D[37]~output .bus_hold = "false";
defparam \GPIO0_D[37]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N30
fiftyfivenm_io_obuf \GPIO0_D[38]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0_D[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0_D[38]~output .bus_hold = "false";
defparam \GPIO0_D[38]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
fiftyfivenm_io_obuf \GPIO0_D[39]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0_D[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0_D[39]~output .bus_hold = "false";
defparam \GPIO0_D[39]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N23
fiftyfivenm_io_obuf \GPIO0_D[40]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0_D[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0_D[40]~output .bus_hold = "false";
defparam \GPIO0_D[40]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
fiftyfivenm_io_obuf \GPIO0_D[41]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0_D[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0_D[41]~output .bus_hold = "false";
defparam \GPIO0_D[41]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
fiftyfivenm_io_obuf \GPIO0_D[42]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0_D[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0_D[42]~output .bus_hold = "false";
defparam \GPIO0_D[42]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
fiftyfivenm_io_obuf \GPIO0_D[43]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO0_D[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO0_D[43]~output .bus_hold = "false";
defparam \GPIO0_D[43]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
fiftyfivenm_io_obuf \GPIO1_D[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[0]~output .bus_hold = "false";
defparam \GPIO1_D[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
fiftyfivenm_io_obuf \GPIO1_D[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[2]~output .bus_hold = "false";
defparam \GPIO1_D[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \GPIO1_D[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[3]~output .bus_hold = "false";
defparam \GPIO1_D[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \GPIO1_D[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[4]~output .bus_hold = "false";
defparam \GPIO1_D[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \GPIO1_D[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[5]~output .bus_hold = "false";
defparam \GPIO1_D[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
fiftyfivenm_io_obuf \GPIO1_D[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[6]~output .bus_hold = "false";
defparam \GPIO1_D[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
fiftyfivenm_io_obuf \GPIO1_D[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[7]~output .bus_hold = "false";
defparam \GPIO1_D[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
fiftyfivenm_io_obuf \GPIO1_D[8]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[8]~output .bus_hold = "false";
defparam \GPIO1_D[8]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
fiftyfivenm_io_obuf \GPIO1_D[9]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[9]~output .bus_hold = "false";
defparam \GPIO1_D[9]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \GPIO1_D[10]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[10]~output .bus_hold = "false";
defparam \GPIO1_D[10]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \GPIO1_D[11]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[11]~output .bus_hold = "false";
defparam \GPIO1_D[11]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \GPIO1_D[12]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[12]~output .bus_hold = "false";
defparam \GPIO1_D[12]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
fiftyfivenm_io_obuf \GPIO1_D[13]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[13]~output .bus_hold = "false";
defparam \GPIO1_D[13]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
fiftyfivenm_io_obuf \GPIO1_D[14]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[14]~output .bus_hold = "false";
defparam \GPIO1_D[14]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
fiftyfivenm_io_obuf \GPIO1_D[15]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[15]~output .bus_hold = "false";
defparam \GPIO1_D[15]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \GPIO1_D[16]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[16]~output .bus_hold = "false";
defparam \GPIO1_D[16]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
fiftyfivenm_io_obuf \GPIO1_D[17]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[17]~output .bus_hold = "false";
defparam \GPIO1_D[17]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N30
fiftyfivenm_io_obuf \GPIO1_D[18]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[18]~output .bus_hold = "false";
defparam \GPIO1_D[18]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
fiftyfivenm_io_obuf \GPIO1_D[19]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[19]~output .bus_hold = "false";
defparam \GPIO1_D[19]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N23
fiftyfivenm_io_obuf \GPIO1_D[20]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[20]~output .bus_hold = "false";
defparam \GPIO1_D[20]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
fiftyfivenm_io_obuf \GPIO1_D[21]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[21]~output .bus_hold = "false";
defparam \GPIO1_D[21]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
fiftyfivenm_io_obuf \GPIO1_D[22]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[22]~output .bus_hold = "false";
defparam \GPIO1_D[22]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N30
fiftyfivenm_io_obuf \GPIO1_D[1]~output (
	.i(\u4|current_state.DONE~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\GPIO1_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \GPIO1_D[1]~output .bus_hold = "false";
defparam \GPIO1_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
fiftyfivenm_io_obuf \AD[0]~output (
	.i(\u4|MEM_ADDR [0]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[0]~output .bus_hold = "false";
defparam \AD[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N30
fiftyfivenm_io_obuf \AD[1]~output (
	.i(\u4|MEM_ADDR [1]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[1]~output .bus_hold = "false";
defparam \AD[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
fiftyfivenm_io_obuf \AD[2]~output (
	.i(\u4|MEM_ADDR [2]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[2]~output .bus_hold = "false";
defparam \AD[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
fiftyfivenm_io_obuf \AD[3]~output (
	.i(\u4|MEM_ADDR [3]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[3]~output .bus_hold = "false";
defparam \AD[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N16
fiftyfivenm_io_obuf \AD[4]~output (
	.i(\u4|MEM_ADDR [4]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[4]~output .bus_hold = "false";
defparam \AD[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
fiftyfivenm_io_obuf \AD[5]~output (
	.i(\u4|MEM_ADDR [5]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[5]~output .bus_hold = "false";
defparam \AD[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
fiftyfivenm_io_obuf \AD[6]~output (
	.i(\u4|MEM_ADDR [6]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[6]~output .bus_hold = "false";
defparam \AD[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N2
fiftyfivenm_io_obuf \AD[7]~output (
	.i(\u4|MEM_ADDR [7]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[7]~output .bus_hold = "false";
defparam \AD[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N30
fiftyfivenm_io_obuf \AD[8]~output (
	.i(\u4|MEM_ADDR [8]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[8]~output .bus_hold = "false";
defparam \AD[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N23
fiftyfivenm_io_obuf \AD[9]~output (
	.i(\u4|MEM_ADDR [9]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[9]~output .bus_hold = "false";
defparam \AD[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N30
fiftyfivenm_io_obuf \AD[10]~output (
	.i(\u4|MEM_ADDR [10]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[10]~output .bus_hold = "false";
defparam \AD[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
fiftyfivenm_io_obuf \AD[11]~output (
	.i(\u4|MEM_ADDR [11]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[11]~output .bus_hold = "false";
defparam \AD[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
fiftyfivenm_io_obuf \AD[12]~output (
	.i(\u4|MEM_ADDR [12]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[12]~output .bus_hold = "false";
defparam \AD[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
fiftyfivenm_io_obuf \AD[13]~output (
	.i(\u4|MEM_ADDR [13]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[13]~output .bus_hold = "false";
defparam \AD[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
fiftyfivenm_io_obuf \AD[14]~output (
	.i(\u4|MEM_ADDR [14]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[14]~output .bus_hold = "false";
defparam \AD[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N16
fiftyfivenm_io_obuf \AD[15]~output (
	.i(\u4|MEM_ADDR [15]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[15]~output .bus_hold = "false";
defparam \AD[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
fiftyfivenm_io_obuf \AD[16]~output (
	.i(\u4|MEM_ADDR [16]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[16]~output .bus_hold = "false";
defparam \AD[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
fiftyfivenm_io_obuf \AD[17]~output (
	.i(\u4|MEM_ADDR [17]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[17]~output .bus_hold = "false";
defparam \AD[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \AD[18]~output (
	.i(\u4|MEM_ADDR [18]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[18]~output .bus_hold = "false";
defparam \AD[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \AD[19]~output (
	.i(\u4|MEM_ADDR [19]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[19]~output .bus_hold = "false";
defparam \AD[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
fiftyfivenm_io_obuf \AD[20]~output (
	.i(\u4|MEM_ADDR [20]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[20]~output .bus_hold = "false";
defparam \AD[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
fiftyfivenm_io_obuf \AD[21]~output (
	.i(\u4|MEM_ADDR [21]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[21]~output .bus_hold = "false";
defparam \AD[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N9
fiftyfivenm_io_obuf \AD[22]~output (
	.i(\u4|MEM_ADDR [22]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[22]~output .bus_hold = "false";
defparam \AD[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \AD[23]~output (
	.i(\u4|MEM_ADDR [23]),
	.oe(\u4|out_en~combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AD[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \AD[23]~output .bus_hold = "false";
defparam \AD[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N2
fiftyfivenm_io_obuf \LED[0]~output (
	.i(\u4|MEM_ADDR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y39_N30
fiftyfivenm_io_obuf \LED[1]~output (
	.i(\u4|MEM_ADDR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N30
fiftyfivenm_io_obuf \LED[2]~output (
	.i(\u4|MEM_ADDR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N23
fiftyfivenm_io_obuf \LED[3]~output (
	.i(\u4|MEM_ADDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N2
fiftyfivenm_io_obuf \LED[4]~output (
	.i(\u4|MEM_ADDR [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N16
fiftyfivenm_io_obuf \LED[5]~output (
	.i(\u4|MEM_ADDR [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N23
fiftyfivenm_io_obuf \LED[6]~output (
	.i(\u4|MEM_ADDR [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N23
fiftyfivenm_io_obuf \LED[7]~output (
	.i(\u4|MEM_ADDR [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LED[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N23
fiftyfivenm_io_obuf \AUDIO_DIN_MFP1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUDIO_DIN_MFP1~output_o ),
	.obar());
// synopsys translate_off
defparam \AUDIO_DIN_MFP1~output .bus_hold = "false";
defparam \AUDIO_DIN_MFP1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N16
fiftyfivenm_io_obuf \AUDIO_MCLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUDIO_MCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \AUDIO_MCLK~output .bus_hold = "false";
defparam \AUDIO_MCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \AUDIO_SCL_SS_n~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUDIO_SCL_SS_n~output_o ),
	.obar());
// synopsys translate_off
defparam \AUDIO_SCL_SS_n~output .bus_hold = "false";
defparam \AUDIO_SCL_SS_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N9
fiftyfivenm_io_obuf \AUDIO_SCLK_MFP3~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUDIO_SCLK_MFP3~output_o ),
	.obar());
// synopsys translate_off
defparam \AUDIO_SCLK_MFP3~output .bus_hold = "false";
defparam \AUDIO_SCLK_MFP3~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y23_N2
fiftyfivenm_io_obuf \AUDIO_SPI_SELECT~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AUDIO_SPI_SELECT~output_o ),
	.obar());
// synopsys translate_off
defparam \AUDIO_SPI_SELECT~output .bus_hold = "false";
defparam \AUDIO_SPI_SELECT~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \HDMI_TX_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_CLK~output .bus_hold = "false";
defparam \HDMI_TX_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \HDMI_TX_D[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[0]~output .bus_hold = "false";
defparam \HDMI_TX_D[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \HDMI_TX_D[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[1]~output .bus_hold = "false";
defparam \HDMI_TX_D[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \HDMI_TX_D[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[2]~output .bus_hold = "false";
defparam \HDMI_TX_D[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N9
fiftyfivenm_io_obuf \HDMI_TX_D[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[3]~output .bus_hold = "false";
defparam \HDMI_TX_D[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \HDMI_TX_D[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[4]~output .bus_hold = "false";
defparam \HDMI_TX_D[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \HDMI_TX_D[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[5]~output .bus_hold = "false";
defparam \HDMI_TX_D[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \HDMI_TX_D[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[6]~output .bus_hold = "false";
defparam \HDMI_TX_D[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N9
fiftyfivenm_io_obuf \HDMI_TX_D[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[7]~output .bus_hold = "false";
defparam \HDMI_TX_D[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \HDMI_TX_D[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[8]~output .bus_hold = "false";
defparam \HDMI_TX_D[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \HDMI_TX_D[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[9]~output .bus_hold = "false";
defparam \HDMI_TX_D[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \HDMI_TX_D[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[10]~output .bus_hold = "false";
defparam \HDMI_TX_D[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \HDMI_TX_D[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[11]~output .bus_hold = "false";
defparam \HDMI_TX_D[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N30
fiftyfivenm_io_obuf \HDMI_TX_D[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[12]~output .bus_hold = "false";
defparam \HDMI_TX_D[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N2
fiftyfivenm_io_obuf \HDMI_TX_D[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[13]~output .bus_hold = "false";
defparam \HDMI_TX_D[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N23
fiftyfivenm_io_obuf \HDMI_TX_D[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[14]~output .bus_hold = "false";
defparam \HDMI_TX_D[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N16
fiftyfivenm_io_obuf \HDMI_TX_D[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[15]~output .bus_hold = "false";
defparam \HDMI_TX_D[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N16
fiftyfivenm_io_obuf \HDMI_TX_D[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[16]~output .bus_hold = "false";
defparam \HDMI_TX_D[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \HDMI_TX_D[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[17]~output .bus_hold = "false";
defparam \HDMI_TX_D[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N30
fiftyfivenm_io_obuf \HDMI_TX_D[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[18]~output .bus_hold = "false";
defparam \HDMI_TX_D[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \HDMI_TX_D[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[19]~output .bus_hold = "false";
defparam \HDMI_TX_D[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N2
fiftyfivenm_io_obuf \HDMI_TX_D[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[20]~output .bus_hold = "false";
defparam \HDMI_TX_D[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N2
fiftyfivenm_io_obuf \HDMI_TX_D[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[21]~output .bus_hold = "false";
defparam \HDMI_TX_D[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \HDMI_TX_D[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[22]~output .bus_hold = "false";
defparam \HDMI_TX_D[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \HDMI_TX_D[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_D[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_D[23]~output .bus_hold = "false";
defparam \HDMI_TX_D[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N16
fiftyfivenm_io_obuf \HDMI_TX_DE~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_DE~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_DE~output .bus_hold = "false";
defparam \HDMI_TX_DE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \HDMI_TX_HS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_HS~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_HS~output .bus_hold = "false";
defparam \HDMI_TX_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N23
fiftyfivenm_io_obuf \HDMI_TX_VS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\HDMI_TX_VS~output_o ),
	.obar());
// synopsys translate_off
defparam \HDMI_TX_VS~output .bus_hold = "false";
defparam \HDMI_TX_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y20_N9
fiftyfivenm_io_obuf \SD_CLK~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_CLK~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_CLK~output .bus_hold = "false";
defparam \SD_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y21_N16
fiftyfivenm_io_obuf \SD_CMD_DIR~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_CMD_DIR~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_CMD_DIR~output .bus_hold = "false";
defparam \SD_CMD_DIR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y18_N2
fiftyfivenm_io_obuf \SD_D0_DIR~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_D0_DIR~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_D0_DIR~output .bus_hold = "false";
defparam \SD_D0_DIR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N30
fiftyfivenm_io_obuf \SD_SEL~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SD_SEL~output_o ),
	.obar());
// synopsys translate_off
defparam \SD_SEL~output .bus_hold = "false";
defparam \SD_SEL~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N23
fiftyfivenm_io_obuf \USB_CS~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USB_CS~output_o ),
	.obar());
// synopsys translate_off
defparam \USB_CS~output .bus_hold = "false";
defparam \USB_CS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \USB_RESET_n~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USB_RESET_n~output_o ),
	.obar());
// synopsys translate_off
defparam \USB_RESET_n~output .bus_hold = "false";
defparam \USB_RESET_n~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N9
fiftyfivenm_io_obuf \USB_STP~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\USB_STP~output_o ),
	.obar());
// synopsys translate_off
defparam \USB_STP~output .bus_hold = "false";
defparam \USB_STP~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N9
fiftyfivenm_io_obuf \nWR~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nWR~output_o ),
	.obar());
// synopsys translate_off
defparam \nWR~output .bus_hold = "false";
defparam \nWR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N9
fiftyfivenm_io_obuf \CLK_GBA~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\CLK_GBA~output_o ),
	.obar());
// synopsys translate_off
defparam \CLK_GBA~output .bus_hold = "false";
defparam \CLK_GBA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N30
fiftyfivenm_io_obuf \nRD~output (
	.i(!\u4|n_rd~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nRD~output_o ),
	.obar());
// synopsys translate_off
defparam \nRD~output .bus_hold = "false";
defparam \nRD~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
fiftyfivenm_io_obuf \nCS~output (
	.i(\u4|WideOr7~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nCS~output_o ),
	.obar());
// synopsys translate_off
defparam \nCS~output .bus_hold = "false";
defparam \nCS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
fiftyfivenm_io_obuf \nCS2~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nCS2~output_o ),
	.obar());
// synopsys translate_off
defparam \nCS2~output .bus_hold = "false";
defparam \nCS2~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \MAX10_CLK1_50~input (
	.i(MAX10_CLK1_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK1_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK1_50~input .bus_hold = "false";
defparam \MAX10_CLK1_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \MAX10_CLK1_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\MAX10_CLK1_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MAX10_CLK1_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \MAX10_CLK1_50~inputclkctrl .clock_type = "global clock";
defparam \MAX10_CLK1_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N1
fiftyfivenm_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .listen_to_nsleep_signal = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N24
fiftyfivenm_lcell_comb \u0|shift_reg[0]~feeder (
// Equation(s):
// \u0|shift_reg[0]~feeder_combout  = \KEY[0]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|shift_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \u0|shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y32_N25
dffeas \u0|shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|shift_reg[0] .is_wysiwyg = "true";
defparam \u0|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N10
fiftyfivenm_lcell_comb \u0|shift_reg[1]~feeder (
// Equation(s):
// \u0|shift_reg[1]~feeder_combout  = \u0|shift_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|shift_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|shift_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \u0|shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y32_N11
dffeas \u0|shift_reg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|shift_reg[1] .is_wysiwyg = "true";
defparam \u0|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N0
fiftyfivenm_lcell_comb \u0|shift_reg[2]~feeder (
// Equation(s):
// \u0|shift_reg[2]~feeder_combout  = \u0|shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|shift_reg [1]),
	.cin(gnd),
	.combout(\u0|shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \u0|shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y32_N1
dffeas \u0|shift_reg[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|shift_reg[2] .is_wysiwyg = "true";
defparam \u0|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N4
fiftyfivenm_lcell_comb \u0|shift_reg[3]~feeder (
// Equation(s):
// \u0|shift_reg[3]~feeder_combout  = \u0|shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u0|shift_reg [2]),
	.cin(gnd),
	.combout(\u0|shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \u0|shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y32_N5
dffeas \u0|shift_reg[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|shift_reg[3] .is_wysiwyg = "true";
defparam \u0|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y32_N23
dffeas \u0|shift_reg[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|shift_reg[4] .is_wysiwyg = "true";
defparam \u0|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N26
fiftyfivenm_lcell_comb \u0|shift_reg[5]~feeder (
// Equation(s):
// \u0|shift_reg[5]~feeder_combout  = \u0|shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u0|shift_reg [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u0|shift_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u0|shift_reg[5]~feeder .lut_mask = 16'hF0F0;
defparam \u0|shift_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y32_N27
dffeas \u0|shift_reg[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|shift_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|shift_reg[5] .is_wysiwyg = "true";
defparam \u0|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X1_Y32_N21
dffeas \u0|shift_reg[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u0|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|shift_reg[6] .is_wysiwyg = "true";
defparam \u0|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N20
fiftyfivenm_lcell_comb \u0|debounced~1 (
// Equation(s):
// \u0|debounced~1_combout  = (\u0|shift_reg [5] & ((\u0|debounced~q ) # ((\u0|shift_reg [2] & \u0|shift_reg [6])))) # (!\u0|shift_reg [5] & (\u0|debounced~q  & ((\u0|shift_reg [2]) # (\u0|shift_reg [6]))))

	.dataa(\u0|shift_reg [5]),
	.datab(\u0|shift_reg [2]),
	.datac(\u0|shift_reg [6]),
	.datad(\u0|debounced~q ),
	.cin(gnd),
	.combout(\u0|debounced~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|debounced~1 .lut_mask = 16'hFE80;
defparam \u0|debounced~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N22
fiftyfivenm_lcell_comb \u0|debounced~0 (
// Equation(s):
// \u0|debounced~0_combout  = (\u0|shift_reg [1] & ((\u0|debounced~q ) # ((\u0|shift_reg [3] & \u0|shift_reg [4])))) # (!\u0|shift_reg [1] & (\u0|debounced~q  & ((\u0|shift_reg [3]) # (\u0|shift_reg [4]))))

	.dataa(\u0|shift_reg [1]),
	.datab(\u0|shift_reg [3]),
	.datac(\u0|shift_reg [4]),
	.datad(\u0|debounced~q ),
	.cin(gnd),
	.combout(\u0|debounced~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|debounced~0 .lut_mask = 16'hFE80;
defparam \u0|debounced~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N24
fiftyfivenm_lcell_comb \u0|debounced~2 (
// Equation(s):
// \u0|debounced~2_combout  = (\u0|shift_reg [0] & ((\u0|debounced~q ) # ((\u0|debounced~1_combout  & \u0|debounced~0_combout )))) # (!\u0|shift_reg [0] & (\u0|debounced~q  & ((\u0|debounced~1_combout ) # (\u0|debounced~0_combout ))))

	.dataa(\u0|shift_reg [0]),
	.datab(\u0|debounced~1_combout ),
	.datac(\u0|debounced~q ),
	.datad(\u0|debounced~0_combout ),
	.cin(gnd),
	.combout(\u0|debounced~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|debounced~2 .lut_mask = 16'hF8E0;
defparam \u0|debounced~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y32_N25
dffeas \u0|debounced (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u0|debounced~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|debounced~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|debounced .is_wysiwyg = "true";
defparam \u0|debounced .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X78_Y29_N8
fiftyfivenm_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .listen_to_nsleep_signal = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X21_Y32_N10
fiftyfivenm_lcell_comb \u1|shift_reg[0]~feeder (
// Equation(s):
// \u1|shift_reg[0]~feeder_combout  = \KEY[1]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[1]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|shift_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|shift_reg[0]~feeder .lut_mask = 16'hF0F0;
defparam \u1|shift_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X21_Y32_N11
dffeas \u1|shift_reg[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|shift_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|shift_reg[0] .is_wysiwyg = "true";
defparam \u1|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N10
fiftyfivenm_lcell_comb \u1|shift_reg[1]~feeder (
// Equation(s):
// \u1|shift_reg[1]~feeder_combout  = \u1|shift_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|shift_reg [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\u1|shift_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|shift_reg[1]~feeder .lut_mask = 16'hF0F0;
defparam \u1|shift_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y32_N11
dffeas \u1|shift_reg[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|shift_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|shift_reg[1] .is_wysiwyg = "true";
defparam \u1|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N24
fiftyfivenm_lcell_comb \u1|shift_reg[2]~feeder (
// Equation(s):
// \u1|shift_reg[2]~feeder_combout  = \u1|shift_reg [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|shift_reg [1]),
	.cin(gnd),
	.combout(\u1|shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \u1|shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y32_N25
dffeas \u1|shift_reg[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|shift_reg[2] .is_wysiwyg = "true";
defparam \u1|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N20
fiftyfivenm_lcell_comb \u1|shift_reg[3]~feeder (
// Equation(s):
// \u1|shift_reg[3]~feeder_combout  = \u1|shift_reg [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|shift_reg [2]),
	.cin(gnd),
	.combout(\u1|shift_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|shift_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \u1|shift_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y32_N21
dffeas \u1|shift_reg[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|shift_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|shift_reg[3] .is_wysiwyg = "true";
defparam \u1|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y32_N31
dffeas \u1|shift_reg[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|shift_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|shift_reg[4] .is_wysiwyg = "true";
defparam \u1|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N30
fiftyfivenm_lcell_comb \u1|debounced~0 (
// Equation(s):
// \u1|debounced~0_combout  = (\u1|shift_reg [1] & ((\u1|debounced~q ) # ((\u1|shift_reg [3] & \u1|shift_reg [4])))) # (!\u1|shift_reg [1] & (\u1|debounced~q  & ((\u1|shift_reg [3]) # (\u1|shift_reg [4]))))

	.dataa(\u1|shift_reg [1]),
	.datab(\u1|shift_reg [3]),
	.datac(\u1|shift_reg [4]),
	.datad(\u1|debounced~q ),
	.cin(gnd),
	.combout(\u1|debounced~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debounced~0 .lut_mask = 16'hFE80;
defparam \u1|debounced~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N26
fiftyfivenm_lcell_comb \u1|shift_reg[5]~feeder (
// Equation(s):
// \u1|shift_reg[5]~feeder_combout  = \u1|shift_reg [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u1|shift_reg [4]),
	.cin(gnd),
	.combout(\u1|shift_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u1|shift_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \u1|shift_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y32_N27
dffeas \u1|shift_reg[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|shift_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|shift_reg[5] .is_wysiwyg = "true";
defparam \u1|shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y32_N29
dffeas \u1|shift_reg[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\u1|shift_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u1|shift_reg[6] .is_wysiwyg = "true";
defparam \u1|shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N28
fiftyfivenm_lcell_comb \u1|debounced~1 (
// Equation(s):
// \u1|debounced~1_combout  = (\u1|shift_reg [5] & ((\u1|debounced~q ) # ((\u1|shift_reg [2] & \u1|shift_reg [6])))) # (!\u1|shift_reg [5] & (\u1|debounced~q  & ((\u1|shift_reg [2]) # (\u1|shift_reg [6]))))

	.dataa(\u1|shift_reg [5]),
	.datab(\u1|shift_reg [2]),
	.datac(\u1|shift_reg [6]),
	.datad(\u1|debounced~q ),
	.cin(gnd),
	.combout(\u1|debounced~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debounced~1 .lut_mask = 16'hFE80;
defparam \u1|debounced~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y32_N8
fiftyfivenm_lcell_comb \u1|debounced~2 (
// Equation(s):
// \u1|debounced~2_combout  = (\u1|debounced~0_combout  & ((\u1|debounced~q ) # ((\u1|shift_reg [0] & \u1|debounced~1_combout )))) # (!\u1|debounced~0_combout  & (\u1|debounced~q  & ((\u1|shift_reg [0]) # (\u1|debounced~1_combout ))))

	.dataa(\u1|debounced~0_combout ),
	.datab(\u1|shift_reg [0]),
	.datac(\u1|debounced~q ),
	.datad(\u1|debounced~1_combout ),
	.cin(gnd),
	.combout(\u1|debounced~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|debounced~2 .lut_mask = 16'hF8E0;
defparam \u1|debounced~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y32_N9
dffeas \u1|debounced (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u1|debounced~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u1|debounced~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u1|debounced .is_wysiwyg = "true";
defparam \u1|debounced .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N6
fiftyfivenm_lcell_comb \u3|counter[0]~26 (
// Equation(s):
// \u3|counter[0]~26_combout  = \u3|counter [0] $ (VCC)
// \u3|counter[0]~27  = CARRY(\u3|counter [0])

	.dataa(\u3|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u3|counter[0]~26_combout ),
	.cout(\u3|counter[0]~27 ));
// synopsys translate_off
defparam \u3|counter[0]~26 .lut_mask = 16'h55AA;
defparam \u3|counter[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N18
fiftyfivenm_lcell_comb reset(
// Equation(s):
// \reset~combout  = (!\u1|debounced~q  & !\u0|debounced~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u1|debounced~q ),
	.datad(\u0|debounced~q ),
	.cin(gnd),
	.combout(\reset~combout ),
	.cout());
// synopsys translate_off
defparam reset.lut_mask = 16'h000F;
defparam reset.sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y33_N7
dffeas \u3|counter[0] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[0]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[0] .is_wysiwyg = "true";
defparam \u3|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N8
fiftyfivenm_lcell_comb \u3|counter[1]~28 (
// Equation(s):
// \u3|counter[1]~28_combout  = (\u3|counter [1] & (!\u3|counter[0]~27 )) # (!\u3|counter [1] & ((\u3|counter[0]~27 ) # (GND)))
// \u3|counter[1]~29  = CARRY((!\u3|counter[0]~27 ) # (!\u3|counter [1]))

	.dataa(gnd),
	.datab(\u3|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[0]~27 ),
	.combout(\u3|counter[1]~28_combout ),
	.cout(\u3|counter[1]~29 ));
// synopsys translate_off
defparam \u3|counter[1]~28 .lut_mask = 16'h3C3F;
defparam \u3|counter[1]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N9
dffeas \u3|counter[1] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[1]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[1] .is_wysiwyg = "true";
defparam \u3|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N10
fiftyfivenm_lcell_comb \u3|counter[2]~30 (
// Equation(s):
// \u3|counter[2]~30_combout  = (\u3|counter [2] & (\u3|counter[1]~29  $ (GND))) # (!\u3|counter [2] & (!\u3|counter[1]~29  & VCC))
// \u3|counter[2]~31  = CARRY((\u3|counter [2] & !\u3|counter[1]~29 ))

	.dataa(\u3|counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[1]~29 ),
	.combout(\u3|counter[2]~30_combout ),
	.cout(\u3|counter[2]~31 ));
// synopsys translate_off
defparam \u3|counter[2]~30 .lut_mask = 16'hA50A;
defparam \u3|counter[2]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N11
dffeas \u3|counter[2] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[2]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[2] .is_wysiwyg = "true";
defparam \u3|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N12
fiftyfivenm_lcell_comb \u3|counter[3]~32 (
// Equation(s):
// \u3|counter[3]~32_combout  = (\u3|counter [3] & (!\u3|counter[2]~31 )) # (!\u3|counter [3] & ((\u3|counter[2]~31 ) # (GND)))
// \u3|counter[3]~33  = CARRY((!\u3|counter[2]~31 ) # (!\u3|counter [3]))

	.dataa(\u3|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[2]~31 ),
	.combout(\u3|counter[3]~32_combout ),
	.cout(\u3|counter[3]~33 ));
// synopsys translate_off
defparam \u3|counter[3]~32 .lut_mask = 16'h5A5F;
defparam \u3|counter[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N13
dffeas \u3|counter[3] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[3]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[3] .is_wysiwyg = "true";
defparam \u3|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N14
fiftyfivenm_lcell_comb \u3|counter[4]~34 (
// Equation(s):
// \u3|counter[4]~34_combout  = (\u3|counter [4] & (\u3|counter[3]~33  $ (GND))) # (!\u3|counter [4] & (!\u3|counter[3]~33  & VCC))
// \u3|counter[4]~35  = CARRY((\u3|counter [4] & !\u3|counter[3]~33 ))

	.dataa(gnd),
	.datab(\u3|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[3]~33 ),
	.combout(\u3|counter[4]~34_combout ),
	.cout(\u3|counter[4]~35 ));
// synopsys translate_off
defparam \u3|counter[4]~34 .lut_mask = 16'hC30C;
defparam \u3|counter[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N15
dffeas \u3|counter[4] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[4]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[4] .is_wysiwyg = "true";
defparam \u3|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N16
fiftyfivenm_lcell_comb \u3|counter[5]~36 (
// Equation(s):
// \u3|counter[5]~36_combout  = (\u3|counter [5] & (!\u3|counter[4]~35 )) # (!\u3|counter [5] & ((\u3|counter[4]~35 ) # (GND)))
// \u3|counter[5]~37  = CARRY((!\u3|counter[4]~35 ) # (!\u3|counter [5]))

	.dataa(gnd),
	.datab(\u3|counter [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[4]~35 ),
	.combout(\u3|counter[5]~36_combout ),
	.cout(\u3|counter[5]~37 ));
// synopsys translate_off
defparam \u3|counter[5]~36 .lut_mask = 16'h3C3F;
defparam \u3|counter[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N17
dffeas \u3|counter[5] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[5]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[5] .is_wysiwyg = "true";
defparam \u3|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N18
fiftyfivenm_lcell_comb \u3|counter[6]~38 (
// Equation(s):
// \u3|counter[6]~38_combout  = (\u3|counter [6] & (\u3|counter[5]~37  $ (GND))) # (!\u3|counter [6] & (!\u3|counter[5]~37  & VCC))
// \u3|counter[6]~39  = CARRY((\u3|counter [6] & !\u3|counter[5]~37 ))

	.dataa(gnd),
	.datab(\u3|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[5]~37 ),
	.combout(\u3|counter[6]~38_combout ),
	.cout(\u3|counter[6]~39 ));
// synopsys translate_off
defparam \u3|counter[6]~38 .lut_mask = 16'hC30C;
defparam \u3|counter[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N19
dffeas \u3|counter[6] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[6]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[6] .is_wysiwyg = "true";
defparam \u3|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N20
fiftyfivenm_lcell_comb \u3|counter[7]~40 (
// Equation(s):
// \u3|counter[7]~40_combout  = (\u3|counter [7] & (!\u3|counter[6]~39 )) # (!\u3|counter [7] & ((\u3|counter[6]~39 ) # (GND)))
// \u3|counter[7]~41  = CARRY((!\u3|counter[6]~39 ) # (!\u3|counter [7]))

	.dataa(gnd),
	.datab(\u3|counter [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[6]~39 ),
	.combout(\u3|counter[7]~40_combout ),
	.cout(\u3|counter[7]~41 ));
// synopsys translate_off
defparam \u3|counter[7]~40 .lut_mask = 16'h3C3F;
defparam \u3|counter[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N21
dffeas \u3|counter[7] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[7]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[7] .is_wysiwyg = "true";
defparam \u3|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N22
fiftyfivenm_lcell_comb \u3|counter[8]~42 (
// Equation(s):
// \u3|counter[8]~42_combout  = (\u3|counter [8] & (\u3|counter[7]~41  $ (GND))) # (!\u3|counter [8] & (!\u3|counter[7]~41  & VCC))
// \u3|counter[8]~43  = CARRY((\u3|counter [8] & !\u3|counter[7]~41 ))

	.dataa(\u3|counter [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[7]~41 ),
	.combout(\u3|counter[8]~42_combout ),
	.cout(\u3|counter[8]~43 ));
// synopsys translate_off
defparam \u3|counter[8]~42 .lut_mask = 16'hA50A;
defparam \u3|counter[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N23
dffeas \u3|counter[8] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[8]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[8] .is_wysiwyg = "true";
defparam \u3|counter[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N24
fiftyfivenm_lcell_comb \u3|counter[9]~44 (
// Equation(s):
// \u3|counter[9]~44_combout  = (\u3|counter [9] & (!\u3|counter[8]~43 )) # (!\u3|counter [9] & ((\u3|counter[8]~43 ) # (GND)))
// \u3|counter[9]~45  = CARRY((!\u3|counter[8]~43 ) # (!\u3|counter [9]))

	.dataa(gnd),
	.datab(\u3|counter [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[8]~43 ),
	.combout(\u3|counter[9]~44_combout ),
	.cout(\u3|counter[9]~45 ));
// synopsys translate_off
defparam \u3|counter[9]~44 .lut_mask = 16'h3C3F;
defparam \u3|counter[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N25
dffeas \u3|counter[9] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[9]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[9] .is_wysiwyg = "true";
defparam \u3|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N26
fiftyfivenm_lcell_comb \u3|counter[10]~46 (
// Equation(s):
// \u3|counter[10]~46_combout  = (\u3|counter [10] & (\u3|counter[9]~45  $ (GND))) # (!\u3|counter [10] & (!\u3|counter[9]~45  & VCC))
// \u3|counter[10]~47  = CARRY((\u3|counter [10] & !\u3|counter[9]~45 ))

	.dataa(\u3|counter [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[9]~45 ),
	.combout(\u3|counter[10]~46_combout ),
	.cout(\u3|counter[10]~47 ));
// synopsys translate_off
defparam \u3|counter[10]~46 .lut_mask = 16'hA50A;
defparam \u3|counter[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N27
dffeas \u3|counter[10] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[10]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[10] .is_wysiwyg = "true";
defparam \u3|counter[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N28
fiftyfivenm_lcell_comb \u3|counter[11]~48 (
// Equation(s):
// \u3|counter[11]~48_combout  = (\u3|counter [11] & (!\u3|counter[10]~47 )) # (!\u3|counter [11] & ((\u3|counter[10]~47 ) # (GND)))
// \u3|counter[11]~49  = CARRY((!\u3|counter[10]~47 ) # (!\u3|counter [11]))

	.dataa(gnd),
	.datab(\u3|counter [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[10]~47 ),
	.combout(\u3|counter[11]~48_combout ),
	.cout(\u3|counter[11]~49 ));
// synopsys translate_off
defparam \u3|counter[11]~48 .lut_mask = 16'h3C3F;
defparam \u3|counter[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N29
dffeas \u3|counter[11] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[11]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[11] .is_wysiwyg = "true";
defparam \u3|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N30
fiftyfivenm_lcell_comb \u3|counter[12]~50 (
// Equation(s):
// \u3|counter[12]~50_combout  = (\u3|counter [12] & (\u3|counter[11]~49  $ (GND))) # (!\u3|counter [12] & (!\u3|counter[11]~49  & VCC))
// \u3|counter[12]~51  = CARRY((\u3|counter [12] & !\u3|counter[11]~49 ))

	.dataa(\u3|counter [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[11]~49 ),
	.combout(\u3|counter[12]~50_combout ),
	.cout(\u3|counter[12]~51 ));
// synopsys translate_off
defparam \u3|counter[12]~50 .lut_mask = 16'hA50A;
defparam \u3|counter[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y33_N31
dffeas \u3|counter[12] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[12]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[12] .is_wysiwyg = "true";
defparam \u3|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N0
fiftyfivenm_lcell_comb \u3|counter[13]~52 (
// Equation(s):
// \u3|counter[13]~52_combout  = (\u3|counter [13] & (!\u3|counter[12]~51 )) # (!\u3|counter [13] & ((\u3|counter[12]~51 ) # (GND)))
// \u3|counter[13]~53  = CARRY((!\u3|counter[12]~51 ) # (!\u3|counter [13]))

	.dataa(gnd),
	.datab(\u3|counter [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[12]~51 ),
	.combout(\u3|counter[13]~52_combout ),
	.cout(\u3|counter[13]~53 ));
// synopsys translate_off
defparam \u3|counter[13]~52 .lut_mask = 16'h3C3F;
defparam \u3|counter[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y32_N1
dffeas \u3|counter[13] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[13]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[13] .is_wysiwyg = "true";
defparam \u3|counter[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N2
fiftyfivenm_lcell_comb \u3|counter[14]~54 (
// Equation(s):
// \u3|counter[14]~54_combout  = (\u3|counter [14] & (\u3|counter[13]~53  $ (GND))) # (!\u3|counter [14] & (!\u3|counter[13]~53  & VCC))
// \u3|counter[14]~55  = CARRY((\u3|counter [14] & !\u3|counter[13]~53 ))

	.dataa(gnd),
	.datab(\u3|counter [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[13]~53 ),
	.combout(\u3|counter[14]~54_combout ),
	.cout(\u3|counter[14]~55 ));
// synopsys translate_off
defparam \u3|counter[14]~54 .lut_mask = 16'hC30C;
defparam \u3|counter[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y32_N3
dffeas \u3|counter[14] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[14]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[14] .is_wysiwyg = "true";
defparam \u3|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N4
fiftyfivenm_lcell_comb \u3|counter[15]~56 (
// Equation(s):
// \u3|counter[15]~56_combout  = (\u3|counter [15] & (!\u3|counter[14]~55 )) # (!\u3|counter [15] & ((\u3|counter[14]~55 ) # (GND)))
// \u3|counter[15]~57  = CARRY((!\u3|counter[14]~55 ) # (!\u3|counter [15]))

	.dataa(gnd),
	.datab(\u3|counter [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[14]~55 ),
	.combout(\u3|counter[15]~56_combout ),
	.cout(\u3|counter[15]~57 ));
// synopsys translate_off
defparam \u3|counter[15]~56 .lut_mask = 16'h3C3F;
defparam \u3|counter[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y32_N5
dffeas \u3|counter[15] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[15]~56_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[15] .is_wysiwyg = "true";
defparam \u3|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N6
fiftyfivenm_lcell_comb \u3|counter[16]~58 (
// Equation(s):
// \u3|counter[16]~58_combout  = (\u3|counter [16] & (\u3|counter[15]~57  $ (GND))) # (!\u3|counter [16] & (!\u3|counter[15]~57  & VCC))
// \u3|counter[16]~59  = CARRY((\u3|counter [16] & !\u3|counter[15]~57 ))

	.dataa(\u3|counter [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[15]~57 ),
	.combout(\u3|counter[16]~58_combout ),
	.cout(\u3|counter[16]~59 ));
// synopsys translate_off
defparam \u3|counter[16]~58 .lut_mask = 16'hA50A;
defparam \u3|counter[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y32_N7
dffeas \u3|counter[16] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[16]~58_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[16] .is_wysiwyg = "true";
defparam \u3|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N8
fiftyfivenm_lcell_comb \u3|counter[17]~60 (
// Equation(s):
// \u3|counter[17]~60_combout  = (\u3|counter [17] & (!\u3|counter[16]~59 )) # (!\u3|counter [17] & ((\u3|counter[16]~59 ) # (GND)))
// \u3|counter[17]~61  = CARRY((!\u3|counter[16]~59 ) # (!\u3|counter [17]))

	.dataa(gnd),
	.datab(\u3|counter [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[16]~59 ),
	.combout(\u3|counter[17]~60_combout ),
	.cout(\u3|counter[17]~61 ));
// synopsys translate_off
defparam \u3|counter[17]~60 .lut_mask = 16'h3C3F;
defparam \u3|counter[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y32_N9
dffeas \u3|counter[17] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[17]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[17] .is_wysiwyg = "true";
defparam \u3|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N10
fiftyfivenm_lcell_comb \u3|counter[18]~62 (
// Equation(s):
// \u3|counter[18]~62_combout  = (\u3|counter [18] & (\u3|counter[17]~61  $ (GND))) # (!\u3|counter [18] & (!\u3|counter[17]~61  & VCC))
// \u3|counter[18]~63  = CARRY((\u3|counter [18] & !\u3|counter[17]~61 ))

	.dataa(\u3|counter [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[17]~61 ),
	.combout(\u3|counter[18]~62_combout ),
	.cout(\u3|counter[18]~63 ));
// synopsys translate_off
defparam \u3|counter[18]~62 .lut_mask = 16'hA50A;
defparam \u3|counter[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y32_N11
dffeas \u3|counter[18] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[18]~62_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[18] .is_wysiwyg = "true";
defparam \u3|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N12
fiftyfivenm_lcell_comb \u3|counter[19]~64 (
// Equation(s):
// \u3|counter[19]~64_combout  = (\u3|counter [19] & (!\u3|counter[18]~63 )) # (!\u3|counter [19] & ((\u3|counter[18]~63 ) # (GND)))
// \u3|counter[19]~65  = CARRY((!\u3|counter[18]~63 ) # (!\u3|counter [19]))

	.dataa(\u3|counter [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[18]~63 ),
	.combout(\u3|counter[19]~64_combout ),
	.cout(\u3|counter[19]~65 ));
// synopsys translate_off
defparam \u3|counter[19]~64 .lut_mask = 16'h5A5F;
defparam \u3|counter[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y32_N13
dffeas \u3|counter[19] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[19]~64_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[19] .is_wysiwyg = "true";
defparam \u3|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N14
fiftyfivenm_lcell_comb \u3|counter[20]~66 (
// Equation(s):
// \u3|counter[20]~66_combout  = (\u3|counter [20] & (\u3|counter[19]~65  $ (GND))) # (!\u3|counter [20] & (!\u3|counter[19]~65  & VCC))
// \u3|counter[20]~67  = CARRY((\u3|counter [20] & !\u3|counter[19]~65 ))

	.dataa(gnd),
	.datab(\u3|counter [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[19]~65 ),
	.combout(\u3|counter[20]~66_combout ),
	.cout(\u3|counter[20]~67 ));
// synopsys translate_off
defparam \u3|counter[20]~66 .lut_mask = 16'hC30C;
defparam \u3|counter[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y32_N15
dffeas \u3|counter[20] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[20]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[20] .is_wysiwyg = "true";
defparam \u3|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N16
fiftyfivenm_lcell_comb \u3|counter[21]~68 (
// Equation(s):
// \u3|counter[21]~68_combout  = (\u3|counter [21] & (!\u3|counter[20]~67 )) # (!\u3|counter [21] & ((\u3|counter[20]~67 ) # (GND)))
// \u3|counter[21]~69  = CARRY((!\u3|counter[20]~67 ) # (!\u3|counter [21]))

	.dataa(gnd),
	.datab(\u3|counter [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[20]~67 ),
	.combout(\u3|counter[21]~68_combout ),
	.cout(\u3|counter[21]~69 ));
// synopsys translate_off
defparam \u3|counter[21]~68 .lut_mask = 16'h3C3F;
defparam \u3|counter[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y32_N17
dffeas \u3|counter[21] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[21]~68_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[21] .is_wysiwyg = "true";
defparam \u3|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N18
fiftyfivenm_lcell_comb \u3|counter[22]~70 (
// Equation(s):
// \u3|counter[22]~70_combout  = (\u3|counter [22] & (\u3|counter[21]~69  $ (GND))) # (!\u3|counter [22] & (!\u3|counter[21]~69  & VCC))
// \u3|counter[22]~71  = CARRY((\u3|counter [22] & !\u3|counter[21]~69 ))

	.dataa(gnd),
	.datab(\u3|counter [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[21]~69 ),
	.combout(\u3|counter[22]~70_combout ),
	.cout(\u3|counter[22]~71 ));
// synopsys translate_off
defparam \u3|counter[22]~70 .lut_mask = 16'hC30C;
defparam \u3|counter[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y32_N19
dffeas \u3|counter[22] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[22]~70_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[22] .is_wysiwyg = "true";
defparam \u3|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N20
fiftyfivenm_lcell_comb \u3|counter[23]~72 (
// Equation(s):
// \u3|counter[23]~72_combout  = (\u3|counter [23] & (!\u3|counter[22]~71 )) # (!\u3|counter [23] & ((\u3|counter[22]~71 ) # (GND)))
// \u3|counter[23]~73  = CARRY((!\u3|counter[22]~71 ) # (!\u3|counter [23]))

	.dataa(gnd),
	.datab(\u3|counter [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[22]~71 ),
	.combout(\u3|counter[23]~72_combout ),
	.cout(\u3|counter[23]~73 ));
// synopsys translate_off
defparam \u3|counter[23]~72 .lut_mask = 16'h3C3F;
defparam \u3|counter[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y32_N21
dffeas \u3|counter[23] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[23]~72_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[23] .is_wysiwyg = "true";
defparam \u3|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N22
fiftyfivenm_lcell_comb \u3|counter[24]~74 (
// Equation(s):
// \u3|counter[24]~74_combout  = (\u3|counter [24] & (\u3|counter[23]~73  $ (GND))) # (!\u3|counter [24] & (!\u3|counter[23]~73  & VCC))
// \u3|counter[24]~75  = CARRY((\u3|counter [24] & !\u3|counter[23]~73 ))

	.dataa(\u3|counter [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u3|counter[23]~73 ),
	.combout(\u3|counter[24]~74_combout ),
	.cout(\u3|counter[24]~75 ));
// synopsys translate_off
defparam \u3|counter[24]~74 .lut_mask = 16'hA50A;
defparam \u3|counter[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y32_N23
dffeas \u3|counter[24] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[24]~74_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[24] .is_wysiwyg = "true";
defparam \u3|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N24
fiftyfivenm_lcell_comb \u3|counter[25]~76 (
// Equation(s):
// \u3|counter[25]~76_combout  = \u3|counter[24]~75  $ (\u3|counter [25])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u3|counter [25]),
	.cin(\u3|counter[24]~75 ),
	.combout(\u3|counter[25]~76_combout ),
	.cout());
// synopsys translate_off
defparam \u3|counter[25]~76 .lut_mask = 16'h0FF0;
defparam \u3|counter[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X2_Y32_N25
dffeas \u3|counter[25] (
	.clk(\MAX10_CLK1_50~inputclkctrl_outclk ),
	.d(\u3|counter[25]~76_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u3|LessThan0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u3|counter[25] .is_wysiwyg = "true";
defparam \u3|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N30
fiftyfivenm_lcell_comb \u3|LessThan0~6 (
// Equation(s):
// \u3|LessThan0~6_combout  = (!\u3|counter [22] & (!\u3|counter [21] & (!\u3|counter [24] & !\u3|counter [23])))

	.dataa(\u3|counter [22]),
	.datab(\u3|counter [21]),
	.datac(\u3|counter [24]),
	.datad(\u3|counter [23]),
	.cin(gnd),
	.combout(\u3|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~6 .lut_mask = 16'h0001;
defparam \u3|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N12
fiftyfivenm_lcell_comb \u3|LessThan0~7 (
// Equation(s):
// \u3|LessThan0~7_combout  = (!\u3|counter [25] & \u3|LessThan0~6_combout )

	.dataa(gnd),
	.datab(\u3|counter [25]),
	.datac(\u3|LessThan0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u3|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~7 .lut_mask = 16'h3030;
defparam \u3|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N4
fiftyfivenm_lcell_comb \u3|LessThan0~2 (
// Equation(s):
// \u3|LessThan0~2_combout  = ((!\u3|counter [2] & (!\u3|counter [0] & !\u3|counter [1]))) # (!\u3|counter [3])

	.dataa(\u3|counter [2]),
	.datab(\u3|counter [0]),
	.datac(\u3|counter [1]),
	.datad(\u3|counter [3]),
	.cin(gnd),
	.combout(\u3|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~2 .lut_mask = 16'h01FF;
defparam \u3|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N0
fiftyfivenm_lcell_comb \u3|LessThan0~0 (
// Equation(s):
// \u3|LessThan0~0_combout  = (!\u3|counter [5] & (!\u3|counter [6] & (!\u3|counter [8] & !\u3|counter [7])))

	.dataa(\u3|counter [5]),
	.datab(\u3|counter [6]),
	.datac(\u3|counter [8]),
	.datad(\u3|counter [7]),
	.cin(gnd),
	.combout(\u3|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~0 .lut_mask = 16'h0001;
defparam \u3|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y33_N2
fiftyfivenm_lcell_comb \u3|LessThan0~1 (
// Equation(s):
// \u3|LessThan0~1_combout  = (!\u3|counter [12] & (!\u3|counter [9] & (!\u3|counter [10] & !\u3|counter [11])))

	.dataa(\u3|counter [12]),
	.datab(\u3|counter [9]),
	.datac(\u3|counter [10]),
	.datad(\u3|counter [11]),
	.cin(gnd),
	.combout(\u3|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~1 .lut_mask = 16'h0001;
defparam \u3|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y33_N16
fiftyfivenm_lcell_comb \u3|LessThan0~3 (
// Equation(s):
// \u3|LessThan0~3_combout  = (\u3|LessThan0~0_combout  & (\u3|LessThan0~1_combout  & ((\u3|LessThan0~2_combout ) # (!\u3|counter [4]))))

	.dataa(\u3|LessThan0~2_combout ),
	.datab(\u3|LessThan0~0_combout ),
	.datac(\u3|counter [4]),
	.datad(\u3|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\u3|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~3 .lut_mask = 16'h8C00;
defparam \u3|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N26
fiftyfivenm_lcell_comb \u3|LessThan0~4 (
// Equation(s):
// \u3|LessThan0~4_combout  = (!\u3|counter [16] & (!\u3|counter [14] & (!\u3|counter [15] & !\u3|counter [13])))

	.dataa(\u3|counter [16]),
	.datab(\u3|counter [14]),
	.datac(\u3|counter [15]),
	.datad(\u3|counter [13]),
	.cin(gnd),
	.combout(\u3|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~4 .lut_mask = 16'h0001;
defparam \u3|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N28
fiftyfivenm_lcell_comb \u3|LessThan0~5 (
// Equation(s):
// \u3|LessThan0~5_combout  = (!\u3|counter [18] & (!\u3|counter [17] & (!\u3|counter [20] & !\u3|counter [19])))

	.dataa(\u3|counter [18]),
	.datab(\u3|counter [17]),
	.datac(\u3|counter [20]),
	.datad(\u3|counter [19]),
	.cin(gnd),
	.combout(\u3|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~5 .lut_mask = 16'h0001;
defparam \u3|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N6
fiftyfivenm_lcell_comb \u3|LessThan0~8 (
// Equation(s):
// \u3|LessThan0~8_combout  = (((!\u3|LessThan0~5_combout ) # (!\u3|LessThan0~4_combout )) # (!\u3|LessThan0~3_combout )) # (!\u3|LessThan0~7_combout )

	.dataa(\u3|LessThan0~7_combout ),
	.datab(\u3|LessThan0~3_combout ),
	.datac(\u3|LessThan0~4_combout ),
	.datad(\u3|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\u3|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~8 .lut_mask = 16'h7FFF;
defparam \u3|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N16
fiftyfivenm_lcell_comb \u3|clk_out~0 (
// Equation(s):
// \u3|clk_out~0_combout  = \u3|clk_out~q  $ (((\u3|LessThan0~8_combout  & ((\u0|debounced~q ) # (\u1|debounced~q )))))

	.dataa(\u3|clk_out~q ),
	.datab(\u0|debounced~q ),
	.datac(\u1|debounced~q ),
	.datad(\u3|LessThan0~8_combout ),
	.cin(gnd),
	.combout(\u3|clk_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|clk_out~0 .lut_mask = 16'h56AA;
defparam \u3|clk_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y38_N18
fiftyfivenm_lcell_comb \u3|clk_out~feeder (
// Equation(s):
// \u3|clk_out~feeder_combout  = \u3|clk_out~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\u3|clk_out~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u3|clk_out~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|clk_out~feeder .lut_mask = 16'hF0F0;
defparam \u3|clk_out~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y38_N19
dffeas \u3|clk_out (
	.clk(\MAX10_CLK1_50~input_o ),
	.d(\u3|clk_out~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u3|clk_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u3|clk_out .is_wysiwyg = "true";
defparam \u3|clk_out .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G1
fiftyfivenm_clkctrl \u3|clk_out~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\u3|clk_out~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u3|clk_out~clkctrl_outclk ));
// synopsys translate_off
defparam \u3|clk_out~clkctrl .clock_type = "global clock";
defparam \u3|clk_out~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N0
fiftyfivenm_lcell_comb \u4|t[0]~7 (
// Equation(s):
// \u4|t[0]~7_combout  = \u4|t [0] $ (VCC)
// \u4|t[0]~8  = CARRY(\u4|t [0])

	.dataa(gnd),
	.datab(\u4|t [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u4|t[0]~7_combout ),
	.cout(\u4|t[0]~8 ));
// synopsys translate_off
defparam \u4|t[0]~7 .lut_mask = 16'h33CC;
defparam \u4|t[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N2
fiftyfivenm_lcell_comb \u4|current_state.IDLE~0 (
// Equation(s):
// \u4|current_state.IDLE~0_combout  = (\u4|current_state.IDLE~q ) # (\KEY[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u4|current_state.IDLE~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\u4|current_state.IDLE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|current_state.IDLE~0 .lut_mask = 16'hFFF0;
defparam \u4|current_state.IDLE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y4_N3
dffeas \u4|current_state.IDLE (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|current_state.IDLE~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|current_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|current_state.IDLE .is_wysiwyg = "true";
defparam \u4|current_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N16
fiftyfivenm_lcell_comb \u4|Selector0~0 (
// Equation(s):
// \u4|Selector0~0_combout  = (\u4|LessThan1~1_combout  & (!\u4|current_state.IDLE~q  & ((\KEY[0]~input_o )))) # (!\u4|LessThan1~1_combout  & ((\u4|current_state.INIT~q ) # ((!\u4|current_state.IDLE~q  & \KEY[0]~input_o ))))

	.dataa(\u4|LessThan1~1_combout ),
	.datab(\u4|current_state.IDLE~q ),
	.datac(\u4|current_state.INIT~q ),
	.datad(\KEY[0]~input_o ),
	.cin(gnd),
	.combout(\u4|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Selector0~0 .lut_mask = 16'h7350;
defparam \u4|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y4_N17
dffeas \u4|current_state.INIT (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|current_state.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|current_state.INIT .is_wysiwyg = "true";
defparam \u4|current_state.INIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N24
fiftyfivenm_lcell_comb \u4|LessThan1~0 (
// Equation(s):
// \u4|LessThan1~0_combout  = (\u4|t [5] & ((\u4|t [3]) # ((\u4|t [4]) # (\u4|t [2]))))

	.dataa(\u4|t [3]),
	.datab(\u4|t [4]),
	.datac(\u4|t [2]),
	.datad(\u4|t [5]),
	.cin(gnd),
	.combout(\u4|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan1~0 .lut_mask = 16'hFE00;
defparam \u4|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N22
fiftyfivenm_lcell_comb \u4|Selector1~0 (
// Equation(s):
// \u4|Selector1~0_combout  = (\u4|t [6] & ((\u4|LessThan1~0_combout  & (\u4|current_state.INIT~q )) # (!\u4|LessThan1~0_combout  & ((\u4|current_state.ADDR_ON_BUS~q ))))) # (!\u4|t [6] & (((\u4|current_state.ADDR_ON_BUS~q ))))

	.dataa(\u4|t [6]),
	.datab(\u4|current_state.INIT~q ),
	.datac(\u4|current_state.ADDR_ON_BUS~q ),
	.datad(\u4|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u4|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Selector1~0 .lut_mask = 16'hD8F0;
defparam \u4|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y4_N23
dffeas \u4|current_state.ADDR_ON_BUS (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|current_state.ADDR_ON_BUS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|current_state.ADDR_ON_BUS .is_wysiwyg = "true";
defparam \u4|current_state.ADDR_ON_BUS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N26
fiftyfivenm_lcell_comb \u4|Selector2~0 (
// Equation(s):
// \u4|Selector2~0_combout  = (\u4|LessThan1~0_combout  & ((\u4|t [6] & (\u4|current_state.ADDR_ON_BUS~q )) # (!\u4|t [6] & ((\u4|current_state.LATCH_ADDR~q ))))) # (!\u4|LessThan1~0_combout  & (((\u4|current_state.LATCH_ADDR~q ))))

	.dataa(\u4|current_state.ADDR_ON_BUS~q ),
	.datab(\u4|LessThan1~0_combout ),
	.datac(\u4|current_state.LATCH_ADDR~q ),
	.datad(\u4|t [6]),
	.cin(gnd),
	.combout(\u4|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Selector2~0 .lut_mask = 16'hB8F0;
defparam \u4|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y4_N27
dffeas \u4|current_state.LATCH_ADDR (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|current_state.LATCH_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|current_state.LATCH_ADDR .is_wysiwyg = "true";
defparam \u4|current_state.LATCH_ADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N8
fiftyfivenm_lcell_comb \u4|WideOr0~2 (
// Equation(s):
// \u4|WideOr0~2_combout  = (\u4|LessThan1~1_combout  & ((\u4|current_state.LATCH_ADDR~q ) # ((\u4|current_state.INIT~q ) # (\u4|current_state.ADDR_ON_BUS~q ))))

	.dataa(\u4|current_state.LATCH_ADDR~q ),
	.datab(\u4|current_state.INIT~q ),
	.datac(\u4|current_state.ADDR_ON_BUS~q ),
	.datad(\u4|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u4|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|WideOr0~2 .lut_mask = 16'hFE00;
defparam \u4|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N14
fiftyfivenm_lcell_comb \u4|next_state.DA_HZ~0 (
// Equation(s):
// \u4|next_state.DA_HZ~0_combout  = (\u4|current_state.LATCH_ADDR~q  & (\u4|t [6] & \u4|LessThan1~0_combout ))

	.dataa(\u4|current_state.LATCH_ADDR~q ),
	.datab(\u4|t [6]),
	.datac(gnd),
	.datad(\u4|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u4|next_state.DA_HZ~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|next_state.DA_HZ~0 .lut_mask = 16'h8800;
defparam \u4|next_state.DA_HZ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y4_N15
dffeas \u4|current_state.DA_HZ (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|next_state.DA_HZ~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|current_state.DA_HZ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|current_state.DA_HZ .is_wysiwyg = "true";
defparam \u4|current_state.DA_HZ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N0
fiftyfivenm_lcell_comb \u4|MEM_ADDR[0]~23 (
// Equation(s):
// \u4|MEM_ADDR[0]~23_combout  = \u4|MEM_ADDR [0] $ (\u4|current_state.SAVE_DATA~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\u4|MEM_ADDR [0]),
	.datad(\u4|current_state.SAVE_DATA~q ),
	.cin(gnd),
	.combout(\u4|MEM_ADDR[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \u4|MEM_ADDR[0]~23 .lut_mask = 16'h0FF0;
defparam \u4|MEM_ADDR[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y4_N1
dffeas \u4|MEM_ADDR[0] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[0]~23_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[0] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N10
fiftyfivenm_lcell_comb \u4|MEM_ADDR[1]~24 (
// Equation(s):
// \u4|MEM_ADDR[1]~24_combout  = (\u4|MEM_ADDR [1] & (\u4|MEM_ADDR [0] $ (VCC))) # (!\u4|MEM_ADDR [1] & (\u4|MEM_ADDR [0] & VCC))
// \u4|MEM_ADDR[1]~25  = CARRY((\u4|MEM_ADDR [1] & \u4|MEM_ADDR [0]))

	.dataa(\u4|MEM_ADDR [1]),
	.datab(\u4|MEM_ADDR [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\u4|MEM_ADDR[1]~24_combout ),
	.cout(\u4|MEM_ADDR[1]~25 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[1]~24 .lut_mask = 16'h6688;
defparam \u4|MEM_ADDR[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y4_N11
dffeas \u4|MEM_ADDR[1] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[1]~24_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[1] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N12
fiftyfivenm_lcell_comb \u4|MEM_ADDR[2]~26 (
// Equation(s):
// \u4|MEM_ADDR[2]~26_combout  = (\u4|MEM_ADDR [2] & (!\u4|MEM_ADDR[1]~25 )) # (!\u4|MEM_ADDR [2] & ((\u4|MEM_ADDR[1]~25 ) # (GND)))
// \u4|MEM_ADDR[2]~27  = CARRY((!\u4|MEM_ADDR[1]~25 ) # (!\u4|MEM_ADDR [2]))

	.dataa(\u4|MEM_ADDR [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[1]~25 ),
	.combout(\u4|MEM_ADDR[2]~26_combout ),
	.cout(\u4|MEM_ADDR[2]~27 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[2]~26 .lut_mask = 16'h5A5F;
defparam \u4|MEM_ADDR[2]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y4_N13
dffeas \u4|MEM_ADDR[2] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[2]~26_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[2] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N14
fiftyfivenm_lcell_comb \u4|MEM_ADDR[3]~28 (
// Equation(s):
// \u4|MEM_ADDR[3]~28_combout  = (\u4|MEM_ADDR [3] & (\u4|MEM_ADDR[2]~27  $ (GND))) # (!\u4|MEM_ADDR [3] & (!\u4|MEM_ADDR[2]~27  & VCC))
// \u4|MEM_ADDR[3]~29  = CARRY((\u4|MEM_ADDR [3] & !\u4|MEM_ADDR[2]~27 ))

	.dataa(gnd),
	.datab(\u4|MEM_ADDR [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[2]~27 ),
	.combout(\u4|MEM_ADDR[3]~28_combout ),
	.cout(\u4|MEM_ADDR[3]~29 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[3]~28 .lut_mask = 16'hC30C;
defparam \u4|MEM_ADDR[3]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y4_N15
dffeas \u4|MEM_ADDR[3] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[3]~28_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[3] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N16
fiftyfivenm_lcell_comb \u4|MEM_ADDR[4]~30 (
// Equation(s):
// \u4|MEM_ADDR[4]~30_combout  = (\u4|MEM_ADDR [4] & (!\u4|MEM_ADDR[3]~29 )) # (!\u4|MEM_ADDR [4] & ((\u4|MEM_ADDR[3]~29 ) # (GND)))
// \u4|MEM_ADDR[4]~31  = CARRY((!\u4|MEM_ADDR[3]~29 ) # (!\u4|MEM_ADDR [4]))

	.dataa(gnd),
	.datab(\u4|MEM_ADDR [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[3]~29 ),
	.combout(\u4|MEM_ADDR[4]~30_combout ),
	.cout(\u4|MEM_ADDR[4]~31 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[4]~30 .lut_mask = 16'h3C3F;
defparam \u4|MEM_ADDR[4]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y4_N17
dffeas \u4|MEM_ADDR[4] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[4]~30_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[4] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N18
fiftyfivenm_lcell_comb \u4|MEM_ADDR[5]~32 (
// Equation(s):
// \u4|MEM_ADDR[5]~32_combout  = (\u4|MEM_ADDR [5] & (\u4|MEM_ADDR[4]~31  $ (GND))) # (!\u4|MEM_ADDR [5] & (!\u4|MEM_ADDR[4]~31  & VCC))
// \u4|MEM_ADDR[5]~33  = CARRY((\u4|MEM_ADDR [5] & !\u4|MEM_ADDR[4]~31 ))

	.dataa(\u4|MEM_ADDR [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[4]~31 ),
	.combout(\u4|MEM_ADDR[5]~32_combout ),
	.cout(\u4|MEM_ADDR[5]~33 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[5]~32 .lut_mask = 16'hA50A;
defparam \u4|MEM_ADDR[5]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y4_N19
dffeas \u4|MEM_ADDR[5] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[5]~32_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[5] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N20
fiftyfivenm_lcell_comb \u4|MEM_ADDR[6]~34 (
// Equation(s):
// \u4|MEM_ADDR[6]~34_combout  = (\u4|MEM_ADDR [6] & (!\u4|MEM_ADDR[5]~33 )) # (!\u4|MEM_ADDR [6] & ((\u4|MEM_ADDR[5]~33 ) # (GND)))
// \u4|MEM_ADDR[6]~35  = CARRY((!\u4|MEM_ADDR[5]~33 ) # (!\u4|MEM_ADDR [6]))

	.dataa(gnd),
	.datab(\u4|MEM_ADDR [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[5]~33 ),
	.combout(\u4|MEM_ADDR[6]~34_combout ),
	.cout(\u4|MEM_ADDR[6]~35 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[6]~34 .lut_mask = 16'h3C3F;
defparam \u4|MEM_ADDR[6]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y4_N21
dffeas \u4|MEM_ADDR[6] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[6]~34_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[6] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N22
fiftyfivenm_lcell_comb \u4|MEM_ADDR[7]~36 (
// Equation(s):
// \u4|MEM_ADDR[7]~36_combout  = (\u4|MEM_ADDR [7] & (\u4|MEM_ADDR[6]~35  $ (GND))) # (!\u4|MEM_ADDR [7] & (!\u4|MEM_ADDR[6]~35  & VCC))
// \u4|MEM_ADDR[7]~37  = CARRY((\u4|MEM_ADDR [7] & !\u4|MEM_ADDR[6]~35 ))

	.dataa(\u4|MEM_ADDR [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[6]~35 ),
	.combout(\u4|MEM_ADDR[7]~36_combout ),
	.cout(\u4|MEM_ADDR[7]~37 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[7]~36 .lut_mask = 16'hA50A;
defparam \u4|MEM_ADDR[7]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y4_N23
dffeas \u4|MEM_ADDR[7] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[7]~36_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[7] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N24
fiftyfivenm_lcell_comb \u4|MEM_ADDR[8]~38 (
// Equation(s):
// \u4|MEM_ADDR[8]~38_combout  = (\u4|MEM_ADDR [8] & (!\u4|MEM_ADDR[7]~37 )) # (!\u4|MEM_ADDR [8] & ((\u4|MEM_ADDR[7]~37 ) # (GND)))
// \u4|MEM_ADDR[8]~39  = CARRY((!\u4|MEM_ADDR[7]~37 ) # (!\u4|MEM_ADDR [8]))

	.dataa(gnd),
	.datab(\u4|MEM_ADDR [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[7]~37 ),
	.combout(\u4|MEM_ADDR[8]~38_combout ),
	.cout(\u4|MEM_ADDR[8]~39 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[8]~38 .lut_mask = 16'h3C3F;
defparam \u4|MEM_ADDR[8]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y4_N25
dffeas \u4|MEM_ADDR[8] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[8]~38_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[8] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N26
fiftyfivenm_lcell_comb \u4|MEM_ADDR[9]~40 (
// Equation(s):
// \u4|MEM_ADDR[9]~40_combout  = (\u4|MEM_ADDR [9] & (\u4|MEM_ADDR[8]~39  $ (GND))) # (!\u4|MEM_ADDR [9] & (!\u4|MEM_ADDR[8]~39  & VCC))
// \u4|MEM_ADDR[9]~41  = CARRY((\u4|MEM_ADDR [9] & !\u4|MEM_ADDR[8]~39 ))

	.dataa(\u4|MEM_ADDR [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[8]~39 ),
	.combout(\u4|MEM_ADDR[9]~40_combout ),
	.cout(\u4|MEM_ADDR[9]~41 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[9]~40 .lut_mask = 16'hA50A;
defparam \u4|MEM_ADDR[9]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y4_N27
dffeas \u4|MEM_ADDR[9] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[9]~40_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[9] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N28
fiftyfivenm_lcell_comb \u4|MEM_ADDR[10]~42 (
// Equation(s):
// \u4|MEM_ADDR[10]~42_combout  = (\u4|MEM_ADDR [10] & (!\u4|MEM_ADDR[9]~41 )) # (!\u4|MEM_ADDR [10] & ((\u4|MEM_ADDR[9]~41 ) # (GND)))
// \u4|MEM_ADDR[10]~43  = CARRY((!\u4|MEM_ADDR[9]~41 ) # (!\u4|MEM_ADDR [10]))

	.dataa(gnd),
	.datab(\u4|MEM_ADDR [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[9]~41 ),
	.combout(\u4|MEM_ADDR[10]~42_combout ),
	.cout(\u4|MEM_ADDR[10]~43 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[10]~42 .lut_mask = 16'h3C3F;
defparam \u4|MEM_ADDR[10]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y4_N29
dffeas \u4|MEM_ADDR[10] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[10]~42_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[10] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N30
fiftyfivenm_lcell_comb \u4|MEM_ADDR[11]~44 (
// Equation(s):
// \u4|MEM_ADDR[11]~44_combout  = (\u4|MEM_ADDR [11] & (\u4|MEM_ADDR[10]~43  $ (GND))) # (!\u4|MEM_ADDR [11] & (!\u4|MEM_ADDR[10]~43  & VCC))
// \u4|MEM_ADDR[11]~45  = CARRY((\u4|MEM_ADDR [11] & !\u4|MEM_ADDR[10]~43 ))

	.dataa(\u4|MEM_ADDR [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[10]~43 ),
	.combout(\u4|MEM_ADDR[11]~44_combout ),
	.cout(\u4|MEM_ADDR[11]~45 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[11]~44 .lut_mask = 16'hA50A;
defparam \u4|MEM_ADDR[11]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y4_N31
dffeas \u4|MEM_ADDR[11] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[11]~44_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[11] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N0
fiftyfivenm_lcell_comb \u4|MEM_ADDR[12]~46 (
// Equation(s):
// \u4|MEM_ADDR[12]~46_combout  = (\u4|MEM_ADDR [12] & (!\u4|MEM_ADDR[11]~45 )) # (!\u4|MEM_ADDR [12] & ((\u4|MEM_ADDR[11]~45 ) # (GND)))
// \u4|MEM_ADDR[12]~47  = CARRY((!\u4|MEM_ADDR[11]~45 ) # (!\u4|MEM_ADDR [12]))

	.dataa(gnd),
	.datab(\u4|MEM_ADDR [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[11]~45 ),
	.combout(\u4|MEM_ADDR[12]~46_combout ),
	.cout(\u4|MEM_ADDR[12]~47 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[12]~46 .lut_mask = 16'h3C3F;
defparam \u4|MEM_ADDR[12]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y3_N1
dffeas \u4|MEM_ADDR[12] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[12]~46_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[12] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N2
fiftyfivenm_lcell_comb \u4|MEM_ADDR[13]~48 (
// Equation(s):
// \u4|MEM_ADDR[13]~48_combout  = (\u4|MEM_ADDR [13] & (\u4|MEM_ADDR[12]~47  $ (GND))) # (!\u4|MEM_ADDR [13] & (!\u4|MEM_ADDR[12]~47  & VCC))
// \u4|MEM_ADDR[13]~49  = CARRY((\u4|MEM_ADDR [13] & !\u4|MEM_ADDR[12]~47 ))

	.dataa(gnd),
	.datab(\u4|MEM_ADDR [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[12]~47 ),
	.combout(\u4|MEM_ADDR[13]~48_combout ),
	.cout(\u4|MEM_ADDR[13]~49 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[13]~48 .lut_mask = 16'hC30C;
defparam \u4|MEM_ADDR[13]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y3_N3
dffeas \u4|MEM_ADDR[13] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[13]~48_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[13] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N4
fiftyfivenm_lcell_comb \u4|MEM_ADDR[14]~50 (
// Equation(s):
// \u4|MEM_ADDR[14]~50_combout  = (\u4|MEM_ADDR [14] & (!\u4|MEM_ADDR[13]~49 )) # (!\u4|MEM_ADDR [14] & ((\u4|MEM_ADDR[13]~49 ) # (GND)))
// \u4|MEM_ADDR[14]~51  = CARRY((!\u4|MEM_ADDR[13]~49 ) # (!\u4|MEM_ADDR [14]))

	.dataa(gnd),
	.datab(\u4|MEM_ADDR [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[13]~49 ),
	.combout(\u4|MEM_ADDR[14]~50_combout ),
	.cout(\u4|MEM_ADDR[14]~51 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[14]~50 .lut_mask = 16'h3C3F;
defparam \u4|MEM_ADDR[14]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y3_N5
dffeas \u4|MEM_ADDR[14] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[14]~50_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[14] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N6
fiftyfivenm_lcell_comb \u4|MEM_ADDR[15]~52 (
// Equation(s):
// \u4|MEM_ADDR[15]~52_combout  = (\u4|MEM_ADDR [15] & (\u4|MEM_ADDR[14]~51  $ (GND))) # (!\u4|MEM_ADDR [15] & (!\u4|MEM_ADDR[14]~51  & VCC))
// \u4|MEM_ADDR[15]~53  = CARRY((\u4|MEM_ADDR [15] & !\u4|MEM_ADDR[14]~51 ))

	.dataa(\u4|MEM_ADDR [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[14]~51 ),
	.combout(\u4|MEM_ADDR[15]~52_combout ),
	.cout(\u4|MEM_ADDR[15]~53 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[15]~52 .lut_mask = 16'hA50A;
defparam \u4|MEM_ADDR[15]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y3_N7
dffeas \u4|MEM_ADDR[15] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[15]~52_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[15] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N8
fiftyfivenm_lcell_comb \u4|MEM_ADDR[16]~54 (
// Equation(s):
// \u4|MEM_ADDR[16]~54_combout  = (\u4|MEM_ADDR [16] & (!\u4|MEM_ADDR[15]~53 )) # (!\u4|MEM_ADDR [16] & ((\u4|MEM_ADDR[15]~53 ) # (GND)))
// \u4|MEM_ADDR[16]~55  = CARRY((!\u4|MEM_ADDR[15]~53 ) # (!\u4|MEM_ADDR [16]))

	.dataa(gnd),
	.datab(\u4|MEM_ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[15]~53 ),
	.combout(\u4|MEM_ADDR[16]~54_combout ),
	.cout(\u4|MEM_ADDR[16]~55 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[16]~54 .lut_mask = 16'h3C3F;
defparam \u4|MEM_ADDR[16]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y3_N9
dffeas \u4|MEM_ADDR[16] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[16]~54_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[16] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N10
fiftyfivenm_lcell_comb \u4|MEM_ADDR[17]~56 (
// Equation(s):
// \u4|MEM_ADDR[17]~56_combout  = (\u4|MEM_ADDR [17] & (\u4|MEM_ADDR[16]~55  $ (GND))) # (!\u4|MEM_ADDR [17] & (!\u4|MEM_ADDR[16]~55  & VCC))
// \u4|MEM_ADDR[17]~57  = CARRY((\u4|MEM_ADDR [17] & !\u4|MEM_ADDR[16]~55 ))

	.dataa(\u4|MEM_ADDR [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[16]~55 ),
	.combout(\u4|MEM_ADDR[17]~56_combout ),
	.cout(\u4|MEM_ADDR[17]~57 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[17]~56 .lut_mask = 16'hA50A;
defparam \u4|MEM_ADDR[17]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y3_N11
dffeas \u4|MEM_ADDR[17] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[17]~56_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[17] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N12
fiftyfivenm_lcell_comb \u4|MEM_ADDR[18]~58 (
// Equation(s):
// \u4|MEM_ADDR[18]~58_combout  = (\u4|MEM_ADDR [18] & (!\u4|MEM_ADDR[17]~57 )) # (!\u4|MEM_ADDR [18] & ((\u4|MEM_ADDR[17]~57 ) # (GND)))
// \u4|MEM_ADDR[18]~59  = CARRY((!\u4|MEM_ADDR[17]~57 ) # (!\u4|MEM_ADDR [18]))

	.dataa(\u4|MEM_ADDR [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[17]~57 ),
	.combout(\u4|MEM_ADDR[18]~58_combout ),
	.cout(\u4|MEM_ADDR[18]~59 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[18]~58 .lut_mask = 16'h5A5F;
defparam \u4|MEM_ADDR[18]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y3_N13
dffeas \u4|MEM_ADDR[18] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[18]~58_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[18] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N14
fiftyfivenm_lcell_comb \u4|MEM_ADDR[19]~60 (
// Equation(s):
// \u4|MEM_ADDR[19]~60_combout  = (\u4|MEM_ADDR [19] & (\u4|MEM_ADDR[18]~59  $ (GND))) # (!\u4|MEM_ADDR [19] & (!\u4|MEM_ADDR[18]~59  & VCC))
// \u4|MEM_ADDR[19]~61  = CARRY((\u4|MEM_ADDR [19] & !\u4|MEM_ADDR[18]~59 ))

	.dataa(gnd),
	.datab(\u4|MEM_ADDR [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[18]~59 ),
	.combout(\u4|MEM_ADDR[19]~60_combout ),
	.cout(\u4|MEM_ADDR[19]~61 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[19]~60 .lut_mask = 16'hC30C;
defparam \u4|MEM_ADDR[19]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y3_N15
dffeas \u4|MEM_ADDR[19] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[19]~60_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[19] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N16
fiftyfivenm_lcell_comb \u4|MEM_ADDR[20]~62 (
// Equation(s):
// \u4|MEM_ADDR[20]~62_combout  = (\u4|MEM_ADDR [20] & (!\u4|MEM_ADDR[19]~61 )) # (!\u4|MEM_ADDR [20] & ((\u4|MEM_ADDR[19]~61 ) # (GND)))
// \u4|MEM_ADDR[20]~63  = CARRY((!\u4|MEM_ADDR[19]~61 ) # (!\u4|MEM_ADDR [20]))

	.dataa(\u4|MEM_ADDR [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[19]~61 ),
	.combout(\u4|MEM_ADDR[20]~62_combout ),
	.cout(\u4|MEM_ADDR[20]~63 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[20]~62 .lut_mask = 16'h5A5F;
defparam \u4|MEM_ADDR[20]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y3_N17
dffeas \u4|MEM_ADDR[20] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[20]~62_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[20] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N18
fiftyfivenm_lcell_comb \u4|MEM_ADDR[21]~64 (
// Equation(s):
// \u4|MEM_ADDR[21]~64_combout  = (\u4|MEM_ADDR [21] & (\u4|MEM_ADDR[20]~63  $ (GND))) # (!\u4|MEM_ADDR [21] & (!\u4|MEM_ADDR[20]~63  & VCC))
// \u4|MEM_ADDR[21]~65  = CARRY((\u4|MEM_ADDR [21] & !\u4|MEM_ADDR[20]~63 ))

	.dataa(gnd),
	.datab(\u4|MEM_ADDR [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[20]~63 ),
	.combout(\u4|MEM_ADDR[21]~64_combout ),
	.cout(\u4|MEM_ADDR[21]~65 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[21]~64 .lut_mask = 16'hC30C;
defparam \u4|MEM_ADDR[21]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y3_N19
dffeas \u4|MEM_ADDR[21] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[21]~64_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[21] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N20
fiftyfivenm_lcell_comb \u4|MEM_ADDR[22]~66 (
// Equation(s):
// \u4|MEM_ADDR[22]~66_combout  = (\u4|MEM_ADDR [22] & (!\u4|MEM_ADDR[21]~65 )) # (!\u4|MEM_ADDR [22] & ((\u4|MEM_ADDR[21]~65 ) # (GND)))
// \u4|MEM_ADDR[22]~67  = CARRY((!\u4|MEM_ADDR[21]~65 ) # (!\u4|MEM_ADDR [22]))

	.dataa(gnd),
	.datab(\u4|MEM_ADDR [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|MEM_ADDR[21]~65 ),
	.combout(\u4|MEM_ADDR[22]~66_combout ),
	.cout(\u4|MEM_ADDR[22]~67 ));
// synopsys translate_off
defparam \u4|MEM_ADDR[22]~66 .lut_mask = 16'h3C3F;
defparam \u4|MEM_ADDR[22]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y3_N21
dffeas \u4|MEM_ADDR[22] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[22]~66_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[22] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N22
fiftyfivenm_lcell_comb \u4|MEM_ADDR[23]~68 (
// Equation(s):
// \u4|MEM_ADDR[23]~68_combout  = \u4|MEM_ADDR [23] $ (!\u4|MEM_ADDR[22]~67 )

	.dataa(\u4|MEM_ADDR [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\u4|MEM_ADDR[22]~67 ),
	.combout(\u4|MEM_ADDR[23]~68_combout ),
	.cout());
// synopsys translate_off
defparam \u4|MEM_ADDR[23]~68 .lut_mask = 16'hA5A5;
defparam \u4|MEM_ADDR[23]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X51_Y3_N23
dffeas \u4|MEM_ADDR[23] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|MEM_ADDR[23]~68_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u4|current_state.SAVE_DATA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|MEM_ADDR [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|MEM_ADDR[23] .is_wysiwyg = "true";
defparam \u4|MEM_ADDR[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N28
fiftyfivenm_lcell_comb \u4|LessThan2~6 (
// Equation(s):
// \u4|LessThan2~6_combout  = (((!\u4|MEM_ADDR [21]) # (!\u4|MEM_ADDR [23])) # (!\u4|MEM_ADDR [22])) # (!\u4|MEM_ADDR [20])

	.dataa(\u4|MEM_ADDR [20]),
	.datab(\u4|MEM_ADDR [22]),
	.datac(\u4|MEM_ADDR [23]),
	.datad(\u4|MEM_ADDR [21]),
	.cin(gnd),
	.combout(\u4|LessThan2~6_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan2~6 .lut_mask = 16'h7FFF;
defparam \u4|LessThan2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N26
fiftyfivenm_lcell_comb \u4|LessThan2~5 (
// Equation(s):
// \u4|LessThan2~5_combout  = (((!\u4|MEM_ADDR [17]) # (!\u4|MEM_ADDR [16])) # (!\u4|MEM_ADDR [19])) # (!\u4|MEM_ADDR [18])

	.dataa(\u4|MEM_ADDR [18]),
	.datab(\u4|MEM_ADDR [19]),
	.datac(\u4|MEM_ADDR [16]),
	.datad(\u4|MEM_ADDR [17]),
	.cin(gnd),
	.combout(\u4|LessThan2~5_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan2~5 .lut_mask = 16'h7FFF;
defparam \u4|LessThan2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N6
fiftyfivenm_lcell_comb \u4|LessThan2~2 (
// Equation(s):
// \u4|LessThan2~2_combout  = (((!\u4|MEM_ADDR [10]) # (!\u4|MEM_ADDR [9])) # (!\u4|MEM_ADDR [8])) # (!\u4|MEM_ADDR [11])

	.dataa(\u4|MEM_ADDR [11]),
	.datab(\u4|MEM_ADDR [8]),
	.datac(\u4|MEM_ADDR [9]),
	.datad(\u4|MEM_ADDR [10]),
	.cin(gnd),
	.combout(\u4|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan2~2 .lut_mask = 16'h7FFF;
defparam \u4|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N24
fiftyfivenm_lcell_comb \u4|LessThan2~3 (
// Equation(s):
// \u4|LessThan2~3_combout  = (((!\u4|MEM_ADDR [12]) # (!\u4|MEM_ADDR [14])) # (!\u4|MEM_ADDR [13])) # (!\u4|MEM_ADDR [15])

	.dataa(\u4|MEM_ADDR [15]),
	.datab(\u4|MEM_ADDR [13]),
	.datac(\u4|MEM_ADDR [14]),
	.datad(\u4|MEM_ADDR [12]),
	.cin(gnd),
	.combout(\u4|LessThan2~3_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan2~3 .lut_mask = 16'h7FFF;
defparam \u4|LessThan2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N4
fiftyfivenm_lcell_comb \u4|LessThan2~1 (
// Equation(s):
// \u4|LessThan2~1_combout  = (((!\u4|MEM_ADDR [4]) # (!\u4|MEM_ADDR [7])) # (!\u4|MEM_ADDR [6])) # (!\u4|MEM_ADDR [5])

	.dataa(\u4|MEM_ADDR [5]),
	.datab(\u4|MEM_ADDR [6]),
	.datac(\u4|MEM_ADDR [7]),
	.datad(\u4|MEM_ADDR [4]),
	.cin(gnd),
	.combout(\u4|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan2~1 .lut_mask = 16'h7FFF;
defparam \u4|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N2
fiftyfivenm_lcell_comb \u4|LessThan2~0 (
// Equation(s):
// \u4|LessThan2~0_combout  = (((!\u4|MEM_ADDR [1]) # (!\u4|MEM_ADDR [3])) # (!\u4|MEM_ADDR [0])) # (!\u4|MEM_ADDR [2])

	.dataa(\u4|MEM_ADDR [2]),
	.datab(\u4|MEM_ADDR [0]),
	.datac(\u4|MEM_ADDR [3]),
	.datad(\u4|MEM_ADDR [1]),
	.cin(gnd),
	.combout(\u4|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan2~0 .lut_mask = 16'h7FFF;
defparam \u4|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y4_N8
fiftyfivenm_lcell_comb \u4|LessThan2~4 (
// Equation(s):
// \u4|LessThan2~4_combout  = (\u4|LessThan2~2_combout ) # ((\u4|LessThan2~3_combout ) # ((\u4|LessThan2~1_combout ) # (\u4|LessThan2~0_combout )))

	.dataa(\u4|LessThan2~2_combout ),
	.datab(\u4|LessThan2~3_combout ),
	.datac(\u4|LessThan2~1_combout ),
	.datad(\u4|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\u4|LessThan2~4_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan2~4 .lut_mask = 16'hFFFE;
defparam \u4|LessThan2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y3_N30
fiftyfivenm_lcell_comb \u4|LessThan2~7 (
// Equation(s):
// \u4|LessThan2~7_combout  = (\u4|LessThan2~6_combout ) # ((\u4|LessThan2~5_combout ) # (\u4|LessThan2~4_combout ))

	.dataa(gnd),
	.datab(\u4|LessThan2~6_combout ),
	.datac(\u4|LessThan2~5_combout ),
	.datad(\u4|LessThan2~4_combout ),
	.cin(gnd),
	.combout(\u4|LessThan2~7_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan2~7 .lut_mask = 16'hFFFC;
defparam \u4|LessThan2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N0
fiftyfivenm_lcell_comb \u4|Selector4~0 (
// Equation(s):
// \u4|Selector4~0_combout  = (\u4|current_state.SAVE_DATA~q ) # ((\u4|current_state.RD_HIGH~q  & ((!\u4|LessThan1~0_combout ) # (!\u4|t [6]))))

	.dataa(\u4|t [6]),
	.datab(\u4|current_state.SAVE_DATA~q ),
	.datac(\u4|current_state.RD_HIGH~q ),
	.datad(\u4|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u4|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Selector4~0 .lut_mask = 16'hDCFC;
defparam \u4|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y4_N1
dffeas \u4|current_state.RD_HIGH (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|current_state.RD_HIGH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|current_state.RD_HIGH .is_wysiwyg = "true";
defparam \u4|current_state.RD_HIGH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N24
fiftyfivenm_lcell_comb \u4|Selector3~0 (
// Equation(s):
// \u4|Selector3~0_combout  = (\u4|current_state.DA_HZ~q ) # ((\u4|LessThan1~1_combout  & (\u4|current_state.RD_HIGH~q )) # (!\u4|LessThan1~1_combout  & ((\u4|current_state.RD_LOW~q ))))

	.dataa(\u4|current_state.RD_HIGH~q ),
	.datab(\u4|current_state.DA_HZ~q ),
	.datac(\u4|current_state.RD_LOW~q ),
	.datad(\u4|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u4|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Selector3~0 .lut_mask = 16'hEEFC;
defparam \u4|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y4_N25
dffeas \u4|current_state.RD_LOW (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|current_state.RD_LOW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|current_state.RD_LOW .is_wysiwyg = "true";
defparam \u4|current_state.RD_LOW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N18
fiftyfivenm_lcell_comb \u4|next_state.SAVE_DATA~2 (
// Equation(s):
// \u4|next_state.SAVE_DATA~2_combout  = (\u4|LessThan2~7_combout  & (\u4|current_state.RD_LOW~q  & (\u4|t [6] & \u4|LessThan1~0_combout )))

	.dataa(\u4|LessThan2~7_combout ),
	.datab(\u4|current_state.RD_LOW~q ),
	.datac(\u4|t [6]),
	.datad(\u4|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u4|next_state.SAVE_DATA~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|next_state.SAVE_DATA~2 .lut_mask = 16'h8000;
defparam \u4|next_state.SAVE_DATA~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y4_N19
dffeas \u4|current_state.SAVE_DATA (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|next_state.SAVE_DATA~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|current_state.SAVE_DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|current_state.SAVE_DATA .is_wysiwyg = "true";
defparam \u4|current_state.SAVE_DATA .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N26
fiftyfivenm_lcell_comb \u4|WideOr0~3 (
// Equation(s):
// \u4|WideOr0~3_combout  = (\u4|current_state.DA_HZ~q ) # ((\u4|current_state.SAVE_DATA~q ) # ((\KEY[0]~input_o  & !\u4|current_state.IDLE~q )))

	.dataa(\KEY[0]~input_o ),
	.datab(\u4|current_state.IDLE~q ),
	.datac(\u4|current_state.DA_HZ~q ),
	.datad(\u4|current_state.SAVE_DATA~q ),
	.cin(gnd),
	.combout(\u4|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u4|WideOr0~3 .lut_mask = 16'hFFF2;
defparam \u4|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N20
fiftyfivenm_lcell_comb \u4|WideOr0~4 (
// Equation(s):
// \u4|WideOr0~4_combout  = (\u4|WideOr0~2_combout ) # ((\u4|WideOr0~3_combout ) # (\u4|Selector0~0_combout  $ (\u4|current_state.INIT~q )))

	.dataa(\u4|WideOr0~2_combout ),
	.datab(\u4|Selector0~0_combout ),
	.datac(\u4|WideOr0~3_combout ),
	.datad(\u4|current_state.INIT~q ),
	.cin(gnd),
	.combout(\u4|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u4|WideOr0~4 .lut_mask = 16'hFBFE;
defparam \u4|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N22
fiftyfivenm_lcell_comb \u4|WideOr0~1 (
// Equation(s):
// \u4|WideOr0~1_combout  = (\u4|current_state.RD_HIGH~q  & ((\u4|Selector3~0_combout  $ (\u4|current_state.RD_LOW~q )) # (!\u4|Selector4~0_combout ))) # (!\u4|current_state.RD_HIGH~q  & ((\u4|Selector4~0_combout ) # (\u4|Selector3~0_combout  $ 
// (\u4|current_state.RD_LOW~q ))))

	.dataa(\u4|current_state.RD_HIGH~q ),
	.datab(\u4|Selector4~0_combout ),
	.datac(\u4|Selector3~0_combout ),
	.datad(\u4|current_state.RD_LOW~q ),
	.cin(gnd),
	.combout(\u4|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|WideOr0~1 .lut_mask = 16'h6FF6;
defparam \u4|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N12
fiftyfivenm_lcell_comb \u4|WideOr0~0 (
// Equation(s):
// \u4|WideOr0~0_combout  = (\u4|LessThan1~1_combout  & (\u4|current_state.RD_LOW~q  & ((\u4|LessThan2~7_combout ) # (!\u4|current_state.DONE~q ))))

	.dataa(\u4|LessThan1~1_combout ),
	.datab(\u4|LessThan2~7_combout ),
	.datac(\u4|current_state.DONE~q ),
	.datad(\u4|current_state.RD_LOW~q ),
	.cin(gnd),
	.combout(\u4|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|WideOr0~0 .lut_mask = 16'h8A00;
defparam \u4|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N6
fiftyfivenm_lcell_comb \u4|WideOr0~5 (
// Equation(s):
// \u4|WideOr0~5_combout  = (\u4|WideOr0~4_combout ) # ((\u4|WideOr0~1_combout ) # (\u4|WideOr0~0_combout ))

	.dataa(gnd),
	.datab(\u4|WideOr0~4_combout ),
	.datac(\u4|WideOr0~1_combout ),
	.datad(\u4|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\u4|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u4|WideOr0~5 .lut_mask = 16'hFFFC;
defparam \u4|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y4_N1
dffeas \u4|t[0] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|t[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u4|WideOr0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|t [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|t[0] .is_wysiwyg = "true";
defparam \u4|t[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N2
fiftyfivenm_lcell_comb \u4|t[1]~9 (
// Equation(s):
// \u4|t[1]~9_combout  = (\u4|t [1] & (!\u4|t[0]~8 )) # (!\u4|t [1] & ((\u4|t[0]~8 ) # (GND)))
// \u4|t[1]~10  = CARRY((!\u4|t[0]~8 ) # (!\u4|t [1]))

	.dataa(gnd),
	.datab(\u4|t [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|t[0]~8 ),
	.combout(\u4|t[1]~9_combout ),
	.cout(\u4|t[1]~10 ));
// synopsys translate_off
defparam \u4|t[1]~9 .lut_mask = 16'h3C3F;
defparam \u4|t[1]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y4_N3
dffeas \u4|t[1] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|t[1]~9_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u4|WideOr0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|t [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|t[1] .is_wysiwyg = "true";
defparam \u4|t[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N4
fiftyfivenm_lcell_comb \u4|t[2]~11 (
// Equation(s):
// \u4|t[2]~11_combout  = (\u4|t [2] & (\u4|t[1]~10  $ (GND))) # (!\u4|t [2] & (!\u4|t[1]~10  & VCC))
// \u4|t[2]~12  = CARRY((\u4|t [2] & !\u4|t[1]~10 ))

	.dataa(gnd),
	.datab(\u4|t [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|t[1]~10 ),
	.combout(\u4|t[2]~11_combout ),
	.cout(\u4|t[2]~12 ));
// synopsys translate_off
defparam \u4|t[2]~11 .lut_mask = 16'hC30C;
defparam \u4|t[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y4_N5
dffeas \u4|t[2] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|t[2]~11_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u4|WideOr0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|t [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|t[2] .is_wysiwyg = "true";
defparam \u4|t[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N6
fiftyfivenm_lcell_comb \u4|t[3]~13 (
// Equation(s):
// \u4|t[3]~13_combout  = (\u4|t [3] & (!\u4|t[2]~12 )) # (!\u4|t [3] & ((\u4|t[2]~12 ) # (GND)))
// \u4|t[3]~14  = CARRY((!\u4|t[2]~12 ) # (!\u4|t [3]))

	.dataa(\u4|t [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|t[2]~12 ),
	.combout(\u4|t[3]~13_combout ),
	.cout(\u4|t[3]~14 ));
// synopsys translate_off
defparam \u4|t[3]~13 .lut_mask = 16'h5A5F;
defparam \u4|t[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y4_N7
dffeas \u4|t[3] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|t[3]~13_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u4|WideOr0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|t [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|t[3] .is_wysiwyg = "true";
defparam \u4|t[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N8
fiftyfivenm_lcell_comb \u4|t[4]~15 (
// Equation(s):
// \u4|t[4]~15_combout  = (\u4|t [4] & (\u4|t[3]~14  $ (GND))) # (!\u4|t [4] & (!\u4|t[3]~14  & VCC))
// \u4|t[4]~16  = CARRY((\u4|t [4] & !\u4|t[3]~14 ))

	.dataa(gnd),
	.datab(\u4|t [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|t[3]~14 ),
	.combout(\u4|t[4]~15_combout ),
	.cout(\u4|t[4]~16 ));
// synopsys translate_off
defparam \u4|t[4]~15 .lut_mask = 16'hC30C;
defparam \u4|t[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y4_N9
dffeas \u4|t[4] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|t[4]~15_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u4|WideOr0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|t [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|t[4] .is_wysiwyg = "true";
defparam \u4|t[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N10
fiftyfivenm_lcell_comb \u4|t[5]~17 (
// Equation(s):
// \u4|t[5]~17_combout  = (\u4|t [5] & (!\u4|t[4]~16 )) # (!\u4|t [5] & ((\u4|t[4]~16 ) # (GND)))
// \u4|t[5]~18  = CARRY((!\u4|t[4]~16 ) # (!\u4|t [5]))

	.dataa(\u4|t [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\u4|t[4]~16 ),
	.combout(\u4|t[5]~17_combout ),
	.cout(\u4|t[5]~18 ));
// synopsys translate_off
defparam \u4|t[5]~17 .lut_mask = 16'h5A5F;
defparam \u4|t[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y4_N11
dffeas \u4|t[5] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|t[5]~17_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u4|WideOr0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|t [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|t[5] .is_wysiwyg = "true";
defparam \u4|t[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N12
fiftyfivenm_lcell_comb \u4|t[6]~19 (
// Equation(s):
// \u4|t[6]~19_combout  = \u4|t[5]~18  $ (!\u4|t [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\u4|t [6]),
	.cin(\u4|t[5]~18 ),
	.combout(\u4|t[6]~19_combout ),
	.cout());
// synopsys translate_off
defparam \u4|t[6]~19 .lut_mask = 16'hF00F;
defparam \u4|t[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X54_Y4_N13
dffeas \u4|t[6] (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|t[6]~19_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(\u4|WideOr0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|t [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u4|t[6] .is_wysiwyg = "true";
defparam \u4|t[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N10
fiftyfivenm_lcell_comb \u4|LessThan1~1 (
// Equation(s):
// \u4|LessThan1~1_combout  = (\u4|t [6] & \u4|LessThan1~0_combout )

	.dataa(gnd),
	.datab(\u4|t [6]),
	.datac(gnd),
	.datad(\u4|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\u4|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan1~1 .lut_mask = 16'hCC00;
defparam \u4|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N30
fiftyfivenm_lcell_comb \u4|current_state.DONE~0 (
// Equation(s):
// \u4|current_state.DONE~0_combout  = (\u4|current_state.DONE~q ) # ((\u4|LessThan1~1_combout  & (!\u4|LessThan2~7_combout  & \u4|current_state.RD_LOW~q )))

	.dataa(\u4|LessThan1~1_combout ),
	.datab(\u4|LessThan2~7_combout ),
	.datac(\u4|current_state.DONE~q ),
	.datad(\u4|current_state.RD_LOW~q ),
	.cin(gnd),
	.combout(\u4|current_state.DONE~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|current_state.DONE~0 .lut_mask = 16'hF2F0;
defparam \u4|current_state.DONE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y4_N31
dffeas \u4|current_state.DONE (
	.clk(\u3|clk_out~clkctrl_outclk ),
	.d(\u4|current_state.DONE~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u4|current_state.DONE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u4|current_state.DONE .is_wysiwyg = "true";
defparam \u4|current_state.DONE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y4_N20
fiftyfivenm_lcell_comb \u4|out_en (
// Equation(s):
// \u4|out_en~combout  = (\u4|current_state.ADDR_ON_BUS~q ) # (\u4|current_state.LATCH_ADDR~q )

	.dataa(\u4|current_state.ADDR_ON_BUS~q ),
	.datab(gnd),
	.datac(\u4|current_state.LATCH_ADDR~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\u4|out_en~combout ),
	.cout());
// synopsys translate_off
defparam \u4|out_en .lut_mask = 16'hFAFA;
defparam \u4|out_en .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N28
fiftyfivenm_lcell_comb \u4|n_rd~0 (
// Equation(s):
// \u4|n_rd~0_combout  = (\u4|current_state.RD_LOW~q ) # (\u4|current_state.SAVE_DATA~q )

	.dataa(gnd),
	.datab(\u4|current_state.RD_LOW~q ),
	.datac(gnd),
	.datad(\u4|current_state.SAVE_DATA~q ),
	.cin(gnd),
	.combout(\u4|n_rd~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|n_rd~0 .lut_mask = 16'hFFCC;
defparam \u4|n_rd~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y4_N4
fiftyfivenm_lcell_comb \u4|WideOr7~0 (
// Equation(s):
// \u4|WideOr7~0_combout  = (\u4|current_state.ADDR_ON_BUS~q ) # (((\u4|current_state.DONE~q ) # (\u4|current_state.INIT~q )) # (!\u4|current_state.IDLE~q ))

	.dataa(\u4|current_state.ADDR_ON_BUS~q ),
	.datab(\u4|current_state.IDLE~q ),
	.datac(\u4|current_state.DONE~q ),
	.datad(\u4|current_state.INIT~q ),
	.cin(gnd),
	.combout(\u4|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|WideOr7~0 .lut_mask = 16'hFFFB;
defparam \u4|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
fiftyfivenm_io_ibuf \ADC_CLK_10~input (
	.i(ADC_CLK_10),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\ADC_CLK_10~input_o ));
// synopsys translate_off
defparam \ADC_CLK_10~input .bus_hold = "false";
defparam \ADC_CLK_10~input .listen_to_nsleep_signal = "false";
defparam \ADC_CLK_10~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \MAX10_CLK2_50~input (
	.i(MAX10_CLK2_50),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\MAX10_CLK2_50~input_o ));
// synopsys translate_off
defparam \MAX10_CLK2_50~input .bus_hold = "false";
defparam \MAX10_CLK2_50~input .listen_to_nsleep_signal = "false";
defparam \MAX10_CLK2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y24_N15
fiftyfivenm_io_ibuf \AUDIO_DOUT_MFP2~input (
	.i(AUDIO_DOUT_MFP2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_DOUT_MFP2~input_o ));
// synopsys translate_off
defparam \AUDIO_DOUT_MFP2~input .bus_hold = "false";
defparam \AUDIO_DOUT_MFP2~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_DOUT_MFP2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N8
fiftyfivenm_io_ibuf \AUDIO_MISO_MFP4~input (
	.i(AUDIO_MISO_MFP4),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_MISO_MFP4~input_o ));
// synopsys translate_off
defparam \AUDIO_MISO_MFP4~input .bus_hold = "false";
defparam \AUDIO_MISO_MFP4~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_MISO_MFP4~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N8
fiftyfivenm_io_ibuf \HDMI_TX_INT~input (
	.i(HDMI_TX_INT),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\HDMI_TX_INT~input_o ));
// synopsys translate_off
defparam \HDMI_TX_INT~input .bus_hold = "false";
defparam \HDMI_TX_INT~input .listen_to_nsleep_signal = "false";
defparam \HDMI_TX_INT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N8
fiftyfivenm_io_ibuf \SD_FB_CLK~input (
	.i(SD_FB_CLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SD_FB_CLK~input_o ));
// synopsys translate_off
defparam \SD_FB_CLK~input .bus_hold = "false";
defparam \SD_FB_CLK~input .listen_to_nsleep_signal = "false";
defparam \SD_FB_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N1
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y30_N8
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y39_N15
fiftyfivenm_io_ibuf \USB_CLKIN~input (
	.i(USB_CLKIN),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\USB_CLKIN~input_o ));
// synopsys translate_off
defparam \USB_CLKIN~input .bus_hold = "false";
defparam \USB_CLKIN~input .listen_to_nsleep_signal = "false";
defparam \USB_CLKIN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y54_N29
fiftyfivenm_io_ibuf \USB_DIR~input (
	.i(USB_DIR),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\USB_DIR~input_o ));
// synopsys translate_off
defparam \USB_DIR~input .bus_hold = "false";
defparam \USB_DIR~input .listen_to_nsleep_signal = "false";
defparam \USB_DIR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y39_N1
fiftyfivenm_io_ibuf \USB_FAULT_n~input (
	.i(USB_FAULT_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\USB_FAULT_n~input_o ));
// synopsys translate_off
defparam \USB_FAULT_n~input .bus_hold = "false";
defparam \USB_FAULT_n~input .listen_to_nsleep_signal = "false";
defparam \USB_FAULT_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N15
fiftyfivenm_io_ibuf \USB_NXT~input (
	.i(USB_NXT),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\USB_NXT~input_o ));
// synopsys translate_off
defparam \USB_NXT~input .bus_hold = "false";
defparam \USB_NXT~input .listen_to_nsleep_signal = "false";
defparam \USB_NXT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
fiftyfivenm_io_ibuf \BBB_PWR_BUT~input (
	.i(BBB_PWR_BUT),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\BBB_PWR_BUT~input_o ));
// synopsys translate_off
defparam \BBB_PWR_BUT~input .bus_hold = "false";
defparam \BBB_PWR_BUT~input .listen_to_nsleep_signal = "false";
defparam \BBB_PWR_BUT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N22
fiftyfivenm_io_ibuf \BBB_SYS_RESET_n~input (
	.i(BBB_SYS_RESET_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\BBB_SYS_RESET_n~input_o ));
// synopsys translate_off
defparam \BBB_SYS_RESET_n~input .bus_hold = "false";
defparam \BBB_SYS_RESET_n~input .listen_to_nsleep_signal = "false";
defparam \BBB_SYS_RESET_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N22
fiftyfivenm_io_ibuf \nIRQ~input (
	.i(nIRQ),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\nIRQ~input_o ));
// synopsys translate_off
defparam \nIRQ~input .bus_hold = "false";
defparam \nIRQ~input .listen_to_nsleep_signal = "false";
defparam \nIRQ~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N15
fiftyfivenm_io_ibuf \GPIO0_D2~input (
	.i(GPIO0_D2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO0_D2~input_o ));
// synopsys translate_off
defparam \GPIO0_D2~input .bus_hold = "false";
defparam \GPIO0_D2~input .listen_to_nsleep_signal = "false";
defparam \GPIO0_D2~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
fiftyfivenm_io_ibuf \GPIO0_D7~input (
	.i(GPIO0_D7),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO0_D7~input_o ));
// synopsys translate_off
defparam \GPIO0_D7~input .bus_hold = "false";
defparam \GPIO0_D7~input .listen_to_nsleep_signal = "false";
defparam \GPIO0_D7~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N15
fiftyfivenm_io_ibuf \CAP_SENSE_I2C_SCL~input (
	.i(CAP_SENSE_I2C_SCL),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CAP_SENSE_I2C_SCL~input_o ));
// synopsys translate_off
defparam \CAP_SENSE_I2C_SCL~input .bus_hold = "false";
defparam \CAP_SENSE_I2C_SCL~input .listen_to_nsleep_signal = "false";
defparam \CAP_SENSE_I2C_SCL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N8
fiftyfivenm_io_ibuf \CAP_SENSE_I2C_SDA~input (
	.i(CAP_SENSE_I2C_SDA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CAP_SENSE_I2C_SDA~input_o ));
// synopsys translate_off
defparam \CAP_SENSE_I2C_SDA~input .bus_hold = "false";
defparam \CAP_SENSE_I2C_SDA~input .listen_to_nsleep_signal = "false";
defparam \CAP_SENSE_I2C_SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y18_N15
fiftyfivenm_io_ibuf \AUDIO_BCLK~input (
	.i(AUDIO_BCLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_BCLK~input_o ));
// synopsys translate_off
defparam \AUDIO_BCLK~input .bus_hold = "false";
defparam \AUDIO_BCLK~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N1
fiftyfivenm_io_ibuf \AUDIO_GPIO_MFP5~input (
	.i(AUDIO_GPIO_MFP5),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_GPIO_MFP5~input_o ));
// synopsys translate_off
defparam \AUDIO_GPIO_MFP5~input .bus_hold = "false";
defparam \AUDIO_GPIO_MFP5~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_GPIO_MFP5~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y25_N22
fiftyfivenm_io_ibuf \AUDIO_RESET_n~input (
	.i(AUDIO_RESET_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_RESET_n~input_o ));
// synopsys translate_off
defparam \AUDIO_RESET_n~input .bus_hold = "false";
defparam \AUDIO_RESET_n~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_RESET_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y23_N8
fiftyfivenm_io_ibuf \AUDIO_SDA_MOSI~input (
	.i(AUDIO_SDA_MOSI),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_SDA_MOSI~input_o ));
// synopsys translate_off
defparam \AUDIO_SDA_MOSI~input .bus_hold = "false";
defparam \AUDIO_SDA_MOSI~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_SDA_MOSI~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y18_N22
fiftyfivenm_io_ibuf \AUDIO_WCLK~input (
	.i(AUDIO_WCLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AUDIO_WCLK~input_o ));
// synopsys translate_off
defparam \AUDIO_WCLK~input .bus_hold = "false";
defparam \AUDIO_WCLK~input .listen_to_nsleep_signal = "false";
defparam \AUDIO_WCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \HDMI_I2C_SCL~input (
	.i(HDMI_I2C_SCL),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\HDMI_I2C_SCL~input_o ));
// synopsys translate_off
defparam \HDMI_I2C_SCL~input .bus_hold = "false";
defparam \HDMI_I2C_SCL~input .listen_to_nsleep_signal = "false";
defparam \HDMI_I2C_SCL~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N8
fiftyfivenm_io_ibuf \HDMI_I2C_SDA~input (
	.i(HDMI_I2C_SDA),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\HDMI_I2C_SDA~input_o ));
// synopsys translate_off
defparam \HDMI_I2C_SDA~input .bus_hold = "false";
defparam \HDMI_I2C_SDA~input .listen_to_nsleep_signal = "false";
defparam \HDMI_I2C_SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N22
fiftyfivenm_io_ibuf \HDMI_I2S[0]~input (
	.i(HDMI_I2S[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\HDMI_I2S[0]~input_o ));
// synopsys translate_off
defparam \HDMI_I2S[0]~input .bus_hold = "false";
defparam \HDMI_I2S[0]~input .listen_to_nsleep_signal = "false";
defparam \HDMI_I2S[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N8
fiftyfivenm_io_ibuf \HDMI_I2S[1]~input (
	.i(HDMI_I2S[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\HDMI_I2S[1]~input_o ));
// synopsys translate_off
defparam \HDMI_I2S[1]~input .bus_hold = "false";
defparam \HDMI_I2S[1]~input .listen_to_nsleep_signal = "false";
defparam \HDMI_I2S[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N1
fiftyfivenm_io_ibuf \HDMI_I2S[2]~input (
	.i(HDMI_I2S[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\HDMI_I2S[2]~input_o ));
// synopsys translate_off
defparam \HDMI_I2S[2]~input .bus_hold = "false";
defparam \HDMI_I2S[2]~input .listen_to_nsleep_signal = "false";
defparam \HDMI_I2S[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y54_N29
fiftyfivenm_io_ibuf \HDMI_I2S[3]~input (
	.i(HDMI_I2S[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\HDMI_I2S[3]~input_o ));
// synopsys translate_off
defparam \HDMI_I2S[3]~input .bus_hold = "false";
defparam \HDMI_I2S[3]~input .listen_to_nsleep_signal = "false";
defparam \HDMI_I2S[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N15
fiftyfivenm_io_ibuf \HDMI_LRCLK~input (
	.i(HDMI_LRCLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\HDMI_LRCLK~input_o ));
// synopsys translate_off
defparam \HDMI_LRCLK~input .bus_hold = "false";
defparam \HDMI_LRCLK~input .listen_to_nsleep_signal = "false";
defparam \HDMI_LRCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N29
fiftyfivenm_io_ibuf \HDMI_MCLK~input (
	.i(HDMI_MCLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\HDMI_MCLK~input_o ));
// synopsys translate_off
defparam \HDMI_MCLK~input .bus_hold = "false";
defparam \HDMI_MCLK~input .listen_to_nsleep_signal = "false";
defparam \HDMI_MCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \HDMI_SCLK~input (
	.i(HDMI_SCLK),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\HDMI_SCLK~input_o ));
// synopsys translate_off
defparam \HDMI_SCLK~input .bus_hold = "false";
defparam \HDMI_SCLK~input .listen_to_nsleep_signal = "false";
defparam \HDMI_SCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y18_N8
fiftyfivenm_io_ibuf \SD_CMD~input (
	.i(SD_CMD),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SD_CMD~input_o ));
// synopsys translate_off
defparam \SD_CMD~input .bus_hold = "false";
defparam \SD_CMD~input .listen_to_nsleep_signal = "false";
defparam \SD_CMD~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y21_N22
fiftyfivenm_io_ibuf \SD_D123_DIR~input (
	.i(SD_D123_DIR),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SD_D123_DIR~input_o ));
// synopsys translate_off
defparam \SD_D123_DIR~input .bus_hold = "false";
defparam \SD_D123_DIR~input .listen_to_nsleep_signal = "false";
defparam \SD_D123_DIR~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y24_N23
fiftyfivenm_io_ibuf \SD_DAT[0]~input (
	.i(SD_DAT[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SD_DAT[0]~input_o ));
// synopsys translate_off
defparam \SD_DAT[0]~input .bus_hold = "false";
defparam \SD_DAT[0]~input .listen_to_nsleep_signal = "false";
defparam \SD_DAT[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y20_N15
fiftyfivenm_io_ibuf \SD_DAT[1]~input (
	.i(SD_DAT[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SD_DAT[1]~input_o ));
// synopsys translate_off
defparam \SD_DAT[1]~input .bus_hold = "false";
defparam \SD_DAT[1]~input .listen_to_nsleep_signal = "false";
defparam \SD_DAT[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y20_N23
fiftyfivenm_io_ibuf \SD_DAT[2]~input (
	.i(SD_DAT[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SD_DAT[2]~input_o ));
// synopsys translate_off
defparam \SD_DAT[2]~input .bus_hold = "false";
defparam \SD_DAT[2]~input .listen_to_nsleep_signal = "false";
defparam \SD_DAT[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y20_N1
fiftyfivenm_io_ibuf \SD_DAT[3]~input (
	.i(SD_DAT[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SD_DAT[3]~input_o ));
// synopsys translate_off
defparam \SD_DAT[3]~input .bus_hold = "false";
defparam \SD_DAT[3]~input .listen_to_nsleep_signal = "false";
defparam \SD_DAT[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N22
fiftyfivenm_io_ibuf \USB_DATA[0]~input (
	.i(USB_DATA[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\USB_DATA[0]~input_o ));
// synopsys translate_off
defparam \USB_DATA[0]~input .bus_hold = "false";
defparam \USB_DATA[0]~input .listen_to_nsleep_signal = "false";
defparam \USB_DATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N15
fiftyfivenm_io_ibuf \USB_DATA[1]~input (
	.i(USB_DATA[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\USB_DATA[1]~input_o ));
// synopsys translate_off
defparam \USB_DATA[1]~input .bus_hold = "false";
defparam \USB_DATA[1]~input .listen_to_nsleep_signal = "false";
defparam \USB_DATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N1
fiftyfivenm_io_ibuf \USB_DATA[2]~input (
	.i(USB_DATA[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\USB_DATA[2]~input_o ));
// synopsys translate_off
defparam \USB_DATA[2]~input .bus_hold = "false";
defparam \USB_DATA[2]~input .listen_to_nsleep_signal = "false";
defparam \USB_DATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y54_N22
fiftyfivenm_io_ibuf \USB_DATA[3]~input (
	.i(USB_DATA[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\USB_DATA[3]~input_o ));
// synopsys translate_off
defparam \USB_DATA[3]~input .bus_hold = "false";
defparam \USB_DATA[3]~input .listen_to_nsleep_signal = "false";
defparam \USB_DATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y54_N22
fiftyfivenm_io_ibuf \USB_DATA[4]~input (
	.i(USB_DATA[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\USB_DATA[4]~input_o ));
// synopsys translate_off
defparam \USB_DATA[4]~input .bus_hold = "false";
defparam \USB_DATA[4]~input .listen_to_nsleep_signal = "false";
defparam \USB_DATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y54_N15
fiftyfivenm_io_ibuf \USB_DATA[5]~input (
	.i(USB_DATA[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\USB_DATA[5]~input_o ));
// synopsys translate_off
defparam \USB_DATA[5]~input .bus_hold = "false";
defparam \USB_DATA[5]~input .listen_to_nsleep_signal = "false";
defparam \USB_DATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y54_N8
fiftyfivenm_io_ibuf \USB_DATA[6]~input (
	.i(USB_DATA[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\USB_DATA[6]~input_o ));
// synopsys translate_off
defparam \USB_DATA[6]~input .bus_hold = "false";
defparam \USB_DATA[6]~input .listen_to_nsleep_signal = "false";
defparam \USB_DATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \USB_DATA[7]~input (
	.i(USB_DATA[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\USB_DATA[7]~input_o ));
// synopsys translate_off
defparam \USB_DATA[7]~input .bus_hold = "false";
defparam \USB_DATA[7]~input .listen_to_nsleep_signal = "false";
defparam \USB_DATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
fiftyfivenm_io_ibuf \GPIO0_D[32]~input (
	.i(GPIO0_D[32]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO0_D[32]~input_o ));
// synopsys translate_off
defparam \GPIO0_D[32]~input .bus_hold = "false";
defparam \GPIO0_D[32]~input .listen_to_nsleep_signal = "false";
defparam \GPIO0_D[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N1
fiftyfivenm_io_ibuf \GPIO0_D[33]~input (
	.i(GPIO0_D[33]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO0_D[33]~input_o ));
// synopsys translate_off
defparam \GPIO0_D[33]~input .bus_hold = "false";
defparam \GPIO0_D[33]~input .listen_to_nsleep_signal = "false";
defparam \GPIO0_D[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X46_Y0_N8
fiftyfivenm_io_ibuf \GPIO0_D[34]~input (
	.i(GPIO0_D[34]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO0_D[34]~input_o ));
// synopsys translate_off
defparam \GPIO0_D[34]~input .bus_hold = "false";
defparam \GPIO0_D[34]~input .listen_to_nsleep_signal = "false";
defparam \GPIO0_D[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N8
fiftyfivenm_io_ibuf \GPIO0_D[35]~input (
	.i(GPIO0_D[35]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO0_D[35]~input_o ));
// synopsys translate_off
defparam \GPIO0_D[35]~input .bus_hold = "false";
defparam \GPIO0_D[35]~input .listen_to_nsleep_signal = "false";
defparam \GPIO0_D[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N22
fiftyfivenm_io_ibuf \GPIO0_D[36]~input (
	.i(GPIO0_D[36]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO0_D[36]~input_o ));
// synopsys translate_off
defparam \GPIO0_D[36]~input .bus_hold = "false";
defparam \GPIO0_D[36]~input .listen_to_nsleep_signal = "false";
defparam \GPIO0_D[36]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N29
fiftyfivenm_io_ibuf \GPIO0_D[37]~input (
	.i(GPIO0_D[37]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO0_D[37]~input_o ));
// synopsys translate_off
defparam \GPIO0_D[37]~input .bus_hold = "false";
defparam \GPIO0_D[37]~input .listen_to_nsleep_signal = "false";
defparam \GPIO0_D[37]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N29
fiftyfivenm_io_ibuf \GPIO0_D[38]~input (
	.i(GPIO0_D[38]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO0_D[38]~input_o ));
// synopsys translate_off
defparam \GPIO0_D[38]~input .bus_hold = "false";
defparam \GPIO0_D[38]~input .listen_to_nsleep_signal = "false";
defparam \GPIO0_D[38]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N15
fiftyfivenm_io_ibuf \GPIO0_D[39]~input (
	.i(GPIO0_D[39]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO0_D[39]~input_o ));
// synopsys translate_off
defparam \GPIO0_D[39]~input .bus_hold = "false";
defparam \GPIO0_D[39]~input .listen_to_nsleep_signal = "false";
defparam \GPIO0_D[39]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N22
fiftyfivenm_io_ibuf \GPIO0_D[40]~input (
	.i(GPIO0_D[40]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO0_D[40]~input_o ));
// synopsys translate_off
defparam \GPIO0_D[40]~input .bus_hold = "false";
defparam \GPIO0_D[40]~input .listen_to_nsleep_signal = "false";
defparam \GPIO0_D[40]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N22
fiftyfivenm_io_ibuf \GPIO0_D[41]~input (
	.i(GPIO0_D[41]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO0_D[41]~input_o ));
// synopsys translate_off
defparam \GPIO0_D[41]~input .bus_hold = "false";
defparam \GPIO0_D[41]~input .listen_to_nsleep_signal = "false";
defparam \GPIO0_D[41]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N22
fiftyfivenm_io_ibuf \GPIO0_D[42]~input (
	.i(GPIO0_D[42]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO0_D[42]~input_o ));
// synopsys translate_off
defparam \GPIO0_D[42]~input .bus_hold = "false";
defparam \GPIO0_D[42]~input .listen_to_nsleep_signal = "false";
defparam \GPIO0_D[42]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N1
fiftyfivenm_io_ibuf \GPIO0_D[43]~input (
	.i(GPIO0_D[43]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO0_D[43]~input_o ));
// synopsys translate_off
defparam \GPIO0_D[43]~input .bus_hold = "false";
defparam \GPIO0_D[43]~input .listen_to_nsleep_signal = "false";
defparam \GPIO0_D[43]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N1
fiftyfivenm_io_ibuf \GPIO1_D[0]~input (
	.i(GPIO1_D[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[0]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[0]~input .bus_hold = "false";
defparam \GPIO1_D[0]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N29
fiftyfivenm_io_ibuf \GPIO1_D[2]~input (
	.i(GPIO1_D[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[2]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[2]~input .bus_hold = "false";
defparam \GPIO1_D[2]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N8
fiftyfivenm_io_ibuf \GPIO1_D[3]~input (
	.i(GPIO1_D[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[3]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[3]~input .bus_hold = "false";
defparam \GPIO1_D[3]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X24_Y0_N1
fiftyfivenm_io_ibuf \GPIO1_D[4]~input (
	.i(GPIO1_D[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[4]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[4]~input .bus_hold = "false";
defparam \GPIO1_D[4]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N15
fiftyfivenm_io_ibuf \GPIO1_D[5]~input (
	.i(GPIO1_D[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[5]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[5]~input .bus_hold = "false";
defparam \GPIO1_D[5]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N8
fiftyfivenm_io_ibuf \GPIO1_D[6]~input (
	.i(GPIO1_D[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[6]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[6]~input .bus_hold = "false";
defparam \GPIO1_D[6]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N22
fiftyfivenm_io_ibuf \GPIO1_D[7]~input (
	.i(GPIO1_D[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[7]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[7]~input .bus_hold = "false";
defparam \GPIO1_D[7]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N1
fiftyfivenm_io_ibuf \GPIO1_D[8]~input (
	.i(GPIO1_D[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[8]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[8]~input .bus_hold = "false";
defparam \GPIO1_D[8]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N1
fiftyfivenm_io_ibuf \GPIO1_D[9]~input (
	.i(GPIO1_D[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[9]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[9]~input .bus_hold = "false";
defparam \GPIO1_D[9]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N8
fiftyfivenm_io_ibuf \GPIO1_D[10]~input (
	.i(GPIO1_D[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[10]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[10]~input .bus_hold = "false";
defparam \GPIO1_D[10]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N15
fiftyfivenm_io_ibuf \GPIO1_D[11]~input (
	.i(GPIO1_D[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[11]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[11]~input .bus_hold = "false";
defparam \GPIO1_D[11]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X29_Y0_N22
fiftyfivenm_io_ibuf \GPIO1_D[12]~input (
	.i(GPIO1_D[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[12]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[12]~input .bus_hold = "false";
defparam \GPIO1_D[12]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N8
fiftyfivenm_io_ibuf \GPIO1_D[13]~input (
	.i(GPIO1_D[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[13]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[13]~input .bus_hold = "false";
defparam \GPIO1_D[13]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X31_Y0_N22
fiftyfivenm_io_ibuf \GPIO1_D[14]~input (
	.i(GPIO1_D[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[14]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[14]~input .bus_hold = "false";
defparam \GPIO1_D[14]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
fiftyfivenm_io_ibuf \GPIO1_D[15]~input (
	.i(GPIO1_D[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[15]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[15]~input .bus_hold = "false";
defparam \GPIO1_D[15]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
fiftyfivenm_io_ibuf \GPIO1_D[16]~input (
	.i(GPIO1_D[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[16]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[16]~input .bus_hold = "false";
defparam \GPIO1_D[16]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
fiftyfivenm_io_ibuf \GPIO1_D[17]~input (
	.i(GPIO1_D[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[17]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[17]~input .bus_hold = "false";
defparam \GPIO1_D[17]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N29
fiftyfivenm_io_ibuf \GPIO1_D[18]~input (
	.i(GPIO1_D[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[18]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[18]~input .bus_hold = "false";
defparam \GPIO1_D[18]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N15
fiftyfivenm_io_ibuf \GPIO1_D[19]~input (
	.i(GPIO1_D[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[19]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[19]~input .bus_hold = "false";
defparam \GPIO1_D[19]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N22
fiftyfivenm_io_ibuf \GPIO1_D[20]~input (
	.i(GPIO1_D[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[20]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[20]~input .bus_hold = "false";
defparam \GPIO1_D[20]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N1
fiftyfivenm_io_ibuf \GPIO1_D[21]~input (
	.i(GPIO1_D[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[21]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[21]~input .bus_hold = "false";
defparam \GPIO1_D[21]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
fiftyfivenm_io_ibuf \GPIO1_D[22]~input (
	.i(GPIO1_D[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[22]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[22]~input .bus_hold = "false";
defparam \GPIO1_D[22]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X20_Y0_N29
fiftyfivenm_io_ibuf \GPIO1_D[1]~input (
	.i(GPIO1_D[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\GPIO1_D[1]~input_o ));
// synopsys translate_off
defparam \GPIO1_D[1]~input .bus_hold = "false";
defparam \GPIO1_D[1]~input .listen_to_nsleep_signal = "false";
defparam \GPIO1_D[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N15
fiftyfivenm_io_ibuf \AD[0]~input (
	.i(AD[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[0]~input_o ));
// synopsys translate_off
defparam \AD[0]~input .bus_hold = "false";
defparam \AD[0]~input .listen_to_nsleep_signal = "false";
defparam \AD[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N29
fiftyfivenm_io_ibuf \AD[1]~input (
	.i(AD[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[1]~input_o ));
// synopsys translate_off
defparam \AD[1]~input .bus_hold = "false";
defparam \AD[1]~input .listen_to_nsleep_signal = "false";
defparam \AD[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N22
fiftyfivenm_io_ibuf \AD[2]~input (
	.i(AD[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[2]~input_o ));
// synopsys translate_off
defparam \AD[2]~input .bus_hold = "false";
defparam \AD[2]~input .listen_to_nsleep_signal = "false";
defparam \AD[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N8
fiftyfivenm_io_ibuf \AD[3]~input (
	.i(AD[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[3]~input_o ));
// synopsys translate_off
defparam \AD[3]~input .bus_hold = "false";
defparam \AD[3]~input .listen_to_nsleep_signal = "false";
defparam \AD[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N15
fiftyfivenm_io_ibuf \AD[4]~input (
	.i(AD[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[4]~input_o ));
// synopsys translate_off
defparam \AD[4]~input .bus_hold = "false";
defparam \AD[4]~input .listen_to_nsleep_signal = "false";
defparam \AD[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N15
fiftyfivenm_io_ibuf \AD[5]~input (
	.i(AD[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[5]~input_o ));
// synopsys translate_off
defparam \AD[5]~input .bus_hold = "false";
defparam \AD[5]~input .listen_to_nsleep_signal = "false";
defparam \AD[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N8
fiftyfivenm_io_ibuf \AD[6]~input (
	.i(AD[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[6]~input_o ));
// synopsys translate_off
defparam \AD[6]~input .bus_hold = "false";
defparam \AD[6]~input .listen_to_nsleep_signal = "false";
defparam \AD[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N1
fiftyfivenm_io_ibuf \AD[7]~input (
	.i(AD[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[7]~input_o ));
// synopsys translate_off
defparam \AD[7]~input .bus_hold = "false";
defparam \AD[7]~input .listen_to_nsleep_signal = "false";
defparam \AD[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N29
fiftyfivenm_io_ibuf \AD[8]~input (
	.i(AD[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[8]~input_o ));
// synopsys translate_off
defparam \AD[8]~input .bus_hold = "false";
defparam \AD[8]~input .listen_to_nsleep_signal = "false";
defparam \AD[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y0_N22
fiftyfivenm_io_ibuf \AD[9]~input (
	.i(AD[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[9]~input_o ));
// synopsys translate_off
defparam \AD[9]~input .bus_hold = "false";
defparam \AD[9]~input .listen_to_nsleep_signal = "false";
defparam \AD[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N29
fiftyfivenm_io_ibuf \AD[10]~input (
	.i(AD[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[10]~input_o ));
// synopsys translate_off
defparam \AD[10]~input .bus_hold = "false";
defparam \AD[10]~input .listen_to_nsleep_signal = "false";
defparam \AD[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N8
fiftyfivenm_io_ibuf \AD[11]~input (
	.i(AD[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[11]~input_o ));
// synopsys translate_off
defparam \AD[11]~input .bus_hold = "false";
defparam \AD[11]~input .listen_to_nsleep_signal = "false";
defparam \AD[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N29
fiftyfivenm_io_ibuf \AD[12]~input (
	.i(AD[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[12]~input_o ));
// synopsys translate_off
defparam \AD[12]~input .bus_hold = "false";
defparam \AD[12]~input .listen_to_nsleep_signal = "false";
defparam \AD[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
fiftyfivenm_io_ibuf \AD[13]~input (
	.i(AD[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[13]~input_o ));
// synopsys translate_off
defparam \AD[13]~input .bus_hold = "false";
defparam \AD[13]~input .listen_to_nsleep_signal = "false";
defparam \AD[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N15
fiftyfivenm_io_ibuf \AD[14]~input (
	.i(AD[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[14]~input_o ));
// synopsys translate_off
defparam \AD[14]~input .bus_hold = "false";
defparam \AD[14]~input .listen_to_nsleep_signal = "false";
defparam \AD[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N15
fiftyfivenm_io_ibuf \AD[15]~input (
	.i(AD[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[15]~input_o ));
// synopsys translate_off
defparam \AD[15]~input .bus_hold = "false";
defparam \AD[15]~input .listen_to_nsleep_signal = "false";
defparam \AD[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
fiftyfivenm_io_ibuf \AD[16]~input (
	.i(AD[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[16]~input_o ));
// synopsys translate_off
defparam \AD[16]~input .bus_hold = "false";
defparam \AD[16]~input .listen_to_nsleep_signal = "false";
defparam \AD[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N1
fiftyfivenm_io_ibuf \AD[17]~input (
	.i(AD[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[17]~input_o ));
// synopsys translate_off
defparam \AD[17]~input .bus_hold = "false";
defparam \AD[17]~input .listen_to_nsleep_signal = "false";
defparam \AD[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N8
fiftyfivenm_io_ibuf \AD[18]~input (
	.i(AD[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[18]~input_o ));
// synopsys translate_off
defparam \AD[18]~input .bus_hold = "false";
defparam \AD[18]~input .listen_to_nsleep_signal = "false";
defparam \AD[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N22
fiftyfivenm_io_ibuf \AD[19]~input (
	.i(AD[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[19]~input_o ));
// synopsys translate_off
defparam \AD[19]~input .bus_hold = "false";
defparam \AD[19]~input .listen_to_nsleep_signal = "false";
defparam \AD[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N8
fiftyfivenm_io_ibuf \AD[20]~input (
	.i(AD[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[20]~input_o ));
// synopsys translate_off
defparam \AD[20]~input .bus_hold = "false";
defparam \AD[20]~input .listen_to_nsleep_signal = "false";
defparam \AD[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y0_N8
fiftyfivenm_io_ibuf \AD[21]~input (
	.i(AD[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[21]~input_o ));
// synopsys translate_off
defparam \AD[21]~input .bus_hold = "false";
defparam \AD[21]~input .listen_to_nsleep_signal = "false";
defparam \AD[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y0_N8
fiftyfivenm_io_ibuf \AD[22]~input (
	.i(AD[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[22]~input_o ));
// synopsys translate_off
defparam \AD[22]~input .bus_hold = "false";
defparam \AD[22]~input .listen_to_nsleep_signal = "false";
defparam \AD[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N15
fiftyfivenm_io_ibuf \AD[23]~input (
	.i(AD[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\AD[23]~input_o ));
// synopsys translate_off
defparam \AD[23]~input .bus_hold = "false";
defparam \AD[23]~input .listen_to_nsleep_signal = "false";
defparam \AD[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign LED[0] = \LED[0]~output_o ;

assign LED[1] = \LED[1]~output_o ;

assign LED[2] = \LED[2]~output_o ;

assign LED[3] = \LED[3]~output_o ;

assign LED[4] = \LED[4]~output_o ;

assign LED[5] = \LED[5]~output_o ;

assign LED[6] = \LED[6]~output_o ;

assign LED[7] = \LED[7]~output_o ;

assign AUDIO_DIN_MFP1 = \AUDIO_DIN_MFP1~output_o ;

assign AUDIO_MCLK = \AUDIO_MCLK~output_o ;

assign AUDIO_SCL_SS_n = \AUDIO_SCL_SS_n~output_o ;

assign AUDIO_SCLK_MFP3 = \AUDIO_SCLK_MFP3~output_o ;

assign AUDIO_SPI_SELECT = \AUDIO_SPI_SELECT~output_o ;

assign HDMI_TX_CLK = \HDMI_TX_CLK~output_o ;

assign HDMI_TX_D[0] = \HDMI_TX_D[0]~output_o ;

assign HDMI_TX_D[1] = \HDMI_TX_D[1]~output_o ;

assign HDMI_TX_D[2] = \HDMI_TX_D[2]~output_o ;

assign HDMI_TX_D[3] = \HDMI_TX_D[3]~output_o ;

assign HDMI_TX_D[4] = \HDMI_TX_D[4]~output_o ;

assign HDMI_TX_D[5] = \HDMI_TX_D[5]~output_o ;

assign HDMI_TX_D[6] = \HDMI_TX_D[6]~output_o ;

assign HDMI_TX_D[7] = \HDMI_TX_D[7]~output_o ;

assign HDMI_TX_D[8] = \HDMI_TX_D[8]~output_o ;

assign HDMI_TX_D[9] = \HDMI_TX_D[9]~output_o ;

assign HDMI_TX_D[10] = \HDMI_TX_D[10]~output_o ;

assign HDMI_TX_D[11] = \HDMI_TX_D[11]~output_o ;

assign HDMI_TX_D[12] = \HDMI_TX_D[12]~output_o ;

assign HDMI_TX_D[13] = \HDMI_TX_D[13]~output_o ;

assign HDMI_TX_D[14] = \HDMI_TX_D[14]~output_o ;

assign HDMI_TX_D[15] = \HDMI_TX_D[15]~output_o ;

assign HDMI_TX_D[16] = \HDMI_TX_D[16]~output_o ;

assign HDMI_TX_D[17] = \HDMI_TX_D[17]~output_o ;

assign HDMI_TX_D[18] = \HDMI_TX_D[18]~output_o ;

assign HDMI_TX_D[19] = \HDMI_TX_D[19]~output_o ;

assign HDMI_TX_D[20] = \HDMI_TX_D[20]~output_o ;

assign HDMI_TX_D[21] = \HDMI_TX_D[21]~output_o ;

assign HDMI_TX_D[22] = \HDMI_TX_D[22]~output_o ;

assign HDMI_TX_D[23] = \HDMI_TX_D[23]~output_o ;

assign HDMI_TX_DE = \HDMI_TX_DE~output_o ;

assign HDMI_TX_HS = \HDMI_TX_HS~output_o ;

assign HDMI_TX_VS = \HDMI_TX_VS~output_o ;

assign SD_CLK = \SD_CLK~output_o ;

assign SD_CMD_DIR = \SD_CMD_DIR~output_o ;

assign SD_D0_DIR = \SD_D0_DIR~output_o ;

assign SD_SEL = \SD_SEL~output_o ;

assign USB_CS = \USB_CS~output_o ;

assign USB_RESET_n = \USB_RESET_n~output_o ;

assign USB_STP = \USB_STP~output_o ;

assign nWR = \nWR~output_o ;

assign CLK_GBA = \CLK_GBA~output_o ;

assign nRD = \nRD~output_o ;

assign nCS = \nCS~output_o ;

assign nCS2 = \nCS2~output_o ;

assign CAP_SENSE_I2C_SCL = \CAP_SENSE_I2C_SCL~output_o ;

assign CAP_SENSE_I2C_SDA = \CAP_SENSE_I2C_SDA~output_o ;

assign AUDIO_BCLK = \AUDIO_BCLK~output_o ;

assign AUDIO_GPIO_MFP5 = \AUDIO_GPIO_MFP5~output_o ;

assign AUDIO_RESET_n = \AUDIO_RESET_n~output_o ;

assign AUDIO_SDA_MOSI = \AUDIO_SDA_MOSI~output_o ;

assign AUDIO_WCLK = \AUDIO_WCLK~output_o ;

assign HDMI_I2C_SCL = \HDMI_I2C_SCL~output_o ;

assign HDMI_I2C_SDA = \HDMI_I2C_SDA~output_o ;

assign HDMI_I2S[0] = \HDMI_I2S[0]~output_o ;

assign HDMI_I2S[1] = \HDMI_I2S[1]~output_o ;

assign HDMI_I2S[2] = \HDMI_I2S[2]~output_o ;

assign HDMI_I2S[3] = \HDMI_I2S[3]~output_o ;

assign HDMI_LRCLK = \HDMI_LRCLK~output_o ;

assign HDMI_MCLK = \HDMI_MCLK~output_o ;

assign HDMI_SCLK = \HDMI_SCLK~output_o ;

assign SD_CMD = \SD_CMD~output_o ;

assign SD_D123_DIR = \SD_D123_DIR~output_o ;

assign SD_DAT[0] = \SD_DAT[0]~output_o ;

assign SD_DAT[1] = \SD_DAT[1]~output_o ;

assign SD_DAT[2] = \SD_DAT[2]~output_o ;

assign SD_DAT[3] = \SD_DAT[3]~output_o ;

assign USB_DATA[0] = \USB_DATA[0]~output_o ;

assign USB_DATA[1] = \USB_DATA[1]~output_o ;

assign USB_DATA[2] = \USB_DATA[2]~output_o ;

assign USB_DATA[3] = \USB_DATA[3]~output_o ;

assign USB_DATA[4] = \USB_DATA[4]~output_o ;

assign USB_DATA[5] = \USB_DATA[5]~output_o ;

assign USB_DATA[6] = \USB_DATA[6]~output_o ;

assign USB_DATA[7] = \USB_DATA[7]~output_o ;

assign GPIO0_D[32] = \GPIO0_D[32]~output_o ;

assign GPIO0_D[33] = \GPIO0_D[33]~output_o ;

assign GPIO0_D[34] = \GPIO0_D[34]~output_o ;

assign GPIO0_D[35] = \GPIO0_D[35]~output_o ;

assign GPIO0_D[36] = \GPIO0_D[36]~output_o ;

assign GPIO0_D[37] = \GPIO0_D[37]~output_o ;

assign GPIO0_D[38] = \GPIO0_D[38]~output_o ;

assign GPIO0_D[39] = \GPIO0_D[39]~output_o ;

assign GPIO0_D[40] = \GPIO0_D[40]~output_o ;

assign GPIO0_D[41] = \GPIO0_D[41]~output_o ;

assign GPIO0_D[42] = \GPIO0_D[42]~output_o ;

assign GPIO0_D[43] = \GPIO0_D[43]~output_o ;

assign GPIO1_D[0] = \GPIO1_D[0]~output_o ;

assign GPIO1_D[2] = \GPIO1_D[2]~output_o ;

assign GPIO1_D[3] = \GPIO1_D[3]~output_o ;

assign GPIO1_D[4] = \GPIO1_D[4]~output_o ;

assign GPIO1_D[5] = \GPIO1_D[5]~output_o ;

assign GPIO1_D[6] = \GPIO1_D[6]~output_o ;

assign GPIO1_D[7] = \GPIO1_D[7]~output_o ;

assign GPIO1_D[8] = \GPIO1_D[8]~output_o ;

assign GPIO1_D[9] = \GPIO1_D[9]~output_o ;

assign GPIO1_D[10] = \GPIO1_D[10]~output_o ;

assign GPIO1_D[11] = \GPIO1_D[11]~output_o ;

assign GPIO1_D[12] = \GPIO1_D[12]~output_o ;

assign GPIO1_D[13] = \GPIO1_D[13]~output_o ;

assign GPIO1_D[14] = \GPIO1_D[14]~output_o ;

assign GPIO1_D[15] = \GPIO1_D[15]~output_o ;

assign GPIO1_D[16] = \GPIO1_D[16]~output_o ;

assign GPIO1_D[17] = \GPIO1_D[17]~output_o ;

assign GPIO1_D[18] = \GPIO1_D[18]~output_o ;

assign GPIO1_D[19] = \GPIO1_D[19]~output_o ;

assign GPIO1_D[20] = \GPIO1_D[20]~output_o ;

assign GPIO1_D[21] = \GPIO1_D[21]~output_o ;

assign GPIO1_D[22] = \GPIO1_D[22]~output_o ;

assign GPIO1_D[1] = \GPIO1_D[1]~output_o ;

assign AD[0] = \AD[0]~output_o ;

assign AD[1] = \AD[1]~output_o ;

assign AD[2] = \AD[2]~output_o ;

assign AD[3] = \AD[3]~output_o ;

assign AD[4] = \AD[4]~output_o ;

assign AD[5] = \AD[5]~output_o ;

assign AD[6] = \AD[6]~output_o ;

assign AD[7] = \AD[7]~output_o ;

assign AD[8] = \AD[8]~output_o ;

assign AD[9] = \AD[9]~output_o ;

assign AD[10] = \AD[10]~output_o ;

assign AD[11] = \AD[11]~output_o ;

assign AD[12] = \AD[12]~output_o ;

assign AD[13] = \AD[13]~output_o ;

assign AD[14] = \AD[14]~output_o ;

assign AD[15] = \AD[15]~output_o ;

assign AD[16] = \AD[16]~output_o ;

assign AD[17] = \AD[17]~output_o ;

assign AD[18] = \AD[18]~output_o ;

assign AD[19] = \AD[19]~output_o ;

assign AD[20] = \AD[20]~output_o ;

assign AD[21] = \AD[21]~output_o ;

assign AD[22] = \AD[22]~output_o ;

assign AD[23] = \AD[23]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;


endmodule
