Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Wed Dec  6 11:10:58 2023
| Host         : Mikkel-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file flightController_timing_summary_routed.rpt -pb flightController_timing_summary_routed.pb -rpx flightController_timing_summary_routed.rpx -warn_on_violation
| Design       : flightController
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3845)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7721)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3845)
---------------------------
 There are 3845 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7721)
---------------------------------------------------
 There are 7721 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 7696          inf        0.000                      0                 7696           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7696 Endpoints
Min Delay          7696 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.301ns  (logic 12.540ns (23.976%)  route 39.761ns (76.024%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT3=3 LUT4=6 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-14]/C
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  DIST_MATRIX/matrixReloaded/data1_reg[-14]/Q
                         net (fo=30, routed)          1.939     2.457    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[9]
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.152     2.609 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           0.828     3.436    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I4_O)        0.326     3.762 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          0.965     4.728    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I1_O)        0.124     4.852 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0/O
                         net (fo=14, routed)          0.817     5.669    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0_n_0
    SLICE_X37Y80         LUT5 (Prop_lut5_I4_O)        0.150     5.819 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0/O
                         net (fo=27, routed)          0.894     6.713    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0_n_0
    SLICE_X36Y81         LUT3 (Prop_lut3_I1_O)        0.326     7.039 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.396     8.435    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I0_O)        0.124     8.559 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0/O
                         net (fo=2, routed)           1.399     9.958    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0_n_0
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.082 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0/O
                         net (fo=1, routed)           0.667    10.749    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.873 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0/O
                         net (fo=2, routed)           0.767    11.640    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0_n_0
    SLICE_X54Y82         LUT3 (Prop_lut3_I0_O)        0.124    11.764 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_33__0/O
                         net (fo=1, routed)           0.544    12.308    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[8]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    16.344 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.346    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    17.864 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          2.760    20.623    DIST_MATRIX/matrixReloaded/fpuCalculations/l102_in
    SLICE_X43Y91         LUT2 (Prop_lut2_I1_O)        0.149    20.772 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.137    21.910    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I3_O)        0.332    22.242 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          1.287    23.528    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.124    23.652 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          1.163    24.815    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.124    24.939 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           1.174    26.113    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.152    26.265 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.611    26.876    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I3_O)        0.326    27.202 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           0.722    27.924    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.124    28.048 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.048    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.598 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.598    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.820 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.104    29.924    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.327    30.251 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.154    30.405    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.326    30.731 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.579    31.310    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.124    31.434 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          0.826    32.260    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124    32.384 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          5.288    37.672    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X58Y94         LUT4 (Prop_lut4_I2_O)        0.124    37.796 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__24_i_2__0/O
                         net (fo=110, routed)         3.193    40.989    DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__24_i_2__0_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I2_O)        0.124    41.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_917__0/O
                         net (fo=1, routed)           0.543    41.657    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_917__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.183 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_488/CO[3]
                         net (fo=1, routed)           1.648    43.830    DIST_MATRIX/matrixReloaded/fpuCalculations/orx11_in
    SLICE_X54Y94         LUT4 (Prop_lut4_I0_O)        0.124    43.954 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_222__0/O
                         net (fo=1, routed)           0.670    44.624    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_222__0_n_0
    SLICE_X54Y94         LUT5 (Prop_lut5_I4_O)        0.124    44.748 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_131__0/O
                         net (fo=1, routed)           0.452    45.200    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_131__0_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I5_O)        0.124    45.324 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_82__0/O
                         net (fo=1, routed)           0.829    46.153    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_82__0_n_0
    SLICE_X52Y93         LUT4 (Prop_lut4_I2_O)        0.124    46.277 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.895    47.172    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I1_O)        0.124    47.296 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           0.836    48.132    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I3_O)        0.124    48.256 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.163    49.419    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I1_O)        0.124    49.543 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.420    50.963    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I2_O)        0.124    51.087 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-22]_i_2__0/O
                         net (fo=1, routed)           1.090    52.177    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-22]_i_2__0_n_0
    SLICE_X30Y89         LUT5 (Prop_lut5_I0_O)        0.124    52.301 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-22]_i_1__0/O
                         net (fo=1, routed)           0.000    52.301    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-22]_i_1__0_n_0
    SLICE_X30Y89         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.227ns  (logic 12.540ns (24.010%)  route 39.687ns (75.990%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT3=3 LUT4=6 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-14]/C
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  DIST_MATRIX/matrixReloaded/data1_reg[-14]/Q
                         net (fo=30, routed)          1.939     2.457    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[9]
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.152     2.609 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           0.828     3.436    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I4_O)        0.326     3.762 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          0.965     4.728    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I1_O)        0.124     4.852 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0/O
                         net (fo=14, routed)          0.817     5.669    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0_n_0
    SLICE_X37Y80         LUT5 (Prop_lut5_I4_O)        0.150     5.819 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0/O
                         net (fo=27, routed)          0.894     6.713    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0_n_0
    SLICE_X36Y81         LUT3 (Prop_lut3_I1_O)        0.326     7.039 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.396     8.435    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I0_O)        0.124     8.559 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0/O
                         net (fo=2, routed)           1.399     9.958    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0_n_0
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.082 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0/O
                         net (fo=1, routed)           0.667    10.749    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.873 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0/O
                         net (fo=2, routed)           0.767    11.640    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0_n_0
    SLICE_X54Y82         LUT3 (Prop_lut3_I0_O)        0.124    11.764 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_33__0/O
                         net (fo=1, routed)           0.544    12.308    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[8]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    16.344 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.346    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    17.864 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          2.760    20.623    DIST_MATRIX/matrixReloaded/fpuCalculations/l102_in
    SLICE_X43Y91         LUT2 (Prop_lut2_I1_O)        0.149    20.772 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.137    21.910    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I3_O)        0.332    22.242 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          1.287    23.528    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.124    23.652 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          1.163    24.815    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.124    24.939 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           1.174    26.113    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.152    26.265 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.611    26.876    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I3_O)        0.326    27.202 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           0.722    27.924    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.124    28.048 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.048    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.598 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.598    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.820 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.104    29.924    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.327    30.251 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.154    30.405    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.326    30.731 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.579    31.310    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.124    31.434 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          0.826    32.260    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124    32.384 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          5.288    37.672    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X58Y94         LUT4 (Prop_lut4_I2_O)        0.124    37.796 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__24_i_2__0/O
                         net (fo=110, routed)         3.193    40.989    DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__24_i_2__0_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I2_O)        0.124    41.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_917__0/O
                         net (fo=1, routed)           0.543    41.657    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_917__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.183 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_488/CO[3]
                         net (fo=1, routed)           1.648    43.830    DIST_MATRIX/matrixReloaded/fpuCalculations/orx11_in
    SLICE_X54Y94         LUT4 (Prop_lut4_I0_O)        0.124    43.954 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_222__0/O
                         net (fo=1, routed)           0.670    44.624    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_222__0_n_0
    SLICE_X54Y94         LUT5 (Prop_lut5_I4_O)        0.124    44.748 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_131__0/O
                         net (fo=1, routed)           0.452    45.200    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_131__0_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I5_O)        0.124    45.324 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_82__0/O
                         net (fo=1, routed)           0.829    46.153    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_82__0_n_0
    SLICE_X52Y93         LUT4 (Prop_lut4_I2_O)        0.124    46.277 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.895    47.172    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I1_O)        0.124    47.296 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           0.836    48.132    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I3_O)        0.124    48.256 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.163    49.419    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I1_O)        0.124    49.543 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.475    51.018    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X35Y91         LUT6 (Prop_lut6_I2_O)        0.124    51.142 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-18]_i_2__0/O
                         net (fo=1, routed)           0.961    52.103    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-18]_i_2__0_n_0
    SLICE_X31Y90         LUT5 (Prop_lut5_I0_O)        0.124    52.227 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-18]_i_1__0/O
                         net (fo=1, routed)           0.000    52.227    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-18]_i_1__0_n_0
    SLICE_X31Y90         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.157ns  (logic 12.540ns (24.043%)  route 39.617ns (75.957%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT3=3 LUT4=6 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-14]/C
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  DIST_MATRIX/matrixReloaded/data1_reg[-14]/Q
                         net (fo=30, routed)          1.939     2.457    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[9]
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.152     2.609 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           0.828     3.436    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I4_O)        0.326     3.762 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          0.965     4.728    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I1_O)        0.124     4.852 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0/O
                         net (fo=14, routed)          0.817     5.669    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0_n_0
    SLICE_X37Y80         LUT5 (Prop_lut5_I4_O)        0.150     5.819 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0/O
                         net (fo=27, routed)          0.894     6.713    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0_n_0
    SLICE_X36Y81         LUT3 (Prop_lut3_I1_O)        0.326     7.039 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.396     8.435    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I0_O)        0.124     8.559 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0/O
                         net (fo=2, routed)           1.399     9.958    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0_n_0
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.082 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0/O
                         net (fo=1, routed)           0.667    10.749    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.873 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0/O
                         net (fo=2, routed)           0.767    11.640    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0_n_0
    SLICE_X54Y82         LUT3 (Prop_lut3_I0_O)        0.124    11.764 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_33__0/O
                         net (fo=1, routed)           0.544    12.308    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[8]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    16.344 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.346    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    17.864 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          2.760    20.623    DIST_MATRIX/matrixReloaded/fpuCalculations/l102_in
    SLICE_X43Y91         LUT2 (Prop_lut2_I1_O)        0.149    20.772 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.137    21.910    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I3_O)        0.332    22.242 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          1.287    23.528    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.124    23.652 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          1.163    24.815    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.124    24.939 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           1.174    26.113    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.152    26.265 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.611    26.876    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I3_O)        0.326    27.202 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           0.722    27.924    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.124    28.048 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.048    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.598 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.598    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.820 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.104    29.924    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.327    30.251 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.154    30.405    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.326    30.731 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.579    31.310    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.124    31.434 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          0.826    32.260    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124    32.384 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          5.288    37.672    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X58Y94         LUT4 (Prop_lut4_I2_O)        0.124    37.796 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__24_i_2__0/O
                         net (fo=110, routed)         3.193    40.989    DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__24_i_2__0_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I2_O)        0.124    41.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_917__0/O
                         net (fo=1, routed)           0.543    41.657    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_917__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.183 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_488/CO[3]
                         net (fo=1, routed)           1.648    43.830    DIST_MATRIX/matrixReloaded/fpuCalculations/orx11_in
    SLICE_X54Y94         LUT4 (Prop_lut4_I0_O)        0.124    43.954 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_222__0/O
                         net (fo=1, routed)           0.670    44.624    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_222__0_n_0
    SLICE_X54Y94         LUT5 (Prop_lut5_I4_O)        0.124    44.748 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_131__0/O
                         net (fo=1, routed)           0.452    45.200    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_131__0_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I5_O)        0.124    45.324 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_82__0/O
                         net (fo=1, routed)           0.829    46.153    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_82__0_n_0
    SLICE_X52Y93         LUT4 (Prop_lut4_I2_O)        0.124    46.277 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.895    47.172    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I1_O)        0.124    47.296 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           0.836    48.132    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I3_O)        0.124    48.256 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.163    49.419    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I1_O)        0.124    49.543 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.252    50.795    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I2_O)        0.124    50.919 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-21]_i_2__0/O
                         net (fo=1, routed)           1.114    52.033    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-21]_i_2__0_n_0
    SLICE_X31Y90         LUT5 (Prop_lut5_I0_O)        0.124    52.157 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-21]_i_1__0/O
                         net (fo=1, routed)           0.000    52.157    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-21]_i_1__0_n_0
    SLICE_X31Y90         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.005ns  (logic 12.540ns (24.113%)  route 39.465ns (75.887%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT3=3 LUT4=6 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-14]/C
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  DIST_MATRIX/matrixReloaded/data1_reg[-14]/Q
                         net (fo=30, routed)          1.939     2.457    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[9]
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.152     2.609 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           0.828     3.436    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I4_O)        0.326     3.762 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          0.965     4.728    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I1_O)        0.124     4.852 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0/O
                         net (fo=14, routed)          0.817     5.669    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0_n_0
    SLICE_X37Y80         LUT5 (Prop_lut5_I4_O)        0.150     5.819 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0/O
                         net (fo=27, routed)          0.894     6.713    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0_n_0
    SLICE_X36Y81         LUT3 (Prop_lut3_I1_O)        0.326     7.039 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.396     8.435    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I0_O)        0.124     8.559 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0/O
                         net (fo=2, routed)           1.399     9.958    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0_n_0
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.082 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0/O
                         net (fo=1, routed)           0.667    10.749    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.873 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0/O
                         net (fo=2, routed)           0.767    11.640    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0_n_0
    SLICE_X54Y82         LUT3 (Prop_lut3_I0_O)        0.124    11.764 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_33__0/O
                         net (fo=1, routed)           0.544    12.308    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[8]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    16.344 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.346    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    17.864 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          2.760    20.623    DIST_MATRIX/matrixReloaded/fpuCalculations/l102_in
    SLICE_X43Y91         LUT2 (Prop_lut2_I1_O)        0.149    20.772 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.137    21.910    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I3_O)        0.332    22.242 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          1.287    23.528    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.124    23.652 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          1.163    24.815    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.124    24.939 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           1.174    26.113    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.152    26.265 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.611    26.876    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I3_O)        0.326    27.202 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           0.722    27.924    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.124    28.048 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.048    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.598 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.598    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.820 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.104    29.924    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.327    30.251 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.154    30.405    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.326    30.731 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.579    31.310    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.124    31.434 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          0.826    32.260    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124    32.384 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          5.288    37.672    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X58Y94         LUT4 (Prop_lut4_I2_O)        0.124    37.796 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__24_i_2__0/O
                         net (fo=110, routed)         3.193    40.989    DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__24_i_2__0_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I2_O)        0.124    41.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_917__0/O
                         net (fo=1, routed)           0.543    41.657    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_917__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.183 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_488/CO[3]
                         net (fo=1, routed)           1.648    43.830    DIST_MATRIX/matrixReloaded/fpuCalculations/orx11_in
    SLICE_X54Y94         LUT4 (Prop_lut4_I0_O)        0.124    43.954 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_222__0/O
                         net (fo=1, routed)           0.670    44.624    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_222__0_n_0
    SLICE_X54Y94         LUT5 (Prop_lut5_I4_O)        0.124    44.748 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_131__0/O
                         net (fo=1, routed)           0.452    45.200    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_131__0_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I5_O)        0.124    45.324 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_82__0/O
                         net (fo=1, routed)           0.829    46.153    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_82__0_n_0
    SLICE_X52Y93         LUT4 (Prop_lut4_I2_O)        0.124    46.277 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.895    47.172    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I1_O)        0.124    47.296 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           0.836    48.132    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I3_O)        0.124    48.256 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.163    49.419    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I1_O)        0.124    49.543 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.399    50.942    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X37Y88         LUT6 (Prop_lut6_I3_O)        0.124    51.066 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[1]_i_2__0/O
                         net (fo=1, routed)           0.815    51.881    DIST_MATRIX/matrixReloaded/fpuCalculations/output[1]_i_2__0_n_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I0_O)        0.124    52.005 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[1]_i_1__0/O
                         net (fo=1, routed)           0.000    52.005    DIST_MATRIX/matrixReloaded/fpuCalculations/output[1]_i_1__0_n_0
    SLICE_X32Y87         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.899ns  (logic 12.540ns (24.162%)  route 39.359ns (75.838%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT3=3 LUT4=6 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-14]/C
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  DIST_MATRIX/matrixReloaded/data1_reg[-14]/Q
                         net (fo=30, routed)          1.939     2.457    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[9]
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.152     2.609 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           0.828     3.436    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I4_O)        0.326     3.762 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          0.965     4.728    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I1_O)        0.124     4.852 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0/O
                         net (fo=14, routed)          0.817     5.669    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0_n_0
    SLICE_X37Y80         LUT5 (Prop_lut5_I4_O)        0.150     5.819 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0/O
                         net (fo=27, routed)          0.894     6.713    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0_n_0
    SLICE_X36Y81         LUT3 (Prop_lut3_I1_O)        0.326     7.039 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.396     8.435    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I0_O)        0.124     8.559 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0/O
                         net (fo=2, routed)           1.399     9.958    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0_n_0
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.082 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0/O
                         net (fo=1, routed)           0.667    10.749    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.873 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0/O
                         net (fo=2, routed)           0.767    11.640    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0_n_0
    SLICE_X54Y82         LUT3 (Prop_lut3_I0_O)        0.124    11.764 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_33__0/O
                         net (fo=1, routed)           0.544    12.308    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[8]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    16.344 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.346    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    17.864 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          2.760    20.623    DIST_MATRIX/matrixReloaded/fpuCalculations/l102_in
    SLICE_X43Y91         LUT2 (Prop_lut2_I1_O)        0.149    20.772 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.137    21.910    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I3_O)        0.332    22.242 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          1.287    23.528    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.124    23.652 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          1.163    24.815    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.124    24.939 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           1.174    26.113    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.152    26.265 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.611    26.876    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I3_O)        0.326    27.202 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           0.722    27.924    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.124    28.048 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.048    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.598 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.598    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.820 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.104    29.924    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.327    30.251 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.154    30.405    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.326    30.731 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.579    31.310    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.124    31.434 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          0.826    32.260    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124    32.384 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          5.288    37.672    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X58Y94         LUT4 (Prop_lut4_I2_O)        0.124    37.796 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__24_i_2__0/O
                         net (fo=110, routed)         3.193    40.989    DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__24_i_2__0_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I2_O)        0.124    41.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_917__0/O
                         net (fo=1, routed)           0.543    41.657    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_917__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.183 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_488/CO[3]
                         net (fo=1, routed)           1.648    43.830    DIST_MATRIX/matrixReloaded/fpuCalculations/orx11_in
    SLICE_X54Y94         LUT4 (Prop_lut4_I0_O)        0.124    43.954 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_222__0/O
                         net (fo=1, routed)           0.670    44.624    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_222__0_n_0
    SLICE_X54Y94         LUT5 (Prop_lut5_I4_O)        0.124    44.748 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_131__0/O
                         net (fo=1, routed)           0.452    45.200    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_131__0_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I5_O)        0.124    45.324 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_82__0/O
                         net (fo=1, routed)           0.829    46.153    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_82__0_n_0
    SLICE_X52Y93         LUT4 (Prop_lut4_I2_O)        0.124    46.277 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.895    47.172    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I1_O)        0.124    47.296 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           0.836    48.132    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I3_O)        0.124    48.256 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.163    49.419    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I1_O)        0.124    49.543 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.088    50.631    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I2_O)        0.124    50.755 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-15]_i_2__0/O
                         net (fo=1, routed)           1.021    51.775    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-15]_i_2__0_n_0
    SLICE_X31Y91         LUT5 (Prop_lut5_I0_O)        0.124    51.899 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-15]_i_1__0/O
                         net (fo=1, routed)           0.000    51.899    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-15]_i_1__0_n_0
    SLICE_X31Y91         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.746ns  (logic 12.540ns (24.234%)  route 39.206ns (75.766%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT3=3 LUT4=6 LUT5=5 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-14]/C
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  DIST_MATRIX/matrixReloaded/data1_reg[-14]/Q
                         net (fo=30, routed)          1.939     2.457    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[9]
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.152     2.609 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           0.828     3.436    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I4_O)        0.326     3.762 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          0.965     4.728    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I1_O)        0.124     4.852 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0/O
                         net (fo=14, routed)          0.817     5.669    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0_n_0
    SLICE_X37Y80         LUT5 (Prop_lut5_I4_O)        0.150     5.819 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0/O
                         net (fo=27, routed)          0.894     6.713    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0_n_0
    SLICE_X36Y81         LUT3 (Prop_lut3_I1_O)        0.326     7.039 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.396     8.435    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I0_O)        0.124     8.559 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0/O
                         net (fo=2, routed)           1.399     9.958    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0_n_0
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.082 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0/O
                         net (fo=1, routed)           0.667    10.749    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.873 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0/O
                         net (fo=2, routed)           0.767    11.640    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0_n_0
    SLICE_X54Y82         LUT3 (Prop_lut3_I0_O)        0.124    11.764 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_33__0/O
                         net (fo=1, routed)           0.544    12.308    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[8]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    16.344 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.346    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    17.864 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          2.760    20.623    DIST_MATRIX/matrixReloaded/fpuCalculations/l102_in
    SLICE_X43Y91         LUT2 (Prop_lut2_I1_O)        0.149    20.772 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.137    21.910    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I3_O)        0.332    22.242 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          1.287    23.528    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.124    23.652 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          1.163    24.815    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.124    24.939 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           1.174    26.113    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.152    26.265 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.611    26.876    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I3_O)        0.326    27.202 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           0.722    27.924    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.124    28.048 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.048    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.598 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.598    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.820 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.104    29.924    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.327    30.251 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.154    30.405    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.326    30.731 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.579    31.310    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.124    31.434 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          0.826    32.260    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124    32.384 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          5.288    37.672    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X58Y94         LUT4 (Prop_lut4_I2_O)        0.124    37.796 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__24_i_2__0/O
                         net (fo=110, routed)         3.193    40.989    DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__24_i_2__0_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I2_O)        0.124    41.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_917__0/O
                         net (fo=1, routed)           0.543    41.657    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_917__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.183 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_488/CO[3]
                         net (fo=1, routed)           1.648    43.830    DIST_MATRIX/matrixReloaded/fpuCalculations/orx11_in
    SLICE_X54Y94         LUT4 (Prop_lut4_I0_O)        0.124    43.954 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_222__0/O
                         net (fo=1, routed)           0.670    44.624    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_222__0_n_0
    SLICE_X54Y94         LUT5 (Prop_lut5_I4_O)        0.124    44.748 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_131__0/O
                         net (fo=1, routed)           0.452    45.200    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_131__0_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I5_O)        0.124    45.324 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_82__0/O
                         net (fo=1, routed)           0.829    46.153    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_82__0_n_0
    SLICE_X52Y93         LUT4 (Prop_lut4_I2_O)        0.124    46.277 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.895    47.172    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I1_O)        0.124    47.296 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           0.836    48.132    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I3_O)        0.124    48.256 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.163    49.419    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I1_O)        0.124    49.543 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.220    50.764    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X36Y88         LUT6 (Prop_lut6_I5_O)        0.124    50.888 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_4__0/O
                         net (fo=1, routed)           0.734    51.622    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_4__0_n_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I5_O)        0.124    51.746 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_1__0/O
                         net (fo=1, routed)           0.000    51.746    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_1__0_n_0
    SLICE_X32Y87         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.686ns  (logic 12.540ns (24.262%)  route 39.146ns (75.738%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT3=3 LUT4=6 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-14]/C
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  DIST_MATRIX/matrixReloaded/data1_reg[-14]/Q
                         net (fo=30, routed)          1.939     2.457    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[9]
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.152     2.609 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           0.828     3.436    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I4_O)        0.326     3.762 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          0.965     4.728    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I1_O)        0.124     4.852 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0/O
                         net (fo=14, routed)          0.817     5.669    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0_n_0
    SLICE_X37Y80         LUT5 (Prop_lut5_I4_O)        0.150     5.819 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0/O
                         net (fo=27, routed)          0.894     6.713    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0_n_0
    SLICE_X36Y81         LUT3 (Prop_lut3_I1_O)        0.326     7.039 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.396     8.435    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I0_O)        0.124     8.559 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0/O
                         net (fo=2, routed)           1.399     9.958    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0_n_0
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.082 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0/O
                         net (fo=1, routed)           0.667    10.749    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.873 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0/O
                         net (fo=2, routed)           0.767    11.640    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0_n_0
    SLICE_X54Y82         LUT3 (Prop_lut3_I0_O)        0.124    11.764 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_33__0/O
                         net (fo=1, routed)           0.544    12.308    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[8]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    16.344 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.346    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    17.864 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          2.760    20.623    DIST_MATRIX/matrixReloaded/fpuCalculations/l102_in
    SLICE_X43Y91         LUT2 (Prop_lut2_I1_O)        0.149    20.772 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.137    21.910    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I3_O)        0.332    22.242 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          1.287    23.528    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.124    23.652 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          1.163    24.815    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.124    24.939 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           1.174    26.113    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.152    26.265 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.611    26.876    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I3_O)        0.326    27.202 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           0.722    27.924    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.124    28.048 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.048    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.598 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.598    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.820 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.104    29.924    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.327    30.251 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.154    30.405    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.326    30.731 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.579    31.310    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.124    31.434 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          0.826    32.260    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124    32.384 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          5.288    37.672    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X58Y94         LUT4 (Prop_lut4_I2_O)        0.124    37.796 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__24_i_2__0/O
                         net (fo=110, routed)         3.193    40.989    DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__24_i_2__0_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I2_O)        0.124    41.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_917__0/O
                         net (fo=1, routed)           0.543    41.657    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_917__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.183 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_488/CO[3]
                         net (fo=1, routed)           1.648    43.830    DIST_MATRIX/matrixReloaded/fpuCalculations/orx11_in
    SLICE_X54Y94         LUT4 (Prop_lut4_I0_O)        0.124    43.954 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_222__0/O
                         net (fo=1, routed)           0.670    44.624    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_222__0_n_0
    SLICE_X54Y94         LUT5 (Prop_lut5_I4_O)        0.124    44.748 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_131__0/O
                         net (fo=1, routed)           0.452    45.200    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_131__0_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I5_O)        0.124    45.324 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_82__0/O
                         net (fo=1, routed)           0.829    46.153    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_82__0_n_0
    SLICE_X52Y93         LUT4 (Prop_lut4_I2_O)        0.124    46.277 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.895    47.172    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I1_O)        0.124    47.296 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           0.836    48.132    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I3_O)        0.124    48.256 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.163    49.419    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I1_O)        0.124    49.543 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          0.813    50.356    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X36Y91         LUT6 (Prop_lut6_I2_O)        0.124    50.480 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_2__0/O
                         net (fo=1, routed)           1.082    51.562    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_2__0_n_0
    SLICE_X30Y91         LUT5 (Prop_lut5_I0_O)        0.124    51.686 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_1__0/O
                         net (fo=1, routed)           0.000    51.686    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_1__0_n_0
    SLICE_X30Y91         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.586ns  (logic 12.540ns (24.309%)  route 39.046ns (75.691%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT3=3 LUT4=6 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-14]/C
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  DIST_MATRIX/matrixReloaded/data1_reg[-14]/Q
                         net (fo=30, routed)          1.939     2.457    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[9]
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.152     2.609 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           0.828     3.436    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I4_O)        0.326     3.762 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          0.965     4.728    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I1_O)        0.124     4.852 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0/O
                         net (fo=14, routed)          0.817     5.669    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0_n_0
    SLICE_X37Y80         LUT5 (Prop_lut5_I4_O)        0.150     5.819 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0/O
                         net (fo=27, routed)          0.894     6.713    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0_n_0
    SLICE_X36Y81         LUT3 (Prop_lut3_I1_O)        0.326     7.039 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.396     8.435    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I0_O)        0.124     8.559 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0/O
                         net (fo=2, routed)           1.399     9.958    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0_n_0
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.082 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0/O
                         net (fo=1, routed)           0.667    10.749    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.873 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0/O
                         net (fo=2, routed)           0.767    11.640    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0_n_0
    SLICE_X54Y82         LUT3 (Prop_lut3_I0_O)        0.124    11.764 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_33__0/O
                         net (fo=1, routed)           0.544    12.308    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[8]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    16.344 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.346    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    17.864 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          2.760    20.623    DIST_MATRIX/matrixReloaded/fpuCalculations/l102_in
    SLICE_X43Y91         LUT2 (Prop_lut2_I1_O)        0.149    20.772 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.137    21.910    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I3_O)        0.332    22.242 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          1.287    23.528    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.124    23.652 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          1.163    24.815    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.124    24.939 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           1.174    26.113    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.152    26.265 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.611    26.876    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I3_O)        0.326    27.202 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           0.722    27.924    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.124    28.048 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.048    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.598 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.598    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.820 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.104    29.924    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.327    30.251 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.154    30.405    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.326    30.731 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.579    31.310    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.124    31.434 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          0.826    32.260    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124    32.384 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          5.288    37.672    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X58Y94         LUT4 (Prop_lut4_I2_O)        0.124    37.796 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__24_i_2__0/O
                         net (fo=110, routed)         3.193    40.989    DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__24_i_2__0_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I2_O)        0.124    41.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_917__0/O
                         net (fo=1, routed)           0.543    41.657    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_917__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.183 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_488/CO[3]
                         net (fo=1, routed)           1.648    43.830    DIST_MATRIX/matrixReloaded/fpuCalculations/orx11_in
    SLICE_X54Y94         LUT4 (Prop_lut4_I0_O)        0.124    43.954 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_222__0/O
                         net (fo=1, routed)           0.670    44.624    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_222__0_n_0
    SLICE_X54Y94         LUT5 (Prop_lut5_I4_O)        0.124    44.748 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_131__0/O
                         net (fo=1, routed)           0.452    45.200    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_131__0_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I5_O)        0.124    45.324 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_82__0/O
                         net (fo=1, routed)           0.829    46.153    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_82__0_n_0
    SLICE_X52Y93         LUT4 (Prop_lut4_I2_O)        0.124    46.277 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.895    47.172    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I1_O)        0.124    47.296 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           0.836    48.132    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I3_O)        0.124    48.256 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.163    49.419    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I1_O)        0.124    49.543 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          0.987    50.530    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X35Y93         LUT6 (Prop_lut6_I2_O)        0.124    50.654 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-10]_i_2__0/O
                         net (fo=1, routed)           0.807    51.462    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-10]_i_2__0_n_0
    SLICE_X32Y93         LUT5 (Prop_lut5_I0_O)        0.124    51.586 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-10]_i_1__0/O
                         net (fo=1, routed)           0.000    51.586    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-10]_i_1__0_n_0
    SLICE_X32Y93         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.538ns  (logic 12.540ns (24.331%)  route 38.998ns (75.669%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT3=3 LUT4=6 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-14]/C
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  DIST_MATRIX/matrixReloaded/data1_reg[-14]/Q
                         net (fo=30, routed)          1.939     2.457    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[9]
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.152     2.609 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           0.828     3.436    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I4_O)        0.326     3.762 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          0.965     4.728    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I1_O)        0.124     4.852 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0/O
                         net (fo=14, routed)          0.817     5.669    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0_n_0
    SLICE_X37Y80         LUT5 (Prop_lut5_I4_O)        0.150     5.819 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0/O
                         net (fo=27, routed)          0.894     6.713    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0_n_0
    SLICE_X36Y81         LUT3 (Prop_lut3_I1_O)        0.326     7.039 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.396     8.435    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I0_O)        0.124     8.559 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0/O
                         net (fo=2, routed)           1.399     9.958    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0_n_0
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.082 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0/O
                         net (fo=1, routed)           0.667    10.749    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.873 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0/O
                         net (fo=2, routed)           0.767    11.640    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0_n_0
    SLICE_X54Y82         LUT3 (Prop_lut3_I0_O)        0.124    11.764 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_33__0/O
                         net (fo=1, routed)           0.544    12.308    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[8]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    16.344 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.346    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    17.864 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          2.760    20.623    DIST_MATRIX/matrixReloaded/fpuCalculations/l102_in
    SLICE_X43Y91         LUT2 (Prop_lut2_I1_O)        0.149    20.772 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.137    21.910    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I3_O)        0.332    22.242 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          1.287    23.528    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.124    23.652 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          1.163    24.815    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.124    24.939 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           1.174    26.113    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.152    26.265 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.611    26.876    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I3_O)        0.326    27.202 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           0.722    27.924    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.124    28.048 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.048    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.598 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.598    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.820 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.104    29.924    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.327    30.251 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.154    30.405    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.326    30.731 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.579    31.310    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.124    31.434 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          0.826    32.260    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124    32.384 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          5.288    37.672    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X58Y94         LUT4 (Prop_lut4_I2_O)        0.124    37.796 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__24_i_2__0/O
                         net (fo=110, routed)         3.193    40.989    DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__24_i_2__0_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I2_O)        0.124    41.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_917__0/O
                         net (fo=1, routed)           0.543    41.657    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_917__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.183 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_488/CO[3]
                         net (fo=1, routed)           1.648    43.830    DIST_MATRIX/matrixReloaded/fpuCalculations/orx11_in
    SLICE_X54Y94         LUT4 (Prop_lut4_I0_O)        0.124    43.954 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_222__0/O
                         net (fo=1, routed)           0.670    44.624    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_222__0_n_0
    SLICE_X54Y94         LUT5 (Prop_lut5_I4_O)        0.124    44.748 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_131__0/O
                         net (fo=1, routed)           0.452    45.200    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_131__0_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I5_O)        0.124    45.324 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_82__0/O
                         net (fo=1, routed)           0.829    46.153    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_82__0_n_0
    SLICE_X52Y93         LUT4 (Prop_lut4_I2_O)        0.124    46.277 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.895    47.172    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I1_O)        0.124    47.296 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           0.836    48.132    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I3_O)        0.124    48.256 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.163    49.419    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I1_O)        0.124    49.543 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.029    50.572    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X36Y95         LUT6 (Prop_lut6_I2_O)        0.124    50.696 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-3]_i_2__0/O
                         net (fo=1, routed)           0.718    51.414    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-3]_i_2__0_n_0
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.124    51.538 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-3]_i_1__0/O
                         net (fo=1, routed)           0.000    51.538    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-3]_i_1__0_n_0
    SLICE_X32Y94         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.459ns  (logic 12.540ns (24.369%)  route 38.919ns (75.631%))
  Logic Levels:           37  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=3 LUT3=3 LUT4=6 LUT5=6 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-14]/C
    SLICE_X38Y91         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  DIST_MATRIX/matrixReloaded/data1_reg[-14]/Q
                         net (fo=30, routed)          1.939     2.457    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[9]
    SLICE_X35Y80         LUT4 (Prop_lut4_I3_O)        0.152     2.609 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0/O
                         net (fo=3, routed)           0.828     3.436    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_5__0_n_0
    SLICE_X35Y81         LUT6 (Prop_lut6_I4_O)        0.326     3.762 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          0.965     4.728    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X38Y82         LUT2 (Prop_lut2_I1_O)        0.124     4.852 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0/O
                         net (fo=14, routed)          0.817     5.669    DIST_MATRIX/matrixReloaded/fpuCalculations/i___106_i_3__0_n_0
    SLICE_X37Y80         LUT5 (Prop_lut5_I4_O)        0.150     5.819 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0/O
                         net (fo=27, routed)          0.894     6.713    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_88__0_n_0
    SLICE_X36Y81         LUT3 (Prop_lut3_I1_O)        0.326     7.039 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.396     8.435    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X36Y79         LUT4 (Prop_lut4_I0_O)        0.124     8.559 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0/O
                         net (fo=2, routed)           1.399     9.958    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_118__0_n_0
    SLICE_X51Y82         LUT4 (Prop_lut4_I3_O)        0.124    10.082 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0/O
                         net (fo=1, routed)           0.667    10.749    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_121__0_n_0
    SLICE_X51Y82         LUT6 (Prop_lut6_I5_O)        0.124    10.873 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0/O
                         net (fo=2, routed)           0.767    11.640    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_80__0_n_0
    SLICE_X54Y82         LUT3 (Prop_lut3_I0_O)        0.124    11.764 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_33__0/O
                         net (fo=1, routed)           0.544    12.308    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[8]
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_A[8]_PCOUT[47])
                                                      4.036    16.344 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    16.346    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[29])
                                                      1.518    17.864 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[29]
                         net (fo=41, routed)          2.760    20.623    DIST_MATRIX/matrixReloaded/fpuCalculations/l102_in
    SLICE_X43Y91         LUT2 (Prop_lut2_I1_O)        0.149    20.772 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0/O
                         net (fo=21, routed)          1.137    21.910    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_1__0_n_0
    SLICE_X43Y88         LUT6 (Prop_lut6_I3_O)        0.332    22.242 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          1.287    23.528    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I0_O)        0.124    23.652 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          1.163    24.815    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.124    24.939 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           1.174    26.113    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X37Y85         LUT3 (Prop_lut3_I0_O)        0.152    26.265 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.611    26.876    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X38Y86         LUT5 (Prop_lut5_I3_O)        0.326    27.202 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           0.722    27.924    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X39Y86         LUT6 (Prop_lut6_I0_O)        0.124    28.048 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.048    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X39Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.598 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.598    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_0
    SLICE_X39Y87         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.820 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1/O[0]
                         net (fo=4, routed)           1.104    29.924    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_1_n_7
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.327    30.251 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.154    30.405    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X39Y89         LUT6 (Prop_lut6_I5_O)        0.326    30.731 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.579    31.310    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X41Y89         LUT5 (Prop_lut5_I3_O)        0.124    31.434 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          0.826    32.260    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.124    32.384 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0/O
                         net (fo=92, routed)          5.288    37.672    DIST_MATRIX/matrixReloaded/fpuCalculations/i___56_i_3__0_n_0
    SLICE_X58Y94         LUT4 (Prop_lut4_I2_O)        0.124    37.796 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__24_i_2__0/O
                         net (fo=110, routed)         3.193    40.989    DIST_MATRIX/matrixReloaded/fpuCalculations/i__rep__24_i_2__0_n_0
    SLICE_X65Y95         LUT6 (Prop_lut6_I2_O)        0.124    41.113 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_917__0/O
                         net (fo=1, routed)           0.543    41.657    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_917__0_n_0
    SLICE_X62Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    42.183 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_488/CO[3]
                         net (fo=1, routed)           1.648    43.830    DIST_MATRIX/matrixReloaded/fpuCalculations/orx11_in
    SLICE_X54Y94         LUT4 (Prop_lut4_I0_O)        0.124    43.954 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_222__0/O
                         net (fo=1, routed)           0.670    44.624    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_222__0_n_0
    SLICE_X54Y94         LUT5 (Prop_lut5_I4_O)        0.124    44.748 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_131__0/O
                         net (fo=1, routed)           0.452    45.200    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_131__0_n_0
    SLICE_X54Y94         LUT6 (Prop_lut6_I5_O)        0.124    45.324 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_82__0/O
                         net (fo=1, routed)           0.829    46.153    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_82__0_n_0
    SLICE_X52Y93         LUT4 (Prop_lut4_I2_O)        0.124    46.277 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.895    47.172    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I1_O)        0.124    47.296 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           0.836    48.132    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X42Y91         LUT6 (Prop_lut6_I3_O)        0.124    48.256 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.163    49.419    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X36Y93         LUT6 (Prop_lut6_I1_O)        0.124    49.543 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          0.871    50.414    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X36Y94         LUT6 (Prop_lut6_I2_O)        0.124    50.538 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-5]_i_2__0/O
                         net (fo=1, routed)           0.797    51.335    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-5]_i_2__0_n_0
    SLICE_X32Y94         LUT5 (Prop_lut5_I0_O)        0.124    51.459 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-5]_i_1__0/O
                         net (fo=1, routed)           0.000    51.459    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-5]_i_1__0_n_0
    SLICE_X32Y94         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pidBlock/PID_ALTITUDE/ResultReady_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/aRq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE                         0.000     0.000 r  pidBlock/PID_ALTITUDE/ResultReady_reg/C
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_ALTITUDE/ResultReady_reg/Q
                         net (fo=2, routed)           0.056     0.197    pidBlock/altitudeReady
    SLICE_X51Y98         FDRE                                         r  pidBlock/aRq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.141ns (65.627%)  route 0.074ns (34.373%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[2]/C
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[2]/Q
                         net (fo=2, routed)           0.074     0.215    i2cExternal/BUFFER_32_reg_n_0_[2]
    SLICE_X28Y106        FDRE                                         r  i2cExternal/WRITE_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_ROLL/ResultReady_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/rRq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE                         0.000     0.000 r  pidBlock/PID_ROLL/ResultReady_reg/C
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_ROLL/ResultReady_reg/Q
                         net (fo=2, routed)           0.076     0.217    pidBlock/rollReady
    SLICE_X48Y97         FDRE                                         r  pidBlock/rRq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwmCal/rise_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwmCal/output_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.141ns (60.233%)  route 0.093ns (39.767%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDRE                         0.000     0.000 r  pwmCal/rise_reg[3]/C
    SLICE_X36Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwmCal/rise_reg[3]/Q
                         net (fo=6, routed)           0.093     0.234    pwmCal/rise_reg[3]
    SLICE_X36Y97         FDRE                                         r  pwmCal/output_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_ROLL/fpuVal1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/input1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y118        FDRE                         0.000     0.000 r  pidBlock/PID_ROLL/fpuVal1_reg[1]/C
    SLICE_X16Y118        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_ROLL/fpuVal1_reg[1]/Q
                         net (fo=1, routed)           0.053     0.194    pidBlock/PID_PITCH/input1_reg[8]_0[1]
    SLICE_X17Y118        LUT6 (Prop_lut6_I5_O)        0.045     0.239 r  pidBlock/PID_PITCH/input1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.239    pidBlock/input1[1]
    SLICE_X17Y118        FDRE                                         r  pidBlock/input1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_PITCH/fpuVal1_reg[-19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/input1_reg[-19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y100        FDRE                         0.000     0.000 r  pidBlock/PID_PITCH/fpuVal1_reg[-19]/C
    SLICE_X18Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_PITCH/fpuVal1_reg[-19]/Q
                         net (fo=1, routed)           0.054     0.195    pidBlock/PID_PITCH/fpuVal1_reg[-_n_0_19]
    SLICE_X19Y100        LUT6 (Prop_lut6_I0_O)        0.045     0.240 r  pidBlock/PID_PITCH/input1[-19]_i_1/O
                         net (fo=1, routed)           0.000     0.240    pidBlock/input1[-19]
    SLICE_X19Y100        FDRE                                         r  pidBlock/input1_reg[-19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/c1_reg[-2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/data1_reg[-2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/c1_reg[-2]/C
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DIST_MATRIX/matrixReloaded/c1_reg[-2]/Q
                         net (fo=1, routed)           0.054     0.195    DIST_MATRIX/matrixReloaded/c1_reg[-_n_0_2]
    SLICE_X38Y83         LUT6 (Prop_lut6_I1_O)        0.045     0.240 r  DIST_MATRIX/matrixReloaded/data1[-2]_i_1/O
                         net (fo=1, routed)           0.000     0.240    DIST_MATRIX/matrixReloaded/data1[-2]_i_1_n_0
    SLICE_X38Y83         FDRE                                         r  DIST_MATRIX/matrixReloaded/data1_reg[-2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_ALTITUDE/fpuVal1_reg[-18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/input1_reg[-18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE                         0.000     0.000 r  pidBlock/PID_ALTITUDE/fpuVal1_reg[-18]/C
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_ALTITUDE/fpuVal1_reg[-18]/Q
                         net (fo=1, routed)           0.057     0.198    pidBlock/PID_PITCH/input1_reg[8][5]
    SLICE_X36Y104        LUT6 (Prop_lut6_I1_O)        0.045     0.243 r  pidBlock/PID_PITCH/input1[-18]_i_1/O
                         net (fo=1, routed)           0.000     0.243    pidBlock/input1[-18]
    SLICE_X36Y104        FDRE                                         r  pidBlock/input1_reg[-18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_ALTITUDE/fpuVal1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/input1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE                         0.000     0.000 r  pidBlock/PID_ALTITUDE/fpuVal1_reg[5]/C
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_ALTITUDE/fpuVal1_reg[5]/Q
                         net (fo=1, routed)           0.057     0.198    pidBlock/PID_PITCH/input1_reg[8][28]
    SLICE_X32Y117        LUT6 (Prop_lut6_I1_O)        0.045     0.243 r  pidBlock/PID_PITCH/input1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.243    pidBlock/input1[5]
    SLICE_X32Y117        FDRE                                         r  pidBlock/input1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/c1_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/data1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/c1_reg[5]/C
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DIST_MATRIX/matrixReloaded/c1_reg[5]/Q
                         net (fo=1, routed)           0.058     0.199    DIST_MATRIX/matrixReloaded/c1_reg_n_0_[5]
    SLICE_X40Y88         LUT6 (Prop_lut6_I1_O)        0.045     0.244 r  DIST_MATRIX/matrixReloaded/data1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.244    DIST_MATRIX/matrixReloaded/data1[5]_i_1_n_0
    SLICE_X40Y88         FDRE                                         r  DIST_MATRIX/matrixReloaded/data1_reg[5]/D
  -------------------------------------------------------------------    -------------------





