#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Nov 14 23:16:37 2023
# Process ID: 26429
# Current directory: /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/And_Gate/And_Date.runs/synth_1
# Command line: vivado -log And_Gate_TB.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source And_Gate_TB.tcl
# Log file: /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/And_Gate/And_Date.runs/synth_1/And_Gate_TB.vds
# Journal file: /media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/And_Gate/And_Date.runs/synth_1/vivado.jou
# Running On: JamesYogaSlim, OS: Linux, CPU Frequency: 4681.960 MHz, CPU Physical cores: 16, Host memory: 29183 MB
#-----------------------------------------------------------
source And_Gate_TB.tcl -notrace
Command: synth_design -top And_Gate_TB -part xc7a12tcpg238-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12t'
INFO: [Device 21-403] Loading part xc7a12tcpg238-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26444
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1993.230 ; gain = 402.660 ; free physical = 13680 ; free virtual = 23115
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'And_Gate_TB' [/media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/And_Gate/tests/And_Gate_TB.v:1]
INFO: [Synth 8-251] Starting Testbench... [/media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/And_Gate/tests/And_Gate_TB.v:13]
WARNING: [Synth 8-6896] if statement with non-constant condition is inside initial block, initial block items will be ignored [/media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/And_Gate/tests/And_Gate_TB.v:18]
WARNING: [Synth 8-11581] system task call 'stop' not supported [/media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/And_Gate/tests/And_Gate_TB.v:20]
WARNING: [Synth 8-11581] system task call 'dumpfile' not supported [/media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/And_Gate/tests/And_Gate_TB.v:26]
WARNING: [Synth 8-11581] system task call 'dumpvars' not supported [/media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/And_Gate/tests/And_Gate_TB.v:27]
INFO: [Synth 8-6157] synthesizing module 'And_Gate' [/media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/And_Gate/src/And_Gate.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'And_Gate' (0#1) [/media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/And_Gate/src/And_Gate.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'And_Gate_TB' (0#1) [/media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/And_Gate/tests/And_Gate_TB.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2067.199 ; gain = 476.629 ; free physical = 13584 ; free virtual = 23020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2085.012 ; gain = 494.441 ; free physical = 13590 ; free virtual = 23026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2085.012 ; gain = 494.441 ; free physical = 13590 ; free virtual = 23026
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2085.012 ; gain = 0.000 ; free physical = 13590 ; free virtual = 23026
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Constraints/Go_Board_Clock_Constraint.sdc]
WARNING: [Vivado 12-584] No ports matched 'i_Clk'. [/media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Constraints/Go_Board_Clock_Constraint.sdc:1]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports i_Clk]'. [/media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Constraints/Go_Board_Clock_Constraint.sdc:1]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/Constraints/Go_Board_Clock_Constraint.sdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.949 ; gain = 0.000 ; free physical = 13543 ; free virtual = 22993
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2157.984 ; gain = 0.000 ; free physical = 13542 ; free virtual = 22992
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2157.984 ; gain = 567.414 ; free physical = 13554 ; free virtual = 23005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12tcpg238-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2157.984 ; gain = 567.414 ; free physical = 13554 ; free virtual = 23005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2157.984 ; gain = 567.414 ; free physical = 13554 ; free virtual = 23004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2157.984 ; gain = 567.414 ; free physical = 13551 ; free virtual = 23001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2157.984 ; gain = 567.414 ; free physical = 13560 ; free virtual = 23016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2157.984 ; gain = 567.414 ; free physical = 13548 ; free virtual = 23010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2157.984 ; gain = 567.414 ; free physical = 13548 ; free virtual = 23010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2157.984 ; gain = 567.414 ; free physical = 13548 ; free virtual = 23010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2157.984 ; gain = 567.414 ; free physical = 13550 ; free virtual = 23012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2157.984 ; gain = 567.414 ; free physical = 13550 ; free virtual = 23012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2157.984 ; gain = 567.414 ; free physical = 13550 ; free virtual = 23012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2157.984 ; gain = 567.414 ; free physical = 13550 ; free virtual = 23012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2157.984 ; gain = 567.414 ; free physical = 13550 ; free virtual = 23012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2157.984 ; gain = 567.414 ; free physical = 13550 ; free virtual = 23012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2157.984 ; gain = 567.414 ; free physical = 13550 ; free virtual = 23012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2157.984 ; gain = 494.441 ; free physical = 13550 ; free virtual = 23012
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2157.984 ; gain = 567.414 ; free physical = 13550 ; free virtual = 23012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.984 ; gain = 0.000 ; free physical = 13550 ; free virtual = 23012
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.984 ; gain = 0.000 ; free physical = 13840 ; free virtual = 23302
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f7938bdc
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2157.984 ; gain = 889.414 ; free physical = 13839 ; free virtual = 23302
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1773.973; main = 1440.371; forked = 383.426
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3118.191; main = 2125.938; forked = 992.254
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/media/jimmyheartbreaker/UDATA/_REPOS/LearningFPGA/And_Gate/And_Date.runs/synth_1/And_Gate_TB.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file And_Gate_TB_utilization_synth.rpt -pb And_Gate_TB_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 14 23:16:55 2023...
