#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000023ec2452850 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000023ec24529e0 .scope module, "tb" "tb" 3 10;
 .timescale -9 -12;
v0000023ec24d63b0_0 .var "clk", 0 0;
v0000023ec24d6e50_0 .var "ena", 0 0;
v0000023ec24d5370_0 .var "rst_n", 0 0;
v0000023ec24d6810_0 .net "segments", 6 0, L_0000023ec24d6b30;  1 drivers
v0000023ec24d5730_0 .var "ui_in", 7 0;
v0000023ec24d5f50_0 .var "uio_in", 7 0;
v0000023ec24d6090_0 .net "uio_oe", 7 0, L_0000023ec24d5cd0;  1 drivers
v0000023ec24d6130_0 .net "uio_out", 7 0, L_0000023ec24d64f0;  1 drivers
v0000023ec24d5410_0 .net "uo_out", 7 0, L_0000023ec24d70d0;  1 drivers
L_0000023ec24d6b30 .part L_0000023ec24d70d0, 0, 7;
S_0000023ec2449520 .scope module, "tt_um_devinatkin_arduino_vga" "tt_um_devinatkin_arduino_vga" 3 31, 4 3 0, S_0000023ec24529e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
L_0000023ec2500478 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ec24d4940_0 .net/2s *"_ivl_17", 0 0, L_0000023ec2500478;  1 drivers
L_0000023ec25004c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ec24d3b80_0 .net/2s *"_ivl_21", 0 0, L_0000023ec25004c0;  1 drivers
L_0000023ec2500508 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ec24d4440_0 .net/2s *"_ivl_25", 0 0, L_0000023ec2500508;  1 drivers
L_0000023ec2500550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ec24d5020_0 .net/2s *"_ivl_29", 0 0, L_0000023ec2500550;  1 drivers
L_0000023ec2500598 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ec24d4da0_0 .net/2s *"_ivl_33", 0 0, L_0000023ec2500598;  1 drivers
L_0000023ec25005e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ec24d44e0_0 .net/2s *"_ivl_37", 0 0, L_0000023ec25005e0;  1 drivers
L_0000023ec2500628 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ec24d3720_0 .net/2s *"_ivl_41", 0 0, L_0000023ec2500628;  1 drivers
L_0000023ec2500670 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ec24d4d00_0 .net/2s *"_ivl_46", 0 0, L_0000023ec2500670;  1 drivers
L_0000023ec25006b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ec24d3c20_0 .net/2s *"_ivl_50", 0 0, L_0000023ec25006b8;  1 drivers
L_0000023ec2500700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ec24d3860_0 .net/2s *"_ivl_54", 0 0, L_0000023ec2500700;  1 drivers
L_0000023ec2500748 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ec24d3cc0_0 .net/2s *"_ivl_58", 0 0, L_0000023ec2500748;  1 drivers
L_0000023ec2500790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ec24d4620_0 .net/2s *"_ivl_62", 0 0, L_0000023ec2500790;  1 drivers
L_0000023ec25007d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ec24d3d60_0 .net/2s *"_ivl_66", 0 0, L_0000023ec25007d8;  1 drivers
L_0000023ec2500820 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ec24d3ea0_0 .net/2s *"_ivl_70", 0 0, L_0000023ec2500820;  1 drivers
L_0000023ec2500868 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ec24d4580_0 .net/2s *"_ivl_74", 0 0, L_0000023ec2500868;  1 drivers
L_0000023ec25008b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ec24d46c0_0 .net/2s *"_ivl_79", 0 0, L_0000023ec25008b0;  1 drivers
v0000023ec24d4760_0 .net "active", 0 0, L_0000023ec246e1a0;  1 drivers
v0000023ec24d4800_0 .net "blue_pixel", 1 0, L_0000023ec24d6450;  1 drivers
v0000023ec24d4e40_0 .net "clk", 0 0, v0000023ec24d63b0_0;  1 drivers
o0000023ec2479978 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0000023ec24d4ee0_0 .net "data_in", 5 0, o0000023ec2479978;  0 drivers
v0000023ec24d61d0_0 .net "ena", 0 0, v0000023ec24d6e50_0;  1 drivers
v0000023ec24d66d0_0 .net "green_pixel", 1 0, L_0000023ec24d5a50;  1 drivers
v0000023ec24d5ff0_0 .net "red_pixel", 1 0, L_0000023ec24d5230;  1 drivers
v0000023ec24d69f0_0 .net "rst_n", 0 0, v0000023ec24d5370_0;  1 drivers
v0000023ec24d5550_0 .net "ui_in", 7 0, v0000023ec24d5730_0;  1 drivers
v0000023ec24d55f0_0 .net "uio_in", 7 0, v0000023ec24d5f50_0;  1 drivers
v0000023ec24d52d0_0 .net "uio_oe", 7 0, L_0000023ec24d5cd0;  alias, 1 drivers
v0000023ec24d6770_0 .net "uio_out", 7 0, L_0000023ec24d64f0;  alias, 1 drivers
v0000023ec24d68b0_0 .net "uo_out", 7 0, L_0000023ec24d70d0;  alias, 1 drivers
v0000023ec24d6db0_0 .net "x", 9 0, L_0000023ec246e520;  1 drivers
v0000023ec24d6270_0 .net "y", 8 0, L_0000023ec246e210;  1 drivers
L_0000023ec24d70d0 .concat8 [ 1 1 6 0], L_0000023ec246e4b0, L_0000023ec246e0c0, L_0000023ec24d7030;
L_0000023ec24d5230 .part v0000023ec2475ac0_0, 4, 2;
L_0000023ec24d5a50 .part v0000023ec2475ac0_0, 2, 2;
L_0000023ec24d6450 .part v0000023ec2475ac0_0, 0, 2;
LS_0000023ec24d5cd0_0_0 .concat8 [ 1 1 1 1], L_0000023ec2500478, L_0000023ec25004c0, L_0000023ec2500508, L_0000023ec2500550;
LS_0000023ec24d5cd0_0_4 .concat8 [ 1 1 1 1], L_0000023ec2500598, L_0000023ec25005e0, L_0000023ec2500628, L_0000023ec2500670;
L_0000023ec24d5cd0 .concat8 [ 4 4 0 0], LS_0000023ec24d5cd0_0_0, LS_0000023ec24d5cd0_0_4;
LS_0000023ec24d64f0_0_0 .concat8 [ 1 1 1 1], L_0000023ec25006b8, L_0000023ec2500700, L_0000023ec2500748, L_0000023ec2500790;
LS_0000023ec24d64f0_0_4 .concat8 [ 1 1 1 1], L_0000023ec25007d8, L_0000023ec2500820, L_0000023ec2500868, L_0000023ec25008b0;
L_0000023ec24d64f0 .concat8 [ 4 4 0 0], LS_0000023ec24d64f0_0_0, LS_0000023ec24d64f0_0_4;
S_0000023ec24496b0 .scope module, "memory_array" "MemoryArray640x480" 4 45, 5 3 0, S_0000023ec2449520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 10 "addr";
    .port_info 3 /INPUT 1 "write_en";
    .port_info 4 /INPUT 6 "data_in";
    .port_info 5 /OUTPUT 6 "data_out";
L_0000023ec25003e8 .functor BUFT 1, C4<0001110000>, C4<0>, C4<0>, C4<0>;
v0000023ec24769c0_0 .net "addr", 9 0, L_0000023ec25003e8;  1 drivers
v0000023ec2476380_0 .net "clk", 0 0, v0000023ec24d63b0_0;  alias, 1 drivers
v0000023ec24752a0_0 .net "data_in", 5 0, o0000023ec2479978;  alias, 0 drivers
v0000023ec2475ac0_0 .var "data_out", 5 0;
v0000023ec2475b60 .array "memory", 307199 0, 5 0;
v0000023ec2475d40_0 .net "rst_n", 0 0, v0000023ec24d5370_0;  alias, 1 drivers
L_0000023ec2500430 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023ec2476b00_0 .net "write_en", 0 0, L_0000023ec2500430;  1 drivers
E_0000023ec246fa30/0 .event negedge, v0000023ec2475d40_0;
E_0000023ec246fa30/1 .event posedge, v0000023ec2476380_0;
E_0000023ec246fa30 .event/or E_0000023ec246fa30/0, E_0000023ec246fa30/1;
S_0000023ec2463c40 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 5 22, 5 22 0, S_0000023ec24496b0;
 .timescale -9 -12;
v0000023ec2475f20_0 .var/2s "i", 31 0;
S_0000023ec2463dd0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 5 23, 5 23 0, S_0000023ec2463c40;
 .timescale -9 -12;
v0000023ec2474f80_0 .var/2s "j", 31 0;
S_0000023ec245eff0 .scope module, "output_control" "rgb_active" 4 36, 6 3 0, S_0000023ec2449520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "active";
    .port_info 1 /INPUT 2 "red_pixel";
    .port_info 2 /INPUT 2 "green_pixel";
    .port_info 3 /INPUT 2 "blue_pixel";
    .port_info 4 /OUTPUT 6 "vga_out";
L_0000023ec246db80 .functor AND 1, L_0000023ec246e1a0, L_0000023ec24d6bd0, C4<1>, C4<1>;
L_0000023ec246df00 .functor AND 1, L_0000023ec246e1a0, L_0000023ec24d6d10, C4<1>, C4<1>;
L_0000023ec246daa0 .functor AND 1, L_0000023ec246e1a0, L_0000023ec24d6310, C4<1>, C4<1>;
L_0000023ec246e6e0 .functor AND 1, L_0000023ec246e1a0, L_0000023ec24d5690, C4<1>, C4<1>;
L_0000023ec246e280 .functor AND 1, L_0000023ec246e1a0, L_0000023ec24d57d0, C4<1>, C4<1>;
L_0000023ec246e2f0 .functor AND 1, L_0000023ec246e1a0, L_0000023ec24d59b0, C4<1>, C4<1>;
v0000023ec2475e80_0 .net *"_ivl_10", 0 0, L_0000023ec246df00;  1 drivers
v0000023ec24766a0_0 .net *"_ivl_15", 0 0, L_0000023ec24d6310;  1 drivers
v0000023ec2476060_0 .net *"_ivl_16", 0 0, L_0000023ec246daa0;  1 drivers
v0000023ec2475660_0 .net *"_ivl_21", 0 0, L_0000023ec24d5690;  1 drivers
v0000023ec2475340_0 .net *"_ivl_22", 0 0, L_0000023ec246e6e0;  1 drivers
v0000023ec2476560_0 .net *"_ivl_27", 0 0, L_0000023ec24d57d0;  1 drivers
v0000023ec2474e40_0 .net *"_ivl_28", 0 0, L_0000023ec246e280;  1 drivers
v0000023ec2476420_0 .net *"_ivl_3", 0 0, L_0000023ec24d6bd0;  1 drivers
v0000023ec2476c40_0 .net *"_ivl_34", 0 0, L_0000023ec24d59b0;  1 drivers
v0000023ec2474da0_0 .net *"_ivl_35", 0 0, L_0000023ec246e2f0;  1 drivers
v0000023ec24753e0_0 .net *"_ivl_4", 0 0, L_0000023ec246db80;  1 drivers
v0000023ec2475480_0 .net *"_ivl_9", 0 0, L_0000023ec24d6d10;  1 drivers
v0000023ec2475020_0 .net "active", 0 0, L_0000023ec246e1a0;  alias, 1 drivers
v0000023ec2474ee0_0 .net "blue_pixel", 1 0, L_0000023ec24d6450;  alias, 1 drivers
v0000023ec2475980_0 .net "green_pixel", 1 0, L_0000023ec24d5a50;  alias, 1 drivers
v0000023ec24750c0_0 .net "red_pixel", 1 0, L_0000023ec24d5230;  alias, 1 drivers
v0000023ec2476100_0 .net "vga_out", 5 0, L_0000023ec24d7030;  1 drivers
L_0000023ec24d6bd0 .part L_0000023ec24d5230, 0, 1;
L_0000023ec24d6d10 .part L_0000023ec24d5230, 1, 1;
L_0000023ec24d6310 .part L_0000023ec24d5a50, 0, 1;
L_0000023ec24d5690 .part L_0000023ec24d5a50, 1, 1;
L_0000023ec24d57d0 .part L_0000023ec24d6450, 0, 1;
LS_0000023ec24d7030_0_0 .concat8 [ 1 1 1 1], L_0000023ec246db80, L_0000023ec246df00, L_0000023ec246daa0, L_0000023ec246e6e0;
LS_0000023ec24d7030_0_4 .concat8 [ 1 1 0 0], L_0000023ec246e280, L_0000023ec246e2f0;
L_0000023ec24d7030 .concat8 [ 4 2 0 0], LS_0000023ec24d7030_0_0, LS_0000023ec24d7030_0_4;
L_0000023ec24d59b0 .part L_0000023ec24d6450, 1, 1;
S_0000023ec245f180 .scope module, "vga_timing" "vga_timing_gen" 4 25, 7 3 0, S_0000023ec2449520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "hs";
    .port_info 3 /OUTPUT 1 "vs";
    .port_info 4 /OUTPUT 10 "x";
    .port_info 5 /OUTPUT 9 "y";
    .port_info 6 /OUTPUT 1 "active";
P_0000023ec2412ae0 .param/l "H_ACTIVE" 1 7 16, +C4<00000000000000000000001010000000>;
P_0000023ec2412b18 .param/l "H_BACK_PORCH" 1 7 15, +C4<00000000000000000000000000110000>;
P_0000023ec2412b50 .param/l "H_FRONT_PORCH" 1 7 17, +C4<00000000000000000000000000010000>;
P_0000023ec2412b88 .param/l "H_SYNC_CYCLES" 1 7 14, C4<0001100000>;
P_0000023ec2412bc0 .param/l "H_TOTAL" 1 7 18, C4<1100100000>;
P_0000023ec2412bf8 .param/l "V_ACTIVE" 1 7 22, +C4<00000000000000000000000111100000>;
P_0000023ec2412c30 .param/l "V_BACK_PORCH" 1 7 21, +C4<00000000000000000000000000100001>;
P_0000023ec2412c68 .param/l "V_FRONT_PORCH" 1 7 23, +C4<00000000000000000000000000001010>;
P_0000023ec2412ca0 .param/l "V_SYNC_CYCLES" 1 7 20, C4<0000000010>;
P_0000023ec2412cd8 .param/l "V_TOTAL" 1 7 24, C4<1000001101>;
L_0000023ec246e4b0 .functor BUFZ 1, v0000023ec2475840_0, C4<0>, C4<0>, C4<0>;
L_0000023ec246e0c0 .functor NOT 1, v0000023ec246a8f0_0, C4<0>, C4<0>, C4<0>;
L_0000023ec246da30 .functor AND 1, L_0000023ec24d6950, L_0000023ec24d6ef0, C4<1>, C4<1>;
L_0000023ec246e050 .functor AND 1, L_0000023ec246da30, L_0000023ec24d54b0, C4<1>, C4<1>;
L_0000023ec246e1a0 .functor AND 1, L_0000023ec246e050, L_0000023ec24d6630, C4<1>, C4<1>;
L_0000023ec246e520 .functor BUFZ 10, v0000023ec24d4b20_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0000023ec246e210 .functor BUFZ 9, v0000023ec24d3540_0, C4<000000000>, C4<000000000>, C4<000000000>;
v0000023ec24d4260_0 .net *"_ivl_12", 31 0, L_0000023ec24d6a90;  1 drivers
L_0000023ec25001a8 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023ec24d35e0_0 .net *"_ivl_15", 21 0, L_0000023ec25001a8;  1 drivers
L_0000023ec25001f0 .functor BUFT 1, C4<00000000000000000000000010010000>, C4<0>, C4<0>, C4<0>;
v0000023ec24d41c0_0 .net/2u *"_ivl_16", 31 0, L_0000023ec25001f0;  1 drivers
v0000023ec24d4f80_0 .net *"_ivl_18", 0 0, L_0000023ec24d6950;  1 drivers
v0000023ec24d4c60_0 .net *"_ivl_20", 31 0, L_0000023ec24d5c30;  1 drivers
L_0000023ec2500238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023ec24d4bc0_0 .net *"_ivl_23", 21 0, L_0000023ec2500238;  1 drivers
L_0000023ec2500280 .functor BUFT 1, C4<00000000000000000000001100010000>, C4<0>, C4<0>, C4<0>;
v0000023ec24d4120_0 .net/2u *"_ivl_24", 31 0, L_0000023ec2500280;  1 drivers
v0000023ec24d37c0_0 .net *"_ivl_26", 0 0, L_0000023ec24d6ef0;  1 drivers
v0000023ec24d34a0_0 .net *"_ivl_29", 0 0, L_0000023ec246da30;  1 drivers
v0000023ec24d3400_0 .net *"_ivl_30", 31 0, L_0000023ec24d6f90;  1 drivers
L_0000023ec25002c8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023ec24d3ae0_0 .net *"_ivl_33", 22 0, L_0000023ec25002c8;  1 drivers
L_0000023ec2500310 .functor BUFT 1, C4<00000000000000000000000000100011>, C4<0>, C4<0>, C4<0>;
v0000023ec24d3e00_0 .net/2u *"_ivl_34", 31 0, L_0000023ec2500310;  1 drivers
v0000023ec24d39a0_0 .net *"_ivl_36", 0 0, L_0000023ec24d54b0;  1 drivers
v0000023ec24d3220_0 .net *"_ivl_39", 0 0, L_0000023ec246e050;  1 drivers
v0000023ec24d4300_0 .net *"_ivl_40", 31 0, L_0000023ec24d6c70;  1 drivers
L_0000023ec2500358 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023ec24d50c0_0 .net *"_ivl_43", 22 0, L_0000023ec2500358;  1 drivers
L_0000023ec25003a0 .functor BUFT 1, C4<00000000000000000000001000000011>, C4<0>, C4<0>, C4<0>;
v0000023ec24d32c0_0 .net/2u *"_ivl_44", 31 0, L_0000023ec25003a0;  1 drivers
v0000023ec24d3360_0 .net *"_ivl_46", 0 0, L_0000023ec24d6630;  1 drivers
v0000023ec24d4a80_0 .net "active", 0 0, L_0000023ec246e1a0;  alias, 1 drivers
v0000023ec24d3900_0 .net "clk", 0 0, v0000023ec24d63b0_0;  alias, 1 drivers
v0000023ec24d4b20_0 .var "h_count", 9 0;
v0000023ec24d3a40_0 .net "hs", 0 0, L_0000023ec246e4b0;  1 drivers
v0000023ec24d4080_0 .net "hs_pwm", 0 0, v0000023ec2475840_0;  1 drivers
v0000023ec24d3f40_0 .net "rst_n", 0 0, v0000023ec24d5370_0;  alias, 1 drivers
v0000023ec24d3540_0 .var "v_count", 8 0;
v0000023ec24d3fe0_0 .net "vs", 0 0, L_0000023ec246e0c0;  1 drivers
v0000023ec24d43a0_0 .net "vs_pwm", 0 0, v0000023ec246a8f0_0;  1 drivers
v0000023ec24d3680_0 .net "x", 9 0, L_0000023ec246e520;  alias, 1 drivers
v0000023ec24d49e0_0 .net "y", 8 0, L_0000023ec246e210;  alias, 1 drivers
L_0000023ec24d6a90 .concat [ 10 22 0 0], v0000023ec24d4b20_0, L_0000023ec25001a8;
L_0000023ec24d6950 .cmp/ge 32, L_0000023ec24d6a90, L_0000023ec25001f0;
L_0000023ec24d5c30 .concat [ 10 22 0 0], v0000023ec24d4b20_0, L_0000023ec2500238;
L_0000023ec24d6ef0 .cmp/gt 32, L_0000023ec2500280, L_0000023ec24d5c30;
L_0000023ec24d6f90 .concat [ 9 23 0 0], v0000023ec24d3540_0, L_0000023ec25002c8;
L_0000023ec24d54b0 .cmp/ge 32, L_0000023ec24d6f90, L_0000023ec2500310;
L_0000023ec24d6c70 .concat [ 9 23 0 0], v0000023ec24d3540_0, L_0000023ec2500358;
L_0000023ec24d6630 .cmp/gt 32, L_0000023ec25003a0, L_0000023ec24d6c70;
S_0000023ec2412d20 .scope module, "hs_pwm_gen" "pwm_module" 7 33, 8 4 0, S_0000023ec245f180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 10 "duty";
    .port_info 3 /INPUT 10 "max_value";
    .port_info 4 /OUTPUT 1 "pwm_out";
P_0000023ec246ff30 .param/l "bit_width" 0 8 5, +C4<00000000000000000000000000001010>;
v0000023ec24755c0_0 .net "clk", 0 0, v0000023ec24d63b0_0;  alias, 1 drivers
v0000023ec2475160_0 .var "counter", 10 0;
L_0000023ec2500088 .functor BUFT 1, C4<0001100000>, C4<0>, C4<0>, C4<0>;
v0000023ec2476600_0 .net "duty", 9 0, L_0000023ec2500088;  1 drivers
L_0000023ec25000d0 .functor BUFT 1, C4<1100100000>, C4<0>, C4<0>, C4<0>;
v0000023ec2476240_0 .net "max_value", 9 0, L_0000023ec25000d0;  1 drivers
v0000023ec2475840_0 .var "pwm_out", 0 0;
v0000023ec24762e0_0 .net "rst_n", 0 0, v0000023ec24d5370_0;  alias, 1 drivers
E_0000023ec246fb70 .event posedge, v0000023ec2476380_0;
S_0000023ec24d3040 .scope module, "vs_pwm_gen" "pwm_module" 7 42, 8 4 0, S_0000023ec245f180;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 10 "duty";
    .port_info 3 /INPUT 10 "max_value";
    .port_info 4 /OUTPUT 1 "pwm_out";
P_0000023ec2470930 .param/l "bit_width" 0 8 5, +C4<00000000000000000000000000001010>;
v0000023ec2475200_0 .net "clk", 0 0, v0000023ec2475840_0;  alias, 1 drivers
v0000023ec24758e0_0 .var "counter", 10 0;
L_0000023ec2500118 .functor BUFT 1, C4<0000000010>, C4<0>, C4<0>, C4<0>;
v0000023ec246a0d0_0 .net "duty", 9 0, L_0000023ec2500118;  1 drivers
L_0000023ec2500160 .functor BUFT 1, C4<1000001101>, C4<0>, C4<0>, C4<0>;
v0000023ec246a670_0 .net "max_value", 9 0, L_0000023ec2500160;  1 drivers
v0000023ec246a8f0_0 .var "pwm_out", 0 0;
v0000023ec24d48a0_0 .net "rst_n", 0 0, v0000023ec24d5370_0;  alias, 1 drivers
E_0000023ec24702f0 .event posedge, v0000023ec2475840_0;
    .scope S_0000023ec2412d20;
T_0 ;
    %wait E_0000023ec246fb70;
    %load/vec4 v0000023ec24762e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000023ec2475160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ec2475840_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023ec2475160_0;
    %load/vec4 v0000023ec2476240_0;
    %pad/u 11;
    %cmp/e;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000023ec2475160_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000023ec2475160_0;
    %addi 1, 0, 11;
    %assign/vec4 v0000023ec2475160_0, 0;
T_0.3 ;
T_0.1 ;
    %load/vec4 v0000023ec2475160_0;
    %load/vec4 v0000023ec2476600_0;
    %pad/u 11;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0000023ec2475840_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023ec24d3040;
T_1 ;
    %wait E_0000023ec24702f0;
    %load/vec4 v0000023ec24d48a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000023ec24758e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023ec246a8f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023ec24758e0_0;
    %load/vec4 v0000023ec246a670_0;
    %pad/u 11;
    %cmp/e;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000023ec24758e0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000023ec24758e0_0;
    %addi 1, 0, 11;
    %assign/vec4 v0000023ec24758e0_0, 0;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0000023ec24758e0_0;
    %load/vec4 v0000023ec246a0d0_0;
    %pad/u 11;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v0000023ec246a8f0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023ec245f180;
T_2 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000023ec24d4b20_0, 0, 10;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0000023ec24d3540_0, 0, 9;
    %end;
    .thread T_2, $init;
    .scope S_0000023ec245f180;
T_3 ;
    %wait E_0000023ec246fa30;
    %load/vec4 v0000023ec24d3f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000023ec24d4b20_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000023ec24d3540_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000023ec24d4b20_0;
    %pad/u 32;
    %cmpi/e 799, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0000023ec24d4b20_0, 0;
    %load/vec4 v0000023ec24d3540_0;
    %pad/u 32;
    %cmpi/e 524, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000023ec24d3540_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000023ec24d3540_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000023ec24d3540_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000023ec24d4b20_0;
    %addi 1, 0, 10;
    %assign/vec4 v0000023ec24d4b20_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023ec24496b0;
T_4 ;
    %wait E_0000023ec246fa30;
    %load/vec4 v0000023ec2475d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %fork t_1, S_0000023ec2463c40;
    %jmp t_0;
    .scope S_0000023ec2463c40;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023ec2475f20_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000023ec2475f20_0;
    %cmpi/s 640, 0, 32;
    %jmp/0xz T_4.3, 5;
    %fork t_3, S_0000023ec2463dd0;
    %jmp t_2;
    .scope S_0000023ec2463dd0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023ec2474f80_0, 0, 32;
T_4.4 ;
    %load/vec4 v0000023ec2474f80_0;
    %cmpi/s 480, 0, 32;
    %jmp/0xz T_4.5, 5;
    %load/vec4 v0000023ec2475f20_0;
    %load/vec4 v0000023ec2474f80_0;
    %xor;
    %pushi/vec4 1, 0, 32;
    %and;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.6, 8;
    %pushi/vec4 1, 0, 6;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %load/vec4 v0000023ec2475f20_0;
    %pad/s 41;
    %pad/s 50;
    %muli 480, 0, 50;
    %pad/s 51;
    %load/vec4 v0000023ec2474f80_0;
    %pad/s 51;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023ec2475b60, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023ec2474f80_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000023ec2474f80_0, 0, 32;
    %jmp T_4.4;
T_4.5 ;
    %end;
    .scope S_0000023ec2463c40;
t_2 %join;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023ec2475f20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000023ec2475f20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .scope S_0000023ec24496b0;
t_0 %join;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023ec2476b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0000023ec24752a0_0;
    %load/vec4 v0000023ec24769c0_0;
    %parti/s 4, 6, 4;
    %pad/u 20;
    %pad/u 29;
    %muli 480, 0, 29;
    %pad/u 30;
    %load/vec4 v0000023ec24769c0_0;
    %parti/s 6, 0, 2;
    %pad/u 10;
    %pad/u 30;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023ec2475b60, 0, 4;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0000023ec24769c0_0;
    %parti/s 4, 6, 4;
    %pad/u 20;
    %pad/u 29;
    %muli 480, 0, 29;
    %pad/u 30;
    %load/vec4 v0000023ec24769c0_0;
    %parti/s 6, 0, 2;
    %pad/u 10;
    %pad/u 30;
    %add;
    %ix/vec4 4;
    %load/vec4a v0000023ec2475b60, 4;
    %assign/vec4 v0000023ec2475ac0_0, 0;
T_4.9 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023ec24529e0;
T_5 ;
    %vpi_call/w 3 14 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call/w 3 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023ec24529e0 {0 0 0};
    %delay 1000, 0;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    ".\src\tb\tb.v";
    ".\src\tt_um_devinatkin_arduino_vga.v";
    ".\src\frame.v";
    ".\src\rgb_active.v";
    ".\src\vga_timing.v";
    ".\src\pwm_module.v";
