platform: nangate45             # currently only supports 'nangate'

design_name: gcd                # top-level design name

verilog_files:                  # relative path of the source files
- src/gcd.v
sdc_file: constraint.sdc        # relative path of the constraint file

die_area: "0 0 620.15 620.6"            # die area as a box
core_area: "10.07 11.2 610.27 610.8"    # core area as a box

clock_period: 0.46             # clock period in nanoseconds
