IP Generator (Version 2020.3-Lite build 71107)
Start generating at 2022-11-09 20:44
Instance: fifo_generator_0 (E:\Arm\purple_light\ddr3_hdmi_v3\ddr3_hdmi\ipcore\fifo_generator_0\fifo_generator_0.idf)
Model: Distributed FIFO (1.2)
Part: Logos-PGL22G-MBG324--6
Create directory 'rtl' ...
Copy 'rtl\ipm_distributed_fifo_ctr_v1_0.v' to 'rtl' ...
Copy 'rtl\ipm_distributed_fifo_v1_2.v.xml' to 'rtl' ...
Copy 'rtl\ipm_distributed_sdpram_v1_2.v.xml' to 'rtl' ...
Compile file 'rtl\ipm_distributed_fifo_v1_2.v.xml' to 'rtl\ipm_distributed_fifo_v1_2_fifo_generator_0.v' ...
Compile file 'rtl\ipm_distributed_sdpram_v1_2.v.xml' to 'rtl\ipm_distributed_sdpram_v1_2_fifo_generator_0.v' ...
Copy 'ipm_distributed_fifo_wrapper_v1_2.v.xml' ...
Copy 'ipm_distributed_fifo_wrapper_v1_2_tb.v.xml' ...
Compile file 'ipm_distributed_fifo_wrapper_v1_2.v.xml' to 'fifo_generator_0.v' ...
Found top module 'fifo_generator_0' in file 'fifo_generator_0.v'.
Compile file 'ipm_distributed_fifo_wrapper_v1_2_tb.v.xml' to 'fifo_generator_0_tb.v' ...
Create template file 'fifo_generator_0_tmpl.v' ...
Create template file 'fifo_generator_0_tmpl.vhdl' ...
There are 4 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
