
11262I2cshiyan.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f5c  080001e4  080001e4  000011e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  08003140  08003140  00004140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080031e0  080031e0  00005068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080031e0  080031e0  00005068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080031e0  080031e0  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080031e0  080031e0  000041e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080031e4  080031e4  000041e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080031e8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000068  08003250  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08003250  00005220  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008002  00000000  00000000  00005091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ce0  00000000  00000000  0000d093  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007e8  00000000  00000000  0000ed78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005e9  00000000  00000000  0000f560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a0b7  00000000  00000000  0000fb49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a848  00000000  00000000  00029c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000923ea  00000000  00000000  00034448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c6832  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000023a4  00000000  00000000  000c6878  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000c8c1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	@ (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000068 	.word	0x20000068
 8000200:	00000000 	.word	0x00000000
 8000204:	08003128 	.word	0x08003128

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	@ (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	@ (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	@ (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	2000006c 	.word	0x2000006c
 8000220:	08003128 	.word	0x08003128

08000224 <AT24C02_WriteOneByte>:

#include"at24c02.h"
#include"my_i2c.h"

int8_t AT24C02_WriteOneByte(uint8_t WriteAddr , uint8_t DataToWrite)
{
 8000224:	b580      	push	{r7, lr}
 8000226:	b082      	sub	sp, #8
 8000228:	af00      	add	r7, sp, #0
 800022a:	4603      	mov	r3, r0
 800022c:	460a      	mov	r2, r1
 800022e:	71fb      	strb	r3, [r7, #7]
 8000230:	4613      	mov	r3, r2
 8000232:	71bb      	strb	r3, [r7, #6]
	I2C_Start();
 8000234:	f000 f95a 	bl	80004ec <I2C_Start>
	I2C_SendByte(0xA0);
 8000238:	20a0      	movs	r0, #160	@ 0xa0
 800023a:	f000 f9cf 	bl	80005dc <I2C_SendByte>

	if (I2C_WaitAck() == 1)
 800023e:	f000 f993 	bl	8000568 <I2C_WaitAck>
 8000242:	4603      	mov	r3, r0
 8000244:	2b01      	cmp	r3, #1
 8000246:	d103      	bne.n	8000250 <AT24C02_WriteOneByte+0x2c>
	{
		I2C_Stop();
 8000248:	f000 f96e 	bl	8000528 <I2C_Stop>
		return 1;
 800024c:	2301      	movs	r3, #1
 800024e:	e01f      	b.n	8000290 <AT24C02_WriteOneByte+0x6c>
	}

	I2C_SendByte(WriteAddr);
 8000250:	79fb      	ldrb	r3, [r7, #7]
 8000252:	4618      	mov	r0, r3
 8000254:	f000 f9c2 	bl	80005dc <I2C_SendByte>
	if (I2C_WaitAck() == 1)
 8000258:	f000 f986 	bl	8000568 <I2C_WaitAck>
 800025c:	4603      	mov	r3, r0
 800025e:	2b01      	cmp	r3, #1
 8000260:	d103      	bne.n	800026a <AT24C02_WriteOneByte+0x46>
	{
		I2C_Stop();
 8000262:	f000 f961 	bl	8000528 <I2C_Stop>
		return 1;
 8000266:	2301      	movs	r3, #1
 8000268:	e012      	b.n	8000290 <AT24C02_WriteOneByte+0x6c>
	}

	I2C_SendByte(DataToWrite);
 800026a:	79bb      	ldrb	r3, [r7, #6]
 800026c:	4618      	mov	r0, r3
 800026e:	f000 f9b5 	bl	80005dc <I2C_SendByte>
	if (I2C_WaitAck() == 1)
 8000272:	f000 f979 	bl	8000568 <I2C_WaitAck>
 8000276:	4603      	mov	r3, r0
 8000278:	2b01      	cmp	r3, #1
 800027a:	d103      	bne.n	8000284 <AT24C02_WriteOneByte+0x60>
	{
		I2C_Stop();
 800027c:	f000 f954 	bl	8000528 <I2C_Stop>
		return 1;
 8000280:	2301      	movs	r3, #1
 8000282:	e005      	b.n	8000290 <AT24C02_WriteOneByte+0x6c>
	}

	I2C_Stop();
 8000284:	f000 f950 	bl	8000528 <I2C_Stop>
	HAL_Delay(5);
 8000288:	2005      	movs	r0, #5
 800028a:	f000 fc49 	bl	8000b20 <HAL_Delay>
	return 0;
 800028e:	2300      	movs	r3, #0
}
 8000290:	4618      	mov	r0, r3
 8000292:	3708      	adds	r7, #8
 8000294:	46bd      	mov	sp, r7
 8000296:	bd80      	pop	{r7, pc}

08000298 <AT24C02_ReadOneByte>:

int8_t AT24C02_ReadOneByte(uint8_t ReadAddr)
{
 8000298:	b580      	push	{r7, lr}
 800029a:	b084      	sub	sp, #16
 800029c:	af00      	add	r7, sp, #0
 800029e:	4603      	mov	r3, r0
 80002a0:	71fb      	strb	r3, [r7, #7]
	volatile uint8_t receive;

	I2C_Start();
 80002a2:	f000 f923 	bl	80004ec <I2C_Start>

	I2C_SendByte(0xA0);
 80002a6:	20a0      	movs	r0, #160	@ 0xa0
 80002a8:	f000 f998 	bl	80005dc <I2C_SendByte>
	if (I2C_WaitAck() == 1)
 80002ac:	f000 f95c 	bl	8000568 <I2C_WaitAck>
 80002b0:	4603      	mov	r3, r0
 80002b2:	2b01      	cmp	r3, #1
 80002b4:	d102      	bne.n	80002bc <AT24C02_ReadOneByte+0x24>
	{
		return -1;
 80002b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80002ba:	e025      	b.n	8000308 <AT24C02_ReadOneByte+0x70>
	}

	I2C_SendByte(ReadAddr);
 80002bc:	79fb      	ldrb	r3, [r7, #7]
 80002be:	4618      	mov	r0, r3
 80002c0:	f000 f98c 	bl	80005dc <I2C_SendByte>
	if (I2C_WaitAck() == 1)
 80002c4:	f000 f950 	bl	8000568 <I2C_WaitAck>
 80002c8:	4603      	mov	r3, r0
 80002ca:	2b01      	cmp	r3, #1
 80002cc:	d102      	bne.n	80002d4 <AT24C02_ReadOneByte+0x3c>
	{
		return -1;
 80002ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80002d2:	e019      	b.n	8000308 <AT24C02_ReadOneByte+0x70>
	}

	I2C_Start();
 80002d4:	f000 f90a 	bl	80004ec <I2C_Start>

	I2C_SendByte(0xA1);
 80002d8:	20a1      	movs	r0, #161	@ 0xa1
 80002da:	f000 f97f 	bl	80005dc <I2C_SendByte>
	if (I2C_WaitAck() == 1)
 80002de:	f000 f943 	bl	8000568 <I2C_WaitAck>
 80002e2:	4603      	mov	r3, r0
 80002e4:	2b01      	cmp	r3, #1
 80002e6:	d102      	bne.n	80002ee <AT24C02_ReadOneByte+0x56>
	{
		return -1;
 80002e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80002ec:	e00c      	b.n	8000308 <AT24C02_ReadOneByte+0x70>
	}

	receive = I2C_ReadByte(0);
 80002ee:	2000      	movs	r0, #0
 80002f0:	f000 f9b4 	bl	800065c <I2C_ReadByte>
 80002f4:	4603      	mov	r3, r0
 80002f6:	73fb      	strb	r3, [r7, #15]

	I2C_Stop();
 80002f8:	f000 f916 	bl	8000528 <I2C_Stop>
	HAL_Delay(5);
 80002fc:	2005      	movs	r0, #5
 80002fe:	f000 fc0f 	bl	8000b20 <HAL_Delay>
	return receive;
 8000302:	7bfb      	ldrb	r3, [r7, #15]
 8000304:	b2db      	uxtb	r3, r3
 8000306:	b25b      	sxtb	r3, r3
}
 8000308:	4618      	mov	r0, r3
 800030a:	3710      	adds	r7, #16
 800030c:	46bd      	mov	sp, r7
 800030e:	bd80      	pop	{r7, pc}

08000310 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b086      	sub	sp, #24
 8000314:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000316:	f107 0308 	add.w	r3, r7, #8
 800031a:	2200      	movs	r2, #0
 800031c:	601a      	str	r2, [r3, #0]
 800031e:	605a      	str	r2, [r3, #4]
 8000320:	609a      	str	r2, [r3, #8]
 8000322:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000324:	4b17      	ldr	r3, [pc, #92]	@ (8000384 <MX_GPIO_Init+0x74>)
 8000326:	699b      	ldr	r3, [r3, #24]
 8000328:	4a16      	ldr	r2, [pc, #88]	@ (8000384 <MX_GPIO_Init+0x74>)
 800032a:	f043 0304 	orr.w	r3, r3, #4
 800032e:	6193      	str	r3, [r2, #24]
 8000330:	4b14      	ldr	r3, [pc, #80]	@ (8000384 <MX_GPIO_Init+0x74>)
 8000332:	699b      	ldr	r3, [r3, #24]
 8000334:	f003 0304 	and.w	r3, r3, #4
 8000338:	607b      	str	r3, [r7, #4]
 800033a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800033c:	4b11      	ldr	r3, [pc, #68]	@ (8000384 <MX_GPIO_Init+0x74>)
 800033e:	699b      	ldr	r3, [r3, #24]
 8000340:	4a10      	ldr	r2, [pc, #64]	@ (8000384 <MX_GPIO_Init+0x74>)
 8000342:	f043 0308 	orr.w	r3, r3, #8
 8000346:	6193      	str	r3, [r2, #24]
 8000348:	4b0e      	ldr	r3, [pc, #56]	@ (8000384 <MX_GPIO_Init+0x74>)
 800034a:	699b      	ldr	r3, [r3, #24]
 800034c:	f003 0308 	and.w	r3, r3, #8
 8000350:	603b      	str	r3, [r7, #0]
 8000352:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, I2C_SCL_Pin|I2C_SDA_Pin, GPIO_PIN_RESET);
 8000354:	2200      	movs	r2, #0
 8000356:	21c0      	movs	r1, #192	@ 0xc0
 8000358:	480b      	ldr	r0, [pc, #44]	@ (8000388 <MX_GPIO_Init+0x78>)
 800035a:	f001 f800 	bl	800135e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : I2C_SCL_Pin I2C_SDA_Pin */
  GPIO_InitStruct.Pin = I2C_SCL_Pin|I2C_SDA_Pin;
 800035e:	23c0      	movs	r3, #192	@ 0xc0
 8000360:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000362:	2311      	movs	r3, #17
 8000364:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000366:	2300      	movs	r3, #0
 8000368:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800036a:	2303      	movs	r3, #3
 800036c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800036e:	f107 0308 	add.w	r3, r7, #8
 8000372:	4619      	mov	r1, r3
 8000374:	4804      	ldr	r0, [pc, #16]	@ (8000388 <MX_GPIO_Init+0x78>)
 8000376:	f000 fe47 	bl	8001008 <HAL_GPIO_Init>

}
 800037a:	bf00      	nop
 800037c:	3718      	adds	r7, #24
 800037e:	46bd      	mov	sp, r7
 8000380:	bd80      	pop	{r7, pc}
 8000382:	bf00      	nop
 8000384:	40021000 	.word	0x40021000
 8000388:	40010c00 	.word	0x40010c00

0800038c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file , char* ptr , int len)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b084      	sub	sp, #16
 8000390:	af00      	add	r7, sp, #0
 8000392:	60f8      	str	r0, [r7, #12]
 8000394:	60b9      	str	r1, [r7, #8]
 8000396:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1 , (uint8_t *)ptr , len , HAL_MAX_DELAY);
 8000398:	687b      	ldr	r3, [r7, #4]
 800039a:	b29a      	uxth	r2, r3
 800039c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80003a0:	68b9      	ldr	r1, [r7, #8]
 80003a2:	4804      	ldr	r0, [pc, #16]	@ (80003b4 <_write+0x28>)
 80003a4:	f001 fc54 	bl	8001c50 <HAL_UART_Transmit>
	return len;
 80003a8:	687b      	ldr	r3, [r7, #4]
}
 80003aa:	4618      	mov	r0, r3
 80003ac:	3710      	adds	r7, #16
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}
 80003b2:	bf00      	nop
 80003b4:	20000088 	.word	0x20000088

080003b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003b8:	b580      	push	{r7, lr}
 80003ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003bc:	f000 fb4e 	bl	8000a5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003c0:	f000 f838 	bl	8000434 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003c4:	f7ff ffa4 	bl	8000310 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80003c8:	f000 faa4 	bl	8000914 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  printf("System Starting....\r\n");
 80003cc:	4813      	ldr	r0, [pc, #76]	@ (800041c <main+0x64>)
 80003ce:	f002 fb1d 	bl	8002a0c <puts>
  printf("Writing 0x66 to Addr 0...\r\n");
 80003d2:	4813      	ldr	r0, [pc, #76]	@ (8000420 <main+0x68>)
 80003d4:	f002 fb1a 	bl	8002a0c <puts>

  if(AT24C02_WriteOneByte(0 , 0x66) == 0)
 80003d8:	2166      	movs	r1, #102	@ 0x66
 80003da:	2000      	movs	r0, #0
 80003dc:	f7ff ff22 	bl	8000224 <AT24C02_WriteOneByte>
 80003e0:	4603      	mov	r3, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d103      	bne.n	80003ee <main+0x36>
  {
	  printf("Write Success!\r\n");
 80003e6:	480f      	ldr	r0, [pc, #60]	@ (8000424 <main+0x6c>)
 80003e8:	f002 fb10 	bl	8002a0c <puts>
 80003ec:	e002      	b.n	80003f4 <main+0x3c>
  }

  else
  {
	  printf("Write Failure\r\n");
 80003ee:	480e      	ldr	r0, [pc, #56]	@ (8000428 <main+0x70>)
 80003f0:	f002 fb0c 	bl	8002a0c <puts>
  }


  HAL_Delay(10);
 80003f4:	200a      	movs	r0, #10
 80003f6:	f000 fb93 	bl	8000b20 <HAL_Delay>

  if(AT24C02_ReadOneByte(0) == 0x66)
 80003fa:	2000      	movs	r0, #0
 80003fc:	f7ff ff4c 	bl	8000298 <AT24C02_ReadOneByte>
 8000400:	4603      	mov	r3, r0
 8000402:	2b66      	cmp	r3, #102	@ 0x66
 8000404:	d103      	bne.n	800040e <main+0x56>
  {
	  printf("Test is passed\r\n");
 8000406:	4809      	ldr	r0, [pc, #36]	@ (800042c <main+0x74>)
 8000408:	f002 fb00 	bl	8002a0c <puts>
 800040c:	e003      	b.n	8000416 <main+0x5e>
  }

  else
  {
	  printf("Test Failed\r\n");
 800040e:	4808      	ldr	r0, [pc, #32]	@ (8000430 <main+0x78>)
 8000410:	f002 fafc 	bl	8002a0c <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 8000414:	bf00      	nop
 8000416:	bf00      	nop
 8000418:	e7fd      	b.n	8000416 <main+0x5e>
 800041a:	bf00      	nop
 800041c:	08003140 	.word	0x08003140
 8000420:	08003158 	.word	0x08003158
 8000424:	08003174 	.word	0x08003174
 8000428:	08003184 	.word	0x08003184
 800042c:	08003194 	.word	0x08003194
 8000430:	080031a4 	.word	0x080031a4

08000434 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	b090      	sub	sp, #64	@ 0x40
 8000438:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800043a:	f107 0318 	add.w	r3, r7, #24
 800043e:	2228      	movs	r2, #40	@ 0x28
 8000440:	2100      	movs	r1, #0
 8000442:	4618      	mov	r0, r3
 8000444:	f002 faea 	bl	8002a1c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000448:	1d3b      	adds	r3, r7, #4
 800044a:	2200      	movs	r2, #0
 800044c:	601a      	str	r2, [r3, #0]
 800044e:	605a      	str	r2, [r3, #4]
 8000450:	609a      	str	r2, [r3, #8]
 8000452:	60da      	str	r2, [r3, #12]
 8000454:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000456:	2301      	movs	r3, #1
 8000458:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800045a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800045e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000460:	2300      	movs	r3, #0
 8000462:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000464:	2301      	movs	r3, #1
 8000466:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000468:	2302      	movs	r3, #2
 800046a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800046c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000470:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000472:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000476:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000478:	f107 0318 	add.w	r3, r7, #24
 800047c:	4618      	mov	r0, r3
 800047e:	f000 ff87 	bl	8001390 <HAL_RCC_OscConfig>
 8000482:	4603      	mov	r3, r0
 8000484:	2b00      	cmp	r3, #0
 8000486:	d001      	beq.n	800048c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000488:	f000 f819 	bl	80004be <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800048c:	230f      	movs	r3, #15
 800048e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000490:	2302      	movs	r3, #2
 8000492:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000494:	2300      	movs	r3, #0
 8000496:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000498:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800049c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800049e:	2300      	movs	r3, #0
 80004a0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004a2:	1d3b      	adds	r3, r7, #4
 80004a4:	2102      	movs	r1, #2
 80004a6:	4618      	mov	r0, r3
 80004a8:	f001 f9f4 	bl	8001894 <HAL_RCC_ClockConfig>
 80004ac:	4603      	mov	r3, r0
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d001      	beq.n	80004b6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80004b2:	f000 f804 	bl	80004be <Error_Handler>
  }
}
 80004b6:	bf00      	nop
 80004b8:	3740      	adds	r7, #64	@ 0x40
 80004ba:	46bd      	mov	sp, r7
 80004bc:	bd80      	pop	{r7, pc}

080004be <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004be:	b480      	push	{r7}
 80004c0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004c2:	b672      	cpsid	i
}
 80004c4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004c6:	bf00      	nop
 80004c8:	e7fd      	b.n	80004c6 <Error_Handler+0x8>

080004ca <I2C_Delay>:
/*I2C开始传输数据是scl高电平的模式下,sda电平由高变低,
 * 所以应该是先保证scl电平高
 * 然后将sda电平拉低
 */
static void I2C_Delay(void)
{
 80004ca:	b480      	push	{r7}
 80004cc:	b083      	sub	sp, #12
 80004ce:	af00      	add	r7, sp, #0
	volatile int i = 20;
 80004d0:	2314      	movs	r3, #20
 80004d2:	607b      	str	r3, [r7, #4]
	while(i --)
 80004d4:	bf00      	nop
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	1e5a      	subs	r2, r3, #1
 80004da:	607a      	str	r2, [r7, #4]
 80004dc:	2b00      	cmp	r3, #0
 80004de:	d1fa      	bne.n	80004d6 <I2C_Delay+0xc>
	{
	}
}
 80004e0:	bf00      	nop
 80004e2:	bf00      	nop
 80004e4:	370c      	adds	r7, #12
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bc80      	pop	{r7}
 80004ea:	4770      	bx	lr

080004ec <I2C_Start>:
void I2C_Start(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
	I2C_SCL_H();
 80004f0:	2201      	movs	r2, #1
 80004f2:	2140      	movs	r1, #64	@ 0x40
 80004f4:	480b      	ldr	r0, [pc, #44]	@ (8000524 <I2C_Start+0x38>)
 80004f6:	f000 ff32 	bl	800135e <HAL_GPIO_WritePin>
	I2C_SDA_H();
 80004fa:	2201      	movs	r2, #1
 80004fc:	2180      	movs	r1, #128	@ 0x80
 80004fe:	4809      	ldr	r0, [pc, #36]	@ (8000524 <I2C_Start+0x38>)
 8000500:	f000 ff2d 	bl	800135e <HAL_GPIO_WritePin>
	I2C_Delay();
 8000504:	f7ff ffe1 	bl	80004ca <I2C_Delay>

	I2C_SDA_L();
 8000508:	2200      	movs	r2, #0
 800050a:	2180      	movs	r1, #128	@ 0x80
 800050c:	4805      	ldr	r0, [pc, #20]	@ (8000524 <I2C_Start+0x38>)
 800050e:	f000 ff26 	bl	800135e <HAL_GPIO_WritePin>
	I2C_Delay();
 8000512:	f7ff ffda 	bl	80004ca <I2C_Delay>

	I2C_SCL_L();
 8000516:	2200      	movs	r2, #0
 8000518:	2140      	movs	r1, #64	@ 0x40
 800051a:	4802      	ldr	r0, [pc, #8]	@ (8000524 <I2C_Start+0x38>)
 800051c:	f000 ff1f 	bl	800135e <HAL_GPIO_WritePin>
}
 8000520:	bf00      	nop
 8000522:	bd80      	pop	{r7, pc}
 8000524:	40010c00 	.word	0x40010c00

08000528 <I2C_Stop>:

void I2C_Stop(void)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	af00      	add	r7, sp, #0
	I2C_SCL_L();
 800052c:	2200      	movs	r2, #0
 800052e:	2140      	movs	r1, #64	@ 0x40
 8000530:	480c      	ldr	r0, [pc, #48]	@ (8000564 <I2C_Stop+0x3c>)
 8000532:	f000 ff14 	bl	800135e <HAL_GPIO_WritePin>
	I2C_SDA_L();
 8000536:	2200      	movs	r2, #0
 8000538:	2180      	movs	r1, #128	@ 0x80
 800053a:	480a      	ldr	r0, [pc, #40]	@ (8000564 <I2C_Stop+0x3c>)
 800053c:	f000 ff0f 	bl	800135e <HAL_GPIO_WritePin>
	I2C_Delay();
 8000540:	f7ff ffc3 	bl	80004ca <I2C_Delay>

	I2C_SCL_H();
 8000544:	2201      	movs	r2, #1
 8000546:	2140      	movs	r1, #64	@ 0x40
 8000548:	4806      	ldr	r0, [pc, #24]	@ (8000564 <I2C_Stop+0x3c>)
 800054a:	f000 ff08 	bl	800135e <HAL_GPIO_WritePin>
	I2C_Delay();
 800054e:	f7ff ffbc 	bl	80004ca <I2C_Delay>

	I2C_SDA_H();
 8000552:	2201      	movs	r2, #1
 8000554:	2180      	movs	r1, #128	@ 0x80
 8000556:	4803      	ldr	r0, [pc, #12]	@ (8000564 <I2C_Stop+0x3c>)
 8000558:	f000 ff01 	bl	800135e <HAL_GPIO_WritePin>
	I2C_Delay();
 800055c:	f7ff ffb5 	bl	80004ca <I2C_Delay>
}
 8000560:	bf00      	nop
 8000562:	bd80      	pop	{r7, pc}
 8000564:	40010c00 	.word	0x40010c00

08000568 <I2C_WaitAck>:

uint8_t I2C_WaitAck(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b082      	sub	sp, #8
 800056c:	af00      	add	r7, sp, #0
	/*先释放SDA
	 * 再拉高SCL准备读SDA
	 * 然后判断是否SDA被拉低
	 */
	volatile uint8_t error_time = 0;
 800056e:	2300      	movs	r3, #0
 8000570:	71fb      	strb	r3, [r7, #7]
	I2C_SDA_H();
 8000572:	2201      	movs	r2, #1
 8000574:	2180      	movs	r1, #128	@ 0x80
 8000576:	4818      	ldr	r0, [pc, #96]	@ (80005d8 <I2C_WaitAck+0x70>)
 8000578:	f000 fef1 	bl	800135e <HAL_GPIO_WritePin>
	I2C_Delay();
 800057c:	f7ff ffa5 	bl	80004ca <I2C_Delay>

	I2C_SCL_H();
 8000580:	2201      	movs	r2, #1
 8000582:	2140      	movs	r1, #64	@ 0x40
 8000584:	4814      	ldr	r0, [pc, #80]	@ (80005d8 <I2C_WaitAck+0x70>)
 8000586:	f000 feea 	bl	800135e <HAL_GPIO_WritePin>
	I2C_Delay();
 800058a:	f7ff ff9e 	bl	80004ca <I2C_Delay>
	error_time = 0;
 800058e:	2300      	movs	r3, #0
 8000590:	71fb      	strb	r3, [r7, #7]

	while(1)
	{
		if(error_time >= 40)
 8000592:	79fb      	ldrb	r3, [r7, #7]
 8000594:	b2db      	uxtb	r3, r3
 8000596:	2b27      	cmp	r3, #39	@ 0x27
 8000598:	d906      	bls.n	80005a8 <I2C_WaitAck+0x40>
		{
			I2C_SCL_L();
 800059a:	2200      	movs	r2, #0
 800059c:	2140      	movs	r1, #64	@ 0x40
 800059e:	480e      	ldr	r0, [pc, #56]	@ (80005d8 <I2C_WaitAck+0x70>)
 80005a0:	f000 fedd 	bl	800135e <HAL_GPIO_WritePin>
			return 1;
 80005a4:	2301      	movs	r3, #1
 80005a6:	e013      	b.n	80005d0 <I2C_WaitAck+0x68>
		}

		if(I2C_READ_SDA() == 0)
 80005a8:	2180      	movs	r1, #128	@ 0x80
 80005aa:	480b      	ldr	r0, [pc, #44]	@ (80005d8 <I2C_WaitAck+0x70>)
 80005ac:	f000 fec0 	bl	8001330 <HAL_GPIO_ReadPin>
 80005b0:	4603      	mov	r3, r0
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d106      	bne.n	80005c4 <I2C_WaitAck+0x5c>
		{
			I2C_SCL_L();
 80005b6:	2200      	movs	r2, #0
 80005b8:	2140      	movs	r1, #64	@ 0x40
 80005ba:	4807      	ldr	r0, [pc, #28]	@ (80005d8 <I2C_WaitAck+0x70>)
 80005bc:	f000 fecf 	bl	800135e <HAL_GPIO_WritePin>
			return 0;
 80005c0:	2300      	movs	r3, #0
 80005c2:	e005      	b.n	80005d0 <I2C_WaitAck+0x68>
		}

		error_time ++;
 80005c4:	79fb      	ldrb	r3, [r7, #7]
 80005c6:	b2db      	uxtb	r3, r3
 80005c8:	3301      	adds	r3, #1
 80005ca:	b2db      	uxtb	r3, r3
 80005cc:	71fb      	strb	r3, [r7, #7]
		if(error_time >= 40)
 80005ce:	e7e0      	b.n	8000592 <I2C_WaitAck+0x2a>
	}
}
 80005d0:	4618      	mov	r0, r3
 80005d2:	3708      	adds	r7, #8
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	40010c00 	.word	0x40010c00

080005dc <I2C_SendByte>:

void I2C_SendByte(uint8_t byte)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b084      	sub	sp, #16
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	for(i = 0 ; i < 8 ; i ++)
 80005e6:	2300      	movs	r3, #0
 80005e8:	73fb      	strb	r3, [r7, #15]
 80005ea:	e028      	b.n	800063e <I2C_SendByte+0x62>
	{
		I2C_SCL_L();
 80005ec:	2200      	movs	r2, #0
 80005ee:	2140      	movs	r1, #64	@ 0x40
 80005f0:	4819      	ldr	r0, [pc, #100]	@ (8000658 <I2C_SendByte+0x7c>)
 80005f2:	f000 feb4 	bl	800135e <HAL_GPIO_WritePin>
		I2C_Delay();
 80005f6:	f7ff ff68 	bl	80004ca <I2C_Delay>

		if(byte & 0x80)
 80005fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005fe:	2b00      	cmp	r3, #0
 8000600:	da05      	bge.n	800060e <I2C_SendByte+0x32>
		{
			I2C_SDA_H();
 8000602:	2201      	movs	r2, #1
 8000604:	2180      	movs	r1, #128	@ 0x80
 8000606:	4814      	ldr	r0, [pc, #80]	@ (8000658 <I2C_SendByte+0x7c>)
 8000608:	f000 fea9 	bl	800135e <HAL_GPIO_WritePin>
 800060c:	e008      	b.n	8000620 <I2C_SendByte+0x44>
		}
		else if((byte & 0x80) == 0)
 800060e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000612:	2b00      	cmp	r3, #0
 8000614:	db04      	blt.n	8000620 <I2C_SendByte+0x44>
		{
			I2C_SDA_L();
 8000616:	2200      	movs	r2, #0
 8000618:	2180      	movs	r1, #128	@ 0x80
 800061a:	480f      	ldr	r0, [pc, #60]	@ (8000658 <I2C_SendByte+0x7c>)
 800061c:	f000 fe9f 	bl	800135e <HAL_GPIO_WritePin>
		}

		I2C_Delay();
 8000620:	f7ff ff53 	bl	80004ca <I2C_Delay>

		I2C_SCL_H();
 8000624:	2201      	movs	r2, #1
 8000626:	2140      	movs	r1, #64	@ 0x40
 8000628:	480b      	ldr	r0, [pc, #44]	@ (8000658 <I2C_SendByte+0x7c>)
 800062a:	f000 fe98 	bl	800135e <HAL_GPIO_WritePin>
		I2C_Delay();
 800062e:	f7ff ff4c 	bl	80004ca <I2C_Delay>

		byte <<= 1;
 8000632:	79fb      	ldrb	r3, [r7, #7]
 8000634:	005b      	lsls	r3, r3, #1
 8000636:	71fb      	strb	r3, [r7, #7]
	for(i = 0 ; i < 8 ; i ++)
 8000638:	7bfb      	ldrb	r3, [r7, #15]
 800063a:	3301      	adds	r3, #1
 800063c:	73fb      	strb	r3, [r7, #15]
 800063e:	7bfb      	ldrb	r3, [r7, #15]
 8000640:	2b07      	cmp	r3, #7
 8000642:	d9d3      	bls.n	80005ec <I2C_SendByte+0x10>
	}
	I2C_SCL_L();
 8000644:	2200      	movs	r2, #0
 8000646:	2140      	movs	r1, #64	@ 0x40
 8000648:	4803      	ldr	r0, [pc, #12]	@ (8000658 <I2C_SendByte+0x7c>)
 800064a:	f000 fe88 	bl	800135e <HAL_GPIO_WritePin>
}
 800064e:	bf00      	nop
 8000650:	3710      	adds	r7, #16
 8000652:	46bd      	mov	sp, r7
 8000654:	bd80      	pop	{r7, pc}
 8000656:	bf00      	nop
 8000658:	40010c00 	.word	0x40010c00

0800065c <I2C_ReadByte>:

uint8_t I2C_ReadByte(uint8_t ack)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b084      	sub	sp, #16
 8000660:	af00      	add	r7, sp, #0
 8000662:	4603      	mov	r3, r0
 8000664:	71fb      	strb	r3, [r7, #7]
	uint8_t i = 0;
 8000666:	2300      	movs	r3, #0
 8000668:	73fb      	strb	r3, [r7, #15]
	volatile uint8_t receive = 0;
 800066a:	2300      	movs	r3, #0
 800066c:	73bb      	strb	r3, [r7, #14]
	I2C_SDA_H();
 800066e:	2201      	movs	r2, #1
 8000670:	2180      	movs	r1, #128	@ 0x80
 8000672:	482e      	ldr	r0, [pc, #184]	@ (800072c <I2C_ReadByte+0xd0>)
 8000674:	f000 fe73 	bl	800135e <HAL_GPIO_WritePin>
	I2C_Delay();
 8000678:	f7ff ff27 	bl	80004ca <I2C_Delay>

	for(i = 0 ; i < 8 ; i ++)
 800067c:	2300      	movs	r3, #0
 800067e:	73fb      	strb	r3, [r7, #15]
 8000680:	e029      	b.n	80006d6 <I2C_ReadByte+0x7a>
	{
		I2C_SCL_L();
 8000682:	2200      	movs	r2, #0
 8000684:	2140      	movs	r1, #64	@ 0x40
 8000686:	4829      	ldr	r0, [pc, #164]	@ (800072c <I2C_ReadByte+0xd0>)
 8000688:	f000 fe69 	bl	800135e <HAL_GPIO_WritePin>
		I2C_Delay();
 800068c:	f7ff ff1d 	bl	80004ca <I2C_Delay>

		I2C_SCL_H();
 8000690:	2201      	movs	r2, #1
 8000692:	2140      	movs	r1, #64	@ 0x40
 8000694:	4825      	ldr	r0, [pc, #148]	@ (800072c <I2C_ReadByte+0xd0>)
 8000696:	f000 fe62 	bl	800135e <HAL_GPIO_WritePin>
		I2C_Delay();
 800069a:	f7ff ff16 	bl	80004ca <I2C_Delay>

		receive <<= 1;
 800069e:	7bbb      	ldrb	r3, [r7, #14]
 80006a0:	b2db      	uxtb	r3, r3
 80006a2:	005b      	lsls	r3, r3, #1
 80006a4:	b2db      	uxtb	r3, r3
 80006a6:	73bb      	strb	r3, [r7, #14]
		if(I2C_READ_SDA() == 1)
 80006a8:	2180      	movs	r1, #128	@ 0x80
 80006aa:	4820      	ldr	r0, [pc, #128]	@ (800072c <I2C_ReadByte+0xd0>)
 80006ac:	f000 fe40 	bl	8001330 <HAL_GPIO_ReadPin>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b01      	cmp	r3, #1
 80006b4:	d106      	bne.n	80006c4 <I2C_ReadByte+0x68>
		{
			receive |= 0x01;
 80006b6:	7bbb      	ldrb	r3, [r7, #14]
 80006b8:	b2db      	uxtb	r3, r3
 80006ba:	f043 0301 	orr.w	r3, r3, #1
 80006be:	b2db      	uxtb	r3, r3
 80006c0:	73bb      	strb	r3, [r7, #14]
 80006c2:	e003      	b.n	80006cc <I2C_ReadByte+0x70>
		}

		else if(I2C_READ_SDA() == 0)
 80006c4:	2180      	movs	r1, #128	@ 0x80
 80006c6:	4819      	ldr	r0, [pc, #100]	@ (800072c <I2C_ReadByte+0xd0>)
 80006c8:	f000 fe32 	bl	8001330 <HAL_GPIO_ReadPin>
		{
		}

		I2C_Delay();
 80006cc:	f7ff fefd 	bl	80004ca <I2C_Delay>
	for(i = 0 ; i < 8 ; i ++)
 80006d0:	7bfb      	ldrb	r3, [r7, #15]
 80006d2:	3301      	adds	r3, #1
 80006d4:	73fb      	strb	r3, [r7, #15]
 80006d6:	7bfb      	ldrb	r3, [r7, #15]
 80006d8:	2b07      	cmp	r3, #7
 80006da:	d9d2      	bls.n	8000682 <I2C_ReadByte+0x26>
	}

	I2C_SCL_L();
 80006dc:	2200      	movs	r2, #0
 80006de:	2140      	movs	r1, #64	@ 0x40
 80006e0:	4812      	ldr	r0, [pc, #72]	@ (800072c <I2C_ReadByte+0xd0>)
 80006e2:	f000 fe3c 	bl	800135e <HAL_GPIO_WritePin>

	if(ack)
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d005      	beq.n	80006f8 <I2C_ReadByte+0x9c>
	{
		I2C_SDA_L();
 80006ec:	2200      	movs	r2, #0
 80006ee:	2180      	movs	r1, #128	@ 0x80
 80006f0:	480e      	ldr	r0, [pc, #56]	@ (800072c <I2C_ReadByte+0xd0>)
 80006f2:	f000 fe34 	bl	800135e <HAL_GPIO_WritePin>
 80006f6:	e004      	b.n	8000702 <I2C_ReadByte+0xa6>
	}
	else
	{
		I2C_SDA_H();
 80006f8:	2201      	movs	r2, #1
 80006fa:	2180      	movs	r1, #128	@ 0x80
 80006fc:	480b      	ldr	r0, [pc, #44]	@ (800072c <I2C_ReadByte+0xd0>)
 80006fe:	f000 fe2e 	bl	800135e <HAL_GPIO_WritePin>
	}

	I2C_Delay();
 8000702:	f7ff fee2 	bl	80004ca <I2C_Delay>

	I2C_SCL_H();
 8000706:	2201      	movs	r2, #1
 8000708:	2140      	movs	r1, #64	@ 0x40
 800070a:	4808      	ldr	r0, [pc, #32]	@ (800072c <I2C_ReadByte+0xd0>)
 800070c:	f000 fe27 	bl	800135e <HAL_GPIO_WritePin>
	I2C_Delay();
 8000710:	f7ff fedb 	bl	80004ca <I2C_Delay>

	I2C_SCL_L();
 8000714:	2200      	movs	r2, #0
 8000716:	2140      	movs	r1, #64	@ 0x40
 8000718:	4804      	ldr	r0, [pc, #16]	@ (800072c <I2C_ReadByte+0xd0>)
 800071a:	f000 fe20 	bl	800135e <HAL_GPIO_WritePin>

	return receive;
 800071e:	7bbb      	ldrb	r3, [r7, #14]
 8000720:	b2db      	uxtb	r3, r3
}
 8000722:	4618      	mov	r0, r3
 8000724:	3710      	adds	r7, #16
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	40010c00 	.word	0x40010c00

08000730 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000730:	b480      	push	{r7}
 8000732:	b085      	sub	sp, #20
 8000734:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000736:	4b15      	ldr	r3, [pc, #84]	@ (800078c <HAL_MspInit+0x5c>)
 8000738:	699b      	ldr	r3, [r3, #24]
 800073a:	4a14      	ldr	r2, [pc, #80]	@ (800078c <HAL_MspInit+0x5c>)
 800073c:	f043 0301 	orr.w	r3, r3, #1
 8000740:	6193      	str	r3, [r2, #24]
 8000742:	4b12      	ldr	r3, [pc, #72]	@ (800078c <HAL_MspInit+0x5c>)
 8000744:	699b      	ldr	r3, [r3, #24]
 8000746:	f003 0301 	and.w	r3, r3, #1
 800074a:	60bb      	str	r3, [r7, #8]
 800074c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800074e:	4b0f      	ldr	r3, [pc, #60]	@ (800078c <HAL_MspInit+0x5c>)
 8000750:	69db      	ldr	r3, [r3, #28]
 8000752:	4a0e      	ldr	r2, [pc, #56]	@ (800078c <HAL_MspInit+0x5c>)
 8000754:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000758:	61d3      	str	r3, [r2, #28]
 800075a:	4b0c      	ldr	r3, [pc, #48]	@ (800078c <HAL_MspInit+0x5c>)
 800075c:	69db      	ldr	r3, [r3, #28]
 800075e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000762:	607b      	str	r3, [r7, #4]
 8000764:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000766:	4b0a      	ldr	r3, [pc, #40]	@ (8000790 <HAL_MspInit+0x60>)
 8000768:	685b      	ldr	r3, [r3, #4]
 800076a:	60fb      	str	r3, [r7, #12]
 800076c:	68fb      	ldr	r3, [r7, #12]
 800076e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000772:	60fb      	str	r3, [r7, #12]
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800077a:	60fb      	str	r3, [r7, #12]
 800077c:	4a04      	ldr	r2, [pc, #16]	@ (8000790 <HAL_MspInit+0x60>)
 800077e:	68fb      	ldr	r3, [r7, #12]
 8000780:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000782:	bf00      	nop
 8000784:	3714      	adds	r7, #20
 8000786:	46bd      	mov	sp, r7
 8000788:	bc80      	pop	{r7}
 800078a:	4770      	bx	lr
 800078c:	40021000 	.word	0x40021000
 8000790:	40010000 	.word	0x40010000

08000794 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000794:	b480      	push	{r7}
 8000796:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000798:	bf00      	nop
 800079a:	e7fd      	b.n	8000798 <NMI_Handler+0x4>

0800079c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007a0:	bf00      	nop
 80007a2:	e7fd      	b.n	80007a0 <HardFault_Handler+0x4>

080007a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007a8:	bf00      	nop
 80007aa:	e7fd      	b.n	80007a8 <MemManage_Handler+0x4>

080007ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007b0:	bf00      	nop
 80007b2:	e7fd      	b.n	80007b0 <BusFault_Handler+0x4>

080007b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007b4:	b480      	push	{r7}
 80007b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007b8:	bf00      	nop
 80007ba:	e7fd      	b.n	80007b8 <UsageFault_Handler+0x4>

080007bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007c0:	bf00      	nop
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bc80      	pop	{r7}
 80007c6:	4770      	bx	lr

080007c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007cc:	bf00      	nop
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bc80      	pop	{r7}
 80007d2:	4770      	bx	lr

080007d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007d8:	bf00      	nop
 80007da:	46bd      	mov	sp, r7
 80007dc:	bc80      	pop	{r7}
 80007de:	4770      	bx	lr

080007e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007e4:	f000 f980 	bl	8000ae8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007e8:	bf00      	nop
 80007ea:	bd80      	pop	{r7, pc}

080007ec <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80007f0:	4802      	ldr	r0, [pc, #8]	@ (80007fc <USART1_IRQHandler+0x10>)
 80007f2:	f001 fab9 	bl	8001d68 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80007f6:	bf00      	nop
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	20000088 	.word	0x20000088

08000800 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b086      	sub	sp, #24
 8000804:	af00      	add	r7, sp, #0
 8000806:	60f8      	str	r0, [r7, #12]
 8000808:	60b9      	str	r1, [r7, #8]
 800080a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800080c:	2300      	movs	r3, #0
 800080e:	617b      	str	r3, [r7, #20]
 8000810:	e00a      	b.n	8000828 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000812:	f3af 8000 	nop.w
 8000816:	4601      	mov	r1, r0
 8000818:	68bb      	ldr	r3, [r7, #8]
 800081a:	1c5a      	adds	r2, r3, #1
 800081c:	60ba      	str	r2, [r7, #8]
 800081e:	b2ca      	uxtb	r2, r1
 8000820:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000822:	697b      	ldr	r3, [r7, #20]
 8000824:	3301      	adds	r3, #1
 8000826:	617b      	str	r3, [r7, #20]
 8000828:	697a      	ldr	r2, [r7, #20]
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	429a      	cmp	r2, r3
 800082e:	dbf0      	blt.n	8000812 <_read+0x12>
  }

  return len;
 8000830:	687b      	ldr	r3, [r7, #4]
}
 8000832:	4618      	mov	r0, r3
 8000834:	3718      	adds	r7, #24
 8000836:	46bd      	mov	sp, r7
 8000838:	bd80      	pop	{r7, pc}

0800083a <_close>:
  }
  return len;
}

int _close(int file)
{
 800083a:	b480      	push	{r7}
 800083c:	b083      	sub	sp, #12
 800083e:	af00      	add	r7, sp, #0
 8000840:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000842:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000846:	4618      	mov	r0, r3
 8000848:	370c      	adds	r7, #12
 800084a:	46bd      	mov	sp, r7
 800084c:	bc80      	pop	{r7}
 800084e:	4770      	bx	lr

08000850 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000850:	b480      	push	{r7}
 8000852:	b083      	sub	sp, #12
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
 8000858:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000860:	605a      	str	r2, [r3, #4]
  return 0;
 8000862:	2300      	movs	r3, #0
}
 8000864:	4618      	mov	r0, r3
 8000866:	370c      	adds	r7, #12
 8000868:	46bd      	mov	sp, r7
 800086a:	bc80      	pop	{r7}
 800086c:	4770      	bx	lr

0800086e <_isatty>:

int _isatty(int file)
{
 800086e:	b480      	push	{r7}
 8000870:	b083      	sub	sp, #12
 8000872:	af00      	add	r7, sp, #0
 8000874:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000876:	2301      	movs	r3, #1
}
 8000878:	4618      	mov	r0, r3
 800087a:	370c      	adds	r7, #12
 800087c:	46bd      	mov	sp, r7
 800087e:	bc80      	pop	{r7}
 8000880:	4770      	bx	lr

08000882 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000882:	b480      	push	{r7}
 8000884:	b085      	sub	sp, #20
 8000886:	af00      	add	r7, sp, #0
 8000888:	60f8      	str	r0, [r7, #12]
 800088a:	60b9      	str	r1, [r7, #8]
 800088c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800088e:	2300      	movs	r3, #0
}
 8000890:	4618      	mov	r0, r3
 8000892:	3714      	adds	r7, #20
 8000894:	46bd      	mov	sp, r7
 8000896:	bc80      	pop	{r7}
 8000898:	4770      	bx	lr
	...

0800089c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b086      	sub	sp, #24
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008a4:	4a14      	ldr	r2, [pc, #80]	@ (80008f8 <_sbrk+0x5c>)
 80008a6:	4b15      	ldr	r3, [pc, #84]	@ (80008fc <_sbrk+0x60>)
 80008a8:	1ad3      	subs	r3, r2, r3
 80008aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008ac:	697b      	ldr	r3, [r7, #20]
 80008ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008b0:	4b13      	ldr	r3, [pc, #76]	@ (8000900 <_sbrk+0x64>)
 80008b2:	681b      	ldr	r3, [r3, #0]
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d102      	bne.n	80008be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80008b8:	4b11      	ldr	r3, [pc, #68]	@ (8000900 <_sbrk+0x64>)
 80008ba:	4a12      	ldr	r2, [pc, #72]	@ (8000904 <_sbrk+0x68>)
 80008bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80008be:	4b10      	ldr	r3, [pc, #64]	@ (8000900 <_sbrk+0x64>)
 80008c0:	681a      	ldr	r2, [r3, #0]
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	4413      	add	r3, r2
 80008c6:	693a      	ldr	r2, [r7, #16]
 80008c8:	429a      	cmp	r2, r3
 80008ca:	d207      	bcs.n	80008dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80008cc:	f002 f8ae 	bl	8002a2c <__errno>
 80008d0:	4603      	mov	r3, r0
 80008d2:	220c      	movs	r2, #12
 80008d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80008d6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80008da:	e009      	b.n	80008f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80008dc:	4b08      	ldr	r3, [pc, #32]	@ (8000900 <_sbrk+0x64>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80008e2:	4b07      	ldr	r3, [pc, #28]	@ (8000900 <_sbrk+0x64>)
 80008e4:	681a      	ldr	r2, [r3, #0]
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	4413      	add	r3, r2
 80008ea:	4a05      	ldr	r2, [pc, #20]	@ (8000900 <_sbrk+0x64>)
 80008ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80008ee:	68fb      	ldr	r3, [r7, #12]
}
 80008f0:	4618      	mov	r0, r3
 80008f2:	3718      	adds	r7, #24
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bd80      	pop	{r7, pc}
 80008f8:	20010000 	.word	0x20010000
 80008fc:	00000400 	.word	0x00000400
 8000900:	20000084 	.word	0x20000084
 8000904:	20000220 	.word	0x20000220

08000908 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000908:	b480      	push	{r7}
 800090a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800090c:	bf00      	nop
 800090e:	46bd      	mov	sp, r7
 8000910:	bc80      	pop	{r7}
 8000912:	4770      	bx	lr

08000914 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000918:	4b11      	ldr	r3, [pc, #68]	@ (8000960 <MX_USART1_UART_Init+0x4c>)
 800091a:	4a12      	ldr	r2, [pc, #72]	@ (8000964 <MX_USART1_UART_Init+0x50>)
 800091c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800091e:	4b10      	ldr	r3, [pc, #64]	@ (8000960 <MX_USART1_UART_Init+0x4c>)
 8000920:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000924:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000926:	4b0e      	ldr	r3, [pc, #56]	@ (8000960 <MX_USART1_UART_Init+0x4c>)
 8000928:	2200      	movs	r2, #0
 800092a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800092c:	4b0c      	ldr	r3, [pc, #48]	@ (8000960 <MX_USART1_UART_Init+0x4c>)
 800092e:	2200      	movs	r2, #0
 8000930:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000932:	4b0b      	ldr	r3, [pc, #44]	@ (8000960 <MX_USART1_UART_Init+0x4c>)
 8000934:	2200      	movs	r2, #0
 8000936:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000938:	4b09      	ldr	r3, [pc, #36]	@ (8000960 <MX_USART1_UART_Init+0x4c>)
 800093a:	220c      	movs	r2, #12
 800093c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800093e:	4b08      	ldr	r3, [pc, #32]	@ (8000960 <MX_USART1_UART_Init+0x4c>)
 8000940:	2200      	movs	r2, #0
 8000942:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000944:	4b06      	ldr	r3, [pc, #24]	@ (8000960 <MX_USART1_UART_Init+0x4c>)
 8000946:	2200      	movs	r2, #0
 8000948:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800094a:	4805      	ldr	r0, [pc, #20]	@ (8000960 <MX_USART1_UART_Init+0x4c>)
 800094c:	f001 f930 	bl	8001bb0 <HAL_UART_Init>
 8000950:	4603      	mov	r3, r0
 8000952:	2b00      	cmp	r3, #0
 8000954:	d001      	beq.n	800095a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000956:	f7ff fdb2 	bl	80004be <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800095a:	bf00      	nop
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	20000088 	.word	0x20000088
 8000964:	40013800 	.word	0x40013800

08000968 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	b088      	sub	sp, #32
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000970:	f107 0310 	add.w	r3, r7, #16
 8000974:	2200      	movs	r2, #0
 8000976:	601a      	str	r2, [r3, #0]
 8000978:	605a      	str	r2, [r3, #4]
 800097a:	609a      	str	r2, [r3, #8]
 800097c:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	681b      	ldr	r3, [r3, #0]
 8000982:	4a20      	ldr	r2, [pc, #128]	@ (8000a04 <HAL_UART_MspInit+0x9c>)
 8000984:	4293      	cmp	r3, r2
 8000986:	d139      	bne.n	80009fc <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000988:	4b1f      	ldr	r3, [pc, #124]	@ (8000a08 <HAL_UART_MspInit+0xa0>)
 800098a:	699b      	ldr	r3, [r3, #24]
 800098c:	4a1e      	ldr	r2, [pc, #120]	@ (8000a08 <HAL_UART_MspInit+0xa0>)
 800098e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000992:	6193      	str	r3, [r2, #24]
 8000994:	4b1c      	ldr	r3, [pc, #112]	@ (8000a08 <HAL_UART_MspInit+0xa0>)
 8000996:	699b      	ldr	r3, [r3, #24]
 8000998:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800099c:	60fb      	str	r3, [r7, #12]
 800099e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009a0:	4b19      	ldr	r3, [pc, #100]	@ (8000a08 <HAL_UART_MspInit+0xa0>)
 80009a2:	699b      	ldr	r3, [r3, #24]
 80009a4:	4a18      	ldr	r2, [pc, #96]	@ (8000a08 <HAL_UART_MspInit+0xa0>)
 80009a6:	f043 0304 	orr.w	r3, r3, #4
 80009aa:	6193      	str	r3, [r2, #24]
 80009ac:	4b16      	ldr	r3, [pc, #88]	@ (8000a08 <HAL_UART_MspInit+0xa0>)
 80009ae:	699b      	ldr	r3, [r3, #24]
 80009b0:	f003 0304 	and.w	r3, r3, #4
 80009b4:	60bb      	str	r3, [r7, #8]
 80009b6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80009b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009bc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009be:	2302      	movs	r3, #2
 80009c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009c2:	2303      	movs	r3, #3
 80009c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009c6:	f107 0310 	add.w	r3, r7, #16
 80009ca:	4619      	mov	r1, r3
 80009cc:	480f      	ldr	r0, [pc, #60]	@ (8000a0c <HAL_UART_MspInit+0xa4>)
 80009ce:	f000 fb1b 	bl	8001008 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80009d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009d8:	2300      	movs	r3, #0
 80009da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009dc:	2300      	movs	r3, #0
 80009de:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009e0:	f107 0310 	add.w	r3, r7, #16
 80009e4:	4619      	mov	r1, r3
 80009e6:	4809      	ldr	r0, [pc, #36]	@ (8000a0c <HAL_UART_MspInit+0xa4>)
 80009e8:	f000 fb0e 	bl	8001008 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80009ec:	2200      	movs	r2, #0
 80009ee:	2100      	movs	r1, #0
 80009f0:	2025      	movs	r0, #37	@ 0x25
 80009f2:	f000 f990 	bl	8000d16 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80009f6:	2025      	movs	r0, #37	@ 0x25
 80009f8:	f000 f9a9 	bl	8000d4e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80009fc:	bf00      	nop
 80009fe:	3720      	adds	r7, #32
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	40013800 	.word	0x40013800
 8000a08:	40021000 	.word	0x40021000
 8000a0c:	40010800 	.word	0x40010800

08000a10 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a10:	f7ff ff7a 	bl	8000908 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a14:	480b      	ldr	r0, [pc, #44]	@ (8000a44 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000a16:	490c      	ldr	r1, [pc, #48]	@ (8000a48 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000a18:	4a0c      	ldr	r2, [pc, #48]	@ (8000a4c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000a1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a1c:	e002      	b.n	8000a24 <LoopCopyDataInit>

08000a1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a22:	3304      	adds	r3, #4

08000a24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a28:	d3f9      	bcc.n	8000a1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a2a:	4a09      	ldr	r2, [pc, #36]	@ (8000a50 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000a2c:	4c09      	ldr	r4, [pc, #36]	@ (8000a54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a30:	e001      	b.n	8000a36 <LoopFillZerobss>

08000a32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a34:	3204      	adds	r2, #4

08000a36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a38:	d3fb      	bcc.n	8000a32 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a3a:	f001 fffd 	bl	8002a38 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a3e:	f7ff fcbb 	bl	80003b8 <main>
  bx lr
 8000a42:	4770      	bx	lr
  ldr r0, =_sdata
 8000a44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a48:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000a4c:	080031e8 	.word	0x080031e8
  ldr r2, =_sbss
 8000a50:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000a54:	20000220 	.word	0x20000220

08000a58 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a58:	e7fe      	b.n	8000a58 <ADC1_2_IRQHandler>
	...

08000a5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a60:	4b08      	ldr	r3, [pc, #32]	@ (8000a84 <HAL_Init+0x28>)
 8000a62:	681b      	ldr	r3, [r3, #0]
 8000a64:	4a07      	ldr	r2, [pc, #28]	@ (8000a84 <HAL_Init+0x28>)
 8000a66:	f043 0310 	orr.w	r3, r3, #16
 8000a6a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a6c:	2003      	movs	r0, #3
 8000a6e:	f000 f947 	bl	8000d00 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a72:	200f      	movs	r0, #15
 8000a74:	f000 f808 	bl	8000a88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a78:	f7ff fe5a 	bl	8000730 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a7c:	2300      	movs	r3, #0
}
 8000a7e:	4618      	mov	r0, r3
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	40022000 	.word	0x40022000

08000a88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a90:	4b12      	ldr	r3, [pc, #72]	@ (8000adc <HAL_InitTick+0x54>)
 8000a92:	681a      	ldr	r2, [r3, #0]
 8000a94:	4b12      	ldr	r3, [pc, #72]	@ (8000ae0 <HAL_InitTick+0x58>)
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	4619      	mov	r1, r3
 8000a9a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000aa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f000 f95f 	bl	8000d6a <HAL_SYSTICK_Config>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	e00e      	b.n	8000ad4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	2b0f      	cmp	r3, #15
 8000aba:	d80a      	bhi.n	8000ad2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000abc:	2200      	movs	r2, #0
 8000abe:	6879      	ldr	r1, [r7, #4]
 8000ac0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ac4:	f000 f927 	bl	8000d16 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ac8:	4a06      	ldr	r2, [pc, #24]	@ (8000ae4 <HAL_InitTick+0x5c>)
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	e000      	b.n	8000ad4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ad2:	2301      	movs	r3, #1
}
 8000ad4:	4618      	mov	r0, r3
 8000ad6:	3708      	adds	r7, #8
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	20000000 	.word	0x20000000
 8000ae0:	20000008 	.word	0x20000008
 8000ae4:	20000004 	.word	0x20000004

08000ae8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000aec:	4b05      	ldr	r3, [pc, #20]	@ (8000b04 <HAL_IncTick+0x1c>)
 8000aee:	781b      	ldrb	r3, [r3, #0]
 8000af0:	461a      	mov	r2, r3
 8000af2:	4b05      	ldr	r3, [pc, #20]	@ (8000b08 <HAL_IncTick+0x20>)
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	4413      	add	r3, r2
 8000af8:	4a03      	ldr	r2, [pc, #12]	@ (8000b08 <HAL_IncTick+0x20>)
 8000afa:	6013      	str	r3, [r2, #0]
}
 8000afc:	bf00      	nop
 8000afe:	46bd      	mov	sp, r7
 8000b00:	bc80      	pop	{r7}
 8000b02:	4770      	bx	lr
 8000b04:	20000008 	.word	0x20000008
 8000b08:	200000d0 	.word	0x200000d0

08000b0c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
  return uwTick;
 8000b10:	4b02      	ldr	r3, [pc, #8]	@ (8000b1c <HAL_GetTick+0x10>)
 8000b12:	681b      	ldr	r3, [r3, #0]
}
 8000b14:	4618      	mov	r0, r3
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bc80      	pop	{r7}
 8000b1a:	4770      	bx	lr
 8000b1c:	200000d0 	.word	0x200000d0

08000b20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b084      	sub	sp, #16
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b28:	f7ff fff0 	bl	8000b0c <HAL_GetTick>
 8000b2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000b38:	d005      	beq.n	8000b46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b64 <HAL_Delay+0x44>)
 8000b3c:	781b      	ldrb	r3, [r3, #0]
 8000b3e:	461a      	mov	r2, r3
 8000b40:	68fb      	ldr	r3, [r7, #12]
 8000b42:	4413      	add	r3, r2
 8000b44:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b46:	bf00      	nop
 8000b48:	f7ff ffe0 	bl	8000b0c <HAL_GetTick>
 8000b4c:	4602      	mov	r2, r0
 8000b4e:	68bb      	ldr	r3, [r7, #8]
 8000b50:	1ad3      	subs	r3, r2, r3
 8000b52:	68fa      	ldr	r2, [r7, #12]
 8000b54:	429a      	cmp	r2, r3
 8000b56:	d8f7      	bhi.n	8000b48 <HAL_Delay+0x28>
  {
  }
}
 8000b58:	bf00      	nop
 8000b5a:	bf00      	nop
 8000b5c:	3710      	adds	r7, #16
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	20000008 	.word	0x20000008

08000b68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	b085      	sub	sp, #20
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	f003 0307 	and.w	r3, r3, #7
 8000b76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b78:	4b0c      	ldr	r3, [pc, #48]	@ (8000bac <__NVIC_SetPriorityGrouping+0x44>)
 8000b7a:	68db      	ldr	r3, [r3, #12]
 8000b7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b7e:	68ba      	ldr	r2, [r7, #8]
 8000b80:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b84:	4013      	ands	r3, r2
 8000b86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b8c:	68bb      	ldr	r3, [r7, #8]
 8000b8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b90:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b94:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b9a:	4a04      	ldr	r2, [pc, #16]	@ (8000bac <__NVIC_SetPriorityGrouping+0x44>)
 8000b9c:	68bb      	ldr	r3, [r7, #8]
 8000b9e:	60d3      	str	r3, [r2, #12]
}
 8000ba0:	bf00      	nop
 8000ba2:	3714      	adds	r7, #20
 8000ba4:	46bd      	mov	sp, r7
 8000ba6:	bc80      	pop	{r7}
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	e000ed00 	.word	0xe000ed00

08000bb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000bb4:	4b04      	ldr	r3, [pc, #16]	@ (8000bc8 <__NVIC_GetPriorityGrouping+0x18>)
 8000bb6:	68db      	ldr	r3, [r3, #12]
 8000bb8:	0a1b      	lsrs	r3, r3, #8
 8000bba:	f003 0307 	and.w	r3, r3, #7
}
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bc80      	pop	{r7}
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop
 8000bc8:	e000ed00 	.word	0xe000ed00

08000bcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	b083      	sub	sp, #12
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	db0b      	blt.n	8000bf6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bde:	79fb      	ldrb	r3, [r7, #7]
 8000be0:	f003 021f 	and.w	r2, r3, #31
 8000be4:	4906      	ldr	r1, [pc, #24]	@ (8000c00 <__NVIC_EnableIRQ+0x34>)
 8000be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bea:	095b      	lsrs	r3, r3, #5
 8000bec:	2001      	movs	r0, #1
 8000bee:	fa00 f202 	lsl.w	r2, r0, r2
 8000bf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000bf6:	bf00      	nop
 8000bf8:	370c      	adds	r7, #12
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bc80      	pop	{r7}
 8000bfe:	4770      	bx	lr
 8000c00:	e000e100 	.word	0xe000e100

08000c04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c04:	b480      	push	{r7}
 8000c06:	b083      	sub	sp, #12
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	6039      	str	r1, [r7, #0]
 8000c0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	db0a      	blt.n	8000c2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c18:	683b      	ldr	r3, [r7, #0]
 8000c1a:	b2da      	uxtb	r2, r3
 8000c1c:	490c      	ldr	r1, [pc, #48]	@ (8000c50 <__NVIC_SetPriority+0x4c>)
 8000c1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c22:	0112      	lsls	r2, r2, #4
 8000c24:	b2d2      	uxtb	r2, r2
 8000c26:	440b      	add	r3, r1
 8000c28:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c2c:	e00a      	b.n	8000c44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	b2da      	uxtb	r2, r3
 8000c32:	4908      	ldr	r1, [pc, #32]	@ (8000c54 <__NVIC_SetPriority+0x50>)
 8000c34:	79fb      	ldrb	r3, [r7, #7]
 8000c36:	f003 030f 	and.w	r3, r3, #15
 8000c3a:	3b04      	subs	r3, #4
 8000c3c:	0112      	lsls	r2, r2, #4
 8000c3e:	b2d2      	uxtb	r2, r2
 8000c40:	440b      	add	r3, r1
 8000c42:	761a      	strb	r2, [r3, #24]
}
 8000c44:	bf00      	nop
 8000c46:	370c      	adds	r7, #12
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bc80      	pop	{r7}
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	e000e100 	.word	0xe000e100
 8000c54:	e000ed00 	.word	0xe000ed00

08000c58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b089      	sub	sp, #36	@ 0x24
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	60f8      	str	r0, [r7, #12]
 8000c60:	60b9      	str	r1, [r7, #8]
 8000c62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c64:	68fb      	ldr	r3, [r7, #12]
 8000c66:	f003 0307 	and.w	r3, r3, #7
 8000c6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c6c:	69fb      	ldr	r3, [r7, #28]
 8000c6e:	f1c3 0307 	rsb	r3, r3, #7
 8000c72:	2b04      	cmp	r3, #4
 8000c74:	bf28      	it	cs
 8000c76:	2304      	movcs	r3, #4
 8000c78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c7a:	69fb      	ldr	r3, [r7, #28]
 8000c7c:	3304      	adds	r3, #4
 8000c7e:	2b06      	cmp	r3, #6
 8000c80:	d902      	bls.n	8000c88 <NVIC_EncodePriority+0x30>
 8000c82:	69fb      	ldr	r3, [r7, #28]
 8000c84:	3b03      	subs	r3, #3
 8000c86:	e000      	b.n	8000c8a <NVIC_EncodePriority+0x32>
 8000c88:	2300      	movs	r3, #0
 8000c8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c8c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000c90:	69bb      	ldr	r3, [r7, #24]
 8000c92:	fa02 f303 	lsl.w	r3, r2, r3
 8000c96:	43da      	mvns	r2, r3
 8000c98:	68bb      	ldr	r3, [r7, #8]
 8000c9a:	401a      	ands	r2, r3
 8000c9c:	697b      	ldr	r3, [r7, #20]
 8000c9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ca0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ca4:	697b      	ldr	r3, [r7, #20]
 8000ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8000caa:	43d9      	mvns	r1, r3
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cb0:	4313      	orrs	r3, r2
         );
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	3724      	adds	r7, #36	@ 0x24
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bc80      	pop	{r7}
 8000cba:	4770      	bx	lr

08000cbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	3b01      	subs	r3, #1
 8000cc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ccc:	d301      	bcc.n	8000cd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000cce:	2301      	movs	r3, #1
 8000cd0:	e00f      	b.n	8000cf2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cd2:	4a0a      	ldr	r2, [pc, #40]	@ (8000cfc <SysTick_Config+0x40>)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	3b01      	subs	r3, #1
 8000cd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cda:	210f      	movs	r1, #15
 8000cdc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000ce0:	f7ff ff90 	bl	8000c04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ce4:	4b05      	ldr	r3, [pc, #20]	@ (8000cfc <SysTick_Config+0x40>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cea:	4b04      	ldr	r3, [pc, #16]	@ (8000cfc <SysTick_Config+0x40>)
 8000cec:	2207      	movs	r2, #7
 8000cee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cf0:	2300      	movs	r3, #0
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	3708      	adds	r7, #8
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	e000e010 	.word	0xe000e010

08000d00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d08:	6878      	ldr	r0, [r7, #4]
 8000d0a:	f7ff ff2d 	bl	8000b68 <__NVIC_SetPriorityGrouping>
}
 8000d0e:	bf00      	nop
 8000d10:	3708      	adds	r7, #8
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}

08000d16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d16:	b580      	push	{r7, lr}
 8000d18:	b086      	sub	sp, #24
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	60b9      	str	r1, [r7, #8]
 8000d20:	607a      	str	r2, [r7, #4]
 8000d22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d24:	2300      	movs	r3, #0
 8000d26:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d28:	f7ff ff42 	bl	8000bb0 <__NVIC_GetPriorityGrouping>
 8000d2c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d2e:	687a      	ldr	r2, [r7, #4]
 8000d30:	68b9      	ldr	r1, [r7, #8]
 8000d32:	6978      	ldr	r0, [r7, #20]
 8000d34:	f7ff ff90 	bl	8000c58 <NVIC_EncodePriority>
 8000d38:	4602      	mov	r2, r0
 8000d3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d3e:	4611      	mov	r1, r2
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff ff5f 	bl	8000c04 <__NVIC_SetPriority>
}
 8000d46:	bf00      	nop
 8000d48:	3718      	adds	r7, #24
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bd80      	pop	{r7, pc}

08000d4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d4e:	b580      	push	{r7, lr}
 8000d50:	b082      	sub	sp, #8
 8000d52:	af00      	add	r7, sp, #0
 8000d54:	4603      	mov	r3, r0
 8000d56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f7ff ff35 	bl	8000bcc <__NVIC_EnableIRQ>
}
 8000d62:	bf00      	nop
 8000d64:	3708      	adds	r7, #8
 8000d66:	46bd      	mov	sp, r7
 8000d68:	bd80      	pop	{r7, pc}

08000d6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d6a:	b580      	push	{r7, lr}
 8000d6c:	b082      	sub	sp, #8
 8000d6e:	af00      	add	r7, sp, #0
 8000d70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d72:	6878      	ldr	r0, [r7, #4]
 8000d74:	f7ff ffa2 	bl	8000cbc <SysTick_Config>
 8000d78:	4603      	mov	r3, r0
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3708      	adds	r7, #8
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	bd80      	pop	{r7, pc}

08000d82 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000d82:	b480      	push	{r7}
 8000d84:	b085      	sub	sp, #20
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000d94:	b2db      	uxtb	r3, r3
 8000d96:	2b02      	cmp	r3, #2
 8000d98:	d008      	beq.n	8000dac <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	2204      	movs	r2, #4
 8000d9e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	2200      	movs	r2, #0
 8000da4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000da8:	2301      	movs	r3, #1
 8000daa:	e020      	b.n	8000dee <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	681b      	ldr	r3, [r3, #0]
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f022 020e 	bic.w	r2, r2, #14
 8000dba:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f022 0201 	bic.w	r2, r2, #1
 8000dca:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000dd4:	2101      	movs	r1, #1
 8000dd6:	fa01 f202 	lsl.w	r2, r1, r2
 8000dda:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	2201      	movs	r2, #1
 8000de0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	2200      	movs	r2, #0
 8000de8:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000dec:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3714      	adds	r7, #20
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bc80      	pop	{r7}
 8000df6:	4770      	bx	lr

08000df8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	b084      	sub	sp, #16
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000e00:	2300      	movs	r3, #0
 8000e02:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000e0a:	b2db      	uxtb	r3, r3
 8000e0c:	2b02      	cmp	r3, #2
 8000e0e:	d005      	beq.n	8000e1c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	2204      	movs	r2, #4
 8000e14:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000e16:	2301      	movs	r3, #1
 8000e18:	73fb      	strb	r3, [r7, #15]
 8000e1a:	e0d6      	b.n	8000fca <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	681b      	ldr	r3, [r3, #0]
 8000e26:	f022 020e 	bic.w	r2, r2, #14
 8000e2a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	681a      	ldr	r2, [r3, #0]
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	f022 0201 	bic.w	r2, r2, #1
 8000e3a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	461a      	mov	r2, r3
 8000e42:	4b64      	ldr	r3, [pc, #400]	@ (8000fd4 <HAL_DMA_Abort_IT+0x1dc>)
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d958      	bls.n	8000efa <HAL_DMA_Abort_IT+0x102>
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a62      	ldr	r2, [pc, #392]	@ (8000fd8 <HAL_DMA_Abort_IT+0x1e0>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d04f      	beq.n	8000ef2 <HAL_DMA_Abort_IT+0xfa>
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	4a61      	ldr	r2, [pc, #388]	@ (8000fdc <HAL_DMA_Abort_IT+0x1e4>)
 8000e58:	4293      	cmp	r3, r2
 8000e5a:	d048      	beq.n	8000eee <HAL_DMA_Abort_IT+0xf6>
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	4a5f      	ldr	r2, [pc, #380]	@ (8000fe0 <HAL_DMA_Abort_IT+0x1e8>)
 8000e62:	4293      	cmp	r3, r2
 8000e64:	d040      	beq.n	8000ee8 <HAL_DMA_Abort_IT+0xf0>
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	4a5e      	ldr	r2, [pc, #376]	@ (8000fe4 <HAL_DMA_Abort_IT+0x1ec>)
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	d038      	beq.n	8000ee2 <HAL_DMA_Abort_IT+0xea>
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a5c      	ldr	r2, [pc, #368]	@ (8000fe8 <HAL_DMA_Abort_IT+0x1f0>)
 8000e76:	4293      	cmp	r3, r2
 8000e78:	d030      	beq.n	8000edc <HAL_DMA_Abort_IT+0xe4>
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a5b      	ldr	r2, [pc, #364]	@ (8000fec <HAL_DMA_Abort_IT+0x1f4>)
 8000e80:	4293      	cmp	r3, r2
 8000e82:	d028      	beq.n	8000ed6 <HAL_DMA_Abort_IT+0xde>
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a52      	ldr	r2, [pc, #328]	@ (8000fd4 <HAL_DMA_Abort_IT+0x1dc>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d020      	beq.n	8000ed0 <HAL_DMA_Abort_IT+0xd8>
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	4a57      	ldr	r2, [pc, #348]	@ (8000ff0 <HAL_DMA_Abort_IT+0x1f8>)
 8000e94:	4293      	cmp	r3, r2
 8000e96:	d019      	beq.n	8000ecc <HAL_DMA_Abort_IT+0xd4>
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a55      	ldr	r2, [pc, #340]	@ (8000ff4 <HAL_DMA_Abort_IT+0x1fc>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d012      	beq.n	8000ec8 <HAL_DMA_Abort_IT+0xd0>
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	4a54      	ldr	r2, [pc, #336]	@ (8000ff8 <HAL_DMA_Abort_IT+0x200>)
 8000ea8:	4293      	cmp	r3, r2
 8000eaa:	d00a      	beq.n	8000ec2 <HAL_DMA_Abort_IT+0xca>
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	4a52      	ldr	r2, [pc, #328]	@ (8000ffc <HAL_DMA_Abort_IT+0x204>)
 8000eb2:	4293      	cmp	r3, r2
 8000eb4:	d102      	bne.n	8000ebc <HAL_DMA_Abort_IT+0xc4>
 8000eb6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000eba:	e01b      	b.n	8000ef4 <HAL_DMA_Abort_IT+0xfc>
 8000ebc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ec0:	e018      	b.n	8000ef4 <HAL_DMA_Abort_IT+0xfc>
 8000ec2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ec6:	e015      	b.n	8000ef4 <HAL_DMA_Abort_IT+0xfc>
 8000ec8:	2310      	movs	r3, #16
 8000eca:	e013      	b.n	8000ef4 <HAL_DMA_Abort_IT+0xfc>
 8000ecc:	2301      	movs	r3, #1
 8000ece:	e011      	b.n	8000ef4 <HAL_DMA_Abort_IT+0xfc>
 8000ed0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000ed4:	e00e      	b.n	8000ef4 <HAL_DMA_Abort_IT+0xfc>
 8000ed6:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000eda:	e00b      	b.n	8000ef4 <HAL_DMA_Abort_IT+0xfc>
 8000edc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ee0:	e008      	b.n	8000ef4 <HAL_DMA_Abort_IT+0xfc>
 8000ee2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ee6:	e005      	b.n	8000ef4 <HAL_DMA_Abort_IT+0xfc>
 8000ee8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000eec:	e002      	b.n	8000ef4 <HAL_DMA_Abort_IT+0xfc>
 8000eee:	2310      	movs	r3, #16
 8000ef0:	e000      	b.n	8000ef4 <HAL_DMA_Abort_IT+0xfc>
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	4a42      	ldr	r2, [pc, #264]	@ (8001000 <HAL_DMA_Abort_IT+0x208>)
 8000ef6:	6053      	str	r3, [r2, #4]
 8000ef8:	e057      	b.n	8000faa <HAL_DMA_Abort_IT+0x1b2>
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	4a36      	ldr	r2, [pc, #216]	@ (8000fd8 <HAL_DMA_Abort_IT+0x1e0>)
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d04f      	beq.n	8000fa4 <HAL_DMA_Abort_IT+0x1ac>
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	4a34      	ldr	r2, [pc, #208]	@ (8000fdc <HAL_DMA_Abort_IT+0x1e4>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d048      	beq.n	8000fa0 <HAL_DMA_Abort_IT+0x1a8>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	4a33      	ldr	r2, [pc, #204]	@ (8000fe0 <HAL_DMA_Abort_IT+0x1e8>)
 8000f14:	4293      	cmp	r3, r2
 8000f16:	d040      	beq.n	8000f9a <HAL_DMA_Abort_IT+0x1a2>
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a31      	ldr	r2, [pc, #196]	@ (8000fe4 <HAL_DMA_Abort_IT+0x1ec>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d038      	beq.n	8000f94 <HAL_DMA_Abort_IT+0x19c>
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	681b      	ldr	r3, [r3, #0]
 8000f26:	4a30      	ldr	r2, [pc, #192]	@ (8000fe8 <HAL_DMA_Abort_IT+0x1f0>)
 8000f28:	4293      	cmp	r3, r2
 8000f2a:	d030      	beq.n	8000f8e <HAL_DMA_Abort_IT+0x196>
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a2e      	ldr	r2, [pc, #184]	@ (8000fec <HAL_DMA_Abort_IT+0x1f4>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d028      	beq.n	8000f88 <HAL_DMA_Abort_IT+0x190>
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	4a26      	ldr	r2, [pc, #152]	@ (8000fd4 <HAL_DMA_Abort_IT+0x1dc>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d020      	beq.n	8000f82 <HAL_DMA_Abort_IT+0x18a>
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a2a      	ldr	r2, [pc, #168]	@ (8000ff0 <HAL_DMA_Abort_IT+0x1f8>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d019      	beq.n	8000f7e <HAL_DMA_Abort_IT+0x186>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a29      	ldr	r2, [pc, #164]	@ (8000ff4 <HAL_DMA_Abort_IT+0x1fc>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d012      	beq.n	8000f7a <HAL_DMA_Abort_IT+0x182>
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	4a27      	ldr	r2, [pc, #156]	@ (8000ff8 <HAL_DMA_Abort_IT+0x200>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d00a      	beq.n	8000f74 <HAL_DMA_Abort_IT+0x17c>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4a26      	ldr	r2, [pc, #152]	@ (8000ffc <HAL_DMA_Abort_IT+0x204>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d102      	bne.n	8000f6e <HAL_DMA_Abort_IT+0x176>
 8000f68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f6c:	e01b      	b.n	8000fa6 <HAL_DMA_Abort_IT+0x1ae>
 8000f6e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f72:	e018      	b.n	8000fa6 <HAL_DMA_Abort_IT+0x1ae>
 8000f74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f78:	e015      	b.n	8000fa6 <HAL_DMA_Abort_IT+0x1ae>
 8000f7a:	2310      	movs	r3, #16
 8000f7c:	e013      	b.n	8000fa6 <HAL_DMA_Abort_IT+0x1ae>
 8000f7e:	2301      	movs	r3, #1
 8000f80:	e011      	b.n	8000fa6 <HAL_DMA_Abort_IT+0x1ae>
 8000f82:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000f86:	e00e      	b.n	8000fa6 <HAL_DMA_Abort_IT+0x1ae>
 8000f88:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000f8c:	e00b      	b.n	8000fa6 <HAL_DMA_Abort_IT+0x1ae>
 8000f8e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000f92:	e008      	b.n	8000fa6 <HAL_DMA_Abort_IT+0x1ae>
 8000f94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f98:	e005      	b.n	8000fa6 <HAL_DMA_Abort_IT+0x1ae>
 8000f9a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f9e:	e002      	b.n	8000fa6 <HAL_DMA_Abort_IT+0x1ae>
 8000fa0:	2310      	movs	r3, #16
 8000fa2:	e000      	b.n	8000fa6 <HAL_DMA_Abort_IT+0x1ae>
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	4a17      	ldr	r2, [pc, #92]	@ (8001004 <HAL_DMA_Abort_IT+0x20c>)
 8000fa8:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2201      	movs	r2, #1
 8000fae:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d003      	beq.n	8000fca <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000fc6:	6878      	ldr	r0, [r7, #4]
 8000fc8:	4798      	blx	r3
    } 
  }
  return status;
 8000fca:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3710      	adds	r7, #16
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	40020080 	.word	0x40020080
 8000fd8:	40020008 	.word	0x40020008
 8000fdc:	4002001c 	.word	0x4002001c
 8000fe0:	40020030 	.word	0x40020030
 8000fe4:	40020044 	.word	0x40020044
 8000fe8:	40020058 	.word	0x40020058
 8000fec:	4002006c 	.word	0x4002006c
 8000ff0:	40020408 	.word	0x40020408
 8000ff4:	4002041c 	.word	0x4002041c
 8000ff8:	40020430 	.word	0x40020430
 8000ffc:	40020444 	.word	0x40020444
 8001000:	40020400 	.word	0x40020400
 8001004:	40020000 	.word	0x40020000

08001008 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001008:	b480      	push	{r7}
 800100a:	b08b      	sub	sp, #44	@ 0x2c
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001012:	2300      	movs	r3, #0
 8001014:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001016:	2300      	movs	r3, #0
 8001018:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800101a:	e179      	b.n	8001310 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800101c:	2201      	movs	r2, #1
 800101e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	69fa      	ldr	r2, [r7, #28]
 800102c:	4013      	ands	r3, r2
 800102e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001030:	69ba      	ldr	r2, [r7, #24]
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	429a      	cmp	r2, r3
 8001036:	f040 8168 	bne.w	800130a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	4a96      	ldr	r2, [pc, #600]	@ (8001298 <HAL_GPIO_Init+0x290>)
 8001040:	4293      	cmp	r3, r2
 8001042:	d05e      	beq.n	8001102 <HAL_GPIO_Init+0xfa>
 8001044:	4a94      	ldr	r2, [pc, #592]	@ (8001298 <HAL_GPIO_Init+0x290>)
 8001046:	4293      	cmp	r3, r2
 8001048:	d875      	bhi.n	8001136 <HAL_GPIO_Init+0x12e>
 800104a:	4a94      	ldr	r2, [pc, #592]	@ (800129c <HAL_GPIO_Init+0x294>)
 800104c:	4293      	cmp	r3, r2
 800104e:	d058      	beq.n	8001102 <HAL_GPIO_Init+0xfa>
 8001050:	4a92      	ldr	r2, [pc, #584]	@ (800129c <HAL_GPIO_Init+0x294>)
 8001052:	4293      	cmp	r3, r2
 8001054:	d86f      	bhi.n	8001136 <HAL_GPIO_Init+0x12e>
 8001056:	4a92      	ldr	r2, [pc, #584]	@ (80012a0 <HAL_GPIO_Init+0x298>)
 8001058:	4293      	cmp	r3, r2
 800105a:	d052      	beq.n	8001102 <HAL_GPIO_Init+0xfa>
 800105c:	4a90      	ldr	r2, [pc, #576]	@ (80012a0 <HAL_GPIO_Init+0x298>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d869      	bhi.n	8001136 <HAL_GPIO_Init+0x12e>
 8001062:	4a90      	ldr	r2, [pc, #576]	@ (80012a4 <HAL_GPIO_Init+0x29c>)
 8001064:	4293      	cmp	r3, r2
 8001066:	d04c      	beq.n	8001102 <HAL_GPIO_Init+0xfa>
 8001068:	4a8e      	ldr	r2, [pc, #568]	@ (80012a4 <HAL_GPIO_Init+0x29c>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d863      	bhi.n	8001136 <HAL_GPIO_Init+0x12e>
 800106e:	4a8e      	ldr	r2, [pc, #568]	@ (80012a8 <HAL_GPIO_Init+0x2a0>)
 8001070:	4293      	cmp	r3, r2
 8001072:	d046      	beq.n	8001102 <HAL_GPIO_Init+0xfa>
 8001074:	4a8c      	ldr	r2, [pc, #560]	@ (80012a8 <HAL_GPIO_Init+0x2a0>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d85d      	bhi.n	8001136 <HAL_GPIO_Init+0x12e>
 800107a:	2b12      	cmp	r3, #18
 800107c:	d82a      	bhi.n	80010d4 <HAL_GPIO_Init+0xcc>
 800107e:	2b12      	cmp	r3, #18
 8001080:	d859      	bhi.n	8001136 <HAL_GPIO_Init+0x12e>
 8001082:	a201      	add	r2, pc, #4	@ (adr r2, 8001088 <HAL_GPIO_Init+0x80>)
 8001084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001088:	08001103 	.word	0x08001103
 800108c:	080010dd 	.word	0x080010dd
 8001090:	080010ef 	.word	0x080010ef
 8001094:	08001131 	.word	0x08001131
 8001098:	08001137 	.word	0x08001137
 800109c:	08001137 	.word	0x08001137
 80010a0:	08001137 	.word	0x08001137
 80010a4:	08001137 	.word	0x08001137
 80010a8:	08001137 	.word	0x08001137
 80010ac:	08001137 	.word	0x08001137
 80010b0:	08001137 	.word	0x08001137
 80010b4:	08001137 	.word	0x08001137
 80010b8:	08001137 	.word	0x08001137
 80010bc:	08001137 	.word	0x08001137
 80010c0:	08001137 	.word	0x08001137
 80010c4:	08001137 	.word	0x08001137
 80010c8:	08001137 	.word	0x08001137
 80010cc:	080010e5 	.word	0x080010e5
 80010d0:	080010f9 	.word	0x080010f9
 80010d4:	4a75      	ldr	r2, [pc, #468]	@ (80012ac <HAL_GPIO_Init+0x2a4>)
 80010d6:	4293      	cmp	r3, r2
 80010d8:	d013      	beq.n	8001102 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80010da:	e02c      	b.n	8001136 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	68db      	ldr	r3, [r3, #12]
 80010e0:	623b      	str	r3, [r7, #32]
          break;
 80010e2:	e029      	b.n	8001138 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	68db      	ldr	r3, [r3, #12]
 80010e8:	3304      	adds	r3, #4
 80010ea:	623b      	str	r3, [r7, #32]
          break;
 80010ec:	e024      	b.n	8001138 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	68db      	ldr	r3, [r3, #12]
 80010f2:	3308      	adds	r3, #8
 80010f4:	623b      	str	r3, [r7, #32]
          break;
 80010f6:	e01f      	b.n	8001138 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	330c      	adds	r3, #12
 80010fe:	623b      	str	r3, [r7, #32]
          break;
 8001100:	e01a      	b.n	8001138 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d102      	bne.n	8001110 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800110a:	2304      	movs	r3, #4
 800110c:	623b      	str	r3, [r7, #32]
          break;
 800110e:	e013      	b.n	8001138 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	689b      	ldr	r3, [r3, #8]
 8001114:	2b01      	cmp	r3, #1
 8001116:	d105      	bne.n	8001124 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001118:	2308      	movs	r3, #8
 800111a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	69fa      	ldr	r2, [r7, #28]
 8001120:	611a      	str	r2, [r3, #16]
          break;
 8001122:	e009      	b.n	8001138 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001124:	2308      	movs	r3, #8
 8001126:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	69fa      	ldr	r2, [r7, #28]
 800112c:	615a      	str	r2, [r3, #20]
          break;
 800112e:	e003      	b.n	8001138 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001130:	2300      	movs	r3, #0
 8001132:	623b      	str	r3, [r7, #32]
          break;
 8001134:	e000      	b.n	8001138 <HAL_GPIO_Init+0x130>
          break;
 8001136:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001138:	69bb      	ldr	r3, [r7, #24]
 800113a:	2bff      	cmp	r3, #255	@ 0xff
 800113c:	d801      	bhi.n	8001142 <HAL_GPIO_Init+0x13a>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	e001      	b.n	8001146 <HAL_GPIO_Init+0x13e>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	3304      	adds	r3, #4
 8001146:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001148:	69bb      	ldr	r3, [r7, #24]
 800114a:	2bff      	cmp	r3, #255	@ 0xff
 800114c:	d802      	bhi.n	8001154 <HAL_GPIO_Init+0x14c>
 800114e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001150:	009b      	lsls	r3, r3, #2
 8001152:	e002      	b.n	800115a <HAL_GPIO_Init+0x152>
 8001154:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001156:	3b08      	subs	r3, #8
 8001158:	009b      	lsls	r3, r3, #2
 800115a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800115c:	697b      	ldr	r3, [r7, #20]
 800115e:	681a      	ldr	r2, [r3, #0]
 8001160:	210f      	movs	r1, #15
 8001162:	693b      	ldr	r3, [r7, #16]
 8001164:	fa01 f303 	lsl.w	r3, r1, r3
 8001168:	43db      	mvns	r3, r3
 800116a:	401a      	ands	r2, r3
 800116c:	6a39      	ldr	r1, [r7, #32]
 800116e:	693b      	ldr	r3, [r7, #16]
 8001170:	fa01 f303 	lsl.w	r3, r1, r3
 8001174:	431a      	orrs	r2, r3
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001182:	2b00      	cmp	r3, #0
 8001184:	f000 80c1 	beq.w	800130a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001188:	4b49      	ldr	r3, [pc, #292]	@ (80012b0 <HAL_GPIO_Init+0x2a8>)
 800118a:	699b      	ldr	r3, [r3, #24]
 800118c:	4a48      	ldr	r2, [pc, #288]	@ (80012b0 <HAL_GPIO_Init+0x2a8>)
 800118e:	f043 0301 	orr.w	r3, r3, #1
 8001192:	6193      	str	r3, [r2, #24]
 8001194:	4b46      	ldr	r3, [pc, #280]	@ (80012b0 <HAL_GPIO_Init+0x2a8>)
 8001196:	699b      	ldr	r3, [r3, #24]
 8001198:	f003 0301 	and.w	r3, r3, #1
 800119c:	60bb      	str	r3, [r7, #8]
 800119e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80011a0:	4a44      	ldr	r2, [pc, #272]	@ (80012b4 <HAL_GPIO_Init+0x2ac>)
 80011a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011a4:	089b      	lsrs	r3, r3, #2
 80011a6:	3302      	adds	r3, #2
 80011a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011ac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80011ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011b0:	f003 0303 	and.w	r3, r3, #3
 80011b4:	009b      	lsls	r3, r3, #2
 80011b6:	220f      	movs	r2, #15
 80011b8:	fa02 f303 	lsl.w	r3, r2, r3
 80011bc:	43db      	mvns	r3, r3
 80011be:	68fa      	ldr	r2, [r7, #12]
 80011c0:	4013      	ands	r3, r2
 80011c2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	4a3c      	ldr	r2, [pc, #240]	@ (80012b8 <HAL_GPIO_Init+0x2b0>)
 80011c8:	4293      	cmp	r3, r2
 80011ca:	d01f      	beq.n	800120c <HAL_GPIO_Init+0x204>
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	4a3b      	ldr	r2, [pc, #236]	@ (80012bc <HAL_GPIO_Init+0x2b4>)
 80011d0:	4293      	cmp	r3, r2
 80011d2:	d019      	beq.n	8001208 <HAL_GPIO_Init+0x200>
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	4a3a      	ldr	r2, [pc, #232]	@ (80012c0 <HAL_GPIO_Init+0x2b8>)
 80011d8:	4293      	cmp	r3, r2
 80011da:	d013      	beq.n	8001204 <HAL_GPIO_Init+0x1fc>
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4a39      	ldr	r2, [pc, #228]	@ (80012c4 <HAL_GPIO_Init+0x2bc>)
 80011e0:	4293      	cmp	r3, r2
 80011e2:	d00d      	beq.n	8001200 <HAL_GPIO_Init+0x1f8>
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	4a38      	ldr	r2, [pc, #224]	@ (80012c8 <HAL_GPIO_Init+0x2c0>)
 80011e8:	4293      	cmp	r3, r2
 80011ea:	d007      	beq.n	80011fc <HAL_GPIO_Init+0x1f4>
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	4a37      	ldr	r2, [pc, #220]	@ (80012cc <HAL_GPIO_Init+0x2c4>)
 80011f0:	4293      	cmp	r3, r2
 80011f2:	d101      	bne.n	80011f8 <HAL_GPIO_Init+0x1f0>
 80011f4:	2305      	movs	r3, #5
 80011f6:	e00a      	b.n	800120e <HAL_GPIO_Init+0x206>
 80011f8:	2306      	movs	r3, #6
 80011fa:	e008      	b.n	800120e <HAL_GPIO_Init+0x206>
 80011fc:	2304      	movs	r3, #4
 80011fe:	e006      	b.n	800120e <HAL_GPIO_Init+0x206>
 8001200:	2303      	movs	r3, #3
 8001202:	e004      	b.n	800120e <HAL_GPIO_Init+0x206>
 8001204:	2302      	movs	r3, #2
 8001206:	e002      	b.n	800120e <HAL_GPIO_Init+0x206>
 8001208:	2301      	movs	r3, #1
 800120a:	e000      	b.n	800120e <HAL_GPIO_Init+0x206>
 800120c:	2300      	movs	r3, #0
 800120e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001210:	f002 0203 	and.w	r2, r2, #3
 8001214:	0092      	lsls	r2, r2, #2
 8001216:	4093      	lsls	r3, r2
 8001218:	68fa      	ldr	r2, [r7, #12]
 800121a:	4313      	orrs	r3, r2
 800121c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800121e:	4925      	ldr	r1, [pc, #148]	@ (80012b4 <HAL_GPIO_Init+0x2ac>)
 8001220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001222:	089b      	lsrs	r3, r3, #2
 8001224:	3302      	adds	r3, #2
 8001226:	68fa      	ldr	r2, [r7, #12]
 8001228:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001234:	2b00      	cmp	r3, #0
 8001236:	d006      	beq.n	8001246 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001238:	4b25      	ldr	r3, [pc, #148]	@ (80012d0 <HAL_GPIO_Init+0x2c8>)
 800123a:	689a      	ldr	r2, [r3, #8]
 800123c:	4924      	ldr	r1, [pc, #144]	@ (80012d0 <HAL_GPIO_Init+0x2c8>)
 800123e:	69bb      	ldr	r3, [r7, #24]
 8001240:	4313      	orrs	r3, r2
 8001242:	608b      	str	r3, [r1, #8]
 8001244:	e006      	b.n	8001254 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001246:	4b22      	ldr	r3, [pc, #136]	@ (80012d0 <HAL_GPIO_Init+0x2c8>)
 8001248:	689a      	ldr	r2, [r3, #8]
 800124a:	69bb      	ldr	r3, [r7, #24]
 800124c:	43db      	mvns	r3, r3
 800124e:	4920      	ldr	r1, [pc, #128]	@ (80012d0 <HAL_GPIO_Init+0x2c8>)
 8001250:	4013      	ands	r3, r2
 8001252:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001254:	683b      	ldr	r3, [r7, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800125c:	2b00      	cmp	r3, #0
 800125e:	d006      	beq.n	800126e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001260:	4b1b      	ldr	r3, [pc, #108]	@ (80012d0 <HAL_GPIO_Init+0x2c8>)
 8001262:	68da      	ldr	r2, [r3, #12]
 8001264:	491a      	ldr	r1, [pc, #104]	@ (80012d0 <HAL_GPIO_Init+0x2c8>)
 8001266:	69bb      	ldr	r3, [r7, #24]
 8001268:	4313      	orrs	r3, r2
 800126a:	60cb      	str	r3, [r1, #12]
 800126c:	e006      	b.n	800127c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800126e:	4b18      	ldr	r3, [pc, #96]	@ (80012d0 <HAL_GPIO_Init+0x2c8>)
 8001270:	68da      	ldr	r2, [r3, #12]
 8001272:	69bb      	ldr	r3, [r7, #24]
 8001274:	43db      	mvns	r3, r3
 8001276:	4916      	ldr	r1, [pc, #88]	@ (80012d0 <HAL_GPIO_Init+0x2c8>)
 8001278:	4013      	ands	r3, r2
 800127a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001284:	2b00      	cmp	r3, #0
 8001286:	d025      	beq.n	80012d4 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001288:	4b11      	ldr	r3, [pc, #68]	@ (80012d0 <HAL_GPIO_Init+0x2c8>)
 800128a:	685a      	ldr	r2, [r3, #4]
 800128c:	4910      	ldr	r1, [pc, #64]	@ (80012d0 <HAL_GPIO_Init+0x2c8>)
 800128e:	69bb      	ldr	r3, [r7, #24]
 8001290:	4313      	orrs	r3, r2
 8001292:	604b      	str	r3, [r1, #4]
 8001294:	e025      	b.n	80012e2 <HAL_GPIO_Init+0x2da>
 8001296:	bf00      	nop
 8001298:	10320000 	.word	0x10320000
 800129c:	10310000 	.word	0x10310000
 80012a0:	10220000 	.word	0x10220000
 80012a4:	10210000 	.word	0x10210000
 80012a8:	10120000 	.word	0x10120000
 80012ac:	10110000 	.word	0x10110000
 80012b0:	40021000 	.word	0x40021000
 80012b4:	40010000 	.word	0x40010000
 80012b8:	40010800 	.word	0x40010800
 80012bc:	40010c00 	.word	0x40010c00
 80012c0:	40011000 	.word	0x40011000
 80012c4:	40011400 	.word	0x40011400
 80012c8:	40011800 	.word	0x40011800
 80012cc:	40011c00 	.word	0x40011c00
 80012d0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80012d4:	4b15      	ldr	r3, [pc, #84]	@ (800132c <HAL_GPIO_Init+0x324>)
 80012d6:	685a      	ldr	r2, [r3, #4]
 80012d8:	69bb      	ldr	r3, [r7, #24]
 80012da:	43db      	mvns	r3, r3
 80012dc:	4913      	ldr	r1, [pc, #76]	@ (800132c <HAL_GPIO_Init+0x324>)
 80012de:	4013      	ands	r3, r2
 80012e0:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d006      	beq.n	80012fc <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80012ee:	4b0f      	ldr	r3, [pc, #60]	@ (800132c <HAL_GPIO_Init+0x324>)
 80012f0:	681a      	ldr	r2, [r3, #0]
 80012f2:	490e      	ldr	r1, [pc, #56]	@ (800132c <HAL_GPIO_Init+0x324>)
 80012f4:	69bb      	ldr	r3, [r7, #24]
 80012f6:	4313      	orrs	r3, r2
 80012f8:	600b      	str	r3, [r1, #0]
 80012fa:	e006      	b.n	800130a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80012fc:	4b0b      	ldr	r3, [pc, #44]	@ (800132c <HAL_GPIO_Init+0x324>)
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	69bb      	ldr	r3, [r7, #24]
 8001302:	43db      	mvns	r3, r3
 8001304:	4909      	ldr	r1, [pc, #36]	@ (800132c <HAL_GPIO_Init+0x324>)
 8001306:	4013      	ands	r3, r2
 8001308:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800130a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800130c:	3301      	adds	r3, #1
 800130e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	681a      	ldr	r2, [r3, #0]
 8001314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001316:	fa22 f303 	lsr.w	r3, r2, r3
 800131a:	2b00      	cmp	r3, #0
 800131c:	f47f ae7e 	bne.w	800101c <HAL_GPIO_Init+0x14>
  }
}
 8001320:	bf00      	nop
 8001322:	bf00      	nop
 8001324:	372c      	adds	r7, #44	@ 0x2c
 8001326:	46bd      	mov	sp, r7
 8001328:	bc80      	pop	{r7}
 800132a:	4770      	bx	lr
 800132c:	40010400 	.word	0x40010400

08001330 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001330:	b480      	push	{r7}
 8001332:	b085      	sub	sp, #20
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	460b      	mov	r3, r1
 800133a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	689a      	ldr	r2, [r3, #8]
 8001340:	887b      	ldrh	r3, [r7, #2]
 8001342:	4013      	ands	r3, r2
 8001344:	2b00      	cmp	r3, #0
 8001346:	d002      	beq.n	800134e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001348:	2301      	movs	r3, #1
 800134a:	73fb      	strb	r3, [r7, #15]
 800134c:	e001      	b.n	8001352 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800134e:	2300      	movs	r3, #0
 8001350:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001352:	7bfb      	ldrb	r3, [r7, #15]
}
 8001354:	4618      	mov	r0, r3
 8001356:	3714      	adds	r7, #20
 8001358:	46bd      	mov	sp, r7
 800135a:	bc80      	pop	{r7}
 800135c:	4770      	bx	lr

0800135e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800135e:	b480      	push	{r7}
 8001360:	b083      	sub	sp, #12
 8001362:	af00      	add	r7, sp, #0
 8001364:	6078      	str	r0, [r7, #4]
 8001366:	460b      	mov	r3, r1
 8001368:	807b      	strh	r3, [r7, #2]
 800136a:	4613      	mov	r3, r2
 800136c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800136e:	787b      	ldrb	r3, [r7, #1]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d003      	beq.n	800137c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001374:	887a      	ldrh	r2, [r7, #2]
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800137a:	e003      	b.n	8001384 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800137c:	887b      	ldrh	r3, [r7, #2]
 800137e:	041a      	lsls	r2, r3, #16
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	611a      	str	r2, [r3, #16]
}
 8001384:	bf00      	nop
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	bc80      	pop	{r7}
 800138c:	4770      	bx	lr
	...

08001390 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d101      	bne.n	80013a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e272      	b.n	8001888 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f003 0301 	and.w	r3, r3, #1
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	f000 8087 	beq.w	80014be <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013b0:	4b92      	ldr	r3, [pc, #584]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	f003 030c 	and.w	r3, r3, #12
 80013b8:	2b04      	cmp	r3, #4
 80013ba:	d00c      	beq.n	80013d6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013bc:	4b8f      	ldr	r3, [pc, #572]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f003 030c 	and.w	r3, r3, #12
 80013c4:	2b08      	cmp	r3, #8
 80013c6:	d112      	bne.n	80013ee <HAL_RCC_OscConfig+0x5e>
 80013c8:	4b8c      	ldr	r3, [pc, #560]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013d4:	d10b      	bne.n	80013ee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013d6:	4b89      	ldr	r3, [pc, #548]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d06c      	beq.n	80014bc <HAL_RCC_OscConfig+0x12c>
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d168      	bne.n	80014bc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e24c      	b.n	8001888 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80013f6:	d106      	bne.n	8001406 <HAL_RCC_OscConfig+0x76>
 80013f8:	4b80      	ldr	r3, [pc, #512]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a7f      	ldr	r2, [pc, #508]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 80013fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001402:	6013      	str	r3, [r2, #0]
 8001404:	e02e      	b.n	8001464 <HAL_RCC_OscConfig+0xd4>
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	2b00      	cmp	r3, #0
 800140c:	d10c      	bne.n	8001428 <HAL_RCC_OscConfig+0x98>
 800140e:	4b7b      	ldr	r3, [pc, #492]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4a7a      	ldr	r2, [pc, #488]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 8001414:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001418:	6013      	str	r3, [r2, #0]
 800141a:	4b78      	ldr	r3, [pc, #480]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a77      	ldr	r2, [pc, #476]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 8001420:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001424:	6013      	str	r3, [r2, #0]
 8001426:	e01d      	b.n	8001464 <HAL_RCC_OscConfig+0xd4>
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001430:	d10c      	bne.n	800144c <HAL_RCC_OscConfig+0xbc>
 8001432:	4b72      	ldr	r3, [pc, #456]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a71      	ldr	r2, [pc, #452]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 8001438:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800143c:	6013      	str	r3, [r2, #0]
 800143e:	4b6f      	ldr	r3, [pc, #444]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a6e      	ldr	r2, [pc, #440]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 8001444:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001448:	6013      	str	r3, [r2, #0]
 800144a:	e00b      	b.n	8001464 <HAL_RCC_OscConfig+0xd4>
 800144c:	4b6b      	ldr	r3, [pc, #428]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a6a      	ldr	r2, [pc, #424]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 8001452:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001456:	6013      	str	r3, [r2, #0]
 8001458:	4b68      	ldr	r3, [pc, #416]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a67      	ldr	r2, [pc, #412]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 800145e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001462:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d013      	beq.n	8001494 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800146c:	f7ff fb4e 	bl	8000b0c <HAL_GetTick>
 8001470:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001472:	e008      	b.n	8001486 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001474:	f7ff fb4a 	bl	8000b0c <HAL_GetTick>
 8001478:	4602      	mov	r2, r0
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	2b64      	cmp	r3, #100	@ 0x64
 8001480:	d901      	bls.n	8001486 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001482:	2303      	movs	r3, #3
 8001484:	e200      	b.n	8001888 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001486:	4b5d      	ldr	r3, [pc, #372]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800148e:	2b00      	cmp	r3, #0
 8001490:	d0f0      	beq.n	8001474 <HAL_RCC_OscConfig+0xe4>
 8001492:	e014      	b.n	80014be <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001494:	f7ff fb3a 	bl	8000b0c <HAL_GetTick>
 8001498:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800149a:	e008      	b.n	80014ae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800149c:	f7ff fb36 	bl	8000b0c <HAL_GetTick>
 80014a0:	4602      	mov	r2, r0
 80014a2:	693b      	ldr	r3, [r7, #16]
 80014a4:	1ad3      	subs	r3, r2, r3
 80014a6:	2b64      	cmp	r3, #100	@ 0x64
 80014a8:	d901      	bls.n	80014ae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80014aa:	2303      	movs	r3, #3
 80014ac:	e1ec      	b.n	8001888 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014ae:	4b53      	ldr	r3, [pc, #332]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d1f0      	bne.n	800149c <HAL_RCC_OscConfig+0x10c>
 80014ba:	e000      	b.n	80014be <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f003 0302 	and.w	r3, r3, #2
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d063      	beq.n	8001592 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80014ca:	4b4c      	ldr	r3, [pc, #304]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	f003 030c 	and.w	r3, r3, #12
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d00b      	beq.n	80014ee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80014d6:	4b49      	ldr	r3, [pc, #292]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	f003 030c 	and.w	r3, r3, #12
 80014de:	2b08      	cmp	r3, #8
 80014e0:	d11c      	bne.n	800151c <HAL_RCC_OscConfig+0x18c>
 80014e2:	4b46      	ldr	r3, [pc, #280]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d116      	bne.n	800151c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ee:	4b43      	ldr	r3, [pc, #268]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f003 0302 	and.w	r3, r3, #2
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d005      	beq.n	8001506 <HAL_RCC_OscConfig+0x176>
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	691b      	ldr	r3, [r3, #16]
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d001      	beq.n	8001506 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001502:	2301      	movs	r3, #1
 8001504:	e1c0      	b.n	8001888 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001506:	4b3d      	ldr	r3, [pc, #244]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	695b      	ldr	r3, [r3, #20]
 8001512:	00db      	lsls	r3, r3, #3
 8001514:	4939      	ldr	r1, [pc, #228]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 8001516:	4313      	orrs	r3, r2
 8001518:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800151a:	e03a      	b.n	8001592 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	691b      	ldr	r3, [r3, #16]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d020      	beq.n	8001566 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001524:	4b36      	ldr	r3, [pc, #216]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 8001526:	2201      	movs	r2, #1
 8001528:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800152a:	f7ff faef 	bl	8000b0c <HAL_GetTick>
 800152e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001530:	e008      	b.n	8001544 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001532:	f7ff faeb 	bl	8000b0c <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e1a1      	b.n	8001888 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001544:	4b2d      	ldr	r3, [pc, #180]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f003 0302 	and.w	r3, r3, #2
 800154c:	2b00      	cmp	r3, #0
 800154e:	d0f0      	beq.n	8001532 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001550:	4b2a      	ldr	r3, [pc, #168]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	695b      	ldr	r3, [r3, #20]
 800155c:	00db      	lsls	r3, r3, #3
 800155e:	4927      	ldr	r1, [pc, #156]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 8001560:	4313      	orrs	r3, r2
 8001562:	600b      	str	r3, [r1, #0]
 8001564:	e015      	b.n	8001592 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001566:	4b26      	ldr	r3, [pc, #152]	@ (8001600 <HAL_RCC_OscConfig+0x270>)
 8001568:	2200      	movs	r2, #0
 800156a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800156c:	f7ff face 	bl	8000b0c <HAL_GetTick>
 8001570:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001572:	e008      	b.n	8001586 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001574:	f7ff faca 	bl	8000b0c <HAL_GetTick>
 8001578:	4602      	mov	r2, r0
 800157a:	693b      	ldr	r3, [r7, #16]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	2b02      	cmp	r3, #2
 8001580:	d901      	bls.n	8001586 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001582:	2303      	movs	r3, #3
 8001584:	e180      	b.n	8001888 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001586:	4b1d      	ldr	r3, [pc, #116]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f003 0302 	and.w	r3, r3, #2
 800158e:	2b00      	cmp	r3, #0
 8001590:	d1f0      	bne.n	8001574 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0308 	and.w	r3, r3, #8
 800159a:	2b00      	cmp	r3, #0
 800159c:	d03a      	beq.n	8001614 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	699b      	ldr	r3, [r3, #24]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d019      	beq.n	80015da <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015a6:	4b17      	ldr	r3, [pc, #92]	@ (8001604 <HAL_RCC_OscConfig+0x274>)
 80015a8:	2201      	movs	r2, #1
 80015aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ac:	f7ff faae 	bl	8000b0c <HAL_GetTick>
 80015b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015b2:	e008      	b.n	80015c6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015b4:	f7ff faaa 	bl	8000b0c <HAL_GetTick>
 80015b8:	4602      	mov	r2, r0
 80015ba:	693b      	ldr	r3, [r7, #16]
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	2b02      	cmp	r3, #2
 80015c0:	d901      	bls.n	80015c6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80015c2:	2303      	movs	r3, #3
 80015c4:	e160      	b.n	8001888 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015c6:	4b0d      	ldr	r3, [pc, #52]	@ (80015fc <HAL_RCC_OscConfig+0x26c>)
 80015c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015ca:	f003 0302 	and.w	r3, r3, #2
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d0f0      	beq.n	80015b4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80015d2:	2001      	movs	r0, #1
 80015d4:	f000 face 	bl	8001b74 <RCC_Delay>
 80015d8:	e01c      	b.n	8001614 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015da:	4b0a      	ldr	r3, [pc, #40]	@ (8001604 <HAL_RCC_OscConfig+0x274>)
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015e0:	f7ff fa94 	bl	8000b0c <HAL_GetTick>
 80015e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015e6:	e00f      	b.n	8001608 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015e8:	f7ff fa90 	bl	8000b0c <HAL_GetTick>
 80015ec:	4602      	mov	r2, r0
 80015ee:	693b      	ldr	r3, [r7, #16]
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	d908      	bls.n	8001608 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	e146      	b.n	8001888 <HAL_RCC_OscConfig+0x4f8>
 80015fa:	bf00      	nop
 80015fc:	40021000 	.word	0x40021000
 8001600:	42420000 	.word	0x42420000
 8001604:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001608:	4b92      	ldr	r3, [pc, #584]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 800160a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800160c:	f003 0302 	and.w	r3, r3, #2
 8001610:	2b00      	cmp	r3, #0
 8001612:	d1e9      	bne.n	80015e8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f003 0304 	and.w	r3, r3, #4
 800161c:	2b00      	cmp	r3, #0
 800161e:	f000 80a6 	beq.w	800176e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001622:	2300      	movs	r3, #0
 8001624:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001626:	4b8b      	ldr	r3, [pc, #556]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 8001628:	69db      	ldr	r3, [r3, #28]
 800162a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800162e:	2b00      	cmp	r3, #0
 8001630:	d10d      	bne.n	800164e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001632:	4b88      	ldr	r3, [pc, #544]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 8001634:	69db      	ldr	r3, [r3, #28]
 8001636:	4a87      	ldr	r2, [pc, #540]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 8001638:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800163c:	61d3      	str	r3, [r2, #28]
 800163e:	4b85      	ldr	r3, [pc, #532]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 8001640:	69db      	ldr	r3, [r3, #28]
 8001642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001646:	60bb      	str	r3, [r7, #8]
 8001648:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800164a:	2301      	movs	r3, #1
 800164c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800164e:	4b82      	ldr	r3, [pc, #520]	@ (8001858 <HAL_RCC_OscConfig+0x4c8>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001656:	2b00      	cmp	r3, #0
 8001658:	d118      	bne.n	800168c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800165a:	4b7f      	ldr	r3, [pc, #508]	@ (8001858 <HAL_RCC_OscConfig+0x4c8>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	4a7e      	ldr	r2, [pc, #504]	@ (8001858 <HAL_RCC_OscConfig+0x4c8>)
 8001660:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001664:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001666:	f7ff fa51 	bl	8000b0c <HAL_GetTick>
 800166a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800166c:	e008      	b.n	8001680 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800166e:	f7ff fa4d 	bl	8000b0c <HAL_GetTick>
 8001672:	4602      	mov	r2, r0
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	2b64      	cmp	r3, #100	@ 0x64
 800167a:	d901      	bls.n	8001680 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800167c:	2303      	movs	r3, #3
 800167e:	e103      	b.n	8001888 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001680:	4b75      	ldr	r3, [pc, #468]	@ (8001858 <HAL_RCC_OscConfig+0x4c8>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001688:	2b00      	cmp	r3, #0
 800168a:	d0f0      	beq.n	800166e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	68db      	ldr	r3, [r3, #12]
 8001690:	2b01      	cmp	r3, #1
 8001692:	d106      	bne.n	80016a2 <HAL_RCC_OscConfig+0x312>
 8001694:	4b6f      	ldr	r3, [pc, #444]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 8001696:	6a1b      	ldr	r3, [r3, #32]
 8001698:	4a6e      	ldr	r2, [pc, #440]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 800169a:	f043 0301 	orr.w	r3, r3, #1
 800169e:	6213      	str	r3, [r2, #32]
 80016a0:	e02d      	b.n	80016fe <HAL_RCC_OscConfig+0x36e>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d10c      	bne.n	80016c4 <HAL_RCC_OscConfig+0x334>
 80016aa:	4b6a      	ldr	r3, [pc, #424]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 80016ac:	6a1b      	ldr	r3, [r3, #32]
 80016ae:	4a69      	ldr	r2, [pc, #420]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 80016b0:	f023 0301 	bic.w	r3, r3, #1
 80016b4:	6213      	str	r3, [r2, #32]
 80016b6:	4b67      	ldr	r3, [pc, #412]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 80016b8:	6a1b      	ldr	r3, [r3, #32]
 80016ba:	4a66      	ldr	r2, [pc, #408]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 80016bc:	f023 0304 	bic.w	r3, r3, #4
 80016c0:	6213      	str	r3, [r2, #32]
 80016c2:	e01c      	b.n	80016fe <HAL_RCC_OscConfig+0x36e>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	68db      	ldr	r3, [r3, #12]
 80016c8:	2b05      	cmp	r3, #5
 80016ca:	d10c      	bne.n	80016e6 <HAL_RCC_OscConfig+0x356>
 80016cc:	4b61      	ldr	r3, [pc, #388]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 80016ce:	6a1b      	ldr	r3, [r3, #32]
 80016d0:	4a60      	ldr	r2, [pc, #384]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 80016d2:	f043 0304 	orr.w	r3, r3, #4
 80016d6:	6213      	str	r3, [r2, #32]
 80016d8:	4b5e      	ldr	r3, [pc, #376]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 80016da:	6a1b      	ldr	r3, [r3, #32]
 80016dc:	4a5d      	ldr	r2, [pc, #372]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 80016de:	f043 0301 	orr.w	r3, r3, #1
 80016e2:	6213      	str	r3, [r2, #32]
 80016e4:	e00b      	b.n	80016fe <HAL_RCC_OscConfig+0x36e>
 80016e6:	4b5b      	ldr	r3, [pc, #364]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 80016e8:	6a1b      	ldr	r3, [r3, #32]
 80016ea:	4a5a      	ldr	r2, [pc, #360]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 80016ec:	f023 0301 	bic.w	r3, r3, #1
 80016f0:	6213      	str	r3, [r2, #32]
 80016f2:	4b58      	ldr	r3, [pc, #352]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 80016f4:	6a1b      	ldr	r3, [r3, #32]
 80016f6:	4a57      	ldr	r2, [pc, #348]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 80016f8:	f023 0304 	bic.w	r3, r3, #4
 80016fc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	68db      	ldr	r3, [r3, #12]
 8001702:	2b00      	cmp	r3, #0
 8001704:	d015      	beq.n	8001732 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001706:	f7ff fa01 	bl	8000b0c <HAL_GetTick>
 800170a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800170c:	e00a      	b.n	8001724 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800170e:	f7ff f9fd 	bl	8000b0c <HAL_GetTick>
 8001712:	4602      	mov	r2, r0
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	1ad3      	subs	r3, r2, r3
 8001718:	f241 3288 	movw	r2, #5000	@ 0x1388
 800171c:	4293      	cmp	r3, r2
 800171e:	d901      	bls.n	8001724 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001720:	2303      	movs	r3, #3
 8001722:	e0b1      	b.n	8001888 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001724:	4b4b      	ldr	r3, [pc, #300]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 8001726:	6a1b      	ldr	r3, [r3, #32]
 8001728:	f003 0302 	and.w	r3, r3, #2
 800172c:	2b00      	cmp	r3, #0
 800172e:	d0ee      	beq.n	800170e <HAL_RCC_OscConfig+0x37e>
 8001730:	e014      	b.n	800175c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001732:	f7ff f9eb 	bl	8000b0c <HAL_GetTick>
 8001736:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001738:	e00a      	b.n	8001750 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800173a:	f7ff f9e7 	bl	8000b0c <HAL_GetTick>
 800173e:	4602      	mov	r2, r0
 8001740:	693b      	ldr	r3, [r7, #16]
 8001742:	1ad3      	subs	r3, r2, r3
 8001744:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001748:	4293      	cmp	r3, r2
 800174a:	d901      	bls.n	8001750 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800174c:	2303      	movs	r3, #3
 800174e:	e09b      	b.n	8001888 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001750:	4b40      	ldr	r3, [pc, #256]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 8001752:	6a1b      	ldr	r3, [r3, #32]
 8001754:	f003 0302 	and.w	r3, r3, #2
 8001758:	2b00      	cmp	r3, #0
 800175a:	d1ee      	bne.n	800173a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800175c:	7dfb      	ldrb	r3, [r7, #23]
 800175e:	2b01      	cmp	r3, #1
 8001760:	d105      	bne.n	800176e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001762:	4b3c      	ldr	r3, [pc, #240]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 8001764:	69db      	ldr	r3, [r3, #28]
 8001766:	4a3b      	ldr	r2, [pc, #236]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 8001768:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800176c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	2b00      	cmp	r3, #0
 8001774:	f000 8087 	beq.w	8001886 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001778:	4b36      	ldr	r3, [pc, #216]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f003 030c 	and.w	r3, r3, #12
 8001780:	2b08      	cmp	r3, #8
 8001782:	d061      	beq.n	8001848 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	69db      	ldr	r3, [r3, #28]
 8001788:	2b02      	cmp	r3, #2
 800178a:	d146      	bne.n	800181a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800178c:	4b33      	ldr	r3, [pc, #204]	@ (800185c <HAL_RCC_OscConfig+0x4cc>)
 800178e:	2200      	movs	r2, #0
 8001790:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001792:	f7ff f9bb 	bl	8000b0c <HAL_GetTick>
 8001796:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001798:	e008      	b.n	80017ac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800179a:	f7ff f9b7 	bl	8000b0c <HAL_GetTick>
 800179e:	4602      	mov	r2, r0
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	1ad3      	subs	r3, r2, r3
 80017a4:	2b02      	cmp	r3, #2
 80017a6:	d901      	bls.n	80017ac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80017a8:	2303      	movs	r3, #3
 80017aa:	e06d      	b.n	8001888 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017ac:	4b29      	ldr	r3, [pc, #164]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d1f0      	bne.n	800179a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6a1b      	ldr	r3, [r3, #32]
 80017bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017c0:	d108      	bne.n	80017d4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80017c2:	4b24      	ldr	r3, [pc, #144]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	4921      	ldr	r1, [pc, #132]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 80017d0:	4313      	orrs	r3, r2
 80017d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6a19      	ldr	r1, [r3, #32]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017e4:	430b      	orrs	r3, r1
 80017e6:	491b      	ldr	r1, [pc, #108]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 80017e8:	4313      	orrs	r3, r2
 80017ea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017ec:	4b1b      	ldr	r3, [pc, #108]	@ (800185c <HAL_RCC_OscConfig+0x4cc>)
 80017ee:	2201      	movs	r2, #1
 80017f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017f2:	f7ff f98b 	bl	8000b0c <HAL_GetTick>
 80017f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80017f8:	e008      	b.n	800180c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017fa:	f7ff f987 	bl	8000b0c <HAL_GetTick>
 80017fe:	4602      	mov	r2, r0
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	1ad3      	subs	r3, r2, r3
 8001804:	2b02      	cmp	r3, #2
 8001806:	d901      	bls.n	800180c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001808:	2303      	movs	r3, #3
 800180a:	e03d      	b.n	8001888 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800180c:	4b11      	ldr	r3, [pc, #68]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001814:	2b00      	cmp	r3, #0
 8001816:	d0f0      	beq.n	80017fa <HAL_RCC_OscConfig+0x46a>
 8001818:	e035      	b.n	8001886 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800181a:	4b10      	ldr	r3, [pc, #64]	@ (800185c <HAL_RCC_OscConfig+0x4cc>)
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001820:	f7ff f974 	bl	8000b0c <HAL_GetTick>
 8001824:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001826:	e008      	b.n	800183a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001828:	f7ff f970 	bl	8000b0c <HAL_GetTick>
 800182c:	4602      	mov	r2, r0
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	2b02      	cmp	r3, #2
 8001834:	d901      	bls.n	800183a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001836:	2303      	movs	r3, #3
 8001838:	e026      	b.n	8001888 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800183a:	4b06      	ldr	r3, [pc, #24]	@ (8001854 <HAL_RCC_OscConfig+0x4c4>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001842:	2b00      	cmp	r3, #0
 8001844:	d1f0      	bne.n	8001828 <HAL_RCC_OscConfig+0x498>
 8001846:	e01e      	b.n	8001886 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	69db      	ldr	r3, [r3, #28]
 800184c:	2b01      	cmp	r3, #1
 800184e:	d107      	bne.n	8001860 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001850:	2301      	movs	r3, #1
 8001852:	e019      	b.n	8001888 <HAL_RCC_OscConfig+0x4f8>
 8001854:	40021000 	.word	0x40021000
 8001858:	40007000 	.word	0x40007000
 800185c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001860:	4b0b      	ldr	r3, [pc, #44]	@ (8001890 <HAL_RCC_OscConfig+0x500>)
 8001862:	685b      	ldr	r3, [r3, #4]
 8001864:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6a1b      	ldr	r3, [r3, #32]
 8001870:	429a      	cmp	r2, r3
 8001872:	d106      	bne.n	8001882 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800187e:	429a      	cmp	r2, r3
 8001880:	d001      	beq.n	8001886 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e000      	b.n	8001888 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001886:	2300      	movs	r3, #0
}
 8001888:	4618      	mov	r0, r3
 800188a:	3718      	adds	r7, #24
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	40021000 	.word	0x40021000

08001894 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d101      	bne.n	80018a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018a4:	2301      	movs	r3, #1
 80018a6:	e0d0      	b.n	8001a4a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80018a8:	4b6a      	ldr	r3, [pc, #424]	@ (8001a54 <HAL_RCC_ClockConfig+0x1c0>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	f003 0307 	and.w	r3, r3, #7
 80018b0:	683a      	ldr	r2, [r7, #0]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d910      	bls.n	80018d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018b6:	4b67      	ldr	r3, [pc, #412]	@ (8001a54 <HAL_RCC_ClockConfig+0x1c0>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f023 0207 	bic.w	r2, r3, #7
 80018be:	4965      	ldr	r1, [pc, #404]	@ (8001a54 <HAL_RCC_ClockConfig+0x1c0>)
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	4313      	orrs	r3, r2
 80018c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018c6:	4b63      	ldr	r3, [pc, #396]	@ (8001a54 <HAL_RCC_ClockConfig+0x1c0>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0307 	and.w	r3, r3, #7
 80018ce:	683a      	ldr	r2, [r7, #0]
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d001      	beq.n	80018d8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80018d4:	2301      	movs	r3, #1
 80018d6:	e0b8      	b.n	8001a4a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f003 0302 	and.w	r3, r3, #2
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d020      	beq.n	8001926 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f003 0304 	and.w	r3, r3, #4
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d005      	beq.n	80018fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018f0:	4b59      	ldr	r3, [pc, #356]	@ (8001a58 <HAL_RCC_ClockConfig+0x1c4>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	4a58      	ldr	r2, [pc, #352]	@ (8001a58 <HAL_RCC_ClockConfig+0x1c4>)
 80018f6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80018fa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 0308 	and.w	r3, r3, #8
 8001904:	2b00      	cmp	r3, #0
 8001906:	d005      	beq.n	8001914 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001908:	4b53      	ldr	r3, [pc, #332]	@ (8001a58 <HAL_RCC_ClockConfig+0x1c4>)
 800190a:	685b      	ldr	r3, [r3, #4]
 800190c:	4a52      	ldr	r2, [pc, #328]	@ (8001a58 <HAL_RCC_ClockConfig+0x1c4>)
 800190e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001912:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001914:	4b50      	ldr	r3, [pc, #320]	@ (8001a58 <HAL_RCC_ClockConfig+0x1c4>)
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	494d      	ldr	r1, [pc, #308]	@ (8001a58 <HAL_RCC_ClockConfig+0x1c4>)
 8001922:	4313      	orrs	r3, r2
 8001924:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 0301 	and.w	r3, r3, #1
 800192e:	2b00      	cmp	r3, #0
 8001930:	d040      	beq.n	80019b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	2b01      	cmp	r3, #1
 8001938:	d107      	bne.n	800194a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800193a:	4b47      	ldr	r3, [pc, #284]	@ (8001a58 <HAL_RCC_ClockConfig+0x1c4>)
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001942:	2b00      	cmp	r3, #0
 8001944:	d115      	bne.n	8001972 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e07f      	b.n	8001a4a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	685b      	ldr	r3, [r3, #4]
 800194e:	2b02      	cmp	r3, #2
 8001950:	d107      	bne.n	8001962 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001952:	4b41      	ldr	r3, [pc, #260]	@ (8001a58 <HAL_RCC_ClockConfig+0x1c4>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800195a:	2b00      	cmp	r3, #0
 800195c:	d109      	bne.n	8001972 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e073      	b.n	8001a4a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001962:	4b3d      	ldr	r3, [pc, #244]	@ (8001a58 <HAL_RCC_ClockConfig+0x1c4>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0302 	and.w	r3, r3, #2
 800196a:	2b00      	cmp	r3, #0
 800196c:	d101      	bne.n	8001972 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e06b      	b.n	8001a4a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001972:	4b39      	ldr	r3, [pc, #228]	@ (8001a58 <HAL_RCC_ClockConfig+0x1c4>)
 8001974:	685b      	ldr	r3, [r3, #4]
 8001976:	f023 0203 	bic.w	r2, r3, #3
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	4936      	ldr	r1, [pc, #216]	@ (8001a58 <HAL_RCC_ClockConfig+0x1c4>)
 8001980:	4313      	orrs	r3, r2
 8001982:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001984:	f7ff f8c2 	bl	8000b0c <HAL_GetTick>
 8001988:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800198a:	e00a      	b.n	80019a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800198c:	f7ff f8be 	bl	8000b0c <HAL_GetTick>
 8001990:	4602      	mov	r2, r0
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	1ad3      	subs	r3, r2, r3
 8001996:	f241 3288 	movw	r2, #5000	@ 0x1388
 800199a:	4293      	cmp	r3, r2
 800199c:	d901      	bls.n	80019a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e053      	b.n	8001a4a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001a58 <HAL_RCC_ClockConfig+0x1c4>)
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	f003 020c 	and.w	r2, r3, #12
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	009b      	lsls	r3, r3, #2
 80019b0:	429a      	cmp	r2, r3
 80019b2:	d1eb      	bne.n	800198c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019b4:	4b27      	ldr	r3, [pc, #156]	@ (8001a54 <HAL_RCC_ClockConfig+0x1c0>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 0307 	and.w	r3, r3, #7
 80019bc:	683a      	ldr	r2, [r7, #0]
 80019be:	429a      	cmp	r2, r3
 80019c0:	d210      	bcs.n	80019e4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019c2:	4b24      	ldr	r3, [pc, #144]	@ (8001a54 <HAL_RCC_ClockConfig+0x1c0>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f023 0207 	bic.w	r2, r3, #7
 80019ca:	4922      	ldr	r1, [pc, #136]	@ (8001a54 <HAL_RCC_ClockConfig+0x1c0>)
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019d2:	4b20      	ldr	r3, [pc, #128]	@ (8001a54 <HAL_RCC_ClockConfig+0x1c0>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f003 0307 	and.w	r3, r3, #7
 80019da:	683a      	ldr	r2, [r7, #0]
 80019dc:	429a      	cmp	r2, r3
 80019de:	d001      	beq.n	80019e4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e032      	b.n	8001a4a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0304 	and.w	r3, r3, #4
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d008      	beq.n	8001a02 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019f0:	4b19      	ldr	r3, [pc, #100]	@ (8001a58 <HAL_RCC_ClockConfig+0x1c4>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	4916      	ldr	r1, [pc, #88]	@ (8001a58 <HAL_RCC_ClockConfig+0x1c4>)
 80019fe:	4313      	orrs	r3, r2
 8001a00:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 0308 	and.w	r3, r3, #8
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d009      	beq.n	8001a22 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001a0e:	4b12      	ldr	r3, [pc, #72]	@ (8001a58 <HAL_RCC_ClockConfig+0x1c4>)
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	691b      	ldr	r3, [r3, #16]
 8001a1a:	00db      	lsls	r3, r3, #3
 8001a1c:	490e      	ldr	r1, [pc, #56]	@ (8001a58 <HAL_RCC_ClockConfig+0x1c4>)
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a22:	f000 f821 	bl	8001a68 <HAL_RCC_GetSysClockFreq>
 8001a26:	4602      	mov	r2, r0
 8001a28:	4b0b      	ldr	r3, [pc, #44]	@ (8001a58 <HAL_RCC_ClockConfig+0x1c4>)
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	091b      	lsrs	r3, r3, #4
 8001a2e:	f003 030f 	and.w	r3, r3, #15
 8001a32:	490a      	ldr	r1, [pc, #40]	@ (8001a5c <HAL_RCC_ClockConfig+0x1c8>)
 8001a34:	5ccb      	ldrb	r3, [r1, r3]
 8001a36:	fa22 f303 	lsr.w	r3, r2, r3
 8001a3a:	4a09      	ldr	r2, [pc, #36]	@ (8001a60 <HAL_RCC_ClockConfig+0x1cc>)
 8001a3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001a3e:	4b09      	ldr	r3, [pc, #36]	@ (8001a64 <HAL_RCC_ClockConfig+0x1d0>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4618      	mov	r0, r3
 8001a44:	f7ff f820 	bl	8000a88 <HAL_InitTick>

  return HAL_OK;
 8001a48:	2300      	movs	r3, #0
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	3710      	adds	r7, #16
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40022000 	.word	0x40022000
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	080031b4 	.word	0x080031b4
 8001a60:	20000000 	.word	0x20000000
 8001a64:	20000004 	.word	0x20000004

08001a68 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	b087      	sub	sp, #28
 8001a6c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	60fb      	str	r3, [r7, #12]
 8001a72:	2300      	movs	r3, #0
 8001a74:	60bb      	str	r3, [r7, #8]
 8001a76:	2300      	movs	r3, #0
 8001a78:	617b      	str	r3, [r7, #20]
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001a82:	4b1e      	ldr	r3, [pc, #120]	@ (8001afc <HAL_RCC_GetSysClockFreq+0x94>)
 8001a84:	685b      	ldr	r3, [r3, #4]
 8001a86:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	f003 030c 	and.w	r3, r3, #12
 8001a8e:	2b04      	cmp	r3, #4
 8001a90:	d002      	beq.n	8001a98 <HAL_RCC_GetSysClockFreq+0x30>
 8001a92:	2b08      	cmp	r3, #8
 8001a94:	d003      	beq.n	8001a9e <HAL_RCC_GetSysClockFreq+0x36>
 8001a96:	e027      	b.n	8001ae8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001a98:	4b19      	ldr	r3, [pc, #100]	@ (8001b00 <HAL_RCC_GetSysClockFreq+0x98>)
 8001a9a:	613b      	str	r3, [r7, #16]
      break;
 8001a9c:	e027      	b.n	8001aee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	0c9b      	lsrs	r3, r3, #18
 8001aa2:	f003 030f 	and.w	r3, r3, #15
 8001aa6:	4a17      	ldr	r2, [pc, #92]	@ (8001b04 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001aa8:	5cd3      	ldrb	r3, [r2, r3]
 8001aaa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d010      	beq.n	8001ad8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ab6:	4b11      	ldr	r3, [pc, #68]	@ (8001afc <HAL_RCC_GetSysClockFreq+0x94>)
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	0c5b      	lsrs	r3, r3, #17
 8001abc:	f003 0301 	and.w	r3, r3, #1
 8001ac0:	4a11      	ldr	r2, [pc, #68]	@ (8001b08 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ac2:	5cd3      	ldrb	r3, [r2, r3]
 8001ac4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	4a0d      	ldr	r2, [pc, #52]	@ (8001b00 <HAL_RCC_GetSysClockFreq+0x98>)
 8001aca:	fb03 f202 	mul.w	r2, r3, r2
 8001ace:	68bb      	ldr	r3, [r7, #8]
 8001ad0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ad4:	617b      	str	r3, [r7, #20]
 8001ad6:	e004      	b.n	8001ae2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	4a0c      	ldr	r2, [pc, #48]	@ (8001b0c <HAL_RCC_GetSysClockFreq+0xa4>)
 8001adc:	fb02 f303 	mul.w	r3, r2, r3
 8001ae0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001ae2:	697b      	ldr	r3, [r7, #20]
 8001ae4:	613b      	str	r3, [r7, #16]
      break;
 8001ae6:	e002      	b.n	8001aee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001ae8:	4b05      	ldr	r3, [pc, #20]	@ (8001b00 <HAL_RCC_GetSysClockFreq+0x98>)
 8001aea:	613b      	str	r3, [r7, #16]
      break;
 8001aec:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001aee:	693b      	ldr	r3, [r7, #16]
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	371c      	adds	r7, #28
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bc80      	pop	{r7}
 8001af8:	4770      	bx	lr
 8001afa:	bf00      	nop
 8001afc:	40021000 	.word	0x40021000
 8001b00:	007a1200 	.word	0x007a1200
 8001b04:	080031cc 	.word	0x080031cc
 8001b08:	080031dc 	.word	0x080031dc
 8001b0c:	003d0900 	.word	0x003d0900

08001b10 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b10:	b480      	push	{r7}
 8001b12:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b14:	4b02      	ldr	r3, [pc, #8]	@ (8001b20 <HAL_RCC_GetHCLKFreq+0x10>)
 8001b16:	681b      	ldr	r3, [r3, #0]
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bc80      	pop	{r7}
 8001b1e:	4770      	bx	lr
 8001b20:	20000000 	.word	0x20000000

08001b24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b28:	f7ff fff2 	bl	8001b10 <HAL_RCC_GetHCLKFreq>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	4b05      	ldr	r3, [pc, #20]	@ (8001b44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b30:	685b      	ldr	r3, [r3, #4]
 8001b32:	0a1b      	lsrs	r3, r3, #8
 8001b34:	f003 0307 	and.w	r3, r3, #7
 8001b38:	4903      	ldr	r1, [pc, #12]	@ (8001b48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b3a:	5ccb      	ldrb	r3, [r1, r3]
 8001b3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	bd80      	pop	{r7, pc}
 8001b44:	40021000 	.word	0x40021000
 8001b48:	080031c4 	.word	0x080031c4

08001b4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b50:	f7ff ffde 	bl	8001b10 <HAL_RCC_GetHCLKFreq>
 8001b54:	4602      	mov	r2, r0
 8001b56:	4b05      	ldr	r3, [pc, #20]	@ (8001b6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	0adb      	lsrs	r3, r3, #11
 8001b5c:	f003 0307 	and.w	r3, r3, #7
 8001b60:	4903      	ldr	r1, [pc, #12]	@ (8001b70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b62:	5ccb      	ldrb	r3, [r1, r3]
 8001b64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	bd80      	pop	{r7, pc}
 8001b6c:	40021000 	.word	0x40021000
 8001b70:	080031c4 	.word	0x080031c4

08001b74 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001b74:	b480      	push	{r7}
 8001b76:	b085      	sub	sp, #20
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ba8 <RCC_Delay+0x34>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	4a0a      	ldr	r2, [pc, #40]	@ (8001bac <RCC_Delay+0x38>)
 8001b82:	fba2 2303 	umull	r2, r3, r2, r3
 8001b86:	0a5b      	lsrs	r3, r3, #9
 8001b88:	687a      	ldr	r2, [r7, #4]
 8001b8a:	fb02 f303 	mul.w	r3, r2, r3
 8001b8e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001b90:	bf00      	nop
  }
  while (Delay --);
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	1e5a      	subs	r2, r3, #1
 8001b96:	60fa      	str	r2, [r7, #12]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d1f9      	bne.n	8001b90 <RCC_Delay+0x1c>
}
 8001b9c:	bf00      	nop
 8001b9e:	bf00      	nop
 8001ba0:	3714      	adds	r7, #20
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bc80      	pop	{r7}
 8001ba6:	4770      	bx	lr
 8001ba8:	20000000 	.word	0x20000000
 8001bac:	10624dd3 	.word	0x10624dd3

08001bb0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b082      	sub	sp, #8
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d101      	bne.n	8001bc2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	e042      	b.n	8001c48 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001bc8:	b2db      	uxtb	r3, r3
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d106      	bne.n	8001bdc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001bd6:	6878      	ldr	r0, [r7, #4]
 8001bd8:	f7fe fec6 	bl	8000968 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	2224      	movs	r2, #36	@ 0x24
 8001be0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	68da      	ldr	r2, [r3, #12]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001bf2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f000 fd63 	bl	80026c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	691a      	ldr	r2, [r3, #16]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001c08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	695a      	ldr	r2, [r3, #20]
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001c18:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	68da      	ldr	r2, [r3, #12]
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001c28:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2220      	movs	r2, #32
 8001c34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	2220      	movs	r2, #32
 8001c3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2200      	movs	r2, #0
 8001c44:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001c46:	2300      	movs	r3, #0
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	3708      	adds	r7, #8
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}

08001c50 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b08a      	sub	sp, #40	@ 0x28
 8001c54:	af02      	add	r7, sp, #8
 8001c56:	60f8      	str	r0, [r7, #12]
 8001c58:	60b9      	str	r1, [r7, #8]
 8001c5a:	603b      	str	r3, [r7, #0]
 8001c5c:	4613      	mov	r3, r2
 8001c5e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001c60:	2300      	movs	r3, #0
 8001c62:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c6a:	b2db      	uxtb	r3, r3
 8001c6c:	2b20      	cmp	r3, #32
 8001c6e:	d175      	bne.n	8001d5c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d002      	beq.n	8001c7c <HAL_UART_Transmit+0x2c>
 8001c76:	88fb      	ldrh	r3, [r7, #6]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d101      	bne.n	8001c80 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	e06e      	b.n	8001d5e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	2200      	movs	r2, #0
 8001c84:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	2221      	movs	r2, #33	@ 0x21
 8001c8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001c8e:	f7fe ff3d 	bl	8000b0c <HAL_GetTick>
 8001c92:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	88fa      	ldrh	r2, [r7, #6]
 8001c98:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	88fa      	ldrh	r2, [r7, #6]
 8001c9e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ca8:	d108      	bne.n	8001cbc <HAL_UART_Transmit+0x6c>
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	691b      	ldr	r3, [r3, #16]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d104      	bne.n	8001cbc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	61bb      	str	r3, [r7, #24]
 8001cba:	e003      	b.n	8001cc4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001cbc:	68bb      	ldr	r3, [r7, #8]
 8001cbe:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001cc4:	e02e      	b.n	8001d24 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	9300      	str	r3, [sp, #0]
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	2180      	movs	r1, #128	@ 0x80
 8001cd0:	68f8      	ldr	r0, [r7, #12]
 8001cd2:	f000 fb01 	bl	80022d8 <UART_WaitOnFlagUntilTimeout>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d005      	beq.n	8001ce8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	2220      	movs	r2, #32
 8001ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001ce4:	2303      	movs	r3, #3
 8001ce6:	e03a      	b.n	8001d5e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001ce8:	69fb      	ldr	r3, [r7, #28]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d10b      	bne.n	8001d06 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	881b      	ldrh	r3, [r3, #0]
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001cfc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001cfe:	69bb      	ldr	r3, [r7, #24]
 8001d00:	3302      	adds	r3, #2
 8001d02:	61bb      	str	r3, [r7, #24]
 8001d04:	e007      	b.n	8001d16 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	781a      	ldrb	r2, [r3, #0]
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	3301      	adds	r3, #1
 8001d14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001d1a:	b29b      	uxth	r3, r3
 8001d1c:	3b01      	subs	r3, #1
 8001d1e:	b29a      	uxth	r2, r3
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001d28:	b29b      	uxth	r3, r3
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d1cb      	bne.n	8001cc6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	9300      	str	r3, [sp, #0]
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	2200      	movs	r2, #0
 8001d36:	2140      	movs	r1, #64	@ 0x40
 8001d38:	68f8      	ldr	r0, [r7, #12]
 8001d3a:	f000 facd 	bl	80022d8 <UART_WaitOnFlagUntilTimeout>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d005      	beq.n	8001d50 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2220      	movs	r2, #32
 8001d48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	e006      	b.n	8001d5e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	2220      	movs	r2, #32
 8001d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	e000      	b.n	8001d5e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001d5c:	2302      	movs	r3, #2
  }
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3720      	adds	r7, #32
 8001d62:	46bd      	mov	sp, r7
 8001d64:	bd80      	pop	{r7, pc}
	...

08001d68 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b0ba      	sub	sp, #232	@ 0xe8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	695b      	ldr	r3, [r3, #20]
 8001d8a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8001d94:	2300      	movs	r3, #0
 8001d96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001d9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001d9e:	f003 030f 	and.w	r3, r3, #15
 8001da2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8001da6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d10f      	bne.n	8001dce <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001dae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001db2:	f003 0320 	and.w	r3, r3, #32
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d009      	beq.n	8001dce <HAL_UART_IRQHandler+0x66>
 8001dba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001dbe:	f003 0320 	and.w	r3, r3, #32
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d003      	beq.n	8001dce <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f000 fbbc 	bl	8002544 <UART_Receive_IT>
      return;
 8001dcc:	e25b      	b.n	8002286 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001dce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	f000 80de 	beq.w	8001f94 <HAL_UART_IRQHandler+0x22c>
 8001dd8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001ddc:	f003 0301 	and.w	r3, r3, #1
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d106      	bne.n	8001df2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001de4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001de8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	f000 80d1 	beq.w	8001f94 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001df2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001df6:	f003 0301 	and.w	r3, r3, #1
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d00b      	beq.n	8001e16 <HAL_UART_IRQHandler+0xae>
 8001dfe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001e02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d005      	beq.n	8001e16 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e0e:	f043 0201 	orr.w	r2, r3, #1
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e1a:	f003 0304 	and.w	r3, r3, #4
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d00b      	beq.n	8001e3a <HAL_UART_IRQHandler+0xd2>
 8001e22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d005      	beq.n	8001e3a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e32:	f043 0202 	orr.w	r2, r3, #2
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e3e:	f003 0302 	and.w	r3, r3, #2
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d00b      	beq.n	8001e5e <HAL_UART_IRQHandler+0xf6>
 8001e46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001e4a:	f003 0301 	and.w	r3, r3, #1
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d005      	beq.n	8001e5e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e56:	f043 0204 	orr.w	r2, r3, #4
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001e5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e62:	f003 0308 	and.w	r3, r3, #8
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d011      	beq.n	8001e8e <HAL_UART_IRQHandler+0x126>
 8001e6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001e6e:	f003 0320 	and.w	r3, r3, #32
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d105      	bne.n	8001e82 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8001e76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001e7a:	f003 0301 	and.w	r3, r3, #1
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d005      	beq.n	8001e8e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e86:	f043 0208 	orr.w	r2, r3, #8
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	f000 81f2 	beq.w	800227c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001e98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e9c:	f003 0320 	and.w	r3, r3, #32
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d008      	beq.n	8001eb6 <HAL_UART_IRQHandler+0x14e>
 8001ea4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001ea8:	f003 0320 	and.w	r3, r3, #32
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d002      	beq.n	8001eb6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	f000 fb47 	bl	8002544 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	695b      	ldr	r3, [r3, #20]
 8001ebc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	bf14      	ite	ne
 8001ec4:	2301      	movne	r3, #1
 8001ec6:	2300      	moveq	r3, #0
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ed2:	f003 0308 	and.w	r3, r3, #8
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d103      	bne.n	8001ee2 <HAL_UART_IRQHandler+0x17a>
 8001eda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d04f      	beq.n	8001f82 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001ee2:	6878      	ldr	r0, [r7, #4]
 8001ee4:	f000 fa51 	bl	800238a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	695b      	ldr	r3, [r3, #20]
 8001eee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d041      	beq.n	8001f7a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	3314      	adds	r3, #20
 8001efc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f00:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001f04:	e853 3f00 	ldrex	r3, [r3]
 8001f08:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8001f0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001f10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001f14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	3314      	adds	r3, #20
 8001f1e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001f22:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8001f26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f2a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8001f2e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001f32:	e841 2300 	strex	r3, r2, [r1]
 8001f36:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8001f3a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d1d9      	bne.n	8001ef6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d013      	beq.n	8001f72 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f4e:	4a7e      	ldr	r2, [pc, #504]	@ (8002148 <HAL_UART_IRQHandler+0x3e0>)
 8001f50:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7fe ff4e 	bl	8000df8 <HAL_DMA_Abort_IT>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d016      	beq.n	8001f90 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f68:	687a      	ldr	r2, [r7, #4]
 8001f6a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001f6c:	4610      	mov	r0, r2
 8001f6e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f70:	e00e      	b.n	8001f90 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	f000 f99c 	bl	80022b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f78:	e00a      	b.n	8001f90 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f000 f998 	bl	80022b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f80:	e006      	b.n	8001f90 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001f82:	6878      	ldr	r0, [r7, #4]
 8001f84:	f000 f994 	bl	80022b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8001f8e:	e175      	b.n	800227c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f90:	bf00      	nop
    return;
 8001f92:	e173      	b.n	800227c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f98:	2b01      	cmp	r3, #1
 8001f9a:	f040 814f 	bne.w	800223c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001f9e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001fa2:	f003 0310 	and.w	r3, r3, #16
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	f000 8148 	beq.w	800223c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8001fac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001fb0:	f003 0310 	and.w	r3, r3, #16
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	f000 8141 	beq.w	800223c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001fba:	2300      	movs	r3, #0
 8001fbc:	60bb      	str	r3, [r7, #8]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	60bb      	str	r3, [r7, #8]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	60bb      	str	r3, [r7, #8]
 8001fce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	695b      	ldr	r3, [r3, #20]
 8001fd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	f000 80b6 	beq.w	800214c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8001fec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	f000 8145 	beq.w	8002280 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8001ffa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8001ffe:	429a      	cmp	r2, r3
 8002000:	f080 813e 	bcs.w	8002280 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800200a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002010:	699b      	ldr	r3, [r3, #24]
 8002012:	2b20      	cmp	r3, #32
 8002014:	f000 8088 	beq.w	8002128 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	330c      	adds	r3, #12
 800201e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002022:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002026:	e853 3f00 	ldrex	r3, [r3]
 800202a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800202e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002032:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002036:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	330c      	adds	r3, #12
 8002040:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002044:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002048:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800204c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002050:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002054:	e841 2300 	strex	r3, r2, [r1]
 8002058:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800205c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002060:	2b00      	cmp	r3, #0
 8002062:	d1d9      	bne.n	8002018 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	3314      	adds	r3, #20
 800206a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800206c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800206e:	e853 3f00 	ldrex	r3, [r3]
 8002072:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8002074:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002076:	f023 0301 	bic.w	r3, r3, #1
 800207a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	3314      	adds	r3, #20
 8002084:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002088:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800208c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800208e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002090:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8002094:	e841 2300 	strex	r3, r2, [r1]
 8002098:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800209a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800209c:	2b00      	cmp	r3, #0
 800209e:	d1e1      	bne.n	8002064 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	3314      	adds	r3, #20
 80020a6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80020aa:	e853 3f00 	ldrex	r3, [r3]
 80020ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80020b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80020b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	3314      	adds	r3, #20
 80020c0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80020c4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80020c6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020c8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80020ca:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80020cc:	e841 2300 	strex	r3, r2, [r1]
 80020d0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80020d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d1e3      	bne.n	80020a0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2220      	movs	r2, #32
 80020dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	330c      	adds	r3, #12
 80020ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80020f0:	e853 3f00 	ldrex	r3, [r3]
 80020f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80020f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80020f8:	f023 0310 	bic.w	r3, r3, #16
 80020fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	330c      	adds	r3, #12
 8002106:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800210a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800210c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800210e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002110:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002112:	e841 2300 	strex	r3, r2, [r1]
 8002116:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002118:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800211a:	2b00      	cmp	r3, #0
 800211c:	d1e3      	bne.n	80020e6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002122:	4618      	mov	r0, r3
 8002124:	f7fe fe2d 	bl	8000d82 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	2202      	movs	r2, #2
 800212c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002136:	b29b      	uxth	r3, r3
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	b29b      	uxth	r3, r3
 800213c:	4619      	mov	r1, r3
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f000 f8bf 	bl	80022c2 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002144:	e09c      	b.n	8002280 <HAL_UART_IRQHandler+0x518>
 8002146:	bf00      	nop
 8002148:	0800244f 	.word	0x0800244f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002154:	b29b      	uxth	r3, r3
 8002156:	1ad3      	subs	r3, r2, r3
 8002158:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002160:	b29b      	uxth	r3, r3
 8002162:	2b00      	cmp	r3, #0
 8002164:	f000 808e 	beq.w	8002284 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8002168:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800216c:	2b00      	cmp	r3, #0
 800216e:	f000 8089 	beq.w	8002284 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	330c      	adds	r3, #12
 8002178:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800217a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800217c:	e853 3f00 	ldrex	r3, [r3]
 8002180:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002182:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002184:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002188:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	330c      	adds	r3, #12
 8002192:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8002196:	647a      	str	r2, [r7, #68]	@ 0x44
 8002198:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800219a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800219c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800219e:	e841 2300 	strex	r3, r2, [r1]
 80021a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80021a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d1e3      	bne.n	8002172 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	3314      	adds	r3, #20
 80021b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021b4:	e853 3f00 	ldrex	r3, [r3]
 80021b8:	623b      	str	r3, [r7, #32]
   return(result);
 80021ba:	6a3b      	ldr	r3, [r7, #32]
 80021bc:	f023 0301 	bic.w	r3, r3, #1
 80021c0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	3314      	adds	r3, #20
 80021ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80021ce:	633a      	str	r2, [r7, #48]	@ 0x30
 80021d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80021d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80021d6:	e841 2300 	strex	r3, r2, [r1]
 80021da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80021dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d1e3      	bne.n	80021aa <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2220      	movs	r2, #32
 80021e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	2200      	movs	r2, #0
 80021ee:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	330c      	adds	r3, #12
 80021f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021f8:	693b      	ldr	r3, [r7, #16]
 80021fa:	e853 3f00 	ldrex	r3, [r3]
 80021fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	f023 0310 	bic.w	r3, r3, #16
 8002206:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	330c      	adds	r3, #12
 8002210:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002214:	61fa      	str	r2, [r7, #28]
 8002216:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002218:	69b9      	ldr	r1, [r7, #24]
 800221a:	69fa      	ldr	r2, [r7, #28]
 800221c:	e841 2300 	strex	r3, r2, [r1]
 8002220:	617b      	str	r3, [r7, #20]
   return(result);
 8002222:	697b      	ldr	r3, [r7, #20]
 8002224:	2b00      	cmp	r3, #0
 8002226:	d1e3      	bne.n	80021f0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2202      	movs	r2, #2
 800222c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800222e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002232:	4619      	mov	r1, r3
 8002234:	6878      	ldr	r0, [r7, #4]
 8002236:	f000 f844 	bl	80022c2 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800223a:	e023      	b.n	8002284 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800223c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002240:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002244:	2b00      	cmp	r3, #0
 8002246:	d009      	beq.n	800225c <HAL_UART_IRQHandler+0x4f4>
 8002248:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800224c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002250:	2b00      	cmp	r3, #0
 8002252:	d003      	beq.n	800225c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f000 f90e 	bl	8002476 <UART_Transmit_IT>
    return;
 800225a:	e014      	b.n	8002286 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800225c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002260:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002264:	2b00      	cmp	r3, #0
 8002266:	d00e      	beq.n	8002286 <HAL_UART_IRQHandler+0x51e>
 8002268:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800226c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002270:	2b00      	cmp	r3, #0
 8002272:	d008      	beq.n	8002286 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f000 f94d 	bl	8002514 <UART_EndTransmit_IT>
    return;
 800227a:	e004      	b.n	8002286 <HAL_UART_IRQHandler+0x51e>
    return;
 800227c:	bf00      	nop
 800227e:	e002      	b.n	8002286 <HAL_UART_IRQHandler+0x51e>
      return;
 8002280:	bf00      	nop
 8002282:	e000      	b.n	8002286 <HAL_UART_IRQHandler+0x51e>
      return;
 8002284:	bf00      	nop
  }
}
 8002286:	37e8      	adds	r7, #232	@ 0xe8
 8002288:	46bd      	mov	sp, r7
 800228a:	bd80      	pop	{r7, pc}

0800228c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002294:	bf00      	nop
 8002296:	370c      	adds	r7, #12
 8002298:	46bd      	mov	sp, r7
 800229a:	bc80      	pop	{r7}
 800229c:	4770      	bx	lr

0800229e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800229e:	b480      	push	{r7}
 80022a0:	b083      	sub	sp, #12
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80022a6:	bf00      	nop
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bc80      	pop	{r7}
 80022ae:	4770      	bx	lr

080022b0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80022b8:	bf00      	nop
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	bc80      	pop	{r7}
 80022c0:	4770      	bx	lr

080022c2 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80022c2:	b480      	push	{r7}
 80022c4:	b083      	sub	sp, #12
 80022c6:	af00      	add	r7, sp, #0
 80022c8:	6078      	str	r0, [r7, #4]
 80022ca:	460b      	mov	r3, r1
 80022cc:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80022ce:	bf00      	nop
 80022d0:	370c      	adds	r7, #12
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bc80      	pop	{r7}
 80022d6:	4770      	bx	lr

080022d8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	60f8      	str	r0, [r7, #12]
 80022e0:	60b9      	str	r1, [r7, #8]
 80022e2:	603b      	str	r3, [r7, #0]
 80022e4:	4613      	mov	r3, r2
 80022e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022e8:	e03b      	b.n	8002362 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022ea:	6a3b      	ldr	r3, [r7, #32]
 80022ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80022f0:	d037      	beq.n	8002362 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022f2:	f7fe fc0b 	bl	8000b0c <HAL_GetTick>
 80022f6:	4602      	mov	r2, r0
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	6a3a      	ldr	r2, [r7, #32]
 80022fe:	429a      	cmp	r2, r3
 8002300:	d302      	bcc.n	8002308 <UART_WaitOnFlagUntilTimeout+0x30>
 8002302:	6a3b      	ldr	r3, [r7, #32]
 8002304:	2b00      	cmp	r3, #0
 8002306:	d101      	bne.n	800230c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002308:	2303      	movs	r3, #3
 800230a:	e03a      	b.n	8002382 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	f003 0304 	and.w	r3, r3, #4
 8002316:	2b00      	cmp	r3, #0
 8002318:	d023      	beq.n	8002362 <UART_WaitOnFlagUntilTimeout+0x8a>
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	2b80      	cmp	r3, #128	@ 0x80
 800231e:	d020      	beq.n	8002362 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	2b40      	cmp	r3, #64	@ 0x40
 8002324:	d01d      	beq.n	8002362 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0308 	and.w	r3, r3, #8
 8002330:	2b08      	cmp	r3, #8
 8002332:	d116      	bne.n	8002362 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002334:	2300      	movs	r3, #0
 8002336:	617b      	str	r3, [r7, #20]
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	617b      	str	r3, [r7, #20]
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	617b      	str	r3, [r7, #20]
 8002348:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800234a:	68f8      	ldr	r0, [r7, #12]
 800234c:	f000 f81d 	bl	800238a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	2208      	movs	r2, #8
 8002354:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	2200      	movs	r2, #0
 800235a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e00f      	b.n	8002382 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	4013      	ands	r3, r2
 800236c:	68ba      	ldr	r2, [r7, #8]
 800236e:	429a      	cmp	r2, r3
 8002370:	bf0c      	ite	eq
 8002372:	2301      	moveq	r3, #1
 8002374:	2300      	movne	r3, #0
 8002376:	b2db      	uxtb	r3, r3
 8002378:	461a      	mov	r2, r3
 800237a:	79fb      	ldrb	r3, [r7, #7]
 800237c:	429a      	cmp	r2, r3
 800237e:	d0b4      	beq.n	80022ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002380:	2300      	movs	r3, #0
}
 8002382:	4618      	mov	r0, r3
 8002384:	3718      	adds	r7, #24
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}

0800238a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800238a:	b480      	push	{r7}
 800238c:	b095      	sub	sp, #84	@ 0x54
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	330c      	adds	r3, #12
 8002398:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800239a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800239c:	e853 3f00 	ldrex	r3, [r3]
 80023a0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80023a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023a4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80023a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	330c      	adds	r3, #12
 80023b0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80023b2:	643a      	str	r2, [r7, #64]	@ 0x40
 80023b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023b6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80023b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80023ba:	e841 2300 	strex	r3, r2, [r1]
 80023be:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80023c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d1e5      	bne.n	8002392 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	3314      	adds	r3, #20
 80023cc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023ce:	6a3b      	ldr	r3, [r7, #32]
 80023d0:	e853 3f00 	ldrex	r3, [r3]
 80023d4:	61fb      	str	r3, [r7, #28]
   return(result);
 80023d6:	69fb      	ldr	r3, [r7, #28]
 80023d8:	f023 0301 	bic.w	r3, r3, #1
 80023dc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	3314      	adds	r3, #20
 80023e4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80023e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80023e8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023ea:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80023ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023ee:	e841 2300 	strex	r3, r2, [r1]
 80023f2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80023f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d1e5      	bne.n	80023c6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d119      	bne.n	8002436 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	330c      	adds	r3, #12
 8002408:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	e853 3f00 	ldrex	r3, [r3]
 8002410:	60bb      	str	r3, [r7, #8]
   return(result);
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	f023 0310 	bic.w	r3, r3, #16
 8002418:	647b      	str	r3, [r7, #68]	@ 0x44
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	330c      	adds	r3, #12
 8002420:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002422:	61ba      	str	r2, [r7, #24]
 8002424:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002426:	6979      	ldr	r1, [r7, #20]
 8002428:	69ba      	ldr	r2, [r7, #24]
 800242a:	e841 2300 	strex	r3, r2, [r1]
 800242e:	613b      	str	r3, [r7, #16]
   return(result);
 8002430:	693b      	ldr	r3, [r7, #16]
 8002432:	2b00      	cmp	r3, #0
 8002434:	d1e5      	bne.n	8002402 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2220      	movs	r2, #32
 800243a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002444:	bf00      	nop
 8002446:	3754      	adds	r7, #84	@ 0x54
 8002448:	46bd      	mov	sp, r7
 800244a:	bc80      	pop	{r7}
 800244c:	4770      	bx	lr

0800244e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800244e:	b580      	push	{r7, lr}
 8002450:	b084      	sub	sp, #16
 8002452:	af00      	add	r7, sp, #0
 8002454:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800245a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2200      	movs	r2, #0
 8002460:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	2200      	movs	r2, #0
 8002466:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002468:	68f8      	ldr	r0, [r7, #12]
 800246a:	f7ff ff21 	bl	80022b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800246e:	bf00      	nop
 8002470:	3710      	adds	r7, #16
 8002472:	46bd      	mov	sp, r7
 8002474:	bd80      	pop	{r7, pc}

08002476 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002476:	b480      	push	{r7}
 8002478:	b085      	sub	sp, #20
 800247a:	af00      	add	r7, sp, #0
 800247c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002484:	b2db      	uxtb	r3, r3
 8002486:	2b21      	cmp	r3, #33	@ 0x21
 8002488:	d13e      	bne.n	8002508 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002492:	d114      	bne.n	80024be <UART_Transmit_IT+0x48>
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	691b      	ldr	r3, [r3, #16]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d110      	bne.n	80024be <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6a1b      	ldr	r3, [r3, #32]
 80024a0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	881b      	ldrh	r3, [r3, #0]
 80024a6:	461a      	mov	r2, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024b0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6a1b      	ldr	r3, [r3, #32]
 80024b6:	1c9a      	adds	r2, r3, #2
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	621a      	str	r2, [r3, #32]
 80024bc:	e008      	b.n	80024d0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6a1b      	ldr	r3, [r3, #32]
 80024c2:	1c59      	adds	r1, r3, #1
 80024c4:	687a      	ldr	r2, [r7, #4]
 80024c6:	6211      	str	r1, [r2, #32]
 80024c8:	781a      	ldrb	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80024d4:	b29b      	uxth	r3, r3
 80024d6:	3b01      	subs	r3, #1
 80024d8:	b29b      	uxth	r3, r3
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	4619      	mov	r1, r3
 80024de:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d10f      	bne.n	8002504 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	68da      	ldr	r2, [r3, #12]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80024f2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	68da      	ldr	r2, [r3, #12]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002502:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002504:	2300      	movs	r3, #0
 8002506:	e000      	b.n	800250a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002508:	2302      	movs	r3, #2
  }
}
 800250a:	4618      	mov	r0, r3
 800250c:	3714      	adds	r7, #20
 800250e:	46bd      	mov	sp, r7
 8002510:	bc80      	pop	{r7}
 8002512:	4770      	bx	lr

08002514 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	68da      	ldr	r2, [r3, #12]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800252a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2220      	movs	r2, #32
 8002530:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002534:	6878      	ldr	r0, [r7, #4]
 8002536:	f7ff fea9 	bl	800228c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800253a:	2300      	movs	r3, #0
}
 800253c:	4618      	mov	r0, r3
 800253e:	3708      	adds	r7, #8
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b08c      	sub	sp, #48	@ 0x30
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002552:	b2db      	uxtb	r3, r3
 8002554:	2b22      	cmp	r3, #34	@ 0x22
 8002556:	f040 80ae 	bne.w	80026b6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002562:	d117      	bne.n	8002594 <UART_Receive_IT+0x50>
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	691b      	ldr	r3, [r3, #16]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d113      	bne.n	8002594 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800256c:	2300      	movs	r3, #0
 800256e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002574:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	b29b      	uxth	r3, r3
 800257e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002582:	b29a      	uxth	r2, r3
 8002584:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002586:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800258c:	1c9a      	adds	r2, r3, #2
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	629a      	str	r2, [r3, #40]	@ 0x28
 8002592:	e026      	b.n	80025e2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002598:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800259a:	2300      	movs	r3, #0
 800259c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025a6:	d007      	beq.n	80025b8 <UART_Receive_IT+0x74>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	689b      	ldr	r3, [r3, #8]
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d10a      	bne.n	80025c6 <UART_Receive_IT+0x82>
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	691b      	ldr	r3, [r3, #16]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d106      	bne.n	80025c6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	b2da      	uxtb	r2, r3
 80025c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025c2:	701a      	strb	r2, [r3, #0]
 80025c4:	e008      	b.n	80025d8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	b2db      	uxtb	r3, r3
 80025ce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80025d2:	b2da      	uxtb	r2, r3
 80025d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025d6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025dc:	1c5a      	adds	r2, r3, #1
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80025e6:	b29b      	uxth	r3, r3
 80025e8:	3b01      	subs	r3, #1
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	4619      	mov	r1, r3
 80025f0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d15d      	bne.n	80026b2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	68da      	ldr	r2, [r3, #12]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f022 0220 	bic.w	r2, r2, #32
 8002604:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	68da      	ldr	r2, [r3, #12]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002614:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	695a      	ldr	r2, [r3, #20]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f022 0201 	bic.w	r2, r2, #1
 8002624:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2220      	movs	r2, #32
 800262a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2200      	movs	r2, #0
 8002632:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002638:	2b01      	cmp	r3, #1
 800263a:	d135      	bne.n	80026a8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	330c      	adds	r3, #12
 8002648:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	e853 3f00 	ldrex	r3, [r3]
 8002650:	613b      	str	r3, [r7, #16]
   return(result);
 8002652:	693b      	ldr	r3, [r7, #16]
 8002654:	f023 0310 	bic.w	r3, r3, #16
 8002658:	627b      	str	r3, [r7, #36]	@ 0x24
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	330c      	adds	r3, #12
 8002660:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002662:	623a      	str	r2, [r7, #32]
 8002664:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002666:	69f9      	ldr	r1, [r7, #28]
 8002668:	6a3a      	ldr	r2, [r7, #32]
 800266a:	e841 2300 	strex	r3, r2, [r1]
 800266e:	61bb      	str	r3, [r7, #24]
   return(result);
 8002670:	69bb      	ldr	r3, [r7, #24]
 8002672:	2b00      	cmp	r3, #0
 8002674:	d1e5      	bne.n	8002642 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f003 0310 	and.w	r3, r3, #16
 8002680:	2b10      	cmp	r3, #16
 8002682:	d10a      	bne.n	800269a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002684:	2300      	movs	r3, #0
 8002686:	60fb      	str	r3, [r7, #12]
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	60fb      	str	r3, [r7, #12]
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	685b      	ldr	r3, [r3, #4]
 8002696:	60fb      	str	r3, [r7, #12]
 8002698:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800269e:	4619      	mov	r1, r3
 80026a0:	6878      	ldr	r0, [r7, #4]
 80026a2:	f7ff fe0e 	bl	80022c2 <HAL_UARTEx_RxEventCallback>
 80026a6:	e002      	b.n	80026ae <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80026a8:	6878      	ldr	r0, [r7, #4]
 80026aa:	f7ff fdf8 	bl	800229e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80026ae:	2300      	movs	r3, #0
 80026b0:	e002      	b.n	80026b8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80026b2:	2300      	movs	r3, #0
 80026b4:	e000      	b.n	80026b8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80026b6:	2302      	movs	r3, #2
  }
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3730      	adds	r7, #48	@ 0x30
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}

080026c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b084      	sub	sp, #16
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	68da      	ldr	r2, [r3, #12]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	430a      	orrs	r2, r1
 80026dc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	689a      	ldr	r2, [r3, #8]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	691b      	ldr	r3, [r3, #16]
 80026e6:	431a      	orrs	r2, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	695b      	ldr	r3, [r3, #20]
 80026ec:	4313      	orrs	r3, r2
 80026ee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	68db      	ldr	r3, [r3, #12]
 80026f6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80026fa:	f023 030c 	bic.w	r3, r3, #12
 80026fe:	687a      	ldr	r2, [r7, #4]
 8002700:	6812      	ldr	r2, [r2, #0]
 8002702:	68b9      	ldr	r1, [r7, #8]
 8002704:	430b      	orrs	r3, r1
 8002706:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	695b      	ldr	r3, [r3, #20]
 800270e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	699a      	ldr	r2, [r3, #24]
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	430a      	orrs	r2, r1
 800271c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a2c      	ldr	r2, [pc, #176]	@ (80027d4 <UART_SetConfig+0x114>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d103      	bne.n	8002730 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002728:	f7ff fa10 	bl	8001b4c <HAL_RCC_GetPCLK2Freq>
 800272c:	60f8      	str	r0, [r7, #12]
 800272e:	e002      	b.n	8002736 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002730:	f7ff f9f8 	bl	8001b24 <HAL_RCC_GetPCLK1Freq>
 8002734:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002736:	68fa      	ldr	r2, [r7, #12]
 8002738:	4613      	mov	r3, r2
 800273a:	009b      	lsls	r3, r3, #2
 800273c:	4413      	add	r3, r2
 800273e:	009a      	lsls	r2, r3, #2
 8002740:	441a      	add	r2, r3
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	fbb2 f3f3 	udiv	r3, r2, r3
 800274c:	4a22      	ldr	r2, [pc, #136]	@ (80027d8 <UART_SetConfig+0x118>)
 800274e:	fba2 2303 	umull	r2, r3, r2, r3
 8002752:	095b      	lsrs	r3, r3, #5
 8002754:	0119      	lsls	r1, r3, #4
 8002756:	68fa      	ldr	r2, [r7, #12]
 8002758:	4613      	mov	r3, r2
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	4413      	add	r3, r2
 800275e:	009a      	lsls	r2, r3, #2
 8002760:	441a      	add	r2, r3
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	685b      	ldr	r3, [r3, #4]
 8002766:	009b      	lsls	r3, r3, #2
 8002768:	fbb2 f2f3 	udiv	r2, r2, r3
 800276c:	4b1a      	ldr	r3, [pc, #104]	@ (80027d8 <UART_SetConfig+0x118>)
 800276e:	fba3 0302 	umull	r0, r3, r3, r2
 8002772:	095b      	lsrs	r3, r3, #5
 8002774:	2064      	movs	r0, #100	@ 0x64
 8002776:	fb00 f303 	mul.w	r3, r0, r3
 800277a:	1ad3      	subs	r3, r2, r3
 800277c:	011b      	lsls	r3, r3, #4
 800277e:	3332      	adds	r3, #50	@ 0x32
 8002780:	4a15      	ldr	r2, [pc, #84]	@ (80027d8 <UART_SetConfig+0x118>)
 8002782:	fba2 2303 	umull	r2, r3, r2, r3
 8002786:	095b      	lsrs	r3, r3, #5
 8002788:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800278c:	4419      	add	r1, r3
 800278e:	68fa      	ldr	r2, [r7, #12]
 8002790:	4613      	mov	r3, r2
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	4413      	add	r3, r2
 8002796:	009a      	lsls	r2, r3, #2
 8002798:	441a      	add	r2, r3
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	685b      	ldr	r3, [r3, #4]
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80027a4:	4b0c      	ldr	r3, [pc, #48]	@ (80027d8 <UART_SetConfig+0x118>)
 80027a6:	fba3 0302 	umull	r0, r3, r3, r2
 80027aa:	095b      	lsrs	r3, r3, #5
 80027ac:	2064      	movs	r0, #100	@ 0x64
 80027ae:	fb00 f303 	mul.w	r3, r0, r3
 80027b2:	1ad3      	subs	r3, r2, r3
 80027b4:	011b      	lsls	r3, r3, #4
 80027b6:	3332      	adds	r3, #50	@ 0x32
 80027b8:	4a07      	ldr	r2, [pc, #28]	@ (80027d8 <UART_SetConfig+0x118>)
 80027ba:	fba2 2303 	umull	r2, r3, r2, r3
 80027be:	095b      	lsrs	r3, r3, #5
 80027c0:	f003 020f 	and.w	r2, r3, #15
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	440a      	add	r2, r1
 80027ca:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80027cc:	bf00      	nop
 80027ce:	3710      	adds	r7, #16
 80027d0:	46bd      	mov	sp, r7
 80027d2:	bd80      	pop	{r7, pc}
 80027d4:	40013800 	.word	0x40013800
 80027d8:	51eb851f 	.word	0x51eb851f

080027dc <std>:
 80027dc:	2300      	movs	r3, #0
 80027de:	b510      	push	{r4, lr}
 80027e0:	4604      	mov	r4, r0
 80027e2:	e9c0 3300 	strd	r3, r3, [r0]
 80027e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80027ea:	6083      	str	r3, [r0, #8]
 80027ec:	8181      	strh	r1, [r0, #12]
 80027ee:	6643      	str	r3, [r0, #100]	@ 0x64
 80027f0:	81c2      	strh	r2, [r0, #14]
 80027f2:	6183      	str	r3, [r0, #24]
 80027f4:	4619      	mov	r1, r3
 80027f6:	2208      	movs	r2, #8
 80027f8:	305c      	adds	r0, #92	@ 0x5c
 80027fa:	f000 f90f 	bl	8002a1c <memset>
 80027fe:	4b0d      	ldr	r3, [pc, #52]	@ (8002834 <std+0x58>)
 8002800:	6224      	str	r4, [r4, #32]
 8002802:	6263      	str	r3, [r4, #36]	@ 0x24
 8002804:	4b0c      	ldr	r3, [pc, #48]	@ (8002838 <std+0x5c>)
 8002806:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002808:	4b0c      	ldr	r3, [pc, #48]	@ (800283c <std+0x60>)
 800280a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800280c:	4b0c      	ldr	r3, [pc, #48]	@ (8002840 <std+0x64>)
 800280e:	6323      	str	r3, [r4, #48]	@ 0x30
 8002810:	4b0c      	ldr	r3, [pc, #48]	@ (8002844 <std+0x68>)
 8002812:	429c      	cmp	r4, r3
 8002814:	d006      	beq.n	8002824 <std+0x48>
 8002816:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800281a:	4294      	cmp	r4, r2
 800281c:	d002      	beq.n	8002824 <std+0x48>
 800281e:	33d0      	adds	r3, #208	@ 0xd0
 8002820:	429c      	cmp	r4, r3
 8002822:	d105      	bne.n	8002830 <std+0x54>
 8002824:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002828:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800282c:	f000 b928 	b.w	8002a80 <__retarget_lock_init_recursive>
 8002830:	bd10      	pop	{r4, pc}
 8002832:	bf00      	nop
 8002834:	08002d35 	.word	0x08002d35
 8002838:	08002d57 	.word	0x08002d57
 800283c:	08002d8f 	.word	0x08002d8f
 8002840:	08002db3 	.word	0x08002db3
 8002844:	200000d4 	.word	0x200000d4

08002848 <stdio_exit_handler>:
 8002848:	4a02      	ldr	r2, [pc, #8]	@ (8002854 <stdio_exit_handler+0xc>)
 800284a:	4903      	ldr	r1, [pc, #12]	@ (8002858 <stdio_exit_handler+0x10>)
 800284c:	4803      	ldr	r0, [pc, #12]	@ (800285c <stdio_exit_handler+0x14>)
 800284e:	f000 b869 	b.w	8002924 <_fwalk_sglue>
 8002852:	bf00      	nop
 8002854:	2000000c 	.word	0x2000000c
 8002858:	08002ccd 	.word	0x08002ccd
 800285c:	2000001c 	.word	0x2000001c

08002860 <cleanup_stdio>:
 8002860:	6841      	ldr	r1, [r0, #4]
 8002862:	4b0c      	ldr	r3, [pc, #48]	@ (8002894 <cleanup_stdio+0x34>)
 8002864:	b510      	push	{r4, lr}
 8002866:	4299      	cmp	r1, r3
 8002868:	4604      	mov	r4, r0
 800286a:	d001      	beq.n	8002870 <cleanup_stdio+0x10>
 800286c:	f000 fa2e 	bl	8002ccc <_fflush_r>
 8002870:	68a1      	ldr	r1, [r4, #8]
 8002872:	4b09      	ldr	r3, [pc, #36]	@ (8002898 <cleanup_stdio+0x38>)
 8002874:	4299      	cmp	r1, r3
 8002876:	d002      	beq.n	800287e <cleanup_stdio+0x1e>
 8002878:	4620      	mov	r0, r4
 800287a:	f000 fa27 	bl	8002ccc <_fflush_r>
 800287e:	68e1      	ldr	r1, [r4, #12]
 8002880:	4b06      	ldr	r3, [pc, #24]	@ (800289c <cleanup_stdio+0x3c>)
 8002882:	4299      	cmp	r1, r3
 8002884:	d004      	beq.n	8002890 <cleanup_stdio+0x30>
 8002886:	4620      	mov	r0, r4
 8002888:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800288c:	f000 ba1e 	b.w	8002ccc <_fflush_r>
 8002890:	bd10      	pop	{r4, pc}
 8002892:	bf00      	nop
 8002894:	200000d4 	.word	0x200000d4
 8002898:	2000013c 	.word	0x2000013c
 800289c:	200001a4 	.word	0x200001a4

080028a0 <global_stdio_init.part.0>:
 80028a0:	b510      	push	{r4, lr}
 80028a2:	4b0b      	ldr	r3, [pc, #44]	@ (80028d0 <global_stdio_init.part.0+0x30>)
 80028a4:	4c0b      	ldr	r4, [pc, #44]	@ (80028d4 <global_stdio_init.part.0+0x34>)
 80028a6:	4a0c      	ldr	r2, [pc, #48]	@ (80028d8 <global_stdio_init.part.0+0x38>)
 80028a8:	4620      	mov	r0, r4
 80028aa:	601a      	str	r2, [r3, #0]
 80028ac:	2104      	movs	r1, #4
 80028ae:	2200      	movs	r2, #0
 80028b0:	f7ff ff94 	bl	80027dc <std>
 80028b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80028b8:	2201      	movs	r2, #1
 80028ba:	2109      	movs	r1, #9
 80028bc:	f7ff ff8e 	bl	80027dc <std>
 80028c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80028c4:	2202      	movs	r2, #2
 80028c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80028ca:	2112      	movs	r1, #18
 80028cc:	f7ff bf86 	b.w	80027dc <std>
 80028d0:	2000020c 	.word	0x2000020c
 80028d4:	200000d4 	.word	0x200000d4
 80028d8:	08002849 	.word	0x08002849

080028dc <__sfp_lock_acquire>:
 80028dc:	4801      	ldr	r0, [pc, #4]	@ (80028e4 <__sfp_lock_acquire+0x8>)
 80028de:	f000 b8d0 	b.w	8002a82 <__retarget_lock_acquire_recursive>
 80028e2:	bf00      	nop
 80028e4:	20000211 	.word	0x20000211

080028e8 <__sfp_lock_release>:
 80028e8:	4801      	ldr	r0, [pc, #4]	@ (80028f0 <__sfp_lock_release+0x8>)
 80028ea:	f000 b8cb 	b.w	8002a84 <__retarget_lock_release_recursive>
 80028ee:	bf00      	nop
 80028f0:	20000211 	.word	0x20000211

080028f4 <__sinit>:
 80028f4:	b510      	push	{r4, lr}
 80028f6:	4604      	mov	r4, r0
 80028f8:	f7ff fff0 	bl	80028dc <__sfp_lock_acquire>
 80028fc:	6a23      	ldr	r3, [r4, #32]
 80028fe:	b11b      	cbz	r3, 8002908 <__sinit+0x14>
 8002900:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002904:	f7ff bff0 	b.w	80028e8 <__sfp_lock_release>
 8002908:	4b04      	ldr	r3, [pc, #16]	@ (800291c <__sinit+0x28>)
 800290a:	6223      	str	r3, [r4, #32]
 800290c:	4b04      	ldr	r3, [pc, #16]	@ (8002920 <__sinit+0x2c>)
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d1f5      	bne.n	8002900 <__sinit+0xc>
 8002914:	f7ff ffc4 	bl	80028a0 <global_stdio_init.part.0>
 8002918:	e7f2      	b.n	8002900 <__sinit+0xc>
 800291a:	bf00      	nop
 800291c:	08002861 	.word	0x08002861
 8002920:	2000020c 	.word	0x2000020c

08002924 <_fwalk_sglue>:
 8002924:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002928:	4607      	mov	r7, r0
 800292a:	4688      	mov	r8, r1
 800292c:	4614      	mov	r4, r2
 800292e:	2600      	movs	r6, #0
 8002930:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002934:	f1b9 0901 	subs.w	r9, r9, #1
 8002938:	d505      	bpl.n	8002946 <_fwalk_sglue+0x22>
 800293a:	6824      	ldr	r4, [r4, #0]
 800293c:	2c00      	cmp	r4, #0
 800293e:	d1f7      	bne.n	8002930 <_fwalk_sglue+0xc>
 8002940:	4630      	mov	r0, r6
 8002942:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002946:	89ab      	ldrh	r3, [r5, #12]
 8002948:	2b01      	cmp	r3, #1
 800294a:	d907      	bls.n	800295c <_fwalk_sglue+0x38>
 800294c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002950:	3301      	adds	r3, #1
 8002952:	d003      	beq.n	800295c <_fwalk_sglue+0x38>
 8002954:	4629      	mov	r1, r5
 8002956:	4638      	mov	r0, r7
 8002958:	47c0      	blx	r8
 800295a:	4306      	orrs	r6, r0
 800295c:	3568      	adds	r5, #104	@ 0x68
 800295e:	e7e9      	b.n	8002934 <_fwalk_sglue+0x10>

08002960 <_puts_r>:
 8002960:	6a03      	ldr	r3, [r0, #32]
 8002962:	b570      	push	{r4, r5, r6, lr}
 8002964:	4605      	mov	r5, r0
 8002966:	460e      	mov	r6, r1
 8002968:	6884      	ldr	r4, [r0, #8]
 800296a:	b90b      	cbnz	r3, 8002970 <_puts_r+0x10>
 800296c:	f7ff ffc2 	bl	80028f4 <__sinit>
 8002970:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002972:	07db      	lsls	r3, r3, #31
 8002974:	d405      	bmi.n	8002982 <_puts_r+0x22>
 8002976:	89a3      	ldrh	r3, [r4, #12]
 8002978:	0598      	lsls	r0, r3, #22
 800297a:	d402      	bmi.n	8002982 <_puts_r+0x22>
 800297c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800297e:	f000 f880 	bl	8002a82 <__retarget_lock_acquire_recursive>
 8002982:	89a3      	ldrh	r3, [r4, #12]
 8002984:	0719      	lsls	r1, r3, #28
 8002986:	d502      	bpl.n	800298e <_puts_r+0x2e>
 8002988:	6923      	ldr	r3, [r4, #16]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d135      	bne.n	80029fa <_puts_r+0x9a>
 800298e:	4621      	mov	r1, r4
 8002990:	4628      	mov	r0, r5
 8002992:	f000 fa51 	bl	8002e38 <__swsetup_r>
 8002996:	b380      	cbz	r0, 80029fa <_puts_r+0x9a>
 8002998:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800299c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800299e:	07da      	lsls	r2, r3, #31
 80029a0:	d405      	bmi.n	80029ae <_puts_r+0x4e>
 80029a2:	89a3      	ldrh	r3, [r4, #12]
 80029a4:	059b      	lsls	r3, r3, #22
 80029a6:	d402      	bmi.n	80029ae <_puts_r+0x4e>
 80029a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80029aa:	f000 f86b 	bl	8002a84 <__retarget_lock_release_recursive>
 80029ae:	4628      	mov	r0, r5
 80029b0:	bd70      	pop	{r4, r5, r6, pc}
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	da04      	bge.n	80029c0 <_puts_r+0x60>
 80029b6:	69a2      	ldr	r2, [r4, #24]
 80029b8:	429a      	cmp	r2, r3
 80029ba:	dc17      	bgt.n	80029ec <_puts_r+0x8c>
 80029bc:	290a      	cmp	r1, #10
 80029be:	d015      	beq.n	80029ec <_puts_r+0x8c>
 80029c0:	6823      	ldr	r3, [r4, #0]
 80029c2:	1c5a      	adds	r2, r3, #1
 80029c4:	6022      	str	r2, [r4, #0]
 80029c6:	7019      	strb	r1, [r3, #0]
 80029c8:	68a3      	ldr	r3, [r4, #8]
 80029ca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80029ce:	3b01      	subs	r3, #1
 80029d0:	60a3      	str	r3, [r4, #8]
 80029d2:	2900      	cmp	r1, #0
 80029d4:	d1ed      	bne.n	80029b2 <_puts_r+0x52>
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	da11      	bge.n	80029fe <_puts_r+0x9e>
 80029da:	4622      	mov	r2, r4
 80029dc:	210a      	movs	r1, #10
 80029de:	4628      	mov	r0, r5
 80029e0:	f000 f9eb 	bl	8002dba <__swbuf_r>
 80029e4:	3001      	adds	r0, #1
 80029e6:	d0d7      	beq.n	8002998 <_puts_r+0x38>
 80029e8:	250a      	movs	r5, #10
 80029ea:	e7d7      	b.n	800299c <_puts_r+0x3c>
 80029ec:	4622      	mov	r2, r4
 80029ee:	4628      	mov	r0, r5
 80029f0:	f000 f9e3 	bl	8002dba <__swbuf_r>
 80029f4:	3001      	adds	r0, #1
 80029f6:	d1e7      	bne.n	80029c8 <_puts_r+0x68>
 80029f8:	e7ce      	b.n	8002998 <_puts_r+0x38>
 80029fa:	3e01      	subs	r6, #1
 80029fc:	e7e4      	b.n	80029c8 <_puts_r+0x68>
 80029fe:	6823      	ldr	r3, [r4, #0]
 8002a00:	1c5a      	adds	r2, r3, #1
 8002a02:	6022      	str	r2, [r4, #0]
 8002a04:	220a      	movs	r2, #10
 8002a06:	701a      	strb	r2, [r3, #0]
 8002a08:	e7ee      	b.n	80029e8 <_puts_r+0x88>
	...

08002a0c <puts>:
 8002a0c:	4b02      	ldr	r3, [pc, #8]	@ (8002a18 <puts+0xc>)
 8002a0e:	4601      	mov	r1, r0
 8002a10:	6818      	ldr	r0, [r3, #0]
 8002a12:	f7ff bfa5 	b.w	8002960 <_puts_r>
 8002a16:	bf00      	nop
 8002a18:	20000018 	.word	0x20000018

08002a1c <memset>:
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	4402      	add	r2, r0
 8002a20:	4293      	cmp	r3, r2
 8002a22:	d100      	bne.n	8002a26 <memset+0xa>
 8002a24:	4770      	bx	lr
 8002a26:	f803 1b01 	strb.w	r1, [r3], #1
 8002a2a:	e7f9      	b.n	8002a20 <memset+0x4>

08002a2c <__errno>:
 8002a2c:	4b01      	ldr	r3, [pc, #4]	@ (8002a34 <__errno+0x8>)
 8002a2e:	6818      	ldr	r0, [r3, #0]
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	20000018 	.word	0x20000018

08002a38 <__libc_init_array>:
 8002a38:	b570      	push	{r4, r5, r6, lr}
 8002a3a:	2600      	movs	r6, #0
 8002a3c:	4d0c      	ldr	r5, [pc, #48]	@ (8002a70 <__libc_init_array+0x38>)
 8002a3e:	4c0d      	ldr	r4, [pc, #52]	@ (8002a74 <__libc_init_array+0x3c>)
 8002a40:	1b64      	subs	r4, r4, r5
 8002a42:	10a4      	asrs	r4, r4, #2
 8002a44:	42a6      	cmp	r6, r4
 8002a46:	d109      	bne.n	8002a5c <__libc_init_array+0x24>
 8002a48:	f000 fb6e 	bl	8003128 <_init>
 8002a4c:	2600      	movs	r6, #0
 8002a4e:	4d0a      	ldr	r5, [pc, #40]	@ (8002a78 <__libc_init_array+0x40>)
 8002a50:	4c0a      	ldr	r4, [pc, #40]	@ (8002a7c <__libc_init_array+0x44>)
 8002a52:	1b64      	subs	r4, r4, r5
 8002a54:	10a4      	asrs	r4, r4, #2
 8002a56:	42a6      	cmp	r6, r4
 8002a58:	d105      	bne.n	8002a66 <__libc_init_array+0x2e>
 8002a5a:	bd70      	pop	{r4, r5, r6, pc}
 8002a5c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a60:	4798      	blx	r3
 8002a62:	3601      	adds	r6, #1
 8002a64:	e7ee      	b.n	8002a44 <__libc_init_array+0xc>
 8002a66:	f855 3b04 	ldr.w	r3, [r5], #4
 8002a6a:	4798      	blx	r3
 8002a6c:	3601      	adds	r6, #1
 8002a6e:	e7f2      	b.n	8002a56 <__libc_init_array+0x1e>
 8002a70:	080031e0 	.word	0x080031e0
 8002a74:	080031e0 	.word	0x080031e0
 8002a78:	080031e0 	.word	0x080031e0
 8002a7c:	080031e4 	.word	0x080031e4

08002a80 <__retarget_lock_init_recursive>:
 8002a80:	4770      	bx	lr

08002a82 <__retarget_lock_acquire_recursive>:
 8002a82:	4770      	bx	lr

08002a84 <__retarget_lock_release_recursive>:
 8002a84:	4770      	bx	lr
	...

08002a88 <sbrk_aligned>:
 8002a88:	b570      	push	{r4, r5, r6, lr}
 8002a8a:	4e0f      	ldr	r6, [pc, #60]	@ (8002ac8 <sbrk_aligned+0x40>)
 8002a8c:	460c      	mov	r4, r1
 8002a8e:	6831      	ldr	r1, [r6, #0]
 8002a90:	4605      	mov	r5, r0
 8002a92:	b911      	cbnz	r1, 8002a9a <sbrk_aligned+0x12>
 8002a94:	f000 fabc 	bl	8003010 <_sbrk_r>
 8002a98:	6030      	str	r0, [r6, #0]
 8002a9a:	4621      	mov	r1, r4
 8002a9c:	4628      	mov	r0, r5
 8002a9e:	f000 fab7 	bl	8003010 <_sbrk_r>
 8002aa2:	1c43      	adds	r3, r0, #1
 8002aa4:	d103      	bne.n	8002aae <sbrk_aligned+0x26>
 8002aa6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002aaa:	4620      	mov	r0, r4
 8002aac:	bd70      	pop	{r4, r5, r6, pc}
 8002aae:	1cc4      	adds	r4, r0, #3
 8002ab0:	f024 0403 	bic.w	r4, r4, #3
 8002ab4:	42a0      	cmp	r0, r4
 8002ab6:	d0f8      	beq.n	8002aaa <sbrk_aligned+0x22>
 8002ab8:	1a21      	subs	r1, r4, r0
 8002aba:	4628      	mov	r0, r5
 8002abc:	f000 faa8 	bl	8003010 <_sbrk_r>
 8002ac0:	3001      	adds	r0, #1
 8002ac2:	d1f2      	bne.n	8002aaa <sbrk_aligned+0x22>
 8002ac4:	e7ef      	b.n	8002aa6 <sbrk_aligned+0x1e>
 8002ac6:	bf00      	nop
 8002ac8:	20000214 	.word	0x20000214

08002acc <_malloc_r>:
 8002acc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002ad0:	1ccd      	adds	r5, r1, #3
 8002ad2:	f025 0503 	bic.w	r5, r5, #3
 8002ad6:	3508      	adds	r5, #8
 8002ad8:	2d0c      	cmp	r5, #12
 8002ada:	bf38      	it	cc
 8002adc:	250c      	movcc	r5, #12
 8002ade:	2d00      	cmp	r5, #0
 8002ae0:	4606      	mov	r6, r0
 8002ae2:	db01      	blt.n	8002ae8 <_malloc_r+0x1c>
 8002ae4:	42a9      	cmp	r1, r5
 8002ae6:	d904      	bls.n	8002af2 <_malloc_r+0x26>
 8002ae8:	230c      	movs	r3, #12
 8002aea:	6033      	str	r3, [r6, #0]
 8002aec:	2000      	movs	r0, #0
 8002aee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002af2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002bc8 <_malloc_r+0xfc>
 8002af6:	f000 f911 	bl	8002d1c <__malloc_lock>
 8002afa:	f8d8 3000 	ldr.w	r3, [r8]
 8002afe:	461c      	mov	r4, r3
 8002b00:	bb44      	cbnz	r4, 8002b54 <_malloc_r+0x88>
 8002b02:	4629      	mov	r1, r5
 8002b04:	4630      	mov	r0, r6
 8002b06:	f7ff ffbf 	bl	8002a88 <sbrk_aligned>
 8002b0a:	1c43      	adds	r3, r0, #1
 8002b0c:	4604      	mov	r4, r0
 8002b0e:	d158      	bne.n	8002bc2 <_malloc_r+0xf6>
 8002b10:	f8d8 4000 	ldr.w	r4, [r8]
 8002b14:	4627      	mov	r7, r4
 8002b16:	2f00      	cmp	r7, #0
 8002b18:	d143      	bne.n	8002ba2 <_malloc_r+0xd6>
 8002b1a:	2c00      	cmp	r4, #0
 8002b1c:	d04b      	beq.n	8002bb6 <_malloc_r+0xea>
 8002b1e:	6823      	ldr	r3, [r4, #0]
 8002b20:	4639      	mov	r1, r7
 8002b22:	4630      	mov	r0, r6
 8002b24:	eb04 0903 	add.w	r9, r4, r3
 8002b28:	f000 fa72 	bl	8003010 <_sbrk_r>
 8002b2c:	4581      	cmp	r9, r0
 8002b2e:	d142      	bne.n	8002bb6 <_malloc_r+0xea>
 8002b30:	6821      	ldr	r1, [r4, #0]
 8002b32:	4630      	mov	r0, r6
 8002b34:	1a6d      	subs	r5, r5, r1
 8002b36:	4629      	mov	r1, r5
 8002b38:	f7ff ffa6 	bl	8002a88 <sbrk_aligned>
 8002b3c:	3001      	adds	r0, #1
 8002b3e:	d03a      	beq.n	8002bb6 <_malloc_r+0xea>
 8002b40:	6823      	ldr	r3, [r4, #0]
 8002b42:	442b      	add	r3, r5
 8002b44:	6023      	str	r3, [r4, #0]
 8002b46:	f8d8 3000 	ldr.w	r3, [r8]
 8002b4a:	685a      	ldr	r2, [r3, #4]
 8002b4c:	bb62      	cbnz	r2, 8002ba8 <_malloc_r+0xdc>
 8002b4e:	f8c8 7000 	str.w	r7, [r8]
 8002b52:	e00f      	b.n	8002b74 <_malloc_r+0xa8>
 8002b54:	6822      	ldr	r2, [r4, #0]
 8002b56:	1b52      	subs	r2, r2, r5
 8002b58:	d420      	bmi.n	8002b9c <_malloc_r+0xd0>
 8002b5a:	2a0b      	cmp	r2, #11
 8002b5c:	d917      	bls.n	8002b8e <_malloc_r+0xc2>
 8002b5e:	1961      	adds	r1, r4, r5
 8002b60:	42a3      	cmp	r3, r4
 8002b62:	6025      	str	r5, [r4, #0]
 8002b64:	bf18      	it	ne
 8002b66:	6059      	strne	r1, [r3, #4]
 8002b68:	6863      	ldr	r3, [r4, #4]
 8002b6a:	bf08      	it	eq
 8002b6c:	f8c8 1000 	streq.w	r1, [r8]
 8002b70:	5162      	str	r2, [r4, r5]
 8002b72:	604b      	str	r3, [r1, #4]
 8002b74:	4630      	mov	r0, r6
 8002b76:	f000 f8d7 	bl	8002d28 <__malloc_unlock>
 8002b7a:	f104 000b 	add.w	r0, r4, #11
 8002b7e:	1d23      	adds	r3, r4, #4
 8002b80:	f020 0007 	bic.w	r0, r0, #7
 8002b84:	1ac2      	subs	r2, r0, r3
 8002b86:	bf1c      	itt	ne
 8002b88:	1a1b      	subne	r3, r3, r0
 8002b8a:	50a3      	strne	r3, [r4, r2]
 8002b8c:	e7af      	b.n	8002aee <_malloc_r+0x22>
 8002b8e:	6862      	ldr	r2, [r4, #4]
 8002b90:	42a3      	cmp	r3, r4
 8002b92:	bf0c      	ite	eq
 8002b94:	f8c8 2000 	streq.w	r2, [r8]
 8002b98:	605a      	strne	r2, [r3, #4]
 8002b9a:	e7eb      	b.n	8002b74 <_malloc_r+0xa8>
 8002b9c:	4623      	mov	r3, r4
 8002b9e:	6864      	ldr	r4, [r4, #4]
 8002ba0:	e7ae      	b.n	8002b00 <_malloc_r+0x34>
 8002ba2:	463c      	mov	r4, r7
 8002ba4:	687f      	ldr	r7, [r7, #4]
 8002ba6:	e7b6      	b.n	8002b16 <_malloc_r+0x4a>
 8002ba8:	461a      	mov	r2, r3
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	42a3      	cmp	r3, r4
 8002bae:	d1fb      	bne.n	8002ba8 <_malloc_r+0xdc>
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	6053      	str	r3, [r2, #4]
 8002bb4:	e7de      	b.n	8002b74 <_malloc_r+0xa8>
 8002bb6:	230c      	movs	r3, #12
 8002bb8:	4630      	mov	r0, r6
 8002bba:	6033      	str	r3, [r6, #0]
 8002bbc:	f000 f8b4 	bl	8002d28 <__malloc_unlock>
 8002bc0:	e794      	b.n	8002aec <_malloc_r+0x20>
 8002bc2:	6005      	str	r5, [r0, #0]
 8002bc4:	e7d6      	b.n	8002b74 <_malloc_r+0xa8>
 8002bc6:	bf00      	nop
 8002bc8:	20000218 	.word	0x20000218

08002bcc <__sflush_r>:
 8002bcc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002bd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bd2:	0716      	lsls	r6, r2, #28
 8002bd4:	4605      	mov	r5, r0
 8002bd6:	460c      	mov	r4, r1
 8002bd8:	d454      	bmi.n	8002c84 <__sflush_r+0xb8>
 8002bda:	684b      	ldr	r3, [r1, #4]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	dc02      	bgt.n	8002be6 <__sflush_r+0x1a>
 8002be0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	dd48      	ble.n	8002c78 <__sflush_r+0xac>
 8002be6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002be8:	2e00      	cmp	r6, #0
 8002bea:	d045      	beq.n	8002c78 <__sflush_r+0xac>
 8002bec:	2300      	movs	r3, #0
 8002bee:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002bf2:	682f      	ldr	r7, [r5, #0]
 8002bf4:	6a21      	ldr	r1, [r4, #32]
 8002bf6:	602b      	str	r3, [r5, #0]
 8002bf8:	d030      	beq.n	8002c5c <__sflush_r+0x90>
 8002bfa:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002bfc:	89a3      	ldrh	r3, [r4, #12]
 8002bfe:	0759      	lsls	r1, r3, #29
 8002c00:	d505      	bpl.n	8002c0e <__sflush_r+0x42>
 8002c02:	6863      	ldr	r3, [r4, #4]
 8002c04:	1ad2      	subs	r2, r2, r3
 8002c06:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002c08:	b10b      	cbz	r3, 8002c0e <__sflush_r+0x42>
 8002c0a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002c0c:	1ad2      	subs	r2, r2, r3
 8002c0e:	2300      	movs	r3, #0
 8002c10:	4628      	mov	r0, r5
 8002c12:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002c14:	6a21      	ldr	r1, [r4, #32]
 8002c16:	47b0      	blx	r6
 8002c18:	1c43      	adds	r3, r0, #1
 8002c1a:	89a3      	ldrh	r3, [r4, #12]
 8002c1c:	d106      	bne.n	8002c2c <__sflush_r+0x60>
 8002c1e:	6829      	ldr	r1, [r5, #0]
 8002c20:	291d      	cmp	r1, #29
 8002c22:	d82b      	bhi.n	8002c7c <__sflush_r+0xb0>
 8002c24:	4a28      	ldr	r2, [pc, #160]	@ (8002cc8 <__sflush_r+0xfc>)
 8002c26:	40ca      	lsrs	r2, r1
 8002c28:	07d6      	lsls	r6, r2, #31
 8002c2a:	d527      	bpl.n	8002c7c <__sflush_r+0xb0>
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	6062      	str	r2, [r4, #4]
 8002c30:	6922      	ldr	r2, [r4, #16]
 8002c32:	04d9      	lsls	r1, r3, #19
 8002c34:	6022      	str	r2, [r4, #0]
 8002c36:	d504      	bpl.n	8002c42 <__sflush_r+0x76>
 8002c38:	1c42      	adds	r2, r0, #1
 8002c3a:	d101      	bne.n	8002c40 <__sflush_r+0x74>
 8002c3c:	682b      	ldr	r3, [r5, #0]
 8002c3e:	b903      	cbnz	r3, 8002c42 <__sflush_r+0x76>
 8002c40:	6560      	str	r0, [r4, #84]	@ 0x54
 8002c42:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002c44:	602f      	str	r7, [r5, #0]
 8002c46:	b1b9      	cbz	r1, 8002c78 <__sflush_r+0xac>
 8002c48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002c4c:	4299      	cmp	r1, r3
 8002c4e:	d002      	beq.n	8002c56 <__sflush_r+0x8a>
 8002c50:	4628      	mov	r0, r5
 8002c52:	f000 fa21 	bl	8003098 <_free_r>
 8002c56:	2300      	movs	r3, #0
 8002c58:	6363      	str	r3, [r4, #52]	@ 0x34
 8002c5a:	e00d      	b.n	8002c78 <__sflush_r+0xac>
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	4628      	mov	r0, r5
 8002c60:	47b0      	blx	r6
 8002c62:	4602      	mov	r2, r0
 8002c64:	1c50      	adds	r0, r2, #1
 8002c66:	d1c9      	bne.n	8002bfc <__sflush_r+0x30>
 8002c68:	682b      	ldr	r3, [r5, #0]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d0c6      	beq.n	8002bfc <__sflush_r+0x30>
 8002c6e:	2b1d      	cmp	r3, #29
 8002c70:	d001      	beq.n	8002c76 <__sflush_r+0xaa>
 8002c72:	2b16      	cmp	r3, #22
 8002c74:	d11d      	bne.n	8002cb2 <__sflush_r+0xe6>
 8002c76:	602f      	str	r7, [r5, #0]
 8002c78:	2000      	movs	r0, #0
 8002c7a:	e021      	b.n	8002cc0 <__sflush_r+0xf4>
 8002c7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002c80:	b21b      	sxth	r3, r3
 8002c82:	e01a      	b.n	8002cba <__sflush_r+0xee>
 8002c84:	690f      	ldr	r7, [r1, #16]
 8002c86:	2f00      	cmp	r7, #0
 8002c88:	d0f6      	beq.n	8002c78 <__sflush_r+0xac>
 8002c8a:	0793      	lsls	r3, r2, #30
 8002c8c:	bf18      	it	ne
 8002c8e:	2300      	movne	r3, #0
 8002c90:	680e      	ldr	r6, [r1, #0]
 8002c92:	bf08      	it	eq
 8002c94:	694b      	ldreq	r3, [r1, #20]
 8002c96:	1bf6      	subs	r6, r6, r7
 8002c98:	600f      	str	r7, [r1, #0]
 8002c9a:	608b      	str	r3, [r1, #8]
 8002c9c:	2e00      	cmp	r6, #0
 8002c9e:	ddeb      	ble.n	8002c78 <__sflush_r+0xac>
 8002ca0:	4633      	mov	r3, r6
 8002ca2:	463a      	mov	r2, r7
 8002ca4:	4628      	mov	r0, r5
 8002ca6:	6a21      	ldr	r1, [r4, #32]
 8002ca8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8002cac:	47e0      	blx	ip
 8002cae:	2800      	cmp	r0, #0
 8002cb0:	dc07      	bgt.n	8002cc2 <__sflush_r+0xf6>
 8002cb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002cb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002cba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002cbe:	81a3      	strh	r3, [r4, #12]
 8002cc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002cc2:	4407      	add	r7, r0
 8002cc4:	1a36      	subs	r6, r6, r0
 8002cc6:	e7e9      	b.n	8002c9c <__sflush_r+0xd0>
 8002cc8:	20400001 	.word	0x20400001

08002ccc <_fflush_r>:
 8002ccc:	b538      	push	{r3, r4, r5, lr}
 8002cce:	690b      	ldr	r3, [r1, #16]
 8002cd0:	4605      	mov	r5, r0
 8002cd2:	460c      	mov	r4, r1
 8002cd4:	b913      	cbnz	r3, 8002cdc <_fflush_r+0x10>
 8002cd6:	2500      	movs	r5, #0
 8002cd8:	4628      	mov	r0, r5
 8002cda:	bd38      	pop	{r3, r4, r5, pc}
 8002cdc:	b118      	cbz	r0, 8002ce6 <_fflush_r+0x1a>
 8002cde:	6a03      	ldr	r3, [r0, #32]
 8002ce0:	b90b      	cbnz	r3, 8002ce6 <_fflush_r+0x1a>
 8002ce2:	f7ff fe07 	bl	80028f4 <__sinit>
 8002ce6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d0f3      	beq.n	8002cd6 <_fflush_r+0xa>
 8002cee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002cf0:	07d0      	lsls	r0, r2, #31
 8002cf2:	d404      	bmi.n	8002cfe <_fflush_r+0x32>
 8002cf4:	0599      	lsls	r1, r3, #22
 8002cf6:	d402      	bmi.n	8002cfe <_fflush_r+0x32>
 8002cf8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002cfa:	f7ff fec2 	bl	8002a82 <__retarget_lock_acquire_recursive>
 8002cfe:	4628      	mov	r0, r5
 8002d00:	4621      	mov	r1, r4
 8002d02:	f7ff ff63 	bl	8002bcc <__sflush_r>
 8002d06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002d08:	4605      	mov	r5, r0
 8002d0a:	07da      	lsls	r2, r3, #31
 8002d0c:	d4e4      	bmi.n	8002cd8 <_fflush_r+0xc>
 8002d0e:	89a3      	ldrh	r3, [r4, #12]
 8002d10:	059b      	lsls	r3, r3, #22
 8002d12:	d4e1      	bmi.n	8002cd8 <_fflush_r+0xc>
 8002d14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002d16:	f7ff feb5 	bl	8002a84 <__retarget_lock_release_recursive>
 8002d1a:	e7dd      	b.n	8002cd8 <_fflush_r+0xc>

08002d1c <__malloc_lock>:
 8002d1c:	4801      	ldr	r0, [pc, #4]	@ (8002d24 <__malloc_lock+0x8>)
 8002d1e:	f7ff beb0 	b.w	8002a82 <__retarget_lock_acquire_recursive>
 8002d22:	bf00      	nop
 8002d24:	20000210 	.word	0x20000210

08002d28 <__malloc_unlock>:
 8002d28:	4801      	ldr	r0, [pc, #4]	@ (8002d30 <__malloc_unlock+0x8>)
 8002d2a:	f7ff beab 	b.w	8002a84 <__retarget_lock_release_recursive>
 8002d2e:	bf00      	nop
 8002d30:	20000210 	.word	0x20000210

08002d34 <__sread>:
 8002d34:	b510      	push	{r4, lr}
 8002d36:	460c      	mov	r4, r1
 8002d38:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d3c:	f000 f956 	bl	8002fec <_read_r>
 8002d40:	2800      	cmp	r0, #0
 8002d42:	bfab      	itete	ge
 8002d44:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002d46:	89a3      	ldrhlt	r3, [r4, #12]
 8002d48:	181b      	addge	r3, r3, r0
 8002d4a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002d4e:	bfac      	ite	ge
 8002d50:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002d52:	81a3      	strhlt	r3, [r4, #12]
 8002d54:	bd10      	pop	{r4, pc}

08002d56 <__swrite>:
 8002d56:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d5a:	461f      	mov	r7, r3
 8002d5c:	898b      	ldrh	r3, [r1, #12]
 8002d5e:	4605      	mov	r5, r0
 8002d60:	05db      	lsls	r3, r3, #23
 8002d62:	460c      	mov	r4, r1
 8002d64:	4616      	mov	r6, r2
 8002d66:	d505      	bpl.n	8002d74 <__swrite+0x1e>
 8002d68:	2302      	movs	r3, #2
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d70:	f000 f92a 	bl	8002fc8 <_lseek_r>
 8002d74:	89a3      	ldrh	r3, [r4, #12]
 8002d76:	4632      	mov	r2, r6
 8002d78:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002d7c:	81a3      	strh	r3, [r4, #12]
 8002d7e:	4628      	mov	r0, r5
 8002d80:	463b      	mov	r3, r7
 8002d82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002d86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002d8a:	f000 b951 	b.w	8003030 <_write_r>

08002d8e <__sseek>:
 8002d8e:	b510      	push	{r4, lr}
 8002d90:	460c      	mov	r4, r1
 8002d92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d96:	f000 f917 	bl	8002fc8 <_lseek_r>
 8002d9a:	1c43      	adds	r3, r0, #1
 8002d9c:	89a3      	ldrh	r3, [r4, #12]
 8002d9e:	bf15      	itete	ne
 8002da0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002da2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002da6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002daa:	81a3      	strheq	r3, [r4, #12]
 8002dac:	bf18      	it	ne
 8002dae:	81a3      	strhne	r3, [r4, #12]
 8002db0:	bd10      	pop	{r4, pc}

08002db2 <__sclose>:
 8002db2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002db6:	f000 b94d 	b.w	8003054 <_close_r>

08002dba <__swbuf_r>:
 8002dba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dbc:	460e      	mov	r6, r1
 8002dbe:	4614      	mov	r4, r2
 8002dc0:	4605      	mov	r5, r0
 8002dc2:	b118      	cbz	r0, 8002dcc <__swbuf_r+0x12>
 8002dc4:	6a03      	ldr	r3, [r0, #32]
 8002dc6:	b90b      	cbnz	r3, 8002dcc <__swbuf_r+0x12>
 8002dc8:	f7ff fd94 	bl	80028f4 <__sinit>
 8002dcc:	69a3      	ldr	r3, [r4, #24]
 8002dce:	60a3      	str	r3, [r4, #8]
 8002dd0:	89a3      	ldrh	r3, [r4, #12]
 8002dd2:	071a      	lsls	r2, r3, #28
 8002dd4:	d501      	bpl.n	8002dda <__swbuf_r+0x20>
 8002dd6:	6923      	ldr	r3, [r4, #16]
 8002dd8:	b943      	cbnz	r3, 8002dec <__swbuf_r+0x32>
 8002dda:	4621      	mov	r1, r4
 8002ddc:	4628      	mov	r0, r5
 8002dde:	f000 f82b 	bl	8002e38 <__swsetup_r>
 8002de2:	b118      	cbz	r0, 8002dec <__swbuf_r+0x32>
 8002de4:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8002de8:	4638      	mov	r0, r7
 8002dea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002dec:	6823      	ldr	r3, [r4, #0]
 8002dee:	6922      	ldr	r2, [r4, #16]
 8002df0:	b2f6      	uxtb	r6, r6
 8002df2:	1a98      	subs	r0, r3, r2
 8002df4:	6963      	ldr	r3, [r4, #20]
 8002df6:	4637      	mov	r7, r6
 8002df8:	4283      	cmp	r3, r0
 8002dfa:	dc05      	bgt.n	8002e08 <__swbuf_r+0x4e>
 8002dfc:	4621      	mov	r1, r4
 8002dfe:	4628      	mov	r0, r5
 8002e00:	f7ff ff64 	bl	8002ccc <_fflush_r>
 8002e04:	2800      	cmp	r0, #0
 8002e06:	d1ed      	bne.n	8002de4 <__swbuf_r+0x2a>
 8002e08:	68a3      	ldr	r3, [r4, #8]
 8002e0a:	3b01      	subs	r3, #1
 8002e0c:	60a3      	str	r3, [r4, #8]
 8002e0e:	6823      	ldr	r3, [r4, #0]
 8002e10:	1c5a      	adds	r2, r3, #1
 8002e12:	6022      	str	r2, [r4, #0]
 8002e14:	701e      	strb	r6, [r3, #0]
 8002e16:	6962      	ldr	r2, [r4, #20]
 8002e18:	1c43      	adds	r3, r0, #1
 8002e1a:	429a      	cmp	r2, r3
 8002e1c:	d004      	beq.n	8002e28 <__swbuf_r+0x6e>
 8002e1e:	89a3      	ldrh	r3, [r4, #12]
 8002e20:	07db      	lsls	r3, r3, #31
 8002e22:	d5e1      	bpl.n	8002de8 <__swbuf_r+0x2e>
 8002e24:	2e0a      	cmp	r6, #10
 8002e26:	d1df      	bne.n	8002de8 <__swbuf_r+0x2e>
 8002e28:	4621      	mov	r1, r4
 8002e2a:	4628      	mov	r0, r5
 8002e2c:	f7ff ff4e 	bl	8002ccc <_fflush_r>
 8002e30:	2800      	cmp	r0, #0
 8002e32:	d0d9      	beq.n	8002de8 <__swbuf_r+0x2e>
 8002e34:	e7d6      	b.n	8002de4 <__swbuf_r+0x2a>
	...

08002e38 <__swsetup_r>:
 8002e38:	b538      	push	{r3, r4, r5, lr}
 8002e3a:	4b29      	ldr	r3, [pc, #164]	@ (8002ee0 <__swsetup_r+0xa8>)
 8002e3c:	4605      	mov	r5, r0
 8002e3e:	6818      	ldr	r0, [r3, #0]
 8002e40:	460c      	mov	r4, r1
 8002e42:	b118      	cbz	r0, 8002e4c <__swsetup_r+0x14>
 8002e44:	6a03      	ldr	r3, [r0, #32]
 8002e46:	b90b      	cbnz	r3, 8002e4c <__swsetup_r+0x14>
 8002e48:	f7ff fd54 	bl	80028f4 <__sinit>
 8002e4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e50:	0719      	lsls	r1, r3, #28
 8002e52:	d422      	bmi.n	8002e9a <__swsetup_r+0x62>
 8002e54:	06da      	lsls	r2, r3, #27
 8002e56:	d407      	bmi.n	8002e68 <__swsetup_r+0x30>
 8002e58:	2209      	movs	r2, #9
 8002e5a:	602a      	str	r2, [r5, #0]
 8002e5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002e64:	81a3      	strh	r3, [r4, #12]
 8002e66:	e033      	b.n	8002ed0 <__swsetup_r+0x98>
 8002e68:	0758      	lsls	r0, r3, #29
 8002e6a:	d512      	bpl.n	8002e92 <__swsetup_r+0x5a>
 8002e6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002e6e:	b141      	cbz	r1, 8002e82 <__swsetup_r+0x4a>
 8002e70:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002e74:	4299      	cmp	r1, r3
 8002e76:	d002      	beq.n	8002e7e <__swsetup_r+0x46>
 8002e78:	4628      	mov	r0, r5
 8002e7a:	f000 f90d 	bl	8003098 <_free_r>
 8002e7e:	2300      	movs	r3, #0
 8002e80:	6363      	str	r3, [r4, #52]	@ 0x34
 8002e82:	89a3      	ldrh	r3, [r4, #12]
 8002e84:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002e88:	81a3      	strh	r3, [r4, #12]
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	6063      	str	r3, [r4, #4]
 8002e8e:	6923      	ldr	r3, [r4, #16]
 8002e90:	6023      	str	r3, [r4, #0]
 8002e92:	89a3      	ldrh	r3, [r4, #12]
 8002e94:	f043 0308 	orr.w	r3, r3, #8
 8002e98:	81a3      	strh	r3, [r4, #12]
 8002e9a:	6923      	ldr	r3, [r4, #16]
 8002e9c:	b94b      	cbnz	r3, 8002eb2 <__swsetup_r+0x7a>
 8002e9e:	89a3      	ldrh	r3, [r4, #12]
 8002ea0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002ea4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ea8:	d003      	beq.n	8002eb2 <__swsetup_r+0x7a>
 8002eaa:	4621      	mov	r1, r4
 8002eac:	4628      	mov	r0, r5
 8002eae:	f000 f83e 	bl	8002f2e <__smakebuf_r>
 8002eb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002eb6:	f013 0201 	ands.w	r2, r3, #1
 8002eba:	d00a      	beq.n	8002ed2 <__swsetup_r+0x9a>
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	60a2      	str	r2, [r4, #8]
 8002ec0:	6962      	ldr	r2, [r4, #20]
 8002ec2:	4252      	negs	r2, r2
 8002ec4:	61a2      	str	r2, [r4, #24]
 8002ec6:	6922      	ldr	r2, [r4, #16]
 8002ec8:	b942      	cbnz	r2, 8002edc <__swsetup_r+0xa4>
 8002eca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002ece:	d1c5      	bne.n	8002e5c <__swsetup_r+0x24>
 8002ed0:	bd38      	pop	{r3, r4, r5, pc}
 8002ed2:	0799      	lsls	r1, r3, #30
 8002ed4:	bf58      	it	pl
 8002ed6:	6962      	ldrpl	r2, [r4, #20]
 8002ed8:	60a2      	str	r2, [r4, #8]
 8002eda:	e7f4      	b.n	8002ec6 <__swsetup_r+0x8e>
 8002edc:	2000      	movs	r0, #0
 8002ede:	e7f7      	b.n	8002ed0 <__swsetup_r+0x98>
 8002ee0:	20000018 	.word	0x20000018

08002ee4 <__swhatbuf_r>:
 8002ee4:	b570      	push	{r4, r5, r6, lr}
 8002ee6:	460c      	mov	r4, r1
 8002ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002eec:	4615      	mov	r5, r2
 8002eee:	2900      	cmp	r1, #0
 8002ef0:	461e      	mov	r6, r3
 8002ef2:	b096      	sub	sp, #88	@ 0x58
 8002ef4:	da0c      	bge.n	8002f10 <__swhatbuf_r+0x2c>
 8002ef6:	89a3      	ldrh	r3, [r4, #12]
 8002ef8:	2100      	movs	r1, #0
 8002efa:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002efe:	bf14      	ite	ne
 8002f00:	2340      	movne	r3, #64	@ 0x40
 8002f02:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8002f06:	2000      	movs	r0, #0
 8002f08:	6031      	str	r1, [r6, #0]
 8002f0a:	602b      	str	r3, [r5, #0]
 8002f0c:	b016      	add	sp, #88	@ 0x58
 8002f0e:	bd70      	pop	{r4, r5, r6, pc}
 8002f10:	466a      	mov	r2, sp
 8002f12:	f000 f8af 	bl	8003074 <_fstat_r>
 8002f16:	2800      	cmp	r0, #0
 8002f18:	dbed      	blt.n	8002ef6 <__swhatbuf_r+0x12>
 8002f1a:	9901      	ldr	r1, [sp, #4]
 8002f1c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8002f20:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8002f24:	4259      	negs	r1, r3
 8002f26:	4159      	adcs	r1, r3
 8002f28:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f2c:	e7eb      	b.n	8002f06 <__swhatbuf_r+0x22>

08002f2e <__smakebuf_r>:
 8002f2e:	898b      	ldrh	r3, [r1, #12]
 8002f30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002f32:	079d      	lsls	r5, r3, #30
 8002f34:	4606      	mov	r6, r0
 8002f36:	460c      	mov	r4, r1
 8002f38:	d507      	bpl.n	8002f4a <__smakebuf_r+0x1c>
 8002f3a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8002f3e:	6023      	str	r3, [r4, #0]
 8002f40:	6123      	str	r3, [r4, #16]
 8002f42:	2301      	movs	r3, #1
 8002f44:	6163      	str	r3, [r4, #20]
 8002f46:	b003      	add	sp, #12
 8002f48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f4a:	466a      	mov	r2, sp
 8002f4c:	ab01      	add	r3, sp, #4
 8002f4e:	f7ff ffc9 	bl	8002ee4 <__swhatbuf_r>
 8002f52:	9f00      	ldr	r7, [sp, #0]
 8002f54:	4605      	mov	r5, r0
 8002f56:	4639      	mov	r1, r7
 8002f58:	4630      	mov	r0, r6
 8002f5a:	f7ff fdb7 	bl	8002acc <_malloc_r>
 8002f5e:	b948      	cbnz	r0, 8002f74 <__smakebuf_r+0x46>
 8002f60:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f64:	059a      	lsls	r2, r3, #22
 8002f66:	d4ee      	bmi.n	8002f46 <__smakebuf_r+0x18>
 8002f68:	f023 0303 	bic.w	r3, r3, #3
 8002f6c:	f043 0302 	orr.w	r3, r3, #2
 8002f70:	81a3      	strh	r3, [r4, #12]
 8002f72:	e7e2      	b.n	8002f3a <__smakebuf_r+0xc>
 8002f74:	89a3      	ldrh	r3, [r4, #12]
 8002f76:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002f7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002f7e:	81a3      	strh	r3, [r4, #12]
 8002f80:	9b01      	ldr	r3, [sp, #4]
 8002f82:	6020      	str	r0, [r4, #0]
 8002f84:	b15b      	cbz	r3, 8002f9e <__smakebuf_r+0x70>
 8002f86:	4630      	mov	r0, r6
 8002f88:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002f8c:	f000 f80c 	bl	8002fa8 <_isatty_r>
 8002f90:	b128      	cbz	r0, 8002f9e <__smakebuf_r+0x70>
 8002f92:	89a3      	ldrh	r3, [r4, #12]
 8002f94:	f023 0303 	bic.w	r3, r3, #3
 8002f98:	f043 0301 	orr.w	r3, r3, #1
 8002f9c:	81a3      	strh	r3, [r4, #12]
 8002f9e:	89a3      	ldrh	r3, [r4, #12]
 8002fa0:	431d      	orrs	r5, r3
 8002fa2:	81a5      	strh	r5, [r4, #12]
 8002fa4:	e7cf      	b.n	8002f46 <__smakebuf_r+0x18>
	...

08002fa8 <_isatty_r>:
 8002fa8:	b538      	push	{r3, r4, r5, lr}
 8002faa:	2300      	movs	r3, #0
 8002fac:	4d05      	ldr	r5, [pc, #20]	@ (8002fc4 <_isatty_r+0x1c>)
 8002fae:	4604      	mov	r4, r0
 8002fb0:	4608      	mov	r0, r1
 8002fb2:	602b      	str	r3, [r5, #0]
 8002fb4:	f7fd fc5b 	bl	800086e <_isatty>
 8002fb8:	1c43      	adds	r3, r0, #1
 8002fba:	d102      	bne.n	8002fc2 <_isatty_r+0x1a>
 8002fbc:	682b      	ldr	r3, [r5, #0]
 8002fbe:	b103      	cbz	r3, 8002fc2 <_isatty_r+0x1a>
 8002fc0:	6023      	str	r3, [r4, #0]
 8002fc2:	bd38      	pop	{r3, r4, r5, pc}
 8002fc4:	2000021c 	.word	0x2000021c

08002fc8 <_lseek_r>:
 8002fc8:	b538      	push	{r3, r4, r5, lr}
 8002fca:	4604      	mov	r4, r0
 8002fcc:	4608      	mov	r0, r1
 8002fce:	4611      	mov	r1, r2
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	4d05      	ldr	r5, [pc, #20]	@ (8002fe8 <_lseek_r+0x20>)
 8002fd4:	602a      	str	r2, [r5, #0]
 8002fd6:	461a      	mov	r2, r3
 8002fd8:	f7fd fc53 	bl	8000882 <_lseek>
 8002fdc:	1c43      	adds	r3, r0, #1
 8002fde:	d102      	bne.n	8002fe6 <_lseek_r+0x1e>
 8002fe0:	682b      	ldr	r3, [r5, #0]
 8002fe2:	b103      	cbz	r3, 8002fe6 <_lseek_r+0x1e>
 8002fe4:	6023      	str	r3, [r4, #0]
 8002fe6:	bd38      	pop	{r3, r4, r5, pc}
 8002fe8:	2000021c 	.word	0x2000021c

08002fec <_read_r>:
 8002fec:	b538      	push	{r3, r4, r5, lr}
 8002fee:	4604      	mov	r4, r0
 8002ff0:	4608      	mov	r0, r1
 8002ff2:	4611      	mov	r1, r2
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	4d05      	ldr	r5, [pc, #20]	@ (800300c <_read_r+0x20>)
 8002ff8:	602a      	str	r2, [r5, #0]
 8002ffa:	461a      	mov	r2, r3
 8002ffc:	f7fd fc00 	bl	8000800 <_read>
 8003000:	1c43      	adds	r3, r0, #1
 8003002:	d102      	bne.n	800300a <_read_r+0x1e>
 8003004:	682b      	ldr	r3, [r5, #0]
 8003006:	b103      	cbz	r3, 800300a <_read_r+0x1e>
 8003008:	6023      	str	r3, [r4, #0]
 800300a:	bd38      	pop	{r3, r4, r5, pc}
 800300c:	2000021c 	.word	0x2000021c

08003010 <_sbrk_r>:
 8003010:	b538      	push	{r3, r4, r5, lr}
 8003012:	2300      	movs	r3, #0
 8003014:	4d05      	ldr	r5, [pc, #20]	@ (800302c <_sbrk_r+0x1c>)
 8003016:	4604      	mov	r4, r0
 8003018:	4608      	mov	r0, r1
 800301a:	602b      	str	r3, [r5, #0]
 800301c:	f7fd fc3e 	bl	800089c <_sbrk>
 8003020:	1c43      	adds	r3, r0, #1
 8003022:	d102      	bne.n	800302a <_sbrk_r+0x1a>
 8003024:	682b      	ldr	r3, [r5, #0]
 8003026:	b103      	cbz	r3, 800302a <_sbrk_r+0x1a>
 8003028:	6023      	str	r3, [r4, #0]
 800302a:	bd38      	pop	{r3, r4, r5, pc}
 800302c:	2000021c 	.word	0x2000021c

08003030 <_write_r>:
 8003030:	b538      	push	{r3, r4, r5, lr}
 8003032:	4604      	mov	r4, r0
 8003034:	4608      	mov	r0, r1
 8003036:	4611      	mov	r1, r2
 8003038:	2200      	movs	r2, #0
 800303a:	4d05      	ldr	r5, [pc, #20]	@ (8003050 <_write_r+0x20>)
 800303c:	602a      	str	r2, [r5, #0]
 800303e:	461a      	mov	r2, r3
 8003040:	f7fd f9a4 	bl	800038c <_write>
 8003044:	1c43      	adds	r3, r0, #1
 8003046:	d102      	bne.n	800304e <_write_r+0x1e>
 8003048:	682b      	ldr	r3, [r5, #0]
 800304a:	b103      	cbz	r3, 800304e <_write_r+0x1e>
 800304c:	6023      	str	r3, [r4, #0]
 800304e:	bd38      	pop	{r3, r4, r5, pc}
 8003050:	2000021c 	.word	0x2000021c

08003054 <_close_r>:
 8003054:	b538      	push	{r3, r4, r5, lr}
 8003056:	2300      	movs	r3, #0
 8003058:	4d05      	ldr	r5, [pc, #20]	@ (8003070 <_close_r+0x1c>)
 800305a:	4604      	mov	r4, r0
 800305c:	4608      	mov	r0, r1
 800305e:	602b      	str	r3, [r5, #0]
 8003060:	f7fd fbeb 	bl	800083a <_close>
 8003064:	1c43      	adds	r3, r0, #1
 8003066:	d102      	bne.n	800306e <_close_r+0x1a>
 8003068:	682b      	ldr	r3, [r5, #0]
 800306a:	b103      	cbz	r3, 800306e <_close_r+0x1a>
 800306c:	6023      	str	r3, [r4, #0]
 800306e:	bd38      	pop	{r3, r4, r5, pc}
 8003070:	2000021c 	.word	0x2000021c

08003074 <_fstat_r>:
 8003074:	b538      	push	{r3, r4, r5, lr}
 8003076:	2300      	movs	r3, #0
 8003078:	4d06      	ldr	r5, [pc, #24]	@ (8003094 <_fstat_r+0x20>)
 800307a:	4604      	mov	r4, r0
 800307c:	4608      	mov	r0, r1
 800307e:	4611      	mov	r1, r2
 8003080:	602b      	str	r3, [r5, #0]
 8003082:	f7fd fbe5 	bl	8000850 <_fstat>
 8003086:	1c43      	adds	r3, r0, #1
 8003088:	d102      	bne.n	8003090 <_fstat_r+0x1c>
 800308a:	682b      	ldr	r3, [r5, #0]
 800308c:	b103      	cbz	r3, 8003090 <_fstat_r+0x1c>
 800308e:	6023      	str	r3, [r4, #0]
 8003090:	bd38      	pop	{r3, r4, r5, pc}
 8003092:	bf00      	nop
 8003094:	2000021c 	.word	0x2000021c

08003098 <_free_r>:
 8003098:	b538      	push	{r3, r4, r5, lr}
 800309a:	4605      	mov	r5, r0
 800309c:	2900      	cmp	r1, #0
 800309e:	d040      	beq.n	8003122 <_free_r+0x8a>
 80030a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80030a4:	1f0c      	subs	r4, r1, #4
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	bfb8      	it	lt
 80030aa:	18e4      	addlt	r4, r4, r3
 80030ac:	f7ff fe36 	bl	8002d1c <__malloc_lock>
 80030b0:	4a1c      	ldr	r2, [pc, #112]	@ (8003124 <_free_r+0x8c>)
 80030b2:	6813      	ldr	r3, [r2, #0]
 80030b4:	b933      	cbnz	r3, 80030c4 <_free_r+0x2c>
 80030b6:	6063      	str	r3, [r4, #4]
 80030b8:	6014      	str	r4, [r2, #0]
 80030ba:	4628      	mov	r0, r5
 80030bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80030c0:	f7ff be32 	b.w	8002d28 <__malloc_unlock>
 80030c4:	42a3      	cmp	r3, r4
 80030c6:	d908      	bls.n	80030da <_free_r+0x42>
 80030c8:	6820      	ldr	r0, [r4, #0]
 80030ca:	1821      	adds	r1, r4, r0
 80030cc:	428b      	cmp	r3, r1
 80030ce:	bf01      	itttt	eq
 80030d0:	6819      	ldreq	r1, [r3, #0]
 80030d2:	685b      	ldreq	r3, [r3, #4]
 80030d4:	1809      	addeq	r1, r1, r0
 80030d6:	6021      	streq	r1, [r4, #0]
 80030d8:	e7ed      	b.n	80030b6 <_free_r+0x1e>
 80030da:	461a      	mov	r2, r3
 80030dc:	685b      	ldr	r3, [r3, #4]
 80030de:	b10b      	cbz	r3, 80030e4 <_free_r+0x4c>
 80030e0:	42a3      	cmp	r3, r4
 80030e2:	d9fa      	bls.n	80030da <_free_r+0x42>
 80030e4:	6811      	ldr	r1, [r2, #0]
 80030e6:	1850      	adds	r0, r2, r1
 80030e8:	42a0      	cmp	r0, r4
 80030ea:	d10b      	bne.n	8003104 <_free_r+0x6c>
 80030ec:	6820      	ldr	r0, [r4, #0]
 80030ee:	4401      	add	r1, r0
 80030f0:	1850      	adds	r0, r2, r1
 80030f2:	4283      	cmp	r3, r0
 80030f4:	6011      	str	r1, [r2, #0]
 80030f6:	d1e0      	bne.n	80030ba <_free_r+0x22>
 80030f8:	6818      	ldr	r0, [r3, #0]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	4408      	add	r0, r1
 80030fe:	6010      	str	r0, [r2, #0]
 8003100:	6053      	str	r3, [r2, #4]
 8003102:	e7da      	b.n	80030ba <_free_r+0x22>
 8003104:	d902      	bls.n	800310c <_free_r+0x74>
 8003106:	230c      	movs	r3, #12
 8003108:	602b      	str	r3, [r5, #0]
 800310a:	e7d6      	b.n	80030ba <_free_r+0x22>
 800310c:	6820      	ldr	r0, [r4, #0]
 800310e:	1821      	adds	r1, r4, r0
 8003110:	428b      	cmp	r3, r1
 8003112:	bf01      	itttt	eq
 8003114:	6819      	ldreq	r1, [r3, #0]
 8003116:	685b      	ldreq	r3, [r3, #4]
 8003118:	1809      	addeq	r1, r1, r0
 800311a:	6021      	streq	r1, [r4, #0]
 800311c:	6063      	str	r3, [r4, #4]
 800311e:	6054      	str	r4, [r2, #4]
 8003120:	e7cb      	b.n	80030ba <_free_r+0x22>
 8003122:	bd38      	pop	{r3, r4, r5, pc}
 8003124:	20000218 	.word	0x20000218

08003128 <_init>:
 8003128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800312a:	bf00      	nop
 800312c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800312e:	bc08      	pop	{r3}
 8003130:	469e      	mov	lr, r3
 8003132:	4770      	bx	lr

08003134 <_fini>:
 8003134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003136:	bf00      	nop
 8003138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800313a:	bc08      	pop	{r3}
 800313c:	469e      	mov	lr, r3
 800313e:	4770      	bx	lr
