// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "12/12/2022 22:24:22"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module skeleton (
	resetn,
	ps2_clock,
	ps2_data,
	debug_data_in,
	debug_addr,
	leds,
	lcd_data,
	lcd_rw,
	lcd_en,
	lcd_rs,
	lcd_on,
	lcd_blon,
	seg1,
	seg2,
	seg3,
	seg4,
	seg5,
	seg6,
	seg7,
	seg8,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B,
	CLOCK_50,
	up_switch,
	dn_switch,
	left_switch,
	right_switch);
input 	resetn;
output 	ps2_clock;
output 	ps2_data;
output 	[31:0] debug_data_in;
output 	[11:0] debug_addr;
output 	[7:0] leds;
output 	[7:0] lcd_data;
output 	lcd_rw;
output 	lcd_en;
output 	lcd_rs;
output 	lcd_on;
output 	lcd_blon;
output 	[6:0] seg1;
output 	[6:0] seg2;
output 	[6:0] seg3;
output 	[6:0] seg4;
output 	[6:0] seg5;
output 	[6:0] seg6;
output 	[6:0] seg7;
output 	[6:0] seg8;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[7:0] VGA_R;
output 	[7:0] VGA_G;
output 	[7:0] VGA_B;
input 	CLOCK_50;
input 	up_switch;
input 	dn_switch;
input 	left_switch;
input 	right_switch;

// Design Ports Information
// debug_data_in[0]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[1]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[2]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[3]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[4]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[5]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[6]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[7]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[8]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[9]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[10]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[11]	=>  Location: PIN_AF2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[12]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[13]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[14]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[15]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[16]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[17]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[18]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[19]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[20]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[21]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[22]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[23]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[24]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[25]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[26]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[27]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[28]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[29]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[30]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_data_in[31]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[0]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[1]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[2]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[3]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[4]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[5]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[6]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[7]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[8]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[9]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[10]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// debug_addr[11]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// leds[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[3]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[4]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[5]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[6]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_data[7]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_rw	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_en	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_rs	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_on	=>  Location: PIN_L5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// lcd_blon	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg1[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg2[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg3[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg4[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg5[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg6[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg7[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// seg8[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ps2_clock	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ps2_data	=>  Location: PIN_H5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetn	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dn_switch	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// up_switch	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// right_switch	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// left_switch	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("skeleton_min_1200mv_0c_v_fast.sdo");
// synopsys translate_on

wire \p1|altpll_component|_clk0 ;
wire \p1|altpll_component|_clk1 ;
wire \p1|altpll_component|pll~CLK3 ;
wire \p1|altpll_component|pll~CLK4 ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputclkctrl_outclk ;
wire \mylcd|Selector0~0_combout ;
wire \resetn~input_o ;
wire \mylcd|cstart~q ;
wire \mylcd|prestart~feeder_combout ;
wire \mylcd|prestart~q ;
wire \mylcd|mstart~1_combout ;
wire \mylcd|mstart~q ;
wire \mylcd|state2[1]~0_combout ;
wire \mylcd|Selector38~0_combout ;
wire \mylcd|Add5~10_combout ;
wire \mylcd|Add5~0_combout ;
wire \mylcd|Selector40~0_combout ;
wire \mylcd|Add5~1 ;
wire \mylcd|Add5~2_combout ;
wire \mylcd|Selector39~0_combout ;
wire \mylcd|Add5~3 ;
wire \mylcd|Add5~4_combout ;
wire \mylcd|Selector38~1_combout ;
wire \mylcd|Add5~5 ;
wire \mylcd|Add5~6_combout ;
wire \mylcd|Selector37~0_combout ;
wire \mylcd|Add5~7 ;
wire \mylcd|Add5~8_combout ;
wire \mylcd|Selector36~0_combout ;
wire \mylcd|Selector34~0_combout ;
wire \mylcd|mstart~0_combout ;
wire \mylcd|cdone~0_combout ;
wire \mylcd|cdone~q ;
wire \mylcd|Selector31~0_combout ;
wire \mylcd|delay[0]~18_combout ;
wire \mylcd|delay[17]~22_combout ;
wire \mylcd|delay[0]~19 ;
wire \mylcd|delay[1]~20_combout ;
wire \mylcd|delay[1]~21 ;
wire \mylcd|delay[2]~23_combout ;
wire \mylcd|delay[2]~24 ;
wire \mylcd|delay[3]~25_combout ;
wire \mylcd|delay[3]~26 ;
wire \mylcd|delay[4]~27_combout ;
wire \mylcd|delay[4]~28 ;
wire \mylcd|delay[5]~29_combout ;
wire \mylcd|delay[5]~30 ;
wire \mylcd|delay[6]~31_combout ;
wire \mylcd|delay[6]~32 ;
wire \mylcd|delay[7]~33_combout ;
wire \mylcd|delay[7]~34 ;
wire \mylcd|delay[8]~35_combout ;
wire \mylcd|LessThan4~1_combout ;
wire \mylcd|LessThan4~0_combout ;
wire \mylcd|LessThan4~2_combout ;
wire \mylcd|delay[8]~36 ;
wire \mylcd|delay[9]~37_combout ;
wire \mylcd|delay[9]~38 ;
wire \mylcd|delay[10]~39_combout ;
wire \mylcd|delay[10]~40 ;
wire \mylcd|delay[11]~41_combout ;
wire \mylcd|delay[11]~42 ;
wire \mylcd|delay[12]~43_combout ;
wire \mylcd|LessThan4~3_combout ;
wire \mylcd|delay[12]~44 ;
wire \mylcd|delay[13]~45_combout ;
wire \mylcd|delay[13]~46 ;
wire \mylcd|delay[14]~47_combout ;
wire \mylcd|delay[14]~48 ;
wire \mylcd|delay[15]~49_combout ;
wire \mylcd|delay[15]~50 ;
wire \mylcd|delay[16]~51_combout ;
wire \mylcd|LessThan4~4_combout ;
wire \mylcd|delay[16]~52 ;
wire \mylcd|delay[17]~53_combout ;
wire \mylcd|LessThan4~5_combout ;
wire \mylcd|Selector32~0_combout ;
wire \ps2_data~input_o ;
wire \myps2|PS2|ps2_data_reg~0_combout ;
wire \myps2|PS2|ps2_data_reg~q ;
wire \myps2|PS2|PS2_Data_In|data_shift_reg~1_combout ;
wire \ps2_clock~input_o ;
wire \myps2|PS2|ps2_clk_reg~0_combout ;
wire \myps2|PS2|ps2_clk_reg~q ;
wire \myps2|PS2|last_ps2_clk~0_combout ;
wire \myps2|PS2|last_ps2_clk~q ;
wire \myps2|PS2|ps2_clk_posedge~combout ;
wire \myps2|PS2|PS2_Data_In|data_count~0_combout ;
wire \myps2|PS2|PS2_Data_In|data_count~3_combout ;
wire \myps2|PS2|PS2_Data_In|data_count[0]~2_combout ;
wire \myps2|PS2|PS2_Data_In|data_count~4_combout ;
wire \myps2|PS2|PS2_Data_In|data_count~1_combout ;
wire \myps2|PS2|PS2_Data_In|always1~0_combout ;
wire \myps2|PS2|PS2_Data_In|data_count~5_combout ;
wire \myps2|PS2|PS2_Data_In|always1~1_combout ;
wire \myps2|PS2|PS2_Data_In|Selector3~0_combout ;
wire \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ;
wire \myps2|PS2|PS2_Data_In|Selector4~0_combout ;
wire \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ;
wire \myps2|PS2|PS2_Data_In|always5~0_combout ;
wire \myps2|PS2|PS2_Data_In|received_data_en~q ;
wire \myps2|PS2|Selector1~2_combout ;
wire \myps2|PS2|s_ps2_transceiver~9_combout ;
wire \myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ;
wire \myps2|PS2|Selector1~3_combout ;
wire \myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ;
wire \myps2|PS2|PS2_Data_In|Selector2~0_combout ;
wire \myps2|PS2|PS2_Data_In|s_ps2_receiver~9_combout ;
wire \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ;
wire \myps2|PS2|PS2_Data_In|Selector2~1_combout ;
wire \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ;
wire \myps2|PS2|PS2_Data_In|data_shift_reg[3]~0_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~5_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~6_combout ;
wire \myps2|PS2|PS2_Data_In|received_data[6]~feeder_combout ;
wire \myps2|PS2|PS2_Data_In|received_data[7]~1_combout ;
wire \myps2|last_data_received~6_combout ;
wire \myps2|last_data_received[7]~1_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~7_combout ;
wire \myps2|PS2|PS2_Data_In|received_data[5]~feeder_combout ;
wire \myps2|last_data_received~7_combout ;
wire \myps2|PS2|PS2_Data_In|received_data[7]~feeder_combout ;
wire \myps2|last_data_received~5_combout ;
wire \mylcd|always0~0_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~8_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~0_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~2_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~3_combout ;
wire \myps2|PS2|PS2_Data_In|received_data~4_combout ;
wire \myps2|last_data_received~4_combout ;
wire \myps2|last_data_received~8_combout ;
wire \myps2|PS2|PS2_Data_In|received_data[2]~feeder_combout ;
wire \myps2|last_data_received~2_combout ;
wire \mylcd|Equal0~0_combout ;
wire \myps2|PS2|PS2_Data_In|received_data[3]~feeder_combout ;
wire \myps2|last_data_received~0_combout ;
wire \myps2|PS2|PS2_Data_In|received_data[1]~feeder_combout ;
wire \myps2|last_data_received~3_combout ;
wire \mylcd|Equal0~1_combout ;
wire \mylcd|Equal0~2_combout ;
wire \mylcd|buf_changed_ack~0_combout ;
wire \mylcd|buf_changed_ack~q ;
wire \mylcd|buf_changed~0_combout ;
wire \mylcd|buf_changed~q ;
wire \mylcd|index~2_combout ;
wire \mylcd|Add4~1 ;
wire \mylcd|Add4~2_combout ;
wire \mylcd|index[1]~3_combout ;
wire \mylcd|Add4~3 ;
wire \mylcd|Add4~4_combout ;
wire \mylcd|index[2]~5_combout ;
wire \mylcd|Add4~5 ;
wire \mylcd|Add4~6_combout ;
wire \mylcd|index[3]~6_combout ;
wire \mylcd|Add4~7 ;
wire \mylcd|Add4~8_combout ;
wire \mylcd|index[4]~7_combout ;
wire \mylcd|LessThan3~0_combout ;
wire \mylcd|Add4~9 ;
wire \mylcd|Add4~10_combout ;
wire \mylcd|index[5]~8_combout ;
wire \mylcd|LessThan3~1_combout ;
wire \mylcd|Add4~0_combout ;
wire \mylcd|index[0]~4_combout ;
wire \mylcd|Add1~0_combout ;
wire \mylcd|ptr[0]~3_combout ;
wire \mylcd|ptr[1]~1_combout ;
wire \mylcd|Add0~0_combout ;
wire \mylcd|ptr[2]~0_combout ;
wire \mylcd|Add0~1_combout ;
wire \mylcd|ptr[3]~2_combout ;
wire \mylcd|Decoder0~5_combout ;
wire \mylcd|line2~30_combout ;
wire \mylcd|printed_crlf~0_combout ;
wire \mylcd|printed_crlf~q ;
wire \mylcd|always1~0_combout ;
wire \mylcd|always1~1_combout ;
wire \mylcd|line2[5][1]~31_combout ;
wire \mylcd|line2[5][0]~q ;
wire \mylcd|line1[5][0]~feeder_combout ;
wire \mylcd|line1[5][0]~q ;
wire \mylcd|line2~26_combout ;
wire \mylcd|line2[1][1]~27_combout ;
wire \mylcd|line2[1][0]~q ;
wire \mylcd|line1[1][0]~q ;
wire \mylcd|Add1~1_combout ;
wire \mylcd|line2~8_combout ;
wire \mylcd|line2[3][7]~9_combout ;
wire \mylcd|line2[3][0]~q ;
wire \mylcd|line1[3][0]~q ;
wire \mylcd|line2~14_combout ;
wire \mylcd|line2[7][6]~15_combout ;
wire \mylcd|line2[7][0]~q ;
wire \mylcd|line1[7][0]~feeder_combout ;
wire \mylcd|line1[7][0]~q ;
wire \mylcd|curbuf[0]~0_combout ;
wire \mylcd|curbuf[0]~1_combout ;
wire \mylcd|Decoder0~0_combout ;
wire \mylcd|Decoder0~3_combout ;
wire \mylcd|line2~4_combout ;
wire \mylcd|line2[8][6]~5_combout ;
wire \mylcd|line2[8][0]~q ;
wire \mylcd|line1[8][0]~q ;
wire \mylcd|Decoder0~9_combout ;
wire \mylcd|line2~20_combout ;
wire \mylcd|line2[10][6]~21_combout ;
wire \mylcd|line2[10][0]~q ;
wire \mylcd|line1[10][0]~q ;
wire \mylcd|curbuf[0]~2_combout ;
wire \mylcd|Decoder0~1_combout ;
wire \mylcd|line2~0_combout ;
wire \mylcd|line2[12][2]~1_combout ;
wire \mylcd|line2[12][0]~q ;
wire \mylcd|line1[12][0]~q ;
wire \mylcd|Decoder0~8_combout ;
wire \mylcd|line2~18_combout ;
wire \mylcd|line2[14][2]~19_combout ;
wire \mylcd|line2[14][0]~q ;
wire \mylcd|line1[14][0]~feeder_combout ;
wire \mylcd|line1[14][0]~q ;
wire \mylcd|curbuf[0]~3_combout ;
wire \mylcd|Add1~2_combout ;
wire \mylcd|Decoder0~6_combout ;
wire \mylcd|line2~12_combout ;
wire \mylcd|line2[11][2]~13_combout ;
wire \mylcd|line2[11][0]~q ;
wire \mylcd|line1[11][0]~q ;
wire \mylcd|line2~28_combout ;
wire \mylcd|line2[9][0]~29_combout ;
wire \mylcd|line2[9][0]~q ;
wire \mylcd|line1[9][0]~feeder_combout ;
wire \mylcd|line1[9][0]~q ;
wire \mylcd|curbuf[0]~4_combout ;
wire \mylcd|line2~24_combout ;
wire \mylcd|line2[13][2]~25_combout ;
wire \mylcd|line2[13][0]~q ;
wire \mylcd|line1[13][0]~q ;
wire \mylcd|line2~10_combout ;
wire \mylcd|line2[15][2]~11_combout ;
wire \mylcd|line2[15][0]~q ;
wire \mylcd|line1[15][0]~feeder_combout ;
wire \mylcd|line1[15][0]~q ;
wire \mylcd|curbuf[0]~5_combout ;
wire \mylcd|curbuf[0]~6_combout ;
wire \mylcd|Decoder0~2_combout ;
wire \mylcd|line2~2_combout ;
wire \mylcd|line2[0][1]~3_combout ;
wire \mylcd|line2[0][0]~q ;
wire \mylcd|line1[0][0]~feeder_combout ;
wire \mylcd|line1[0][0]~q ;
wire \mylcd|Decoder0~4_combout ;
wire \mylcd|line2~6_combout ;
wire \mylcd|line2[4][4]~7_combout ;
wire \mylcd|line2[4][0]~q ;
wire \mylcd|line1[4][0]~q ;
wire \mylcd|Decoder0~10_combout ;
wire \mylcd|line2~22_combout ;
wire \mylcd|line2[6][4]~23_combout ;
wire \mylcd|line2[6][0]~q ;
wire \mylcd|line1[6][0]~q ;
wire \mylcd|Decoder0~7_combout ;
wire \mylcd|line2~16_combout ;
wire \mylcd|line2[2][0]~17_combout ;
wire \mylcd|line2[2][0]~q ;
wire \mylcd|line1[2][0]~q ;
wire \mylcd|curbuf[0]~7_combout ;
wire \mylcd|curbuf[0]~8_combout ;
wire \mylcd|curbuf[0]~9_combout ;
wire \mylcd|LessThan2~0_combout ;
wire \mylcd|LessThan2~1_combout ;
wire \mylcd|Equal6~0_combout ;
wire \mylcd|Equal2~0_combout ;
wire \mylcd|lcd_data[5]~0_combout ;
wire \mylcd|lcd_data[5]~1_combout ;
wire \mylcd|lcd_data[5]~2_combout ;
wire \mylcd|Add2~0_combout ;
wire \mylcd|Add2~1_combout ;
wire \mylcd|curbuf[0]~17_combout ;
wire \mylcd|curbuf[0]~18_combout ;
wire \mylcd|curbuf[0]~12_combout ;
wire \mylcd|curbuf[0]~13_combout ;
wire \mylcd|curbuf[0]~14_combout ;
wire \mylcd|curbuf[0]~15_combout ;
wire \mylcd|curbuf[0]~16_combout ;
wire \mylcd|curbuf[0]~10_combout ;
wire \mylcd|curbuf[0]~11_combout ;
wire \mylcd|curbuf[0]~19_combout ;
wire \mylcd|curbuf[0]~20_combout ;
wire \mylcd|curbuf[0]~21_combout ;
wire \mylcd|lcd_data[0]~3_combout ;
wire \mylcd|line2~33_combout ;
wire \mylcd|line2[0][1]~q ;
wire \mylcd|line2~34_combout ;
wire \mylcd|line2[8][1]~q ;
wire \mylcd|curbuf[1]~32_combout ;
wire \mylcd|line2~32_combout ;
wire \mylcd|line2[12][1]~q ;
wire \mylcd|line2~35_combout ;
wire \mylcd|line2[4][1]~q ;
wire \mylcd|curbuf[1]~33_combout ;
wire \mylcd|line2~42_combout ;
wire \mylcd|line2[10][1]~q ;
wire \mylcd|line2~41_combout ;
wire \mylcd|line2[14][1]~q ;
wire \mylcd|curbuf[1]~36_combout ;
wire \mylcd|line2~40_combout ;
wire \mylcd|line2[2][1]~q ;
wire \mylcd|line2~43_combout ;
wire \mylcd|line2[6][1]~q ;
wire \mylcd|curbuf[1]~37_combout ;
wire \mylcd|line2~36_combout ;
wire \mylcd|line2[3][1]~q ;
wire \mylcd|line2~39_combout ;
wire \mylcd|line2[7][1]~q ;
wire \mylcd|line2~37_combout ;
wire \mylcd|line2[15][1]~q ;
wire \mylcd|line2~38_combout ;
wire \mylcd|line2[11][1]~q ;
wire \mylcd|curbuf[1]~34_combout ;
wire \mylcd|curbuf[1]~35_combout ;
wire \mylcd|curbuf[1]~38_combout ;
wire \mylcd|line2~46_combout ;
wire \mylcd|line2[9][1]~q ;
wire \mylcd|line2~45_combout ;
wire \mylcd|line2[1][1]~q ;
wire \mylcd|curbuf[1]~39_combout ;
wire \mylcd|line2~47_combout ;
wire \mylcd|line2[5][1]~q ;
wire \mylcd|line2~44_combout ;
wire \mylcd|line2[13][1]~q ;
wire \mylcd|curbuf[1]~40_combout ;
wire \mylcd|curbuf[1]~41_combout ;
wire \mylcd|line1[0][1]~q ;
wire \mylcd|line1[12][1]~q ;
wire \mylcd|line1[8][1]~q ;
wire \mylcd|curbuf[1]~29_combout ;
wire \mylcd|line1[4][1]~q ;
wire \mylcd|curbuf[1]~30_combout ;
wire \mylcd|line1[3][1]~feeder_combout ;
wire \mylcd|line1[3][1]~q ;
wire \mylcd|line1[7][1]~q ;
wire \mylcd|line1[15][1]~feeder_combout ;
wire \mylcd|line1[15][1]~q ;
wire \mylcd|line1[11][1]~q ;
wire \mylcd|curbuf[1]~24_combout ;
wire \mylcd|curbuf[1]~25_combout ;
wire \mylcd|line1[10][1]~q ;
wire \mylcd|line1[14][1]~feeder_combout ;
wire \mylcd|line1[14][1]~q ;
wire \mylcd|curbuf[1]~26_combout ;
wire \mylcd|line1[2][1]~feeder_combout ;
wire \mylcd|line1[2][1]~q ;
wire \mylcd|line1[6][1]~q ;
wire \mylcd|curbuf[1]~27_combout ;
wire \mylcd|curbuf[1]~28_combout ;
wire \mylcd|line1[9][1]~q ;
wire \mylcd|line1[13][1]~feeder_combout ;
wire \mylcd|line1[13][1]~q ;
wire \mylcd|curbuf[1]~22_combout ;
wire \mylcd|line1[1][1]~q ;
wire \mylcd|line1[5][1]~feeder_combout ;
wire \mylcd|line1[5][1]~q ;
wire \mylcd|curbuf[1]~23_combout ;
wire \mylcd|curbuf[1]~31_combout ;
wire \mylcd|curbuf[1]~42_combout ;
wire \mylcd|curbuf[1]~43_combout ;
wire \mylcd|line2~58_combout ;
wire \mylcd|line2[10][2]~q ;
wire \mylcd|line2~57_combout ;
wire \mylcd|line2[14][2]~q ;
wire \mylcd|curbuf[2]~58_combout ;
wire \mylcd|line2~59_combout ;
wire \mylcd|line2[6][2]~q ;
wire \mylcd|line2~56_combout ;
wire \mylcd|line2[2][2]~q ;
wire \mylcd|curbuf[2]~59_combout ;
wire \mylcd|line2~55_combout ;
wire \mylcd|line2[7][2]~q ;
wire \mylcd|line2~52_combout ;
wire \mylcd|line2[3][2]~q ;
wire \mylcd|line2~53_combout ;
wire \mylcd|line2[15][2]~q ;
wire \mylcd|line2~54_combout ;
wire \mylcd|line2[11][2]~q ;
wire \mylcd|curbuf[2]~56_combout ;
wire \mylcd|curbuf[2]~57_combout ;
wire \mylcd|curbuf[2]~60_combout ;
wire \mylcd|line2~50_combout ;
wire \mylcd|line2[8][2]~q ;
wire \mylcd|line2~49_combout ;
wire \mylcd|line2[0][2]~q ;
wire \mylcd|curbuf[2]~54_combout ;
wire \mylcd|line2~48_combout ;
wire \mylcd|line2[12][2]~q ;
wire \mylcd|line2~51_combout ;
wire \mylcd|line2[4][2]~q ;
wire \mylcd|curbuf[2]~55_combout ;
wire \mylcd|line2~60_combout ;
wire \mylcd|line2[13][2]~q ;
wire \mylcd|line2~63_combout ;
wire \mylcd|line2[5][2]~q ;
wire \mylcd|line2~62_combout ;
wire \mylcd|line2[9][2]~q ;
wire \mylcd|line2~61_combout ;
wire \mylcd|line2[1][2]~q ;
wire \mylcd|curbuf[2]~61_combout ;
wire \mylcd|curbuf[2]~62_combout ;
wire \mylcd|curbuf[2]~63_combout ;
wire \mylcd|line1[12][2]~feeder_combout ;
wire \mylcd|line1[12][2]~q ;
wire \mylcd|line1[4][2]~q ;
wire \mylcd|line1[14][2]~q ;
wire \mylcd|line1[6][2]~feeder_combout ;
wire \mylcd|line1[6][2]~q ;
wire \mylcd|curbuf[2]~51_combout ;
wire \mylcd|curbuf[2]~52_combout ;
wire \mylcd|line1[3][2]~feeder_combout ;
wire \mylcd|line1[3][2]~q ;
wire \mylcd|line1[9][2]~q ;
wire \mylcd|line1[11][2]~q ;
wire \mylcd|curbuf[2]~48_combout ;
wire \mylcd|line1[1][2]~q ;
wire \mylcd|curbuf[2]~49_combout ;
wire \mylcd|line1[8][2]~feeder_combout ;
wire \mylcd|line1[8][2]~q ;
wire \mylcd|line1[10][2]~q ;
wire \mylcd|curbuf[2]~46_combout ;
wire \mylcd|line1[0][2]~q ;
wire \mylcd|line1[2][2]~q ;
wire \mylcd|curbuf[2]~47_combout ;
wire \mylcd|curbuf[2]~50_combout ;
wire \mylcd|line1[5][2]~feeder_combout ;
wire \mylcd|line1[5][2]~q ;
wire \mylcd|line1[13][2]~q ;
wire \mylcd|line1[15][2]~q ;
wire \mylcd|line1[7][2]~feeder_combout ;
wire \mylcd|line1[7][2]~q ;
wire \mylcd|curbuf[2]~44_combout ;
wire \mylcd|curbuf[2]~45_combout ;
wire \mylcd|curbuf[2]~53_combout ;
wire \mylcd|curbuf[2]~64_combout ;
wire \mylcd|curbuf[2]~65_combout ;
wire \mylcd|line2~75_combout ;
wire \mylcd|line2[6][3]~q ;
wire \mylcd|line2~74_combout ;
wire \mylcd|line2[10][3]~q ;
wire \mylcd|line2~73_combout ;
wire \mylcd|line2[14][3]~q ;
wire \mylcd|curbuf[3]~80_combout ;
wire \mylcd|line2~72_combout ;
wire \mylcd|line2[2][3]~q ;
wire \mylcd|curbuf[3]~81_combout ;
wire \mylcd|line2~71_combout ;
wire \mylcd|line2[7][3]~q ;
wire \mylcd|line2~68_combout ;
wire \mylcd|line2[3][3]~q ;
wire \mylcd|line2~70_combout ;
wire \mylcd|line2[11][3]~q ;
wire \mylcd|line2~69_combout ;
wire \mylcd|line2[15][3]~q ;
wire \mylcd|curbuf[3]~78_combout ;
wire \mylcd|curbuf[3]~79_combout ;
wire \mylcd|curbuf[3]~82_combout ;
wire \mylcd|line2~79_combout ;
wire \mylcd|line2[5][3]~q ;
wire \mylcd|line2~76_combout ;
wire \mylcd|line2[13][3]~q ;
wire \mylcd|line2~78_combout ;
wire \mylcd|line2[9][3]~q ;
wire \mylcd|line2~77_combout ;
wire \mylcd|line2[1][3]~q ;
wire \mylcd|curbuf[3]~83_combout ;
wire \mylcd|curbuf[3]~84_combout ;
wire \mylcd|line2~64_combout ;
wire \mylcd|line2[12][3]~q ;
wire \mylcd|line2~67_combout ;
wire \mylcd|line2[4][3]~q ;
wire \mylcd|line2~65_combout ;
wire \mylcd|line2[0][3]~q ;
wire \mylcd|line2~66_combout ;
wire \mylcd|line2[8][3]~q ;
wire \mylcd|curbuf[3]~76_combout ;
wire \mylcd|curbuf[3]~77_combout ;
wire \mylcd|curbuf[3]~85_combout ;
wire \mylcd|line1[11][3]~q ;
wire \mylcd|line1[9][3]~q ;
wire \mylcd|curbuf[3]~70_combout ;
wire \mylcd|line1[13][3]~q ;
wire \mylcd|line1[15][3]~q ;
wire \mylcd|curbuf[3]~71_combout ;
wire \mylcd|line1[14][3]~feeder_combout ;
wire \mylcd|line1[14][3]~q ;
wire \mylcd|line1[12][3]~q ;
wire \mylcd|line1[10][3]~q ;
wire \mylcd|line1[8][3]~q ;
wire \mylcd|curbuf[3]~68_combout ;
wire \mylcd|curbuf[3]~69_combout ;
wire \mylcd|curbuf[3]~72_combout ;
wire \mylcd|line1[0][3]~q ;
wire \mylcd|line1[2][3]~q ;
wire \mylcd|line1[6][3]~feeder_combout ;
wire \mylcd|line1[6][3]~q ;
wire \mylcd|curbuf[3]~73_combout ;
wire \mylcd|line1[4][3]~q ;
wire \mylcd|curbuf[3]~74_combout ;
wire \mylcd|line1[3][3]~q ;
wire \mylcd|line1[1][3]~feeder_combout ;
wire \mylcd|line1[1][3]~q ;
wire \mylcd|curbuf[3]~66_combout ;
wire \mylcd|line1[5][3]~feeder_combout ;
wire \mylcd|line1[5][3]~q ;
wire \mylcd|line1[7][3]~q ;
wire \mylcd|curbuf[3]~67_combout ;
wire \mylcd|curbuf[3]~75_combout ;
wire \mylcd|curbuf[3]~86_combout ;
wire \mylcd|curbuf[3]~87_combout ;
wire \mylcd|line2~84_combout ;
wire \mylcd|line2[3][4]~q ;
wire \mylcd|line2~86_combout ;
wire \mylcd|line2[11][4]~q ;
wire \mylcd|line2~85_combout ;
wire \mylcd|line2[15][4]~q ;
wire \mylcd|curbuf[4]~100_combout ;
wire \mylcd|line2~87_combout ;
wire \mylcd|line2[7][4]~q ;
wire \mylcd|curbuf[4]~101_combout ;
wire \mylcd|line2~91_combout ;
wire \mylcd|line2[6][4]~q ;
wire \mylcd|line2~88_combout ;
wire \mylcd|line2[2][4]~q ;
wire \mylcd|line2~90_combout ;
wire \mylcd|line2[10][4]~q ;
wire \mylcd|line2~89_combout ;
wire \mylcd|line2[14][4]~q ;
wire \mylcd|curbuf[4]~102_combout ;
wire \mylcd|curbuf[4]~103_combout ;
wire \mylcd|curbuf[4]~104_combout ;
wire \mylcd|line2~93_combout ;
wire \mylcd|line2[1][4]~q ;
wire \mylcd|line2~94_combout ;
wire \mylcd|line2[9][4]~q ;
wire \mylcd|curbuf[4]~105_combout ;
wire \mylcd|line2~95_combout ;
wire \mylcd|line2[5][4]~q ;
wire \mylcd|line2~92_combout ;
wire \mylcd|line2[13][4]~q ;
wire \mylcd|curbuf[4]~106_combout ;
wire \mylcd|line2~82_combout ;
wire \mylcd|line2[8][4]~q ;
wire \mylcd|line2~81_combout ;
wire \mylcd|line2[0][4]~q ;
wire \mylcd|curbuf[4]~98_combout ;
wire \mylcd|line2~80_combout ;
wire \mylcd|line2[12][4]~q ;
wire \mylcd|line2~83_combout ;
wire \mylcd|line2[4][4]~q ;
wire \mylcd|curbuf[4]~99_combout ;
wire \mylcd|curbuf[4]~107_combout ;
wire \mylcd|line1[9][4]~q ;
wire \mylcd|line1[13][4]~feeder_combout ;
wire \mylcd|line1[13][4]~q ;
wire \mylcd|curbuf[4]~88_combout ;
wire \mylcd|line1[5][4]~feeder_combout ;
wire \mylcd|line1[5][4]~q ;
wire \mylcd|line1[1][4]~q ;
wire \mylcd|curbuf[4]~89_combout ;
wire \mylcd|line1[2][4]~q ;
wire \mylcd|line1[6][4]~q ;
wire \mylcd|line1[14][4]~feeder_combout ;
wire \mylcd|line1[14][4]~q ;
wire \mylcd|line1[10][4]~q ;
wire \mylcd|curbuf[4]~92_combout ;
wire \mylcd|curbuf[4]~93_combout ;
wire \mylcd|line1[11][4]~q ;
wire \mylcd|line1[15][4]~feeder_combout ;
wire \mylcd|line1[15][4]~q ;
wire \mylcd|curbuf[4]~90_combout ;
wire \mylcd|line1[7][4]~q ;
wire \mylcd|line1[3][4]~feeder_combout ;
wire \mylcd|line1[3][4]~q ;
wire \mylcd|curbuf[4]~91_combout ;
wire \mylcd|curbuf[4]~94_combout ;
wire \mylcd|line1[0][4]~feeder_combout ;
wire \mylcd|line1[0][4]~q ;
wire \mylcd|line1[4][4]~q ;
wire \mylcd|line1[8][4]~q ;
wire \mylcd|line1[12][4]~q ;
wire \mylcd|curbuf[4]~95_combout ;
wire \mylcd|curbuf[4]~96_combout ;
wire \mylcd|curbuf[4]~97_combout ;
wire \mylcd|curbuf[4]~108_combout ;
wire \mylcd|curbuf[4]~109_combout ;
wire \mylcd|Decoder0~15_combout ;
wire \mylcd|line2~108_combout ;
wire \mylcd|line2[1][5]~q ;
wire \mylcd|Decoder0~18_combout ;
wire \mylcd|line2~111_combout ;
wire \mylcd|line2[5][5]~q ;
wire \mylcd|Decoder0~17_combout ;
wire \mylcd|line2~110_combout ;
wire \mylcd|line2[7][5]~q ;
wire \mylcd|Decoder0~16_combout ;
wire \mylcd|line2~109_combout ;
wire \mylcd|line2[3][5]~q ;
wire \mylcd|curbuf[5]~127_combout ;
wire \mylcd|curbuf[5]~128_combout ;
wire \mylcd|Decoder0~13_combout ;
wire \mylcd|line2~98_combout ;
wire \mylcd|line2[15][5]~q ;
wire \mylcd|Decoder0~12_combout ;
wire \mylcd|line2~97_combout ;
wire \mylcd|line2[11][5]~q ;
wire \mylcd|curbuf[5]~120_combout ;
wire \mylcd|Decoder0~11_combout ;
wire \mylcd|line2~96_combout ;
wire \mylcd|line2[9][5]~q ;
wire \mylcd|Decoder0~14_combout ;
wire \mylcd|line2~99_combout ;
wire \mylcd|line2[13][5]~q ;
wire \mylcd|curbuf[5]~121_combout ;
wire \mylcd|line2~104_combout ;
wire \mylcd|line2[8][5]~q ;
wire \mylcd|line2~105_combout ;
wire \mylcd|line2[10][5]~q ;
wire \mylcd|line2~106_combout ;
wire \mylcd|line2[14][5]~q ;
wire \mylcd|curbuf[5]~124_combout ;
wire \mylcd|line2~107_combout ;
wire \mylcd|line2[12][5]~q ;
wire \mylcd|curbuf[5]~125_combout ;
wire \mylcd|line2~100_combout ;
wire \mylcd|line2[0][5]~q ;
wire \mylcd|line2~101_combout ;
wire \mylcd|line2[2][5]~q ;
wire \mylcd|line2~102_combout ;
wire \mylcd|line2[6][5]~q ;
wire \mylcd|curbuf[5]~122_combout ;
wire \mylcd|line2~103_combout ;
wire \mylcd|line2[4][5]~q ;
wire \mylcd|curbuf[5]~123_combout ;
wire \mylcd|curbuf[5]~126_combout ;
wire \mylcd|curbuf[5]~129_combout ;
wire \mylcd|line1[14][5]~q ;
wire \mylcd|line1[12][5]~feeder_combout ;
wire \mylcd|line1[12][5]~q ;
wire \mylcd|curbuf[5]~117_combout ;
wire \mylcd|line1[4][5]~q ;
wire \mylcd|line1[6][5]~feeder_combout ;
wire \mylcd|line1[6][5]~q ;
wire \mylcd|curbuf[5]~118_combout ;
wire \mylcd|line1[5][5]~q ;
wire \mylcd|line1[13][5]~q ;
wire \mylcd|line1[15][5]~q ;
wire \mylcd|line1[7][5]~q ;
wire \mylcd|curbuf[5]~110_combout ;
wire \mylcd|curbuf[5]~111_combout ;
wire \mylcd|line1[10][5]~q ;
wire \mylcd|line1[2][5]~feeder_combout ;
wire \mylcd|line1[2][5]~q ;
wire \mylcd|curbuf[5]~112_combout ;
wire \mylcd|line1[0][5]~q ;
wire \mylcd|line1[8][5]~q ;
wire \mylcd|curbuf[5]~113_combout ;
wire \mylcd|line1[3][5]~feeder_combout ;
wire \mylcd|line1[3][5]~q ;
wire \mylcd|line1[11][5]~q ;
wire \mylcd|curbuf[5]~114_combout ;
wire \mylcd|line1[1][5]~q ;
wire \mylcd|line1[9][5]~q ;
wire \mylcd|curbuf[5]~115_combout ;
wire \mylcd|curbuf[5]~116_combout ;
wire \mylcd|curbuf[5]~119_combout ;
wire \mylcd|curbuf[5]~130_combout ;
wire \mylcd|curbuf[5]~131_combout ;
wire \mylcd|line2~121_combout ;
wire \mylcd|line2[2][6]~q ;
wire \mylcd|line2~122_combout ;
wire \mylcd|line2[10][6]~q ;
wire \mylcd|curbuf[6]~146_combout ;
wire \mylcd|line2~120_combout ;
wire \mylcd|line2[8][6]~q ;
wire \mylcd|line2~123_combout ;
wire \mylcd|line2[0][6]~q ;
wire \mylcd|curbuf[6]~147_combout ;
wire \mylcd|line2~118_combout ;
wire \mylcd|line2[14][6]~q ;
wire \mylcd|line2~117_combout ;
wire \mylcd|line2[6][6]~q ;
wire \mylcd|curbuf[6]~144_combout ;
wire \mylcd|line2~119_combout ;
wire \mylcd|line2[4][6]~q ;
wire \mylcd|line2~116_combout ;
wire \mylcd|line2[12][6]~q ;
wire \mylcd|curbuf[6]~145_combout ;
wire \mylcd|curbuf[6]~148_combout ;
wire \mylcd|line2~115_combout ;
wire \mylcd|line2[1][6]~q ;
wire \mylcd|line2~113_combout ;
wire \mylcd|line2[3][6]~q ;
wire \mylcd|line2~114_combout ;
wire \mylcd|line2[11][6]~q ;
wire \mylcd|curbuf[6]~142_combout ;
wire \mylcd|line2~112_combout ;
wire \mylcd|line2[9][6]~q ;
wire \mylcd|curbuf[6]~143_combout ;
wire \mylcd|line2~127_combout ;
wire \mylcd|line2[5][6]~q ;
wire \mylcd|line2~126_combout ;
wire \mylcd|line2[15][6]~q ;
wire \mylcd|line2~125_combout ;
wire \mylcd|line2[7][6]~q ;
wire \mylcd|curbuf[6]~149_combout ;
wire \mylcd|line2~124_combout ;
wire \mylcd|line2[13][6]~q ;
wire \mylcd|curbuf[6]~150_combout ;
wire \mylcd|curbuf[6]~151_combout ;
wire \mylcd|line1[15][6]~feeder_combout ;
wire \mylcd|line1[15][6]~q ;
wire \mylcd|line1[9][6]~feeder_combout ;
wire \mylcd|line1[9][6]~q ;
wire \mylcd|line1[11][6]~q ;
wire \mylcd|curbuf[6]~136_combout ;
wire \mylcd|line1[13][6]~q ;
wire \mylcd|curbuf[6]~137_combout ;
wire \mylcd|line1[1][6]~feeder_combout ;
wire \mylcd|line1[1][6]~q ;
wire \mylcd|line1[3][6]~q ;
wire \mylcd|curbuf[6]~134_combout ;
wire \mylcd|line1[5][6]~q ;
wire \mylcd|line1[7][6]~feeder_combout ;
wire \mylcd|line1[7][6]~q ;
wire \mylcd|curbuf[6]~135_combout ;
wire \mylcd|curbuf[6]~138_combout ;
wire \mylcd|line1[12][6]~feeder_combout ;
wire \mylcd|line1[12][6]~q ;
wire \mylcd|line1[14][6]~q ;
wire \mylcd|line1[8][6]~feeder_combout ;
wire \mylcd|line1[8][6]~q ;
wire \mylcd|line1[10][6]~q ;
wire \mylcd|curbuf[6]~132_combout ;
wire \mylcd|curbuf[6]~133_combout ;
wire \mylcd|line1[0][6]~feeder_combout ;
wire \mylcd|line1[0][6]~q ;
wire \mylcd|line1[2][6]~q ;
wire \mylcd|curbuf[6]~139_combout ;
wire \mylcd|line1[4][6]~q ;
wire \mylcd|line1[6][6]~q ;
wire \mylcd|curbuf[6]~140_combout ;
wire \mylcd|curbuf[6]~141_combout ;
wire \mylcd|curbuf[6]~152_combout ;
wire \mylcd|Equal6~1_combout ;
wire \mylcd|curbuf[0]~153_combout ;
wire \mylcd|curbuf[6]~154_combout ;
wire \mylcd|lcd_en~0_combout ;
wire \mylcd|lcd_en~q ;
wire \mylcd|lcd_rs~q ;
wire \hex1|seven_seg_display[0]~9_combout ;
wire \hex1|seven_seg_display[1]~4_combout ;
wire \hex1|seven_seg_display[2]~5_combout ;
wire \hex1|seven_seg_display[3]~10_combout ;
wire \hex1|seven_seg_display[4]~6_combout ;
wire \hex1|seven_seg_display[5]~7_combout ;
wire \hex1|seven_seg_display[6]~8_combout ;
wire \hex2|seven_seg_display[0]~9_combout ;
wire \hex2|seven_seg_display[1]~4_combout ;
wire \hex2|seven_seg_display[2]~5_combout ;
wire \hex2|seven_seg_display[3]~10_combout ;
wire \hex2|seven_seg_display[4]~6_combout ;
wire \hex2|seven_seg_display[5]~7_combout ;
wire \hex2|seven_seg_display[6]~8_combout ;
wire \r0|Cont[0]~57_combout ;
wire \r0|Cont[1]~19_combout ;
wire \r0|Cont[1]~20 ;
wire \r0|Cont[2]~21_combout ;
wire \r0|Cont[2]~22 ;
wire \r0|Cont[3]~23_combout ;
wire \r0|Equal0~1_combout ;
wire \r0|Cont[3]~24 ;
wire \r0|Cont[4]~25_combout ;
wire \r0|Cont[4]~26 ;
wire \r0|Cont[5]~27_combout ;
wire \r0|Cont[5]~28 ;
wire \r0|Cont[6]~29_combout ;
wire \r0|Cont[6]~30 ;
wire \r0|Cont[7]~31_combout ;
wire \r0|Cont[7]~32 ;
wire \r0|Cont[8]~33_combout ;
wire \r0|Cont[8]~34 ;
wire \r0|Cont[9]~35_combout ;
wire \r0|Cont[9]~36 ;
wire \r0|Cont[10]~37_combout ;
wire \r0|Cont[10]~38 ;
wire \r0|Cont[11]~39_combout ;
wire \r0|Cont[11]~40 ;
wire \r0|Cont[12]~41_combout ;
wire \r0|Cont[12]~42 ;
wire \r0|Cont[13]~43_combout ;
wire \r0|Cont[13]~44 ;
wire \r0|Cont[14]~45_combout ;
wire \r0|Cont[14]~46 ;
wire \r0|Cont[15]~47_combout ;
wire \r0|Equal0~4_combout ;
wire \r0|Equal0~3_combout ;
wire \r0|Equal0~5_combout ;
wire \r0|Equal0~2_combout ;
wire \r0|Cont[15]~48 ;
wire \r0|Cont[16]~49_combout ;
wire \r0|Cont[16]~50 ;
wire \r0|Cont[17]~51_combout ;
wire \r0|Cont[17]~52 ;
wire \r0|Cont[18]~53_combout ;
wire \r0|Cont[18]~54 ;
wire \r0|Cont[19]~55_combout ;
wire \r0|Equal0~0_combout ;
wire \r0|Equal0~6_combout ;
wire \r0|oRESET~q ;
wire \p1|altpll_component|pll~FBOUT ;
wire \p1|altpll_component|_clk2 ;
wire \p1|altpll_component|_clk2~clkctrl_outclk ;
wire \vga_ins|LTM_ins|Add1~0_combout ;
wire \vga_ins|LTM_ins|Add1~1 ;
wire \vga_ins|LTM_ins|Add1~2_combout ;
wire \vga_ins|LTM_ins|Add1~3 ;
wire \vga_ins|LTM_ins|Add1~4_combout ;
wire \vga_ins|LTM_ins|Equal0~2_combout ;
wire \vga_ins|LTM_ins|Add1~5 ;
wire \vga_ins|LTM_ins|Add1~6_combout ;
wire \vga_ins|LTM_ins|Add1~15 ;
wire \vga_ins|LTM_ins|Add1~16_combout ;
wire \vga_ins|LTM_ins|h_cnt~2_combout ;
wire \vga_ins|LTM_ins|Add1~7 ;
wire \vga_ins|LTM_ins|Add1~8_combout ;
wire \vga_ins|LTM_ins|Equal0~1_combout ;
wire \vga_ins|LTM_ins|Add1~9 ;
wire \vga_ins|LTM_ins|Add1~10_combout ;
wire \vga_ins|LTM_ins|h_cnt~0_combout ;
wire \vga_ins|LTM_ins|Add1~11 ;
wire \vga_ins|LTM_ins|Add1~12_combout ;
wire \vga_ins|LTM_ins|Add1~13 ;
wire \vga_ins|LTM_ins|Add1~14_combout ;
wire \vga_ins|LTM_ins|Add1~17 ;
wire \vga_ins|LTM_ins|Add1~19 ;
wire \vga_ins|LTM_ins|Add1~20_combout ;
wire \vga_ins|LTM_ins|Equal0~0_combout ;
wire \vga_ins|LTM_ins|Add1~18_combout ;
wire \vga_ins|LTM_ins|h_cnt~1_combout ;
wire \vga_ins|LTM_ins|LessThan0~0_combout ;
wire \vga_ins|LTM_ins|LessThan0~1_combout ;
wire \vga_ins|LTM_ins|HS~q ;
wire \vga_ins|oHS~feeder_combout ;
wire \vga_ins|oHS~q ;
wire \vga_ins|LTM_ins|Add0~0_combout ;
wire \vga_ins|LTM_ins|Add0~1 ;
wire \vga_ins|LTM_ins|Add0~2_combout ;
wire \vga_ins|LTM_ins|Equal0~3_combout ;
wire \vga_ins|LTM_ins|Add0~3 ;
wire \vga_ins|LTM_ins|Add0~4_combout ;
wire \vga_ins|LTM_ins|v_cnt~2_combout ;
wire \vga_ins|LTM_ins|Add0~5 ;
wire \vga_ins|LTM_ins|Add0~7 ;
wire \vga_ins|LTM_ins|Add0~8_combout ;
wire \vga_ins|LTM_ins|Add0~9 ;
wire \vga_ins|LTM_ins|Add0~10_combout ;
wire \vga_ins|LTM_ins|Add0~11 ;
wire \vga_ins|LTM_ins|Add0~12_combout ;
wire \vga_ins|LTM_ins|Add0~13 ;
wire \vga_ins|LTM_ins|Add0~14_combout ;
wire \vga_ins|LTM_ins|Add0~15 ;
wire \vga_ins|LTM_ins|Add0~16_combout ;
wire \vga_ins|LTM_ins|LessThan5~0_combout ;
wire \vga_ins|LTM_ins|Equal1~0_combout ;
wire \vga_ins|LTM_ins|v_cnt~3_combout ;
wire \vga_ins|LTM_ins|Add0~17 ;
wire \vga_ins|LTM_ins|Add0~18_combout ;
wire \vga_ins|LTM_ins|v_cnt~0_combout ;
wire \vga_ins|LTM_ins|Equal1~1_combout ;
wire \vga_ins|LTM_ins|Add0~6_combout ;
wire \vga_ins|LTM_ins|v_cnt~1_combout ;
wire \vga_ins|LTM_ins|LessThan1~0_combout ;
wire \vga_ins|LTM_ins|VS~q ;
wire \vga_ins|oVS~feeder_combout ;
wire \vga_ins|oVS~q ;
wire \vga_ins|LTM_ins|cDEN~1_combout ;
wire \vga_ins|LTM_ins|cDEN~2_combout ;
wire \vga_ins|LTM_ins|cDEN~0_combout ;
wire \vga_ins|LTM_ins|LessThan5~1_combout ;
wire \vga_ins|LTM_ins|LessThan5~2_combout ;
wire \vga_ins|LTM_ins|cDEN~3_combout ;
wire \vga_ins|LTM_ins|blank_n~q ;
wire \vga_ins|oBLANK_n~feeder_combout ;
wire \vga_ins|oBLANK_n~q ;
wire \right_switch~input_o ;
wire \vga_ins|Add7~0_combout ;
wire \vga_ins|o_x~4_combout ;
wire \vga_ins|Equal3~0_combout ;
wire \vga_ins|Equal3~1_combout ;
wire \vga_ins|Equal3~2_combout ;
wire \vga_ins|Add7~20_combout ;
wire \vga_ins|o_x[5]~0_combout ;
wire \vga_ins|Add6~0_combout ;
wire \vga_ins|o_x~5_combout ;
wire \left_switch~input_o ;
wire \vga_ins|prescaler[0]~45_combout ;
wire \vga_ins|prescaler[1]~15_combout ;
wire \vga_ins|prescaler[1]~16 ;
wire \vga_ins|prescaler[2]~17_combout ;
wire \vga_ins|prescaler[2]~18 ;
wire \vga_ins|prescaler[3]~19_combout ;
wire \vga_ins|prescaler[3]~20 ;
wire \vga_ins|prescaler[4]~21_combout ;
wire \vga_ins|prescaler[4]~22 ;
wire \vga_ins|prescaler[5]~23_combout ;
wire \vga_ins|prescaler[5]~24 ;
wire \vga_ins|prescaler[6]~25_combout ;
wire \vga_ins|prescaler[6]~26 ;
wire \vga_ins|prescaler[7]~27_combout ;
wire \vga_ins|prescaler[7]~28 ;
wire \vga_ins|prescaler[8]~29_combout ;
wire \vga_ins|prescaler[8]~30 ;
wire \vga_ins|prescaler[9]~31_combout ;
wire \vga_ins|prescaler[9]~32 ;
wire \vga_ins|prescaler[10]~33_combout ;
wire \vga_ins|prescaler[10]~34 ;
wire \vga_ins|prescaler[11]~35_combout ;
wire \vga_ins|prescaler[11]~36 ;
wire \vga_ins|prescaler[12]~37_combout ;
wire \vga_ins|prescaler[12]~38 ;
wire \vga_ins|prescaler[13]~39_combout ;
wire \vga_ins|prescaler[13]~40 ;
wire \vga_ins|prescaler[14]~41_combout ;
wire \vga_ins|prescaler[14]~42 ;
wire \vga_ins|prescaler[15]~43_combout ;
wire \vga_ins|Equal0~3_combout ;
wire \vga_ins|Equal0~1_combout ;
wire \vga_ins|Equal0~2_combout ;
wire \vga_ins|Equal0~0_combout ;
wire \vga_ins|Equal0~4_combout ;
wire \vga_ins|o_x[9]~2_combout ;
wire \vga_ins|Add7~1 ;
wire \vga_ins|Add7~2_combout ;
wire \vga_ins|Add6~1 ;
wire \vga_ins|Add6~2_combout ;
wire \vga_ins|Add7~26_combout ;
wire \vga_ins|Add7~3 ;
wire \vga_ins|Add7~4_combout ;
wire \vga_ins|Add6~3 ;
wire \vga_ins|Add6~4_combout ;
wire \vga_ins|Add7~27_combout ;
wire \vga_ins|Add7~5 ;
wire \vga_ins|Add7~6_combout ;
wire \vga_ins|Add6~5 ;
wire \vga_ins|Add6~6_combout ;
wire \vga_ins|Add7~25_combout ;
wire \vga_ins|Add6~7 ;
wire \vga_ins|Add6~8_combout ;
wire \vga_ins|Add7~7 ;
wire \vga_ins|Add7~8_combout ;
wire \vga_ins|Add7~24_combout ;
wire \vga_ins|Add6~9 ;
wire \vga_ins|Add6~10_combout ;
wire \vga_ins|Add7~9 ;
wire \vga_ins|Add7~10_combout ;
wire \vga_ins|Add7~23_combout ;
wire \vga_ins|Add6~11 ;
wire \vga_ins|Add6~12_combout ;
wire \vga_ins|Add7~11 ;
wire \vga_ins|Add7~12_combout ;
wire \vga_ins|Add7~22_combout ;
wire \vga_ins|Add6~13 ;
wire \vga_ins|Add6~14_combout ;
wire \vga_ins|Add7~13 ;
wire \vga_ins|Add7~14_combout ;
wire \vga_ins|o_x~3_combout ;
wire \vga_ins|Add7~15 ;
wire \vga_ins|Add7~16_combout ;
wire \vga_ins|Add6~15 ;
wire \vga_ins|Add6~16_combout ;
wire \vga_ins|Add7~21_combout ;
wire \vga_ins|Add6~17 ;
wire \vga_ins|Add6~18_combout ;
wire \vga_ins|Add7~17 ;
wire \vga_ins|Add7~18_combout ;
wire \vga_ins|o_x~1_combout ;
wire \vga_ins|ADDR[0]~19_combout ;
wire \vga_ins|always0~0_combout ;
wire \vga_ins|ADDR[0]~20 ;
wire \vga_ins|ADDR[1]~21_combout ;
wire \vga_ins|ADDR[1]~22 ;
wire \vga_ins|ADDR[2]~23_combout ;
wire \vga_ins|ADDR[2]~24 ;
wire \vga_ins|ADDR[3]~25_combout ;
wire \vga_ins|ADDR[3]~26 ;
wire \vga_ins|ADDR[4]~27_combout ;
wire \vga_ins|ADDR[4]~28 ;
wire \vga_ins|ADDR[5]~29_combout ;
wire \vga_ins|ADDR[5]~30 ;
wire \vga_ins|ADDR[6]~31_combout ;
wire \vga_ins|ADDR[6]~32 ;
wire \vga_ins|ADDR[7]~33_combout ;
wire \vga_ins|ADDR[7]~34 ;
wire \vga_ins|ADDR[8]~35_combout ;
wire \vga_ins|ADDR[8]~36 ;
wire \vga_ins|ADDR[9]~37_combout ;
wire \vga_ins|ADDR[9]~38 ;
wire \vga_ins|ADDR[10]~39_combout ;
wire \vga_ins|ADDR[10]~40 ;
wire \vga_ins|ADDR[11]~41_combout ;
wire \vga_ins|ADDR[11]~42 ;
wire \vga_ins|ADDR[12]~43_combout ;
wire \vga_ins|ADDR[12]~44 ;
wire \vga_ins|ADDR[13]~45_combout ;
wire \vga_ins|ADDR[13]~46 ;
wire \vga_ins|ADDR[14]~47_combout ;
wire \vga_ins|ADDR[14]~48 ;
wire \vga_ins|ADDR[15]~49_combout ;
wire \vga_ins|ADDR[15]~50 ;
wire \vga_ins|ADDR[16]~51_combout ;
wire \vga_ins|ADDR[16]~52 ;
wire \vga_ins|ADDR[17]~53_combout ;
wire \vga_ins|ADDR[17]~54 ;
wire \vga_ins|ADDR[18]~55_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~3 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~186_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~187_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~189_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~188_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~191_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~190_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~192_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~193_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~1 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~3 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~5 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~194_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~316_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~317_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~195_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~196_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~197_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~199_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~198_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~1 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~3 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~5 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~238_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~237_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~239_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~236_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~200_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~277_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~318_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~201_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~202_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~319_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~203_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~204_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~321_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~320_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~1 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~3 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~5 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~325_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~294_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~240_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~241_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~205_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~278_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~206_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~329_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~208_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~207_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~210_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~211_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~212_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~209_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~322_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~279_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~280_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~1 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~3 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~5 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~213_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~281_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~282_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~214_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~215_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~216_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~218_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~323_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~220_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~217_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~221_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~283_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~285_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~284_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~296_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~242_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~222_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~286_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~223_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~287_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~224_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~225_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~228_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~227_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~229_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~226_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~230_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~324_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~289_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~231_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~290_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~291_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~297_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~232_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~292_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~293_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~233_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~234_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~235_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~298_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~1 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~3 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~5 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~245_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~246_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~248_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~249_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~250_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~247_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~251_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~326_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~301_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~302_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~252_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~253_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~303_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~305_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~304_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~1 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~243_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~299_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~244_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~300_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~3 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~5 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~254_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~306_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~256_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~255_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~259_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~258_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~260_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~257_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~327_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~307_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~261_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~262_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~308_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~309_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~263_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~311_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~310_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~1 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~3 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~4_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~312_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~264_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~5 ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~265_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~2_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~266_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~0_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~267_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~270_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~269_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~18_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~328_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~268_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~271_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~16_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~272_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~14_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~313_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~314_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~273_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~12_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~274_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~10_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~275_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~315_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout ;
wire \vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~276_combout ;
wire \vga_ins|LessThan0~1_cout ;
wire \vga_ins|LessThan0~3_cout ;
wire \vga_ins|LessThan0~5_cout ;
wire \vga_ins|LessThan0~7_cout ;
wire \vga_ins|LessThan0~9_cout ;
wire \vga_ins|LessThan0~11_cout ;
wire \vga_ins|LessThan0~13_cout ;
wire \vga_ins|LessThan0~15_cout ;
wire \vga_ins|LessThan0~17_cout ;
wire \vga_ins|LessThan0~18_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a297 ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~32_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~33_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~34_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~39_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~38_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a299 ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~47_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~48_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~49_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~50_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~55_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~54_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~52_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~51_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~53_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~56_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~57_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~58_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~59_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~67_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~66_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~68_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~69_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~70_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~71_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~65_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~72_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~73_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~74_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~75_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~63_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~62_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~64_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~76_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~80_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~81_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~88_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~89_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~82_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~83_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~90_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~85_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~84_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~82_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~81_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~83_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~86_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~80_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~87_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a301 ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~77_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~78_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~79_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~91_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~96_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~97_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~95_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~94_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~93_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~92_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~103_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~104_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~105_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~100_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~99_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~96_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~97_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~98_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~101_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~90_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~91_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~88_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~89_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~95_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~102_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~92_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~87_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~85_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~93_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~94_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~106_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~100_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~101_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~98_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~99_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~108_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a303 ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~107_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~109_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~112_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~111_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~113_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~114_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~115_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~116_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~104_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~105_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~102_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~103_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~110_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~117_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~106_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~107_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~118_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~109_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~108_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~119_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~110_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~111_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~120_combout ;
wire \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~121_combout ;
wire \dn_switch~input_o ;
wire \vga_ins|Add4~0_combout ;
wire \vga_ins|Add5~0_combout ;
wire \vga_ins|o_y~11_combout ;
wire \vga_ins|o_y~12_combout ;
wire \up_switch~input_o ;
wire \vga_ins|o_y[9]~2_combout ;
wire \vga_ins|Add4~1 ;
wire \vga_ins|Add4~2_combout ;
wire \vga_ins|Add5~1 ;
wire \vga_ins|Add5~2_combout ;
wire \vga_ins|o_y~10_combout ;
wire \vga_ins|Add5~3 ;
wire \vga_ins|Add5~5 ;
wire \vga_ins|Add5~7 ;
wire \vga_ins|Add5~9 ;
wire \vga_ins|Add5~11 ;
wire \vga_ins|Add5~13 ;
wire \vga_ins|Add5~14_combout ;
wire \vga_ins|Add4~13 ;
wire \vga_ins|Add4~14_combout ;
wire \vga_ins|o_y~4_combout ;
wire \vga_ins|Equal1~2_combout ;
wire \vga_ins|Equal1~1_combout ;
wire \vga_ins|Equal1~0_combout ;
wire \vga_ins|o_y~0_combout ;
wire \vga_ins|Add4~3 ;
wire \vga_ins|Add4~4_combout ;
wire \vga_ins|Add5~4_combout ;
wire \vga_ins|o_y~9_combout ;
wire \vga_ins|Add4~5 ;
wire \vga_ins|Add4~6_combout ;
wire \vga_ins|Add5~6_combout ;
wire \vga_ins|o_y~8_combout ;
wire \vga_ins|Add4~7 ;
wire \vga_ins|Add4~8_combout ;
wire \vga_ins|Add5~8_combout ;
wire \vga_ins|o_y~7_combout ;
wire \vga_ins|Add4~9 ;
wire \vga_ins|Add4~10_combout ;
wire \vga_ins|Add5~10_combout ;
wire \vga_ins|o_y~6_combout ;
wire \vga_ins|Add4~11 ;
wire \vga_ins|Add4~12_combout ;
wire \vga_ins|Add5~12_combout ;
wire \vga_ins|o_y~5_combout ;
wire \vga_ins|Equal2~0_combout ;
wire \vga_ins|Equal2~1_combout ;
wire \vga_ins|Add4~15 ;
wire \vga_ins|Add4~16_combout ;
wire \vga_ins|Add5~15 ;
wire \vga_ins|Add5~16_combout ;
wire \vga_ins|o_y~3_combout ;
wire \vga_ins|Add4~17 ;
wire \vga_ins|Add4~18_combout ;
wire \vga_ins|Add5~17 ;
wire \vga_ins|Add5~18_combout ;
wire \vga_ins|o_y~1_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~172_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~173_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~175_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~174_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~176_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~177_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~178_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~179_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~180_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~287_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~181_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~182_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~183_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~184_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~185_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~251_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~186_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~187_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~188_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~290_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~190_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~189_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~191_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~252_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~192_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~194_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~197_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~196_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~198_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~195_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~293_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~199_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~255_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~200_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~202_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~205_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~204_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~294_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~203_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~206_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~207_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~257_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~260_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~208_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~209_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~211_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~212_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~214_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~213_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~215_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~295_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~262_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~216_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~217_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~263_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~266_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~218_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~219_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~221_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~223_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~224_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~225_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~226_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~296_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~227_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~268_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~228_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~269_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~270_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~229_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~273_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~230_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~232_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~235_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~234_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~236_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~233_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~297_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~275_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~237_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~276_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~238_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~239_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~277_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~5 ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~280_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~281_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~243_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~246_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~247_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~244_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~248_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~298_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~249_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~282_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~250_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~283_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~284_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~286_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~285_combout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout ;
wire \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ;
wire \vga_ins|LessThan2~1_cout ;
wire \vga_ins|LessThan2~3_cout ;
wire \vga_ins|LessThan2~5_cout ;
wire \vga_ins|LessThan2~7_cout ;
wire \vga_ins|LessThan2~9_cout ;
wire \vga_ins|LessThan2~11_cout ;
wire \vga_ins|LessThan2~13_cout ;
wire \vga_ins|LessThan2~15_cout ;
wire \vga_ins|LessThan2~17_cout ;
wire \vga_ins|LessThan2~18_combout ;
wire \vga_ins|Add2~1 ;
wire \vga_ins|Add2~3 ;
wire \vga_ins|Add2~5 ;
wire \vga_ins|Add2~7 ;
wire \vga_ins|Add2~9 ;
wire \vga_ins|Add2~11 ;
wire \vga_ins|Add2~13 ;
wire \vga_ins|Add2~15 ;
wire \vga_ins|Add2~16_combout ;
wire \vga_ins|Add1~1 ;
wire \vga_ins|Add1~3 ;
wire \vga_ins|Add1~5 ;
wire \vga_ins|Add1~7 ;
wire \vga_ins|Add1~9 ;
wire \vga_ins|Add1~11 ;
wire \vga_ins|Add1~13 ;
wire \vga_ins|Add1~15 ;
wire \vga_ins|Add1~16_combout ;
wire \vga_ins|Add2~14_combout ;
wire \vga_ins|Add2~12_combout ;
wire \vga_ins|Add2~10_combout ;
wire \vga_ins|Add2~8_combout ;
wire \vga_ins|Add2~6_combout ;
wire \vga_ins|Add2~4_combout ;
wire \vga_ins|Add2~2_combout ;
wire \vga_ins|Add2~0_combout ;
wire \vga_ins|LessThan3~1_cout ;
wire \vga_ins|LessThan3~3_cout ;
wire \vga_ins|LessThan3~5_cout ;
wire \vga_ins|LessThan3~7_cout ;
wire \vga_ins|LessThan3~9_cout ;
wire \vga_ins|LessThan3~11_cout ;
wire \vga_ins|LessThan3~13_cout ;
wire \vga_ins|LessThan3~15_cout ;
wire \vga_ins|LessThan3~17_cout ;
wire \vga_ins|LessThan3~18_combout ;
wire \vga_ins|Add1~14_combout ;
wire \vga_ins|Add1~12_combout ;
wire \vga_ins|Add1~10_combout ;
wire \vga_ins|Add1~8_combout ;
wire \vga_ins|Add1~6_combout ;
wire \vga_ins|Add1~4_combout ;
wire \vga_ins|Add1~2_combout ;
wire \vga_ins|Add1~0_combout ;
wire \vga_ins|LessThan1~1_cout ;
wire \vga_ins|LessThan1~3_cout ;
wire \vga_ins|LessThan1~5_cout ;
wire \vga_ins|LessThan1~7_cout ;
wire \vga_ins|LessThan1~9_cout ;
wire \vga_ins|LessThan1~11_cout ;
wire \vga_ins|LessThan1~13_cout ;
wire \vga_ins|LessThan1~15_cout ;
wire \vga_ins|LessThan1~17_cout ;
wire \vga_ins|LessThan1~18_combout ;
wire \vga_ins|always1~0_combout ;
wire \vga_ins|bgr_data~0_combout ;
wire \vga_ins|bgr_data~1_combout ;
wire \vga_ins|bgr_data~2_combout ;
wire \vga_ins|bgr_data~3_combout ;
wire \vga_ins|bgr_data~4_combout ;
wire \vga_ins|bgr_data~5_combout ;
wire \vga_ins|bgr_data~6_combout ;
wire \vga_ins|bgr_data~7_combout ;
wire \vga_ins|bgr_data~8_combout ;
wire \vga_ins|bgr_data~9_combout ;
wire \vga_ins|bgr_data~10_combout ;
wire \vga_ins|bgr_data~11_combout ;
wire \vga_ins|bgr_data~12_combout ;
wire \vga_ins|bgr_data~13_combout ;
wire \vga_ins|bgr_data~14_combout ;
wire \vga_ins|bgr_data~15_combout ;
wire \vga_ins|bgr_data~16_combout ;
wire \vga_ins|bgr_data~17_combout ;
wire \vga_ins|bgr_data~18_combout ;
wire \vga_ins|bgr_data~19_combout ;
wire \vga_ins|bgr_data~20_combout ;
wire \vga_ins|bgr_data~21_combout ;
wire \vga_ins|bgr_data~22_combout ;
wire \vga_ins|bgr_data~23_combout ;
wire [23:0] \vga_ins|bgr_data ;
wire [23:0] \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a ;
wire [18:0] \vga_ins|ADDR ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w ;
wire [7:0] \myps2|last_data_received ;
wire [15:0] \vga_ins|prescaler ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w ;
wire [17:0] \mylcd|delay ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w ;
wire [7:0] \myps2|PS2|PS2_Data_In|data_shift_reg ;
wire [19:0] \r0|Cont ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w ;
wire [10:0] \vga_ins|LTM_ins|h_cnt ;
wire [7:0] \mylcd|lcd_data ;
wire [5:0] \mylcd|index ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w ;
wire [31:0] \mylcd|state1 ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w ;
wire [31:0] \mylcd|state2 ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w ;
wire [7:0] \myps2|PS2|PS2_Data_In|received_data ;
wire [9:0] \vga_ins|o_y ;
wire [9:0] \vga_ins|o_x ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w ;
wire [3:0] \mylcd|ptr ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w ;
wire [4:0] \mylcd|count ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w ;
wire [9:0] \vga_ins|LTM_ins|v_cnt ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w ;
wire [5:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w ;
wire [3:0] \myps2|PS2|PS2_Data_In|data_count ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w ;
wire [3:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w ;

wire [4:0] \p1|altpll_component|pll_CLK_bus ;
wire [35:0] \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [1:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [1:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [1:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [1:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;

assign \p1|altpll_component|_clk0  = \p1|altpll_component|pll_CLK_bus [0];
assign \p1|altpll_component|_clk1  = \p1|altpll_component|pll_CLK_bus [1];
assign \p1|altpll_component|_clk2  = \p1|altpll_component|pll_CLK_bus [2];
assign \p1|altpll_component|pll~CLK3  = \p1|altpll_component|pll_CLK_bus [3];
assign \p1|altpll_component|pll~CLK4  = \p1|altpll_component|pll_CLK_bus [4];

assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [0] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [1] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [2] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [3] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [4] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [5] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [6] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [7] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [8] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [9] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [10] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [11] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [12] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [13] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [14] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [15] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [16] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [17] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [18] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [19] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [20] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [21] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [22] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [23] = \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus [0];
assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a297  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus [1];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus [0];
assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a299  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus [1];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus [0];
assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a301  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus [1];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus [0];
assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a303  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus [1];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

// Location: IOOBUF_X109_Y0_N2
cycloneive_io_obuf \debug_data_in[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[0]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[0]~output .bus_hold = "false";
defparam \debug_data_in[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \debug_data_in[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[1]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[1]~output .bus_hold = "false";
defparam \debug_data_in[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \debug_data_in[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[2]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[2]~output .bus_hold = "false";
defparam \debug_data_in[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \debug_data_in[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[3]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[3]~output .bus_hold = "false";
defparam \debug_data_in[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \debug_data_in[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[4]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[4]~output .bus_hold = "false";
defparam \debug_data_in[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \debug_data_in[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[5]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[5]~output .bus_hold = "false";
defparam \debug_data_in[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N23
cycloneive_io_obuf \debug_data_in[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[6]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[6]~output .bus_hold = "false";
defparam \debug_data_in[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \debug_data_in[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[7]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[7]~output .bus_hold = "false";
defparam \debug_data_in[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \debug_data_in[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[8]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[8]~output .bus_hold = "false";
defparam \debug_data_in[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \debug_data_in[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[9]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[9]~output .bus_hold = "false";
defparam \debug_data_in[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \debug_data_in[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[10]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[10]~output .bus_hold = "false";
defparam \debug_data_in[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N2
cycloneive_io_obuf \debug_data_in[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[11]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[11]~output .bus_hold = "false";
defparam \debug_data_in[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y0_N2
cycloneive_io_obuf \debug_data_in[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[12]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[12]~output .bus_hold = "false";
defparam \debug_data_in[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y63_N16
cycloneive_io_obuf \debug_data_in[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[13]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[13]~output .bus_hold = "false";
defparam \debug_data_in[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \debug_data_in[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[14]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[14]~output .bus_hold = "false";
defparam \debug_data_in[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N2
cycloneive_io_obuf \debug_data_in[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[15]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[15]~output .bus_hold = "false";
defparam \debug_data_in[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \debug_data_in[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[16]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[16]~output .bus_hold = "false";
defparam \debug_data_in[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y9_N23
cycloneive_io_obuf \debug_data_in[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[17]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[17]~output .bus_hold = "false";
defparam \debug_data_in[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \debug_data_in[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[18]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[18]~output .bus_hold = "false";
defparam \debug_data_in[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \debug_data_in[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[19]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[19]~output .bus_hold = "false";
defparam \debug_data_in[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y0_N9
cycloneive_io_obuf \debug_data_in[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[20]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[20]~output .bus_hold = "false";
defparam \debug_data_in[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \debug_data_in[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[21]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[21]~output .bus_hold = "false";
defparam \debug_data_in[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \debug_data_in[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[22]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[22]~output .bus_hold = "false";
defparam \debug_data_in[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \debug_data_in[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[23]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[23]~output .bus_hold = "false";
defparam \debug_data_in[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y5_N16
cycloneive_io_obuf \debug_data_in[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[24]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[24]~output .bus_hold = "false";
defparam \debug_data_in[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y29_N23
cycloneive_io_obuf \debug_data_in[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[25]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[25]~output .bus_hold = "false";
defparam \debug_data_in[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \debug_data_in[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[26]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[26]~output .bus_hold = "false";
defparam \debug_data_in[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \debug_data_in[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[27]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[27]~output .bus_hold = "false";
defparam \debug_data_in[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \debug_data_in[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[28]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[28]~output .bus_hold = "false";
defparam \debug_data_in[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y24_N9
cycloneive_io_obuf \debug_data_in[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[29]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[29]~output .bus_hold = "false";
defparam \debug_data_in[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \debug_data_in[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[30]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[30]~output .bus_hold = "false";
defparam \debug_data_in[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N16
cycloneive_io_obuf \debug_data_in[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_data_in[31]),
	.obar());
// synopsys translate_off
defparam \debug_data_in[31]~output .bus_hold = "false";
defparam \debug_data_in[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \debug_addr[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[0]),
	.obar());
// synopsys translate_off
defparam \debug_addr[0]~output .bus_hold = "false";
defparam \debug_addr[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \debug_addr[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[1]),
	.obar());
// synopsys translate_off
defparam \debug_addr[1]~output .bus_hold = "false";
defparam \debug_addr[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \debug_addr[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[2]),
	.obar());
// synopsys translate_off
defparam \debug_addr[2]~output .bus_hold = "false";
defparam \debug_addr[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \debug_addr[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[3]),
	.obar());
// synopsys translate_off
defparam \debug_addr[3]~output .bus_hold = "false";
defparam \debug_addr[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \debug_addr[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[4]),
	.obar());
// synopsys translate_off
defparam \debug_addr[4]~output .bus_hold = "false";
defparam \debug_addr[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \debug_addr[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[5]),
	.obar());
// synopsys translate_off
defparam \debug_addr[5]~output .bus_hold = "false";
defparam \debug_addr[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \debug_addr[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[6]),
	.obar());
// synopsys translate_off
defparam \debug_addr[6]~output .bus_hold = "false";
defparam \debug_addr[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \debug_addr[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[7]),
	.obar());
// synopsys translate_off
defparam \debug_addr[7]~output .bus_hold = "false";
defparam \debug_addr[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \debug_addr[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[8]),
	.obar());
// synopsys translate_off
defparam \debug_addr[8]~output .bus_hold = "false";
defparam \debug_addr[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \debug_addr[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[9]),
	.obar());
// synopsys translate_off
defparam \debug_addr[9]~output .bus_hold = "false";
defparam \debug_addr[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N23
cycloneive_io_obuf \debug_addr[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[10]),
	.obar());
// synopsys translate_off
defparam \debug_addr[10]~output .bus_hold = "false";
defparam \debug_addr[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y16_N23
cycloneive_io_obuf \debug_addr[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(debug_addr[11]),
	.obar());
// synopsys translate_off
defparam \debug_addr[11]~output .bus_hold = "false";
defparam \debug_addr[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \leds[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[0]),
	.obar());
// synopsys translate_off
defparam \leds[0]~output .bus_hold = "false";
defparam \leds[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \leds[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[1]),
	.obar());
// synopsys translate_off
defparam \leds[1]~output .bus_hold = "false";
defparam \leds[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \leds[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[2]),
	.obar());
// synopsys translate_off
defparam \leds[2]~output .bus_hold = "false";
defparam \leds[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \leds[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[3]),
	.obar());
// synopsys translate_off
defparam \leds[3]~output .bus_hold = "false";
defparam \leds[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \leds[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[4]),
	.obar());
// synopsys translate_off
defparam \leds[4]~output .bus_hold = "false";
defparam \leds[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \leds[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[5]),
	.obar());
// synopsys translate_off
defparam \leds[5]~output .bus_hold = "false";
defparam \leds[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \leds[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[6]),
	.obar());
// synopsys translate_off
defparam \leds[6]~output .bus_hold = "false";
defparam \leds[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \leds[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(leds[7]),
	.obar());
// synopsys translate_off
defparam \leds[7]~output .bus_hold = "false";
defparam \leds[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N16
cycloneive_io_obuf \lcd_data[0]~output (
	.i(\mylcd|lcd_data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[0]),
	.obar());
// synopsys translate_off
defparam \lcd_data[0]~output .bus_hold = "false";
defparam \lcd_data[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \lcd_data[1]~output (
	.i(\mylcd|lcd_data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[1]),
	.obar());
// synopsys translate_off
defparam \lcd_data[1]~output .bus_hold = "false";
defparam \lcd_data[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \lcd_data[2]~output (
	.i(\mylcd|lcd_data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[2]),
	.obar());
// synopsys translate_off
defparam \lcd_data[2]~output .bus_hold = "false";
defparam \lcd_data[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \lcd_data[3]~output (
	.i(\mylcd|lcd_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[3]),
	.obar());
// synopsys translate_off
defparam \lcd_data[3]~output .bus_hold = "false";
defparam \lcd_data[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \lcd_data[4]~output (
	.i(\mylcd|lcd_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[4]),
	.obar());
// synopsys translate_off
defparam \lcd_data[4]~output .bus_hold = "false";
defparam \lcd_data[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N23
cycloneive_io_obuf \lcd_data[5]~output (
	.i(\mylcd|lcd_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[5]),
	.obar());
// synopsys translate_off
defparam \lcd_data[5]~output .bus_hold = "false";
defparam \lcd_data[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y51_N16
cycloneive_io_obuf \lcd_data[6]~output (
	.i(\mylcd|lcd_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[6]),
	.obar());
// synopsys translate_off
defparam \lcd_data[6]~output .bus_hold = "false";
defparam \lcd_data[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N2
cycloneive_io_obuf \lcd_data[7]~output (
	.i(\mylcd|lcd_data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_data[7]),
	.obar());
// synopsys translate_off
defparam \lcd_data[7]~output .bus_hold = "false";
defparam \lcd_data[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \lcd_rw~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_rw),
	.obar());
// synopsys translate_off
defparam \lcd_rw~output .bus_hold = "false";
defparam \lcd_rw~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y52_N2
cycloneive_io_obuf \lcd_en~output (
	.i(\mylcd|lcd_en~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_en),
	.obar());
// synopsys translate_off
defparam \lcd_en~output .bus_hold = "false";
defparam \lcd_en~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \lcd_rs~output (
	.i(\mylcd|lcd_rs~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_rs),
	.obar());
// synopsys translate_off
defparam \lcd_rs~output .bus_hold = "false";
defparam \lcd_rs~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y58_N16
cycloneive_io_obuf \lcd_on~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_on),
	.obar());
// synopsys translate_off
defparam \lcd_on~output .bus_hold = "false";
defparam \lcd_on~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N23
cycloneive_io_obuf \lcd_blon~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(lcd_blon),
	.obar());
// synopsys translate_off
defparam \lcd_blon~output .bus_hold = "false";
defparam \lcd_blon~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \seg1[0]~output (
	.i(\hex1|seven_seg_display[0]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[0]),
	.obar());
// synopsys translate_off
defparam \seg1[0]~output .bus_hold = "false";
defparam \seg1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \seg1[1]~output (
	.i(\hex1|seven_seg_display[1]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[1]),
	.obar());
// synopsys translate_off
defparam \seg1[1]~output .bus_hold = "false";
defparam \seg1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \seg1[2]~output (
	.i(\hex1|seven_seg_display[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[2]),
	.obar());
// synopsys translate_off
defparam \seg1[2]~output .bus_hold = "false";
defparam \seg1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \seg1[3]~output (
	.i(\hex1|seven_seg_display[3]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[3]),
	.obar());
// synopsys translate_off
defparam \seg1[3]~output .bus_hold = "false";
defparam \seg1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \seg1[4]~output (
	.i(\hex1|seven_seg_display[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[4]),
	.obar());
// synopsys translate_off
defparam \seg1[4]~output .bus_hold = "false";
defparam \seg1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \seg1[5]~output (
	.i(\hex1|seven_seg_display[5]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[5]),
	.obar());
// synopsys translate_off
defparam \seg1[5]~output .bus_hold = "false";
defparam \seg1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \seg1[6]~output (
	.i(!\hex1|seven_seg_display[6]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg1[6]),
	.obar());
// synopsys translate_off
defparam \seg1[6]~output .bus_hold = "false";
defparam \seg1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \seg2[0]~output (
	.i(\hex2|seven_seg_display[0]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[0]),
	.obar());
// synopsys translate_off
defparam \seg2[0]~output .bus_hold = "false";
defparam \seg2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \seg2[1]~output (
	.i(\hex2|seven_seg_display[1]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[1]),
	.obar());
// synopsys translate_off
defparam \seg2[1]~output .bus_hold = "false";
defparam \seg2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \seg2[2]~output (
	.i(\hex2|seven_seg_display[2]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[2]),
	.obar());
// synopsys translate_off
defparam \seg2[2]~output .bus_hold = "false";
defparam \seg2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \seg2[3]~output (
	.i(\hex2|seven_seg_display[3]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[3]),
	.obar());
// synopsys translate_off
defparam \seg2[3]~output .bus_hold = "false";
defparam \seg2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \seg2[4]~output (
	.i(\hex2|seven_seg_display[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[4]),
	.obar());
// synopsys translate_off
defparam \seg2[4]~output .bus_hold = "false";
defparam \seg2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \seg2[5]~output (
	.i(\hex2|seven_seg_display[5]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[5]),
	.obar());
// synopsys translate_off
defparam \seg2[5]~output .bus_hold = "false";
defparam \seg2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \seg2[6]~output (
	.i(!\hex2|seven_seg_display[6]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg2[6]),
	.obar());
// synopsys translate_off
defparam \seg2[6]~output .bus_hold = "false";
defparam \seg2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \seg3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[0]),
	.obar());
// synopsys translate_off
defparam \seg3[0]~output .bus_hold = "false";
defparam \seg3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \seg3[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[1]),
	.obar());
// synopsys translate_off
defparam \seg3[1]~output .bus_hold = "false";
defparam \seg3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \seg3[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[2]),
	.obar());
// synopsys translate_off
defparam \seg3[2]~output .bus_hold = "false";
defparam \seg3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \seg3[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[3]),
	.obar());
// synopsys translate_off
defparam \seg3[3]~output .bus_hold = "false";
defparam \seg3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \seg3[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[4]),
	.obar());
// synopsys translate_off
defparam \seg3[4]~output .bus_hold = "false";
defparam \seg3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \seg3[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[5]),
	.obar());
// synopsys translate_off
defparam \seg3[5]~output .bus_hold = "false";
defparam \seg3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \seg3[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg3[6]),
	.obar());
// synopsys translate_off
defparam \seg3[6]~output .bus_hold = "false";
defparam \seg3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \seg4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[0]),
	.obar());
// synopsys translate_off
defparam \seg4[0]~output .bus_hold = "false";
defparam \seg4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \seg4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[1]),
	.obar());
// synopsys translate_off
defparam \seg4[1]~output .bus_hold = "false";
defparam \seg4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \seg4[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[2]),
	.obar());
// synopsys translate_off
defparam \seg4[2]~output .bus_hold = "false";
defparam \seg4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \seg4[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[3]),
	.obar());
// synopsys translate_off
defparam \seg4[3]~output .bus_hold = "false";
defparam \seg4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \seg4[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[4]),
	.obar());
// synopsys translate_off
defparam \seg4[4]~output .bus_hold = "false";
defparam \seg4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \seg4[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[5]),
	.obar());
// synopsys translate_off
defparam \seg4[5]~output .bus_hold = "false";
defparam \seg4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \seg4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg4[6]),
	.obar());
// synopsys translate_off
defparam \seg4[6]~output .bus_hold = "false";
defparam \seg4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \seg5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[0]),
	.obar());
// synopsys translate_off
defparam \seg5[0]~output .bus_hold = "false";
defparam \seg5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \seg5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[1]),
	.obar());
// synopsys translate_off
defparam \seg5[1]~output .bus_hold = "false";
defparam \seg5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \seg5[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[2]),
	.obar());
// synopsys translate_off
defparam \seg5[2]~output .bus_hold = "false";
defparam \seg5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \seg5[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[3]),
	.obar());
// synopsys translate_off
defparam \seg5[3]~output .bus_hold = "false";
defparam \seg5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \seg5[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[4]),
	.obar());
// synopsys translate_off
defparam \seg5[4]~output .bus_hold = "false";
defparam \seg5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \seg5[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[5]),
	.obar());
// synopsys translate_off
defparam \seg5[5]~output .bus_hold = "false";
defparam \seg5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \seg5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg5[6]),
	.obar());
// synopsys translate_off
defparam \seg5[6]~output .bus_hold = "false";
defparam \seg5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \seg6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[0]),
	.obar());
// synopsys translate_off
defparam \seg6[0]~output .bus_hold = "false";
defparam \seg6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \seg6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[1]),
	.obar());
// synopsys translate_off
defparam \seg6[1]~output .bus_hold = "false";
defparam \seg6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \seg6[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[2]),
	.obar());
// synopsys translate_off
defparam \seg6[2]~output .bus_hold = "false";
defparam \seg6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \seg6[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[3]),
	.obar());
// synopsys translate_off
defparam \seg6[3]~output .bus_hold = "false";
defparam \seg6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \seg6[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[4]),
	.obar());
// synopsys translate_off
defparam \seg6[4]~output .bus_hold = "false";
defparam \seg6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \seg6[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[5]),
	.obar());
// synopsys translate_off
defparam \seg6[5]~output .bus_hold = "false";
defparam \seg6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \seg6[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg6[6]),
	.obar());
// synopsys translate_off
defparam \seg6[6]~output .bus_hold = "false";
defparam \seg6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \seg7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[0]),
	.obar());
// synopsys translate_off
defparam \seg7[0]~output .bus_hold = "false";
defparam \seg7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \seg7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[1]),
	.obar());
// synopsys translate_off
defparam \seg7[1]~output .bus_hold = "false";
defparam \seg7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \seg7[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[2]),
	.obar());
// synopsys translate_off
defparam \seg7[2]~output .bus_hold = "false";
defparam \seg7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \seg7[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[3]),
	.obar());
// synopsys translate_off
defparam \seg7[3]~output .bus_hold = "false";
defparam \seg7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \seg7[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[4]),
	.obar());
// synopsys translate_off
defparam \seg7[4]~output .bus_hold = "false";
defparam \seg7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \seg7[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[5]),
	.obar());
// synopsys translate_off
defparam \seg7[5]~output .bus_hold = "false";
defparam \seg7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \seg7[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg7[6]),
	.obar());
// synopsys translate_off
defparam \seg7[6]~output .bus_hold = "false";
defparam \seg7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \seg8[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[0]),
	.obar());
// synopsys translate_off
defparam \seg8[0]~output .bus_hold = "false";
defparam \seg8[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \seg8[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[1]),
	.obar());
// synopsys translate_off
defparam \seg8[1]~output .bus_hold = "false";
defparam \seg8[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \seg8[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[2]),
	.obar());
// synopsys translate_off
defparam \seg8[2]~output .bus_hold = "false";
defparam \seg8[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \seg8[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[3]),
	.obar());
// synopsys translate_off
defparam \seg8[3]~output .bus_hold = "false";
defparam \seg8[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \seg8[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[4]),
	.obar());
// synopsys translate_off
defparam \seg8[4]~output .bus_hold = "false";
defparam \seg8[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \seg8[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[5]),
	.obar());
// synopsys translate_off
defparam \seg8[5]~output .bus_hold = "false";
defparam \seg8[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \seg8[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(seg8[6]),
	.obar());
// synopsys translate_off
defparam \seg8[6]~output .bus_hold = "false";
defparam \seg8[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \VGA_CLK~output (
	.i(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \VGA_HS~output (
	.i(\vga_ins|oHS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \VGA_VS~output (
	.i(\vga_ins|oVS~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \VGA_BLANK~output (
	.i(\vga_ins|oBLANK_n~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK~output .bus_hold = "false";
defparam \VGA_BLANK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \VGA_SYNC~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \VGA_R[0]~output (
	.i(\vga_ins|bgr_data [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \VGA_R[1]~output (
	.i(\vga_ins|bgr_data [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \VGA_R[2]~output (
	.i(\vga_ins|bgr_data [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \VGA_R[3]~output (
	.i(\vga_ins|bgr_data [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \VGA_R[4]~output (
	.i(\vga_ins|bgr_data [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \VGA_R[5]~output (
	.i(\vga_ins|bgr_data [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N23
cycloneive_io_obuf \VGA_R[6]~output (
	.i(\vga_ins|bgr_data [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \VGA_R[7]~output (
	.i(\vga_ins|bgr_data [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N16
cycloneive_io_obuf \VGA_G[0]~output (
	.i(\vga_ins|bgr_data [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \VGA_G[1]~output (
	.i(\vga_ins|bgr_data [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \VGA_G[2]~output (
	.i(\vga_ins|bgr_data [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \VGA_G[3]~output (
	.i(\vga_ins|bgr_data [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N9
cycloneive_io_obuf \VGA_G[4]~output (
	.i(\vga_ins|bgr_data [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y73_N2
cycloneive_io_obuf \VGA_G[5]~output (
	.i(\vga_ins|bgr_data [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \VGA_G[6]~output (
	.i(\vga_ins|bgr_data [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \VGA_G[7]~output (
	.i(\vga_ins|bgr_data [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \VGA_B[0]~output (
	.i(\vga_ins|bgr_data [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \VGA_B[1]~output (
	.i(\vga_ins|bgr_data [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \VGA_B[2]~output (
	.i(\vga_ins|bgr_data [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \VGA_B[3]~output (
	.i(\vga_ins|bgr_data [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \VGA_B[4]~output (
	.i(\vga_ins|bgr_data [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \VGA_B[5]~output (
	.i(\vga_ins|bgr_data [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \VGA_B[6]~output (
	.i(\vga_ins|bgr_data [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \VGA_B[7]~output (
	.i(\vga_ins|bgr_data [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N16
cycloneive_io_obuf \ps2_clock~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ps2_clock),
	.obar());
// synopsys translate_off
defparam \ps2_clock~output .bus_hold = "false";
defparam \ps2_clock~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X0_Y59_N23
cycloneive_io_obuf \ps2_data~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ps2_data),
	.obar());
// synopsys translate_off
defparam \ps2_data~output .bus_hold = "false";
defparam \ps2_data~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \CLOCK_50~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLOCK_50~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~inputclkctrl .clock_type = "global clock";
defparam \CLOCK_50~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N18
cycloneive_lcell_comb \mylcd|Selector0~0 (
// Equation(s):
// \mylcd|Selector0~0_combout  = (\mylcd|state1 [1] & (((\mylcd|cstart~q )))) # (!\mylcd|state1 [1] & (((\mylcd|cstart~q  & !\mylcd|cdone~q )) # (!\mylcd|state1 [0])))

	.dataa(\mylcd|state1 [1]),
	.datab(\mylcd|state1 [0]),
	.datac(\mylcd|cstart~q ),
	.datad(\mylcd|cdone~q ),
	.cin(gnd),
	.combout(\mylcd|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector0~0 .lut_mask = 16'hB1F1;
defparam \mylcd|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \resetn~input (
	.i(resetn),
	.ibar(gnd),
	.o(\resetn~input_o ));
// synopsys translate_off
defparam \resetn~input .bus_hold = "false";
defparam \resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X79_Y45_N19
dffeas \mylcd|cstart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|cstart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|cstart .is_wysiwyg = "true";
defparam \mylcd|cstart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N30
cycloneive_lcell_comb \mylcd|prestart~feeder (
// Equation(s):
// \mylcd|prestart~feeder_combout  = \mylcd|cstart~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|cstart~q ),
	.cin(gnd),
	.combout(\mylcd|prestart~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|prestart~feeder .lut_mask = 16'hFF00;
defparam \mylcd|prestart~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N31
dffeas \mylcd|prestart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|prestart~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|prestart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|prestart .is_wysiwyg = "true";
defparam \mylcd|prestart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N24
cycloneive_lcell_comb \mylcd|mstart~1 (
// Equation(s):
// \mylcd|mstart~1_combout  = (!\mylcd|mstart~0_combout  & ((\mylcd|mstart~q ) # ((!\mylcd|prestart~q  & \mylcd|cstart~q ))))

	.dataa(\mylcd|prestart~q ),
	.datab(\mylcd|mstart~0_combout ),
	.datac(\mylcd|mstart~q ),
	.datad(\mylcd|cstart~q ),
	.cin(gnd),
	.combout(\mylcd|mstart~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|mstart~1 .lut_mask = 16'h3130;
defparam \mylcd|mstart~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N25
dffeas \mylcd|mstart (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|mstart~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|mstart~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|mstart .is_wysiwyg = "true";
defparam \mylcd|mstart .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N16
cycloneive_lcell_comb \mylcd|state2[1]~0 (
// Equation(s):
// \mylcd|state2[1]~0_combout  = \mylcd|state2 [1] $ (((\mylcd|state2 [0] & \mylcd|mstart~q )))

	.dataa(\mylcd|state2 [0]),
	.datab(gnd),
	.datac(\mylcd|state2 [1]),
	.datad(\mylcd|mstart~q ),
	.cin(gnd),
	.combout(\mylcd|state2[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|state2[1]~0 .lut_mask = 16'h5AF0;
defparam \mylcd|state2[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N17
dffeas \mylcd|state2[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|state2[1]~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state2[1] .is_wysiwyg = "true";
defparam \mylcd|state2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N10
cycloneive_lcell_comb \mylcd|Selector38~0 (
// Equation(s):
// \mylcd|Selector38~0_combout  = ((!\mylcd|state2 [0] & \mylcd|count [4])) # (!\mylcd|state2 [1])

	.dataa(\mylcd|state2 [0]),
	.datab(\mylcd|state2 [1]),
	.datac(gnd),
	.datad(\mylcd|count [4]),
	.cin(gnd),
	.combout(\mylcd|Selector38~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector38~0 .lut_mask = 16'h7733;
defparam \mylcd|Selector38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N2
cycloneive_lcell_comb \mylcd|Add5~10 (
// Equation(s):
// \mylcd|Add5~10_combout  = (!\mylcd|state2 [0] & (\mylcd|state2 [1] & !\mylcd|count [4]))

	.dataa(\mylcd|state2 [0]),
	.datab(\mylcd|state2 [1]),
	.datac(gnd),
	.datad(\mylcd|count [4]),
	.cin(gnd),
	.combout(\mylcd|Add5~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add5~10 .lut_mask = 16'h0044;
defparam \mylcd|Add5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N20
cycloneive_lcell_comb \mylcd|Add5~0 (
// Equation(s):
// \mylcd|Add5~0_combout  = \mylcd|count [0] $ (VCC)
// \mylcd|Add5~1  = CARRY(\mylcd|count [0])

	.dataa(\mylcd|count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|Add5~0_combout ),
	.cout(\mylcd|Add5~1 ));
// synopsys translate_off
defparam \mylcd|Add5~0 .lut_mask = 16'h55AA;
defparam \mylcd|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N12
cycloneive_lcell_comb \mylcd|Selector40~0 (
// Equation(s):
// \mylcd|Selector40~0_combout  = (\mylcd|Selector38~0_combout  & ((\mylcd|count [0]) # ((\mylcd|Add5~0_combout  & \mylcd|Add5~10_combout )))) # (!\mylcd|Selector38~0_combout  & (\mylcd|Add5~0_combout  & ((\mylcd|Add5~10_combout ))))

	.dataa(\mylcd|Selector38~0_combout ),
	.datab(\mylcd|Add5~0_combout ),
	.datac(\mylcd|count [0]),
	.datad(\mylcd|Add5~10_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector40~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector40~0 .lut_mask = 16'hECA0;
defparam \mylcd|Selector40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N13
dffeas \mylcd|count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector40~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[0] .is_wysiwyg = "true";
defparam \mylcd|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N22
cycloneive_lcell_comb \mylcd|Add5~2 (
// Equation(s):
// \mylcd|Add5~2_combout  = (\mylcd|count [1] & (!\mylcd|Add5~1 )) # (!\mylcd|count [1] & ((\mylcd|Add5~1 ) # (GND)))
// \mylcd|Add5~3  = CARRY((!\mylcd|Add5~1 ) # (!\mylcd|count [1]))

	.dataa(\mylcd|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~1 ),
	.combout(\mylcd|Add5~2_combout ),
	.cout(\mylcd|Add5~3 ));
// synopsys translate_off
defparam \mylcd|Add5~2 .lut_mask = 16'h5A5F;
defparam \mylcd|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N30
cycloneive_lcell_comb \mylcd|Selector39~0 (
// Equation(s):
// \mylcd|Selector39~0_combout  = (\mylcd|Add5~2_combout  & ((\mylcd|Add5~10_combout ) # ((\mylcd|count [1] & \mylcd|Selector38~0_combout )))) # (!\mylcd|Add5~2_combout  & (((\mylcd|count [1] & \mylcd|Selector38~0_combout ))))

	.dataa(\mylcd|Add5~2_combout ),
	.datab(\mylcd|Add5~10_combout ),
	.datac(\mylcd|count [1]),
	.datad(\mylcd|Selector38~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector39~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector39~0 .lut_mask = 16'hF888;
defparam \mylcd|Selector39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N31
dffeas \mylcd|count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector39~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[1] .is_wysiwyg = "true";
defparam \mylcd|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N24
cycloneive_lcell_comb \mylcd|Add5~4 (
// Equation(s):
// \mylcd|Add5~4_combout  = (\mylcd|count [2] & (\mylcd|Add5~3  $ (GND))) # (!\mylcd|count [2] & (!\mylcd|Add5~3  & VCC))
// \mylcd|Add5~5  = CARRY((\mylcd|count [2] & !\mylcd|Add5~3 ))

	.dataa(gnd),
	.datab(\mylcd|count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~3 ),
	.combout(\mylcd|Add5~4_combout ),
	.cout(\mylcd|Add5~5 ));
// synopsys translate_off
defparam \mylcd|Add5~4 .lut_mask = 16'hC30C;
defparam \mylcd|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N0
cycloneive_lcell_comb \mylcd|Selector38~1 (
// Equation(s):
// \mylcd|Selector38~1_combout  = (\mylcd|Selector38~0_combout  & ((\mylcd|count [2]) # ((\mylcd|Add5~10_combout  & \mylcd|Add5~4_combout )))) # (!\mylcd|Selector38~0_combout  & (\mylcd|Add5~10_combout  & ((\mylcd|Add5~4_combout ))))

	.dataa(\mylcd|Selector38~0_combout ),
	.datab(\mylcd|Add5~10_combout ),
	.datac(\mylcd|count [2]),
	.datad(\mylcd|Add5~4_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector38~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector38~1 .lut_mask = 16'hECA0;
defparam \mylcd|Selector38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N1
dffeas \mylcd|count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector38~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[2] .is_wysiwyg = "true";
defparam \mylcd|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N26
cycloneive_lcell_comb \mylcd|Add5~6 (
// Equation(s):
// \mylcd|Add5~6_combout  = (\mylcd|count [3] & (!\mylcd|Add5~5 )) # (!\mylcd|count [3] & ((\mylcd|Add5~5 ) # (GND)))
// \mylcd|Add5~7  = CARRY((!\mylcd|Add5~5 ) # (!\mylcd|count [3]))

	.dataa(gnd),
	.datab(\mylcd|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add5~5 ),
	.combout(\mylcd|Add5~6_combout ),
	.cout(\mylcd|Add5~7 ));
// synopsys translate_off
defparam \mylcd|Add5~6 .lut_mask = 16'h3C3F;
defparam \mylcd|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N14
cycloneive_lcell_comb \mylcd|Selector37~0 (
// Equation(s):
// \mylcd|Selector37~0_combout  = (\mylcd|Add5~6_combout  & ((\mylcd|Add5~10_combout ) # ((\mylcd|count [3] & \mylcd|Selector38~0_combout )))) # (!\mylcd|Add5~6_combout  & (((\mylcd|count [3] & \mylcd|Selector38~0_combout ))))

	.dataa(\mylcd|Add5~6_combout ),
	.datab(\mylcd|Add5~10_combout ),
	.datac(\mylcd|count [3]),
	.datad(\mylcd|Selector38~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Selector37~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector37~0 .lut_mask = 16'hF888;
defparam \mylcd|Selector37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N15
dffeas \mylcd|count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector37~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[3] .is_wysiwyg = "true";
defparam \mylcd|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N28
cycloneive_lcell_comb \mylcd|Add5~8 (
// Equation(s):
// \mylcd|Add5~8_combout  = \mylcd|Add5~7  $ (!\mylcd|count [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|count [4]),
	.cin(\mylcd|Add5~7 ),
	.combout(\mylcd|Add5~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add5~8 .lut_mask = 16'hF00F;
defparam \mylcd|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N18
cycloneive_lcell_comb \mylcd|Selector36~0 (
// Equation(s):
// \mylcd|Selector36~0_combout  = (\mylcd|state2 [1] & (!\mylcd|state2 [0] & ((\mylcd|Add5~8_combout ) # (\mylcd|count [4])))) # (!\mylcd|state2 [1] & (((\mylcd|count [4]))))

	.dataa(\mylcd|state2 [0]),
	.datab(\mylcd|Add5~8_combout ),
	.datac(\mylcd|count [4]),
	.datad(\mylcd|state2 [1]),
	.cin(gnd),
	.combout(\mylcd|Selector36~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector36~0 .lut_mask = 16'h54F0;
defparam \mylcd|Selector36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N19
dffeas \mylcd|count[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector36~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|count[4] .is_wysiwyg = "true";
defparam \mylcd|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N6
cycloneive_lcell_comb \mylcd|Selector34~0 (
// Equation(s):
// \mylcd|Selector34~0_combout  = (!\mylcd|state2 [0] & ((\mylcd|count [4]) # (!\mylcd|state2 [1])))

	.dataa(gnd),
	.datab(\mylcd|state2 [1]),
	.datac(\mylcd|state2 [0]),
	.datad(\mylcd|count [4]),
	.cin(gnd),
	.combout(\mylcd|Selector34~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector34~0 .lut_mask = 16'h0F03;
defparam \mylcd|Selector34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N7
dffeas \mylcd|state2[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector34~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|mstart~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state2[0] .is_wysiwyg = "true";
defparam \mylcd|state2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N4
cycloneive_lcell_comb \mylcd|mstart~0 (
// Equation(s):
// \mylcd|mstart~0_combout  = (\mylcd|state2 [0] & (\mylcd|state2 [1] & \mylcd|mstart~q ))

	.dataa(\mylcd|state2 [0]),
	.datab(\mylcd|state2 [1]),
	.datac(gnd),
	.datad(\mylcd|mstart~q ),
	.cin(gnd),
	.combout(\mylcd|mstart~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|mstart~0 .lut_mask = 16'h8800;
defparam \mylcd|mstart~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N20
cycloneive_lcell_comb \mylcd|cdone~0 (
// Equation(s):
// \mylcd|cdone~0_combout  = (\mylcd|mstart~0_combout ) # ((\mylcd|cdone~q  & ((\mylcd|prestart~q ) # (!\mylcd|cstart~q ))))

	.dataa(\mylcd|prestart~q ),
	.datab(\mylcd|mstart~0_combout ),
	.datac(\mylcd|cdone~q ),
	.datad(\mylcd|cstart~q ),
	.cin(gnd),
	.combout(\mylcd|cdone~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|cdone~0 .lut_mask = 16'hECFC;
defparam \mylcd|cdone~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N21
dffeas \mylcd|cdone (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|cdone~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|cdone~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|cdone .is_wysiwyg = "true";
defparam \mylcd|cdone .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N26
cycloneive_lcell_comb \mylcd|Selector31~0 (
// Equation(s):
// \mylcd|Selector31~0_combout  = (\mylcd|state1 [0] & (!\mylcd|state1 [1] & \mylcd|cdone~q )) # (!\mylcd|state1 [0] & (\mylcd|state1 [1]))

	.dataa(gnd),
	.datab(\mylcd|state1 [0]),
	.datac(\mylcd|state1 [1]),
	.datad(\mylcd|cdone~q ),
	.cin(gnd),
	.combout(\mylcd|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector31~0 .lut_mask = 16'h3C30;
defparam \mylcd|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y45_N27
dffeas \mylcd|state1[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector31~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state1[1] .is_wysiwyg = "true";
defparam \mylcd|state1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N14
cycloneive_lcell_comb \mylcd|delay[0]~18 (
// Equation(s):
// \mylcd|delay[0]~18_combout  = \mylcd|delay [0] $ (VCC)
// \mylcd|delay[0]~19  = CARRY(\mylcd|delay [0])

	.dataa(gnd),
	.datab(\mylcd|delay [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|delay[0]~18_combout ),
	.cout(\mylcd|delay[0]~19 ));
// synopsys translate_off
defparam \mylcd|delay[0]~18 .lut_mask = 16'h33CC;
defparam \mylcd|delay[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N22
cycloneive_lcell_comb \mylcd|delay[17]~22 (
// Equation(s):
// \mylcd|delay[17]~22_combout  = (!\mylcd|state1 [0] & (\mylcd|state1 [1] & ((!\mylcd|index [5]) # (!\mylcd|LessThan3~0_combout ))))

	.dataa(\mylcd|LessThan3~0_combout ),
	.datab(\mylcd|state1 [0]),
	.datac(\mylcd|state1 [1]),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|delay[17]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|delay[17]~22 .lut_mask = 16'h1030;
defparam \mylcd|delay[17]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y46_N15
dffeas \mylcd|delay[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[0]~18_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[0] .is_wysiwyg = "true";
defparam \mylcd|delay[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N16
cycloneive_lcell_comb \mylcd|delay[1]~20 (
// Equation(s):
// \mylcd|delay[1]~20_combout  = (\mylcd|delay [1] & (!\mylcd|delay[0]~19 )) # (!\mylcd|delay [1] & ((\mylcd|delay[0]~19 ) # (GND)))
// \mylcd|delay[1]~21  = CARRY((!\mylcd|delay[0]~19 ) # (!\mylcd|delay [1]))

	.dataa(gnd),
	.datab(\mylcd|delay [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[0]~19 ),
	.combout(\mylcd|delay[1]~20_combout ),
	.cout(\mylcd|delay[1]~21 ));
// synopsys translate_off
defparam \mylcd|delay[1]~20 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[1]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y46_N17
dffeas \mylcd|delay[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[1]~20_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[1] .is_wysiwyg = "true";
defparam \mylcd|delay[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N18
cycloneive_lcell_comb \mylcd|delay[2]~23 (
// Equation(s):
// \mylcd|delay[2]~23_combout  = (\mylcd|delay [2] & (\mylcd|delay[1]~21  $ (GND))) # (!\mylcd|delay [2] & (!\mylcd|delay[1]~21  & VCC))
// \mylcd|delay[2]~24  = CARRY((\mylcd|delay [2] & !\mylcd|delay[1]~21 ))

	.dataa(gnd),
	.datab(\mylcd|delay [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[1]~21 ),
	.combout(\mylcd|delay[2]~23_combout ),
	.cout(\mylcd|delay[2]~24 ));
// synopsys translate_off
defparam \mylcd|delay[2]~23 .lut_mask = 16'hC30C;
defparam \mylcd|delay[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y46_N19
dffeas \mylcd|delay[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[2]~23_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[2] .is_wysiwyg = "true";
defparam \mylcd|delay[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N20
cycloneive_lcell_comb \mylcd|delay[3]~25 (
// Equation(s):
// \mylcd|delay[3]~25_combout  = (\mylcd|delay [3] & (!\mylcd|delay[2]~24 )) # (!\mylcd|delay [3] & ((\mylcd|delay[2]~24 ) # (GND)))
// \mylcd|delay[3]~26  = CARRY((!\mylcd|delay[2]~24 ) # (!\mylcd|delay [3]))

	.dataa(gnd),
	.datab(\mylcd|delay [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[2]~24 ),
	.combout(\mylcd|delay[3]~25_combout ),
	.cout(\mylcd|delay[3]~26 ));
// synopsys translate_off
defparam \mylcd|delay[3]~25 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y46_N21
dffeas \mylcd|delay[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[3]~25_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[3] .is_wysiwyg = "true";
defparam \mylcd|delay[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N22
cycloneive_lcell_comb \mylcd|delay[4]~27 (
// Equation(s):
// \mylcd|delay[4]~27_combout  = (\mylcd|delay [4] & (\mylcd|delay[3]~26  $ (GND))) # (!\mylcd|delay [4] & (!\mylcd|delay[3]~26  & VCC))
// \mylcd|delay[4]~28  = CARRY((\mylcd|delay [4] & !\mylcd|delay[3]~26 ))

	.dataa(\mylcd|delay [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[3]~26 ),
	.combout(\mylcd|delay[4]~27_combout ),
	.cout(\mylcd|delay[4]~28 ));
// synopsys translate_off
defparam \mylcd|delay[4]~27 .lut_mask = 16'hA50A;
defparam \mylcd|delay[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y46_N23
dffeas \mylcd|delay[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[4]~27_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[4] .is_wysiwyg = "true";
defparam \mylcd|delay[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N24
cycloneive_lcell_comb \mylcd|delay[5]~29 (
// Equation(s):
// \mylcd|delay[5]~29_combout  = (\mylcd|delay [5] & (!\mylcd|delay[4]~28 )) # (!\mylcd|delay [5] & ((\mylcd|delay[4]~28 ) # (GND)))
// \mylcd|delay[5]~30  = CARRY((!\mylcd|delay[4]~28 ) # (!\mylcd|delay [5]))

	.dataa(gnd),
	.datab(\mylcd|delay [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[4]~28 ),
	.combout(\mylcd|delay[5]~29_combout ),
	.cout(\mylcd|delay[5]~30 ));
// synopsys translate_off
defparam \mylcd|delay[5]~29 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y46_N25
dffeas \mylcd|delay[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[5]~29_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[5] .is_wysiwyg = "true";
defparam \mylcd|delay[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N26
cycloneive_lcell_comb \mylcd|delay[6]~31 (
// Equation(s):
// \mylcd|delay[6]~31_combout  = (\mylcd|delay [6] & (\mylcd|delay[5]~30  $ (GND))) # (!\mylcd|delay [6] & (!\mylcd|delay[5]~30  & VCC))
// \mylcd|delay[6]~32  = CARRY((\mylcd|delay [6] & !\mylcd|delay[5]~30 ))

	.dataa(\mylcd|delay [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[5]~30 ),
	.combout(\mylcd|delay[6]~31_combout ),
	.cout(\mylcd|delay[6]~32 ));
// synopsys translate_off
defparam \mylcd|delay[6]~31 .lut_mask = 16'hA50A;
defparam \mylcd|delay[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y46_N27
dffeas \mylcd|delay[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[6]~31_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[6] .is_wysiwyg = "true";
defparam \mylcd|delay[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N28
cycloneive_lcell_comb \mylcd|delay[7]~33 (
// Equation(s):
// \mylcd|delay[7]~33_combout  = (\mylcd|delay [7] & (!\mylcd|delay[6]~32 )) # (!\mylcd|delay [7] & ((\mylcd|delay[6]~32 ) # (GND)))
// \mylcd|delay[7]~34  = CARRY((!\mylcd|delay[6]~32 ) # (!\mylcd|delay [7]))

	.dataa(gnd),
	.datab(\mylcd|delay [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[6]~32 ),
	.combout(\mylcd|delay[7]~33_combout ),
	.cout(\mylcd|delay[7]~34 ));
// synopsys translate_off
defparam \mylcd|delay[7]~33 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y46_N29
dffeas \mylcd|delay[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[7]~33_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[7] .is_wysiwyg = "true";
defparam \mylcd|delay[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N30
cycloneive_lcell_comb \mylcd|delay[8]~35 (
// Equation(s):
// \mylcd|delay[8]~35_combout  = (\mylcd|delay [8] & (\mylcd|delay[7]~34  $ (GND))) # (!\mylcd|delay [8] & (!\mylcd|delay[7]~34  & VCC))
// \mylcd|delay[8]~36  = CARRY((\mylcd|delay [8] & !\mylcd|delay[7]~34 ))

	.dataa(\mylcd|delay [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[7]~34 ),
	.combout(\mylcd|delay[8]~35_combout ),
	.cout(\mylcd|delay[8]~36 ));
// synopsys translate_off
defparam \mylcd|delay[8]~35 .lut_mask = 16'hA50A;
defparam \mylcd|delay[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y46_N31
dffeas \mylcd|delay[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[8]~35_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [8]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[8] .is_wysiwyg = "true";
defparam \mylcd|delay[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N10
cycloneive_lcell_comb \mylcd|LessThan4~1 (
// Equation(s):
// \mylcd|LessThan4~1_combout  = (((!\mylcd|delay [5]) # (!\mylcd|delay [6])) # (!\mylcd|delay [7])) # (!\mylcd|delay [8])

	.dataa(\mylcd|delay [8]),
	.datab(\mylcd|delay [7]),
	.datac(\mylcd|delay [6]),
	.datad(\mylcd|delay [5]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~1 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N12
cycloneive_lcell_comb \mylcd|LessThan4~0 (
// Equation(s):
// \mylcd|LessThan4~0_combout  = (!\mylcd|delay [1]) # (!\mylcd|delay [2])

	.dataa(gnd),
	.datab(\mylcd|delay [2]),
	.datac(gnd),
	.datad(\mylcd|delay [1]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~0 .lut_mask = 16'h33FF;
defparam \mylcd|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y46_N4
cycloneive_lcell_comb \mylcd|LessThan4~2 (
// Equation(s):
// \mylcd|LessThan4~2_combout  = (\mylcd|LessThan4~1_combout ) # (((\mylcd|LessThan4~0_combout ) # (!\mylcd|delay [4])) # (!\mylcd|delay [3]))

	.dataa(\mylcd|LessThan4~1_combout ),
	.datab(\mylcd|delay [3]),
	.datac(\mylcd|delay [4]),
	.datad(\mylcd|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\mylcd|LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~2 .lut_mask = 16'hFFBF;
defparam \mylcd|LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N0
cycloneive_lcell_comb \mylcd|delay[9]~37 (
// Equation(s):
// \mylcd|delay[9]~37_combout  = (\mylcd|delay [9] & (!\mylcd|delay[8]~36 )) # (!\mylcd|delay [9] & ((\mylcd|delay[8]~36 ) # (GND)))
// \mylcd|delay[9]~38  = CARRY((!\mylcd|delay[8]~36 ) # (!\mylcd|delay [9]))

	.dataa(gnd),
	.datab(\mylcd|delay [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[8]~36 ),
	.combout(\mylcd|delay[9]~37_combout ),
	.cout(\mylcd|delay[9]~38 ));
// synopsys translate_off
defparam \mylcd|delay[9]~37 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y45_N1
dffeas \mylcd|delay[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[9]~37_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [9]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[9] .is_wysiwyg = "true";
defparam \mylcd|delay[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N2
cycloneive_lcell_comb \mylcd|delay[10]~39 (
// Equation(s):
// \mylcd|delay[10]~39_combout  = (\mylcd|delay [10] & (\mylcd|delay[9]~38  $ (GND))) # (!\mylcd|delay [10] & (!\mylcd|delay[9]~38  & VCC))
// \mylcd|delay[10]~40  = CARRY((\mylcd|delay [10] & !\mylcd|delay[9]~38 ))

	.dataa(gnd),
	.datab(\mylcd|delay [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[9]~38 ),
	.combout(\mylcd|delay[10]~39_combout ),
	.cout(\mylcd|delay[10]~40 ));
// synopsys translate_off
defparam \mylcd|delay[10]~39 .lut_mask = 16'hC30C;
defparam \mylcd|delay[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y45_N3
dffeas \mylcd|delay[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[10]~39_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [10]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[10] .is_wysiwyg = "true";
defparam \mylcd|delay[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N4
cycloneive_lcell_comb \mylcd|delay[11]~41 (
// Equation(s):
// \mylcd|delay[11]~41_combout  = (\mylcd|delay [11] & (!\mylcd|delay[10]~40 )) # (!\mylcd|delay [11] & ((\mylcd|delay[10]~40 ) # (GND)))
// \mylcd|delay[11]~42  = CARRY((!\mylcd|delay[10]~40 ) # (!\mylcd|delay [11]))

	.dataa(gnd),
	.datab(\mylcd|delay [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[10]~40 ),
	.combout(\mylcd|delay[11]~41_combout ),
	.cout(\mylcd|delay[11]~42 ));
// synopsys translate_off
defparam \mylcd|delay[11]~41 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y45_N5
dffeas \mylcd|delay[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[11]~41_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[11] .is_wysiwyg = "true";
defparam \mylcd|delay[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N6
cycloneive_lcell_comb \mylcd|delay[12]~43 (
// Equation(s):
// \mylcd|delay[12]~43_combout  = (\mylcd|delay [12] & (\mylcd|delay[11]~42  $ (GND))) # (!\mylcd|delay [12] & (!\mylcd|delay[11]~42  & VCC))
// \mylcd|delay[12]~44  = CARRY((\mylcd|delay [12] & !\mylcd|delay[11]~42 ))

	.dataa(\mylcd|delay [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[11]~42 ),
	.combout(\mylcd|delay[12]~43_combout ),
	.cout(\mylcd|delay[12]~44 ));
// synopsys translate_off
defparam \mylcd|delay[12]~43 .lut_mask = 16'hA50A;
defparam \mylcd|delay[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y45_N7
dffeas \mylcd|delay[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[12]~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[12] .is_wysiwyg = "true";
defparam \mylcd|delay[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N20
cycloneive_lcell_comb \mylcd|LessThan4~3 (
// Equation(s):
// \mylcd|LessThan4~3_combout  = (((!\mylcd|delay [9]) # (!\mylcd|delay [11])) # (!\mylcd|delay [10])) # (!\mylcd|delay [12])

	.dataa(\mylcd|delay [12]),
	.datab(\mylcd|delay [10]),
	.datac(\mylcd|delay [11]),
	.datad(\mylcd|delay [9]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~3 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N8
cycloneive_lcell_comb \mylcd|delay[13]~45 (
// Equation(s):
// \mylcd|delay[13]~45_combout  = (\mylcd|delay [13] & (!\mylcd|delay[12]~44 )) # (!\mylcd|delay [13] & ((\mylcd|delay[12]~44 ) # (GND)))
// \mylcd|delay[13]~46  = CARRY((!\mylcd|delay[12]~44 ) # (!\mylcd|delay [13]))

	.dataa(gnd),
	.datab(\mylcd|delay [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[12]~44 ),
	.combout(\mylcd|delay[13]~45_combout ),
	.cout(\mylcd|delay[13]~46 ));
// synopsys translate_off
defparam \mylcd|delay[13]~45 .lut_mask = 16'h3C3F;
defparam \mylcd|delay[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y45_N9
dffeas \mylcd|delay[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[13]~45_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[13] .is_wysiwyg = "true";
defparam \mylcd|delay[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N10
cycloneive_lcell_comb \mylcd|delay[14]~47 (
// Equation(s):
// \mylcd|delay[14]~47_combout  = (\mylcd|delay [14] & (\mylcd|delay[13]~46  $ (GND))) # (!\mylcd|delay [14] & (!\mylcd|delay[13]~46  & VCC))
// \mylcd|delay[14]~48  = CARRY((\mylcd|delay [14] & !\mylcd|delay[13]~46 ))

	.dataa(\mylcd|delay [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[13]~46 ),
	.combout(\mylcd|delay[14]~47_combout ),
	.cout(\mylcd|delay[14]~48 ));
// synopsys translate_off
defparam \mylcd|delay[14]~47 .lut_mask = 16'hA50A;
defparam \mylcd|delay[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y45_N11
dffeas \mylcd|delay[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[14]~47_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[14] .is_wysiwyg = "true";
defparam \mylcd|delay[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N12
cycloneive_lcell_comb \mylcd|delay[15]~49 (
// Equation(s):
// \mylcd|delay[15]~49_combout  = (\mylcd|delay [15] & (!\mylcd|delay[14]~48 )) # (!\mylcd|delay [15] & ((\mylcd|delay[14]~48 ) # (GND)))
// \mylcd|delay[15]~50  = CARRY((!\mylcd|delay[14]~48 ) # (!\mylcd|delay [15]))

	.dataa(\mylcd|delay [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[14]~48 ),
	.combout(\mylcd|delay[15]~49_combout ),
	.cout(\mylcd|delay[15]~50 ));
// synopsys translate_off
defparam \mylcd|delay[15]~49 .lut_mask = 16'h5A5F;
defparam \mylcd|delay[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y45_N13
dffeas \mylcd|delay[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[15]~49_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[15] .is_wysiwyg = "true";
defparam \mylcd|delay[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N14
cycloneive_lcell_comb \mylcd|delay[16]~51 (
// Equation(s):
// \mylcd|delay[16]~51_combout  = (\mylcd|delay [16] & (\mylcd|delay[15]~50  $ (GND))) # (!\mylcd|delay [16] & (!\mylcd|delay[15]~50  & VCC))
// \mylcd|delay[16]~52  = CARRY((\mylcd|delay [16] & !\mylcd|delay[15]~50 ))

	.dataa(gnd),
	.datab(\mylcd|delay [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|delay[15]~50 ),
	.combout(\mylcd|delay[16]~51_combout ),
	.cout(\mylcd|delay[16]~52 ));
// synopsys translate_off
defparam \mylcd|delay[16]~51 .lut_mask = 16'hC30C;
defparam \mylcd|delay[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y45_N15
dffeas \mylcd|delay[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[16]~51_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[16] .is_wysiwyg = "true";
defparam \mylcd|delay[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N30
cycloneive_lcell_comb \mylcd|LessThan4~4 (
// Equation(s):
// \mylcd|LessThan4~4_combout  = (((!\mylcd|delay [14]) # (!\mylcd|delay [13])) # (!\mylcd|delay [16])) # (!\mylcd|delay [15])

	.dataa(\mylcd|delay [15]),
	.datab(\mylcd|delay [16]),
	.datac(\mylcd|delay [13]),
	.datad(\mylcd|delay [14]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~4 .lut_mask = 16'h7FFF;
defparam \mylcd|LessThan4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N16
cycloneive_lcell_comb \mylcd|delay[17]~53 (
// Equation(s):
// \mylcd|delay[17]~53_combout  = \mylcd|delay[16]~52  $ (\mylcd|delay [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|delay [17]),
	.cin(\mylcd|delay[16]~52 ),
	.combout(\mylcd|delay[17]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|delay[17]~53 .lut_mask = 16'h0FF0;
defparam \mylcd|delay[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X79_Y45_N17
dffeas \mylcd|delay[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|delay[17]~53_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(\mylcd|LessThan4~5_combout ),
	.sload(gnd),
	.ena(\mylcd|delay[17]~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|delay [17]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|delay[17] .is_wysiwyg = "true";
defparam \mylcd|delay[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N28
cycloneive_lcell_comb \mylcd|LessThan4~5 (
// Equation(s):
// \mylcd|LessThan4~5_combout  = (!\mylcd|LessThan4~2_combout  & (!\mylcd|LessThan4~3_combout  & (!\mylcd|LessThan4~4_combout  & \mylcd|delay [17])))

	.dataa(\mylcd|LessThan4~2_combout ),
	.datab(\mylcd|LessThan4~3_combout ),
	.datac(\mylcd|LessThan4~4_combout ),
	.datad(\mylcd|delay [17]),
	.cin(gnd),
	.combout(\mylcd|LessThan4~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan4~5 .lut_mask = 16'h0100;
defparam \mylcd|LessThan4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N24
cycloneive_lcell_comb \mylcd|Selector32~0 (
// Equation(s):
// \mylcd|Selector32~0_combout  = (\mylcd|state1 [1] & (\mylcd|LessThan4~5_combout  & (!\mylcd|state1 [0]))) # (!\mylcd|state1 [1] & (((!\mylcd|cdone~q ) # (!\mylcd|state1 [0]))))

	.dataa(\mylcd|state1 [1]),
	.datab(\mylcd|LessThan4~5_combout ),
	.datac(\mylcd|state1 [0]),
	.datad(\mylcd|cdone~q ),
	.cin(gnd),
	.combout(\mylcd|Selector32~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Selector32~0 .lut_mask = 16'h0D5D;
defparam \mylcd|Selector32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y45_N25
dffeas \mylcd|state1[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|Selector32~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|LessThan3~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|state1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|state1[0] .is_wysiwyg = "true";
defparam \mylcd|state1[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y59_N22
cycloneive_io_ibuf \ps2_data~input (
	.i(ps2_data),
	.ibar(gnd),
	.o(\ps2_data~input_o ));
// synopsys translate_off
defparam \ps2_data~input .bus_hold = "false";
defparam \ps2_data~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N10
cycloneive_lcell_comb \myps2|PS2|ps2_data_reg~0 (
// Equation(s):
// \myps2|PS2|ps2_data_reg~0_combout  = (\ps2_data~input_o ) # (!\resetn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\ps2_data~input_o ),
	.cin(gnd),
	.combout(\myps2|PS2|ps2_data_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|ps2_data_reg~0 .lut_mask = 16'hFF0F;
defparam \myps2|PS2|ps2_data_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y43_N11
dffeas \myps2|PS2|ps2_data_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|ps2_data_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|ps2_data_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|ps2_data_reg .is_wysiwyg = "true";
defparam \myps2|PS2|ps2_data_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N12
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_shift_reg~1 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_shift_reg~1_combout  = (\myps2|PS2|ps2_data_reg~q  & \resetn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|PS2|ps2_data_reg~q ),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg~1 .lut_mask = 16'hF000;
defparam \myps2|PS2|PS2_Data_In|data_shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y67_N15
cycloneive_io_ibuf \ps2_clock~input (
	.i(ps2_clock),
	.ibar(gnd),
	.o(\ps2_clock~input_o ));
// synopsys translate_off
defparam \ps2_clock~input .bus_hold = "false";
defparam \ps2_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N6
cycloneive_lcell_comb \myps2|PS2|ps2_clk_reg~0 (
// Equation(s):
// \myps2|PS2|ps2_clk_reg~0_combout  = (\ps2_clock~input_o ) # (!\resetn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\ps2_clock~input_o ),
	.cin(gnd),
	.combout(\myps2|PS2|ps2_clk_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|ps2_clk_reg~0 .lut_mask = 16'hFF0F;
defparam \myps2|PS2|ps2_clk_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y43_N7
dffeas \myps2|PS2|ps2_clk_reg (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|ps2_clk_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|ps2_clk_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|ps2_clk_reg .is_wysiwyg = "true";
defparam \myps2|PS2|ps2_clk_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N16
cycloneive_lcell_comb \myps2|PS2|last_ps2_clk~0 (
// Equation(s):
// \myps2|PS2|last_ps2_clk~0_combout  = (\myps2|PS2|ps2_clk_reg~q ) # (!\resetn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|ps2_clk_reg~q ),
	.cin(gnd),
	.combout(\myps2|PS2|last_ps2_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|last_ps2_clk~0 .lut_mask = 16'hFF0F;
defparam \myps2|PS2|last_ps2_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y43_N17
dffeas \myps2|PS2|last_ps2_clk (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|last_ps2_clk~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|last_ps2_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|last_ps2_clk .is_wysiwyg = "true";
defparam \myps2|PS2|last_ps2_clk .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N10
cycloneive_lcell_comb \myps2|PS2|ps2_clk_posedge (
// Equation(s):
// \myps2|PS2|ps2_clk_posedge~combout  = (!\myps2|PS2|last_ps2_clk~q  & \myps2|PS2|ps2_clk_reg~q )

	.dataa(\myps2|PS2|last_ps2_clk~q ),
	.datab(gnd),
	.datac(\myps2|PS2|ps2_clk_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|ps2_clk_posedge~combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|ps2_clk_posedge .lut_mask = 16'h5050;
defparam \myps2|PS2|ps2_clk_posedge .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N8
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count~0_combout  = (!\myps2|PS2|last_ps2_clk~q  & (\myps2|PS2|ps2_clk_reg~q  & (\resetn~input_o  & \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q )))

	.dataa(\myps2|PS2|last_ps2_clk~q ),
	.datab(\myps2|PS2|ps2_clk_reg~q ),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count~0 .lut_mask = 16'h4000;
defparam \myps2|PS2|PS2_Data_In|data_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N26
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count~3 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count~3_combout  = (\myps2|PS2|PS2_Data_In|data_count~0_combout  & !\myps2|PS2|PS2_Data_In|data_count [0])

	.dataa(gnd),
	.datab(\myps2|PS2|PS2_Data_In|data_count~0_combout ),
	.datac(\myps2|PS2|PS2_Data_In|data_count [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count~3 .lut_mask = 16'h0C0C;
defparam \myps2|PS2|PS2_Data_In|data_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N2
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count[0]~2 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count[0]~2_combout  = (((!\myps2|PS2|last_ps2_clk~q  & \myps2|PS2|ps2_clk_reg~q )) # (!\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q )) # (!\resetn~input_o )

	.dataa(\myps2|PS2|last_ps2_clk~q ),
	.datab(\myps2|PS2|ps2_clk_reg~q ),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count[0]~2 .lut_mask = 16'h4FFF;
defparam \myps2|PS2|PS2_Data_In|data_count[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N27
dffeas \myps2|PS2|PS2_Data_In|data_count[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|data_count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_count[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count[0] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N24
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count~4 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count~4_combout  = (\myps2|PS2|PS2_Data_In|data_count~0_combout  & (\myps2|PS2|PS2_Data_In|data_count [0] $ (\myps2|PS2|PS2_Data_In|data_count [1])))

	.dataa(\myps2|PS2|PS2_Data_In|data_count [0]),
	.datab(\myps2|PS2|PS2_Data_In|data_count~0_combout ),
	.datac(\myps2|PS2|PS2_Data_In|data_count [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count~4 .lut_mask = 16'h4848;
defparam \myps2|PS2|PS2_Data_In|data_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N25
dffeas \myps2|PS2|PS2_Data_In|data_count[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|data_count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_count[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count[1] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N4
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count~1 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count~1_combout  = (\myps2|PS2|PS2_Data_In|data_count~0_combout  & (\myps2|PS2|PS2_Data_In|data_count [2] $ (((\myps2|PS2|PS2_Data_In|data_count [0] & \myps2|PS2|PS2_Data_In|data_count [1])))))

	.dataa(\myps2|PS2|PS2_Data_In|data_count [0]),
	.datab(\myps2|PS2|PS2_Data_In|data_count~0_combout ),
	.datac(\myps2|PS2|PS2_Data_In|data_count [2]),
	.datad(\myps2|PS2|PS2_Data_In|data_count [1]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count~1 .lut_mask = 16'h48C0;
defparam \myps2|PS2|PS2_Data_In|data_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N5
dffeas \myps2|PS2|PS2_Data_In|data_count[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|data_count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_count[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count[2] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N22
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|always1~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|always1~0_combout  = (\myps2|PS2|PS2_Data_In|data_count [2] & (\myps2|PS2|PS2_Data_In|data_count [0] & \myps2|PS2|PS2_Data_In|data_count [1]))

	.dataa(gnd),
	.datab(\myps2|PS2|PS2_Data_In|data_count [2]),
	.datac(\myps2|PS2|PS2_Data_In|data_count [0]),
	.datad(\myps2|PS2|PS2_Data_In|data_count [1]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|always1~0 .lut_mask = 16'hC000;
defparam \myps2|PS2|PS2_Data_In|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N16
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_count~5 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_count~5_combout  = (\myps2|PS2|PS2_Data_In|data_count~0_combout  & (\myps2|PS2|PS2_Data_In|always1~0_combout  $ (\myps2|PS2|PS2_Data_In|data_count [3])))

	.dataa(\myps2|PS2|PS2_Data_In|always1~0_combout ),
	.datab(\myps2|PS2|PS2_Data_In|data_count~0_combout ),
	.datac(\myps2|PS2|PS2_Data_In|data_count [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count~5 .lut_mask = 16'h4848;
defparam \myps2|PS2|PS2_Data_In|data_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N17
dffeas \myps2|PS2|PS2_Data_In|data_count[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|data_count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_count[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_count[3] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N18
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|always1~1 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|always1~1_combout  = (!\myps2|PS2|last_ps2_clk~q  & (\myps2|PS2|ps2_clk_reg~q  & (\myps2|PS2|PS2_Data_In|always1~0_combout  & !\myps2|PS2|PS2_Data_In|data_count [3])))

	.dataa(\myps2|PS2|last_ps2_clk~q ),
	.datab(\myps2|PS2|ps2_clk_reg~q ),
	.datac(\myps2|PS2|PS2_Data_In|always1~0_combout ),
	.datad(\myps2|PS2|PS2_Data_In|data_count [3]),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|always1~1 .lut_mask = 16'h0040;
defparam \myps2|PS2|PS2_Data_In|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N6
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|Selector3~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|Selector3~0_combout  = (\myps2|PS2|ps2_clk_posedge~combout  & (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & ((\myps2|PS2|PS2_Data_In|always1~1_combout )))) # (!\myps2|PS2|ps2_clk_posedge~combout  & 
// ((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ) # ((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & \myps2|PS2|PS2_Data_In|always1~1_combout ))))

	.dataa(\myps2|PS2|ps2_clk_posedge~combout ),
	.datab(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datac(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.datad(\myps2|PS2|PS2_Data_In|always1~1_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|Selector3~0 .lut_mask = 16'hDC50;
defparam \myps2|PS2|PS2_Data_In|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N7
dffeas \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N14
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|Selector4~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|Selector4~0_combout  = (\myps2|PS2|last_ps2_clk~q  & (((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q )))) # (!\myps2|PS2|last_ps2_clk~q  & ((\myps2|PS2|ps2_clk_reg~q  & 
// ((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ))) # (!\myps2|PS2|ps2_clk_reg~q  & (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ))))

	.dataa(\myps2|PS2|last_ps2_clk~q ),
	.datab(\myps2|PS2|ps2_clk_reg~q ),
	.datac(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.datad(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_3_PARITY_IN~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|Selector4~0 .lut_mask = 16'hF4B0;
defparam \myps2|PS2|PS2_Data_In|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N15
dffeas \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N20
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|always5~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|always5~0_combout  = (!\myps2|PS2|last_ps2_clk~q  & (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q  & \myps2|PS2|ps2_clk_reg~q ))

	.dataa(\myps2|PS2|last_ps2_clk~q ),
	.datab(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.datac(\myps2|PS2|ps2_clk_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|always5~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|always5~0 .lut_mask = 16'h4040;
defparam \myps2|PS2|PS2_Data_In|always5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N21
dffeas \myps2|PS2|PS2_Data_In|received_data_en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|always5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data_en .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data_en .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N18
cycloneive_lcell_comb \myps2|PS2|Selector1~2 (
// Equation(s):
// \myps2|PS2|Selector1~2_combout  = (!\myps2|PS2|ps2_data_reg~q  & (!\myps2|PS2|last_ps2_clk~q  & \myps2|PS2|ps2_clk_reg~q ))

	.dataa(\myps2|PS2|ps2_data_reg~q ),
	.datab(\myps2|PS2|last_ps2_clk~q ),
	.datac(gnd),
	.datad(\myps2|PS2|ps2_clk_reg~q ),
	.cin(gnd),
	.combout(\myps2|PS2|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|Selector1~2 .lut_mask = 16'h1100;
defparam \myps2|PS2|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N28
cycloneive_lcell_comb \myps2|PS2|s_ps2_transceiver~9 (
// Equation(s):
// \myps2|PS2|s_ps2_transceiver~9_combout  = (\resetn~input_o  & ((\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & (!\myps2|PS2|PS2_Data_In|received_data_en~q )) # (!\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q  & ((\myps2|PS2|Selector1~2_combout 
// )))))

	.dataa(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datab(\myps2|PS2|Selector1~2_combout ),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.cin(gnd),
	.combout(\myps2|PS2|s_ps2_transceiver~9_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|s_ps2_transceiver~9 .lut_mask = 16'h50C0;
defparam \myps2|PS2|s_ps2_transceiver~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y43_N29
dffeas \myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|s_ps2_transceiver~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE .is_wysiwyg = "true";
defparam \myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N12
cycloneive_lcell_comb \myps2|PS2|Selector1~3 (
// Equation(s):
// \myps2|PS2|Selector1~3_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q  & (\myps2|PS2|Selector1~2_combout  & ((!\myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q )))) # (!\myps2|PS2|PS2_Data_In|received_data_en~q  & 
// ((\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ) # ((\myps2|PS2|Selector1~2_combout  & !\myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ))))

	.dataa(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datab(\myps2|PS2|Selector1~2_combout ),
	.datac(\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.datad(\myps2|PS2|s_ps2_transceiver.PS2_STATE_0_IDLE~q ),
	.cin(gnd),
	.combout(\myps2|PS2|Selector1~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|Selector1~3 .lut_mask = 16'h50DC;
defparam \myps2|PS2|Selector1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X76_Y43_N13
dffeas \myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|Selector1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN .is_wysiwyg = "true";
defparam \myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X76_Y43_N24
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|Selector2~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|Selector2~0_combout  = (!\myps2|PS2|PS2_Data_In|received_data_en~q  & \myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datad(\myps2|PS2|s_ps2_transceiver.PS2_STATE_1_DATA_IN~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|Selector2~0 .lut_mask = 16'h0F00;
defparam \myps2|PS2|PS2_Data_In|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N0
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|s_ps2_receiver~9 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|s_ps2_receiver~9_combout  = (\resetn~input_o  & (!\myps2|PS2|PS2_Data_In|always5~0_combout  & ((\myps2|PS2|PS2_Data_In|Selector2~0_combout ) # (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ))))

	.dataa(\resetn~input_o ),
	.datab(\myps2|PS2|PS2_Data_In|Selector2~0_combout ),
	.datac(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.datad(\myps2|PS2|PS2_Data_In|always5~0_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|s_ps2_receiver~9_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver~9 .lut_mask = 16'h00A8;
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N1
dffeas \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|s_ps2_receiver~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N28
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|Selector2~1 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|Selector2~1_combout  = (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q  & (((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & !\myps2|PS2|PS2_Data_In|always1~1_combout )))) # 
// (!\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q  & ((\myps2|PS2|PS2_Data_In|Selector2~0_combout ) # ((\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q  & !\myps2|PS2|PS2_Data_In|always1~1_combout ))))

	.dataa(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_0_IDLE~q ),
	.datab(\myps2|PS2|PS2_Data_In|Selector2~0_combout ),
	.datac(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.datad(\myps2|PS2|PS2_Data_In|always1~1_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|Selector2~1 .lut_mask = 16'h44F4;
defparam \myps2|PS2|PS2_Data_In|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y43_N29
dffeas \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\resetn~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N30
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|data_shift_reg[3]~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|data_shift_reg[3]~0_combout  = ((!\myps2|PS2|last_ps2_clk~q  & (\myps2|PS2|ps2_clk_reg~q  & \myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ))) # (!\resetn~input_o )

	.dataa(\myps2|PS2|last_ps2_clk~q ),
	.datab(\myps2|PS2|ps2_clk_reg~q ),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_2_DATA_IN~q ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|data_shift_reg[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[3]~0 .lut_mask = 16'h4F0F;
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N13
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|data_shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[7] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N22
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~5 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~5_combout  = (\myps2|PS2|PS2_Data_In|data_shift_reg [7] & \resetn~input_o )

	.dataa(\myps2|PS2|PS2_Data_In|data_shift_reg [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~5 .lut_mask = 16'hAA00;
defparam \myps2|PS2|PS2_Data_In|received_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N23
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[6] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N8
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~6 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~6_combout  = (\myps2|PS2|PS2_Data_In|data_shift_reg [6] & \resetn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|PS2|PS2_Data_In|data_shift_reg [6]),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~6 .lut_mask = 16'hF000;
defparam \myps2|PS2|PS2_Data_In|received_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N18
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data[6]~feeder (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data[6]~feeder_combout  = \myps2|PS2|PS2_Data_In|received_data~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data~6_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[6]~feeder .lut_mask = 16'hFF00;
defparam \myps2|PS2|PS2_Data_In|received_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y43_N12
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data[7]~1 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data[7]~1_combout  = (\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ) # (!\resetn~input_o )

	.dataa(gnd),
	.datab(\myps2|PS2|PS2_Data_In|s_ps2_receiver.PS2_STATE_4_STOP_IN~q ),
	.datac(\resetn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[7]~1 .lut_mask = 16'hCFCF;
defparam \myps2|PS2|PS2_Data_In|received_data[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N19
dffeas \myps2|PS2|PS2_Data_In|received_data[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[6] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N30
cycloneive_lcell_comb \myps2|last_data_received~6 (
// Equation(s):
// \myps2|last_data_received~6_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|received_data [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|received_data [6]),
	.cin(gnd),
	.combout(\myps2|last_data_received~6_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~6 .lut_mask = 16'hF000;
defparam \myps2|last_data_received~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N30
cycloneive_lcell_comb \myps2|last_data_received[7]~1 (
// Equation(s):
// \myps2|last_data_received[7]~1_combout  = (\myps2|PS2|PS2_Data_In|received_data_en~q ) # (!\resetn~input_o )

	.dataa(gnd),
	.datab(\myps2|PS2|PS2_Data_In|received_data_en~q ),
	.datac(gnd),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|last_data_received[7]~1_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received[7]~1 .lut_mask = 16'hCCFF;
defparam \myps2|last_data_received[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N31
dffeas \myps2|last_data_received[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [6]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[6] .is_wysiwyg = "true";
defparam \myps2|last_data_received[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y42_N9
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[5] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N30
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~7 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~7_combout  = (\myps2|PS2|PS2_Data_In|data_shift_reg [5] & \resetn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|PS2|PS2_Data_In|data_shift_reg [5]),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~7 .lut_mask = 16'hF000;
defparam \myps2|PS2|PS2_Data_In|received_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N16
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data[5]~feeder (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data[5]~feeder_combout  = \myps2|PS2|PS2_Data_In|received_data~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data~7_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[5]~feeder .lut_mask = 16'hFF00;
defparam \myps2|PS2|PS2_Data_In|received_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N17
dffeas \myps2|PS2|PS2_Data_In|received_data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[5] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N4
cycloneive_lcell_comb \myps2|last_data_received~7 (
// Equation(s):
// \myps2|last_data_received~7_combout  = (\myps2|PS2|PS2_Data_In|received_data [5] & \resetn~input_o )

	.dataa(\myps2|PS2|PS2_Data_In|received_data [5]),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\myps2|last_data_received~7_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~7 .lut_mask = 16'hA0A0;
defparam \myps2|last_data_received~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N5
dffeas \myps2|last_data_received[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [5]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[5] .is_wysiwyg = "true";
defparam \myps2|last_data_received[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N28
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data[7]~feeder (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data[7]~feeder_combout  = \myps2|PS2|PS2_Data_In|received_data~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data~5_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[7]~feeder .lut_mask = 16'hFF00;
defparam \myps2|PS2|PS2_Data_In|received_data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N29
dffeas \myps2|PS2|PS2_Data_In|received_data[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[7] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N28
cycloneive_lcell_comb \myps2|last_data_received~5 (
// Equation(s):
// \myps2|last_data_received~5_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|received_data [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|received_data [7]),
	.cin(gnd),
	.combout(\myps2|last_data_received~5_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~5 .lut_mask = 16'hF000;
defparam \myps2|last_data_received~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N29
dffeas \myps2|last_data_received[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [7]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[7] .is_wysiwyg = "true";
defparam \myps2|last_data_received[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N2
cycloneive_lcell_comb \mylcd|always0~0 (
// Equation(s):
// \mylcd|always0~0_combout  = (\myps2|last_data_received [7]) # ((!\myps2|last_data_received [6] & !\myps2|last_data_received [5]))

	.dataa(gnd),
	.datab(\myps2|last_data_received [6]),
	.datac(\myps2|last_data_received [5]),
	.datad(\myps2|last_data_received [7]),
	.cin(gnd),
	.combout(\mylcd|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|always0~0 .lut_mask = 16'hFF03;
defparam \mylcd|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N31
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[4] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N0
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~8 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~8_combout  = (\myps2|PS2|PS2_Data_In|data_shift_reg [4] & \resetn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|PS2|PS2_Data_In|data_shift_reg [4]),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~8 .lut_mask = 16'hF000;
defparam \myps2|PS2|PS2_Data_In|received_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N1
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[3] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N6
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~0 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~0_combout  = (\myps2|PS2|PS2_Data_In|data_shift_reg [3] & \resetn~input_o )

	.dataa(gnd),
	.datab(\myps2|PS2|PS2_Data_In|data_shift_reg [3]),
	.datac(gnd),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~0 .lut_mask = 16'hCC00;
defparam \myps2|PS2|PS2_Data_In|received_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N7
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[2] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N4
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~2 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~2_combout  = (\myps2|PS2|PS2_Data_In|data_shift_reg [2] & \resetn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|PS2|PS2_Data_In|data_shift_reg [2]),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~2 .lut_mask = 16'hF000;
defparam \myps2|PS2|PS2_Data_In|received_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N5
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[1] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N26
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~3 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~3_combout  = (\myps2|PS2|PS2_Data_In|data_shift_reg [1] & \resetn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|PS2|PS2_Data_In|data_shift_reg [1]),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~3 .lut_mask = 16'hF000;
defparam \myps2|PS2|PS2_Data_In|received_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N27
dffeas \myps2|PS2|PS2_Data_In|data_shift_reg[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|data_shift_reg[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|data_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[0] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|data_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N2
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data~4 (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data~4_combout  = (\myps2|PS2|PS2_Data_In|data_shift_reg [0] & \resetn~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|PS2|PS2_Data_In|data_shift_reg [0]),
	.datad(\resetn~input_o ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data~4 .lut_mask = 16'hF000;
defparam \myps2|PS2|PS2_Data_In|received_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N3
dffeas \myps2|PS2|PS2_Data_In|received_data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[0] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N2
cycloneive_lcell_comb \myps2|last_data_received~4 (
// Equation(s):
// \myps2|last_data_received~4_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|received_data [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|received_data [0]),
	.cin(gnd),
	.combout(\myps2|last_data_received~4_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~4 .lut_mask = 16'hF000;
defparam \myps2|last_data_received~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N3
dffeas \myps2|last_data_received[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [0]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[0] .is_wysiwyg = "true";
defparam \myps2|last_data_received[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y42_N11
dffeas \myps2|PS2|PS2_Data_In|received_data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\myps2|PS2|PS2_Data_In|received_data~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\myps2|PS2|PS2_Data_In|received_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[4] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N22
cycloneive_lcell_comb \myps2|last_data_received~8 (
// Equation(s):
// \myps2|last_data_received~8_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|received_data [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|received_data [4]),
	.cin(gnd),
	.combout(\myps2|last_data_received~8_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~8 .lut_mask = 16'hF000;
defparam \myps2|last_data_received~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N23
dffeas \myps2|last_data_received[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [4]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[4] .is_wysiwyg = "true";
defparam \myps2|last_data_received[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N14
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data[2]~feeder (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data[2]~feeder_combout  = \myps2|PS2|PS2_Data_In|received_data~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data~2_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[2]~feeder .lut_mask = 16'hFF00;
defparam \myps2|PS2|PS2_Data_In|received_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N15
dffeas \myps2|PS2|PS2_Data_In|received_data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[2] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N14
cycloneive_lcell_comb \myps2|last_data_received~2 (
// Equation(s):
// \myps2|last_data_received~2_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|received_data [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|received_data [2]),
	.cin(gnd),
	.combout(\myps2|last_data_received~2_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~2 .lut_mask = 16'hF000;
defparam \myps2|last_data_received~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N15
dffeas \myps2|last_data_received[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [2]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[2] .is_wysiwyg = "true";
defparam \myps2|last_data_received[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N10
cycloneive_lcell_comb \mylcd|Equal0~0 (
// Equation(s):
// \mylcd|Equal0~0_combout  = (\myps2|last_data_received [0] & (!\myps2|last_data_received [4] & (\myps2|last_data_received [2] & !\myps2|last_data_received [6])))

	.dataa(\myps2|last_data_received [0]),
	.datab(\myps2|last_data_received [4]),
	.datac(\myps2|last_data_received [2]),
	.datad(\myps2|last_data_received [6]),
	.cin(gnd),
	.combout(\mylcd|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal0~0 .lut_mask = 16'h0020;
defparam \mylcd|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N24
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data[3]~feeder (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data[3]~feeder_combout  = \myps2|PS2|PS2_Data_In|received_data~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data~0_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[3]~feeder .lut_mask = 16'hFF00;
defparam \myps2|PS2|PS2_Data_In|received_data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N25
dffeas \myps2|PS2|PS2_Data_In|received_data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[3] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N16
cycloneive_lcell_comb \myps2|last_data_received~0 (
// Equation(s):
// \myps2|last_data_received~0_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|received_data [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|received_data [3]),
	.cin(gnd),
	.combout(\myps2|last_data_received~0_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~0 .lut_mask = 16'hF000;
defparam \myps2|last_data_received~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N17
dffeas \myps2|last_data_received[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [3]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[3] .is_wysiwyg = "true";
defparam \myps2|last_data_received[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y42_N20
cycloneive_lcell_comb \myps2|PS2|PS2_Data_In|received_data[1]~feeder (
// Equation(s):
// \myps2|PS2|PS2_Data_In|received_data[1]~feeder_combout  = \myps2|PS2|PS2_Data_In|received_data~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|PS2|PS2_Data_In|received_data~3_combout ),
	.cin(gnd),
	.combout(\myps2|PS2|PS2_Data_In|received_data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[1]~feeder .lut_mask = 16'hFF00;
defparam \myps2|PS2|PS2_Data_In|received_data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y42_N21
dffeas \myps2|PS2|PS2_Data_In|received_data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|PS2|PS2_Data_In|received_data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|PS2|PS2_Data_In|received_data[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|PS2|PS2_Data_In|received_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|PS2|PS2_Data_In|received_data[1] .is_wysiwyg = "true";
defparam \myps2|PS2|PS2_Data_In|received_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N20
cycloneive_lcell_comb \myps2|last_data_received~3 (
// Equation(s):
// \myps2|last_data_received~3_combout  = (\resetn~input_o  & \myps2|PS2|PS2_Data_In|received_data [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\resetn~input_o ),
	.datad(\myps2|PS2|PS2_Data_In|received_data [1]),
	.cin(gnd),
	.combout(\myps2|last_data_received~3_combout ),
	.cout());
// synopsys translate_off
defparam \myps2|last_data_received~3 .lut_mask = 16'hF000;
defparam \myps2|last_data_received~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N21
dffeas \myps2|last_data_received[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\myps2|last_data_received~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\myps2|last_data_received[7]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\myps2|last_data_received [1]),
	.prn(vcc));
// synopsys translate_off
defparam \myps2|last_data_received[1] .is_wysiwyg = "true";
defparam \myps2|last_data_received[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N4
cycloneive_lcell_comb \mylcd|Equal0~1 (
// Equation(s):
// \mylcd|Equal0~1_combout  = (\myps2|last_data_received [3] & (!\myps2|last_data_received [5] & (!\myps2|last_data_received [1] & !\myps2|last_data_received [7])))

	.dataa(\myps2|last_data_received [3]),
	.datab(\myps2|last_data_received [5]),
	.datac(\myps2|last_data_received [1]),
	.datad(\myps2|last_data_received [7]),
	.cin(gnd),
	.combout(\mylcd|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal0~1 .lut_mask = 16'h0002;
defparam \mylcd|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N10
cycloneive_lcell_comb \mylcd|Equal0~2 (
// Equation(s):
// \mylcd|Equal0~2_combout  = (\mylcd|Equal0~0_combout  & \mylcd|Equal0~1_combout )

	.dataa(\mylcd|Equal0~0_combout ),
	.datab(gnd),
	.datac(\mylcd|Equal0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal0~2 .lut_mask = 16'hA0A0;
defparam \mylcd|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N28
cycloneive_lcell_comb \mylcd|buf_changed_ack~0 (
// Equation(s):
// \mylcd|buf_changed_ack~0_combout  = (\mylcd|LessThan3~0_combout  & (\mylcd|index [5] & ((\mylcd|buf_changed~q ) # (\mylcd|buf_changed_ack~q ))))

	.dataa(\mylcd|LessThan3~0_combout ),
	.datab(\mylcd|buf_changed~q ),
	.datac(\mylcd|buf_changed_ack~q ),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|buf_changed_ack~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|buf_changed_ack~0 .lut_mask = 16'hA800;
defparam \mylcd|buf_changed_ack~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y45_N29
dffeas \mylcd|buf_changed_ack (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|buf_changed_ack~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|buf_changed_ack~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|buf_changed_ack .is_wysiwyg = "true";
defparam \mylcd|buf_changed_ack .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N18
cycloneive_lcell_comb \mylcd|buf_changed~0 (
// Equation(s):
// \mylcd|buf_changed~0_combout  = ((\mylcd|Equal0~2_combout ) # ((\mylcd|buf_changed~q  & !\mylcd|buf_changed_ack~q ))) # (!\mylcd|always0~0_combout )

	.dataa(\mylcd|always0~0_combout ),
	.datab(\mylcd|Equal0~2_combout ),
	.datac(\mylcd|buf_changed~q ),
	.datad(\mylcd|buf_changed_ack~q ),
	.cin(gnd),
	.combout(\mylcd|buf_changed~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|buf_changed~0 .lut_mask = 16'hDDFD;
defparam \mylcd|buf_changed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y45_N19
dffeas \mylcd|buf_changed (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|buf_changed~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|buf_changed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|buf_changed .is_wysiwyg = "true";
defparam \mylcd|buf_changed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y45_N22
cycloneive_lcell_comb \mylcd|index~2 (
// Equation(s):
// \mylcd|index~2_combout  = (\mylcd|LessThan3~1_combout  & (\mylcd|state1 [0] & (\mylcd|state1 [1]))) # (!\mylcd|LessThan3~1_combout  & (((\mylcd|buf_changed~q ))))

	.dataa(\mylcd|LessThan3~1_combout ),
	.datab(\mylcd|state1 [0]),
	.datac(\mylcd|state1 [1]),
	.datad(\mylcd|buf_changed~q ),
	.cin(gnd),
	.combout(\mylcd|index~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index~2 .lut_mask = 16'hD580;
defparam \mylcd|index~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N4
cycloneive_lcell_comb \mylcd|Add4~0 (
// Equation(s):
// \mylcd|Add4~0_combout  = \mylcd|index [0] $ (VCC)
// \mylcd|Add4~1  = CARRY(\mylcd|index [0])

	.dataa(\mylcd|index [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\mylcd|Add4~0_combout ),
	.cout(\mylcd|Add4~1 ));
// synopsys translate_off
defparam \mylcd|Add4~0 .lut_mask = 16'h55AA;
defparam \mylcd|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N6
cycloneive_lcell_comb \mylcd|Add4~2 (
// Equation(s):
// \mylcd|Add4~2_combout  = (\mylcd|index [1] & (!\mylcd|Add4~1 )) # (!\mylcd|index [1] & ((\mylcd|Add4~1 ) # (GND)))
// \mylcd|Add4~3  = CARRY((!\mylcd|Add4~1 ) # (!\mylcd|index [1]))

	.dataa(gnd),
	.datab(\mylcd|index [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~1 ),
	.combout(\mylcd|Add4~2_combout ),
	.cout(\mylcd|Add4~3 ));
// synopsys translate_off
defparam \mylcd|Add4~2 .lut_mask = 16'h3C3F;
defparam \mylcd|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N16
cycloneive_lcell_comb \mylcd|index[1]~3 (
// Equation(s):
// \mylcd|index[1]~3_combout  = (\mylcd|index~2_combout  & (\mylcd|LessThan3~1_combout  & ((\mylcd|Add4~2_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [1]))))

	.dataa(\mylcd|LessThan3~1_combout ),
	.datab(\mylcd|index~2_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|Add4~2_combout ),
	.cin(gnd),
	.combout(\mylcd|index[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[1]~3 .lut_mask = 16'hB830;
defparam \mylcd|index[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y45_N17
dffeas \mylcd|index[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[1]~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[1] .is_wysiwyg = "true";
defparam \mylcd|index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N8
cycloneive_lcell_comb \mylcd|Add4~4 (
// Equation(s):
// \mylcd|Add4~4_combout  = (\mylcd|index [2] & (\mylcd|Add4~3  $ (GND))) # (!\mylcd|index [2] & (!\mylcd|Add4~3  & VCC))
// \mylcd|Add4~5  = CARRY((\mylcd|index [2] & !\mylcd|Add4~3 ))

	.dataa(gnd),
	.datab(\mylcd|index [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~3 ),
	.combout(\mylcd|Add4~4_combout ),
	.cout(\mylcd|Add4~5 ));
// synopsys translate_off
defparam \mylcd|Add4~4 .lut_mask = 16'hC30C;
defparam \mylcd|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N24
cycloneive_lcell_comb \mylcd|index[2]~5 (
// Equation(s):
// \mylcd|index[2]~5_combout  = (\mylcd|index~2_combout  & (\mylcd|LessThan3~1_combout  & (\mylcd|Add4~4_combout ))) # (!\mylcd|index~2_combout  & (((\mylcd|index [2]))))

	.dataa(\mylcd|LessThan3~1_combout ),
	.datab(\mylcd|Add4~4_combout ),
	.datac(\mylcd|index [2]),
	.datad(\mylcd|index~2_combout ),
	.cin(gnd),
	.combout(\mylcd|index[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[2]~5 .lut_mask = 16'h88F0;
defparam \mylcd|index[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y45_N25
dffeas \mylcd|index[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[2]~5_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[2] .is_wysiwyg = "true";
defparam \mylcd|index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N10
cycloneive_lcell_comb \mylcd|Add4~6 (
// Equation(s):
// \mylcd|Add4~6_combout  = (\mylcd|index [3] & (!\mylcd|Add4~5 )) # (!\mylcd|index [3] & ((\mylcd|Add4~5 ) # (GND)))
// \mylcd|Add4~7  = CARRY((!\mylcd|Add4~5 ) # (!\mylcd|index [3]))

	.dataa(\mylcd|index [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~5 ),
	.combout(\mylcd|Add4~6_combout ),
	.cout(\mylcd|Add4~7 ));
// synopsys translate_off
defparam \mylcd|Add4~6 .lut_mask = 16'h5A5F;
defparam \mylcd|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N26
cycloneive_lcell_comb \mylcd|index[3]~6 (
// Equation(s):
// \mylcd|index[3]~6_combout  = (\mylcd|index~2_combout  & (\mylcd|LessThan3~1_combout  & ((\mylcd|Add4~6_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [3]))))

	.dataa(\mylcd|LessThan3~1_combout ),
	.datab(\mylcd|index~2_combout ),
	.datac(\mylcd|index [3]),
	.datad(\mylcd|Add4~6_combout ),
	.cin(gnd),
	.combout(\mylcd|index[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[3]~6 .lut_mask = 16'hB830;
defparam \mylcd|index[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y45_N27
dffeas \mylcd|index[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[3]~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[3] .is_wysiwyg = "true";
defparam \mylcd|index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N12
cycloneive_lcell_comb \mylcd|Add4~8 (
// Equation(s):
// \mylcd|Add4~8_combout  = (\mylcd|index [4] & (\mylcd|Add4~7  $ (GND))) # (!\mylcd|index [4] & (!\mylcd|Add4~7  & VCC))
// \mylcd|Add4~9  = CARRY((\mylcd|index [4] & !\mylcd|Add4~7 ))

	.dataa(gnd),
	.datab(\mylcd|index [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\mylcd|Add4~7 ),
	.combout(\mylcd|Add4~8_combout ),
	.cout(\mylcd|Add4~9 ));
// synopsys translate_off
defparam \mylcd|Add4~8 .lut_mask = 16'hC30C;
defparam \mylcd|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N0
cycloneive_lcell_comb \mylcd|index[4]~7 (
// Equation(s):
// \mylcd|index[4]~7_combout  = (\mylcd|index~2_combout  & (\mylcd|LessThan3~1_combout  & ((\mylcd|Add4~8_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [4]))))

	.dataa(\mylcd|LessThan3~1_combout ),
	.datab(\mylcd|index~2_combout ),
	.datac(\mylcd|index [4]),
	.datad(\mylcd|Add4~8_combout ),
	.cin(gnd),
	.combout(\mylcd|index[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[4]~7 .lut_mask = 16'hB830;
defparam \mylcd|index[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y45_N1
dffeas \mylcd|index[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[4]~7_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[4] .is_wysiwyg = "true";
defparam \mylcd|index[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N4
cycloneive_lcell_comb \mylcd|LessThan3~0 (
// Equation(s):
// \mylcd|LessThan3~0_combout  = (\mylcd|index [4]) # ((\mylcd|index [3]) # ((\mylcd|index [1] & \mylcd|index [2])))

	.dataa(\mylcd|index [4]),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|index [3]),
	.datad(\mylcd|index [2]),
	.cin(gnd),
	.combout(\mylcd|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan3~0 .lut_mask = 16'hFEFA;
defparam \mylcd|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N14
cycloneive_lcell_comb \mylcd|Add4~10 (
// Equation(s):
// \mylcd|Add4~10_combout  = \mylcd|Add4~9  $ (\mylcd|index [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|index [5]),
	.cin(\mylcd|Add4~9 ),
	.combout(\mylcd|Add4~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add4~10 .lut_mask = 16'h0FF0;
defparam \mylcd|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N2
cycloneive_lcell_comb \mylcd|index[5]~8 (
// Equation(s):
// \mylcd|index[5]~8_combout  = (\mylcd|index~2_combout  & (\mylcd|Add4~10_combout  & ((!\mylcd|index [5]) # (!\mylcd|LessThan3~0_combout )))) # (!\mylcd|index~2_combout  & (((\mylcd|index [5]))))

	.dataa(\mylcd|LessThan3~0_combout ),
	.datab(\mylcd|Add4~10_combout ),
	.datac(\mylcd|index [5]),
	.datad(\mylcd|index~2_combout ),
	.cin(gnd),
	.combout(\mylcd|index[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[5]~8 .lut_mask = 16'h4CF0;
defparam \mylcd|index[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y45_N3
dffeas \mylcd|index[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[5]~8_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[5] .is_wysiwyg = "true";
defparam \mylcd|index[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N16
cycloneive_lcell_comb \mylcd|LessThan3~1 (
// Equation(s):
// \mylcd|LessThan3~1_combout  = (!\mylcd|LessThan3~0_combout ) # (!\mylcd|index [5])

	.dataa(\mylcd|index [5]),
	.datab(gnd),
	.datac(\mylcd|LessThan3~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan3~1 .lut_mask = 16'h5F5F;
defparam \mylcd|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N30
cycloneive_lcell_comb \mylcd|index[0]~4 (
// Equation(s):
// \mylcd|index[0]~4_combout  = (\mylcd|index~2_combout  & (\mylcd|LessThan3~1_combout  & (\mylcd|Add4~0_combout ))) # (!\mylcd|index~2_combout  & (((\mylcd|index [0]))))

	.dataa(\mylcd|LessThan3~1_combout ),
	.datab(\mylcd|Add4~0_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|index~2_combout ),
	.cin(gnd),
	.combout(\mylcd|index[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|index[0]~4 .lut_mask = 16'h88F0;
defparam \mylcd|index[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y45_N31
dffeas \mylcd|index[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|index[0]~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|index[0] .is_wysiwyg = "true";
defparam \mylcd|index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N16
cycloneive_lcell_comb \mylcd|Add1~0 (
// Equation(s):
// \mylcd|Add1~0_combout  = \mylcd|index [0] $ (\mylcd|index [1])

	.dataa(gnd),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|index [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add1~0 .lut_mask = 16'h3C3C;
defparam \mylcd|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N18
cycloneive_lcell_comb \mylcd|ptr[0]~3 (
// Equation(s):
// \mylcd|ptr[0]~3_combout  = (\mylcd|Equal0~0_combout  & (!\mylcd|Equal0~1_combout  & (\mylcd|ptr [0] $ (!\mylcd|always0~0_combout )))) # (!\mylcd|Equal0~0_combout  & ((\mylcd|ptr [0] $ (!\mylcd|always0~0_combout ))))

	.dataa(\mylcd|Equal0~0_combout ),
	.datab(\mylcd|Equal0~1_combout ),
	.datac(\mylcd|ptr [0]),
	.datad(\mylcd|always0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[0]~3 .lut_mask = 16'h7007;
defparam \mylcd|ptr[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y45_N19
dffeas \mylcd|ptr[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|ptr[0]~3_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[0] .is_wysiwyg = "true";
defparam \mylcd|ptr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N30
cycloneive_lcell_comb \mylcd|ptr[1]~1 (
// Equation(s):
// \mylcd|ptr[1]~1_combout  = (!\mylcd|Equal0~2_combout  & (\mylcd|ptr [1] $ (((\mylcd|ptr [0] & !\mylcd|always0~0_combout )))))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\mylcd|ptr [0]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|always0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[1]~1 .lut_mask = 16'h5014;
defparam \mylcd|ptr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y45_N31
dffeas \mylcd|ptr[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|ptr[1]~1_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[1] .is_wysiwyg = "true";
defparam \mylcd|ptr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N16
cycloneive_lcell_comb \mylcd|Add0~0 (
// Equation(s):
// \mylcd|Add0~0_combout  = \mylcd|ptr [2] $ (((\mylcd|ptr [0] & \mylcd|ptr [1])))

	.dataa(gnd),
	.datab(\mylcd|ptr [0]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add0~0 .lut_mask = 16'h3FC0;
defparam \mylcd|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N20
cycloneive_lcell_comb \mylcd|ptr[2]~0 (
// Equation(s):
// \mylcd|ptr[2]~0_combout  = (!\mylcd|Equal0~2_combout  & ((\mylcd|always0~0_combout  & ((\mylcd|ptr [2]))) # (!\mylcd|always0~0_combout  & (\mylcd|Add0~0_combout ))))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\mylcd|Add0~0_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|always0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[2]~0 .lut_mask = 16'h5044;
defparam \mylcd|ptr[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y45_N21
dffeas \mylcd|ptr[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|ptr[2]~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[2] .is_wysiwyg = "true";
defparam \mylcd|ptr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N26
cycloneive_lcell_comb \mylcd|Add0~1 (
// Equation(s):
// \mylcd|Add0~1_combout  = \mylcd|ptr [3] $ (((\mylcd|ptr [1] & (\mylcd|ptr [2] & \mylcd|ptr [0]))))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|ptr [0]),
	.cin(gnd),
	.combout(\mylcd|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add0~1 .lut_mask = 16'h78F0;
defparam \mylcd|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N0
cycloneive_lcell_comb \mylcd|ptr[3]~2 (
// Equation(s):
// \mylcd|ptr[3]~2_combout  = (!\mylcd|Equal0~2_combout  & ((\mylcd|always0~0_combout  & ((\mylcd|ptr [3]))) # (!\mylcd|always0~0_combout  & (\mylcd|Add0~1_combout ))))

	.dataa(\mylcd|Add0~1_combout ),
	.datab(\mylcd|always0~0_combout ),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|ptr[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|ptr[3]~2 .lut_mask = 16'h00E2;
defparam \mylcd|ptr[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y45_N1
dffeas \mylcd|ptr[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|ptr[3]~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|ptr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|ptr[3] .is_wysiwyg = "true";
defparam \mylcd|ptr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N28
cycloneive_lcell_comb \mylcd|Decoder0~5 (
// Equation(s):
// \mylcd|Decoder0~5_combout  = (!\mylcd|Equal0~2_combout  & (!\mylcd|ptr [3] & (!\mylcd|always0~0_combout  & \mylcd|ptr [0])))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|always0~0_combout ),
	.datad(\mylcd|ptr [0]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~5 .lut_mask = 16'h0100;
defparam \mylcd|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N26
cycloneive_lcell_comb \mylcd|line2~30 (
// Equation(s):
// \mylcd|line2~30_combout  = (\myps2|last_data_received [0] & (!\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & \mylcd|ptr [2])))

	.dataa(\myps2|last_data_received [0]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~5_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~30_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~30 .lut_mask = 16'h2000;
defparam \mylcd|line2~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N12
cycloneive_lcell_comb \mylcd|printed_crlf~0 (
// Equation(s):
// \mylcd|printed_crlf~0_combout  = (\mylcd|Equal0~0_combout  & ((\mylcd|Equal0~1_combout ) # ((\mylcd|printed_crlf~q  & \mylcd|always0~0_combout )))) # (!\mylcd|Equal0~0_combout  & (((\mylcd|printed_crlf~q  & \mylcd|always0~0_combout ))))

	.dataa(\mylcd|Equal0~0_combout ),
	.datab(\mylcd|Equal0~1_combout ),
	.datac(\mylcd|printed_crlf~q ),
	.datad(\mylcd|always0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|printed_crlf~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|printed_crlf~0 .lut_mask = 16'hF888;
defparam \mylcd|printed_crlf~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y45_N13
dffeas \mylcd|printed_crlf (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|printed_crlf~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|printed_crlf~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|printed_crlf .is_wysiwyg = "true";
defparam \mylcd|printed_crlf .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N8
cycloneive_lcell_comb \mylcd|always1~0 (
// Equation(s):
// \mylcd|always1~0_combout  = (!\mylcd|ptr [1] & (!\mylcd|ptr [2] & (!\mylcd|ptr [3] & !\mylcd|ptr [0])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [3]),
	.datad(\mylcd|ptr [0]),
	.cin(gnd),
	.combout(\mylcd|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|always1~0 .lut_mask = 16'h0001;
defparam \mylcd|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N22
cycloneive_lcell_comb \mylcd|always1~1 (
// Equation(s):
// \mylcd|always1~1_combout  = (\mylcd|Equal0~2_combout ) # ((!\mylcd|printed_crlf~q  & (!\mylcd|always0~0_combout  & \mylcd|always1~0_combout )))

	.dataa(\mylcd|printed_crlf~q ),
	.datab(\mylcd|always0~0_combout ),
	.datac(\mylcd|always1~0_combout ),
	.datad(\mylcd|Equal0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|always1~1 .lut_mask = 16'hFF10;
defparam \mylcd|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N18
cycloneive_lcell_comb \mylcd|line2[5][1]~31 (
// Equation(s):
// \mylcd|line2[5][1]~31_combout  = (\mylcd|always1~1_combout ) # ((\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2[5][1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[5][1]~31 .lut_mask = 16'hAEAA;
defparam \mylcd|line2[5][1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y44_N27
dffeas \mylcd|line2[5][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~30_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][1]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][0] .is_wysiwyg = "true";
defparam \mylcd|line2[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N16
cycloneive_lcell_comb \mylcd|line1[5][0]~feeder (
// Equation(s):
// \mylcd|line1[5][0]~feeder_combout  = \mylcd|line2[5][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[5][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[5][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[5][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[5][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y44_N17
dffeas \mylcd|line1[5][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[5][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][0] .is_wysiwyg = "true";
defparam \mylcd|line1[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N20
cycloneive_lcell_comb \mylcd|line2~26 (
// Equation(s):
// \mylcd|line2~26_combout  = (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [1] & (\myps2|last_data_received [0] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\mylcd|ptr [1]),
	.datac(\myps2|last_data_received [0]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~26_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~26 .lut_mask = 16'h0020;
defparam \mylcd|line2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N0
cycloneive_lcell_comb \mylcd|line2[1][1]~27 (
// Equation(s):
// \mylcd|line2[1][1]~27_combout  = (\mylcd|always1~1_combout ) # ((!\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & !\mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|always1~1_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2[1][1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[1][1]~27 .lut_mask = 16'hF0F4;
defparam \mylcd|line2[1][1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y43_N21
dffeas \mylcd|line2[1][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~26_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][1]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][0] .is_wysiwyg = "true";
defparam \mylcd|line2[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y44_N29
dffeas \mylcd|line1[1][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][0] .is_wysiwyg = "true";
defparam \mylcd|line1[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N24
cycloneive_lcell_comb \mylcd|Add1~1 (
// Equation(s):
// \mylcd|Add1~1_combout  = \mylcd|index [2] $ (((\mylcd|index [1]) # (\mylcd|index [0])))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add1~1 .lut_mask = 16'h3636;
defparam \mylcd|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N20
cycloneive_lcell_comb \mylcd|line2~8 (
// Equation(s):
// \mylcd|line2~8_combout  = (\myps2|last_data_received [0] & (\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & !\mylcd|ptr [2])))

	.dataa(\myps2|last_data_received [0]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~5_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~8 .lut_mask = 16'h0080;
defparam \mylcd|line2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N12
cycloneive_lcell_comb \mylcd|line2[3][7]~9 (
// Equation(s):
// \mylcd|line2[3][7]~9_combout  = (\mylcd|always1~1_combout ) # ((\mylcd|Decoder0~5_combout  & (\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2[3][7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[3][7]~9 .lut_mask = 16'hAAEA;
defparam \mylcd|line2[3][7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y44_N21
dffeas \mylcd|line2[3][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~8_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][0] .is_wysiwyg = "true";
defparam \mylcd|line2[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y44_N3
dffeas \mylcd|line1[3][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][0] .is_wysiwyg = "true";
defparam \mylcd|line1[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N28
cycloneive_lcell_comb \mylcd|line2~14 (
// Equation(s):
// \mylcd|line2~14_combout  = (\mylcd|ptr [1] & (\myps2|last_data_received [0] & (\mylcd|Decoder0~5_combout  & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\myps2|last_data_received [0]),
	.datac(\mylcd|Decoder0~5_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~14_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~14 .lut_mask = 16'h8000;
defparam \mylcd|line2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N18
cycloneive_lcell_comb \mylcd|line2[7][6]~15 (
// Equation(s):
// \mylcd|line2[7][6]~15_combout  = (\mylcd|always1~1_combout ) # ((\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|always1~1_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2[7][6]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[7][6]~15 .lut_mask = 16'hF8F0;
defparam \mylcd|line2[7][6]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y43_N29
dffeas \mylcd|line2[7][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~14_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][0] .is_wysiwyg = "true";
defparam \mylcd|line2[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N10
cycloneive_lcell_comb \mylcd|line1[7][0]~feeder (
// Equation(s):
// \mylcd|line1[7][0]~feeder_combout  = \mylcd|line2[7][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[7][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[7][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y44_N11
dffeas \mylcd|line1[7][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][0] .is_wysiwyg = "true";
defparam \mylcd|line1[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N2
cycloneive_lcell_comb \mylcd|curbuf[0]~0 (
// Equation(s):
// \mylcd|curbuf[0]~0_combout  = (\mylcd|Add1~0_combout  & (\mylcd|Add1~1_combout )) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout  & ((\mylcd|line1[7][0]~q ))) # (!\mylcd|Add1~1_combout  & (\mylcd|line1[3][0]~q ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[3][0]~q ),
	.datad(\mylcd|line1[7][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~0 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N28
cycloneive_lcell_comb \mylcd|curbuf[0]~1 (
// Equation(s):
// \mylcd|curbuf[0]~1_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[0]~0_combout  & (\mylcd|line1[5][0]~q )) # (!\mylcd|curbuf[0]~0_combout  & ((\mylcd|line1[1][0]~q ))))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[0]~0_combout ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|line1[5][0]~q ),
	.datac(\mylcd|line1[1][0]~q ),
	.datad(\mylcd|curbuf[0]~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~1 .lut_mask = 16'hDDA0;
defparam \mylcd|curbuf[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N24
cycloneive_lcell_comb \mylcd|Decoder0~0 (
// Equation(s):
// \mylcd|Decoder0~0_combout  = (!\mylcd|ptr [0] & (!\mylcd|always0~0_combout  & ((!\mylcd|Equal0~1_combout ) # (!\mylcd|Equal0~0_combout ))))

	.dataa(\mylcd|Equal0~0_combout ),
	.datab(\mylcd|ptr [0]),
	.datac(\mylcd|Equal0~1_combout ),
	.datad(\mylcd|always0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~0 .lut_mask = 16'h0013;
defparam \mylcd|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N22
cycloneive_lcell_comb \mylcd|Decoder0~3 (
// Equation(s):
// \mylcd|Decoder0~3_combout  = (!\mylcd|ptr [2] & (\mylcd|ptr [3] & (!\mylcd|ptr [1] & \mylcd|Decoder0~0_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~3 .lut_mask = 16'h0400;
defparam \mylcd|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N8
cycloneive_lcell_comb \mylcd|line2~4 (
// Equation(s):
// \mylcd|line2~4_combout  = (\myps2|last_data_received [0] & \mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [0]),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~4 .lut_mask = 16'hF000;
defparam \mylcd|line2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N30
cycloneive_lcell_comb \mylcd|line2[8][6]~5 (
// Equation(s):
// \mylcd|line2[8][6]~5_combout  = (\mylcd|always1~1_combout ) # (\mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(\mylcd|always1~1_combout ),
	.datac(gnd),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[8][6]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[8][6]~5 .lut_mask = 16'hFFCC;
defparam \mylcd|line2[8][6]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N9
dffeas \mylcd|line2[8][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~4_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][0] .is_wysiwyg = "true";
defparam \mylcd|line2[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y43_N27
dffeas \mylcd|line1[8][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][0] .is_wysiwyg = "true";
defparam \mylcd|line1[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N4
cycloneive_lcell_comb \mylcd|Decoder0~9 (
// Equation(s):
// \mylcd|Decoder0~9_combout  = (!\mylcd|ptr [2] & (\mylcd|ptr [3] & (\mylcd|ptr [1] & \mylcd|Decoder0~0_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~9 .lut_mask = 16'h4000;
defparam \mylcd|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N12
cycloneive_lcell_comb \mylcd|line2~20 (
// Equation(s):
// \mylcd|line2~20_combout  = (\mylcd|Decoder0~9_combout  & \myps2|last_data_received [0])

	.dataa(\mylcd|Decoder0~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~20_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~20 .lut_mask = 16'hAA00;
defparam \mylcd|line2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N26
cycloneive_lcell_comb \mylcd|line2[10][6]~21 (
// Equation(s):
// \mylcd|line2[10][6]~21_combout  = (\mylcd|always1~1_combout ) # (\mylcd|Decoder0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|always1~1_combout ),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[10][6]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[10][6]~21 .lut_mask = 16'hFFF0;
defparam \mylcd|line2[10][6]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N13
dffeas \mylcd|line2[10][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~20_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][0] .is_wysiwyg = "true";
defparam \mylcd|line2[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y43_N13
dffeas \mylcd|line1[10][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][0] .is_wysiwyg = "true";
defparam \mylcd|line1[10][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N12
cycloneive_lcell_comb \mylcd|curbuf[0]~2 (
// Equation(s):
// \mylcd|curbuf[0]~2_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|line1[8][0]~q ) # ((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~0_combout  & (((\mylcd|line1[10][0]~q  & !\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|line1[8][0]~q ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[10][0]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~2 .lut_mask = 16'hCCB8;
defparam \mylcd|curbuf[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N10
cycloneive_lcell_comb \mylcd|Decoder0~1 (
// Equation(s):
// \mylcd|Decoder0~1_combout  = (\mylcd|ptr [2] & (\mylcd|ptr [3] & (!\mylcd|ptr [1] & \mylcd|Decoder0~0_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~1 .lut_mask = 16'h0800;
defparam \mylcd|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N30
cycloneive_lcell_comb \mylcd|line2~0 (
// Equation(s):
// \mylcd|line2~0_combout  = (\mylcd|Decoder0~1_combout  & \myps2|last_data_received [0])

	.dataa(\mylcd|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~0 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N8
cycloneive_lcell_comb \mylcd|line2[12][2]~1 (
// Equation(s):
// \mylcd|line2[12][2]~1_combout  = (\mylcd|always1~1_combout ) # (\mylcd|Decoder0~1_combout )

	.dataa(gnd),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|Decoder0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2[12][2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[12][2]~1 .lut_mask = 16'hFCFC;
defparam \mylcd|line2[12][2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N31
dffeas \mylcd|line2[12][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][0] .is_wysiwyg = "true";
defparam \mylcd|line2[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y43_N7
dffeas \mylcd|line1[12][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][0] .is_wysiwyg = "true";
defparam \mylcd|line1[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N26
cycloneive_lcell_comb \mylcd|Decoder0~8 (
// Equation(s):
// \mylcd|Decoder0~8_combout  = (\mylcd|ptr [2] & (\mylcd|ptr [3] & (\mylcd|ptr [1] & \mylcd|Decoder0~0_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~8 .lut_mask = 16'h8000;
defparam \mylcd|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N26
cycloneive_lcell_comb \mylcd|line2~18 (
// Equation(s):
// \mylcd|line2~18_combout  = (\mylcd|Decoder0~8_combout  & \myps2|last_data_received [0])

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~18_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~18 .lut_mask = 16'hAA00;
defparam \mylcd|line2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N2
cycloneive_lcell_comb \mylcd|line2[14][2]~19 (
// Equation(s):
// \mylcd|line2[14][2]~19_combout  = (\mylcd|always1~1_combout ) # (\mylcd|Decoder0~8_combout )

	.dataa(gnd),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|Decoder0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2[14][2]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[14][2]~19 .lut_mask = 16'hFCFC;
defparam \mylcd|line2[14][2]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N27
dffeas \mylcd|line2[14][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~18_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][0] .is_wysiwyg = "true";
defparam \mylcd|line2[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N28
cycloneive_lcell_comb \mylcd|line1[14][0]~feeder (
// Equation(s):
// \mylcd|line1[14][0]~feeder_combout  = \mylcd|line2[14][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[14][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[14][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[14][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[14][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y43_N29
dffeas \mylcd|line1[14][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][0] .is_wysiwyg = "true";
defparam \mylcd|line1[14][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N6
cycloneive_lcell_comb \mylcd|curbuf[0]~3 (
// Equation(s):
// \mylcd|curbuf[0]~3_combout  = (\mylcd|curbuf[0]~2_combout  & (((\mylcd|line1[12][0]~q )) # (!\mylcd|Add1~1_combout ))) # (!\mylcd|curbuf[0]~2_combout  & (\mylcd|Add1~1_combout  & ((\mylcd|line1[14][0]~q ))))

	.dataa(\mylcd|curbuf[0]~2_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[12][0]~q ),
	.datad(\mylcd|line1[14][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~3 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N28
cycloneive_lcell_comb \mylcd|Add1~2 (
// Equation(s):
// \mylcd|Add1~2_combout  = \mylcd|index [3] $ (((\mylcd|index [2] & ((\mylcd|index [0]) # (\mylcd|index [1])))))

	.dataa(\mylcd|index [3]),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|index [2]),
	.cin(gnd),
	.combout(\mylcd|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add1~2 .lut_mask = 16'h56AA;
defparam \mylcd|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N6
cycloneive_lcell_comb \mylcd|Decoder0~6 (
// Equation(s):
// \mylcd|Decoder0~6_combout  = (!\mylcd|Equal0~2_combout  & (\mylcd|ptr [3] & (!\mylcd|always0~0_combout  & \mylcd|ptr [0])))

	.dataa(\mylcd|Equal0~2_combout ),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|always0~0_combout ),
	.datad(\mylcd|ptr [0]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~6 .lut_mask = 16'h0400;
defparam \mylcd|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N28
cycloneive_lcell_comb \mylcd|line2~12 (
// Equation(s):
// \mylcd|line2~12_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~6_combout  & (\myps2|last_data_received [0] & !\mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\myps2|last_data_received [0]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~12 .lut_mask = 16'h0080;
defparam \mylcd|line2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N4
cycloneive_lcell_comb \mylcd|line2[11][2]~13 (
// Equation(s):
// \mylcd|line2[11][2]~13_combout  = (\mylcd|always1~1_combout ) # ((\mylcd|ptr [1] & (\mylcd|Decoder0~6_combout  & !\mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\mylcd|always1~1_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2[11][2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[11][2]~13 .lut_mask = 16'hF0F8;
defparam \mylcd|line2[11][2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N29
dffeas \mylcd|line2[11][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~12_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][0] .is_wysiwyg = "true";
defparam \mylcd|line2[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y44_N27
dffeas \mylcd|line1[11][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][0] .is_wysiwyg = "true";
defparam \mylcd|line1[11][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N2
cycloneive_lcell_comb \mylcd|line2~28 (
// Equation(s):
// \mylcd|line2~28_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~6_combout  & (\myps2|last_data_received [0] & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\myps2|last_data_received [0]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~28_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~28 .lut_mask = 16'h0040;
defparam \mylcd|line2~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N30
cycloneive_lcell_comb \mylcd|line2[9][0]~29 (
// Equation(s):
// \mylcd|line2[9][0]~29_combout  = (\mylcd|always1~1_combout ) # ((\mylcd|Decoder0~6_combout  & (!\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~6_combout ),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2[9][0]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[9][0]~29 .lut_mask = 16'hCCCE;
defparam \mylcd|line2[9][0]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y42_N3
dffeas \mylcd|line2[9][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~28_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][0] .is_wysiwyg = "true";
defparam \mylcd|line2[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N12
cycloneive_lcell_comb \mylcd|line1[9][0]~feeder (
// Equation(s):
// \mylcd|line1[9][0]~feeder_combout  = \mylcd|line2[9][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[9][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[9][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[9][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[9][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y44_N13
dffeas \mylcd|line1[9][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][0] .is_wysiwyg = "true";
defparam \mylcd|line1[9][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N26
cycloneive_lcell_comb \mylcd|curbuf[0]~4 (
// Equation(s):
// \mylcd|curbuf[0]~4_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout ) # ((\mylcd|line1[9][0]~q )))) # (!\mylcd|Add1~0_combout  & (!\mylcd|Add1~1_combout  & (\mylcd|line1[11][0]~q )))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[11][0]~q ),
	.datad(\mylcd|line1[9][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~4 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N2
cycloneive_lcell_comb \mylcd|line2~24 (
// Equation(s):
// \mylcd|line2~24_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~6_combout  & (\myps2|last_data_received [0] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\myps2|last_data_received [0]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~24_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~24 .lut_mask = 16'h4000;
defparam \mylcd|line2~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N18
cycloneive_lcell_comb \mylcd|line2[13][2]~25 (
// Equation(s):
// \mylcd|line2[13][2]~25_combout  = (\mylcd|always1~1_combout ) # ((!\mylcd|ptr [1] & (\mylcd|Decoder0~6_combout  & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\mylcd|always1~1_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2[13][2]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[13][2]~25 .lut_mask = 16'hF4F0;
defparam \mylcd|line2[13][2]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N3
dffeas \mylcd|line2[13][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~24_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][0] .is_wysiwyg = "true";
defparam \mylcd|line2[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y44_N1
dffeas \mylcd|line1[13][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][0] .is_wysiwyg = "true";
defparam \mylcd|line1[13][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N0
cycloneive_lcell_comb \mylcd|line2~10 (
// Equation(s):
// \mylcd|line2~10_combout  = (\mylcd|ptr [2] & (\myps2|last_data_received [0] & (\mylcd|ptr [1] & \mylcd|Decoder0~6_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\myps2|last_data_received [0]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~10 .lut_mask = 16'h8000;
defparam \mylcd|line2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N4
cycloneive_lcell_comb \mylcd|line2[15][2]~11 (
// Equation(s):
// \mylcd|line2[15][2]~11_combout  = (\mylcd|always1~1_combout ) # ((\mylcd|ptr [1] & (\mylcd|ptr [2] & \mylcd|Decoder0~6_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[15][2]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[15][2]~11 .lut_mask = 16'hECCC;
defparam \mylcd|line2[15][2]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N1
dffeas \mylcd|line2[15][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~10_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][0] .is_wysiwyg = "true";
defparam \mylcd|line2[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N18
cycloneive_lcell_comb \mylcd|line1[15][0]~feeder (
// Equation(s):
// \mylcd|line1[15][0]~feeder_combout  = \mylcd|line2[15][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y44_N19
dffeas \mylcd|line1[15][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[15][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][0] .is_wysiwyg = "true";
defparam \mylcd|line1[15][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N0
cycloneive_lcell_comb \mylcd|curbuf[0]~5 (
// Equation(s):
// \mylcd|curbuf[0]~5_combout  = (\mylcd|curbuf[0]~4_combout  & (((\mylcd|line1[13][0]~q )) # (!\mylcd|Add1~1_combout ))) # (!\mylcd|curbuf[0]~4_combout  & (\mylcd|Add1~1_combout  & ((\mylcd|line1[15][0]~q ))))

	.dataa(\mylcd|curbuf[0]~4_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[13][0]~q ),
	.datad(\mylcd|line1[15][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~5 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N16
cycloneive_lcell_comb \mylcd|curbuf[0]~6 (
// Equation(s):
// \mylcd|curbuf[0]~6_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|index [0])))) # (!\mylcd|Add1~2_combout  & ((\mylcd|index [0] & (\mylcd|curbuf[0]~3_combout )) # (!\mylcd|index [0] & ((\mylcd|curbuf[0]~5_combout )))))

	.dataa(\mylcd|curbuf[0]~3_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[0]~5_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~6 .lut_mask = 16'hE3E0;
defparam \mylcd|curbuf[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N16
cycloneive_lcell_comb \mylcd|Decoder0~2 (
// Equation(s):
// \mylcd|Decoder0~2_combout  = (!\mylcd|ptr [2] & (!\mylcd|ptr [3] & (!\mylcd|ptr [1] & \mylcd|Decoder0~0_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~2 .lut_mask = 16'h0100;
defparam \mylcd|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N8
cycloneive_lcell_comb \mylcd|line2~2 (
// Equation(s):
// \mylcd|line2~2_combout  = (\myps2|last_data_received [0] & \mylcd|Decoder0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [0]),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~2 .lut_mask = 16'hF000;
defparam \mylcd|line2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N26
cycloneive_lcell_comb \mylcd|line2[0][1]~3 (
// Equation(s):
// \mylcd|line2[0][1]~3_combout  = (\mylcd|always1~1_combout ) # (\mylcd|Decoder0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|always1~1_combout ),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[0][1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[0][1]~3 .lut_mask = 16'hFFF0;
defparam \mylcd|line2[0][1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y42_N9
dffeas \mylcd|line2[0][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~2_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][0] .is_wysiwyg = "true";
defparam \mylcd|line2[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N10
cycloneive_lcell_comb \mylcd|line1[0][0]~feeder (
// Equation(s):
// \mylcd|line1[0][0]~feeder_combout  = \mylcd|line2[0][0]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[0][0]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[0][0]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y43_N11
dffeas \mylcd|line1[0][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][0] .is_wysiwyg = "true";
defparam \mylcd|line1[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y45_N14
cycloneive_lcell_comb \mylcd|Decoder0~4 (
// Equation(s):
// \mylcd|Decoder0~4_combout  = (!\mylcd|ptr [1] & (!\mylcd|ptr [3] & (\mylcd|Decoder0~0_combout  & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|Decoder0~0_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~4 .lut_mask = 16'h1000;
defparam \mylcd|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N20
cycloneive_lcell_comb \mylcd|line2~6 (
// Equation(s):
// \mylcd|line2~6_combout  = (\myps2|last_data_received [0] & \mylcd|Decoder0~4_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [0]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~6_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~6 .lut_mask = 16'hCC00;
defparam \mylcd|line2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N30
cycloneive_lcell_comb \mylcd|line2[4][4]~7 (
// Equation(s):
// \mylcd|line2[4][4]~7_combout  = (\mylcd|always1~1_combout ) # (\mylcd|Decoder0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|always1~1_combout ),
	.datad(\mylcd|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[4][4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[4][4]~7 .lut_mask = 16'hFFF0;
defparam \mylcd|line2[4][4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y43_N21
dffeas \mylcd|line2[4][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~6_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][0] .is_wysiwyg = "true";
defparam \mylcd|line2[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y43_N1
dffeas \mylcd|line1[4][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][0] .is_wysiwyg = "true";
defparam \mylcd|line1[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N6
cycloneive_lcell_comb \mylcd|Decoder0~10 (
// Equation(s):
// \mylcd|Decoder0~10_combout  = (\mylcd|ptr [2] & (!\mylcd|ptr [3] & (\mylcd|ptr [1] & \mylcd|Decoder0~0_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~10 .lut_mask = 16'h2000;
defparam \mylcd|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N14
cycloneive_lcell_comb \mylcd|line2~22 (
// Equation(s):
// \mylcd|line2~22_combout  = (\mylcd|Decoder0~10_combout  & \myps2|last_data_received [0])

	.dataa(gnd),
	.datab(\mylcd|Decoder0~10_combout ),
	.datac(gnd),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~22_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~22 .lut_mask = 16'hCC00;
defparam \mylcd|line2~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N2
cycloneive_lcell_comb \mylcd|line2[6][4]~23 (
// Equation(s):
// \mylcd|line2[6][4]~23_combout  = (\mylcd|always1~1_combout ) # (\mylcd|Decoder0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|always1~1_combout ),
	.datad(\mylcd|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[6][4]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[6][4]~23 .lut_mask = 16'hFFF0;
defparam \mylcd|line2[6][4]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N15
dffeas \mylcd|line2[6][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~22_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][0] .is_wysiwyg = "true";
defparam \mylcd|line2[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y43_N25
dffeas \mylcd|line1[6][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[6][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][0] .is_wysiwyg = "true";
defparam \mylcd|line1[6][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N12
cycloneive_lcell_comb \mylcd|Decoder0~7 (
// Equation(s):
// \mylcd|Decoder0~7_combout  = (!\mylcd|ptr [2] & (!\mylcd|ptr [3] & (\mylcd|ptr [1] & \mylcd|Decoder0~0_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [3]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~7 .lut_mask = 16'h1000;
defparam \mylcd|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N28
cycloneive_lcell_comb \mylcd|line2~16 (
// Equation(s):
// \mylcd|line2~16_combout  = (\mylcd|Decoder0~7_combout  & \myps2|last_data_received [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~7_combout ),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\mylcd|line2~16_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~16 .lut_mask = 16'hF000;
defparam \mylcd|line2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N30
cycloneive_lcell_comb \mylcd|line2[2][0]~17 (
// Equation(s):
// \mylcd|line2[2][0]~17_combout  = (\mylcd|always1~1_combout ) # (\mylcd|Decoder0~7_combout )

	.dataa(\mylcd|always1~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mylcd|line2[2][0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2[2][0]~17 .lut_mask = 16'hFFAA;
defparam \mylcd|line2[2][0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N29
dffeas \mylcd|line2[2][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~16_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][0] .is_wysiwyg = "true";
defparam \mylcd|line2[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y43_N19
dffeas \mylcd|line1[2][0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][0]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][0] .is_wysiwyg = "true";
defparam \mylcd|line1[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N18
cycloneive_lcell_comb \mylcd|curbuf[0]~7 (
// Equation(s):
// \mylcd|curbuf[0]~7_combout  = (\mylcd|Add1~0_combout  & (((\mylcd|Add1~1_combout )))) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout  & (\mylcd|line1[6][0]~q )) # (!\mylcd|Add1~1_combout  & ((\mylcd|line1[2][0]~q )))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|line1[6][0]~q ),
	.datac(\mylcd|line1[2][0]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~7 .lut_mask = 16'hEE50;
defparam \mylcd|curbuf[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N0
cycloneive_lcell_comb \mylcd|curbuf[0]~8 (
// Equation(s):
// \mylcd|curbuf[0]~8_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[0]~7_combout  & ((\mylcd|line1[4][0]~q ))) # (!\mylcd|curbuf[0]~7_combout  & (\mylcd|line1[0][0]~q )))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[0]~7_combout ))))

	.dataa(\mylcd|line1[0][0]~q ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[4][0]~q ),
	.datad(\mylcd|curbuf[0]~7_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~8 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N22
cycloneive_lcell_comb \mylcd|curbuf[0]~9 (
// Equation(s):
// \mylcd|curbuf[0]~9_combout  = (\mylcd|curbuf[0]~6_combout  & (((\mylcd|curbuf[0]~8_combout ) # (!\mylcd|Add1~2_combout )))) # (!\mylcd|curbuf[0]~6_combout  & (\mylcd|curbuf[0]~1_combout  & (\mylcd|Add1~2_combout )))

	.dataa(\mylcd|curbuf[0]~1_combout ),
	.datab(\mylcd|curbuf[0]~6_combout ),
	.datac(\mylcd|Add1~2_combout ),
	.datad(\mylcd|curbuf[0]~8_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~9 .lut_mask = 16'hEC2C;
defparam \mylcd|curbuf[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N24
cycloneive_lcell_comb \mylcd|LessThan2~0 (
// Equation(s):
// \mylcd|LessThan2~0_combout  = (!\mylcd|index [3] & (((!\mylcd|index [0] & !\mylcd|index [1])) # (!\mylcd|index [2])))

	.dataa(\mylcd|index [3]),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|index [2]),
	.cin(gnd),
	.combout(\mylcd|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan2~0 .lut_mask = 16'h0155;
defparam \mylcd|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N10
cycloneive_lcell_comb \mylcd|LessThan2~1 (
// Equation(s):
// \mylcd|LessThan2~1_combout  = (!\mylcd|index [5] & ((\mylcd|LessThan2~0_combout ) # (!\mylcd|index [4])))

	.dataa(\mylcd|index [5]),
	.datab(gnd),
	.datac(\mylcd|index [4]),
	.datad(\mylcd|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|LessThan2~1 .lut_mask = 16'h5505;
defparam \mylcd|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N8
cycloneive_lcell_comb \mylcd|Equal6~0 (
// Equation(s):
// \mylcd|Equal6~0_combout  = (!\mylcd|index [1] & (\mylcd|index [2] & (!\mylcd|index [3] & !\mylcd|index [5])))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [3]),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal6~0 .lut_mask = 16'h0004;
defparam \mylcd|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N22
cycloneive_lcell_comb \mylcd|Equal2~0 (
// Equation(s):
// \mylcd|Equal2~0_combout  = (!\mylcd|index [4] & (!\mylcd|index [2] & (!\mylcd|index [3] & !\mylcd|index [5])))

	.dataa(\mylcd|index [4]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [3]),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal2~0 .lut_mask = 16'h0001;
defparam \mylcd|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N20
cycloneive_lcell_comb \mylcd|lcd_data[5]~0 (
// Equation(s):
// \mylcd|lcd_data[5]~0_combout  = ((!\mylcd|index [0] & !\mylcd|index [1])) # (!\mylcd|Equal2~0_combout )

	.dataa(\mylcd|Equal2~0_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|index [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|lcd_data[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[5]~0 .lut_mask = 16'h5757;
defparam \mylcd|lcd_data[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N30
cycloneive_lcell_comb \mylcd|lcd_data[5]~1 (
// Equation(s):
// \mylcd|lcd_data[5]~1_combout  = ((\mylcd|Equal6~0_combout  & (\mylcd|index [4] $ (!\mylcd|index [0])))) # (!\mylcd|lcd_data[5]~0_combout )

	.dataa(\mylcd|index [4]),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|Equal6~0_combout ),
	.datad(\mylcd|lcd_data[5]~0_combout ),
	.cin(gnd),
	.combout(\mylcd|lcd_data[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[5]~1 .lut_mask = 16'h90FF;
defparam \mylcd|lcd_data[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N8
cycloneive_lcell_comb \mylcd|lcd_data[5]~2 (
// Equation(s):
// \mylcd|lcd_data[5]~2_combout  = (!\mylcd|lcd_data[5]~1_combout  & ((\mylcd|index [0]) # ((\mylcd|index [1]) # (!\mylcd|Equal2~0_combout ))))

	.dataa(\mylcd|lcd_data[5]~1_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|Equal2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|lcd_data[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[5]~2 .lut_mask = 16'h5455;
defparam \mylcd|lcd_data[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N30
cycloneive_lcell_comb \mylcd|Add2~0 (
// Equation(s):
// \mylcd|Add2~0_combout  = \mylcd|index [2] $ (\mylcd|index [1])

	.dataa(gnd),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|index [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add2~0 .lut_mask = 16'h3C3C;
defparam \mylcd|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N2
cycloneive_lcell_comb \mylcd|Add2~1 (
// Equation(s):
// \mylcd|Add2~1_combout  = \mylcd|index [3] $ (((\mylcd|index [1] & \mylcd|index [2])))

	.dataa(\mylcd|index [3]),
	.datab(gnd),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|index [2]),
	.cin(gnd),
	.combout(\mylcd|Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Add2~1 .lut_mask = 16'h5AAA;
defparam \mylcd|Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N22
cycloneive_lcell_comb \mylcd|curbuf[0]~17 (
// Equation(s):
// \mylcd|curbuf[0]~17_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[1][0]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[9][0]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[9][0]~q ),
	.datac(\mylcd|line2[1][0]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~17_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~17 .lut_mask = 16'hFA44;
defparam \mylcd|curbuf[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N20
cycloneive_lcell_comb \mylcd|curbuf[0]~18 (
// Equation(s):
// \mylcd|curbuf[0]~18_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[0]~17_combout  & (\mylcd|line2[5][0]~q )) # (!\mylcd|curbuf[0]~17_combout  & ((\mylcd|line2[13][0]~q ))))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[0]~17_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[5][0]~q ),
	.datac(\mylcd|curbuf[0]~17_combout ),
	.datad(\mylcd|line2[13][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~18_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~18 .lut_mask = 16'hDAD0;
defparam \mylcd|curbuf[0]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N4
cycloneive_lcell_comb \mylcd|curbuf[0]~12 (
// Equation(s):
// \mylcd|curbuf[0]~12_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & ((\mylcd|line2[15][0]~q ))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[11][0]~q ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[11][0]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[15][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~12 .lut_mask = 16'hF4A4;
defparam \mylcd|curbuf[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N14
cycloneive_lcell_comb \mylcd|curbuf[0]~13 (
// Equation(s):
// \mylcd|curbuf[0]~13_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[0]~12_combout  & ((\mylcd|line2[7][0]~q ))) # (!\mylcd|curbuf[0]~12_combout  & (\mylcd|line2[3][0]~q )))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[0]~12_combout ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[3][0]~q ),
	.datac(\mylcd|curbuf[0]~12_combout ),
	.datad(\mylcd|line2[7][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~13 .lut_mask = 16'hF858;
defparam \mylcd|curbuf[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N4
cycloneive_lcell_comb \mylcd|curbuf[0]~14 (
// Equation(s):
// \mylcd|curbuf[0]~14_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & ((\mylcd|line2[14][0]~q ))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[10][0]~q ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[10][0]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[14][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~14 .lut_mask = 16'hF4A4;
defparam \mylcd|curbuf[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N14
cycloneive_lcell_comb \mylcd|curbuf[0]~15 (
// Equation(s):
// \mylcd|curbuf[0]~15_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[0]~14_combout  & (\mylcd|line2[6][0]~q )) # (!\mylcd|curbuf[0]~14_combout  & ((\mylcd|line2[2][0]~q ))))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[0]~14_combout ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[6][0]~q ),
	.datac(\mylcd|curbuf[0]~14_combout ),
	.datad(\mylcd|line2[2][0]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~15 .lut_mask = 16'hDAD0;
defparam \mylcd|curbuf[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N8
cycloneive_lcell_comb \mylcd|curbuf[0]~16 (
// Equation(s):
// \mylcd|curbuf[0]~16_combout  = (\mylcd|index [1] & (((\mylcd|index [0])))) # (!\mylcd|index [1] & ((\mylcd|index [0] & (\mylcd|curbuf[0]~13_combout )) # (!\mylcd|index [0] & ((\mylcd|curbuf[0]~15_combout )))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[0]~13_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[0]~15_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~16 .lut_mask = 16'hE5E0;
defparam \mylcd|curbuf[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N20
cycloneive_lcell_comb \mylcd|curbuf[0]~10 (
// Equation(s):
// \mylcd|curbuf[0]~10_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & (\mylcd|line2[0][0]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[8][0]~q )))))

	.dataa(\mylcd|line2[0][0]~q ),
	.datab(\mylcd|line2[8][0]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~10 .lut_mask = 16'hFA0C;
defparam \mylcd|curbuf[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N2
cycloneive_lcell_comb \mylcd|curbuf[0]~11 (
// Equation(s):
// \mylcd|curbuf[0]~11_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[0]~10_combout  & (\mylcd|line2[4][0]~q )) # (!\mylcd|curbuf[0]~10_combout  & ((\mylcd|line2[12][0]~q ))))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[0]~10_combout ))))

	.dataa(\mylcd|line2[4][0]~q ),
	.datab(\mylcd|line2[12][0]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|curbuf[0]~10_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~11 .lut_mask = 16'hAFC0;
defparam \mylcd|curbuf[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N10
cycloneive_lcell_comb \mylcd|curbuf[0]~19 (
// Equation(s):
// \mylcd|curbuf[0]~19_combout  = (\mylcd|curbuf[0]~16_combout  & ((\mylcd|curbuf[0]~18_combout ) # ((!\mylcd|index [1])))) # (!\mylcd|curbuf[0]~16_combout  & (((\mylcd|index [1] & \mylcd|curbuf[0]~11_combout ))))

	.dataa(\mylcd|curbuf[0]~18_combout ),
	.datab(\mylcd|curbuf[0]~16_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[0]~11_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~19 .lut_mask = 16'hBC8C;
defparam \mylcd|curbuf[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N26
cycloneive_lcell_comb \mylcd|curbuf[0]~20 (
// Equation(s):
// \mylcd|curbuf[0]~20_combout  = (\mylcd|lcd_data[5]~2_combout  & ((\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[0]~9_combout )) # (!\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[0]~19_combout )))))

	.dataa(\mylcd|curbuf[0]~9_combout ),
	.datab(\mylcd|LessThan2~1_combout ),
	.datac(\mylcd|lcd_data[5]~2_combout ),
	.datad(\mylcd|curbuf[0]~19_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~20 .lut_mask = 16'hB080;
defparam \mylcd|curbuf[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N28
cycloneive_lcell_comb \mylcd|curbuf[0]~21 (
// Equation(s):
// \mylcd|curbuf[0]~21_combout  = (\mylcd|curbuf[0]~20_combout ) # ((!\mylcd|index [0] & (\mylcd|index [1] & \mylcd|Equal2~0_combout )))

	.dataa(\mylcd|curbuf[0]~20_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|Equal2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~21_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~21 .lut_mask = 16'hBAAA;
defparam \mylcd|curbuf[0]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y45_N20
cycloneive_lcell_comb \mylcd|lcd_data[0]~3 (
// Equation(s):
// \mylcd|lcd_data[0]~3_combout  = (!\mylcd|state1 [0] & (!\mylcd|state1 [1] & ((!\mylcd|index [5]) # (!\mylcd|LessThan3~0_combout ))))

	.dataa(\mylcd|LessThan3~0_combout ),
	.datab(\mylcd|state1 [0]),
	.datac(\mylcd|state1 [1]),
	.datad(\mylcd|index [5]),
	.cin(gnd),
	.combout(\mylcd|lcd_data[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_data[0]~3 .lut_mask = 16'h0103;
defparam \mylcd|lcd_data[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y44_N29
dffeas \mylcd|lcd_data[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[0]~21_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[0] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N12
cycloneive_lcell_comb \mylcd|line2~33 (
// Equation(s):
// \mylcd|line2~33_combout  = (\myps2|last_data_received [1] & \mylcd|Decoder0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~33_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~33 .lut_mask = 16'hF000;
defparam \mylcd|line2~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y42_N13
dffeas \mylcd|line2[0][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~33_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][1] .is_wysiwyg = "true";
defparam \mylcd|line2[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N28
cycloneive_lcell_comb \mylcd|line2~34 (
// Equation(s):
// \mylcd|line2~34_combout  = (\myps2|last_data_received [1] & \mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~34_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~34 .lut_mask = 16'hF000;
defparam \mylcd|line2~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N29
dffeas \mylcd|line2[8][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~34_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][1] .is_wysiwyg = "true";
defparam \mylcd|line2[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N8
cycloneive_lcell_comb \mylcd|curbuf[1]~32 (
// Equation(s):
// \mylcd|curbuf[1]~32_combout  = (\mylcd|Add2~0_combout  & (\mylcd|Add2~1_combout )) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & (\mylcd|line2[0][1]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[8][1]~q )))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[0][1]~q ),
	.datad(\mylcd|line2[8][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~32 .lut_mask = 16'hD9C8;
defparam \mylcd|curbuf[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N16
cycloneive_lcell_comb \mylcd|line2~32 (
// Equation(s):
// \mylcd|line2~32_combout  = (\myps2|last_data_received [1] & \mylcd|Decoder0~1_combout )

	.dataa(\myps2|last_data_received [1]),
	.datab(gnd),
	.datac(\mylcd|Decoder0~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~32_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~32 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N17
dffeas \mylcd|line2[12][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~32_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][1] .is_wysiwyg = "true";
defparam \mylcd|line2[12][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N22
cycloneive_lcell_comb \mylcd|line2~35 (
// Equation(s):
// \mylcd|line2~35_combout  = (\myps2|last_data_received [1] & \mylcd|Decoder0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~35_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~35 .lut_mask = 16'hF000;
defparam \mylcd|line2~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y43_N23
dffeas \mylcd|line2[4][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~35_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][1] .is_wysiwyg = "true";
defparam \mylcd|line2[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N30
cycloneive_lcell_comb \mylcd|curbuf[1]~33 (
// Equation(s):
// \mylcd|curbuf[1]~33_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[1]~32_combout  & ((\mylcd|line2[4][1]~q ))) # (!\mylcd|curbuf[1]~32_combout  & (\mylcd|line2[12][1]~q )))) # (!\mylcd|Add2~0_combout  & (\mylcd|curbuf[1]~32_combout ))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|curbuf[1]~32_combout ),
	.datac(\mylcd|line2[12][1]~q ),
	.datad(\mylcd|line2[4][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~33_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~33 .lut_mask = 16'hEC64;
defparam \mylcd|curbuf[1]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N10
cycloneive_lcell_comb \mylcd|line2~42 (
// Equation(s):
// \mylcd|line2~42_combout  = (\myps2|last_data_received [1] & \mylcd|Decoder0~9_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [1]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~42_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~42 .lut_mask = 16'hCC00;
defparam \mylcd|line2~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N11
dffeas \mylcd|line2[10][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~42_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][1] .is_wysiwyg = "true";
defparam \mylcd|line2[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N22
cycloneive_lcell_comb \mylcd|line2~41 (
// Equation(s):
// \mylcd|line2~41_combout  = (\mylcd|Decoder0~8_combout  & \myps2|last_data_received [1])

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~41_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~41 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N23
dffeas \mylcd|line2[14][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~41_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][1] .is_wysiwyg = "true";
defparam \mylcd|line2[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N26
cycloneive_lcell_comb \mylcd|curbuf[1]~36 (
// Equation(s):
// \mylcd|curbuf[1]~36_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout ) # ((\mylcd|line2[14][1]~q )))) # (!\mylcd|Add2~0_combout  & (!\mylcd|Add2~1_combout  & (\mylcd|line2[10][1]~q )))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[10][1]~q ),
	.datad(\mylcd|line2[14][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~36_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~36 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[1]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N8
cycloneive_lcell_comb \mylcd|line2~40 (
// Equation(s):
// \mylcd|line2~40_combout  = (\myps2|last_data_received [1] & \mylcd|Decoder0~7_combout )

	.dataa(\myps2|last_data_received [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~40_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~40 .lut_mask = 16'hAA00;
defparam \mylcd|line2~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N9
dffeas \mylcd|line2[2][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~40_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][1] .is_wysiwyg = "true";
defparam \mylcd|line2[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N4
cycloneive_lcell_comb \mylcd|line2~43 (
// Equation(s):
// \mylcd|line2~43_combout  = (\myps2|last_data_received [1] & \mylcd|Decoder0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~43_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~43 .lut_mask = 16'hF000;
defparam \mylcd|line2~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N5
dffeas \mylcd|line2[6][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][1] .is_wysiwyg = "true";
defparam \mylcd|line2[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N0
cycloneive_lcell_comb \mylcd|curbuf[1]~37 (
// Equation(s):
// \mylcd|curbuf[1]~37_combout  = (\mylcd|curbuf[1]~36_combout  & (((\mylcd|line2[6][1]~q ) # (!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[1]~36_combout  & (\mylcd|line2[2][1]~q  & (\mylcd|Add2~1_combout )))

	.dataa(\mylcd|curbuf[1]~36_combout ),
	.datab(\mylcd|line2[2][1]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[6][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~37_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~37 .lut_mask = 16'hEA4A;
defparam \mylcd|curbuf[1]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N24
cycloneive_lcell_comb \mylcd|line2~36 (
// Equation(s):
// \mylcd|line2~36_combout  = (\myps2|last_data_received [1] & (\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & !\mylcd|ptr [2])))

	.dataa(\myps2|last_data_received [1]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~5_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~36_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~36 .lut_mask = 16'h0080;
defparam \mylcd|line2~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y44_N25
dffeas \mylcd|line2[3][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~36_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][1] .is_wysiwyg = "true";
defparam \mylcd|line2[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N26
cycloneive_lcell_comb \mylcd|line2~39 (
// Equation(s):
// \mylcd|line2~39_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~39_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~39 .lut_mask = 16'h8000;
defparam \mylcd|line2~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y43_N27
dffeas \mylcd|line2[7][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~39_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][1] .is_wysiwyg = "true";
defparam \mylcd|line2[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N24
cycloneive_lcell_comb \mylcd|line2~37 (
// Equation(s):
// \mylcd|line2~37_combout  = (\myps2|last_data_received [1] & (\mylcd|ptr [2] & (\mylcd|ptr [1] & \mylcd|Decoder0~6_combout )))

	.dataa(\myps2|last_data_received [1]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~37_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~37 .lut_mask = 16'h8000;
defparam \mylcd|line2~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N25
dffeas \mylcd|line2[15][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~37_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][1] .is_wysiwyg = "true";
defparam \mylcd|line2[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N20
cycloneive_lcell_comb \mylcd|line2~38 (
// Equation(s):
// \mylcd|line2~38_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~6_combout  & (\myps2|last_data_received [1] & !\mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~38_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~38 .lut_mask = 16'h0080;
defparam \mylcd|line2~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N21
dffeas \mylcd|line2[11][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~38_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][1] .is_wysiwyg = "true";
defparam \mylcd|line2[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N2
cycloneive_lcell_comb \mylcd|curbuf[1]~34 (
// Equation(s):
// \mylcd|curbuf[1]~34_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|line2[15][1]~q ) # ((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & (((!\mylcd|Add2~1_combout  & \mylcd|line2[11][1]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[15][1]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[11][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~34_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~34 .lut_mask = 16'hADA8;
defparam \mylcd|curbuf[1]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N28
cycloneive_lcell_comb \mylcd|curbuf[1]~35 (
// Equation(s):
// \mylcd|curbuf[1]~35_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[1]~34_combout  & ((\mylcd|line2[7][1]~q ))) # (!\mylcd|curbuf[1]~34_combout  & (\mylcd|line2[3][1]~q )))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[1]~34_combout ))))

	.dataa(\mylcd|line2[3][1]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[7][1]~q ),
	.datad(\mylcd|curbuf[1]~34_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~35 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N18
cycloneive_lcell_comb \mylcd|curbuf[1]~38 (
// Equation(s):
// \mylcd|curbuf[1]~38_combout  = (\mylcd|index [0] & (((\mylcd|index [1]) # (\mylcd|curbuf[1]~35_combout )))) # (!\mylcd|index [0] & (\mylcd|curbuf[1]~37_combout  & (!\mylcd|index [1])))

	.dataa(\mylcd|curbuf[1]~37_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[1]~35_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~38_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~38 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[1]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N22
cycloneive_lcell_comb \mylcd|line2~46 (
// Equation(s):
// \mylcd|line2~46_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~6_combout  & (\myps2|last_data_received [1] & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~46_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~46 .lut_mask = 16'h0040;
defparam \mylcd|line2~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y42_N23
dffeas \mylcd|line2[9][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~46_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][1] .is_wysiwyg = "true";
defparam \mylcd|line2[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N6
cycloneive_lcell_comb \mylcd|line2~45 (
// Equation(s):
// \mylcd|line2~45_combout  = (\myps2|last_data_received [1] & (!\mylcd|ptr [1] & (!\mylcd|ptr [2] & \mylcd|Decoder0~5_combout )))

	.dataa(\myps2|last_data_received [1]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~45_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~45 .lut_mask = 16'h0200;
defparam \mylcd|line2~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y42_N7
dffeas \mylcd|line2[1][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~45_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][1]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][1] .is_wysiwyg = "true";
defparam \mylcd|line2[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N6
cycloneive_lcell_comb \mylcd|curbuf[1]~39 (
// Equation(s):
// \mylcd|curbuf[1]~39_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[1][1]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[9][1]~q ))))

	.dataa(\mylcd|line2[9][1]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[1][1]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~39 .lut_mask = 16'hFC22;
defparam \mylcd|curbuf[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N22
cycloneive_lcell_comb \mylcd|line2~47 (
// Equation(s):
// \mylcd|line2~47_combout  = (\myps2|last_data_received [1] & (!\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & \mylcd|ptr [2])))

	.dataa(\myps2|last_data_received [1]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~5_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~47_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~47 .lut_mask = 16'h2000;
defparam \mylcd|line2~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y44_N23
dffeas \mylcd|line2[5][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~47_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][1]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][1] .is_wysiwyg = "true";
defparam \mylcd|line2[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N14
cycloneive_lcell_comb \mylcd|line2~44 (
// Equation(s):
// \mylcd|line2~44_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~6_combout  & (\myps2|last_data_received [1] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\myps2|last_data_received [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~44_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~44 .lut_mask = 16'h4000;
defparam \mylcd|line2~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N15
dffeas \mylcd|line2[13][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~44_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][1] .is_wysiwyg = "true";
defparam \mylcd|line2[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N18
cycloneive_lcell_comb \mylcd|curbuf[1]~40 (
// Equation(s):
// \mylcd|curbuf[1]~40_combout  = (\mylcd|curbuf[1]~39_combout  & ((\mylcd|line2[5][1]~q ) # ((!\mylcd|Add2~0_combout )))) # (!\mylcd|curbuf[1]~39_combout  & (((\mylcd|Add2~0_combout  & \mylcd|line2[13][1]~q ))))

	.dataa(\mylcd|curbuf[1]~39_combout ),
	.datab(\mylcd|line2[5][1]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[13][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~40 .lut_mask = 16'hDA8A;
defparam \mylcd|curbuf[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N12
cycloneive_lcell_comb \mylcd|curbuf[1]~41 (
// Equation(s):
// \mylcd|curbuf[1]~41_combout  = (\mylcd|curbuf[1]~38_combout  & (((\mylcd|curbuf[1]~40_combout ) # (!\mylcd|index [1])))) # (!\mylcd|curbuf[1]~38_combout  & (\mylcd|curbuf[1]~33_combout  & (\mylcd|index [1])))

	.dataa(\mylcd|curbuf[1]~33_combout ),
	.datab(\mylcd|curbuf[1]~38_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[1]~40_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~41 .lut_mask = 16'hEC2C;
defparam \mylcd|curbuf[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N31
dffeas \mylcd|line1[0][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][1] .is_wysiwyg = "true";
defparam \mylcd|line1[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y43_N31
dffeas \mylcd|line1[12][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][1] .is_wysiwyg = "true";
defparam \mylcd|line1[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y43_N25
dffeas \mylcd|line1[8][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][1] .is_wysiwyg = "true";
defparam \mylcd|line1[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N24
cycloneive_lcell_comb \mylcd|curbuf[1]~29 (
// Equation(s):
// \mylcd|curbuf[1]~29_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|line1[12][1]~q ) # ((\mylcd|Add1~2_combout )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|line1[8][1]~q  & !\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[12][1]~q ),
	.datac(\mylcd|line1[8][1]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~29 .lut_mask = 16'hAAD8;
defparam \mylcd|curbuf[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N23
dffeas \mylcd|line1[4][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][1] .is_wysiwyg = "true";
defparam \mylcd|line1[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N22
cycloneive_lcell_comb \mylcd|curbuf[1]~30 (
// Equation(s):
// \mylcd|curbuf[1]~30_combout  = (\mylcd|curbuf[1]~29_combout  & (((\mylcd|line1[4][1]~q ) # (!\mylcd|Add1~2_combout )))) # (!\mylcd|curbuf[1]~29_combout  & (\mylcd|line1[0][1]~q  & ((\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|line1[0][1]~q ),
	.datab(\mylcd|curbuf[1]~29_combout ),
	.datac(\mylcd|line1[4][1]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~30 .lut_mask = 16'hE2CC;
defparam \mylcd|curbuf[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N4
cycloneive_lcell_comb \mylcd|line1[3][1]~feeder (
// Equation(s):
// \mylcd|line1[3][1]~feeder_combout  = \mylcd|line2[3][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[3][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[3][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N5
dffeas \mylcd|line1[3][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][1] .is_wysiwyg = "true";
defparam \mylcd|line1[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y43_N9
dffeas \mylcd|line1[7][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][1] .is_wysiwyg = "true";
defparam \mylcd|line1[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N14
cycloneive_lcell_comb \mylcd|line1[15][1]~feeder (
// Equation(s):
// \mylcd|line1[15][1]~feeder_combout  = \mylcd|line2[15][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N15
dffeas \mylcd|line1[15][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][1] .is_wysiwyg = "true";
defparam \mylcd|line1[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y43_N17
dffeas \mylcd|line1[11][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][1] .is_wysiwyg = "true";
defparam \mylcd|line1[11][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N16
cycloneive_lcell_comb \mylcd|curbuf[1]~24 (
// Equation(s):
// \mylcd|curbuf[1]~24_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|line1[15][1]~q ) # ((\mylcd|Add1~2_combout )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|line1[11][1]~q  & !\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[15][1]~q ),
	.datac(\mylcd|line1[11][1]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~24 .lut_mask = 16'hAAD8;
defparam \mylcd|curbuf[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X80_Y43_N8
cycloneive_lcell_comb \mylcd|curbuf[1]~25 (
// Equation(s):
// \mylcd|curbuf[1]~25_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[1]~24_combout  & ((\mylcd|line1[7][1]~q ))) # (!\mylcd|curbuf[1]~24_combout  & (\mylcd|line1[3][1]~q )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[1]~24_combout ))))

	.dataa(\mylcd|line1[3][1]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[7][1]~q ),
	.datad(\mylcd|curbuf[1]~24_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~25 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N11
dffeas \mylcd|line1[10][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][1] .is_wysiwyg = "true";
defparam \mylcd|line1[10][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N12
cycloneive_lcell_comb \mylcd|line1[14][1]~feeder (
// Equation(s):
// \mylcd|line1[14][1]~feeder_combout  = \mylcd|line2[14][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[14][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[14][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[14][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[14][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N13
dffeas \mylcd|line1[14][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][1] .is_wysiwyg = "true";
defparam \mylcd|line1[14][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N10
cycloneive_lcell_comb \mylcd|curbuf[1]~26 (
// Equation(s):
// \mylcd|curbuf[1]~26_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|Add1~2_combout ) # ((\mylcd|line1[14][1]~q )))) # (!\mylcd|Add1~1_combout  & (!\mylcd|Add1~2_combout  & (\mylcd|line1[10][1]~q )))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[10][1]~q ),
	.datad(\mylcd|line1[14][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~26 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N18
cycloneive_lcell_comb \mylcd|line1[2][1]~feeder (
// Equation(s):
// \mylcd|line1[2][1]~feeder_combout  = \mylcd|line2[2][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[2][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[2][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N19
dffeas \mylcd|line1[2][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][1] .is_wysiwyg = "true";
defparam \mylcd|line1[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y43_N21
dffeas \mylcd|line1[6][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[6][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][1] .is_wysiwyg = "true";
defparam \mylcd|line1[6][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N20
cycloneive_lcell_comb \mylcd|curbuf[1]~27 (
// Equation(s):
// \mylcd|curbuf[1]~27_combout  = (\mylcd|curbuf[1]~26_combout  & (((\mylcd|line1[6][1]~q ) # (!\mylcd|Add1~2_combout )))) # (!\mylcd|curbuf[1]~26_combout  & (\mylcd|line1[2][1]~q  & ((\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|curbuf[1]~26_combout ),
	.datab(\mylcd|line1[2][1]~q ),
	.datac(\mylcd|line1[6][1]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~27 .lut_mask = 16'hE4AA;
defparam \mylcd|curbuf[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y43_N8
cycloneive_lcell_comb \mylcd|curbuf[1]~28 (
// Equation(s):
// \mylcd|curbuf[1]~28_combout  = (\mylcd|index [1] & (\mylcd|index [0] & ((\mylcd|curbuf[1]~27_combout )))) # (!\mylcd|index [1] & ((\mylcd|index [0]) # ((\mylcd|curbuf[1]~25_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|curbuf[1]~25_combout ),
	.datad(\mylcd|curbuf[1]~27_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~28 .lut_mask = 16'hDC54;
defparam \mylcd|curbuf[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y42_N17
dffeas \mylcd|line1[9][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][1] .is_wysiwyg = "true";
defparam \mylcd|line1[9][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N24
cycloneive_lcell_comb \mylcd|line1[13][1]~feeder (
// Equation(s):
// \mylcd|line1[13][1]~feeder_combout  = \mylcd|line2[13][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[13][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[13][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[13][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[13][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y42_N25
dffeas \mylcd|line1[13][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][1] .is_wysiwyg = "true";
defparam \mylcd|line1[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N16
cycloneive_lcell_comb \mylcd|curbuf[1]~22 (
// Equation(s):
// \mylcd|curbuf[1]~22_combout  = (\mylcd|Add1~2_combout  & (\mylcd|Add1~1_combout )) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & ((\mylcd|line1[13][1]~q ))) # (!\mylcd|Add1~1_combout  & (\mylcd|line1[9][1]~q ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[9][1]~q ),
	.datad(\mylcd|line1[13][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~22 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y42_N1
dffeas \mylcd|line1[1][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][1]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][1] .is_wysiwyg = "true";
defparam \mylcd|line1[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N28
cycloneive_lcell_comb \mylcd|line1[5][1]~feeder (
// Equation(s):
// \mylcd|line1[5][1]~feeder_combout  = \mylcd|line2[5][1]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[5][1]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[5][1]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y42_N29
dffeas \mylcd|line1[5][1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][1] .is_wysiwyg = "true";
defparam \mylcd|line1[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N0
cycloneive_lcell_comb \mylcd|curbuf[1]~23 (
// Equation(s):
// \mylcd|curbuf[1]~23_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[1]~22_combout  & ((\mylcd|line1[5][1]~q ))) # (!\mylcd|curbuf[1]~22_combout  & (\mylcd|line1[1][1]~q )))) # (!\mylcd|Add1~2_combout  & (\mylcd|curbuf[1]~22_combout ))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|curbuf[1]~22_combout ),
	.datac(\mylcd|line1[1][1]~q ),
	.datad(\mylcd|line1[5][1]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~23 .lut_mask = 16'hEC64;
defparam \mylcd|curbuf[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N10
cycloneive_lcell_comb \mylcd|curbuf[1]~31 (
// Equation(s):
// \mylcd|curbuf[1]~31_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[1]~28_combout  & (\mylcd|curbuf[1]~30_combout )) # (!\mylcd|curbuf[1]~28_combout  & ((\mylcd|curbuf[1]~23_combout ))))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[1]~28_combout 
// ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|curbuf[1]~30_combout ),
	.datac(\mylcd|curbuf[1]~28_combout ),
	.datad(\mylcd|curbuf[1]~23_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~31 .lut_mask = 16'hDAD0;
defparam \mylcd|curbuf[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N16
cycloneive_lcell_comb \mylcd|curbuf[1]~42 (
// Equation(s):
// \mylcd|curbuf[1]~42_combout  = (\mylcd|lcd_data[5]~2_combout  & ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[1]~31_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[1]~41_combout ))))

	.dataa(\mylcd|curbuf[1]~41_combout ),
	.datab(\mylcd|LessThan2~1_combout ),
	.datac(\mylcd|lcd_data[5]~2_combout ),
	.datad(\mylcd|curbuf[1]~31_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~42_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~42 .lut_mask = 16'hE020;
defparam \mylcd|curbuf[1]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N22
cycloneive_lcell_comb \mylcd|curbuf[1]~43 (
// Equation(s):
// \mylcd|curbuf[1]~43_combout  = (\mylcd|curbuf[1]~42_combout ) # ((\mylcd|index [1] & (\mylcd|index [0] & \mylcd|Equal2~0_combout )))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[1]~42_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|Equal2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[1]~43_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[1]~43 .lut_mask = 16'hECCC;
defparam \mylcd|curbuf[1]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y44_N23
dffeas \mylcd|lcd_data[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[1]~43_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[1] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N0
cycloneive_lcell_comb \mylcd|line2~58 (
// Equation(s):
// \mylcd|line2~58_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [2]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~58_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~58 .lut_mask = 16'hF000;
defparam \mylcd|line2~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N1
dffeas \mylcd|line2[10][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~58_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][2] .is_wysiwyg = "true";
defparam \mylcd|line2[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N14
cycloneive_lcell_comb \mylcd|line2~57 (
// Equation(s):
// \mylcd|line2~57_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~8_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [2]),
	.datac(\mylcd|Decoder0~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~57_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~57 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N15
dffeas \mylcd|line2[14][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~57_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][2] .is_wysiwyg = "true";
defparam \mylcd|line2[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N20
cycloneive_lcell_comb \mylcd|curbuf[2]~58 (
// Equation(s):
// \mylcd|curbuf[2]~58_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & ((\mylcd|line2[14][2]~q ))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[10][2]~q ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[10][2]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[14][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~58 .lut_mask = 16'hF4A4;
defparam \mylcd|curbuf[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N18
cycloneive_lcell_comb \mylcd|line2~59 (
// Equation(s):
// \mylcd|line2~59_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~10_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [2]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~59_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~59 .lut_mask = 16'hCC00;
defparam \mylcd|line2~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N19
dffeas \mylcd|line2[6][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~59_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][2] .is_wysiwyg = "true";
defparam \mylcd|line2[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N6
cycloneive_lcell_comb \mylcd|line2~56 (
// Equation(s):
// \mylcd|line2~56_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~7_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [2]),
	.datac(\mylcd|Decoder0~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~56_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~56 .lut_mask = 16'hC0C0;
defparam \mylcd|line2~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N7
dffeas \mylcd|line2[2][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~56_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][2] .is_wysiwyg = "true";
defparam \mylcd|line2[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N8
cycloneive_lcell_comb \mylcd|curbuf[2]~59 (
// Equation(s):
// \mylcd|curbuf[2]~59_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[2]~58_combout  & (\mylcd|line2[6][2]~q )) # (!\mylcd|curbuf[2]~58_combout  & ((\mylcd|line2[2][2]~q ))))) # (!\mylcd|Add2~1_combout  & (\mylcd|curbuf[2]~58_combout ))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|curbuf[2]~58_combout ),
	.datac(\mylcd|line2[6][2]~q ),
	.datad(\mylcd|line2[2][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~59_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~59 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[2]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N20
cycloneive_lcell_comb \mylcd|line2~55 (
// Equation(s):
// \mylcd|line2~55_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [2] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\myps2|last_data_received [2]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~55_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~55 .lut_mask = 16'h8000;
defparam \mylcd|line2~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y43_N21
dffeas \mylcd|line2[7][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~55_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][2] .is_wysiwyg = "true";
defparam \mylcd|line2[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N4
cycloneive_lcell_comb \mylcd|line2~52 (
// Equation(s):
// \mylcd|line2~52_combout  = (!\mylcd|ptr [2] & (\myps2|last_data_received [2] & (\mylcd|ptr [1] & \mylcd|Decoder0~5_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\myps2|last_data_received [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~52_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~52 .lut_mask = 16'h4000;
defparam \mylcd|line2~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y44_N5
dffeas \mylcd|line2[3][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~52_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][2] .is_wysiwyg = "true";
defparam \mylcd|line2[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N20
cycloneive_lcell_comb \mylcd|line2~53 (
// Equation(s):
// \mylcd|line2~53_combout  = (\mylcd|ptr [1] & (\myps2|last_data_received [2] & (\mylcd|ptr [2] & \mylcd|Decoder0~6_combout )))

	.dataa(\mylcd|ptr [1]),
	.datab(\myps2|last_data_received [2]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~53_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~53 .lut_mask = 16'h8000;
defparam \mylcd|line2~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N21
dffeas \mylcd|line2[15][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~53_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][2] .is_wysiwyg = "true";
defparam \mylcd|line2[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N8
cycloneive_lcell_comb \mylcd|line2~54 (
// Equation(s):
// \mylcd|line2~54_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~6_combout  & (\myps2|last_data_received [2] & !\mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\myps2|last_data_received [2]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~54_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~54 .lut_mask = 16'h0080;
defparam \mylcd|line2~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N9
dffeas \mylcd|line2[11][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~54_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][2] .is_wysiwyg = "true";
defparam \mylcd|line2[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N22
cycloneive_lcell_comb \mylcd|curbuf[2]~56 (
// Equation(s):
// \mylcd|curbuf[2]~56_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & (\mylcd|line2[15][2]~q )) # (!\mylcd|Add2~0_combout  & ((\mylcd|line2[11][2]~q )))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[15][2]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[11][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~56 .lut_mask = 16'hE5E0;
defparam \mylcd|curbuf[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N24
cycloneive_lcell_comb \mylcd|curbuf[2]~57 (
// Equation(s):
// \mylcd|curbuf[2]~57_combout  = (\mylcd|curbuf[2]~56_combout  & ((\mylcd|line2[7][2]~q ) # ((!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[2]~56_combout  & (((\mylcd|line2[3][2]~q  & \mylcd|Add2~1_combout ))))

	.dataa(\mylcd|line2[7][2]~q ),
	.datab(\mylcd|line2[3][2]~q ),
	.datac(\mylcd|curbuf[2]~56_combout ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~57 .lut_mask = 16'hACF0;
defparam \mylcd|curbuf[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N10
cycloneive_lcell_comb \mylcd|curbuf[2]~60 (
// Equation(s):
// \mylcd|curbuf[2]~60_combout  = (\mylcd|index [0] & ((\mylcd|index [1]) # ((\mylcd|curbuf[2]~57_combout )))) # (!\mylcd|index [0] & (!\mylcd|index [1] & (\mylcd|curbuf[2]~59_combout )))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|curbuf[2]~59_combout ),
	.datad(\mylcd|curbuf[2]~57_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~60_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~60 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[2]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N6
cycloneive_lcell_comb \mylcd|line2~50 (
// Equation(s):
// \mylcd|line2~50_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~3_combout )

	.dataa(\myps2|last_data_received [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~50_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~50 .lut_mask = 16'hAA00;
defparam \mylcd|line2~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N7
dffeas \mylcd|line2[8][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~50_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][2] .is_wysiwyg = "true";
defparam \mylcd|line2[8][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N0
cycloneive_lcell_comb \mylcd|line2~49 (
// Equation(s):
// \mylcd|line2~49_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~2_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [2]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~49_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~49 .lut_mask = 16'hCC00;
defparam \mylcd|line2~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y42_N1
dffeas \mylcd|line2[0][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~49_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][2] .is_wysiwyg = "true";
defparam \mylcd|line2[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N8
cycloneive_lcell_comb \mylcd|curbuf[2]~54 (
// Equation(s):
// \mylcd|curbuf[2]~54_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout ) # (\mylcd|line2[0][2]~q )))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[8][2]~q  & (!\mylcd|Add2~0_combout )))

	.dataa(\mylcd|line2[8][2]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[0][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~54 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N26
cycloneive_lcell_comb \mylcd|line2~48 (
// Equation(s):
// \mylcd|line2~48_combout  = (\mylcd|Decoder0~1_combout  & \myps2|last_data_received [2])

	.dataa(\mylcd|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~48_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~48 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N27
dffeas \mylcd|line2[12][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~48_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][2] .is_wysiwyg = "true";
defparam \mylcd|line2[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N26
cycloneive_lcell_comb \mylcd|line2~51 (
// Equation(s):
// \mylcd|line2~51_combout  = (\myps2|last_data_received [2] & \mylcd|Decoder0~4_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [2]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~51_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~51 .lut_mask = 16'hCC00;
defparam \mylcd|line2~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y43_N27
dffeas \mylcd|line2[4][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~51_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][2] .is_wysiwyg = "true";
defparam \mylcd|line2[4][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N12
cycloneive_lcell_comb \mylcd|curbuf[2]~55 (
// Equation(s):
// \mylcd|curbuf[2]~55_combout  = (\mylcd|curbuf[2]~54_combout  & (((\mylcd|line2[4][2]~q )) # (!\mylcd|Add2~0_combout ))) # (!\mylcd|curbuf[2]~54_combout  & (\mylcd|Add2~0_combout  & (\mylcd|line2[12][2]~q )))

	.dataa(\mylcd|curbuf[2]~54_combout ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[12][2]~q ),
	.datad(\mylcd|line2[4][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~55_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~55 .lut_mask = 16'hEA62;
defparam \mylcd|curbuf[2]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N30
cycloneive_lcell_comb \mylcd|line2~60 (
// Equation(s):
// \mylcd|line2~60_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~6_combout  & (\myps2|last_data_received [2] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\myps2|last_data_received [2]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~60_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~60 .lut_mask = 16'h4000;
defparam \mylcd|line2~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N31
dffeas \mylcd|line2[13][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~60_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][2] .is_wysiwyg = "true";
defparam \mylcd|line2[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N30
cycloneive_lcell_comb \mylcd|line2~63 (
// Equation(s):
// \mylcd|line2~63_combout  = (\mylcd|ptr [2] & (\myps2|last_data_received [2] & (!\mylcd|ptr [1] & \mylcd|Decoder0~5_combout )))

	.dataa(\mylcd|ptr [2]),
	.datab(\myps2|last_data_received [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~63_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~63 .lut_mask = 16'h0800;
defparam \mylcd|line2~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y44_N31
dffeas \mylcd|line2[5][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~63_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][1]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][2] .is_wysiwyg = "true";
defparam \mylcd|line2[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N14
cycloneive_lcell_comb \mylcd|line2~62 (
// Equation(s):
// \mylcd|line2~62_combout  = (!\mylcd|ptr [2] & (!\mylcd|ptr [1] & (\mylcd|Decoder0~6_combout  & \myps2|last_data_received [2])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~6_combout ),
	.datad(\myps2|last_data_received [2]),
	.cin(gnd),
	.combout(\mylcd|line2~62_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~62 .lut_mask = 16'h1000;
defparam \mylcd|line2~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y42_N15
dffeas \mylcd|line2[9][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~62_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][2] .is_wysiwyg = "true";
defparam \mylcd|line2[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N30
cycloneive_lcell_comb \mylcd|line2~61 (
// Equation(s):
// \mylcd|line2~61_combout  = (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [1] & (\myps2|last_data_received [2] & !\mylcd|ptr [2])))

	.dataa(\mylcd|Decoder0~5_combout ),
	.datab(\mylcd|ptr [1]),
	.datac(\myps2|last_data_received [2]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~61_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~61 .lut_mask = 16'h0020;
defparam \mylcd|line2~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y43_N31
dffeas \mylcd|line2[1][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~61_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][1]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][2] .is_wysiwyg = "true";
defparam \mylcd|line2[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N10
cycloneive_lcell_comb \mylcd|curbuf[2]~61 (
// Equation(s):
// \mylcd|curbuf[2]~61_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[1][2]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[9][2]~q ))))

	.dataa(\mylcd|line2[9][2]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|line2[1][2]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~61_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~61 .lut_mask = 16'hFC22;
defparam \mylcd|curbuf[2]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N14
cycloneive_lcell_comb \mylcd|curbuf[2]~62 (
// Equation(s):
// \mylcd|curbuf[2]~62_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[2]~61_combout  & ((\mylcd|line2[5][2]~q ))) # (!\mylcd|curbuf[2]~61_combout  & (\mylcd|line2[13][2]~q )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[2]~61_combout ))))

	.dataa(\mylcd|line2[13][2]~q ),
	.datab(\mylcd|line2[5][2]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|curbuf[2]~61_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~62 .lut_mask = 16'hCFA0;
defparam \mylcd|curbuf[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N12
cycloneive_lcell_comb \mylcd|curbuf[2]~63 (
// Equation(s):
// \mylcd|curbuf[2]~63_combout  = (\mylcd|curbuf[2]~60_combout  & (((\mylcd|curbuf[2]~62_combout ) # (!\mylcd|index [1])))) # (!\mylcd|curbuf[2]~60_combout  & (\mylcd|curbuf[2]~55_combout  & ((\mylcd|index [1]))))

	.dataa(\mylcd|curbuf[2]~60_combout ),
	.datab(\mylcd|curbuf[2]~55_combout ),
	.datac(\mylcd|curbuf[2]~62_combout ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~63_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~63 .lut_mask = 16'hE4AA;
defparam \mylcd|curbuf[2]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N16
cycloneive_lcell_comb \mylcd|line1[12][2]~feeder (
// Equation(s):
// \mylcd|line1[12][2]~feeder_combout  = \mylcd|line2[12][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y43_N17
dffeas \mylcd|line1[12][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][2] .is_wysiwyg = "true";
defparam \mylcd|line1[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y43_N29
dffeas \mylcd|line1[4][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][2] .is_wysiwyg = "true";
defparam \mylcd|line1[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y43_N11
dffeas \mylcd|line1[14][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][2] .is_wysiwyg = "true";
defparam \mylcd|line1[14][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N24
cycloneive_lcell_comb \mylcd|line1[6][2]~feeder (
// Equation(s):
// \mylcd|line1[6][2]~feeder_combout  = \mylcd|line2[6][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y43_N25
dffeas \mylcd|line1[6][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][2] .is_wysiwyg = "true";
defparam \mylcd|line1[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N10
cycloneive_lcell_comb \mylcd|curbuf[2]~51 (
// Equation(s):
// \mylcd|curbuf[2]~51_combout  = (\mylcd|Add1~0_combout  & (\mylcd|Add1~2_combout )) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~2_combout  & ((\mylcd|line1[6][2]~q ))) # (!\mylcd|Add1~2_combout  & (\mylcd|line1[14][2]~q ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[14][2]~q ),
	.datad(\mylcd|line1[6][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~51_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~51 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[2]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N28
cycloneive_lcell_comb \mylcd|curbuf[2]~52 (
// Equation(s):
// \mylcd|curbuf[2]~52_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[2]~51_combout  & ((\mylcd|line1[4][2]~q ))) # (!\mylcd|curbuf[2]~51_combout  & (\mylcd|line1[12][2]~q )))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[2]~51_combout ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|line1[12][2]~q ),
	.datac(\mylcd|line1[4][2]~q ),
	.datad(\mylcd|curbuf[2]~51_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~52 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N22
cycloneive_lcell_comb \mylcd|line1[3][2]~feeder (
// Equation(s):
// \mylcd|line1[3][2]~feeder_combout  = \mylcd|line2[3][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[3][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[3][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y43_N23
dffeas \mylcd|line1[3][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][2] .is_wysiwyg = "true";
defparam \mylcd|line1[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y44_N31
dffeas \mylcd|line1[9][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][2] .is_wysiwyg = "true";
defparam \mylcd|line1[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y43_N29
dffeas \mylcd|line1[11][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][2] .is_wysiwyg = "true";
defparam \mylcd|line1[11][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N28
cycloneive_lcell_comb \mylcd|curbuf[2]~48 (
// Equation(s):
// \mylcd|curbuf[2]~48_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|line1[9][2]~q ) # ((\mylcd|Add1~2_combout )))) # (!\mylcd|Add1~0_combout  & (((\mylcd|line1[11][2]~q  & !\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|line1[9][2]~q ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[11][2]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~48_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~48 .lut_mask = 16'hCCB8;
defparam \mylcd|curbuf[2]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y43_N3
dffeas \mylcd|line1[1][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][2] .is_wysiwyg = "true";
defparam \mylcd|line1[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N2
cycloneive_lcell_comb \mylcd|curbuf[2]~49 (
// Equation(s):
// \mylcd|curbuf[2]~49_combout  = (\mylcd|curbuf[2]~48_combout  & (((\mylcd|line1[1][2]~q ) # (!\mylcd|Add1~2_combout )))) # (!\mylcd|curbuf[2]~48_combout  & (\mylcd|line1[3][2]~q  & ((\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|line1[3][2]~q ),
	.datab(\mylcd|curbuf[2]~48_combout ),
	.datac(\mylcd|line1[1][2]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~49 .lut_mask = 16'hE2CC;
defparam \mylcd|curbuf[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N26
cycloneive_lcell_comb \mylcd|line1[8][2]~feeder (
// Equation(s):
// \mylcd|line1[8][2]~feeder_combout  = \mylcd|line2[8][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[8][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[8][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[8][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[8][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y43_N27
dffeas \mylcd|line1[8][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][2] .is_wysiwyg = "true";
defparam \mylcd|line1[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y43_N7
dffeas \mylcd|line1[10][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][2] .is_wysiwyg = "true";
defparam \mylcd|line1[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N6
cycloneive_lcell_comb \mylcd|curbuf[2]~46 (
// Equation(s):
// \mylcd|curbuf[2]~46_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|line1[8][2]~q ) # ((\mylcd|Add1~2_combout )))) # (!\mylcd|Add1~0_combout  & (((\mylcd|line1[10][2]~q  & !\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|line1[8][2]~q ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[10][2]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~46 .lut_mask = 16'hCCB8;
defparam \mylcd|curbuf[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y43_N17
dffeas \mylcd|line1[0][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][2] .is_wysiwyg = "true";
defparam \mylcd|line1[0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y43_N19
dffeas \mylcd|line1[2][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][2] .is_wysiwyg = "true";
defparam \mylcd|line1[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N16
cycloneive_lcell_comb \mylcd|curbuf[2]~47 (
// Equation(s):
// \mylcd|curbuf[2]~47_combout  = (\mylcd|curbuf[2]~46_combout  & (((\mylcd|line1[0][2]~q )) # (!\mylcd|Add1~2_combout ))) # (!\mylcd|curbuf[2]~46_combout  & (\mylcd|Add1~2_combout  & ((\mylcd|line1[2][2]~q ))))

	.dataa(\mylcd|curbuf[2]~46_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[0][2]~q ),
	.datad(\mylcd|line1[2][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~47_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~47 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[2]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N4
cycloneive_lcell_comb \mylcd|curbuf[2]~50 (
// Equation(s):
// \mylcd|curbuf[2]~50_combout  = (\mylcd|Add1~1_combout  & (((\mylcd|index [0])))) # (!\mylcd|Add1~1_combout  & ((\mylcd|index [0] & ((\mylcd|curbuf[2]~47_combout ))) # (!\mylcd|index [0] & (\mylcd|curbuf[2]~49_combout ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[2]~49_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[2]~47_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~50 .lut_mask = 16'hF4A4;
defparam \mylcd|curbuf[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N14
cycloneive_lcell_comb \mylcd|line1[5][2]~feeder (
// Equation(s):
// \mylcd|line1[5][2]~feeder_combout  = \mylcd|line2[5][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[5][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[5][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y43_N15
dffeas \mylcd|line1[5][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][2] .is_wysiwyg = "true";
defparam \mylcd|line1[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y43_N5
dffeas \mylcd|line1[13][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][2] .is_wysiwyg = "true";
defparam \mylcd|line1[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y43_N13
dffeas \mylcd|line1[15][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][2]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][2] .is_wysiwyg = "true";
defparam \mylcd|line1[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N18
cycloneive_lcell_comb \mylcd|line1[7][2]~feeder (
// Equation(s):
// \mylcd|line1[7][2]~feeder_combout  = \mylcd|line2[7][2]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[7][2]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[7][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[7][2]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[7][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y43_N19
dffeas \mylcd|line1[7][2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][2] .is_wysiwyg = "true";
defparam \mylcd|line1[7][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N12
cycloneive_lcell_comb \mylcd|curbuf[2]~44 (
// Equation(s):
// \mylcd|curbuf[2]~44_combout  = (\mylcd|Add1~0_combout  & (\mylcd|Add1~2_combout )) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~2_combout  & ((\mylcd|line1[7][2]~q ))) # (!\mylcd|Add1~2_combout  & (\mylcd|line1[15][2]~q ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[15][2]~q ),
	.datad(\mylcd|line1[7][2]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~44 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N4
cycloneive_lcell_comb \mylcd|curbuf[2]~45 (
// Equation(s):
// \mylcd|curbuf[2]~45_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[2]~44_combout  & (\mylcd|line1[5][2]~q )) # (!\mylcd|curbuf[2]~44_combout  & ((\mylcd|line1[13][2]~q ))))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[2]~44_combout ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|line1[5][2]~q ),
	.datac(\mylcd|line1[13][2]~q ),
	.datad(\mylcd|curbuf[2]~44_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~45 .lut_mask = 16'hDDA0;
defparam \mylcd|curbuf[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y43_N0
cycloneive_lcell_comb \mylcd|curbuf[2]~53 (
// Equation(s):
// \mylcd|curbuf[2]~53_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[2]~50_combout  & (\mylcd|curbuf[2]~52_combout )) # (!\mylcd|curbuf[2]~50_combout  & ((\mylcd|curbuf[2]~45_combout ))))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[2]~50_combout 
// ))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[2]~52_combout ),
	.datac(\mylcd|curbuf[2]~50_combout ),
	.datad(\mylcd|curbuf[2]~45_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~53_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~53 .lut_mask = 16'hDAD0;
defparam \mylcd|curbuf[2]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N14
cycloneive_lcell_comb \mylcd|curbuf[2]~64 (
// Equation(s):
// \mylcd|curbuf[2]~64_combout  = (\mylcd|lcd_data[5]~2_combout  & ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[2]~53_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[2]~63_combout ))))

	.dataa(\mylcd|lcd_data[5]~2_combout ),
	.datab(\mylcd|curbuf[2]~63_combout ),
	.datac(\mylcd|LessThan2~1_combout ),
	.datad(\mylcd|curbuf[2]~53_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~64_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~64 .lut_mask = 16'hA808;
defparam \mylcd|curbuf[2]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N24
cycloneive_lcell_comb \mylcd|curbuf[2]~65 (
// Equation(s):
// \mylcd|curbuf[2]~65_combout  = (\mylcd|curbuf[2]~64_combout ) # ((\mylcd|Equal2~0_combout  & \mylcd|index [0]))

	.dataa(gnd),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[2]~64_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[2]~65_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[2]~65 .lut_mask = 16'hFFC0;
defparam \mylcd|curbuf[2]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y44_N25
dffeas \mylcd|lcd_data[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[2]~65_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[2] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N30
cycloneive_lcell_comb \mylcd|line2~75 (
// Equation(s):
// \mylcd|line2~75_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [3]),
	.datad(\mylcd|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~75_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~75 .lut_mask = 16'hF000;
defparam \mylcd|line2~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N31
dffeas \mylcd|line2[6][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~75_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][3] .is_wysiwyg = "true";
defparam \mylcd|line2[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N18
cycloneive_lcell_comb \mylcd|line2~74 (
// Equation(s):
// \mylcd|line2~74_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~9_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [3]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~74_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~74 .lut_mask = 16'hCC00;
defparam \mylcd|line2~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N19
dffeas \mylcd|line2[10][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~74_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][3] .is_wysiwyg = "true";
defparam \mylcd|line2[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N10
cycloneive_lcell_comb \mylcd|line2~73 (
// Equation(s):
// \mylcd|line2~73_combout  = (\mylcd|Decoder0~8_combout  & \myps2|last_data_received [3])

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~73_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~73 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N11
dffeas \mylcd|line2[14][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~73_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][3] .is_wysiwyg = "true";
defparam \mylcd|line2[14][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N4
cycloneive_lcell_comb \mylcd|curbuf[3]~80 (
// Equation(s):
// \mylcd|curbuf[3]~80_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout )))) # (!\mylcd|Add2~1_combout  & ((\mylcd|Add2~0_combout  & ((\mylcd|line2[14][3]~q ))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[10][3]~q ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[10][3]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[14][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~80_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~80 .lut_mask = 16'hF4A4;
defparam \mylcd|curbuf[3]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N14
cycloneive_lcell_comb \mylcd|line2~72 (
// Equation(s):
// \mylcd|line2~72_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [3]),
	.datad(\mylcd|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~72_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~72 .lut_mask = 16'hF000;
defparam \mylcd|line2~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N15
dffeas \mylcd|line2[2][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~72_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][3] .is_wysiwyg = "true";
defparam \mylcd|line2[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N30
cycloneive_lcell_comb \mylcd|curbuf[3]~81 (
// Equation(s):
// \mylcd|curbuf[3]~81_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[3]~80_combout  & (\mylcd|line2[6][3]~q )) # (!\mylcd|curbuf[3]~80_combout  & ((\mylcd|line2[2][3]~q ))))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[3]~80_combout ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[6][3]~q ),
	.datac(\mylcd|curbuf[3]~80_combout ),
	.datad(\mylcd|line2[2][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~81_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~81 .lut_mask = 16'hDAD0;
defparam \mylcd|curbuf[3]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N6
cycloneive_lcell_comb \mylcd|line2~71 (
// Equation(s):
// \mylcd|line2~71_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [3] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\myps2|last_data_received [3]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~71_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~71 .lut_mask = 16'h8000;
defparam \mylcd|line2~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y43_N7
dffeas \mylcd|line2[7][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~71_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][3] .is_wysiwyg = "true";
defparam \mylcd|line2[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N16
cycloneive_lcell_comb \mylcd|line2~68 (
// Equation(s):
// \mylcd|line2~68_combout  = (\myps2|last_data_received [3] & (\mylcd|Decoder0~5_combout  & (\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\myps2|last_data_received [3]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~68_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~68 .lut_mask = 16'h0080;
defparam \mylcd|line2~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y44_N17
dffeas \mylcd|line2[3][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~68_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][3] .is_wysiwyg = "true";
defparam \mylcd|line2[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N12
cycloneive_lcell_comb \mylcd|line2~70 (
// Equation(s):
// \mylcd|line2~70_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~6_combout  & (\myps2|last_data_received [3] & !\mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\myps2|last_data_received [3]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~70_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~70 .lut_mask = 16'h0080;
defparam \mylcd|line2~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N13
dffeas \mylcd|line2[11][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~70_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][3] .is_wysiwyg = "true";
defparam \mylcd|line2[11][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N12
cycloneive_lcell_comb \mylcd|line2~69 (
// Equation(s):
// \mylcd|line2~69_combout  = (\myps2|last_data_received [3] & (\mylcd|ptr [2] & (\mylcd|ptr [1] & \mylcd|Decoder0~6_combout )))

	.dataa(\myps2|last_data_received [3]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~69_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~69 .lut_mask = 16'h8000;
defparam \mylcd|line2~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N13
dffeas \mylcd|line2[15][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~69_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][3] .is_wysiwyg = "true";
defparam \mylcd|line2[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N26
cycloneive_lcell_comb \mylcd|curbuf[3]~78 (
// Equation(s):
// \mylcd|curbuf[3]~78_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|line2[15][3]~q ) # (\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[11][3]~q  & ((!\mylcd|Add2~1_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[11][3]~q ),
	.datac(\mylcd|line2[15][3]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~78_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~78 .lut_mask = 16'hAAE4;
defparam \mylcd|curbuf[3]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N6
cycloneive_lcell_comb \mylcd|curbuf[3]~79 (
// Equation(s):
// \mylcd|curbuf[3]~79_combout  = (\mylcd|curbuf[3]~78_combout  & ((\mylcd|line2[7][3]~q ) # ((!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[3]~78_combout  & (((\mylcd|line2[3][3]~q  & \mylcd|Add2~1_combout ))))

	.dataa(\mylcd|line2[7][3]~q ),
	.datab(\mylcd|line2[3][3]~q ),
	.datac(\mylcd|curbuf[3]~78_combout ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~79_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~79 .lut_mask = 16'hACF0;
defparam \mylcd|curbuf[3]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N8
cycloneive_lcell_comb \mylcd|curbuf[3]~82 (
// Equation(s):
// \mylcd|curbuf[3]~82_combout  = (\mylcd|index [0] & (((\mylcd|index [1]) # (\mylcd|curbuf[3]~79_combout )))) # (!\mylcd|index [0] & (\mylcd|curbuf[3]~81_combout  & (!\mylcd|index [1])))

	.dataa(\mylcd|curbuf[3]~81_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[3]~79_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~82_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~82 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[3]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N20
cycloneive_lcell_comb \mylcd|line2~79 (
// Equation(s):
// \mylcd|line2~79_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [3] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\myps2|last_data_received [3]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~79_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~79 .lut_mask = 16'h4000;
defparam \mylcd|line2~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y44_N21
dffeas \mylcd|line2[5][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~79_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][1]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][3] .is_wysiwyg = "true";
defparam \mylcd|line2[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N22
cycloneive_lcell_comb \mylcd|line2~76 (
// Equation(s):
// \mylcd|line2~76_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~6_combout  & (\myps2|last_data_received [3] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\myps2|last_data_received [3]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~76_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~76 .lut_mask = 16'h4000;
defparam \mylcd|line2~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N23
dffeas \mylcd|line2[13][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~76_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][3] .is_wysiwyg = "true";
defparam \mylcd|line2[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N10
cycloneive_lcell_comb \mylcd|line2~78 (
// Equation(s):
// \mylcd|line2~78_combout  = (!\mylcd|ptr [2] & (\mylcd|Decoder0~6_combout  & (\myps2|last_data_received [3] & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\myps2|last_data_received [3]),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~78_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~78 .lut_mask = 16'h0040;
defparam \mylcd|line2~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y42_N11
dffeas \mylcd|line2[9][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~78_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][3] .is_wysiwyg = "true";
defparam \mylcd|line2[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N24
cycloneive_lcell_comb \mylcd|line2~77 (
// Equation(s):
// \mylcd|line2~77_combout  = (\myps2|last_data_received [3] & (!\mylcd|ptr [1] & (!\mylcd|ptr [2] & \mylcd|Decoder0~5_combout )))

	.dataa(\myps2|last_data_received [3]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~77_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~77 .lut_mask = 16'h0200;
defparam \mylcd|line2~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y42_N25
dffeas \mylcd|line2[1][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~77_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][1]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][3] .is_wysiwyg = "true";
defparam \mylcd|line2[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N18
cycloneive_lcell_comb \mylcd|curbuf[3]~83 (
// Equation(s):
// \mylcd|curbuf[3]~83_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & ((\mylcd|line2[1][3]~q ))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[9][3]~q ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[9][3]~q ),
	.datac(\mylcd|line2[1][3]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~83_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~83 .lut_mask = 16'hFA44;
defparam \mylcd|curbuf[3]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N22
cycloneive_lcell_comb \mylcd|curbuf[3]~84 (
// Equation(s):
// \mylcd|curbuf[3]~84_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[3]~83_combout  & (\mylcd|line2[5][3]~q )) # (!\mylcd|curbuf[3]~83_combout  & ((\mylcd|line2[13][3]~q ))))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[3]~83_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[5][3]~q ),
	.datac(\mylcd|line2[13][3]~q ),
	.datad(\mylcd|curbuf[3]~83_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~84_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~84 .lut_mask = 16'hDDA0;
defparam \mylcd|curbuf[3]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N6
cycloneive_lcell_comb \mylcd|line2~64 (
// Equation(s):
// \mylcd|line2~64_combout  = (\mylcd|Decoder0~1_combout  & \myps2|last_data_received [3])

	.dataa(\mylcd|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~64_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~64 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N7
dffeas \mylcd|line2[12][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~64_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][3] .is_wysiwyg = "true";
defparam \mylcd|line2[12][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N0
cycloneive_lcell_comb \mylcd|line2~67 (
// Equation(s):
// \mylcd|line2~67_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [3]),
	.datad(\mylcd|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~67_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~67 .lut_mask = 16'hF000;
defparam \mylcd|line2~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y43_N1
dffeas \mylcd|line2[4][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~67_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][3] .is_wysiwyg = "true";
defparam \mylcd|line2[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N16
cycloneive_lcell_comb \mylcd|line2~65 (
// Equation(s):
// \mylcd|line2~65_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [3]),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~65_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~65 .lut_mask = 16'hF000;
defparam \mylcd|line2~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y42_N17
dffeas \mylcd|line2[0][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~65_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][3] .is_wysiwyg = "true";
defparam \mylcd|line2[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N12
cycloneive_lcell_comb \mylcd|line2~66 (
// Equation(s):
// \mylcd|line2~66_combout  = (\myps2|last_data_received [3] & \mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [3]),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~66_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~66 .lut_mask = 16'hF000;
defparam \mylcd|line2~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N13
dffeas \mylcd|line2[8][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~66_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][3] .is_wysiwyg = "true";
defparam \mylcd|line2[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N28
cycloneive_lcell_comb \mylcd|curbuf[3]~76 (
// Equation(s):
// \mylcd|curbuf[3]~76_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & (\mylcd|line2[0][3]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[8][3]~q )))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[0][3]~q ),
	.datac(\mylcd|line2[8][3]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~76_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~76 .lut_mask = 16'hEE50;
defparam \mylcd|curbuf[3]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N12
cycloneive_lcell_comb \mylcd|curbuf[3]~77 (
// Equation(s):
// \mylcd|curbuf[3]~77_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[3]~76_combout  & ((\mylcd|line2[4][3]~q ))) # (!\mylcd|curbuf[3]~76_combout  & (\mylcd|line2[12][3]~q )))) # (!\mylcd|Add2~0_combout  & (((\mylcd|curbuf[3]~76_combout ))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[12][3]~q ),
	.datac(\mylcd|line2[4][3]~q ),
	.datad(\mylcd|curbuf[3]~76_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~77_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~77 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[3]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N24
cycloneive_lcell_comb \mylcd|curbuf[3]~85 (
// Equation(s):
// \mylcd|curbuf[3]~85_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[3]~82_combout  & (\mylcd|curbuf[3]~84_combout )) # (!\mylcd|curbuf[3]~82_combout  & ((\mylcd|curbuf[3]~77_combout ))))) # (!\mylcd|index [1] & (\mylcd|curbuf[3]~82_combout ))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[3]~82_combout ),
	.datac(\mylcd|curbuf[3]~84_combout ),
	.datad(\mylcd|curbuf[3]~77_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~85_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~85 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[3]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N11
dffeas \mylcd|line1[11][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][3] .is_wysiwyg = "true";
defparam \mylcd|line1[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y44_N25
dffeas \mylcd|line1[9][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][3] .is_wysiwyg = "true";
defparam \mylcd|line1[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N10
cycloneive_lcell_comb \mylcd|curbuf[3]~70 (
// Equation(s):
// \mylcd|curbuf[3]~70_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout ) # ((\mylcd|line1[9][3]~q )))) # (!\mylcd|Add1~0_combout  & (!\mylcd|Add1~1_combout  & (\mylcd|line1[11][3]~q )))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[11][3]~q ),
	.datad(\mylcd|line1[9][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~70 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N13
dffeas \mylcd|line1[13][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][3] .is_wysiwyg = "true";
defparam \mylcd|line1[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y44_N27
dffeas \mylcd|line1[15][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][3] .is_wysiwyg = "true";
defparam \mylcd|line1[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N12
cycloneive_lcell_comb \mylcd|curbuf[3]~71 (
// Equation(s):
// \mylcd|curbuf[3]~71_combout  = (\mylcd|curbuf[3]~70_combout  & (((\mylcd|line1[13][3]~q )) # (!\mylcd|Add1~1_combout ))) # (!\mylcd|curbuf[3]~70_combout  & (\mylcd|Add1~1_combout  & ((\mylcd|line1[15][3]~q ))))

	.dataa(\mylcd|curbuf[3]~70_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[13][3]~q ),
	.datad(\mylcd|line1[15][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~71_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~71 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[3]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N22
cycloneive_lcell_comb \mylcd|line1[14][3]~feeder (
// Equation(s):
// \mylcd|line1[14][3]~feeder_combout  = \mylcd|line2[14][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[14][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[14][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[14][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[14][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N23
dffeas \mylcd|line1[14][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][3] .is_wysiwyg = "true";
defparam \mylcd|line1[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y44_N19
dffeas \mylcd|line1[12][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][3] .is_wysiwyg = "true";
defparam \mylcd|line1[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y44_N29
dffeas \mylcd|line1[10][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][3] .is_wysiwyg = "true";
defparam \mylcd|line1[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y44_N29
dffeas \mylcd|line1[8][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][3] .is_wysiwyg = "true";
defparam \mylcd|line1[8][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N28
cycloneive_lcell_comb \mylcd|curbuf[3]~68 (
// Equation(s):
// \mylcd|curbuf[3]~68_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout ) # ((\mylcd|line1[8][3]~q )))) # (!\mylcd|Add1~0_combout  & (!\mylcd|Add1~1_combout  & (\mylcd|line1[10][3]~q )))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[10][3]~q ),
	.datad(\mylcd|line1[8][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~68_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~68 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[3]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N18
cycloneive_lcell_comb \mylcd|curbuf[3]~69 (
// Equation(s):
// \mylcd|curbuf[3]~69_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[3]~68_combout  & ((\mylcd|line1[12][3]~q ))) # (!\mylcd|curbuf[3]~68_combout  & (\mylcd|line1[14][3]~q )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[3]~68_combout ))))

	.dataa(\mylcd|line1[14][3]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[12][3]~q ),
	.datad(\mylcd|curbuf[3]~68_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~69_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~69 .lut_mask = 16'hF388;
defparam \mylcd|curbuf[3]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N26
cycloneive_lcell_comb \mylcd|curbuf[3]~72 (
// Equation(s):
// \mylcd|curbuf[3]~72_combout  = (\mylcd|index [0] & (((\mylcd|curbuf[3]~69_combout ) # (\mylcd|Add1~2_combout )))) # (!\mylcd|index [0] & (\mylcd|curbuf[3]~71_combout  & ((!\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|curbuf[3]~71_combout ),
	.datab(\mylcd|curbuf[3]~69_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~72_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~72 .lut_mask = 16'hF0CA;
defparam \mylcd|curbuf[3]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N17
dffeas \mylcd|line1[0][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][3] .is_wysiwyg = "true";
defparam \mylcd|line1[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y44_N21
dffeas \mylcd|line1[2][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][3] .is_wysiwyg = "true";
defparam \mylcd|line1[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N2
cycloneive_lcell_comb \mylcd|line1[6][3]~feeder (
// Equation(s):
// \mylcd|line1[6][3]~feeder_combout  = \mylcd|line2[6][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N3
dffeas \mylcd|line1[6][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][3] .is_wysiwyg = "true";
defparam \mylcd|line1[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N20
cycloneive_lcell_comb \mylcd|curbuf[3]~73 (
// Equation(s):
// \mylcd|curbuf[3]~73_combout  = (\mylcd|Add1~0_combout  & (\mylcd|Add1~1_combout )) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout  & ((\mylcd|line1[6][3]~q ))) # (!\mylcd|Add1~1_combout  & (\mylcd|line1[2][3]~q ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[2][3]~q ),
	.datad(\mylcd|line1[6][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~73_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~73 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[3]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y44_N1
dffeas \mylcd|line1[4][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][3] .is_wysiwyg = "true";
defparam \mylcd|line1[4][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N0
cycloneive_lcell_comb \mylcd|curbuf[3]~74 (
// Equation(s):
// \mylcd|curbuf[3]~74_combout  = (\mylcd|curbuf[3]~73_combout  & (((\mylcd|line1[4][3]~q ) # (!\mylcd|Add1~0_combout )))) # (!\mylcd|curbuf[3]~73_combout  & (\mylcd|line1[0][3]~q  & ((\mylcd|Add1~0_combout ))))

	.dataa(\mylcd|line1[0][3]~q ),
	.datab(\mylcd|curbuf[3]~73_combout ),
	.datac(\mylcd|line1[4][3]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~74_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~74 .lut_mask = 16'hE2CC;
defparam \mylcd|curbuf[3]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X80_Y44_N7
dffeas \mylcd|line1[3][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][3] .is_wysiwyg = "true";
defparam \mylcd|line1[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N14
cycloneive_lcell_comb \mylcd|line1[1][3]~feeder (
// Equation(s):
// \mylcd|line1[1][3]~feeder_combout  = \mylcd|line2[1][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[1][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[1][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N15
dffeas \mylcd|line1[1][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][3] .is_wysiwyg = "true";
defparam \mylcd|line1[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X80_Y44_N6
cycloneive_lcell_comb \mylcd|curbuf[3]~66 (
// Equation(s):
// \mylcd|curbuf[3]~66_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|Add1~1_combout ) # ((\mylcd|line1[1][3]~q )))) # (!\mylcd|Add1~0_combout  & (!\mylcd|Add1~1_combout  & (\mylcd|line1[3][3]~q )))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[3][3]~q ),
	.datad(\mylcd|line1[1][3]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~66_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~66 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[3]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N4
cycloneive_lcell_comb \mylcd|line1[5][3]~feeder (
// Equation(s):
// \mylcd|line1[5][3]~feeder_combout  = \mylcd|line2[5][3]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[5][3]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[5][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[5][3]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[5][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N5
dffeas \mylcd|line1[5][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[5][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][3] .is_wysiwyg = "true";
defparam \mylcd|line1[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y44_N29
dffeas \mylcd|line1[7][3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][3]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][3] .is_wysiwyg = "true";
defparam \mylcd|line1[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N28
cycloneive_lcell_comb \mylcd|curbuf[3]~67 (
// Equation(s):
// \mylcd|curbuf[3]~67_combout  = (\mylcd|curbuf[3]~66_combout  & ((\mylcd|line1[5][3]~q ) # ((!\mylcd|Add1~1_combout )))) # (!\mylcd|curbuf[3]~66_combout  & (((\mylcd|line1[7][3]~q  & \mylcd|Add1~1_combout ))))

	.dataa(\mylcd|curbuf[3]~66_combout ),
	.datab(\mylcd|line1[5][3]~q ),
	.datac(\mylcd|line1[7][3]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~67_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~67 .lut_mask = 16'hD8AA;
defparam \mylcd|curbuf[3]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N2
cycloneive_lcell_comb \mylcd|curbuf[3]~75 (
// Equation(s):
// \mylcd|curbuf[3]~75_combout  = (\mylcd|curbuf[3]~72_combout  & ((\mylcd|curbuf[3]~74_combout ) # ((!\mylcd|Add1~2_combout )))) # (!\mylcd|curbuf[3]~72_combout  & (((\mylcd|curbuf[3]~67_combout  & \mylcd|Add1~2_combout ))))

	.dataa(\mylcd|curbuf[3]~72_combout ),
	.datab(\mylcd|curbuf[3]~74_combout ),
	.datac(\mylcd|curbuf[3]~67_combout ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~75_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~75 .lut_mask = 16'hD8AA;
defparam \mylcd|curbuf[3]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y44_N10
cycloneive_lcell_comb \mylcd|curbuf[3]~86 (
// Equation(s):
// \mylcd|curbuf[3]~86_combout  = ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[3]~75_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[3]~85_combout ))) # (!\mylcd|lcd_data[5]~2_combout )

	.dataa(\mylcd|lcd_data[5]~2_combout ),
	.datab(\mylcd|curbuf[3]~85_combout ),
	.datac(\mylcd|LessThan2~1_combout ),
	.datad(\mylcd|curbuf[3]~75_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~86_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~86 .lut_mask = 16'hFD5D;
defparam \mylcd|curbuf[3]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N30
cycloneive_lcell_comb \mylcd|curbuf[3]~87 (
// Equation(s):
// \mylcd|curbuf[3]~87_combout  = (\mylcd|curbuf[3]~86_combout  & (((\mylcd|Equal2~0_combout  & !\mylcd|index [1])) # (!\mylcd|lcd_data[5]~1_combout )))

	.dataa(\mylcd|lcd_data[5]~1_combout ),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[3]~86_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[3]~87_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[3]~87 .lut_mask = 16'h5D00;
defparam \mylcd|curbuf[3]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y44_N31
dffeas \mylcd|lcd_data[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[3]~87_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[3] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N14
cycloneive_lcell_comb \mylcd|line2~84 (
// Equation(s):
// \mylcd|line2~84_combout  = (\myps2|last_data_received [4] & (\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & !\mylcd|ptr [2])))

	.dataa(\myps2|last_data_received [4]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~5_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~84_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~84 .lut_mask = 16'h0080;
defparam \mylcd|line2~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y44_N15
dffeas \mylcd|line2[3][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~84_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][4] .is_wysiwyg = "true";
defparam \mylcd|line2[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N24
cycloneive_lcell_comb \mylcd|line2~86 (
// Equation(s):
// \mylcd|line2~86_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~6_combout  & (\myps2|last_data_received [4] & !\mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\myps2|last_data_received [4]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~86_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~86 .lut_mask = 16'h0080;
defparam \mylcd|line2~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N25
dffeas \mylcd|line2[11][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~86_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][4] .is_wysiwyg = "true";
defparam \mylcd|line2[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N16
cycloneive_lcell_comb \mylcd|line2~85 (
// Equation(s):
// \mylcd|line2~85_combout  = (\myps2|last_data_received [4] & (\mylcd|ptr [2] & (\mylcd|ptr [1] & \mylcd|Decoder0~6_combout )))

	.dataa(\myps2|last_data_received [4]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~85_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~85 .lut_mask = 16'h8000;
defparam \mylcd|line2~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N17
dffeas \mylcd|line2[15][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~85_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][4] .is_wysiwyg = "true";
defparam \mylcd|line2[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N14
cycloneive_lcell_comb \mylcd|curbuf[4]~100 (
// Equation(s):
// \mylcd|curbuf[4]~100_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout ) # (\mylcd|line2[15][4]~q )))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[11][4]~q  & (!\mylcd|Add2~1_combout )))

	.dataa(\mylcd|line2[11][4]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[15][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~100_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~100 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[4]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N8
cycloneive_lcell_comb \mylcd|line2~87 (
// Equation(s):
// \mylcd|line2~87_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [4] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\myps2|last_data_received [4]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~87_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~87 .lut_mask = 16'h8000;
defparam \mylcd|line2~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y43_N9
dffeas \mylcd|line2[7][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~87_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][4] .is_wysiwyg = "true";
defparam \mylcd|line2[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N12
cycloneive_lcell_comb \mylcd|curbuf[4]~101 (
// Equation(s):
// \mylcd|curbuf[4]~101_combout  = (\mylcd|curbuf[4]~100_combout  & (((\mylcd|line2[7][4]~q ) # (!\mylcd|Add2~1_combout )))) # (!\mylcd|curbuf[4]~100_combout  & (\mylcd|line2[3][4]~q  & (\mylcd|Add2~1_combout )))

	.dataa(\mylcd|line2[3][4]~q ),
	.datab(\mylcd|curbuf[4]~100_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[7][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~101_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~101 .lut_mask = 16'hEC2C;
defparam \mylcd|curbuf[4]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N16
cycloneive_lcell_comb \mylcd|line2~91 (
// Equation(s):
// \mylcd|line2~91_combout  = (\myps2|last_data_received [4] & \mylcd|Decoder0~10_combout )

	.dataa(\myps2|last_data_received [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~91_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~91 .lut_mask = 16'hAA00;
defparam \mylcd|line2~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N17
dffeas \mylcd|line2[6][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~91_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][4] .is_wysiwyg = "true";
defparam \mylcd|line2[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y44_N4
cycloneive_lcell_comb \mylcd|line2~88 (
// Equation(s):
// \mylcd|line2~88_combout  = (\myps2|last_data_received [4] & \mylcd|Decoder0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [4]),
	.datad(\mylcd|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~88_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~88 .lut_mask = 16'hF000;
defparam \mylcd|line2~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y44_N5
dffeas \mylcd|line2[2][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~88_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][4] .is_wysiwyg = "true";
defparam \mylcd|line2[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N8
cycloneive_lcell_comb \mylcd|line2~90 (
// Equation(s):
// \mylcd|line2~90_combout  = (\myps2|last_data_received [4] & \mylcd|Decoder0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [4]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~90_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~90 .lut_mask = 16'hF000;
defparam \mylcd|line2~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N9
dffeas \mylcd|line2[10][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~90_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][4] .is_wysiwyg = "true";
defparam \mylcd|line2[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N18
cycloneive_lcell_comb \mylcd|line2~89 (
// Equation(s):
// \mylcd|line2~89_combout  = (\mylcd|Decoder0~8_combout  & \myps2|last_data_received [4])

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~89_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~89 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N19
dffeas \mylcd|line2[14][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~89_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][4] .is_wysiwyg = "true";
defparam \mylcd|line2[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N2
cycloneive_lcell_comb \mylcd|curbuf[4]~102 (
// Equation(s):
// \mylcd|curbuf[4]~102_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout ) # (\mylcd|line2[14][4]~q )))) # (!\mylcd|Add2~0_combout  & (\mylcd|line2[10][4]~q  & (!\mylcd|Add2~1_combout )))

	.dataa(\mylcd|line2[10][4]~q ),
	.datab(\mylcd|Add2~0_combout ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[14][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~102_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~102 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[4]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N20
cycloneive_lcell_comb \mylcd|curbuf[4]~103 (
// Equation(s):
// \mylcd|curbuf[4]~103_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|curbuf[4]~102_combout  & (\mylcd|line2[6][4]~q )) # (!\mylcd|curbuf[4]~102_combout  & ((\mylcd|line2[2][4]~q ))))) # (!\mylcd|Add2~1_combout  & (((\mylcd|curbuf[4]~102_combout ))))

	.dataa(\mylcd|line2[6][4]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|line2[2][4]~q ),
	.datad(\mylcd|curbuf[4]~102_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~103_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~103 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[4]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N30
cycloneive_lcell_comb \mylcd|curbuf[4]~104 (
// Equation(s):
// \mylcd|curbuf[4]~104_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[4]~101_combout ) # ((\mylcd|index [1])))) # (!\mylcd|index [0] & (((!\mylcd|index [1] & \mylcd|curbuf[4]~103_combout ))))

	.dataa(\mylcd|curbuf[4]~101_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[4]~103_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~104_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~104 .lut_mask = 16'hCBC8;
defparam \mylcd|curbuf[4]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N8
cycloneive_lcell_comb \mylcd|line2~93 (
// Equation(s):
// \mylcd|line2~93_combout  = (!\mylcd|ptr [1] & (\myps2|last_data_received [4] & (\mylcd|Decoder0~5_combout  & !\mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\myps2|last_data_received [4]),
	.datac(\mylcd|Decoder0~5_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~93_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~93 .lut_mask = 16'h0040;
defparam \mylcd|line2~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y44_N9
dffeas \mylcd|line2[1][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~93_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][1]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][4] .is_wysiwyg = "true";
defparam \mylcd|line2[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N30
cycloneive_lcell_comb \mylcd|line2~94 (
// Equation(s):
// \mylcd|line2~94_combout  = (!\mylcd|ptr [2] & (\myps2|last_data_received [4] & (\mylcd|Decoder0~6_combout  & !\mylcd|ptr [1])))

	.dataa(\mylcd|ptr [2]),
	.datab(\myps2|last_data_received [4]),
	.datac(\mylcd|Decoder0~6_combout ),
	.datad(\mylcd|ptr [1]),
	.cin(gnd),
	.combout(\mylcd|line2~94_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~94 .lut_mask = 16'h0040;
defparam \mylcd|line2~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y42_N31
dffeas \mylcd|line2[9][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~94_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][4] .is_wysiwyg = "true";
defparam \mylcd|line2[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N10
cycloneive_lcell_comb \mylcd|curbuf[4]~105 (
// Equation(s):
// \mylcd|curbuf[4]~105_combout  = (\mylcd|Add2~0_combout  & (((\mylcd|Add2~1_combout )))) # (!\mylcd|Add2~0_combout  & ((\mylcd|Add2~1_combout  & (\mylcd|line2[1][4]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[9][4]~q )))))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|line2[1][4]~q ),
	.datac(\mylcd|Add2~1_combout ),
	.datad(\mylcd|line2[9][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~105_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~105 .lut_mask = 16'hE5E0;
defparam \mylcd|curbuf[4]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N28
cycloneive_lcell_comb \mylcd|line2~95 (
// Equation(s):
// \mylcd|line2~95_combout  = (\myps2|last_data_received [4] & (!\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & \mylcd|ptr [2])))

	.dataa(\myps2|last_data_received [4]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~5_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~95_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~95 .lut_mask = 16'h2000;
defparam \mylcd|line2~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y44_N29
dffeas \mylcd|line2[5][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~95_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][1]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][4] .is_wysiwyg = "true";
defparam \mylcd|line2[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N10
cycloneive_lcell_comb \mylcd|line2~92 (
// Equation(s):
// \mylcd|line2~92_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~6_combout  & (\myps2|last_data_received [4] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\myps2|last_data_received [4]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~92_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~92 .lut_mask = 16'h4000;
defparam \mylcd|line2~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N11
dffeas \mylcd|line2[13][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~92_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][4] .is_wysiwyg = "true";
defparam \mylcd|line2[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N22
cycloneive_lcell_comb \mylcd|curbuf[4]~106 (
// Equation(s):
// \mylcd|curbuf[4]~106_combout  = (\mylcd|curbuf[4]~105_combout  & ((\mylcd|line2[5][4]~q ) # ((!\mylcd|Add2~0_combout )))) # (!\mylcd|curbuf[4]~105_combout  & (((\mylcd|Add2~0_combout  & \mylcd|line2[13][4]~q ))))

	.dataa(\mylcd|curbuf[4]~105_combout ),
	.datab(\mylcd|line2[5][4]~q ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[13][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~106_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~106 .lut_mask = 16'hDA8A;
defparam \mylcd|curbuf[4]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N18
cycloneive_lcell_comb \mylcd|line2~82 (
// Equation(s):
// \mylcd|line2~82_combout  = (\myps2|last_data_received [4] & \mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [4]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~82_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~82 .lut_mask = 16'hCC00;
defparam \mylcd|line2~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N19
dffeas \mylcd|line2[8][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~82_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][4] .is_wysiwyg = "true";
defparam \mylcd|line2[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N24
cycloneive_lcell_comb \mylcd|line2~81 (
// Equation(s):
// \mylcd|line2~81_combout  = (\myps2|last_data_received [4] & \mylcd|Decoder0~2_combout )

	.dataa(gnd),
	.datab(\myps2|last_data_received [4]),
	.datac(gnd),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~81_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~81 .lut_mask = 16'hCC00;
defparam \mylcd|line2~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y42_N25
dffeas \mylcd|line2[0][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~81_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][4] .is_wysiwyg = "true";
defparam \mylcd|line2[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N28
cycloneive_lcell_comb \mylcd|curbuf[4]~98 (
// Equation(s):
// \mylcd|curbuf[4]~98_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|Add2~0_combout ) # (\mylcd|line2[0][4]~q )))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[8][4]~q  & (!\mylcd|Add2~0_combout )))

	.dataa(\mylcd|line2[8][4]~q ),
	.datab(\mylcd|Add2~1_combout ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|line2[0][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~98_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~98 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[4]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N20
cycloneive_lcell_comb \mylcd|line2~80 (
// Equation(s):
// \mylcd|line2~80_combout  = (\mylcd|Decoder0~1_combout  & \myps2|last_data_received [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mylcd|Decoder0~1_combout ),
	.datad(\myps2|last_data_received [4]),
	.cin(gnd),
	.combout(\mylcd|line2~80_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~80 .lut_mask = 16'hF000;
defparam \mylcd|line2~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N21
dffeas \mylcd|line2[12][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~80_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][4] .is_wysiwyg = "true";
defparam \mylcd|line2[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N2
cycloneive_lcell_comb \mylcd|line2~83 (
// Equation(s):
// \mylcd|line2~83_combout  = (\myps2|last_data_received [4] & \mylcd|Decoder0~4_combout )

	.dataa(\myps2|last_data_received [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~83_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~83 .lut_mask = 16'hAA00;
defparam \mylcd|line2~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y43_N3
dffeas \mylcd|line2[4][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~83_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][4] .is_wysiwyg = "true";
defparam \mylcd|line2[4][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N6
cycloneive_lcell_comb \mylcd|curbuf[4]~99 (
// Equation(s):
// \mylcd|curbuf[4]~99_combout  = (\mylcd|Add2~0_combout  & ((\mylcd|curbuf[4]~98_combout  & ((\mylcd|line2[4][4]~q ))) # (!\mylcd|curbuf[4]~98_combout  & (\mylcd|line2[12][4]~q )))) # (!\mylcd|Add2~0_combout  & (\mylcd|curbuf[4]~98_combout ))

	.dataa(\mylcd|Add2~0_combout ),
	.datab(\mylcd|curbuf[4]~98_combout ),
	.datac(\mylcd|line2[12][4]~q ),
	.datad(\mylcd|line2[4][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~99_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~99 .lut_mask = 16'hEC64;
defparam \mylcd|curbuf[4]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N16
cycloneive_lcell_comb \mylcd|curbuf[4]~107 (
// Equation(s):
// \mylcd|curbuf[4]~107_combout  = (\mylcd|curbuf[4]~104_combout  & ((\mylcd|curbuf[4]~106_combout ) # ((!\mylcd|index [1])))) # (!\mylcd|curbuf[4]~104_combout  & (((\mylcd|index [1] & \mylcd|curbuf[4]~99_combout ))))

	.dataa(\mylcd|curbuf[4]~104_combout ),
	.datab(\mylcd|curbuf[4]~106_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|curbuf[4]~99_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~107_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~107 .lut_mask = 16'hDA8A;
defparam \mylcd|curbuf[4]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y44_N27
dffeas \mylcd|line1[9][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][4] .is_wysiwyg = "true";
defparam \mylcd|line1[9][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N18
cycloneive_lcell_comb \mylcd|line1[13][4]~feeder (
// Equation(s):
// \mylcd|line1[13][4]~feeder_combout  = \mylcd|line2[13][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[13][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[13][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[13][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[13][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y44_N19
dffeas \mylcd|line1[13][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][4] .is_wysiwyg = "true";
defparam \mylcd|line1[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N26
cycloneive_lcell_comb \mylcd|curbuf[4]~88 (
// Equation(s):
// \mylcd|curbuf[4]~88_combout  = (\mylcd|Add1~2_combout  & (\mylcd|Add1~1_combout )) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & ((\mylcd|line1[13][4]~q ))) # (!\mylcd|Add1~1_combout  & (\mylcd|line1[9][4]~q ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[9][4]~q ),
	.datad(\mylcd|line1[13][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~88_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~88 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[4]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N20
cycloneive_lcell_comb \mylcd|line1[5][4]~feeder (
// Equation(s):
// \mylcd|line1[5][4]~feeder_combout  = \mylcd|line2[5][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[5][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[5][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y44_N21
dffeas \mylcd|line1[5][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][4] .is_wysiwyg = "true";
defparam \mylcd|line1[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y44_N3
dffeas \mylcd|line1[1][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][4] .is_wysiwyg = "true";
defparam \mylcd|line1[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N2
cycloneive_lcell_comb \mylcd|curbuf[4]~89 (
// Equation(s):
// \mylcd|curbuf[4]~89_combout  = (\mylcd|curbuf[4]~88_combout  & ((\mylcd|line1[5][4]~q ) # ((!\mylcd|Add1~2_combout )))) # (!\mylcd|curbuf[4]~88_combout  & (((\mylcd|line1[1][4]~q  & \mylcd|Add1~2_combout ))))

	.dataa(\mylcd|curbuf[4]~88_combout ),
	.datab(\mylcd|line1[5][4]~q ),
	.datac(\mylcd|line1[1][4]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~89_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~89 .lut_mask = 16'hD8AA;
defparam \mylcd|curbuf[4]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y44_N5
dffeas \mylcd|line1[2][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][4] .is_wysiwyg = "true";
defparam \mylcd|line1[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y44_N11
dffeas \mylcd|line1[6][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[6][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][4] .is_wysiwyg = "true";
defparam \mylcd|line1[6][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N22
cycloneive_lcell_comb \mylcd|line1[14][4]~feeder (
// Equation(s):
// \mylcd|line1[14][4]~feeder_combout  = \mylcd|line2[14][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[14][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[14][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[14][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[14][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y44_N23
dffeas \mylcd|line1[14][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[14][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][4] .is_wysiwyg = "true";
defparam \mylcd|line1[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y44_N25
dffeas \mylcd|line1[10][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][4] .is_wysiwyg = "true";
defparam \mylcd|line1[10][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N24
cycloneive_lcell_comb \mylcd|curbuf[4]~92 (
// Equation(s):
// \mylcd|curbuf[4]~92_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|line1[14][4]~q ) # ((\mylcd|Add1~2_combout )))) # (!\mylcd|Add1~1_combout  & (((\mylcd|line1[10][4]~q  & !\mylcd|Add1~2_combout ))))

	.dataa(\mylcd|line1[14][4]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[10][4]~q ),
	.datad(\mylcd|Add1~2_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~92 .lut_mask = 16'hCCB8;
defparam \mylcd|curbuf[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N10
cycloneive_lcell_comb \mylcd|curbuf[4]~93 (
// Equation(s):
// \mylcd|curbuf[4]~93_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[4]~92_combout  & ((\mylcd|line1[6][4]~q ))) # (!\mylcd|curbuf[4]~92_combout  & (\mylcd|line1[2][4]~q )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[4]~92_combout ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|line1[2][4]~q ),
	.datac(\mylcd|line1[6][4]~q ),
	.datad(\mylcd|curbuf[4]~92_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~93_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~93 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[4]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y44_N9
dffeas \mylcd|line1[11][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][4] .is_wysiwyg = "true";
defparam \mylcd|line1[11][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N18
cycloneive_lcell_comb \mylcd|line1[15][4]~feeder (
// Equation(s):
// \mylcd|line1[15][4]~feeder_combout  = \mylcd|line2[15][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y44_N19
dffeas \mylcd|line1[15][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[15][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][4] .is_wysiwyg = "true";
defparam \mylcd|line1[15][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N8
cycloneive_lcell_comb \mylcd|curbuf[4]~90 (
// Equation(s):
// \mylcd|curbuf[4]~90_combout  = (\mylcd|Add1~2_combout  & (\mylcd|Add1~1_combout )) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & ((\mylcd|line1[15][4]~q ))) # (!\mylcd|Add1~1_combout  & (\mylcd|line1[11][4]~q ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[11][4]~q ),
	.datad(\mylcd|line1[15][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~90_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~90 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[4]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y44_N7
dffeas \mylcd|line1[7][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][4] .is_wysiwyg = "true";
defparam \mylcd|line1[7][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N28
cycloneive_lcell_comb \mylcd|line1[3][4]~feeder (
// Equation(s):
// \mylcd|line1[3][4]~feeder_combout  = \mylcd|line2[3][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[3][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[3][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y44_N29
dffeas \mylcd|line1[3][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][4] .is_wysiwyg = "true";
defparam \mylcd|line1[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N6
cycloneive_lcell_comb \mylcd|curbuf[4]~91 (
// Equation(s):
// \mylcd|curbuf[4]~91_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[4]~90_combout  & (\mylcd|line1[7][4]~q )) # (!\mylcd|curbuf[4]~90_combout  & ((\mylcd|line1[3][4]~q ))))) # (!\mylcd|Add1~2_combout  & (\mylcd|curbuf[4]~90_combout ))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|curbuf[4]~90_combout ),
	.datac(\mylcd|line1[7][4]~q ),
	.datad(\mylcd|line1[3][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~91_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~91 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[4]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y44_N0
cycloneive_lcell_comb \mylcd|curbuf[4]~94 (
// Equation(s):
// \mylcd|curbuf[4]~94_combout  = (\mylcd|index [1] & (\mylcd|curbuf[4]~93_combout  & (\mylcd|index [0]))) # (!\mylcd|index [1] & (((\mylcd|index [0]) # (\mylcd|curbuf[4]~91_combout ))))

	.dataa(\mylcd|curbuf[4]~93_combout ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[4]~91_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~94_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~94 .lut_mask = 16'hB3B0;
defparam \mylcd|curbuf[4]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N0
cycloneive_lcell_comb \mylcd|line1[0][4]~feeder (
// Equation(s):
// \mylcd|line1[0][4]~feeder_combout  = \mylcd|line2[0][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[0][4]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[0][4]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y44_N1
dffeas \mylcd|line1[0][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][4] .is_wysiwyg = "true";
defparam \mylcd|line1[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y44_N17
dffeas \mylcd|line1[4][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][4] .is_wysiwyg = "true";
defparam \mylcd|line1[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y44_N25
dffeas \mylcd|line1[8][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][4] .is_wysiwyg = "true";
defparam \mylcd|line1[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y44_N13
dffeas \mylcd|line1[12][4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[12][4]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][4] .is_wysiwyg = "true";
defparam \mylcd|line1[12][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N24
cycloneive_lcell_comb \mylcd|curbuf[4]~95 (
// Equation(s):
// \mylcd|curbuf[4]~95_combout  = (\mylcd|Add1~2_combout  & (\mylcd|Add1~1_combout )) # (!\mylcd|Add1~2_combout  & ((\mylcd|Add1~1_combout  & ((\mylcd|line1[12][4]~q ))) # (!\mylcd|Add1~1_combout  & (\mylcd|line1[8][4]~q ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[8][4]~q ),
	.datad(\mylcd|line1[12][4]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~95_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~95 .lut_mask = 16'hDC98;
defparam \mylcd|curbuf[4]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N16
cycloneive_lcell_comb \mylcd|curbuf[4]~96 (
// Equation(s):
// \mylcd|curbuf[4]~96_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|curbuf[4]~95_combout  & ((\mylcd|line1[4][4]~q ))) # (!\mylcd|curbuf[4]~95_combout  & (\mylcd|line1[0][4]~q )))) # (!\mylcd|Add1~2_combout  & (((\mylcd|curbuf[4]~95_combout ))))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|line1[0][4]~q ),
	.datac(\mylcd|line1[4][4]~q ),
	.datad(\mylcd|curbuf[4]~95_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~96_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~96 .lut_mask = 16'hF588;
defparam \mylcd|curbuf[4]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N4
cycloneive_lcell_comb \mylcd|curbuf[4]~97 (
// Equation(s):
// \mylcd|curbuf[4]~97_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[4]~94_combout  & ((\mylcd|curbuf[4]~96_combout ))) # (!\mylcd|curbuf[4]~94_combout  & (\mylcd|curbuf[4]~89_combout )))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[4]~94_combout 
// ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|curbuf[4]~89_combout ),
	.datac(\mylcd|curbuf[4]~94_combout ),
	.datad(\mylcd|curbuf[4]~96_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~97_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~97 .lut_mask = 16'hF858;
defparam \mylcd|curbuf[4]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N18
cycloneive_lcell_comb \mylcd|curbuf[4]~108 (
// Equation(s):
// \mylcd|curbuf[4]~108_combout  = (!\mylcd|lcd_data[5]~1_combout  & ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[4]~97_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[4]~107_combout ))))

	.dataa(\mylcd|curbuf[4]~107_combout ),
	.datab(\mylcd|LessThan2~1_combout ),
	.datac(\mylcd|curbuf[4]~97_combout ),
	.datad(\mylcd|lcd_data[5]~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~108_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~108 .lut_mask = 16'h00E2;
defparam \mylcd|curbuf[4]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N12
cycloneive_lcell_comb \mylcd|curbuf[4]~109 (
// Equation(s):
// \mylcd|curbuf[4]~109_combout  = (\mylcd|curbuf[4]~108_combout ) # ((!\mylcd|index [1] & (!\mylcd|index [0] & \mylcd|Equal2~0_combout )))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|curbuf[4]~108_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|Equal2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[4]~109_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[4]~109 .lut_mask = 16'hCDCC;
defparam \mylcd|curbuf[4]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y44_N13
dffeas \mylcd|lcd_data[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[4]~109_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[4] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N20
cycloneive_lcell_comb \mylcd|Decoder0~15 (
// Equation(s):
// \mylcd|Decoder0~15_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & !\mylcd|ptr [2]))

	.dataa(gnd),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~5_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~15 .lut_mask = 16'h0030;
defparam \mylcd|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N14
cycloneive_lcell_comb \mylcd|line2~108 (
// Equation(s):
// \mylcd|line2~108_combout  = (\mylcd|Decoder0~15_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~15_combout  & (((!\mylcd|always1~1_combout  & \mylcd|line2[1][5]~q ))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|line2[1][5]~q ),
	.datad(\mylcd|Decoder0~15_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~108_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~108 .lut_mask = 16'h5530;
defparam \mylcd|line2~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y42_N15
dffeas \mylcd|line2[1][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~108_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][5] .is_wysiwyg = "true";
defparam \mylcd|line2[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N10
cycloneive_lcell_comb \mylcd|Decoder0~18 (
// Equation(s):
// \mylcd|Decoder0~18_combout  = (!\mylcd|ptr [1] & (\mylcd|ptr [2] & \mylcd|Decoder0~5_combout ))

	.dataa(gnd),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~18 .lut_mask = 16'h3000;
defparam \mylcd|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N20
cycloneive_lcell_comb \mylcd|line2~111 (
// Equation(s):
// \mylcd|line2~111_combout  = (\mylcd|Decoder0~18_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~18_combout  & (!\mylcd|always1~1_combout  & ((\mylcd|line2[5][5]~q ))))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[5][5]~q ),
	.datad(\mylcd|Decoder0~18_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~111_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~111 .lut_mask = 16'h3350;
defparam \mylcd|line2~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y42_N21
dffeas \mylcd|line2[5][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~111_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][5] .is_wysiwyg = "true";
defparam \mylcd|line2[5][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N10
cycloneive_lcell_comb \mylcd|Decoder0~17 (
// Equation(s):
// \mylcd|Decoder0~17_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & \mylcd|ptr [2]))

	.dataa(\mylcd|ptr [1]),
	.datab(gnd),
	.datac(\mylcd|Decoder0~5_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~17 .lut_mask = 16'hA000;
defparam \mylcd|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N30
cycloneive_lcell_comb \mylcd|line2~110 (
// Equation(s):
// \mylcd|line2~110_combout  = (\mylcd|Decoder0~17_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~17_combout  & (((!\mylcd|always1~1_combout  & \mylcd|line2[7][5]~q ))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|line2[7][5]~q ),
	.datad(\mylcd|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~110_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~110 .lut_mask = 16'h5530;
defparam \mylcd|line2~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y43_N31
dffeas \mylcd|line2[7][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~110_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][5] .is_wysiwyg = "true";
defparam \mylcd|line2[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N30
cycloneive_lcell_comb \mylcd|Decoder0~16 (
// Equation(s):
// \mylcd|Decoder0~16_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & !\mylcd|ptr [2]))

	.dataa(gnd),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~5_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~16 .lut_mask = 16'h00C0;
defparam \mylcd|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N10
cycloneive_lcell_comb \mylcd|line2~109 (
// Equation(s):
// \mylcd|line2~109_combout  = (\mylcd|Decoder0~16_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~16_combout  & (!\mylcd|always1~1_combout  & (\mylcd|line2[3][5]~q )))

	.dataa(\mylcd|Decoder0~16_combout ),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|line2[3][5]~q ),
	.datad(\myps2|last_data_received [5]),
	.cin(gnd),
	.combout(\mylcd|line2~109_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~109 .lut_mask = 16'h10BA;
defparam \mylcd|line2~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y42_N11
dffeas \mylcd|line2[3][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~109_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][5] .is_wysiwyg = "true";
defparam \mylcd|line2[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N24
cycloneive_lcell_comb \mylcd|curbuf[5]~127 (
// Equation(s):
// \mylcd|curbuf[5]~127_combout  = (\mylcd|index [1] & (!\mylcd|index [2])) # (!\mylcd|index [1] & ((\mylcd|index [2] & (!\mylcd|line2[7][5]~q )) # (!\mylcd|index [2] & ((!\mylcd|line2[3][5]~q )))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|index [2]),
	.datac(\mylcd|line2[7][5]~q ),
	.datad(\mylcd|line2[3][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~127_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~127 .lut_mask = 16'h2637;
defparam \mylcd|curbuf[5]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N12
cycloneive_lcell_comb \mylcd|curbuf[5]~128 (
// Equation(s):
// \mylcd|curbuf[5]~128_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[5]~127_combout  & ((!\mylcd|line2[5][5]~q ))) # (!\mylcd|curbuf[5]~127_combout  & (!\mylcd|line2[1][5]~q )))) # (!\mylcd|index [1] & (((\mylcd|curbuf[5]~127_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[1][5]~q ),
	.datac(\mylcd|line2[5][5]~q ),
	.datad(\mylcd|curbuf[5]~127_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~128_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~128 .lut_mask = 16'h5F22;
defparam \mylcd|curbuf[5]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N2
cycloneive_lcell_comb \mylcd|Decoder0~13 (
// Equation(s):
// \mylcd|Decoder0~13_combout  = (\mylcd|ptr [1] & (\mylcd|ptr [2] & \mylcd|Decoder0~6_combout ))

	.dataa(\mylcd|ptr [1]),
	.datab(gnd),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~13 .lut_mask = 16'hA000;
defparam \mylcd|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N0
cycloneive_lcell_comb \mylcd|line2~98 (
// Equation(s):
// \mylcd|line2~98_combout  = (\mylcd|Decoder0~13_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~13_combout  & (((!\mylcd|always1~1_combout  & \mylcd|line2[15][5]~q ))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|line2[15][5]~q ),
	.datad(\mylcd|Decoder0~13_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~98_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~98 .lut_mask = 16'h5530;
defparam \mylcd|line2~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N1
dffeas \mylcd|line2[15][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~98_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][5] .is_wysiwyg = "true";
defparam \mylcd|line2[15][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N12
cycloneive_lcell_comb \mylcd|Decoder0~12 (
// Equation(s):
// \mylcd|Decoder0~12_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~6_combout  & !\mylcd|ptr [2]))

	.dataa(gnd),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~6_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~12 .lut_mask = 16'h00C0;
defparam \mylcd|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N4
cycloneive_lcell_comb \mylcd|line2~97 (
// Equation(s):
// \mylcd|line2~97_combout  = (\mylcd|Decoder0~12_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~12_combout  & (((!\mylcd|always1~1_combout  & \mylcd|line2[11][5]~q ))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|line2[11][5]~q ),
	.datad(\mylcd|Decoder0~12_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~97_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~97 .lut_mask = 16'h5530;
defparam \mylcd|line2~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y42_N5
dffeas \mylcd|line2[11][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~97_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][5] .is_wysiwyg = "true";
defparam \mylcd|line2[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N22
cycloneive_lcell_comb \mylcd|curbuf[5]~120 (
// Equation(s):
// \mylcd|curbuf[5]~120_combout  = (\mylcd|index [1] & (((!\mylcd|index [2])))) # (!\mylcd|index [1] & ((\mylcd|index [2] & (!\mylcd|line2[15][5]~q )) # (!\mylcd|index [2] & ((!\mylcd|line2[11][5]~q )))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[15][5]~q ),
	.datac(\mylcd|line2[11][5]~q ),
	.datad(\mylcd|index [2]),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~120_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~120 .lut_mask = 16'h11AF;
defparam \mylcd|curbuf[5]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N28
cycloneive_lcell_comb \mylcd|Decoder0~11 (
// Equation(s):
// \mylcd|Decoder0~11_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~6_combout  & !\mylcd|ptr [2]))

	.dataa(gnd),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~6_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~11 .lut_mask = 16'h0030;
defparam \mylcd|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N8
cycloneive_lcell_comb \mylcd|line2~96 (
// Equation(s):
// \mylcd|line2~96_combout  = (\mylcd|Decoder0~11_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~11_combout  & (((!\mylcd|always1~1_combout  & \mylcd|line2[9][5]~q ))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|line2[9][5]~q ),
	.datad(\mylcd|Decoder0~11_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~96_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~96 .lut_mask = 16'h5530;
defparam \mylcd|line2~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y42_N9
dffeas \mylcd|line2[9][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~96_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][5] .is_wysiwyg = "true";
defparam \mylcd|line2[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N8
cycloneive_lcell_comb \mylcd|Decoder0~14 (
// Equation(s):
// \mylcd|Decoder0~14_combout  = (!\mylcd|ptr [1] & (\mylcd|ptr [2] & \mylcd|Decoder0~6_combout ))

	.dataa(\mylcd|ptr [1]),
	.datab(gnd),
	.datac(\mylcd|ptr [2]),
	.datad(\mylcd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mylcd|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Decoder0~14 .lut_mask = 16'h5000;
defparam \mylcd|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N14
cycloneive_lcell_comb \mylcd|line2~99 (
// Equation(s):
// \mylcd|line2~99_combout  = (\mylcd|Decoder0~14_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~14_combout  & (((\mylcd|line2[13][5]~q  & !\mylcd|always1~1_combout ))))

	.dataa(\mylcd|Decoder0~14_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[13][5]~q ),
	.datad(\mylcd|always1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~99_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~99 .lut_mask = 16'h2272;
defparam \mylcd|line2~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N15
dffeas \mylcd|line2[13][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~99_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][5] .is_wysiwyg = "true";
defparam \mylcd|line2[13][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N18
cycloneive_lcell_comb \mylcd|curbuf[5]~121 (
// Equation(s):
// \mylcd|curbuf[5]~121_combout  = (\mylcd|curbuf[5]~120_combout  & (((!\mylcd|line2[13][5]~q ) # (!\mylcd|index [1])))) # (!\mylcd|curbuf[5]~120_combout  & (!\mylcd|line2[9][5]~q  & (\mylcd|index [1])))

	.dataa(\mylcd|curbuf[5]~120_combout ),
	.datab(\mylcd|line2[9][5]~q ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[13][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~121_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~121 .lut_mask = 16'h1ABA;
defparam \mylcd|curbuf[5]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N14
cycloneive_lcell_comb \mylcd|line2~104 (
// Equation(s):
// \mylcd|line2~104_combout  = (\mylcd|Decoder0~3_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~3_combout  & (!\mylcd|always1~1_combout  & ((\mylcd|line2[8][5]~q ))))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[8][5]~q ),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~104_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~104 .lut_mask = 16'h3350;
defparam \mylcd|line2~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y42_N15
dffeas \mylcd|line2[8][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~104_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][5] .is_wysiwyg = "true";
defparam \mylcd|line2[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N30
cycloneive_lcell_comb \mylcd|line2~105 (
// Equation(s):
// \mylcd|line2~105_combout  = (\mylcd|Decoder0~9_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~9_combout  & (!\mylcd|always1~1_combout  & ((\mylcd|line2[10][5]~q ))))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[10][5]~q ),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~105_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~105 .lut_mask = 16'h3350;
defparam \mylcd|line2~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y42_N31
dffeas \mylcd|line2[10][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~105_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][5] .is_wysiwyg = "true";
defparam \mylcd|line2[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N28
cycloneive_lcell_comb \mylcd|line2~106 (
// Equation(s):
// \mylcd|line2~106_combout  = (\mylcd|Decoder0~8_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~8_combout  & (!\mylcd|always1~1_combout  & (\mylcd|line2[14][5]~q )))

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|line2[14][5]~q ),
	.datad(\myps2|last_data_received [5]),
	.cin(gnd),
	.combout(\mylcd|line2~106_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~106 .lut_mask = 16'h10BA;
defparam \mylcd|line2~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N29
dffeas \mylcd|line2[14][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~106_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][5] .is_wysiwyg = "true";
defparam \mylcd|line2[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N8
cycloneive_lcell_comb \mylcd|curbuf[5]~124 (
// Equation(s):
// \mylcd|curbuf[5]~124_combout  = (\mylcd|index [1] & (((!\mylcd|index [2])))) # (!\mylcd|index [1] & ((\mylcd|index [2] & ((!\mylcd|line2[14][5]~q ))) # (!\mylcd|index [2] & (!\mylcd|line2[10][5]~q ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[10][5]~q ),
	.datac(\mylcd|index [2]),
	.datad(\mylcd|line2[14][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~124_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~124 .lut_mask = 16'h0B5B;
defparam \mylcd|curbuf[5]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N14
cycloneive_lcell_comb \mylcd|line2~107 (
// Equation(s):
// \mylcd|line2~107_combout  = (\mylcd|Decoder0~1_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~1_combout  & (!\mylcd|always1~1_combout  & (\mylcd|line2[12][5]~q )))

	.dataa(\mylcd|Decoder0~1_combout ),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|line2[12][5]~q ),
	.datad(\myps2|last_data_received [5]),
	.cin(gnd),
	.combout(\mylcd|line2~107_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~107 .lut_mask = 16'h10BA;
defparam \mylcd|line2~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N15
dffeas \mylcd|line2[12][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~107_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][5] .is_wysiwyg = "true";
defparam \mylcd|line2[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N28
cycloneive_lcell_comb \mylcd|curbuf[5]~125 (
// Equation(s):
// \mylcd|curbuf[5]~125_combout  = (\mylcd|index [1] & ((\mylcd|curbuf[5]~124_combout  & ((!\mylcd|line2[12][5]~q ))) # (!\mylcd|curbuf[5]~124_combout  & (!\mylcd|line2[8][5]~q )))) # (!\mylcd|index [1] & (((\mylcd|curbuf[5]~124_combout ))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[8][5]~q ),
	.datac(\mylcd|curbuf[5]~124_combout ),
	.datad(\mylcd|line2[12][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~125_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~125 .lut_mask = 16'h52F2;
defparam \mylcd|curbuf[5]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N8
cycloneive_lcell_comb \mylcd|line2~100 (
// Equation(s):
// \mylcd|line2~100_combout  = (\mylcd|Decoder0~2_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~2_combout  & (!\mylcd|always1~1_combout  & ((\mylcd|line2[0][5]~q ))))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[0][5]~q ),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~100_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~100 .lut_mask = 16'h3350;
defparam \mylcd|line2~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y42_N9
dffeas \mylcd|line2[0][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~100_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][5] .is_wysiwyg = "true";
defparam \mylcd|line2[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N2
cycloneive_lcell_comb \mylcd|line2~101 (
// Equation(s):
// \mylcd|line2~101_combout  = (\mylcd|Decoder0~7_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~7_combout  & (!\mylcd|always1~1_combout  & ((\mylcd|line2[2][5]~q ))))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[2][5]~q ),
	.datad(\mylcd|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~101_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~101 .lut_mask = 16'h3350;
defparam \mylcd|line2~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y42_N3
dffeas \mylcd|line2[2][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~101_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][5] .is_wysiwyg = "true";
defparam \mylcd|line2[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y45_N18
cycloneive_lcell_comb \mylcd|line2~102 (
// Equation(s):
// \mylcd|line2~102_combout  = (\mylcd|Decoder0~10_combout  & (!\myps2|last_data_received [5])) # (!\mylcd|Decoder0~10_combout  & (((!\mylcd|always1~1_combout  & \mylcd|line2[6][5]~q ))))

	.dataa(\myps2|last_data_received [5]),
	.datab(\mylcd|always1~1_combout ),
	.datac(\mylcd|line2[6][5]~q ),
	.datad(\mylcd|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~102_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~102 .lut_mask = 16'h5530;
defparam \mylcd|line2~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y45_N19
dffeas \mylcd|line2[6][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~102_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][5] .is_wysiwyg = "true";
defparam \mylcd|line2[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N24
cycloneive_lcell_comb \mylcd|curbuf[5]~122 (
// Equation(s):
// \mylcd|curbuf[5]~122_combout  = (\mylcd|index [2] & (((!\mylcd|line2[6][5]~q  & !\mylcd|index [1])))) # (!\mylcd|index [2] & (((\mylcd|index [1])) # (!\mylcd|line2[2][5]~q )))

	.dataa(\mylcd|line2[2][5]~q ),
	.datab(\mylcd|line2[6][5]~q ),
	.datac(\mylcd|index [2]),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~122_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~122 .lut_mask = 16'h0F35;
defparam \mylcd|curbuf[5]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N14
cycloneive_lcell_comb \mylcd|line2~103 (
// Equation(s):
// \mylcd|line2~103_combout  = (\mylcd|Decoder0~4_combout  & (((!\myps2|last_data_received [5])))) # (!\mylcd|Decoder0~4_combout  & (!\mylcd|always1~1_combout  & ((\mylcd|line2[4][5]~q ))))

	.dataa(\mylcd|always1~1_combout ),
	.datab(\myps2|last_data_received [5]),
	.datac(\mylcd|line2[4][5]~q ),
	.datad(\mylcd|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~103_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~103 .lut_mask = 16'h3350;
defparam \mylcd|line2~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y42_N15
dffeas \mylcd|line2[4][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~103_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][5] .is_wysiwyg = "true";
defparam \mylcd|line2[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N22
cycloneive_lcell_comb \mylcd|curbuf[5]~123 (
// Equation(s):
// \mylcd|curbuf[5]~123_combout  = (\mylcd|curbuf[5]~122_combout  & (((!\mylcd|index [1]) # (!\mylcd|line2[4][5]~q )))) # (!\mylcd|curbuf[5]~122_combout  & (!\mylcd|line2[0][5]~q  & ((\mylcd|index [1]))))

	.dataa(\mylcd|line2[0][5]~q ),
	.datab(\mylcd|curbuf[5]~122_combout ),
	.datac(\mylcd|line2[4][5]~q ),
	.datad(\mylcd|index [1]),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~123_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~123 .lut_mask = 16'h1DCC;
defparam \mylcd|curbuf[5]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N2
cycloneive_lcell_comb \mylcd|curbuf[5]~126 (
// Equation(s):
// \mylcd|curbuf[5]~126_combout  = (\mylcd|index [0] & (((\mylcd|Add2~1_combout )))) # (!\mylcd|index [0] & ((\mylcd|Add2~1_combout  & ((\mylcd|curbuf[5]~123_combout ))) # (!\mylcd|Add2~1_combout  & (\mylcd|curbuf[5]~125_combout ))))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|curbuf[5]~125_combout ),
	.datac(\mylcd|curbuf[5]~123_combout ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~126_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~126 .lut_mask = 16'hFA44;
defparam \mylcd|curbuf[5]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N18
cycloneive_lcell_comb \mylcd|curbuf[5]~129 (
// Equation(s):
// \mylcd|curbuf[5]~129_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[5]~126_combout  & (\mylcd|curbuf[5]~128_combout )) # (!\mylcd|curbuf[5]~126_combout  & ((\mylcd|curbuf[5]~121_combout ))))) # (!\mylcd|index [0] & (((\mylcd|curbuf[5]~126_combout ))))

	.dataa(\mylcd|curbuf[5]~128_combout ),
	.datab(\mylcd|curbuf[5]~121_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[5]~126_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~129_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~129 .lut_mask = 16'hAFC0;
defparam \mylcd|curbuf[5]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N7
dffeas \mylcd|line1[14][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][5] .is_wysiwyg = "true";
defparam \mylcd|line1[14][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N10
cycloneive_lcell_comb \mylcd|line1[12][5]~feeder (
// Equation(s):
// \mylcd|line1[12][5]~feeder_combout  = \mylcd|line2[12][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N11
dffeas \mylcd|line1[12][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[12][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][5] .is_wysiwyg = "true";
defparam \mylcd|line1[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N6
cycloneive_lcell_comb \mylcd|curbuf[5]~117 (
// Equation(s):
// \mylcd|curbuf[5]~117_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|Add1~2_combout ) # ((!\mylcd|line1[12][5]~q )))) # (!\mylcd|Add1~0_combout  & (!\mylcd|Add1~2_combout  & (!\mylcd|line1[14][5]~q )))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[14][5]~q ),
	.datad(\mylcd|line1[12][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~117_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~117 .lut_mask = 16'h89AB;
defparam \mylcd|curbuf[5]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N31
dffeas \mylcd|line1[4][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][5] .is_wysiwyg = "true";
defparam \mylcd|line1[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N0
cycloneive_lcell_comb \mylcd|line1[6][5]~feeder (
// Equation(s):
// \mylcd|line1[6][5]~feeder_combout  = \mylcd|line2[6][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[6][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[6][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N1
dffeas \mylcd|line1[6][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][5] .is_wysiwyg = "true";
defparam \mylcd|line1[6][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N30
cycloneive_lcell_comb \mylcd|curbuf[5]~118 (
// Equation(s):
// \mylcd|curbuf[5]~118_combout  = (\mylcd|curbuf[5]~117_combout  & (((!\mylcd|line1[4][5]~q )) # (!\mylcd|Add1~2_combout ))) # (!\mylcd|curbuf[5]~117_combout  & (\mylcd|Add1~2_combout  & ((!\mylcd|line1[6][5]~q ))))

	.dataa(\mylcd|curbuf[5]~117_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[4][5]~q ),
	.datad(\mylcd|line1[6][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~118_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~118 .lut_mask = 16'h2A6E;
defparam \mylcd|curbuf[5]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y42_N13
dffeas \mylcd|line1[5][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][5] .is_wysiwyg = "true";
defparam \mylcd|line1[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y42_N27
dffeas \mylcd|line1[13][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][5] .is_wysiwyg = "true";
defparam \mylcd|line1[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y42_N17
dffeas \mylcd|line1[15][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[15][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][5] .is_wysiwyg = "true";
defparam \mylcd|line1[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y42_N3
dffeas \mylcd|line1[7][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[7][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][5] .is_wysiwyg = "true";
defparam \mylcd|line1[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N16
cycloneive_lcell_comb \mylcd|curbuf[5]~110 (
// Equation(s):
// \mylcd|curbuf[5]~110_combout  = (\mylcd|Add1~0_combout  & (\mylcd|Add1~2_combout )) # (!\mylcd|Add1~0_combout  & ((\mylcd|Add1~2_combout  & ((!\mylcd|line1[7][5]~q ))) # (!\mylcd|Add1~2_combout  & (!\mylcd|line1[15][5]~q ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[15][5]~q ),
	.datad(\mylcd|line1[7][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~110_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~110 .lut_mask = 16'h89CD;
defparam \mylcd|curbuf[5]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N26
cycloneive_lcell_comb \mylcd|curbuf[5]~111 (
// Equation(s):
// \mylcd|curbuf[5]~111_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[5]~110_combout  & (!\mylcd|line1[5][5]~q )) # (!\mylcd|curbuf[5]~110_combout  & ((!\mylcd|line1[13][5]~q ))))) # (!\mylcd|Add1~0_combout  & (((\mylcd|curbuf[5]~110_combout ))))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|line1[5][5]~q ),
	.datac(\mylcd|line1[13][5]~q ),
	.datad(\mylcd|curbuf[5]~110_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~111_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~111 .lut_mask = 16'h770A;
defparam \mylcd|curbuf[5]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y42_N11
dffeas \mylcd|line1[10][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][5] .is_wysiwyg = "true";
defparam \mylcd|line1[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N12
cycloneive_lcell_comb \mylcd|line1[2][5]~feeder (
// Equation(s):
// \mylcd|line1[2][5]~feeder_combout  = \mylcd|line2[2][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[2][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[2][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y42_N13
dffeas \mylcd|line1[2][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][5] .is_wysiwyg = "true";
defparam \mylcd|line1[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N10
cycloneive_lcell_comb \mylcd|curbuf[5]~112 (
// Equation(s):
// \mylcd|curbuf[5]~112_combout  = (\mylcd|Add1~2_combout  & ((\mylcd|Add1~0_combout ) # ((!\mylcd|line1[2][5]~q )))) # (!\mylcd|Add1~2_combout  & (!\mylcd|Add1~0_combout  & (!\mylcd|line1[10][5]~q )))

	.dataa(\mylcd|Add1~2_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[10][5]~q ),
	.datad(\mylcd|line1[2][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~112_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~112 .lut_mask = 16'h89AB;
defparam \mylcd|curbuf[5]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y42_N23
dffeas \mylcd|line1[0][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[0][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][5] .is_wysiwyg = "true";
defparam \mylcd|line1[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y42_N21
dffeas \mylcd|line1[8][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[8][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][5] .is_wysiwyg = "true";
defparam \mylcd|line1[8][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N22
cycloneive_lcell_comb \mylcd|curbuf[5]~113 (
// Equation(s):
// \mylcd|curbuf[5]~113_combout  = (\mylcd|curbuf[5]~112_combout  & (((!\mylcd|line1[0][5]~q )) # (!\mylcd|Add1~0_combout ))) # (!\mylcd|curbuf[5]~112_combout  & (\mylcd|Add1~0_combout  & ((!\mylcd|line1[8][5]~q ))))

	.dataa(\mylcd|curbuf[5]~112_combout ),
	.datab(\mylcd|Add1~0_combout ),
	.datac(\mylcd|line1[0][5]~q ),
	.datad(\mylcd|line1[8][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~113_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~113 .lut_mask = 16'h2A6E;
defparam \mylcd|curbuf[5]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N26
cycloneive_lcell_comb \mylcd|line1[3][5]~feeder (
// Equation(s):
// \mylcd|line1[3][5]~feeder_combout  = \mylcd|line2[3][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[3][5]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[3][5]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y42_N27
dffeas \mylcd|line1[3][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][5] .is_wysiwyg = "true";
defparam \mylcd|line1[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y42_N17
dffeas \mylcd|line1[11][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][5] .is_wysiwyg = "true";
defparam \mylcd|line1[11][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N16
cycloneive_lcell_comb \mylcd|curbuf[5]~114 (
// Equation(s):
// \mylcd|curbuf[5]~114_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|Add1~0_combout )) # (!\mylcd|line1[3][5]~q ))) # (!\mylcd|Add1~2_combout  & (((!\mylcd|line1[11][5]~q  & !\mylcd|Add1~0_combout ))))

	.dataa(\mylcd|line1[3][5]~q ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|line1[11][5]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~114_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~114 .lut_mask = 16'hCC47;
defparam \mylcd|curbuf[5]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y42_N7
dffeas \mylcd|line1[1][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[1][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][5] .is_wysiwyg = "true";
defparam \mylcd|line1[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y42_N1
dffeas \mylcd|line1[9][5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[9][5]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][5] .is_wysiwyg = "true";
defparam \mylcd|line1[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y42_N6
cycloneive_lcell_comb \mylcd|curbuf[5]~115 (
// Equation(s):
// \mylcd|curbuf[5]~115_combout  = (\mylcd|Add1~0_combout  & ((\mylcd|curbuf[5]~114_combout  & (!\mylcd|line1[1][5]~q )) # (!\mylcd|curbuf[5]~114_combout  & ((!\mylcd|line1[9][5]~q ))))) # (!\mylcd|Add1~0_combout  & (\mylcd|curbuf[5]~114_combout ))

	.dataa(\mylcd|Add1~0_combout ),
	.datab(\mylcd|curbuf[5]~114_combout ),
	.datac(\mylcd|line1[1][5]~q ),
	.datad(\mylcd|line1[9][5]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~115_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~115 .lut_mask = 16'h4C6E;
defparam \mylcd|curbuf[5]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N20
cycloneive_lcell_comb \mylcd|curbuf[5]~116 (
// Equation(s):
// \mylcd|curbuf[5]~116_combout  = (\mylcd|index [0] & ((\mylcd|curbuf[5]~113_combout ) # ((\mylcd|Add1~1_combout )))) # (!\mylcd|index [0] & (((!\mylcd|Add1~1_combout  & \mylcd|curbuf[5]~115_combout ))))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|curbuf[5]~113_combout ),
	.datac(\mylcd|Add1~1_combout ),
	.datad(\mylcd|curbuf[5]~115_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~116_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~116 .lut_mask = 16'hADA8;
defparam \mylcd|curbuf[5]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y42_N4
cycloneive_lcell_comb \mylcd|curbuf[5]~119 (
// Equation(s):
// \mylcd|curbuf[5]~119_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[5]~116_combout  & (\mylcd|curbuf[5]~118_combout )) # (!\mylcd|curbuf[5]~116_combout  & ((\mylcd|curbuf[5]~111_combout ))))) # (!\mylcd|Add1~1_combout  & 
// (((\mylcd|curbuf[5]~116_combout ))))

	.dataa(\mylcd|curbuf[5]~118_combout ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|curbuf[5]~111_combout ),
	.datad(\mylcd|curbuf[5]~116_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~119_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~119 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[5]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y42_N4
cycloneive_lcell_comb \mylcd|curbuf[5]~130 (
// Equation(s):
// \mylcd|curbuf[5]~130_combout  = (!\mylcd|lcd_data[5]~1_combout  & ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[5]~119_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[5]~129_combout ))))

	.dataa(\mylcd|LessThan2~1_combout ),
	.datab(\mylcd|lcd_data[5]~1_combout ),
	.datac(\mylcd|curbuf[5]~129_combout ),
	.datad(\mylcd|curbuf[5]~119_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~130_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~130 .lut_mask = 16'h3210;
defparam \mylcd|curbuf[5]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N6
cycloneive_lcell_comb \mylcd|curbuf[5]~131 (
// Equation(s):
// \mylcd|curbuf[5]~131_combout  = (\mylcd|curbuf[5]~130_combout ) # ((!\mylcd|index [0] & (!\mylcd|index [1] & \mylcd|Equal2~0_combout )))

	.dataa(\mylcd|curbuf[5]~130_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|Equal2~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[5]~131_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[5]~131 .lut_mask = 16'hABAA;
defparam \mylcd|curbuf[5]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y44_N7
dffeas \mylcd|lcd_data[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[5]~131_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[5] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y43_N6
cycloneive_lcell_comb \mylcd|line2~121 (
// Equation(s):
// \mylcd|line2~121_combout  = (\myps2|last_data_received [6] & \mylcd|Decoder0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [6]),
	.datad(\mylcd|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~121_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~121 .lut_mask = 16'hF000;
defparam \mylcd|line2~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y43_N7
dffeas \mylcd|line2[2][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~121_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[2][0]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[2][6] .is_wysiwyg = "true";
defparam \mylcd|line2[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y42_N26
cycloneive_lcell_comb \mylcd|line2~122 (
// Equation(s):
// \mylcd|line2~122_combout  = (\myps2|last_data_received [6] & \mylcd|Decoder0~9_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [6]),
	.datad(\mylcd|Decoder0~9_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~122_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~122 .lut_mask = 16'hF000;
defparam \mylcd|line2~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y42_N27
dffeas \mylcd|line2[10][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~122_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[10][6]~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[10][6] .is_wysiwyg = "true";
defparam \mylcd|line2[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N22
cycloneive_lcell_comb \mylcd|curbuf[6]~146 (
// Equation(s):
// \mylcd|curbuf[6]~146_combout  = (\mylcd|index [1] & (((\mylcd|Add2~1_combout )))) # (!\mylcd|index [1] & ((\mylcd|Add2~1_combout  & (\mylcd|line2[2][6]~q )) # (!\mylcd|Add2~1_combout  & ((\mylcd|line2[10][6]~q )))))

	.dataa(\mylcd|index [1]),
	.datab(\mylcd|line2[2][6]~q ),
	.datac(\mylcd|line2[10][6]~q ),
	.datad(\mylcd|Add2~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~146_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~146 .lut_mask = 16'hEE50;
defparam \mylcd|curbuf[6]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N0
cycloneive_lcell_comb \mylcd|line2~120 (
// Equation(s):
// \mylcd|line2~120_combout  = (\myps2|last_data_received [6] & \mylcd|Decoder0~3_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [6]),
	.datad(\mylcd|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~120_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~120 .lut_mask = 16'hF000;
defparam \mylcd|line2~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N1
dffeas \mylcd|line2[8][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~120_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[8][6]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[8][6] .is_wysiwyg = "true";
defparam \mylcd|line2[8][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y42_N28
cycloneive_lcell_comb \mylcd|line2~123 (
// Equation(s):
// \mylcd|line2~123_combout  = (\myps2|last_data_received [6] & \mylcd|Decoder0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [6]),
	.datad(\mylcd|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~123_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~123 .lut_mask = 16'hF000;
defparam \mylcd|line2~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y42_N29
dffeas \mylcd|line2[0][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~123_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[0][1]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[0][6] .is_wysiwyg = "true";
defparam \mylcd|line2[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N24
cycloneive_lcell_comb \mylcd|curbuf[6]~147 (
// Equation(s):
// \mylcd|curbuf[6]~147_combout  = (\mylcd|curbuf[6]~146_combout  & (((\mylcd|line2[0][6]~q ) # (!\mylcd|index [1])))) # (!\mylcd|curbuf[6]~146_combout  & (\mylcd|line2[8][6]~q  & (\mylcd|index [1])))

	.dataa(\mylcd|curbuf[6]~146_combout ),
	.datab(\mylcd|line2[8][6]~q ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[0][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~147_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~147 .lut_mask = 16'hEA4A;
defparam \mylcd|curbuf[6]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N8
cycloneive_lcell_comb \mylcd|line2~118 (
// Equation(s):
// \mylcd|line2~118_combout  = (\mylcd|Decoder0~8_combout  & \myps2|last_data_received [6])

	.dataa(\mylcd|Decoder0~8_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~118_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~118 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N9
dffeas \mylcd|line2[14][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~118_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[14][2]~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[14][6] .is_wysiwyg = "true";
defparam \mylcd|line2[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N26
cycloneive_lcell_comb \mylcd|line2~117 (
// Equation(s):
// \mylcd|line2~117_combout  = (\myps2|last_data_received [6] & \mylcd|Decoder0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [6]),
	.datad(\mylcd|Decoder0~10_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~117_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~117 .lut_mask = 16'hF000;
defparam \mylcd|line2~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X84_Y43_N27
dffeas \mylcd|line2[6][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~117_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[6][4]~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[6][6] .is_wysiwyg = "true";
defparam \mylcd|line2[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N6
cycloneive_lcell_comb \mylcd|curbuf[6]~144 (
// Equation(s):
// \mylcd|curbuf[6]~144_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|index [1]) # ((\mylcd|line2[6][6]~q )))) # (!\mylcd|Add2~1_combout  & (!\mylcd|index [1] & (\mylcd|line2[14][6]~q )))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|line2[14][6]~q ),
	.datad(\mylcd|line2[6][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~144_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~144 .lut_mask = 16'hBA98;
defparam \mylcd|curbuf[6]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y43_N8
cycloneive_lcell_comb \mylcd|line2~119 (
// Equation(s):
// \mylcd|line2~119_combout  = (\myps2|last_data_received [6] & \mylcd|Decoder0~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\myps2|last_data_received [6]),
	.datad(\mylcd|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~119_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~119 .lut_mask = 16'hF000;
defparam \mylcd|line2~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y43_N9
dffeas \mylcd|line2[4][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~119_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[4][4]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[4][6] .is_wysiwyg = "true";
defparam \mylcd|line2[4][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N24
cycloneive_lcell_comb \mylcd|line2~116 (
// Equation(s):
// \mylcd|line2~116_combout  = (\mylcd|Decoder0~1_combout  & \myps2|last_data_received [6])

	.dataa(\mylcd|Decoder0~1_combout ),
	.datab(gnd),
	.datac(\myps2|last_data_received [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|line2~116_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~116 .lut_mask = 16'hA0A0;
defparam \mylcd|line2~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N25
dffeas \mylcd|line2[12][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~116_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[12][2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[12][6] .is_wysiwyg = "true";
defparam \mylcd|line2[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N28
cycloneive_lcell_comb \mylcd|curbuf[6]~145 (
// Equation(s):
// \mylcd|curbuf[6]~145_combout  = (\mylcd|curbuf[6]~144_combout  & (((\mylcd|line2[4][6]~q )) # (!\mylcd|index [1]))) # (!\mylcd|curbuf[6]~144_combout  & (\mylcd|index [1] & ((\mylcd|line2[12][6]~q ))))

	.dataa(\mylcd|curbuf[6]~144_combout ),
	.datab(\mylcd|index [1]),
	.datac(\mylcd|line2[4][6]~q ),
	.datad(\mylcd|line2[12][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~145_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~145 .lut_mask = 16'hE6A2;
defparam \mylcd|curbuf[6]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X84_Y43_N0
cycloneive_lcell_comb \mylcd|curbuf[6]~148 (
// Equation(s):
// \mylcd|curbuf[6]~148_combout  = (\mylcd|index [0] & (((\mylcd|Add2~0_combout )))) # (!\mylcd|index [0] & ((\mylcd|Add2~0_combout  & ((\mylcd|curbuf[6]~145_combout ))) # (!\mylcd|Add2~0_combout  & (\mylcd|curbuf[6]~147_combout ))))

	.dataa(\mylcd|index [0]),
	.datab(\mylcd|curbuf[6]~147_combout ),
	.datac(\mylcd|Add2~0_combout ),
	.datad(\mylcd|curbuf[6]~145_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~148_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~148 .lut_mask = 16'hF4A4;
defparam \mylcd|curbuf[6]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y44_N14
cycloneive_lcell_comb \mylcd|line2~115 (
// Equation(s):
// \mylcd|line2~115_combout  = (!\mylcd|ptr [1] & (\myps2|last_data_received [6] & (\mylcd|Decoder0~5_combout  & !\mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\myps2|last_data_received [6]),
	.datac(\mylcd|Decoder0~5_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~115_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~115 .lut_mask = 16'h0040;
defparam \mylcd|line2~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y44_N15
dffeas \mylcd|line2[1][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~115_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[1][1]~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[1][6] .is_wysiwyg = "true";
defparam \mylcd|line2[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N2
cycloneive_lcell_comb \mylcd|line2~113 (
// Equation(s):
// \mylcd|line2~113_combout  = (\myps2|last_data_received [6] & (\mylcd|Decoder0~5_combout  & (\mylcd|ptr [1] & !\mylcd|ptr [2])))

	.dataa(\myps2|last_data_received [6]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~113_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~113 .lut_mask = 16'h0080;
defparam \mylcd|line2~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y44_N3
dffeas \mylcd|line2[3][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~113_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[3][7]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[3][6] .is_wysiwyg = "true";
defparam \mylcd|line2[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N16
cycloneive_lcell_comb \mylcd|line2~114 (
// Equation(s):
// \mylcd|line2~114_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~6_combout  & (\myps2|last_data_received [6] & !\mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\myps2|last_data_received [6]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~114_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~114 .lut_mask = 16'h0080;
defparam \mylcd|line2~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N17
dffeas \mylcd|line2[11][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~114_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[11][2]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[11][6] .is_wysiwyg = "true";
defparam \mylcd|line2[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N20
cycloneive_lcell_comb \mylcd|curbuf[6]~142 (
// Equation(s):
// \mylcd|curbuf[6]~142_combout  = (\mylcd|Add2~1_combout  & ((\mylcd|line2[3][6]~q ) # ((\mylcd|index [1])))) # (!\mylcd|Add2~1_combout  & (((!\mylcd|index [1] & \mylcd|line2[11][6]~q ))))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[3][6]~q ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[11][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~142_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~142 .lut_mask = 16'hADA8;
defparam \mylcd|curbuf[6]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N18
cycloneive_lcell_comb \mylcd|line2~112 (
// Equation(s):
// \mylcd|line2~112_combout  = (\myps2|last_data_received [6] & (!\mylcd|ptr [1] & (\mylcd|Decoder0~6_combout  & !\mylcd|ptr [2])))

	.dataa(\myps2|last_data_received [6]),
	.datab(\mylcd|ptr [1]),
	.datac(\mylcd|Decoder0~6_combout ),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~112_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~112 .lut_mask = 16'h0020;
defparam \mylcd|line2~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y44_N19
dffeas \mylcd|line2[9][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~112_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[9][0]~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[9][6] .is_wysiwyg = "true";
defparam \mylcd|line2[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N14
cycloneive_lcell_comb \mylcd|curbuf[6]~143 (
// Equation(s):
// \mylcd|curbuf[6]~143_combout  = (\mylcd|curbuf[6]~142_combout  & ((\mylcd|line2[1][6]~q ) # ((!\mylcd|index [1])))) # (!\mylcd|curbuf[6]~142_combout  & (((\mylcd|index [1] & \mylcd|line2[9][6]~q ))))

	.dataa(\mylcd|line2[1][6]~q ),
	.datab(\mylcd|curbuf[6]~142_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[9][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~143_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~143 .lut_mask = 16'hBC8C;
defparam \mylcd|curbuf[6]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N8
cycloneive_lcell_comb \mylcd|line2~127 (
// Equation(s):
// \mylcd|line2~127_combout  = (\myps2|last_data_received [6] & (\mylcd|Decoder0~5_combout  & (!\mylcd|ptr [1] & \mylcd|ptr [2])))

	.dataa(\myps2|last_data_received [6]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~127_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~127 .lut_mask = 16'h0800;
defparam \mylcd|line2~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y44_N9
dffeas \mylcd|line2[5][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~127_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[5][1]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[5][6] .is_wysiwyg = "true";
defparam \mylcd|line2[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y43_N30
cycloneive_lcell_comb \mylcd|line2~126 (
// Equation(s):
// \mylcd|line2~126_combout  = (\myps2|last_data_received [6] & (\mylcd|ptr [2] & (\mylcd|ptr [1] & \mylcd|Decoder0~6_combout )))

	.dataa(\myps2|last_data_received [6]),
	.datab(\mylcd|ptr [2]),
	.datac(\mylcd|ptr [1]),
	.datad(\mylcd|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\mylcd|line2~126_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~126 .lut_mask = 16'h8000;
defparam \mylcd|line2~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X83_Y43_N31
dffeas \mylcd|line2[15][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~126_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[15][2]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[15][6] .is_wysiwyg = "true";
defparam \mylcd|line2[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N24
cycloneive_lcell_comb \mylcd|line2~125 (
// Equation(s):
// \mylcd|line2~125_combout  = (\mylcd|ptr [1] & (\mylcd|Decoder0~5_combout  & (\myps2|last_data_received [6] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~5_combout ),
	.datac(\myps2|last_data_received [6]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~125_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~125 .lut_mask = 16'h8000;
defparam \mylcd|line2~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y43_N25
dffeas \mylcd|line2[7][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~125_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[7][6]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[7][6] .is_wysiwyg = "true";
defparam \mylcd|line2[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N16
cycloneive_lcell_comb \mylcd|curbuf[6]~149 (
// Equation(s):
// \mylcd|curbuf[6]~149_combout  = (\mylcd|Add2~1_combout  & (((\mylcd|index [1]) # (\mylcd|line2[7][6]~q )))) # (!\mylcd|Add2~1_combout  & (\mylcd|line2[15][6]~q  & (!\mylcd|index [1])))

	.dataa(\mylcd|Add2~1_combout ),
	.datab(\mylcd|line2[15][6]~q ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[7][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~149_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~149 .lut_mask = 16'hAEA4;
defparam \mylcd|curbuf[6]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N6
cycloneive_lcell_comb \mylcd|line2~124 (
// Equation(s):
// \mylcd|line2~124_combout  = (!\mylcd|ptr [1] & (\mylcd|Decoder0~6_combout  & (\myps2|last_data_received [6] & \mylcd|ptr [2])))

	.dataa(\mylcd|ptr [1]),
	.datab(\mylcd|Decoder0~6_combout ),
	.datac(\myps2|last_data_received [6]),
	.datad(\mylcd|ptr [2]),
	.cin(gnd),
	.combout(\mylcd|line2~124_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line2~124 .lut_mask = 16'h4000;
defparam \mylcd|line2~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y44_N7
dffeas \mylcd|line2[13][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line2~124_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|line2[13][2]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line2[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line2[13][6] .is_wysiwyg = "true";
defparam \mylcd|line2[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N10
cycloneive_lcell_comb \mylcd|curbuf[6]~150 (
// Equation(s):
// \mylcd|curbuf[6]~150_combout  = (\mylcd|curbuf[6]~149_combout  & ((\mylcd|line2[5][6]~q ) # ((!\mylcd|index [1])))) # (!\mylcd|curbuf[6]~149_combout  & (((\mylcd|index [1] & \mylcd|line2[13][6]~q ))))

	.dataa(\mylcd|line2[5][6]~q ),
	.datab(\mylcd|curbuf[6]~149_combout ),
	.datac(\mylcd|index [1]),
	.datad(\mylcd|line2[13][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~150_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~150 .lut_mask = 16'hBC8C;
defparam \mylcd|curbuf[6]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N24
cycloneive_lcell_comb \mylcd|curbuf[6]~151 (
// Equation(s):
// \mylcd|curbuf[6]~151_combout  = (\mylcd|curbuf[6]~148_combout  & (((\mylcd|curbuf[6]~150_combout )) # (!\mylcd|index [0]))) # (!\mylcd|curbuf[6]~148_combout  & (\mylcd|index [0] & (\mylcd|curbuf[6]~143_combout )))

	.dataa(\mylcd|curbuf[6]~148_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|curbuf[6]~143_combout ),
	.datad(\mylcd|curbuf[6]~150_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~151_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~151 .lut_mask = 16'hEA62;
defparam \mylcd|curbuf[6]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N12
cycloneive_lcell_comb \mylcd|line1[15][6]~feeder (
// Equation(s):
// \mylcd|line1[15][6]~feeder_combout  = \mylcd|line2[15][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[15][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[15][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[15][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[15][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y44_N13
dffeas \mylcd|line1[15][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[15][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[15][6] .is_wysiwyg = "true";
defparam \mylcd|line1[15][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N26
cycloneive_lcell_comb \mylcd|line1[9][6]~feeder (
// Equation(s):
// \mylcd|line1[9][6]~feeder_combout  = \mylcd|line2[9][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[9][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[9][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[9][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[9][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y44_N27
dffeas \mylcd|line1[9][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[9][6] .is_wysiwyg = "true";
defparam \mylcd|line1[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y44_N5
dffeas \mylcd|line1[11][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[11][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[11][6] .is_wysiwyg = "true";
defparam \mylcd|line1[11][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N4
cycloneive_lcell_comb \mylcd|curbuf[6]~136 (
// Equation(s):
// \mylcd|curbuf[6]~136_combout  = (\mylcd|Add1~1_combout  & (((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & (\mylcd|line1[9][6]~q )) # (!\mylcd|Add1~0_combout  & ((\mylcd|line1[11][6]~q )))))

	.dataa(\mylcd|line1[9][6]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[11][6]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~136_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~136 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[6]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y44_N7
dffeas \mylcd|line1[13][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[13][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[13][6] .is_wysiwyg = "true";
defparam \mylcd|line1[13][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N6
cycloneive_lcell_comb \mylcd|curbuf[6]~137 (
// Equation(s):
// \mylcd|curbuf[6]~137_combout  = (\mylcd|curbuf[6]~136_combout  & (((\mylcd|line1[13][6]~q ) # (!\mylcd|Add1~1_combout )))) # (!\mylcd|curbuf[6]~136_combout  & (\mylcd|line1[15][6]~q  & ((\mylcd|Add1~1_combout ))))

	.dataa(\mylcd|line1[15][6]~q ),
	.datab(\mylcd|curbuf[6]~136_combout ),
	.datac(\mylcd|line1[13][6]~q ),
	.datad(\mylcd|Add1~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~137_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~137 .lut_mask = 16'hE2CC;
defparam \mylcd|curbuf[6]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N22
cycloneive_lcell_comb \mylcd|line1[1][6]~feeder (
// Equation(s):
// \mylcd|line1[1][6]~feeder_combout  = \mylcd|line2[1][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[1][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[1][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y44_N23
dffeas \mylcd|line1[1][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[1][6] .is_wysiwyg = "true";
defparam \mylcd|line1[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X86_Y44_N9
dffeas \mylcd|line1[3][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[3][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[3][6] .is_wysiwyg = "true";
defparam \mylcd|line1[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N8
cycloneive_lcell_comb \mylcd|curbuf[6]~134 (
// Equation(s):
// \mylcd|curbuf[6]~134_combout  = (\mylcd|Add1~1_combout  & (((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & (\mylcd|line1[1][6]~q )) # (!\mylcd|Add1~0_combout  & ((\mylcd|line1[3][6]~q )))))

	.dataa(\mylcd|line1[1][6]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[3][6]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~134_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~134 .lut_mask = 16'hEE30;
defparam \mylcd|curbuf[6]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y44_N3
dffeas \mylcd|line1[5][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[5][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[5][6] .is_wysiwyg = "true";
defparam \mylcd|line1[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N28
cycloneive_lcell_comb \mylcd|line1[7][6]~feeder (
// Equation(s):
// \mylcd|line1[7][6]~feeder_combout  = \mylcd|line2[7][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[7][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[7][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y44_N29
dffeas \mylcd|line1[7][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[7][6] .is_wysiwyg = "true";
defparam \mylcd|line1[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N2
cycloneive_lcell_comb \mylcd|curbuf[6]~135 (
// Equation(s):
// \mylcd|curbuf[6]~135_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[6]~134_combout  & (\mylcd|line1[5][6]~q )) # (!\mylcd|curbuf[6]~134_combout  & ((\mylcd|line1[7][6]~q ))))) # (!\mylcd|Add1~1_combout  & (\mylcd|curbuf[6]~134_combout ))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[6]~134_combout ),
	.datac(\mylcd|line1[5][6]~q ),
	.datad(\mylcd|line1[7][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~135_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~135 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[6]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y44_N0
cycloneive_lcell_comb \mylcd|curbuf[6]~138 (
// Equation(s):
// \mylcd|curbuf[6]~138_combout  = (\mylcd|Add1~2_combout  & (((\mylcd|index [0]) # (\mylcd|curbuf[6]~135_combout )))) # (!\mylcd|Add1~2_combout  & (\mylcd|curbuf[6]~137_combout  & (!\mylcd|index [0])))

	.dataa(\mylcd|curbuf[6]~137_combout ),
	.datab(\mylcd|Add1~2_combout ),
	.datac(\mylcd|index [0]),
	.datad(\mylcd|curbuf[6]~135_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~138_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~138 .lut_mask = 16'hCEC2;
defparam \mylcd|curbuf[6]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N12
cycloneive_lcell_comb \mylcd|line1[12][6]~feeder (
// Equation(s):
// \mylcd|line1[12][6]~feeder_combout  = \mylcd|line2[12][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[12][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[12][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[12][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[12][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X79_Y44_N13
dffeas \mylcd|line1[12][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[12][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[12][6] .is_wysiwyg = "true";
defparam \mylcd|line1[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y44_N23
dffeas \mylcd|line1[14][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[14][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[14][6] .is_wysiwyg = "true";
defparam \mylcd|line1[14][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N20
cycloneive_lcell_comb \mylcd|line1[8][6]~feeder (
// Equation(s):
// \mylcd|line1[8][6]~feeder_combout  = \mylcd|line2[8][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[8][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[8][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[8][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[8][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N21
dffeas \mylcd|line1[8][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[8][6] .is_wysiwyg = "true";
defparam \mylcd|line1[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y43_N15
dffeas \mylcd|line1[10][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[10][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[10][6] .is_wysiwyg = "true";
defparam \mylcd|line1[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N14
cycloneive_lcell_comb \mylcd|curbuf[6]~132 (
// Equation(s):
// \mylcd|curbuf[6]~132_combout  = (\mylcd|Add1~1_combout  & (((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & (\mylcd|line1[8][6]~q )) # (!\mylcd|Add1~0_combout  & ((\mylcd|line1[10][6]~q )))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[8][6]~q ),
	.datac(\mylcd|line1[10][6]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~132_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~132 .lut_mask = 16'hEE50;
defparam \mylcd|curbuf[6]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N22
cycloneive_lcell_comb \mylcd|curbuf[6]~133 (
// Equation(s):
// \mylcd|curbuf[6]~133_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[6]~132_combout  & (\mylcd|line1[12][6]~q )) # (!\mylcd|curbuf[6]~132_combout  & ((\mylcd|line1[14][6]~q ))))) # (!\mylcd|Add1~1_combout  & (((\mylcd|curbuf[6]~132_combout ))))

	.dataa(\mylcd|line1[12][6]~q ),
	.datab(\mylcd|Add1~1_combout ),
	.datac(\mylcd|line1[14][6]~q ),
	.datad(\mylcd|curbuf[6]~132_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~133_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~133 .lut_mask = 16'hBBC0;
defparam \mylcd|curbuf[6]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N2
cycloneive_lcell_comb \mylcd|line1[0][6]~feeder (
// Equation(s):
// \mylcd|line1[0][6]~feeder_combout  = \mylcd|line2[0][6]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mylcd|line2[0][6]~q ),
	.cin(gnd),
	.combout(\mylcd|line1[0][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|line1[0][6]~feeder .lut_mask = 16'hFF00;
defparam \mylcd|line1[0][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N3
dffeas \mylcd|line1[0][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|line1[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[0][6] .is_wysiwyg = "true";
defparam \mylcd|line1[0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y43_N5
dffeas \mylcd|line1[2][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[2][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[2][6] .is_wysiwyg = "true";
defparam \mylcd|line1[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N4
cycloneive_lcell_comb \mylcd|curbuf[6]~139 (
// Equation(s):
// \mylcd|curbuf[6]~139_combout  = (\mylcd|Add1~1_combout  & (((\mylcd|Add1~0_combout )))) # (!\mylcd|Add1~1_combout  & ((\mylcd|Add1~0_combout  & (\mylcd|line1[0][6]~q )) # (!\mylcd|Add1~0_combout  & ((\mylcd|line1[2][6]~q )))))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|line1[0][6]~q ),
	.datac(\mylcd|line1[2][6]~q ),
	.datad(\mylcd|Add1~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~139_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~139 .lut_mask = 16'hEE50;
defparam \mylcd|curbuf[6]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y43_N27
dffeas \mylcd|line1[4][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[4][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[4][6] .is_wysiwyg = "true";
defparam \mylcd|line1[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y43_N17
dffeas \mylcd|line1[6][6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|line2[6][6]~q ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|always1~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|line1[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|line1[6][6] .is_wysiwyg = "true";
defparam \mylcd|line1[6][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y43_N26
cycloneive_lcell_comb \mylcd|curbuf[6]~140 (
// Equation(s):
// \mylcd|curbuf[6]~140_combout  = (\mylcd|Add1~1_combout  & ((\mylcd|curbuf[6]~139_combout  & (\mylcd|line1[4][6]~q )) # (!\mylcd|curbuf[6]~139_combout  & ((\mylcd|line1[6][6]~q ))))) # (!\mylcd|Add1~1_combout  & (\mylcd|curbuf[6]~139_combout ))

	.dataa(\mylcd|Add1~1_combout ),
	.datab(\mylcd|curbuf[6]~139_combout ),
	.datac(\mylcd|line1[4][6]~q ),
	.datad(\mylcd|line1[6][6]~q ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~140_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~140 .lut_mask = 16'hE6C4;
defparam \mylcd|curbuf[6]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N10
cycloneive_lcell_comb \mylcd|curbuf[6]~141 (
// Equation(s):
// \mylcd|curbuf[6]~141_combout  = (\mylcd|curbuf[6]~138_combout  & (((\mylcd|curbuf[6]~140_combout )) # (!\mylcd|index [0]))) # (!\mylcd|curbuf[6]~138_combout  & (\mylcd|index [0] & (\mylcd|curbuf[6]~133_combout )))

	.dataa(\mylcd|curbuf[6]~138_combout ),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|curbuf[6]~133_combout ),
	.datad(\mylcd|curbuf[6]~140_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~141_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~141 .lut_mask = 16'hEA62;
defparam \mylcd|curbuf[6]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N2
cycloneive_lcell_comb \mylcd|curbuf[6]~152 (
// Equation(s):
// \mylcd|curbuf[6]~152_combout  = (\mylcd|lcd_data[5]~2_combout  & ((\mylcd|LessThan2~1_combout  & ((\mylcd|curbuf[6]~141_combout ))) # (!\mylcd|LessThan2~1_combout  & (\mylcd|curbuf[6]~151_combout ))))

	.dataa(\mylcd|LessThan2~1_combout ),
	.datab(\mylcd|curbuf[6]~151_combout ),
	.datac(\mylcd|lcd_data[5]~2_combout ),
	.datad(\mylcd|curbuf[6]~141_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~152_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~152 .lut_mask = 16'hE040;
defparam \mylcd|curbuf[6]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y45_N26
cycloneive_lcell_comb \mylcd|Equal6~1 (
// Equation(s):
// \mylcd|Equal6~1_combout  = (!\mylcd|index [0] & !\mylcd|index [4])

	.dataa(gnd),
	.datab(\mylcd|index [0]),
	.datac(\mylcd|index [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mylcd|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|Equal6~1 .lut_mask = 16'h0303;
defparam \mylcd|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N14
cycloneive_lcell_comb \mylcd|curbuf[0]~153 (
// Equation(s):
// \mylcd|curbuf[0]~153_combout  = (!\mylcd|Equal2~0_combout  & \mylcd|lcd_data[5]~1_combout )

	.dataa(gnd),
	.datab(\mylcd|Equal2~0_combout ),
	.datac(gnd),
	.datad(\mylcd|lcd_data[5]~1_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[0]~153_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[0]~153 .lut_mask = 16'h3300;
defparam \mylcd|curbuf[0]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y44_N20
cycloneive_lcell_comb \mylcd|curbuf[6]~154 (
// Equation(s):
// \mylcd|curbuf[6]~154_combout  = (\mylcd|curbuf[6]~152_combout ) # ((\mylcd|curbuf[0]~153_combout  & ((!\mylcd|Equal6~0_combout ) # (!\mylcd|Equal6~1_combout ))))

	.dataa(\mylcd|curbuf[6]~152_combout ),
	.datab(\mylcd|Equal6~1_combout ),
	.datac(\mylcd|curbuf[0]~153_combout ),
	.datad(\mylcd|Equal6~0_combout ),
	.cin(gnd),
	.combout(\mylcd|curbuf[6]~154_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|curbuf[6]~154 .lut_mask = 16'hBAFA;
defparam \mylcd|curbuf[6]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X77_Y44_N21
dffeas \mylcd|lcd_data[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[6]~154_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[6] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y44_N15
dffeas \mylcd|lcd_data[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|curbuf[0]~153_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_data[7] .is_wysiwyg = "true";
defparam \mylcd|lcd_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y45_N8
cycloneive_lcell_comb \mylcd|lcd_en~0 (
// Equation(s):
// \mylcd|lcd_en~0_combout  = (\mylcd|state2 [0] & ((\mylcd|mstart~q  & (!\mylcd|state2 [1])) # (!\mylcd|mstart~q  & ((\mylcd|lcd_en~q ))))) # (!\mylcd|state2 [0] & (((\mylcd|lcd_en~q ))))

	.dataa(\mylcd|state2 [0]),
	.datab(\mylcd|state2 [1]),
	.datac(\mylcd|lcd_en~q ),
	.datad(\mylcd|mstart~q ),
	.cin(gnd),
	.combout(\mylcd|lcd_en~0_combout ),
	.cout());
// synopsys translate_off
defparam \mylcd|lcd_en~0 .lut_mask = 16'h72F0;
defparam \mylcd|lcd_en~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X82_Y45_N9
dffeas \mylcd|lcd_en (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\mylcd|lcd_en~0_combout ),
	.asdata(vcc),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_en~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_en .is_wysiwyg = "true";
defparam \mylcd|lcd_en .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y44_N5
dffeas \mylcd|lcd_rs (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mylcd|lcd_data[5]~2_combout ),
	.clrn(\resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\mylcd|lcd_data[0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mylcd|lcd_rs~q ),
	.prn(vcc));
// synopsys translate_off
defparam \mylcd|lcd_rs .is_wysiwyg = "true";
defparam \mylcd|lcd_rs .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X83_Y44_N0
cycloneive_lcell_comb \hex1|seven_seg_display[0]~9 (
// Equation(s):
// \hex1|seven_seg_display[0]~9_combout  = (\myps2|last_data_received [2] & (!\myps2|last_data_received [1] & (\myps2|last_data_received [0] $ (!\myps2|last_data_received [3])))) # (!\myps2|last_data_received [2] & (\myps2|last_data_received [0] & 
// (\myps2|last_data_received [1] $ (!\myps2|last_data_received [3]))))

	.dataa(\myps2|last_data_received [0]),
	.datab(\myps2|last_data_received [1]),
	.datac(\myps2|last_data_received [2]),
	.datad(\myps2|last_data_received [3]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[0]~9 .lut_mask = 16'h2812;
defparam \hex1|seven_seg_display[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N4
cycloneive_lcell_comb \hex1|seven_seg_display[1]~4 (
// Equation(s):
// \hex1|seven_seg_display[1]~4_combout  = (\myps2|last_data_received [3] & ((\myps2|last_data_received [0] & ((\myps2|last_data_received [1]))) # (!\myps2|last_data_received [0] & (\myps2|last_data_received [2])))) # (!\myps2|last_data_received [3] & 
// (\myps2|last_data_received [2] & (\myps2|last_data_received [1] $ (\myps2|last_data_received [0]))))

	.dataa(\myps2|last_data_received [3]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [1]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[1]~4 .lut_mask = 16'hA4C8;
defparam \hex1|seven_seg_display[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y44_N0
cycloneive_lcell_comb \hex1|seven_seg_display[2]~5 (
// Equation(s):
// \hex1|seven_seg_display[2]~5_combout  = (\myps2|last_data_received [2] & (\myps2|last_data_received [3] & ((\myps2|last_data_received [1]) # (!\myps2|last_data_received [0])))) # (!\myps2|last_data_received [2] & (!\myps2|last_data_received [0] & 
// (!\myps2|last_data_received [3] & \myps2|last_data_received [1])))

	.dataa(\myps2|last_data_received [0]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [3]),
	.datad(\myps2|last_data_received [1]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[2]~5 .lut_mask = 16'hC140;
defparam \hex1|seven_seg_display[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N16
cycloneive_lcell_comb \hex1|seven_seg_display[3]~10 (
// Equation(s):
// \hex1|seven_seg_display[3]~10_combout  = (\myps2|last_data_received [1] & ((\myps2|last_data_received [2] & ((\myps2|last_data_received [0]))) # (!\myps2|last_data_received [2] & (\myps2|last_data_received [3] & !\myps2|last_data_received [0])))) # 
// (!\myps2|last_data_received [1] & (!\myps2|last_data_received [3] & (\myps2|last_data_received [2] $ (\myps2|last_data_received [0]))))

	.dataa(\myps2|last_data_received [3]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [1]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[3]~10 .lut_mask = 16'hC124;
defparam \hex1|seven_seg_display[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N0
cycloneive_lcell_comb \hex1|seven_seg_display[4]~6 (
// Equation(s):
// \hex1|seven_seg_display[4]~6_combout  = (\myps2|last_data_received [1] & (((!\myps2|last_data_received [3] & \myps2|last_data_received [0])))) # (!\myps2|last_data_received [1] & ((\myps2|last_data_received [2] & (!\myps2|last_data_received [3])) # 
// (!\myps2|last_data_received [2] & ((\myps2|last_data_received [0])))))

	.dataa(\myps2|last_data_received [1]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [3]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[4]~6 .lut_mask = 16'h1F04;
defparam \hex1|seven_seg_display[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y44_N26
cycloneive_lcell_comb \hex1|seven_seg_display[5]~7 (
// Equation(s):
// \hex1|seven_seg_display[5]~7_combout  = (\myps2|last_data_received [1] & (!\myps2|last_data_received [3] & ((\myps2|last_data_received [0]) # (!\myps2|last_data_received [2])))) # (!\myps2|last_data_received [1] & (\myps2|last_data_received [0] & 
// (\myps2|last_data_received [2] $ (!\myps2|last_data_received [3]))))

	.dataa(\myps2|last_data_received [1]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [3]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[5]~7 .lut_mask = 16'h4B02;
defparam \hex1|seven_seg_display[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y43_N22
cycloneive_lcell_comb \hex1|seven_seg_display[6]~8 (
// Equation(s):
// \hex1|seven_seg_display[6]~8_combout  = (\myps2|last_data_received [0] & ((\myps2|last_data_received [3]) # (\myps2|last_data_received [2] $ (\myps2|last_data_received [1])))) # (!\myps2|last_data_received [0] & ((\myps2|last_data_received [1]) # 
// (\myps2|last_data_received [3] $ (\myps2|last_data_received [2]))))

	.dataa(\myps2|last_data_received [3]),
	.datab(\myps2|last_data_received [2]),
	.datac(\myps2|last_data_received [1]),
	.datad(\myps2|last_data_received [0]),
	.cin(gnd),
	.combout(\hex1|seven_seg_display[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \hex1|seven_seg_display[6]~8 .lut_mask = 16'hBEF6;
defparam \hex1|seven_seg_display[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N12
cycloneive_lcell_comb \hex2|seven_seg_display[0]~9 (
// Equation(s):
// \hex2|seven_seg_display[0]~9_combout  = (\myps2|last_data_received [6] & (!\myps2|last_data_received [5] & (\myps2|last_data_received [4] $ (!\myps2|last_data_received [7])))) # (!\myps2|last_data_received [6] & (\myps2|last_data_received [4] & 
// (\myps2|last_data_received [5] $ (!\myps2|last_data_received [7]))))

	.dataa(\myps2|last_data_received [6]),
	.datab(\myps2|last_data_received [5]),
	.datac(\myps2|last_data_received [4]),
	.datad(\myps2|last_data_received [7]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[0]~9 .lut_mask = 16'h6012;
defparam \hex2|seven_seg_display[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N4
cycloneive_lcell_comb \hex2|seven_seg_display[1]~4 (
// Equation(s):
// \hex2|seven_seg_display[1]~4_combout  = (\myps2|last_data_received [5] & ((\myps2|last_data_received [4] & ((\myps2|last_data_received [7]))) # (!\myps2|last_data_received [4] & (\myps2|last_data_received [6])))) # (!\myps2|last_data_received [5] & 
// (\myps2|last_data_received [6] & (\myps2|last_data_received [4] $ (\myps2|last_data_received [7]))))

	.dataa(\myps2|last_data_received [6]),
	.datab(\myps2|last_data_received [5]),
	.datac(\myps2|last_data_received [4]),
	.datad(\myps2|last_data_received [7]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[1]~4 .lut_mask = 16'hCA28;
defparam \hex2|seven_seg_display[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N30
cycloneive_lcell_comb \hex2|seven_seg_display[2]~5 (
// Equation(s):
// \hex2|seven_seg_display[2]~5_combout  = (\myps2|last_data_received [6] & (\myps2|last_data_received [7] & ((\myps2|last_data_received [5]) # (!\myps2|last_data_received [4])))) # (!\myps2|last_data_received [6] & (\myps2|last_data_received [5] & 
// (!\myps2|last_data_received [4] & !\myps2|last_data_received [7])))

	.dataa(\myps2|last_data_received [6]),
	.datab(\myps2|last_data_received [5]),
	.datac(\myps2|last_data_received [4]),
	.datad(\myps2|last_data_received [7]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[2]~5 .lut_mask = 16'h8A04;
defparam \hex2|seven_seg_display[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N22
cycloneive_lcell_comb \hex2|seven_seg_display[3]~10 (
// Equation(s):
// \hex2|seven_seg_display[3]~10_combout  = (\myps2|last_data_received [5] & ((\myps2|last_data_received [6] & (\myps2|last_data_received [4])) # (!\myps2|last_data_received [6] & (!\myps2|last_data_received [4] & \myps2|last_data_received [7])))) # 
// (!\myps2|last_data_received [5] & (!\myps2|last_data_received [7] & (\myps2|last_data_received [6] $ (\myps2|last_data_received [4]))))

	.dataa(\myps2|last_data_received [6]),
	.datab(\myps2|last_data_received [5]),
	.datac(\myps2|last_data_received [4]),
	.datad(\myps2|last_data_received [7]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[3]~10 .lut_mask = 16'h8492;
defparam \hex2|seven_seg_display[3]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N0
cycloneive_lcell_comb \hex2|seven_seg_display[4]~6 (
// Equation(s):
// \hex2|seven_seg_display[4]~6_combout  = (\myps2|last_data_received [5] & (((\myps2|last_data_received [4] & !\myps2|last_data_received [7])))) # (!\myps2|last_data_received [5] & ((\myps2|last_data_received [6] & ((!\myps2|last_data_received [7]))) # 
// (!\myps2|last_data_received [6] & (\myps2|last_data_received [4]))))

	.dataa(\myps2|last_data_received [6]),
	.datab(\myps2|last_data_received [5]),
	.datac(\myps2|last_data_received [4]),
	.datad(\myps2|last_data_received [7]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[4]~6 .lut_mask = 16'h10F2;
defparam \hex2|seven_seg_display[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N18
cycloneive_lcell_comb \hex2|seven_seg_display[5]~7 (
// Equation(s):
// \hex2|seven_seg_display[5]~7_combout  = (\myps2|last_data_received [6] & (\myps2|last_data_received [4] & (\myps2|last_data_received [5] $ (\myps2|last_data_received [7])))) # (!\myps2|last_data_received [6] & (!\myps2|last_data_received [7] & 
// ((\myps2|last_data_received [5]) # (\myps2|last_data_received [4]))))

	.dataa(\myps2|last_data_received [6]),
	.datab(\myps2|last_data_received [5]),
	.datac(\myps2|last_data_received [4]),
	.datad(\myps2|last_data_received [7]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[5]~7 .lut_mask = 16'h20D4;
defparam \hex2|seven_seg_display[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y42_N8
cycloneive_lcell_comb \hex2|seven_seg_display[6]~8 (
// Equation(s):
// \hex2|seven_seg_display[6]~8_combout  = (\myps2|last_data_received [4] & ((\myps2|last_data_received [7]) # (\myps2|last_data_received [6] $ (\myps2|last_data_received [5])))) # (!\myps2|last_data_received [4] & ((\myps2|last_data_received [5]) # 
// (\myps2|last_data_received [6] $ (\myps2|last_data_received [7]))))

	.dataa(\myps2|last_data_received [6]),
	.datab(\myps2|last_data_received [5]),
	.datac(\myps2|last_data_received [4]),
	.datad(\myps2|last_data_received [7]),
	.cin(gnd),
	.combout(\hex2|seven_seg_display[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \hex2|seven_seg_display[6]~8 .lut_mask = 16'hFD6E;
defparam \hex2|seven_seg_display[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y42_N12
cycloneive_lcell_comb \r0|Cont[0]~57 (
// Equation(s):
// \r0|Cont[0]~57_combout  = (\r0|Equal0~6_combout ) # (!\r0|Cont [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\r0|Cont [0]),
	.datad(\r0|Equal0~6_combout ),
	.cin(gnd),
	.combout(\r0|Cont[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[0]~57 .lut_mask = 16'hFF0F;
defparam \r0|Cont[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y42_N13
dffeas \r0|Cont[0] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[0]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [0]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[0] .is_wysiwyg = "true";
defparam \r0|Cont[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y42_N14
cycloneive_lcell_comb \r0|Cont[1]~19 (
// Equation(s):
// \r0|Cont[1]~19_combout  = (\r0|Cont [0] & (\r0|Cont [1] $ (VCC))) # (!\r0|Cont [0] & (\r0|Cont [1] & VCC))
// \r0|Cont[1]~20  = CARRY((\r0|Cont [0] & \r0|Cont [1]))

	.dataa(\r0|Cont [0]),
	.datab(\r0|Cont [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\r0|Cont[1]~19_combout ),
	.cout(\r0|Cont[1]~20 ));
// synopsys translate_off
defparam \r0|Cont[1]~19 .lut_mask = 16'h6688;
defparam \r0|Cont[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X95_Y42_N15
dffeas \r0|Cont[1] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [1]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[1] .is_wysiwyg = "true";
defparam \r0|Cont[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y42_N16
cycloneive_lcell_comb \r0|Cont[2]~21 (
// Equation(s):
// \r0|Cont[2]~21_combout  = (\r0|Cont [2] & (!\r0|Cont[1]~20 )) # (!\r0|Cont [2] & ((\r0|Cont[1]~20 ) # (GND)))
// \r0|Cont[2]~22  = CARRY((!\r0|Cont[1]~20 ) # (!\r0|Cont [2]))

	.dataa(gnd),
	.datab(\r0|Cont [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[1]~20 ),
	.combout(\r0|Cont[2]~21_combout ),
	.cout(\r0|Cont[2]~22 ));
// synopsys translate_off
defparam \r0|Cont[2]~21 .lut_mask = 16'h3C3F;
defparam \r0|Cont[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y42_N17
dffeas \r0|Cont[2] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [2]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[2] .is_wysiwyg = "true";
defparam \r0|Cont[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y42_N18
cycloneive_lcell_comb \r0|Cont[3]~23 (
// Equation(s):
// \r0|Cont[3]~23_combout  = (\r0|Cont [3] & (\r0|Cont[2]~22  $ (GND))) # (!\r0|Cont [3] & (!\r0|Cont[2]~22  & VCC))
// \r0|Cont[3]~24  = CARRY((\r0|Cont [3] & !\r0|Cont[2]~22 ))

	.dataa(gnd),
	.datab(\r0|Cont [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[2]~22 ),
	.combout(\r0|Cont[3]~23_combout ),
	.cout(\r0|Cont[3]~24 ));
// synopsys translate_off
defparam \r0|Cont[3]~23 .lut_mask = 16'hC30C;
defparam \r0|Cont[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y42_N19
dffeas \r0|Cont[3] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [3]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[3] .is_wysiwyg = "true";
defparam \r0|Cont[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y42_N10
cycloneive_lcell_comb \r0|Equal0~1 (
// Equation(s):
// \r0|Equal0~1_combout  = (\r0|Cont [0] & (\r0|Cont [3] & (\r0|Cont [1] & \r0|Cont [2])))

	.dataa(\r0|Cont [0]),
	.datab(\r0|Cont [3]),
	.datac(\r0|Cont [1]),
	.datad(\r0|Cont [2]),
	.cin(gnd),
	.combout(\r0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~1 .lut_mask = 16'h8000;
defparam \r0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y42_N20
cycloneive_lcell_comb \r0|Cont[4]~25 (
// Equation(s):
// \r0|Cont[4]~25_combout  = (\r0|Cont [4] & (!\r0|Cont[3]~24 )) # (!\r0|Cont [4] & ((\r0|Cont[3]~24 ) # (GND)))
// \r0|Cont[4]~26  = CARRY((!\r0|Cont[3]~24 ) # (!\r0|Cont [4]))

	.dataa(gnd),
	.datab(\r0|Cont [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[3]~24 ),
	.combout(\r0|Cont[4]~25_combout ),
	.cout(\r0|Cont[4]~26 ));
// synopsys translate_off
defparam \r0|Cont[4]~25 .lut_mask = 16'h3C3F;
defparam \r0|Cont[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y42_N21
dffeas \r0|Cont[4] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [4]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[4] .is_wysiwyg = "true";
defparam \r0|Cont[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y42_N22
cycloneive_lcell_comb \r0|Cont[5]~27 (
// Equation(s):
// \r0|Cont[5]~27_combout  = (\r0|Cont [5] & (\r0|Cont[4]~26  $ (GND))) # (!\r0|Cont [5] & (!\r0|Cont[4]~26  & VCC))
// \r0|Cont[5]~28  = CARRY((\r0|Cont [5] & !\r0|Cont[4]~26 ))

	.dataa(\r0|Cont [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[4]~26 ),
	.combout(\r0|Cont[5]~27_combout ),
	.cout(\r0|Cont[5]~28 ));
// synopsys translate_off
defparam \r0|Cont[5]~27 .lut_mask = 16'hA50A;
defparam \r0|Cont[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y42_N23
dffeas \r0|Cont[5] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [5]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[5] .is_wysiwyg = "true";
defparam \r0|Cont[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y42_N24
cycloneive_lcell_comb \r0|Cont[6]~29 (
// Equation(s):
// \r0|Cont[6]~29_combout  = (\r0|Cont [6] & (!\r0|Cont[5]~28 )) # (!\r0|Cont [6] & ((\r0|Cont[5]~28 ) # (GND)))
// \r0|Cont[6]~30  = CARRY((!\r0|Cont[5]~28 ) # (!\r0|Cont [6]))

	.dataa(gnd),
	.datab(\r0|Cont [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[5]~28 ),
	.combout(\r0|Cont[6]~29_combout ),
	.cout(\r0|Cont[6]~30 ));
// synopsys translate_off
defparam \r0|Cont[6]~29 .lut_mask = 16'h3C3F;
defparam \r0|Cont[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y42_N25
dffeas \r0|Cont[6] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [6]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[6] .is_wysiwyg = "true";
defparam \r0|Cont[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y42_N26
cycloneive_lcell_comb \r0|Cont[7]~31 (
// Equation(s):
// \r0|Cont[7]~31_combout  = (\r0|Cont [7] & (\r0|Cont[6]~30  $ (GND))) # (!\r0|Cont [7] & (!\r0|Cont[6]~30  & VCC))
// \r0|Cont[7]~32  = CARRY((\r0|Cont [7] & !\r0|Cont[6]~30 ))

	.dataa(\r0|Cont [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[6]~30 ),
	.combout(\r0|Cont[7]~31_combout ),
	.cout(\r0|Cont[7]~32 ));
// synopsys translate_off
defparam \r0|Cont[7]~31 .lut_mask = 16'hA50A;
defparam \r0|Cont[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y42_N27
dffeas \r0|Cont[7] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [7]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[7] .is_wysiwyg = "true";
defparam \r0|Cont[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y42_N28
cycloneive_lcell_comb \r0|Cont[8]~33 (
// Equation(s):
// \r0|Cont[8]~33_combout  = (\r0|Cont [8] & (!\r0|Cont[7]~32 )) # (!\r0|Cont [8] & ((\r0|Cont[7]~32 ) # (GND)))
// \r0|Cont[8]~34  = CARRY((!\r0|Cont[7]~32 ) # (!\r0|Cont [8]))

	.dataa(gnd),
	.datab(\r0|Cont [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[7]~32 ),
	.combout(\r0|Cont[8]~33_combout ),
	.cout(\r0|Cont[8]~34 ));
// synopsys translate_off
defparam \r0|Cont[8]~33 .lut_mask = 16'h3C3F;
defparam \r0|Cont[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y42_N29
dffeas \r0|Cont[8] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [8]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[8] .is_wysiwyg = "true";
defparam \r0|Cont[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y42_N30
cycloneive_lcell_comb \r0|Cont[9]~35 (
// Equation(s):
// \r0|Cont[9]~35_combout  = (\r0|Cont [9] & (\r0|Cont[8]~34  $ (GND))) # (!\r0|Cont [9] & (!\r0|Cont[8]~34  & VCC))
// \r0|Cont[9]~36  = CARRY((\r0|Cont [9] & !\r0|Cont[8]~34 ))

	.dataa(\r0|Cont [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[8]~34 ),
	.combout(\r0|Cont[9]~35_combout ),
	.cout(\r0|Cont[9]~36 ));
// synopsys translate_off
defparam \r0|Cont[9]~35 .lut_mask = 16'hA50A;
defparam \r0|Cont[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y42_N31
dffeas \r0|Cont[9] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [9]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[9] .is_wysiwyg = "true";
defparam \r0|Cont[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y41_N0
cycloneive_lcell_comb \r0|Cont[10]~37 (
// Equation(s):
// \r0|Cont[10]~37_combout  = (\r0|Cont [10] & (!\r0|Cont[9]~36 )) # (!\r0|Cont [10] & ((\r0|Cont[9]~36 ) # (GND)))
// \r0|Cont[10]~38  = CARRY((!\r0|Cont[9]~36 ) # (!\r0|Cont [10]))

	.dataa(gnd),
	.datab(\r0|Cont [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[9]~36 ),
	.combout(\r0|Cont[10]~37_combout ),
	.cout(\r0|Cont[10]~38 ));
// synopsys translate_off
defparam \r0|Cont[10]~37 .lut_mask = 16'h3C3F;
defparam \r0|Cont[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y41_N1
dffeas \r0|Cont[10] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [10]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[10] .is_wysiwyg = "true";
defparam \r0|Cont[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y41_N2
cycloneive_lcell_comb \r0|Cont[11]~39 (
// Equation(s):
// \r0|Cont[11]~39_combout  = (\r0|Cont [11] & (\r0|Cont[10]~38  $ (GND))) # (!\r0|Cont [11] & (!\r0|Cont[10]~38  & VCC))
// \r0|Cont[11]~40  = CARRY((\r0|Cont [11] & !\r0|Cont[10]~38 ))

	.dataa(gnd),
	.datab(\r0|Cont [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[10]~38 ),
	.combout(\r0|Cont[11]~39_combout ),
	.cout(\r0|Cont[11]~40 ));
// synopsys translate_off
defparam \r0|Cont[11]~39 .lut_mask = 16'hC30C;
defparam \r0|Cont[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y41_N3
dffeas \r0|Cont[11] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [11]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[11] .is_wysiwyg = "true";
defparam \r0|Cont[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y41_N4
cycloneive_lcell_comb \r0|Cont[12]~41 (
// Equation(s):
// \r0|Cont[12]~41_combout  = (\r0|Cont [12] & (!\r0|Cont[11]~40 )) # (!\r0|Cont [12] & ((\r0|Cont[11]~40 ) # (GND)))
// \r0|Cont[12]~42  = CARRY((!\r0|Cont[11]~40 ) # (!\r0|Cont [12]))

	.dataa(gnd),
	.datab(\r0|Cont [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[11]~40 ),
	.combout(\r0|Cont[12]~41_combout ),
	.cout(\r0|Cont[12]~42 ));
// synopsys translate_off
defparam \r0|Cont[12]~41 .lut_mask = 16'h3C3F;
defparam \r0|Cont[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y41_N5
dffeas \r0|Cont[12] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [12]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[12] .is_wysiwyg = "true";
defparam \r0|Cont[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y41_N6
cycloneive_lcell_comb \r0|Cont[13]~43 (
// Equation(s):
// \r0|Cont[13]~43_combout  = (\r0|Cont [13] & (\r0|Cont[12]~42  $ (GND))) # (!\r0|Cont [13] & (!\r0|Cont[12]~42  & VCC))
// \r0|Cont[13]~44  = CARRY((\r0|Cont [13] & !\r0|Cont[12]~42 ))

	.dataa(\r0|Cont [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[12]~42 ),
	.combout(\r0|Cont[13]~43_combout ),
	.cout(\r0|Cont[13]~44 ));
// synopsys translate_off
defparam \r0|Cont[13]~43 .lut_mask = 16'hA50A;
defparam \r0|Cont[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y41_N7
dffeas \r0|Cont[13] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [13]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[13] .is_wysiwyg = "true";
defparam \r0|Cont[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y41_N8
cycloneive_lcell_comb \r0|Cont[14]~45 (
// Equation(s):
// \r0|Cont[14]~45_combout  = (\r0|Cont [14] & (!\r0|Cont[13]~44 )) # (!\r0|Cont [14] & ((\r0|Cont[13]~44 ) # (GND)))
// \r0|Cont[14]~46  = CARRY((!\r0|Cont[13]~44 ) # (!\r0|Cont [14]))

	.dataa(gnd),
	.datab(\r0|Cont [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[13]~44 ),
	.combout(\r0|Cont[14]~45_combout ),
	.cout(\r0|Cont[14]~46 ));
// synopsys translate_off
defparam \r0|Cont[14]~45 .lut_mask = 16'h3C3F;
defparam \r0|Cont[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y41_N9
dffeas \r0|Cont[14] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [14]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[14] .is_wysiwyg = "true";
defparam \r0|Cont[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y41_N10
cycloneive_lcell_comb \r0|Cont[15]~47 (
// Equation(s):
// \r0|Cont[15]~47_combout  = (\r0|Cont [15] & (\r0|Cont[14]~46  $ (GND))) # (!\r0|Cont [15] & (!\r0|Cont[14]~46  & VCC))
// \r0|Cont[15]~48  = CARRY((\r0|Cont [15] & !\r0|Cont[14]~46 ))

	.dataa(\r0|Cont [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[14]~46 ),
	.combout(\r0|Cont[15]~47_combout ),
	.cout(\r0|Cont[15]~48 ));
// synopsys translate_off
defparam \r0|Cont[15]~47 .lut_mask = 16'hA50A;
defparam \r0|Cont[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y41_N11
dffeas \r0|Cont[15] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [15]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[15] .is_wysiwyg = "true";
defparam \r0|Cont[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y41_N28
cycloneive_lcell_comb \r0|Equal0~4 (
// Equation(s):
// \r0|Equal0~4_combout  = (\r0|Cont [15] & (\r0|Cont [14] & (\r0|Cont [12] & \r0|Cont [13])))

	.dataa(\r0|Cont [15]),
	.datab(\r0|Cont [14]),
	.datac(\r0|Cont [12]),
	.datad(\r0|Cont [13]),
	.cin(gnd),
	.combout(\r0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~4 .lut_mask = 16'h8000;
defparam \r0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y41_N22
cycloneive_lcell_comb \r0|Equal0~3 (
// Equation(s):
// \r0|Equal0~3_combout  = (\r0|Cont [8] & (\r0|Cont [11] & (\r0|Cont [9] & \r0|Cont [10])))

	.dataa(\r0|Cont [8]),
	.datab(\r0|Cont [11]),
	.datac(\r0|Cont [9]),
	.datad(\r0|Cont [10]),
	.cin(gnd),
	.combout(\r0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~3 .lut_mask = 16'h8000;
defparam \r0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y41_N26
cycloneive_lcell_comb \r0|Equal0~5 (
// Equation(s):
// \r0|Equal0~5_combout  = (\r0|Equal0~4_combout  & \r0|Equal0~3_combout )

	.dataa(gnd),
	.datab(\r0|Equal0~4_combout ),
	.datac(\r0|Equal0~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\r0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~5 .lut_mask = 16'hC0C0;
defparam \r0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y42_N4
cycloneive_lcell_comb \r0|Equal0~2 (
// Equation(s):
// \r0|Equal0~2_combout  = (\r0|Cont [5] & (\r0|Cont [6] & (\r0|Cont [7] & \r0|Cont [4])))

	.dataa(\r0|Cont [5]),
	.datab(\r0|Cont [6]),
	.datac(\r0|Cont [7]),
	.datad(\r0|Cont [4]),
	.cin(gnd),
	.combout(\r0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~2 .lut_mask = 16'h8000;
defparam \r0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y41_N12
cycloneive_lcell_comb \r0|Cont[16]~49 (
// Equation(s):
// \r0|Cont[16]~49_combout  = (\r0|Cont [16] & (!\r0|Cont[15]~48 )) # (!\r0|Cont [16] & ((\r0|Cont[15]~48 ) # (GND)))
// \r0|Cont[16]~50  = CARRY((!\r0|Cont[15]~48 ) # (!\r0|Cont [16]))

	.dataa(\r0|Cont [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[15]~48 ),
	.combout(\r0|Cont[16]~49_combout ),
	.cout(\r0|Cont[16]~50 ));
// synopsys translate_off
defparam \r0|Cont[16]~49 .lut_mask = 16'h5A5F;
defparam \r0|Cont[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y41_N13
dffeas \r0|Cont[16] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [16]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[16] .is_wysiwyg = "true";
defparam \r0|Cont[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y41_N14
cycloneive_lcell_comb \r0|Cont[17]~51 (
// Equation(s):
// \r0|Cont[17]~51_combout  = (\r0|Cont [17] & (\r0|Cont[16]~50  $ (GND))) # (!\r0|Cont [17] & (!\r0|Cont[16]~50  & VCC))
// \r0|Cont[17]~52  = CARRY((\r0|Cont [17] & !\r0|Cont[16]~50 ))

	.dataa(gnd),
	.datab(\r0|Cont [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[16]~50 ),
	.combout(\r0|Cont[17]~51_combout ),
	.cout(\r0|Cont[17]~52 ));
// synopsys translate_off
defparam \r0|Cont[17]~51 .lut_mask = 16'hC30C;
defparam \r0|Cont[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y41_N15
dffeas \r0|Cont[17] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[17]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [17]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[17] .is_wysiwyg = "true";
defparam \r0|Cont[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y41_N16
cycloneive_lcell_comb \r0|Cont[18]~53 (
// Equation(s):
// \r0|Cont[18]~53_combout  = (\r0|Cont [18] & (!\r0|Cont[17]~52 )) # (!\r0|Cont [18] & ((\r0|Cont[17]~52 ) # (GND)))
// \r0|Cont[18]~54  = CARRY((!\r0|Cont[17]~52 ) # (!\r0|Cont [18]))

	.dataa(gnd),
	.datab(\r0|Cont [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\r0|Cont[17]~52 ),
	.combout(\r0|Cont[18]~53_combout ),
	.cout(\r0|Cont[18]~54 ));
// synopsys translate_off
defparam \r0|Cont[18]~53 .lut_mask = 16'h3C3F;
defparam \r0|Cont[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y41_N17
dffeas \r0|Cont[18] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[18]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [18]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[18] .is_wysiwyg = "true";
defparam \r0|Cont[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y41_N18
cycloneive_lcell_comb \r0|Cont[19]~55 (
// Equation(s):
// \r0|Cont[19]~55_combout  = \r0|Cont[18]~54  $ (!\r0|Cont [19])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\r0|Cont [19]),
	.cin(\r0|Cont[18]~54 ),
	.combout(\r0|Cont[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[19]~55 .lut_mask = 16'hF00F;
defparam \r0|Cont[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X95_Y41_N19
dffeas \r0|Cont[19] (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(\r0|Cont[19]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|Cont [19]),
	.prn(vcc));
// synopsys translate_off
defparam \r0|Cont[19] .is_wysiwyg = "true";
defparam \r0|Cont[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X95_Y41_N24
cycloneive_lcell_comb \r0|Equal0~0 (
// Equation(s):
// \r0|Equal0~0_combout  = (\r0|Cont [16] & (\r0|Cont [19] & (\r0|Cont [17] & \r0|Cont [18])))

	.dataa(\r0|Cont [16]),
	.datab(\r0|Cont [19]),
	.datac(\r0|Cont [17]),
	.datad(\r0|Cont [18]),
	.cin(gnd),
	.combout(\r0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~0 .lut_mask = 16'h8000;
defparam \r0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X95_Y42_N6
cycloneive_lcell_comb \r0|Equal0~6 (
// Equation(s):
// \r0|Equal0~6_combout  = (\r0|Equal0~1_combout  & (\r0|Equal0~5_combout  & (\r0|Equal0~2_combout  & \r0|Equal0~0_combout )))

	.dataa(\r0|Equal0~1_combout ),
	.datab(\r0|Equal0~5_combout ),
	.datac(\r0|Equal0~2_combout ),
	.datad(\r0|Equal0~0_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~6 .lut_mask = 16'h8000;
defparam \r0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X92_Y41_N25
dffeas \r0|oRESET (
	.clk(\CLOCK_50~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\r0|Equal0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\r0|oRESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \r0|oRESET .is_wysiwyg = "true";
defparam \r0|oRESET .power_up = "low";
// synopsys translate_on

// Location: PLL_1
cycloneive_pll \p1|altpll_component|pll (
	.areset(!\r0|oRESET~q ),
	.pfdena(vcc),
	.fbin(\p1|altpll_component|pll~FBOUT ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_50~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\p1|altpll_component|pll~FBOUT ),
	.clk(\p1|altpll_component|pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \p1|altpll_component|pll .auto_settings = "false";
defparam \p1|altpll_component|pll .bandwidth_type = "medium";
defparam \p1|altpll_component|pll .c0_high = 12;
defparam \p1|altpll_component|pll .c0_initial = 1;
defparam \p1|altpll_component|pll .c0_low = 12;
defparam \p1|altpll_component|pll .c0_mode = "even";
defparam \p1|altpll_component|pll .c0_ph = 0;
defparam \p1|altpll_component|pll .c1_high = 0;
defparam \p1|altpll_component|pll .c1_initial = 0;
defparam \p1|altpll_component|pll .c1_low = 0;
defparam \p1|altpll_component|pll .c1_mode = "bypass";
defparam \p1|altpll_component|pll .c1_ph = 0;
defparam \p1|altpll_component|pll .c1_use_casc_in = "off";
defparam \p1|altpll_component|pll .c2_high = 0;
defparam \p1|altpll_component|pll .c2_initial = 0;
defparam \p1|altpll_component|pll .c2_low = 0;
defparam \p1|altpll_component|pll .c2_mode = "bypass";
defparam \p1|altpll_component|pll .c2_ph = 0;
defparam \p1|altpll_component|pll .c2_use_casc_in = "off";
defparam \p1|altpll_component|pll .c3_high = 0;
defparam \p1|altpll_component|pll .c3_initial = 0;
defparam \p1|altpll_component|pll .c3_low = 0;
defparam \p1|altpll_component|pll .c3_mode = "bypass";
defparam \p1|altpll_component|pll .c3_ph = 0;
defparam \p1|altpll_component|pll .c3_use_casc_in = "off";
defparam \p1|altpll_component|pll .c4_high = 0;
defparam \p1|altpll_component|pll .c4_initial = 0;
defparam \p1|altpll_component|pll .c4_low = 0;
defparam \p1|altpll_component|pll .c4_mode = "bypass";
defparam \p1|altpll_component|pll .c4_ph = 0;
defparam \p1|altpll_component|pll .c4_use_casc_in = "off";
defparam \p1|altpll_component|pll .charge_pump_current_bits = 1;
defparam \p1|altpll_component|pll .clk0_counter = "unused";
defparam \p1|altpll_component|pll .clk0_divide_by = 0;
defparam \p1|altpll_component|pll .clk0_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk0_multiply_by = 0;
defparam \p1|altpll_component|pll .clk0_phase_shift = "0";
defparam \p1|altpll_component|pll .clk1_counter = "unused";
defparam \p1|altpll_component|pll .clk1_divide_by = 0;
defparam \p1|altpll_component|pll .clk1_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk1_multiply_by = 0;
defparam \p1|altpll_component|pll .clk1_phase_shift = "0";
defparam \p1|altpll_component|pll .clk2_counter = "c0";
defparam \p1|altpll_component|pll .clk2_divide_by = 2;
defparam \p1|altpll_component|pll .clk2_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk2_multiply_by = 1;
defparam \p1|altpll_component|pll .clk2_phase_shift = "0";
defparam \p1|altpll_component|pll .clk3_counter = "unused";
defparam \p1|altpll_component|pll .clk3_divide_by = 0;
defparam \p1|altpll_component|pll .clk3_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk3_multiply_by = 0;
defparam \p1|altpll_component|pll .clk3_phase_shift = "0";
defparam \p1|altpll_component|pll .clk4_counter = "unused";
defparam \p1|altpll_component|pll .clk4_divide_by = 0;
defparam \p1|altpll_component|pll .clk4_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk4_multiply_by = 0;
defparam \p1|altpll_component|pll .clk4_phase_shift = "0";
defparam \p1|altpll_component|pll .compensate_clock = "clock2";
defparam \p1|altpll_component|pll .inclk0_input_frequency = 20000;
defparam \p1|altpll_component|pll .inclk1_input_frequency = 0;
defparam \p1|altpll_component|pll .loop_filter_c_bits = 0;
defparam \p1|altpll_component|pll .loop_filter_r_bits = 27;
defparam \p1|altpll_component|pll .m = 12;
defparam \p1|altpll_component|pll .m_initial = 1;
defparam \p1|altpll_component|pll .m_ph = 0;
defparam \p1|altpll_component|pll .n = 1;
defparam \p1|altpll_component|pll .operation_mode = "normal";
defparam \p1|altpll_component|pll .pfd_max = 200000;
defparam \p1|altpll_component|pll .pfd_min = 3076;
defparam \p1|altpll_component|pll .self_reset_on_loss_lock = "off";
defparam \p1|altpll_component|pll .simulation_type = "timing";
defparam \p1|altpll_component|pll .switch_over_type = "manual";
defparam \p1|altpll_component|pll .vco_center = 1538;
defparam \p1|altpll_component|pll .vco_divide_by = 0;
defparam \p1|altpll_component|pll .vco_frequency_control = "auto";
defparam \p1|altpll_component|pll .vco_max = 3333;
defparam \p1|altpll_component|pll .vco_min = 1538;
defparam \p1|altpll_component|pll .vco_multiply_by = 0;
defparam \p1|altpll_component|pll .vco_phase_shift_step = 208;
defparam \p1|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \p1|altpll_component|_clk2~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\p1|altpll_component|_clk2 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\p1|altpll_component|_clk2~clkctrl_outclk ));
// synopsys translate_off
defparam \p1|altpll_component|_clk2~clkctrl .clock_type = "global clock";
defparam \p1|altpll_component|_clk2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N6
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~0 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~0_combout  = \vga_ins|LTM_ins|h_cnt [0] $ (VCC)
// \vga_ins|LTM_ins|Add1~1  = CARRY(\vga_ins|LTM_ins|h_cnt [0])

	.dataa(\vga_ins|LTM_ins|h_cnt [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Add1~0_combout ),
	.cout(\vga_ins|LTM_ins|Add1~1 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~0 .lut_mask = 16'h55AA;
defparam \vga_ins|LTM_ins|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y27_N7
dffeas \vga_ins|LTM_ins|h_cnt[0] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[0] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N8
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~2 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~2_combout  = (\vga_ins|LTM_ins|h_cnt [1] & (!\vga_ins|LTM_ins|Add1~1 )) # (!\vga_ins|LTM_ins|h_cnt [1] & ((\vga_ins|LTM_ins|Add1~1 ) # (GND)))
// \vga_ins|LTM_ins|Add1~3  = CARRY((!\vga_ins|LTM_ins|Add1~1 ) # (!\vga_ins|LTM_ins|h_cnt [1]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~1 ),
	.combout(\vga_ins|LTM_ins|Add1~2_combout ),
	.cout(\vga_ins|LTM_ins|Add1~3 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~2 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y27_N9
dffeas \vga_ins|LTM_ins|h_cnt[1] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[1] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~4 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~4_combout  = (\vga_ins|LTM_ins|h_cnt [2] & (\vga_ins|LTM_ins|Add1~3  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [2] & (!\vga_ins|LTM_ins|Add1~3  & VCC))
// \vga_ins|LTM_ins|Add1~5  = CARRY((\vga_ins|LTM_ins|h_cnt [2] & !\vga_ins|LTM_ins|Add1~3 ))

	.dataa(\vga_ins|LTM_ins|h_cnt [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~3 ),
	.combout(\vga_ins|LTM_ins|Add1~4_combout ),
	.cout(\vga_ins|LTM_ins|Add1~5 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~4 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y27_N11
dffeas \vga_ins|LTM_ins|h_cnt[2] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~4_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[2] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N30
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~2 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~2_combout  = (\vga_ins|LTM_ins|h_cnt [2] & (\vga_ins|LTM_ins|h_cnt [1] & \vga_ins|LTM_ins|h_cnt [0]))

	.dataa(\vga_ins|LTM_ins|h_cnt [2]),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|h_cnt [1]),
	.datad(\vga_ins|LTM_ins|h_cnt [0]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~2 .lut_mask = 16'hA000;
defparam \vga_ins|LTM_ins|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N12
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~6 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~6_combout  = (\vga_ins|LTM_ins|h_cnt [3] & (!\vga_ins|LTM_ins|Add1~5 )) # (!\vga_ins|LTM_ins|h_cnt [3] & ((\vga_ins|LTM_ins|Add1~5 ) # (GND)))
// \vga_ins|LTM_ins|Add1~7  = CARRY((!\vga_ins|LTM_ins|Add1~5 ) # (!\vga_ins|LTM_ins|h_cnt [3]))

	.dataa(\vga_ins|LTM_ins|h_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~5 ),
	.combout(\vga_ins|LTM_ins|Add1~6_combout ),
	.cout(\vga_ins|LTM_ins|Add1~7 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~6 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y27_N13
dffeas \vga_ins|LTM_ins|h_cnt[3] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~6_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[3] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N20
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~14 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~14_combout  = (\vga_ins|LTM_ins|h_cnt [7] & (!\vga_ins|LTM_ins|Add1~13 )) # (!\vga_ins|LTM_ins|h_cnt [7] & ((\vga_ins|LTM_ins|Add1~13 ) # (GND)))
// \vga_ins|LTM_ins|Add1~15  = CARRY((!\vga_ins|LTM_ins|Add1~13 ) # (!\vga_ins|LTM_ins|h_cnt [7]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~13 ),
	.combout(\vga_ins|LTM_ins|Add1~14_combout ),
	.cout(\vga_ins|LTM_ins|Add1~15 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~14 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~16 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~16_combout  = (\vga_ins|LTM_ins|h_cnt [8] & (\vga_ins|LTM_ins|Add1~15  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [8] & (!\vga_ins|LTM_ins|Add1~15  & VCC))
// \vga_ins|LTM_ins|Add1~17  = CARRY((\vga_ins|LTM_ins|h_cnt [8] & !\vga_ins|LTM_ins|Add1~15 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~15 ),
	.combout(\vga_ins|LTM_ins|Add1~16_combout ),
	.cout(\vga_ins|LTM_ins|Add1~17 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~16 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~2 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~2_combout  = (\vga_ins|LTM_ins|Add1~16_combout  & (((!\vga_ins|LTM_ins|Equal0~1_combout ) # (!\vga_ins|LTM_ins|Equal0~0_combout )) # (!\vga_ins|LTM_ins|Equal0~2_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datab(\vga_ins|LTM_ins|Equal0~0_combout ),
	.datac(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datad(\vga_ins|LTM_ins|Add1~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~2 .lut_mask = 16'h7F00;
defparam \vga_ins|LTM_ins|h_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y27_N29
dffeas \vga_ins|LTM_ins|h_cnt[8] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[8] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N14
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~8 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~8_combout  = (\vga_ins|LTM_ins|h_cnt [4] & (\vga_ins|LTM_ins|Add1~7  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [4] & (!\vga_ins|LTM_ins|Add1~7  & VCC))
// \vga_ins|LTM_ins|Add1~9  = CARRY((\vga_ins|LTM_ins|h_cnt [4] & !\vga_ins|LTM_ins|Add1~7 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~7 ),
	.combout(\vga_ins|LTM_ins|Add1~8_combout ),
	.cout(\vga_ins|LTM_ins|Add1~9 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~8 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y27_N15
dffeas \vga_ins|LTM_ins|h_cnt[4] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~8_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[4] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N4
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~1 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~1_combout  = (\vga_ins|LTM_ins|h_cnt [3] & (\vga_ins|LTM_ins|h_cnt [8] & (\vga_ins|LTM_ins|h_cnt [4] & \vga_ins|LTM_ins|h_cnt [9])))

	.dataa(\vga_ins|LTM_ins|h_cnt [3]),
	.datab(\vga_ins|LTM_ins|h_cnt [8]),
	.datac(\vga_ins|LTM_ins|h_cnt [4]),
	.datad(\vga_ins|LTM_ins|h_cnt [9]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~1 .lut_mask = 16'h8000;
defparam \vga_ins|LTM_ins|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N16
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~10 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~10_combout  = (\vga_ins|LTM_ins|h_cnt [5] & (!\vga_ins|LTM_ins|Add1~9 )) # (!\vga_ins|LTM_ins|h_cnt [5] & ((\vga_ins|LTM_ins|Add1~9 ) # (GND)))
// \vga_ins|LTM_ins|Add1~11  = CARRY((!\vga_ins|LTM_ins|Add1~9 ) # (!\vga_ins|LTM_ins|h_cnt [5]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~9 ),
	.combout(\vga_ins|LTM_ins|Add1~10_combout ),
	.cout(\vga_ins|LTM_ins|Add1~11 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~10 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N0
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~0 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~0_combout  = (\vga_ins|LTM_ins|Add1~10_combout  & (((!\vga_ins|LTM_ins|Equal0~1_combout ) # (!\vga_ins|LTM_ins|Equal0~0_combout )) # (!\vga_ins|LTM_ins|Equal0~2_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datab(\vga_ins|LTM_ins|Equal0~0_combout ),
	.datac(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datad(\vga_ins|LTM_ins|Add1~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~0 .lut_mask = 16'h7F00;
defparam \vga_ins|LTM_ins|h_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y27_N1
dffeas \vga_ins|LTM_ins|h_cnt[5] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[5] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N18
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~12 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~12_combout  = (\vga_ins|LTM_ins|h_cnt [6] & (\vga_ins|LTM_ins|Add1~11  $ (GND))) # (!\vga_ins|LTM_ins|h_cnt [6] & (!\vga_ins|LTM_ins|Add1~11  & VCC))
// \vga_ins|LTM_ins|Add1~13  = CARRY((\vga_ins|LTM_ins|h_cnt [6] & !\vga_ins|LTM_ins|Add1~11 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~11 ),
	.combout(\vga_ins|LTM_ins|Add1~12_combout ),
	.cout(\vga_ins|LTM_ins|Add1~13 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~12 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y27_N19
dffeas \vga_ins|LTM_ins|h_cnt[6] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~12_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[6] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N21
dffeas \vga_ins|LTM_ins|h_cnt[7] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~14_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[7] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N24
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~18 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~18_combout  = (\vga_ins|LTM_ins|h_cnt [9] & (!\vga_ins|LTM_ins|Add1~17 )) # (!\vga_ins|LTM_ins|h_cnt [9] & ((\vga_ins|LTM_ins|Add1~17 ) # (GND)))
// \vga_ins|LTM_ins|Add1~19  = CARRY((!\vga_ins|LTM_ins|Add1~17 ) # (!\vga_ins|LTM_ins|h_cnt [9]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add1~17 ),
	.combout(\vga_ins|LTM_ins|Add1~18_combout ),
	.cout(\vga_ins|LTM_ins|Add1~19 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~18 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|Add1~20 (
// Equation(s):
// \vga_ins|LTM_ins|Add1~20_combout  = \vga_ins|LTM_ins|h_cnt [10] $ (!\vga_ins|LTM_ins|Add1~19 )

	.dataa(\vga_ins|LTM_ins|h_cnt [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|LTM_ins|Add1~19 ),
	.combout(\vga_ins|LTM_ins|Add1~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add1~20 .lut_mask = 16'hA5A5;
defparam \vga_ins|LTM_ins|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y27_N27
dffeas \vga_ins|LTM_ins|h_cnt[10] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add1~20_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[10] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N6
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~0 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~0_combout  = (!\vga_ins|LTM_ins|h_cnt [7] & (!\vga_ins|LTM_ins|h_cnt [6] & (!\vga_ins|LTM_ins|h_cnt [5] & !\vga_ins|LTM_ins|h_cnt [10])))

	.dataa(\vga_ins|LTM_ins|h_cnt [7]),
	.datab(\vga_ins|LTM_ins|h_cnt [6]),
	.datac(\vga_ins|LTM_ins|h_cnt [5]),
	.datad(\vga_ins|LTM_ins|h_cnt [10]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~0 .lut_mask = 16'h0001;
defparam \vga_ins|LTM_ins|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N2
cycloneive_lcell_comb \vga_ins|LTM_ins|h_cnt~1 (
// Equation(s):
// \vga_ins|LTM_ins|h_cnt~1_combout  = (\vga_ins|LTM_ins|Add1~18_combout  & (((!\vga_ins|LTM_ins|Equal0~1_combout ) # (!\vga_ins|LTM_ins|Equal0~0_combout )) # (!\vga_ins|LTM_ins|Equal0~2_combout )))

	.dataa(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datab(\vga_ins|LTM_ins|Equal0~0_combout ),
	.datac(\vga_ins|LTM_ins|Equal0~1_combout ),
	.datad(\vga_ins|LTM_ins|Add1~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|h_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt~1 .lut_mask = 16'h7F00;
defparam \vga_ins|LTM_ins|h_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y27_N3
dffeas \vga_ins|LTM_ins|h_cnt[9] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|h_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|h_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|h_cnt[9] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|h_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan0~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan0~0_combout  = (!\vga_ins|LTM_ins|h_cnt [9] & (!\vga_ins|LTM_ins|h_cnt [8] & ((!\vga_ins|LTM_ins|h_cnt [5]) # (!\vga_ins|LTM_ins|h_cnt [6]))))

	.dataa(\vga_ins|LTM_ins|h_cnt [9]),
	.datab(\vga_ins|LTM_ins|h_cnt [6]),
	.datac(\vga_ins|LTM_ins|h_cnt [5]),
	.datad(\vga_ins|LTM_ins|h_cnt [8]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan0~0 .lut_mask = 16'h0015;
defparam \vga_ins|LTM_ins|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan0~1 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan0~1_combout  = ((\vga_ins|LTM_ins|h_cnt [7]) # (\vga_ins|LTM_ins|h_cnt [10])) # (!\vga_ins|LTM_ins|LessThan0~0_combout )

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|LessThan0~0_combout ),
	.datac(\vga_ins|LTM_ins|h_cnt [7]),
	.datad(\vga_ins|LTM_ins|h_cnt [10]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan0~1 .lut_mask = 16'hFFF3;
defparam \vga_ins|LTM_ins|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N11
dffeas \vga_ins|LTM_ins|HS (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|LessThan0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|HS .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|HS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N0
cycloneive_lcell_comb \vga_ins|oHS~feeder (
// Equation(s):
// \vga_ins|oHS~feeder_combout  = \vga_ins|LTM_ins|HS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|HS~q ),
	.cin(gnd),
	.combout(\vga_ins|oHS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|oHS~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|oHS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N1
dffeas \vga_ins|oHS (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|oHS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oHS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oHS .is_wysiwyg = "true";
defparam \vga_ins|oHS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N2
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~0 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~0_combout  = \vga_ins|LTM_ins|v_cnt [0] $ (VCC)
// \vga_ins|LTM_ins|Add0~1  = CARRY(\vga_ins|LTM_ins|v_cnt [0])

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Add0~0_combout ),
	.cout(\vga_ins|LTM_ins|Add0~1 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~0 .lut_mask = 16'h33CC;
defparam \vga_ins|LTM_ins|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N4
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~2 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~2_combout  = (\vga_ins|LTM_ins|v_cnt [1] & (!\vga_ins|LTM_ins|Add0~1 )) # (!\vga_ins|LTM_ins|v_cnt [1] & ((\vga_ins|LTM_ins|Add0~1 ) # (GND)))
// \vga_ins|LTM_ins|Add0~3  = CARRY((!\vga_ins|LTM_ins|Add0~1 ) # (!\vga_ins|LTM_ins|v_cnt [1]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~1 ),
	.combout(\vga_ins|LTM_ins|Add0~2_combout ),
	.cout(\vga_ins|LTM_ins|Add0~3 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~2 .lut_mask = 16'h3C3F;
defparam \vga_ins|LTM_ins|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N24
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal0~3 (
// Equation(s):
// \vga_ins|LTM_ins|Equal0~3_combout  = (\vga_ins|LTM_ins|Equal0~0_combout  & (\vga_ins|LTM_ins|Equal0~2_combout  & \vga_ins|LTM_ins|Equal0~1_combout ))

	.dataa(\vga_ins|LTM_ins|Equal0~0_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|Equal0~2_combout ),
	.datad(\vga_ins|LTM_ins|Equal0~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal0~3 .lut_mask = 16'hA000;
defparam \vga_ins|LTM_ins|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N5
dffeas \vga_ins|LTM_ins|v_cnt[1] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[1] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N6
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~4 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~4_combout  = (\vga_ins|LTM_ins|v_cnt [2] & (\vga_ins|LTM_ins|Add0~3  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [2] & (!\vga_ins|LTM_ins|Add0~3  & VCC))
// \vga_ins|LTM_ins|Add0~5  = CARRY((\vga_ins|LTM_ins|v_cnt [2] & !\vga_ins|LTM_ins|Add0~3 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~3 ),
	.combout(\vga_ins|LTM_ins|Add0~4_combout ),
	.cout(\vga_ins|LTM_ins|Add0~5 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~4 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~2 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~2_combout  = (\vga_ins|LTM_ins|Add0~4_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(\vga_ins|LTM_ins|Add0~4_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~2 .lut_mask = 16'h0AAA;
defparam \vga_ins|LTM_ins|v_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N29
dffeas \vga_ins|LTM_ins|v_cnt[2] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~2_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[2] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~6 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~6_combout  = (\vga_ins|LTM_ins|v_cnt [3] & (!\vga_ins|LTM_ins|Add0~5 )) # (!\vga_ins|LTM_ins|v_cnt [3] & ((\vga_ins|LTM_ins|Add0~5 ) # (GND)))
// \vga_ins|LTM_ins|Add0~7  = CARRY((!\vga_ins|LTM_ins|Add0~5 ) # (!\vga_ins|LTM_ins|v_cnt [3]))

	.dataa(\vga_ins|LTM_ins|v_cnt [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~5 ),
	.combout(\vga_ins|LTM_ins|Add0~6_combout ),
	.cout(\vga_ins|LTM_ins|Add0~7 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~6 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N10
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~8 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~8_combout  = (\vga_ins|LTM_ins|v_cnt [4] & (\vga_ins|LTM_ins|Add0~7  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [4] & (!\vga_ins|LTM_ins|Add0~7  & VCC))
// \vga_ins|LTM_ins|Add0~9  = CARRY((\vga_ins|LTM_ins|v_cnt [4] & !\vga_ins|LTM_ins|Add0~7 ))

	.dataa(\vga_ins|LTM_ins|v_cnt [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~7 ),
	.combout(\vga_ins|LTM_ins|Add0~8_combout ),
	.cout(\vga_ins|LTM_ins|Add0~9 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~8 .lut_mask = 16'hA50A;
defparam \vga_ins|LTM_ins|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N11
dffeas \vga_ins|LTM_ins|v_cnt[4] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[4] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N12
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~10 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~10_combout  = (\vga_ins|LTM_ins|v_cnt [5] & (!\vga_ins|LTM_ins|Add0~9 )) # (!\vga_ins|LTM_ins|v_cnt [5] & ((\vga_ins|LTM_ins|Add0~9 ) # (GND)))
// \vga_ins|LTM_ins|Add0~11  = CARRY((!\vga_ins|LTM_ins|Add0~9 ) # (!\vga_ins|LTM_ins|v_cnt [5]))

	.dataa(\vga_ins|LTM_ins|v_cnt [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~9 ),
	.combout(\vga_ins|LTM_ins|Add0~10_combout ),
	.cout(\vga_ins|LTM_ins|Add0~11 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~10 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N13
dffeas \vga_ins|LTM_ins|v_cnt[5] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[5] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N14
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~12 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~12_combout  = (\vga_ins|LTM_ins|v_cnt [6] & (\vga_ins|LTM_ins|Add0~11  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [6] & (!\vga_ins|LTM_ins|Add0~11  & VCC))
// \vga_ins|LTM_ins|Add0~13  = CARRY((\vga_ins|LTM_ins|v_cnt [6] & !\vga_ins|LTM_ins|Add0~11 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~11 ),
	.combout(\vga_ins|LTM_ins|Add0~12_combout ),
	.cout(\vga_ins|LTM_ins|Add0~13 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~12 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N15
dffeas \vga_ins|LTM_ins|v_cnt[6] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~12_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[6] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~14 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~14_combout  = (\vga_ins|LTM_ins|v_cnt [7] & (!\vga_ins|LTM_ins|Add0~13 )) # (!\vga_ins|LTM_ins|v_cnt [7] & ((\vga_ins|LTM_ins|Add0~13 ) # (GND)))
// \vga_ins|LTM_ins|Add0~15  = CARRY((!\vga_ins|LTM_ins|Add0~13 ) # (!\vga_ins|LTM_ins|v_cnt [7]))

	.dataa(\vga_ins|LTM_ins|v_cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~13 ),
	.combout(\vga_ins|LTM_ins|Add0~14_combout ),
	.cout(\vga_ins|LTM_ins|Add0~15 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~14 .lut_mask = 16'h5A5F;
defparam \vga_ins|LTM_ins|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N17
dffeas \vga_ins|LTM_ins|v_cnt[7] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[7] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~16 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~16_combout  = (\vga_ins|LTM_ins|v_cnt [8] & (\vga_ins|LTM_ins|Add0~15  $ (GND))) # (!\vga_ins|LTM_ins|v_cnt [8] & (!\vga_ins|LTM_ins|Add0~15  & VCC))
// \vga_ins|LTM_ins|Add0~17  = CARRY((\vga_ins|LTM_ins|v_cnt [8] & !\vga_ins|LTM_ins|Add0~15 ))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|v_cnt [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LTM_ins|Add0~15 ),
	.combout(\vga_ins|LTM_ins|Add0~16_combout ),
	.cout(\vga_ins|LTM_ins|Add0~17 ));
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~16 .lut_mask = 16'hC30C;
defparam \vga_ins|LTM_ins|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X38_Y27_N19
dffeas \vga_ins|LTM_ins|v_cnt[8] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[8] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N30
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~0_combout  = (!\vga_ins|LTM_ins|v_cnt [7] & (!\vga_ins|LTM_ins|v_cnt [6] & !\vga_ins|LTM_ins|v_cnt [8]))

	.dataa(\vga_ins|LTM_ins|v_cnt [7]),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|v_cnt [6]),
	.datad(\vga_ins|LTM_ins|v_cnt [8]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~0 .lut_mask = 16'h0005;
defparam \vga_ins|LTM_ins|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N18
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal1~0 (
// Equation(s):
// \vga_ins|LTM_ins|Equal1~0_combout  = (!\vga_ins|LTM_ins|v_cnt [5] & (\vga_ins|LTM_ins|LessThan5~0_combout  & (!\vga_ins|LTM_ins|v_cnt [1] & !\vga_ins|LTM_ins|v_cnt [4])))

	.dataa(\vga_ins|LTM_ins|v_cnt [5]),
	.datab(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.datac(\vga_ins|LTM_ins|v_cnt [1]),
	.datad(\vga_ins|LTM_ins|v_cnt [4]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal1~0 .lut_mask = 16'h0004;
defparam \vga_ins|LTM_ins|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N0
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~3 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~3_combout  = (\vga_ins|LTM_ins|Add0~0_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|Add0~0_combout ),
	.datac(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~3 .lut_mask = 16'h0CCC;
defparam \vga_ins|LTM_ins|v_cnt~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N1
dffeas \vga_ins|LTM_ins|v_cnt[0] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~3_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[0] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N20
cycloneive_lcell_comb \vga_ins|LTM_ins|Add0~18 (
// Equation(s):
// \vga_ins|LTM_ins|Add0~18_combout  = \vga_ins|LTM_ins|Add0~17  $ (\vga_ins|LTM_ins|v_cnt [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|v_cnt [9]),
	.cin(\vga_ins|LTM_ins|Add0~17 ),
	.combout(\vga_ins|LTM_ins|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Add0~18 .lut_mask = 16'h0FF0;
defparam \vga_ins|LTM_ins|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N24
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~0 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~0_combout  = (\vga_ins|LTM_ins|Add0~18_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|Add0~18_combout ),
	.datac(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~0 .lut_mask = 16'h0CCC;
defparam \vga_ins|LTM_ins|v_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N25
dffeas \vga_ins|LTM_ins|v_cnt[9] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~0_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[9] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|Equal1~1 (
// Equation(s):
// \vga_ins|LTM_ins|Equal1~1_combout  = (!\vga_ins|LTM_ins|v_cnt [0] & (\vga_ins|LTM_ins|v_cnt [2] & (\vga_ins|LTM_ins|v_cnt [3] & \vga_ins|LTM_ins|v_cnt [9])))

	.dataa(\vga_ins|LTM_ins|v_cnt [0]),
	.datab(\vga_ins|LTM_ins|v_cnt [2]),
	.datac(\vga_ins|LTM_ins|v_cnt [3]),
	.datad(\vga_ins|LTM_ins|v_cnt [9]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|Equal1~1 .lut_mask = 16'h4000;
defparam \vga_ins|LTM_ins|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|v_cnt~1 (
// Equation(s):
// \vga_ins|LTM_ins|v_cnt~1_combout  = (\vga_ins|LTM_ins|Add0~6_combout  & ((!\vga_ins|LTM_ins|Equal1~0_combout ) # (!\vga_ins|LTM_ins|Equal1~1_combout )))

	.dataa(\vga_ins|LTM_ins|Equal1~1_combout ),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|Add0~6_combout ),
	.datad(\vga_ins|LTM_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|v_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt~1 .lut_mask = 16'h50F0;
defparam \vga_ins|LTM_ins|v_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y27_N27
dffeas \vga_ins|LTM_ins|v_cnt[3] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|v_cnt~1_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|LTM_ins|Equal0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|v_cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|v_cnt[3] .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|v_cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N20
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan1~0 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan1~0_combout  = (\vga_ins|LTM_ins|v_cnt [3]) # ((\vga_ins|LTM_ins|v_cnt [9]) # ((\vga_ins|LTM_ins|v_cnt [2]) # (!\vga_ins|LTM_ins|Equal1~0_combout )))

	.dataa(\vga_ins|LTM_ins|v_cnt [3]),
	.datab(\vga_ins|LTM_ins|v_cnt [9]),
	.datac(\vga_ins|LTM_ins|Equal1~0_combout ),
	.datad(\vga_ins|LTM_ins|v_cnt [2]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan1~0 .lut_mask = 16'hFFEF;
defparam \vga_ins|LTM_ins|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N21
dffeas \vga_ins|LTM_ins|VS (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|LessThan1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|VS .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|VS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \vga_ins|oVS~feeder (
// Equation(s):
// \vga_ins|oVS~feeder_combout  = \vga_ins|LTM_ins|VS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|LTM_ins|VS~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|oVS~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|oVS~feeder .lut_mask = 16'hF0F0;
defparam \vga_ins|oVS~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N5
dffeas \vga_ins|oVS (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|oVS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oVS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oVS .is_wysiwyg = "true";
defparam \vga_ins|oVS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N30
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~1 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~1_combout  = (\vga_ins|LTM_ins|h_cnt [4]) # ((\vga_ins|LTM_ins|h_cnt [5]) # (\vga_ins|LTM_ins|h_cnt [6]))

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|h_cnt [4]),
	.datac(\vga_ins|LTM_ins|h_cnt [5]),
	.datad(\vga_ins|LTM_ins|h_cnt [6]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~1 .lut_mask = 16'hFFFC;
defparam \vga_ins|LTM_ins|cDEN~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N12
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~2 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~2_combout  = (\vga_ins|LTM_ins|h_cnt [8] & (((!\vga_ins|LTM_ins|cDEN~1_combout  & !\vga_ins|LTM_ins|h_cnt [7])) # (!\vga_ins|LTM_ins|h_cnt [9]))) # (!\vga_ins|LTM_ins|h_cnt [8] & ((\vga_ins|LTM_ins|h_cnt [9]) # 
// ((\vga_ins|LTM_ins|cDEN~1_combout  & \vga_ins|LTM_ins|h_cnt [7]))))

	.dataa(\vga_ins|LTM_ins|cDEN~1_combout ),
	.datab(\vga_ins|LTM_ins|h_cnt [8]),
	.datac(\vga_ins|LTM_ins|h_cnt [7]),
	.datad(\vga_ins|LTM_ins|h_cnt [9]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~2 .lut_mask = 16'h37EC;
defparam \vga_ins|LTM_ins|cDEN~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N16
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~0 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~0_combout  = ((!\vga_ins|LTM_ins|v_cnt [3] & (\vga_ins|LTM_ins|Equal1~0_combout  & !\vga_ins|LTM_ins|v_cnt [2]))) # (!\vga_ins|LTM_ins|v_cnt [9])

	.dataa(\vga_ins|LTM_ins|v_cnt [3]),
	.datab(\vga_ins|LTM_ins|v_cnt [9]),
	.datac(\vga_ins|LTM_ins|Equal1~0_combout ),
	.datad(\vga_ins|LTM_ins|v_cnt [2]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~0 .lut_mask = 16'h3373;
defparam \vga_ins|LTM_ins|cDEN~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N26
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~1 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~1_combout  = (!\vga_ins|LTM_ins|v_cnt [3] & (!\vga_ins|LTM_ins|v_cnt [2] & (!\vga_ins|LTM_ins|v_cnt [1] & !\vga_ins|LTM_ins|v_cnt [4])))

	.dataa(\vga_ins|LTM_ins|v_cnt [3]),
	.datab(\vga_ins|LTM_ins|v_cnt [2]),
	.datac(\vga_ins|LTM_ins|v_cnt [1]),
	.datad(\vga_ins|LTM_ins|v_cnt [4]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~1 .lut_mask = 16'h0001;
defparam \vga_ins|LTM_ins|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N8
cycloneive_lcell_comb \vga_ins|LTM_ins|LessThan5~2 (
// Equation(s):
// \vga_ins|LTM_ins|LessThan5~2_combout  = (\vga_ins|LTM_ins|LessThan5~0_combout  & (!\vga_ins|LTM_ins|v_cnt [9] & ((\vga_ins|LTM_ins|LessThan5~1_combout ) # (!\vga_ins|LTM_ins|v_cnt [5]))))

	.dataa(\vga_ins|LTM_ins|v_cnt [5]),
	.datab(\vga_ins|LTM_ins|LessThan5~0_combout ),
	.datac(\vga_ins|LTM_ins|LessThan5~1_combout ),
	.datad(\vga_ins|LTM_ins|v_cnt [9]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|LessThan5~2 .lut_mask = 16'h00C4;
defparam \vga_ins|LTM_ins|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N22
cycloneive_lcell_comb \vga_ins|LTM_ins|cDEN~3 (
// Equation(s):
// \vga_ins|LTM_ins|cDEN~3_combout  = (\vga_ins|LTM_ins|cDEN~2_combout  & (\vga_ins|LTM_ins|cDEN~0_combout  & (!\vga_ins|LTM_ins|LessThan5~2_combout  & !\vga_ins|LTM_ins|h_cnt [10])))

	.dataa(\vga_ins|LTM_ins|cDEN~2_combout ),
	.datab(\vga_ins|LTM_ins|cDEN~0_combout ),
	.datac(\vga_ins|LTM_ins|LessThan5~2_combout ),
	.datad(\vga_ins|LTM_ins|h_cnt [10]),
	.cin(gnd),
	.combout(\vga_ins|LTM_ins|cDEN~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LTM_ins|cDEN~3 .lut_mask = 16'h0008;
defparam \vga_ins|LTM_ins|cDEN~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y27_N23
dffeas \vga_ins|LTM_ins|blank_n (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|LTM_ins|cDEN~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|LTM_ins|blank_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|LTM_ins|blank_n .is_wysiwyg = "true";
defparam \vga_ins|LTM_ins|blank_n .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y72_N0
cycloneive_lcell_comb \vga_ins|oBLANK_n~feeder (
// Equation(s):
// \vga_ins|oBLANK_n~feeder_combout  = \vga_ins|LTM_ins|blank_n~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|LTM_ins|blank_n~q ),
	.cin(gnd),
	.combout(\vga_ins|oBLANK_n~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|oBLANK_n~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|oBLANK_n~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y72_N1
dffeas \vga_ins|oBLANK_n (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|oBLANK_n~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|oBLANK_n~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|oBLANK_n .is_wysiwyg = "true";
defparam \vga_ins|oBLANK_n .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y13_N8
cycloneive_io_ibuf \right_switch~input (
	.i(right_switch),
	.ibar(gnd),
	.o(\right_switch~input_o ));
// synopsys translate_off
defparam \right_switch~input .bus_hold = "false";
defparam \right_switch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \vga_ins|Add7~0 (
// Equation(s):
// \vga_ins|Add7~0_combout  = \vga_ins|o_x [0] $ (VCC)
// \vga_ins|Add7~1  = CARRY(\vga_ins|o_x [0])

	.dataa(gnd),
	.datab(\vga_ins|o_x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Add7~0_combout ),
	.cout(\vga_ins|Add7~1 ));
// synopsys translate_off
defparam \vga_ins|Add7~0 .lut_mask = 16'h33CC;
defparam \vga_ins|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \vga_ins|o_x~4 (
// Equation(s):
// \vga_ins|o_x~4_combout  = (\right_switch~input_o  & \vga_ins|Add7~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\right_switch~input_o ),
	.datad(\vga_ins|Add7~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|o_x~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|o_x~4 .lut_mask = 16'hF000;
defparam \vga_ins|o_x~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \vga_ins|Equal3~0 (
// Equation(s):
// \vga_ins|Equal3~0_combout  = (\vga_ins|o_x [8] & (!\vga_ins|o_x [5] & (\vga_ins|o_x [6] & !\vga_ins|o_x [4])))

	.dataa(\vga_ins|o_x [8]),
	.datab(\vga_ins|o_x [5]),
	.datac(\vga_ins|o_x [6]),
	.datad(\vga_ins|o_x [4]),
	.cin(gnd),
	.combout(\vga_ins|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Equal3~0 .lut_mask = 16'h0020;
defparam \vga_ins|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \vga_ins|Equal3~1 (
// Equation(s):
// \vga_ins|Equal3~1_combout  = (!\vga_ins|o_x [3] & (!\vga_ins|o_x [2] & (!\vga_ins|o_x [0] & !\vga_ins|o_x [1])))

	.dataa(\vga_ins|o_x [3]),
	.datab(\vga_ins|o_x [2]),
	.datac(\vga_ins|o_x [0]),
	.datad(\vga_ins|o_x [1]),
	.cin(gnd),
	.combout(\vga_ins|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Equal3~1 .lut_mask = 16'h0001;
defparam \vga_ins|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \vga_ins|Equal3~2 (
// Equation(s):
// \vga_ins|Equal3~2_combout  = (\vga_ins|Equal3~0_combout  & \vga_ins|Equal3~1_combout )

	.dataa(\vga_ins|Equal3~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Equal3~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Equal3~2 .lut_mask = 16'hAA00;
defparam \vga_ins|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \vga_ins|Add7~20 (
// Equation(s):
// \vga_ins|Add7~20_combout  = (!\right_switch~input_o  & ((\vga_ins|o_x [7]) # ((\vga_ins|o_x [9]) # (!\vga_ins|Equal3~2_combout ))))

	.dataa(\vga_ins|o_x [7]),
	.datab(\vga_ins|o_x [9]),
	.datac(\right_switch~input_o ),
	.datad(\vga_ins|Equal3~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add7~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add7~20 .lut_mask = 16'h0E0F;
defparam \vga_ins|Add7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \vga_ins|o_x[5]~0 (
// Equation(s):
// \vga_ins|o_x[5]~0_combout  = (\vga_ins|o_x [9] & (\vga_ins|Equal3~2_combout  & (\right_switch~input_o  & \vga_ins|o_x [7])))

	.dataa(\vga_ins|o_x [9]),
	.datab(\vga_ins|Equal3~2_combout ),
	.datac(\right_switch~input_o ),
	.datad(\vga_ins|o_x [7]),
	.cin(gnd),
	.combout(\vga_ins|o_x[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|o_x[5]~0 .lut_mask = 16'h8000;
defparam \vga_ins|o_x[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \vga_ins|Add6~0 (
// Equation(s):
// \vga_ins|Add6~0_combout  = \vga_ins|o_x [0] $ (VCC)
// \vga_ins|Add6~1  = CARRY(\vga_ins|o_x [0])

	.dataa(\vga_ins|o_x [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Add6~0_combout ),
	.cout(\vga_ins|Add6~1 ));
// synopsys translate_off
defparam \vga_ins|Add6~0 .lut_mask = 16'h55AA;
defparam \vga_ins|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \vga_ins|o_x~5 (
// Equation(s):
// \vga_ins|o_x~5_combout  = (!\vga_ins|o_x[5]~0_combout  & ((\vga_ins|o_x~4_combout ) # ((\vga_ins|Add7~20_combout  & \vga_ins|Add6~0_combout ))))

	.dataa(\vga_ins|o_x~4_combout ),
	.datab(\vga_ins|Add7~20_combout ),
	.datac(\vga_ins|o_x[5]~0_combout ),
	.datad(\vga_ins|Add6~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|o_x~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|o_x~5 .lut_mask = 16'h0E0A;
defparam \vga_ins|o_x~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \left_switch~input (
	.i(left_switch),
	.ibar(gnd),
	.o(\left_switch~input_o ));
// synopsys translate_off
defparam \left_switch~input .bus_hold = "false";
defparam \left_switch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X100_Y20_N4
cycloneive_lcell_comb \vga_ins|prescaler[0]~45 (
// Equation(s):
// \vga_ins|prescaler[0]~45_combout  = !\vga_ins|prescaler [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|prescaler [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|prescaler[0]~45_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|prescaler[0]~45 .lut_mask = 16'h0F0F;
defparam \vga_ins|prescaler[0]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X100_Y20_N5
dffeas \vga_ins|prescaler[0] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|prescaler[0]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|prescaler [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|prescaler[0] .is_wysiwyg = "true";
defparam \vga_ins|prescaler[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N2
cycloneive_lcell_comb \vga_ins|prescaler[1]~15 (
// Equation(s):
// \vga_ins|prescaler[1]~15_combout  = (\vga_ins|prescaler [0] & (\vga_ins|prescaler [1] $ (VCC))) # (!\vga_ins|prescaler [0] & (\vga_ins|prescaler [1] & VCC))
// \vga_ins|prescaler[1]~16  = CARRY((\vga_ins|prescaler [0] & \vga_ins|prescaler [1]))

	.dataa(\vga_ins|prescaler [0]),
	.datab(\vga_ins|prescaler [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|prescaler[1]~15_combout ),
	.cout(\vga_ins|prescaler[1]~16 ));
// synopsys translate_off
defparam \vga_ins|prescaler[1]~15 .lut_mask = 16'h6688;
defparam \vga_ins|prescaler[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X99_Y20_N3
dffeas \vga_ins|prescaler[1] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|prescaler[1]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|prescaler [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|prescaler[1] .is_wysiwyg = "true";
defparam \vga_ins|prescaler[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N4
cycloneive_lcell_comb \vga_ins|prescaler[2]~17 (
// Equation(s):
// \vga_ins|prescaler[2]~17_combout  = (\vga_ins|prescaler [2] & (!\vga_ins|prescaler[1]~16 )) # (!\vga_ins|prescaler [2] & ((\vga_ins|prescaler[1]~16 ) # (GND)))
// \vga_ins|prescaler[2]~18  = CARRY((!\vga_ins|prescaler[1]~16 ) # (!\vga_ins|prescaler [2]))

	.dataa(gnd),
	.datab(\vga_ins|prescaler [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|prescaler[1]~16 ),
	.combout(\vga_ins|prescaler[2]~17_combout ),
	.cout(\vga_ins|prescaler[2]~18 ));
// synopsys translate_off
defparam \vga_ins|prescaler[2]~17 .lut_mask = 16'h3C3F;
defparam \vga_ins|prescaler[2]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y20_N5
dffeas \vga_ins|prescaler[2] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|prescaler[2]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|prescaler [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|prescaler[2] .is_wysiwyg = "true";
defparam \vga_ins|prescaler[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N6
cycloneive_lcell_comb \vga_ins|prescaler[3]~19 (
// Equation(s):
// \vga_ins|prescaler[3]~19_combout  = (\vga_ins|prescaler [3] & (\vga_ins|prescaler[2]~18  $ (GND))) # (!\vga_ins|prescaler [3] & (!\vga_ins|prescaler[2]~18  & VCC))
// \vga_ins|prescaler[3]~20  = CARRY((\vga_ins|prescaler [3] & !\vga_ins|prescaler[2]~18 ))

	.dataa(\vga_ins|prescaler [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|prescaler[2]~18 ),
	.combout(\vga_ins|prescaler[3]~19_combout ),
	.cout(\vga_ins|prescaler[3]~20 ));
// synopsys translate_off
defparam \vga_ins|prescaler[3]~19 .lut_mask = 16'hA50A;
defparam \vga_ins|prescaler[3]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y20_N7
dffeas \vga_ins|prescaler[3] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|prescaler[3]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|prescaler [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|prescaler[3] .is_wysiwyg = "true";
defparam \vga_ins|prescaler[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N8
cycloneive_lcell_comb \vga_ins|prescaler[4]~21 (
// Equation(s):
// \vga_ins|prescaler[4]~21_combout  = (\vga_ins|prescaler [4] & (!\vga_ins|prescaler[3]~20 )) # (!\vga_ins|prescaler [4] & ((\vga_ins|prescaler[3]~20 ) # (GND)))
// \vga_ins|prescaler[4]~22  = CARRY((!\vga_ins|prescaler[3]~20 ) # (!\vga_ins|prescaler [4]))

	.dataa(gnd),
	.datab(\vga_ins|prescaler [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|prescaler[3]~20 ),
	.combout(\vga_ins|prescaler[4]~21_combout ),
	.cout(\vga_ins|prescaler[4]~22 ));
// synopsys translate_off
defparam \vga_ins|prescaler[4]~21 .lut_mask = 16'h3C3F;
defparam \vga_ins|prescaler[4]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y20_N9
dffeas \vga_ins|prescaler[4] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|prescaler[4]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|prescaler [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|prescaler[4] .is_wysiwyg = "true";
defparam \vga_ins|prescaler[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N10
cycloneive_lcell_comb \vga_ins|prescaler[5]~23 (
// Equation(s):
// \vga_ins|prescaler[5]~23_combout  = (\vga_ins|prescaler [5] & (\vga_ins|prescaler[4]~22  $ (GND))) # (!\vga_ins|prescaler [5] & (!\vga_ins|prescaler[4]~22  & VCC))
// \vga_ins|prescaler[5]~24  = CARRY((\vga_ins|prescaler [5] & !\vga_ins|prescaler[4]~22 ))

	.dataa(\vga_ins|prescaler [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|prescaler[4]~22 ),
	.combout(\vga_ins|prescaler[5]~23_combout ),
	.cout(\vga_ins|prescaler[5]~24 ));
// synopsys translate_off
defparam \vga_ins|prescaler[5]~23 .lut_mask = 16'hA50A;
defparam \vga_ins|prescaler[5]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y20_N11
dffeas \vga_ins|prescaler[5] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|prescaler[5]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|prescaler [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|prescaler[5] .is_wysiwyg = "true";
defparam \vga_ins|prescaler[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N12
cycloneive_lcell_comb \vga_ins|prescaler[6]~25 (
// Equation(s):
// \vga_ins|prescaler[6]~25_combout  = (\vga_ins|prescaler [6] & (!\vga_ins|prescaler[5]~24 )) # (!\vga_ins|prescaler [6] & ((\vga_ins|prescaler[5]~24 ) # (GND)))
// \vga_ins|prescaler[6]~26  = CARRY((!\vga_ins|prescaler[5]~24 ) # (!\vga_ins|prescaler [6]))

	.dataa(\vga_ins|prescaler [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|prescaler[5]~24 ),
	.combout(\vga_ins|prescaler[6]~25_combout ),
	.cout(\vga_ins|prescaler[6]~26 ));
// synopsys translate_off
defparam \vga_ins|prescaler[6]~25 .lut_mask = 16'h5A5F;
defparam \vga_ins|prescaler[6]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y20_N13
dffeas \vga_ins|prescaler[6] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|prescaler[6]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|prescaler [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|prescaler[6] .is_wysiwyg = "true";
defparam \vga_ins|prescaler[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N14
cycloneive_lcell_comb \vga_ins|prescaler[7]~27 (
// Equation(s):
// \vga_ins|prescaler[7]~27_combout  = (\vga_ins|prescaler [7] & (\vga_ins|prescaler[6]~26  $ (GND))) # (!\vga_ins|prescaler [7] & (!\vga_ins|prescaler[6]~26  & VCC))
// \vga_ins|prescaler[7]~28  = CARRY((\vga_ins|prescaler [7] & !\vga_ins|prescaler[6]~26 ))

	.dataa(gnd),
	.datab(\vga_ins|prescaler [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|prescaler[6]~26 ),
	.combout(\vga_ins|prescaler[7]~27_combout ),
	.cout(\vga_ins|prescaler[7]~28 ));
// synopsys translate_off
defparam \vga_ins|prescaler[7]~27 .lut_mask = 16'hC30C;
defparam \vga_ins|prescaler[7]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y20_N15
dffeas \vga_ins|prescaler[7] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|prescaler[7]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|prescaler [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|prescaler[7] .is_wysiwyg = "true";
defparam \vga_ins|prescaler[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N16
cycloneive_lcell_comb \vga_ins|prescaler[8]~29 (
// Equation(s):
// \vga_ins|prescaler[8]~29_combout  = (\vga_ins|prescaler [8] & (!\vga_ins|prescaler[7]~28 )) # (!\vga_ins|prescaler [8] & ((\vga_ins|prescaler[7]~28 ) # (GND)))
// \vga_ins|prescaler[8]~30  = CARRY((!\vga_ins|prescaler[7]~28 ) # (!\vga_ins|prescaler [8]))

	.dataa(gnd),
	.datab(\vga_ins|prescaler [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|prescaler[7]~28 ),
	.combout(\vga_ins|prescaler[8]~29_combout ),
	.cout(\vga_ins|prescaler[8]~30 ));
// synopsys translate_off
defparam \vga_ins|prescaler[8]~29 .lut_mask = 16'h3C3F;
defparam \vga_ins|prescaler[8]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y20_N17
dffeas \vga_ins|prescaler[8] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|prescaler[8]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|prescaler [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|prescaler[8] .is_wysiwyg = "true";
defparam \vga_ins|prescaler[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N18
cycloneive_lcell_comb \vga_ins|prescaler[9]~31 (
// Equation(s):
// \vga_ins|prescaler[9]~31_combout  = (\vga_ins|prescaler [9] & (\vga_ins|prescaler[8]~30  $ (GND))) # (!\vga_ins|prescaler [9] & (!\vga_ins|prescaler[8]~30  & VCC))
// \vga_ins|prescaler[9]~32  = CARRY((\vga_ins|prescaler [9] & !\vga_ins|prescaler[8]~30 ))

	.dataa(gnd),
	.datab(\vga_ins|prescaler [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|prescaler[8]~30 ),
	.combout(\vga_ins|prescaler[9]~31_combout ),
	.cout(\vga_ins|prescaler[9]~32 ));
// synopsys translate_off
defparam \vga_ins|prescaler[9]~31 .lut_mask = 16'hC30C;
defparam \vga_ins|prescaler[9]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y20_N19
dffeas \vga_ins|prescaler[9] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|prescaler[9]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|prescaler [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|prescaler[9] .is_wysiwyg = "true";
defparam \vga_ins|prescaler[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N20
cycloneive_lcell_comb \vga_ins|prescaler[10]~33 (
// Equation(s):
// \vga_ins|prescaler[10]~33_combout  = (\vga_ins|prescaler [10] & (!\vga_ins|prescaler[9]~32 )) # (!\vga_ins|prescaler [10] & ((\vga_ins|prescaler[9]~32 ) # (GND)))
// \vga_ins|prescaler[10]~34  = CARRY((!\vga_ins|prescaler[9]~32 ) # (!\vga_ins|prescaler [10]))

	.dataa(gnd),
	.datab(\vga_ins|prescaler [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|prescaler[9]~32 ),
	.combout(\vga_ins|prescaler[10]~33_combout ),
	.cout(\vga_ins|prescaler[10]~34 ));
// synopsys translate_off
defparam \vga_ins|prescaler[10]~33 .lut_mask = 16'h3C3F;
defparam \vga_ins|prescaler[10]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y20_N21
dffeas \vga_ins|prescaler[10] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|prescaler[10]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|prescaler [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|prescaler[10] .is_wysiwyg = "true";
defparam \vga_ins|prescaler[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N22
cycloneive_lcell_comb \vga_ins|prescaler[11]~35 (
// Equation(s):
// \vga_ins|prescaler[11]~35_combout  = (\vga_ins|prescaler [11] & (\vga_ins|prescaler[10]~34  $ (GND))) # (!\vga_ins|prescaler [11] & (!\vga_ins|prescaler[10]~34  & VCC))
// \vga_ins|prescaler[11]~36  = CARRY((\vga_ins|prescaler [11] & !\vga_ins|prescaler[10]~34 ))

	.dataa(\vga_ins|prescaler [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|prescaler[10]~34 ),
	.combout(\vga_ins|prescaler[11]~35_combout ),
	.cout(\vga_ins|prescaler[11]~36 ));
// synopsys translate_off
defparam \vga_ins|prescaler[11]~35 .lut_mask = 16'hA50A;
defparam \vga_ins|prescaler[11]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y20_N23
dffeas \vga_ins|prescaler[11] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|prescaler[11]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|prescaler [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|prescaler[11] .is_wysiwyg = "true";
defparam \vga_ins|prescaler[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N24
cycloneive_lcell_comb \vga_ins|prescaler[12]~37 (
// Equation(s):
// \vga_ins|prescaler[12]~37_combout  = (\vga_ins|prescaler [12] & (!\vga_ins|prescaler[11]~36 )) # (!\vga_ins|prescaler [12] & ((\vga_ins|prescaler[11]~36 ) # (GND)))
// \vga_ins|prescaler[12]~38  = CARRY((!\vga_ins|prescaler[11]~36 ) # (!\vga_ins|prescaler [12]))

	.dataa(gnd),
	.datab(\vga_ins|prescaler [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|prescaler[11]~36 ),
	.combout(\vga_ins|prescaler[12]~37_combout ),
	.cout(\vga_ins|prescaler[12]~38 ));
// synopsys translate_off
defparam \vga_ins|prescaler[12]~37 .lut_mask = 16'h3C3F;
defparam \vga_ins|prescaler[12]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y20_N25
dffeas \vga_ins|prescaler[12] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|prescaler[12]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|prescaler [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|prescaler[12] .is_wysiwyg = "true";
defparam \vga_ins|prescaler[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N26
cycloneive_lcell_comb \vga_ins|prescaler[13]~39 (
// Equation(s):
// \vga_ins|prescaler[13]~39_combout  = (\vga_ins|prescaler [13] & (\vga_ins|prescaler[12]~38  $ (GND))) # (!\vga_ins|prescaler [13] & (!\vga_ins|prescaler[12]~38  & VCC))
// \vga_ins|prescaler[13]~40  = CARRY((\vga_ins|prescaler [13] & !\vga_ins|prescaler[12]~38 ))

	.dataa(\vga_ins|prescaler [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|prescaler[12]~38 ),
	.combout(\vga_ins|prescaler[13]~39_combout ),
	.cout(\vga_ins|prescaler[13]~40 ));
// synopsys translate_off
defparam \vga_ins|prescaler[13]~39 .lut_mask = 16'hA50A;
defparam \vga_ins|prescaler[13]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y20_N27
dffeas \vga_ins|prescaler[13] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|prescaler[13]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|prescaler [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|prescaler[13] .is_wysiwyg = "true";
defparam \vga_ins|prescaler[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N28
cycloneive_lcell_comb \vga_ins|prescaler[14]~41 (
// Equation(s):
// \vga_ins|prescaler[14]~41_combout  = (\vga_ins|prescaler [14] & (!\vga_ins|prescaler[13]~40 )) # (!\vga_ins|prescaler [14] & ((\vga_ins|prescaler[13]~40 ) # (GND)))
// \vga_ins|prescaler[14]~42  = CARRY((!\vga_ins|prescaler[13]~40 ) # (!\vga_ins|prescaler [14]))

	.dataa(gnd),
	.datab(\vga_ins|prescaler [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|prescaler[13]~40 ),
	.combout(\vga_ins|prescaler[14]~41_combout ),
	.cout(\vga_ins|prescaler[14]~42 ));
// synopsys translate_off
defparam \vga_ins|prescaler[14]~41 .lut_mask = 16'h3C3F;
defparam \vga_ins|prescaler[14]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y20_N29
dffeas \vga_ins|prescaler[14] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|prescaler[14]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|prescaler [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|prescaler[14] .is_wysiwyg = "true";
defparam \vga_ins|prescaler[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N30
cycloneive_lcell_comb \vga_ins|prescaler[15]~43 (
// Equation(s):
// \vga_ins|prescaler[15]~43_combout  = \vga_ins|prescaler [15] $ (!\vga_ins|prescaler[14]~42 )

	.dataa(\vga_ins|prescaler [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|prescaler[14]~42 ),
	.combout(\vga_ins|prescaler[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|prescaler[15]~43 .lut_mask = 16'hA5A5;
defparam \vga_ins|prescaler[15]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X99_Y20_N31
dffeas \vga_ins|prescaler[15] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|prescaler[15]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|prescaler [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|prescaler[15] .is_wysiwyg = "true";
defparam \vga_ins|prescaler[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X100_Y20_N6
cycloneive_lcell_comb \vga_ins|Equal0~3 (
// Equation(s):
// \vga_ins|Equal0~3_combout  = (!\vga_ins|prescaler [12] & (!\vga_ins|prescaler [15] & (!\vga_ins|prescaler [13] & !\vga_ins|prescaler [14])))

	.dataa(\vga_ins|prescaler [12]),
	.datab(\vga_ins|prescaler [15]),
	.datac(\vga_ins|prescaler [13]),
	.datad(\vga_ins|prescaler [14]),
	.cin(gnd),
	.combout(\vga_ins|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Equal0~3 .lut_mask = 16'h0001;
defparam \vga_ins|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y20_N16
cycloneive_lcell_comb \vga_ins|Equal0~1 (
// Equation(s):
// \vga_ins|Equal0~1_combout  = (!\vga_ins|prescaler [6] & (!\vga_ins|prescaler [5] & (!\vga_ins|prescaler [7] & !\vga_ins|prescaler [4])))

	.dataa(\vga_ins|prescaler [6]),
	.datab(\vga_ins|prescaler [5]),
	.datac(\vga_ins|prescaler [7]),
	.datad(\vga_ins|prescaler [4]),
	.cin(gnd),
	.combout(\vga_ins|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Equal0~1 .lut_mask = 16'h0001;
defparam \vga_ins|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X99_Y20_N0
cycloneive_lcell_comb \vga_ins|Equal0~2 (
// Equation(s):
// \vga_ins|Equal0~2_combout  = (!\vga_ins|prescaler [10] & (!\vga_ins|prescaler [9] & (!\vga_ins|prescaler [11] & !\vga_ins|prescaler [8])))

	.dataa(\vga_ins|prescaler [10]),
	.datab(\vga_ins|prescaler [9]),
	.datac(\vga_ins|prescaler [11]),
	.datad(\vga_ins|prescaler [8]),
	.cin(gnd),
	.combout(\vga_ins|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Equal0~2 .lut_mask = 16'h0001;
defparam \vga_ins|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y20_N18
cycloneive_lcell_comb \vga_ins|Equal0~0 (
// Equation(s):
// \vga_ins|Equal0~0_combout  = (!\vga_ins|prescaler [1] & (!\vga_ins|prescaler [2] & (!\vga_ins|prescaler [0] & !\vga_ins|prescaler [3])))

	.dataa(\vga_ins|prescaler [1]),
	.datab(\vga_ins|prescaler [2]),
	.datac(\vga_ins|prescaler [0]),
	.datad(\vga_ins|prescaler [3]),
	.cin(gnd),
	.combout(\vga_ins|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Equal0~0 .lut_mask = 16'h0001;
defparam \vga_ins|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y20_N28
cycloneive_lcell_comb \vga_ins|Equal0~4 (
// Equation(s):
// \vga_ins|Equal0~4_combout  = (\vga_ins|Equal0~3_combout  & (\vga_ins|Equal0~1_combout  & (\vga_ins|Equal0~2_combout  & \vga_ins|Equal0~0_combout )))

	.dataa(\vga_ins|Equal0~3_combout ),
	.datab(\vga_ins|Equal0~1_combout ),
	.datac(\vga_ins|Equal0~2_combout ),
	.datad(\vga_ins|Equal0~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Equal0~4 .lut_mask = 16'h8000;
defparam \vga_ins|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X100_Y20_N12
cycloneive_lcell_comb \vga_ins|o_x[9]~2 (
// Equation(s):
// \vga_ins|o_x[9]~2_combout  = (\vga_ins|Equal0~4_combout  & ((\right_switch~input_o ) # (\left_switch~input_o )))

	.dataa(gnd),
	.datab(\right_switch~input_o ),
	.datac(\left_switch~input_o ),
	.datad(\vga_ins|Equal0~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|o_x[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|o_x[9]~2 .lut_mask = 16'hFC00;
defparam \vga_ins|o_x[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N3
dffeas \vga_ins|o_x[0] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|o_x~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|o_x[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|o_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|o_x[0] .is_wysiwyg = "true";
defparam \vga_ins|o_x[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \vga_ins|Add7~2 (
// Equation(s):
// \vga_ins|Add7~2_combout  = (\vga_ins|o_x [1] & (!\vga_ins|Add7~1 )) # (!\vga_ins|o_x [1] & ((\vga_ins|Add7~1 ) # (GND)))
// \vga_ins|Add7~3  = CARRY((!\vga_ins|Add7~1 ) # (!\vga_ins|o_x [1]))

	.dataa(gnd),
	.datab(\vga_ins|o_x [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add7~1 ),
	.combout(\vga_ins|Add7~2_combout ),
	.cout(\vga_ins|Add7~3 ));
// synopsys translate_off
defparam \vga_ins|Add7~2 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \vga_ins|Add6~2 (
// Equation(s):
// \vga_ins|Add6~2_combout  = (\vga_ins|o_x [1] & (\vga_ins|Add6~1  & VCC)) # (!\vga_ins|o_x [1] & (!\vga_ins|Add6~1 ))
// \vga_ins|Add6~3  = CARRY((!\vga_ins|o_x [1] & !\vga_ins|Add6~1 ))

	.dataa(\vga_ins|o_x [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~1 ),
	.combout(\vga_ins|Add6~2_combout ),
	.cout(\vga_ins|Add6~3 ));
// synopsys translate_off
defparam \vga_ins|Add6~2 .lut_mask = 16'hA505;
defparam \vga_ins|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \vga_ins|Add7~26 (
// Equation(s):
// \vga_ins|Add7~26_combout  = (\vga_ins|Add7~2_combout  & ((\right_switch~input_o ) # ((\vga_ins|Add6~2_combout  & \vga_ins|Add7~20_combout )))) # (!\vga_ins|Add7~2_combout  & (\vga_ins|Add6~2_combout  & ((\vga_ins|Add7~20_combout ))))

	.dataa(\vga_ins|Add7~2_combout ),
	.datab(\vga_ins|Add6~2_combout ),
	.datac(\right_switch~input_o ),
	.datad(\vga_ins|Add7~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add7~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add7~26 .lut_mask = 16'hECA0;
defparam \vga_ins|Add7~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N31
dffeas \vga_ins|o_x[1] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add7~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|o_x[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|o_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|o_x[1] .is_wysiwyg = "true";
defparam \vga_ins|o_x[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \vga_ins|Add7~4 (
// Equation(s):
// \vga_ins|Add7~4_combout  = (\vga_ins|o_x [2] & (\vga_ins|Add7~3  $ (GND))) # (!\vga_ins|o_x [2] & (!\vga_ins|Add7~3  & VCC))
// \vga_ins|Add7~5  = CARRY((\vga_ins|o_x [2] & !\vga_ins|Add7~3 ))

	.dataa(gnd),
	.datab(\vga_ins|o_x [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add7~3 ),
	.combout(\vga_ins|Add7~4_combout ),
	.cout(\vga_ins|Add7~5 ));
// synopsys translate_off
defparam \vga_ins|Add7~4 .lut_mask = 16'hC30C;
defparam \vga_ins|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \vga_ins|Add6~4 (
// Equation(s):
// \vga_ins|Add6~4_combout  = (\vga_ins|o_x [2] & ((GND) # (!\vga_ins|Add6~3 ))) # (!\vga_ins|o_x [2] & (\vga_ins|Add6~3  $ (GND)))
// \vga_ins|Add6~5  = CARRY((\vga_ins|o_x [2]) # (!\vga_ins|Add6~3 ))

	.dataa(gnd),
	.datab(\vga_ins|o_x [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~3 ),
	.combout(\vga_ins|Add6~4_combout ),
	.cout(\vga_ins|Add6~5 ));
// synopsys translate_off
defparam \vga_ins|Add6~4 .lut_mask = 16'h3CCF;
defparam \vga_ins|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \vga_ins|Add7~27 (
// Equation(s):
// \vga_ins|Add7~27_combout  = (\vga_ins|Add7~4_combout  & ((\right_switch~input_o ) # ((\vga_ins|Add6~4_combout  & \vga_ins|Add7~20_combout )))) # (!\vga_ins|Add7~4_combout  & (((\vga_ins|Add6~4_combout  & \vga_ins|Add7~20_combout ))))

	.dataa(\vga_ins|Add7~4_combout ),
	.datab(\right_switch~input_o ),
	.datac(\vga_ins|Add6~4_combout ),
	.datad(\vga_ins|Add7~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add7~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add7~27 .lut_mask = 16'hF888;
defparam \vga_ins|Add7~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N1
dffeas \vga_ins|o_x[2] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add7~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|o_x[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|o_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|o_x[2] .is_wysiwyg = "true";
defparam \vga_ins|o_x[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \vga_ins|Add7~6 (
// Equation(s):
// \vga_ins|Add7~6_combout  = (\vga_ins|o_x [3] & (!\vga_ins|Add7~5 )) # (!\vga_ins|o_x [3] & ((\vga_ins|Add7~5 ) # (GND)))
// \vga_ins|Add7~7  = CARRY((!\vga_ins|Add7~5 ) # (!\vga_ins|o_x [3]))

	.dataa(\vga_ins|o_x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add7~5 ),
	.combout(\vga_ins|Add7~6_combout ),
	.cout(\vga_ins|Add7~7 ));
// synopsys translate_off
defparam \vga_ins|Add7~6 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \vga_ins|Add6~6 (
// Equation(s):
// \vga_ins|Add6~6_combout  = (\vga_ins|o_x [3] & (\vga_ins|Add6~5  & VCC)) # (!\vga_ins|o_x [3] & (!\vga_ins|Add6~5 ))
// \vga_ins|Add6~7  = CARRY((!\vga_ins|o_x [3] & !\vga_ins|Add6~5 ))

	.dataa(gnd),
	.datab(\vga_ins|o_x [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~5 ),
	.combout(\vga_ins|Add6~6_combout ),
	.cout(\vga_ins|Add6~7 ));
// synopsys translate_off
defparam \vga_ins|Add6~6 .lut_mask = 16'hC303;
defparam \vga_ins|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \vga_ins|Add7~25 (
// Equation(s):
// \vga_ins|Add7~25_combout  = (\vga_ins|Add7~6_combout  & ((\right_switch~input_o ) # ((\vga_ins|Add6~6_combout  & \vga_ins|Add7~20_combout )))) # (!\vga_ins|Add7~6_combout  & (\vga_ins|Add6~6_combout  & ((\vga_ins|Add7~20_combout ))))

	.dataa(\vga_ins|Add7~6_combout ),
	.datab(\vga_ins|Add6~6_combout ),
	.datac(\right_switch~input_o ),
	.datad(\vga_ins|Add7~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add7~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add7~25 .lut_mask = 16'hECA0;
defparam \vga_ins|Add7~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N29
dffeas \vga_ins|o_x[3] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add7~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|o_x[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|o_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|o_x[3] .is_wysiwyg = "true";
defparam \vga_ins|o_x[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \vga_ins|Add6~8 (
// Equation(s):
// \vga_ins|Add6~8_combout  = (\vga_ins|o_x [4] & ((GND) # (!\vga_ins|Add6~7 ))) # (!\vga_ins|o_x [4] & (\vga_ins|Add6~7  $ (GND)))
// \vga_ins|Add6~9  = CARRY((\vga_ins|o_x [4]) # (!\vga_ins|Add6~7 ))

	.dataa(\vga_ins|o_x [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~7 ),
	.combout(\vga_ins|Add6~8_combout ),
	.cout(\vga_ins|Add6~9 ));
// synopsys translate_off
defparam \vga_ins|Add6~8 .lut_mask = 16'h5AAF;
defparam \vga_ins|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \vga_ins|Add7~8 (
// Equation(s):
// \vga_ins|Add7~8_combout  = (\vga_ins|o_x [4] & (\vga_ins|Add7~7  $ (GND))) # (!\vga_ins|o_x [4] & (!\vga_ins|Add7~7  & VCC))
// \vga_ins|Add7~9  = CARRY((\vga_ins|o_x [4] & !\vga_ins|Add7~7 ))

	.dataa(\vga_ins|o_x [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add7~7 ),
	.combout(\vga_ins|Add7~8_combout ),
	.cout(\vga_ins|Add7~9 ));
// synopsys translate_off
defparam \vga_ins|Add7~8 .lut_mask = 16'hA50A;
defparam \vga_ins|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \vga_ins|Add7~24 (
// Equation(s):
// \vga_ins|Add7~24_combout  = (\vga_ins|Add6~8_combout  & ((\vga_ins|Add7~20_combout ) # ((\right_switch~input_o  & \vga_ins|Add7~8_combout )))) # (!\vga_ins|Add6~8_combout  & (\right_switch~input_o  & (\vga_ins|Add7~8_combout )))

	.dataa(\vga_ins|Add6~8_combout ),
	.datab(\right_switch~input_o ),
	.datac(\vga_ins|Add7~8_combout ),
	.datad(\vga_ins|Add7~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add7~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add7~24 .lut_mask = 16'hEAC0;
defparam \vga_ins|Add7~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N27
dffeas \vga_ins|o_x[4] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add7~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|o_x[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|o_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|o_x[4] .is_wysiwyg = "true";
defparam \vga_ins|o_x[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \vga_ins|Add6~10 (
// Equation(s):
// \vga_ins|Add6~10_combout  = (\vga_ins|o_x [5] & (\vga_ins|Add6~9  & VCC)) # (!\vga_ins|o_x [5] & (!\vga_ins|Add6~9 ))
// \vga_ins|Add6~11  = CARRY((!\vga_ins|o_x [5] & !\vga_ins|Add6~9 ))

	.dataa(gnd),
	.datab(\vga_ins|o_x [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~9 ),
	.combout(\vga_ins|Add6~10_combout ),
	.cout(\vga_ins|Add6~11 ));
// synopsys translate_off
defparam \vga_ins|Add6~10 .lut_mask = 16'hC303;
defparam \vga_ins|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \vga_ins|Add7~10 (
// Equation(s):
// \vga_ins|Add7~10_combout  = (\vga_ins|o_x [5] & (!\vga_ins|Add7~9 )) # (!\vga_ins|o_x [5] & ((\vga_ins|Add7~9 ) # (GND)))
// \vga_ins|Add7~11  = CARRY((!\vga_ins|Add7~9 ) # (!\vga_ins|o_x [5]))

	.dataa(gnd),
	.datab(\vga_ins|o_x [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add7~9 ),
	.combout(\vga_ins|Add7~10_combout ),
	.cout(\vga_ins|Add7~11 ));
// synopsys translate_off
defparam \vga_ins|Add7~10 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \vga_ins|Add7~23 (
// Equation(s):
// \vga_ins|Add7~23_combout  = (\vga_ins|Add6~10_combout  & ((\vga_ins|Add7~20_combout ) # ((\vga_ins|Add7~10_combout  & \right_switch~input_o )))) # (!\vga_ins|Add6~10_combout  & (\vga_ins|Add7~10_combout  & (\right_switch~input_o )))

	.dataa(\vga_ins|Add6~10_combout ),
	.datab(\vga_ins|Add7~10_combout ),
	.datac(\right_switch~input_o ),
	.datad(\vga_ins|Add7~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add7~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add7~23 .lut_mask = 16'hEAC0;
defparam \vga_ins|Add7~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N25
dffeas \vga_ins|o_x[5] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add7~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|o_x[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|o_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|o_x[5] .is_wysiwyg = "true";
defparam \vga_ins|o_x[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \vga_ins|Add6~12 (
// Equation(s):
// \vga_ins|Add6~12_combout  = (\vga_ins|o_x [6] & (\vga_ins|Add6~11  $ (GND))) # (!\vga_ins|o_x [6] & ((GND) # (!\vga_ins|Add6~11 )))
// \vga_ins|Add6~13  = CARRY((!\vga_ins|Add6~11 ) # (!\vga_ins|o_x [6]))

	.dataa(\vga_ins|o_x [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~11 ),
	.combout(\vga_ins|Add6~12_combout ),
	.cout(\vga_ins|Add6~13 ));
// synopsys translate_off
defparam \vga_ins|Add6~12 .lut_mask = 16'hA55F;
defparam \vga_ins|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \vga_ins|Add7~12 (
// Equation(s):
// \vga_ins|Add7~12_combout  = (\vga_ins|o_x [6] & (!\vga_ins|Add7~11  & VCC)) # (!\vga_ins|o_x [6] & (\vga_ins|Add7~11  $ (GND)))
// \vga_ins|Add7~13  = CARRY((!\vga_ins|o_x [6] & !\vga_ins|Add7~11 ))

	.dataa(gnd),
	.datab(\vga_ins|o_x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add7~11 ),
	.combout(\vga_ins|Add7~12_combout ),
	.cout(\vga_ins|Add7~13 ));
// synopsys translate_off
defparam \vga_ins|Add7~12 .lut_mask = 16'h3C03;
defparam \vga_ins|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \vga_ins|Add7~22 (
// Equation(s):
// \vga_ins|Add7~22_combout  = (\vga_ins|Add6~12_combout  & (!\vga_ins|Add7~20_combout  & ((!\right_switch~input_o ) # (!\vga_ins|Add7~12_combout )))) # (!\vga_ins|Add6~12_combout  & (((!\right_switch~input_o )) # (!\vga_ins|Add7~12_combout )))

	.dataa(\vga_ins|Add6~12_combout ),
	.datab(\vga_ins|Add7~12_combout ),
	.datac(\right_switch~input_o ),
	.datad(\vga_ins|Add7~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add7~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add7~22 .lut_mask = 16'h153F;
defparam \vga_ins|Add7~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N23
dffeas \vga_ins|o_x[6] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add7~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|o_x[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|o_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|o_x[6] .is_wysiwyg = "true";
defparam \vga_ins|o_x[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \vga_ins|Add6~14 (
// Equation(s):
// \vga_ins|Add6~14_combout  = (\vga_ins|o_x [7] & (\vga_ins|Add6~13  & VCC)) # (!\vga_ins|o_x [7] & (!\vga_ins|Add6~13 ))
// \vga_ins|Add6~15  = CARRY((!\vga_ins|o_x [7] & !\vga_ins|Add6~13 ))

	.dataa(gnd),
	.datab(\vga_ins|o_x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~13 ),
	.combout(\vga_ins|Add6~14_combout ),
	.cout(\vga_ins|Add6~15 ));
// synopsys translate_off
defparam \vga_ins|Add6~14 .lut_mask = 16'hC303;
defparam \vga_ins|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \vga_ins|Add7~14 (
// Equation(s):
// \vga_ins|Add7~14_combout  = (\vga_ins|o_x [7] & (!\vga_ins|Add7~13 )) # (!\vga_ins|o_x [7] & ((\vga_ins|Add7~13 ) # (GND)))
// \vga_ins|Add7~15  = CARRY((!\vga_ins|Add7~13 ) # (!\vga_ins|o_x [7]))

	.dataa(\vga_ins|o_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add7~13 ),
	.combout(\vga_ins|Add7~14_combout ),
	.cout(\vga_ins|Add7~15 ));
// synopsys translate_off
defparam \vga_ins|Add7~14 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add7~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \vga_ins|o_x~3 (
// Equation(s):
// \vga_ins|o_x~3_combout  = (!\vga_ins|o_x[5]~0_combout  & ((\right_switch~input_o  & ((\vga_ins|Add7~14_combout ))) # (!\right_switch~input_o  & (\vga_ins|Add6~14_combout ))))

	.dataa(\vga_ins|Add6~14_combout ),
	.datab(\right_switch~input_o ),
	.datac(\vga_ins|o_x[5]~0_combout ),
	.datad(\vga_ins|Add7~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|o_x~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|o_x~3 .lut_mask = 16'h0E02;
defparam \vga_ins|o_x~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N27
dffeas \vga_ins|o_x[7] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|o_x~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|o_x[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|o_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|o_x[7] .is_wysiwyg = "true";
defparam \vga_ins|o_x[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \vga_ins|Add7~16 (
// Equation(s):
// \vga_ins|Add7~16_combout  = (\vga_ins|o_x [8] & (!\vga_ins|Add7~15  & VCC)) # (!\vga_ins|o_x [8] & (\vga_ins|Add7~15  $ (GND)))
// \vga_ins|Add7~17  = CARRY((!\vga_ins|o_x [8] & !\vga_ins|Add7~15 ))

	.dataa(\vga_ins|o_x [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add7~15 ),
	.combout(\vga_ins|Add7~16_combout ),
	.cout(\vga_ins|Add7~17 ));
// synopsys translate_off
defparam \vga_ins|Add7~16 .lut_mask = 16'h5A05;
defparam \vga_ins|Add7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \vga_ins|Add6~16 (
// Equation(s):
// \vga_ins|Add6~16_combout  = (\vga_ins|o_x [8] & (\vga_ins|Add6~15  $ (GND))) # (!\vga_ins|o_x [8] & ((GND) # (!\vga_ins|Add6~15 )))
// \vga_ins|Add6~17  = CARRY((!\vga_ins|Add6~15 ) # (!\vga_ins|o_x [8]))

	.dataa(gnd),
	.datab(\vga_ins|o_x [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add6~15 ),
	.combout(\vga_ins|Add6~16_combout ),
	.cout(\vga_ins|Add6~17 ));
// synopsys translate_off
defparam \vga_ins|Add6~16 .lut_mask = 16'hC33F;
defparam \vga_ins|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \vga_ins|Add7~21 (
// Equation(s):
// \vga_ins|Add7~21_combout  = (\vga_ins|Add7~16_combout  & (!\right_switch~input_o  & ((!\vga_ins|Add6~16_combout ) # (!\vga_ins|Add7~20_combout )))) # (!\vga_ins|Add7~16_combout  & (((!\vga_ins|Add6~16_combout )) # (!\vga_ins|Add7~20_combout )))

	.dataa(\vga_ins|Add7~16_combout ),
	.datab(\vga_ins|Add7~20_combout ),
	.datac(\right_switch~input_o ),
	.datad(\vga_ins|Add6~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Add7~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add7~21 .lut_mask = 16'h135F;
defparam \vga_ins|Add7~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N1
dffeas \vga_ins|o_x[8] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|Add7~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|o_x[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|o_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|o_x[8] .is_wysiwyg = "true";
defparam \vga_ins|o_x[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \vga_ins|Add6~18 (
// Equation(s):
// \vga_ins|Add6~18_combout  = \vga_ins|Add6~17  $ (!\vga_ins|o_x [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|o_x [9]),
	.cin(\vga_ins|Add6~17 ),
	.combout(\vga_ins|Add6~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add6~18 .lut_mask = 16'hF00F;
defparam \vga_ins|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \vga_ins|Add7~18 (
// Equation(s):
// \vga_ins|Add7~18_combout  = \vga_ins|o_x [9] $ (\vga_ins|Add7~17 )

	.dataa(gnd),
	.datab(\vga_ins|o_x [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Add7~17 ),
	.combout(\vga_ins|Add7~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add7~18 .lut_mask = 16'h3C3C;
defparam \vga_ins|Add7~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \vga_ins|o_x~1 (
// Equation(s):
// \vga_ins|o_x~1_combout  = (!\vga_ins|o_x[5]~0_combout  & ((\right_switch~input_o  & ((\vga_ins|Add7~18_combout ))) # (!\right_switch~input_o  & (\vga_ins|Add6~18_combout ))))

	.dataa(\right_switch~input_o ),
	.datab(\vga_ins|Add6~18_combout ),
	.datac(\vga_ins|o_x[5]~0_combout ),
	.datad(\vga_ins|Add7~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|o_x~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|o_x~1 .lut_mask = 16'h0E04;
defparam \vga_ins|o_x~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N5
dffeas \vga_ins|o_x[9] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|o_x~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|o_x[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|o_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|o_x[9] .is_wysiwyg = "true";
defparam \vga_ins|o_x[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \vga_ins|ADDR[0]~19 (
// Equation(s):
// \vga_ins|ADDR[0]~19_combout  = (\vga_ins|ADDR [0] & (\vga_ins|LTM_ins|blank_n~q  $ (VCC))) # (!\vga_ins|ADDR [0] & (\vga_ins|LTM_ins|blank_n~q  & VCC))
// \vga_ins|ADDR[0]~20  = CARRY((\vga_ins|ADDR [0] & \vga_ins|LTM_ins|blank_n~q ))

	.dataa(\vga_ins|ADDR [0]),
	.datab(\vga_ins|LTM_ins|blank_n~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|ADDR[0]~19_combout ),
	.cout(\vga_ins|ADDR[0]~20 ));
// synopsys translate_off
defparam \vga_ins|ADDR[0]~19 .lut_mask = 16'h6688;
defparam \vga_ins|ADDR[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \vga_ins|always0~0 (
// Equation(s):
// \vga_ins|always0~0_combout  = (!\vga_ins|LTM_ins|VS~q  & !\vga_ins|LTM_ins|HS~q )

	.dataa(gnd),
	.datab(\vga_ins|LTM_ins|VS~q ),
	.datac(\vga_ins|LTM_ins|HS~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always0~0 .lut_mask = 16'h0303;
defparam \vga_ins|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N15
dffeas \vga_ins|ADDR[0] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[0]~19_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[0] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \vga_ins|ADDR[1]~21 (
// Equation(s):
// \vga_ins|ADDR[1]~21_combout  = (\vga_ins|ADDR [1] & (!\vga_ins|ADDR[0]~20 )) # (!\vga_ins|ADDR [1] & ((\vga_ins|ADDR[0]~20 ) # (GND)))
// \vga_ins|ADDR[1]~22  = CARRY((!\vga_ins|ADDR[0]~20 ) # (!\vga_ins|ADDR [1]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[0]~20 ),
	.combout(\vga_ins|ADDR[1]~21_combout ),
	.cout(\vga_ins|ADDR[1]~22 ));
// synopsys translate_off
defparam \vga_ins|ADDR[1]~21 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[1]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y37_N17
dffeas \vga_ins|ADDR[1] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[1]~21_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[1] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \vga_ins|ADDR[2]~23 (
// Equation(s):
// \vga_ins|ADDR[2]~23_combout  = (\vga_ins|ADDR [2] & (\vga_ins|ADDR[1]~22  $ (GND))) # (!\vga_ins|ADDR [2] & (!\vga_ins|ADDR[1]~22  & VCC))
// \vga_ins|ADDR[2]~24  = CARRY((\vga_ins|ADDR [2] & !\vga_ins|ADDR[1]~22 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[1]~22 ),
	.combout(\vga_ins|ADDR[2]~23_combout ),
	.cout(\vga_ins|ADDR[2]~24 ));
// synopsys translate_off
defparam \vga_ins|ADDR[2]~23 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[2]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y37_N19
dffeas \vga_ins|ADDR[2] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[2]~23_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[2] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \vga_ins|ADDR[3]~25 (
// Equation(s):
// \vga_ins|ADDR[3]~25_combout  = (\vga_ins|ADDR [3] & (!\vga_ins|ADDR[2]~24 )) # (!\vga_ins|ADDR [3] & ((\vga_ins|ADDR[2]~24 ) # (GND)))
// \vga_ins|ADDR[3]~26  = CARRY((!\vga_ins|ADDR[2]~24 ) # (!\vga_ins|ADDR [3]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[2]~24 ),
	.combout(\vga_ins|ADDR[3]~25_combout ),
	.cout(\vga_ins|ADDR[3]~26 ));
// synopsys translate_off
defparam \vga_ins|ADDR[3]~25 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[3]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y37_N21
dffeas \vga_ins|ADDR[3] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[3]~25_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[3] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \vga_ins|ADDR[4]~27 (
// Equation(s):
// \vga_ins|ADDR[4]~27_combout  = (\vga_ins|ADDR [4] & (\vga_ins|ADDR[3]~26  $ (GND))) # (!\vga_ins|ADDR [4] & (!\vga_ins|ADDR[3]~26  & VCC))
// \vga_ins|ADDR[4]~28  = CARRY((\vga_ins|ADDR [4] & !\vga_ins|ADDR[3]~26 ))

	.dataa(\vga_ins|ADDR [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[3]~26 ),
	.combout(\vga_ins|ADDR[4]~27_combout ),
	.cout(\vga_ins|ADDR[4]~28 ));
// synopsys translate_off
defparam \vga_ins|ADDR[4]~27 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[4]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y37_N23
dffeas \vga_ins|ADDR[4] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[4]~27_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[4] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \vga_ins|ADDR[5]~29 (
// Equation(s):
// \vga_ins|ADDR[5]~29_combout  = (\vga_ins|ADDR [5] & (!\vga_ins|ADDR[4]~28 )) # (!\vga_ins|ADDR [5] & ((\vga_ins|ADDR[4]~28 ) # (GND)))
// \vga_ins|ADDR[5]~30  = CARRY((!\vga_ins|ADDR[4]~28 ) # (!\vga_ins|ADDR [5]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[4]~28 ),
	.combout(\vga_ins|ADDR[5]~29_combout ),
	.cout(\vga_ins|ADDR[5]~30 ));
// synopsys translate_off
defparam \vga_ins|ADDR[5]~29 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[5]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y37_N25
dffeas \vga_ins|ADDR[5] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[5]~29_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[5] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \vga_ins|ADDR[6]~31 (
// Equation(s):
// \vga_ins|ADDR[6]~31_combout  = (\vga_ins|ADDR [6] & (\vga_ins|ADDR[5]~30  $ (GND))) # (!\vga_ins|ADDR [6] & (!\vga_ins|ADDR[5]~30  & VCC))
// \vga_ins|ADDR[6]~32  = CARRY((\vga_ins|ADDR [6] & !\vga_ins|ADDR[5]~30 ))

	.dataa(\vga_ins|ADDR [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[5]~30 ),
	.combout(\vga_ins|ADDR[6]~31_combout ),
	.cout(\vga_ins|ADDR[6]~32 ));
// synopsys translate_off
defparam \vga_ins|ADDR[6]~31 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[6]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y37_N27
dffeas \vga_ins|ADDR[6] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[6]~31_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[6] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \vga_ins|ADDR[7]~33 (
// Equation(s):
// \vga_ins|ADDR[7]~33_combout  = (\vga_ins|ADDR [7] & (!\vga_ins|ADDR[6]~32 )) # (!\vga_ins|ADDR [7] & ((\vga_ins|ADDR[6]~32 ) # (GND)))
// \vga_ins|ADDR[7]~34  = CARRY((!\vga_ins|ADDR[6]~32 ) # (!\vga_ins|ADDR [7]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[6]~32 ),
	.combout(\vga_ins|ADDR[7]~33_combout ),
	.cout(\vga_ins|ADDR[7]~34 ));
// synopsys translate_off
defparam \vga_ins|ADDR[7]~33 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[7]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y37_N29
dffeas \vga_ins|ADDR[7] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[7]~33_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[7] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \vga_ins|ADDR[8]~35 (
// Equation(s):
// \vga_ins|ADDR[8]~35_combout  = (\vga_ins|ADDR [8] & (\vga_ins|ADDR[7]~34  $ (GND))) # (!\vga_ins|ADDR [8] & (!\vga_ins|ADDR[7]~34  & VCC))
// \vga_ins|ADDR[8]~36  = CARRY((\vga_ins|ADDR [8] & !\vga_ins|ADDR[7]~34 ))

	.dataa(\vga_ins|ADDR [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[7]~34 ),
	.combout(\vga_ins|ADDR[8]~35_combout ),
	.cout(\vga_ins|ADDR[8]~36 ));
// synopsys translate_off
defparam \vga_ins|ADDR[8]~35 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[8]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y37_N31
dffeas \vga_ins|ADDR[8] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[8]~35_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[8] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \vga_ins|ADDR[9]~37 (
// Equation(s):
// \vga_ins|ADDR[9]~37_combout  = (\vga_ins|ADDR [9] & (!\vga_ins|ADDR[8]~36 )) # (!\vga_ins|ADDR [9] & ((\vga_ins|ADDR[8]~36 ) # (GND)))
// \vga_ins|ADDR[9]~38  = CARRY((!\vga_ins|ADDR[8]~36 ) # (!\vga_ins|ADDR [9]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[8]~36 ),
	.combout(\vga_ins|ADDR[9]~37_combout ),
	.cout(\vga_ins|ADDR[9]~38 ));
// synopsys translate_off
defparam \vga_ins|ADDR[9]~37 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[9]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y36_N1
dffeas \vga_ins|ADDR[9] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[9]~37_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[9] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \vga_ins|ADDR[10]~39 (
// Equation(s):
// \vga_ins|ADDR[10]~39_combout  = (\vga_ins|ADDR [10] & (\vga_ins|ADDR[9]~38  $ (GND))) # (!\vga_ins|ADDR [10] & (!\vga_ins|ADDR[9]~38  & VCC))
// \vga_ins|ADDR[10]~40  = CARRY((\vga_ins|ADDR [10] & !\vga_ins|ADDR[9]~38 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[9]~38 ),
	.combout(\vga_ins|ADDR[10]~39_combout ),
	.cout(\vga_ins|ADDR[10]~40 ));
// synopsys translate_off
defparam \vga_ins|ADDR[10]~39 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[10]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y36_N3
dffeas \vga_ins|ADDR[10] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[10]~39_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[10] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \vga_ins|ADDR[11]~41 (
// Equation(s):
// \vga_ins|ADDR[11]~41_combout  = (\vga_ins|ADDR [11] & (!\vga_ins|ADDR[10]~40 )) # (!\vga_ins|ADDR [11] & ((\vga_ins|ADDR[10]~40 ) # (GND)))
// \vga_ins|ADDR[11]~42  = CARRY((!\vga_ins|ADDR[10]~40 ) # (!\vga_ins|ADDR [11]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[10]~40 ),
	.combout(\vga_ins|ADDR[11]~41_combout ),
	.cout(\vga_ins|ADDR[11]~42 ));
// synopsys translate_off
defparam \vga_ins|ADDR[11]~41 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[11]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y36_N5
dffeas \vga_ins|ADDR[11] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[11]~41_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[11] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \vga_ins|ADDR[12]~43 (
// Equation(s):
// \vga_ins|ADDR[12]~43_combout  = (\vga_ins|ADDR [12] & (\vga_ins|ADDR[11]~42  $ (GND))) # (!\vga_ins|ADDR [12] & (!\vga_ins|ADDR[11]~42  & VCC))
// \vga_ins|ADDR[12]~44  = CARRY((\vga_ins|ADDR [12] & !\vga_ins|ADDR[11]~42 ))

	.dataa(\vga_ins|ADDR [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[11]~42 ),
	.combout(\vga_ins|ADDR[12]~43_combout ),
	.cout(\vga_ins|ADDR[12]~44 ));
// synopsys translate_off
defparam \vga_ins|ADDR[12]~43 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[12]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y36_N7
dffeas \vga_ins|ADDR[12] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[12]~43_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[12] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \vga_ins|ADDR[13]~45 (
// Equation(s):
// \vga_ins|ADDR[13]~45_combout  = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR[12]~44 )) # (!\vga_ins|ADDR [13] & ((\vga_ins|ADDR[12]~44 ) # (GND)))
// \vga_ins|ADDR[13]~46  = CARRY((!\vga_ins|ADDR[12]~44 ) # (!\vga_ins|ADDR [13]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[12]~44 ),
	.combout(\vga_ins|ADDR[13]~45_combout ),
	.cout(\vga_ins|ADDR[13]~46 ));
// synopsys translate_off
defparam \vga_ins|ADDR[13]~45 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[13]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y36_N9
dffeas \vga_ins|ADDR[13] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[13]~45_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[13] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \vga_ins|ADDR[14]~47 (
// Equation(s):
// \vga_ins|ADDR[14]~47_combout  = (\vga_ins|ADDR [14] & (\vga_ins|ADDR[13]~46  $ (GND))) # (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR[13]~46  & VCC))
// \vga_ins|ADDR[14]~48  = CARRY((\vga_ins|ADDR [14] & !\vga_ins|ADDR[13]~46 ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[13]~46 ),
	.combout(\vga_ins|ADDR[14]~47_combout ),
	.cout(\vga_ins|ADDR[14]~48 ));
// synopsys translate_off
defparam \vga_ins|ADDR[14]~47 .lut_mask = 16'hA50A;
defparam \vga_ins|ADDR[14]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y36_N11
dffeas \vga_ins|ADDR[14] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[14]~47_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[14] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \vga_ins|ADDR[15]~49 (
// Equation(s):
// \vga_ins|ADDR[15]~49_combout  = (\vga_ins|ADDR [15] & (!\vga_ins|ADDR[14]~48 )) # (!\vga_ins|ADDR [15] & ((\vga_ins|ADDR[14]~48 ) # (GND)))
// \vga_ins|ADDR[15]~50  = CARRY((!\vga_ins|ADDR[14]~48 ) # (!\vga_ins|ADDR [15]))

	.dataa(\vga_ins|ADDR [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[14]~48 ),
	.combout(\vga_ins|ADDR[15]~49_combout ),
	.cout(\vga_ins|ADDR[15]~50 ));
// synopsys translate_off
defparam \vga_ins|ADDR[15]~49 .lut_mask = 16'h5A5F;
defparam \vga_ins|ADDR[15]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y36_N13
dffeas \vga_ins|ADDR[15] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|ADDR[15]~49_combout ),
	.asdata(vcc),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[15] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \vga_ins|ADDR[16]~51 (
// Equation(s):
// \vga_ins|ADDR[16]~51_combout  = (\vga_ins|ADDR [16] & (\vga_ins|ADDR[15]~50  $ (GND))) # (!\vga_ins|ADDR [16] & (!\vga_ins|ADDR[15]~50  & VCC))
// \vga_ins|ADDR[16]~52  = CARRY((\vga_ins|ADDR [16] & !\vga_ins|ADDR[15]~50 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[15]~50 ),
	.combout(\vga_ins|ADDR[16]~51_combout ),
	.cout(\vga_ins|ADDR[16]~52 ));
// synopsys translate_off
defparam \vga_ins|ADDR[16]~51 .lut_mask = 16'hC30C;
defparam \vga_ins|ADDR[16]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y40_N21
dffeas \vga_ins|ADDR[16] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR[16]~51_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[16] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \vga_ins|ADDR[17]~53 (
// Equation(s):
// \vga_ins|ADDR[17]~53_combout  = (\vga_ins|ADDR [17] & (!\vga_ins|ADDR[16]~52 )) # (!\vga_ins|ADDR [17] & ((\vga_ins|ADDR[16]~52 ) # (GND)))
// \vga_ins|ADDR[17]~54  = CARRY((!\vga_ins|ADDR[16]~52 ) # (!\vga_ins|ADDR [17]))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|ADDR[16]~52 ),
	.combout(\vga_ins|ADDR[17]~53_combout ),
	.cout(\vga_ins|ADDR[17]~54 ));
// synopsys translate_off
defparam \vga_ins|ADDR[17]~53 .lut_mask = 16'h3C3F;
defparam \vga_ins|ADDR[17]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y40_N27
dffeas \vga_ins|ADDR[17] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR[17]~53_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[17] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \vga_ins|ADDR[18]~55 (
// Equation(s):
// \vga_ins|ADDR[18]~55_combout  = \vga_ins|ADDR [18] $ (!\vga_ins|ADDR[17]~54 )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [18]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|ADDR[17]~54 ),
	.combout(\vga_ins|ADDR[18]~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|ADDR[18]~55 .lut_mask = 16'hC3C3;
defparam \vga_ins|ADDR[18]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X58_Y40_N1
dffeas \vga_ins|ADDR[18] (
	.clk(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR[18]~55_combout ),
	.clrn(\r0|oRESET~q ),
	.aload(gnd),
	.sclr(\vga_ins|always0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|ADDR [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|ADDR[18] .is_wysiwyg = "true";
defparam \vga_ins|ADDR[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout  = \vga_ins|ADDR [16] $ (VCC)
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~1  = CARRY(\vga_ins|ADDR [16])

	.dataa(gnd),
	.datab(\vga_ins|ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0 .lut_mask = 16'h33CC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout  = (\vga_ins|ADDR [17] & (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~1  & VCC)) # (!\vga_ins|ADDR [17] & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~3  = CARRY((!\vga_ins|ADDR [17] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ))

	.dataa(\vga_ins|ADDR [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2 .lut_mask = 16'hA505;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~4 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout  = (\vga_ins|ADDR [18] & (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~3  $ (GND))) # (!\vga_ins|ADDR [18] & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~3  & VCC))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~5  = CARRY((\vga_ins|ADDR [18] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~3 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~3 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~4 .lut_mask = 16'hC30C;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  = !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6 .lut_mask = 16'h0F0F;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~186 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~186_combout  = (\vga_ins|ADDR [18] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [18]),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~186_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~186 .lut_mask = 16'hCC00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~187 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~187_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~187_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~187 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~189 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~189_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~189_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~189 .lut_mask = 16'h00AA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~188 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~188_combout  = (\vga_ins|ADDR [17] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [17]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~188_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~188 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~191 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~191_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~191_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~191 .lut_mask = 16'h00CC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~190 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~190_combout  = (\vga_ins|ADDR [16] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [16]),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~190_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~190 .lut_mask = 16'hCC00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~192 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~192_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|ADDR [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~192_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~192 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~193 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~193_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|ADDR [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~193_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~193 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout  = (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~192_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~193_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~1  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~192_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~193_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~192_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[105]~193_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~1  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~191_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~190_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~1  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~191_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~190_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~3  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~191_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~190_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~1 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~191_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[106]~190_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~1 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~4 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~3  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~189_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~188_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~3  & ((((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~189_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~188_combout )))))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~5  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~3  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~189_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~188_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~189_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[107]~188_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~3 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~7 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~186_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~187_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~5 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~186_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[108]~187_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  = \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~194 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~194_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~194_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~194 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~316 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~316_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & 
// (\vga_ins|ADDR [17])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout )))))

	.dataa(\vga_ins|ADDR [17]),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~316_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~316 .lut_mask = 16'hAC00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~317 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~317_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & 
// (\vga_ins|ADDR [16])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout )))))

	.dataa(\vga_ins|ADDR [16]),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~317_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~317 .lut_mask = 16'hB080;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~195 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~195_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~195_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~195 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~196 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~196_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~196_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~196 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~197 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~197_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~197_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~197 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~199 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~199_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~199_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~199 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~198 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~198_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [14])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|ADDR [14]),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~198_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~198 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout  = (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~199_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~198_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~1  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~199_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~198_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~199_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[116]~198_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~1  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~196_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~197_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~1  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~196_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~197_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~3  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~196_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~197_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~1 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~196_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[117]~197_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~1 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~4 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~3  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~317_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~195_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~3  & ((((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~317_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~195_combout )))))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~5  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~3  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~317_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~195_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~317_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~195_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~3 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~7 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~194_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~316_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~5 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~194_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[119]~316_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  = \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~238 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~238_combout  = (\vga_ins|ADDR [9] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(\vga_ins|ADDR [9]),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~238_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~238 .lut_mask = 16'h0A0A;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~237 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~237_combout  = (\vga_ins|ADDR [9] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(\vga_ins|ADDR [9]),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~237_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~237 .lut_mask = 16'hA0A0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~18 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~238_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~237_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~238_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[99]~237_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~18 .lut_mask = 16'hFFCC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~239 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~239_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout ),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~239_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~239 .lut_mask = 16'h0A0A;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~236 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~236_combout  = (\vga_ins|ADDR [9] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(\vga_ins|ADDR [9]),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~236_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~236 .lut_mask = 16'hA0A0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~16 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~239_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~236_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~239_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[111]~236_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~16 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~200 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~200_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~200_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~200 .lut_mask = 16'h00AA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~277 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~277_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~317_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[118]~317_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~277_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~277 .lut_mask = 16'hBA00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~318 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~318_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [15])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout )))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~318_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~318 .lut_mask = 16'hD800;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~201 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~201_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~201_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~201 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~202 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~202_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~202_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~202 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~319 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~319_combout  = (\vga_ins|ADDR [14] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [14]),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~319_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~319 .lut_mask = 16'hCC00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~203 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~203_combout  = (\vga_ins|ADDR [13] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(\vga_ins|ADDR [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~203_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~203 .lut_mask = 16'hAA00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~204 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~204_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|ADDR [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~204_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~204 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~203_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~204_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~203_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[103]~204_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~321 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~321_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [13])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout )))))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~321_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~321 .lut_mask = 16'h00AC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~320 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~320_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [13])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout )))))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~320_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~320 .lut_mask = 16'hB800;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout  = (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~321_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~320_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~1  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~321_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~320_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~321_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~320_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~1  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~202_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~319_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~1  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~202_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~319_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~3  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~202_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~319_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~1 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~202_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[128]~319_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~1 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~4 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~3  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~318_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~201_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~3  & ((((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~318_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~201_combout )))))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~5  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~3  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~318_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~201_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~318_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~201_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~3 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~7 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~200_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~277_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~5 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~200_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[130]~277_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  = \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~325 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~325_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [9])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout )))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|ADDR [9]),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~325_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~325 .lut_mask = 16'hD800;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~294 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~294_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~325_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~325_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~294_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~294 .lut_mask = 16'hF040;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~240 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~240_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~240_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~240 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~14 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~240_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~325_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~240_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[123]~325_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~14 .lut_mask = 16'hFFCC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~241 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~241_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~241_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~241 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~12 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~294_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~241_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~294_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~241_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~205 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~205_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~205_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~205 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~278 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~278_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~318_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[129]~318_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~278_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~278 .lut_mask = 16'hF400;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~206 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~206_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~206_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~206 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~329 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~329_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [14])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout )))))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~329_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~329 .lut_mask = 16'hB080;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~208 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~208_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~208_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~208 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~207 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~207_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~320_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~321_combout )))

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~320_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[127]~321_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~207_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~207 .lut_mask = 16'hF0C0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~210 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~210_combout  = (\vga_ins|ADDR [12] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [12]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~210_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~210 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~211 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~211_combout  = (\vga_ins|ADDR [12] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [12]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~211_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~211 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~12 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~210_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~211_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~210_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[102]~211_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~212 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~212_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~212_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~212 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~209 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~209_combout  = (\vga_ins|ADDR [12] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [12]),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~209_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~209 .lut_mask = 16'hC0C0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~212_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~209_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~212_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[114]~209_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~322 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~322_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [12])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout )))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|ADDR [12]),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~322_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~322 .lut_mask = 16'hD080;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~279 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~279_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~322_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~322_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~279_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~279 .lut_mask = 16'hF020;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~280 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~280_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~322_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[126]~322_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~280_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~280 .lut_mask = 16'h0F02;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout  = (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~279_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~280_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~1  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~279_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~280_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~279_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~280_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~1  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~208_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~207_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~1  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~208_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~207_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~3  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~208_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~207_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~1 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~208_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~207_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~1 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~4 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~3  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~206_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~329_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~3  & ((((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~206_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~329_combout )))))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~5  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~3  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~206_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~329_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~206_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~329_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~3 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~7 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~205_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~278_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~5 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~205_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[141]~278_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  = \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~295 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~294_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[135]~294_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~295 .lut_mask = 16'hF400;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~213 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~213_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~213_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~213 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~281 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~281_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~329_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[140]~329_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~281_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~281 .lut_mask = 16'hC0E0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~282 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~282_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~207_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[139]~207_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~282_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~282 .lut_mask = 16'hF020;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~214 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~214_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~214_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~214 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~215 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~215_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~279_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~280_combout )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~279_combout ),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[138]~280_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~215_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~215 .lut_mask = 16'hFA00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~216 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~216_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~216_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~216 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~218 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~218_combout  = (\vga_ins|ADDR [11] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [11]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~218_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~218 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~219 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout  = (\vga_ins|ADDR [11] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [11]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~219 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~14 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~218_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~218_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[101]~219_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~14 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~323 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~323_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [11])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout )))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|ADDR [11]),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~323_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~323 .lut_mask = 16'hD800;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~220 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~220_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~220_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~220 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~217 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~217_combout  = (\vga_ins|ADDR [11] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [11]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~217_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~217 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~12 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~220_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~217_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~220_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[113]~217_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~221 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~221_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~221_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~221 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~323_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~221_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~323_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~221_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .lut_mask = 16'hFFAA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~283 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~283_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~323_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[125]~323_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~283_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~283 .lut_mask = 16'hBA00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~285 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~285_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~283_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~283_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~285_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~285 .lut_mask = 16'h0F04;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~284 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~284_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~283_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[137]~283_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~284_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~284 .lut_mask = 16'hF040;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout  = (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~285_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~284_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~285_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~284_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~285_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~284_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~215_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~216_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~215_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~216_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~215_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~216_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~215_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~216_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~282_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~214_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  & ((((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~282_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~214_combout )))))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~5  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~282_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~214_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~282_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~214_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~3 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~213_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~281_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~213_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[152]~281_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y40_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  = \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~296 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~296_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~296_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~296 .lut_mask = 16'hC0E0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~242 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~242_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~242_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~242 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~242_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~295_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[147]~242_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~222 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~222_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~222_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~222 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~286 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~286_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~282_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[151]~282_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~286_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~286 .lut_mask = 16'hF020;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~223 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~223_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~223_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~223 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~287 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~287_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~215_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[150]~215_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~287_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~287 .lut_mask = 16'hDC00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~224 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~224_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~284_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~285_combout )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~284_combout ),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[149]~285_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~224_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~224 .lut_mask = 16'hF0A0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y40_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~225 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~225_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~225_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~225 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~228 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~228_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|ADDR [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|ADDR [10]),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~228_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~228 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~227 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~227_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|ADDR [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|ADDR [10]),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~227_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~227 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~16 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~228_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~227_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~228_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[100]~227_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~16 .lut_mask = 16'hFFAA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~229 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~229_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~229_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~229 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~226 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~226_combout  = (\vga_ins|ADDR [10] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [10]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~226_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~226 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~14 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~229_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~226_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~229_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[112]~226_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~14 .lut_mask = 16'hFFCC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~230 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~230_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~230_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~230 .lut_mask = 16'h00AA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~324 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~324_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [10])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout )))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(\vga_ins|ADDR [10]),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~324_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~324 .lut_mask = 16'h88A0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~12 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~230_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~324_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~230_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~324_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~288 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~324_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[124]~324_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~288 .lut_mask = 16'hDC00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~289 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~289_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~289_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~289 .lut_mask = 16'hF020;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~231 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~231_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~231_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~231 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~231_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~231_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[136]~288_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~290 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~290_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~289_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~289_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~290_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~290 .lut_mask = 16'hAE00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~291 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~291_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~289_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[148]~289_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~291_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~291 .lut_mask = 16'h00AE;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout  = (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~290_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~291_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~290_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~291_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~290_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~291_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~224_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~225_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~224_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~225_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~224_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~225_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~224_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~225_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~223_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~287_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  & ((((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~223_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~287_combout )))))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~5  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~223_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~287_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~223_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~287_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~3 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~222_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~286_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~222_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[163]~286_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  = \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~297 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~297_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~296_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~296_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~297_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~297 .lut_mask = 16'hAE00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~232 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~232_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~232_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~232 .lut_mask = 16'h00CC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~292 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~292_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~287_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[162]~287_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~292_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~292 .lut_mask = 16'hCE00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~293 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~293_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~224_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[161]~224_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~293_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~293 .lut_mask = 16'hAE00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~233 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~233_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~233_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~233 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~234 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~234_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~290_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~291_combout )))

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~290_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[160]~291_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~234_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~234 .lut_mask = 16'hFC00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~235 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~235_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~235_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~235 .lut_mask = 16'h00CC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~298 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~298_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~296_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[159]~296_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~298_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~298 .lut_mask = 16'h00AE;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout  = (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~297_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~298_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~1  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~297_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~298_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~297_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~298_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~1  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~234_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~235_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~1  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~234_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~235_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~3  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~234_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~235_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~1 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~234_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~235_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~1 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~4 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~3  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~293_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~233_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~3  & ((((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~293_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~233_combout )))))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~5  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~3  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~293_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~233_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~293_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~233_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~3 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~7 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~232_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~292_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~5 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~232_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[174]~292_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  = \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~245 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~245_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~297_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~298_combout )))

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~297_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[171]~298_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~245_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~245 .lut_mask = 16'hF0C0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~246 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~246_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~246_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~246 .lut_mask = 16'h0C0C;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~248 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~248_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|ADDR [8]),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~248_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~248 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~249 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~249_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|ADDR [8]),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~249_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~249 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~18 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~248_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~249_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~248_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[110]~249_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~18 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~250 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~250_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~250_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~250 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~247 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~247_combout  = (\vga_ins|ADDR [8] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [8]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~247_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~247 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~16 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~250_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~247_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~250_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[122]~247_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~16 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~251 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~251_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~251_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~251 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~326 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~326_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [8])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout )))))

	.dataa(\vga_ins|ADDR [8]),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~326_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~326 .lut_mask = 16'h88C0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~14 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~251_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~326_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~251_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~326_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~14 .lut_mask = 16'hFCFC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~301 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~301_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~326_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[134]~326_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~301_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~301 .lut_mask = 16'hCE00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~302 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~302_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~301_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~301_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~302_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~302 .lut_mask = 16'hA0A8;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~252 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~252_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~252_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~252 .lut_mask = 16'h00CC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~12 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~301_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~252_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~301_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[146]~252_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~253 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~253_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~253_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~253 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~302_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~253_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~302_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~253_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~303 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~303_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~302_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[158]~302_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~303_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~303 .lut_mask = 16'hF400;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~305 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~305_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~303_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~303_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~305_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~305 .lut_mask = 16'h0F02;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~304 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~304_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~303_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[170]~303_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~304_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~304 .lut_mask = 16'hF020;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~0 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout  = (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~305_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~304_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~1  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~305_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~304_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~305_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~304_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~2 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~1  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~245_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~246_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~1  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~245_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~246_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~3  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~245_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~246_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~1 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~245_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~246_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~1 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~243 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~243_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~243_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~243 .lut_mask = 16'h00AA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~299 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~299_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~293_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[173]~293_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~299_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~299 .lut_mask = 16'hF400;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~244 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~244_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~244_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~244 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~300 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~300_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~234_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[172]~234_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~300_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~300 .lut_mask = 16'hF400;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~4 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~3  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~244_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~300_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~3  & ((((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~244_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~300_combout )))))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~5  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~3  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~244_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~300_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~244_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~300_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~3 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~7 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~243_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~299_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~5 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~243_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[185]~299_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  = \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~254 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~254_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~254_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~254 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y41_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~306 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~306_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~245_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[183]~245_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~306_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~306 .lut_mask = 16'hCE00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~256 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~256_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~256_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~256 .lut_mask = 16'h00CC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~255 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~255_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~304_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~305_combout )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~304_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[182]~305_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~255_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~255 .lut_mask = 16'hEE00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~259 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~259_combout  = (\vga_ins|ADDR [7] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [7]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~259_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~259 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~258 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~258_combout  = (\vga_ins|ADDR [7] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [7]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~258_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~258 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~18 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~259_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~258_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~259_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[121]~258_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~18 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~260 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~260_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~260_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~260 .lut_mask = 16'h5500;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~257 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~257_combout  = (\vga_ins|ADDR [7] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [7]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~257_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~257 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~16 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~260_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~257_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~260_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[133]~257_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~16 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~327 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~327_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [7])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout )))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datab(\vga_ins|ADDR [7]),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~327_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~327 .lut_mask = 16'hD080;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~307 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~307_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~327_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~327_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~307_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~307 .lut_mask = 16'hF040;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~261 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~261_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~261_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~261 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~14 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~261_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~327_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~261_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[145]~327_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~14 .lut_mask = 16'hFFCC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~262 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~262_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~262_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~262 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~12 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~307_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~262_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~307_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~262_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~308 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~308_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~307_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[157]~307_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~308_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~308 .lut_mask = 16'hF400;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~309 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~309_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~308_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~308_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~309_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~309 .lut_mask = 16'hF200;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~263 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~263_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~263_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~263 .lut_mask = 16'h00AA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~10 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~308_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~263_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~308_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[169]~263_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~311 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~311_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~309_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~309_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~311_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~311 .lut_mask = 16'h00DC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~310 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~310_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~309_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[181]~309_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~310_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~310 .lut_mask = 16'hDC00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~0 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~0_combout  = (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~311_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~310_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~1  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~311_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~310_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~311_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~310_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~0_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~2 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~2_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~1  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~256_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~255_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~1  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~256_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~255_combout )))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~3  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~256_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~255_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~1 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~256_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~255_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~1 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~2_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~4 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~4_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~3  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~254_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~306_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~3  & ((((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~254_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~306_combout )))))
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~5  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~3  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~254_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~306_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~254_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~306_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~3 ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~4_combout ),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~312 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~312_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~300_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[184]~300_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~312_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~312 .lut_mask = 16'hDC00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~264 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~264_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~264_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~264 .lut_mask = 16'h00CC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~7 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout  = CARRY((!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~312_combout  & (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~264_combout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~5 )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~312_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[196]~264_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  = \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout ),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~265 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~265_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~254_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~306_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & (((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~4_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~254_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[195]~306_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[9]~4_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~265_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~265 .lut_mask = 16'hEEF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~266 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~266_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~255_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~256_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~2_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[8]~2_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~255_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[194]~256_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~266_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~266 .lut_mask = 16'hFCAA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~267 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~267_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~310_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~311_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & (((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~0_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~310_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[193]~311_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[7]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~267_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~267 .lut_mask = 16'hEFE0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~270 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~270_combout  = (\vga_ins|ADDR [6] & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [6]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~270_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~270 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~269 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~269_combout  = (\vga_ins|ADDR [6] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [6]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~269_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~269 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y40_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~18 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~18_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~270_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~269_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~270_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[132]~269_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~18 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N10
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~328 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~328_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [6])) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~18_combout )))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datab(\vga_ins|ADDR [6]),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~328_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~328 .lut_mask = 16'hD080;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N30
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~268 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~268_combout  = (\vga_ins|ADDR [6] & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [6]),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~268_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~268 .lut_mask = 16'hF000;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N0
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~271 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~271_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_13_result_int[1]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~271_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~271 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N28
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~16 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~16_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~268_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~271_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~268_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[144]~271_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~16 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N18
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~272 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~272_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~272_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~272 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N6
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~14 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~14_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~328_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~272_combout )

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~328_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~272_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~14 .lut_mask = 16'hFFAA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N8
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~313 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~313_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~328_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~16_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[156]~328_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[2]~16_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~313_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~313 .lut_mask = 16'hAE00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N22
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~314 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~314_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~313_combout ) # 
// ((\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~14_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~14_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~313_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~314_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~314 .lut_mask = 16'hF200;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N20
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~273 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~273_combout  = (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_15_result_int[3]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~273_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~273 .lut_mask = 16'h0F00;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N16
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~12 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~12_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~313_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~273_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~313_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[168]~273_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N2
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~274 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~274_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~12_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~12_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~274_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~274 .lut_mask = 16'h00CC;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N26
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~10 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~10_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~314_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~274_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~314_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~274_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N4
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~275 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~275_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~10_combout  & !\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[5]~10_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~275_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~275 .lut_mask = 16'h00F0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N24
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~315 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~315_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~314_combout ) # 
// ((!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & \vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~12_combout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_16_result_int[4]~12_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[180]~314_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~315_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~315 .lut_mask = 16'hF400;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N12
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~275_combout ) # (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~315_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~275_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~315_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y38_N14
cycloneive_lcell_comb \vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~276 (
// Equation(s):
// \vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~276_combout  = (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & (((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~315_combout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~275_combout )))) # (!\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & (\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout ))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[6]~10_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~315_combout ),
	.datac(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[192]~275_combout ),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~276_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~276 .lut_mask = 16'hFCAA;
defparam \vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N2
cycloneive_lcell_comb \vga_ins|LessThan0~1 (
// Equation(s):
// \vga_ins|LessThan0~1_cout  = CARRY((!\vga_ins|o_x [0] & \vga_ins|ADDR [0]))

	.dataa(\vga_ins|o_x [0]),
	.datab(\vga_ins|ADDR [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ins|LessThan0~1_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan0~1 .lut_mask = 16'h0044;
defparam \vga_ins|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N4
cycloneive_lcell_comb \vga_ins|LessThan0~3 (
// Equation(s):
// \vga_ins|LessThan0~3_cout  = CARRY((\vga_ins|o_x [1] & ((!\vga_ins|LessThan0~1_cout ) # (!\vga_ins|ADDR [1]))) # (!\vga_ins|o_x [1] & (!\vga_ins|ADDR [1] & !\vga_ins|LessThan0~1_cout )))

	.dataa(\vga_ins|o_x [1]),
	.datab(\vga_ins|ADDR [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan0~1_cout ),
	.combout(),
	.cout(\vga_ins|LessThan0~3_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan0~3 .lut_mask = 16'h002B;
defparam \vga_ins|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N6
cycloneive_lcell_comb \vga_ins|LessThan0~5 (
// Equation(s):
// \vga_ins|LessThan0~5_cout  = CARRY((\vga_ins|o_x [2] & (\vga_ins|ADDR [2] & !\vga_ins|LessThan0~3_cout )) # (!\vga_ins|o_x [2] & ((\vga_ins|ADDR [2]) # (!\vga_ins|LessThan0~3_cout ))))

	.dataa(\vga_ins|o_x [2]),
	.datab(\vga_ins|ADDR [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan0~3_cout ),
	.combout(),
	.cout(\vga_ins|LessThan0~5_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan0~5 .lut_mask = 16'h004D;
defparam \vga_ins|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \vga_ins|LessThan0~7 (
// Equation(s):
// \vga_ins|LessThan0~7_cout  = CARRY((\vga_ins|o_x [3] & ((!\vga_ins|LessThan0~5_cout ) # (!\vga_ins|ADDR [3]))) # (!\vga_ins|o_x [3] & (!\vga_ins|ADDR [3] & !\vga_ins|LessThan0~5_cout )))

	.dataa(\vga_ins|o_x [3]),
	.datab(\vga_ins|ADDR [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan0~5_cout ),
	.combout(),
	.cout(\vga_ins|LessThan0~7_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan0~7 .lut_mask = 16'h002B;
defparam \vga_ins|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \vga_ins|LessThan0~9 (
// Equation(s):
// \vga_ins|LessThan0~9_cout  = CARRY((\vga_ins|ADDR [4] & ((!\vga_ins|LessThan0~7_cout ) # (!\vga_ins|o_x [4]))) # (!\vga_ins|ADDR [4] & (!\vga_ins|o_x [4] & !\vga_ins|LessThan0~7_cout )))

	.dataa(\vga_ins|ADDR [4]),
	.datab(\vga_ins|o_x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan0~7_cout ),
	.combout(),
	.cout(\vga_ins|LessThan0~9_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan0~9 .lut_mask = 16'h002B;
defparam \vga_ins|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \vga_ins|LessThan0~11 (
// Equation(s):
// \vga_ins|LessThan0~11_cout  = CARRY((\vga_ins|ADDR [5] & (\vga_ins|o_x [5] & !\vga_ins|LessThan0~9_cout )) # (!\vga_ins|ADDR [5] & ((\vga_ins|o_x [5]) # (!\vga_ins|LessThan0~9_cout ))))

	.dataa(\vga_ins|ADDR [5]),
	.datab(\vga_ins|o_x [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan0~9_cout ),
	.combout(),
	.cout(\vga_ins|LessThan0~11_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan0~11 .lut_mask = 16'h004D;
defparam \vga_ins|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \vga_ins|LessThan0~13 (
// Equation(s):
// \vga_ins|LessThan0~13_cout  = CARRY((\vga_ins|o_x [6] & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~276_combout ) # (!\vga_ins|LessThan0~11_cout ))) # (!\vga_ins|o_x [6] & 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~276_combout  & !\vga_ins|LessThan0~11_cout )))

	.dataa(\vga_ins|o_x [6]),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~276_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan0~11_cout ),
	.combout(),
	.cout(\vga_ins|LessThan0~13_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan0~13 .lut_mask = 16'h008E;
defparam \vga_ins|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \vga_ins|LessThan0~15 (
// Equation(s):
// \vga_ins|LessThan0~15_cout  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~267_combout  & (\vga_ins|o_x [7] & !\vga_ins|LessThan0~13_cout )) # (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~267_combout  & ((\vga_ins|o_x 
// [7]) # (!\vga_ins|LessThan0~13_cout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~267_combout ),
	.datab(\vga_ins|o_x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan0~13_cout ),
	.combout(),
	.cout(\vga_ins|LessThan0~15_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan0~15 .lut_mask = 16'h004D;
defparam \vga_ins|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \vga_ins|LessThan0~17 (
// Equation(s):
// \vga_ins|LessThan0~17_cout  = CARRY((\vga_ins|o_x [8] & ((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~266_combout ) # (!\vga_ins|LessThan0~15_cout ))) # (!\vga_ins|o_x [8] & 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~266_combout  & !\vga_ins|LessThan0~15_cout )))

	.dataa(\vga_ins|o_x [8]),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~266_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan0~15_cout ),
	.combout(),
	.cout(\vga_ins|LessThan0~17_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan0~17 .lut_mask = 16'h008E;
defparam \vga_ins|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \vga_ins|LessThan0~18 (
// Equation(s):
// \vga_ins|LessThan0~18_combout  = (\vga_ins|o_x [9] & (\vga_ins|LessThan0~17_cout  & \vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~265_combout )) # (!\vga_ins|o_x [9] & ((\vga_ins|LessThan0~17_cout ) # 
// (\vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~265_combout )))

	.dataa(\vga_ins|o_x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~265_combout ),
	.cin(\vga_ins|LessThan0~17_cout ),
	.combout(\vga_ins|LessThan0~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan0~18 .lut_mask = 16'hF550;
defparam \vga_ins|LessThan0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout  = (!\vga_ins|ADDR [18] & (!\vga_ins|ADDR [16] & (!\vga_ins|ADDR [17] & \vga_ins|ADDR [13])))

	.dataa(\vga_ins|ADDR [18]),
	.datab(\vga_ins|ADDR [16]),
	.datac(\vga_ins|ADDR [17]),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0 .lut_mask = 16'h0100;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3] = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w[3] .lut_mask = 16'h8800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: FF_X53_Y42_N23
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3] .lut_mask = 16'h4400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y28_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout  = (!\vga_ins|ADDR [16] & (!\vga_ins|ADDR [17] & (!\vga_ins|ADDR [18] & !\vga_ins|ADDR [13])))

	.dataa(\vga_ins|ADDR [16]),
	.datab(\vga_ins|ADDR [17]),
	.datac(\vga_ins|ADDR [18]),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0 .lut_mask = 16'h0001;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout  = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0 .lut_mask = 16'h8800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: FF_X53_Y42_N21
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout  = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1 .lut_mask = 16'h4400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y21_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12 .lut_mask = 16'hE3E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13 .lut_mask = 16'hBBC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout  = \vga_ins|ADDR [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|ADDR [15]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N1
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N9
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[3] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[3] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3])

	.dataa(gnd),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14 .lut_mask = 16'h00CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N3
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[4] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[4] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout  = (\vga_ins|ADDR [16] & (!\vga_ins|ADDR [18] & !\vga_ins|ADDR [17]))

	.dataa(\vga_ins|ADDR [16]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [18]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2 .lut_mask = 16'h000A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3] = (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w[3] .lut_mask = 16'h0400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3] = (\vga_ins|ADDR [13] & (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w[3] .lut_mask = 16'h0800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y21_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10 .lut_mask = 16'hC088;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3] = (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w[3] .lut_mask = 16'h4000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y13_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3] = (\vga_ins|ADDR [13] & (\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w[3] .lut_mask = 16'h8000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y24_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8 .lut_mask = 16'hE200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3] = (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w[3] .lut_mask = 16'h1000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y24_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & (\vga_ins|ADDR [13] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout 
// )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w[3] .lut_mask = 16'h4000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9 .lut_mask = 16'h0C0A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout ) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~8_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~9_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12 .lut_mask = 16'hCC8C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3] = (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w[3] .lut_mask = 16'h0100;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y12_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3] = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w[3] .lut_mask = 16'h0200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y4_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11 .lut_mask = 16'h3022;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~10_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~12_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~11_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13 .lut_mask = 16'hCCC8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~13_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~13_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15 .lut_mask = 16'h0F08;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N5
dffeas \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(gnd),
	.asdata(\vga_ins|ADDR [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5] .is_wysiwyg = "true";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  = (!\vga_ins|ADDR [16] & (\vga_ins|ADDR [18] & !\vga_ins|ADDR [17]))

	.dataa(\vga_ins|ADDR [16]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [18]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0 .lut_mask = 16'h0050;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  & \vga_ins|ADDR 
// [13])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w[3] .lut_mask = 16'h4000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_last_address = 4095;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .port_b_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  & !\vga_ins|ADDR 
// [13])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w[3] .lut_mask = 16'h0040;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y17_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .lut_mask = 16'h2200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a296~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a288~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .lut_mask = 16'hAC00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  & \vga_ins|ADDR 
// [13])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] .lut_mask = 16'h1000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3] = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  & \vga_ins|ADDR 
// [13])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w[3] .lut_mask = 16'h2000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y56_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3] = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  & !\vga_ins|ADDR 
// [13])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w[3] .lut_mask = 16'h0020;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout  & !\vga_ins|ADDR 
// [13])))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1690w[3]~0_combout ),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w[3] .lut_mask = 16'h0010;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a272~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a256~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0 .lut_mask = 16'hFA0C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a264~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a280~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1 .lut_mask = 16'hF388;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3] = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w[3] .lut_mask = 16'h2200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w[3] .lut_mask = 16'h1100;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout  = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0 .lut_mask = 16'h2200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y52_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout  & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2 .lut_mask = 16'hCEC2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ))

	.dataa(\vga_ins|ADDR [14]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[1]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[3] .lut_mask = 16'h0500;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y55_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~2_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3 .lut_mask = 16'hBC8C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~1_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~3_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2 .lut_mask = 16'h0B08;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~1_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3 .lut_mask = 16'h0302;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout  = (\vga_ins|ADDR [16] & (!\vga_ins|ADDR [18] & \vga_ins|ADDR [17]))

	.dataa(\vga_ins|ADDR [16]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [18]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1 .lut_mask = 16'h0A00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3] = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w[3] .lut_mask = 16'h2000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3] = (\vga_ins|ADDR [13] & (\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w[3] .lut_mask = 16'h8000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y4_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a232~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a248~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 .lut_mask = 16'hC840;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3] = (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w[3] .lut_mask = 16'h1000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y12_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3] = (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [14] & (\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w[3] .lut_mask = 16'h4000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y14_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a224~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a240~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 .lut_mask = 16'h00E2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3] = (\vga_ins|ADDR [13] & (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w[3] .lut_mask = 16'h0800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3] = (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w[3] .lut_mask = 16'h0200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a216~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a200~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6 .lut_mask = 16'hC480;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3] = (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w[3] .lut_mask = 16'h0400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y30_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3] = (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout 
// )))

	.dataa(\vga_ins|ADDR [13]),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w[3] .lut_mask = 16'h0100;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a208~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a192~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5 .lut_mask = 16'h2230;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~6_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~5_combout ),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 .lut_mask = 16'h00EE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~9_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~8_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~7_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10 .lut_mask = 16'hFFE0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout  = (!\vga_ins|ADDR [16] & (!\vga_ins|ADDR [18] & \vga_ins|ADDR [17]))

	.dataa(\vga_ins|ADDR [16]),
	.datab(gnd),
	.datac(\vga_ins|ADDR [18]),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0 .lut_mask = 16'h0500;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3] = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w[3] .lut_mask = 16'h0800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w[3] .lut_mask = 16'h0100;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3] = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [15] & (!\vga_ins|ADDR [13] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|ADDR [13]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w[3] .lut_mask = 16'h0200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init3 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ))) 
// # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a128~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a144~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6 .lut_mask = 16'hF4A4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (!\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w[3] .lut_mask = 16'h0400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init3 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init2 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init1 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a152~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~6_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a136~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7 .lut_mask = 16'hBC8C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3] = (\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w[3] .lut_mask = 16'h8000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3] = (!\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w[3] .lut_mask = 16'h1000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3] = (\vga_ins|ADDR [14] & (!\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w[3] .lut_mask = 16'h2000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y52_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ))) 
// # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a160~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a176~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4 .lut_mask = 16'hF4A4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w[3] (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3] = (!\vga_ins|ADDR [14] & (\vga_ins|ADDR [13] & (\vga_ins|ADDR [15] & \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout 
// )))

	.dataa(\vga_ins|ADDR [14]),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1408w[2]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w[3] .lut_mask = 16'h4000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_first_bit_number = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a184~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~4_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a168~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5 .lut_mask = 16'hDAD0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~7_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~5_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4 .lut_mask = 16'h3202;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~10_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~4_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11 .lut_mask = 16'hC8C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~15_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~3_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~11_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16 .lut_mask = 16'hF3F2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y22_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26 .lut_mask = 16'hDC98;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~26_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27 .lut_mask = 16'hF588;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y15_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X46_Y27_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a113~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22 .lut_mask = 16'hC840;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y66_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a97~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23 .lut_mask = 16'h3202;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout ) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~22_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~23_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28 .lut_mask = 16'hF0B0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a81~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24 .lut_mask = 16'hC480;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y14_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a65~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25 .lut_mask = 16'h3210;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~28_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~24_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~25_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29 .lut_mask = 16'hAAA8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~27_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~29_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30 .lut_mask = 16'h0F08;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y5_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a297 )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a297 ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a289~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17 .lut_mask = 16'hD800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y58_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y59_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y63_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a273~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a257~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14 .lut_mask = 16'hB9A8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout  
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a265~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a281~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~14_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15 .lut_mask = 16'hCAF0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y63_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16 .lut_mask = 16'hBA98;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17 .lut_mask = 16'hF388;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~15_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~17_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18 .lut_mask = 16'h2320;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~17_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19 .lut_mask = 16'h0302;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y56_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a209~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a193~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21 .lut_mask = 16'h3120;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y16_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a217~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a201~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22 .lut_mask = 16'hD800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~21_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~22_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23 .lut_mask = 16'h5550;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y13_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y29_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a241~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a225~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24 .lut_mask = 16'h4540;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y65_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y15_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a233~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a249~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25 .lut_mask = 16'hA820;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~23_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~24_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~25_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26 .lut_mask = 16'hEEEA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout  & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a129~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a145~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20 .lut_mask = 16'hAEA4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout  
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~20_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a137~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a153~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21 .lut_mask = 16'hEA4A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y8_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_first_bit_number = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a177~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a161~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18 .lut_mask = 16'hB9A8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a169~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a185~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19 .lut_mask = 16'hF388;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~21_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~19_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20 .lut_mask = 16'h0E02;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~26_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~20_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27 .lut_mask = 16'hCC80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19_combout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~30_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~19_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~27_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31 .lut_mask = 16'hCCFE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_last_address = 4095;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .port_b_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~32 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~32_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a290~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a298~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~32 .lut_mask = 16'hCA00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y62_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30 .lut_mask = 16'hB9A8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~30_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31 .lut_mask = 16'hBBC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y59_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y59_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y67_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a274~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a258~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28 .lut_mask = 16'hB9A8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a282~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a266~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~28_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29 .lut_mask = 16'hBBC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~33 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~33_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~31_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~29_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~33 .lut_mask = 16'h3202;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~34 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~34_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~32_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~33_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~32_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~33_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~34 .lut_mask = 16'h0504;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40 .lut_mask = 16'hDC98;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout ))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~40_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41 .lut_mask = 16'hEC64;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y11_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a74~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39 .lut_mask = 16'h00E4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a90~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38 .lut_mask = 16'hCA00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y66_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a106~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37 .lut_mask = 16'h2320;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y28_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a122~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36 .lut_mask = 16'hE400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout ) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~37_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~36_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43 .lut_mask = 16'hFB00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~39_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~38_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~43_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44 .lut_mask = 16'hF0E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~45 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~41_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~44_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~45 .lut_mask = 16'h5540;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y6_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y31_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a250~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a234~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40 .lut_mask = 16'hD080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y6_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~39 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~39_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a242~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a226~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~39_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~39 .lut_mask = 16'h0B08;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y7_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a218~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a202~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37 .lut_mask = 16'hB800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a210~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a194~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36 .lut_mask = 16'h3120;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~38 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~38_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~37_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~36_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~38 .lut_mask = 16'h5550;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~38_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~39_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~40_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~39_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~38_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41 .lut_mask = 16'hFEF0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y5_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ))) 
// # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a162~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a178~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32 .lut_mask = 16'hF4A4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y64_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a186~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~32_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a170~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33 .lut_mask = 16'hBC8C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] 
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a146~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a130~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34 .lut_mask = 16'hB9A8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_first_bit_number = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a154~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~34_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a138~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35 .lut_mask = 16'hBCB0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~33_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~35_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35 .lut_mask = 16'h0A0C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~41_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~35_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42 .lut_mask = 16'hAA80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~34_combout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~34_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~45_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~42_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46 .lut_mask = 16'hDDDC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y17_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~47 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~47_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a299 )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a299 ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a291~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~47 .lut_mask = 16'hD800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44 .lut_mask = 16'hEE30;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y52_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~44_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45 .lut_mask = 16'hDA8A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y60_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y61_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y56_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a275~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a259~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42 .lut_mask = 16'hEE30;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a267~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a283~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~42_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43 .lut_mask = 16'hF388;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~48 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~48_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~45_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~43_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~48 .lut_mask = 16'h0C0A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~49 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~49_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~47_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~48_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~47_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~48_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~49_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~49 .lut_mask = 16'h0054;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a147~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a131~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48 .lut_mask = 16'hADA8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout  
// & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~48_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a139~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a155~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49 .lut_mask = 16'hEA4A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y21_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a179~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a163~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46 .lut_mask = 16'hE3E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~46_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a187~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a171~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47 .lut_mask = 16'hDA8A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~50 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~50_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~49_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~47_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~50_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~50 .lut_mask = 16'h5404;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~55 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~55_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a235~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a251~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~55 .lut_mask = 16'hA820;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y17_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~54 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~54_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a227~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a243~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~54_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~54 .lut_mask = 16'h0E02;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y17_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y58_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~52 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~52_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a219~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a203~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~52_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~52 .lut_mask = 16'h8A80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~51 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~51_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a211~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a195~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~51 .lut_mask = 16'h0B08;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~53 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~53_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~52_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~51_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~52_combout ),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~51_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~53_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~53 .lut_mask = 16'h0F0A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~56 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~56_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~53_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~55_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~54_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~55_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~54_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~53_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~56_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~56 .lut_mask = 16'hFFE0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~57 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~57_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~50_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~56_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~50_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~56_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~57_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~57 .lut_mask = 16'hA888;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a83~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a91~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52 .lut_mask = 16'hA820;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y58_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a107~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a99~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51 .lut_mask = 16'h2320;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y10_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a115~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a123~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50 .lut_mask = 16'hC808;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~58 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~58_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout ) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~51_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~50_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~58_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~58 .lut_mask = 16'hEF00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y13_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a67~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a75~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53 .lut_mask = 16'h5404;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~59 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~59_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~58_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~52_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~58_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~53_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~59 .lut_mask = 16'hF0E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X70_Y37_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54 .lut_mask = 16'hD9C8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~54_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55 .lut_mask = 16'hAFC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~59_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~59_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~55_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60 .lut_mask = 16'h5450;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~49_combout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~57_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~49_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~57_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~60_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61 .lut_mask = 16'hDDDC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y10_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~67 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~67_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a220~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a204~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~67_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~67 .lut_mask = 16'hB800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~66 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~66_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a196~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a212~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~66_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~66 .lut_mask = 16'h00E2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~68 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~68_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~67_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~66_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~67_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~66_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~68_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~68 .lut_mask = 16'h3322;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y15_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y24_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~69 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~69_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a228~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a244~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~69_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~69 .lut_mask = 16'h3022;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y3_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y63_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~70 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~70_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a252~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a236~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~70_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~70 .lut_mask = 16'h88C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~71 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~71_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~68_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~69_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~70_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~68_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~69_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~70_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~71_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~71 .lut_mask = 16'hFAEA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a148~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a132~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62 .lut_mask = 16'hADA8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a156~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~62_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a140~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63 .lut_mask = 16'hBC8C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y65_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y16_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y16_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y23_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a180~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a164~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60 .lut_mask = 16'hADA8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a172~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a188~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~60_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61 .lut_mask = 16'hF588;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~65 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~65_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~63_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~61_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~65_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~65 .lut_mask = 16'h3202;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~72 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~72_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~65_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~71_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~71_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~65_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~72_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~72 .lut_mask = 16'hAA80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66 .lut_mask = 16'hE200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y23_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65 .lut_mask = 16'h00B8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y11_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y22_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64 .lut_mask = 16'hE200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~73 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~73_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout ) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~65_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~64_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~73_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~73 .lut_mask = 16'hCC8C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y8_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y23_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67 .lut_mask = 16'h3022;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~74 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~74_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~73_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~66_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~73_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~67_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~74_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~74 .lut_mask = 16'hCCC8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y23_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y34_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68 .lut_mask = 16'hFC0A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~68_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69 .lut_mask = 16'hCFA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~75 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~75_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~74_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~74_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~69_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~75_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~75 .lut_mask = 16'h0E0C;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y60_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y37_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y64_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout  & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a260~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a276~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56 .lut_mask = 16'hCEC2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a284~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a268~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~56_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57 .lut_mask = 16'hAFC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y60_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y41_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y52_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout  & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58 .lut_mask = 16'hCEC2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~58_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59 .lut_mask = 16'hF588;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~63 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~63_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~57_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~59_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~63_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~63 .lut_mask = 16'h4450;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y38_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_last_address = 4095;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .port_b_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y5_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_first_bit_number = 4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~62 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~62_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a300~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a292~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~62_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~62 .lut_mask = 16'hAC00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y33_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~64 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~64_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~63_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~62_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~63_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~62_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~64_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~64 .lut_mask = 16'h0302;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~76 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~76_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~64_combout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~72_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~75_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~72_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~75_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~64_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~76_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~76 .lut_mask = 16'hFF54;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~80 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~80_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a93~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~80_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~80 .lut_mask = 16'hA808;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y7_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~81 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~81_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a77~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~81_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~81 .lut_mask = 16'h4540;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y23_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a125~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78 .lut_mask = 16'hE400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y66_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a109~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79 .lut_mask = 16'h4540;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~88 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~88_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout ) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~78_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~79_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~88_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~88 .lut_mask = 16'hF0B0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~89 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~89_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~88_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~80_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~81_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~80_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~81_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~88_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~89_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~89 .lut_mask = 16'hFE00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y40_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y54_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~82 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~82_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout  
// & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~82_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~82 .lut_mask = 16'hAAD8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~83 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~83_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~82_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~82_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~82_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~82_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~83_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~83 .lut_mask = 16'hDDA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~90 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~90_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~89_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~83_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~89_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~83_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~90_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~90 .lut_mask = 16'h5450;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y7_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y64_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~85 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~85_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a253~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a237~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~85_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~85 .lut_mask = 16'hA0C0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~84 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~84_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a229~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a245~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~84_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~84 .lut_mask = 16'h0E04;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y24_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~82 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~82_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a221~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a205~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~82_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~82 .lut_mask = 16'hD080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y27_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y9_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~81 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~81_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a213~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a197~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~81_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~81 .lut_mask = 16'h0D08;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~83 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~83_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~82_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~81_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~82_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~81_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~83_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~83 .lut_mask = 16'h3322;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~86 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~86_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~83_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~85_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~84_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~85_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~84_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~83_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~86_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~86 .lut_mask = 16'hFFC8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y56_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a133~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a149~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76 .lut_mask = 16'hAAE4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a157~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a141~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~76_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77 .lut_mask = 16'hDDA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y43_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y5_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout 
//  & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a181~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a165~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74 .lut_mask = 16'hAAD8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y65_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout  & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout  & \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a189~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~74_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a173~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75 .lut_mask = 16'hB8CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~80 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~80_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~77_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~75_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~80_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~80 .lut_mask = 16'h3210;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~87 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~87_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~80_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~86_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~86_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~80_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~87_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~87 .lut_mask = 16'hA8A0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~77 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~77_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a301 )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a301 ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a293~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~77_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~77 .lut_mask = 16'hAC00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y61_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y46_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72 .lut_mask = 16'hAAE4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y55_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout  
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~72_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73 .lut_mask = 16'hE2CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y59_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y47_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y59_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y62_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_first_bit_number = 5;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout 
//  & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a277~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a261~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70 .lut_mask = 16'hAAD8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a285~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a269~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~70_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71 .lut_mask = 16'hDDA0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~78 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~78_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~73_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~71_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~78_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~78 .lut_mask = 16'h5404;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~79 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~79_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~77_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~78_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~77_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~78_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~79_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~79 .lut_mask = 16'h0054;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~91 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~91_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~79_combout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~90_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~87_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~90_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~87_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~79_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~91_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~91 .lut_mask = 16'hFF32;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y23_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y28_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y21_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~96 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~96_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout  
// & !\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~96_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~96 .lut_mask = 16'hCCB8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~97 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~97_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~96_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~96_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~96_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~96_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~97_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~97 .lut_mask = 16'hF388;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y7_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~95 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~95_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a78~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~95_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~95 .lut_mask = 16'h3120;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y22_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~94 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~94_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a94~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~94_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~94 .lut_mask = 16'hE400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y65_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~93 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~93_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a110~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~93_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~93 .lut_mask = 16'h5140;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y12_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y9_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~92 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~92_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a126~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~92_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~92 .lut_mask = 16'hE400;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~103 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~103_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~93_combout ) 
// # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~92_combout ) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~93_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~92_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~103_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~103 .lut_mask = 16'hC8CC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~104 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~104_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~103_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~95_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~94_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~95_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~94_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~103_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~104_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~104 .lut_mask = 16'hF0E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~105 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~105_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~104_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~97_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~97_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~104_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~105_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~105 .lut_mask = 16'h0F08;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y10_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~100 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~100_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a254~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a238~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~100_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~100 .lut_mask = 16'hD800;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y11_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y30_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~99 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~99_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a246~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a230~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~99_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~99 .lut_mask = 16'h0D08;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y11_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y31_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~96 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~96_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a198~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a214~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~96_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~96 .lut_mask = 16'h0E04;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X104_Y15_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~97 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~97_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a206~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a222~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~97_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~97 .lut_mask = 16'hC840;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~98 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~98_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~96_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~97_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~96_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~97_combout ),
	.datac(gnd),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~98_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~98 .lut_mask = 16'h00EE;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~101 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~101_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~98_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~100_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~99_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~100_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~99_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~98_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~101_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~101 .lut_mask = 16'hFFC8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y55_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y28_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~90 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~90_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a150~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a134~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~90_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~90 .lut_mask = 16'hADA8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y19_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y22_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~91 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~91_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~90_combout  & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~90_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~90_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a158~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a142~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~91_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~91 .lut_mask = 16'hDA8A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y61_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y15_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y18_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y14_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~88 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~88_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ))) 
// # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a166~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a182~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~88_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~88 .lut_mask = 16'hFA44;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~89 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~89_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~88_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~88_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~88_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a174~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a190~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~88_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~89_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~89 .lut_mask = 16'hF588;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~95 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~95_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~89_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~91_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~91_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~89_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~95_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~95 .lut_mask = 16'h5410;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~102 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~102_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~95_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~101_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~101_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~95_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~102_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~102 .lut_mask = 16'hF080;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1753w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(2'b00),
	.portaaddr({\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr(12'b000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_last_address = 4095;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_address_width = 12;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .port_b_data_width = 2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y36_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~92 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~92_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a302~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a294~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~92_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~92 .lut_mask = 16'h8A80;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y53_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y57_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y49_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout  & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86 .lut_mask = 16'hCEC2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~87 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~87_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~86_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~87_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~87 .lut_mask = 16'hAFC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y48_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y56_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y68_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a270~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a262~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84 .lut_mask = 16'hE3E0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y61_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_first_bit_number = 6;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~85 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~85_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84_combout 
// ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a278~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~84_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a286~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~85_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~85 .lut_mask = 16'hF838;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y49_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~93 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~93_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~85_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~87_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~87_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~85_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~93_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~93 .lut_mask = 16'h0E02;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~94 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~94_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~92_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~93_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~92_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~93_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~94_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~94 .lut_mask = 16'h0504;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~106 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~106_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~94_combout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~105_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~102_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~105_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~102_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~94_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~106_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~106 .lut_mask = 16'hFF0E;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X15_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1356w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1346w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y42_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1319w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y62_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1336w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N2
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~100 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~100_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout  & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~100_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~100 .lut_mask = 16'hCEC2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N0
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~101 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~101_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~100_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~100_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~100_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~100_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~101_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~101 .lut_mask = 16'hAFC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1702w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y45_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1723w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~98 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~98_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout  & 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a263~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a279~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~98_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~98 .lut_mask = 16'hF0CA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y60_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1713w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y62_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1733w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~99 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~99_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~98_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout ) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~98_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout  
// & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~98_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a271~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a287~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~99_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~99 .lut_mask = 16'hE4AA;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N6
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~108 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~108_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~99_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~101_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~101_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~99_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~108_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~108 .lut_mask = 16'h00E4;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y29_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1743w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~107 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~107_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a303 ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a295~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a303 ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~107_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~107 .lut_mask = 16'hCA00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N20
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~109 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~109_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~108_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~107_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~108_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~107_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~109_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~109 .lut_mask = 16'h0032;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y25_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1639w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y58_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1619w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~112 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~112_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a223~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a207~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~112_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~112 .lut_mask = 16'hC480;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X104_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1629w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y9_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1608w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~111 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~111_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a215~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a199~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~111_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~111 .lut_mask = 16'h00D8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~113 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~113_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~112_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~111_combout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(gnd),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~112_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~111_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~113_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~113 .lut_mask = 16'h5550;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y9_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1669w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y12_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1649w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~114 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~114_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a247~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a231~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~114_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~114 .lut_mask = 16'h3120;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y8_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1679w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y52_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1659w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~115 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~115_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a255~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a239~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~115_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~115 .lut_mask = 16'hC480;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~116 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~116_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~113_combout ) # 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~114_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~115_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~113_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~114_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~115_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~116_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~116 .lut_mask = 16'hEEEC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y50_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1525w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y26_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1514w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~104 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~104_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a143~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a135~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~104_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~104 .lut_mask = 16'hEE30;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y55_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1535w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1545w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~105 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~105_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~104_combout  & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout )) 
// # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~104_combout  & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout )))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~104_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a151~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a159~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~105_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~105 .lut_mask = 16'hEA62;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y64_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1565w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1585w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1555w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X64_Y51_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1575w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~102 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~102_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])))) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ))) 
// # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a167~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a183~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~102_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~102 .lut_mask = 16'hF2C2;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~103 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~103_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~102_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~102_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout )))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~102_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a175~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a191~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~102_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~103_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~103 .lut_mask = 16'hF388;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N14
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~110 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~110_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~103_combout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~105_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~105_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~103_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~110_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~110 .lut_mask = 16'h0C0A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N8
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~117 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~117_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~110_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~116_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~116_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~110_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~117_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~117 .lut_mask = 16'hEC00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y20_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1481w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y10_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1491w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N10
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~106 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~106_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a119~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a127~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~106_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~106 .lut_mask = 16'hCA00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y66_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1471w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1461w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~107 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~107_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a111~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a103~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~107_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~107 .lut_mask = 16'h4450;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N12
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~118 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~118_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~106_combout ) 
// # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~107_combout ) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~106_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~107_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [3]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~118_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~118 .lut_mask = 16'hFB00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y8_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1420w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y24_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1431w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N28
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~109 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~109_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a71~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a79~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~109_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~109 .lut_mask = 16'h3202;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X37_Y32_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1451w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X15_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1441w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N22
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~108 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~108_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a95~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a87~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~108_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~108 .lut_mask = 16'hAC00;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~119 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~119_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~118_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~109_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~108_combout ) # (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~118_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~109_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~108_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~119_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~119 .lut_mask = 16'hAAA8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X51_Y35_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1396w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X78_Y33_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1376w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X37_Y39_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1386w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X51_Y21_N0
cycloneive_ram_block \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\vga_ins|img_data_inst|altsyncram_component|auto_generated|rden_decode|w_anode1366w[3]~1_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\vga_ins|ADDR [12],\vga_ins|ADDR [11],\vga_ins|ADDR [10],\vga_ins|ADDR [9],\vga_ins|ADDR [8],\vga_ins|ADDR [7],\vga_ins|ADDR [6],\vga_ins|ADDR [5],\vga_ins|ADDR [4],\vga_ins|ADDR [3],\vga_ins|ADDR [2],\vga_ins|ADDR [1],\vga_ins|ADDR [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file = "reci8_img_data.mif";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "vga_controller:vga_ins|img_data:img_data_inst|altsyncram:altsyncram_component|altsyncram_3oc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 307200;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N16
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~110 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~110_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1])) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout )) # 
// (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout )))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [1]),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~110_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~110 .lut_mask = 16'hD9C8;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N18
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~111 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~111_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~110_combout  & 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout )) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~110_combout  & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ))))) # (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0] & 
// (((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~110_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [0]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~110_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~111_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~111 .lut_mask = 16'hAFC0;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y32_N24
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~120 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~120_combout  = (!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4] & 
// ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~119_combout ) # ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout  & 
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~111_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~119_combout ),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~14_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [4]),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|_~111_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~120_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~120 .lut_mask = 16'h0E0A;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N26
cycloneive_lcell_comb \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~121 (
// Equation(s):
// \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~121_combout  = (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~109_combout ) # 
// ((!\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5] & ((\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~117_combout ) # 
// (\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~120_combout ))))

	.dataa(\vga_ins|img_data_inst|altsyncram_component|auto_generated|address_reg_a [5]),
	.datab(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~109_combout ),
	.datac(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~117_combout ),
	.datad(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~120_combout ),
	.cin(gnd),
	.combout(\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~121_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~121 .lut_mask = 16'hDDDC;
defparam \vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y38_N0
cycloneive_ram_block \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(36'b000000000000000000000000000000000000),
	.portaaddr({\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[7]~121_combout ,\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[6]~106_combout ,
\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[5]~91_combout ,\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[4]~76_combout ,
\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[3]~61_combout ,\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[2]~46_combout ,
\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[1]~31_combout ,\vga_ins|img_data_inst|altsyncram_component|auto_generated|mux2|result_node[0]~16_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "reci8_img_index.mif";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "vga_controller:vga_ins|img_index:img_index_inst|altsyncram:altsyncram_component|altsyncram_enc1:auto_generated|ALTSYNCRAM";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 24;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \vga_ins|img_index_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFF000000000;
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \dn_switch~input (
	.i(dn_switch),
	.ibar(gnd),
	.o(\dn_switch~input_o ));
// synopsys translate_off
defparam \dn_switch~input .bus_hold = "false";
defparam \dn_switch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \vga_ins|Add4~0 (
// Equation(s):
// \vga_ins|Add4~0_combout  = \vga_ins|o_y [0] $ (VCC)
// \vga_ins|Add4~1  = CARRY(\vga_ins|o_y [0])

	.dataa(\vga_ins|o_y [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Add4~0_combout ),
	.cout(\vga_ins|Add4~1 ));
// synopsys translate_off
defparam \vga_ins|Add4~0 .lut_mask = 16'h55AA;
defparam \vga_ins|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N2
cycloneive_lcell_comb \vga_ins|Add5~0 (
// Equation(s):
// \vga_ins|Add5~0_combout  = \vga_ins|o_y [0] $ (VCC)
// \vga_ins|Add5~1  = CARRY(\vga_ins|o_y [0])

	.dataa(gnd),
	.datab(\vga_ins|o_y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Add5~0_combout ),
	.cout(\vga_ins|Add5~1 ));
// synopsys translate_off
defparam \vga_ins|Add5~0 .lut_mask = 16'h33CC;
defparam \vga_ins|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \vga_ins|o_y~11 (
// Equation(s):
// \vga_ins|o_y~11_combout  = (\vga_ins|Add4~0_combout  & ((\vga_ins|o_y~0_combout ) # ((\dn_switch~input_o  & \vga_ins|Add5~0_combout )))) # (!\vga_ins|Add4~0_combout  & (((\dn_switch~input_o  & \vga_ins|Add5~0_combout ))))

	.dataa(\vga_ins|Add4~0_combout ),
	.datab(\vga_ins|o_y~0_combout ),
	.datac(\dn_switch~input_o ),
	.datad(\vga_ins|Add5~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|o_y~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|o_y~11 .lut_mask = 16'hF888;
defparam \vga_ins|o_y~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \vga_ins|o_y~12 (
// Equation(s):
// \vga_ins|o_y~12_combout  = (\vga_ins|o_y~11_combout  & ((!\vga_ins|Equal2~1_combout ) # (!\dn_switch~input_o )))

	.dataa(\dn_switch~input_o ),
	.datab(gnd),
	.datac(\vga_ins|o_y~11_combout ),
	.datad(\vga_ins|Equal2~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|o_y~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|o_y~12 .lut_mask = 16'h50F0;
defparam \vga_ins|o_y~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \up_switch~input (
	.i(up_switch),
	.ibar(gnd),
	.o(\up_switch~input_o ));
// synopsys translate_off
defparam \up_switch~input .bus_hold = "false";
defparam \up_switch~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X100_Y20_N22
cycloneive_lcell_comb \vga_ins|o_y[9]~2 (
// Equation(s):
// \vga_ins|o_y[9]~2_combout  = (\vga_ins|Equal0~4_combout  & ((\dn_switch~input_o ) # (\up_switch~input_o )))

	.dataa(gnd),
	.datab(\dn_switch~input_o ),
	.datac(\up_switch~input_o ),
	.datad(\vga_ins|Equal0~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|o_y[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|o_y[9]~2 .lut_mask = 16'hFC00;
defparam \vga_ins|o_y[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N25
dffeas \vga_ins|o_y[0] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|o_y~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|o_y[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|o_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|o_y[0] .is_wysiwyg = "true";
defparam \vga_ins|o_y[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \vga_ins|Add4~2 (
// Equation(s):
// \vga_ins|Add4~2_combout  = (\vga_ins|o_y [1] & (\vga_ins|Add4~1  & VCC)) # (!\vga_ins|o_y [1] & (!\vga_ins|Add4~1 ))
// \vga_ins|Add4~3  = CARRY((!\vga_ins|o_y [1] & !\vga_ins|Add4~1 ))

	.dataa(gnd),
	.datab(\vga_ins|o_y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~1 ),
	.combout(\vga_ins|Add4~2_combout ),
	.cout(\vga_ins|Add4~3 ));
// synopsys translate_off
defparam \vga_ins|Add4~2 .lut_mask = 16'hC303;
defparam \vga_ins|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N4
cycloneive_lcell_comb \vga_ins|Add5~2 (
// Equation(s):
// \vga_ins|Add5~2_combout  = (\vga_ins|o_y [1] & (!\vga_ins|Add5~1 )) # (!\vga_ins|o_y [1] & ((\vga_ins|Add5~1 ) # (GND)))
// \vga_ins|Add5~3  = CARRY((!\vga_ins|Add5~1 ) # (!\vga_ins|o_y [1]))

	.dataa(\vga_ins|o_y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~1 ),
	.combout(\vga_ins|Add5~2_combout ),
	.cout(\vga_ins|Add5~3 ));
// synopsys translate_off
defparam \vga_ins|Add5~2 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \vga_ins|o_y~10 (
// Equation(s):
// \vga_ins|o_y~10_combout  = (\vga_ins|o_y~0_combout  & ((\vga_ins|Add4~2_combout ) # ((\dn_switch~input_o  & \vga_ins|Add5~2_combout )))) # (!\vga_ins|o_y~0_combout  & (((\dn_switch~input_o  & \vga_ins|Add5~2_combout ))))

	.dataa(\vga_ins|o_y~0_combout ),
	.datab(\vga_ins|Add4~2_combout ),
	.datac(\dn_switch~input_o ),
	.datad(\vga_ins|Add5~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|o_y~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|o_y~10 .lut_mask = 16'hF888;
defparam \vga_ins|o_y~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N9
dffeas \vga_ins|o_y[1] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|o_y~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|o_y[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|o_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|o_y[1] .is_wysiwyg = "true";
defparam \vga_ins|o_y[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N6
cycloneive_lcell_comb \vga_ins|Add5~4 (
// Equation(s):
// \vga_ins|Add5~4_combout  = (\vga_ins|o_y [2] & (\vga_ins|Add5~3  $ (GND))) # (!\vga_ins|o_y [2] & (!\vga_ins|Add5~3  & VCC))
// \vga_ins|Add5~5  = CARRY((\vga_ins|o_y [2] & !\vga_ins|Add5~3 ))

	.dataa(\vga_ins|o_y [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~3 ),
	.combout(\vga_ins|Add5~4_combout ),
	.cout(\vga_ins|Add5~5 ));
// synopsys translate_off
defparam \vga_ins|Add5~4 .lut_mask = 16'hA50A;
defparam \vga_ins|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \vga_ins|Add5~6 (
// Equation(s):
// \vga_ins|Add5~6_combout  = (\vga_ins|o_y [3] & (!\vga_ins|Add5~5 )) # (!\vga_ins|o_y [3] & ((\vga_ins|Add5~5 ) # (GND)))
// \vga_ins|Add5~7  = CARRY((!\vga_ins|Add5~5 ) # (!\vga_ins|o_y [3]))

	.dataa(\vga_ins|o_y [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~5 ),
	.combout(\vga_ins|Add5~6_combout ),
	.cout(\vga_ins|Add5~7 ));
// synopsys translate_off
defparam \vga_ins|Add5~6 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \vga_ins|Add5~8 (
// Equation(s):
// \vga_ins|Add5~8_combout  = (\vga_ins|o_y [4] & (!\vga_ins|Add5~7  & VCC)) # (!\vga_ins|o_y [4] & (\vga_ins|Add5~7  $ (GND)))
// \vga_ins|Add5~9  = CARRY((!\vga_ins|o_y [4] & !\vga_ins|Add5~7 ))

	.dataa(gnd),
	.datab(\vga_ins|o_y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~7 ),
	.combout(\vga_ins|Add5~8_combout ),
	.cout(\vga_ins|Add5~9 ));
// synopsys translate_off
defparam \vga_ins|Add5~8 .lut_mask = 16'h3C03;
defparam \vga_ins|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \vga_ins|Add5~10 (
// Equation(s):
// \vga_ins|Add5~10_combout  = (\vga_ins|o_y [5] & ((\vga_ins|Add5~9 ) # (GND))) # (!\vga_ins|o_y [5] & (!\vga_ins|Add5~9 ))
// \vga_ins|Add5~11  = CARRY((\vga_ins|o_y [5]) # (!\vga_ins|Add5~9 ))

	.dataa(\vga_ins|o_y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~9 ),
	.combout(\vga_ins|Add5~10_combout ),
	.cout(\vga_ins|Add5~11 ));
// synopsys translate_off
defparam \vga_ins|Add5~10 .lut_mask = 16'hA5AF;
defparam \vga_ins|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \vga_ins|Add5~12 (
// Equation(s):
// \vga_ins|Add5~12_combout  = (\vga_ins|o_y [6] & (!\vga_ins|Add5~11  & VCC)) # (!\vga_ins|o_y [6] & (\vga_ins|Add5~11  $ (GND)))
// \vga_ins|Add5~13  = CARRY((!\vga_ins|o_y [6] & !\vga_ins|Add5~11 ))

	.dataa(gnd),
	.datab(\vga_ins|o_y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~11 ),
	.combout(\vga_ins|Add5~12_combout ),
	.cout(\vga_ins|Add5~13 ));
// synopsys translate_off
defparam \vga_ins|Add5~12 .lut_mask = 16'h3C03;
defparam \vga_ins|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \vga_ins|Add5~14 (
// Equation(s):
// \vga_ins|Add5~14_combout  = (\vga_ins|o_y [7] & ((\vga_ins|Add5~13 ) # (GND))) # (!\vga_ins|o_y [7] & (!\vga_ins|Add5~13 ))
// \vga_ins|Add5~15  = CARRY((\vga_ins|o_y [7]) # (!\vga_ins|Add5~13 ))

	.dataa(\vga_ins|o_y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~13 ),
	.combout(\vga_ins|Add5~14_combout ),
	.cout(\vga_ins|Add5~15 ));
// synopsys translate_off
defparam \vga_ins|Add5~14 .lut_mask = 16'hA5AF;
defparam \vga_ins|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \vga_ins|Add4~12 (
// Equation(s):
// \vga_ins|Add4~12_combout  = (\vga_ins|o_y [6] & (\vga_ins|Add4~11  $ (GND))) # (!\vga_ins|o_y [6] & ((GND) # (!\vga_ins|Add4~11 )))
// \vga_ins|Add4~13  = CARRY((!\vga_ins|Add4~11 ) # (!\vga_ins|o_y [6]))

	.dataa(gnd),
	.datab(\vga_ins|o_y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~11 ),
	.combout(\vga_ins|Add4~12_combout ),
	.cout(\vga_ins|Add4~13 ));
// synopsys translate_off
defparam \vga_ins|Add4~12 .lut_mask = 16'hC33F;
defparam \vga_ins|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N26
cycloneive_lcell_comb \vga_ins|Add4~14 (
// Equation(s):
// \vga_ins|Add4~14_combout  = (\vga_ins|o_y [7] & (!\vga_ins|Add4~13 )) # (!\vga_ins|o_y [7] & (\vga_ins|Add4~13  & VCC))
// \vga_ins|Add4~15  = CARRY((\vga_ins|o_y [7] & !\vga_ins|Add4~13 ))

	.dataa(gnd),
	.datab(\vga_ins|o_y [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~13 ),
	.combout(\vga_ins|Add4~14_combout ),
	.cout(\vga_ins|Add4~15 ));
// synopsys translate_off
defparam \vga_ins|Add4~14 .lut_mask = 16'h3C0C;
defparam \vga_ins|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \vga_ins|o_y~4 (
// Equation(s):
// \vga_ins|o_y~4_combout  = (\dn_switch~input_o  & (((\vga_ins|Equal2~1_combout )) # (!\vga_ins|Add5~14_combout ))) # (!\dn_switch~input_o  & (((!\vga_ins|Add4~14_combout ))))

	.dataa(\dn_switch~input_o ),
	.datab(\vga_ins|Add5~14_combout ),
	.datac(\vga_ins|Add4~14_combout ),
	.datad(\vga_ins|Equal2~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|o_y~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|o_y~4 .lut_mask = 16'hAF27;
defparam \vga_ins|o_y~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N27
dffeas \vga_ins|o_y[7] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|o_y~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|o_y[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|o_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|o_y[7] .is_wysiwyg = "true";
defparam \vga_ins|o_y[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \vga_ins|Equal1~2 (
// Equation(s):
// \vga_ins|Equal1~2_combout  = (\vga_ins|o_y [6] & (!\vga_ins|o_y [8] & (\vga_ins|o_y [5] & \vga_ins|o_y [7])))

	.dataa(\vga_ins|o_y [6]),
	.datab(\vga_ins|o_y [8]),
	.datac(\vga_ins|o_y [5]),
	.datad(\vga_ins|o_y [7]),
	.cin(gnd),
	.combout(\vga_ins|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Equal1~2 .lut_mask = 16'h2000;
defparam \vga_ins|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \vga_ins|Equal1~1 (
// Equation(s):
// \vga_ins|Equal1~1_combout  = (\vga_ins|o_y [4] & !\vga_ins|o_y [9])

	.dataa(gnd),
	.datab(\vga_ins|o_y [4]),
	.datac(\vga_ins|o_y [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Equal1~1 .lut_mask = 16'h0C0C;
defparam \vga_ins|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \vga_ins|Equal1~0 (
// Equation(s):
// \vga_ins|Equal1~0_combout  = (!\vga_ins|o_y [2] & (!\vga_ins|o_y [3] & (!\vga_ins|o_y [0] & !\vga_ins|o_y [1])))

	.dataa(\vga_ins|o_y [2]),
	.datab(\vga_ins|o_y [3]),
	.datac(\vga_ins|o_y [0]),
	.datad(\vga_ins|o_y [1]),
	.cin(gnd),
	.combout(\vga_ins|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Equal1~0 .lut_mask = 16'h0001;
defparam \vga_ins|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \vga_ins|o_y~0 (
// Equation(s):
// \vga_ins|o_y~0_combout  = (!\dn_switch~input_o  & (((!\vga_ins|Equal1~0_combout ) # (!\vga_ins|Equal1~1_combout )) # (!\vga_ins|Equal1~2_combout )))

	.dataa(\vga_ins|Equal1~2_combout ),
	.datab(\vga_ins|Equal1~1_combout ),
	.datac(\dn_switch~input_o ),
	.datad(\vga_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|o_y~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|o_y~0 .lut_mask = 16'h070F;
defparam \vga_ins|o_y~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \vga_ins|Add4~4 (
// Equation(s):
// \vga_ins|Add4~4_combout  = (\vga_ins|o_y [2] & ((GND) # (!\vga_ins|Add4~3 ))) # (!\vga_ins|o_y [2] & (\vga_ins|Add4~3  $ (GND)))
// \vga_ins|Add4~5  = CARRY((\vga_ins|o_y [2]) # (!\vga_ins|Add4~3 ))

	.dataa(\vga_ins|o_y [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~3 ),
	.combout(\vga_ins|Add4~4_combout ),
	.cout(\vga_ins|Add4~5 ));
// synopsys translate_off
defparam \vga_ins|Add4~4 .lut_mask = 16'h5AAF;
defparam \vga_ins|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \vga_ins|o_y~9 (
// Equation(s):
// \vga_ins|o_y~9_combout  = (\vga_ins|o_y~0_combout  & ((\vga_ins|Add4~4_combout ) # ((\dn_switch~input_o  & \vga_ins|Add5~4_combout )))) # (!\vga_ins|o_y~0_combout  & (((\dn_switch~input_o  & \vga_ins|Add5~4_combout ))))

	.dataa(\vga_ins|o_y~0_combout ),
	.datab(\vga_ins|Add4~4_combout ),
	.datac(\dn_switch~input_o ),
	.datad(\vga_ins|Add5~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|o_y~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|o_y~9 .lut_mask = 16'hF888;
defparam \vga_ins|o_y~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N11
dffeas \vga_ins|o_y[2] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|o_y~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|o_y[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|o_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|o_y[2] .is_wysiwyg = "true";
defparam \vga_ins|o_y[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \vga_ins|Add4~6 (
// Equation(s):
// \vga_ins|Add4~6_combout  = (\vga_ins|o_y [3] & (\vga_ins|Add4~5  & VCC)) # (!\vga_ins|o_y [3] & (!\vga_ins|Add4~5 ))
// \vga_ins|Add4~7  = CARRY((!\vga_ins|o_y [3] & !\vga_ins|Add4~5 ))

	.dataa(gnd),
	.datab(\vga_ins|o_y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~5 ),
	.combout(\vga_ins|Add4~6_combout ),
	.cout(\vga_ins|Add4~7 ));
// synopsys translate_off
defparam \vga_ins|Add4~6 .lut_mask = 16'hC303;
defparam \vga_ins|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N0
cycloneive_lcell_comb \vga_ins|o_y~8 (
// Equation(s):
// \vga_ins|o_y~8_combout  = (\dn_switch~input_o  & ((\vga_ins|Add5~6_combout ) # ((\vga_ins|Add4~6_combout  & \vga_ins|o_y~0_combout )))) # (!\dn_switch~input_o  & (\vga_ins|Add4~6_combout  & ((\vga_ins|o_y~0_combout ))))

	.dataa(\dn_switch~input_o ),
	.datab(\vga_ins|Add4~6_combout ),
	.datac(\vga_ins|Add5~6_combout ),
	.datad(\vga_ins|o_y~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|o_y~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|o_y~8 .lut_mask = 16'hECA0;
defparam \vga_ins|o_y~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N1
dffeas \vga_ins|o_y[3] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|o_y~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|o_y[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|o_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|o_y[3] .is_wysiwyg = "true";
defparam \vga_ins|o_y[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N20
cycloneive_lcell_comb \vga_ins|Add4~8 (
// Equation(s):
// \vga_ins|Add4~8_combout  = (\vga_ins|o_y [4] & (\vga_ins|Add4~7  $ (GND))) # (!\vga_ins|o_y [4] & ((GND) # (!\vga_ins|Add4~7 )))
// \vga_ins|Add4~9  = CARRY((!\vga_ins|Add4~7 ) # (!\vga_ins|o_y [4]))

	.dataa(gnd),
	.datab(\vga_ins|o_y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~7 ),
	.combout(\vga_ins|Add4~8_combout ),
	.cout(\vga_ins|Add4~9 ));
// synopsys translate_off
defparam \vga_ins|Add4~8 .lut_mask = 16'hC33F;
defparam \vga_ins|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \vga_ins|o_y~7 (
// Equation(s):
// \vga_ins|o_y~7_combout  = (\dn_switch~input_o  & (!\vga_ins|Add5~8_combout  & ((!\vga_ins|o_y~0_combout ) # (!\vga_ins|Add4~8_combout )))) # (!\dn_switch~input_o  & (((!\vga_ins|o_y~0_combout )) # (!\vga_ins|Add4~8_combout )))

	.dataa(\dn_switch~input_o ),
	.datab(\vga_ins|Add4~8_combout ),
	.datac(\vga_ins|Add5~8_combout ),
	.datad(\vga_ins|o_y~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|o_y~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|o_y~7 .lut_mask = 16'h135F;
defparam \vga_ins|o_y~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N3
dffeas \vga_ins|o_y[4] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|o_y~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|o_y[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|o_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|o_y[4] .is_wysiwyg = "true";
defparam \vga_ins|o_y[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N22
cycloneive_lcell_comb \vga_ins|Add4~10 (
// Equation(s):
// \vga_ins|Add4~10_combout  = (\vga_ins|o_y [5] & (!\vga_ins|Add4~9 )) # (!\vga_ins|o_y [5] & (\vga_ins|Add4~9  & VCC))
// \vga_ins|Add4~11  = CARRY((\vga_ins|o_y [5] & !\vga_ins|Add4~9 ))

	.dataa(gnd),
	.datab(\vga_ins|o_y [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~9 ),
	.combout(\vga_ins|Add4~10_combout ),
	.cout(\vga_ins|Add4~11 ));
// synopsys translate_off
defparam \vga_ins|Add4~10 .lut_mask = 16'h3C0C;
defparam \vga_ins|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \vga_ins|o_y~6 (
// Equation(s):
// \vga_ins|o_y~6_combout  = (\dn_switch~input_o  & ((\vga_ins|Equal2~1_combout ) # ((!\vga_ins|Add5~10_combout )))) # (!\dn_switch~input_o  & (((!\vga_ins|Add4~10_combout ))))

	.dataa(\vga_ins|Equal2~1_combout ),
	.datab(\vga_ins|Add4~10_combout ),
	.datac(\dn_switch~input_o ),
	.datad(\vga_ins|Add5~10_combout ),
	.cin(gnd),
	.combout(\vga_ins|o_y~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|o_y~6 .lut_mask = 16'hA3F3;
defparam \vga_ins|o_y~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N23
dffeas \vga_ins|o_y[5] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|o_y~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|o_y[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|o_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|o_y[5] .is_wysiwyg = "true";
defparam \vga_ins|o_y[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \vga_ins|o_y~5 (
// Equation(s):
// \vga_ins|o_y~5_combout  = (\dn_switch~input_o  & (((\vga_ins|Equal2~1_combout ) # (!\vga_ins|Add5~12_combout )))) # (!\dn_switch~input_o  & (!\vga_ins|Add4~12_combout ))

	.dataa(\dn_switch~input_o ),
	.datab(\vga_ins|Add4~12_combout ),
	.datac(\vga_ins|Add5~12_combout ),
	.datad(\vga_ins|Equal2~1_combout ),
	.cin(gnd),
	.combout(\vga_ins|o_y~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|o_y~5 .lut_mask = 16'hBB1B;
defparam \vga_ins|o_y~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N29
dffeas \vga_ins|o_y[6] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|o_y~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|o_y[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|o_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|o_y[6] .is_wysiwyg = "true";
defparam \vga_ins|o_y[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \vga_ins|Equal2~0 (
// Equation(s):
// \vga_ins|Equal2~0_combout  = (!\vga_ins|o_y [6] & (\vga_ins|o_y [8] & (!\vga_ins|o_y [5] & !\vga_ins|o_y [7])))

	.dataa(\vga_ins|o_y [6]),
	.datab(\vga_ins|o_y [8]),
	.datac(\vga_ins|o_y [5]),
	.datad(\vga_ins|o_y [7]),
	.cin(gnd),
	.combout(\vga_ins|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Equal2~0 .lut_mask = 16'h0004;
defparam \vga_ins|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \vga_ins|Equal2~1 (
// Equation(s):
// \vga_ins|Equal2~1_combout  = (\vga_ins|Equal2~0_combout  & (\vga_ins|o_y [4] & (!\vga_ins|o_y [9] & \vga_ins|Equal1~0_combout )))

	.dataa(\vga_ins|Equal2~0_combout ),
	.datab(\vga_ins|o_y [4]),
	.datac(\vga_ins|o_y [9]),
	.datad(\vga_ins|Equal1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Equal2~1 .lut_mask = 16'h0800;
defparam \vga_ins|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \vga_ins|Add4~16 (
// Equation(s):
// \vga_ins|Add4~16_combout  = (\vga_ins|o_y [8] & ((GND) # (!\vga_ins|Add4~15 ))) # (!\vga_ins|o_y [8] & (\vga_ins|Add4~15  $ (GND)))
// \vga_ins|Add4~17  = CARRY((\vga_ins|o_y [8]) # (!\vga_ins|Add4~15 ))

	.dataa(gnd),
	.datab(\vga_ins|o_y [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add4~15 ),
	.combout(\vga_ins|Add4~16_combout ),
	.cout(\vga_ins|Add4~17 ));
// synopsys translate_off
defparam \vga_ins|Add4~16 .lut_mask = 16'h3CCF;
defparam \vga_ins|Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \vga_ins|Add5~16 (
// Equation(s):
// \vga_ins|Add5~16_combout  = (\vga_ins|o_y [8] & (\vga_ins|Add5~15  $ (GND))) # (!\vga_ins|o_y [8] & (!\vga_ins|Add5~15  & VCC))
// \vga_ins|Add5~17  = CARRY((\vga_ins|o_y [8] & !\vga_ins|Add5~15 ))

	.dataa(gnd),
	.datab(\vga_ins|o_y [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add5~15 ),
	.combout(\vga_ins|Add5~16_combout ),
	.cout(\vga_ins|Add5~17 ));
// synopsys translate_off
defparam \vga_ins|Add5~16 .lut_mask = 16'hC30C;
defparam \vga_ins|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N0
cycloneive_lcell_comb \vga_ins|o_y~3 (
// Equation(s):
// \vga_ins|o_y~3_combout  = (\dn_switch~input_o  & (!\vga_ins|Equal2~1_combout  & ((\vga_ins|Add5~16_combout )))) # (!\dn_switch~input_o  & (((\vga_ins|Add4~16_combout ))))

	.dataa(\vga_ins|Equal2~1_combout ),
	.datab(\vga_ins|Add4~16_combout ),
	.datac(\dn_switch~input_o ),
	.datad(\vga_ins|Add5~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|o_y~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|o_y~3 .lut_mask = 16'h5C0C;
defparam \vga_ins|o_y~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N1
dffeas \vga_ins|o_y[8] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|o_y~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|o_y[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|o_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|o_y[8] .is_wysiwyg = "true";
defparam \vga_ins|o_y[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \vga_ins|Add4~18 (
// Equation(s):
// \vga_ins|Add4~18_combout  = \vga_ins|o_y [9] $ (!\vga_ins|Add4~17 )

	.dataa(gnd),
	.datab(\vga_ins|o_y [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Add4~17 ),
	.combout(\vga_ins|Add4~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add4~18 .lut_mask = 16'hC3C3;
defparam \vga_ins|Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \vga_ins|Add5~18 (
// Equation(s):
// \vga_ins|Add5~18_combout  = \vga_ins|o_y [9] $ (\vga_ins|Add5~17 )

	.dataa(gnd),
	.datab(\vga_ins|o_y [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Add5~17 ),
	.combout(\vga_ins|Add5~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add5~18 .lut_mask = 16'h3C3C;
defparam \vga_ins|Add5~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \vga_ins|o_y~1 (
// Equation(s):
// \vga_ins|o_y~1_combout  = (\vga_ins|Add4~18_combout  & ((\vga_ins|o_y~0_combout ) # ((\vga_ins|Add5~18_combout  & \dn_switch~input_o )))) # (!\vga_ins|Add4~18_combout  & (\vga_ins|Add5~18_combout  & (\dn_switch~input_o )))

	.dataa(\vga_ins|Add4~18_combout ),
	.datab(\vga_ins|Add5~18_combout ),
	.datac(\dn_switch~input_o ),
	.datad(\vga_ins|o_y~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|o_y~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|o_y~1 .lut_mask = 16'hEAC0;
defparam \vga_ins|o_y~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N5
dffeas \vga_ins|o_y[9] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|o_y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\vga_ins|o_y[9]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|o_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|o_y[9] .is_wysiwyg = "true";
defparam \vga_ins|o_y[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout  = \vga_ins|ADDR [16] $ (VCC)
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1  = CARRY(\vga_ins|ADDR [16])

	.dataa(gnd),
	.datab(\vga_ins|ADDR [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0 .lut_mask = 16'h33CC;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout  = (\vga_ins|ADDR [17] & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1  & VCC)) # (!\vga_ins|ADDR [17] & 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3  = CARRY((!\vga_ins|ADDR [17] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ))

	.dataa(\vga_ins|ADDR [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2 .lut_mask = 16'hA505;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout  = (\vga_ins|ADDR [18] & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3  $ (GND))) # (!\vga_ins|ADDR [18] & 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3  & VCC))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5  = CARRY((\vga_ins|ADDR [18] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3 ))

	.dataa(gnd),
	.datab(\vga_ins|ADDR [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4 .lut_mask = 16'hC30C;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  = !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~5 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6 .lut_mask = 16'h0F0F;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~172 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~172_combout  = (\vga_ins|ADDR [18] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [18]),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~172_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~172 .lut_mask = 16'hCC00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~173 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~173_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[9]~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~173_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~173 .lut_mask = 16'h3300;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~175 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~175_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~175_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~175 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~174 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~174_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|ADDR [17])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|ADDR [17]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~174_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~174 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~176 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~176_combout  = (\vga_ins|ADDR [16] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [16]),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~176_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~176 .lut_mask = 16'hCC00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~177 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~177_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~177_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~177 .lut_mask = 16'h00AA;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~178 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~178_combout  = (\vga_ins|ADDR [15] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~178_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~178 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~179 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~179_combout  = (\vga_ins|ADDR [15] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~179_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~179 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~178_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~179_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~178_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~179_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~178_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[105]~179_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~176_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~177_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~176_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~177_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~176_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~177_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~176_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[106]~177_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~175_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~174_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~175_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~174_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~175_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~174_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~175_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[107]~174_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~172_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~173_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~172_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[108]~173_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~180 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~180_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[9]~4_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~180_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~180 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~287 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~287_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & 
// ((\vga_ins|ADDR [17]))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[8]~2_combout ),
	.datab(\vga_ins|ADDR [17]),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~287_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~287 .lut_mask = 16'hCA00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~181 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~181_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~181_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~181 .lut_mask = 16'h00AA;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & 
// ((\vga_ins|ADDR [16]))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~0_combout ),
	.datab(\vga_ins|ADDR [16]),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288 .lut_mask = 16'hCA00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~182 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~182_combout  = (\vga_ins|ADDR [15] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [15]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~182_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~182 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~183 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~183_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~183_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~183 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~184 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~184_combout  = (\vga_ins|ADDR [14] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [14]),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~184_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~184 .lut_mask = 16'hCC00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~185 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~185_combout  = (\vga_ins|ADDR [14] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [14]),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~185_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~185 .lut_mask = 16'h00CC;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~184_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~185_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~184_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~185_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~184_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[116]~185_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~182_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~183_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~182_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~183_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~182_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~183_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~182_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[117]~183_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~181_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~181_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~181_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~181_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~180_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~287_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~180_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[119]~287_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~251 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~251_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[8]~2_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[118]~288_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~251_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~251 .lut_mask = 16'hF200;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~186 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~186_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[9]~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~186_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~186 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [15])) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout )))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|ADDR [15]),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[7]~0_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289 .lut_mask = 16'hD800;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~187 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~187_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~187_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~187 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~188 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~188_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~188_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~188 .lut_mask = 16'h00AA;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~290 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~290_combout  = (\vga_ins|ADDR [14] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [14]),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~290_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~290 .lut_mask = 16'hCC00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~190 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~190_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|ADDR [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~190_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~190 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~189 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~189_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|ADDR [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|ADDR [13]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~189_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~189 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~190_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~189_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~190_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[103]~189_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .lut_mask = 16'hFFCC;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [13])) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout )))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291 .lut_mask = 16'hD800;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [13])) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout )))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|ADDR [13]),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~10_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292 .lut_mask = 16'h00D8;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~188_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~290_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~188_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~290_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~188_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~290_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~188_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[128]~290_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~187_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~187_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~187_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~187_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~251_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~186_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~251_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[130]~186_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~191 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~191_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[9]~4_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~191_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~191 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~252 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~252_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[129]~289_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[8]~2_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~252_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~252 .lut_mask = 16'hBA00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & 
// ((\vga_ins|ADDR [14]))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[7]~0_combout ),
	.datab(\vga_ins|ADDR [14]),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299 .lut_mask = 16'hCA00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~192 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~192_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~192_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~192 .lut_mask = 16'h3030;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~194 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~194_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~194_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~194 .lut_mask = 16'h00AA;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291_combout )))

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~292_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[127]~291_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193 .lut_mask = 16'hFC00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~197 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~197_combout  = (\vga_ins|ADDR [12] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(\vga_ins|ADDR [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~197_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~197 .lut_mask = 16'h00AA;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~196 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~196_combout  = (\vga_ins|ADDR [12] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(\vga_ins|ADDR [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~196_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~196 .lut_mask = 16'hAA00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~12 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~197_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~196_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~197_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[102]~196_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~198 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~198_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~198_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~198 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~195 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~195_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [12])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|ADDR [12]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~195_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~195 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~198_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~195_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~198_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[114]~195_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .lut_mask = 16'hFFAA;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~293 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~293_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [12])) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout )))))

	.dataa(\vga_ins|ADDR [12]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~12_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~293_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~293 .lut_mask = 16'hAC00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~293_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~293_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253 .lut_mask = 16'hF200;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~293_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~10_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[126]~293_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254 .lut_mask = 16'h00F2;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~194_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~194_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~194_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~194_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~192_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~192_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~192_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~192_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~191_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~252_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~191_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[141]~252_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~199 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~199_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[9]~4_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~199_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~199 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~255 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~255_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[8]~2_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[140]~299_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~255_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~255 .lut_mask = 16'hF040;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[139]~193_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[7]~0_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256 .lut_mask = 16'hA0E0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~200 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~200_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~200_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~200 .lut_mask = 16'h00CC;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~202 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~202_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~202_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~202 .lut_mask = 16'h00CC;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254_combout )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~253_combout ),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[138]~254_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201 .lut_mask = 16'hFA00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~205 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~205_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|ADDR [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|ADDR [11]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~205_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~205 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~204 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~204_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|ADDR [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datad(\vga_ins|ADDR [11]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~204_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~204 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~14 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~205_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~204_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~205_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[101]~204_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~14 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~294 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~294_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [11])) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout )))))

	.dataa(\vga_ins|ADDR [11]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~294_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~294 .lut_mask = 16'hA0C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~203 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~203_combout  = (\vga_ins|ADDR [11] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(\vga_ins|ADDR [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~203_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~203 .lut_mask = 16'hAA00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~206 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~206_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~14_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~206_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~206 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~12 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~203_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~206_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~203_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[113]~206_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~207 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~207_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~207_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~207 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~294_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~207_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~294_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~207_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~257 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~257_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~294_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~12_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[125]~294_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~257_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~257 .lut_mask = 16'hF400;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~257_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~257_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258 .lut_mask = 16'hF040;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~257_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[5]~10_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[137]~257_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259 .lut_mask = 16'h0F04;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~202_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~202_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~202_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~202_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~200_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~200_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~200_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~200_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~199_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~255_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~199_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[152]~255_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~260 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~260_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[151]~256_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[8]~2_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~260_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~260 .lut_mask = 16'hA0E0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~208 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~208_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[9]~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~208_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~208 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~209 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~209_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~209_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~209 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[7]~0_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[150]~201_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261 .lut_mask = 16'hF040;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259_combout )))

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~258_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[149]~259_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210 .lut_mask = 16'hFC00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~211 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~211_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~211_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~211 .lut_mask = 16'h00CC;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~212 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~212_combout  = (\vga_ins|ADDR [10] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [10]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~212_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~212 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~214 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~214_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|ADDR [10])

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datac(gnd),
	.datad(\vga_ins|ADDR [10]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~214_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~214 .lut_mask = 16'h3300;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~213 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~213_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & \vga_ins|ADDR [10])

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datac(gnd),
	.datad(\vga_ins|ADDR [10]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~213_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~213 .lut_mask = 16'hCC00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~16 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~214_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~213_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~214_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[100]~213_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~16 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~215 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~215_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~215_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~215 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~14 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~212_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~215_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~212_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[112]~215_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~14 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~295 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~295_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// ((\vga_ins|ADDR [10]))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~16_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datac(\vga_ins|ADDR [10]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~295_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~295 .lut_mask = 16'hE200;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~262 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~262_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~295_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~295_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~262_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~262 .lut_mask = 16'hF200;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~216 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~216_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~216_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~216 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~12 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~295_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~216_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~295_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[124]~216_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~217 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~217_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~217_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~217 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~262_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~217_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~262_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~217_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~263 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~263_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~262_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[136]~262_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[4]~12_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~263_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~263 .lut_mask = 16'hBA00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~263_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~263_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265 .lut_mask = 16'h0F02;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~263_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[5]~10_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[148]~263_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264 .lut_mask = 16'hF020;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~211_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~211_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~211_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~211_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~209_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~209_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~209_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~209_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~260_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~208_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~260_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[163]~208_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~266 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~266_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[8]~2_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[162]~261_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~266_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~266 .lut_mask = 16'hF400;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~218 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~218_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[9]~4_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~218_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~218 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[7]~0_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[161]~210_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267 .lut_mask = 16'hF200;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~219 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~219_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~219_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~219 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265_combout )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~264_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[160]~265_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220 .lut_mask = 16'hEE00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~221 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~221_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~221_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~221 .lut_mask = 16'h00AA;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~223 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~223_combout  = (\vga_ins|ADDR [9] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [9]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~223_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~223 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~224 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~224_combout  = (\vga_ins|ADDR [9] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [9]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~224_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~224 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~18 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~223_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~224_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~223_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[99]~224_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~18 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~225 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~225_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~225_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~225 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [9])

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datac(\vga_ins|ADDR [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222 .lut_mask = 16'hC0C0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~16 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~225_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~225_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[111]~222_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~16 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~226 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~226_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~226_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~226 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~296 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~296_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [9])) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout )))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|ADDR [9]),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~296_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~296 .lut_mask = 16'hD080;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~14 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~226_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~296_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~226_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~296_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~14 .lut_mask = 16'hFFCC;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~227 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~227_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~227_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~227 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~268 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~268_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~296_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[123]~296_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~16_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~268_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~268 .lut_mask = 16'hBA00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~12 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~227_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~268_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~227_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~268_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~228 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~228_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~228_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~228 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~269 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~269_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~268_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[3]~14_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[135]~268_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~269_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~269 .lut_mask = 16'hF040;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~228_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~269_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~228_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~269_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~270 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~270_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~269_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[4]~12_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[147]~269_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~270_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~270 .lut_mask = 16'hF040;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~270_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~270_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272 .lut_mask = 16'h00F4;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~270_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[5]~10_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[159]~270_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271 .lut_mask = 16'hF400;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~221_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~221_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~221_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~221_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~219_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~219_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~219_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~219_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~266_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~218_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~266_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[174]~218_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~229 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~229_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[9]~4_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~229_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~229 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~273 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~273_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[8]~2_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[173]~267_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~273_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~273 .lut_mask = 16'hF200;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[7]~0_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[172]~220_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274 .lut_mask = 16'hF200;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~230 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~230_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~230_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~230 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~232 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~232_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~232_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~232 .lut_mask = 16'h00AA;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271_combout )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~272_combout ),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[171]~271_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231 .lut_mask = 16'hFA00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~235 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~235_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|ADDR [8]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~235_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~235 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~234 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~234_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & \vga_ins|ADDR [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datad(\vga_ins|ADDR [8]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~234_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~234 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~18 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~235_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~234_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~235_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[110]~234_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~18 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~236 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~236_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~236_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~236 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~233 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~233_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & \vga_ins|ADDR [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datad(\vga_ins|ADDR [8]),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~233_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~233 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~16 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~236_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~233_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~236_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[122]~233_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~16 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~297 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~297_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [8])) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout )))))

	.dataa(\vga_ins|ADDR [8]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~297_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~297 .lut_mask = 16'hB080;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~275 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~275_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~297_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~297_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~275_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~275 .lut_mask = 16'hF020;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~237 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~237_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[2]~16_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~237_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~237 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~14 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~237_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~297_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~237_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[134]~297_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~14 .lut_mask = 16'hFFAA;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~276 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~276_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~275_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~275_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~276_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~276 .lut_mask = 16'hAE00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~238 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~238_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[3]~14_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~238_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~238 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~12 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~275_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~238_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~275_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[146]~238_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~239 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~239_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~239_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~239 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~276_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~239_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~276_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~239_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~277 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~277_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~276_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[4]~12_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[158]~276_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~277_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~277 .lut_mask = 16'hF400;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~277_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~277_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278 .lut_mask = 16'hF400;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~277_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[5]~10_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[170]~277_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279 .lut_mask = 16'h00F4;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout  = (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0 .lut_mask = 16'h11EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~232_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~232_combout  & 
// (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231_combout )))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~232_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~232_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~1 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2 .lut_mask = 16'hE101;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3  & (((\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~230_combout )))) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3  & ((((\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~230_combout )))))
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~5  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~230_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~230_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~3 ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout ),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~5 ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4 .lut_mask = 16'hE10E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~229_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~273_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~5 )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~229_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[185]~273_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~5 ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~280 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~280_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[8]~2_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[184]~274_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~280_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~280 .lut_mask = 16'hF020;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[9]~4_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~281 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~281_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[7]~0_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[183]~231_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~281_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~281 .lut_mask = 16'hF200;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[8]~2_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241 .lut_mask = 16'h0F00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N2
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~243 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~243_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[7]~0_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~243_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~243 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279_combout )))

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~278_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[182]~279_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242 .lut_mask = 16'hFC00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~246 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~246_combout  = (\vga_ins|ADDR [7] & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [7]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~246_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~246 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245_combout  = (\vga_ins|ADDR [7] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|ADDR [7]),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245 .lut_mask = 16'hF000;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~18 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~246_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~246_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[121]~245_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~18 .lut_mask = 16'hFFAA;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N6
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~247 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~247_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~247_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~247 .lut_mask = 16'h5050;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~244 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~244_combout  = (\vga_ins|ADDR [7] & \vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(\vga_ins|ADDR [7]),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~244_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~244 .lut_mask = 16'hCC00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N4
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~16 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~247_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~244_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~247_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[133]~244_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~16 .lut_mask = 16'hFFAA;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~248 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~248_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~248_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~248 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~298 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~298_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & 
// (\vga_ins|ADDR [7])) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout )))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datab(\vga_ins|ADDR [7]),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[1]~18_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~298_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~298 .lut_mask = 16'hD800;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~14 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~248_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~298_combout )

	.dataa(gnd),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~248_combout ),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~298_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~14 .lut_mask = 16'hFFCC;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~249 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~249_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~249_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~249 .lut_mask = 16'h00F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N10
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~282 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~282_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~298_combout ) # 
// ((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & \vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[145]~298_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[2]~16_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~282_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~282 .lut_mask = 16'hDC00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N12
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~12 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~249_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~282_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~249_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~282_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~12 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N8
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~250 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~250_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout )

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~250_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~250 .lut_mask = 16'h00AA;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N20
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~283 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~283_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~282_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[3]~14_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[157]~282_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~283_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~283 .lut_mask = 16'hCC08;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout  = (\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~250_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~283_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~250_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~283_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10 .lut_mask = 16'hFFF0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~284 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~284_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~283_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[4]~12_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|StageOut[169]~283_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~284_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~284 .lut_mask = 16'hF020;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N14
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~286 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~286_combout  = (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~284_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~284_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~286_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~286 .lut_mask = 16'h00CE;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N0
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~285 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~285_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~284_combout ) # 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[5]~10_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[181]~284_combout ),
	.datac(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.cin(gnd),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~285_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~285 .lut_mask = 16'hCE00;
defparam \vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1_cout  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~286_combout ) # (\vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~285_combout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~286_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[193]~285_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1 .lut_mask = 16'h00EE;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~243_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1_cout )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~243_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[194]~242_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[7]~1_cout ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3_cout  & ((\vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~281_combout ) # 
// (\vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~281_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[195]~241_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[8]~3_cout ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5 .lut_mask = 16'h000E;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~280_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240_combout  & 
// !\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5_cout )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~280_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|StageOut[196]~240_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[9]~5_cout ),
	.combout(),
	.cout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout ));
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7 .lut_mask = 16'h0001;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8 (
// Equation(s):
// \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  = \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[10]~7_cout ),
	.combout(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8 .lut_mask = 16'hF0F0;
defparam \vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \vga_ins|LessThan2~1 (
// Equation(s):
// \vga_ins|LessThan2~1_cout  = CARRY((!\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & !\vga_ins|o_y [0]))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.datab(\vga_ins|o_y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ins|LessThan2~1_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~1 .lut_mask = 16'h0011;
defparam \vga_ins|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \vga_ins|LessThan2~3 (
// Equation(s):
// \vga_ins|LessThan2~3_cout  = CARRY((\vga_ins|o_y [1] & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ) # (!\vga_ins|LessThan2~1_cout ))) # (!\vga_ins|o_y [1] & 
// (\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & !\vga_ins|LessThan2~1_cout )))

	.dataa(\vga_ins|o_y [1]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~1_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~3_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~3 .lut_mask = 16'h008E;
defparam \vga_ins|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \vga_ins|LessThan2~5 (
// Equation(s):
// \vga_ins|LessThan2~5_cout  = CARRY((\vga_ins|o_y [2] & (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & !\vga_ins|LessThan2~3_cout )) # (!\vga_ins|o_y [2] & ((!\vga_ins|LessThan2~3_cout ) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ))))

	.dataa(\vga_ins|o_y [2]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~3_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~5_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~5 .lut_mask = 16'h0017;
defparam \vga_ins|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N14
cycloneive_lcell_comb \vga_ins|LessThan2~7 (
// Equation(s):
// \vga_ins|LessThan2~7_cout  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & ((\vga_ins|o_y [3]) # (!\vga_ins|LessThan2~5_cout ))) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & (\vga_ins|o_y [3] & !\vga_ins|LessThan2~5_cout )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datab(\vga_ins|o_y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~5_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~7_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~7 .lut_mask = 16'h008E;
defparam \vga_ins|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \vga_ins|LessThan2~9 (
// Equation(s):
// \vga_ins|LessThan2~9_cout  = CARRY((\vga_ins|o_y [4] & ((!\vga_ins|LessThan2~7_cout ) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ))) # (!\vga_ins|o_y [4] & 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & !\vga_ins|LessThan2~7_cout )))

	.dataa(\vga_ins|o_y [4]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~7_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~9_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~9 .lut_mask = 16'h002B;
defparam \vga_ins|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \vga_ins|LessThan2~11 (
// Equation(s):
// \vga_ins|LessThan2~11_cout  = CARRY((\vga_ins|o_y [5] & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & !\vga_ins|LessThan2~9_cout )) # (!\vga_ins|o_y [5] & 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ) # (!\vga_ins|LessThan2~9_cout ))))

	.dataa(\vga_ins|o_y [5]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~9_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~11_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~11 .lut_mask = 16'h004D;
defparam \vga_ins|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N20
cycloneive_lcell_comb \vga_ins|LessThan2~13 (
// Equation(s):
// \vga_ins|LessThan2~13_cout  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & (\vga_ins|o_y [6] & !\vga_ins|LessThan2~11_cout )) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|o_y [6]) # (!\vga_ins|LessThan2~11_cout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datab(\vga_ins|o_y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~11_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~13_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~13 .lut_mask = 16'h004D;
defparam \vga_ins|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \vga_ins|LessThan2~15 (
// Equation(s):
// \vga_ins|LessThan2~15_cout  = CARRY((\vga_ins|o_y [7] & (\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & !\vga_ins|LessThan2~13_cout )) # (!\vga_ins|o_y [7] & 
// ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ) # (!\vga_ins|LessThan2~13_cout ))))

	.dataa(\vga_ins|o_y [7]),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~13_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~15_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~15 .lut_mask = 16'h004D;
defparam \vga_ins|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \vga_ins|LessThan2~17 (
// Equation(s):
// \vga_ins|LessThan2~17_cout  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & (!\vga_ins|o_y [8] & !\vga_ins|LessThan2~15_cout )) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & ((!\vga_ins|LessThan2~15_cout ) # (!\vga_ins|o_y [8]))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datab(\vga_ins|o_y [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan2~15_cout ),
	.combout(),
	.cout(\vga_ins|LessThan2~17_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan2~17 .lut_mask = 16'h0017;
defparam \vga_ins|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \vga_ins|LessThan2~18 (
// Equation(s):
// \vga_ins|LessThan2~18_combout  = (\vga_ins|o_y [9] & (\vga_ins|LessThan2~17_cout  & !\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )) # (!\vga_ins|o_y [9] & ((\vga_ins|LessThan2~17_cout ) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout )))

	.dataa(\vga_ins|o_y [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.cin(\vga_ins|LessThan2~17_cout ),
	.combout(\vga_ins|LessThan2~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan2~18 .lut_mask = 16'h50F5;
defparam \vga_ins|LessThan2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \vga_ins|Add2~0 (
// Equation(s):
// \vga_ins|Add2~0_combout  = (\vga_ins|o_y [2] & (\vga_ins|o_y [1] $ (VCC))) # (!\vga_ins|o_y [2] & (\vga_ins|o_y [1] & VCC))
// \vga_ins|Add2~1  = CARRY((\vga_ins|o_y [2] & \vga_ins|o_y [1]))

	.dataa(\vga_ins|o_y [2]),
	.datab(\vga_ins|o_y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Add2~0_combout ),
	.cout(\vga_ins|Add2~1 ));
// synopsys translate_off
defparam \vga_ins|Add2~0 .lut_mask = 16'h6688;
defparam \vga_ins|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \vga_ins|Add2~2 (
// Equation(s):
// \vga_ins|Add2~2_combout  = (\vga_ins|o_y [3] & (!\vga_ins|Add2~1 )) # (!\vga_ins|o_y [3] & ((\vga_ins|Add2~1 ) # (GND)))
// \vga_ins|Add2~3  = CARRY((!\vga_ins|Add2~1 ) # (!\vga_ins|o_y [3]))

	.dataa(gnd),
	.datab(\vga_ins|o_y [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~1 ),
	.combout(\vga_ins|Add2~2_combout ),
	.cout(\vga_ins|Add2~3 ));
// synopsys translate_off
defparam \vga_ins|Add2~2 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \vga_ins|Add2~4 (
// Equation(s):
// \vga_ins|Add2~4_combout  = (\vga_ins|o_y [4] & (\vga_ins|Add2~3  $ (GND))) # (!\vga_ins|o_y [4] & ((GND) # (!\vga_ins|Add2~3 )))
// \vga_ins|Add2~5  = CARRY((!\vga_ins|Add2~3 ) # (!\vga_ins|o_y [4]))

	.dataa(gnd),
	.datab(\vga_ins|o_y [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~3 ),
	.combout(\vga_ins|Add2~4_combout ),
	.cout(\vga_ins|Add2~5 ));
// synopsys translate_off
defparam \vga_ins|Add2~4 .lut_mask = 16'hC33F;
defparam \vga_ins|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \vga_ins|Add2~6 (
// Equation(s):
// \vga_ins|Add2~6_combout  = (\vga_ins|o_y [5] & (!\vga_ins|Add2~5 )) # (!\vga_ins|o_y [5] & (\vga_ins|Add2~5  & VCC))
// \vga_ins|Add2~7  = CARRY((\vga_ins|o_y [5] & !\vga_ins|Add2~5 ))

	.dataa(\vga_ins|o_y [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~5 ),
	.combout(\vga_ins|Add2~6_combout ),
	.cout(\vga_ins|Add2~7 ));
// synopsys translate_off
defparam \vga_ins|Add2~6 .lut_mask = 16'h5A0A;
defparam \vga_ins|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \vga_ins|Add2~8 (
// Equation(s):
// \vga_ins|Add2~8_combout  = (\vga_ins|o_y [6] & (!\vga_ins|Add2~7  & VCC)) # (!\vga_ins|o_y [6] & (\vga_ins|Add2~7  $ (GND)))
// \vga_ins|Add2~9  = CARRY((!\vga_ins|o_y [6] & !\vga_ins|Add2~7 ))

	.dataa(gnd),
	.datab(\vga_ins|o_y [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~7 ),
	.combout(\vga_ins|Add2~8_combout ),
	.cout(\vga_ins|Add2~9 ));
// synopsys translate_off
defparam \vga_ins|Add2~8 .lut_mask = 16'h3C03;
defparam \vga_ins|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \vga_ins|Add2~10 (
// Equation(s):
// \vga_ins|Add2~10_combout  = (\vga_ins|o_y [7] & ((\vga_ins|Add2~9 ) # (GND))) # (!\vga_ins|o_y [7] & (!\vga_ins|Add2~9 ))
// \vga_ins|Add2~11  = CARRY((\vga_ins|o_y [7]) # (!\vga_ins|Add2~9 ))

	.dataa(\vga_ins|o_y [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~9 ),
	.combout(\vga_ins|Add2~10_combout ),
	.cout(\vga_ins|Add2~11 ));
// synopsys translate_off
defparam \vga_ins|Add2~10 .lut_mask = 16'hA5AF;
defparam \vga_ins|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \vga_ins|Add2~12 (
// Equation(s):
// \vga_ins|Add2~12_combout  = (\vga_ins|o_y [8] & (\vga_ins|Add2~11  $ (GND))) # (!\vga_ins|o_y [8] & (!\vga_ins|Add2~11  & VCC))
// \vga_ins|Add2~13  = CARRY((\vga_ins|o_y [8] & !\vga_ins|Add2~11 ))

	.dataa(gnd),
	.datab(\vga_ins|o_y [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~11 ),
	.combout(\vga_ins|Add2~12_combout ),
	.cout(\vga_ins|Add2~13 ));
// synopsys translate_off
defparam \vga_ins|Add2~12 .lut_mask = 16'hC30C;
defparam \vga_ins|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \vga_ins|Add2~14 (
// Equation(s):
// \vga_ins|Add2~14_combout  = (\vga_ins|o_y [9] & (!\vga_ins|Add2~13 )) # (!\vga_ins|o_y [9] & ((\vga_ins|Add2~13 ) # (GND)))
// \vga_ins|Add2~15  = CARRY((!\vga_ins|Add2~13 ) # (!\vga_ins|o_y [9]))

	.dataa(gnd),
	.datab(\vga_ins|o_y [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add2~13 ),
	.combout(\vga_ins|Add2~14_combout ),
	.cout(\vga_ins|Add2~15 ));
// synopsys translate_off
defparam \vga_ins|Add2~14 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \vga_ins|Add2~16 (
// Equation(s):
// \vga_ins|Add2~16_combout  = !\vga_ins|Add2~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Add2~15 ),
	.combout(\vga_ins|Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add2~16 .lut_mask = 16'h0F0F;
defparam \vga_ins|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \vga_ins|Add1~0 (
// Equation(s):
// \vga_ins|Add1~0_combout  = (\vga_ins|o_x [1] & (\vga_ins|o_x [2] $ (VCC))) # (!\vga_ins|o_x [1] & (\vga_ins|o_x [2] & VCC))
// \vga_ins|Add1~1  = CARRY((\vga_ins|o_x [1] & \vga_ins|o_x [2]))

	.dataa(\vga_ins|o_x [1]),
	.datab(\vga_ins|o_x [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\vga_ins|Add1~0_combout ),
	.cout(\vga_ins|Add1~1 ));
// synopsys translate_off
defparam \vga_ins|Add1~0 .lut_mask = 16'h6688;
defparam \vga_ins|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \vga_ins|Add1~2 (
// Equation(s):
// \vga_ins|Add1~2_combout  = (\vga_ins|o_x [3] & (!\vga_ins|Add1~1 )) # (!\vga_ins|o_x [3] & ((\vga_ins|Add1~1 ) # (GND)))
// \vga_ins|Add1~3  = CARRY((!\vga_ins|Add1~1 ) # (!\vga_ins|o_x [3]))

	.dataa(\vga_ins|o_x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~1 ),
	.combout(\vga_ins|Add1~2_combout ),
	.cout(\vga_ins|Add1~3 ));
// synopsys translate_off
defparam \vga_ins|Add1~2 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \vga_ins|Add1~4 (
// Equation(s):
// \vga_ins|Add1~4_combout  = (\vga_ins|o_x [4] & ((GND) # (!\vga_ins|Add1~3 ))) # (!\vga_ins|o_x [4] & (\vga_ins|Add1~3  $ (GND)))
// \vga_ins|Add1~5  = CARRY((\vga_ins|o_x [4]) # (!\vga_ins|Add1~3 ))

	.dataa(gnd),
	.datab(\vga_ins|o_x [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~3 ),
	.combout(\vga_ins|Add1~4_combout ),
	.cout(\vga_ins|Add1~5 ));
// synopsys translate_off
defparam \vga_ins|Add1~4 .lut_mask = 16'h3CCF;
defparam \vga_ins|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \vga_ins|Add1~6 (
// Equation(s):
// \vga_ins|Add1~6_combout  = (\vga_ins|o_x [5] & (\vga_ins|Add1~5  & VCC)) # (!\vga_ins|o_x [5] & (!\vga_ins|Add1~5 ))
// \vga_ins|Add1~7  = CARRY((!\vga_ins|o_x [5] & !\vga_ins|Add1~5 ))

	.dataa(gnd),
	.datab(\vga_ins|o_x [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~5 ),
	.combout(\vga_ins|Add1~6_combout ),
	.cout(\vga_ins|Add1~7 ));
// synopsys translate_off
defparam \vga_ins|Add1~6 .lut_mask = 16'hC303;
defparam \vga_ins|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \vga_ins|Add1~8 (
// Equation(s):
// \vga_ins|Add1~8_combout  = (\vga_ins|o_x [6] & (!\vga_ins|Add1~7  & VCC)) # (!\vga_ins|o_x [6] & (\vga_ins|Add1~7  $ (GND)))
// \vga_ins|Add1~9  = CARRY((!\vga_ins|o_x [6] & !\vga_ins|Add1~7 ))

	.dataa(gnd),
	.datab(\vga_ins|o_x [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~7 ),
	.combout(\vga_ins|Add1~8_combout ),
	.cout(\vga_ins|Add1~9 ));
// synopsys translate_off
defparam \vga_ins|Add1~8 .lut_mask = 16'h3C03;
defparam \vga_ins|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \vga_ins|Add1~10 (
// Equation(s):
// \vga_ins|Add1~10_combout  = (\vga_ins|o_x [7] & (!\vga_ins|Add1~9 )) # (!\vga_ins|o_x [7] & ((\vga_ins|Add1~9 ) # (GND)))
// \vga_ins|Add1~11  = CARRY((!\vga_ins|Add1~9 ) # (!\vga_ins|o_x [7]))

	.dataa(gnd),
	.datab(\vga_ins|o_x [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~9 ),
	.combout(\vga_ins|Add1~10_combout ),
	.cout(\vga_ins|Add1~11 ));
// synopsys translate_off
defparam \vga_ins|Add1~10 .lut_mask = 16'h3C3F;
defparam \vga_ins|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \vga_ins|Add1~12 (
// Equation(s):
// \vga_ins|Add1~12_combout  = (\vga_ins|o_x [8] & (!\vga_ins|Add1~11  & VCC)) # (!\vga_ins|o_x [8] & (\vga_ins|Add1~11  $ (GND)))
// \vga_ins|Add1~13  = CARRY((!\vga_ins|o_x [8] & !\vga_ins|Add1~11 ))

	.dataa(\vga_ins|o_x [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~11 ),
	.combout(\vga_ins|Add1~12_combout ),
	.cout(\vga_ins|Add1~13 ));
// synopsys translate_off
defparam \vga_ins|Add1~12 .lut_mask = 16'h5A05;
defparam \vga_ins|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \vga_ins|Add1~14 (
// Equation(s):
// \vga_ins|Add1~14_combout  = (\vga_ins|o_x [9] & (!\vga_ins|Add1~13 )) # (!\vga_ins|o_x [9] & ((\vga_ins|Add1~13 ) # (GND)))
// \vga_ins|Add1~15  = CARRY((!\vga_ins|Add1~13 ) # (!\vga_ins|o_x [9]))

	.dataa(\vga_ins|o_x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|Add1~13 ),
	.combout(\vga_ins|Add1~14_combout ),
	.cout(\vga_ins|Add1~15 ));
// synopsys translate_off
defparam \vga_ins|Add1~14 .lut_mask = 16'h5A5F;
defparam \vga_ins|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \vga_ins|Add1~16 (
// Equation(s):
// \vga_ins|Add1~16_combout  = !\vga_ins|Add1~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|Add1~15 ),
	.combout(\vga_ins|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|Add1~16 .lut_mask = 16'h0F0F;
defparam \vga_ins|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \vga_ins|LessThan3~1 (
// Equation(s):
// \vga_ins|LessThan3~1_cout  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout  & \vga_ins|o_y [0]))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_18_result_int[11]~8_combout ),
	.datab(\vga_ins|o_y [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ins|LessThan3~1_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~1 .lut_mask = 16'h0088;
defparam \vga_ins|LessThan3~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \vga_ins|LessThan3~3 (
// Equation(s):
// \vga_ins|LessThan3~3_cout  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  & (\vga_ins|o_y [1] & !\vga_ins|LessThan3~1_cout )) # (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout  
// & ((\vga_ins|o_y [1]) # (!\vga_ins|LessThan3~1_cout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_17_result_int[11]~8_combout ),
	.datab(\vga_ins|o_y [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~1_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~3_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~3 .lut_mask = 16'h004D;
defparam \vga_ins|LessThan3~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneive_lcell_comb \vga_ins|LessThan3~5 (
// Equation(s):
// \vga_ins|LessThan3~5_cout  = CARRY((\vga_ins|Add2~0_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ) # (!\vga_ins|LessThan3~3_cout ))) # (!\vga_ins|Add2~0_combout  & 
// (\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout  & !\vga_ins|LessThan3~3_cout )))

	.dataa(\vga_ins|Add2~0_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_16_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~3_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~5_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~5 .lut_mask = 16'h008E;
defparam \vga_ins|LessThan3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \vga_ins|LessThan3~7 (
// Equation(s):
// \vga_ins|LessThan3~7_cout  = CARRY((\vga_ins|Add2~2_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout  & !\vga_ins|LessThan3~5_cout )) # (!\vga_ins|Add2~2_combout  & ((!\vga_ins|LessThan3~5_cout ) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Add2~2_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_15_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~5_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~7_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~7 .lut_mask = 16'h0017;
defparam \vga_ins|LessThan3~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \vga_ins|LessThan3~9 (
// Equation(s):
// \vga_ins|LessThan3~9_cout  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & ((\vga_ins|Add2~4_combout ) # (!\vga_ins|LessThan3~7_cout ))) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout  & (\vga_ins|Add2~4_combout  & !\vga_ins|LessThan3~7_cout )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_14_result_int[11]~8_combout ),
	.datab(\vga_ins|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~7_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~9_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~9 .lut_mask = 16'h008E;
defparam \vga_ins|LessThan3~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \vga_ins|LessThan3~11 (
// Equation(s):
// \vga_ins|LessThan3~11_cout  = CARRY((\vga_ins|Add2~6_combout  & (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout  & !\vga_ins|LessThan3~9_cout )) # (!\vga_ins|Add2~6_combout  & ((!\vga_ins|LessThan3~9_cout ) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ))))

	.dataa(\vga_ins|Add2~6_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_13_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~9_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~11_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~11 .lut_mask = 16'h0017;
defparam \vga_ins|LessThan3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N14
cycloneive_lcell_comb \vga_ins|LessThan3~13 (
// Equation(s):
// \vga_ins|LessThan3~13_cout  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & ((\vga_ins|Add2~8_combout ) # (!\vga_ins|LessThan3~11_cout ))) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout  & (\vga_ins|Add2~8_combout  & !\vga_ins|LessThan3~11_cout )))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_12_result_int[11]~8_combout ),
	.datab(\vga_ins|Add2~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~11_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~13_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~13 .lut_mask = 16'h008E;
defparam \vga_ins|LessThan3~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \vga_ins|LessThan3~15 (
// Equation(s):
// \vga_ins|LessThan3~15_cout  = CARRY((\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & (!\vga_ins|Add2~10_combout  & !\vga_ins|LessThan3~13_cout )) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout  & ((!\vga_ins|LessThan3~13_cout ) # (!\vga_ins|Add2~10_combout ))))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_11_result_int[11]~8_combout ),
	.datab(\vga_ins|Add2~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~13_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~15_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~15 .lut_mask = 16'h0017;
defparam \vga_ins|LessThan3~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \vga_ins|LessThan3~17 (
// Equation(s):
// \vga_ins|LessThan3~17_cout  = CARRY((\vga_ins|Add2~12_combout  & ((\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ) # (!\vga_ins|LessThan3~15_cout ))) # (!\vga_ins|Add2~12_combout  & 
// (\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout  & !\vga_ins|LessThan3~15_cout )))

	.dataa(\vga_ins|Add2~12_combout ),
	.datab(\vga_ins|Div0|auto_generated|divider|divider|add_sub_10_result_int[11]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan3~15_cout ),
	.combout(),
	.cout(\vga_ins|LessThan3~17_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan3~17 .lut_mask = 16'h008E;
defparam \vga_ins|LessThan3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \vga_ins|LessThan3~18 (
// Equation(s):
// \vga_ins|LessThan3~18_combout  = (\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & ((\vga_ins|Add2~14_combout ) # (\vga_ins|LessThan3~17_cout ))) # 
// (!\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout  & (\vga_ins|Add2~14_combout  & \vga_ins|LessThan3~17_cout ))

	.dataa(\vga_ins|Div0|auto_generated|divider|divider|add_sub_9_result_int[10]~6_combout ),
	.datab(\vga_ins|Add2~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\vga_ins|LessThan3~17_cout ),
	.combout(\vga_ins|LessThan3~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan3~18 .lut_mask = 16'hE8E8;
defparam \vga_ins|LessThan3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N2
cycloneive_lcell_comb \vga_ins|LessThan1~1 (
// Equation(s):
// \vga_ins|LessThan1~1_cout  = CARRY((!\vga_ins|ADDR [0] & \vga_ins|o_x [0]))

	.dataa(\vga_ins|ADDR [0]),
	.datab(\vga_ins|o_x [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\vga_ins|LessThan1~1_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan1~1 .lut_mask = 16'h0044;
defparam \vga_ins|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N4
cycloneive_lcell_comb \vga_ins|LessThan1~3 (
// Equation(s):
// \vga_ins|LessThan1~3_cout  = CARRY((\vga_ins|o_x [1] & ((\vga_ins|ADDR [1]) # (!\vga_ins|LessThan1~1_cout ))) # (!\vga_ins|o_x [1] & (\vga_ins|ADDR [1] & !\vga_ins|LessThan1~1_cout )))

	.dataa(\vga_ins|o_x [1]),
	.datab(\vga_ins|ADDR [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan1~1_cout ),
	.combout(),
	.cout(\vga_ins|LessThan1~3_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan1~3 .lut_mask = 16'h008E;
defparam \vga_ins|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \vga_ins|LessThan1~5 (
// Equation(s):
// \vga_ins|LessThan1~5_cout  = CARRY((\vga_ins|ADDR [2] & (\vga_ins|Add1~0_combout  & !\vga_ins|LessThan1~3_cout )) # (!\vga_ins|ADDR [2] & ((\vga_ins|Add1~0_combout ) # (!\vga_ins|LessThan1~3_cout ))))

	.dataa(\vga_ins|ADDR [2]),
	.datab(\vga_ins|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan1~3_cout ),
	.combout(),
	.cout(\vga_ins|LessThan1~5_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan1~5 .lut_mask = 16'h004D;
defparam \vga_ins|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N8
cycloneive_lcell_comb \vga_ins|LessThan1~7 (
// Equation(s):
// \vga_ins|LessThan1~7_cout  = CARRY((\vga_ins|Add1~2_combout  & (\vga_ins|ADDR [3] & !\vga_ins|LessThan1~5_cout )) # (!\vga_ins|Add1~2_combout  & ((\vga_ins|ADDR [3]) # (!\vga_ins|LessThan1~5_cout ))))

	.dataa(\vga_ins|Add1~2_combout ),
	.datab(\vga_ins|ADDR [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan1~5_cout ),
	.combout(),
	.cout(\vga_ins|LessThan1~7_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan1~7 .lut_mask = 16'h004D;
defparam \vga_ins|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N10
cycloneive_lcell_comb \vga_ins|LessThan1~9 (
// Equation(s):
// \vga_ins|LessThan1~9_cout  = CARRY((\vga_ins|Add1~4_combout  & ((!\vga_ins|LessThan1~7_cout ) # (!\vga_ins|ADDR [4]))) # (!\vga_ins|Add1~4_combout  & (!\vga_ins|ADDR [4] & !\vga_ins|LessThan1~7_cout )))

	.dataa(\vga_ins|Add1~4_combout ),
	.datab(\vga_ins|ADDR [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan1~7_cout ),
	.combout(),
	.cout(\vga_ins|LessThan1~9_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan1~9 .lut_mask = 16'h002B;
defparam \vga_ins|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \vga_ins|LessThan1~11 (
// Equation(s):
// \vga_ins|LessThan1~11_cout  = CARRY((\vga_ins|Add1~6_combout  & (\vga_ins|ADDR [5] & !\vga_ins|LessThan1~9_cout )) # (!\vga_ins|Add1~6_combout  & ((\vga_ins|ADDR [5]) # (!\vga_ins|LessThan1~9_cout ))))

	.dataa(\vga_ins|Add1~6_combout ),
	.datab(\vga_ins|ADDR [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan1~9_cout ),
	.combout(),
	.cout(\vga_ins|LessThan1~11_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan1~11 .lut_mask = 16'h004D;
defparam \vga_ins|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N14
cycloneive_lcell_comb \vga_ins|LessThan1~13 (
// Equation(s):
// \vga_ins|LessThan1~13_cout  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~276_combout  & (\vga_ins|Add1~8_combout  & !\vga_ins|LessThan1~11_cout )) # (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~276_combout  & 
// ((\vga_ins|Add1~8_combout ) # (!\vga_ins|LessThan1~11_cout ))))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[204]~276_combout ),
	.datab(\vga_ins|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan1~11_cout ),
	.combout(),
	.cout(\vga_ins|LessThan1~13_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan1~13 .lut_mask = 16'h004D;
defparam \vga_ins|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \vga_ins|LessThan1~15 (
// Equation(s):
// \vga_ins|LessThan1~15_cout  = CARRY((\vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~267_combout  & ((!\vga_ins|LessThan1~13_cout ) # (!\vga_ins|Add1~10_combout ))) # (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~267_combout  & 
// (!\vga_ins|Add1~10_combout  & !\vga_ins|LessThan1~13_cout )))

	.dataa(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[205]~267_combout ),
	.datab(\vga_ins|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan1~13_cout ),
	.combout(),
	.cout(\vga_ins|LessThan1~15_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan1~15 .lut_mask = 16'h002B;
defparam \vga_ins|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \vga_ins|LessThan1~17 (
// Equation(s):
// \vga_ins|LessThan1~17_cout  = CARRY((\vga_ins|Add1~12_combout  & ((!\vga_ins|LessThan1~15_cout ) # (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~266_combout ))) # (!\vga_ins|Add1~12_combout  & 
// (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~266_combout  & !\vga_ins|LessThan1~15_cout )))

	.dataa(\vga_ins|Add1~12_combout ),
	.datab(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[206]~266_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\vga_ins|LessThan1~15_cout ),
	.combout(),
	.cout(\vga_ins|LessThan1~17_cout ));
// synopsys translate_off
defparam \vga_ins|LessThan1~17 .lut_mask = 16'h002B;
defparam \vga_ins|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N20
cycloneive_lcell_comb \vga_ins|LessThan1~18 (
// Equation(s):
// \vga_ins|LessThan1~18_combout  = (\vga_ins|Add1~14_combout  & ((\vga_ins|LessThan1~17_cout ) # (!\vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~265_combout ))) # (!\vga_ins|Add1~14_combout  & (\vga_ins|LessThan1~17_cout  & 
// !\vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~265_combout ))

	.dataa(gnd),
	.datab(\vga_ins|Add1~14_combout ),
	.datac(gnd),
	.datad(\vga_ins|Mod0|auto_generated|divider|divider|StageOut[207]~265_combout ),
	.cin(\vga_ins|LessThan1~17_cout ),
	.combout(\vga_ins|LessThan1~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|LessThan1~18 .lut_mask = 16'hC0FC;
defparam \vga_ins|LessThan1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N22
cycloneive_lcell_comb \vga_ins|always1~0 (
// Equation(s):
// \vga_ins|always1~0_combout  = (\vga_ins|Add2~16_combout  & ((\vga_ins|Add1~16_combout ) # ((\vga_ins|LessThan1~18_combout )))) # (!\vga_ins|Add2~16_combout  & (\vga_ins|LessThan3~18_combout  & ((\vga_ins|Add1~16_combout ) # (\vga_ins|LessThan1~18_combout 
// ))))

	.dataa(\vga_ins|Add2~16_combout ),
	.datab(\vga_ins|Add1~16_combout ),
	.datac(\vga_ins|LessThan3~18_combout ),
	.datad(\vga_ins|LessThan1~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|always1~0 .lut_mask = 16'hFAC8;
defparam \vga_ins|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \vga_ins|bgr_data~0 (
// Equation(s):
// \vga_ins|bgr_data~0_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [0]) # ((\vga_ins|LessThan0~18_combout  & (\vga_ins|LessThan2~18_combout  & \vga_ins|always1~0_combout )))

	.dataa(\vga_ins|LessThan0~18_combout ),
	.datab(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [0]),
	.datac(\vga_ins|LessThan2~18_combout ),
	.datad(\vga_ins|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~0 .lut_mask = 16'hECCC;
defparam \vga_ins|bgr_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N17
dffeas \vga_ins|bgr_data[0] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[0] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \vga_ins|bgr_data~1 (
// Equation(s):
// \vga_ins|bgr_data~1_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [1]) # ((\vga_ins|LessThan0~18_combout  & (\vga_ins|LessThan2~18_combout  & \vga_ins|always1~0_combout )))

	.dataa(\vga_ins|LessThan0~18_combout ),
	.datab(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [1]),
	.datac(\vga_ins|LessThan2~18_combout ),
	.datad(\vga_ins|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~1 .lut_mask = 16'hECCC;
defparam \vga_ins|bgr_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N19
dffeas \vga_ins|bgr_data[1] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[1] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \vga_ins|bgr_data~2 (
// Equation(s):
// \vga_ins|bgr_data~2_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [2]) # ((\vga_ins|LessThan0~18_combout  & (\vga_ins|always1~0_combout  & \vga_ins|LessThan2~18_combout )))

	.dataa(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\vga_ins|LessThan0~18_combout ),
	.datac(\vga_ins|always1~0_combout ),
	.datad(\vga_ins|LessThan2~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~2_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~2 .lut_mask = 16'hEAAA;
defparam \vga_ins|bgr_data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N25
dffeas \vga_ins|bgr_data[2] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[2] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N30
cycloneive_lcell_comb \vga_ins|bgr_data~3 (
// Equation(s):
// \vga_ins|bgr_data~3_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [3]) # ((\vga_ins|LessThan0~18_combout  & (\vga_ins|always1~0_combout  & \vga_ins|LessThan2~18_combout )))

	.dataa(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\vga_ins|LessThan0~18_combout ),
	.datac(\vga_ins|always1~0_combout ),
	.datad(\vga_ins|LessThan2~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~3_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~3 .lut_mask = 16'hEAAA;
defparam \vga_ins|bgr_data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N31
dffeas \vga_ins|bgr_data[3] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[3] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \vga_ins|bgr_data~4 (
// Equation(s):
// \vga_ins|bgr_data~4_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [4]) # ((\vga_ins|LessThan0~18_combout  & (\vga_ins|LessThan2~18_combout  & \vga_ins|always1~0_combout )))

	.dataa(\vga_ins|LessThan0~18_combout ),
	.datab(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [4]),
	.datac(\vga_ins|LessThan2~18_combout ),
	.datad(\vga_ins|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~4_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~4 .lut_mask = 16'hECCC;
defparam \vga_ins|bgr_data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N29
dffeas \vga_ins|bgr_data[4] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[4] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \vga_ins|bgr_data~5 (
// Equation(s):
// \vga_ins|bgr_data~5_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [5]) # ((\vga_ins|LessThan0~18_combout  & (\vga_ins|LessThan2~18_combout  & \vga_ins|always1~0_combout )))

	.dataa(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [5]),
	.datab(\vga_ins|LessThan0~18_combout ),
	.datac(\vga_ins|LessThan2~18_combout ),
	.datad(\vga_ins|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~5_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~5 .lut_mask = 16'hEAAA;
defparam \vga_ins|bgr_data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N25
dffeas \vga_ins|bgr_data[5] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[5] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \vga_ins|bgr_data~6 (
// Equation(s):
// \vga_ins|bgr_data~6_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [6]) # ((\vga_ins|LessThan0~18_combout  & (\vga_ins|LessThan2~18_combout  & \vga_ins|always1~0_combout )))

	.dataa(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [6]),
	.datab(\vga_ins|LessThan0~18_combout ),
	.datac(\vga_ins|LessThan2~18_combout ),
	.datad(\vga_ins|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~6_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~6 .lut_mask = 16'hEAAA;
defparam \vga_ins|bgr_data~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N31
dffeas \vga_ins|bgr_data[6] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[6] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \vga_ins|bgr_data~7 (
// Equation(s):
// \vga_ins|bgr_data~7_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [7]) # ((\vga_ins|LessThan0~18_combout  & (\vga_ins|LessThan2~18_combout  & \vga_ins|always1~0_combout )))

	.dataa(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(\vga_ins|LessThan0~18_combout ),
	.datac(\vga_ins|LessThan2~18_combout ),
	.datad(\vga_ins|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~7_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~7 .lut_mask = 16'hEAAA;
defparam \vga_ins|bgr_data~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N29
dffeas \vga_ins|bgr_data[7] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[7] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \vga_ins|bgr_data~8 (
// Equation(s):
// \vga_ins|bgr_data~8_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [8]) # ((\vga_ins|LessThan0~18_combout  & (\vga_ins|LessThan2~18_combout  & \vga_ins|always1~0_combout )))

	.dataa(\vga_ins|LessThan0~18_combout ),
	.datab(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [8]),
	.datac(\vga_ins|LessThan2~18_combout ),
	.datad(\vga_ins|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~8_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~8 .lut_mask = 16'hECCC;
defparam \vga_ins|bgr_data~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N27
dffeas \vga_ins|bgr_data[8] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[8] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \vga_ins|bgr_data~9 (
// Equation(s):
// \vga_ins|bgr_data~9_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [9]) # ((\vga_ins|LessThan0~18_combout  & (\vga_ins|LessThan2~18_combout  & \vga_ins|always1~0_combout )))

	.dataa(\vga_ins|LessThan0~18_combout ),
	.datab(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [9]),
	.datac(\vga_ins|LessThan2~18_combout ),
	.datad(\vga_ins|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~9_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~9 .lut_mask = 16'hECCC;
defparam \vga_ins|bgr_data~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N25
dffeas \vga_ins|bgr_data[9] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[9] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N22
cycloneive_lcell_comb \vga_ins|bgr_data~10 (
// Equation(s):
// \vga_ins|bgr_data~10_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [10]) # ((\vga_ins|LessThan0~18_combout  & (\vga_ins|LessThan2~18_combout  & \vga_ins|always1~0_combout )))

	.dataa(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(\vga_ins|LessThan0~18_combout ),
	.datac(\vga_ins|LessThan2~18_combout ),
	.datad(\vga_ins|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~10_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~10 .lut_mask = 16'hEAAA;
defparam \vga_ins|bgr_data~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N23
dffeas \vga_ins|bgr_data[10] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[10] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N0
cycloneive_lcell_comb \vga_ins|bgr_data~11 (
// Equation(s):
// \vga_ins|bgr_data~11_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [11]) # ((\vga_ins|LessThan0~18_combout  & (\vga_ins|always1~0_combout  & \vga_ins|LessThan2~18_combout )))

	.dataa(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(\vga_ins|LessThan0~18_combout ),
	.datac(\vga_ins|always1~0_combout ),
	.datad(\vga_ins|LessThan2~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~11_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~11 .lut_mask = 16'hEAAA;
defparam \vga_ins|bgr_data~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N1
dffeas \vga_ins|bgr_data[11] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[11] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N6
cycloneive_lcell_comb \vga_ins|bgr_data~12 (
// Equation(s):
// \vga_ins|bgr_data~12_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [12]) # ((\vga_ins|LessThan0~18_combout  & (\vga_ins|LessThan2~18_combout  & \vga_ins|always1~0_combout )))

	.dataa(\vga_ins|LessThan0~18_combout ),
	.datab(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [12]),
	.datac(\vga_ins|LessThan2~18_combout ),
	.datad(\vga_ins|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~12_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~12 .lut_mask = 16'hECCC;
defparam \vga_ins|bgr_data~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N7
dffeas \vga_ins|bgr_data[12] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[12] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \vga_ins|bgr_data~13 (
// Equation(s):
// \vga_ins|bgr_data~13_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [13] & (((!\vga_ins|always1~0_combout ) # (!\vga_ins|LessThan2~18_combout )) # (!\vga_ins|LessThan0~18_combout )))

	.dataa(\vga_ins|LessThan0~18_combout ),
	.datab(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [13]),
	.datac(\vga_ins|LessThan2~18_combout ),
	.datad(\vga_ins|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~13_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~13 .lut_mask = 16'h4CCC;
defparam \vga_ins|bgr_data~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N9
dffeas \vga_ins|bgr_data[13] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[13] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \vga_ins|bgr_data~14 (
// Equation(s):
// \vga_ins|bgr_data~14_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [14]) # ((\vga_ins|LessThan0~18_combout  & (\vga_ins|LessThan2~18_combout  & \vga_ins|always1~0_combout )))

	.dataa(\vga_ins|LessThan0~18_combout ),
	.datab(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [14]),
	.datac(\vga_ins|LessThan2~18_combout ),
	.datad(\vga_ins|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~14_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~14 .lut_mask = 16'hECCC;
defparam \vga_ins|bgr_data~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N31
dffeas \vga_ins|bgr_data[14] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[14] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N4
cycloneive_lcell_comb \vga_ins|bgr_data~15 (
// Equation(s):
// \vga_ins|bgr_data~15_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [15] & (((!\vga_ins|always1~0_combout ) # (!\vga_ins|LessThan2~18_combout )) # (!\vga_ins|LessThan0~18_combout )))

	.dataa(\vga_ins|LessThan0~18_combout ),
	.datab(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\vga_ins|LessThan2~18_combout ),
	.datad(\vga_ins|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~15_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~15 .lut_mask = 16'h4CCC;
defparam \vga_ins|bgr_data~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N5
dffeas \vga_ins|bgr_data[15] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[15] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \vga_ins|bgr_data~16 (
// Equation(s):
// \vga_ins|bgr_data~16_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [16]) # ((\vga_ins|LessThan0~18_combout  & (\vga_ins|LessThan2~18_combout  & \vga_ins|always1~0_combout )))

	.dataa(\vga_ins|LessThan0~18_combout ),
	.datab(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\vga_ins|LessThan2~18_combout ),
	.datad(\vga_ins|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~16_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~16 .lut_mask = 16'hECCC;
defparam \vga_ins|bgr_data~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N23
dffeas \vga_ins|bgr_data[16] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [16]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[16] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \vga_ins|bgr_data~17 (
// Equation(s):
// \vga_ins|bgr_data~17_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [17]) # ((\vga_ins|LessThan0~18_combout  & (\vga_ins|always1~0_combout  & \vga_ins|LessThan2~18_combout )))

	.dataa(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\vga_ins|LessThan0~18_combout ),
	.datac(\vga_ins|always1~0_combout ),
	.datad(\vga_ins|LessThan2~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~17_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~17 .lut_mask = 16'hEAAA;
defparam \vga_ins|bgr_data~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N27
dffeas \vga_ins|bgr_data[17] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [17]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[17] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N0
cycloneive_lcell_comb \vga_ins|bgr_data~18 (
// Equation(s):
// \vga_ins|bgr_data~18_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [18]) # ((\vga_ins|LessThan0~18_combout  & (\vga_ins|LessThan2~18_combout  & \vga_ins|always1~0_combout )))

	.dataa(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\vga_ins|LessThan0~18_combout ),
	.datac(\vga_ins|LessThan2~18_combout ),
	.datad(\vga_ins|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~18_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~18 .lut_mask = 16'hEAAA;
defparam \vga_ins|bgr_data~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N1
dffeas \vga_ins|bgr_data[18] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [18]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[18] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \vga_ins|bgr_data~19 (
// Equation(s):
// \vga_ins|bgr_data~19_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [19]) # ((\vga_ins|LessThan0~18_combout  & (\vga_ins|LessThan2~18_combout  & \vga_ins|always1~0_combout )))

	.dataa(\vga_ins|LessThan0~18_combout ),
	.datab(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [19]),
	.datac(\vga_ins|LessThan2~18_combout ),
	.datad(\vga_ins|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~19_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~19 .lut_mask = 16'hECCC;
defparam \vga_ins|bgr_data~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N13
dffeas \vga_ins|bgr_data[19] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [19]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[19] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \vga_ins|bgr_data~20 (
// Equation(s):
// \vga_ins|bgr_data~20_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [20] & (((!\vga_ins|always1~0_combout ) # (!\vga_ins|LessThan2~18_combout )) # (!\vga_ins|LessThan0~18_combout )))

	.dataa(\vga_ins|LessThan0~18_combout ),
	.datab(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\vga_ins|LessThan2~18_combout ),
	.datad(\vga_ins|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~20_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~20 .lut_mask = 16'h4CCC;
defparam \vga_ins|bgr_data~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N15
dffeas \vga_ins|bgr_data[20] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [20]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[20] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \vga_ins|bgr_data~21 (
// Equation(s):
// \vga_ins|bgr_data~21_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [21]) # ((\vga_ins|LessThan0~18_combout  & (\vga_ins|LessThan2~18_combout  & \vga_ins|always1~0_combout )))

	.dataa(\vga_ins|LessThan0~18_combout ),
	.datab(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\vga_ins|LessThan2~18_combout ),
	.datad(\vga_ins|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~21_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~21 .lut_mask = 16'hECCC;
defparam \vga_ins|bgr_data~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N21
dffeas \vga_ins|bgr_data[21] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [21]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[21] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \vga_ins|bgr_data~22 (
// Equation(s):
// \vga_ins|bgr_data~22_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [22] & (((!\vga_ins|always1~0_combout ) # (!\vga_ins|LessThan2~18_combout )) # (!\vga_ins|LessThan0~18_combout )))

	.dataa(\vga_ins|LessThan0~18_combout ),
	.datab(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\vga_ins|LessThan2~18_combout ),
	.datad(\vga_ins|always1~0_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~22_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~22 .lut_mask = 16'h4CCC;
defparam \vga_ins|bgr_data~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N11
dffeas \vga_ins|bgr_data[22] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [22]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[22] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \vga_ins|bgr_data~23 (
// Equation(s):
// \vga_ins|bgr_data~23_combout  = (\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [23]) # ((\vga_ins|LessThan0~18_combout  & (\vga_ins|always1~0_combout  & \vga_ins|LessThan2~18_combout )))

	.dataa(\vga_ins|img_index_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\vga_ins|LessThan0~18_combout ),
	.datac(\vga_ins|always1~0_combout ),
	.datad(\vga_ins|LessThan2~18_combout ),
	.cin(gnd),
	.combout(\vga_ins|bgr_data~23_combout ),
	.cout());
// synopsys translate_off
defparam \vga_ins|bgr_data~23 .lut_mask = 16'hEAAA;
defparam \vga_ins|bgr_data~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N29
dffeas \vga_ins|bgr_data[23] (
	.clk(!\p1|altpll_component|_clk2~clkctrl_outclk ),
	.d(\vga_ins|bgr_data~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_ins|bgr_data [23]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_ins|bgr_data[23] .is_wysiwyg = "true";
defparam \vga_ins|bgr_data[23] .power_up = "low";
// synopsys translate_on

endmodule
