// Seed: 2819710504
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5 = id_2;
  tri  id_6;
  assign id_6 = 1'b0;
  assign id_5 = id_5;
  assign id_5 = id_2;
  assign id_6 = $display;
  assign id_6 = id_4;
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input  logic id_0,
    output logic id_1
);
  final begin
    id_1 <= 1 + 1;
    id_1 <= 1;
    if (id_0) begin : id_3
      id_1 = 1;
      if (id_0) begin
        id_3 <= id_3;
      end
      id_1 <= 1;
    end
    id_1 <= id_0;
  end
  wire id_4;
  assign id_4 = id_4;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
