###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ecegrid-thin2.ecn.purdue.edu)
#  Generated on:      Wed Apr 29 22:34:01 2015
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[36][4] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[36][4] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[36][4] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.577
+ Hold                          0.080
+ Phase Shift                   0.000
= Required Time                 2.657
  Arrival Time                  3.405
  Slack Time                    0.748
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.715 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.591 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.350 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.060 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.467 | 
     | clk__L5_I1                  | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.828 | 
     | clk__L6_I3                  | A v -> Y ^   | INVX8  | 0.356 | 0.370 |   1.946 |    1.198 | 
     | clk__L7_I10                 | A ^ -> Y v   | INVX8  | 0.380 | 0.325 |   2.271 |    1.523 | 
     | clk__L8_I43                 | A v -> Y ^   | INVX8  | 0.262 | 0.296 |   2.567 |    1.820 | 
     | MINC0/SHA1/M0/\w_reg[36][4] | CLK ^ -> Q v | DFFSR  | 0.184 | 0.609 |   3.177 |    2.429 | 
     | MINC0/SHA1/M0/U10743        | B v -> Y ^   | MUX2X1 | 0.156 | 0.153 |   3.329 |    2.582 | 
     | MINC0/SHA1/M0/U10744        | A ^ -> Y v   | INVX2  | 0.075 | 0.075 |   3.404 |    2.656 | 
     | MINC0/SHA1/M0/\w_reg[36][4] | D v          | DFFSR  | 0.075 | 0.000 |   3.405 |    2.657 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.780 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.904 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.145 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.555 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.962 | 
     | clk__L5_I1                  | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.575 |    2.323 | 
     | clk__L6_I3                  | A v -> Y ^ | INVX8 | 0.356 | 0.370 |   1.946 |    2.694 | 
     | clk__L7_I10                 | A ^ -> Y v | INVX8 | 0.380 | 0.325 |   2.271 |    3.019 | 
     | clk__L8_I43                 | A v -> Y ^ | INVX8 | 0.262 | 0.296 |   2.567 |    3.315 | 
     | MINC0/SHA1/M0/\w_reg[36][4] | CLK ^      | DFFSR | 0.264 | 0.009 |   2.577 |    3.325 | 
     +---------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[25][27] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[25][27] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[25][27] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.594
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 2.673
  Arrival Time                  3.424
  Slack Time                    0.751
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.719 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.595 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.354 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.056 | 
     | clk__L4_I0                   | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.463 | 
     | clk__L5_I1                   | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.824 | 
     | clk__L6_I4                   | A v -> Y ^   | INVX8  | 0.387 | 0.362 |   1.938 |    1.186 | 
     | clk__L7_I14                  | A ^ -> Y v   | INVX8  | 0.348 | 0.360 |   2.298 |    1.547 | 
     | clk__L8_I56                  | A v -> Y ^   | INVX8  | 0.269 | 0.287 |   2.585 |    1.834 | 
     | MINC0/SHA1/M0/\w_reg[25][27] | CLK ^ -> Q v | DFFSR  | 0.179 | 0.606 |   3.191 |    2.440 | 
     | MINC0/SHA1/M0/U9507          | B v -> Y ^   | MUX2X1 | 0.155 | 0.152 |   3.343 |    2.591 | 
     | MINC0/SHA1/M0/U9508          | A ^ -> Y v   | INVX2  | 0.081 | 0.081 |   3.424 |    2.672 | 
     | MINC0/SHA1/M0/\w_reg[25][27] | D v          | DFFSR  | 0.081 | 0.000 |   3.424 |    2.673 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.784 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.908 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.149 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.559 | 
     | clk__L4_I0                   | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.966 | 
     | clk__L5_I1                   | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.576 |    2.327 | 
     | clk__L6_I4                   | A v -> Y ^ | INVX8 | 0.387 | 0.362 |   1.938 |    2.689 | 
     | clk__L7_I14                  | A ^ -> Y v | INVX8 | 0.348 | 0.360 |   2.298 |    3.050 | 
     | clk__L8_I56                  | A v -> Y ^ | INVX8 | 0.269 | 0.287 |   2.585 |    3.337 | 
     | MINC0/SHA1/M0/\w_reg[25][27] | CLK ^      | DFFSR | 0.271 | 0.009 |   2.594 |    3.346 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin MINC0/SHA2/M0/\w_reg[22][21] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[22][21] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/M0/\w_reg[22][21] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.564
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 2.642
  Arrival Time                  3.395
  Slack Time                    0.753
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.720 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.596 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.355 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.055 | 
     | clk__L4_I1                   | A v -> Y ^   | INVX8  | 0.429 | 0.400 |   1.207 |    0.454 | 
     | clk__L5_I4                   | A ^ -> Y v   | INVX8  | 0.415 | 0.369 |   1.576 |    0.824 | 
     | clk__L6_I14                  | A v -> Y ^   | INVX8  | 0.337 | 0.378 |   1.954 |    1.201 | 
     | clk__L7_I38                  | A ^ -> Y v   | INVX8  | 0.349 | 0.305 |   2.259 |    1.506 | 
     | clk__L8_I152                 | A v -> Y ^   | INVX8  | 0.286 | 0.297 |   2.557 |    1.804 | 
     | MINC0/SHA2/M0/\w_reg[22][21] | CLK ^ -> Q v | DFFSR  | 0.177 | 0.607 |   3.163 |    2.411 | 
     | MINC0/SHA2/M0/U8720          | B v -> Y ^   | MUX2X1 | 0.156 | 0.151 |   3.315 |    2.562 | 
     | MINC0/SHA2/M0/U8721          | A ^ -> Y v   | INVX2  | 0.079 | 0.080 |   3.394 |    2.642 | 
     | MINC0/SHA2/M0/\w_reg[22][21] | D v          | DFFSR  | 0.079 | 0.000 |   3.395 |    2.642 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.785 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.910 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.150 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.560 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.960 | 
     | clk__L5_I4                   | A ^ -> Y v | INVX8 | 0.415 | 0.369 |   1.576 |    2.329 | 
     | clk__L6_I14                  | A v -> Y ^ | INVX8 | 0.337 | 0.378 |   1.954 |    2.707 | 
     | clk__L7_I38                  | A ^ -> Y v | INVX8 | 0.349 | 0.305 |   2.259 |    3.012 | 
     | clk__L8_I152                 | A v -> Y ^ | INVX8 | 0.286 | 0.297 |   2.557 |    3.309 | 
     | MINC0/SHA2/M0/\w_reg[22][21] | CLK ^      | DFFSR | 0.290 | 0.008 |   2.564 |    3.317 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[35][11] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[35][11] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[35][11] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.611
+ Hold                          0.080
+ Phase Shift                   0.000
= Required Time                 2.691
  Arrival Time                  3.445
  Slack Time                    0.754
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.721 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.597 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.357 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.053 | 
     | clk__L4_I0                   | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.460 | 
     | clk__L5_I1                   | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.821 | 
     | clk__L6_I4                   | A v -> Y ^   | INVX8  | 0.387 | 0.362 |   1.938 |    1.184 | 
     | clk__L7_I13                  | A ^ -> Y v   | INVX8  | 0.407 | 0.368 |   2.305 |    1.551 | 
     | clk__L8_I54                  | A v -> Y ^   | INVX8  | 0.265 | 0.292 |   2.598 |    1.844 | 
     | MINC0/SHA1/M0/\w_reg[35][11] | CLK ^ -> Q v | DFFSR  | 0.189 | 0.618 |   3.216 |    2.462 | 
     | MINC0/SHA1/M0/U10111         | B v -> Y ^   | MUX2X1 | 0.159 | 0.155 |   3.370 |    2.616 | 
     | MINC0/SHA1/M0/U10112         | A ^ -> Y v   | INVX2  | 0.074 | 0.075 |   3.445 |    2.691 | 
     | MINC0/SHA1/M0/\w_reg[35][11] | D v          | DFFSR  | 0.074 | 0.000 |   3.445 |    2.691 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.787 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.911 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.152 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.562 | 
     | clk__L4_I0                   | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.968 | 
     | clk__L5_I1                   | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.575 |    2.330 | 
     | clk__L6_I4                   | A v -> Y ^ | INVX8 | 0.387 | 0.362 |   1.938 |    2.692 | 
     | clk__L7_I13                  | A ^ -> Y v | INVX8 | 0.407 | 0.368 |   2.305 |    3.060 | 
     | clk__L8_I54                  | A v -> Y ^ | INVX8 | 0.265 | 0.292 |   2.598 |    3.352 | 
     | MINC0/SHA1/M0/\w_reg[35][11] | CLK ^      | DFFSR | 0.269 | 0.013 |   2.611 |    3.366 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin MINC0/SHA2/M0/\w_reg[40][2] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[40][2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/M0/\w_reg[40][2] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.515
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 2.593
  Arrival Time                  3.347
  Slack Time                    0.754
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.722 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.598 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.357 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.053 | 
     | clk__L4_I1                  | A v -> Y ^   | INVX8  | 0.429 | 0.400 |   1.207 |    0.453 | 
     | clk__L5_I3                  | A ^ -> Y v   | INVX8  | 0.331 | 0.345 |   1.552 |    0.798 | 
     | clk__L6_I13                 | A v -> Y ^   | INVX8  | 0.321 | 0.300 |   1.853 |    1.098 | 
     | clk__L7_I36                 | A ^ -> Y v   | INVX8  | 0.350 | 0.357 |   2.210 |    1.455 | 
     | clk__L8_I141                | A v -> Y ^   | INVX8  | 0.286 | 0.288 |   2.498 |    1.744 | 
     | MINC0/SHA2/M0/\w_reg[40][2] | CLK ^ -> Q v | DFFSR  | 0.178 | 0.617 |   3.115 |    2.361 | 
     | MINC0/SHA2/M0/U10854        | B v -> Y ^   | MUX2X1 | 0.157 | 0.152 |   3.267 |    2.512 | 
     | MINC0/SHA2/M0/U10855        | A ^ -> Y v   | INVX2  | 0.080 | 0.080 |   3.347 |    2.592 | 
     | MINC0/SHA2/M0/\w_reg[40][2] | D v          | DFFSR  | 0.080 | 0.000 |   3.347 |    2.593 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.787 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.911 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.152 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.562 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.962 | 
     | clk__L5_I3                  | A ^ -> Y v | INVX8 | 0.331 | 0.345 |   1.552 |    2.307 | 
     | clk__L6_I13                 | A v -> Y ^ | INVX8 | 0.321 | 0.300 |   1.853 |    2.607 | 
     | clk__L7_I36                 | A ^ -> Y v | INVX8 | 0.350 | 0.357 |   2.210 |    2.964 | 
     | clk__L8_I141                | A v -> Y ^ | INVX8 | 0.286 | 0.288 |   2.498 |    3.253 | 
     | MINC0/SHA2/M0/\w_reg[40][2] | CLK ^      | DFFSR | 0.291 | 0.017 |   2.515 |    3.269 | 
     +---------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[30][7] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[30][7] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[30][7] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.607
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 2.686
  Arrival Time                  3.441
  Slack Time                    0.755
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.722 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.598 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.358 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.052 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.459 | 
     | clk__L5_I1                  | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.820 | 
     | clk__L6_I5                  | A v -> Y ^   | INVX8  | 0.379 | 0.384 |   1.959 |    1.204 | 
     | clk__L7_I16                 | A ^ -> Y v   | INVX8  | 0.371 | 0.333 |   2.292 |    1.537 | 
     | clk__L8_I64                 | A v -> Y ^   | INVX8  | 0.279 | 0.303 |   2.595 |    1.840 | 
     | MINC0/SHA1/M0/\w_reg[30][7] | CLK ^ -> Q v | DFFSR  | 0.184 | 0.616 |   3.211 |    2.456 | 
     | MINC0/SHA1/M0/U10473        | B v -> Y ^   | MUX2X1 | 0.161 | 0.152 |   3.363 |    2.608 | 
     | MINC0/SHA1/M0/U10474        | A ^ -> Y v   | INVX2  | 0.078 | 0.077 |   3.440 |    2.685 | 
     | MINC0/SHA1/M0/\w_reg[30][7] | D v          | DFFSR  | 0.078 | 0.000 |   3.441 |    2.686 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.788 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.912 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.153 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.562 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.969 | 
     | clk__L5_I1                  | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.575 |    2.330 | 
     | clk__L6_I5                  | A v -> Y ^ | INVX8 | 0.379 | 0.384 |   1.959 |    2.714 | 
     | clk__L7_I16                 | A ^ -> Y v | INVX8 | 0.371 | 0.333 |   2.292 |    3.047 | 
     | clk__L8_I64                 | A v -> Y ^ | INVX8 | 0.279 | 0.303 |   2.595 |    3.350 | 
     | MINC0/SHA1/M0/\w_reg[30][7] | CLK ^      | DFFSR | 0.283 | 0.013 |   2.607 |    3.362 | 
     +---------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[47][19] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[47][19] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[47][19] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.450
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.529
  Arrival Time                  3.285
  Slack Time                    0.755
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.723 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.599 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.358 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.052 | 
     | clk__L4_I0                   | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.459 | 
     | clk__L5_I0                   | A ^ -> Y v   | INVX8  | 0.265 | 0.291 |   1.505 |    0.750 | 
     | clk__L6_I1                   | A v -> Y ^   | INVX8  | 0.360 | 0.311 |   1.816 |    1.061 | 
     | clk__L7_I5                   | A ^ -> Y v   | INVX8  | 0.342 | 0.333 |   2.149 |    1.394 | 
     | clk__L8_I22                  | A v -> Y ^   | INVX8  | 0.277 | 0.283 |   2.432 |    1.677 | 
     | MINC0/SHA1/M0/\w_reg[47][19] | CLK ^ -> Q v | DFFSR  | 0.187 | 0.623 |   3.055 |    2.300 | 
     | MINC0/SHA1/M0/U11775         | B v -> Y ^   | MUX2X1 | 0.157 | 0.154 |   3.209 |    2.454 | 
     | MINC0/SHA1/M0/U11776         | A ^ -> Y v   | INVX2  | 0.075 | 0.075 |   3.284 |    2.529 | 
     | MINC0/SHA1/M0/\w_reg[47][19] | D v          | DFFSR  | 0.075 | 0.000 |   3.285 |    2.529 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.788 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.912 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.153 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.563 | 
     | clk__L4_I0                   | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.970 | 
     | clk__L5_I0                   | A ^ -> Y v | INVX8 | 0.265 | 0.291 |   1.505 |    2.260 | 
     | clk__L6_I1                   | A v -> Y ^ | INVX8 | 0.360 | 0.311 |   1.816 |    2.572 | 
     | clk__L7_I5                   | A ^ -> Y v | INVX8 | 0.342 | 0.333 |   2.149 |    2.905 | 
     | clk__L8_I22                  | A v -> Y ^ | INVX8 | 0.277 | 0.283 |   2.432 |    3.188 | 
     | MINC0/SHA1/M0/\w_reg[47][19] | CLK ^      | DFFSR | 0.282 | 0.018 |   2.450 |    3.206 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[24][2] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[24][2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[24][2] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.645
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.725
  Arrival Time                  3.480
  Slack Time                    0.756
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.723 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.599 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.358 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.052 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.459 | 
     | clk__L5_I1                  | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.820 | 
     | clk__L6_I5                  | A v -> Y ^   | INVX8  | 0.379 | 0.384 |   1.959 |    1.203 | 
     | clk__L7_I17                 | A ^ -> Y v   | INVX8  | 0.400 | 0.377 |   2.336 |    1.580 | 
     | clk__L8_I71                 | A v -> Y ^   | INVX8  | 0.283 | 0.291 |   2.627 |    1.871 | 
     | MINC0/SHA1/M0/\w_reg[24][2] | CLK ^ -> Q v | DFFSR  | 0.191 | 0.628 |   3.255 |    2.499 | 
     | MINC0/SHA1/M0/U8905         | B v -> Y ^   | MUX2X1 | 0.157 | 0.154 |   3.409 |    2.653 | 
     | MINC0/SHA1/M0/U8906         | A ^ -> Y v   | INVX2  | 0.071 | 0.071 |   3.480 |    2.724 | 
     | MINC0/SHA1/M0/\w_reg[24][2] | D v          | DFFSR  | 0.071 | 0.000 |   3.480 |    2.725 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.788 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.912 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.153 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.563 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.970 | 
     | clk__L5_I1                  | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.575 |    2.331 | 
     | clk__L6_I5                  | A v -> Y ^ | INVX8 | 0.379 | 0.384 |   1.959 |    2.715 | 
     | clk__L7_I17                 | A ^ -> Y v | INVX8 | 0.400 | 0.377 |   2.336 |    3.091 | 
     | clk__L8_I71                 | A v -> Y ^ | INVX8 | 0.283 | 0.291 |   2.627 |    3.382 | 
     | MINC0/SHA1/M0/\w_reg[24][2] | CLK ^      | DFFSR | 0.291 | 0.019 |   2.645 |    3.401 | 
     +---------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[17][22] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[17][22] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[17][22] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.567
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.646
  Arrival Time                  3.403
  Slack Time                    0.757
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.724 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.600 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.360 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.050 | 
     | clk__L4_I0                   | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.457 | 
     | clk__L5_I2                   | A ^ -> Y v   | INVX8  | 0.367 | 0.353 |   1.567 |    0.810 | 
     | clk__L6_I7                   | A v -> Y ^   | INVX8  | 0.300 | 0.368 |   1.935 |    1.178 | 
     | clk__L7_I21                  | A ^ -> Y v   | INVX8  | 0.363 | 0.303 |   2.238 |    1.481 | 
     | clk__L8_I84                  | A v -> Y ^   | INVX8  | 0.301 | 0.318 |   2.555 |    1.798 | 
     | MINC0/SHA1/M0/\w_reg[17][22] | CLK ^ -> Q v | DFFSR  | 0.185 | 0.620 |   3.175 |    2.418 | 
     | MINC0/SHA1/M0/U7509          | B v -> Y ^   | MUX2X1 | 0.165 | 0.154 |   3.330 |    2.573 | 
     | MINC0/SHA1/M0/U7510          | A ^ -> Y v   | INVX2  | 0.074 | 0.073 |   3.403 |    2.646 | 
     | MINC0/SHA1/M0/\w_reg[17][22] | D v          | DFFSR  | 0.074 | 0.000 |   3.403 |    2.646 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.790 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.914 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.155 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.565 | 
     | clk__L4_I0                   | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.971 | 
     | clk__L5_I2                   | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    2.324 | 
     | clk__L6_I7                   | A v -> Y ^ | INVX8 | 0.300 | 0.368 |   1.935 |    2.692 | 
     | clk__L7_I21                  | A ^ -> Y v | INVX8 | 0.363 | 0.303 |   2.238 |    2.995 | 
     | clk__L8_I84                  | A v -> Y ^ | INVX8 | 0.301 | 0.318 |   2.555 |    3.312 | 
     | MINC0/SHA1/M0/\w_reg[17][22] | CLK ^      | DFFSR | 0.307 | 0.012 |   2.567 |    3.324 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[39][15] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[39][15] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[39][15] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.620
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.699
  Arrival Time                  3.456
  Slack Time                    0.757
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.724 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.600 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.360 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.050 | 
     | clk__L4_I0                   | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.457 | 
     | clk__L5_I1                   | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.818 | 
     | clk__L6_I5                   | A v -> Y ^   | INVX8  | 0.379 | 0.384 |   1.959 |    1.202 | 
     | clk__L7_I15                  | A ^ -> Y v   | INVX8  | 0.353 | 0.356 |   2.316 |    1.558 | 
     | clk__L8_I61                  | A v -> Y ^   | INVX8  | 0.286 | 0.296 |   2.611 |    1.854 | 
     | MINC0/SHA1/M0/\w_reg[39][15] | CLK ^ -> Q v | DFFSR  | 0.188 | 0.616 |   3.228 |    2.471 | 
     | MINC0/SHA1/M0/U11385         | B v -> Y ^   | MUX2X1 | 0.163 | 0.153 |   3.381 |    2.624 | 
     | MINC0/SHA1/M0/U11386         | A ^ -> Y v   | INVX2  | 0.075 | 0.074 |   3.455 |    2.698 | 
     | MINC0/SHA1/M0/\w_reg[39][15] | D v          | DFFSR  | 0.075 | 0.000 |   3.456 |    2.699 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.790 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.914 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.155 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.565 | 
     | clk__L4_I0                   | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.972 | 
     | clk__L5_I1                   | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.576 |    2.333 | 
     | clk__L6_I5                   | A v -> Y ^ | INVX8 | 0.379 | 0.384 |   1.959 |    2.716 | 
     | clk__L7_I15                  | A ^ -> Y v | INVX8 | 0.353 | 0.356 |   2.316 |    3.073 | 
     | clk__L8_I61                  | A v -> Y ^ | INVX8 | 0.286 | 0.296 |   2.611 |    3.369 | 
     | MINC0/SHA1/M0/\w_reg[39][15] | CLK ^      | DFFSR | 0.291 | 0.009 |   2.620 |    3.377 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[35][6] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[35][6] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[35][6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.654
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 2.732
  Arrival Time                  3.490
  Slack Time                    0.757
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.725 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.601 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.360 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.050 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.457 | 
     | clk__L5_I1                  | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.818 | 
     | clk__L6_I4                  | A v -> Y ^   | INVX8  | 0.387 | 0.362 |   1.938 |    1.180 | 
     | clk__L7_I13                 | A ^ -> Y v   | INVX8  | 0.407 | 0.368 |   2.305 |    1.548 | 
     | clk__L8_I55                 | A v -> Y ^   | INVX8  | 0.277 | 0.306 |   2.611 |    1.854 | 
     | MINC0/SHA1/M0/\w_reg[35][6] | CLK ^ -> Q v | DFFSR  | 0.183 | 0.648 |   3.259 |    2.502 | 
     | MINC0/SHA1/M0/U10101        | B v -> Y ^   | MUX2X1 | 0.160 | 0.155 |   3.414 |    2.656 | 
     | MINC0/SHA1/M0/U10102        | A ^ -> Y v   | INVX2  | 0.076 | 0.076 |   3.489 |    2.732 | 
     | MINC0/SHA1/M0/\w_reg[35][6] | D v          | DFFSR  | 0.076 | 0.000 |   3.490 |    2.732 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.790 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.914 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.155 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.565 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.972 | 
     | clk__L5_I1                  | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.575 |    2.333 | 
     | clk__L6_I4                  | A v -> Y ^ | INVX8 | 0.387 | 0.362 |   1.938 |    2.695 | 
     | clk__L7_I13                 | A ^ -> Y v | INVX8 | 0.407 | 0.368 |   2.305 |    3.063 | 
     | clk__L8_I55                 | A v -> Y ^ | INVX8 | 0.277 | 0.306 |   2.611 |    3.369 | 
     | MINC0/SHA1/M0/\w_reg[35][6] | CLK ^      | DFFSR | 0.297 | 0.043 |   2.654 |    3.412 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin MINC0/SHA2/M0/\w_reg[5][11] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[5][11] /D (^) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/\h_reg[171] /Q      (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.686
+ Hold                         -0.022
+ Phase Shift                   0.000
= Required Time                 2.664
  Arrival Time                  3.422
  Slack Time                    0.757
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.725 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.601 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.360 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.050 | 
     | clk__L4_I1                  | A v -> Y ^   | INVX8  | 0.429 | 0.400 |   1.207 |    0.450 | 
     | clk__L5_I5                  | A ^ -> Y v   | INVX8  | 0.352 | 0.342 |   1.549 |    0.792 | 
     | clk__L6_I17                 | A v -> Y ^   | INVX8  | 0.334 | 0.354 |   1.904 |    1.147 | 
     | clk__L7_I46                 | A ^ -> Y v   | INVX8  | 0.313 | 0.308 |   2.212 |    1.454 | 
     | clk__L8_I183                | A v -> Y ^   | INVX8  | 0.301 | 0.278 |   2.490 |    1.733 | 
     | MINC0/SHA1/\h_reg[171]      | CLK ^ -> Q ^ | DFFSR  | 0.371 | 0.707 |   3.197 |    2.439 | 
     | MINC0/SHA2/M0/U8171         | A ^ -> Y v   | MUX2X1 | 0.124 | 0.116 |   3.313 |    2.556 | 
     | MINC0/SHA2/M0/U3396         | A v -> Y ^   | INVX1  | 0.109 | 0.108 |   3.421 |    2.664 | 
     | MINC0/SHA2/M0/\w_reg[5][11] | D ^          | DFFSR  | 0.109 | 0.000 |   3.422 |    2.664 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.790 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.914 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.155 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.565 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.972 | 
     | clk__L5_I1                  | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.575 |    2.333 | 
     | clk__L6_I5                  | A v -> Y ^ | INVX8 | 0.379 | 0.384 |   1.959 |    2.717 | 
     | clk__L7_I17                 | A ^ -> Y v | INVX8 | 0.400 | 0.377 |   2.336 |    3.093 | 
     | clk__L8_I70                 | A v -> Y ^ | INVX8 | 0.298 | 0.337 |   2.673 |    3.431 | 
     | MINC0/SHA2/M0/\w_reg[5][11] | CLK ^      | DFFSR | 0.305 | 0.013 |   2.686 |    3.444 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin MINC0/SHA2/M0/\w_reg[25][21] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[25][21] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/M0/\w_reg[25][21] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.614
+ Hold                          0.084
+ Phase Shift                   0.000
= Required Time                 2.698
  Arrival Time                  3.457
  Slack Time                    0.758
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.726 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.602 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.361 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.049 | 
     | clk__L4_I1                   | A v -> Y ^   | INVX8  | 0.429 | 0.400 |   1.207 |    0.449 | 
     | clk__L5_I4                   | A ^ -> Y v   | INVX8  | 0.415 | 0.369 |   1.576 |    0.818 | 
     | clk__L6_I16                  | A v -> Y ^   | INVX8  | 0.336 | 0.371 |   1.947 |    1.189 | 
     | clk__L7_I44                  | A ^ -> Y v   | INVX8  | 0.349 | 0.318 |   2.264 |    1.506 | 
     | clk__L8_I176                 | A v -> Y ^   | INVX8  | 0.340 | 0.331 |   2.596 |    1.837 | 
     | MINC0/SHA2/M0/\w_reg[25][21] | CLK ^ -> Q v | DFFSR  | 0.186 | 0.634 |   3.230 |    2.472 | 
     | MINC0/SHA2/M0/U9416          | B v -> Y ^   | MUX2X1 | 0.164 | 0.156 |   3.386 |    2.627 | 
     | MINC0/SHA2/M0/U9417          | A ^ -> Y v   | INVX2  | 0.071 | 0.071 |   3.456 |    2.698 | 
     | MINC0/SHA2/M0/\w_reg[25][21] | D v          | DFFSR  | 0.071 | 0.000 |   3.457 |    2.698 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.791 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.915 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.156 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.566 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.965 | 
     | clk__L5_I4                   | A ^ -> Y v | INVX8 | 0.415 | 0.369 |   1.576 |    2.335 | 
     | clk__L6_I16                  | A v -> Y ^ | INVX8 | 0.336 | 0.371 |   1.947 |    2.705 | 
     | clk__L7_I44                  | A ^ -> Y v | INVX8 | 0.349 | 0.318 |   2.264 |    3.023 | 
     | clk__L8_I176                 | A v -> Y ^ | INVX8 | 0.340 | 0.331 |   2.596 |    3.354 | 
     | MINC0/SHA2/M0/\w_reg[25][21] | CLK ^      | DFFSR | 0.345 | 0.018 |   2.614 |    3.372 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[18][2] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[18][2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[18][2] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.568
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.647
  Arrival Time                  3.406
  Slack Time                    0.759
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.726 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.602 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.361 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.049 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.455 | 
     | clk__L5_I2                  | A ^ -> Y v   | INVX8  | 0.367 | 0.353 |   1.567 |    0.808 | 
     | clk__L6_I6                  | A v -> Y ^   | INVX8  | 0.323 | 0.381 |   1.948 |    1.189 | 
     | clk__L7_I18                 | A ^ -> Y v   | INVX8  | 0.336 | 0.332 |   2.280 |    1.522 | 
     | clk__L8_I73                 | A v -> Y ^   | INVX8  | 0.263 | 0.262 |   2.543 |    1.784 | 
     | MINC0/SHA1/M0/\w_reg[18][2] | CLK ^ -> Q v | DFFSR  | 0.190 | 0.630 |   3.173 |    2.414 | 
     | MINC0/SHA1/M0/U8619         | B v -> Y ^   | MUX2X1 | 0.161 | 0.157 |   3.330 |    2.571 | 
     | MINC0/SHA1/M0/U8620         | A ^ -> Y v   | INVX2  | 0.075 | 0.075 |   3.405 |    2.647 | 
     | MINC0/SHA1/M0/\w_reg[18][2] | D v          | DFFSR  | 0.075 | 0.000 |   3.406 |    2.647 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.792 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.916 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.156 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.566 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.973 | 
     | clk__L5_I2                  | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    2.326 | 
     | clk__L6_I6                  | A v -> Y ^ | INVX8 | 0.323 | 0.381 |   1.948 |    2.707 | 
     | clk__L7_I18                 | A ^ -> Y v | INVX8 | 0.336 | 0.332 |   2.280 |    3.039 | 
     | clk__L8_I73                 | A v -> Y ^ | INVX8 | 0.263 | 0.262 |   2.543 |    3.302 | 
     | MINC0/SHA1/M0/\w_reg[18][2] | CLK ^      | DFFSR | 0.270 | 0.025 |   2.568 |    3.326 | 
     +---------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin MINC0/SHA2/M0/\w_reg[36][15] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[36][15] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/M0/\w_reg[36][15] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.557
+ Hold                          0.080
+ Phase Shift                   0.000
= Required Time                 2.637
  Arrival Time                  3.396
  Slack Time                    0.759
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.726 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.602 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.362 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.048 | 
     | clk__L4_I0                   | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.455 | 
     | clk__L5_I0                   | A ^ -> Y v   | INVX8  | 0.265 | 0.291 |   1.505 |    0.746 | 
     | clk__L6_I2                   | A v -> Y ^   | INVX8  | 0.405 | 0.319 |   1.824 |    1.065 | 
     | clk__L7_I8                   | A ^ -> Y v   | INVX8  | 0.385 | 0.406 |   2.231 |    1.471 | 
     | clk__L8_I32                  | A v -> Y ^   | INVX8  | 0.305 | 0.321 |   2.552 |    1.793 | 
     | MINC0/SHA2/M0/\w_reg[36][15] | CLK ^ -> Q v | DFFSR  | 0.191 | 0.618 |   3.170 |    2.411 | 
     | MINC0/SHA2/M0/U10624         | B v -> Y ^   | MUX2X1 | 0.163 | 0.156 |   3.326 |    2.566 | 
     | MINC0/SHA2/M0/U10625         | A ^ -> Y v   | INVX2  | 0.071 | 0.070 |   3.396 |    2.637 | 
     | MINC0/SHA2/M0/\w_reg[36][15] | D v          | DFFSR  | 0.071 | 0.000 |   3.396 |    2.637 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.792 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.916 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.157 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.567 | 
     | clk__L4_I0                   | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.974 | 
     | clk__L5_I0                   | A ^ -> Y v | INVX8 | 0.265 | 0.291 |   1.505 |    2.264 | 
     | clk__L6_I2                   | A v -> Y ^ | INVX8 | 0.405 | 0.319 |   1.824 |    2.584 | 
     | clk__L7_I8                   | A ^ -> Y v | INVX8 | 0.385 | 0.406 |   2.231 |    2.990 | 
     | clk__L8_I32                  | A v -> Y ^ | INVX8 | 0.305 | 0.321 |   2.552 |    3.311 | 
     | MINC0/SHA2/M0/\w_reg[36][15] | CLK ^      | DFFSR | 0.309 | 0.005 |   2.557 |    3.316 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin MINC0/SHA2/M0/\w_reg[19][27] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[19][27] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/M0/\w_reg[19][27] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.533
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.613
  Arrival Time                  3.372
  Slack Time                    0.759
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.726 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.602 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.362 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.048 | 
     | clk__L4_I1                   | A v -> Y ^   | INVX8  | 0.429 | 0.400 |   1.207 |    0.448 | 
     | clk__L5_I4                   | A ^ -> Y v   | INVX8  | 0.415 | 0.369 |   1.576 |    0.817 | 
     | clk__L6_I15                  | A v -> Y ^   | INVX8  | 0.333 | 0.340 |   1.916 |    1.156 | 
     | clk__L7_I42                  | A ^ -> Y v   | INVX8  | 0.342 | 0.324 |   2.239 |    1.480 | 
     | clk__L8_I168                 | A v -> Y ^   | INVX8  | 0.253 | 0.283 |   2.522 |    1.763 | 
     | MINC0/SHA2/M0/\w_reg[19][27] | CLK ^ -> Q v | DFFSR  | 0.184 | 0.609 |   3.131 |    2.372 | 
     | MINC0/SHA2/M0/U7753          | B v -> Y ^   | MUX2X1 | 0.170 | 0.162 |   3.293 |    2.534 | 
     | MINC0/SHA2/M0/U7754          | A ^ -> Y v   | INVX2  | 0.079 | 0.078 |   3.371 |    2.612 | 
     | MINC0/SHA2/M0/\w_reg[19][27] | D v          | DFFSR  | 0.079 | 0.000 |   3.372 |    2.613 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.792 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.916 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.157 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.567 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.966 | 
     | clk__L5_I4                   | A ^ -> Y v | INVX8 | 0.415 | 0.369 |   1.576 |    2.335 | 
     | clk__L6_I15                  | A v -> Y ^ | INVX8 | 0.333 | 0.340 |   1.916 |    2.675 | 
     | clk__L7_I42                  | A ^ -> Y v | INVX8 | 0.342 | 0.324 |   2.239 |    2.998 | 
     | clk__L8_I168                 | A v -> Y ^ | INVX8 | 0.253 | 0.283 |   2.522 |    3.282 | 
     | MINC0/SHA2/M0/\w_reg[19][27] | CLK ^      | DFFSR | 0.254 | 0.011 |   2.533 |    3.292 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[17][13] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[17][13] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[17][13] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.560
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.639
  Arrival Time                  3.398
  Slack Time                    0.759
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.727 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.603 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.362 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.048 | 
     | clk__L4_I0                   | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.455 | 
     | clk__L5_I2                   | A ^ -> Y v   | INVX8  | 0.367 | 0.353 |   1.567 |    0.808 | 
     | clk__L6_I7                   | A v -> Y ^   | INVX8  | 0.300 | 0.368 |   1.935 |    1.176 | 
     | clk__L7_I22                  | A ^ -> Y v   | INVX8  | 0.361 | 0.312 |   2.247 |    1.487 | 
     | clk__L8_I90                  | A v -> Y ^   | INVX8  | 0.289 | 0.303 |   2.550 |    1.791 | 
     | MINC0/SHA1/M0/\w_reg[17][13] | CLK ^ -> Q v | DFFSR  | 0.192 | 0.621 |   3.171 |    2.412 | 
     | MINC0/SHA1/M0/U7491          | B v -> Y ^   | MUX2X1 | 0.163 | 0.154 |   3.325 |    2.566 | 
     | MINC0/SHA1/M0/U7492          | A ^ -> Y v   | INVX2  | 0.074 | 0.073 |   3.398 |    2.638 | 
     | MINC0/SHA1/M0/\w_reg[17][13] | D v          | DFFSR  | 0.074 | 0.000 |   3.398 |    2.639 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.792 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.916 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.157 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.567 | 
     | clk__L4_I0                   | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.974 | 
     | clk__L5_I2                   | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    2.327 | 
     | clk__L6_I7                   | A v -> Y ^ | INVX8 | 0.300 | 0.368 |   1.935 |    2.694 | 
     | clk__L7_I22                  | A ^ -> Y v | INVX8 | 0.361 | 0.312 |   2.247 |    3.006 | 
     | clk__L8_I90                  | A v -> Y ^ | INVX8 | 0.289 | 0.303 |   2.550 |    3.309 | 
     | MINC0/SHA1/M0/\w_reg[17][13] | CLK ^      | DFFSR | 0.294 | 0.010 |   2.560 |    3.319 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[42][1] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[42][1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[42][1] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.670
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 2.747
  Arrival Time                  3.507
  Slack Time                    0.759
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.727 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.603 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.362 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.048 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.455 | 
     | clk__L5_I1                  | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.816 | 
     | clk__L6_I3                  | A v -> Y ^   | INVX8  | 0.356 | 0.370 |   1.946 |    1.187 | 
     | clk__L7_I9                  | A ^ -> Y v   | INVX8  | 0.410 | 0.393 |   2.339 |    1.580 | 
     | clk__L8_I39                 | A v -> Y ^   | INVX8  | 0.292 | 0.315 |   2.654 |    1.895 | 
     | MINC0/SHA1/M0/\w_reg[42][1] | CLK ^ -> Q v | DFFSR  | 0.178 | 0.618 |   3.272 |    2.513 | 
     | MINC0/SHA1/M0/U10973        | B v -> Y ^   | MUX2X1 | 0.163 | 0.152 |   3.425 |    2.666 | 
     | MINC0/SHA1/M0/U10974        | A ^ -> Y v   | INVX2  | 0.082 | 0.081 |   3.506 |    2.747 | 
     | MINC0/SHA1/M0/\w_reg[42][1] | D v          | DFFSR  | 0.082 | 0.000 |   3.507 |    2.747 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.792 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.916 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.157 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.567 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.974 | 
     | clk__L5_I1                  | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.575 |    2.335 | 
     | clk__L6_I3                  | A v -> Y ^ | INVX8 | 0.356 | 0.370 |   1.946 |    2.705 | 
     | clk__L7_I9                  | A ^ -> Y v | INVX8 | 0.410 | 0.393 |   2.339 |    3.099 | 
     | clk__L8_I39                 | A v -> Y ^ | INVX8 | 0.292 | 0.315 |   2.654 |    3.414 | 
     | MINC0/SHA1/M0/\w_reg[42][1] | CLK ^      | DFFSR | 0.301 | 0.016 |   2.670 |    3.430 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin MINC0/SHA2/M0/\w_reg[36][9] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[36][9] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/M0/\w_reg[36][9] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.567
+ Hold                          0.080
+ Phase Shift                   0.000
= Required Time                 2.647
  Arrival Time                  3.407
  Slack Time                    0.760
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.727 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.603 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.363 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.048 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.454 | 
     | clk__L5_I0                  | A ^ -> Y v   | INVX8  | 0.265 | 0.291 |   1.505 |    0.745 | 
     | clk__L6_I2                  | A v -> Y ^   | INVX8  | 0.405 | 0.319 |   1.824 |    1.064 | 
     | clk__L7_I8                  | A ^ -> Y v   | INVX8  | 0.385 | 0.406 |   2.231 |    1.471 | 
     | clk__L8_I32                 | A v -> Y ^   | INVX8  | 0.305 | 0.321 |   2.552 |    1.792 | 
     | MINC0/SHA2/M0/\w_reg[36][9] | CLK ^ -> Q v | DFFSR  | 0.185 | 0.625 |   3.177 |    2.417 | 
     | MINC0/SHA2/M0/U10694        | B v -> Y ^   | MUX2X1 | 0.165 | 0.156 |   3.333 |    2.573 | 
     | MINC0/SHA2/M0/U10695        | A ^ -> Y v   | INVX2  | 0.074 | 0.074 |   3.407 |    2.647 | 
     | MINC0/SHA2/M0/\w_reg[36][9] | D v          | DFFSR  | 0.074 | 0.000 |   3.407 |    2.647 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.793 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.917 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.157 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.567 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.974 | 
     | clk__L5_I0                  | A ^ -> Y v | INVX8 | 0.265 | 0.291 |   1.505 |    2.265 | 
     | clk__L6_I2                  | A v -> Y ^ | INVX8 | 0.405 | 0.319 |   1.824 |    2.584 | 
     | clk__L7_I8                  | A ^ -> Y v | INVX8 | 0.385 | 0.406 |   2.231 |    2.991 | 
     | clk__L8_I32                 | A v -> Y ^ | INVX8 | 0.305 | 0.321 |   2.552 |    3.312 | 
     | MINC0/SHA2/M0/\w_reg[36][9] | CLK ^      | DFFSR | 0.313 | 0.015 |   2.567 |    3.327 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[33][17] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[33][17] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[33][17] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.635
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.714
  Arrival Time                  3.474
  Slack Time                    0.760
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.728 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.604 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.363 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.047 | 
     | clk__L4_I0                   | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.454 | 
     | clk__L5_I1                   | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.815 | 
     | clk__L6_I3                   | A v -> Y ^   | INVX8  | 0.356 | 0.370 |   1.946 |    1.185 | 
     | clk__L7_I11                  | A ^ -> Y v   | INVX8  | 0.380 | 0.371 |   2.317 |    1.557 | 
     | clk__L8_I47                  | A v -> Y ^   | INVX8  | 0.282 | 0.308 |   2.625 |    1.865 | 
     | MINC0/SHA1/M0/\w_reg[33][17] | CLK ^ -> Q v | DFFSR  | 0.187 | 0.616 |   3.241 |    2.481 | 
     | MINC0/SHA1/M0/U9871          | B v -> Y ^   | MUX2X1 | 0.170 | 0.161 |   3.402 |    2.642 | 
     | MINC0/SHA1/M0/U9872          | A ^ -> Y v   | INVX2  | 0.073 | 0.072 |   3.474 |    2.714 | 
     | MINC0/SHA1/M0/\w_reg[33][17] | D v          | DFFSR  | 0.073 | 0.000 |   3.474 |    2.714 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.793 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.917 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.158 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.568 | 
     | clk__L4_I0                   | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.975 | 
     | clk__L5_I1                   | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.575 |    2.336 | 
     | clk__L6_I3                   | A v -> Y ^ | INVX8 | 0.356 | 0.370 |   1.946 |    2.706 | 
     | clk__L7_I11                  | A ^ -> Y v | INVX8 | 0.380 | 0.371 |   2.317 |    3.078 | 
     | clk__L8_I47                  | A v -> Y ^ | INVX8 | 0.282 | 0.308 |   2.625 |    3.386 | 
     | MINC0/SHA1/M0/\w_reg[33][17] | CLK ^      | DFFSR | 0.287 | 0.009 |   2.635 |    3.395 | 
     +----------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin MINC0/SHA2/M0/\w_reg[25][8] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[25][8] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/M0/\w_reg[25][8] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.551
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.630
  Arrival Time                  3.390
  Slack Time                    0.761
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.728 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.604 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.363 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.047 | 
     | clk__L4_I1                  | A v -> Y ^   | INVX8  | 0.429 | 0.400 |   1.207 |    0.446 | 
     | clk__L5_I4                  | A ^ -> Y v   | INVX8  | 0.415 | 0.369 |   1.576 |    0.816 | 
     | clk__L6_I16                 | A v -> Y ^   | INVX8  | 0.336 | 0.371 |   1.947 |    1.186 | 
     | clk__L7_I44                 | A ^ -> Y v   | INVX8  | 0.349 | 0.318 |   2.264 |    1.504 | 
     | clk__L8_I174                | A v -> Y ^   | INVX8  | 0.294 | 0.278 |   2.543 |    1.782 | 
     | MINC0/SHA2/M0/\w_reg[25][8] | CLK ^ -> Q v | DFFSR  | 0.191 | 0.619 |   3.162 |    2.401 | 
     | MINC0/SHA2/M0/U9463         | B v -> Y ^   | MUX2X1 | 0.158 | 0.155 |   3.317 |    2.557 | 
     | MINC0/SHA2/M0/U9464         | A ^ -> Y v   | INVX2  | 0.073 | 0.073 |   3.390 |    2.629 | 
     | MINC0/SHA2/M0/\w_reg[25][8] | D v          | DFFSR  | 0.073 | 0.000 |   3.390 |    2.630 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.793 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.917 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.158 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.568 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.968 | 
     | clk__L5_I4                  | A ^ -> Y v | INVX8 | 0.415 | 0.369 |   1.576 |    2.337 | 
     | clk__L6_I16                 | A v -> Y ^ | INVX8 | 0.336 | 0.371 |   1.947 |    2.708 | 
     | clk__L7_I44                 | A ^ -> Y v | INVX8 | 0.349 | 0.318 |   2.264 |    3.025 | 
     | clk__L8_I174                | A v -> Y ^ | INVX8 | 0.294 | 0.278 |   2.543 |    3.303 | 
     | MINC0/SHA2/M0/\w_reg[25][8] | CLK ^      | DFFSR | 0.298 | 0.008 |   2.551 |    3.312 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin MINC0/SHA2/M0/\w_reg[21][5] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[21][5] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/M0/\w_reg[21][5] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.640
+ Hold                          0.084
+ Phase Shift                   0.000
= Required Time                 2.724
  Arrival Time                  3.485
  Slack Time                    0.761
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.729 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.605 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.364 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.046 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.453 | 
     | clk__L5_I1                  | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.814 | 
     | clk__L6_I5                  | A v -> Y ^   | INVX8  | 0.379 | 0.384 |   1.959 |    1.198 | 
     | clk__L7_I16                 | A ^ -> Y v   | INVX8  | 0.371 | 0.333 |   2.292 |    1.531 | 
     | clk__L8_I65                 | A v -> Y ^   | INVX8  | 0.339 | 0.336 |   2.628 |    1.867 | 
     | MINC0/SHA2/M0/\w_reg[21][5] | CLK ^ -> Q v | DFFSR  | 0.185 | 0.628 |   3.256 |    2.494 | 
     | MINC0/SHA2/M0/U9264         | B v -> Y ^   | MUX2X1 | 0.163 | 0.152 |   3.408 |    2.647 | 
     | MINC0/SHA2/M0/U9265         | A ^ -> Y v   | INVX2  | 0.078 | 0.077 |   3.485 |    2.724 | 
     | MINC0/SHA2/M0/\w_reg[21][5] | D v          | DFFSR  | 0.078 | 0.000 |   3.485 |    2.724 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.794 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.918 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.159 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.569 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.976 | 
     | clk__L5_I1                  | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.575 |    2.337 | 
     | clk__L6_I5                  | A v -> Y ^ | INVX8 | 0.379 | 0.384 |   1.959 |    2.720 | 
     | clk__L7_I16                 | A ^ -> Y v | INVX8 | 0.371 | 0.333 |   2.292 |    3.054 | 
     | clk__L8_I65                 | A v -> Y ^ | INVX8 | 0.339 | 0.336 |   2.628 |    3.389 | 
     | MINC0/SHA2/M0/\w_reg[21][5] | CLK ^      | DFFSR | 0.347 | 0.012 |   2.640 |    3.402 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin MINC0/SHA2/M0/\w_reg[4][23] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[4][23] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/M0/\w_reg[4][23] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.560
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.639
  Arrival Time                  3.401
  Slack Time                    0.761
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.729 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.605 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.364 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.046 | 
     | clk__L4_I1                  | A v -> Y ^   | INVX8  | 0.429 | 0.400 |   1.207 |    0.446 | 
     | clk__L5_I4                  | A ^ -> Y v   | INVX8  | 0.415 | 0.369 |   1.576 |    0.815 | 
     | clk__L6_I14                 | A v -> Y ^   | INVX8  | 0.337 | 0.378 |   1.954 |    1.192 | 
     | clk__L7_I39                 | A ^ -> Y v   | INVX8  | 0.312 | 0.309 |   2.263 |    1.502 | 
     | clk__L8_I153                | A v -> Y ^   | INVX8  | 0.279 | 0.281 |   2.544 |    1.782 | 
     | MINC0/SHA2/M0/\w_reg[4][23] | CLK ^ -> Q v | DFFSR  | 0.194 | 0.627 |   3.171 |    2.410 | 
     | MINC0/SHA2/M0/U7632         | B v -> Y ^   | MUX2X1 | 0.164 | 0.154 |   3.325 |    2.564 | 
     | MINC0/SHA2/M0/U7633         | A ^ -> Y v   | INVX2  | 0.075 | 0.075 |   3.400 |    2.639 | 
     | MINC0/SHA2/M0/\w_reg[4][23] | D v          | DFFSR  | 0.075 | 0.000 |   3.401 |    2.639 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.794 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.918 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.159 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.569 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.968 | 
     | clk__L5_I4                  | A ^ -> Y v | INVX8 | 0.415 | 0.369 |   1.576 |    2.338 | 
     | clk__L6_I14                 | A v -> Y ^ | INVX8 | 0.337 | 0.378 |   1.954 |    2.715 | 
     | clk__L7_I39                 | A ^ -> Y v | INVX8 | 0.312 | 0.309 |   2.263 |    3.025 | 
     | clk__L8_I153                | A v -> Y ^ | INVX8 | 0.279 | 0.281 |   2.544 |    3.305 | 
     | MINC0/SHA2/M0/\w_reg[4][23] | CLK ^      | DFFSR | 0.282 | 0.016 |   2.560 |    3.322 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[24][0] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[24][0] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[24][0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.644
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.723
  Arrival Time                  3.485
  Slack Time                    0.762
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.729 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.605 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.364 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.046 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.452 | 
     | clk__L5_I1                  | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.814 | 
     | clk__L6_I5                  | A v -> Y ^   | INVX8  | 0.379 | 0.384 |   1.959 |    1.197 | 
     | clk__L7_I17                 | A ^ -> Y v   | INVX8  | 0.400 | 0.377 |   2.336 |    1.574 | 
     | clk__L8_I71                 | A v -> Y ^   | INVX8  | 0.283 | 0.291 |   2.627 |    1.865 | 
     | MINC0/SHA1/M0/\w_reg[24][0] | CLK ^ -> Q v | DFFSR  | 0.194 | 0.630 |   3.256 |    2.495 | 
     | MINC0/SHA1/M0/U8895         | B v -> Y ^   | MUX2X1 | 0.162 | 0.158 |   3.414 |    2.652 | 
     | MINC0/SHA1/M0/U8896         | A ^ -> Y v   | INVX2  | 0.071 | 0.071 |   3.485 |    2.723 | 
     | MINC0/SHA1/M0/\w_reg[24][0] | D v          | DFFSR  | 0.071 | 0.000 |   3.485 |    2.723 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.795 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.919 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.159 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.569 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.976 | 
     | clk__L5_I1                  | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.576 |    2.337 | 
     | clk__L6_I5                  | A v -> Y ^ | INVX8 | 0.379 | 0.384 |   1.959 |    2.721 | 
     | clk__L7_I17                 | A ^ -> Y v | INVX8 | 0.400 | 0.377 |   2.336 |    3.098 | 
     | clk__L8_I71                 | A v -> Y ^ | INVX8 | 0.283 | 0.291 |   2.627 |    3.388 | 
     | MINC0/SHA1/M0/\w_reg[24][0] | CLK ^      | DFFSR | 0.291 | 0.017 |   2.644 |    3.406 | 
     +---------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[47][11] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[47][11] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[47][11] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.445
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 2.523
  Arrival Time                  3.286
  Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.730 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.606 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.365 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.045 | 
     | clk__L4_I0                   | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.452 | 
     | clk__L5_I0                   | A ^ -> Y v   | INVX8  | 0.265 | 0.291 |   1.505 |    0.742 | 
     | clk__L6_I1                   | A v -> Y ^   | INVX8  | 0.360 | 0.311 |   1.816 |    1.054 | 
     | clk__L7_I5                   | A ^ -> Y v   | INVX8  | 0.342 | 0.333 |   2.149 |    1.387 | 
     | clk__L8_I22                  | A v -> Y ^   | INVX8  | 0.277 | 0.283 |   2.432 |    1.670 | 
     | MINC0/SHA1/M0/\w_reg[47][11] | CLK ^ -> Q v | DFFSR  | 0.190 | 0.620 |   3.053 |    2.290 | 
     | MINC0/SHA1/M0/U11837         | B v -> Y ^   | MUX2X1 | 0.162 | 0.155 |   3.207 |    2.445 | 
     | MINC0/SHA1/M0/U11838         | A ^ -> Y v   | INVX2  | 0.078 | 0.078 |   3.286 |    2.523 | 
     | MINC0/SHA1/M0/\w_reg[47][11] | D v          | DFFSR  | 0.078 | 0.000 |   3.286 |    2.523 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.795 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.919 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.160 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.570 | 
     | clk__L4_I0                   | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.977 | 
     | clk__L5_I0                   | A ^ -> Y v | INVX8 | 0.265 | 0.291 |   1.505 |    2.267 | 
     | clk__L6_I1                   | A v -> Y ^ | INVX8 | 0.360 | 0.311 |   1.816 |    2.579 | 
     | clk__L7_I5                   | A ^ -> Y v | INVX8 | 0.342 | 0.333 |   2.149 |    2.912 | 
     | clk__L8_I22                  | A v -> Y ^ | INVX8 | 0.277 | 0.283 |   2.432 |    3.195 | 
     | MINC0/SHA1/M0/\w_reg[47][11] | CLK ^      | DFFSR | 0.281 | 0.013 |   2.445 |    3.208 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[27][12] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[27][12] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[27][12] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.631
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.710
  Arrival Time                  3.472
  Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.730 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.606 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.365 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.045 | 
     | clk__L4_I0                   | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.452 | 
     | clk__L5_I1                   | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.813 | 
     | clk__L6_I3                   | A v -> Y ^   | INVX8  | 0.356 | 0.370 |   1.946 |    1.183 | 
     | clk__L7_I11                  | A ^ -> Y v   | INVX8  | 0.380 | 0.371 |   2.317 |    1.555 | 
     | clk__L8_I45                  | A v -> Y ^   | INVX8  | 0.292 | 0.293 |   2.610 |    1.848 | 
     | MINC0/SHA1/M0/\w_reg[27][12] | CLK ^ -> Q v | DFFSR  | 0.194 | 0.635 |   3.245 |    2.483 | 
     | MINC0/SHA1/M0/U9636          | B v -> Y ^   | MUX2X1 | 0.162 | 0.155 |   3.400 |    2.637 | 
     | MINC0/SHA1/M0/U9637          | A ^ -> Y v   | INVX2  | 0.072 | 0.072 |   3.472 |    2.709 | 
     | MINC0/SHA1/M0/\w_reg[27][12] | D v          | DFFSR  | 0.072 | 0.000 |   3.472 |    2.710 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.795 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.919 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.160 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.570 | 
     | clk__L4_I0                   | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.977 | 
     | clk__L5_I1                   | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.576 |    2.338 | 
     | clk__L6_I3                   | A v -> Y ^ | INVX8 | 0.356 | 0.370 |   1.946 |    2.708 | 
     | clk__L7_I11                  | A ^ -> Y v | INVX8 | 0.380 | 0.371 |   2.317 |    3.080 | 
     | clk__L8_I45                  | A v -> Y ^ | INVX8 | 0.292 | 0.293 |   2.610 |    3.373 | 
     | MINC0/SHA1/M0/\w_reg[27][12] | CLK ^      | DFFSR | 0.301 | 0.021 |   2.631 |    3.393 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[33][7] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[33][7] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[33][7] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.627
+ Hold                          0.080
+ Phase Shift                   0.000
= Required Time                 2.707
  Arrival Time                  3.469
  Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.730 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.606 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.365 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.045 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.451 | 
     | clk__L5_I1                  | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.813 | 
     | clk__L6_I3                  | A v -> Y ^   | INVX8  | 0.356 | 0.370 |   1.946 |    1.183 | 
     | clk__L7_I10                 | A ^ -> Y v   | INVX8  | 0.380 | 0.325 |   2.271 |    1.508 | 
     | clk__L8_I41                 | A v -> Y ^   | INVX8  | 0.307 | 0.336 |   2.607 |    1.845 | 
     | MINC0/SHA1/M0/\w_reg[33][7] | CLK ^ -> Q v | DFFSR  | 0.187 | 0.631 |   3.239 |    2.476 | 
     | MINC0/SHA1/M0/U9851         | B v -> Y ^   | MUX2X1 | 0.160 | 0.153 |   3.392 |    2.629 | 
     | MINC0/SHA1/M0/U9852         | A ^ -> Y v   | INVX2  | 0.078 | 0.077 |   3.469 |    2.706 | 
     | MINC0/SHA1/M0/\w_reg[33][7] | D v          | DFFSR  | 0.078 | 0.000 |   3.469 |    2.707 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.796 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.920 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.160 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.570 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.977 | 
     | clk__L5_I1                  | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.576 |    2.338 | 
     | clk__L6_I3                  | A v -> Y ^ | INVX8 | 0.356 | 0.370 |   1.946 |    2.709 | 
     | clk__L7_I10                 | A ^ -> Y v | INVX8 | 0.380 | 0.325 |   2.271 |    3.034 | 
     | clk__L8_I41                 | A v -> Y ^ | INVX8 | 0.307 | 0.336 |   2.607 |    3.370 | 
     | MINC0/SHA1/M0/\w_reg[33][7] | CLK ^      | DFFSR | 0.317 | 0.020 |   2.627 |    3.390 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[47][1] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[47][1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[47][1] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.449
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.527
  Arrival Time                  3.290
  Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.730 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.606 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.365 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.045 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.451 | 
     | clk__L5_I0                  | A ^ -> Y v   | INVX8  | 0.265 | 0.291 |   1.505 |    0.742 | 
     | clk__L6_I1                  | A v -> Y ^   | INVX8  | 0.360 | 0.311 |   1.816 |    1.053 | 
     | clk__L7_I5                  | A ^ -> Y v   | INVX8  | 0.342 | 0.333 |   2.149 |    1.387 | 
     | clk__L8_I22                 | A v -> Y ^   | INVX8  | 0.277 | 0.283 |   2.432 |    1.669 | 
     | MINC0/SHA1/M0/\w_reg[47][1] | CLK ^ -> Q v | DFFSR  | 0.185 | 0.620 |   3.053 |    2.290 | 
     | MINC0/SHA1/M0/U11798        | B v -> Y ^   | MUX2X1 | 0.172 | 0.161 |   3.214 |    2.451 | 
     | MINC0/SHA1/M0/U11799        | A ^ -> Y v   | INVX2  | 0.078 | 0.076 |   3.290 |    2.527 | 
     | MINC0/SHA1/M0/\w_reg[47][1] | D v          | DFFSR  | 0.078 | 0.000 |   3.290 |    2.527 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.796 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.920 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.160 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.570 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.977 | 
     | clk__L5_I0                  | A ^ -> Y v | INVX8 | 0.265 | 0.291 |   1.505 |    2.268 | 
     | clk__L6_I1                  | A v -> Y ^ | INVX8 | 0.360 | 0.311 |   1.816 |    2.579 | 
     | clk__L7_I5                  | A ^ -> Y v | INVX8 | 0.342 | 0.333 |   2.149 |    2.912 | 
     | clk__L8_I22                 | A v -> Y ^ | INVX8 | 0.277 | 0.283 |   2.432 |    3.195 | 
     | MINC0/SHA1/M0/\w_reg[47][1] | CLK ^      | DFFSR | 0.281 | 0.017 |   2.449 |    3.212 | 
     +---------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[37][8] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[37][8] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[37][8] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.617
+ Hold                          0.084
+ Phase Shift                   0.000
= Required Time                 2.701
  Arrival Time                  3.464
  Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.730 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.606 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.366 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.044 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.451 | 
     | clk__L5_I1                  | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.812 | 
     | clk__L6_I5                  | A v -> Y ^   | INVX8  | 0.379 | 0.384 |   1.959 |    1.196 | 
     | clk__L7_I16                 | A ^ -> Y v   | INVX8  | 0.371 | 0.333 |   2.292 |    1.529 | 
     | clk__L8_I67                 | A v -> Y ^   | INVX8  | 0.324 | 0.298 |   2.590 |    1.827 | 
     | MINC0/SHA1/M0/\w_reg[37][8] | CLK ^ -> Q v | DFFSR  | 0.183 | 0.641 |   3.231 |    2.468 | 
     | MINC0/SHA1/M0/U11358        | B v -> Y ^   | MUX2X1 | 0.165 | 0.156 |   3.387 |    2.624 | 
     | MINC0/SHA1/M0/U11359        | A ^ -> Y v   | INVX2  | 0.077 | 0.076 |   3.464 |    2.701 | 
     | MINC0/SHA1/M0/\w_reg[37][8] | D v          | DFFSR  | 0.077 | 0.000 |   3.464 |    2.701 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.796 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.920 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.161 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.571 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.977 | 
     | clk__L5_I1                  | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.576 |    2.339 | 
     | clk__L6_I5                  | A v -> Y ^ | INVX8 | 0.379 | 0.384 |   1.959 |    2.722 | 
     | clk__L7_I16                 | A ^ -> Y v | INVX8 | 0.371 | 0.333 |   2.292 |    3.055 | 
     | clk__L8_I67                 | A v -> Y ^ | INVX8 | 0.324 | 0.298 |   2.590 |    3.354 | 
     | MINC0/SHA1/M0/\w_reg[37][8] | CLK ^      | DFFSR | 0.348 | 0.026 |   2.617 |    3.380 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[31][9] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[31][9] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[31][9] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.585
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.664
  Arrival Time                  3.427
  Slack Time                    0.763
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.730 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.606 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.366 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.044 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.451 | 
     | clk__L5_I1                  | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.812 | 
     | clk__L6_I5                  | A v -> Y ^   | INVX8  | 0.379 | 0.384 |   1.959 |    1.196 | 
     | clk__L7_I16                 | A ^ -> Y v   | INVX8  | 0.371 | 0.333 |   2.292 |    1.529 | 
     | clk__L8_I66                 | A v -> Y ^   | INVX8  | 0.277 | 0.278 |   2.570 |    1.807 | 
     | MINC0/SHA1/M0/\w_reg[31][9] | CLK ^ -> Q v | DFFSR  | 0.194 | 0.625 |   3.195 |    2.432 | 
     | MINC0/SHA1/M0/U9815         | B v -> Y ^   | MUX2X1 | 0.167 | 0.157 |   3.352 |    2.589 | 
     | MINC0/SHA1/M0/U9816         | A ^ -> Y v   | INVX2  | 0.075 | 0.074 |   3.427 |    2.663 | 
     | MINC0/SHA1/M0/\w_reg[31][9] | D v          | DFFSR  | 0.075 | 0.000 |   3.427 |    2.664 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.796 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.920 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.161 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.571 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.977 | 
     | clk__L5_I1                  | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.575 |    2.339 | 
     | clk__L6_I5                  | A v -> Y ^ | INVX8 | 0.379 | 0.384 |   1.959 |    2.722 | 
     | clk__L7_I16                 | A ^ -> Y v | INVX8 | 0.371 | 0.333 |   2.292 |    3.055 | 
     | clk__L8_I66                 | A v -> Y ^ | INVX8 | 0.277 | 0.278 |   2.570 |    3.333 | 
     | MINC0/SHA1/M0/\w_reg[31][9] | CLK ^      | DFFSR | 0.282 | 0.014 |   2.585 |    3.348 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[43][23] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[43][23] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[43][23] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.532
+ Hold                          0.084
+ Phase Shift                   0.000
= Required Time                 2.616
  Arrival Time                  3.380
  Slack Time                    0.764
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.731 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.607 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.366 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.044 | 
     | clk__L4_I0                   | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.451 | 
     | clk__L5_I0                   | A ^ -> Y v   | INVX8  | 0.265 | 0.291 |   1.505 |    0.741 | 
     | clk__L6_I0                   | A v -> Y ^   | INVX8  | 0.368 | 0.305 |   1.810 |    1.046 | 
     | clk__L7_I2                   | A ^ -> Y v   | INVX8  | 0.359 | 0.384 |   2.194 |    1.430 | 
     | clk__L8_I9                   | A v -> Y ^   | INVX8  | 0.325 | 0.313 |   2.507 |    1.744 | 
     | MINC0/SHA1/M0/\w_reg[43][23] | CLK ^ -> Q v | DFFSR  | 0.196 | 0.648 |   3.155 |    2.391 | 
     | MINC0/SHA1/M0/U11599         | B v -> Y ^   | MUX2X1 | 0.162 | 0.154 |   3.309 |    2.545 | 
     | MINC0/SHA1/M0/U11600         | A ^ -> Y v   | INVX2  | 0.071 | 0.070 |   3.379 |    2.616 | 
     | MINC0/SHA1/M0/\w_reg[43][23] | D v          | DFFSR  | 0.071 | 0.000 |   3.380 |    2.616 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.796 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.920 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.161 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.571 | 
     | clk__L4_I0                   | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.978 | 
     | clk__L5_I0                   | A ^ -> Y v | INVX8 | 0.265 | 0.291 |   1.505 |    2.269 | 
     | clk__L6_I0                   | A v -> Y ^ | INVX8 | 0.368 | 0.305 |   1.810 |    2.573 | 
     | clk__L7_I2                   | A ^ -> Y v | INVX8 | 0.359 | 0.384 |   2.194 |    2.957 | 
     | clk__L8_I9                   | A v -> Y ^ | INVX8 | 0.325 | 0.313 |   2.507 |    3.271 | 
     | MINC0/SHA1/M0/\w_reg[43][23] | CLK ^      | DFFSR | 0.340 | 0.025 |   2.532 |    3.296 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin MINC0/SHA2/M0/\w_reg[21][18] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[21][18] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/M0/\w_reg[21][18] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.642
+ Hold                          0.084
+ Phase Shift                   0.000
= Required Time                 2.726
  Arrival Time                  3.490
  Slack Time                    0.764
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.731 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.607 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.366 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.044 | 
     | clk__L4_I0                   | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.451 | 
     | clk__L5_I1                   | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.812 | 
     | clk__L6_I5                   | A v -> Y ^   | INVX8  | 0.379 | 0.384 |   1.959 |    1.195 | 
     | clk__L7_I16                  | A ^ -> Y v   | INVX8  | 0.371 | 0.333 |   2.292 |    1.529 | 
     | clk__L8_I65                  | A v -> Y ^   | INVX8  | 0.339 | 0.336 |   2.628 |    1.864 | 
     | MINC0/SHA2/M0/\w_reg[21][18] | CLK ^ -> Q v | DFFSR  | 0.185 | 0.630 |   3.258 |    2.494 | 
     | MINC0/SHA2/M0/U9219          | B v -> Y ^   | MUX2X1 | 0.162 | 0.154 |   3.411 |    2.648 | 
     | MINC0/SHA2/M0/U9220          | A ^ -> Y v   | INVX2  | 0.078 | 0.078 |   3.489 |    2.726 | 
     | MINC0/SHA2/M0/\w_reg[21][18] | D v          | DFFSR  | 0.078 | 0.000 |   3.490 |    2.726 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.796 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.920 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.161 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.571 | 
     | clk__L4_I0                   | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.978 | 
     | clk__L5_I1                   | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.576 |    2.339 | 
     | clk__L6_I5                   | A v -> Y ^ | INVX8 | 0.379 | 0.384 |   1.959 |    2.723 | 
     | clk__L7_I16                  | A ^ -> Y v | INVX8 | 0.371 | 0.333 |   2.292 |    3.056 | 
     | clk__L8_I65                  | A v -> Y ^ | INVX8 | 0.339 | 0.336 |   2.628 |    3.392 | 
     | MINC0/SHA2/M0/\w_reg[21][18] | CLK ^      | DFFSR | 0.349 | 0.014 |   2.642 |    3.406 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[43][1] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[43][1] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[43][1] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.536
+ Hold                          0.083
+ Phase Shift                   0.000
= Required Time                 2.619
  Arrival Time                  3.382
  Slack Time                    0.764
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.731 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.607 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.366 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.044 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.451 | 
     | clk__L5_I0                  | A ^ -> Y v   | INVX8  | 0.265 | 0.291 |   1.505 |    0.741 | 
     | clk__L6_I0                  | A v -> Y ^   | INVX8  | 0.368 | 0.305 |   1.810 |    1.046 | 
     | clk__L7_I2                  | A ^ -> Y v   | INVX8  | 0.359 | 0.384 |   2.194 |    1.430 | 
     | clk__L8_I9                  | A v -> Y ^   | INVX8  | 0.325 | 0.313 |   2.507 |    1.743 | 
     | MINC0/SHA1/M0/\w_reg[43][1] | CLK ^ -> Q v | DFFSR  | 0.185 | 0.643 |   3.150 |    2.386 | 
     | MINC0/SHA1/M0/U11610        | B v -> Y ^   | MUX2X1 | 0.161 | 0.156 |   3.306 |    2.542 | 
     | MINC0/SHA1/M0/U11611        | A ^ -> Y v   | INVX2  | 0.076 | 0.076 |   3.382 |    2.618 | 
     | MINC0/SHA1/M0/\w_reg[43][1] | D v          | DFFSR  | 0.076 | 0.000 |   3.382 |    2.619 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.796 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.920 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.161 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.571 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.978 | 
     | clk__L5_I0                  | A ^ -> Y v | INVX8 | 0.265 | 0.291 |   1.505 |    2.269 | 
     | clk__L6_I0                  | A v -> Y ^ | INVX8 | 0.368 | 0.305 |   1.810 |    2.573 | 
     | clk__L7_I2                  | A ^ -> Y v | INVX8 | 0.359 | 0.384 |   2.194 |    2.957 | 
     | clk__L8_I9                  | A v -> Y ^ | INVX8 | 0.325 | 0.313 |   2.507 |    3.271 | 
     | MINC0/SHA1/M0/\w_reg[43][1] | CLK ^      | DFFSR | 0.340 | 0.029 |   2.536 |    3.299 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin MINC0/SHA2/M0/\w_reg[36][8] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[36][8] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/M0/\w_reg[36][8] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.566
+ Hold                          0.080
+ Phase Shift                   0.000
= Required Time                 2.646
  Arrival Time                  3.410
  Slack Time                    0.764
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.731 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.607 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.366 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.044 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.450 | 
     | clk__L5_I0                  | A ^ -> Y v   | INVX8  | 0.265 | 0.291 |   1.505 |    0.741 | 
     | clk__L6_I2                  | A v -> Y ^   | INVX8  | 0.405 | 0.319 |   1.824 |    1.060 | 
     | clk__L7_I8                  | A ^ -> Y v   | INVX8  | 0.385 | 0.406 |   2.231 |    1.467 | 
     | clk__L8_I32                 | A v -> Y ^   | INVX8  | 0.305 | 0.321 |   2.552 |    1.788 | 
     | MINC0/SHA2/M0/\w_reg[36][8] | CLK ^ -> Q v | DFFSR  | 0.193 | 0.630 |   3.182 |    2.418 | 
     | MINC0/SHA2/M0/U10691        | B v -> Y ^   | MUX2X1 | 0.162 | 0.155 |   3.337 |    2.573 | 
     | MINC0/SHA2/M0/U10692        | A ^ -> Y v   | INVX2  | 0.074 | 0.073 |   3.410 |    2.646 | 
     | MINC0/SHA2/M0/\w_reg[36][8] | D v          | DFFSR  | 0.074 | 0.000 |   3.410 |    2.646 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.797 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.921 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.162 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.572 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.978 | 
     | clk__L5_I0                  | A ^ -> Y v | INVX8 | 0.265 | 0.291 |   1.505 |    2.269 | 
     | clk__L6_I2                  | A v -> Y ^ | INVX8 | 0.405 | 0.319 |   1.824 |    2.588 | 
     | clk__L7_I8                  | A ^ -> Y v | INVX8 | 0.385 | 0.406 |   2.231 |    2.995 | 
     | clk__L8_I32                 | A v -> Y ^ | INVX8 | 0.305 | 0.321 |   2.552 |    3.316 | 
     | MINC0/SHA2/M0/\w_reg[36][8] | CLK ^      | DFFSR | 0.313 | 0.015 |   2.566 |    3.330 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin MINC0/SHA2/M0/\w_reg[19][12] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[19][12] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/M0/\w_reg[19][12] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.535
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.614
  Arrival Time                  3.378
  Slack Time                    0.764
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.731 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.607 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.366 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.044 | 
     | clk__L4_I1                   | A v -> Y ^   | INVX8  | 0.429 | 0.400 |   1.207 |    0.443 | 
     | clk__L5_I4                   | A ^ -> Y v   | INVX8  | 0.415 | 0.369 |   1.576 |    0.812 | 
     | clk__L6_I15                  | A v -> Y ^   | INVX8  | 0.333 | 0.340 |   1.916 |    1.152 | 
     | clk__L7_I42                  | A ^ -> Y v   | INVX8  | 0.342 | 0.324 |   2.239 |    1.475 | 
     | clk__L8_I165                 | A v -> Y ^   | INVX8  | 0.263 | 0.284 |   2.523 |    1.759 | 
     | MINC0/SHA2/M0/\w_reg[19][12] | CLK ^ -> Q v | DFFSR  | 0.197 | 0.622 |   3.145 |    2.381 | 
     | MINC0/SHA2/M0/U7723          | B v -> Y ^   | MUX2X1 | 0.159 | 0.155 |   3.300 |    2.536 | 
     | MINC0/SHA2/M0/U7724          | A ^ -> Y v   | INVX2  | 0.078 | 0.078 |   3.378 |    2.614 | 
     | MINC0/SHA2/M0/\w_reg[19][12] | D v          | DFFSR  | 0.078 | 0.000 |   3.378 |    2.614 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.797 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.921 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.161 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.571 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.971 | 
     | clk__L5_I4                   | A ^ -> Y v | INVX8 | 0.415 | 0.369 |   1.576 |    2.340 | 
     | clk__L6_I15                  | A v -> Y ^ | INVX8 | 0.333 | 0.340 |   1.916 |    2.680 | 
     | clk__L7_I42                  | A ^ -> Y v | INVX8 | 0.342 | 0.324 |   2.239 |    3.003 | 
     | clk__L8_I165                 | A v -> Y ^ | INVX8 | 0.263 | 0.284 |   2.523 |    3.287 | 
     | MINC0/SHA2/M0/\w_reg[19][12] | CLK ^      | DFFSR | 0.265 | 0.012 |   2.535 |    3.299 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin MINC0/SHA2/M0/\w_reg[21][3] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[21][3] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/M0/\w_reg[21][3] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.638
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 2.715
  Arrival Time                  3.479
  Slack Time                    0.764
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.731 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.607 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.367 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.043 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.450 | 
     | clk__L5_I1                  | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.811 | 
     | clk__L6_I5                  | A v -> Y ^   | INVX8  | 0.379 | 0.384 |   1.959 |    1.195 | 
     | clk__L7_I17                 | A ^ -> Y v   | INVX8  | 0.400 | 0.377 |   2.336 |    1.572 | 
     | clk__L8_I71                 | A v -> Y ^   | INVX8  | 0.283 | 0.291 |   2.627 |    1.862 | 
     | MINC0/SHA2/M0/\w_reg[21][3] | CLK ^ -> Q v | DFFSR  | 0.189 | 0.619 |   3.246 |    2.482 | 
     | MINC0/SHA2/M0/U9255         | B v -> Y ^   | MUX2X1 | 0.164 | 0.154 |   3.399 |    2.635 | 
     | MINC0/SHA2/M0/U9256         | A ^ -> Y v   | INVX2  | 0.080 | 0.079 |   3.479 |    2.715 | 
     | MINC0/SHA2/M0/\w_reg[21][3] | D v          | DFFSR  | 0.080 | 0.000 |   3.479 |    2.715 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.797 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.921 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.162 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.572 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.979 | 
     | clk__L5_I1                  | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.575 |    2.340 | 
     | clk__L6_I5                  | A v -> Y ^ | INVX8 | 0.379 | 0.384 |   1.959 |    2.723 | 
     | clk__L7_I17                 | A ^ -> Y v | INVX8 | 0.400 | 0.377 |   2.336 |    3.100 | 
     | clk__L8_I71                 | A v -> Y ^ | INVX8 | 0.283 | 0.291 |   2.627 |    3.391 | 
     | MINC0/SHA2/M0/\w_reg[21][3] | CLK ^      | DFFSR | 0.289 | 0.011 |   2.638 |    3.402 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin MINC0/SHA2/M0/\w_reg[16][7] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[16][7] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/M0/\w_reg[16][7] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.575
+ Hold                          0.086
+ Phase Shift                   0.000
= Required Time                 2.661
  Arrival Time                  3.425
  Slack Time                    0.764
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.731 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.607 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.367 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.043 | 
     | clk__L4_I1                  | A v -> Y ^   | INVX8  | 0.429 | 0.400 |   1.207 |    0.443 | 
     | clk__L5_I4                  | A ^ -> Y v   | INVX8  | 0.415 | 0.369 |   1.576 |    0.812 | 
     | clk__L6_I16                 | A v -> Y ^   | INVX8  | 0.336 | 0.371 |   1.947 |    1.183 | 
     | clk__L7_I45                 | A ^ -> Y v   | INVX8  | 0.342 | 0.335 |   2.281 |    1.517 | 
     | clk__L8_I179                | A v -> Y ^   | INVX8  | 0.335 | 0.274 |   2.556 |    1.792 | 
     | MINC0/SHA2/M0/\w_reg[16][7] | CLK ^ -> Q v | DFFSR  | 0.186 | 0.638 |   3.194 |    2.429 | 
     | MINC0/SHA2/M0/U8480         | B v -> Y ^   | MUX2X1 | 0.163 | 0.157 |   3.350 |    2.586 | 
     | MINC0/SHA2/M0/U8481         | A ^ -> Y v   | INVX2  | 0.075 | 0.074 |   3.425 |    2.661 | 
     | MINC0/SHA2/M0/\w_reg[16][7] | D v          | DFFSR  | 0.075 | 0.000 |   3.425 |    2.661 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.797 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.921 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.162 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.572 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.971 | 
     | clk__L5_I4                  | A ^ -> Y v | INVX8 | 0.415 | 0.369 |   1.576 |    2.340 | 
     | clk__L6_I16                 | A v -> Y ^ | INVX8 | 0.336 | 0.371 |   1.947 |    2.711 | 
     | clk__L7_I45                 | A ^ -> Y v | INVX8 | 0.342 | 0.335 |   2.281 |    3.046 | 
     | clk__L8_I179                | A v -> Y ^ | INVX8 | 0.335 | 0.274 |   2.556 |    3.320 | 
     | MINC0/SHA2/M0/\w_reg[16][7] | CLK ^      | DFFSR | 0.358 | 0.020 |   2.575 |    3.340 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[17][18] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[17][18] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[17][18] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.557
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 2.634
  Arrival Time                  3.399
  Slack Time                    0.765
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.732 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.608 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.367 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.043 | 
     | clk__L4_I0                   | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.449 | 
     | clk__L5_I2                   | A ^ -> Y v   | INVX8  | 0.367 | 0.353 |   1.567 |    0.802 | 
     | clk__L6_I7                   | A v -> Y ^   | INVX8  | 0.300 | 0.368 |   1.935 |    1.170 | 
     | clk__L7_I22                  | A ^ -> Y v   | INVX8  | 0.361 | 0.312 |   2.247 |    1.482 | 
     | clk__L8_I89                  | A v -> Y ^   | INVX8  | 0.282 | 0.298 |   2.544 |    1.779 | 
     | MINC0/SHA1/M0/\w_reg[17][18] | CLK ^ -> Q v | DFFSR  | 0.180 | 0.613 |   3.158 |    2.393 | 
     | MINC0/SHA1/M0/U7501          | B v -> Y ^   | MUX2X1 | 0.175 | 0.161 |   3.319 |    2.554 | 
     | MINC0/SHA1/M0/U7502          | A ^ -> Y v   | INVX2  | 0.081 | 0.080 |   3.399 |    2.634 | 
     | MINC0/SHA1/M0/\w_reg[17][18] | D v          | DFFSR  | 0.081 | 0.000 |   3.399 |    2.634 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.798 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.922 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.162 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.572 | 
     | clk__L4_I0                   | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.979 | 
     | clk__L5_I2                   | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    2.332 | 
     | clk__L6_I7                   | A v -> Y ^ | INVX8 | 0.300 | 0.368 |   1.935 |    2.700 | 
     | clk__L7_I22                  | A ^ -> Y v | INVX8 | 0.361 | 0.312 |   2.247 |    3.012 | 
     | clk__L8_I89                  | A v -> Y ^ | INVX8 | 0.282 | 0.298 |   2.544 |    3.309 | 
     | MINC0/SHA1/M0/\w_reg[17][18] | CLK ^      | DFFSR | 0.287 | 0.013 |   2.557 |    3.322 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin MINC0/SHA2/M0/\w_reg[3][30] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[3][30] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/M0/\w_reg[3][30] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.522
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.600
  Arrival Time                  3.365
  Slack Time                    0.765
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.732 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.608 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.368 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.042 | 
     | clk__L4_I1                  | A v -> Y ^   | INVX8  | 0.429 | 0.400 |   1.207 |    0.442 | 
     | clk__L5_I5                  | A ^ -> Y v   | INVX8  | 0.352 | 0.342 |   1.549 |    0.784 | 
     | clk__L6_I17                 | A v -> Y ^   | INVX8  | 0.334 | 0.354 |   1.904 |    1.139 | 
     | clk__L7_I46                 | A ^ -> Y v   | INVX8  | 0.313 | 0.308 |   2.212 |    1.447 | 
     | clk__L8_I184                | A v -> Y ^   | INVX8  | 0.297 | 0.295 |   2.507 |    1.742 | 
     | MINC0/SHA2/M0/\w_reg[3][30] | CLK ^ -> Q v | DFFSR  | 0.197 | 0.631 |   3.138 |    2.373 | 
     | MINC0/SHA2/M0/U7527         | B v -> Y ^   | MUX2X1 | 0.161 | 0.155 |   3.293 |    2.528 | 
     | MINC0/SHA2/M0/U7528         | A ^ -> Y v   | INVX2  | 0.072 | 0.072 |   3.365 |    2.600 | 
     | MINC0/SHA2/M0/\w_reg[3][30] | D v          | DFFSR  | 0.072 | 0.000 |   3.365 |    2.600 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.798 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.922 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.163 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.573 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.972 | 
     | clk__L5_I5                  | A ^ -> Y v | INVX8 | 0.352 | 0.342 |   1.549 |    2.315 | 
     | clk__L6_I17                 | A v -> Y ^ | INVX8 | 0.334 | 0.354 |   1.904 |    2.669 | 
     | clk__L7_I46                 | A ^ -> Y v | INVX8 | 0.313 | 0.308 |   2.212 |    2.977 | 
     | clk__L8_I184                | A v -> Y ^ | INVX8 | 0.297 | 0.295 |   2.507 |    3.272 | 
     | MINC0/SHA2/M0/\w_reg[3][30] | CLK ^      | DFFSR | 0.301 | 0.015 |   2.522 |    3.287 | 
     +---------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[40][7] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[40][7] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[40][7] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.614
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 2.693
  Arrival Time                  3.458
  Slack Time                    0.765
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.733 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.609 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.368 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.042 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.449 | 
     | clk__L5_I1                  | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.810 | 
     | clk__L6_I4                  | A v -> Y ^   | INVX8  | 0.387 | 0.362 |   1.938 |    1.172 | 
     | clk__L7_I12                 | A ^ -> Y v   | INVX8  | 0.340 | 0.376 |   2.314 |    1.549 | 
     | clk__L8_I49                 | A v -> Y ^   | INVX8  | 0.286 | 0.291 |   2.605 |    1.840 | 
     | MINC0/SHA1/M0/\w_reg[40][7] | CLK ^ -> Q v | DFFSR  | 0.189 | 0.617 |   3.222 |    2.457 | 
     | MINC0/SHA1/M0/U10943        | B v -> Y ^   | MUX2X1 | 0.164 | 0.158 |   3.380 |    2.615 | 
     | MINC0/SHA1/M0/U10944        | A ^ -> Y v   | INVX2  | 0.078 | 0.077 |   3.457 |    2.692 | 
     | MINC0/SHA1/M0/\w_reg[40][7] | D v          | DFFSR  | 0.078 | 0.000 |   3.458 |    2.693 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.798 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.922 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.163 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.573 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.980 | 
     | clk__L5_I1                  | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.576 |    2.341 | 
     | clk__L6_I4                  | A v -> Y ^ | INVX8 | 0.387 | 0.362 |   1.938 |    2.703 | 
     | clk__L7_I12                 | A ^ -> Y v | INVX8 | 0.340 | 0.376 |   2.314 |    3.079 | 
     | clk__L8_I49                 | A v -> Y ^ | INVX8 | 0.286 | 0.291 |   2.605 |    3.371 | 
     | MINC0/SHA1/M0/\w_reg[40][7] | CLK ^      | DFFSR | 0.289 | 0.009 |   2.614 |    3.380 | 
     +---------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[40][15] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[40][15] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[40][15] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.612
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 2.690
  Arrival Time                  3.456
  Slack Time                    0.765
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.733 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.609 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.368 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.042 | 
     | clk__L4_I0                   | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.449 | 
     | clk__L5_I1                   | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.810 | 
     | clk__L6_I4                   | A v -> Y ^   | INVX8  | 0.387 | 0.362 |   1.938 |    1.172 | 
     | clk__L7_I12                  | A ^ -> Y v   | INVX8  | 0.340 | 0.376 |   2.314 |    1.549 | 
     | clk__L8_I49                  | A v -> Y ^   | INVX8  | 0.286 | 0.291 |   2.605 |    1.840 | 
     | MINC0/SHA1/M0/\w_reg[40][15] | CLK ^ -> Q v | DFFSR  | 0.192 | 0.618 |   3.223 |    2.458 | 
     | MINC0/SHA1/M0/U10879         | B v -> Y ^   | MUX2X1 | 0.157 | 0.154 |   3.378 |    2.612 | 
     | MINC0/SHA1/M0/U10880         | A ^ -> Y v   | INVX2  | 0.078 | 0.078 |   3.455 |    2.690 | 
     | MINC0/SHA1/M0/\w_reg[40][15] | D v          | DFFSR  | 0.078 | 0.000 |   3.456 |    2.690 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.798 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.922 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.163 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.573 | 
     | clk__L4_I0                   | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.980 | 
     | clk__L5_I1                   | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.575 |    2.341 | 
     | clk__L6_I4                   | A v -> Y ^ | INVX8 | 0.387 | 0.362 |   1.938 |    2.703 | 
     | clk__L7_I12                  | A ^ -> Y v | INVX8 | 0.340 | 0.376 |   2.314 |    3.079 | 
     | clk__L8_I49                  | A v -> Y ^ | INVX8 | 0.286 | 0.291 |   2.605 |    3.371 | 
     | MINC0/SHA1/M0/\w_reg[40][15] | CLK ^      | DFFSR | 0.289 | 0.007 |   2.612 |    3.378 | 
     +----------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[33][0] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[33][0] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[33][0] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.619
+ Hold                          0.080
+ Phase Shift                   0.000
= Required Time                 2.699
  Arrival Time                  3.464
  Slack Time                    0.766
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.733 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.609 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.368 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.042 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.449 | 
     | clk__L5_I1                  | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.810 | 
     | clk__L6_I3                  | A v -> Y ^   | INVX8  | 0.356 | 0.370 |   1.946 |    1.180 | 
     | clk__L7_I10                 | A ^ -> Y v   | INVX8  | 0.380 | 0.325 |   2.271 |    1.505 | 
     | clk__L8_I41                 | A v -> Y ^   | INVX8  | 0.307 | 0.336 |   2.607 |    1.842 | 
     | MINC0/SHA1/M0/\w_reg[33][0] | CLK ^ -> Q v | DFFSR  | 0.188 | 0.624 |   3.231 |    2.466 | 
     | MINC0/SHA1/M0/U9837         | B v -> Y ^   | MUX2X1 | 0.164 | 0.156 |   3.387 |    2.622 | 
     | MINC0/SHA1/M0/U9838         | A ^ -> Y v   | INVX2  | 0.077 | 0.077 |   3.464 |    2.698 | 
     | MINC0/SHA1/M0/\w_reg[33][0] | D v          | DFFSR  | 0.077 | 0.000 |   3.464 |    2.699 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.798 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.922 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.163 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.573 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.980 | 
     | clk__L5_I1                  | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.575 |    2.341 | 
     | clk__L6_I3                  | A v -> Y ^ | INVX8 | 0.356 | 0.370 |   1.946 |    2.712 | 
     | clk__L7_I10                 | A ^ -> Y v | INVX8 | 0.380 | 0.325 |   2.271 |    3.037 | 
     | clk__L8_I41                 | A v -> Y ^ | INVX8 | 0.307 | 0.336 |   2.607 |    3.373 | 
     | MINC0/SHA1/M0/\w_reg[33][0] | CLK ^      | DFFSR | 0.315 | 0.012 |   2.619 |    3.385 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin MINC0/SHA2/M0/\w_reg[36][2] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[36][2] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/M0/\w_reg[36][2] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.633
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.712
  Arrival Time                  3.478
  Slack Time                    0.766
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.733 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.609 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.368 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.042 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.448 | 
     | clk__L5_I1                  | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.810 | 
     | clk__L6_I5                  | A v -> Y ^   | INVX8  | 0.379 | 0.384 |   1.959 |    1.193 | 
     | clk__L7_I15                 | A ^ -> Y v   | INVX8  | 0.353 | 0.356 |   2.316 |    1.550 | 
     | clk__L8_I63                 | A v -> Y ^   | INVX8  | 0.273 | 0.293 |   2.609 |    1.843 | 
     | MINC0/SHA2/M0/\w_reg[36][2] | CLK ^ -> Q v | DFFSR  | 0.200 | 0.639 |   3.248 |    2.483 | 
     | MINC0/SHA2/M0/U10666        | B v -> Y ^   | MUX2X1 | 0.164 | 0.156 |   3.404 |    2.639 | 
     | MINC0/SHA2/M0/U10667        | A ^ -> Y v   | INVX2  | 0.074 | 0.074 |   3.478 |    2.712 | 
     | MINC0/SHA2/M0/\w_reg[36][2] | D v          | DFFSR  | 0.074 | 0.000 |   3.478 |    2.712 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.799 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.923 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.163 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.573 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.980 | 
     | clk__L5_I1                  | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.575 |    2.341 | 
     | clk__L6_I5                  | A v -> Y ^ | INVX8 | 0.379 | 0.384 |   1.959 |    2.725 | 
     | clk__L7_I15                 | A ^ -> Y v | INVX8 | 0.353 | 0.356 |   2.316 |    3.081 | 
     | clk__L8_I63                 | A v -> Y ^ | INVX8 | 0.273 | 0.293 |   2.609 |    3.375 | 
     | MINC0/SHA2/M0/\w_reg[36][2] | CLK ^      | DFFSR | 0.280 | 0.024 |   2.633 |    3.399 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin MINC0/SHA2/M0/\w_reg[16][24] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[16][24] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/M0/\w_reg[16][24] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.582
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 2.659
  Arrival Time                  3.425
  Slack Time                    0.766
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.733 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.609 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.368 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.042 | 
     | clk__L4_I1                   | A v -> Y ^   | INVX8  | 0.429 | 0.400 |   1.207 |    0.441 | 
     | clk__L5_I4                   | A ^ -> Y v   | INVX8  | 0.415 | 0.369 |   1.576 |    0.810 | 
     | clk__L6_I16                  | A v -> Y ^   | INVX8  | 0.336 | 0.371 |   1.947 |    1.181 | 
     | clk__L7_I45                  | A ^ -> Y v   | INVX8  | 0.342 | 0.335 |   2.281 |    1.516 | 
     | clk__L8_I180                 | A v -> Y ^   | INVX8  | 0.284 | 0.278 |   2.560 |    1.794 | 
     | MINC0/SHA2/M0/\w_reg[16][24] | CLK ^ -> Q v | DFFSR  | 0.188 | 0.630 |   3.190 |    2.424 | 
     | MINC0/SHA2/M0/U8445          | B v -> Y ^   | MUX2X1 | 0.156 | 0.153 |   3.342 |    2.577 | 
     | MINC0/SHA2/M0/U8446          | A ^ -> Y v   | INVX2  | 0.082 | 0.082 |   3.424 |    2.658 | 
     | MINC0/SHA2/M0/\w_reg[16][24] | D v          | DFFSR  | 0.082 | 0.001 |   3.425 |    2.659 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.799 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.923 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.163 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.573 | 
     | clk__L4_I1                   | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.973 | 
     | clk__L5_I4                   | A ^ -> Y v | INVX8 | 0.415 | 0.369 |   1.576 |    2.342 | 
     | clk__L6_I16                  | A v -> Y ^ | INVX8 | 0.336 | 0.371 |   1.947 |    2.713 | 
     | clk__L7_I45                  | A ^ -> Y v | INVX8 | 0.342 | 0.335 |   2.281 |    3.047 | 
     | clk__L8_I180                 | A v -> Y ^ | INVX8 | 0.284 | 0.278 |   2.560 |    3.325 | 
     | MINC0/SHA2/M0/\w_reg[16][24] | CLK ^      | DFFSR | 0.291 | 0.022 |   2.582 |    3.347 | 
     +----------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[31][7] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[31][7] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[31][7] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.585
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.664
  Arrival Time                  3.430
  Slack Time                    0.766
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.733 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.609 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.369 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.041 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.448 | 
     | clk__L5_I1                  | A ^ -> Y v   | INVX8  | 0.418 | 0.361 |   1.575 |    0.809 | 
     | clk__L6_I5                  | A v -> Y ^   | INVX8  | 0.379 | 0.384 |   1.959 |    1.193 | 
     | clk__L7_I16                 | A ^ -> Y v   | INVX8  | 0.371 | 0.333 |   2.292 |    1.526 | 
     | clk__L8_I66                 | A v -> Y ^   | INVX8  | 0.277 | 0.278 |   2.570 |    1.804 | 
     | MINC0/SHA1/M0/\w_reg[31][7] | CLK ^ -> Q v | DFFSR  | 0.193 | 0.624 |   3.195 |    2.429 | 
     | MINC0/SHA1/M0/U9809         | B v -> Y ^   | MUX2X1 | 0.169 | 0.159 |   3.354 |    2.588 | 
     | MINC0/SHA1/M0/U9810         | A ^ -> Y v   | INVX2  | 0.076 | 0.075 |   3.429 |    2.663 | 
     | MINC0/SHA1/M0/\w_reg[31][7] | D v          | DFFSR  | 0.076 | 0.000 |   3.430 |    2.664 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.799 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.923 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.164 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.574 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.980 | 
     | clk__L5_I1                  | A ^ -> Y v | INVX8 | 0.418 | 0.361 |   1.576 |    2.342 | 
     | clk__L6_I5                  | A v -> Y ^ | INVX8 | 0.379 | 0.384 |   1.959 |    2.725 | 
     | clk__L7_I16                 | A ^ -> Y v | INVX8 | 0.371 | 0.333 |   2.292 |    3.058 | 
     | clk__L8_I66                 | A v -> Y ^ | INVX8 | 0.277 | 0.278 |   2.570 |    3.336 | 
     | MINC0/SHA1/M0/\w_reg[31][7] | CLK ^      | DFFSR | 0.282 | 0.014 |   2.585 |    3.351 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[47][16] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[47][16] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[47][16] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.449
+ Hold                          0.078
+ Phase Shift                   0.000
= Required Time                 2.527
  Arrival Time                  3.294
  Slack Time                    0.766
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.733 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.609 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.369 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.041 | 
     | clk__L4_I0                   | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.448 | 
     | clk__L5_I0                   | A ^ -> Y v   | INVX8  | 0.265 | 0.291 |   1.505 |    0.739 | 
     | clk__L6_I1                   | A v -> Y ^   | INVX8  | 0.360 | 0.311 |   1.816 |    1.050 | 
     | clk__L7_I5                   | A ^ -> Y v   | INVX8  | 0.342 | 0.333 |   2.149 |    1.383 | 
     | clk__L8_I22                  | A v -> Y ^   | INVX8  | 0.277 | 0.283 |   2.432 |    1.666 | 
     | MINC0/SHA1/M0/\w_reg[47][16] | CLK ^ -> Q v | DFFSR  | 0.188 | 0.623 |   3.055 |    2.289 | 
     | MINC0/SHA1/M0/U11766         | B v -> Y ^   | MUX2X1 | 0.167 | 0.161 |   3.216 |    2.450 | 
     | MINC0/SHA1/M0/U11767         | A ^ -> Y v   | INVX2  | 0.078 | 0.077 |   3.293 |    2.527 | 
     | MINC0/SHA1/M0/\w_reg[47][16] | D v          | DFFSR  | 0.078 | 0.000 |   3.294 |    2.527 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.799 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.923 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.164 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.574 | 
     | clk__L4_I0                   | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.981 | 
     | clk__L5_I0                   | A ^ -> Y v | INVX8 | 0.265 | 0.291 |   1.505 |    2.271 | 
     | clk__L6_I1                   | A v -> Y ^ | INVX8 | 0.360 | 0.311 |   1.816 |    2.583 | 
     | clk__L7_I5                   | A ^ -> Y v | INVX8 | 0.342 | 0.333 |   2.149 |    2.916 | 
     | clk__L8_I22                  | A v -> Y ^ | INVX8 | 0.277 | 0.283 |   2.432 |    3.198 | 
     | MINC0/SHA1/M0/\w_reg[47][16] | CLK ^      | DFFSR | 0.282 | 0.017 |   2.449 |    3.215 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[17][23] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[17][23] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[17][23] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.559
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.638
  Arrival Time                  3.404
  Slack Time                    0.767
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |              |        |       |       |  Time   |   Time   | 
     |------------------------------+--------------+--------+-------+-------+---------+----------| 
     |                              | clk ^        |        | 0.079 |       |   0.033 |   -0.734 | 
     | clk__L1_I0                   | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.610 | 
     | clk__L2_I0                   | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.369 | 
     | clk__L3_I0                   | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.041 | 
     | clk__L4_I0                   | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.448 | 
     | clk__L5_I2                   | A ^ -> Y v   | INVX8  | 0.367 | 0.353 |   1.567 |    0.801 | 
     | clk__L6_I7                   | A v -> Y ^   | INVX8  | 0.300 | 0.368 |   1.935 |    1.168 | 
     | clk__L7_I22                  | A ^ -> Y v   | INVX8  | 0.361 | 0.312 |   2.247 |    1.480 | 
     | clk__L8_I89                  | A v -> Y ^   | INVX8  | 0.282 | 0.298 |   2.544 |    1.778 | 
     | MINC0/SHA1/M0/\w_reg[17][23] | CLK ^ -> Q v | DFFSR  | 0.194 | 0.627 |   3.171 |    2.404 | 
     | MINC0/SHA1/M0/U7511          | B v -> Y ^   | MUX2X1 | 0.167 | 0.158 |   3.328 |    2.562 | 
     | MINC0/SHA1/M0/U7512          | A ^ -> Y v   | INVX2  | 0.076 | 0.075 |   3.404 |    2.637 | 
     | MINC0/SHA1/M0/\w_reg[17][23] | D v          | DFFSR  | 0.076 | 0.000 |   3.404 |    2.638 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                              |            |       |       |       |  Time   |   Time   | 
     |------------------------------+------------+-------+-------+-------+---------+----------| 
     |                              | clk ^      |       | 0.079 |       |   0.033 |    0.799 | 
     | clk__L1_I0                   | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.923 | 
     | clk__L2_I0                   | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.164 | 
     | clk__L3_I0                   | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.574 | 
     | clk__L4_I0                   | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.981 | 
     | clk__L5_I2                   | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    2.334 | 
     | clk__L6_I7                   | A v -> Y ^ | INVX8 | 0.300 | 0.368 |   1.935 |    2.702 | 
     | clk__L7_I22                  | A ^ -> Y v | INVX8 | 0.361 | 0.312 |   2.247 |    3.013 | 
     | clk__L8_I89                  | A v -> Y ^ | INVX8 | 0.282 | 0.298 |   2.544 |    3.311 | 
     | MINC0/SHA1/M0/\w_reg[17][23] | CLK ^      | DFFSR | 0.287 | 0.015 |   2.559 |    3.326 | 
     +----------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[22][8] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[22][8] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[22][8] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.526
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.605
  Arrival Time                  3.372
  Slack Time                    0.767
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.734 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.610 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.369 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.041 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.448 | 
     | clk__L5_I2                  | A ^ -> Y v   | INVX8  | 0.367 | 0.353 |   1.567 |    0.801 | 
     | clk__L6_I7                  | A v -> Y ^   | INVX8  | 0.300 | 0.368 |   1.935 |    1.168 | 
     | clk__L7_I21                 | A ^ -> Y v   | INVX8  | 0.363 | 0.303 |   2.238 |    1.471 | 
     | clk__L8_I87                 | A v -> Y ^   | INVX8  | 0.258 | 0.275 |   2.512 |    1.745 | 
     | MINC0/SHA1/M0/\w_reg[22][8] | CLK ^ -> Q v | DFFSR  | 0.193 | 0.620 |   3.132 |    2.366 | 
     | MINC0/SHA1/M0/U8834         | B v -> Y ^   | MUX2X1 | 0.167 | 0.159 |   3.291 |    2.525 | 
     | MINC0/SHA1/M0/U8835         | A ^ -> Y v   | INVX2  | 0.080 | 0.080 |   3.371 |    2.605 | 
     | MINC0/SHA1/M0/\w_reg[22][8] | D v          | DFFSR  | 0.080 | 0.000 |   3.372 |    2.605 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.799 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.923 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.164 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.574 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.981 | 
     | clk__L5_I2                  | A ^ -> Y v | INVX8 | 0.367 | 0.353 |   1.567 |    2.334 | 
     | clk__L6_I7                  | A v -> Y ^ | INVX8 | 0.300 | 0.368 |   1.935 |    2.702 | 
     | clk__L7_I21                 | A ^ -> Y v | INVX8 | 0.363 | 0.303 |   2.238 |    3.004 | 
     | clk__L8_I87                 | A v -> Y ^ | INVX8 | 0.258 | 0.275 |   2.512 |    3.279 | 
     | MINC0/SHA1/M0/\w_reg[22][8] | CLK ^      | DFFSR | 0.261 | 0.014 |   2.526 |    3.293 | 
     +---------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin MINC0/SHA1/M0/\w_reg[47][5] /CLK 
Endpoint:   MINC0/SHA1/M0/\w_reg[47][5] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA1/M0/\w_reg[47][5] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.448
+ Hold                          0.079
+ Phase Shift                   0.000
= Required Time                 2.528
  Arrival Time                  3.294
  Slack Time                    0.767
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.734 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.610 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.369 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.041 | 
     | clk__L4_I0                  | A v -> Y ^   | INVX8  | 0.428 | 0.407 |   1.214 |    0.447 | 
     | clk__L5_I0                  | A ^ -> Y v   | INVX8  | 0.265 | 0.291 |   1.505 |    0.738 | 
     | clk__L6_I1                  | A v -> Y ^   | INVX8  | 0.360 | 0.311 |   1.816 |    1.050 | 
     | clk__L7_I5                  | A ^ -> Y v   | INVX8  | 0.342 | 0.333 |   2.149 |    1.383 | 
     | clk__L8_I22                 | A v -> Y ^   | INVX8  | 0.277 | 0.283 |   2.432 |    1.665 | 
     | MINC0/SHA1/M0/\w_reg[47][5] | CLK ^ -> Q v | DFFSR  | 0.200 | 0.631 |   3.063 |    2.296 | 
     | MINC0/SHA1/M0/U11817        | B v -> Y ^   | MUX2X1 | 0.162 | 0.156 |   3.220 |    2.453 | 
     | MINC0/SHA1/M0/U11818        | A ^ -> Y v   | INVX2  | 0.075 | 0.074 |   3.294 |    2.527 | 
     | MINC0/SHA1/M0/\w_reg[47][5] | D v          | DFFSR  | 0.075 | 0.000 |   3.294 |    2.528 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.800 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.924 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.397 |    1.164 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.807 |    1.574 | 
     | clk__L4_I0                  | A v -> Y ^ | INVX8 | 0.428 | 0.407 |   1.214 |    1.981 | 
     | clk__L5_I0                  | A ^ -> Y v | INVX8 | 0.265 | 0.291 |   1.505 |    2.272 | 
     | clk__L6_I1                  | A v -> Y ^ | INVX8 | 0.360 | 0.311 |   1.816 |    2.583 | 
     | clk__L7_I5                  | A ^ -> Y v | INVX8 | 0.342 | 0.333 |   2.149 |    2.916 | 
     | clk__L8_I22                 | A v -> Y ^ | INVX8 | 0.277 | 0.283 |   2.432 |    3.199 | 
     | MINC0/SHA1/M0/\w_reg[47][5] | CLK ^      | DFFSR | 0.281 | 0.016 |   2.448 |    3.215 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin MINC0/SHA2/M0/\w_reg[17][6] /CLK 
Endpoint:   MINC0/SHA2/M0/\w_reg[17][6] /D (v) checked with  leading edge of 
'clk'
Beginpoint: MINC0/SHA2/M0/\w_reg[17][6] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          2.618
+ Hold                          0.087
+ Phase Shift                   0.000
= Required Time                 2.705
  Arrival Time                  3.473
  Slack Time                    0.767
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell  |  Slew | Delay | Arrival | Required | 
     |                             |              |        |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------+-------+-------+---------+----------| 
     |                             | clk ^        |        | 0.079 |       |   0.033 |   -0.735 | 
     | clk__L1_I0                  | A ^ -> Y v   | INVX8  | 0.172 | 0.124 |   0.157 |   -0.611 | 
     | clk__L2_I0                  | A v -> Y ^   | INVX8  | 0.201 | 0.241 |   0.397 |   -0.370 | 
     | clk__L3_I0                  | A ^ -> Y v   | INVX8  | 0.436 | 0.410 |   0.808 |    0.040 | 
     | clk__L4_I1                  | A v -> Y ^   | INVX8  | 0.429 | 0.400 |   1.207 |    0.440 | 
     | clk__L5_I4                  | A ^ -> Y v   | INVX8  | 0.415 | 0.369 |   1.576 |    0.809 | 
     | clk__L6_I16                 | A v -> Y ^   | INVX8  | 0.336 | 0.371 |   1.947 |    1.179 | 
     | clk__L7_I45                 | A ^ -> Y v   | INVX8  | 0.342 | 0.335 |   2.281 |    1.514 | 
     | clk__L8_I179                | A v -> Y ^   | INVX8  | 0.335 | 0.274 |   2.556 |    1.788 | 
     | MINC0/SHA2/M0/\w_reg[17][6] | CLK ^ -> Q v | DFFSR  | 0.190 | 0.686 |   3.242 |    2.474 | 
     | MINC0/SHA2/M0/U7435         | B v -> Y ^   | MUX2X1 | 0.168 | 0.157 |   3.399 |    2.631 | 
     | MINC0/SHA2/M0/U7436         | A ^ -> Y v   | INVX2  | 0.075 | 0.074 |   3.473 |    2.705 | 
     | MINC0/SHA2/M0/\w_reg[17][6] | D v          | DFFSR  | 0.075 | 0.000 |   3.473 |    2.705 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            0.033
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |  Cell |  Slew | Delay | Arrival | Required | 
     |                             |            |       |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-------+-------+-------+---------+----------| 
     |                             | clk ^      |       | 0.079 |       |   0.033 |    0.800 | 
     | clk__L1_I0                  | A ^ -> Y v | INVX8 | 0.172 | 0.124 |   0.157 |    0.924 | 
     | clk__L2_I0                  | A v -> Y ^ | INVX8 | 0.201 | 0.241 |   0.398 |    1.165 | 
     | clk__L3_I0                  | A ^ -> Y v | INVX8 | 0.436 | 0.410 |   0.808 |    1.575 | 
     | clk__L4_I1                  | A v -> Y ^ | INVX8 | 0.429 | 0.400 |   1.207 |    1.975 | 
     | clk__L5_I4                  | A ^ -> Y v | INVX8 | 0.415 | 0.369 |   1.576 |    2.344 | 
     | clk__L6_I16                 | A v -> Y ^ | INVX8 | 0.336 | 0.371 |   1.947 |    2.714 | 
     | clk__L7_I45                 | A ^ -> Y v | INVX8 | 0.342 | 0.335 |   2.281 |    3.049 | 
     | clk__L8_I179                | A v -> Y ^ | INVX8 | 0.335 | 0.274 |   2.556 |    3.323 | 
     | MINC0/SHA2/M0/\w_reg[17][6] | CLK ^      | DFFSR | 0.369 | 0.062 |   2.618 |    3.386 | 
     +---------------------------------------------------------------------------------------+ 

