pan: ltl formula ltl_1
Depth=     965 States=    1e+06 Transitions= 1.32e+06 Memory=    38.147 t=     61.5 R=   2e+04
Depth=     965 States=    2e+06 Transitions= 2.66e+06 Memory=    38.147 t=      123 R=   2e+04
Depth=     965 States=    3e+06 Transitions= 4.01e+06 Memory=    38.147 t=      182 R=   2e+04
Depth=     965 States=    4e+06 Transitions= 5.33e+06 Memory=    38.147 t=      242 R=   2e+04
Depth=     965 States=    5e+06 Transitions= 6.68e+06 Memory=    38.147 t=      305 R=   2e+04
Depth=     965 States=    6e+06 Transitions= 8.02e+06 Memory=    38.147 t=      357 R=   2e+04
Depth=     965 States=    7e+06 Transitions= 9.43e+06 Memory=    38.147 t=      415 R=   2e+04
Depth=     965 States=    8e+06 Transitions= 1.08e+07 Memory=    38.147 t=      484 R=   2e+04
Depth=     965 States=    9e+06 Transitions= 1.21e+07 Memory=    38.147 t=      547 R=   2e+04
Depth=     965 States=    1e+07 Transitions= 1.34e+07 Memory=    38.147 t=      600 R=   2e+04
Depth=     965 States=  1.1e+07 Transitions= 1.48e+07 Memory=    38.147 t=      655 R=   2e+04
Depth=     965 States=  1.2e+07 Transitions= 1.62e+07 Memory=    38.147 t=      711 R=   2e+04
Depth=     965 States=  1.3e+07 Transitions= 1.76e+07 Memory=    38.147 t=      768 R=   2e+04
Depth=     965 States=  1.4e+07 Transitions= 1.89e+07 Memory=    38.147 t=      825 R=   2e+04
Depth=     965 States=  1.5e+07 Transitions= 2.02e+07 Memory=    38.147 t=      877 R=   2e+04
Depth=     965 States=  1.6e+07 Transitions= 2.16e+07 Memory=    38.147 t=      919 R=   2e+04
Depth=     965 States=  1.7e+07 Transitions= 2.29e+07 Memory=    38.147 t=      964 R=   2e+04
Depth=     965 States=  1.8e+07 Transitions= 2.43e+07 Memory=    38.147 t= 1.01e+03 R=   2e+04
Depth=     965 States=  1.9e+07 Transitions= 2.56e+07 Memory=    38.147 t= 1.07e+03 R=   2e+04
Depth=     965 States=    2e+07 Transitions=  2.7e+07 Memory=    38.147 t= 1.11e+03 R=   2e+04
Depth=     965 States=  2.1e+07 Transitions= 2.83e+07 Memory=    38.147 t= 1.16e+03 R=   2e+04
Depth=     965 States=  2.2e+07 Transitions= 2.97e+07 Memory=    38.147 t= 1.21e+03 R=   2e+04
Depth=     965 States=  2.3e+07 Transitions= 3.11e+07 Memory=    38.147 t= 1.28e+03 R=   2e+04
Depth=     965 States=  2.4e+07 Transitions= 3.25e+07 Memory=    38.147 t= 1.34e+03 R=   2e+04
Depth=     965 States=  2.5e+07 Transitions= 3.38e+07 Memory=    38.147 t=  1.4e+03 R=   2e+04
Depth=     965 States=  2.6e+07 Transitions= 3.52e+07 Memory=    38.147 t= 1.46e+03 R=   2e+04
Depth=     965 States=  2.7e+07 Transitions= 3.66e+07 Memory=    38.147 t= 1.53e+03 R=   2e+04
Depth=     965 States=  2.8e+07 Transitions= 3.81e+07 Memory=    38.147 t=  1.6e+03 R=   2e+04
Depth=     965 States=  2.9e+07 Transitions= 3.95e+07 Memory=    38.147 t= 1.67e+03 R=   2e+04
Depth=     965 States=    3e+07 Transitions= 4.09e+07 Memory=    38.147 t= 1.73e+03 R=   2e+04
Depth=     965 States=  3.1e+07 Transitions= 4.24e+07 Memory=    38.147 t=  1.8e+03 R=   2e+04
Depth=     965 States=  3.2e+07 Transitions= 4.38e+07 Memory=    38.147 t= 1.86e+03 R=   2e+04
Depth=     965 States=  3.3e+07 Transitions= 4.52e+07 Memory=    38.147 t= 1.93e+03 R=   2e+04
Depth=     965 States=  3.4e+07 Transitions= 4.66e+07 Memory=    38.147 t= 1.98e+03 R=   2e+04
Depth=     965 States=  3.5e+07 Transitions= 4.81e+07 Memory=    38.147 t= 2.02e+03 R=   2e+04
Depth=     965 States=  3.6e+07 Transitions= 4.95e+07 Memory=    38.147 t= 2.06e+03 R=   2e+04
Depth=     965 States=  3.7e+07 Transitions=  5.1e+07 Memory=    38.147 t=  2.1e+03 R=   2e+04
Depth=     965 States=  3.8e+07 Transitions= 5.25e+07 Memory=    38.147 t= 2.15e+03 R=   2e+04
Depth=     965 States=  3.9e+07 Transitions=  5.4e+07 Memory=    38.147 t= 2.21e+03 R=   2e+04
Depth=     965 States=    4e+07 Transitions= 5.55e+07 Memory=    38.147 t= 2.26e+03 R=   2e+04
Depth=     965 States=  4.1e+07 Transitions=  5.7e+07 Memory=    38.147 t= 2.31e+03 R=   2e+04
Depth=     965 States=  4.2e+07 Transitions= 5.85e+07 Memory=    38.147 t= 2.35e+03 R=   2e+04
Depth=     965 States=  4.3e+07 Transitions= 6.01e+07 Memory=    38.147 t= 2.39e+03 R=   2e+04
Depth=     965 States=  4.4e+07 Transitions= 6.16e+07 Memory=    38.147 t= 2.44e+03 R=   2e+04
Depth=     965 States=  4.5e+07 Transitions= 6.32e+07 Memory=    76.294 t= 2.48e+03 R=   2e+04
Depth=     965 States=  4.6e+07 Transitions= 6.48e+07 Memory=    76.294 t= 2.53e+03 R=   2e+04
pan:1: assertion violated  !((final_value==31)) (at depth 829)
pan: wrote test_out.pml.trail

(Spin Version 6.5.2 -- 6 December 2019)
Warning: Search not completed
        + Partial Order Reduction

Bit statespace search for:
        never claim             + (ltl_1)
        assertion violations    + (if within scope of claim)
        acceptance   cycles     + (fairness disabled)
        invalid end states      - (disabled by never claim)

State-vector 16808 byte, depth reached 965, errors: 1
 46753677 states, stored
 19223967 states, matched
 65977644 transitions (= stored+matched)
 30684943 atomic steps

hash factor: 2.87074 (best if > 100.)

bits set per state: 3 (-k3)

Stats on memory usage (in Megabytes):
750679.880      equivalent memory usage for states (stored*(State-vector + overhead))
   16.000       memory used for hash array (-w27)
    0.076       memory used for bit stack
    0.534       memory used for DFS stack (-m10000)
   59.679       other (proc and chan stacks)
   76.294       total actual memory usage



pan: elapsed time 2.57e+03 seconds
pan: rate 18216.546 states/second

---
 ```

 spin -t test_out.pml
ltl ltl_1: [] ((! ((! ((final_value==31))) || ((! (<> ((final_value==42)))) && ((final_value==42))))) || (! (<> ((final_value==31)))))
ltl ltl_2: <> ((final_value!=0))
ltl ltl_3: [] ((((final_value==0)) || ((final_value==31))) || ((final_value==42)))
Never claim moves to line 4     [(!((final_value==31)))]
Never claim moves to line 10    [(1)]
                                                                                                      Learned final_value:
                                                                                                      final_value
spin: _spin_nvr.tmp:9, Error: assertion violated
spin: text of failed assertion: assert(!((final_value==31)))
Never claim moves to line 9     [assert(!((final_value==31)))]
spin: trail ends after 830 steps
#processes: 28
                queue 44 (__ACCEPT):
                queue 43 (__MAJORITY_PREPARED):
                queue 23 (__PREPARE):
                queue 20 (__BIND):
                queue 45 (__ACCEPTED): [17,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0][17,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0]
                queue 64 (__LEARNED):
                queue 26 (__PROMISE): [17,PROMISE,0,0,1,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0][17,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0]
                __list_ptr = 10
                __list_last = 0
                __list_ptr_new = 3
                __mem_ptr = 4
                __dummy_iterator = 4
                __mem.lists[0].vals[0].val = 42
                __mem.lists[0].vals[0].allocated = 1
                __mem.lists[0].vals[1].val = 31
                __mem.lists[0].vals[1].allocated = 1
                __mem.lists[0].vals[2].val = 0
                __mem.lists[0].vals[2].allocated = 0
                __mem.lists[0].vals[3].val = 0
                __mem.lists[0].vals[3].allocated = 0
                __mem.lists[0].vals[4].val = 0
                __mem.lists[0].vals[4].allocated = 0
                __mem.lists[0].vals[5].val = 0
                __mem.lists[0].vals[5].allocated = 0
                __mem.lists[0].vals[6].val = 0
                __mem.lists[0].vals[6].allocated = 0
                __mem.lists[0].vals[7].val = 0
                __mem.lists[0].vals[7].allocated = 0
                __mem.lists[0].vals[8].val = 0
                __mem.lists[0].vals[8].allocated = 0
                __mem.lists[0].vals[9].val = 0
                __mem.lists[0].vals[9].allocated = 0
                __mem.lists[0].allocated = 1
                __mem.lists[1].vals[0].val = 0
                __mem.lists[1].vals[0].allocated = 0
                __mem.lists[1].vals[1].val = 1
                __mem.lists[1].vals[1].allocated = 1
                __mem.lists[1].vals[2].val = 3
                __mem.lists[1].vals[2].allocated = 1
                __mem.lists[1].vals[3].val = 5
                __mem.lists[1].vals[3].allocated = 1
                __mem.lists[1].vals[4].val = 0
                __mem.lists[1].vals[4].allocated = 0
                __mem.lists[1].vals[5].val = 0
                __mem.lists[1].vals[5].allocated = 0
                __mem.lists[1].vals[6].val = 0
                __mem.lists[1].vals[6].allocated = 0
                __mem.lists[1].vals[7].val = 0
                __mem.lists[1].vals[7].allocated = 0
                __mem.lists[1].vals[8].val = 0
                __mem.lists[1].vals[8].allocated = 0
                __mem.lists[1].vals[9].val = 0
                __mem.lists[1].vals[9].allocated = 0
                __mem.lists[1].allocated = 1
                __mem.lists[2].vals[0].val = 0
                __mem.lists[2].vals[0].allocated = 0
                __mem.lists[2].vals[1].val = 1
                __mem.lists[2].vals[1].allocated = 1
                __mem.lists[2].vals[2].val = 3
                __mem.lists[2].vals[2].allocated = 1
                __mem.lists[2].vals[3].val = 5
                __mem.lists[2].vals[3].allocated = 1
                __mem.lists[2].vals[4].val = 0
                __mem.lists[2].vals[4].allocated = 0
                __mem.lists[2].vals[5].val = 0
                __mem.lists[2].vals[5].allocated = 0
                __mem.lists[2].vals[6].val = 0
                __mem.lists[2].vals[6].allocated = 0
                __mem.lists[2].vals[7].val = 0
                __mem.lists[2].vals[7].allocated = 0
                __mem.lists[2].vals[8].val = 0
                __mem.lists[2].vals[8].allocated = 0
                __mem.lists[2].vals[9].val = 0
                __mem.lists[2].vals[9].allocated = 0
                __mem.lists[2].allocated = 1
                __mem.lists[3].vals[0].val = 0
                __mem.lists[3].vals[0].allocated = 0
                __mem.lists[3].vals[1].val = 1
                __mem.lists[3].vals[1].allocated = 1
                __mem.lists[3].vals[2].val = 3
                __mem.lists[3].vals[2].allocated = 1
                __mem.lists[3].vals[3].val = 5
                __mem.lists[3].vals[3].allocated = 1
                __mem.lists[3].vals[4].val = 0
                __mem.lists[3].vals[4].allocated = 0
                __mem.lists[3].vals[5].val = 0
                __mem.lists[3].vals[5].allocated = 0
                __mem.lists[3].vals[6].val = 0
                __mem.lists[3].vals[6].allocated = 0
                __mem.lists[3].vals[7].val = 0
                __mem.lists[3].vals[7].allocated = 0
                __mem.lists[3].vals[8].val = 0
                __mem.lists[3].vals[8].allocated = 0
                __mem.lists[3].vals[9].val = 0
                __mem.lists[3].vals[9].allocated = 0
                __mem.lists[3].allocated = 1
                __mem.lists[4].vals[0].val = 0
                __mem.lists[4].vals[0].allocated = 0
                __mem.lists[4].vals[1].val = 1
                __mem.lists[4].vals[1].allocated = 1
                __mem.lists[4].vals[2].val = 3
                __mem.lists[4].vals[2].allocated = 1
                __mem.lists[4].vals[3].val = 5
                __mem.lists[4].vals[3].allocated = 1
                __mem.lists[4].vals[4].val = 0
                __mem.lists[4].vals[4].allocated = 0
                __mem.lists[4].vals[5].val = 0
                __mem.lists[4].vals[5].allocated = 0
                __mem.lists[4].vals[6].val = 0
                __mem.lists[4].vals[6].allocated = 0
                __mem.lists[4].vals[7].val = 0
                __mem.lists[4].vals[7].allocated = 0
                __mem.lists[4].vals[8].val = 0
                __mem.lists[4].vals[8].allocated = 0
                __mem.lists[4].vals[9].val = 0
                __mem.lists[4].vals[9].allocated = 0
                __mem.lists[4].allocated = 1
                __mem.lists[5].vals[0].val = 0
                __mem.lists[5].vals[0].allocated = 0
                __mem.lists[5].vals[1].val = 0
                __mem.lists[5].vals[1].allocated = 0
                __mem.lists[5].vals[2].val = 0
                __mem.lists[5].vals[2].allocated = 0
                __mem.lists[5].vals[3].val = 0
                __mem.lists[5].vals[3].allocated = 0
                __mem.lists[5].vals[4].val = 0
                __mem.lists[5].vals[4].allocated = 0
                __mem.lists[5].vals[5].val = 0
                __mem.lists[5].vals[5].allocated = 0
                __mem.lists[5].vals[6].val = 0
                __mem.lists[5].vals[6].allocated = 0
                __mem.lists[5].vals[7].val = 0
                __mem.lists[5].vals[7].allocated = 0
                __mem.lists[5].vals[8].val = 0
                __mem.lists[5].vals[8].allocated = 0
                __mem.lists[5].vals[9].val = 0
                __mem.lists[5].vals[9].allocated = 0
                __mem.lists[5].allocated = 0
                __mem.lists[6].vals[0].val = 0
                __mem.lists[6].vals[0].allocated = 0
                __mem.lists[6].vals[1].val = 0
                __mem.lists[6].vals[1].allocated = 0
                __mem.lists[6].vals[2].val = 0
                __mem.lists[6].vals[2].allocated = 0
                __mem.lists[6].vals[3].val = 0
                __mem.lists[6].vals[3].allocated = 0
                __mem.lists[6].vals[4].val = 0
                __mem.lists[6].vals[4].allocated = 0
                __mem.lists[6].vals[5].val = 0
                __mem.lists[6].vals[5].allocated = 0
                __mem.lists[6].vals[6].val = 0
                __mem.lists[6].vals[6].allocated = 0
                __mem.lists[6].vals[7].val = 0
                __mem.lists[6].vals[7].allocated = 0
                __mem.lists[6].vals[8].val = 0
                __mem.lists[6].vals[8].allocated = 0
                __mem.lists[6].vals[9].val = 0
                __mem.lists[6].vals[9].allocated = 0
                __mem.lists[6].allocated = 0
                __mem.lists[7].vals[0].val = 0
                __mem.lists[7].vals[0].allocated = 0
                __mem.lists[7].vals[1].val = 0
                __mem.lists[7].vals[1].allocated = 0
                __mem.lists[7].vals[2].val = 0
                __mem.lists[7].vals[2].allocated = 0
                __mem.lists[7].vals[3].val = 0
                __mem.lists[7].vals[3].allocated = 0
                __mem.lists[7].vals[4].val = 0
                __mem.lists[7].vals[4].allocated = 0
                __mem.lists[7].vals[5].val = 0
                __mem.lists[7].vals[5].allocated = 0
                __mem.lists[7].vals[6].val = 0
                __mem.lists[7].vals[6].allocated = 0
                __mem.lists[7].vals[7].val = 0
                __mem.lists[7].vals[7].allocated = 0
                __mem.lists[7].vals[8].val = 0
                __mem.lists[7].vals[8].allocated = 0
                __mem.lists[7].vals[9].val = 0
                __mem.lists[7].vals[9].allocated = 0
                __mem.lists[7].allocated = 0
                __mem.lists[8].vals[0].val = 0
                __mem.lists[8].vals[0].allocated = 0
                __mem.lists[8].vals[1].val = 0
                __mem.lists[8].vals[1].allocated = 0
                __mem.lists[8].vals[2].val = 0
                __mem.lists[8].vals[2].allocated = 0
                __mem.lists[8].vals[3].val = 0
                __mem.lists[8].vals[3].allocated = 0
                __mem.lists[8].vals[4].val = 0
                __mem.lists[8].vals[4].allocated = 0
                __mem.lists[8].vals[5].val = 0
                __mem.lists[8].vals[5].allocated = 0
                __mem.lists[8].vals[6].val = 0
                __mem.lists[8].vals[6].allocated = 0
                __mem.lists[8].vals[7].val = 0
                __mem.lists[8].vals[7].allocated = 0
                __mem.lists[8].vals[8].val = 0
                __mem.lists[8].vals[8].allocated = 0
                __mem.lists[8].vals[9].val = 0
                __mem.lists[8].vals[9].allocated = 0
                __mem.lists[8].allocated = 0
                __mem.lists[9].vals[0].val = 0
                __mem.lists[9].vals[0].allocated = 0
                __mem.lists[9].vals[1].val = 0
                __mem.lists[9].vals[1].allocated = 0
                __mem.lists[9].vals[2].val = 0
                __mem.lists[9].vals[2].allocated = 0
                __mem.lists[9].vals[3].val = 0
                __mem.lists[9].vals[3].allocated = 0
                __mem.lists[9].vals[4].val = 0
                __mem.lists[9].vals[4].allocated = 0
                __mem.lists[9].vals[5].val = 0
                __mem.lists[9].vals[5].allocated = 0
                __mem.lists[9].vals[6].val = 0
                __mem.lists[9].vals[6].allocated = 0
                __mem.lists[9].vals[7].val = 0
                __mem.lists[9].vals[7].allocated = 0
                __mem.lists[9].vals[8].val = 0
                __mem.lists[9].vals[8].allocated = 0
                __mem.lists[9].vals[9].val = 0
                __mem.lists[9].vals[9].allocated = 0
                __mem.lists[9].allocated = 0
                final_value = 31
830:    proc 27 (wait_learned:1) test_out.pml:561 (state 32)
830:    proc 26 (accept_handler:1) test_out.pml:261 (state 49)
830:    proc 25 (accept_handler:1) test_out.pml:261 (state 49)
830:    proc 24 (receive_accepted:1) test_out.pml:477 (state 37) <valid end state>
830:    proc 23 (wait_learned:1) test_out.pml:567 (state 41) <valid end state>
830:    proc 22 (accept_handler:1) test_out.pml:304 (state 52) <valid end state>
830:    proc 21 (receive_accepted:1) test_out.pml:477 (state 37) <valid end state>
830:    proc 20 (accept_handler:1) test_out.pml:304 (state 52) <valid end state>
830:    proc 19 (accept_handler:1) test_out.pml:292 (state 37)
830:    proc 18 (proposer_handler:1) test_out.pml:407 (state 80) <valid end state>
830:    proc 17 (start_proposer:1) test_out.pml:328 (state 24) <valid end state>
830:    proc 16 (accept_handler:1) test_out.pml:304 (state 52) <valid end state>
830:    proc 15 (accept_handler:1) test_out.pml:304 (state 52) <valid end state>
830:    proc 14 (accept_handler:1) test_out.pml:304 (state 52) <valid end state>
830:    proc 13 (accept_handler:1) test_out.pml:304 (state 52) <valid end state>
830:    proc 12 (accept_handler:1) test_out.pml:304 (state 52) <valid end state>
830:    proc 11 (accept_handler:1) test_out.pml:304 (state 52) <valid end state>
830:    proc 10 (receive_prepared:1) test_out.pml:439 (state 31) <valid end state>
830:    proc  9 (receive_prepared:1) test_out.pml:439 (state 31) <valid end state>
830:    proc  8 (proposer_handler:1) test_out.pml:407 (state 80) <valid end state>
830:    proc  7 (start_proposer:1) test_out.pml:328 (state 24) <valid end state>
830:    proc  6 (accept_handler:1) test_out.pml:304 (state 52) <valid end state>
830:    proc  5 (start_acceptor:1) test_out.pml:249 (state 11) <valid end state>
830:    proc  4 (accept_handler:1) test_out.pml:304 (state 52) <valid end state>
830:    proc  3 (start_acceptor:1) test_out.pml:249 (state 11) <valid end state>
830:    proc  2 (accept_handler:1) test_out.pml:304 (state 52) <valid end state>
830:    proc  1 (start_acceptor:1) test_out.pml:249 (state 11) <valid end state>
830:    proc  0 (:init::1) test_out.pml:526 (state 171) <valid end state>
830:    proc  - (ltl_1:1) _spin_nvr.tmp:8 (state 16)
36 processes created
```
---
```
132:    proc  0 (:init::1) test_out.pml:521 Send 7,BIND,0,0,2,0,0,0,0,0,1,0,0,0,0,0,42,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 20 (__BIND)
138:    proc  7 (start_proposer:1) test_out.pml:314 Recv 7,BIND,0,0,2,0,0,0,0,0,1,0,0,0,0,0,42,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     <- queue 20 (__BIND)
154:    proc  8 (proposer_handler:1) test_out.pml:350 Send 1,PREPARE,0,0,1,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 -> queue 23 (__PREPARE)
158:    proc  8 (proposer_handler:1) test_out.pml:350 Send 3,PREPARE,0,0,1,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 -> queue 23 (__PREPARE)
162:    proc  8 (proposer_handler:1) test_out.pml:350 Send 5,PREPARE,0,0,1,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 -> queue 23 (__PREPARE)
197:    proc  6 (accept_handler:1) test_out.pml:262 Recv 1,PREPARE,0,0,1,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   <- queue 23 (__PREPARE)
203:    proc  6 (accept_handler:1) test_out.pml:272 Send 7,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 -> queue 26 (__PROMISE)
205:    proc  9 (receive_prepared:1) test_out.pml:425 Recv 7,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0       <- queue 26 (__PROMISE)
227:    proc 11 (accept_handler:1) test_out.pml:262 Recv 3,PREPARE,0,0,1,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   <- queue 23 (__PREPARE)
235:    proc 11 (accept_handler:1) test_out.pml:278 Send 7,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 -> queue 26 (__PROMISE)
243:    proc 12 (accept_handler:1) test_out.pml:262 Recv 5,PREPARE,0,0,1,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   <- queue 23 (__PREPARE)
251:    proc 12 (accept_handler:1) test_out.pml:278 Send 7,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 -> queue 26 (__PROMISE)
259:    proc 10 (receive_prepared:1) test_out.pml:425 Recv 7,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0       <- queue 26 (__PROMISE)
273:    proc 14 (receive_prepared:1) test_out.pml:421 Send 7,MAJORITY_PREPARED,0,0,1,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0      -> queue 43 (__MAJORITY_PREPARED)
277:    proc  8 (proposer_handler:1) test_out.pml:363 Recv 7,MAJORITY_PREPARED,0,0,1,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0      <- queue 43 (__MAJORITY_PREPARED)
287:    proc  8 (proposer_handler:1) test_out.pml:386 Send 1,ACCEPT,0,0,1,0,0,0,0,0,42,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 -> queue 44 (__ACCEPT)
291:    proc  8 (proposer_handler:1) test_out.pml:386 Send 3,ACCEPT,0,0,1,0,0,0,0,0,42,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 -> queue 44 (__ACCEPT)
295:    proc  8 (proposer_handler:1) test_out.pml:386 Send 5,ACCEPT,0,0,1,0,0,0,0,0,42,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 -> queue 44 (__ACCEPT)
320:    proc 13 (accept_handler:1) test_out.pml:282 Recv 1,ACCEPT,0,0,1,0,0,0,0,0,42,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   <- queue 44 (__ACCEPT)
326:    proc 13 (accept_handler:1) test_out.pml:291 Send 7,ACCEPTED,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0  -> queue 45 (__ACCEPTED)
334:    proc 14 (accept_handler:1) test_out.pml:282 Recv 3,ACCEPT,0,0,1,0,0,0,0,0,42,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   <- queue 44 (__ACCEPT)
340:    proc 14 (accept_handler:1) test_out.pml:291 Send 7,ACCEPTED,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0  -> queue 45 (__ACCEPTED)
348:    proc 15 (accept_handler:1) test_out.pml:282 Recv 5,ACCEPT,0,0,1,0,0,0,0,0,42,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   <- queue 44 (__ACCEPT)
354:    proc 15 (accept_handler:1) test_out.pml:291 Send 7,ACCEPTED,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0  -> queue 45 (__ACCEPTED)
372:    proc 17 (receive_accepted:1) test_out.pml:459 Recv 7,ACCEPTED,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        <- queue 45 (__ACCEPTED)
390:    proc 18 (receive_accepted:1) test_out.pml:459 Recv 7,ACCEPTED,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        <- queue 45 (__ACCEPTED)
408:    proc 19 (receive_accepted:1) test_out.pml:454 Send 1    -> queue 61 (ret)
412:    proc 18 (receive_accepted:1) test_out.pml:471 Recv 1    <- queue 61 (ret2)
414:    proc 18 (receive_accepted:1) test_out.pml:472 Send 1    -> queue 59 (ret)
418:    proc 17 (receive_accepted:1) test_out.pml:471 Recv 1    <- queue 59 (ret2)
420:    proc 17 (receive_accepted:1) test_out.pml:472 Sent 1    -> queue 22 (ret)
421:    proc  8 (proposer_handler:1) test_out.pml:396 Recv 1    <- queue 22 (ret2)
427:    proc  8 (proposer_handler:1) test_out.pml:401 Send 0,LEARNED,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        -> queue 64 (__LEARNED)
474:    proc  0 (:init::1) test_out.pml:521 Send 17,BIND,0,0,3,0,0,0,0,0,2,0,0,0,0,0,31,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 20 (__BIND)
482:    proc 17 (start_proposer:1) test_out.pml:314 Recv 17,BIND,0,0,3,0,0,0,0,0,2,0,0,0,0,0,31,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    <- queue 20 (__BIND)
498:    proc 18 (proposer_handler:1) test_out.pml:350 Send 1,PREPARE,0,0,2,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        -> queue 23 (__PREPARE)
502:    proc 18 (proposer_handler:1) test_out.pml:350 Send 3,PREPARE,0,0,2,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        -> queue 23 (__PREPARE)
506:    proc 18 (proposer_handler:1) test_out.pml:350 Send 5,PREPARE,0,0,2,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        -> queue 23 (__PREPARE)
541:    proc 19 (receive_prepared:1) test_out.pml:425 Recv 7,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0       <- queue 26 (__PROMISE)
557:    proc  2 (accept_handler:1) test_out.pml:262 Recv 1,PREPARE,0,0,2,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0  <- queue 23 (__PREPARE)
563:    proc  4 (accept_handler:1) test_out.pml:262 Recv 3,PREPARE,0,0,2,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0  <- queue 23 (__PREPARE)
569:    proc 16 (accept_handler:1) test_out.pml:262 Recv 5,PREPARE,0,0,2,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0  <- queue 23 (__PREPARE)
575:    proc  4 (accept_handler:1) test_out.pml:272 Send 17,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        -> queue 26 (__PROMISE)
577:    proc 20 (receive_prepared:1) test_out.pml:425 Recv 17,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0      <- queue 26 (__PROMISE)
591:    proc 21 (receive_prepared:1) test_out.pml:421 Send 17,MAJORITY_PREPARED,0,0,2,0,0,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     -> queue 43 (__MAJORITY_PREPARED)
599:    proc 18 (proposer_handler:1) test_out.pml:363 Recv 17,MAJORITY_PREPARED,0,0,2,0,0,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     <- queue 43 (__MAJORITY_PREPARED)
603:    proc 16 (accept_handler:1) test_out.pml:272 Send 17,PROMISE,0,0,1,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 -> queue 26 (__PROMISE)
611:    proc  2 (accept_handler:1) test_out.pml:272 Send 17,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        -> queue 26 (__PROMISE)
663:    proc 18 (proposer_handler:1) test_out.pml:386 Send 1,ACCEPT,0,0,2,0,0,0,0,0,31,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        -> queue 44 (__ACCEPT)
667:    proc 18 (proposer_handler:1) test_out.pml:386 Send 3,ACCEPT,0,0,2,0,0,0,0,0,31,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        -> queue 44 (__ACCEPT)
671:    proc 18 (proposer_handler:1) test_out.pml:386 Send 5,ACCEPT,0,0,2,0,0,0,0,0,31,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        -> queue 44 (__ACCEPT)
712:    proc 20 (accept_handler:1) test_out.pml:282 Recv 1,ACCEPT,0,0,2,0,0,0,0,0,31,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0  <- queue 44 (__ACCEPT)
718:    proc 19 (accept_handler:1) test_out.pml:282 Recv 3,ACCEPT,0,0,2,0,0,0,0,0,31,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0  <- queue 44 (__ACCEPT)
724:    proc 21 (receive_accepted:1) test_out.pml:459 Recv 7,ACCEPTED,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        <- queue 45 (__ACCEPTED)
740:    proc 19 (accept_handler:1) test_out.pml:291 Send 17,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 -> queue 45 (__ACCEPTED)
754:    proc 24 (receive_accepted:1) test_out.pml:459 Recv 17,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0       <- queue 45 (__ACCEPTED)
760:    proc 22 (accept_handler:1) test_out.pml:282 Recv 5,ACCEPT,0,0,2,0,0,0,0,0,31,0,0,0,0,0,17,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0  <- queue 44 (__ACCEPT)
766:    proc 22 (accept_handler:1) test_out.pml:291 Send 17,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 -> queue 45 (__ACCEPTED)
768:    proc 20 (accept_handler:1) test_out.pml:291 Send 17,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 -> queue 45 (__ACCEPTED)
788:    proc 26 (receive_accepted:1) test_out.pml:454 Send 2    -> queue 90 (ret)
792:    proc 24 (receive_accepted:1) test_out.pml:471 Recv 2    <- queue 90 (ret2)
794:    proc 24 (receive_accepted:1) test_out.pml:472 Send 2    -> queue 83 (ret)
796:    proc 23 (wait_learned:1) test_out.pml:558 Recv 0,LEARNED,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    <- queue 64 (__LEARNED)
798:    proc 21 (receive_accepted:1) test_out.pml:471 Recv 2    <- queue 83 (ret2)
800:    proc 21 (receive_accepted:1) test_out.pml:472 Sent 2    -> queue 67 (ret)
801:    proc 18 (proposer_handler:1) test_out.pml:396 Recv 2    <- queue 67 (ret2)
                                                                                                      Learned final_value:
                                                                                                      final_value
809:    proc 18 (proposer_handler:1) test_out.pml:401 Send 0,LEARNED,0,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        -> queue 64 (__LEARNED)
827:    proc 27 (wait_learned:1) test_out.pml:558 Recv 0,LEARNED,0,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    <- queue 64 (__LEARNED)
```

---
Changelog:
rerunning with: eval(\_\_pid) on all receives, random message receiving ?? and ordered message sending !! on all messages!


Result:
ltl might be wrong

```
ltl ltl_1: [] ((! ((! ((final_value==31))) || ((! (<> ((final_value==42)))) && ((final_value==42))))) || (! (<> ((final_value==31)))))
```

```
ltl ltl_1: [] (((! ((final_value==31))) || (! (<> ((final_value==42))))) && ((! ((final_value==42))) || (! (<> ((final_value==31))))))
```

---
Changelog:
Fix the LTL

Result: Message passing leads to breach of LTL. We get a quorum of promises for 42, then a q for 31, then 42 tries to get accepted and even though it should be rejected it slips through!


```
ltl ltl_1: [] (((! ((final_value==31))) || (! (<> ((final_value==42))))) && ((! ((final_value==42))) || (! (<> ((final_value==31))))))
ltl ltl_2: <> ((final_value!=0))
ltl ltl_3: [] ((((final_value==0)) || ((final_value==31))) || ((final_value==42)))
starting claim 8
Never claim moves to line 6     [(1)]
132:    proc  0 (:init::1) test_out.pml:521 Send 7,BIND,0,0,2,0,0,0,0,0,1,0,0,0,0,0,42,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        -> queue 20 (__BIND)
138:    proc  7 (start_proposer:1) test_out.pml:314 Recv 7,BIND,0,0,2,0,0,0,0,0,1,0,0,0,0,0,42,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        <- queue 20 (__BIND)
154:    proc  8 (proposer_handler:1) test_out.pml:350 Send 1,PREPARE,0,0,1,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 23 (__PREPARE)
158:    proc  8 (proposer_handler:1) test_out.pml:350 Send 3,PREPARE,0,0,1,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 23 (__PREPARE)
162:    proc  8 (proposer_handler:1) test_out.pml:350 Send 5,PREPARE,0,0,1,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 23 (__PREPARE)
197:    proc  6 (accept_handler:1) test_out.pml:262 Recv 5,PREPARE,0,0,1,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0      <- queue 23 (__PREPARE)
203:    proc  6 (accept_handler:1) test_out.pml:272 Send 7,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 26 (__PROMISE)
205:    proc  9 (receive_prepared:1) test_out.pml:425 Recv 7,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0  <- queue 26 (__PROMISE)
227:    proc  4 (accept_handler:1) test_out.pml:262 Recv 3,PREPARE,0,0,1,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0      <- queue 23 (__PREPARE)
233:    proc  4 (accept_handler:1) test_out.pml:272 Send 7,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 26 (__PROMISE)
235:    proc 10 (receive_prepared:1) test_out.pml:425 Recv 7,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0  <- queue 26 (__PROMISE)
300:    proc  0 (:init::1) test_out.pml:521 Send 13,BIND,0,0,3,0,0,0,0,0,2,0,0,0,0,0,31,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0       -> queue 20 (__BIND)
308:    proc 13 (start_proposer:1) test_out.pml:314 Recv 13,BIND,0,0,3,0,0,0,0,0,2,0,0,0,0,0,31,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0       <- queue 20 (__BIND)
324:    proc 15 (proposer_handler:1) test_out.pml:350 Send 1,PREPARE,0,0,2,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 23 (__PREPARE)
328:    proc 15 (proposer_handler:1) test_out.pml:350 Send 3,PREPARE,0,0,2,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 23 (__PREPARE)
332:    proc 15 (proposer_handler:1) test_out.pml:350 Send 5,PREPARE,0,0,2,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 23 (__PREPARE)
355:    proc 14 (accept_handler:1) test_out.pml:262 Recv 3,PREPARE,0,0,2,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     <- queue 23 (__PREPARE)
361:    proc 14 (accept_handler:1) test_out.pml:272 Send 13,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 26 (__PROMISE)
363:    proc 12 (receive_prepared:1) test_out.pml:421 Send 7,MAJORITY_PREPARED,0,0,1,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 -> queue 42 (__MAJORITY_PREPARED)
365:    proc  8 (proposer_handler:1) test_out.pml:363 Recv 7,MAJORITY_PREPARED,0,0,1,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 <- queue 42 (__MAJORITY_PREPARED)
413:    proc  8 (proposer_handler:1) test_out.pml:386 Send 1,ACCEPT,0,0,1,0,0,0,0,0,42,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 43 (__ACCEPT)
417:    proc  8 (proposer_handler:1) test_out.pml:386 Send 3,ACCEPT,0,0,1,0,0,0,0,0,42,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 43 (__ACCEPT)
421:    proc  8 (proposer_handler:1) test_out.pml:386 Send 5,ACCEPT,0,0,1,0,0,0,0,0,42,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 43 (__ACCEPT)
458:    proc 16 (receive_prepared:1) test_out.pml:425 Recv 13,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 <- queue 26 (__PROMISE)
474:    proc  2 (accept_handler:1) test_out.pml:282 Recv 1,ACCEPT,0,0,1,0,0,0,0,0,42,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0      <- queue 43 (__ACCEPT)
486:    proc 11 (accept_handler:1) test_out.pml:262 Recv 5,PREPARE,0,0,2,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     <- queue 23 (__PREPARE)
492:    proc 11 (accept_handler:1) test_out.pml:272 Send 13,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 26 (__PROMISE)
510:    proc 18 (accept_handler:1) test_out.pml:282 Recv 3,ACCEPT,0,0,1,0,0,0,0,0,42,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0      <- queue 43 (__ACCEPT)
518:    proc 18 (accept_handler:1) test_out.pml:296 Send 7,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     -> queue 58 (__ACCEPTED)
520:    proc 17 (receive_prepared:1) test_out.pml:425 Recv 13,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 <- queue 26 (__PROMISE)
542:    proc 19 (receive_accepted:1) test_out.pml:459 Recv 7,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   <- queue 58 (__ACCEPTED)
548:    proc 20 (accept_handler:1) test_out.pml:282 Recv 5,ACCEPT,0,0,1,0,0,0,0,0,42,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0      <- queue 43 (__ACCEPT)
556:    proc 20 (accept_handler:1) test_out.pml:296 Send 7,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     -> queue 58 (__ACCEPTED)
570:    proc  2 (accept_handler:1) test_out.pml:291 Send 7,ACCEPTED,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     -> queue 58 (__ACCEPTED)
586:    proc 24 (receive_prepared:1) test_out.pml:421 Send 13,MAJORITY_PREPARED,0,0,2,0,0,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        -> queue 42 (__MAJORITY_PREPARED)
588:    proc 23 (receive_accepted:1) test_out.pml:459 Recv 7,ACCEPTED,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   <- queue 58 (__ACCEPTED)
600:    proc 15 (proposer_handler:1) test_out.pml:363 Recv 13,MAJORITY_PREPARED,0,0,2,0,0,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        <- queue 42 (__MAJORITY_PREPARED)
610:    proc 15 (proposer_handler:1) test_out.pml:386 Send 1,ACCEPT,0,0,2,0,0,0,0,0,31,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 43 (__ACCEPT)
614:    proc 15 (proposer_handler:1) test_out.pml:386 Send 3,ACCEPT,0,0,2,0,0,0,0,0,31,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 43 (__ACCEPT)
618:    proc 15 (proposer_handler:1) test_out.pml:386 Send 5,ACCEPT,0,0,2,0,0,0,0,0,31,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 43 (__ACCEPT)
655:    proc 26 (accept_handler:1) test_out.pml:282 Recv 5,ACCEPT,0,0,2,0,0,0,0,0,31,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     <- queue 43 (__ACCEPT)
661:    proc 27 (receive_accepted:1) test_out.pml:454 Send 1    -> queue 65 (ret)
665:    proc 23 (receive_accepted:1) test_out.pml:471 Recv 1    <- queue 65 (ret2)
667:    proc 21 (accept_handler:1) test_out.pml:282 Recv 3,ACCEPT,0,0,2,0,0,0,0,0,31,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     <- queue 43 (__ACCEPT)
673:    proc 26 (accept_handler:1) test_out.pml:291 Send 13,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 58 (__ACCEPTED)
675:    proc 23 (receive_accepted:1) test_out.pml:472 Send 1    -> queue 52 (ret)
677:    proc 21 (accept_handler:1) test_out.pml:291 Send 13,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 58 (__ACCEPTED)
679:    proc 25 (accept_handler:1) test_out.pml:262 Recv 1,PREPARE,0,0,1,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0      <- queue 23 (__PREPARE)
687:    proc 25 (accept_handler:1) test_out.pml:278 Send 7,PROMISE,0,0,1,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     -> queue 26 (__PROMISE)
699:    proc 27 (receive_accepted:1) test_out.pml:459 Recv 13,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0  <- queue 58 (__ACCEPTED)
723:    proc 19 (receive_accepted:1) test_out.pml:466 Recv 1    <- queue 52 (ret1)
737:    proc 31 (receive_accepted:1) test_out.pml:459 Recv 13,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0  <- queue 58 (__ACCEPTED)
755:    proc 30 (accept_handler:1) test_out.pml:262 Recv 1,PREPARE,0,0,2,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     <- queue 23 (__PREPARE)
761:    proc 32 (receive_accepted:1) test_out.pml:454 Send 2    -> queue 93 (ret)
765:    proc 30 (accept_handler:1) test_out.pml:272 Send 13,PROMISE,0,0,1,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 26 (__PROMISE)
767:    proc 19 (receive_accepted:1) test_out.pml:467 Sent 1    -> queue 22 (ret)
768:    proc  8 (proposer_handler:1) test_out.pml:396 Recv 1    <- queue 22 (ret2)
772:    proc 31 (receive_accepted:1) test_out.pml:471 Recv 2    <- queue 93 (ret2)
780:    proc  8 (proposer_handler:1) test_out.pml:401 Send 0,LEARNED,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 100 (__LEARNED)
782:    proc 22 (wait_learned:1) test_out.pml:558 Recv 0,LEARNED,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0       <- queue 100 (__LEARNED)
                                                                                                  Learned final_value:
                                                                                                  final_value
788:    proc 32 (accept_handler:1) test_out.pml:282 Recv 1,ACCEPT,0,0,2,0,0,0,0,0,31,0,0,0,0,0,13,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     <- queue 43 (__ACCEPT)
794:    proc 32 (accept_handler:1) test_out.pml:291 Send 13,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 58 (__ACCEPTED)
796:    proc 31 (receive_accepted:1) test_out.pml:472 Send 2    -> queue 79 (ret)
798:    proc 27 (receive_accepted:1) test_out.pml:471 Recv 2    <- queue 79 (ret2)
800:    proc 27 (receive_accepted:1) test_out.pml:472 Sent 2    -> queue 41 (ret)
801:    proc 15 (proposer_handler:1) test_out.pml:396 Recv 2    <- queue 41 (ret2)
Never claim moves to line 5     [(!(!((final_value==42))))]
Never claim moves to line 16    [(1)]
805:    proc 15 (proposer_handler:1) test_out.pml:401 Send 0,LEARNED,0,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 100 (__LEARNED)
817:    proc 33 (wait_learned:1) test_out.pml:558 Recv 0,LEARNED,0,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0       <- queue 100 (__LEARNED)
spin: _spin_nvr.tmp:15, Error: assertion violated
spin: text of failed assertion: assert(!((final_value==31)))
Never claim moves to line 15    [assert(!((final_value==31)))]
spin: trail ends after 820 steps
```
---
Changelog:
we have made two changes to the condition on line 82:
from:
          if acceptedProposal > highest_seen_proposal do
                      receive_prepared(acceptedProposal, acceptedValue, maj, acceptedProposal, count + 1)
to:
          if acceptedValue != -1 && acceptedProposal > highest_seen_proposal do
                      receive_prepared(proposal_n, acceptedValue, maj, acceptedProposal, count + 1)
They might not both be necessary. I believe changing acceptedProposal -> proposal_n certainly is. Not so sure about the condition update.


result:
```
ltl ltl_1: [] (((! ((final_value==31))) || (! (<> ((final_value==42))))) && ((! ((final_value==42))) || (! (<> ((final_value==31))))))
ltl ltl_2: <> ((final_value!=0))
ltl ltl_3: [] ((((final_value==0)) || ((final_value==31))) || ((final_value==42)))
starting claim 8
Never claim moves to line 6     [(1)]
132:    proc  0 (:init::1) test_out.pml:521 Send 7,BIND,0,0,2,0,0,0,0,0,1,0,0,0,0,0,42,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        -> queue 20 (__BIND)
138:    proc  7 (start_proposer:1) test_out.pml:314 Recv 7,BIND,0,0,2,0,0,0,0,0,1,0,0,0,0,0,42,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        <- queue 20 (__BIND)
154:    proc  8 (proposer_handler:1) test_out.pml:350 Send 1,PREPARE,0,0,1,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 23 (__PREPARE)
158:    proc  8 (proposer_handler:1) test_out.pml:350 Send 3,PREPARE,0,0,1,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 23 (__PREPARE)
162:    proc  8 (proposer_handler:1) test_out.pml:350 Send 5,PREPARE,0,0,1,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 23 (__PREPARE)
197:    proc  6 (accept_handler:1) test_out.pml:262 Recv 5,PREPARE,0,0,1,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0      <- queue 23 (__PREPARE)
203:    proc  6 (accept_handler:1) test_out.pml:272 Send 7,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 26 (__PROMISE)
205:    proc  9 (receive_prepared:1) test_out.pml:425 Recv 7,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0  <- queue 26 (__PROMISE)
219:    proc  2 (accept_handler:1) test_out.pml:262 Recv 1,PREPARE,0,0,1,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0      <- queue 23 (__PREPARE)
262:    proc  4 (accept_handler:1) test_out.pml:262 Recv 3,PREPARE,0,0,1,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0      <- queue 23 (__PREPARE)
278:    proc  0 (:init::1) test_out.pml:521 Send 10,BIND,0,0,3,0,0,0,0,0,2,0,0,0,0,0,31,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0       -> queue 20 (__BIND)
292:    proc  4 (accept_handler:1) test_out.pml:272 Send 7,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 26 (__PROMISE)
300:    proc 11 (receive_prepared:1) test_out.pml:425 Recv 7,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0  <- queue 26 (__PROMISE)
344:    proc  2 (accept_handler:1) test_out.pml:272 Send 7,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 26 (__PROMISE)
346:    proc 10 (start_proposer:1) test_out.pml:314 Recv 10,BIND,0,0,3,0,0,0,0,0,2,0,0,0,0,0,31,0,0,0,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0       <- queue 20 (__BIND)
370:    proc 14 (receive_prepared:1) test_out.pml:421 Send 7,MAJORITY_PREPARED,0,0,1,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 -> queue 46 (__MAJORITY_PREPARED)
372:    proc  8 (proposer_handler:1) test_out.pml:363 Recv 7,MAJORITY_PREPARED,0,0,1,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 <- queue 46 (__MAJORITY_PREPARED)
382:    proc  8 (proposer_handler:1) test_out.pml:386 Send 1,ACCEPT,0,0,1,0,0,0,0,0,42,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 47 (__ACCEPT)
386:    proc  8 (proposer_handler:1) test_out.pml:386 Send 3,ACCEPT,0,0,1,0,0,0,0,0,42,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 47 (__ACCEPT)
390:    proc  8 (proposer_handler:1) test_out.pml:386 Send 5,ACCEPT,0,0,1,0,0,0,0,0,42,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 47 (__ACCEPT)
421:    proc 15 (proposer_handler:1) test_out.pml:350 Send 1,PREPARE,0,0,2,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 23 (__PREPARE)
425:    proc 15 (proposer_handler:1) test_out.pml:350 Send 3,PREPARE,0,0,2,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 23 (__PREPARE)
429:    proc 15 (proposer_handler:1) test_out.pml:350 Send 5,PREPARE,0,0,2,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 23 (__PREPARE)
452:    proc 16 (accept_handler:1) test_out.pml:262 Recv 1,PREPARE,0,0,2,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     <- queue 23 (__PREPARE)
458:    proc 16 (accept_handler:1) test_out.pml:272 Send 10,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 26 (__PROMISE)
460:    proc 12 (accept_handler:1) test_out.pml:282 Recv 5,ACCEPT,0,0,1,0,0,0,0,0,42,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0      <- queue 47 (__ACCEPT)
466:    proc 12 (accept_handler:1) test_out.pml:291 Send 7,ACCEPTED,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     -> queue 48 (__ACCEPTED)
474:    proc 17 (accept_handler:1) test_out.pml:282 Recv 1,ACCEPT,0,0,1,0,0,0,0,0,42,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0      <- queue 47 (__ACCEPT)
492:    proc 17 (accept_handler:1) test_out.pml:296 Send 7,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     -> queue 48 (__ACCEPTED)
494:    proc 13 (accept_handler:1) test_out.pml:262 Recv 3,PREPARE,0,0,2,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     <- queue 23 (__PREPARE)
500:    proc 13 (accept_handler:1) test_out.pml:272 Send 10,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 26 (__PROMISE)
512:    proc 18 (receive_accepted:1) test_out.pml:459 Recv 7,ACCEPTED,0,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   <- queue 48 (__ACCEPTED)
542:    proc 21 (accept_handler:1) test_out.pml:262 Recv 5,PREPARE,0,0,2,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     <- queue 23 (__PREPARE)
554:    proc 20 (receive_prepared:1) test_out.pml:425 Recv 10,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 <- queue 26 (__PROMISE)
560:    proc 23 (accept_handler:1) test_out.pml:282 Recv 3,ACCEPT,0,0,1,0,0,0,0,0,42,0,0,0,0,0,7,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0      <- queue 47 (__ACCEPT)
578:    proc 23 (accept_handler:1) test_out.pml:296 Send 7,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     -> queue 48 (__ACCEPTED)
580:    proc 21 (accept_handler:1) test_out.pml:272 Send 10,PROMISE,0,0,1,0,0,0,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 26 (__PROMISE)
582:    proc 24 (receive_prepared:1) test_out.pml:425 Recv 10,PROMISE,0,0,-1,0,0,0,0,0,-1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0 <- queue 26 (__PROMISE)
602:    proc 25 (receive_prepared:1) test_out.pml:421 Send 10,MAJORITY_PREPARED,0,0,2,0,0,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        -> queue 46 (__MAJORITY_PREPARED)
616:    proc 15 (proposer_handler:1) test_out.pml:363 Recv 10,MAJORITY_PREPARED,0,0,2,0,0,0,0,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0        <- queue 46 (__MAJORITY_PREPARED)
626:    proc 15 (proposer_handler:1) test_out.pml:386 Send 1,ACCEPT,0,0,2,0,0,0,0,0,31,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 47 (__ACCEPT)
630:    proc 15 (proposer_handler:1) test_out.pml:386 Send 3,ACCEPT,0,0,2,0,0,0,0,0,31,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 47 (__ACCEPT)
634:    proc 15 (proposer_handler:1) test_out.pml:386 Send 5,ACCEPT,0,0,2,0,0,0,0,0,31,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 47 (__ACCEPT)
659:    proc 27 (receive_accepted:1) test_out.pml:459 Recv 7,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   <- queue 48 (__ACCEPTED)
681:    proc 29 (accept_handler:1) test_out.pml:282 Recv 5,ACCEPT,0,0,2,0,0,0,0,0,31,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     <- queue 47 (__ACCEPT)
699:    proc 29 (accept_handler:1) test_out.pml:291 Send 10,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 48 (__ACCEPTED)
701:    proc 28 (receive_accepted:1) test_out.pml:459 Recv 10,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0  <- queue 48 (__ACCEPTED)
707:    proc 30 (receive_accepted:1) test_out.pml:454 Send 1    -> queue 78 (ret)
711:    proc 22 (accept_handler:1) test_out.pml:282 Recv 1,ACCEPT,0,0,2,0,0,0,0,0,31,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     <- queue 47 (__ACCEPT)
717:    proc 27 (receive_accepted:1) test_out.pml:466 Recv 1    <- queue 78 (ret1)
719:    proc 27 (receive_accepted:1) test_out.pml:467 Send 1    -> queue 54 (ret)
721:    proc 18 (receive_accepted:1) test_out.pml:471 Recv 1    <- queue 54 (ret2)
723:    proc 18 (receive_accepted:1) test_out.pml:472 Sent 1    -> queue 22 (ret)
724:    proc  8 (proposer_handler:1) test_out.pml:396 Recv 1    <- queue 22 (ret2)
740:    proc 22 (accept_handler:1) test_out.pml:291 Send 10,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 48 (__ACCEPTED)
742:    proc 30 (receive_accepted:1) test_out.pml:459 Recv 10,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0  <- queue 48 (__ACCEPTED)
748:    proc  8 (proposer_handler:1) test_out.pml:401 Send 0,LEARNED,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 90 (__LEARNED)
762:    proc 31 (receive_accepted:1) test_out.pml:454 Send 2    -> queue 89 (ret)
766:    proc 30 (receive_accepted:1) test_out.pml:471 Recv 2    <- queue 89 (ret2)
768:    proc 30 (receive_accepted:1) test_out.pml:472 Send 2    -> queue 81 (ret)
772:    proc 28 (receive_accepted:1) test_out.pml:471 Recv 2    <- queue 81 (ret2)
774:    proc 28 (receive_accepted:1) test_out.pml:472 Sent 2    -> queue 41 (ret)
775:    proc 15 (proposer_handler:1) test_out.pml:396 Recv 2    <- queue 41 (ret2)
791:    proc 19 (wait_learned:1) test_out.pml:558 Recv 0,LEARNED,0,0,42,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0       <- queue 90 (__LEARNED)
Never claim moves to line 5     [(!(!((final_value==42))))]
                                                                                      Learned final_value:
                                                                                      final_value
Never claim moves to line 16    [(1)]
807:    proc 26 (accept_handler:1) test_out.pml:282 Recv 3,ACCEPT,0,0,2,0,0,0,0,0,31,0,0,0,0,0,10,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0     <- queue 47 (__ACCEPT)
813:    proc 26 (accept_handler:1) test_out.pml:291 Send 10,ACCEPTED,0,0,2,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0    -> queue 48 (__ACCEPTED)
815:    proc 15 (proposer_handler:1) test_out.pml:401 Send 0,LEARNED,0,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0   -> queue 90 (__LEARNED)
823:    proc 32 (wait_learned:1) test_out.pml:558 Recv 0,LEARNED,0,0,31,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0       <- queue 90 (__LEARNED)
spin: _spin_nvr.tmp:15, Error: assertion violated
spin: text of failed assertion: assert(!((final_value==31)))
Never claim moves to line 15    [assert(!((final_value==31)))]
spin: trail ends after 826 steps

```
---
Changelog:
problem was with line 94

was:
      if rejections >= maj do
now:

      if rejections >= 1 do
as once we have a majority, we only care if we have a single rejection in the majority, not a majority of rejections!!
Note: the previous change with conditions may still be an error! Double check that we need to ensure 

result:
