
*** Running vivado
    with args -log hdmi_text_controller_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_text_controller_v1_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source hdmi_text_controller_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/user/Downloads/hdmi_tx_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/user/OneDrive/Documents/ECE385/ECE385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.cache/ip 
Command: read_checkpoint -auto_incremental -incremental C:/Users/user/OneDrive/Documents/ECE385/ECE385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.srcs/utils_1/imports/synth_1/hdmi_text_controller_v1_0.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/user/OneDrive/Documents/ECE385/ECE385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.srcs/utils_1/imports/synth_1/hdmi_text_controller_v1_0.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top hdmi_text_controller_v1_0 -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 47288
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN0' becomes localparam in 'encode' with formal parameter declaration list [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v:145]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN1' becomes localparam in 'encode' with formal parameter declaration list [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v:146]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN2' becomes localparam in 'encode' with formal parameter declaration list [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v:147]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN3' becomes localparam in 'encode' with formal parameter declaration list [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v:148]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1820.676 ; gain = 409.309
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hdmi_text_controller_v1_0' [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:9]
INFO: [Synth 8-6157] synthesizing module 'hdmi_text_controller_v1_0_AXI' [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:27]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [C:/Users/user/OneDrive/Documents/ECE385/ECE385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.runs/synth_1/.Xil/Vivado-35044-LAPTOP-GPRSK0UV/realtime/blk_mem_gen_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (0#1) [C:/Users/user/OneDrive/Documents/ECE385/ECE385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.runs/synth_1/.Xil/Vivado-35044-LAPTOP-GPRSK0UV/realtime/blk_mem_gen_0_stub.v:5]
WARNING: [Synth 8-689] width (4) of port connection 'wea' does not match port width (1) of module 'blk_mem_gen_0' [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:497]
WARNING: [Synth 8-689] width (12) of port connection 'addrb' does not match port width (11) of module 'blk_mem_gen_0' [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:498]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_text_controller_v1_0_AXI' (0#1) [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:27]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/VGA_controller.sv:26]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/synth/hdmi_tx_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_v1_0' [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'srldelay' [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v:70]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131644]
INFO: [Synth 8-6155] done synthesizing module 'srldelay' (0#1) [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/srldelay.v:70]
INFO: [Synth 8-6157] synthesizing module 'encode' [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode' (0#1) [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'encode__parameterized0' [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode__parameterized0' (0#1) [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'encode__parameterized1' [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode__parameterized1' (0#1) [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'serdes_10_to_1' [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'serdes_10_to_1' (0#1) [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/serdes_10_to_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_v1_0' (0#1) [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v:70]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/synth/hdmi_tx_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 40.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [C:/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (0#1) [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (0#1) [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v:69]
INFO: [Synth 8-6157] synthesizing module 'color_mapper' [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/Color_Mapper.sv:17]
INFO: [Synth 8-6157] synthesizing module 'font_rom' [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'font_rom' (0#1) [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/font_rom.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'color_mapper' (0#1) [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/Color_Mapper.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_text_controller_v1_0' (0#1) [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0.sv:9]
WARNING: [Synth 8-3848] Net axi_rdata in module/entity hdmi_text_controller_v1_0_AXI does not have driver. [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:126]
WARNING: [Synth 8-3848] Net data_into_brama in module/entity hdmi_text_controller_v1_0_AXI does not have driver. [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:161]
WARNING: [Synth 8-6014] Unused sequential element hdmi_ctl1_reg was removed.  [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/hdmi_tx_0/hdl/hdmi_tx_v1_0.v:148]
WARNING: [Synth 8-3936] Found unconnected internal register 'word_data_reg' and it is trimmed from '32' to '24' bits. [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/Color_Mapper.sv:120]
WARNING: [Synth 8-87] always_comb on 'pallete_selecter_back_reg' did not result in combinational logic [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/Color_Mapper.sv:171]
WARNING: [Synth 8-87] always_comb on 'pallete_selecter_fore_reg' did not result in combinational logic [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/Color_Mapper.sv:172]
WARNING: [Synth 8-87] always_comb on 'pallete_selecter_reg' did not result in combinational logic [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/Color_Mapper.sv:189]
WARNING: [Synth 8-87] always_comb on 'Red_reg' did not result in combinational logic [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/Color_Mapper.sv:192]
WARNING: [Synth 8-87] always_comb on 'Green_reg' did not result in combinational logic [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/Color_Mapper.sv:193]
WARNING: [Synth 8-87] always_comb on 'Blue_reg' did not result in combinational logic [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/Color_Mapper.sv:194]
WARNING: [Synth 8-7129] Port pallete_data[31] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pallete_data[30] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pallete_data[29] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pallete_data[28] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pallete_data[27] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pallete_data[26] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pallete_data[25] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port pallete_data[0] in module color_mapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[31] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[30] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[29] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[28] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[27] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[26] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[25] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[24] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[23] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[22] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[21] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[20] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[19] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[18] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[17] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[16] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[15] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[14] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[13] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[12] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[11] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[10] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[9] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[8] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[7] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[6] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[5] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[4] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[3] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[2] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[1] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_RDATA[0] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port word_addr[11] in module hdmi_text_controller_v1_0_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1931.633 ; gain = 520.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1931.633 ; gain = 520.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1931.633 ; gain = 520.266
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1931.633 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/user/OneDrive/Documents/ECE385/ECE385/hdmi_text_controller_v1_0_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'hdmi_text_controller_v1_0_AXI_inst/bram0'
Finished Parsing XDC File [c:/Users/user/OneDrive/Documents/ECE385/ECE385/hdmi_text_controller_v1_0_project.gen/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'hdmi_text_controller_v1_0_AXI_inst/bram0'
Parsing XDC File [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz/inst'
Parsing XDC File [C:/Users/user/OneDrive/Documents/ECE385/ECE385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/user/OneDrive/Documents/ECE385/ECE385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/user/OneDrive/Documents/ECE385/ECE385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hdmi_text_controller_v1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hdmi_text_controller_v1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_wiz/inst'
Finished Parsing XDC File [c:/users/user/onedrive/documents/ece385/ece385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_wiz/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2019.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2019.965 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2019.965 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2019.965 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz/inst. (constraint file  C:/Users/user/OneDrive/Documents/ECE385/ECE385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.runs/synth_1/dont_touch.xdc, line 14).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vga_to_hdmi. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for hdmi_text_controller_v1_0_AXI_inst/bram0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2019.965 ; gain = 608.598
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'Red_reg' [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/Color_Mapper.sv:192]
WARNING: [Synth 8-327] inferring latch for variable 'Green_reg' [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/Color_Mapper.sv:193]
WARNING: [Synth 8-327] inferring latch for variable 'Blue_reg' [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/Color_Mapper.sv:194]
WARNING: [Synth 8-327] inferring latch for variable 'pallete_selecter_reg' [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/Color_Mapper.sv:189]
WARNING: [Synth 8-327] inferring latch for variable 'pallete_selecter_fore_reg' [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/Color_Mapper.sv:172]
WARNING: [Synth 8-327] inferring latch for variable 'pallete_selecter_back_reg' [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/Color_Mapper.sv:171]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2019.965 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   5 Input    5 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               16 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 16    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 40    
+---RAMs : 
	              256 Bit	(8 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   10 Bit        Muxes := 6     
	  22 Input   10 Bit        Muxes := 1     
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 12    
	   2 Input    4 Bit        Muxes := 22    
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 40    
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element hdmi_text_controller_v1_0_AXI_inst/plt_regs_reg was removed. 
WARNING: [Synth 8-3936] Found unconnected internal register 'hdmi_text_controller_v1_0_AXI_inst/strobe_reg' and it is trimmed from '4' to '1' bits. [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:460]
WARNING: [Synth 8-7129] Port axi_rdata[31] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[30] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[29] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[28] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[27] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[26] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[25] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[24] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[23] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[22] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[21] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[20] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[19] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[18] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[17] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[16] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[15] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[14] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[13] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[12] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[11] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[10] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[9] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[8] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[7] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[6] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[5] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[4] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[3] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[2] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[1] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_rdata[0] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[2] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[1] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_awprot[0] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[31] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[30] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[29] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[28] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[27] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[26] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[25] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[24] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[23] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[22] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[21] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[20] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[19] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[18] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[17] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[16] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[15] in module hdmi_text_controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port axi_wdata[14] in module hdmi_text_controller_v1_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (color_mapper0/pallete_selecter_reg[2]) is unused and will be removed from module hdmi_text_controller_v1_0.
WARNING: [Synth 8-3332] Sequential element (color_mapper0/pallete_selecter_reg[1]) is unused and will be removed from module hdmi_text_controller_v1_0.
WARNING: [Synth 8-3332] Sequential element (color_mapper0/pallete_selecter_reg[0]) is unused and will be removed from module hdmi_text_controller_v1_0.
WARNING: [Synth 8-3332] Sequential element (color_mapper0/pallete_selecter_fore_reg[3]) is unused and will be removed from module hdmi_text_controller_v1_0.
WARNING: [Synth 8-3332] Sequential element (color_mapper0/pallete_selecter_fore_reg[2]) is unused and will be removed from module hdmi_text_controller_v1_0.
WARNING: [Synth 8-3332] Sequential element (color_mapper0/pallete_selecter_fore_reg[1]) is unused and will be removed from module hdmi_text_controller_v1_0.
WARNING: [Synth 8-3332] Sequential element (color_mapper0/pallete_selecter_fore_reg[0]) is unused and will be removed from module hdmi_text_controller_v1_0.
WARNING: [Synth 8-3332] Sequential element (color_mapper0/pallete_selecter_back_reg[3]) is unused and will be removed from module hdmi_text_controller_v1_0.
WARNING: [Synth 8-3332] Sequential element (color_mapper0/pallete_selecter_back_reg[2]) is unused and will be removed from module hdmi_text_controller_v1_0.
WARNING: [Synth 8-3332] Sequential element (color_mapper0/pallete_selecter_back_reg[1]) is unused and will be removed from module hdmi_text_controller_v1_0.
WARNING: [Synth 8-3332] Sequential element (color_mapper0/pallete_selecter_back_reg[0]) is unused and will be removed from module hdmi_text_controller_v1_0.
WARNING: [Synth 8-3332] Sequential element (color_mapper0/Red_reg[1]) is unused and will be removed from module hdmi_text_controller_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2019.965 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------------------+----------------------------+---------------+----------------+
|Module Name               | RTL Object                 | Depth x Width | Implemented As | 
+--------------------------+----------------------------+---------------+----------------+
|font_rom                  | ROM                        | 2048x8        | LUT            | 
|hdmi_text_controller_v1_0 | color_mapper0/font_rom/ROM | 2048x8        | LUT            | 
+--------------------------+----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2019.965 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2019.965 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4765] Removing register instance (\hdmi_text_controller_v1_0_AXI_inst/axi_bresp_reg[1]__0 ) from module (hdmi_text_controller_v1_0) as it is equivalent to (\hdmi_text_controller_v1_0_AXI_inst/axi_bresp_reg[1] ) and driving same net [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:181]
INFO: [Synth 8-4765] Removing register instance (\hdmi_text_controller_v1_0_AXI_inst/axi_bresp_reg[0]__0 ) from module (hdmi_text_controller_v1_0) as it is equivalent to (\hdmi_text_controller_v1_0_AXI_inst/axi_bresp_reg[0] ) and driving same net [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:181]
INFO: [Synth 8-4765] Removing register instance (\hdmi_text_controller_v1_0_AXI_inst/axi_bvalid_reg__0 ) from module (hdmi_text_controller_v1_0) as it is equivalent to (\hdmi_text_controller_v1_0_AXI_inst/axi_bvalid_reg ) and driving same net [C:/Users/user/OneDrive/Documents/ECE385/ECE385/ip_repo/hdmi_text_controller_1_0/src/hdmi_text_controller_v1_0_AXI.sv:295]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 2019.965 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \hdmi_text_controller_v1_0_AXI_inst/bram0  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2019.965 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2019.965 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2019.965 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2019.965 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2019.965 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2019.965 ; gain = 608.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hdmi_tx_0   | inst/encg/c0_reg_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |blk_mem_gen |     1|
|2     |BUFG        |     4|
|3     |CARRY4      |     4|
|4     |LUT1        |     2|
|5     |LUT2        |    20|
|6     |LUT3        |    41|
|7     |LUT4        |    35|
|8     |LUT5        |    96|
|9     |LUT6        |   130|
|10    |MMCME2_ADV  |     1|
|11    |OSERDESE2   |     8|
|13    |SRL16E      |    39|
|14    |FDCE        |    64|
|15    |FDRE        |   141|
|16    |FDSE        |     1|
|17    |IBUF        |    20|
|18    |OBUF        |     9|
|19    |OBUFDS      |     4|
|20    |OBUFT       |    32|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2019.965 ; gain = 608.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 91 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 2019.965 ; gain = 520.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:37 . Memory (MB): peak = 2019.965 ; gain = 608.598
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2019.965 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2019.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: dac12b43
INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 139 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 2019.965 ; gain = 984.531
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/OneDrive/Documents/ECE385/ECE385/lab7/lab7.tmp/hdmi_text_controller_v1_0_project/hdmi_text_controller_v1_0_project.runs/synth_1/hdmi_text_controller_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hdmi_text_controller_v1_0_utilization_synth.rpt -pb hdmi_text_controller_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  4 00:31:02 2024...
