Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Mar 12 20:55:29 2022
| Host         : ALEX-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 37 register/latch pins with no clock driven by root clock pin: sel/M_ctr_q_reg[26]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: sel/M_ctr_q_reg[27]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.521        0.000                      0                  237        0.127        0.000                      0                  237        4.500        0.000                       0                   112  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.521        0.000                      0                  237        0.127        0.000                      0                  237        4.500        0.000                       0                   112  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 cnt/M_ctr_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans/FSM_sequential_M_state_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 1.570ns (26.292%)  route 4.401ns (73.708%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    6.178ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.122     3.639    btn_cnd/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.118     3.757 r  btn_cnd/M_cnt_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.570     4.327    M_cnt_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298     4.625 r  M_cnt_clk_BUFG_inst/O
                         net (fo=33, routed)          1.553     6.178    cnt/CLK
    SLICE_X36Y54         FDRE                                         r  cnt/M_ctr_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     6.634 f  cnt/M_ctr_q_reg[29]/Q
                         net (fo=161, routed)         2.000     8.633    cnt/Q[1]
    SLICE_X31Y67         LUT4 (Prop_lut4_I1_O)        0.152     8.785 f  cnt/p0_i_241/O
                         net (fo=9, routed)           0.676     9.462    cnt/p0_i_241_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I2_O)        0.332     9.794 f  cnt/p0_i_139/O
                         net (fo=3, routed)           0.536    10.330    cnt/p0_i_139_n_0
    SLICE_X30Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.454 r  cnt/FSM_sequential_M_state_q[3]_i_8/O
                         net (fo=1, routed)           0.000    10.454    cnt/FSM_sequential_M_state_q[3]_i_8_n_0
    SLICE_X30Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    10.663 r  cnt/FSM_sequential_M_state_q_reg[3]_i_4/O
                         net (fo=1, routed)           0.617    11.280    cnt/FSM_sequential_M_state_q_reg[3]_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I2_O)        0.297    11.577 r  cnt/FSM_sequential_M_state_q[3]_i_1/O
                         net (fo=4, routed)           0.572    12.149    ans/E[0]
    SLICE_X28Y60         FDRE                                         r  ans/FSM_sequential_M_state_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.435    14.839    ans/CLK
    SLICE_X28Y60         FDRE                                         r  ans/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism              0.071    14.910    
                         clock uncertainty           -0.035    14.875    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.670    ans/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -12.149    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 cnt/M_ctr_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans/FSM_sequential_M_state_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 1.570ns (26.292%)  route 4.401ns (73.708%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    6.178ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.122     3.639    btn_cnd/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.118     3.757 r  btn_cnd/M_cnt_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.570     4.327    M_cnt_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298     4.625 r  M_cnt_clk_BUFG_inst/O
                         net (fo=33, routed)          1.553     6.178    cnt/CLK
    SLICE_X36Y54         FDRE                                         r  cnt/M_ctr_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     6.634 f  cnt/M_ctr_q_reg[29]/Q
                         net (fo=161, routed)         2.000     8.633    cnt/Q[1]
    SLICE_X31Y67         LUT4 (Prop_lut4_I1_O)        0.152     8.785 f  cnt/p0_i_241/O
                         net (fo=9, routed)           0.676     9.462    cnt/p0_i_241_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I2_O)        0.332     9.794 f  cnt/p0_i_139/O
                         net (fo=3, routed)           0.536    10.330    cnt/p0_i_139_n_0
    SLICE_X30Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.454 r  cnt/FSM_sequential_M_state_q[3]_i_8/O
                         net (fo=1, routed)           0.000    10.454    cnt/FSM_sequential_M_state_q[3]_i_8_n_0
    SLICE_X30Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    10.663 r  cnt/FSM_sequential_M_state_q_reg[3]_i_4/O
                         net (fo=1, routed)           0.617    11.280    cnt/FSM_sequential_M_state_q_reg[3]_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I2_O)        0.297    11.577 r  cnt/FSM_sequential_M_state_q[3]_i_1/O
                         net (fo=4, routed)           0.572    12.149    ans/E[0]
    SLICE_X28Y60         FDRE                                         r  ans/FSM_sequential_M_state_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.435    14.839    ans/CLK
    SLICE_X28Y60         FDRE                                         r  ans/FSM_sequential_M_state_q_reg[2]/C
                         clock pessimism              0.071    14.910    
                         clock uncertainty           -0.035    14.875    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.670    ans/FSM_sequential_M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -12.149    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 cnt/M_ctr_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans/FSM_sequential_M_state_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 1.570ns (26.292%)  route 4.401ns (73.708%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    6.178ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.122     3.639    btn_cnd/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.118     3.757 r  btn_cnd/M_cnt_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.570     4.327    M_cnt_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298     4.625 r  M_cnt_clk_BUFG_inst/O
                         net (fo=33, routed)          1.553     6.178    cnt/CLK
    SLICE_X36Y54         FDRE                                         r  cnt/M_ctr_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     6.634 f  cnt/M_ctr_q_reg[29]/Q
                         net (fo=161, routed)         2.000     8.633    cnt/Q[1]
    SLICE_X31Y67         LUT4 (Prop_lut4_I1_O)        0.152     8.785 f  cnt/p0_i_241/O
                         net (fo=9, routed)           0.676     9.462    cnt/p0_i_241_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I2_O)        0.332     9.794 f  cnt/p0_i_139/O
                         net (fo=3, routed)           0.536    10.330    cnt/p0_i_139_n_0
    SLICE_X30Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.454 r  cnt/FSM_sequential_M_state_q[3]_i_8/O
                         net (fo=1, routed)           0.000    10.454    cnt/FSM_sequential_M_state_q[3]_i_8_n_0
    SLICE_X30Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    10.663 r  cnt/FSM_sequential_M_state_q_reg[3]_i_4/O
                         net (fo=1, routed)           0.617    11.280    cnt/FSM_sequential_M_state_q_reg[3]_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I2_O)        0.297    11.577 r  cnt/FSM_sequential_M_state_q[3]_i_1/O
                         net (fo=4, routed)           0.572    12.149    ans/E[0]
    SLICE_X28Y60         FDRE                                         r  ans/FSM_sequential_M_state_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.435    14.839    ans/CLK
    SLICE_X28Y60         FDRE                                         r  ans/FSM_sequential_M_state_q_reg[3]/C
                         clock pessimism              0.071    14.910    
                         clock uncertainty           -0.035    14.875    
    SLICE_X28Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.670    ans/FSM_sequential_M_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -12.149    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.703ns  (required time - arrival time)
  Source:                 cnt/M_ctr_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans/FSM_sequential_M_state_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 1.570ns (27.122%)  route 4.219ns (72.878%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    6.178ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           2.122     3.639    btn_cnd/clk_IBUF
    SLICE_X37Y46         LUT3 (Prop_lut3_I0_O)        0.118     3.757 r  btn_cnd/M_cnt_clk_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.570     4.327    M_cnt_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.298     4.625 r  M_cnt_clk_BUFG_inst/O
                         net (fo=33, routed)          1.553     6.178    cnt/CLK
    SLICE_X36Y54         FDRE                                         r  cnt/M_ctr_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y54         FDRE (Prop_fdre_C_Q)         0.456     6.634 f  cnt/M_ctr_q_reg[29]/Q
                         net (fo=161, routed)         2.000     8.633    cnt/Q[1]
    SLICE_X31Y67         LUT4 (Prop_lut4_I1_O)        0.152     8.785 f  cnt/p0_i_241/O
                         net (fo=9, routed)           0.676     9.462    cnt/p0_i_241_n_0
    SLICE_X30Y62         LUT6 (Prop_lut6_I2_O)        0.332     9.794 f  cnt/p0_i_139/O
                         net (fo=3, routed)           0.536    10.330    cnt/p0_i_139_n_0
    SLICE_X30Y60         LUT6 (Prop_lut6_I0_O)        0.124    10.454 r  cnt/FSM_sequential_M_state_q[3]_i_8/O
                         net (fo=1, routed)           0.000    10.454    cnt/FSM_sequential_M_state_q[3]_i_8_n_0
    SLICE_X30Y60         MUXF7 (Prop_muxf7_I0_O)      0.209    10.663 r  cnt/FSM_sequential_M_state_q_reg[3]_i_4/O
                         net (fo=1, routed)           0.617    11.280    cnt/FSM_sequential_M_state_q_reg[3]_i_4_n_0
    SLICE_X29Y60         LUT6 (Prop_lut6_I2_O)        0.297    11.577 r  cnt/FSM_sequential_M_state_q[3]_i_1/O
                         net (fo=4, routed)           0.390    11.967    ans/E[0]
    SLICE_X29Y60         FDRE                                         r  ans/FSM_sequential_M_state_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.435    14.839    ans/CLK
    SLICE_X29Y60         FDRE                                         r  ans/FSM_sequential_M_state_q_reg[1]/C
                         clock pessimism              0.071    14.910    
                         clock uncertainty           -0.035    14.875    
    SLICE_X29Y60         FDRE (Setup_fdre_C_CE)      -0.205    14.670    ans/FSM_sequential_M_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -11.967    
  -------------------------------------------------------------------
                         slack                                  2.703    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel/M_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.456ns (9.744%)  route 4.224ns (90.256%))
  Logic Levels:           0  
  Clock Path Skew:        -1.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.553     5.137    reset_cond/CLK
    SLICE_X37Y55         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=120, routed)         4.224     9.817    sel/M_ctr_q_reg[27]_1[0]
    SLICE_X40Y51         FDRE                                         r  sel/M_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.808    13.254    btn_cnd/clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.354 r  btn_cnd/M_ctr_q[27]_i_2/O
                         net (fo=28, routed)          0.639    13.993    sel/CLK
    SLICE_X40Y51         FDRE                                         r  sel/M_ctr_q_reg[14]/C
                         clock pessimism              0.071    14.063    
                         clock uncertainty           -0.035    14.028    
    SLICE_X40Y51         FDRE (Setup_fdre_C_R)       -0.429    13.599    sel/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         13.599    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel/M_ctr_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.456ns (9.744%)  route 4.224ns (90.256%))
  Logic Levels:           0  
  Clock Path Skew:        -1.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.553     5.137    reset_cond/CLK
    SLICE_X37Y55         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=120, routed)         4.224     9.817    sel/M_ctr_q_reg[27]_1[0]
    SLICE_X40Y51         FDRE                                         r  sel/M_ctr_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.808    13.254    btn_cnd/clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.354 r  btn_cnd/M_ctr_q[27]_i_2/O
                         net (fo=28, routed)          0.639    13.993    sel/CLK
    SLICE_X40Y51         FDRE                                         r  sel/M_ctr_q_reg[18]/C
                         clock pessimism              0.071    14.063    
                         clock uncertainty           -0.035    14.028    
    SLICE_X40Y51         FDRE (Setup_fdre_C_R)       -0.429    13.599    sel/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         13.599    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel/M_ctr_q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.456ns (9.744%)  route 4.224ns (90.256%))
  Logic Levels:           0  
  Clock Path Skew:        -1.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.553     5.137    reset_cond/CLK
    SLICE_X37Y55         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=120, routed)         4.224     9.817    sel/M_ctr_q_reg[27]_1[0]
    SLICE_X40Y51         FDRE                                         r  sel/M_ctr_q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.808    13.254    btn_cnd/clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.354 r  btn_cnd/M_ctr_q[27]_i_2/O
                         net (fo=28, routed)          0.639    13.993    sel/CLK
    SLICE_X40Y51         FDRE                                         r  sel/M_ctr_q_reg[22]/C
                         clock pessimism              0.071    14.063    
                         clock uncertainty           -0.035    14.028    
    SLICE_X40Y51         FDRE (Setup_fdre_C_R)       -0.429    13.599    sel/M_ctr_q_reg[22]
  -------------------------------------------------------------------
                         required time                         13.599    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel/M_ctr_q_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.456ns (9.744%)  route 4.224ns (90.256%))
  Logic Levels:           0  
  Clock Path Skew:        -1.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.993ns = ( 13.993 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.553     5.137    reset_cond/CLK
    SLICE_X37Y55         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=120, routed)         4.224     9.817    sel/M_ctr_q_reg[27]_1[0]
    SLICE_X40Y51         FDRE                                         r  sel/M_ctr_q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.808    13.254    btn_cnd/clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.354 r  btn_cnd/M_ctr_q[27]_i_2/O
                         net (fo=28, routed)          0.639    13.993    sel/CLK
    SLICE_X40Y51         FDRE                                         r  sel/M_ctr_q_reg[24]/C
                         clock pessimism              0.071    14.063    
                         clock uncertainty           -0.035    14.028    
    SLICE_X40Y51         FDRE (Setup_fdre_C_R)       -0.429    13.599    sel/M_ctr_q_reg[24]
  -------------------------------------------------------------------
                         required time                         13.599    
                         arrival time                          -9.817    
  -------------------------------------------------------------------
                         slack                                  3.782    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel/M_ctr_q_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 0.456ns (9.847%)  route 4.175ns (90.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 14.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.553     5.137    reset_cond/CLK
    SLICE_X37Y55         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=120, routed)         4.175     9.768    sel/M_ctr_q_reg[27]_1[0]
    SLICE_X40Y52         FDRE                                         r  sel/M_ctr_q_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.808    13.254    btn_cnd/clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.354 r  btn_cnd/M_ctr_q[27]_i_2/O
                         net (fo=28, routed)          0.758    14.111    sel/CLK
    SLICE_X40Y52         FDRE                                         r  sel/M_ctr_q_reg[19]/C
                         clock pessimism              0.071    14.182    
                         clock uncertainty           -0.035    14.147    
    SLICE_X40Y52         FDRE (Setup_fdre_C_R)       -0.429    13.718    sel/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         13.718    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  3.950    

Slack (MET) :             3.950ns  (required time - arrival time)
  Source:                 reset_cond/M_stage_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sel/M_ctr_q_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 0.456ns (9.847%)  route 4.175ns (90.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.955ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.111ns = ( 14.111 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.071ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.553     5.137    reset_cond/CLK
    SLICE_X37Y55         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y55         FDSE (Prop_fdse_C_Q)         0.456     5.593 r  reset_cond/M_stage_q_reg[3]/Q
                         net (fo=120, routed)         4.175     9.768    sel/M_ctr_q_reg[27]_1[0]
    SLICE_X40Y52         FDRE                                         r  sel/M_ctr_q_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=3, routed)           1.808    13.254    btn_cnd/clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100    13.354 r  btn_cnd/M_ctr_q[27]_i_2/O
                         net (fo=28, routed)          0.758    14.111    sel/CLK
    SLICE_X40Y52         FDRE                                         r  sel/M_ctr_q_reg[27]/C
                         clock pessimism              0.071    14.182    
                         clock uncertainty           -0.035    14.147    
    SLICE_X40Y52         FDRE (Setup_fdre_C_R)       -0.429    13.718    sel/M_ctr_q_reg[27]
  -------------------------------------------------------------------
                         required time                         13.718    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                  3.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.359%)  route 0.300ns (64.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.507    reset_cond/CLK
    SLICE_X34Y47         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDSE (Prop_fdse_C_Q)         0.164     1.671 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.300     1.970    reset_cond/M_stage_d[3]
    SLICE_X37Y55         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.829     2.019    reset_cond/CLK
    SLICE_X37Y55         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.774    
    SLICE_X37Y55         FDSE (Hold_fdse_C_D)         0.070     1.844    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 btn_cnd/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cnd/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.467%)  route 0.392ns (73.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.507    btn_cnd/sync/CLK
    SLICE_X44Y50         FDRE                                         r  btn_cnd/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  btn_cnd/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.392     2.040    btn_cnd/sync/M_pipe_d[1]
    SLICE_X39Y48         FDRE                                         r  btn_cnd/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     2.023    btn_cnd/sync/CLK
    SLICE_X39Y48         FDRE                                         r  btn_cnd/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.061     1.838    btn_cnd/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ans/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans/FSM_sequential_M_state_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.189ns (56.869%)  route 0.143ns (43.131%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.559     1.503    ans/CLK
    SLICE_X29Y60         FDRE                                         r  ans/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  ans/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=111, routed)         0.143     1.787    ans/Q[1]
    SLICE_X28Y60         LUT4 (Prop_lut4_I2_O)        0.048     1.835 r  ans/FSM_sequential_M_state_q[3]_i_2/O
                         net (fo=1, routed)           0.000     1.835    ans/M_state_d__0[3]
    SLICE_X28Y60         FDRE                                         r  ans/FSM_sequential_M_state_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.829     2.018    ans/CLK
    SLICE_X28Y60         FDRE                                         r  ans/FSM_sequential_M_state_q_reg[3]/C
                         clock pessimism             -0.503     1.516    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.107     1.623    ans/FSM_sequential_M_state_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ans/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans/FSM_sequential_M_state_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.559     1.503    ans/CLK
    SLICE_X29Y60         FDRE                                         r  ans/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141     1.644 f  ans/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=111, routed)         0.143     1.787    ans/Q[1]
    SLICE_X28Y60         LUT4 (Prop_lut4_I1_O)        0.045     1.832 r  ans/FSM_sequential_M_state_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    ans/FSM_sequential_M_state_q[0]_i_1_n_0
    SLICE_X28Y60         FDRE                                         r  ans/FSM_sequential_M_state_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.829     2.018    ans/CLK
    SLICE_X28Y60         FDRE                                         r  ans/FSM_sequential_M_state_q_reg[0]/C
                         clock pessimism             -0.503     1.516    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.091     1.607    ans/FSM_sequential_M_state_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ans/FSM_sequential_M_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ans/FSM_sequential_M_state_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.559     1.503    ans/CLK
    SLICE_X29Y60         FDRE                                         r  ans/FSM_sequential_M_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  ans/FSM_sequential_M_state_q_reg[1]/Q
                         net (fo=111, routed)         0.144     1.788    ans/Q[1]
    SLICE_X28Y60         LUT4 (Prop_lut4_I0_O)        0.045     1.833 r  ans/FSM_sequential_M_state_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.833    ans/M_state_d__0[2]
    SLICE_X28Y60         FDRE                                         r  ans/FSM_sequential_M_state_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.829     2.018    ans/CLK
    SLICE_X28Y60         FDRE                                         r  ans/FSM_sequential_M_state_q_reg[2]/C
                         clock pessimism             -0.503     1.516    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.092     1.608    ans/FSM_sequential_M_state_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.507    reset_cond/CLK
    SLICE_X34Y47         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDSE (Prop_fdse_C_Q)         0.164     1.671 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.170     1.841    reset_cond/M_stage_d[2]
    SLICE_X34Y47         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     2.022    reset_cond/CLK
    SLICE_X34Y47         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X34Y47         FDSE (Hold_fdse_C_D)         0.063     1.570    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 btn_cnd/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cnd/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.507    btn_cnd/CLK
    SLICE_X36Y45         FDRE                                         r  btn_cnd/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  btn_cnd/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.133     1.780    btn_cnd/M_ctr_q_reg[10]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  btn_cnd/M_ctr_q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    btn_cnd/M_ctr_q_reg[8]_i_1_n_5
    SLICE_X36Y45         FDRE                                         r  btn_cnd/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     2.022    btn_cnd/CLK
    SLICE_X36Y45         FDRE                                         r  btn_cnd/M_ctr_q_reg[10]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.612    btn_cnd/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 btn_cnd/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cnd/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.507    btn_cnd/CLK
    SLICE_X36Y46         FDRE                                         r  btn_cnd/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  btn_cnd/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.133     1.780    btn_cnd/M_ctr_q_reg[14]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.891 r  btn_cnd/M_ctr_q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.891    btn_cnd/M_ctr_q_reg[12]_i_1_n_5
    SLICE_X36Y46         FDRE                                         r  btn_cnd/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     2.022    btn_cnd/CLK
    SLICE_X36Y46         FDRE                                         r  btn_cnd/M_ctr_q_reg[14]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.612    btn_cnd/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 btn_cnd/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cnd/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.564     1.508    btn_cnd/CLK
    SLICE_X36Y47         FDRE                                         r  btn_cnd/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  btn_cnd/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.133     1.781    btn_cnd/M_ctr_q_reg[18]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  btn_cnd/M_ctr_q_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    btn_cnd/M_ctr_q_reg[16]_i_1_n_5
    SLICE_X36Y47         FDRE                                         r  btn_cnd/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.833     2.023    btn_cnd/CLK
    SLICE_X36Y47         FDRE                                         r  btn_cnd/M_ctr_q_reg[18]/C
                         clock pessimism             -0.515     1.508    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.613    btn_cnd/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 btn_cnd/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_cnd/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.563     1.507    btn_cnd/CLK
    SLICE_X36Y44         FDRE                                         r  btn_cnd/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  btn_cnd/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.781    btn_cnd/M_ctr_q_reg[6]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.892 r  btn_cnd/M_ctr_q_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.892    btn_cnd/M_ctr_q_reg[4]_i_1_n_5
    SLICE_X36Y44         FDRE                                         r  btn_cnd/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=3, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.832     2.022    btn_cnd/CLK
    SLICE_X36Y44         FDRE                                         r  btn_cnd/M_ctr_q_reg[6]/C
                         clock pessimism             -0.515     1.507    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.612    btn_cnd/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  M_cnt_clk_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y60   ans/FSM_sequential_M_state_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y60   ans/FSM_sequential_M_state_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y60   ans/FSM_sequential_M_state_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y60   ans/FSM_sequential_M_state_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   btn_cnd/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   btn_cnd/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   btn_cnd/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   btn_cnd/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X37Y55   reset_cond/M_stage_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y52   seg/ctr/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y52   seg/ctr/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y52   seg/ctr/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y52   seg/ctr/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   seg/ctr/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y52   seg/ctr/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y52   seg/ctr/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y52   seg/ctr/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   seg/ctr/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X37Y55   reset_cond/M_stage_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y52   seg/ctr/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y52   seg/ctr/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y52   seg/ctr/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   seg/ctr/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y52   seg/ctr/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y52   seg/ctr/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y53   seg/ctr/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   seg/ctr/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y50   seg/ctr/M_ctr_q_reg[2]/C



