<div class="s-prose s-prose__disable-spoiler-hover js-post-body" itemprop="text">
<p>In the design module, use ANSI-style port declarations to reduce redundant port lists (refer to IEEE-Std 1800-2017, section 23.2.1 <em>Module header definition</em>):</p>
<pre><code>module ADDER (
  input     a,
  input     b,
  input     c_in,
  output    sum,
  output    c_out
);
</code></pre>
<p>In the testbench, use connections-by-name instead of connections-by-order:</p>
<pre><code>ADDER adder (
    .a     (a),
    .b     (b),
    .c_in  (c_in),
    .sum   (sum),
    .c_out (c_out)
);
</code></pre>
<p>This involves more typing, but it avoids common connection errors, and it makes the code easier to understand (more self-documenting).  Refer to Std section
23.3.2.2 <em>Connecting module instance ports by name</em>.</p>
<p>I usually find it helpful for debugging to also display the time:</p>
<pre><code>$display($time, " %b + %b + %b = %b%b", a, b, c_in, c_out, sum);
</code></pre>
    </div>