
BPM_Digitizer_Analyser.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000039fc  00400000  00400000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000874  20000000  004039fc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000c7d8  20000878  00404278  00020878  2**3
                  ALLOC
  3 .stack        00003000  2000d050  00410a50  00020878  2**0
                  ALLOC
  4 .ARM.attributes 0000002e  00000000  00000000  00020874  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000208a2  2**0
                  CONTENTS, READONLY
  6 .debug_info   0001bf9c  00000000  00000000  000208fb  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004198  00000000  00000000  0003c897  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000053f5  00000000  00000000  00040a2f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000b68  00000000  00000000  00045e24  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000b58  00000000  00000000  0004698c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001b8e0  00000000  00000000  000474e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00010bff  00000000  00000000  00062dc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00066005  00000000  00000000  000739c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000022ac  00000000  00000000  000d99c8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	50 00 01 20 f1 15 40 00 ed 15 40 00 ed 15 40 00     P.. ..@...@...@.
  400010:	ed 15 40 00 ed 15 40 00 ed 15 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	ed 15 40 00 ed 15 40 00 00 00 00 00 ed 15 40 00     ..@...@.......@.
  40003c:	ed 15 40 00 ed 15 40 00 ed 15 40 00 ed 15 40 00     ..@...@...@...@.
  40004c:	ed 15 40 00 ed 15 40 00 ed 15 40 00 ed 15 40 00     ..@...@...@...@.
  40005c:	49 0c 40 00 ed 15 40 00 ed 15 40 00 ed 15 40 00     I.@...@...@...@.
  40006c:	ed 15 40 00 ed 15 40 00 ed 15 40 00 85 18 40 00     ..@...@...@...@.
  40007c:	ed 15 40 00 ed 15 40 00 ed 15 40 00 ed 15 40 00     ..@...@...@...@.
  40008c:	ed 15 40 00 ed 15 40 00 ed 15 40 00 d1 1a 40 00     ..@...@...@...@.
  40009c:	ed 15 40 00 ed 15 40 00 ed 15 40 00 ed 15 40 00     ..@...@...@...@.
  4000ac:	ed 15 40 00 ed 15 40 00 ed 15 40 00 31 12 40 00     ..@...@...@.1.@.
  4000bc:	45 12 40 00 ed 15 40 00 b1 19 40 00 ed 15 40 00     E.@...@...@...@.
  4000cc:	ed 15 40 00 ed 15 40 00 ed 15 40 00 ed 15 40 00     ..@...@...@...@.
  4000dc:	ed 15 40 00 ed 15 40 00 ed 15 40 00 ed 15 40 00     ..@...@...@...@.
  4000ec:	ed 15 40 00 ed 15 40 00 ed 15 40 00                 ..@...@...@.

004000f8 <__do_global_dtors_aux>:
  4000f8:	b510      	push	{r4, lr}
  4000fa:	4c05      	ldr	r4, [pc, #20]	; (400110 <__do_global_dtors_aux+0x18>)
  4000fc:	7823      	ldrb	r3, [r4, #0]
  4000fe:	b933      	cbnz	r3, 40010e <__do_global_dtors_aux+0x16>
  400100:	4b04      	ldr	r3, [pc, #16]	; (400114 <__do_global_dtors_aux+0x1c>)
  400102:	b113      	cbz	r3, 40010a <__do_global_dtors_aux+0x12>
  400104:	4804      	ldr	r0, [pc, #16]	; (400118 <__do_global_dtors_aux+0x20>)
  400106:	f3af 8000 	nop.w
  40010a:	2301      	movs	r3, #1
  40010c:	7023      	strb	r3, [r4, #0]
  40010e:	bd10      	pop	{r4, pc}
  400110:	20000878 	.word	0x20000878
  400114:	00000000 	.word	0x00000000
  400118:	004039fc 	.word	0x004039fc

0040011c <frame_dummy>:
  40011c:	4b0c      	ldr	r3, [pc, #48]	; (400150 <frame_dummy+0x34>)
  40011e:	b143      	cbz	r3, 400132 <frame_dummy+0x16>
  400120:	480c      	ldr	r0, [pc, #48]	; (400154 <frame_dummy+0x38>)
  400122:	490d      	ldr	r1, [pc, #52]	; (400158 <frame_dummy+0x3c>)
  400124:	b510      	push	{r4, lr}
  400126:	f3af 8000 	nop.w
  40012a:	480c      	ldr	r0, [pc, #48]	; (40015c <frame_dummy+0x40>)
  40012c:	6803      	ldr	r3, [r0, #0]
  40012e:	b923      	cbnz	r3, 40013a <frame_dummy+0x1e>
  400130:	bd10      	pop	{r4, pc}
  400132:	480a      	ldr	r0, [pc, #40]	; (40015c <frame_dummy+0x40>)
  400134:	6803      	ldr	r3, [r0, #0]
  400136:	b933      	cbnz	r3, 400146 <frame_dummy+0x2a>
  400138:	4770      	bx	lr
  40013a:	4b09      	ldr	r3, [pc, #36]	; (400160 <frame_dummy+0x44>)
  40013c:	2b00      	cmp	r3, #0
  40013e:	d0f7      	beq.n	400130 <frame_dummy+0x14>
  400140:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400144:	4718      	bx	r3
  400146:	4b06      	ldr	r3, [pc, #24]	; (400160 <frame_dummy+0x44>)
  400148:	2b00      	cmp	r3, #0
  40014a:	d0f5      	beq.n	400138 <frame_dummy+0x1c>
  40014c:	4718      	bx	r3
  40014e:	bf00      	nop
  400150:	00000000 	.word	0x00000000
  400154:	004039fc 	.word	0x004039fc
  400158:	2000087c 	.word	0x2000087c
  40015c:	004039fc 	.word	0x004039fc
  400160:	00000000 	.word	0x00000000

00400164 <sample_average>:


/*	Compute population average/mean of the distribution (collector peak), which is a sample index*/

double sample_average(uint16_t start, uint16_t end) 
{
  400164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t sample_avg = 0;
	uint32_t total_frequency = 0;
	
	for (uint16_t i = start; i < end; i++)
  400166:	4288      	cmp	r0, r1
  400168:	d21c      	bcs.n	4001a4 <sample_average+0x40>
  40016a:	4603      	mov	r3, r0
  40016c:	4a0f      	ldr	r2, [pc, #60]	; (4001ac <sample_average+0x48>)
  40016e:	6815      	ldr	r5, [r2, #0]
  400170:	eb05 0540 	add.w	r5, r5, r0, lsl #1
	{
		sample_avg += (uint32_t)algorithm_buffer[i]*i;
  400174:	2400      	movs	r4, #0
  400176:	4620      	mov	r0, r4
  400178:	f835 2b02 	ldrh.w	r2, [r5], #2
  40017c:	fb03 0002 	mla	r0, r3, r2, r0
		total_frequency += (uint32_t)algorithm_buffer[i];
  400180:	4414      	add	r4, r2
  400182:	3301      	adds	r3, #1
	for (uint16_t i = start; i < end; i++)
  400184:	b29a      	uxth	r2, r3
  400186:	4291      	cmp	r1, r2
  400188:	d8f6      	bhi.n	400178 <sample_average+0x14>
	}
			
	return (double)sample_avg/total_frequency;
  40018a:	4d09      	ldr	r5, [pc, #36]	; (4001b0 <sample_average+0x4c>)
  40018c:	47a8      	blx	r5
  40018e:	4606      	mov	r6, r0
  400190:	460f      	mov	r7, r1
  400192:	4620      	mov	r0, r4
  400194:	47a8      	blx	r5
  400196:	4602      	mov	r2, r0
  400198:	460b      	mov	r3, r1
  40019a:	4630      	mov	r0, r6
  40019c:	4639      	mov	r1, r7
  40019e:	4c05      	ldr	r4, [pc, #20]	; (4001b4 <sample_average+0x50>)
  4001a0:	47a0      	blx	r4
}
  4001a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	uint32_t total_frequency = 0;
  4001a4:	2400      	movs	r4, #0
	uint32_t sample_avg = 0;
  4001a6:	4620      	mov	r0, r4
  4001a8:	e7ef      	b.n	40018a <sample_average+0x26>
  4001aa:	bf00      	nop
  4001ac:	20000024 	.word	0x20000024
  4001b0:	004021dd 	.word	0x004021dd
  4001b4:	0040251d 	.word	0x0040251d

004001b8 <find_max>:


/* Find the maximum of the BPM-80 data half cycle and return its index */

uint16_t find_max(uint16_t* halfcycle, uint16_t length)
{
  4001b8:	b470      	push	{r4, r5, r6}
	uint16_t maximum = 0;
	uint16_t max_index = 0;
									
	for (uint16_t i = 0; i < length; i++)
  4001ba:	460e      	mov	r6, r1
  4001bc:	b181      	cbz	r1, 4001e0 <find_max+0x28>
  4001be:	1e81      	subs	r1, r0, #2
  4001c0:	2300      	movs	r3, #0
  4001c2:	4618      	mov	r0, r3
  4001c4:	461c      	mov	r4, r3
  4001c6:	b29d      	uxth	r5, r3
	{
		if (halfcycle[i] > maximum) 
  4001c8:	f831 2f02 	ldrh.w	r2, [r1, #2]!
  4001cc:	42a2      	cmp	r2, r4
  4001ce:	bf84      	itt	hi
  4001d0:	4628      	movhi	r0, r5
		{
			max_index = i;
			maximum = halfcycle[i];
  4001d2:	4614      	movhi	r4, r2
  4001d4:	3301      	adds	r3, #1
	for (uint16_t i = 0; i < length; i++)
  4001d6:	b29a      	uxth	r2, r3
  4001d8:	4296      	cmp	r6, r2
  4001da:	d8f4      	bhi.n	4001c6 <find_max+0xe>
		}
	}
	
	return max_index;
}
  4001dc:	bc70      	pop	{r4, r5, r6}
  4001de:	4770      	bx	lr
	uint16_t max_index = 0;
  4001e0:	4608      	mov	r0, r1
  4001e2:	e7fb      	b.n	4001dc <find_max+0x24>

004001e4 <sum>:
/* Find the sum of a window of samples*/

uint16_t sum(uint16_t start, uint16_t end)
{
	uint16_t result=0;
	for (uint16_t i=start; i< end; i++ )
  4001e4:	4288      	cmp	r0, r1
  4001e6:	d212      	bcs.n	40020e <sum+0x2a>
	{
		result+= algorithm_buffer[i];
  4001e8:	4b0a      	ldr	r3, [pc, #40]	; (400214 <sum+0x30>)
  4001ea:	681a      	ldr	r2, [r3, #0]
  4001ec:	eb02 0340 	add.w	r3, r2, r0, lsl #1
  4001f0:	3901      	subs	r1, #1
  4001f2:	1a09      	subs	r1, r1, r0
  4001f4:	3001      	adds	r0, #1
  4001f6:	fa10 f181 	uxtah	r1, r0, r1
  4001fa:	eb02 0141 	add.w	r1, r2, r1, lsl #1
  4001fe:	2000      	movs	r0, #0
  400200:	f833 2b02 	ldrh.w	r2, [r3], #2
  400204:	4410      	add	r0, r2
  400206:	b280      	uxth	r0, r0
	for (uint16_t i=start; i< end; i++ )
  400208:	428b      	cmp	r3, r1
  40020a:	d1f9      	bne.n	400200 <sum+0x1c>
  40020c:	4770      	bx	lr
	uint16_t result=0;
  40020e:	2000      	movs	r0, #0
	}
	return result;
}
  400210:	4770      	bx	lr
  400212:	bf00      	nop
  400214:	20000024 	.word	0x20000024

00400218 <detect_peaks>:
/* Find beam peak locations and peak widths for X and Y using either the threshold or dispersion-based algorithm */
/* Returns an array of 6 elements : 1. peak position X  2. peak edge left X  3. peak edge right X 
									4. peak position Y  5. peak edge left Y  6. peak edge right Y */

void detect_peaks(uint16_t threshold)
{
  400218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40021c:	4605      	mov	r5, r0
	uint16_t peak1 = find_max(algorithm_buffer, half_cycle_length);
  40021e:	4b46      	ldr	r3, [pc, #280]	; (400338 <detect_peaks+0x120>)
  400220:	681c      	ldr	r4, [r3, #0]
  400222:	4b46      	ldr	r3, [pc, #280]	; (40033c <detect_peaks+0x124>)
  400224:	881e      	ldrh	r6, [r3, #0]
  400226:	4631      	mov	r1, r6
  400228:	4620      	mov	r0, r4
  40022a:	f8df 811c 	ldr.w	r8, [pc, #284]	; 400348 <detect_peaks+0x130>
  40022e:	47c0      	blx	r8
  400230:	4607      	mov	r7, r0
	uint16_t peak2 = half_cycle_length + find_max(algorithm_buffer + half_cycle_length, half_cycle_length);
  400232:	4631      	mov	r1, r6
  400234:	eb04 0046 	add.w	r0, r4, r6, lsl #1
  400238:	47c0      	blx	r8
  40023a:	4430      	add	r0, r6
  40023c:	b280      	uxth	r0, r0
	
	// Use peak1 and peak2 to find the 4 corner points of the beams, possibly combine with dispersion-based algorithm
		
	peak_location[0][cycle] = peak1;
  40023e:	4b40      	ldr	r3, [pc, #256]	; (400340 <detect_peaks+0x128>)
  400240:	881a      	ldrh	r2, [r3, #0]
  400242:	4b40      	ldr	r3, [pc, #256]	; (400344 <detect_peaks+0x12c>)
  400244:	f823 7012 	strh.w	r7, [r3, r2, lsl #1]
	peak_location[3][cycle] = peak2;
  400248:	f102 0130 	add.w	r1, r2, #48	; 0x30
  40024c:	f823 0011 	strh.w	r0, [r3, r1, lsl #1]
	
	// find left corner of X peak
	
	for (uint16_t i = 0; i <= peak1; i++)
	{
		if(algorithm_buffer[peak1 - i] < threshold)
  400250:	4639      	mov	r1, r7
  400252:	f834 3017 	ldrh.w	r3, [r4, r7, lsl #1]
  400256:	42ab      	cmp	r3, r5
  400258:	d357      	bcc.n	40030a <detect_peaks+0xf2>
  40025a:	2300      	movs	r3, #0
	for (uint16_t i = 0; i <= peak1; i++)
  40025c:	3301      	adds	r3, #1
  40025e:	b29b      	uxth	r3, r3
  400260:	429f      	cmp	r7, r3
  400262:	d35e      	bcc.n	400322 <detect_peaks+0x10a>
		if(algorithm_buffer[peak1 - i] < threshold)
  400264:	eba1 0e03 	sub.w	lr, r1, r3
  400268:	f834 e01e 	ldrh.w	lr, [r4, lr, lsl #1]
  40026c:	45ae      	cmp	lr, r5
  40026e:	d2f5      	bcs.n	40025c <detect_peaks+0x44>
		{
			peak_location[1][cycle] = peak1-i;
  400270:	f102 0e10 	add.w	lr, r2, #16
  400274:	1afb      	subs	r3, r7, r3
  400276:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 400344 <detect_peaks+0x12c>
  40027a:	f82c 301e 	strh.w	r3, [ip, lr, lsl #1]
	}

	
	// find right corner of X peak
	
	for (uint16_t i = 0; i <= half_cycle_length-peak1; i++)
  40027e:	1bf6      	subs	r6, r6, r7
  400280:	d414      	bmi.n	4002ac <detect_peaks+0x94>
	{
		if(algorithm_buffer [peak1 + i] < threshold)
  400282:	f834 3017 	ldrh.w	r3, [r4, r7, lsl #1]
  400286:	42ab      	cmp	r3, r5
  400288:	d341      	bcc.n	40030e <detect_peaks+0xf6>
	for (uint16_t i = 0; i <= half_cycle_length-peak1; i++)
  40028a:	2300      	movs	r3, #0
  40028c:	3301      	adds	r3, #1
  40028e:	b29b      	uxth	r3, r3
  400290:	42b3      	cmp	r3, r6
  400292:	dc0b      	bgt.n	4002ac <detect_peaks+0x94>
		if(algorithm_buffer [peak1 + i] < threshold)
  400294:	eb03 0e01 	add.w	lr, r3, r1
  400298:	f834 e01e 	ldrh.w	lr, [r4, lr, lsl #1]
  40029c:	45ae      	cmp	lr, r5
  40029e:	d2f5      	bcs.n	40028c <detect_peaks+0x74>
		{
			peak_location[2][cycle] = peak1 + i;
  4002a0:	f102 0120 	add.w	r1, r2, #32
  4002a4:	441f      	add	r7, r3
  4002a6:	4e27      	ldr	r6, [pc, #156]	; (400344 <detect_peaks+0x12c>)
  4002a8:	f826 7011 	strh.w	r7, [r6, r1, lsl #1]
	
	// find left corner of Y peak
	
	for (uint16_t i = 0; i <= peak2; i++)
	{
		if(algorithm_buffer[peak2 - i] < threshold)
  4002ac:	4601      	mov	r1, r0
  4002ae:	f834 3010 	ldrh.w	r3, [r4, r0, lsl #1]
  4002b2:	42ab      	cmp	r3, r5
  4002b4:	d32d      	bcc.n	400312 <detect_peaks+0xfa>
  4002b6:	2300      	movs	r3, #0
	for (uint16_t i = 0; i <= peak2; i++)
  4002b8:	3301      	adds	r3, #1
  4002ba:	b29b      	uxth	r3, r3
  4002bc:	4298      	cmp	r0, r3
  4002be:	d333      	bcc.n	400328 <detect_peaks+0x110>
		if(algorithm_buffer[peak2 - i] < threshold)
  4002c0:	1ace      	subs	r6, r1, r3
  4002c2:	f834 6016 	ldrh.w	r6, [r4, r6, lsl #1]
  4002c6:	42ae      	cmp	r6, r5
  4002c8:	d2f6      	bcs.n	4002b8 <detect_peaks+0xa0>
		{
			peak_location[4][cycle] = peak2-i;
  4002ca:	f102 0640 	add.w	r6, r2, #64	; 0x40
  4002ce:	1ac3      	subs	r3, r0, r3
  4002d0:	4f1c      	ldr	r7, [pc, #112]	; (400344 <detect_peaks+0x12c>)
  4002d2:	f827 3016 	strh.w	r3, [r7, r6, lsl #1]
	
	
	
	// find right corner of Y peak
	
	for (uint16_t i = 0; i <= buffersize-peak2; i++)
  4002d6:	f5c0 5702 	rsb	r7, r0, #8320	; 0x2080
  4002da:	370e      	adds	r7, #14
  4002dc:	2f00      	cmp	r7, #0
  4002de:	db1a      	blt.n	400316 <detect_peaks+0xfe>
	{
		if(algorithm_buffer[peak2 + i] < threshold)
  4002e0:	f834 3010 	ldrh.w	r3, [r4, r0, lsl #1]
  4002e4:	42ab      	cmp	r3, r5
  4002e6:	d318      	bcc.n	40031a <detect_peaks+0x102>
	for (uint16_t i = 0; i <= buffersize-peak2; i++)
  4002e8:	2300      	movs	r3, #0
  4002ea:	3301      	adds	r3, #1
  4002ec:	b29b      	uxth	r3, r3
  4002ee:	42bb      	cmp	r3, r7
  4002f0:	dc15      	bgt.n	40031e <detect_peaks+0x106>
		if(algorithm_buffer[peak2 + i] < threshold)
  4002f2:	185e      	adds	r6, r3, r1
  4002f4:	f834 6016 	ldrh.w	r6, [r4, r6, lsl #1]
  4002f8:	42ae      	cmp	r6, r5
  4002fa:	d2f6      	bcs.n	4002ea <detect_peaks+0xd2>
		{
			peak_location[5][cycle] = peak2 + i;
  4002fc:	3250      	adds	r2, #80	; 0x50
  4002fe:	4403      	add	r3, r0
  400300:	4910      	ldr	r1, [pc, #64]	; (400344 <detect_peaks+0x12c>)
  400302:	f821 3012 	strh.w	r3, [r1, r2, lsl #1]
			break;
  400306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (uint16_t i = 0; i <= peak1; i++)
  40030a:	2300      	movs	r3, #0
  40030c:	e7b0      	b.n	400270 <detect_peaks+0x58>
	for (uint16_t i = 0; i <= half_cycle_length-peak1; i++)
  40030e:	2300      	movs	r3, #0
  400310:	e7c6      	b.n	4002a0 <detect_peaks+0x88>
	for (uint16_t i = 0; i <= peak2; i++)
  400312:	2300      	movs	r3, #0
  400314:	e7d9      	b.n	4002ca <detect_peaks+0xb2>
  400316:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (uint16_t i = 0; i <= buffersize-peak2; i++)
  40031a:	2300      	movs	r3, #0
  40031c:	e7ee      	b.n	4002fc <detect_peaks+0xe4>
  40031e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for (uint16_t i = 0; i <= half_cycle_length-peak1; i++)
  400322:	1bf6      	subs	r6, r6, r7
  400324:	d5b1      	bpl.n	40028a <detect_peaks+0x72>
  400326:	e7c1      	b.n	4002ac <detect_peaks+0x94>
	for (uint16_t i = 0; i <= buffersize-peak2; i++)
  400328:	f5c0 5702 	rsb	r7, r0, #8320	; 0x2080
  40032c:	370e      	adds	r7, #14
  40032e:	2f00      	cmp	r7, #0
  400330:	dada      	bge.n	4002e8 <detect_peaks+0xd0>
  400332:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400336:	bf00      	nop
  400338:	20000024 	.word	0x20000024
  40033c:	20000004 	.word	0x20000004
  400340:	2000093a 	.word	0x2000093a
  400344:	2000097c 	.word	0x2000097c
  400348:	004001b9 	.word	0x004001b9

0040034c <compute_beam_intensity>:
/* Compute beam intensity of a cycle in X and Y cross section */
/* Takes as input the borders of both peaks*/
/* Outputs beam intensity of X and Y cross-section, so that higher level data representation can choose how to combine the values*/

void compute_beam_intensity(uint16_t peak1_left, uint16_t peak1_right, uint16_t peak2_left, uint16_t peak2_right)
{
  40034c:	b4f0      	push	{r4, r5, r6, r7}
	
	beam_intensity[0][cycle] = 0;
  40034e:	4c1d      	ldr	r4, [pc, #116]	; (4003c4 <compute_beam_intensity+0x78>)
  400350:	8824      	ldrh	r4, [r4, #0]
  400352:	4d1d      	ldr	r5, [pc, #116]	; (4003c8 <compute_beam_intensity+0x7c>)
  400354:	2600      	movs	r6, #0
  400356:	f845 6024 	str.w	r6, [r5, r4, lsl #2]
	beam_intensity[1][cycle] = 0;
  40035a:	f104 0710 	add.w	r7, r4, #16
  40035e:	f845 6027 	str.w	r6, [r5, r7, lsl #2]
	
	for (uint16_t i = peak1_left; i < peak1_right ; i++)
  400362:	4288      	cmp	r0, r1
  400364:	d214      	bcs.n	400390 <compute_beam_intensity+0x44>
	{
		beam_intensity[0][cycle] += (uint32_t)algorithm_buffer[i];
  400366:	4d19      	ldr	r5, [pc, #100]	; (4003cc <compute_beam_intensity+0x80>)
  400368:	682f      	ldr	r7, [r5, #0]
  40036a:	eb07 0540 	add.w	r5, r7, r0, lsl #1
  40036e:	3901      	subs	r1, #1
  400370:	1a09      	subs	r1, r1, r0
  400372:	3001      	adds	r0, #1
  400374:	fa10 f181 	uxtah	r1, r0, r1
  400378:	eb07 0741 	add.w	r7, r7, r1, lsl #1
  40037c:	4812      	ldr	r0, [pc, #72]	; (4003c8 <compute_beam_intensity+0x7c>)
  40037e:	f835 6b02 	ldrh.w	r6, [r5], #2
  400382:	f850 1024 	ldr.w	r1, [r0, r4, lsl #2]
  400386:	4431      	add	r1, r6
  400388:	f840 1024 	str.w	r1, [r0, r4, lsl #2]
	for (uint16_t i = peak1_left; i < peak1_right ; i++)
  40038c:	42bd      	cmp	r5, r7
  40038e:	d1f6      	bne.n	40037e <compute_beam_intensity+0x32>
	}
	
	for (uint16_t i = peak2_left; i < peak2_right ; i++)
  400390:	429a      	cmp	r2, r3
  400392:	d215      	bcs.n	4003c0 <compute_beam_intensity+0x74>
	{
		beam_intensity[1][cycle] += (uint32_t)algorithm_buffer[i];
  400394:	490d      	ldr	r1, [pc, #52]	; (4003cc <compute_beam_intensity+0x80>)
  400396:	680d      	ldr	r5, [r1, #0]
  400398:	eb05 0142 	add.w	r1, r5, r2, lsl #1
  40039c:	3b01      	subs	r3, #1
  40039e:	1a9b      	subs	r3, r3, r2
  4003a0:	3201      	adds	r2, #1
  4003a2:	fa12 f383 	uxtah	r3, r2, r3
  4003a6:	eb05 0543 	add.w	r5, r5, r3, lsl #1
  4003aa:	4a07      	ldr	r2, [pc, #28]	; (4003c8 <compute_beam_intensity+0x7c>)
  4003ac:	3410      	adds	r4, #16
  4003ae:	f831 0b02 	ldrh.w	r0, [r1], #2
  4003b2:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
  4003b6:	4403      	add	r3, r0
  4003b8:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
	for (uint16_t i = peak2_left; i < peak2_right ; i++)
  4003bc:	42a9      	cmp	r1, r5
  4003be:	d1f6      	bne.n	4003ae <compute_beam_intensity+0x62>
	}
	
	
}
  4003c0:	bcf0      	pop	{r4, r5, r6, r7}
  4003c2:	4770      	bx	lr
  4003c4:	2000093a 	.word	0x2000093a
  4003c8:	20000894 	.word	0x20000894
  4003cc:	20000024 	.word	0x20000024

004003d0 <compute_fwhm>:


/* Compute FWHM X and Y (based on variance in this case, assumes more or less gaussian profile */

void compute_fwhm(uint16_t peak1_left, uint16_t peak1_right, uint16_t peak2_left, uint16_t peak2_right,  uint16_t peak1_max, uint16_t peak2_max)
{
  4003d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4003d4:	f8bd 5024 	ldrh.w	r5, [sp, #36]	; 0x24
  4003d8:	f8bd 4028 	ldrh.w	r4, [sp, #40]	; 0x28
		
	
	/* In general, for all beam types, requires 2 extra arguments */
		
		
		uint16_t half_max = algorithm_buffer[peak1_max]/2;
  4003dc:	4e40      	ldr	r6, [pc, #256]	; (4004e0 <compute_fwhm+0x110>)
  4003de:	f8d6 8000 	ldr.w	r8, [r6]
  4003e2:	eb08 0645 	add.w	r6, r8, r5, lsl #1
  4003e6:	f838 7015 	ldrh.w	r7, [r8, r5, lsl #1]
  4003ea:	087f      	lsrs	r7, r7, #1
		
		uint16_t left_hm = 1000;
		uint16_t left_hm_index = 0;
		
		for (uint16_t i = peak1_max; i > peak1_left; i--)
  4003ec:	4285      	cmp	r5, r0
  4003ee:	d96c      	bls.n	4004ca <compute_fwhm+0xfa>
  4003f0:	46b2      	mov	sl, r6
  4003f2:	46a9      	mov	r9, r5
  4003f4:	f04f 0c00 	mov.w	ip, #0
  4003f8:	f44f 7b7a 	mov.w	fp, #1000	; 0x3e8
		{
			uint16_t gap = abs(algorithm_buffer[i] - half_max);
  4003fc:	f83a e902 	ldrh.w	lr, [sl], #-2
  400400:	ebae 0e07 	sub.w	lr, lr, r7
  400404:	f1be 0f00 	cmp.w	lr, #0
  400408:	bfb8      	it	lt
  40040a:	f1ce 0e00 	rsblt	lr, lr, #0
  40040e:	fa1f fe8e 	uxth.w	lr, lr
			if (gap <= left_hm)
  400412:	45de      	cmp	lr, fp
  400414:	bf9c      	itt	ls
  400416:	46cc      	movls	ip, r9
			{
				left_hm = gap;
  400418:	46f3      	movls	fp, lr
		for (uint16_t i = peak1_max; i > peak1_left; i--)
  40041a:	f109 39ff 	add.w	r9, r9, #4294967295
  40041e:	fa1f f989 	uxth.w	r9, r9
  400422:	4548      	cmp	r0, r9
  400424:	d1ea      	bne.n	4003fc <compute_fwhm+0x2c>
		}
		
		uint16_t right_hm = 1000;
		uint16_t right_hm_index = 0;
		
		for (uint16_t i = peak1_max; i < peak1_right; i++)
  400426:	428d      	cmp	r5, r1
  400428:	d252      	bcs.n	4004d0 <compute_fwhm+0x100>
  40042a:	f04f 0e00 	mov.w	lr, #0
  40042e:	f44f 797a 	mov.w	r9, #1000	; 0x3e8
		{
			uint16_t gap = abs(algorithm_buffer[i] - half_max);
  400432:	f836 0b02 	ldrh.w	r0, [r6], #2
  400436:	1bc0      	subs	r0, r0, r7
  400438:	2800      	cmp	r0, #0
  40043a:	bfb8      	it	lt
  40043c:	4240      	neglt	r0, r0
  40043e:	b280      	uxth	r0, r0
			if (gap <= right_hm)
  400440:	4548      	cmp	r0, r9
  400442:	bf9c      	itt	ls
  400444:	46ae      	movls	lr, r5
			{
				right_hm = gap;
  400446:	4681      	movls	r9, r0
		for (uint16_t i = peak1_max; i < peak1_right; i++)
  400448:	3501      	adds	r5, #1
  40044a:	b2ad      	uxth	r5, r5
  40044c:	42a9      	cmp	r1, r5
  40044e:	d1f0      	bne.n	400432 <compute_fwhm+0x62>
				right_hm_index = i;
			}
		}
		
		fwhm[0][cycle] = right_hm_index - left_hm_index;
  400450:	4924      	ldr	r1, [pc, #144]	; (4004e4 <compute_fwhm+0x114>)
  400452:	8808      	ldrh	r0, [r1, #0]
  400454:	ebae 0e0c 	sub.w	lr, lr, ip
  400458:	4923      	ldr	r1, [pc, #140]	; (4004e8 <compute_fwhm+0x118>)
  40045a:	f821 e010 	strh.w	lr, [r1, r0, lsl #1]
		
		half_max = algorithm_buffer[peak2_max]/2;
  40045e:	eb08 0e44 	add.w	lr, r8, r4, lsl #1
  400462:	f838 5014 	ldrh.w	r5, [r8, r4, lsl #1]
  400466:	086d      	lsrs	r5, r5, #1
		
		left_hm = 1000;
		left_hm_index = 0;
		
		for (uint16_t i = peak2_max; i > peak2_left; i--)
  400468:	4294      	cmp	r4, r2
  40046a:	d934      	bls.n	4004d6 <compute_fwhm+0x106>
  40046c:	46f4      	mov	ip, lr
  40046e:	4627      	mov	r7, r4
  400470:	2600      	movs	r6, #0
  400472:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
		{
			uint16_t gap = abs(algorithm_buffer[i] - half_max);
  400476:	f83c 1902 	ldrh.w	r1, [ip], #-2
  40047a:	1b49      	subs	r1, r1, r5
  40047c:	2900      	cmp	r1, #0
  40047e:	bfb8      	it	lt
  400480:	4249      	neglt	r1, r1
  400482:	b289      	uxth	r1, r1
			if (gap <= left_hm)
  400484:	4541      	cmp	r1, r8
  400486:	bf9c      	itt	ls
  400488:	463e      	movls	r6, r7
			{
				left_hm = gap;
  40048a:	4688      	movls	r8, r1
		for (uint16_t i = peak2_max; i > peak2_left; i--)
  40048c:	3f01      	subs	r7, #1
  40048e:	b2bf      	uxth	r7, r7
  400490:	42ba      	cmp	r2, r7
  400492:	d1f0      	bne.n	400476 <compute_fwhm+0xa6>
		}
		
		right_hm = 1000;
		right_hm_index = 0;
		
		for (uint16_t i = peak2_max; i < peak2_right; i++)
  400494:	429c      	cmp	r4, r3
  400496:	d220      	bcs.n	4004da <compute_fwhm+0x10a>
  400498:	2700      	movs	r7, #0
  40049a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
		{
			uint16_t gap = abs(algorithm_buffer[i] - half_max);
  40049e:	f83e 2b02 	ldrh.w	r2, [lr], #2
  4004a2:	1b52      	subs	r2, r2, r5
  4004a4:	2a00      	cmp	r2, #0
  4004a6:	bfb8      	it	lt
  4004a8:	4252      	neglt	r2, r2
  4004aa:	b292      	uxth	r2, r2
			if (gap <= right_hm)
  4004ac:	428a      	cmp	r2, r1
  4004ae:	bf9c      	itt	ls
  4004b0:	4627      	movls	r7, r4
			{
				right_hm = gap;
  4004b2:	4611      	movls	r1, r2
		for (uint16_t i = peak2_max; i < peak2_right; i++)
  4004b4:	3401      	adds	r4, #1
  4004b6:	b2a4      	uxth	r4, r4
  4004b8:	42a3      	cmp	r3, r4
  4004ba:	d1f0      	bne.n	40049e <compute_fwhm+0xce>
				right_hm_index = i;
				
			}
		}
		
		fwhm[1][cycle] = right_hm_index - left_hm_index;
  4004bc:	3010      	adds	r0, #16
  4004be:	1bbe      	subs	r6, r7, r6
  4004c0:	4b09      	ldr	r3, [pc, #36]	; (4004e8 <compute_fwhm+0x118>)
  4004c2:	f823 6010 	strh.w	r6, [r3, r0, lsl #1]
  4004c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		uint16_t left_hm_index = 0;
  4004ca:	f04f 0c00 	mov.w	ip, #0
  4004ce:	e7aa      	b.n	400426 <compute_fwhm+0x56>
		for (uint16_t i = peak1_max; i < peak1_right; i++)
  4004d0:	f04f 0e00 	mov.w	lr, #0
  4004d4:	e7bc      	b.n	400450 <compute_fwhm+0x80>
		left_hm_index = 0;
  4004d6:	2600      	movs	r6, #0
  4004d8:	e7dc      	b.n	400494 <compute_fwhm+0xc4>
		for (uint16_t i = peak2_max; i < peak2_right; i++)
  4004da:	2700      	movs	r7, #0
  4004dc:	e7ee      	b.n	4004bc <compute_fwhm+0xec>
  4004de:	bf00      	nop
  4004e0:	20000024 	.word	0x20000024
  4004e4:	2000093a 	.word	0x2000093a
  4004e8:	2000093c 	.word	0x2000093c
  4004ec:	00000000 	.word	0x00000000

004004f0 <compute_skewness>:


/* Compute skewness of the beam  X and Y */

void compute_skewness(uint16_t peak1_left, uint16_t peak1_right, uint16_t peak2_left, uint16_t peak2_right)
{
  4004f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4004f4:	b093      	sub	sp, #76	; 0x4c
  4004f6:	4683      	mov	fp, r0
  4004f8:	460d      	mov	r5, r1
  4004fa:	4614      	mov	r4, r2
  4004fc:	920e      	str	r2, [sp, #56]	; 0x38
  4004fe:	461f      	mov	r7, r3
  400500:	930f      	str	r3, [sp, #60]	; 0x3c
	
	double first_peak_mean  =  sample_average(peak1_left, peak1_right);
  400502:	4e85      	ldr	r6, [pc, #532]	; (400718 <compute_skewness+0x228>)
  400504:	47b0      	blx	r6
  400506:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
	double second_peak_mean =  sample_average(peak2_left, peak2_right);
  40050a:	4639      	mov	r1, r7
  40050c:	4620      	mov	r0, r4
  40050e:	47b0      	blx	r6
  400510:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
	
	double third_central = 0;
	double second_central = 0;
	int sum1 = sum(peak1_left,peak1_right);
  400514:	4629      	mov	r1, r5
  400516:	4658      	mov	r0, fp
  400518:	4e80      	ldr	r6, [pc, #512]	; (40071c <compute_skewness+0x22c>)
  40051a:	47b0      	blx	r6
  40051c:	9010      	str	r0, [sp, #64]	; 0x40
	int sum2 = sum(peak2_left,peak2_right);
  40051e:	4639      	mov	r1, r7
  400520:	4620      	mov	r0, r4
  400522:	47b0      	blx	r6
  400524:	9011      	str	r0, [sp, #68]	; 0x44
	
	for (int i=peak1_left;i<peak1_right;i++ )
  400526:	45ab      	cmp	fp, r5
  400528:	f280 80e1 	bge.w	4006ee <compute_skewness+0x1fe>
  40052c:	46d8      	mov	r8, fp
  40052e:	46a9      	mov	r9, r5
  400530:	4b7b      	ldr	r3, [pc, #492]	; (400720 <compute_skewness+0x230>)
  400532:	681b      	ldr	r3, [r3, #0]
  400534:	eb03 0b4b 	add.w	fp, r3, fp, lsl #1
	{
		
		double sample = (double) algorithm_buffer[i];
  400538:	ed9f 7b75 	vldr	d7, [pc, #468]	; 400710 <compute_skewness+0x220>
  40053c:	ed8d 7b02 	vstr	d7, [sp, #8]
  400540:	ed8d 7b04 	vstr	d7, [sp, #16]
  400544:	4f77      	ldr	r7, [pc, #476]	; (400724 <compute_skewness+0x234>)
		double spread = (double)i-first_peak_mean;
  400546:	4e78      	ldr	r6, [pc, #480]	; (400728 <compute_skewness+0x238>)
  400548:	f8df a1fc 	ldr.w	sl, [pc, #508]	; 400748 <compute_skewness+0x258>
		third_central += spread*spread*spread*sample;
  40054c:	4d77      	ldr	r5, [pc, #476]	; (40072c <compute_skewness+0x23c>)
  40054e:	4c78      	ldr	r4, [pc, #480]	; (400730 <compute_skewness+0x240>)
		double sample = (double) algorithm_buffer[i];
  400550:	f83b 0b02 	ldrh.w	r0, [fp], #2
  400554:	47b8      	blx	r7
  400556:	e9cd 0100 	strd	r0, r1, [sp]
		double spread = (double)i-first_peak_mean;
  40055a:	4640      	mov	r0, r8
  40055c:	47b0      	blx	r6
  40055e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
  400562:	47d0      	blx	sl
  400564:	4602      	mov	r2, r0
  400566:	460b      	mov	r3, r1
		third_central += spread*spread*spread*sample;
  400568:	e9cd 2306 	strd	r2, r3, [sp, #24]
  40056c:	47a8      	blx	r5
  40056e:	4602      	mov	r2, r0
  400570:	460b      	mov	r3, r1
  400572:	e9cd 2308 	strd	r2, r3, [sp, #32]
  400576:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  40057a:	47a8      	blx	r5
  40057c:	e9dd 2300 	ldrd	r2, r3, [sp]
  400580:	47a8      	blx	r5
  400582:	4602      	mov	r2, r0
  400584:	460b      	mov	r3, r1
  400586:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40058a:	47a0      	blx	r4
  40058c:	e9cd 0104 	strd	r0, r1, [sp, #16]
		second_central += spread*spread*sample;
  400590:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  400594:	e9dd 0100 	ldrd	r0, r1, [sp]
  400598:	47a8      	blx	r5
  40059a:	4602      	mov	r2, r0
  40059c:	460b      	mov	r3, r1
  40059e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4005a2:	47a0      	blx	r4
  4005a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
	for (int i=peak1_left;i<peak1_right;i++ )
  4005a8:	f108 0801 	add.w	r8, r8, #1
  4005ac:	45c8      	cmp	r8, r9
  4005ae:	d1cf      	bne.n	400550 <compute_skewness+0x60>
		
	}
	
	third_central = third_central/sum1;
  4005b0:	9810      	ldr	r0, [sp, #64]	; 0x40
  4005b2:	4b5d      	ldr	r3, [pc, #372]	; (400728 <compute_skewness+0x238>)
  4005b4:	4798      	blx	r3
  4005b6:	4604      	mov	r4, r0
  4005b8:	460d      	mov	r5, r1
  4005ba:	4e5e      	ldr	r6, [pc, #376]	; (400734 <compute_skewness+0x244>)
  4005bc:	4602      	mov	r2, r0
  4005be:	460b      	mov	r3, r1
  4005c0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4005c4:	47b0      	blx	r6
  4005c6:	4680      	mov	r8, r0
  4005c8:	4689      	mov	r9, r1
	second_central = second_central/sum1;
  4005ca:	4622      	mov	r2, r4
  4005cc:	462b      	mov	r3, r5
  4005ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4005d2:	47b0      	blx	r6
  4005d4:	4604      	mov	r4, r0
  4005d6:	460d      	mov	r5, r1
	
	double denominator = sqrt(second_central*second_central*second_central);
  4005d8:	4f54      	ldr	r7, [pc, #336]	; (40072c <compute_skewness+0x23c>)
  4005da:	4602      	mov	r2, r0
  4005dc:	460b      	mov	r3, r1
  4005de:	47b8      	blx	r7
  4005e0:	4622      	mov	r2, r4
  4005e2:	462b      	mov	r3, r5
  4005e4:	47b8      	blx	r7
  4005e6:	4b54      	ldr	r3, [pc, #336]	; (400738 <compute_skewness+0x248>)
  4005e8:	4798      	blx	r3
	third_central = third_central/denominator;
	
	skewness[0][cycle] = third_central;
  4005ea:	4b54      	ldr	r3, [pc, #336]	; (40073c <compute_skewness+0x24c>)
  4005ec:	881b      	ldrh	r3, [r3, #0]
  4005ee:	4c54      	ldr	r4, [pc, #336]	; (400740 <compute_skewness+0x250>)
  4005f0:	eb04 0483 	add.w	r4, r4, r3, lsl #2
	third_central = third_central/denominator;
  4005f4:	4602      	mov	r2, r0
  4005f6:	460b      	mov	r3, r1
  4005f8:	4640      	mov	r0, r8
  4005fa:	4649      	mov	r1, r9
  4005fc:	47b0      	blx	r6
	skewness[0][cycle] = third_central;
  4005fe:	4b51      	ldr	r3, [pc, #324]	; (400744 <compute_skewness+0x254>)
  400600:	4798      	blx	r3
  400602:	6020      	str	r0, [r4, #0]
	
	third_central = 0;
	second_central = 0;
	
	for (int i=peak2_left;i<peak2_right;i++ )
  400604:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  400606:	4690      	mov	r8, r2
  400608:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40060a:	4689      	mov	r9, r1
  40060c:	428a      	cmp	r2, r1
  40060e:	da75      	bge.n	4006fc <compute_skewness+0x20c>
  400610:	4b43      	ldr	r3, [pc, #268]	; (400720 <compute_skewness+0x230>)
  400612:	681b      	ldr	r3, [r3, #0]
  400614:	eb03 0b42 	add.w	fp, r3, r2, lsl #1
	{
		double sample = (double) algorithm_buffer[i];
  400618:	ed9f 7b3d 	vldr	d7, [pc, #244]	; 400710 <compute_skewness+0x220>
  40061c:	ed8d 7b02 	vstr	d7, [sp, #8]
  400620:	ed8d 7b04 	vstr	d7, [sp, #16]
  400624:	4f3f      	ldr	r7, [pc, #252]	; (400724 <compute_skewness+0x234>)
		double spread = (double)i-second_peak_mean;
  400626:	4e40      	ldr	r6, [pc, #256]	; (400728 <compute_skewness+0x238>)
  400628:	f8df a11c 	ldr.w	sl, [pc, #284]	; 400748 <compute_skewness+0x258>
		third_central += spread*spread*spread*sample;
  40062c:	4d3f      	ldr	r5, [pc, #252]	; (40072c <compute_skewness+0x23c>)
  40062e:	4c40      	ldr	r4, [pc, #256]	; (400730 <compute_skewness+0x240>)
		double sample = (double) algorithm_buffer[i];
  400630:	f83b 0b02 	ldrh.w	r0, [fp], #2
  400634:	47b8      	blx	r7
  400636:	e9cd 0100 	strd	r0, r1, [sp]
		double spread = (double)i-second_peak_mean;
  40063a:	4640      	mov	r0, r8
  40063c:	47b0      	blx	r6
  40063e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  400642:	47d0      	blx	sl
  400644:	4602      	mov	r2, r0
  400646:	460b      	mov	r3, r1
		third_central += spread*spread*spread*sample;
  400648:	e9cd 2306 	strd	r2, r3, [sp, #24]
  40064c:	47a8      	blx	r5
  40064e:	4602      	mov	r2, r0
  400650:	460b      	mov	r3, r1
  400652:	e9cd 2308 	strd	r2, r3, [sp, #32]
  400656:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  40065a:	47a8      	blx	r5
  40065c:	e9dd 2300 	ldrd	r2, r3, [sp]
  400660:	47a8      	blx	r5
  400662:	4602      	mov	r2, r0
  400664:	460b      	mov	r3, r1
  400666:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40066a:	47a0      	blx	r4
  40066c:	e9cd 0104 	strd	r0, r1, [sp, #16]
		second_central += spread*spread*sample;
  400670:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  400674:	e9dd 0100 	ldrd	r0, r1, [sp]
  400678:	47a8      	blx	r5
  40067a:	4602      	mov	r2, r0
  40067c:	460b      	mov	r3, r1
  40067e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  400682:	47a0      	blx	r4
  400684:	e9cd 0102 	strd	r0, r1, [sp, #8]
	for (int i=peak2_left;i<peak2_right;i++ )
  400688:	f108 0801 	add.w	r8, r8, #1
  40068c:	45c8      	cmp	r8, r9
  40068e:	d1cf      	bne.n	400630 <compute_skewness+0x140>
	}
	
	third_central = third_central/sum2;
  400690:	9811      	ldr	r0, [sp, #68]	; 0x44
  400692:	4b25      	ldr	r3, [pc, #148]	; (400728 <compute_skewness+0x238>)
  400694:	4798      	blx	r3
  400696:	4604      	mov	r4, r0
  400698:	460d      	mov	r5, r1
  40069a:	4e26      	ldr	r6, [pc, #152]	; (400734 <compute_skewness+0x244>)
  40069c:	4602      	mov	r2, r0
  40069e:	460b      	mov	r3, r1
  4006a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4006a4:	47b0      	blx	r6
  4006a6:	4680      	mov	r8, r0
  4006a8:	4689      	mov	r9, r1
	second_central = second_central/sum2;
  4006aa:	4622      	mov	r2, r4
  4006ac:	462b      	mov	r3, r5
  4006ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4006b2:	47b0      	blx	r6
  4006b4:	4604      	mov	r4, r0
  4006b6:	460d      	mov	r5, r1
	
	denominator = sqrt(second_central*second_central*second_central);
  4006b8:	4f1c      	ldr	r7, [pc, #112]	; (40072c <compute_skewness+0x23c>)
  4006ba:	4602      	mov	r2, r0
  4006bc:	460b      	mov	r3, r1
  4006be:	47b8      	blx	r7
  4006c0:	4622      	mov	r2, r4
  4006c2:	462b      	mov	r3, r5
  4006c4:	47b8      	blx	r7
  4006c6:	4b1c      	ldr	r3, [pc, #112]	; (400738 <compute_skewness+0x248>)
  4006c8:	4798      	blx	r3
	third_central = third_central/denominator;
	
	skewness[1][cycle] = third_central;
  4006ca:	4b1c      	ldr	r3, [pc, #112]	; (40073c <compute_skewness+0x24c>)
  4006cc:	881c      	ldrh	r4, [r3, #0]
  4006ce:	f104 0310 	add.w	r3, r4, #16
  4006d2:	4c1b      	ldr	r4, [pc, #108]	; (400740 <compute_skewness+0x250>)
  4006d4:	eb04 0483 	add.w	r4, r4, r3, lsl #2
	third_central = third_central/denominator;
  4006d8:	4602      	mov	r2, r0
  4006da:	460b      	mov	r3, r1
  4006dc:	4640      	mov	r0, r8
  4006de:	4649      	mov	r1, r9
  4006e0:	47b0      	blx	r6
	skewness[1][cycle] = third_central;
  4006e2:	4b18      	ldr	r3, [pc, #96]	; (400744 <compute_skewness+0x254>)
  4006e4:	4798      	blx	r3
  4006e6:	6020      	str	r0, [r4, #0]
	
	
} 
  4006e8:	b013      	add	sp, #76	; 0x4c
  4006ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	double second_central = 0;
  4006ee:	ed9f 7b08 	vldr	d7, [pc, #32]	; 400710 <compute_skewness+0x220>
  4006f2:	ed8d 7b02 	vstr	d7, [sp, #8]
	double third_central = 0;
  4006f6:	ed8d 7b04 	vstr	d7, [sp, #16]
  4006fa:	e759      	b.n	4005b0 <compute_skewness+0xc0>
	second_central = 0;
  4006fc:	ed9f 7b04 	vldr	d7, [pc, #16]	; 400710 <compute_skewness+0x220>
  400700:	ed8d 7b02 	vstr	d7, [sp, #8]
	third_central = 0;
  400704:	ed8d 7b04 	vstr	d7, [sp, #16]
  400708:	e7c2      	b.n	400690 <compute_skewness+0x1a0>
  40070a:	bf00      	nop
  40070c:	f3af 8000 	nop.w
	...
  400718:	00400165 	.word	0x00400165
  40071c:	004001e5 	.word	0x004001e5
  400720:	20000024 	.word	0x20000024
  400724:	004021dd 	.word	0x004021dd
  400728:	004021fd 	.word	0x004021fd
  40072c:	004022c9 	.word	0x004022c9
  400730:	00401f65 	.word	0x00401f65
  400734:	0040251d 	.word	0x0040251d
  400738:	00401d21 	.word	0x00401d21
  40073c:	2000093a 	.word	0x2000093a
  400740:	20000a5c 	.word	0x20000a5c
  400744:	00402829 	.word	0x00402829
  400748:	00401f61 	.word	0x00401f61

0040074c <compute_beam_parameters>:


/* Compute the parameters (to be called at the end of each cycle) and put a delimiter in front that is certain to be different than parameter values*/

void compute_beam_parameters()
{
  40074c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40074e:	b083      	sub	sp, #12
	detect_peaks(20);	// threshold of 20 (16 mv), might be made user-configurable later
  400750:	2014      	movs	r0, #20
  400752:	4b28      	ldr	r3, [pc, #160]	; (4007f4 <compute_beam_parameters+0xa8>)
  400754:	4798      	blx	r3
	compute_beam_intensity(peak_location[1][cycle], peak_location[2][cycle], peak_location[4][cycle], peak_location[5][cycle]);
  400756:	4e28      	ldr	r6, [pc, #160]	; (4007f8 <compute_beam_parameters+0xac>)
  400758:	8833      	ldrh	r3, [r6, #0]
  40075a:	4c28      	ldr	r4, [pc, #160]	; (4007fc <compute_beam_parameters+0xb0>)
  40075c:	f103 0550 	add.w	r5, r3, #80	; 0x50
  400760:	f103 0240 	add.w	r2, r3, #64	; 0x40
  400764:	f103 0120 	add.w	r1, r3, #32
  400768:	f103 0010 	add.w	r0, r3, #16
  40076c:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
  400770:	f834 2012 	ldrh.w	r2, [r4, r2, lsl #1]
  400774:	f834 1011 	ldrh.w	r1, [r4, r1, lsl #1]
  400778:	f834 0010 	ldrh.w	r0, [r4, r0, lsl #1]
  40077c:	4d20      	ldr	r5, [pc, #128]	; (400800 <compute_beam_parameters+0xb4>)
  40077e:	47a8      	blx	r5
	compute_fwhm(peak_location[1][cycle], peak_location[2][cycle], peak_location[4][cycle], peak_location[5][cycle], peak_location[0][cycle], peak_location[3][cycle]);
  400780:	8835      	ldrh	r5, [r6, #0]
  400782:	f105 0350 	add.w	r3, r5, #80	; 0x50
  400786:	f834 3013 	ldrh.w	r3, [r4, r3, lsl #1]
  40078a:	f105 0240 	add.w	r2, r5, #64	; 0x40
  40078e:	f834 2012 	ldrh.w	r2, [r4, r2, lsl #1]
  400792:	f105 0120 	add.w	r1, r5, #32
  400796:	f834 1011 	ldrh.w	r1, [r4, r1, lsl #1]
  40079a:	f105 0010 	add.w	r0, r5, #16
  40079e:	f834 0010 	ldrh.w	r0, [r4, r0, lsl #1]
  4007a2:	f105 0730 	add.w	r7, r5, #48	; 0x30
  4007a6:	f834 7017 	ldrh.w	r7, [r4, r7, lsl #1]
  4007aa:	9701      	str	r7, [sp, #4]
  4007ac:	f834 5015 	ldrh.w	r5, [r4, r5, lsl #1]
  4007b0:	9500      	str	r5, [sp, #0]
  4007b2:	4d14      	ldr	r5, [pc, #80]	; (400804 <compute_beam_parameters+0xb8>)
  4007b4:	47a8      	blx	r5
	compute_skewness(peak_location[1][cycle], peak_location[2][cycle], peak_location[4][cycle], peak_location[5][cycle]);
  4007b6:	8833      	ldrh	r3, [r6, #0]
  4007b8:	f103 0550 	add.w	r5, r3, #80	; 0x50
  4007bc:	f103 0240 	add.w	r2, r3, #64	; 0x40
  4007c0:	f103 0120 	add.w	r1, r3, #32
  4007c4:	f103 0010 	add.w	r0, r3, #16
  4007c8:	f834 3015 	ldrh.w	r3, [r4, r5, lsl #1]
  4007cc:	f834 2012 	ldrh.w	r2, [r4, r2, lsl #1]
  4007d0:	f834 1011 	ldrh.w	r1, [r4, r1, lsl #1]
  4007d4:	f834 0010 	ldrh.w	r0, [r4, r0, lsl #1]
  4007d8:	4c0b      	ldr	r4, [pc, #44]	; (400808 <compute_beam_parameters+0xbc>)
  4007da:	47a0      	blx	r4
	//compute_skewness(peak_location[1][cycle], peak_location[2][cycle], peak_location[4][cycle], peak_location[5][cycle], peak_location[0][cycle], peak_location[3][cycle]);
	
	cycle++;
  4007dc:	8833      	ldrh	r3, [r6, #0]
  4007de:	3301      	adds	r3, #1
  4007e0:	b29b      	uxth	r3, r3
	if (cycle > 15) cycle = 0;
  4007e2:	2b0f      	cmp	r3, #15
  4007e4:	d904      	bls.n	4007f0 <compute_beam_parameters+0xa4>
  4007e6:	2200      	movs	r2, #0
  4007e8:	4b03      	ldr	r3, [pc, #12]	; (4007f8 <compute_beam_parameters+0xac>)
  4007ea:	801a      	strh	r2, [r3, #0]
	
	
}
  4007ec:	b003      	add	sp, #12
  4007ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
	cycle++;
  4007f0:	8033      	strh	r3, [r6, #0]
  4007f2:	e7fb      	b.n	4007ec <compute_beam_parameters+0xa0>
  4007f4:	00400219 	.word	0x00400219
  4007f8:	2000093a 	.word	0x2000093a
  4007fc:	2000097c 	.word	0x2000097c
  400800:	0040034d 	.word	0x0040034d
  400804:	004003d1 	.word	0x004003d1
  400808:	004004f1 	.word	0x004004f1
  40080c:	00000000 	.word	0x00000000

00400810 <compute_avgd_parameters>:

void compute_avgd_parameters()
{
  400810:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400814:	ed2d 8b04 	vpush	{d8-d9}
  400818:	486b      	ldr	r0, [pc, #428]	; (4009c8 <compute_avgd_parameters+0x1b8>)
  40081a:	2400      	movs	r4, #0
  40081c:	4e6b      	ldr	r6, [pc, #428]	; (4009cc <compute_avgd_parameters+0x1bc>)
	
	for (uint8_t i=0; i<6;i++)
	{		
		average_peak_info = 0;
		for (uint8_t j = 0; j < 16; j++) average_peak_info += peak_location[i][j];
		peakLocationPtr[i]= (uint16_t)(average_peak_info/16);
  40081e:	4d6c      	ldr	r5, [pc, #432]	; (4009d0 <compute_avgd_parameters+0x1c0>)
  400820:	f1a0 0320 	sub.w	r3, r0, #32
{
  400824:	2200      	movs	r2, #0
		for (uint8_t j = 0; j < 16; j++) average_peak_info += peak_location[i][j];
  400826:	f833 1f02 	ldrh.w	r1, [r3, #2]!
  40082a:	440a      	add	r2, r1
  40082c:	4283      	cmp	r3, r0
  40082e:	d1fa      	bne.n	400826 <compute_avgd_parameters+0x16>
  400830:	6032      	str	r2, [r6, #0]
		peakLocationPtr[i]= (uint16_t)(average_peak_info/16);
  400832:	0912      	lsrs	r2, r2, #4
  400834:	682b      	ldr	r3, [r5, #0]
  400836:	531a      	strh	r2, [r3, r4]
  400838:	3402      	adds	r4, #2
  40083a:	3020      	adds	r0, #32
	for (uint8_t i=0; i<6;i++)
  40083c:	2c0c      	cmp	r4, #12
  40083e:	d1ef      	bne.n	400820 <compute_avgd_parameters+0x10>
  400840:	4864      	ldr	r0, [pc, #400]	; (4009d4 <compute_avgd_parameters+0x1c4>)
  400842:	1f02      	subs	r2, r0, #4
  400844:	303c      	adds	r0, #60	; 0x3c
  400846:	2300      	movs	r3, #0
	
	
	average_intensity = 0;
	for (uint8_t i=0; i<2;i++)
	{
		for (uint8_t j = 0; j < 16; j++) average_intensity += beam_intensity[i][j];
  400848:	f852 1f04 	ldr.w	r1, [r2, #4]!
  40084c:	440b      	add	r3, r1
  40084e:	4282      	cmp	r2, r0
  400850:	d1fa      	bne.n	400848 <compute_avgd_parameters+0x38>
  400852:	4860      	ldr	r0, [pc, #384]	; (4009d4 <compute_avgd_parameters+0x1c4>)
  400854:	f100 0240 	add.w	r2, r0, #64	; 0x40
  400858:	3080      	adds	r0, #128	; 0x80
  40085a:	f852 1b04 	ldr.w	r1, [r2], #4
  40085e:	440b      	add	r3, r1
  400860:	4282      	cmp	r2, r0
  400862:	d1fa      	bne.n	40085a <compute_avgd_parameters+0x4a>
  400864:	4a5c      	ldr	r2, [pc, #368]	; (4009d8 <compute_avgd_parameters+0x1c8>)
  400866:	6013      	str	r3, [r2, #0]
	}
	
	*intensityPtr = (uint32_t)(average_intensity/32);
  400868:	4a5c      	ldr	r2, [pc, #368]	; (4009dc <compute_avgd_parameters+0x1cc>)
  40086a:	6812      	ldr	r2, [r2, #0]
  40086c:	095b      	lsrs	r3, r3, #5
  40086e:	6013      	str	r3, [r2, #0]
  400870:	f04f 0b03 	mov.w	fp, #3
  400874:	f04f 0a00 	mov.w	sl, #0
	
	
	//peak variance
	for(uint8_t i=0; i<4; i+=3){
		peak_variance=0;
  400878:	4d59      	ldr	r5, [pc, #356]	; (4009e0 <compute_avgd_parameters+0x1d0>)
  40087a:	ed9f 9b4d 	vldr	d9, [pc, #308]	; 4009b0 <compute_avgd_parameters+0x1a0>
		for(uint8_t j=0; j<16;j++) peak_variance+= (peak_location[i][j]-peakLocationPtr[i])*(peak_location[i][j]-peakLocationPtr[i]);
		if(i==0){
			stdDevPtr[0]= (float)sqrt(peak_variance/15);
			}else{
			stdDevPtr[1]= (float)sqrt(peak_variance/15);
  40087e:	ed9f 8b4e 	vldr	d8, [pc, #312]	; 4009b8 <compute_avgd_parameters+0x1a8>
  400882:	e012      	b.n	4008aa <compute_avgd_parameters+0x9a>
			stdDevPtr[0]= (float)sqrt(peak_variance/15);
  400884:	4b57      	ldr	r3, [pc, #348]	; (4009e4 <compute_avgd_parameters+0x1d4>)
  400886:	681c      	ldr	r4, [r3, #0]
  400888:	ec53 2b18 	vmov	r2, r3, d8
  40088c:	4e56      	ldr	r6, [pc, #344]	; (4009e8 <compute_avgd_parameters+0x1d8>)
  40088e:	47b0      	blx	r6
  400890:	4b56      	ldr	r3, [pc, #344]	; (4009ec <compute_avgd_parameters+0x1dc>)
  400892:	4798      	blx	r3
  400894:	4b56      	ldr	r3, [pc, #344]	; (4009f0 <compute_avgd_parameters+0x1e0>)
  400896:	4798      	blx	r3
  400898:	6020      	str	r0, [r4, #0]
  40089a:	f10a 0a03 	add.w	sl, sl, #3
  40089e:	fa5f fa8a 	uxtb.w	sl, sl
  4008a2:	f10b 0b03 	add.w	fp, fp, #3
  4008a6:	fa5f fb8b 	uxtb.w	fp, fp
		peak_variance=0;
  4008aa:	ed85 9b00 	vstr	d9, [r5]
		for(uint8_t j=0; j<16;j++) peak_variance+= (peak_location[i][j]-peakLocationPtr[i])*(peak_location[i][j]-peakLocationPtr[i]);
  4008ae:	4b48      	ldr	r3, [pc, #288]	; (4009d0 <compute_avgd_parameters+0x1c0>)
  4008b0:	681f      	ldr	r7, [r3, #0]
  4008b2:	eb07 074a 	add.w	r7, r7, sl, lsl #1
  4008b6:	ea4f 134a 	mov.w	r3, sl, lsl #5
  4008ba:	4e4e      	ldr	r6, [pc, #312]	; (4009f4 <compute_avgd_parameters+0x1e4>)
  4008bc:	1e9c      	subs	r4, r3, #2
  4008be:	4434      	add	r4, r6
  4008c0:	331e      	adds	r3, #30
  4008c2:	441e      	add	r6, r3
  4008c4:	f8df 9148 	ldr.w	r9, [pc, #328]	; 400a10 <compute_avgd_parameters+0x200>
  4008c8:	f8df 8148 	ldr.w	r8, [pc, #328]	; 400a14 <compute_avgd_parameters+0x204>
  4008cc:	f834 0f02 	ldrh.w	r0, [r4, #2]!
  4008d0:	883b      	ldrh	r3, [r7, #0]
  4008d2:	1ac0      	subs	r0, r0, r3
  4008d4:	fb00 f000 	mul.w	r0, r0, r0
  4008d8:	47c8      	blx	r9
  4008da:	e9d5 2300 	ldrd	r2, r3, [r5]
  4008de:	47c0      	blx	r8
  4008e0:	e9c5 0100 	strd	r0, r1, [r5]
  4008e4:	42b4      	cmp	r4, r6
  4008e6:	d1f1      	bne.n	4008cc <compute_avgd_parameters+0xbc>
		if(i==0){
  4008e8:	f1ba 0f00 	cmp.w	sl, #0
  4008ec:	d0ca      	beq.n	400884 <compute_avgd_parameters+0x74>
			stdDevPtr[1]= (float)sqrt(peak_variance/15);
  4008ee:	4b3d      	ldr	r3, [pc, #244]	; (4009e4 <compute_avgd_parameters+0x1d4>)
  4008f0:	681c      	ldr	r4, [r3, #0]
  4008f2:	ec53 2b18 	vmov	r2, r3, d8
  4008f6:	4e3c      	ldr	r6, [pc, #240]	; (4009e8 <compute_avgd_parameters+0x1d8>)
  4008f8:	47b0      	blx	r6
  4008fa:	4b3c      	ldr	r3, [pc, #240]	; (4009ec <compute_avgd_parameters+0x1dc>)
  4008fc:	4798      	blx	r3
  4008fe:	4b3c      	ldr	r3, [pc, #240]	; (4009f0 <compute_avgd_parameters+0x1e0>)
  400900:	4798      	blx	r3
  400902:	6060      	str	r0, [r4, #4]
	for(uint8_t i=0; i<4; i+=3){
  400904:	f1bb 0f03 	cmp.w	fp, #3
  400908:	d9c7      	bls.n	40089a <compute_avgd_parameters+0x8a>
  40090a:	483b      	ldr	r0, [pc, #236]	; (4009f8 <compute_avgd_parameters+0x1e8>)
  40090c:	1e83      	subs	r3, r0, #2
  40090e:	301e      	adds	r0, #30
  400910:	2200      	movs	r2, #0
	
	
	for (uint8_t i=0; i<2;i++)
	{
		average_fwhm = 0;
		for (uint8_t j = 0; j < 16; j++) average_fwhm += fwhm[i][j];
  400912:	f833 1f02 	ldrh.w	r1, [r3, #2]!
  400916:	440a      	add	r2, r1
  400918:	4283      	cmp	r3, r0
  40091a:	d1fa      	bne.n	400912 <compute_avgd_parameters+0x102>
		fwhmPtr[i]= (uint16_t)(average_fwhm/16);
  40091c:	4b37      	ldr	r3, [pc, #220]	; (4009fc <compute_avgd_parameters+0x1ec>)
  40091e:	681b      	ldr	r3, [r3, #0]
  400920:	0912      	lsrs	r2, r2, #4
  400922:	801a      	strh	r2, [r3, #0]
  400924:	4834      	ldr	r0, [pc, #208]	; (4009f8 <compute_avgd_parameters+0x1e8>)
  400926:	f100 0320 	add.w	r3, r0, #32
  40092a:	3040      	adds	r0, #64	; 0x40
  40092c:	2200      	movs	r2, #0
		for (uint8_t j = 0; j < 16; j++) average_fwhm += fwhm[i][j];
  40092e:	f833 1b02 	ldrh.w	r1, [r3], #2
  400932:	440a      	add	r2, r1
  400934:	4283      	cmp	r3, r0
  400936:	d1fa      	bne.n	40092e <compute_avgd_parameters+0x11e>
  400938:	4b31      	ldr	r3, [pc, #196]	; (400a00 <compute_avgd_parameters+0x1f0>)
  40093a:	601a      	str	r2, [r3, #0]
		fwhmPtr[i]= (uint16_t)(average_fwhm/16);
  40093c:	4b2f      	ldr	r3, [pc, #188]	; (4009fc <compute_avgd_parameters+0x1ec>)
  40093e:	681b      	ldr	r3, [r3, #0]
  400940:	0912      	lsrs	r2, r2, #4
  400942:	805a      	strh	r2, [r3, #2]
  400944:	4c2f      	ldr	r4, [pc, #188]	; (400a04 <compute_avgd_parameters+0x1f4>)
  400946:	f04f 0a00 	mov.w	sl, #0
  40094a:	ed9f 9b19 	vldr	d9, [pc, #100]	; 4009b0 <compute_avgd_parameters+0x1a0>
	
	
	for (uint8_t i=0; i<2;i++)
	{
		average_skewness = 0;
		for (uint8_t j = 0; j < 16; j++) average_skewness += skewness[i][j];
  40094e:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 400a18 <compute_avgd_parameters+0x208>
  400952:	f8df 80c0 	ldr.w	r8, [pc, #192]	; 400a14 <compute_avgd_parameters+0x204>
		skewnessPtr[i]=  (float) (average_skewness/16);
  400956:	f8df b0c4 	ldr.w	fp, [pc, #196]	; 400a1c <compute_avgd_parameters+0x20c>
  40095a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 4009c0 <compute_avgd_parameters+0x1b0>
  40095e:	f104 0540 	add.w	r5, r4, #64	; 0x40
		fwhmPtr[i]= (uint16_t)(average_fwhm/16);
  400962:	ec57 6b19 	vmov	r6, r7, d9
		for (uint8_t j = 0; j < 16; j++) average_skewness += skewness[i][j];
  400966:	f854 0b04 	ldr.w	r0, [r4], #4
  40096a:	47c8      	blx	r9
  40096c:	4602      	mov	r2, r0
  40096e:	460b      	mov	r3, r1
  400970:	4630      	mov	r0, r6
  400972:	4639      	mov	r1, r7
  400974:	47c0      	blx	r8
  400976:	4606      	mov	r6, r0
  400978:	460f      	mov	r7, r1
  40097a:	42ac      	cmp	r4, r5
  40097c:	d1f3      	bne.n	400966 <compute_avgd_parameters+0x156>
  40097e:	4b22      	ldr	r3, [pc, #136]	; (400a08 <compute_avgd_parameters+0x1f8>)
  400980:	e9c3 6700 	strd	r6, r7, [r3]
		skewnessPtr[i]=  (float) (average_skewness/16);
  400984:	f8db 4000 	ldr.w	r4, [fp]
  400988:	4454      	add	r4, sl
  40098a:	ec53 2b18 	vmov	r2, r3, d8
  40098e:	4e1f      	ldr	r6, [pc, #124]	; (400a0c <compute_avgd_parameters+0x1fc>)
  400990:	47b0      	blx	r6
  400992:	4b17      	ldr	r3, [pc, #92]	; (4009f0 <compute_avgd_parameters+0x1e0>)
  400994:	4798      	blx	r3
  400996:	6020      	str	r0, [r4, #0]
  400998:	f10a 0a04 	add.w	sl, sl, #4
  40099c:	462c      	mov	r4, r5
	for (uint8_t i=0; i<2;i++)
  40099e:	f1ba 0f08 	cmp.w	sl, #8
  4009a2:	d1dc      	bne.n	40095e <compute_avgd_parameters+0x14e>
	}
	
	
	
	
  4009a4:	ecbd 8b04 	vpop	{d8-d9}
  4009a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4009ac:	f3af 8000 	nop.w
	...
  4009bc:	402e0000 	.word	0x402e0000
  4009c0:	00000000 	.word	0x00000000
  4009c4:	3fb00000 	.word	0x3fb00000
  4009c8:	2000099a 	.word	0x2000099a
  4009cc:	2000cf24 	.word	0x2000cf24
  4009d0:	2000000c 	.word	0x2000000c
  4009d4:	20000894 	.word	0x20000894
  4009d8:	2000cf30 	.word	0x2000cf30
  4009dc:	20000008 	.word	0x20000008
  4009e0:	2000cf28 	.word	0x2000cf28
  4009e4:	20000014 	.word	0x20000014
  4009e8:	0040251d 	.word	0x0040251d
  4009ec:	00401d21 	.word	0x00401d21
  4009f0:	00402829 	.word	0x00402829
  4009f4:	2000097c 	.word	0x2000097c
  4009f8:	2000093c 	.word	0x2000093c
  4009fc:	20000000 	.word	0x20000000
  400a00:	2000cf20 	.word	0x2000cf20
  400a04:	20000a5c 	.word	0x20000a5c
  400a08:	2000cf38 	.word	0x2000cf38
  400a0c:	004022c9 	.word	0x004022c9
  400a10:	004021fd 	.word	0x004021fd
  400a14:	00401f65 	.word	0x00401f65
  400a18:	00402221 	.word	0x00402221
  400a1c:	20000010 	.word	0x20000010

00400a20 <pdc_tx_init>:
		pdc_packet_t *p_next_packet)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  400a20:	460b      	mov	r3, r1
  400a22:	b119      	cbz	r1, 400a2c <pdc_tx_init+0xc>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;				
  400a24:	6809      	ldr	r1, [r1, #0]
  400a26:	6081      	str	r1, [r0, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  400a28:	685b      	ldr	r3, [r3, #4]
  400a2a:	60c3      	str	r3, [r0, #12]
	}
	
	if (p_next_packet) {
  400a2c:	b11a      	cbz	r2, 400a36 <pdc_tx_init+0x16>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  400a2e:	6813      	ldr	r3, [r2, #0]
  400a30:	6183      	str	r3, [r0, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  400a32:	6853      	ldr	r3, [r2, #4]
  400a34:	61c3      	str	r3, [r0, #28]
  400a36:	4770      	bx	lr

00400a38 <pdc_rx_init>:
		pdc_packet_t *p_next_packet)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  400a38:	460b      	mov	r3, r1
  400a3a:	b119      	cbz	r1, 400a44 <pdc_rx_init+0xc>
		p_pdc->PERIPH_RPR = p_packet->ul_addr;		// set receive pointer register to the address of the self-defined receive buffer
  400a3c:	6809      	ldr	r1, [r1, #0]
  400a3e:	6001      	str	r1, [r0, #0]
		p_pdc->PERIPH_RCR = p_packet->ul_size;		// set receiver counter register to the size of self-defined receive buffer
  400a40:	685b      	ldr	r3, [r3, #4]
  400a42:	6043      	str	r3, [r0, #4]
	}
	if (p_next_packet) {
  400a44:	b11a      	cbz	r2, 400a4e <pdc_rx_init+0x16>
		p_pdc->PERIPH_RNPR = p_next_packet->ul_addr;
  400a46:	6813      	ldr	r3, [r2, #0]
  400a48:	6103      	str	r3, [r0, #16]
		p_pdc->PERIPH_RNCR = p_next_packet->ul_size;
  400a4a:	6853      	ldr	r3, [r2, #4]
  400a4c:	6143      	str	r3, [r0, #20]
  400a4e:	4770      	bx	lr

00400a50 <pdc_enable_transfer>:
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  400a50:	f021 01fe 	bic.w	r1, r1, #254	; 0xfe
  400a54:	05c9      	lsls	r1, r1, #23
  400a56:	0dc9      	lsrs	r1, r1, #23
	p_pdc->PERIPH_PTCR =
  400a58:	6201      	str	r1, [r0, #32]
  400a5a:	4770      	bx	lr

00400a5c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400a5c:	b5f0      	push	{r4, r5, r6, r7, lr}
  400a5e:	b083      	sub	sp, #12
  400a60:	4605      	mov	r5, r0
  400a62:	460c      	mov	r4, r1
	uint32_t val = 0;
  400a64:	2300      	movs	r3, #0
  400a66:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400a68:	4b18      	ldr	r3, [pc, #96]	; (400acc <usart_serial_getchar+0x70>)
  400a6a:	4298      	cmp	r0, r3
  400a6c:	d00a      	beq.n	400a84 <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400a6e:	4b18      	ldr	r3, [pc, #96]	; (400ad0 <usart_serial_getchar+0x74>)
  400a70:	4298      	cmp	r0, r3
  400a72:	d00f      	beq.n	400a94 <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400a74:	4b17      	ldr	r3, [pc, #92]	; (400ad4 <usart_serial_getchar+0x78>)
  400a76:	4298      	cmp	r0, r3
  400a78:	d014      	beq.n	400aa4 <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400a7a:	4b17      	ldr	r3, [pc, #92]	; (400ad8 <usart_serial_getchar+0x7c>)
  400a7c:	429d      	cmp	r5, r3
  400a7e:	d01b      	beq.n	400ab8 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400a80:	b003      	add	sp, #12
  400a82:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400a84:	461f      	mov	r7, r3
  400a86:	4e15      	ldr	r6, [pc, #84]	; (400adc <usart_serial_getchar+0x80>)
  400a88:	4621      	mov	r1, r4
  400a8a:	4638      	mov	r0, r7
  400a8c:	47b0      	blx	r6
  400a8e:	2800      	cmp	r0, #0
  400a90:	d1fa      	bne.n	400a88 <usart_serial_getchar+0x2c>
  400a92:	e7f2      	b.n	400a7a <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400a94:	461e      	mov	r6, r3
  400a96:	4d11      	ldr	r5, [pc, #68]	; (400adc <usart_serial_getchar+0x80>)
  400a98:	4621      	mov	r1, r4
  400a9a:	4630      	mov	r0, r6
  400a9c:	47a8      	blx	r5
  400a9e:	2800      	cmp	r0, #0
  400aa0:	d1fa      	bne.n	400a98 <usart_serial_getchar+0x3c>
  400aa2:	e7ed      	b.n	400a80 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  400aa4:	461e      	mov	r6, r3
  400aa6:	4d0e      	ldr	r5, [pc, #56]	; (400ae0 <usart_serial_getchar+0x84>)
  400aa8:	a901      	add	r1, sp, #4
  400aaa:	4630      	mov	r0, r6
  400aac:	47a8      	blx	r5
  400aae:	2800      	cmp	r0, #0
  400ab0:	d1fa      	bne.n	400aa8 <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  400ab2:	9b01      	ldr	r3, [sp, #4]
  400ab4:	7023      	strb	r3, [r4, #0]
  400ab6:	e7e3      	b.n	400a80 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  400ab8:	461e      	mov	r6, r3
  400aba:	4d09      	ldr	r5, [pc, #36]	; (400ae0 <usart_serial_getchar+0x84>)
  400abc:	a901      	add	r1, sp, #4
  400abe:	4630      	mov	r0, r6
  400ac0:	47a8      	blx	r5
  400ac2:	2800      	cmp	r0, #0
  400ac4:	d1fa      	bne.n	400abc <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  400ac6:	9b01      	ldr	r3, [sp, #4]
  400ac8:	7023      	strb	r3, [r4, #0]
}
  400aca:	e7d9      	b.n	400a80 <usart_serial_getchar+0x24>
  400acc:	400e0600 	.word	0x400e0600
  400ad0:	40060600 	.word	0x40060600
  400ad4:	400a0000 	.word	0x400a0000
  400ad8:	400a4000 	.word	0x400a4000
  400adc:	00401593 	.word	0x00401593
  400ae0:	004015d5 	.word	0x004015d5

00400ae4 <usart_serial_putchar>:
{
  400ae4:	b570      	push	{r4, r5, r6, lr}
  400ae6:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  400ae8:	4b18      	ldr	r3, [pc, #96]	; (400b4c <usart_serial_putchar+0x68>)
  400aea:	4298      	cmp	r0, r3
  400aec:	d00a      	beq.n	400b04 <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  400aee:	4b18      	ldr	r3, [pc, #96]	; (400b50 <usart_serial_putchar+0x6c>)
  400af0:	4298      	cmp	r0, r3
  400af2:	d010      	beq.n	400b16 <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  400af4:	4b17      	ldr	r3, [pc, #92]	; (400b54 <usart_serial_putchar+0x70>)
  400af6:	4298      	cmp	r0, r3
  400af8:	d016      	beq.n	400b28 <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  400afa:	4b17      	ldr	r3, [pc, #92]	; (400b58 <usart_serial_putchar+0x74>)
  400afc:	4298      	cmp	r0, r3
  400afe:	d01c      	beq.n	400b3a <usart_serial_putchar+0x56>
	return 0;
  400b00:	2000      	movs	r0, #0
}
  400b02:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400b04:	461e      	mov	r6, r3
  400b06:	4d15      	ldr	r5, [pc, #84]	; (400b5c <usart_serial_putchar+0x78>)
  400b08:	4621      	mov	r1, r4
  400b0a:	4630      	mov	r0, r6
  400b0c:	47a8      	blx	r5
  400b0e:	2800      	cmp	r0, #0
  400b10:	d1fa      	bne.n	400b08 <usart_serial_putchar+0x24>
		return 1;
  400b12:	2001      	movs	r0, #1
  400b14:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400b16:	461e      	mov	r6, r3
  400b18:	4d10      	ldr	r5, [pc, #64]	; (400b5c <usart_serial_putchar+0x78>)
  400b1a:	4621      	mov	r1, r4
  400b1c:	4630      	mov	r0, r6
  400b1e:	47a8      	blx	r5
  400b20:	2800      	cmp	r0, #0
  400b22:	d1fa      	bne.n	400b1a <usart_serial_putchar+0x36>
		return 1;
  400b24:	2001      	movs	r0, #1
  400b26:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400b28:	461e      	mov	r6, r3
  400b2a:	4d0d      	ldr	r5, [pc, #52]	; (400b60 <usart_serial_putchar+0x7c>)
  400b2c:	4621      	mov	r1, r4
  400b2e:	4630      	mov	r0, r6
  400b30:	47a8      	blx	r5
  400b32:	2800      	cmp	r0, #0
  400b34:	d1fa      	bne.n	400b2c <usart_serial_putchar+0x48>
		return 1;
  400b36:	2001      	movs	r0, #1
  400b38:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400b3a:	461e      	mov	r6, r3
  400b3c:	4d08      	ldr	r5, [pc, #32]	; (400b60 <usart_serial_putchar+0x7c>)
  400b3e:	4621      	mov	r1, r4
  400b40:	4630      	mov	r0, r6
  400b42:	47a8      	blx	r5
  400b44:	2800      	cmp	r0, #0
  400b46:	d1fa      	bne.n	400b3e <usart_serial_putchar+0x5a>
		return 1;
  400b48:	2001      	movs	r0, #1
  400b4a:	bd70      	pop	{r4, r5, r6, pc}
  400b4c:	400e0600 	.word	0x400e0600
  400b50:	40060600 	.word	0x40060600
  400b54:	400a0000 	.word	0x400a0000
  400b58:	400a4000 	.word	0x400a4000
  400b5c:	00401583 	.word	0x00401583
  400b60:	004015c1 	.word	0x004015c1

00400b64 <configure_UART>:


/* Configure UART module with desired settings*/

void configure_UART(void)
{
  400b64:	b530      	push	{r4, r5, lr}
  400b66:	b085      	sub	sp, #20
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400b68:	2007      	movs	r0, #7
  400b6a:	4d12      	ldr	r5, [pc, #72]	; (400bb4 <configure_UART+0x50>)
  400b6c:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400b6e:	4c12      	ldr	r4, [pc, #72]	; (400bb8 <configure_UART+0x54>)
  400b70:	4b12      	ldr	r3, [pc, #72]	; (400bbc <configure_UART+0x58>)
  400b72:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400b74:	4a12      	ldr	r2, [pc, #72]	; (400bc0 <configure_UART+0x5c>)
  400b76:	4b13      	ldr	r3, [pc, #76]	; (400bc4 <configure_UART+0x60>)
  400b78:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400b7a:	4a13      	ldr	r2, [pc, #76]	; (400bc8 <configure_UART+0x64>)
  400b7c:	4b13      	ldr	r3, [pc, #76]	; (400bcc <configure_UART+0x68>)
  400b7e:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400b80:	4b13      	ldr	r3, [pc, #76]	; (400bd0 <configure_UART+0x6c>)
  400b82:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400b84:	f44f 4316 	mov.w	r3, #38400	; 0x9600
  400b88:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400b8a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400b8e:	9303      	str	r3, [sp, #12]
  400b90:	2007      	movs	r0, #7
  400b92:	47a8      	blx	r5
		uart_init((Uart*)p_usart, &uart_settings);
  400b94:	a901      	add	r1, sp, #4
  400b96:	4620      	mov	r0, r4
  400b98:	4b0e      	ldr	r3, [pc, #56]	; (400bd4 <configure_UART+0x70>)
  400b9a:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400b9c:	4d0e      	ldr	r5, [pc, #56]	; (400bd8 <configure_UART+0x74>)
  400b9e:	682b      	ldr	r3, [r5, #0]
  400ba0:	2100      	movs	r1, #0
  400ba2:	6898      	ldr	r0, [r3, #8]
  400ba4:	4c0d      	ldr	r4, [pc, #52]	; (400bdc <configure_UART+0x78>)
  400ba6:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400ba8:	682b      	ldr	r3, [r5, #0]
  400baa:	2100      	movs	r1, #0
  400bac:	6858      	ldr	r0, [r3, #4]
  400bae:	47a0      	blx	r4
		.paritytype = CONF_UART_PARITY											
	};
		
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);							
	stdio_serial_init(CONF_UART, &uart_serial_options);							
}
  400bb0:	b005      	add	sp, #20
  400bb2:	bd30      	pop	{r4, r5, pc}
  400bb4:	0040143d 	.word	0x0040143d
  400bb8:	400e0600 	.word	0x400e0600
  400bbc:	2000cf6c 	.word	0x2000cf6c
  400bc0:	00400ae5 	.word	0x00400ae5
  400bc4:	2000cf68 	.word	0x2000cf68
  400bc8:	00400a5d 	.word	0x00400a5d
  400bcc:	2000cf64 	.word	0x2000cf64
  400bd0:	05b8d800 	.word	0x05b8d800
  400bd4:	00401543 	.word	0x00401543
  400bd8:	20000030 	.word	0x20000030
  400bdc:	004029c1 	.word	0x004029c1

00400be0 <send_cycle_plot>:


/* Send the plotting data (8334 12-bit sample values) of one BPM80-cycle */

void send_cycle_plot()
{	
  400be0:	b508      	push	{r3, lr}
	pdc_tx_init(g_p_uart_pdc, &cycle_plot_packet, NULL);
  400be2:	2200      	movs	r2, #0
  400be4:	4904      	ldr	r1, [pc, #16]	; (400bf8 <send_cycle_plot+0x18>)
  400be6:	4b05      	ldr	r3, [pc, #20]	; (400bfc <send_cycle_plot+0x1c>)
  400be8:	6818      	ldr	r0, [r3, #0]
  400bea:	4b05      	ldr	r3, [pc, #20]	; (400c00 <send_cycle_plot+0x20>)
  400bec:	4798      	blx	r3
	config[3] = 0;																		// reset the plotting data flag in configuration array
  400bee:	2200      	movs	r2, #0
  400bf0:	4b04      	ldr	r3, [pc, #16]	; (400c04 <send_cycle_plot+0x24>)
  400bf2:	70da      	strb	r2, [r3, #3]
  400bf4:	bd08      	pop	{r3, pc}
  400bf6:	bf00      	nop
  400bf8:	2000cf48 	.word	0x2000cf48
  400bfc:	2000cf50 	.word	0x2000cf50
  400c00:	00400a21 	.word	0x00400a21
  400c04:	20000adc 	.word	0x20000adc

00400c08 <send_beam_parameters>:


/* Send beam parameter values (12 double-precision values) */

void send_beam_parameters()
{
  400c08:	b508      	push	{r3, lr}
	compute_avgd_parameters();
  400c0a:	4b09      	ldr	r3, [pc, #36]	; (400c30 <send_beam_parameters+0x28>)
  400c0c:	4798      	blx	r3
	beam_parameters_bytes[0] = 111;
  400c0e:	4b09      	ldr	r3, [pc, #36]	; (400c34 <send_beam_parameters+0x2c>)
  400c10:	226f      	movs	r2, #111	; 0x6f
  400c12:	701a      	strb	r2, [r3, #0]
	beam_parameters_bytes[37] = 222;
  400c14:	22de      	movs	r2, #222	; 0xde
  400c16:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	pdc_tx_init(g_p_uart_pdc, &beam_parameters_packet, NULL);
  400c1a:	2200      	movs	r2, #0
  400c1c:	4906      	ldr	r1, [pc, #24]	; (400c38 <send_beam_parameters+0x30>)
  400c1e:	4b07      	ldr	r3, [pc, #28]	; (400c3c <send_beam_parameters+0x34>)
  400c20:	6818      	ldr	r0, [r3, #0]
  400c22:	4b07      	ldr	r3, [pc, #28]	; (400c40 <send_beam_parameters+0x38>)
  400c24:	4798      	blx	r3
	config[2] = 0;																		// reset parameter data flag in configuration array
  400c26:	2200      	movs	r2, #0
  400c28:	4b06      	ldr	r3, [pc, #24]	; (400c44 <send_beam_parameters+0x3c>)
  400c2a:	709a      	strb	r2, [r3, #2]
  400c2c:	bd08      	pop	{r3, pc}
  400c2e:	bf00      	nop
  400c30:	00400811 	.word	0x00400811
  400c34:	20000914 	.word	0x20000914
  400c38:	2000cf40 	.word	0x2000cf40
  400c3c:	2000cf50 	.word	0x2000cf50
  400c40:	00400a21 	.word	0x00400a21
  400c44:	20000adc 	.word	0x20000adc

00400c48 <UART0_Handler>:


/* Interrupt handler for UART interrupt. */
 
void console_uart_irq_handler(void)
{
  400c48:	b508      	push	{r3, lr}
	//Get UART status and check if PDC receive buffer is full 
	if ((uart_get_status(CONSOLE_UART) & UART_SR_RXBUFF) == UART_SR_RXBUFF) {
  400c4a:	4811      	ldr	r0, [pc, #68]	; (400c90 <UART0_Handler+0x48>)
  400c4c:	4b11      	ldr	r3, [pc, #68]	; (400c94 <UART0_Handler+0x4c>)
  400c4e:	4798      	blx	r3
  400c50:	f410 5f80 	tst.w	r0, #4096	; 0x1000
  400c54:	d100      	bne.n	400c58 <UART0_Handler+0x10>
  400c56:	bd08      	pop	{r3, pc}
		
		// Configure PDC for data transfer (RX and TX) 
		
		pdc_rx_init(g_p_uart_pdc, &g_pdc_uart_packet, NULL);				// pass the PDC register base and the address of the transfer buffer, will start the transfer and wait until expected amount of data is received (which will trigger interrupt)
  400c58:	2200      	movs	r2, #0
  400c5a:	490f      	ldr	r1, [pc, #60]	; (400c98 <UART0_Handler+0x50>)
  400c5c:	4b0f      	ldr	r3, [pc, #60]	; (400c9c <UART0_Handler+0x54>)
  400c5e:	6818      	ldr	r0, [r3, #0]
  400c60:	4b0f      	ldr	r3, [pc, #60]	; (400ca0 <UART0_Handler+0x58>)
  400c62:	4798      	blx	r3
		
		uint8_t command_index = 0;
		if(host_command[0] == 255)											// check front delimiter of the host packet
  400c64:	4b0f      	ldr	r3, [pc, #60]	; (400ca4 <UART0_Handler+0x5c>)
  400c66:	781b      	ldrb	r3, [r3, #0]
  400c68:	2bff      	cmp	r3, #255	; 0xff
  400c6a:	d1f4      	bne.n	400c56 <UART0_Handler+0xe>
		{
			command_index= host_command[1];											// second element of host command contains index in configuration array (indicates which setting to change)
  400c6c:	4a0d      	ldr	r2, [pc, #52]	; (400ca4 <UART0_Handler+0x5c>)
  400c6e:	7853      	ldrb	r3, [r2, #1]
			config[command_index] = host_command[2];								// third element is the new value of the specified setting
  400c70:	7891      	ldrb	r1, [r2, #2]
  400c72:	4a0d      	ldr	r2, [pc, #52]	; (400ca8 <UART0_Handler+0x60>)
  400c74:	54d1      	strb	r1, [r2, r3]
		}
		
		//if (command_index == 1) dacc_write_conversion_data(DACC, config[1]*16);		// change trigger level immediately
		if (command_index == 1) afec_channel_set_analog_offset(AFEC0,AFEC_CHANNEL_6, 2048-config[1]);
  400c76:	2b01      	cmp	r3, #1
  400c78:	d1ed      	bne.n	400c56 <UART0_Handler+0xe>
  400c7a:	7853      	ldrb	r3, [r2, #1]
  400c7c:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
static inline void afec_channel_set_analog_offset(Afec *const afec,
		enum afec_channel_num afec_ch, uint16_t aoffset)
{
	afec_ch_sanity_check(afec, afec_ch);

	afec->AFEC_CSELR = afec_ch;
  400c80:	4a0a      	ldr	r2, [pc, #40]	; (400cac <UART0_Handler+0x64>)
  400c82:	2106      	movs	r1, #6
  400c84:	6651      	str	r1, [r2, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  400c86:	f3c3 030b 	ubfx	r3, r3, #0, #12
  400c8a:	66d3      	str	r3, [r2, #108]	; 0x6c
		//pdc_tx_init(g_p_uart_pdc, &g_pdc_uart_packet, NULL);						// This transfer echoes the received packet that caused this interrupt, so computer application can check if command is correctly received (only for debugging)
	}
	
	
}
  400c8c:	e7e3      	b.n	400c56 <UART0_Handler+0xe>
  400c8e:	bf00      	nop
  400c90:	400e0600 	.word	0x400e0600
  400c94:	0040157f 	.word	0x0040157f
  400c98:	2000cf54 	.word	0x2000cf54
  400c9c:	2000cf50 	.word	0x2000cf50
  400ca0:	00400a39 	.word	0x00400a39
  400ca4:	20000ae4 	.word	0x20000ae4
  400ca8:	20000adc 	.word	0x20000adc
  400cac:	400b0000 	.word	0x400b0000

00400cb0 <pdc_uart_initialization>:


void pdc_uart_initialization(void)
{
  400cb0:	b570      	push	{r4, r5, r6, lr}
	/* Initialize the UART console */
	configure_UART();
  400cb2:	4b15      	ldr	r3, [pc, #84]	; (400d08 <pdc_uart_initialization+0x58>)
  400cb4:	4798      	blx	r3

	/* Get pointer to UART PDC register base */
	g_p_uart_pdc = uart_get_pdc_base(CONSOLE_UART);
  400cb6:	4d15      	ldr	r5, [pc, #84]	; (400d0c <pdc_uart_initialization+0x5c>)
  400cb8:	4628      	mov	r0, r5
  400cba:	4b15      	ldr	r3, [pc, #84]	; (400d10 <pdc_uart_initialization+0x60>)
  400cbc:	4798      	blx	r3
  400cbe:	4e15      	ldr	r6, [pc, #84]	; (400d14 <pdc_uart_initialization+0x64>)
  400cc0:	6030      	str	r0, [r6, #0]

	/* Initialize PDC data packet for transfer (receive/transmit) by specifying base pointer and size of the packet */
	g_pdc_uart_packet.ul_addr = (uint32_t) host_command;					// receive buffer which we also echo back to the computer
  400cc2:	4c15      	ldr	r4, [pc, #84]	; (400d18 <pdc_uart_initialization+0x68>)
  400cc4:	4b15      	ldr	r3, [pc, #84]	; (400d1c <pdc_uart_initialization+0x6c>)
  400cc6:	6023      	str	r3, [r4, #0]
	g_pdc_uart_packet.ul_size = BUFFER_SIZE_HOST_COMMAND;								
  400cc8:	2303      	movs	r3, #3
  400cca:	6063      	str	r3, [r4, #4]
	
	beam_parameters_packet.ul_addr = (uint32_t) beam_parameters_bytes;			// transmit packet/buffer for beam parameters
  400ccc:	4b14      	ldr	r3, [pc, #80]	; (400d20 <pdc_uart_initialization+0x70>)
  400cce:	4a15      	ldr	r2, [pc, #84]	; (400d24 <pdc_uart_initialization+0x74>)
  400cd0:	601a      	str	r2, [r3, #0]
	beam_parameters_packet.ul_size = BUFFER_SIZE_PARAMETERS;
  400cd2:	2226      	movs	r2, #38	; 0x26
  400cd4:	605a      	str	r2, [r3, #4]
	
	cycle_plot_packet.ul_addr = (uint32_t) transmit_buffer;					// start address of transfer packet data is the buffer we defined ourselves
  400cd6:	4b14      	ldr	r3, [pc, #80]	; (400d28 <pdc_uart_initialization+0x78>)
  400cd8:	4a14      	ldr	r2, [pc, #80]	; (400d2c <pdc_uart_initialization+0x7c>)
  400cda:	6812      	ldr	r2, [r2, #0]
  400cdc:	601a      	str	r2, [r3, #0]
	cycle_plot_packet.ul_size = BUFFER_SIZE_PLOTDATA;
  400cde:	f244 121c 	movw	r2, #16668	; 0x411c
  400ce2:	605a      	str	r2, [r3, #4]
	
	/* Enable PDC transfers, here we set both transmitter and receiver high (full duplex). Receiver and transmitter hardware operate independently. 
	   We start the receive transfer, transmits are always started in response to a received command*/
	pdc_enable_transfer(g_p_uart_pdc, PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  400ce4:	f240 1101 	movw	r1, #257	; 0x101
  400ce8:	4b11      	ldr	r3, [pc, #68]	; (400d30 <pdc_uart_initialization+0x80>)
  400cea:	4798      	blx	r3
	pdc_rx_init(g_p_uart_pdc, &g_pdc_uart_packet, NULL);
  400cec:	2200      	movs	r2, #0
  400cee:	4621      	mov	r1, r4
  400cf0:	6830      	ldr	r0, [r6, #0]
  400cf2:	4b10      	ldr	r3, [pc, #64]	; (400d34 <pdc_uart_initialization+0x84>)
  400cf4:	4798      	blx	r3
	
	/* Enable UART IRQ for receive buffer full (host command received)*/
	uart_enable_interrupt(CONSOLE_UART, UART_IER_RXBUFF);
  400cf6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  400cfa:	4628      	mov	r0, r5
  400cfc:	4b0e      	ldr	r3, [pc, #56]	; (400d38 <pdc_uart_initialization+0x88>)
  400cfe:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400d00:	2280      	movs	r2, #128	; 0x80
  400d02:	4b0e      	ldr	r3, [pc, #56]	; (400d3c <pdc_uart_initialization+0x8c>)
  400d04:	601a      	str	r2, [r3, #0]
  400d06:	bd70      	pop	{r4, r5, r6, pc}
  400d08:	00400b65 	.word	0x00400b65
  400d0c:	400e0600 	.word	0x400e0600
  400d10:	004015a5 	.word	0x004015a5
  400d14:	2000cf50 	.word	0x2000cf50
  400d18:	2000cf54 	.word	0x2000cf54
  400d1c:	20000ae4 	.word	0x20000ae4
  400d20:	2000cf40 	.word	0x2000cf40
  400d24:	20000914 	.word	0x20000914
  400d28:	2000cf48 	.word	0x2000cf48
  400d2c:	20000028 	.word	0x20000028
  400d30:	00400a51 	.word	0x00400a51
  400d34:	00400a39 	.word	0x00400a39
  400d38:	0040157b 	.word	0x0040157b
  400d3c:	e000e100 	.word	0xe000e100

00400d40 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400d40:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400d42:	480e      	ldr	r0, [pc, #56]	; (400d7c <sysclk_init+0x3c>)
  400d44:	4b0e      	ldr	r3, [pc, #56]	; (400d80 <sysclk_init+0x40>)
  400d46:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400d48:	213e      	movs	r1, #62	; 0x3e
  400d4a:	2000      	movs	r0, #0
  400d4c:	4b0d      	ldr	r3, [pc, #52]	; (400d84 <sysclk_init+0x44>)
  400d4e:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400d50:	4c0d      	ldr	r4, [pc, #52]	; (400d88 <sysclk_init+0x48>)
  400d52:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400d54:	2800      	cmp	r0, #0
  400d56:	d0fc      	beq.n	400d52 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400d58:	4b0c      	ldr	r3, [pc, #48]	; (400d8c <sysclk_init+0x4c>)
  400d5a:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400d5c:	4a0c      	ldr	r2, [pc, #48]	; (400d90 <sysclk_init+0x50>)
  400d5e:	4b0d      	ldr	r3, [pc, #52]	; (400d94 <sysclk_init+0x54>)
  400d60:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	UNUSED(ul_pll_id);
	return pmc_is_locked_pllack();
  400d62:	4c0d      	ldr	r4, [pc, #52]	; (400d98 <sysclk_init+0x58>)
  400d64:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400d66:	2800      	cmp	r0, #0
  400d68:	d0fc      	beq.n	400d64 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400d6a:	2010      	movs	r0, #16
  400d6c:	4b0b      	ldr	r3, [pc, #44]	; (400d9c <sysclk_init+0x5c>)
  400d6e:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400d70:	4b0b      	ldr	r3, [pc, #44]	; (400da0 <sysclk_init+0x60>)
  400d72:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400d74:	480b      	ldr	r0, [pc, #44]	; (400da4 <sysclk_init+0x64>)
  400d76:	4b02      	ldr	r3, [pc, #8]	; (400d80 <sysclk_init+0x40>)
  400d78:	4798      	blx	r3
  400d7a:	bd10      	pop	{r4, pc}
  400d7c:	07270e00 	.word	0x07270e00
  400d80:	004017c5 	.word	0x004017c5
  400d84:	004013b9 	.word	0x004013b9
  400d88:	0040140d 	.word	0x0040140d
  400d8c:	0040141d 	.word	0x0040141d
  400d90:	200f3f01 	.word	0x200f3f01
  400d94:	400e0400 	.word	0x400e0400
  400d98:	0040142d 	.word	0x0040142d
  400d9c:	00401355 	.word	0x00401355
  400da0:	004016b9 	.word	0x004016b9
  400da4:	05b8d800 	.word	0x05b8d800

00400da8 <usart_serial_read_packet>:
 *
 */
status_code_t usart_serial_read_packet(usart_if usart, uint8_t *data,
		size_t len)
{
	while (len) {
  400da8:	2a00      	cmp	r2, #0
  400daa:	d03f      	beq.n	400e2c <usart_serial_read_packet+0x84>
{
  400dac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400db0:	b083      	sub	sp, #12
  400db2:	4606      	mov	r6, r0
  400db4:	460c      	mov	r4, r1
  400db6:	4693      	mov	fp, r2
  400db8:	448b      	add	fp, r1
	if (UART0 == (Uart*)p_usart) {
  400dba:	4f1d      	ldr	r7, [pc, #116]	; (400e30 <usart_serial_read_packet+0x88>)
		while (uart_read((Uart*)p_usart, data));
  400dbc:	4d1d      	ldr	r5, [pc, #116]	; (400e34 <usart_serial_read_packet+0x8c>)
	if (UART1 == (Uart*)p_usart) {
  400dbe:	f8df a080 	ldr.w	sl, [pc, #128]	; 400e40 <usart_serial_read_packet+0x98>
  400dc2:	e00d      	b.n	400de0 <usart_serial_read_packet+0x38>
		while (uart_read((Uart*)p_usart, data));
  400dc4:	4621      	mov	r1, r4
  400dc6:	4638      	mov	r0, r7
  400dc8:	47a8      	blx	r5
  400dca:	2800      	cmp	r0, #0
  400dcc:	d1fa      	bne.n	400dc4 <usart_serial_read_packet+0x1c>
  400dce:	e010      	b.n	400df2 <usart_serial_read_packet+0x4a>
		while (uart_read((Uart*)p_usart, data));
  400dd0:	4621      	mov	r1, r4
  400dd2:	4650      	mov	r0, sl
  400dd4:	47a8      	blx	r5
  400dd6:	2800      	cmp	r0, #0
  400dd8:	d1fa      	bne.n	400dd0 <usart_serial_read_packet+0x28>
		usart_serial_getchar(usart, data);
		len--;
		data++;
  400dda:	3401      	adds	r4, #1
	while (len) {
  400ddc:	455c      	cmp	r4, fp
  400dde:	d021      	beq.n	400e24 <usart_serial_read_packet+0x7c>
	uint32_t val = 0;
  400de0:	2300      	movs	r3, #0
  400de2:	9301      	str	r3, [sp, #4]
	if (UART0 == (Uart*)p_usart) {
  400de4:	42be      	cmp	r6, r7
  400de6:	d0ed      	beq.n	400dc4 <usart_serial_read_packet+0x1c>
	if (UART1 == (Uart*)p_usart) {
  400de8:	4556      	cmp	r6, sl
  400dea:	d0f1      	beq.n	400dd0 <usart_serial_read_packet+0x28>
	if (USART0 == p_usart) {
  400dec:	4b12      	ldr	r3, [pc, #72]	; (400e38 <usart_serial_read_packet+0x90>)
  400dee:	429e      	cmp	r6, r3
  400df0:	d00d      	beq.n	400e0e <usart_serial_read_packet+0x66>
	if (USART1 == p_usart) {
  400df2:	4b12      	ldr	r3, [pc, #72]	; (400e3c <usart_serial_read_packet+0x94>)
  400df4:	429e      	cmp	r6, r3
  400df6:	d1f0      	bne.n	400dda <usart_serial_read_packet+0x32>
		while (usart_read(p_usart, &val));
  400df8:	4699      	mov	r9, r3
  400dfa:	f8df 8048 	ldr.w	r8, [pc, #72]	; 400e44 <usart_serial_read_packet+0x9c>
  400dfe:	a901      	add	r1, sp, #4
  400e00:	4648      	mov	r0, r9
  400e02:	47c0      	blx	r8
  400e04:	2800      	cmp	r0, #0
  400e06:	d1fa      	bne.n	400dfe <usart_serial_read_packet+0x56>
		*data = (uint8_t)(val & 0xFF);
  400e08:	9b01      	ldr	r3, [sp, #4]
  400e0a:	7023      	strb	r3, [r4, #0]
  400e0c:	e7e5      	b.n	400dda <usart_serial_read_packet+0x32>
		while (usart_read(p_usart, &val));
  400e0e:	4699      	mov	r9, r3
  400e10:	f8df 8030 	ldr.w	r8, [pc, #48]	; 400e44 <usart_serial_read_packet+0x9c>
  400e14:	a901      	add	r1, sp, #4
  400e16:	4648      	mov	r0, r9
  400e18:	47c0      	blx	r8
  400e1a:	2800      	cmp	r0, #0
  400e1c:	d1fa      	bne.n	400e14 <usart_serial_read_packet+0x6c>
		*data = (uint8_t)(val & 0xFF);
  400e1e:	9b01      	ldr	r3, [sp, #4]
  400e20:	7023      	strb	r3, [r4, #0]
  400e22:	e7da      	b.n	400dda <usart_serial_read_packet+0x32>
	}
	return STATUS_OK;
}
  400e24:	2000      	movs	r0, #0
  400e26:	b003      	add	sp, #12
  400e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400e2c:	2000      	movs	r0, #0
  400e2e:	4770      	bx	lr
  400e30:	400e0600 	.word	0x400e0600
  400e34:	00401593 	.word	0x00401593
  400e38:	400a0000 	.word	0x400a0000
  400e3c:	400a4000 	.word	0x400a4000
  400e40:	40060600 	.word	0x40060600
  400e44:	004015d5 	.word	0x004015d5

00400e48 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400e48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400e4c:	b980      	cbnz	r0, 400e70 <_read+0x28>
  400e4e:	460c      	mov	r4, r1
  400e50:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400e52:	2a00      	cmp	r2, #0
  400e54:	dd0f      	ble.n	400e76 <_read+0x2e>
  400e56:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400e58:	4e08      	ldr	r6, [pc, #32]	; (400e7c <_read+0x34>)
  400e5a:	4d09      	ldr	r5, [pc, #36]	; (400e80 <_read+0x38>)
  400e5c:	6830      	ldr	r0, [r6, #0]
  400e5e:	4621      	mov	r1, r4
  400e60:	682b      	ldr	r3, [r5, #0]
  400e62:	4798      	blx	r3
		ptr++;
  400e64:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400e66:	42bc      	cmp	r4, r7
  400e68:	d1f8      	bne.n	400e5c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400e6a:	4640      	mov	r0, r8
  400e6c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400e70:	f04f 38ff 	mov.w	r8, #4294967295
  400e74:	e7f9      	b.n	400e6a <_read+0x22>
	for (; len > 0; --len) {
  400e76:	4680      	mov	r8, r0
  400e78:	e7f7      	b.n	400e6a <_read+0x22>
  400e7a:	bf00      	nop
  400e7c:	2000cf6c 	.word	0x2000cf6c
  400e80:	2000cf64 	.word	0x2000cf64

00400e84 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400e84:	3801      	subs	r0, #1
  400e86:	2802      	cmp	r0, #2
  400e88:	d815      	bhi.n	400eb6 <_write+0x32>
{
  400e8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400e8e:	460e      	mov	r6, r1
  400e90:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400e92:	b19a      	cbz	r2, 400ebc <_write+0x38>
  400e94:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400e96:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400ed0 <_write+0x4c>
  400e9a:	4f0c      	ldr	r7, [pc, #48]	; (400ecc <_write+0x48>)
  400e9c:	f8d8 0000 	ldr.w	r0, [r8]
  400ea0:	f815 1b01 	ldrb.w	r1, [r5], #1
  400ea4:	683b      	ldr	r3, [r7, #0]
  400ea6:	4798      	blx	r3
  400ea8:	2800      	cmp	r0, #0
  400eaa:	db0a      	blt.n	400ec2 <_write+0x3e>
  400eac:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400eae:	3c01      	subs	r4, #1
  400eb0:	d1f4      	bne.n	400e9c <_write+0x18>
  400eb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400eb6:	f04f 30ff 	mov.w	r0, #4294967295
  400eba:	4770      	bx	lr
	for (; len != 0; --len) {
  400ebc:	4610      	mov	r0, r2
  400ebe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400ec2:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400ec6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400eca:	bf00      	nop
  400ecc:	2000cf68 	.word	0x2000cf68
  400ed0:	2000cf6c 	.word	0x2000cf6c

00400ed4 <board_init>:
		ioport_set_pin_mode(pin, mode);\
		ioport_set_pin_sense_mode(pin, sense);\
	} while (0)

void board_init(void)
{
  400ed4:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400ed6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400eda:	4b21      	ldr	r3, [pc, #132]	; (400f60 <board_init+0x8c>)
  400edc:	605a      	str	r2, [r3, #4]
  400ede:	2009      	movs	r0, #9
  400ee0:	4c20      	ldr	r4, [pc, #128]	; (400f64 <board_init+0x90>)
  400ee2:	47a0      	blx	r4
  400ee4:	200a      	movs	r0, #10
  400ee6:	47a0      	blx	r4
  400ee8:	200b      	movs	r0, #11
  400eea:	47a0      	blx	r4
  400eec:	200c      	movs	r0, #12
  400eee:	47a0      	blx	r4
  400ef0:	200d      	movs	r0, #13
  400ef2:	47a0      	blx	r4
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400ef4:	4b1c      	ldr	r3, [pc, #112]	; (400f68 <board_init+0x94>)
  400ef6:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  400efa:	611a      	str	r2, [r3, #16]
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400efc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400f00:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400f02:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
  400f06:	2204      	movs	r2, #4
  400f08:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400f0a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  400f0e:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  400f10:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400f14:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  400f16:	621a      	str	r2, [r3, #32]
		base->PIO_IFSCER = mask;
  400f18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  400f1c:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400f1e:	f021 0104 	bic.w	r1, r1, #4
  400f22:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400f24:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400f26:	f021 0104 	bic.w	r1, r1, #4
  400f2a:	6759      	str	r1, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400f2c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400f30:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  400f34:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  400f38:	f44f 62c0 	mov.w	r2, #1536	; 0x600
  400f3c:	661a      	str	r2, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  400f3e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  400f42:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  400f44:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  400f46:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  400f4a:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400f4c:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  400f50:	6719      	str	r1, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  400f52:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400f54:	f421 61c0 	bic.w	r1, r1, #1536	; 0x600
  400f58:	6759      	str	r1, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400f5a:	605a      	str	r2, [r3, #4]
  400f5c:	bd10      	pop	{r4, pc}
  400f5e:	bf00      	nop
  400f60:	400e1850 	.word	0x400e1850
  400f64:	0040143d 	.word	0x0040143d
  400f68:	400e1400 	.word	0x400e1400

00400f6c <acc_init>:
		Acc *p_acc,
		uint32_t ul_select_plus,
		uint32_t ul_select_minus,
		uint32_t ul_edge_type,
		uint32_t ul_invert)
{
  400f6c:	b410      	push	{r4}
	/* Validate the parameters. */
	Assert(p_acc);
	
	/* Reset the controller. */
	p_acc->ACC_CR |= ACC_CR_SWRST;
  400f6e:	6804      	ldr	r4, [r0, #0]
  400f70:	f044 0401 	orr.w	r4, r4, #1
  400f74:	6004      	str	r4, [r0, #0]

	/* Write to the MR register. */
	p_acc->ACC_MR = (((ul_select_plus) & ACC_MR_SELPLUS_Msk) | 
			((ul_select_minus) & ACC_MR_SELMINUS_Msk) | 
			((ul_edge_type) & ACC_MR_EDGETYP_Msk) | 
			((ul_invert) & ACC_MR_INV)) | ACC_MR_ACEN_EN;
  400f76:	9c01      	ldr	r4, [sp, #4]
  400f78:	f404 5480 	and.w	r4, r4, #4096	; 0x1000
  400f7c:	f444 7480 	orr.w	r4, r4, #256	; 0x100
			((ul_edge_type) & ACC_MR_EDGETYP_Msk) | 
  400f80:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
			((ul_invert) & ACC_MR_INV)) | ACC_MR_ACEN_EN;
  400f84:	431c      	orrs	r4, r3
			((ul_select_minus) & ACC_MR_SELMINUS_Msk) | 
  400f86:	f002 0207 	and.w	r2, r2, #7
			((ul_invert) & ACC_MR_INV)) | ACC_MR_ACEN_EN;
  400f8a:	4314      	orrs	r4, r2
	p_acc->ACC_MR = (((ul_select_plus) & ACC_MR_SELPLUS_Msk) | 
  400f8c:	f001 0170 	and.w	r1, r1, #112	; 0x70
			((ul_invert) & ACC_MR_INV)) | ACC_MR_ACEN_EN;
  400f90:	430c      	orrs	r4, r1
	p_acc->ACC_MR = (((ul_select_plus) & ACC_MR_SELPLUS_Msk) | 
  400f92:	6044      	str	r4, [r0, #4]

	/* Set hysteresis and current option. */
	p_acc->ACC_ACR = (ACC_ACR_ISEL_HISP |
  400f94:	2303      	movs	r3, #3
  400f96:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
			ACC_ACR_HYST(ACC_ACR_HYST_50mv_max));

	/* Automatic Output Masking Period. */
	while (p_acc->ACC_ISR & (uint32_t) ACC_ISR_MASK);
  400f9a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400f9c:	2b00      	cmp	r3, #0
  400f9e:	dbfc      	blt.n	400f9a <acc_init+0x2e>
}
  400fa0:	f85d 4b04 	ldr.w	r4, [sp], #4
  400fa4:	4770      	bx	lr

00400fa6 <acc_get_comparison_result>:
		Acc *p_acc)
{
	/* Validate the parameters. */
	Assert(p_acc);
	
	uint32_t ul_temp = p_acc->ACC_MR;
  400fa6:	6843      	ldr	r3, [r0, #4]
	uint32_t ul_status = p_acc->ACC_ISR;
  400fa8:	6b00      	ldr	r0, [r0, #48]	; 0x30

	if ((ul_temp & ACC_MR_INV_EN) == ACC_MR_INV_EN) {
  400faa:	f413 5f80 	tst.w	r3, #4096	; 0x1000
		if (ul_status & ACC_ISR_SCO) {
  400fae:	bf18      	it	ne
  400fb0:	f080 0002 	eorne.w	r0, r0, #2
			return 0;	/* inn>inp */
		} else {
			return 1;	/* inp>inn */
		}
	} else {
		if (ul_status & ACC_ISR_SCO) {
  400fb4:	f3c0 0040 	ubfx	r0, r0, #1, #1
			return 1;	/* inp>inn */
		} else {
			return 0;	/* inn>inp */
		}
	}
}
  400fb8:	4770      	bx	lr

00400fba <acc_enable_interrupt>:
		Acc *p_acc)
{
	/* Validate the parameters. */
	Assert(p_acc);
	
	p_acc->ACC_IER = ACC_IER_CE;
  400fba:	2301      	movs	r3, #1
  400fbc:	6243      	str	r3, [r0, #36]	; 0x24
  400fbe:	4770      	bx	lr

00400fc0 <acc_get_interrupt_status>:
		Acc *p_acc)
{
	/* Validate the parameters. */
	Assert(p_acc);
	
	return p_acc->ACC_ISR;
  400fc0:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400fc2:	4770      	bx	lr

00400fc4 <afec_process_callback>:
 * \brief Call the callback function if the corresponding interrupt is asserted
 *
 * \param afec  Base address of the AFEC.
 */
static void afec_process_callback(Afec *const afec)
{
  400fc4:	b570      	push	{r4, r5, r6, lr}
  400fc6:	b082      	sub	sp, #8
 *
 * \return The interrupt status value.
 */
static inline uint32_t afec_get_interrupt_status(Afec *const afec)
{
	return afec->AFEC_ISR;
  400fc8:	6b02      	ldr	r2, [r0, #48]	; 0x30
 *
 * \return The interrupt mask value.
 */
static inline uint32_t afec_get_interrupt_mask(Afec *const afec)
{
	return afec->AFEC_IMR;
  400fca:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
	volatile uint32_t status;
	uint32_t cnt, inst_num;

	status = afec_get_interrupt_status(afec) & afec_get_interrupt_mask(afec);
  400fcc:	4013      	ands	r3, r2
  400fce:	9301      	str	r3, [sp, #4]
	inst_num = afec_find_inst_num(afec);

	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400fd0:	2400      	movs	r4, #0
	if (afec_callback_pointer[inst_num][source]) {
  400fd2:	4d21      	ldr	r5, [pc, #132]	; (401058 <afec_process_callback+0x94>)
  400fd4:	42a8      	cmp	r0, r5
  400fd6:	bf14      	ite	ne
  400fd8:	2500      	movne	r5, #0
  400fda:	2501      	moveq	r5, #1
  400fdc:	006e      	lsls	r6, r5, #1
  400fde:	442e      	add	r6, r5
  400fe0:	e00b      	b.n	400ffa <afec_process_callback+0x36>
		#elif defined __SAM4E8E__  || defined __SAM4E16E__ || SAMV71 || SAMV70 || SAMS70 || SAME70
			if (status & (1 << cnt)) {
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		#endif
		} else if (cnt < AFEC_INTERRUPT_TEMP_CHANGE) {
  400fe2:	2c14      	cmp	r4, #20
  400fe4:	d824      	bhi.n	401030 <afec_process_callback+0x6c>
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1))) {
  400fe6:	9a01      	ldr	r2, [sp, #4]
  400fe8:	f104 0108 	add.w	r1, r4, #8
  400fec:	2301      	movs	r3, #1
  400fee:	408b      	lsls	r3, r1
  400ff0:	4213      	tst	r3, r2
  400ff2:	d113      	bne.n	40101c <afec_process_callback+0x58>
	for (cnt = 0; cnt < _AFEC_NUM_OF_INTERRUPT_SOURCE; cnt++) {
  400ff4:	3401      	adds	r4, #1
  400ff6:	2c17      	cmp	r4, #23
  400ff8:	d02b      	beq.n	401052 <afec_process_callback+0x8e>
		if (cnt < AFEC_INTERRUPT_DATA_READY) {
  400ffa:	2c0f      	cmp	r4, #15
  400ffc:	d8f1      	bhi.n	400fe2 <afec_process_callback+0x1e>
			if (status & (1 << cnt)) {
  400ffe:	9a01      	ldr	r2, [sp, #4]
  401000:	2301      	movs	r3, #1
  401002:	40a3      	lsls	r3, r4
  401004:	4213      	tst	r3, r2
  401006:	d0f5      	beq.n	400ff4 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  401008:	ebc5 03c6 	rsb	r3, r5, r6, lsl #3
  40100c:	4423      	add	r3, r4
  40100e:	4a13      	ldr	r2, [pc, #76]	; (40105c <afec_process_callback+0x98>)
  401010:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  401014:	2b00      	cmp	r3, #0
  401016:	d0ed      	beq.n	400ff4 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  401018:	4798      	blx	r3
  40101a:	e7eb      	b.n	400ff4 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  40101c:	ebc5 03c6 	rsb	r3, r5, r6, lsl #3
  401020:	4423      	add	r3, r4
  401022:	4a0e      	ldr	r2, [pc, #56]	; (40105c <afec_process_callback+0x98>)
  401024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  401028:	2b00      	cmp	r3, #0
  40102a:	d0e3      	beq.n	400ff4 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  40102c:	4798      	blx	r3
  40102e:	e7e1      	b.n	400ff4 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		} else {
			if (status & (1 << (cnt + AFEC_INTERRUPT_GAP1 + AFEC_INTERRUPT_GAP2))) {
  401030:	9a01      	ldr	r2, [sp, #4]
  401032:	f104 0109 	add.w	r1, r4, #9
  401036:	2301      	movs	r3, #1
  401038:	408b      	lsls	r3, r1
  40103a:	4213      	tst	r3, r2
  40103c:	d0da      	beq.n	400ff4 <afec_process_callback+0x30>
	if (afec_callback_pointer[inst_num][source]) {
  40103e:	ebc5 03c6 	rsb	r3, r5, r6, lsl #3
  401042:	4423      	add	r3, r4
  401044:	4a05      	ldr	r2, [pc, #20]	; (40105c <afec_process_callback+0x98>)
  401046:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40104a:	2b00      	cmp	r3, #0
  40104c:	d0d2      	beq.n	400ff4 <afec_process_callback+0x30>
		afec_callback_pointer[inst_num][source]();
  40104e:	4798      	blx	r3
  401050:	e7d0      	b.n	400ff4 <afec_process_callback+0x30>
				afec_interrupt(inst_num, (enum afec_interrupt_source)cnt);
			}
		}
	}
}
  401052:	b002      	add	sp, #8
  401054:	bd70      	pop	{r4, r5, r6, pc}
  401056:	bf00      	nop
  401058:	400b4000 	.word	0x400b4000
  40105c:	2000cf70 	.word	0x2000cf70

00401060 <afec_ch_set_config>:
{
  401060:	b430      	push	{r4, r5}
	reg = afec->AFEC_DIFFR;
  401062:	6e04      	ldr	r4, [r0, #96]	; 0x60
	reg &= ~(0x1u << channel);
  401064:	2301      	movs	r3, #1
  401066:	408b      	lsls	r3, r1
  401068:	ea24 0403 	bic.w	r4, r4, r3
	reg |= (config->diff) ? (0x1u << channel) : 0;
  40106c:	7815      	ldrb	r5, [r2, #0]
  40106e:	2d00      	cmp	r5, #0
  401070:	bf08      	it	eq
  401072:	2300      	moveq	r3, #0
  401074:	4323      	orrs	r3, r4
	afec->AFEC_DIFFR = reg;
  401076:	6603      	str	r3, [r0, #96]	; 0x60
	reg = afec->AFEC_CGR;
  401078:	6d44      	ldr	r4, [r0, #84]	; 0x54
	reg &= ~(0x03u << (2 * channel));
  40107a:	004b      	lsls	r3, r1, #1
  40107c:	2103      	movs	r1, #3
  40107e:	4099      	lsls	r1, r3
  401080:	ea24 0401 	bic.w	r4, r4, r1
	reg |= (config->gain) << (2 * channel);
  401084:	7851      	ldrb	r1, [r2, #1]
  401086:	4099      	lsls	r1, r3
  401088:	4321      	orrs	r1, r4
	afec->AFEC_CGR = reg;
  40108a:	6541      	str	r1, [r0, #84]	; 0x54
}
  40108c:	bc30      	pop	{r4, r5}
  40108e:	4770      	bx	lr

00401090 <afec_get_config_defaults>:
	cfg->resolution = AFEC_12_BITS;
  401090:	2200      	movs	r2, #0
  401092:	6002      	str	r2, [r0, #0]
	cfg->mck = sysclk_get_cpu_hz();
  401094:	4b08      	ldr	r3, [pc, #32]	; (4010b8 <afec_get_config_defaults+0x28>)
  401096:	6043      	str	r3, [r0, #4]
		cfg->afec_clock = 6000000UL;
  401098:	4b08      	ldr	r3, [pc, #32]	; (4010bc <afec_get_config_defaults+0x2c>)
  40109a:	6083      	str	r3, [r0, #8]
		cfg->startup_time = AFEC_STARTUP_TIME_4;
  40109c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  4010a0:	60c3      	str	r3, [r0, #12]
		cfg->settling_time = AFEC_SETTLING_TIME_0;
  4010a2:	6102      	str	r2, [r0, #16]
		cfg->tracktim = 2;
  4010a4:	2302      	movs	r3, #2
  4010a6:	7503      	strb	r3, [r0, #20]
		cfg->transfer = 1;
  4010a8:	2301      	movs	r3, #1
  4010aa:	7543      	strb	r3, [r0, #21]
		cfg->anach = true;
  4010ac:	7583      	strb	r3, [r0, #22]
		cfg->useq = false;
  4010ae:	75c2      	strb	r2, [r0, #23]
		cfg->tag = true;
  4010b0:	7603      	strb	r3, [r0, #24]
		cfg->stm = true;
  4010b2:	7643      	strb	r3, [r0, #25]
		cfg->ibctl = 1;
  4010b4:	7683      	strb	r3, [r0, #26]
  4010b6:	4770      	bx	lr
  4010b8:	05b8d800 	.word	0x05b8d800
  4010bc:	005b8d80 	.word	0x005b8d80

004010c0 <afec_ch_get_config_defaults>:
	cfg->diff = false;
  4010c0:	2300      	movs	r3, #0
  4010c2:	7003      	strb	r3, [r0, #0]
   	cfg->gain = AFEC_GAINVALUE_1;
  4010c4:	2301      	movs	r3, #1
  4010c6:	7043      	strb	r3, [r0, #1]
  4010c8:	4770      	bx	lr
	...

004010cc <afec_init>:
	return afec->AFEC_ISR;
  4010cc:	6b03      	ldr	r3, [r0, #48]	; 0x30
	if ((afec_get_interrupt_status(afec) & AFEC_ISR_DRDY) == AFEC_ISR_DRDY) {
  4010ce:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4010d2:	d001      	beq.n	4010d8 <afec_init+0xc>
		return STATUS_ERR_BUSY;
  4010d4:	2019      	movs	r0, #25
  4010d6:	4770      	bx	lr
{
  4010d8:	b470      	push	{r4, r5, r6}
	afec->AFEC_CR = AFEC_CR_SWRST;
  4010da:	2301      	movs	r3, #1
  4010dc:	6003      	str	r3, [r0, #0]
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4010de:	7dcb      	ldrb	r3, [r1, #23]
  4010e0:	2b00      	cmp	r3, #0
  4010e2:	bf14      	ite	ne
  4010e4:	f04f 4500 	movne.w	r5, #2147483648	; 0x80000000
  4010e8:	2500      	moveq	r5, #0
			(config->anach ? AFEC_MR_ANACH_ALLOWED : 0) |
  4010ea:	7d8b      	ldrb	r3, [r1, #22]
  4010ec:	2b00      	cmp	r3, #0
  4010ee:	bf14      	ite	ne
  4010f0:	f44f 0400 	movne.w	r4, #8388608	; 0x800000
  4010f4:	2400      	moveq	r4, #0
			AFEC_MR_TRACKTIM(config->tracktim) |
  4010f6:	7d0b      	ldrb	r3, [r1, #20]
  4010f8:	061b      	lsls	r3, r3, #24
  4010fa:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  4010fe:	690a      	ldr	r2, [r1, #16]
  401100:	68ce      	ldr	r6, [r1, #12]
  401102:	4332      	orrs	r2, r6
  401104:	4313      	orrs	r3, r2
			AFEC_MR_TRANSFER(config->transfer) |
  401106:	7d4a      	ldrb	r2, [r1, #21]
  401108:	0712      	lsls	r2, r2, #28
  40110a:	f002 5240 	and.w	r2, r2, #805306368	; 0x30000000
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  40110e:	4313      	orrs	r3, r2
			AFEC_MR_PRESCAL(config->mck / (2 * config->afec_clock) - 1) |
  401110:	688a      	ldr	r2, [r1, #8]
  401112:	0056      	lsls	r6, r2, #1
  401114:	684a      	ldr	r2, [r1, #4]
  401116:	fbb2 f2f6 	udiv	r2, r2, r6
  40111a:	3a01      	subs	r2, #1
  40111c:	0212      	lsls	r2, r2, #8
  40111e:	b292      	uxth	r2, r2
	reg = (config->useq ? AFEC_MR_USEQ_REG_ORDER : 0) |
  401120:	4313      	orrs	r3, r2
  401122:	432b      	orrs	r3, r5
  401124:	4323      	orrs	r3, r4
	afec->AFEC_MR = reg;
  401126:	6043      	str	r3, [r0, #4]
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  401128:	7e0b      	ldrb	r3, [r1, #24]
  40112a:	2b00      	cmp	r3, #0
  40112c:	bf14      	ite	ne
  40112e:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
  401132:	2300      	moveq	r3, #0
  401134:	680a      	ldr	r2, [r1, #0]
  401136:	4313      	orrs	r3, r2
			(config->stm ? AFEC_EMR_STM : 0);
  401138:	7e4a      	ldrb	r2, [r1, #25]
  40113a:	2a00      	cmp	r2, #0
  40113c:	bf14      	ite	ne
  40113e:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
  401142:	2200      	moveq	r2, #0
			(config->resolution) |
  401144:	4313      	orrs	r3, r2
	afec->AFEC_EMR = (config->tag ? AFEC_EMR_TAG : 0) |
  401146:	6083      	str	r3, [r0, #8]
    afec->AFEC_ACR = AFEC_ACR_IBCTL(config->ibctl);
  401148:	7e8b      	ldrb	r3, [r1, #26]
  40114a:	021b      	lsls	r3, r3, #8
  40114c:	f403 7340 	and.w	r3, r3, #768	; 0x300
  401150:	f8c0 3094 	str.w	r3, [r0, #148]	; 0x94
	if(afec == AFEC0) {
  401154:	4b0e      	ldr	r3, [pc, #56]	; (401190 <afec_init+0xc4>)
  401156:	4298      	cmp	r0, r3
  401158:	d005      	beq.n	401166 <afec_init+0x9a>
	if(afec == AFEC1) {
  40115a:	4b0e      	ldr	r3, [pc, #56]	; (401194 <afec_init+0xc8>)
  40115c:	4298      	cmp	r0, r3
  40115e:	d00c      	beq.n	40117a <afec_init+0xae>
	return STATUS_OK;
  401160:	2000      	movs	r0, #0
}
  401162:	bc70      	pop	{r4, r5, r6}
  401164:	4770      	bx	lr
  401166:	4b0c      	ldr	r3, [pc, #48]	; (401198 <afec_init+0xcc>)
  401168:	f103 015c 	add.w	r1, r3, #92	; 0x5c
			afec_callback_pointer[0][i] = 0;
  40116c:	2200      	movs	r2, #0
  40116e:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401172:	428b      	cmp	r3, r1
  401174:	d1fb      	bne.n	40116e <afec_init+0xa2>
	return STATUS_OK;
  401176:	2000      	movs	r0, #0
  401178:	e7f3      	b.n	401162 <afec_init+0x96>
  40117a:	4b08      	ldr	r3, [pc, #32]	; (40119c <afec_init+0xd0>)
  40117c:	f103 015c 	add.w	r1, r3, #92	; 0x5c
			afec_callback_pointer[1][i] = 0;
  401180:	2200      	movs	r2, #0
  401182:	f843 2f04 	str.w	r2, [r3, #4]!
		for (i = 0; i < _AFEC_NUM_OF_INTERRUPT_SOURCE; i++){
  401186:	428b      	cmp	r3, r1
  401188:	d1fb      	bne.n	401182 <afec_init+0xb6>
	return STATUS_OK;
  40118a:	2000      	movs	r0, #0
  40118c:	e7e9      	b.n	401162 <afec_init+0x96>
  40118e:	bf00      	nop
  401190:	400b0000 	.word	0x400b0000
  401194:	400b4000 	.word	0x400b4000
  401198:	2000cf6c 	.word	0x2000cf6c
  40119c:	2000cfc8 	.word	0x2000cfc8

004011a0 <afec_enable_interrupt>:
	if (interrupt_source == AFEC_INTERRUPT_ALL) {
  4011a0:	4b0c      	ldr	r3, [pc, #48]	; (4011d4 <afec_enable_interrupt+0x34>)
  4011a2:	4299      	cmp	r1, r3
  4011a4:	d007      	beq.n	4011b6 <afec_enable_interrupt+0x16>
	if (interrupt_source < AFEC_INTERRUPT_DATA_READY) {
  4011a6:	290f      	cmp	r1, #15
  4011a8:	d80b      	bhi.n	4011c2 <afec_enable_interrupt+0x22>
		if (interrupt_source == AFEC_INTERRUPT_EOC_15) {
  4011aa:	d006      	beq.n	4011ba <afec_enable_interrupt+0x1a>
			afec->AFEC_IER = 1 << interrupt_source;
  4011ac:	2301      	movs	r3, #1
  4011ae:	fa03 f101 	lsl.w	r1, r3, r1
  4011b2:	6241      	str	r1, [r0, #36]	; 0x24
  4011b4:	4770      	bx	lr
		afec->AFEC_IER = AFEC_INTERRUPT_ALL;
  4011b6:	6243      	str	r3, [r0, #36]	; 0x24
		return;
  4011b8:	4770      	bx	lr
			afec->AFEC_IER = 1 << AFEC_TEMP_INT_SOURCE_NUM;	  
  4011ba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4011be:	6243      	str	r3, [r0, #36]	; 0x24
  4011c0:	4770      	bx	lr
	} else if (interrupt_source < AFEC_INTERRUPT_TEMP_CHANGE) {
  4011c2:	2914      	cmp	r1, #20
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1);
  4011c4:	bf94      	ite	ls
  4011c6:	3108      	addls	r1, #8
				+ AFEC_INTERRUPT_GAP2);
  4011c8:	3109      	addhi	r1, #9
		afec->AFEC_IER = 1 << (interrupt_source + AFEC_INTERRUPT_GAP1
  4011ca:	2301      	movs	r3, #1
  4011cc:	fa03 f101 	lsl.w	r1, r3, r1
  4011d0:	6241      	str	r1, [r0, #36]	; 0x24
  4011d2:	4770      	bx	lr
  4011d4:	df00ffff 	.word	0xdf00ffff

004011d8 <afec_set_callback>:
{
  4011d8:	b538      	push	{r3, r4, r5, lr}
	if (afec == AFEC1) {
  4011da:	4c11      	ldr	r4, [pc, #68]	; (401220 <afec_set_callback+0x48>)
  4011dc:	42a0      	cmp	r0, r4
	afec_callback_pointer[i][source] = callback;
  4011de:	bf0c      	ite	eq
  4011e0:	2417      	moveq	r4, #23
  4011e2:	2400      	movne	r4, #0
  4011e4:	440c      	add	r4, r1
  4011e6:	4d0f      	ldr	r5, [pc, #60]	; (401224 <afec_set_callback+0x4c>)
  4011e8:	f845 2024 	str.w	r2, [r5, r4, lsl #2]
	if (!i) {
  4011ec:	d10a      	bne.n	401204 <afec_set_callback+0x2c>
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4011ee:	4a0e      	ldr	r2, [pc, #56]	; (401228 <afec_set_callback+0x50>)
  4011f0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
  4011f4:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4011f8:	011b      	lsls	r3, r3, #4
  4011fa:	b2db      	uxtb	r3, r3
  4011fc:	f882 331f 	strb.w	r3, [r2, #799]	; 0x31f
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401200:	6014      	str	r4, [r2, #0]
  401202:	e009      	b.n	401218 <afec_set_callback+0x40>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401204:	4a08      	ldr	r2, [pc, #32]	; (401228 <afec_set_callback+0x50>)
  401206:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  40120a:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  40120e:	011b      	lsls	r3, r3, #4
  401210:	b2db      	uxtb	r3, r3
  401212:	f882 331e 	strb.w	r3, [r2, #798]	; 0x31e
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401216:	6014      	str	r4, [r2, #0]
	afec_enable_interrupt(afec, source);
  401218:	4b04      	ldr	r3, [pc, #16]	; (40122c <afec_set_callback+0x54>)
  40121a:	4798      	blx	r3
  40121c:	bd38      	pop	{r3, r4, r5, pc}
  40121e:	bf00      	nop
  401220:	400b4000 	.word	0x400b4000
  401224:	2000cf70 	.word	0x2000cf70
  401228:	e000e100 	.word	0xe000e100
  40122c:	004011a1 	.word	0x004011a1

00401230 <AFEC0_Handler>:

/**
 * \brief Interrupt handler for AFEC0.
 */
void AFEC0_Handler(void)
{
  401230:	b508      	push	{r3, lr}
	afec_process_callback(AFEC0);
  401232:	4802      	ldr	r0, [pc, #8]	; (40123c <AFEC0_Handler+0xc>)
  401234:	4b02      	ldr	r3, [pc, #8]	; (401240 <AFEC0_Handler+0x10>)
  401236:	4798      	blx	r3
  401238:	bd08      	pop	{r3, pc}
  40123a:	bf00      	nop
  40123c:	400b0000 	.word	0x400b0000
  401240:	00400fc5 	.word	0x00400fc5

00401244 <AFEC1_Handler>:

/**
 * \brief Interrupt handler for AFEC1.
 */
void AFEC1_Handler(void)
{
  401244:	b508      	push	{r3, lr}
	afec_process_callback(AFEC1);
  401246:	4802      	ldr	r0, [pc, #8]	; (401250 <AFEC1_Handler+0xc>)
  401248:	4b02      	ldr	r3, [pc, #8]	; (401254 <AFEC1_Handler+0x10>)
  40124a:	4798      	blx	r3
  40124c:	bd08      	pop	{r3, pc}
  40124e:	bf00      	nop
  401250:	400b4000 	.word	0x400b4000
  401254:	00400fc5 	.word	0x00400fc5

00401258 <afec_enable>:
 * \brief Enable AFEC Module.
 *
 * \param afec  Base address of the AFEC
 */
void afec_enable(Afec *const afec)
{
  401258:	b500      	push	{lr}
  40125a:	b083      	sub	sp, #12
	Assert(afec);
	uint32_t pid;

	pid = afec_find_pid(afec);
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(pid);
  40125c:	4b13      	ldr	r3, [pc, #76]	; (4012ac <afec_enable+0x54>)
  40125e:	4298      	cmp	r0, r3
  401260:	bf0c      	ite	eq
  401262:	201f      	moveq	r0, #31
  401264:	201e      	movne	r0, #30
  401266:	4b12      	ldr	r3, [pc, #72]	; (4012b0 <afec_enable+0x58>)
  401268:	4798      	blx	r3
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
  40126a:	4b12      	ldr	r3, [pc, #72]	; (4012b4 <afec_enable+0x5c>)
  40126c:	789b      	ldrb	r3, [r3, #2]
  40126e:	2bff      	cmp	r3, #255	; 0xff
  401270:	d01a      	beq.n	4012a8 <afec_enable+0x50>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401272:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401276:	fab3 f383 	clz	r3, r3
  40127a:	095b      	lsrs	r3, r3, #5
  40127c:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40127e:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
  401280:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401284:	2200      	movs	r2, #0
  401286:	4b0c      	ldr	r3, [pc, #48]	; (4012b8 <afec_enable+0x60>)
  401288:	701a      	strb	r2, [r3, #0]
	return flags;
  40128a:	9901      	ldr	r1, [sp, #4]
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
  40128c:	4a09      	ldr	r2, [pc, #36]	; (4012b4 <afec_enable+0x5c>)
  40128e:	7893      	ldrb	r3, [r2, #2]
  401290:	3301      	adds	r3, #1
  401292:	7093      	strb	r3, [r2, #2]
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  401294:	b129      	cbz	r1, 4012a2 <afec_enable+0x4a>
		cpu_irq_enable();
  401296:	2201      	movs	r2, #1
  401298:	4b07      	ldr	r3, [pc, #28]	; (4012b8 <afec_enable+0x60>)
  40129a:	701a      	strb	r2, [r3, #0]
  40129c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4012a0:	b662      	cpsie	i
	sleepmgr_lock_mode(SLEEPMGR_SLEEP_WFI);
}
  4012a2:	b003      	add	sp, #12
  4012a4:	f85d fb04 	ldr.w	pc, [sp], #4
  4012a8:	e7fe      	b.n	4012a8 <afec_enable+0x50>
  4012aa:	bf00      	nop
  4012ac:	400b4000 	.word	0x400b4000
  4012b0:	0040143d 	.word	0x0040143d
  4012b4:	2000cf5c 	.word	0x2000cf5c
  4012b8:	20000018 	.word	0x20000018

004012bc <dacc_reset>:
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
	p_dacc->DACC_CR = DACC_CR_SWRST;
  4012bc:	2301      	movs	r3, #1
  4012be:	6003      	str	r3, [r0, #0]
  4012c0:	4770      	bx	lr

004012c2 <dacc_disable_trigger>:
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_disable_trigger(Dacc *p_dacc)
{
	p_dacc->DACC_MR &= ~DACC_MR_TRGEN;
  4012c2:	6843      	ldr	r3, [r0, #4]
  4012c4:	f023 0301 	bic.w	r3, r3, #1
  4012c8:	6043      	str	r3, [r0, #4]
  4012ca:	4770      	bx	lr

004012cc <dacc_set_transfer_mode>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_transfer_mode(Dacc *p_dacc, uint32_t ul_mode)
{
	if (ul_mode) {
  4012cc:	b949      	cbnz	r1, 4012e2 <dacc_set_transfer_mode+0x16>
#endif
	} else {
#if (SAM3N) || (SAM4L) || (SAM4N)
		p_dacc->DACC_MR &= (~DACC_MR_WORD);
#elif (SAM4S) || (SAM4E)
		p_dacc->DACC_MR |= DACC_MR_ONE;
  4012ce:	6843      	ldr	r3, [r0, #4]
  4012d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4012d4:	6043      	str	r3, [r0, #4]
		p_dacc->DACC_MR &= (~DACC_MR_WORD_WORD);
  4012d6:	6843      	ldr	r3, [r0, #4]
  4012d8:	f023 0310 	bic.w	r3, r3, #16
  4012dc:	6043      	str	r3, [r0, #4]
#else
		p_dacc->DACC_MR &= (~DACC_MR_WORD_WORD);
#endif
	}
	return DACC_RC_OK;
}
  4012de:	2000      	movs	r0, #0
  4012e0:	4770      	bx	lr
		p_dacc->DACC_MR |= DACC_MR_ONE;
  4012e2:	6843      	ldr	r3, [r0, #4]
  4012e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  4012e8:	6043      	str	r3, [r0, #4]
		p_dacc->DACC_MR |= DACC_MR_WORD_WORD;
  4012ea:	6843      	ldr	r3, [r0, #4]
  4012ec:	f043 0310 	orr.w	r3, r3, #16
  4012f0:	6043      	str	r3, [r0, #4]
  4012f2:	e7f4      	b.n	4012de <dacc_set_transfer_mode+0x12>

004012f4 <dacc_write_conversion_data>:
 * \param p_dacc Pointer to a DACC instance. 
 * \param ul_data The data to be transferred to analog value.
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data)
{
	p_dacc->DACC_CDR = ul_data;
  4012f4:	6201      	str	r1, [r0, #32]
  4012f6:	4770      	bx	lr

004012f8 <dacc_set_channel_selection>:
 *
 * \return \ref DACC_RC_OK if successful.
 */
uint32_t dacc_set_channel_selection(Dacc *p_dacc, uint32_t ul_channel)
{
	uint32_t mr = p_dacc->DACC_MR & (~DACC_MR_USER_SEL_Msk);
  4012f8:	6843      	ldr	r3, [r0, #4]
	if (ul_channel > MAX_CH_NB) {
  4012fa:	2901      	cmp	r1, #1
  4012fc:	d901      	bls.n	401302 <dacc_set_channel_selection+0xa>
		return DACC_RC_INVALID_PARAM;
  4012fe:	2001      	movs	r0, #1
	mr &= ~(DACC_MR_TAG);
	mr |= ul_channel << DACC_MR_USER_SEL_Pos;
	p_dacc->DACC_MR = mr;

	return DACC_RC_OK;
}
  401300:	4770      	bx	lr
	mr &= ~(DACC_MR_TAG);
  401302:	f423 1398 	bic.w	r3, r3, #1245184	; 0x130000
	mr |= ul_channel << DACC_MR_USER_SEL_Pos;
  401306:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
	p_dacc->DACC_MR = mr;
  40130a:	6041      	str	r1, [r0, #4]
	return DACC_RC_OK;
  40130c:	2000      	movs	r0, #0
  40130e:	4770      	bx	lr

00401310 <dacc_set_timing>:
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_timing(Dacc *p_dacc,
		 uint32_t ul_maxs, uint32_t ul_startup)
{
	uint32_t mr = p_dacc->DACC_MR
  401310:	6843      	ldr	r3, [r0, #4]
	& (~(DACC_MR_REFRESH_Msk | DACC_MR_STARTUP_Msk));
	if (ul_maxs) {
  401312:	b941      	cbnz	r1, 401326 <dacc_set_timing+0x16>
		mr |= DACC_MR_MAXS;
		} else {
		mr &= ~DACC_MR_MAXS;
  401314:	4907      	ldr	r1, [pc, #28]	; (401334 <dacc_set_timing+0x24>)
  401316:	4019      	ands	r1, r3
	}
	mr |= (DACC_MR_STARTUP_Msk & ((ul_startup) << DACC_MR_STARTUP_Pos));
  401318:	0612      	lsls	r2, r2, #24
  40131a:	f002 527c 	and.w	r2, r2, #1056964608	; 0x3f000000
  40131e:	430a      	orrs	r2, r1

	p_dacc->DACC_MR = mr;
  401320:	6042      	str	r2, [r0, #4]
	return DACC_RC_OK;
}
  401322:	2000      	movs	r0, #0
  401324:	4770      	bx	lr
	uint32_t mr = p_dacc->DACC_MR
  401326:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
  40132a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
		mr |= DACC_MR_MAXS;
  40132e:	f443 1100 	orr.w	r1, r3, #2097152	; 0x200000
  401332:	e7f1      	b.n	401318 <dacc_set_timing+0x8>
  401334:	c0df00ff 	.word	0xc0df00ff

00401338 <dacc_enable_channel>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_enable_channel(Dacc *p_dacc, uint32_t ul_channel)
{
	if (ul_channel > MAX_CH_NB)
  401338:	2901      	cmp	r1, #1
  40133a:	d901      	bls.n	401340 <dacc_enable_channel+0x8>
		return DACC_RC_INVALID_PARAM;
  40133c:	2001      	movs	r0, #1

	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
	return DACC_RC_OK;
}
  40133e:	4770      	bx	lr
	p_dacc->DACC_CHER = DACC_CHER_CH0 << ul_channel;
  401340:	2301      	movs	r3, #1
  401342:	fa03 f101 	lsl.w	r1, r3, r1
  401346:	6101      	str	r1, [r0, #16]
	return DACC_RC_OK;
  401348:	2000      	movs	r0, #0
  40134a:	4770      	bx	lr

0040134c <dacc_set_analog_control>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_analog_control(Dacc *p_dacc, uint32_t ul_analog_control)
{
	p_dacc->DACC_ACR = ul_analog_control;
  40134c:	f8c0 1094 	str.w	r1, [r0, #148]	; 0x94
	return DACC_RC_OK;
}
  401350:	2000      	movs	r0, #0
  401352:	4770      	bx	lr

00401354 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401354:	4a17      	ldr	r2, [pc, #92]	; (4013b4 <pmc_switch_mck_to_pllack+0x60>)
  401356:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401358:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  40135c:	4318      	orrs	r0, r3
  40135e:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401360:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401362:	f013 0f08 	tst.w	r3, #8
  401366:	d10a      	bne.n	40137e <pmc_switch_mck_to_pllack+0x2a>
  401368:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40136c:	4911      	ldr	r1, [pc, #68]	; (4013b4 <pmc_switch_mck_to_pllack+0x60>)
  40136e:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  401370:	f012 0f08 	tst.w	r2, #8
  401374:	d103      	bne.n	40137e <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401376:	3b01      	subs	r3, #1
  401378:	d1f9      	bne.n	40136e <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  40137a:	2001      	movs	r0, #1
  40137c:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40137e:	4a0d      	ldr	r2, [pc, #52]	; (4013b4 <pmc_switch_mck_to_pllack+0x60>)
  401380:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401382:	f023 0303 	bic.w	r3, r3, #3
  401386:	f043 0302 	orr.w	r3, r3, #2
  40138a:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40138c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40138e:	f013 0f08 	tst.w	r3, #8
  401392:	d10a      	bne.n	4013aa <pmc_switch_mck_to_pllack+0x56>
  401394:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401398:	4906      	ldr	r1, [pc, #24]	; (4013b4 <pmc_switch_mck_to_pllack+0x60>)
  40139a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40139c:	f012 0f08 	tst.w	r2, #8
  4013a0:	d105      	bne.n	4013ae <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4013a2:	3b01      	subs	r3, #1
  4013a4:	d1f9      	bne.n	40139a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4013a6:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4013a8:	4770      	bx	lr
	return 0;
  4013aa:	2000      	movs	r0, #0
  4013ac:	4770      	bx	lr
  4013ae:	2000      	movs	r0, #0
  4013b0:	4770      	bx	lr
  4013b2:	bf00      	nop
  4013b4:	400e0400 	.word	0x400e0400

004013b8 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4013b8:	b9c8      	cbnz	r0, 4013ee <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4013ba:	4a11      	ldr	r2, [pc, #68]	; (401400 <pmc_switch_mainck_to_xtal+0x48>)
  4013bc:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4013be:	0209      	lsls	r1, r1, #8
  4013c0:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4013c2:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4013c6:	f023 0303 	bic.w	r3, r3, #3
  4013ca:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4013ce:	f043 0301 	orr.w	r3, r3, #1
  4013d2:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4013d4:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4013d6:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013d8:	f013 0f01 	tst.w	r3, #1
  4013dc:	d0fb      	beq.n	4013d6 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4013de:	4a08      	ldr	r2, [pc, #32]	; (401400 <pmc_switch_mainck_to_xtal+0x48>)
  4013e0:	6a13      	ldr	r3, [r2, #32]
  4013e2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  4013e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4013ea:	6213      	str	r3, [r2, #32]
  4013ec:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4013ee:	4904      	ldr	r1, [pc, #16]	; (401400 <pmc_switch_mainck_to_xtal+0x48>)
  4013f0:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4013f2:	4a04      	ldr	r2, [pc, #16]	; (401404 <pmc_switch_mainck_to_xtal+0x4c>)
  4013f4:	401a      	ands	r2, r3
  4013f6:	4b04      	ldr	r3, [pc, #16]	; (401408 <pmc_switch_mainck_to_xtal+0x50>)
  4013f8:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4013fa:	620b      	str	r3, [r1, #32]
  4013fc:	4770      	bx	lr
  4013fe:	bf00      	nop
  401400:	400e0400 	.word	0x400e0400
  401404:	fec8fffc 	.word	0xfec8fffc
  401408:	01370002 	.word	0x01370002

0040140c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40140c:	4b02      	ldr	r3, [pc, #8]	; (401418 <pmc_osc_is_ready_mainck+0xc>)
  40140e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401410:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401414:	4770      	bx	lr
  401416:	bf00      	nop
  401418:	400e0400 	.word	0x400e0400

0040141c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  40141c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401420:	4b01      	ldr	r3, [pc, #4]	; (401428 <pmc_disable_pllack+0xc>)
  401422:	629a      	str	r2, [r3, #40]	; 0x28
  401424:	4770      	bx	lr
  401426:	bf00      	nop
  401428:	400e0400 	.word	0x400e0400

0040142c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40142c:	4b02      	ldr	r3, [pc, #8]	; (401438 <pmc_is_locked_pllack+0xc>)
  40142e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401430:	f000 0002 	and.w	r0, r0, #2
  401434:	4770      	bx	lr
  401436:	bf00      	nop
  401438:	400e0400 	.word	0x400e0400

0040143c <pmc_enable_periph_clk>:
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  40143c:	282f      	cmp	r0, #47	; 0x2f
  40143e:	d81e      	bhi.n	40147e <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  401440:	281f      	cmp	r0, #31
  401442:	d80c      	bhi.n	40145e <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401444:	4b11      	ldr	r3, [pc, #68]	; (40148c <pmc_enable_periph_clk+0x50>)
  401446:	699a      	ldr	r2, [r3, #24]
  401448:	2301      	movs	r3, #1
  40144a:	4083      	lsls	r3, r0
  40144c:	4393      	bics	r3, r2
  40144e:	d018      	beq.n	401482 <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  401450:	2301      	movs	r3, #1
  401452:	fa03 f000 	lsl.w	r0, r3, r0
  401456:	4b0d      	ldr	r3, [pc, #52]	; (40148c <pmc_enable_periph_clk+0x50>)
  401458:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40145a:	2000      	movs	r0, #0
  40145c:	4770      	bx	lr
		ul_id -= 32;
  40145e:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401460:	4b0a      	ldr	r3, [pc, #40]	; (40148c <pmc_enable_periph_clk+0x50>)
  401462:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401466:	2301      	movs	r3, #1
  401468:	4083      	lsls	r3, r0
  40146a:	4393      	bics	r3, r2
  40146c:	d00b      	beq.n	401486 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40146e:	2301      	movs	r3, #1
  401470:	fa03 f000 	lsl.w	r0, r3, r0
  401474:	4b05      	ldr	r3, [pc, #20]	; (40148c <pmc_enable_periph_clk+0x50>)
  401476:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  40147a:	2000      	movs	r0, #0
  40147c:	4770      	bx	lr
		return 1;
  40147e:	2001      	movs	r0, #1
  401480:	4770      	bx	lr
	return 0;
  401482:	2000      	movs	r0, #0
  401484:	4770      	bx	lr
  401486:	2000      	movs	r0, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  401488:	4770      	bx	lr
  40148a:	bf00      	nop
  40148c:	400e0400 	.word	0x400e0400

00401490 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  401490:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401492:	0189      	lsls	r1, r1, #6
  401494:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  401496:	2402      	movs	r4, #2
  401498:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  40149a:	f04f 31ff 	mov.w	r1, #4294967295
  40149e:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4014a0:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4014a2:	605a      	str	r2, [r3, #4]
}
  4014a4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4014a8:	4770      	bx	lr

004014aa <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4014aa:	0189      	lsls	r1, r1, #6
  4014ac:	2305      	movs	r3, #5
  4014ae:	5043      	str	r3, [r0, r1]
  4014b0:	4770      	bx	lr

004014b2 <tc_stop>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
  4014b2:	0189      	lsls	r1, r1, #6
  4014b4:	2302      	movs	r3, #2
  4014b6:	5043      	str	r3, [r0, r1]
  4014b8:	4770      	bx	lr

004014ba <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4014ba:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  4014be:	61ca      	str	r2, [r1, #28]
  4014c0:	4770      	bx	lr

004014c2 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4014c2:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  4014c6:	624a      	str	r2, [r1, #36]	; 0x24
  4014c8:	4770      	bx	lr

004014ca <tc_disable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4014ca:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IDR = ul_sources;
  4014ce:	628a      	str	r2, [r1, #40]	; 0x28
  4014d0:	4770      	bx	lr

004014d2 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  4014d2:	b4f0      	push	{r4, r5, r6, r7}
  4014d4:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4014d6:	2402      	movs	r4, #2
  4014d8:	9401      	str	r4, [sp, #4]
  4014da:	2408      	movs	r4, #8
  4014dc:	9402      	str	r4, [sp, #8]
  4014de:	2420      	movs	r4, #32
  4014e0:	9403      	str	r4, [sp, #12]
  4014e2:	2480      	movs	r4, #128	; 0x80
  4014e4:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  4014e6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4014e8:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  4014ea:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  4014ec:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  4014f0:	d814      	bhi.n	40151c <tc_find_mck_divisor+0x4a>
  4014f2:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  4014f4:	42a0      	cmp	r0, r4
  4014f6:	d217      	bcs.n	401528 <tc_find_mck_divisor+0x56>
  4014f8:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  4014fa:	af01      	add	r7, sp, #4
  4014fc:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  401500:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  401504:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  401506:	4284      	cmp	r4, r0
  401508:	d30a      	bcc.n	401520 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  40150a:	4286      	cmp	r6, r0
  40150c:	d90d      	bls.n	40152a <tc_find_mck_divisor+0x58>
			ul_index++) {
  40150e:	3501      	adds	r5, #1
	for (ul_index = 0;
  401510:	2d05      	cmp	r5, #5
  401512:	d1f3      	bne.n	4014fc <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  401514:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  401516:	b006      	add	sp, #24
  401518:	bcf0      	pop	{r4, r5, r6, r7}
  40151a:	4770      	bx	lr
			return 0;
  40151c:	2000      	movs	r0, #0
  40151e:	e7fa      	b.n	401516 <tc_find_mck_divisor+0x44>
  401520:	2000      	movs	r0, #0
  401522:	e7f8      	b.n	401516 <tc_find_mck_divisor+0x44>
	return 1;
  401524:	2001      	movs	r0, #1
  401526:	e7f6      	b.n	401516 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  401528:	2500      	movs	r5, #0
	if (p_uldiv) {
  40152a:	b12a      	cbz	r2, 401538 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  40152c:	a906      	add	r1, sp, #24
  40152e:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  401532:	f851 1c14 	ldr.w	r1, [r1, #-20]
  401536:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  401538:	2b00      	cmp	r3, #0
  40153a:	d0f3      	beq.n	401524 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  40153c:	601d      	str	r5, [r3, #0]
	return 1;
  40153e:	2001      	movs	r0, #1
  401540:	e7e9      	b.n	401516 <tc_find_mck_divisor+0x44>

00401542 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401542:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401544:	23ac      	movs	r3, #172	; 0xac
  401546:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401548:	680b      	ldr	r3, [r1, #0]
  40154a:	684a      	ldr	r2, [r1, #4]
  40154c:	fbb3 f3f2 	udiv	r3, r3, r2
  401550:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401552:	1e5c      	subs	r4, r3, #1
  401554:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  401558:	4294      	cmp	r4, r2
  40155a:	d80c      	bhi.n	401576 <uart_init+0x34>
		return 1;

	p_uart->UART_BRGR = cd;
  40155c:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  40155e:	688b      	ldr	r3, [r1, #8]
  401560:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  401562:	f240 2302 	movw	r3, #514	; 0x202
  401566:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  40156a:	2350      	movs	r3, #80	; 0x50
  40156c:	6003      	str	r3, [r0, #0]

	return 0;
  40156e:	2000      	movs	r0, #0
}
  401570:	f85d 4b04 	ldr.w	r4, [sp], #4
  401574:	4770      	bx	lr
		return 1;
  401576:	2001      	movs	r0, #1
  401578:	e7fa      	b.n	401570 <uart_init+0x2e>

0040157a <uart_enable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IER = ul_sources;
  40157a:	6081      	str	r1, [r0, #8]
  40157c:	4770      	bx	lr

0040157e <uart_get_status>:
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
	return p_uart->UART_SR;
  40157e:	6940      	ldr	r0, [r0, #20]
}
  401580:	4770      	bx	lr

00401582 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401582:	6943      	ldr	r3, [r0, #20]
  401584:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  401588:	bf1a      	itte	ne
  40158a:	61c1      	strne	r1, [r0, #28]
	return 0;
  40158c:	2000      	movne	r0, #0
		return 1;
  40158e:	2001      	moveq	r0, #1
}
  401590:	4770      	bx	lr

00401592 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401592:	6943      	ldr	r3, [r0, #20]
  401594:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401598:	bf1d      	ittte	ne
  40159a:	6983      	ldrne	r3, [r0, #24]
  40159c:	700b      	strbne	r3, [r1, #0]
	return 0;
  40159e:	2000      	movne	r0, #0
		return 1;
  4015a0:	2001      	moveq	r0, #1
}
  4015a2:	4770      	bx	lr

004015a4 <uart_get_pdc_base>:
	if (p_uart == UART2)
		p_pdc_base = PDC_UART2;
#endif

	return p_pdc_base;
}
  4015a4:	4b03      	ldr	r3, [pc, #12]	; (4015b4 <uart_get_pdc_base+0x10>)
  4015a6:	4a04      	ldr	r2, [pc, #16]	; (4015b8 <uart_get_pdc_base+0x14>)
  4015a8:	4904      	ldr	r1, [pc, #16]	; (4015bc <uart_get_pdc_base+0x18>)
  4015aa:	4288      	cmp	r0, r1
  4015ac:	bf14      	ite	ne
  4015ae:	4610      	movne	r0, r2
  4015b0:	4618      	moveq	r0, r3
  4015b2:	4770      	bx	lr
  4015b4:	40060700 	.word	0x40060700
  4015b8:	400e0700 	.word	0x400e0700
  4015bc:	40060600 	.word	0x40060600

004015c0 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4015c0:	6943      	ldr	r3, [r0, #20]
  4015c2:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4015c6:	bf1d      	ittte	ne
  4015c8:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4015cc:	61c1      	strne	r1, [r0, #28]
	return 0;
  4015ce:	2000      	movne	r0, #0
		return 1;
  4015d0:	2001      	moveq	r0, #1
}
  4015d2:	4770      	bx	lr

004015d4 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4015d4:	6943      	ldr	r3, [r0, #20]
  4015d6:	f013 0f01 	tst.w	r3, #1
  4015da:	d005      	beq.n	4015e8 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4015dc:	6983      	ldr	r3, [r0, #24]
  4015de:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4015e2:	600b      	str	r3, [r1, #0]

	return 0;
  4015e4:	2000      	movs	r0, #0
  4015e6:	4770      	bx	lr
		return 1;
  4015e8:	2001      	movs	r0, #1
}
  4015ea:	4770      	bx	lr

004015ec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4015ec:	e7fe      	b.n	4015ec <Dummy_Handler>
	...

004015f0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4015f0:	b500      	push	{lr}
  4015f2:	b083      	sub	sp, #12

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  4015f4:	4b25      	ldr	r3, [pc, #148]	; (40168c <Reset_Handler+0x9c>)
  4015f6:	4a26      	ldr	r2, [pc, #152]	; (401690 <Reset_Handler+0xa0>)
  4015f8:	429a      	cmp	r2, r3
  4015fa:	d010      	beq.n	40161e <Reset_Handler+0x2e>
		for (; pDest < &_erelocate;) {
  4015fc:	4b25      	ldr	r3, [pc, #148]	; (401694 <Reset_Handler+0xa4>)
  4015fe:	4a23      	ldr	r2, [pc, #140]	; (40168c <Reset_Handler+0x9c>)
  401600:	429a      	cmp	r2, r3
  401602:	d20c      	bcs.n	40161e <Reset_Handler+0x2e>
  401604:	3b01      	subs	r3, #1
  401606:	1a9b      	subs	r3, r3, r2
  401608:	f023 0303 	bic.w	r3, r3, #3
  40160c:	3304      	adds	r3, #4
  40160e:	4413      	add	r3, r2
  401610:	491f      	ldr	r1, [pc, #124]	; (401690 <Reset_Handler+0xa0>)
			*pDest++ = *pSrc++;
  401612:	f851 0b04 	ldr.w	r0, [r1], #4
  401616:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  40161a:	429a      	cmp	r2, r3
  40161c:	d1f9      	bne.n	401612 <Reset_Handler+0x22>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40161e:	4b1e      	ldr	r3, [pc, #120]	; (401698 <Reset_Handler+0xa8>)
  401620:	4a1e      	ldr	r2, [pc, #120]	; (40169c <Reset_Handler+0xac>)
  401622:	429a      	cmp	r2, r3
  401624:	d20a      	bcs.n	40163c <Reset_Handler+0x4c>
  401626:	3b01      	subs	r3, #1
  401628:	1a9b      	subs	r3, r3, r2
  40162a:	f023 0303 	bic.w	r3, r3, #3
  40162e:	3304      	adds	r3, #4
  401630:	4413      	add	r3, r2
		*pDest++ = 0;
  401632:	2100      	movs	r1, #0
  401634:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  401638:	4293      	cmp	r3, r2
  40163a:	d1fb      	bne.n	401634 <Reset_Handler+0x44>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  40163c:	4a18      	ldr	r2, [pc, #96]	; (4016a0 <Reset_Handler+0xb0>)
  40163e:	4b19      	ldr	r3, [pc, #100]	; (4016a4 <Reset_Handler+0xb4>)
  401640:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401644:	6093      	str	r3, [r2, #8]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
  401646:	f3ef 8310 	mrs	r3, PRIMASK
	volatile irqflags_t flags = cpu_irq_is_enabled();
  40164a:	fab3 f383 	clz	r3, r3
  40164e:	095b      	lsrs	r3, r3, #5
  401650:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  401652:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  401654:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401658:	2200      	movs	r2, #0
  40165a:	4b13      	ldr	r3, [pc, #76]	; (4016a8 <Reset_Handler+0xb8>)
  40165c:	701a      	strb	r2, [r3, #0]
	return flags;
  40165e:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  401660:	4a12      	ldr	r2, [pc, #72]	; (4016ac <Reset_Handler+0xbc>)
  401662:	6813      	ldr	r3, [r2, #0]
  401664:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401668:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
  40166a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  40166e:	f3bf 8f6f 	isb	sy
	if (cpu_irq_is_enabled_flags(flags))
  401672:	b129      	cbz	r1, 401680 <Reset_Handler+0x90>
		cpu_irq_enable();
  401674:	2201      	movs	r2, #1
  401676:	4b0c      	ldr	r3, [pc, #48]	; (4016a8 <Reset_Handler+0xb8>)
  401678:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb 0xF":::"memory");
  40167a:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40167e:	b662      	cpsie	i
#if __FPU_USED
	fpu_enable();
#endif

	/* Initialize the C library */
	__libc_init_array();
  401680:	4b0b      	ldr	r3, [pc, #44]	; (4016b0 <Reset_Handler+0xc0>)
  401682:	4798      	blx	r3

	/* Branch to main function */
	main();
  401684:	4b0b      	ldr	r3, [pc, #44]	; (4016b4 <Reset_Handler+0xc4>)
  401686:	4798      	blx	r3
  401688:	e7fe      	b.n	401688 <Reset_Handler+0x98>
  40168a:	bf00      	nop
  40168c:	20000000 	.word	0x20000000
  401690:	004039fc 	.word	0x004039fc
  401694:	20000874 	.word	0x20000874
  401698:	2000d050 	.word	0x2000d050
  40169c:	20000878 	.word	0x20000878
  4016a0:	e000ed00 	.word	0xe000ed00
  4016a4:	00400000 	.word	0x00400000
  4016a8:	20000018 	.word	0x20000018
  4016ac:	e000ed88 	.word	0xe000ed88
  4016b0:	004028d5 	.word	0x004028d5
  4016b4:	00401b2d 	.word	0x00401b2d

004016b8 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) {
  4016b8:	4b3b      	ldr	r3, [pc, #236]	; (4017a8 <SystemCoreClockUpdate+0xf0>)
  4016ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016bc:	f003 0303 	and.w	r3, r3, #3
  4016c0:	2b01      	cmp	r3, #1
  4016c2:	d01d      	beq.n	401700 <SystemCoreClockUpdate+0x48>
  4016c4:	b183      	cbz	r3, 4016e8 <SystemCoreClockUpdate+0x30>
  4016c6:	2b02      	cmp	r3, #2
  4016c8:	d036      	beq.n	401738 <SystemCoreClockUpdate+0x80>

	default:
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  4016ca:	4b37      	ldr	r3, [pc, #220]	; (4017a8 <SystemCoreClockUpdate+0xf0>)
  4016cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016ce:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4016d2:	2b70      	cmp	r3, #112	; 0x70
  4016d4:	d05f      	beq.n	401796 <SystemCoreClockUpdate+0xde>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >>
  4016d6:	4b34      	ldr	r3, [pc, #208]	; (4017a8 <SystemCoreClockUpdate+0xf0>)
  4016d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4016da:	4934      	ldr	r1, [pc, #208]	; (4017ac <SystemCoreClockUpdate+0xf4>)
  4016dc:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4016e0:	680b      	ldr	r3, [r1, #0]
  4016e2:	40d3      	lsrs	r3, r2
  4016e4:	600b      	str	r3, [r1, #0]
  4016e6:	4770      	bx	lr
		if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4016e8:	4b31      	ldr	r3, [pc, #196]	; (4017b0 <SystemCoreClockUpdate+0xf8>)
  4016ea:	695b      	ldr	r3, [r3, #20]
  4016ec:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4016f0:	bf14      	ite	ne
  4016f2:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4016f6:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4016fa:	4b2c      	ldr	r3, [pc, #176]	; (4017ac <SystemCoreClockUpdate+0xf4>)
  4016fc:	601a      	str	r2, [r3, #0]
  4016fe:	e7e4      	b.n	4016ca <SystemCoreClockUpdate+0x12>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401700:	4b29      	ldr	r3, [pc, #164]	; (4017a8 <SystemCoreClockUpdate+0xf0>)
  401702:	6a1b      	ldr	r3, [r3, #32]
  401704:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401708:	d003      	beq.n	401712 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40170a:	4a2a      	ldr	r2, [pc, #168]	; (4017b4 <SystemCoreClockUpdate+0xfc>)
  40170c:	4b27      	ldr	r3, [pc, #156]	; (4017ac <SystemCoreClockUpdate+0xf4>)
  40170e:	601a      	str	r2, [r3, #0]
  401710:	e7db      	b.n	4016ca <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401712:	4a29      	ldr	r2, [pc, #164]	; (4017b8 <SystemCoreClockUpdate+0x100>)
  401714:	4b25      	ldr	r3, [pc, #148]	; (4017ac <SystemCoreClockUpdate+0xf4>)
  401716:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401718:	4b23      	ldr	r3, [pc, #140]	; (4017a8 <SystemCoreClockUpdate+0xf0>)
  40171a:	6a1b      	ldr	r3, [r3, #32]
  40171c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401720:	2b10      	cmp	r3, #16
  401722:	d005      	beq.n	401730 <SystemCoreClockUpdate+0x78>
  401724:	2b20      	cmp	r3, #32
  401726:	d1d0      	bne.n	4016ca <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 3U;
  401728:	4a22      	ldr	r2, [pc, #136]	; (4017b4 <SystemCoreClockUpdate+0xfc>)
  40172a:	4b20      	ldr	r3, [pc, #128]	; (4017ac <SystemCoreClockUpdate+0xf4>)
  40172c:	601a      	str	r2, [r3, #0]
				break;
  40172e:	e7cc      	b.n	4016ca <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 2U;
  401730:	4a22      	ldr	r2, [pc, #136]	; (4017bc <SystemCoreClockUpdate+0x104>)
  401732:	4b1e      	ldr	r3, [pc, #120]	; (4017ac <SystemCoreClockUpdate+0xf4>)
  401734:	601a      	str	r2, [r3, #0]
				break;
  401736:	e7c8      	b.n	4016ca <SystemCoreClockUpdate+0x12>
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401738:	4b1b      	ldr	r3, [pc, #108]	; (4017a8 <SystemCoreClockUpdate+0xf0>)
  40173a:	6a1b      	ldr	r3, [r3, #32]
  40173c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401740:	d016      	beq.n	401770 <SystemCoreClockUpdate+0xb8>
			SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  401742:	4a1c      	ldr	r2, [pc, #112]	; (4017b4 <SystemCoreClockUpdate+0xfc>)
  401744:	4b19      	ldr	r3, [pc, #100]	; (4017ac <SystemCoreClockUpdate+0xf4>)
  401746:	601a      	str	r2, [r3, #0]
		if ((uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK)
  401748:	4b17      	ldr	r3, [pc, #92]	; (4017a8 <SystemCoreClockUpdate+0xf0>)
  40174a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40174c:	f003 0303 	and.w	r3, r3, #3
  401750:	2b02      	cmp	r3, #2
  401752:	d1ba      	bne.n	4016ca <SystemCoreClockUpdate+0x12>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401754:	4a14      	ldr	r2, [pc, #80]	; (4017a8 <SystemCoreClockUpdate+0xf0>)
  401756:	6a91      	ldr	r1, [r2, #40]	; 0x28
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401758:	6a92      	ldr	r2, [r2, #40]	; 0x28
  40175a:	4814      	ldr	r0, [pc, #80]	; (4017ac <SystemCoreClockUpdate+0xf4>)
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  40175c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  401760:	6803      	ldr	r3, [r0, #0]
  401762:	fb01 3303 	mla	r3, r1, r3, r3
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401766:	b2d2      	uxtb	r2, r2
  401768:	fbb3 f3f2 	udiv	r3, r3, r2
  40176c:	6003      	str	r3, [r0, #0]
  40176e:	e7ac      	b.n	4016ca <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401770:	4a11      	ldr	r2, [pc, #68]	; (4017b8 <SystemCoreClockUpdate+0x100>)
  401772:	4b0e      	ldr	r3, [pc, #56]	; (4017ac <SystemCoreClockUpdate+0xf4>)
  401774:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401776:	4b0c      	ldr	r3, [pc, #48]	; (4017a8 <SystemCoreClockUpdate+0xf0>)
  401778:	6a1b      	ldr	r3, [r3, #32]
  40177a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40177e:	2b10      	cmp	r3, #16
  401780:	d005      	beq.n	40178e <SystemCoreClockUpdate+0xd6>
  401782:	2b20      	cmp	r3, #32
  401784:	d1e0      	bne.n	401748 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
  401786:	4a0b      	ldr	r2, [pc, #44]	; (4017b4 <SystemCoreClockUpdate+0xfc>)
  401788:	4b08      	ldr	r3, [pc, #32]	; (4017ac <SystemCoreClockUpdate+0xf4>)
  40178a:	601a      	str	r2, [r3, #0]
				break;
  40178c:	e7dc      	b.n	401748 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
  40178e:	4a0b      	ldr	r2, [pc, #44]	; (4017bc <SystemCoreClockUpdate+0x104>)
  401790:	4b06      	ldr	r3, [pc, #24]	; (4017ac <SystemCoreClockUpdate+0xf4>)
  401792:	601a      	str	r2, [r3, #0]
				break;
  401794:	e7d8      	b.n	401748 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  401796:	4a05      	ldr	r2, [pc, #20]	; (4017ac <SystemCoreClockUpdate+0xf4>)
  401798:	6813      	ldr	r3, [r2, #0]
  40179a:	4909      	ldr	r1, [pc, #36]	; (4017c0 <SystemCoreClockUpdate+0x108>)
  40179c:	fba1 1303 	umull	r1, r3, r1, r3
  4017a0:	085b      	lsrs	r3, r3, #1
  4017a2:	6013      	str	r3, [r2, #0]
  4017a4:	4770      	bx	lr
  4017a6:	bf00      	nop
  4017a8:	400e0400 	.word	0x400e0400
  4017ac:	2000001c 	.word	0x2000001c
  4017b0:	400e1810 	.word	0x400e1810
  4017b4:	00b71b00 	.word	0x00b71b00
  4017b8:	003d0900 	.word	0x003d0900
  4017bc:	007a1200 	.word	0x007a1200
  4017c0:	aaaaaaab 	.word	0xaaaaaaab

004017c4 <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4017c4:	4b12      	ldr	r3, [pc, #72]	; (401810 <system_init_flash+0x4c>)
  4017c6:	4298      	cmp	r0, r3
  4017c8:	d911      	bls.n	4017ee <system_init_flash+0x2a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if (ul_clk < CHIP_FREQ_FWS_1) {
  4017ca:	4b12      	ldr	r3, [pc, #72]	; (401814 <system_init_flash+0x50>)
  4017cc:	4298      	cmp	r0, r3
  4017ce:	d913      	bls.n	4017f8 <system_init_flash+0x34>
			EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if (ul_clk < CHIP_FREQ_FWS_2) {
  4017d0:	4b11      	ldr	r3, [pc, #68]	; (401818 <system_init_flash+0x54>)
  4017d2:	4298      	cmp	r0, r3
  4017d4:	d914      	bls.n	401800 <system_init_flash+0x3c>
				EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  4017d6:	4b11      	ldr	r3, [pc, #68]	; (40181c <system_init_flash+0x58>)
  4017d8:	4298      	cmp	r0, r3
  4017da:	d915      	bls.n	401808 <system_init_flash+0x44>
					EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  4017dc:	4b10      	ldr	r3, [pc, #64]	; (401820 <system_init_flash+0x5c>)
  4017de:	4298      	cmp	r0, r3
						EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4017e0:	bf94      	ite	ls
  4017e2:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
					} else {
						EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4017e6:	4a0f      	ldrhi	r2, [pc, #60]	; (401824 <system_init_flash+0x60>)
  4017e8:	4b0f      	ldr	r3, [pc, #60]	; (401828 <system_init_flash+0x64>)
  4017ea:	601a      	str	r2, [r3, #0]
  4017ec:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4017ee:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4017f2:	4b0d      	ldr	r3, [pc, #52]	; (401828 <system_init_flash+0x64>)
  4017f4:	601a      	str	r2, [r3, #0]
  4017f6:	4770      	bx	lr
			EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4017f8:	4a0c      	ldr	r2, [pc, #48]	; (40182c <system_init_flash+0x68>)
  4017fa:	4b0b      	ldr	r3, [pc, #44]	; (401828 <system_init_flash+0x64>)
  4017fc:	601a      	str	r2, [r3, #0]
  4017fe:	4770      	bx	lr
				EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401800:	4a0b      	ldr	r2, [pc, #44]	; (401830 <system_init_flash+0x6c>)
  401802:	4b09      	ldr	r3, [pc, #36]	; (401828 <system_init_flash+0x64>)
  401804:	601a      	str	r2, [r3, #0]
  401806:	4770      	bx	lr
					EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401808:	4a0a      	ldr	r2, [pc, #40]	; (401834 <system_init_flash+0x70>)
  40180a:	4b07      	ldr	r3, [pc, #28]	; (401828 <system_init_flash+0x64>)
  40180c:	601a      	str	r2, [r3, #0]
  40180e:	4770      	bx	lr
  401810:	01312cff 	.word	0x01312cff
  401814:	026259ff 	.word	0x026259ff
  401818:	039386ff 	.word	0x039386ff
  40181c:	04c4b3ff 	.word	0x04c4b3ff
  401820:	05f5e0ff 	.word	0x05f5e0ff
  401824:	04000500 	.word	0x04000500
  401828:	400e0a00 	.word	0x400e0a00
  40182c:	04000100 	.word	0x04000100
  401830:	04000200 	.word	0x04000200
  401834:	04000300 	.word	0x04000300

00401838 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401838:	4b0a      	ldr	r3, [pc, #40]	; (401864 <_sbrk+0x2c>)
  40183a:	681b      	ldr	r3, [r3, #0]
  40183c:	b153      	cbz	r3, 401854 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  40183e:	4b09      	ldr	r3, [pc, #36]	; (401864 <_sbrk+0x2c>)
  401840:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401842:	181a      	adds	r2, r3, r0
  401844:	4908      	ldr	r1, [pc, #32]	; (401868 <_sbrk+0x30>)
  401846:	4291      	cmp	r1, r2
  401848:	db08      	blt.n	40185c <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  40184a:	4610      	mov	r0, r2
  40184c:	4a05      	ldr	r2, [pc, #20]	; (401864 <_sbrk+0x2c>)
  40184e:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401850:	4618      	mov	r0, r3
  401852:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  401854:	4a05      	ldr	r2, [pc, #20]	; (40186c <_sbrk+0x34>)
  401856:	4b03      	ldr	r3, [pc, #12]	; (401864 <_sbrk+0x2c>)
  401858:	601a      	str	r2, [r3, #0]
  40185a:	e7f0      	b.n	40183e <_sbrk+0x6>
		return (caddr_t) -1;	
  40185c:	f04f 30ff 	mov.w	r0, #4294967295
}
  401860:	4770      	bx	lr
  401862:	bf00      	nop
  401864:	20000ae8 	.word	0x20000ae8
  401868:	2001fffc 	.word	0x2001fffc
  40186c:	20010050 	.word	0x20010050

00401870 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401870:	f04f 30ff 	mov.w	r0, #4294967295
  401874:	4770      	bx	lr

00401876 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401876:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  40187a:	604b      	str	r3, [r1, #4]

	return 0;
}
  40187c:	2000      	movs	r0, #0
  40187e:	4770      	bx	lr

00401880 <_lseek>:
}

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401880:	2000      	movs	r0, #0
  401882:	4770      	bx	lr

00401884 <USART0_Handler>:
#if SAMD || SAMR21 || SAML21 || SAMR30 || SAMR34 || SAMR35
void USART_HOST_ISR_VECT(uint8_t instance)
#else
USART_HOST_ISR_VECT()
#endif
{
  401884:	b500      	push	{lr}
  401886:	b083      	sub	sp, #12
	uint8_t temp;
#if SAMD || SAMR21 || SAML21 || SAMR30 || SAMR34 || SAMR35
	usart_serial_read_packet(&host_uart_module, &temp, 1);
#elif SAM4E || SAM4S
	usart_serial_read_packet((Usart *)USART_HOST, &temp, 1);
  401888:	2201      	movs	r2, #1
  40188a:	f10d 0107 	add.w	r1, sp, #7
  40188e:	4810      	ldr	r0, [pc, #64]	; (4018d0 <USART0_Handler+0x4c>)
  401890:	4b10      	ldr	r3, [pc, #64]	; (4018d4 <USART0_Handler+0x50>)
  401892:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  401894:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
  401896:	f3bf 8f5f 	dmb	sy
#else
    usart_serial_read_packet(USART_HOST, &temp, 1);
#endif

	/* Introducing critical section to avoid buffer corruption. */
	cpu_irq_disable();
  40189a:	2200      	movs	r2, #0
  40189c:	4b0e      	ldr	r3, [pc, #56]	; (4018d8 <USART0_Handler+0x54>)
  40189e:	701a      	strb	r2, [r3, #0]

	/* The number of data in the receive buffer is incremented and the
	 * buffer is updated. */

	serial_rx_buf[serial_rx_buf_tail] = temp;
  4018a0:	4b0e      	ldr	r3, [pc, #56]	; (4018dc <USART0_Handler+0x58>)
  4018a2:	781b      	ldrb	r3, [r3, #0]
  4018a4:	f89d 1007 	ldrb.w	r1, [sp, #7]
  4018a8:	4a0d      	ldr	r2, [pc, #52]	; (4018e0 <USART0_Handler+0x5c>)
  4018aa:	54d1      	strb	r1, [r2, r3]

	if ((SERIAL_RX_BUF_SIZE_HOST - 1) == serial_rx_buf_tail) {
  4018ac:	2b9b      	cmp	r3, #155	; 0x9b
  4018ae:	d00b      	beq.n	4018c8 <USART0_Handler+0x44>
		/* Reached the end of buffer, revert back to beginning of
		 * buffer. */
		serial_rx_buf_tail = 0x00;
	} else {
		serial_rx_buf_tail++;
  4018b0:	3301      	adds	r3, #1
  4018b2:	4a0a      	ldr	r2, [pc, #40]	; (4018dc <USART0_Handler+0x58>)
  4018b4:	7013      	strb	r3, [r2, #0]
	}

	cpu_irq_enable();
  4018b6:	2201      	movs	r2, #1
  4018b8:	4b07      	ldr	r3, [pc, #28]	; (4018d8 <USART0_Handler+0x54>)
  4018ba:	701a      	strb	r2, [r3, #0]
  4018bc:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4018c0:	b662      	cpsie	i
}
  4018c2:	b003      	add	sp, #12
  4018c4:	f85d fb04 	ldr.w	pc, [sp], #4
		serial_rx_buf_tail = 0x00;
  4018c8:	2200      	movs	r2, #0
  4018ca:	4b04      	ldr	r3, [pc, #16]	; (4018dc <USART0_Handler+0x58>)
  4018cc:	701a      	strb	r2, [r3, #0]
  4018ce:	e7f2      	b.n	4018b6 <USART0_Handler+0x32>
  4018d0:	400a0000 	.word	0x400a0000
  4018d4:	00400da9 	.word	0x00400da9
  4018d8:	20000018 	.word	0x20000018
  4018dc:	20000b88 	.word	0x20000b88
  4018e0:	20000aec 	.word	0x20000aec

004018e4 <addSampleCollector>:

/* Add sample to the signal buffer */

void addSampleCollector(uint16_t sample){
	
	if (bufferIndexCollector<buffersize)
  4018e4:	4b07      	ldr	r3, [pc, #28]	; (401904 <addSampleCollector+0x20>)
  4018e6:	881b      	ldrh	r3, [r3, #0]
  4018e8:	f242 028d 	movw	r2, #8333	; 0x208d
  4018ec:	4293      	cmp	r3, r2
  4018ee:	d807      	bhi.n	401900 <addSampleCollector+0x1c>
	{
		afec_buffer_collector[bufferIndexCollector]= sample;
  4018f0:	4a05      	ldr	r2, [pc, #20]	; (401908 <addSampleCollector+0x24>)
  4018f2:	6812      	ldr	r2, [r2, #0]
  4018f4:	f822 0013 	strh.w	r0, [r2, r3, lsl #1]
		bufferIndexCollector++;
  4018f8:	4a02      	ldr	r2, [pc, #8]	; (401904 <addSampleCollector+0x20>)
  4018fa:	8813      	ldrh	r3, [r2, #0]
  4018fc:	3301      	adds	r3, #1
  4018fe:	8013      	strh	r3, [r2, #0]
  401900:	4770      	bx	lr
  401902:	bf00      	nop
  401904:	2000cee0 	.word	0x2000cee0
  401908:	20000020 	.word	0x20000020

0040190c <switchBuffer>:
/* Buffer switch operation, signal buffer and algorithm are switched. 
   If 16 buffers have been filled, the contents of the algorithm buffer are switched to the transmit buffer. */

volatile void switchBuffer(void){
	
	buffersFilled++;
  40190c:	4b0d      	ldr	r3, [pc, #52]	; (401944 <switchBuffer+0x38>)
  40190e:	881b      	ldrh	r3, [r3, #0]
  401910:	3301      	adds	r3, #1
  401912:	b29b      	uxth	r3, r3
	if (buffersFilled>16)
  401914:	2b10      	cmp	r3, #16
  401916:	d80b      	bhi.n	401930 <switchBuffer+0x24>
	buffersFilled++;
  401918:	4a0a      	ldr	r2, [pc, #40]	; (401944 <switchBuffer+0x38>)
  40191a:	8013      	strh	r3, [r2, #0]
	{
		buffersFilled=0; 
		swap(&algorithm_buffer, &transmit_buffer);
	} 
	
	bufferIndexCollector=0;
  40191c:	2200      	movs	r2, #0
  40191e:	4b0a      	ldr	r3, [pc, #40]	; (401948 <switchBuffer+0x3c>)
  401920:	801a      	strh	r2, [r3, #0]
	uint16_t* temp = *x;
  401922:	4a0a      	ldr	r2, [pc, #40]	; (40194c <switchBuffer+0x40>)
  401924:	6811      	ldr	r1, [r2, #0]
	*x=*y;
  401926:	4b0a      	ldr	r3, [pc, #40]	; (401950 <switchBuffer+0x44>)
  401928:	6818      	ldr	r0, [r3, #0]
  40192a:	6010      	str	r0, [r2, #0]
	*y=temp;
  40192c:	6019      	str	r1, [r3, #0]
  40192e:	4770      	bx	lr
		buffersFilled=0; 
  401930:	2200      	movs	r2, #0
  401932:	4b04      	ldr	r3, [pc, #16]	; (401944 <switchBuffer+0x38>)
  401934:	801a      	strh	r2, [r3, #0]
	uint16_t* temp = *x;
  401936:	4a06      	ldr	r2, [pc, #24]	; (401950 <switchBuffer+0x44>)
  401938:	6811      	ldr	r1, [r2, #0]
	*x=*y;
  40193a:	4b06      	ldr	r3, [pc, #24]	; (401954 <switchBuffer+0x48>)
  40193c:	6818      	ldr	r0, [r3, #0]
  40193e:	6010      	str	r0, [r2, #0]
	*y=temp;
  401940:	6019      	str	r1, [r3, #0]
  401942:	e7eb      	b.n	40191c <switchBuffer+0x10>
  401944:	2000cee2 	.word	0x2000cee2
  401948:	2000cee0 	.word	0x2000cee0
  40194c:	20000020 	.word	0x20000020
  401950:	20000024 	.word	0x20000024
  401954:	20000028 	.word	0x20000028

00401958 <cycleEnded>:
	
}

/* Fills possible gap at the end of the signal buffer with zeros, and performs the buffer pointer switch */

void cycleEnded(void){
  401958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	if (bufferIndexCollector < buffersize)
  40195a:	4b0a      	ldr	r3, [pc, #40]	; (401984 <cycleEnded+0x2c>)
  40195c:	881b      	ldrh	r3, [r3, #0]
  40195e:	f242 028d 	movw	r2, #8333	; 0x208d
  401962:	4293      	cmp	r3, r2
  401964:	d80a      	bhi.n	40197c <cycleEnded+0x24>
	{
		for (int i=bufferIndexCollector;i<buffersize;i++)
  401966:	461c      	mov	r4, r3
  401968:	dc08      	bgt.n	40197c <cycleEnded+0x24>
		{
			addSampleCollector(0);
  40196a:	2700      	movs	r7, #0
  40196c:	4e06      	ldr	r6, [pc, #24]	; (401988 <cycleEnded+0x30>)
		for (int i=bufferIndexCollector;i<buffersize;i++)
  40196e:	f242 058e 	movw	r5, #8334	; 0x208e
			addSampleCollector(0);
  401972:	4638      	mov	r0, r7
  401974:	47b0      	blx	r6
		for (int i=bufferIndexCollector;i<buffersize;i++)
  401976:	3401      	adds	r4, #1
  401978:	42ac      	cmp	r4, r5
  40197a:	d1fa      	bne.n	401972 <cycleEnded+0x1a>
		}
	} 
	
	switchBuffer();
  40197c:	4b03      	ldr	r3, [pc, #12]	; (40198c <cycleEnded+0x34>)
  40197e:	4798      	blx	r3
  401980:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401982:	bf00      	nop
  401984:	2000cee0 	.word	0x2000cee0
  401988:	004018e5 	.word	0x004018e5
  40198c:	0040190d 	.word	0x0040190d

00401990 <collector_data_ready>:


/* AFEC0 interrupt callback function. */

static void collector_data_ready(void)
{
  401990:	b508      	push	{r3, lr}
	return afec->AFEC_LCDR & AFEC_LCDR_LDATA_Msk;
  401992:	4b04      	ldr	r3, [pc, #16]	; (4019a4 <collector_data_ready+0x14>)
  401994:	6a18      	ldr	r0, [r3, #32]
	collector_sample_data = afec_get_latest_value(AFEC0);										// Obtain latest sample from COLLECTOR signal (EXT3 - pin4 (ch6))
  401996:	b280      	uxth	r0, r0
  401998:	4b03      	ldr	r3, [pc, #12]	; (4019a8 <collector_data_ready+0x18>)
  40199a:	8018      	strh	r0, [r3, #0]
	addSampleCollector(collector_sample_data);													// Add the sample to the collector signal buffer
  40199c:	4b03      	ldr	r3, [pc, #12]	; (4019ac <collector_data_ready+0x1c>)
  40199e:	4798      	blx	r3
  4019a0:	bd08      	pop	{r3, pc}
  4019a2:	bf00      	nop
  4019a4:	400b0000 	.word	0x400b0000
  4019a8:	2000cee4 	.word	0x2000cee4
  4019ac:	004018e5 	.word	0x004018e5

004019b0 <ACC_Handler>:
{
  4019b0:	b570      	push	{r4, r5, r6, lr}
  4019b2:	b084      	sub	sp, #16
	triggerOffset = config[0];												// Obtain the trigger offset from configuration array
  4019b4:	4b35      	ldr	r3, [pc, #212]	; (401a8c <ACC_Handler+0xdc>)
  4019b6:	781b      	ldrb	r3, [r3, #0]
	if (triggerOffset > 67) triggerOffset = 67;								// Set trigger offset to 67 if larger (upper limit of one cycle)
  4019b8:	2b43      	cmp	r3, #67	; 0x43
  4019ba:	d809      	bhi.n	4019d0 <ACC_Handler+0x20>
	triggerOffset = config[0];												// Obtain the trigger offset from configuration array
  4019bc:	4a34      	ldr	r2, [pc, #208]	; (401a90 <ACC_Handler+0xe0>)
  4019be:	7013      	strb	r3, [r2, #0]
	ul_status = acc_get_interrupt_status(ACC);								
  4019c0:	4834      	ldr	r0, [pc, #208]	; (401a94 <ACC_Handler+0xe4>)
  4019c2:	4b35      	ldr	r3, [pc, #212]	; (401a98 <ACC_Handler+0xe8>)
  4019c4:	4798      	blx	r3
	if ((ul_status & ACC_ISR_CE) == ACC_ISR_CE) 
  4019c6:	f010 0f01 	tst.w	r0, #1
  4019ca:	d105      	bne.n	4019d8 <ACC_Handler+0x28>
}
  4019cc:	b004      	add	sp, #16
  4019ce:	bd70      	pop	{r4, r5, r6, pc}
	if (triggerOffset > 67) triggerOffset = 67;								// Set trigger offset to 67 if larger (upper limit of one cycle)
  4019d0:	2243      	movs	r2, #67	; 0x43
  4019d2:	4b2f      	ldr	r3, [pc, #188]	; (401a90 <ACC_Handler+0xe0>)
  4019d4:	701a      	strb	r2, [r3, #0]
  4019d6:	e7f3      	b.n	4019c0 <ACC_Handler+0x10>
		if (acc_get_comparison_result(ACC))									// check if Vin+ > Vin-
  4019d8:	482e      	ldr	r0, [pc, #184]	; (401a94 <ACC_Handler+0xe4>)
  4019da:	4b30      	ldr	r3, [pc, #192]	; (401a9c <ACC_Handler+0xec>)
  4019dc:	4798      	blx	r3
  4019de:	2800      	cmp	r0, #0
  4019e0:	d04b      	beq.n	401a7a <ACC_Handler+0xca>
			if(!triggered)
  4019e2:	4b2f      	ldr	r3, [pc, #188]	; (401aa0 <ACC_Handler+0xf0>)
  4019e4:	781b      	ldrb	r3, [r3, #0]
  4019e6:	2b00      	cmp	r3, #0
  4019e8:	d1f0      	bne.n	4019cc <ACC_Handler+0x1c>
				triggered= true;											
  4019ea:	2301      	movs	r3, #1
  4019ec:	4a2c      	ldr	r2, [pc, #176]	; (401aa0 <ACC_Handler+0xf0>)
  4019ee:	7013      	strb	r3, [r2, #0]
				fullBuffer=true;											
  4019f0:	4a2c      	ldr	r2, [pc, #176]	; (401aa4 <ACC_Handler+0xf4>)
  4019f2:	7013      	strb	r3, [r2, #0]
				if(triggerOffset == 0)
  4019f4:	4b26      	ldr	r3, [pc, #152]	; (401a90 <ACC_Handler+0xe0>)
  4019f6:	781a      	ldrb	r2, [r3, #0]
  4019f8:	b932      	cbnz	r2, 401a08 <ACC_Handler+0x58>
					tc_start(TC0,0);
  4019fa:	2100      	movs	r1, #0
  4019fc:	482a      	ldr	r0, [pc, #168]	; (401aa8 <ACC_Handler+0xf8>)
  4019fe:	4b2b      	ldr	r3, [pc, #172]	; (401aac <ACC_Handler+0xfc>)
  401a00:	4798      	blx	r3
					cycleEnded();											// performs the buffer pointer switch 
  401a02:	4b2b      	ldr	r3, [pc, #172]	; (401ab0 <ACC_Handler+0x100>)
  401a04:	4798      	blx	r3
  401a06:	e7e1      	b.n	4019cc <ACC_Handler+0x1c>
/* Configure a delay timer to create the desired phase offset configured by the operator */

static void setDelayTimer(int delayFreq){
	
	uint32_t ul_sysclk = sysclk_get_cpu_hz();											
	uint32_t ul_div=0;
  401a08:	2100      	movs	r1, #0
  401a0a:	9102      	str	r1, [sp, #8]
	uint32_t ul_tc_clks=0;
  401a0c:	ab04      	add	r3, sp, #16
  401a0e:	f843 1d04 	str.w	r1, [r3, #-4]!
					setDelayTimer(1000/triggerOffset);						// set the delay timer frequency based on trigger delay time
  401a12:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
  401a16:	fb96 f6f2 	sdiv	r6, r6, r2
	uint32_t counts=0;
	tc_find_mck_divisor(delayFreq, ul_sysclk, &ul_div, &ul_tc_clks, ul_sysclk);
  401a1a:	4c26      	ldr	r4, [pc, #152]	; (401ab4 <ACC_Handler+0x104>)
  401a1c:	9400      	str	r4, [sp, #0]
  401a1e:	aa02      	add	r2, sp, #8
  401a20:	4621      	mov	r1, r4
  401a22:	4630      	mov	r0, r6
  401a24:	4d24      	ldr	r5, [pc, #144]	; (401ab8 <ACC_Handler+0x108>)
  401a26:	47a8      	blx	r5
	tc_init(TC0,1,ul_tc_clks | TC_CMR_CPCTRG);
  401a28:	4d1f      	ldr	r5, [pc, #124]	; (401aa8 <ACC_Handler+0xf8>)
  401a2a:	9a03      	ldr	r2, [sp, #12]
  401a2c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401a30:	2101      	movs	r1, #1
  401a32:	4628      	mov	r0, r5
  401a34:	4b21      	ldr	r3, [pc, #132]	; (401abc <ACC_Handler+0x10c>)
  401a36:	4798      	blx	r3
	counts = (ul_sysclk/ul_div)/delayFreq;
  401a38:	9a02      	ldr	r2, [sp, #8]
  401a3a:	fbb4 f2f2 	udiv	r2, r4, r2
	tc_write_rc(TC0,1,counts);
  401a3e:	fbb2 f2f6 	udiv	r2, r2, r6
  401a42:	2101      	movs	r1, #1
  401a44:	4628      	mov	r0, r5
  401a46:	4b1e      	ldr	r3, [pc, #120]	; (401ac0 <ACC_Handler+0x110>)
  401a48:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401a4a:	4b1e      	ldr	r3, [pc, #120]	; (401ac4 <ACC_Handler+0x114>)
  401a4c:	f44f 0480 	mov.w	r4, #4194304	; 0x400000
  401a50:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  401a54:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401a58:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401a5c:	f8c3 4180 	str.w	r4, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401a60:	601c      	str	r4, [r3, #0]
	
	NVIC_DisableIRQ(TC1_IRQn);
	NVIC_ClearPendingIRQ(TC1_IRQn);
	NVIC_EnableIRQ((IRQn_Type) ID_TC1);
	tc_enable_interrupt(TC0, 1, TC_IER_CPCS);
  401a62:	2210      	movs	r2, #16
  401a64:	2101      	movs	r1, #1
  401a66:	4628      	mov	r0, r5
  401a68:	4b17      	ldr	r3, [pc, #92]	; (401ac8 <ACC_Handler+0x118>)
  401a6a:	4798      	blx	r3
					tc_start(TC0,1);
  401a6c:	2101      	movs	r1, #1
  401a6e:	4628      	mov	r0, r5
  401a70:	4b0e      	ldr	r3, [pc, #56]	; (401aac <ACC_Handler+0xfc>)
  401a72:	4798      	blx	r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401a74:	4b15      	ldr	r3, [pc, #84]	; (401acc <ACC_Handler+0x11c>)
  401a76:	635c      	str	r4, [r3, #52]	; 0x34
  401a78:	e7a8      	b.n	4019cc <ACC_Handler+0x1c>
			if(triggered)
  401a7a:	4b09      	ldr	r3, [pc, #36]	; (401aa0 <ACC_Handler+0xf0>)
  401a7c:	781b      	ldrb	r3, [r3, #0]
  401a7e:	2b00      	cmp	r3, #0
  401a80:	d0a4      	beq.n	4019cc <ACC_Handler+0x1c>
			triggered=false;
  401a82:	2200      	movs	r2, #0
  401a84:	4b06      	ldr	r3, [pc, #24]	; (401aa0 <ACC_Handler+0xf0>)
  401a86:	701a      	strb	r2, [r3, #0]
}
  401a88:	e7a0      	b.n	4019cc <ACC_Handler+0x1c>
  401a8a:	bf00      	nop
  401a8c:	20000adc 	.word	0x20000adc
  401a90:	2000cee7 	.word	0x2000cee7
  401a94:	400bc000 	.word	0x400bc000
  401a98:	00400fc1 	.word	0x00400fc1
  401a9c:	00400fa7 	.word	0x00400fa7
  401aa0:	2000cee8 	.word	0x2000cee8
  401aa4:	2000cee6 	.word	0x2000cee6
  401aa8:	40090000 	.word	0x40090000
  401aac:	004014ab 	.word	0x004014ab
  401ab0:	00401959 	.word	0x00401959
  401ab4:	05b8d800 	.word	0x05b8d800
  401ab8:	004014d3 	.word	0x004014d3
  401abc:	00401491 	.word	0x00401491
  401ac0:	004014bb 	.word	0x004014bb
  401ac4:	e000e100 	.word	0xe000e100
  401ac8:	004014c3 	.word	0x004014c3
  401acc:	400e1400 	.word	0x400e1400

00401ad0 <TC1_Handler>:
void TC1_Handler(void){
  401ad0:	b510      	push	{r4, lr}
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401ad2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  401ad6:	4a0e      	ldr	r2, [pc, #56]	; (401b10 <TC1_Handler+0x40>)
  401ad8:	6313      	str	r3, [r2, #48]	; 0x30
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401ada:	4a0e      	ldr	r2, [pc, #56]	; (401b14 <TC1_Handler+0x44>)
  401adc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  401ae0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401ae4:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401ae8:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
	tc_disable_interrupt(TC0, 1, TC_IER_CPCS);
  401aec:	4c0a      	ldr	r4, [pc, #40]	; (401b18 <TC1_Handler+0x48>)
  401aee:	2210      	movs	r2, #16
  401af0:	2101      	movs	r1, #1
  401af2:	4620      	mov	r0, r4
  401af4:	4b09      	ldr	r3, [pc, #36]	; (401b1c <TC1_Handler+0x4c>)
  401af6:	4798      	blx	r3
	tc_stop(TC0,1);
  401af8:	2101      	movs	r1, #1
  401afa:	4620      	mov	r0, r4
  401afc:	4b08      	ldr	r3, [pc, #32]	; (401b20 <TC1_Handler+0x50>)
  401afe:	4798      	blx	r3
	cycleEnded();
  401b00:	4b08      	ldr	r3, [pc, #32]	; (401b24 <TC1_Handler+0x54>)
  401b02:	4798      	blx	r3
	tc_start(TC0,0);
  401b04:	2100      	movs	r1, #0
  401b06:	4620      	mov	r0, r4
  401b08:	4b07      	ldr	r3, [pc, #28]	; (401b28 <TC1_Handler+0x58>)
  401b0a:	4798      	blx	r3
  401b0c:	bd10      	pop	{r4, pc}
  401b0e:	bf00      	nop
  401b10:	400e1400 	.word	0x400e1400
  401b14:	e000e100 	.word	0xe000e100
  401b18:	40090000 	.word	0x40090000
  401b1c:	004014cb 	.word	0x004014cb
  401b20:	004014b3 	.word	0x004014b3
  401b24:	00401959 	.word	0x00401959
  401b28:	004014ab 	.word	0x004014ab

00401b2c <main>:
}

/* Main entry point of the application */

int main (void)
{
  401b2c:	b580      	push	{r7, lr}
  401b2e:	b08c      	sub	sp, #48	; 0x30
	/* Initializations of peripherals */
	
	sysclk_init();
  401b30:	4b57      	ldr	r3, [pc, #348]	; (401c90 <main+0x164>)
  401b32:	4798      	blx	r3
	board_init();
  401b34:	4b57      	ldr	r3, [pc, #348]	; (401c94 <main+0x168>)
  401b36:	4798      	blx	r3
	pdc_uart_initialization();
  401b38:	4b57      	ldr	r3, [pc, #348]	; (401c98 <main+0x16c>)
  401b3a:	4798      	blx	r3
	afec_enable(AFEC0);
  401b3c:	4c57      	ldr	r4, [pc, #348]	; (401c9c <main+0x170>)
  401b3e:	4620      	mov	r0, r4
  401b40:	4b57      	ldr	r3, [pc, #348]	; (401ca0 <main+0x174>)
  401b42:	4798      	blx	r3
	afec_get_config_defaults(&afec_cfg);
  401b44:	a805      	add	r0, sp, #20
  401b46:	4b57      	ldr	r3, [pc, #348]	; (401ca4 <main+0x178>)
  401b48:	4798      	blx	r3
	afec_ch_get_config_defaults(&afec_ch_cfg);
  401b4a:	a802      	add	r0, sp, #8
  401b4c:	4b56      	ldr	r3, [pc, #344]	; (401ca8 <main+0x17c>)
  401b4e:	4798      	blx	r3
	afec_init(AFEC0, &afec_cfg);
  401b50:	a905      	add	r1, sp, #20
  401b52:	4620      	mov	r0, r4
  401b54:	4b55      	ldr	r3, [pc, #340]	; (401cac <main+0x180>)
  401b56:	4798      	blx	r3
	afec_ch_set_config(AFEC0, AFEC_CHANNEL_6, &afec_ch_cfg);
  401b58:	aa02      	add	r2, sp, #8
  401b5a:	2106      	movs	r1, #6
  401b5c:	4620      	mov	r0, r4
  401b5e:	4b54      	ldr	r3, [pc, #336]	; (401cb0 <main+0x184>)
  401b60:	4798      	blx	r3
	afec->AFEC_CSELR = afec_ch;
  401b62:	2306      	movs	r3, #6
  401b64:	6663      	str	r3, [r4, #100]	; 0x64
	afec->AFEC_COCR = (aoffset & AFEC_COCR_AOFF_Msk);
  401b66:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401b6a:	66e3      	str	r3, [r4, #108]	; 0x6c
    uint32_t ul_div = 0;
  401b6c:	2700      	movs	r7, #0
  401b6e:	9703      	str	r7, [sp, #12]
	uint32_t ul_tc_clks = 0;
  401b70:	ae0c      	add	r6, sp, #48	; 0x30
  401b72:	f846 7d20 	str.w	r7, [r6, #-32]!
	pmc_enable_periph_clk(ID_TC0);														// Enable peripheral clock of timer counter 0
  401b76:	2015      	movs	r0, #21
  401b78:	4d4e      	ldr	r5, [pc, #312]	; (401cb4 <main+0x188>)
  401b7a:	47a8      	blx	r5
	pmc_enable_periph_clk(ID_TC1);
  401b7c:	2016      	movs	r0, #22
  401b7e:	47a8      	blx	r5
	tc_find_mck_divisor(sampleFreq, ul_sysclk, &ul_div, &ul_tc_clks, ul_sysclk);
  401b80:	4d4d      	ldr	r5, [pc, #308]	; (401cb8 <main+0x18c>)
  401b82:	9500      	str	r5, [sp, #0]
  401b84:	4633      	mov	r3, r6
  401b86:	aa03      	add	r2, sp, #12
  401b88:	4629      	mov	r1, r5
  401b8a:	484c      	ldr	r0, [pc, #304]	; (401cbc <main+0x190>)
  401b8c:	4e4c      	ldr	r6, [pc, #304]	; (401cc0 <main+0x194>)
  401b8e:	47b0      	blx	r6
	tc_init(TC0, 0, ul_tc_clks | TC_CMR_CPCTRG | TC_CMR_WAVE |
  401b90:	4e4c      	ldr	r6, [pc, #304]	; (401cc4 <main+0x198>)
  401b92:	9a04      	ldr	r2, [sp, #16]
  401b94:	f442 22d8 	orr.w	r2, r2, #442368	; 0x6c000
  401b98:	4639      	mov	r1, r7
  401b9a:	4630      	mov	r0, r6
  401b9c:	4b4a      	ldr	r3, [pc, #296]	; (401cc8 <main+0x19c>)
  401b9e:	4798      	blx	r3
	TC0->TC_CHANNEL[0].TC_RA = (ul_sysclk / ul_div) / (sampleFreq*2);
  401ba0:	9b03      	ldr	r3, [sp, #12]
  401ba2:	fbb5 f3f3 	udiv	r3, r5, r3
  401ba6:	4a49      	ldr	r2, [pc, #292]	; (401ccc <main+0x1a0>)
  401ba8:	fba2 2303 	umull	r2, r3, r2, r3
  401bac:	0c1a      	lsrs	r2, r3, #16
  401bae:	6172      	str	r2, [r6, #20]
	TC0->TC_CHANNEL[0].TC_RC = (ul_sysclk / ul_div) / sampleFreq;
  401bb0:	0bdb      	lsrs	r3, r3, #15
  401bb2:	61f3      	str	r3, [r6, #28]
	reg = afec->AFEC_MR;
  401bb4:	6863      	ldr	r3, [r4, #4]
		reg &= ~(AFEC_MR_TRGSEL_Msk | AFEC_MR_TRGEN | AFEC_MR_FREERUN_ON);
  401bb6:	f023 038f 	bic.w	r3, r3, #143	; 0x8f
		reg |= trigger;
  401bba:	f043 0303 	orr.w	r3, r3, #3
	afec->AFEC_MR = reg;
  401bbe:	6063      	str	r3, [r4, #4]
	afec->AFEC_CHER = (afec_ch == AFEC_CHANNEL_ALL) ?
  401bc0:	2340      	movs	r3, #64	; 0x40
  401bc2:	6163      	str	r3, [r4, #20]
	afec_set_callback(AFEC0, AFEC_INTERRUPT_DATA_READY, collector_data_ready, 1);
  401bc4:	2301      	movs	r3, #1
  401bc6:	4a42      	ldr	r2, [pc, #264]	; (401cd0 <main+0x1a4>)
  401bc8:	2110      	movs	r1, #16
  401bca:	4620      	mov	r0, r4
  401bcc:	4d41      	ldr	r5, [pc, #260]	; (401cd4 <main+0x1a8>)
  401bce:	47a8      	blx	r5
 */
static inline enum status_code afec_start_calibration(Afec *const afec)
{
	uint32_t reg;

	reg = afec->AFEC_CHSR;
  401bd0:	69e3      	ldr	r3, [r4, #28]
	afec->AFEC_CDOR = reg;
  401bd2:	65e3      	str	r3, [r4, #92]	; 0x5c

	if ((afec->AFEC_MR & AFEC_MR_FREERUN) == AFEC_MR_FREERUN_ON) {
  401bd4:	6863      	ldr	r3, [r4, #4]
  401bd6:	f013 0f80 	tst.w	r3, #128	; 0x80
  401bda:	d101      	bne.n	401be0 <main+0xb4>
		return STATUS_ERR_BUSY;
	}
	afec->AFEC_CR = AFEC_CR_AUTOCAL;
  401bdc:	2208      	movs	r2, #8
  401bde:	6022      	str	r2, [r4, #0]
	return afec->AFEC_ISR;
  401be0:	4b2e      	ldr	r3, [pc, #184]	; (401c9c <main+0x170>)
  401be2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
	while((afec_get_interrupt_status(AFEC0) & AFEC_ISR_EOCAL) != AFEC_ISR_EOCAL);
  401be4:	2a00      	cmp	r2, #0
  401be6:	dafc      	bge.n	401be2 <main+0xb6>
	pmc_enable_periph_clk(ID_DACC);
  401be8:	2020      	movs	r0, #32
  401bea:	4d32      	ldr	r5, [pc, #200]	; (401cb4 <main+0x188>)
  401bec:	47a8      	blx	r5
	dacc_reset(DACC);
  401bee:	4c3a      	ldr	r4, [pc, #232]	; (401cd8 <main+0x1ac>)
  401bf0:	4620      	mov	r0, r4
  401bf2:	4b3a      	ldr	r3, [pc, #232]	; (401cdc <main+0x1b0>)
  401bf4:	4798      	blx	r3
	dacc_disable_trigger(DACC);
  401bf6:	4620      	mov	r0, r4
  401bf8:	4b39      	ldr	r3, [pc, #228]	; (401ce0 <main+0x1b4>)
  401bfa:	4798      	blx	r3
	dacc_set_transfer_mode(DACC, 0);
  401bfc:	2100      	movs	r1, #0
  401bfe:	4620      	mov	r0, r4
  401c00:	4b38      	ldr	r3, [pc, #224]	; (401ce4 <main+0x1b8>)
  401c02:	4798      	blx	r3
	dacc_set_timing(DACC, 0, 0xf);
  401c04:	220f      	movs	r2, #15
  401c06:	2100      	movs	r1, #0
  401c08:	4620      	mov	r0, r4
  401c0a:	4b37      	ldr	r3, [pc, #220]	; (401ce8 <main+0x1bc>)
  401c0c:	4798      	blx	r3
	dacc_set_channel_selection(DACC, DACC_CHANNEL_0);
  401c0e:	2100      	movs	r1, #0
  401c10:	4620      	mov	r0, r4
  401c12:	4b36      	ldr	r3, [pc, #216]	; (401cec <main+0x1c0>)
  401c14:	4798      	blx	r3
	dacc_enable_channel(DACC, DACC_CHANNEL_0);
  401c16:	2100      	movs	r1, #0
  401c18:	4620      	mov	r0, r4
  401c1a:	4b35      	ldr	r3, [pc, #212]	; (401cf0 <main+0x1c4>)
  401c1c:	4798      	blx	r3
	dacc_set_analog_control(DACC, DACC_ANALOG_CONTROL);
  401c1e:	f44f 7185 	mov.w	r1, #266	; 0x10a
  401c22:	4620      	mov	r0, r4
  401c24:	4b33      	ldr	r3, [pc, #204]	; (401cf4 <main+0x1c8>)
  401c26:	4798      	blx	r3
	dacc_write_conversion_data(DACC, 3100);
  401c28:	f640 411c 	movw	r1, #3100	; 0xc1c
  401c2c:	4620      	mov	r0, r4
  401c2e:	4b32      	ldr	r3, [pc, #200]	; (401cf8 <main+0x1cc>)
  401c30:	4798      	blx	r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  401c32:	4b32      	ldr	r3, [pc, #200]	; (401cfc <main+0x1d0>)
  401c34:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401c38:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  401c3a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	configure_afec();
	configureDACC();
	ioport_set_pin_dir(delayPin,IOPORT_DIR_OUTPUT);
	pmc_enable_periph_clk(ID_ACC);
  401c3e:	2021      	movs	r0, #33	; 0x21
  401c40:	47a8      	blx	r5
	acc_init(ACC, ACC_MR_SELPLUS_AD7, ACC_MR_SELMINUS_DAC0,			// set pin AFEC1 AD1 (EXT1 pin 4) as + comparator and DAC channel 0 as -
  401c42:	f504 4480 	add.w	r4, r4, #16384	; 0x4000
  401c46:	2300      	movs	r3, #0
  401c48:	9300      	str	r3, [sp, #0]
  401c4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401c4e:	2202      	movs	r2, #2
  401c50:	2170      	movs	r1, #112	; 0x70
  401c52:	4620      	mov	r0, r4
  401c54:	4d2a      	ldr	r5, [pc, #168]	; (401d00 <main+0x1d4>)
  401c56:	47a8      	blx	r5
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401c58:	2202      	movs	r2, #2
  401c5a:	4b2a      	ldr	r3, [pc, #168]	; (401d04 <main+0x1d8>)
  401c5c:	605a      	str	r2, [r3, #4]
	ACC_MR_EDGETYP_ANY, ACC_MR_INV_DIS);
	NVIC_EnableIRQ(ACC_IRQn);
	acc_enable_interrupt(ACC);	
  401c5e:	4620      	mov	r0, r4
  401c60:	4b29      	ldr	r3, [pc, #164]	; (401d08 <main+0x1dc>)
  401c62:	4798      	blx	r3
	/* Main event loop, polling for asynchronous data requests from Matlab application*/
	
	while (1) 
	{
		
		if(fullBuffer)												// flag that indicates a cycle has ended
  401c64:	4c29      	ldr	r4, [pc, #164]	; (401d0c <main+0x1e0>)
		{
			fullBuffer=false;
			
			/* Compute the parameters corresponding to this cycle*/
			compute_beam_parameters();
  401c66:	4e2a      	ldr	r6, [pc, #168]	; (401d10 <main+0x1e4>)
			
			/* Check if data has to be send */
			if (config[2]!= 0) send_beam_parameters();
  401c68:	4d2a      	ldr	r5, [pc, #168]	; (401d14 <main+0x1e8>)
  401c6a:	e001      	b.n	401c70 <main+0x144>
  401c6c:	4b2a      	ldr	r3, [pc, #168]	; (401d18 <main+0x1ec>)
  401c6e:	4798      	blx	r3
		if(fullBuffer)												// flag that indicates a cycle has ended
  401c70:	7823      	ldrb	r3, [r4, #0]
  401c72:	2b00      	cmp	r3, #0
  401c74:	d0fc      	beq.n	401c70 <main+0x144>
			fullBuffer=false;
  401c76:	2300      	movs	r3, #0
  401c78:	7023      	strb	r3, [r4, #0]
			compute_beam_parameters();
  401c7a:	47b0      	blx	r6
			if (config[2]!= 0) send_beam_parameters();
  401c7c:	78ab      	ldrb	r3, [r5, #2]
  401c7e:	2b00      	cmp	r3, #0
  401c80:	d1f4      	bne.n	401c6c <main+0x140>
			else if (config[3]!= 0) send_cycle_plot();
  401c82:	78eb      	ldrb	r3, [r5, #3]
  401c84:	2b00      	cmp	r3, #0
  401c86:	d0f3      	beq.n	401c70 <main+0x144>
  401c88:	4b24      	ldr	r3, [pc, #144]	; (401d1c <main+0x1f0>)
  401c8a:	4798      	blx	r3
  401c8c:	e7f0      	b.n	401c70 <main+0x144>
  401c8e:	bf00      	nop
  401c90:	00400d41 	.word	0x00400d41
  401c94:	00400ed5 	.word	0x00400ed5
  401c98:	00400cb1 	.word	0x00400cb1
  401c9c:	400b0000 	.word	0x400b0000
  401ca0:	00401259 	.word	0x00401259
  401ca4:	00401091 	.word	0x00401091
  401ca8:	004010c1 	.word	0x004010c1
  401cac:	004010cd 	.word	0x004010cd
  401cb0:	00401061 	.word	0x00401061
  401cb4:	0040143d 	.word	0x0040143d
  401cb8:	05b8d800 	.word	0x05b8d800
  401cbc:	0001e848 	.word	0x0001e848
  401cc0:	004014d3 	.word	0x004014d3
  401cc4:	40090000 	.word	0x40090000
  401cc8:	00401491 	.word	0x00401491
  401ccc:	431bde83 	.word	0x431bde83
  401cd0:	00401991 	.word	0x00401991
  401cd4:	004011d9 	.word	0x004011d9
  401cd8:	400b8000 	.word	0x400b8000
  401cdc:	004012bd 	.word	0x004012bd
  401ce0:	004012c3 	.word	0x004012c3
  401ce4:	004012cd 	.word	0x004012cd
  401ce8:	00401311 	.word	0x00401311
  401cec:	004012f9 	.word	0x004012f9
  401cf0:	00401339 	.word	0x00401339
  401cf4:	0040134d 	.word	0x0040134d
  401cf8:	004012f5 	.word	0x004012f5
  401cfc:	400e1400 	.word	0x400e1400
  401d00:	00400f6d 	.word	0x00400f6d
  401d04:	e000e100 	.word	0xe000e100
  401d08:	00400fbb 	.word	0x00400fbb
  401d0c:	2000cee6 	.word	0x2000cee6
  401d10:	0040074d 	.word	0x0040074d
  401d14:	20000adc 	.word	0x20000adc
  401d18:	00400c09 	.word	0x00400c09
  401d1c:	00400be1 	.word	0x00400be1

00401d20 <sqrt>:
  401d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401d24:	b08b      	sub	sp, #44	; 0x2c
  401d26:	4604      	mov	r4, r0
  401d28:	460d      	mov	r5, r1
  401d2a:	f000 f857 	bl	401ddc <__ieee754_sqrt>
  401d2e:	4b29      	ldr	r3, [pc, #164]	; (401dd4 <sqrt+0xb4>)
  401d30:	f993 a000 	ldrsb.w	sl, [r3]
  401d34:	f1ba 3fff 	cmp.w	sl, #4294967295
  401d38:	4606      	mov	r6, r0
  401d3a:	460f      	mov	r7, r1
  401d3c:	d012      	beq.n	401d64 <sqrt+0x44>
  401d3e:	4622      	mov	r2, r4
  401d40:	462b      	mov	r3, r5
  401d42:	4620      	mov	r0, r4
  401d44:	4629      	mov	r1, r5
  401d46:	f000 fd59 	bl	4027fc <__aeabi_dcmpun>
  401d4a:	4683      	mov	fp, r0
  401d4c:	b950      	cbnz	r0, 401d64 <sqrt+0x44>
  401d4e:	f04f 0800 	mov.w	r8, #0
  401d52:	f04f 0900 	mov.w	r9, #0
  401d56:	4642      	mov	r2, r8
  401d58:	464b      	mov	r3, r9
  401d5a:	4620      	mov	r0, r4
  401d5c:	4629      	mov	r1, r5
  401d5e:	f000 fd25 	bl	4027ac <__aeabi_dcmplt>
  401d62:	b920      	cbnz	r0, 401d6e <sqrt+0x4e>
  401d64:	4630      	mov	r0, r6
  401d66:	4639      	mov	r1, r7
  401d68:	b00b      	add	sp, #44	; 0x2c
  401d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401d6e:	4b1a      	ldr	r3, [pc, #104]	; (401dd8 <sqrt+0xb8>)
  401d70:	f8cd b020 	str.w	fp, [sp, #32]
  401d74:	2201      	movs	r2, #1
  401d76:	e9cd 4504 	strd	r4, r5, [sp, #16]
  401d7a:	e9cd 4502 	strd	r4, r5, [sp, #8]
  401d7e:	e88d 000c 	stmia.w	sp, {r2, r3}
  401d82:	f1ba 0f00 	cmp.w	sl, #0
  401d86:	d017      	beq.n	401db8 <sqrt+0x98>
  401d88:	4642      	mov	r2, r8
  401d8a:	464b      	mov	r3, r9
  401d8c:	4640      	mov	r0, r8
  401d8e:	4649      	mov	r1, r9
  401d90:	f000 fbc4 	bl	40251c <__aeabi_ddiv>
  401d94:	f1ba 0f02 	cmp.w	sl, #2
  401d98:	e9cd 0106 	strd	r0, r1, [sp, #24]
  401d9c:	d10e      	bne.n	401dbc <sqrt+0x9c>
  401d9e:	f000 fd93 	bl	4028c8 <__errno>
  401da2:	2321      	movs	r3, #33	; 0x21
  401da4:	6003      	str	r3, [r0, #0]
  401da6:	9b08      	ldr	r3, [sp, #32]
  401da8:	b973      	cbnz	r3, 401dc8 <sqrt+0xa8>
  401daa:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
  401dae:	4630      	mov	r0, r6
  401db0:	4639      	mov	r1, r7
  401db2:	b00b      	add	sp, #44	; 0x2c
  401db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401db8:	e9cd 8906 	strd	r8, r9, [sp, #24]
  401dbc:	4668      	mov	r0, sp
  401dbe:	f000 f8c9 	bl	401f54 <matherr>
  401dc2:	2800      	cmp	r0, #0
  401dc4:	d1ef      	bne.n	401da6 <sqrt+0x86>
  401dc6:	e7ea      	b.n	401d9e <sqrt+0x7e>
  401dc8:	f000 fd7e 	bl	4028c8 <__errno>
  401dcc:	9b08      	ldr	r3, [sp, #32]
  401dce:	6003      	str	r3, [r0, #0]
  401dd0:	e7eb      	b.n	401daa <sqrt+0x8a>
  401dd2:	bf00      	nop
  401dd4:	2000002c 	.word	0x2000002c
  401dd8:	004039cc 	.word	0x004039cc

00401ddc <__ieee754_sqrt>:
  401ddc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  401de0:	4f5b      	ldr	r7, [pc, #364]	; (401f50 <__ieee754_sqrt+0x174>)
  401de2:	438f      	bics	r7, r1
  401de4:	4605      	mov	r5, r0
  401de6:	460c      	mov	r4, r1
  401de8:	f000 8092 	beq.w	401f10 <__ieee754_sqrt+0x134>
  401dec:	2900      	cmp	r1, #0
  401dee:	460b      	mov	r3, r1
  401df0:	4602      	mov	r2, r0
  401df2:	dd6f      	ble.n	401ed4 <__ieee754_sqrt+0xf8>
  401df4:	150f      	asrs	r7, r1, #20
  401df6:	d07b      	beq.n	401ef0 <__ieee754_sqrt+0x114>
  401df8:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  401dfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
  401e00:	07f8      	lsls	r0, r7, #31
  401e02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401e06:	d45c      	bmi.n	401ec2 <__ieee754_sqrt+0xe6>
  401e08:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  401e0c:	2600      	movs	r6, #0
  401e0e:	440b      	add	r3, r1
  401e10:	107f      	asrs	r7, r7, #1
  401e12:	0052      	lsls	r2, r2, #1
  401e14:	46b6      	mov	lr, r6
  401e16:	2016      	movs	r0, #22
  401e18:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  401e1c:	eb0e 0401 	add.w	r4, lr, r1
  401e20:	429c      	cmp	r4, r3
  401e22:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  401e26:	ea4f 0242 	mov.w	r2, r2, lsl #1
  401e2a:	dc03      	bgt.n	401e34 <__ieee754_sqrt+0x58>
  401e2c:	1b1b      	subs	r3, r3, r4
  401e2e:	eb04 0e01 	add.w	lr, r4, r1
  401e32:	440e      	add	r6, r1
  401e34:	3801      	subs	r0, #1
  401e36:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  401e3a:	ea4f 0151 	mov.w	r1, r1, lsr #1
  401e3e:	d1ed      	bne.n	401e1c <__ieee754_sqrt+0x40>
  401e40:	4684      	mov	ip, r0
  401e42:	2420      	movs	r4, #32
  401e44:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401e48:	e009      	b.n	401e5e <__ieee754_sqrt+0x82>
  401e4a:	d020      	beq.n	401e8e <__ieee754_sqrt+0xb2>
  401e4c:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  401e50:	3c01      	subs	r4, #1
  401e52:	ea4f 0151 	mov.w	r1, r1, lsr #1
  401e56:	442b      	add	r3, r5
  401e58:	ea4f 0242 	mov.w	r2, r2, lsl #1
  401e5c:	d020      	beq.n	401ea0 <__ieee754_sqrt+0xc4>
  401e5e:	4573      	cmp	r3, lr
  401e60:	eb01 050c 	add.w	r5, r1, ip
  401e64:	ddf1      	ble.n	401e4a <__ieee754_sqrt+0x6e>
  401e66:	2d00      	cmp	r5, #0
  401e68:	eb05 0c01 	add.w	ip, r5, r1
  401e6c:	db09      	blt.n	401e82 <__ieee754_sqrt+0xa6>
  401e6e:	46f0      	mov	r8, lr
  401e70:	4295      	cmp	r5, r2
  401e72:	eba3 030e 	sub.w	r3, r3, lr
  401e76:	d900      	bls.n	401e7a <__ieee754_sqrt+0x9e>
  401e78:	3b01      	subs	r3, #1
  401e7a:	1b52      	subs	r2, r2, r5
  401e7c:	4408      	add	r0, r1
  401e7e:	46c6      	mov	lr, r8
  401e80:	e7e4      	b.n	401e4c <__ieee754_sqrt+0x70>
  401e82:	f1bc 0f00 	cmp.w	ip, #0
  401e86:	dbf2      	blt.n	401e6e <__ieee754_sqrt+0x92>
  401e88:	f10e 0801 	add.w	r8, lr, #1
  401e8c:	e7f0      	b.n	401e70 <__ieee754_sqrt+0x94>
  401e8e:	4295      	cmp	r5, r2
  401e90:	d8dc      	bhi.n	401e4c <__ieee754_sqrt+0x70>
  401e92:	2d00      	cmp	r5, #0
  401e94:	eb05 0c01 	add.w	ip, r5, r1
  401e98:	db44      	blt.n	401f24 <__ieee754_sqrt+0x148>
  401e9a:	4698      	mov	r8, r3
  401e9c:	2300      	movs	r3, #0
  401e9e:	e7ec      	b.n	401e7a <__ieee754_sqrt+0x9e>
  401ea0:	4313      	orrs	r3, r2
  401ea2:	d113      	bne.n	401ecc <__ieee754_sqrt+0xf0>
  401ea4:	0840      	lsrs	r0, r0, #1
  401ea6:	1073      	asrs	r3, r6, #1
  401ea8:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  401eac:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401eb0:	07f2      	lsls	r2, r6, #31
  401eb2:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  401eb6:	bf48      	it	mi
  401eb8:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  401ebc:	4649      	mov	r1, r9
  401ebe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401ec2:	005b      	lsls	r3, r3, #1
  401ec4:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  401ec8:	0052      	lsls	r2, r2, #1
  401eca:	e79d      	b.n	401e08 <__ieee754_sqrt+0x2c>
  401ecc:	1c41      	adds	r1, r0, #1
  401ece:	d02d      	beq.n	401f2c <__ieee754_sqrt+0x150>
  401ed0:	3001      	adds	r0, #1
  401ed2:	e7e7      	b.n	401ea4 <__ieee754_sqrt+0xc8>
  401ed4:	4606      	mov	r6, r0
  401ed6:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  401eda:	433e      	orrs	r6, r7
  401edc:	d0ef      	beq.n	401ebe <__ieee754_sqrt+0xe2>
  401ede:	bb69      	cbnz	r1, 401f3c <__ieee754_sqrt+0x160>
  401ee0:	460f      	mov	r7, r1
  401ee2:	0ad3      	lsrs	r3, r2, #11
  401ee4:	3f15      	subs	r7, #21
  401ee6:	0552      	lsls	r2, r2, #21
  401ee8:	2b00      	cmp	r3, #0
  401eea:	d0fa      	beq.n	401ee2 <__ieee754_sqrt+0x106>
  401eec:	02de      	lsls	r6, r3, #11
  401eee:	d420      	bmi.n	401f32 <__ieee754_sqrt+0x156>
  401ef0:	2400      	movs	r4, #0
  401ef2:	e000      	b.n	401ef6 <__ieee754_sqrt+0x11a>
  401ef4:	4604      	mov	r4, r0
  401ef6:	005b      	lsls	r3, r3, #1
  401ef8:	02dd      	lsls	r5, r3, #11
  401efa:	f104 0001 	add.w	r0, r4, #1
  401efe:	d5f9      	bpl.n	401ef4 <__ieee754_sqrt+0x118>
  401f00:	f1c0 0120 	rsb	r1, r0, #32
  401f04:	fa22 f101 	lsr.w	r1, r2, r1
  401f08:	430b      	orrs	r3, r1
  401f0a:	1b3f      	subs	r7, r7, r4
  401f0c:	4082      	lsls	r2, r0
  401f0e:	e773      	b.n	401df8 <__ieee754_sqrt+0x1c>
  401f10:	4602      	mov	r2, r0
  401f12:	460b      	mov	r3, r1
  401f14:	f000 f9d8 	bl	4022c8 <__aeabi_dmul>
  401f18:	462a      	mov	r2, r5
  401f1a:	4623      	mov	r3, r4
  401f1c:	f000 f822 	bl	401f64 <__adddf3>
  401f20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401f24:	f1bc 0f00 	cmp.w	ip, #0
  401f28:	daae      	bge.n	401e88 <__ieee754_sqrt+0xac>
  401f2a:	e7b6      	b.n	401e9a <__ieee754_sqrt+0xbe>
  401f2c:	3601      	adds	r6, #1
  401f2e:	4620      	mov	r0, r4
  401f30:	e7b9      	b.n	401ea6 <__ieee754_sqrt+0xca>
  401f32:	2000      	movs	r0, #0
  401f34:	2120      	movs	r1, #32
  401f36:	f04f 34ff 	mov.w	r4, #4294967295
  401f3a:	e7e3      	b.n	401f04 <__ieee754_sqrt+0x128>
  401f3c:	4602      	mov	r2, r0
  401f3e:	460b      	mov	r3, r1
  401f40:	f000 f80e 	bl	401f60 <__aeabi_dsub>
  401f44:	4602      	mov	r2, r0
  401f46:	460b      	mov	r3, r1
  401f48:	f000 fae8 	bl	40251c <__aeabi_ddiv>
  401f4c:	e7b7      	b.n	401ebe <__ieee754_sqrt+0xe2>
  401f4e:	bf00      	nop
  401f50:	7ff00000 	.word	0x7ff00000

00401f54 <matherr>:
  401f54:	2000      	movs	r0, #0
  401f56:	4770      	bx	lr

00401f58 <__aeabi_drsub>:
  401f58:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401f5c:	e002      	b.n	401f64 <__adddf3>
  401f5e:	bf00      	nop

00401f60 <__aeabi_dsub>:
  401f60:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401f64 <__adddf3>:
  401f64:	b530      	push	{r4, r5, lr}
  401f66:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401f6a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401f6e:	ea94 0f05 	teq	r4, r5
  401f72:	bf08      	it	eq
  401f74:	ea90 0f02 	teqeq	r0, r2
  401f78:	bf1f      	itttt	ne
  401f7a:	ea54 0c00 	orrsne.w	ip, r4, r0
  401f7e:	ea55 0c02 	orrsne.w	ip, r5, r2
  401f82:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401f86:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401f8a:	f000 80e2 	beq.w	402152 <__adddf3+0x1ee>
  401f8e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401f92:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401f96:	bfb8      	it	lt
  401f98:	426d      	neglt	r5, r5
  401f9a:	dd0c      	ble.n	401fb6 <__adddf3+0x52>
  401f9c:	442c      	add	r4, r5
  401f9e:	ea80 0202 	eor.w	r2, r0, r2
  401fa2:	ea81 0303 	eor.w	r3, r1, r3
  401fa6:	ea82 0000 	eor.w	r0, r2, r0
  401faa:	ea83 0101 	eor.w	r1, r3, r1
  401fae:	ea80 0202 	eor.w	r2, r0, r2
  401fb2:	ea81 0303 	eor.w	r3, r1, r3
  401fb6:	2d36      	cmp	r5, #54	; 0x36
  401fb8:	bf88      	it	hi
  401fba:	bd30      	pophi	{r4, r5, pc}
  401fbc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401fc0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401fc4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401fc8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401fcc:	d002      	beq.n	401fd4 <__adddf3+0x70>
  401fce:	4240      	negs	r0, r0
  401fd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401fd4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401fd8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401fdc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401fe0:	d002      	beq.n	401fe8 <__adddf3+0x84>
  401fe2:	4252      	negs	r2, r2
  401fe4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401fe8:	ea94 0f05 	teq	r4, r5
  401fec:	f000 80a7 	beq.w	40213e <__adddf3+0x1da>
  401ff0:	f1a4 0401 	sub.w	r4, r4, #1
  401ff4:	f1d5 0e20 	rsbs	lr, r5, #32
  401ff8:	db0d      	blt.n	402016 <__adddf3+0xb2>
  401ffa:	fa02 fc0e 	lsl.w	ip, r2, lr
  401ffe:	fa22 f205 	lsr.w	r2, r2, r5
  402002:	1880      	adds	r0, r0, r2
  402004:	f141 0100 	adc.w	r1, r1, #0
  402008:	fa03 f20e 	lsl.w	r2, r3, lr
  40200c:	1880      	adds	r0, r0, r2
  40200e:	fa43 f305 	asr.w	r3, r3, r5
  402012:	4159      	adcs	r1, r3
  402014:	e00e      	b.n	402034 <__adddf3+0xd0>
  402016:	f1a5 0520 	sub.w	r5, r5, #32
  40201a:	f10e 0e20 	add.w	lr, lr, #32
  40201e:	2a01      	cmp	r2, #1
  402020:	fa03 fc0e 	lsl.w	ip, r3, lr
  402024:	bf28      	it	cs
  402026:	f04c 0c02 	orrcs.w	ip, ip, #2
  40202a:	fa43 f305 	asr.w	r3, r3, r5
  40202e:	18c0      	adds	r0, r0, r3
  402030:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402034:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402038:	d507      	bpl.n	40204a <__adddf3+0xe6>
  40203a:	f04f 0e00 	mov.w	lr, #0
  40203e:	f1dc 0c00 	rsbs	ip, ip, #0
  402042:	eb7e 0000 	sbcs.w	r0, lr, r0
  402046:	eb6e 0101 	sbc.w	r1, lr, r1
  40204a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40204e:	d31b      	bcc.n	402088 <__adddf3+0x124>
  402050:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402054:	d30c      	bcc.n	402070 <__adddf3+0x10c>
  402056:	0849      	lsrs	r1, r1, #1
  402058:	ea5f 0030 	movs.w	r0, r0, rrx
  40205c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402060:	f104 0401 	add.w	r4, r4, #1
  402064:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402068:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40206c:	f080 809a 	bcs.w	4021a4 <__adddf3+0x240>
  402070:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402074:	bf08      	it	eq
  402076:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40207a:	f150 0000 	adcs.w	r0, r0, #0
  40207e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402082:	ea41 0105 	orr.w	r1, r1, r5
  402086:	bd30      	pop	{r4, r5, pc}
  402088:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40208c:	4140      	adcs	r0, r0
  40208e:	eb41 0101 	adc.w	r1, r1, r1
  402092:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402096:	f1a4 0401 	sub.w	r4, r4, #1
  40209a:	d1e9      	bne.n	402070 <__adddf3+0x10c>
  40209c:	f091 0f00 	teq	r1, #0
  4020a0:	bf04      	itt	eq
  4020a2:	4601      	moveq	r1, r0
  4020a4:	2000      	moveq	r0, #0
  4020a6:	fab1 f381 	clz	r3, r1
  4020aa:	bf08      	it	eq
  4020ac:	3320      	addeq	r3, #32
  4020ae:	f1a3 030b 	sub.w	r3, r3, #11
  4020b2:	f1b3 0220 	subs.w	r2, r3, #32
  4020b6:	da0c      	bge.n	4020d2 <__adddf3+0x16e>
  4020b8:	320c      	adds	r2, #12
  4020ba:	dd08      	ble.n	4020ce <__adddf3+0x16a>
  4020bc:	f102 0c14 	add.w	ip, r2, #20
  4020c0:	f1c2 020c 	rsb	r2, r2, #12
  4020c4:	fa01 f00c 	lsl.w	r0, r1, ip
  4020c8:	fa21 f102 	lsr.w	r1, r1, r2
  4020cc:	e00c      	b.n	4020e8 <__adddf3+0x184>
  4020ce:	f102 0214 	add.w	r2, r2, #20
  4020d2:	bfd8      	it	le
  4020d4:	f1c2 0c20 	rsble	ip, r2, #32
  4020d8:	fa01 f102 	lsl.w	r1, r1, r2
  4020dc:	fa20 fc0c 	lsr.w	ip, r0, ip
  4020e0:	bfdc      	itt	le
  4020e2:	ea41 010c 	orrle.w	r1, r1, ip
  4020e6:	4090      	lslle	r0, r2
  4020e8:	1ae4      	subs	r4, r4, r3
  4020ea:	bfa2      	ittt	ge
  4020ec:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4020f0:	4329      	orrge	r1, r5
  4020f2:	bd30      	popge	{r4, r5, pc}
  4020f4:	ea6f 0404 	mvn.w	r4, r4
  4020f8:	3c1f      	subs	r4, #31
  4020fa:	da1c      	bge.n	402136 <__adddf3+0x1d2>
  4020fc:	340c      	adds	r4, #12
  4020fe:	dc0e      	bgt.n	40211e <__adddf3+0x1ba>
  402100:	f104 0414 	add.w	r4, r4, #20
  402104:	f1c4 0220 	rsb	r2, r4, #32
  402108:	fa20 f004 	lsr.w	r0, r0, r4
  40210c:	fa01 f302 	lsl.w	r3, r1, r2
  402110:	ea40 0003 	orr.w	r0, r0, r3
  402114:	fa21 f304 	lsr.w	r3, r1, r4
  402118:	ea45 0103 	orr.w	r1, r5, r3
  40211c:	bd30      	pop	{r4, r5, pc}
  40211e:	f1c4 040c 	rsb	r4, r4, #12
  402122:	f1c4 0220 	rsb	r2, r4, #32
  402126:	fa20 f002 	lsr.w	r0, r0, r2
  40212a:	fa01 f304 	lsl.w	r3, r1, r4
  40212e:	ea40 0003 	orr.w	r0, r0, r3
  402132:	4629      	mov	r1, r5
  402134:	bd30      	pop	{r4, r5, pc}
  402136:	fa21 f004 	lsr.w	r0, r1, r4
  40213a:	4629      	mov	r1, r5
  40213c:	bd30      	pop	{r4, r5, pc}
  40213e:	f094 0f00 	teq	r4, #0
  402142:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  402146:	bf06      	itte	eq
  402148:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40214c:	3401      	addeq	r4, #1
  40214e:	3d01      	subne	r5, #1
  402150:	e74e      	b.n	401ff0 <__adddf3+0x8c>
  402152:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402156:	bf18      	it	ne
  402158:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40215c:	d029      	beq.n	4021b2 <__adddf3+0x24e>
  40215e:	ea94 0f05 	teq	r4, r5
  402162:	bf08      	it	eq
  402164:	ea90 0f02 	teqeq	r0, r2
  402168:	d005      	beq.n	402176 <__adddf3+0x212>
  40216a:	ea54 0c00 	orrs.w	ip, r4, r0
  40216e:	bf04      	itt	eq
  402170:	4619      	moveq	r1, r3
  402172:	4610      	moveq	r0, r2
  402174:	bd30      	pop	{r4, r5, pc}
  402176:	ea91 0f03 	teq	r1, r3
  40217a:	bf1e      	ittt	ne
  40217c:	2100      	movne	r1, #0
  40217e:	2000      	movne	r0, #0
  402180:	bd30      	popne	{r4, r5, pc}
  402182:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  402186:	d105      	bne.n	402194 <__adddf3+0x230>
  402188:	0040      	lsls	r0, r0, #1
  40218a:	4149      	adcs	r1, r1
  40218c:	bf28      	it	cs
  40218e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402192:	bd30      	pop	{r4, r5, pc}
  402194:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  402198:	bf3c      	itt	cc
  40219a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40219e:	bd30      	popcc	{r4, r5, pc}
  4021a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4021a4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4021a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4021ac:	f04f 0000 	mov.w	r0, #0
  4021b0:	bd30      	pop	{r4, r5, pc}
  4021b2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4021b6:	bf1a      	itte	ne
  4021b8:	4619      	movne	r1, r3
  4021ba:	4610      	movne	r0, r2
  4021bc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4021c0:	bf1c      	itt	ne
  4021c2:	460b      	movne	r3, r1
  4021c4:	4602      	movne	r2, r0
  4021c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4021ca:	bf06      	itte	eq
  4021cc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4021d0:	ea91 0f03 	teqeq	r1, r3
  4021d4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4021d8:	bd30      	pop	{r4, r5, pc}
  4021da:	bf00      	nop

004021dc <__aeabi_ui2d>:
  4021dc:	f090 0f00 	teq	r0, #0
  4021e0:	bf04      	itt	eq
  4021e2:	2100      	moveq	r1, #0
  4021e4:	4770      	bxeq	lr
  4021e6:	b530      	push	{r4, r5, lr}
  4021e8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4021ec:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4021f0:	f04f 0500 	mov.w	r5, #0
  4021f4:	f04f 0100 	mov.w	r1, #0
  4021f8:	e750      	b.n	40209c <__adddf3+0x138>
  4021fa:	bf00      	nop

004021fc <__aeabi_i2d>:
  4021fc:	f090 0f00 	teq	r0, #0
  402200:	bf04      	itt	eq
  402202:	2100      	moveq	r1, #0
  402204:	4770      	bxeq	lr
  402206:	b530      	push	{r4, r5, lr}
  402208:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40220c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402210:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402214:	bf48      	it	mi
  402216:	4240      	negmi	r0, r0
  402218:	f04f 0100 	mov.w	r1, #0
  40221c:	e73e      	b.n	40209c <__adddf3+0x138>
  40221e:	bf00      	nop

00402220 <__aeabi_f2d>:
  402220:	0042      	lsls	r2, r0, #1
  402222:	ea4f 01e2 	mov.w	r1, r2, asr #3
  402226:	ea4f 0131 	mov.w	r1, r1, rrx
  40222a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40222e:	bf1f      	itttt	ne
  402230:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402234:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402238:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40223c:	4770      	bxne	lr
  40223e:	f092 0f00 	teq	r2, #0
  402242:	bf14      	ite	ne
  402244:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402248:	4770      	bxeq	lr
  40224a:	b530      	push	{r4, r5, lr}
  40224c:	f44f 7460 	mov.w	r4, #896	; 0x380
  402250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402254:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402258:	e720      	b.n	40209c <__adddf3+0x138>
  40225a:	bf00      	nop

0040225c <__aeabi_ul2d>:
  40225c:	ea50 0201 	orrs.w	r2, r0, r1
  402260:	bf08      	it	eq
  402262:	4770      	bxeq	lr
  402264:	b530      	push	{r4, r5, lr}
  402266:	f04f 0500 	mov.w	r5, #0
  40226a:	e00a      	b.n	402282 <__aeabi_l2d+0x16>

0040226c <__aeabi_l2d>:
  40226c:	ea50 0201 	orrs.w	r2, r0, r1
  402270:	bf08      	it	eq
  402272:	4770      	bxeq	lr
  402274:	b530      	push	{r4, r5, lr}
  402276:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40227a:	d502      	bpl.n	402282 <__aeabi_l2d+0x16>
  40227c:	4240      	negs	r0, r0
  40227e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402282:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402286:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40228a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40228e:	f43f aedc 	beq.w	40204a <__adddf3+0xe6>
  402292:	f04f 0203 	mov.w	r2, #3
  402296:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40229a:	bf18      	it	ne
  40229c:	3203      	addne	r2, #3
  40229e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4022a2:	bf18      	it	ne
  4022a4:	3203      	addne	r2, #3
  4022a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4022aa:	f1c2 0320 	rsb	r3, r2, #32
  4022ae:	fa00 fc03 	lsl.w	ip, r0, r3
  4022b2:	fa20 f002 	lsr.w	r0, r0, r2
  4022b6:	fa01 fe03 	lsl.w	lr, r1, r3
  4022ba:	ea40 000e 	orr.w	r0, r0, lr
  4022be:	fa21 f102 	lsr.w	r1, r1, r2
  4022c2:	4414      	add	r4, r2
  4022c4:	e6c1      	b.n	40204a <__adddf3+0xe6>
  4022c6:	bf00      	nop

004022c8 <__aeabi_dmul>:
  4022c8:	b570      	push	{r4, r5, r6, lr}
  4022ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4022ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4022d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4022d6:	bf1d      	ittte	ne
  4022d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4022dc:	ea94 0f0c 	teqne	r4, ip
  4022e0:	ea95 0f0c 	teqne	r5, ip
  4022e4:	f000 f8de 	bleq	4024a4 <__aeabi_dmul+0x1dc>
  4022e8:	442c      	add	r4, r5
  4022ea:	ea81 0603 	eor.w	r6, r1, r3
  4022ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4022f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4022f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4022fa:	bf18      	it	ne
  4022fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402300:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402304:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402308:	d038      	beq.n	40237c <__aeabi_dmul+0xb4>
  40230a:	fba0 ce02 	umull	ip, lr, r0, r2
  40230e:	f04f 0500 	mov.w	r5, #0
  402312:	fbe1 e502 	umlal	lr, r5, r1, r2
  402316:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40231a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40231e:	f04f 0600 	mov.w	r6, #0
  402322:	fbe1 5603 	umlal	r5, r6, r1, r3
  402326:	f09c 0f00 	teq	ip, #0
  40232a:	bf18      	it	ne
  40232c:	f04e 0e01 	orrne.w	lr, lr, #1
  402330:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402334:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402338:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40233c:	d204      	bcs.n	402348 <__aeabi_dmul+0x80>
  40233e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  402342:	416d      	adcs	r5, r5
  402344:	eb46 0606 	adc.w	r6, r6, r6
  402348:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40234c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402350:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402354:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402358:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40235c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402360:	bf88      	it	hi
  402362:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402366:	d81e      	bhi.n	4023a6 <__aeabi_dmul+0xde>
  402368:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40236c:	bf08      	it	eq
  40236e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  402372:	f150 0000 	adcs.w	r0, r0, #0
  402376:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40237a:	bd70      	pop	{r4, r5, r6, pc}
  40237c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402380:	ea46 0101 	orr.w	r1, r6, r1
  402384:	ea40 0002 	orr.w	r0, r0, r2
  402388:	ea81 0103 	eor.w	r1, r1, r3
  40238c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402390:	bfc2      	ittt	gt
  402392:	ebd4 050c 	rsbsgt	r5, r4, ip
  402396:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40239a:	bd70      	popgt	{r4, r5, r6, pc}
  40239c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4023a0:	f04f 0e00 	mov.w	lr, #0
  4023a4:	3c01      	subs	r4, #1
  4023a6:	f300 80ab 	bgt.w	402500 <__aeabi_dmul+0x238>
  4023aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4023ae:	bfde      	ittt	le
  4023b0:	2000      	movle	r0, #0
  4023b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4023b6:	bd70      	pople	{r4, r5, r6, pc}
  4023b8:	f1c4 0400 	rsb	r4, r4, #0
  4023bc:	3c20      	subs	r4, #32
  4023be:	da35      	bge.n	40242c <__aeabi_dmul+0x164>
  4023c0:	340c      	adds	r4, #12
  4023c2:	dc1b      	bgt.n	4023fc <__aeabi_dmul+0x134>
  4023c4:	f104 0414 	add.w	r4, r4, #20
  4023c8:	f1c4 0520 	rsb	r5, r4, #32
  4023cc:	fa00 f305 	lsl.w	r3, r0, r5
  4023d0:	fa20 f004 	lsr.w	r0, r0, r4
  4023d4:	fa01 f205 	lsl.w	r2, r1, r5
  4023d8:	ea40 0002 	orr.w	r0, r0, r2
  4023dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4023e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4023e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4023e8:	fa21 f604 	lsr.w	r6, r1, r4
  4023ec:	eb42 0106 	adc.w	r1, r2, r6
  4023f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4023f4:	bf08      	it	eq
  4023f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4023fa:	bd70      	pop	{r4, r5, r6, pc}
  4023fc:	f1c4 040c 	rsb	r4, r4, #12
  402400:	f1c4 0520 	rsb	r5, r4, #32
  402404:	fa00 f304 	lsl.w	r3, r0, r4
  402408:	fa20 f005 	lsr.w	r0, r0, r5
  40240c:	fa01 f204 	lsl.w	r2, r1, r4
  402410:	ea40 0002 	orr.w	r0, r0, r2
  402414:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402418:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40241c:	f141 0100 	adc.w	r1, r1, #0
  402420:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402424:	bf08      	it	eq
  402426:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40242a:	bd70      	pop	{r4, r5, r6, pc}
  40242c:	f1c4 0520 	rsb	r5, r4, #32
  402430:	fa00 f205 	lsl.w	r2, r0, r5
  402434:	ea4e 0e02 	orr.w	lr, lr, r2
  402438:	fa20 f304 	lsr.w	r3, r0, r4
  40243c:	fa01 f205 	lsl.w	r2, r1, r5
  402440:	ea43 0302 	orr.w	r3, r3, r2
  402444:	fa21 f004 	lsr.w	r0, r1, r4
  402448:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40244c:	fa21 f204 	lsr.w	r2, r1, r4
  402450:	ea20 0002 	bic.w	r0, r0, r2
  402454:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402458:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40245c:	bf08      	it	eq
  40245e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402462:	bd70      	pop	{r4, r5, r6, pc}
  402464:	f094 0f00 	teq	r4, #0
  402468:	d10f      	bne.n	40248a <__aeabi_dmul+0x1c2>
  40246a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40246e:	0040      	lsls	r0, r0, #1
  402470:	eb41 0101 	adc.w	r1, r1, r1
  402474:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402478:	bf08      	it	eq
  40247a:	3c01      	subeq	r4, #1
  40247c:	d0f7      	beq.n	40246e <__aeabi_dmul+0x1a6>
  40247e:	ea41 0106 	orr.w	r1, r1, r6
  402482:	f095 0f00 	teq	r5, #0
  402486:	bf18      	it	ne
  402488:	4770      	bxne	lr
  40248a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40248e:	0052      	lsls	r2, r2, #1
  402490:	eb43 0303 	adc.w	r3, r3, r3
  402494:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  402498:	bf08      	it	eq
  40249a:	3d01      	subeq	r5, #1
  40249c:	d0f7      	beq.n	40248e <__aeabi_dmul+0x1c6>
  40249e:	ea43 0306 	orr.w	r3, r3, r6
  4024a2:	4770      	bx	lr
  4024a4:	ea94 0f0c 	teq	r4, ip
  4024a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4024ac:	bf18      	it	ne
  4024ae:	ea95 0f0c 	teqne	r5, ip
  4024b2:	d00c      	beq.n	4024ce <__aeabi_dmul+0x206>
  4024b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4024b8:	bf18      	it	ne
  4024ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4024be:	d1d1      	bne.n	402464 <__aeabi_dmul+0x19c>
  4024c0:	ea81 0103 	eor.w	r1, r1, r3
  4024c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4024c8:	f04f 0000 	mov.w	r0, #0
  4024cc:	bd70      	pop	{r4, r5, r6, pc}
  4024ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4024d2:	bf06      	itte	eq
  4024d4:	4610      	moveq	r0, r2
  4024d6:	4619      	moveq	r1, r3
  4024d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4024dc:	d019      	beq.n	402512 <__aeabi_dmul+0x24a>
  4024de:	ea94 0f0c 	teq	r4, ip
  4024e2:	d102      	bne.n	4024ea <__aeabi_dmul+0x222>
  4024e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4024e8:	d113      	bne.n	402512 <__aeabi_dmul+0x24a>
  4024ea:	ea95 0f0c 	teq	r5, ip
  4024ee:	d105      	bne.n	4024fc <__aeabi_dmul+0x234>
  4024f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4024f4:	bf1c      	itt	ne
  4024f6:	4610      	movne	r0, r2
  4024f8:	4619      	movne	r1, r3
  4024fa:	d10a      	bne.n	402512 <__aeabi_dmul+0x24a>
  4024fc:	ea81 0103 	eor.w	r1, r1, r3
  402500:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402504:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402508:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40250c:	f04f 0000 	mov.w	r0, #0
  402510:	bd70      	pop	{r4, r5, r6, pc}
  402512:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402516:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40251a:	bd70      	pop	{r4, r5, r6, pc}

0040251c <__aeabi_ddiv>:
  40251c:	b570      	push	{r4, r5, r6, lr}
  40251e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402522:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402526:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40252a:	bf1d      	ittte	ne
  40252c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402530:	ea94 0f0c 	teqne	r4, ip
  402534:	ea95 0f0c 	teqne	r5, ip
  402538:	f000 f8a7 	bleq	40268a <__aeabi_ddiv+0x16e>
  40253c:	eba4 0405 	sub.w	r4, r4, r5
  402540:	ea81 0e03 	eor.w	lr, r1, r3
  402544:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402548:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40254c:	f000 8088 	beq.w	402660 <__aeabi_ddiv+0x144>
  402550:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402554:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402558:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40255c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402560:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402564:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402568:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40256c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402570:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  402574:	429d      	cmp	r5, r3
  402576:	bf08      	it	eq
  402578:	4296      	cmpeq	r6, r2
  40257a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40257e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  402582:	d202      	bcs.n	40258a <__aeabi_ddiv+0x6e>
  402584:	085b      	lsrs	r3, r3, #1
  402586:	ea4f 0232 	mov.w	r2, r2, rrx
  40258a:	1ab6      	subs	r6, r6, r2
  40258c:	eb65 0503 	sbc.w	r5, r5, r3
  402590:	085b      	lsrs	r3, r3, #1
  402592:	ea4f 0232 	mov.w	r2, r2, rrx
  402596:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40259a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40259e:	ebb6 0e02 	subs.w	lr, r6, r2
  4025a2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4025a6:	bf22      	ittt	cs
  4025a8:	1ab6      	subcs	r6, r6, r2
  4025aa:	4675      	movcs	r5, lr
  4025ac:	ea40 000c 	orrcs.w	r0, r0, ip
  4025b0:	085b      	lsrs	r3, r3, #1
  4025b2:	ea4f 0232 	mov.w	r2, r2, rrx
  4025b6:	ebb6 0e02 	subs.w	lr, r6, r2
  4025ba:	eb75 0e03 	sbcs.w	lr, r5, r3
  4025be:	bf22      	ittt	cs
  4025c0:	1ab6      	subcs	r6, r6, r2
  4025c2:	4675      	movcs	r5, lr
  4025c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4025c8:	085b      	lsrs	r3, r3, #1
  4025ca:	ea4f 0232 	mov.w	r2, r2, rrx
  4025ce:	ebb6 0e02 	subs.w	lr, r6, r2
  4025d2:	eb75 0e03 	sbcs.w	lr, r5, r3
  4025d6:	bf22      	ittt	cs
  4025d8:	1ab6      	subcs	r6, r6, r2
  4025da:	4675      	movcs	r5, lr
  4025dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4025e0:	085b      	lsrs	r3, r3, #1
  4025e2:	ea4f 0232 	mov.w	r2, r2, rrx
  4025e6:	ebb6 0e02 	subs.w	lr, r6, r2
  4025ea:	eb75 0e03 	sbcs.w	lr, r5, r3
  4025ee:	bf22      	ittt	cs
  4025f0:	1ab6      	subcs	r6, r6, r2
  4025f2:	4675      	movcs	r5, lr
  4025f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4025f8:	ea55 0e06 	orrs.w	lr, r5, r6
  4025fc:	d018      	beq.n	402630 <__aeabi_ddiv+0x114>
  4025fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
  402602:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  402606:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40260a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40260e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  402612:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  402616:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40261a:	d1c0      	bne.n	40259e <__aeabi_ddiv+0x82>
  40261c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402620:	d10b      	bne.n	40263a <__aeabi_ddiv+0x11e>
  402622:	ea41 0100 	orr.w	r1, r1, r0
  402626:	f04f 0000 	mov.w	r0, #0
  40262a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40262e:	e7b6      	b.n	40259e <__aeabi_ddiv+0x82>
  402630:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402634:	bf04      	itt	eq
  402636:	4301      	orreq	r1, r0
  402638:	2000      	moveq	r0, #0
  40263a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40263e:	bf88      	it	hi
  402640:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402644:	f63f aeaf 	bhi.w	4023a6 <__aeabi_dmul+0xde>
  402648:	ebb5 0c03 	subs.w	ip, r5, r3
  40264c:	bf04      	itt	eq
  40264e:	ebb6 0c02 	subseq.w	ip, r6, r2
  402652:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402656:	f150 0000 	adcs.w	r0, r0, #0
  40265a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40265e:	bd70      	pop	{r4, r5, r6, pc}
  402660:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  402664:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  402668:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40266c:	bfc2      	ittt	gt
  40266e:	ebd4 050c 	rsbsgt	r5, r4, ip
  402672:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402676:	bd70      	popgt	{r4, r5, r6, pc}
  402678:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40267c:	f04f 0e00 	mov.w	lr, #0
  402680:	3c01      	subs	r4, #1
  402682:	e690      	b.n	4023a6 <__aeabi_dmul+0xde>
  402684:	ea45 0e06 	orr.w	lr, r5, r6
  402688:	e68d      	b.n	4023a6 <__aeabi_dmul+0xde>
  40268a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40268e:	ea94 0f0c 	teq	r4, ip
  402692:	bf08      	it	eq
  402694:	ea95 0f0c 	teqeq	r5, ip
  402698:	f43f af3b 	beq.w	402512 <__aeabi_dmul+0x24a>
  40269c:	ea94 0f0c 	teq	r4, ip
  4026a0:	d10a      	bne.n	4026b8 <__aeabi_ddiv+0x19c>
  4026a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4026a6:	f47f af34 	bne.w	402512 <__aeabi_dmul+0x24a>
  4026aa:	ea95 0f0c 	teq	r5, ip
  4026ae:	f47f af25 	bne.w	4024fc <__aeabi_dmul+0x234>
  4026b2:	4610      	mov	r0, r2
  4026b4:	4619      	mov	r1, r3
  4026b6:	e72c      	b.n	402512 <__aeabi_dmul+0x24a>
  4026b8:	ea95 0f0c 	teq	r5, ip
  4026bc:	d106      	bne.n	4026cc <__aeabi_ddiv+0x1b0>
  4026be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4026c2:	f43f aefd 	beq.w	4024c0 <__aeabi_dmul+0x1f8>
  4026c6:	4610      	mov	r0, r2
  4026c8:	4619      	mov	r1, r3
  4026ca:	e722      	b.n	402512 <__aeabi_dmul+0x24a>
  4026cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4026d0:	bf18      	it	ne
  4026d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4026d6:	f47f aec5 	bne.w	402464 <__aeabi_dmul+0x19c>
  4026da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4026de:	f47f af0d 	bne.w	4024fc <__aeabi_dmul+0x234>
  4026e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4026e6:	f47f aeeb 	bne.w	4024c0 <__aeabi_dmul+0x1f8>
  4026ea:	e712      	b.n	402512 <__aeabi_dmul+0x24a>

004026ec <__gedf2>:
  4026ec:	f04f 3cff 	mov.w	ip, #4294967295
  4026f0:	e006      	b.n	402700 <__cmpdf2+0x4>
  4026f2:	bf00      	nop

004026f4 <__ledf2>:
  4026f4:	f04f 0c01 	mov.w	ip, #1
  4026f8:	e002      	b.n	402700 <__cmpdf2+0x4>
  4026fa:	bf00      	nop

004026fc <__cmpdf2>:
  4026fc:	f04f 0c01 	mov.w	ip, #1
  402700:	f84d cd04 	str.w	ip, [sp, #-4]!
  402704:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402708:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40270c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402710:	bf18      	it	ne
  402712:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  402716:	d01b      	beq.n	402750 <__cmpdf2+0x54>
  402718:	b001      	add	sp, #4
  40271a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40271e:	bf0c      	ite	eq
  402720:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  402724:	ea91 0f03 	teqne	r1, r3
  402728:	bf02      	ittt	eq
  40272a:	ea90 0f02 	teqeq	r0, r2
  40272e:	2000      	moveq	r0, #0
  402730:	4770      	bxeq	lr
  402732:	f110 0f00 	cmn.w	r0, #0
  402736:	ea91 0f03 	teq	r1, r3
  40273a:	bf58      	it	pl
  40273c:	4299      	cmppl	r1, r3
  40273e:	bf08      	it	eq
  402740:	4290      	cmpeq	r0, r2
  402742:	bf2c      	ite	cs
  402744:	17d8      	asrcs	r0, r3, #31
  402746:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40274a:	f040 0001 	orr.w	r0, r0, #1
  40274e:	4770      	bx	lr
  402750:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402754:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402758:	d102      	bne.n	402760 <__cmpdf2+0x64>
  40275a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40275e:	d107      	bne.n	402770 <__cmpdf2+0x74>
  402760:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402764:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402768:	d1d6      	bne.n	402718 <__cmpdf2+0x1c>
  40276a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40276e:	d0d3      	beq.n	402718 <__cmpdf2+0x1c>
  402770:	f85d 0b04 	ldr.w	r0, [sp], #4
  402774:	4770      	bx	lr
  402776:	bf00      	nop

00402778 <__aeabi_cdrcmple>:
  402778:	4684      	mov	ip, r0
  40277a:	4610      	mov	r0, r2
  40277c:	4662      	mov	r2, ip
  40277e:	468c      	mov	ip, r1
  402780:	4619      	mov	r1, r3
  402782:	4663      	mov	r3, ip
  402784:	e000      	b.n	402788 <__aeabi_cdcmpeq>
  402786:	bf00      	nop

00402788 <__aeabi_cdcmpeq>:
  402788:	b501      	push	{r0, lr}
  40278a:	f7ff ffb7 	bl	4026fc <__cmpdf2>
  40278e:	2800      	cmp	r0, #0
  402790:	bf48      	it	mi
  402792:	f110 0f00 	cmnmi.w	r0, #0
  402796:	bd01      	pop	{r0, pc}

00402798 <__aeabi_dcmpeq>:
  402798:	f84d ed08 	str.w	lr, [sp, #-8]!
  40279c:	f7ff fff4 	bl	402788 <__aeabi_cdcmpeq>
  4027a0:	bf0c      	ite	eq
  4027a2:	2001      	moveq	r0, #1
  4027a4:	2000      	movne	r0, #0
  4027a6:	f85d fb08 	ldr.w	pc, [sp], #8
  4027aa:	bf00      	nop

004027ac <__aeabi_dcmplt>:
  4027ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  4027b0:	f7ff ffea 	bl	402788 <__aeabi_cdcmpeq>
  4027b4:	bf34      	ite	cc
  4027b6:	2001      	movcc	r0, #1
  4027b8:	2000      	movcs	r0, #0
  4027ba:	f85d fb08 	ldr.w	pc, [sp], #8
  4027be:	bf00      	nop

004027c0 <__aeabi_dcmple>:
  4027c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4027c4:	f7ff ffe0 	bl	402788 <__aeabi_cdcmpeq>
  4027c8:	bf94      	ite	ls
  4027ca:	2001      	movls	r0, #1
  4027cc:	2000      	movhi	r0, #0
  4027ce:	f85d fb08 	ldr.w	pc, [sp], #8
  4027d2:	bf00      	nop

004027d4 <__aeabi_dcmpge>:
  4027d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4027d8:	f7ff ffce 	bl	402778 <__aeabi_cdrcmple>
  4027dc:	bf94      	ite	ls
  4027de:	2001      	movls	r0, #1
  4027e0:	2000      	movhi	r0, #0
  4027e2:	f85d fb08 	ldr.w	pc, [sp], #8
  4027e6:	bf00      	nop

004027e8 <__aeabi_dcmpgt>:
  4027e8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4027ec:	f7ff ffc4 	bl	402778 <__aeabi_cdrcmple>
  4027f0:	bf34      	ite	cc
  4027f2:	2001      	movcc	r0, #1
  4027f4:	2000      	movcs	r0, #0
  4027f6:	f85d fb08 	ldr.w	pc, [sp], #8
  4027fa:	bf00      	nop

004027fc <__aeabi_dcmpun>:
  4027fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402800:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402804:	d102      	bne.n	40280c <__aeabi_dcmpun+0x10>
  402806:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40280a:	d10a      	bne.n	402822 <__aeabi_dcmpun+0x26>
  40280c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402810:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402814:	d102      	bne.n	40281c <__aeabi_dcmpun+0x20>
  402816:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40281a:	d102      	bne.n	402822 <__aeabi_dcmpun+0x26>
  40281c:	f04f 0000 	mov.w	r0, #0
  402820:	4770      	bx	lr
  402822:	f04f 0001 	mov.w	r0, #1
  402826:	4770      	bx	lr

00402828 <__aeabi_d2f>:
  402828:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40282c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  402830:	bf24      	itt	cs
  402832:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  402836:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  40283a:	d90d      	bls.n	402858 <__aeabi_d2f+0x30>
  40283c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402840:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  402844:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  402848:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  40284c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  402850:	bf08      	it	eq
  402852:	f020 0001 	biceq.w	r0, r0, #1
  402856:	4770      	bx	lr
  402858:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  40285c:	d121      	bne.n	4028a2 <__aeabi_d2f+0x7a>
  40285e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  402862:	bfbc      	itt	lt
  402864:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  402868:	4770      	bxlt	lr
  40286a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40286e:	ea4f 5252 	mov.w	r2, r2, lsr #21
  402872:	f1c2 0218 	rsb	r2, r2, #24
  402876:	f1c2 0c20 	rsb	ip, r2, #32
  40287a:	fa10 f30c 	lsls.w	r3, r0, ip
  40287e:	fa20 f002 	lsr.w	r0, r0, r2
  402882:	bf18      	it	ne
  402884:	f040 0001 	orrne.w	r0, r0, #1
  402888:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40288c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  402890:	fa03 fc0c 	lsl.w	ip, r3, ip
  402894:	ea40 000c 	orr.w	r0, r0, ip
  402898:	fa23 f302 	lsr.w	r3, r3, r2
  40289c:	ea4f 0343 	mov.w	r3, r3, lsl #1
  4028a0:	e7cc      	b.n	40283c <__aeabi_d2f+0x14>
  4028a2:	ea7f 5362 	mvns.w	r3, r2, asr #21
  4028a6:	d107      	bne.n	4028b8 <__aeabi_d2f+0x90>
  4028a8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  4028ac:	bf1e      	ittt	ne
  4028ae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  4028b2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  4028b6:	4770      	bxne	lr
  4028b8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  4028bc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  4028c0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4028c4:	4770      	bx	lr
  4028c6:	bf00      	nop

004028c8 <__errno>:
  4028c8:	4b01      	ldr	r3, [pc, #4]	; (4028d0 <__errno+0x8>)
  4028ca:	6818      	ldr	r0, [r3, #0]
  4028cc:	4770      	bx	lr
  4028ce:	bf00      	nop
  4028d0:	20000030 	.word	0x20000030

004028d4 <__libc_init_array>:
  4028d4:	b570      	push	{r4, r5, r6, lr}
  4028d6:	4e0f      	ldr	r6, [pc, #60]	; (402914 <__libc_init_array+0x40>)
  4028d8:	4d0f      	ldr	r5, [pc, #60]	; (402918 <__libc_init_array+0x44>)
  4028da:	1b76      	subs	r6, r6, r5
  4028dc:	10b6      	asrs	r6, r6, #2
  4028de:	bf18      	it	ne
  4028e0:	2400      	movne	r4, #0
  4028e2:	d005      	beq.n	4028f0 <__libc_init_array+0x1c>
  4028e4:	3401      	adds	r4, #1
  4028e6:	f855 3b04 	ldr.w	r3, [r5], #4
  4028ea:	4798      	blx	r3
  4028ec:	42a6      	cmp	r6, r4
  4028ee:	d1f9      	bne.n	4028e4 <__libc_init_array+0x10>
  4028f0:	4e0a      	ldr	r6, [pc, #40]	; (40291c <__libc_init_array+0x48>)
  4028f2:	4d0b      	ldr	r5, [pc, #44]	; (402920 <__libc_init_array+0x4c>)
  4028f4:	1b76      	subs	r6, r6, r5
  4028f6:	f001 f86f 	bl	4039d8 <_init>
  4028fa:	10b6      	asrs	r6, r6, #2
  4028fc:	bf18      	it	ne
  4028fe:	2400      	movne	r4, #0
  402900:	d006      	beq.n	402910 <__libc_init_array+0x3c>
  402902:	3401      	adds	r4, #1
  402904:	f855 3b04 	ldr.w	r3, [r5], #4
  402908:	4798      	blx	r3
  40290a:	42a6      	cmp	r6, r4
  40290c:	d1f9      	bne.n	402902 <__libc_init_array+0x2e>
  40290e:	bd70      	pop	{r4, r5, r6, pc}
  402910:	bd70      	pop	{r4, r5, r6, pc}
  402912:	bf00      	nop
  402914:	004039e4 	.word	0x004039e4
  402918:	004039e4 	.word	0x004039e4
  40291c:	004039ec 	.word	0x004039ec
  402920:	004039e4 	.word	0x004039e4

00402924 <memset>:
  402924:	b470      	push	{r4, r5, r6}
  402926:	0786      	lsls	r6, r0, #30
  402928:	d046      	beq.n	4029b8 <memset+0x94>
  40292a:	1e54      	subs	r4, r2, #1
  40292c:	2a00      	cmp	r2, #0
  40292e:	d041      	beq.n	4029b4 <memset+0x90>
  402930:	b2ca      	uxtb	r2, r1
  402932:	4603      	mov	r3, r0
  402934:	e002      	b.n	40293c <memset+0x18>
  402936:	f114 34ff 	adds.w	r4, r4, #4294967295
  40293a:	d33b      	bcc.n	4029b4 <memset+0x90>
  40293c:	f803 2b01 	strb.w	r2, [r3], #1
  402940:	079d      	lsls	r5, r3, #30
  402942:	d1f8      	bne.n	402936 <memset+0x12>
  402944:	2c03      	cmp	r4, #3
  402946:	d92e      	bls.n	4029a6 <memset+0x82>
  402948:	b2cd      	uxtb	r5, r1
  40294a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40294e:	2c0f      	cmp	r4, #15
  402950:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402954:	d919      	bls.n	40298a <memset+0x66>
  402956:	f103 0210 	add.w	r2, r3, #16
  40295a:	4626      	mov	r6, r4
  40295c:	3e10      	subs	r6, #16
  40295e:	2e0f      	cmp	r6, #15
  402960:	f842 5c10 	str.w	r5, [r2, #-16]
  402964:	f842 5c0c 	str.w	r5, [r2, #-12]
  402968:	f842 5c08 	str.w	r5, [r2, #-8]
  40296c:	f842 5c04 	str.w	r5, [r2, #-4]
  402970:	f102 0210 	add.w	r2, r2, #16
  402974:	d8f2      	bhi.n	40295c <memset+0x38>
  402976:	f1a4 0210 	sub.w	r2, r4, #16
  40297a:	f022 020f 	bic.w	r2, r2, #15
  40297e:	f004 040f 	and.w	r4, r4, #15
  402982:	3210      	adds	r2, #16
  402984:	2c03      	cmp	r4, #3
  402986:	4413      	add	r3, r2
  402988:	d90d      	bls.n	4029a6 <memset+0x82>
  40298a:	461e      	mov	r6, r3
  40298c:	4622      	mov	r2, r4
  40298e:	3a04      	subs	r2, #4
  402990:	2a03      	cmp	r2, #3
  402992:	f846 5b04 	str.w	r5, [r6], #4
  402996:	d8fa      	bhi.n	40298e <memset+0x6a>
  402998:	1f22      	subs	r2, r4, #4
  40299a:	f022 0203 	bic.w	r2, r2, #3
  40299e:	3204      	adds	r2, #4
  4029a0:	4413      	add	r3, r2
  4029a2:	f004 0403 	and.w	r4, r4, #3
  4029a6:	b12c      	cbz	r4, 4029b4 <memset+0x90>
  4029a8:	b2c9      	uxtb	r1, r1
  4029aa:	441c      	add	r4, r3
  4029ac:	f803 1b01 	strb.w	r1, [r3], #1
  4029b0:	429c      	cmp	r4, r3
  4029b2:	d1fb      	bne.n	4029ac <memset+0x88>
  4029b4:	bc70      	pop	{r4, r5, r6}
  4029b6:	4770      	bx	lr
  4029b8:	4614      	mov	r4, r2
  4029ba:	4603      	mov	r3, r0
  4029bc:	e7c2      	b.n	402944 <memset+0x20>
  4029be:	bf00      	nop

004029c0 <setbuf>:
  4029c0:	2900      	cmp	r1, #0
  4029c2:	bf0c      	ite	eq
  4029c4:	2202      	moveq	r2, #2
  4029c6:	2200      	movne	r2, #0
  4029c8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4029cc:	f000 b800 	b.w	4029d0 <setvbuf>

004029d0 <setvbuf>:
  4029d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4029d4:	4c61      	ldr	r4, [pc, #388]	; (402b5c <setvbuf+0x18c>)
  4029d6:	6825      	ldr	r5, [r4, #0]
  4029d8:	b083      	sub	sp, #12
  4029da:	4604      	mov	r4, r0
  4029dc:	460f      	mov	r7, r1
  4029de:	4690      	mov	r8, r2
  4029e0:	461e      	mov	r6, r3
  4029e2:	b115      	cbz	r5, 4029ea <setvbuf+0x1a>
  4029e4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4029e6:	2b00      	cmp	r3, #0
  4029e8:	d064      	beq.n	402ab4 <setvbuf+0xe4>
  4029ea:	f1b8 0f02 	cmp.w	r8, #2
  4029ee:	d006      	beq.n	4029fe <setvbuf+0x2e>
  4029f0:	f1b8 0f01 	cmp.w	r8, #1
  4029f4:	f200 809f 	bhi.w	402b36 <setvbuf+0x166>
  4029f8:	2e00      	cmp	r6, #0
  4029fa:	f2c0 809c 	blt.w	402b36 <setvbuf+0x166>
  4029fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402a00:	07d8      	lsls	r0, r3, #31
  402a02:	d534      	bpl.n	402a6e <setvbuf+0x9e>
  402a04:	4621      	mov	r1, r4
  402a06:	4628      	mov	r0, r5
  402a08:	f000 f95a 	bl	402cc0 <_fflush_r>
  402a0c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402a0e:	b141      	cbz	r1, 402a22 <setvbuf+0x52>
  402a10:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402a14:	4299      	cmp	r1, r3
  402a16:	d002      	beq.n	402a1e <setvbuf+0x4e>
  402a18:	4628      	mov	r0, r5
  402a1a:	f000 fa4b 	bl	402eb4 <_free_r>
  402a1e:	2300      	movs	r3, #0
  402a20:	6323      	str	r3, [r4, #48]	; 0x30
  402a22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402a26:	2200      	movs	r2, #0
  402a28:	61a2      	str	r2, [r4, #24]
  402a2a:	6062      	str	r2, [r4, #4]
  402a2c:	061a      	lsls	r2, r3, #24
  402a2e:	d43a      	bmi.n	402aa6 <setvbuf+0xd6>
  402a30:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402a34:	f023 0303 	bic.w	r3, r3, #3
  402a38:	f1b8 0f02 	cmp.w	r8, #2
  402a3c:	81a3      	strh	r3, [r4, #12]
  402a3e:	d01d      	beq.n	402a7c <setvbuf+0xac>
  402a40:	ab01      	add	r3, sp, #4
  402a42:	466a      	mov	r2, sp
  402a44:	4621      	mov	r1, r4
  402a46:	4628      	mov	r0, r5
  402a48:	f000 fb4c 	bl	4030e4 <__swhatbuf_r>
  402a4c:	89a3      	ldrh	r3, [r4, #12]
  402a4e:	4318      	orrs	r0, r3
  402a50:	81a0      	strh	r0, [r4, #12]
  402a52:	2e00      	cmp	r6, #0
  402a54:	d132      	bne.n	402abc <setvbuf+0xec>
  402a56:	9e00      	ldr	r6, [sp, #0]
  402a58:	4630      	mov	r0, r6
  402a5a:	f000 fb71 	bl	403140 <malloc>
  402a5e:	4607      	mov	r7, r0
  402a60:	2800      	cmp	r0, #0
  402a62:	d06b      	beq.n	402b3c <setvbuf+0x16c>
  402a64:	89a3      	ldrh	r3, [r4, #12]
  402a66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402a6a:	81a3      	strh	r3, [r4, #12]
  402a6c:	e028      	b.n	402ac0 <setvbuf+0xf0>
  402a6e:	89a3      	ldrh	r3, [r4, #12]
  402a70:	0599      	lsls	r1, r3, #22
  402a72:	d4c7      	bmi.n	402a04 <setvbuf+0x34>
  402a74:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402a76:	f000 fb31 	bl	4030dc <__retarget_lock_acquire_recursive>
  402a7a:	e7c3      	b.n	402a04 <setvbuf+0x34>
  402a7c:	2500      	movs	r5, #0
  402a7e:	6e61      	ldr	r1, [r4, #100]	; 0x64
  402a80:	2600      	movs	r6, #0
  402a82:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402a86:	f043 0302 	orr.w	r3, r3, #2
  402a8a:	2001      	movs	r0, #1
  402a8c:	60a6      	str	r6, [r4, #8]
  402a8e:	07ce      	lsls	r6, r1, #31
  402a90:	81a3      	strh	r3, [r4, #12]
  402a92:	6022      	str	r2, [r4, #0]
  402a94:	6122      	str	r2, [r4, #16]
  402a96:	6160      	str	r0, [r4, #20]
  402a98:	d401      	bmi.n	402a9e <setvbuf+0xce>
  402a9a:	0598      	lsls	r0, r3, #22
  402a9c:	d53e      	bpl.n	402b1c <setvbuf+0x14c>
  402a9e:	4628      	mov	r0, r5
  402aa0:	b003      	add	sp, #12
  402aa2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402aa6:	6921      	ldr	r1, [r4, #16]
  402aa8:	4628      	mov	r0, r5
  402aaa:	f000 fa03 	bl	402eb4 <_free_r>
  402aae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402ab2:	e7bd      	b.n	402a30 <setvbuf+0x60>
  402ab4:	4628      	mov	r0, r5
  402ab6:	f000 f95b 	bl	402d70 <__sinit>
  402aba:	e796      	b.n	4029ea <setvbuf+0x1a>
  402abc:	2f00      	cmp	r7, #0
  402abe:	d0cb      	beq.n	402a58 <setvbuf+0x88>
  402ac0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402ac2:	2b00      	cmp	r3, #0
  402ac4:	d033      	beq.n	402b2e <setvbuf+0x15e>
  402ac6:	9b00      	ldr	r3, [sp, #0]
  402ac8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402acc:	6027      	str	r7, [r4, #0]
  402ace:	429e      	cmp	r6, r3
  402ad0:	bf1c      	itt	ne
  402ad2:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  402ad6:	81a2      	strhne	r2, [r4, #12]
  402ad8:	f1b8 0f01 	cmp.w	r8, #1
  402adc:	bf04      	itt	eq
  402ade:	f042 0201 	orreq.w	r2, r2, #1
  402ae2:	81a2      	strheq	r2, [r4, #12]
  402ae4:	b292      	uxth	r2, r2
  402ae6:	f012 0308 	ands.w	r3, r2, #8
  402aea:	6127      	str	r7, [r4, #16]
  402aec:	6166      	str	r6, [r4, #20]
  402aee:	d00e      	beq.n	402b0e <setvbuf+0x13e>
  402af0:	07d1      	lsls	r1, r2, #31
  402af2:	d51a      	bpl.n	402b2a <setvbuf+0x15a>
  402af4:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402af6:	4276      	negs	r6, r6
  402af8:	2300      	movs	r3, #0
  402afa:	f015 0501 	ands.w	r5, r5, #1
  402afe:	61a6      	str	r6, [r4, #24]
  402b00:	60a3      	str	r3, [r4, #8]
  402b02:	d009      	beq.n	402b18 <setvbuf+0x148>
  402b04:	2500      	movs	r5, #0
  402b06:	4628      	mov	r0, r5
  402b08:	b003      	add	sp, #12
  402b0a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402b0e:	60a3      	str	r3, [r4, #8]
  402b10:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402b12:	f015 0501 	ands.w	r5, r5, #1
  402b16:	d1f5      	bne.n	402b04 <setvbuf+0x134>
  402b18:	0593      	lsls	r3, r2, #22
  402b1a:	d4c0      	bmi.n	402a9e <setvbuf+0xce>
  402b1c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402b1e:	f000 fadf 	bl	4030e0 <__retarget_lock_release_recursive>
  402b22:	4628      	mov	r0, r5
  402b24:	b003      	add	sp, #12
  402b26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402b2a:	60a6      	str	r6, [r4, #8]
  402b2c:	e7f0      	b.n	402b10 <setvbuf+0x140>
  402b2e:	4628      	mov	r0, r5
  402b30:	f000 f91e 	bl	402d70 <__sinit>
  402b34:	e7c7      	b.n	402ac6 <setvbuf+0xf6>
  402b36:	f04f 35ff 	mov.w	r5, #4294967295
  402b3a:	e7b0      	b.n	402a9e <setvbuf+0xce>
  402b3c:	f8dd 9000 	ldr.w	r9, [sp]
  402b40:	45b1      	cmp	r9, r6
  402b42:	d004      	beq.n	402b4e <setvbuf+0x17e>
  402b44:	4648      	mov	r0, r9
  402b46:	f000 fafb 	bl	403140 <malloc>
  402b4a:	4607      	mov	r7, r0
  402b4c:	b920      	cbnz	r0, 402b58 <setvbuf+0x188>
  402b4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402b52:	f04f 35ff 	mov.w	r5, #4294967295
  402b56:	e792      	b.n	402a7e <setvbuf+0xae>
  402b58:	464e      	mov	r6, r9
  402b5a:	e783      	b.n	402a64 <setvbuf+0x94>
  402b5c:	20000030 	.word	0x20000030

00402b60 <register_fini>:
  402b60:	4b02      	ldr	r3, [pc, #8]	; (402b6c <register_fini+0xc>)
  402b62:	b113      	cbz	r3, 402b6a <register_fini+0xa>
  402b64:	4802      	ldr	r0, [pc, #8]	; (402b70 <register_fini+0x10>)
  402b66:	f000 b805 	b.w	402b74 <atexit>
  402b6a:	4770      	bx	lr
  402b6c:	00000000 	.word	0x00000000
  402b70:	00402de1 	.word	0x00402de1

00402b74 <atexit>:
  402b74:	2300      	movs	r3, #0
  402b76:	4601      	mov	r1, r0
  402b78:	461a      	mov	r2, r3
  402b7a:	4618      	mov	r0, r3
  402b7c:	f000 be10 	b.w	4037a0 <__register_exitproc>

00402b80 <__sflush_r>:
  402b80:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  402b84:	b29a      	uxth	r2, r3
  402b86:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402b8a:	460d      	mov	r5, r1
  402b8c:	0711      	lsls	r1, r2, #28
  402b8e:	4680      	mov	r8, r0
  402b90:	d43a      	bmi.n	402c08 <__sflush_r+0x88>
  402b92:	686a      	ldr	r2, [r5, #4]
  402b94:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  402b98:	2a00      	cmp	r2, #0
  402b9a:	81ab      	strh	r3, [r5, #12]
  402b9c:	dd6f      	ble.n	402c7e <__sflush_r+0xfe>
  402b9e:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402ba0:	2c00      	cmp	r4, #0
  402ba2:	d049      	beq.n	402c38 <__sflush_r+0xb8>
  402ba4:	2200      	movs	r2, #0
  402ba6:	b29b      	uxth	r3, r3
  402ba8:	f8d8 6000 	ldr.w	r6, [r8]
  402bac:	f8c8 2000 	str.w	r2, [r8]
  402bb0:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  402bb4:	d067      	beq.n	402c86 <__sflush_r+0x106>
  402bb6:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  402bb8:	075f      	lsls	r7, r3, #29
  402bba:	d505      	bpl.n	402bc8 <__sflush_r+0x48>
  402bbc:	6869      	ldr	r1, [r5, #4]
  402bbe:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402bc0:	1a52      	subs	r2, r2, r1
  402bc2:	b10b      	cbz	r3, 402bc8 <__sflush_r+0x48>
  402bc4:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  402bc6:	1ad2      	subs	r2, r2, r3
  402bc8:	2300      	movs	r3, #0
  402bca:	69e9      	ldr	r1, [r5, #28]
  402bcc:	4640      	mov	r0, r8
  402bce:	47a0      	blx	r4
  402bd0:	1c44      	adds	r4, r0, #1
  402bd2:	d03c      	beq.n	402c4e <__sflush_r+0xce>
  402bd4:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  402bd8:	692a      	ldr	r2, [r5, #16]
  402bda:	602a      	str	r2, [r5, #0]
  402bdc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402be0:	2200      	movs	r2, #0
  402be2:	81ab      	strh	r3, [r5, #12]
  402be4:	04db      	lsls	r3, r3, #19
  402be6:	606a      	str	r2, [r5, #4]
  402be8:	d447      	bmi.n	402c7a <__sflush_r+0xfa>
  402bea:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402bec:	f8c8 6000 	str.w	r6, [r8]
  402bf0:	b311      	cbz	r1, 402c38 <__sflush_r+0xb8>
  402bf2:	f105 0340 	add.w	r3, r5, #64	; 0x40
  402bf6:	4299      	cmp	r1, r3
  402bf8:	d002      	beq.n	402c00 <__sflush_r+0x80>
  402bfa:	4640      	mov	r0, r8
  402bfc:	f000 f95a 	bl	402eb4 <_free_r>
  402c00:	2000      	movs	r0, #0
  402c02:	6328      	str	r0, [r5, #48]	; 0x30
  402c04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402c08:	692e      	ldr	r6, [r5, #16]
  402c0a:	b1ae      	cbz	r6, 402c38 <__sflush_r+0xb8>
  402c0c:	682c      	ldr	r4, [r5, #0]
  402c0e:	602e      	str	r6, [r5, #0]
  402c10:	0791      	lsls	r1, r2, #30
  402c12:	bf0c      	ite	eq
  402c14:	696b      	ldreq	r3, [r5, #20]
  402c16:	2300      	movne	r3, #0
  402c18:	1ba4      	subs	r4, r4, r6
  402c1a:	60ab      	str	r3, [r5, #8]
  402c1c:	e00a      	b.n	402c34 <__sflush_r+0xb4>
  402c1e:	4623      	mov	r3, r4
  402c20:	4632      	mov	r2, r6
  402c22:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  402c24:	69e9      	ldr	r1, [r5, #28]
  402c26:	4640      	mov	r0, r8
  402c28:	47b8      	blx	r7
  402c2a:	2800      	cmp	r0, #0
  402c2c:	eba4 0400 	sub.w	r4, r4, r0
  402c30:	4406      	add	r6, r0
  402c32:	dd04      	ble.n	402c3e <__sflush_r+0xbe>
  402c34:	2c00      	cmp	r4, #0
  402c36:	dcf2      	bgt.n	402c1e <__sflush_r+0x9e>
  402c38:	2000      	movs	r0, #0
  402c3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402c3e:	89ab      	ldrh	r3, [r5, #12]
  402c40:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402c44:	81ab      	strh	r3, [r5, #12]
  402c46:	f04f 30ff 	mov.w	r0, #4294967295
  402c4a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402c4e:	f8d8 4000 	ldr.w	r4, [r8]
  402c52:	2c1d      	cmp	r4, #29
  402c54:	d8f3      	bhi.n	402c3e <__sflush_r+0xbe>
  402c56:	4b19      	ldr	r3, [pc, #100]	; (402cbc <__sflush_r+0x13c>)
  402c58:	40e3      	lsrs	r3, r4
  402c5a:	43db      	mvns	r3, r3
  402c5c:	f013 0301 	ands.w	r3, r3, #1
  402c60:	d1ed      	bne.n	402c3e <__sflush_r+0xbe>
  402c62:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  402c66:	606b      	str	r3, [r5, #4]
  402c68:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  402c6c:	6929      	ldr	r1, [r5, #16]
  402c6e:	81ab      	strh	r3, [r5, #12]
  402c70:	04da      	lsls	r2, r3, #19
  402c72:	6029      	str	r1, [r5, #0]
  402c74:	d5b9      	bpl.n	402bea <__sflush_r+0x6a>
  402c76:	2c00      	cmp	r4, #0
  402c78:	d1b7      	bne.n	402bea <__sflush_r+0x6a>
  402c7a:	6528      	str	r0, [r5, #80]	; 0x50
  402c7c:	e7b5      	b.n	402bea <__sflush_r+0x6a>
  402c7e:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  402c80:	2a00      	cmp	r2, #0
  402c82:	dc8c      	bgt.n	402b9e <__sflush_r+0x1e>
  402c84:	e7d8      	b.n	402c38 <__sflush_r+0xb8>
  402c86:	2301      	movs	r3, #1
  402c88:	69e9      	ldr	r1, [r5, #28]
  402c8a:	4640      	mov	r0, r8
  402c8c:	47a0      	blx	r4
  402c8e:	1c43      	adds	r3, r0, #1
  402c90:	4602      	mov	r2, r0
  402c92:	d002      	beq.n	402c9a <__sflush_r+0x11a>
  402c94:	89ab      	ldrh	r3, [r5, #12]
  402c96:	6aac      	ldr	r4, [r5, #40]	; 0x28
  402c98:	e78e      	b.n	402bb8 <__sflush_r+0x38>
  402c9a:	f8d8 3000 	ldr.w	r3, [r8]
  402c9e:	2b00      	cmp	r3, #0
  402ca0:	d0f8      	beq.n	402c94 <__sflush_r+0x114>
  402ca2:	2b1d      	cmp	r3, #29
  402ca4:	d001      	beq.n	402caa <__sflush_r+0x12a>
  402ca6:	2b16      	cmp	r3, #22
  402ca8:	d102      	bne.n	402cb0 <__sflush_r+0x130>
  402caa:	f8c8 6000 	str.w	r6, [r8]
  402cae:	e7c3      	b.n	402c38 <__sflush_r+0xb8>
  402cb0:	89ab      	ldrh	r3, [r5, #12]
  402cb2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402cb6:	81ab      	strh	r3, [r5, #12]
  402cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402cbc:	20400001 	.word	0x20400001

00402cc0 <_fflush_r>:
  402cc0:	b538      	push	{r3, r4, r5, lr}
  402cc2:	460d      	mov	r5, r1
  402cc4:	4604      	mov	r4, r0
  402cc6:	b108      	cbz	r0, 402ccc <_fflush_r+0xc>
  402cc8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402cca:	b1bb      	cbz	r3, 402cfc <_fflush_r+0x3c>
  402ccc:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  402cd0:	b188      	cbz	r0, 402cf6 <_fflush_r+0x36>
  402cd2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  402cd4:	07db      	lsls	r3, r3, #31
  402cd6:	d401      	bmi.n	402cdc <_fflush_r+0x1c>
  402cd8:	0581      	lsls	r1, r0, #22
  402cda:	d517      	bpl.n	402d0c <_fflush_r+0x4c>
  402cdc:	4620      	mov	r0, r4
  402cde:	4629      	mov	r1, r5
  402ce0:	f7ff ff4e 	bl	402b80 <__sflush_r>
  402ce4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  402ce6:	07da      	lsls	r2, r3, #31
  402ce8:	4604      	mov	r4, r0
  402cea:	d402      	bmi.n	402cf2 <_fflush_r+0x32>
  402cec:	89ab      	ldrh	r3, [r5, #12]
  402cee:	059b      	lsls	r3, r3, #22
  402cf0:	d507      	bpl.n	402d02 <_fflush_r+0x42>
  402cf2:	4620      	mov	r0, r4
  402cf4:	bd38      	pop	{r3, r4, r5, pc}
  402cf6:	4604      	mov	r4, r0
  402cf8:	4620      	mov	r0, r4
  402cfa:	bd38      	pop	{r3, r4, r5, pc}
  402cfc:	f000 f838 	bl	402d70 <__sinit>
  402d00:	e7e4      	b.n	402ccc <_fflush_r+0xc>
  402d02:	6da8      	ldr	r0, [r5, #88]	; 0x58
  402d04:	f000 f9ec 	bl	4030e0 <__retarget_lock_release_recursive>
  402d08:	4620      	mov	r0, r4
  402d0a:	bd38      	pop	{r3, r4, r5, pc}
  402d0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
  402d0e:	f000 f9e5 	bl	4030dc <__retarget_lock_acquire_recursive>
  402d12:	e7e3      	b.n	402cdc <_fflush_r+0x1c>

00402d14 <_cleanup_r>:
  402d14:	4901      	ldr	r1, [pc, #4]	; (402d1c <_cleanup_r+0x8>)
  402d16:	f000 b9b3 	b.w	403080 <_fwalk_reent>
  402d1a:	bf00      	nop
  402d1c:	00403889 	.word	0x00403889

00402d20 <std.isra.0>:
  402d20:	b510      	push	{r4, lr}
  402d22:	2300      	movs	r3, #0
  402d24:	4604      	mov	r4, r0
  402d26:	8181      	strh	r1, [r0, #12]
  402d28:	81c2      	strh	r2, [r0, #14]
  402d2a:	6003      	str	r3, [r0, #0]
  402d2c:	6043      	str	r3, [r0, #4]
  402d2e:	6083      	str	r3, [r0, #8]
  402d30:	6643      	str	r3, [r0, #100]	; 0x64
  402d32:	6103      	str	r3, [r0, #16]
  402d34:	6143      	str	r3, [r0, #20]
  402d36:	6183      	str	r3, [r0, #24]
  402d38:	4619      	mov	r1, r3
  402d3a:	2208      	movs	r2, #8
  402d3c:	305c      	adds	r0, #92	; 0x5c
  402d3e:	f7ff fdf1 	bl	402924 <memset>
  402d42:	4807      	ldr	r0, [pc, #28]	; (402d60 <std.isra.0+0x40>)
  402d44:	4907      	ldr	r1, [pc, #28]	; (402d64 <std.isra.0+0x44>)
  402d46:	4a08      	ldr	r2, [pc, #32]	; (402d68 <std.isra.0+0x48>)
  402d48:	4b08      	ldr	r3, [pc, #32]	; (402d6c <std.isra.0+0x4c>)
  402d4a:	6220      	str	r0, [r4, #32]
  402d4c:	61e4      	str	r4, [r4, #28]
  402d4e:	6261      	str	r1, [r4, #36]	; 0x24
  402d50:	62a2      	str	r2, [r4, #40]	; 0x28
  402d52:	62e3      	str	r3, [r4, #44]	; 0x2c
  402d54:	f104 0058 	add.w	r0, r4, #88	; 0x58
  402d58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402d5c:	f000 b9ba 	b.w	4030d4 <__retarget_lock_init_recursive>
  402d60:	004036ed 	.word	0x004036ed
  402d64:	00403711 	.word	0x00403711
  402d68:	0040374d 	.word	0x0040374d
  402d6c:	0040376d 	.word	0x0040376d

00402d70 <__sinit>:
  402d70:	b510      	push	{r4, lr}
  402d72:	4604      	mov	r4, r0
  402d74:	4812      	ldr	r0, [pc, #72]	; (402dc0 <__sinit+0x50>)
  402d76:	f000 f9b1 	bl	4030dc <__retarget_lock_acquire_recursive>
  402d7a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  402d7c:	b9d2      	cbnz	r2, 402db4 <__sinit+0x44>
  402d7e:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  402d82:	4810      	ldr	r0, [pc, #64]	; (402dc4 <__sinit+0x54>)
  402d84:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  402d88:	2103      	movs	r1, #3
  402d8a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  402d8e:	63e0      	str	r0, [r4, #60]	; 0x3c
  402d90:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  402d94:	6860      	ldr	r0, [r4, #4]
  402d96:	2104      	movs	r1, #4
  402d98:	f7ff ffc2 	bl	402d20 <std.isra.0>
  402d9c:	2201      	movs	r2, #1
  402d9e:	2109      	movs	r1, #9
  402da0:	68a0      	ldr	r0, [r4, #8]
  402da2:	f7ff ffbd 	bl	402d20 <std.isra.0>
  402da6:	2202      	movs	r2, #2
  402da8:	2112      	movs	r1, #18
  402daa:	68e0      	ldr	r0, [r4, #12]
  402dac:	f7ff ffb8 	bl	402d20 <std.isra.0>
  402db0:	2301      	movs	r3, #1
  402db2:	63a3      	str	r3, [r4, #56]	; 0x38
  402db4:	4802      	ldr	r0, [pc, #8]	; (402dc0 <__sinit+0x50>)
  402db6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  402dba:	f000 b991 	b.w	4030e0 <__retarget_lock_release_recursive>
  402dbe:	bf00      	nop
  402dc0:	2000d034 	.word	0x2000d034
  402dc4:	00402d15 	.word	0x00402d15

00402dc8 <__sfp_lock_acquire>:
  402dc8:	4801      	ldr	r0, [pc, #4]	; (402dd0 <__sfp_lock_acquire+0x8>)
  402dca:	f000 b987 	b.w	4030dc <__retarget_lock_acquire_recursive>
  402dce:	bf00      	nop
  402dd0:	2000d048 	.word	0x2000d048

00402dd4 <__sfp_lock_release>:
  402dd4:	4801      	ldr	r0, [pc, #4]	; (402ddc <__sfp_lock_release+0x8>)
  402dd6:	f000 b983 	b.w	4030e0 <__retarget_lock_release_recursive>
  402dda:	bf00      	nop
  402ddc:	2000d048 	.word	0x2000d048

00402de0 <__libc_fini_array>:
  402de0:	b538      	push	{r3, r4, r5, lr}
  402de2:	4c0a      	ldr	r4, [pc, #40]	; (402e0c <__libc_fini_array+0x2c>)
  402de4:	4d0a      	ldr	r5, [pc, #40]	; (402e10 <__libc_fini_array+0x30>)
  402de6:	1b64      	subs	r4, r4, r5
  402de8:	10a4      	asrs	r4, r4, #2
  402dea:	d00a      	beq.n	402e02 <__libc_fini_array+0x22>
  402dec:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402df0:	3b01      	subs	r3, #1
  402df2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402df6:	3c01      	subs	r4, #1
  402df8:	f855 3904 	ldr.w	r3, [r5], #-4
  402dfc:	4798      	blx	r3
  402dfe:	2c00      	cmp	r4, #0
  402e00:	d1f9      	bne.n	402df6 <__libc_fini_array+0x16>
  402e02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402e06:	f000 bdf1 	b.w	4039ec <_fini>
  402e0a:	bf00      	nop
  402e0c:	004039fc 	.word	0x004039fc
  402e10:	004039f8 	.word	0x004039f8

00402e14 <_malloc_trim_r>:
  402e14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402e16:	4f24      	ldr	r7, [pc, #144]	; (402ea8 <_malloc_trim_r+0x94>)
  402e18:	460c      	mov	r4, r1
  402e1a:	4606      	mov	r6, r0
  402e1c:	f000 fc48 	bl	4036b0 <__malloc_lock>
  402e20:	68bb      	ldr	r3, [r7, #8]
  402e22:	685d      	ldr	r5, [r3, #4]
  402e24:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  402e28:	310f      	adds	r1, #15
  402e2a:	f025 0503 	bic.w	r5, r5, #3
  402e2e:	4429      	add	r1, r5
  402e30:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402e34:	f021 010f 	bic.w	r1, r1, #15
  402e38:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402e3c:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402e40:	db07      	blt.n	402e52 <_malloc_trim_r+0x3e>
  402e42:	2100      	movs	r1, #0
  402e44:	4630      	mov	r0, r6
  402e46:	f000 fc3f 	bl	4036c8 <_sbrk_r>
  402e4a:	68bb      	ldr	r3, [r7, #8]
  402e4c:	442b      	add	r3, r5
  402e4e:	4298      	cmp	r0, r3
  402e50:	d004      	beq.n	402e5c <_malloc_trim_r+0x48>
  402e52:	4630      	mov	r0, r6
  402e54:	f000 fc32 	bl	4036bc <__malloc_unlock>
  402e58:	2000      	movs	r0, #0
  402e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402e5c:	4261      	negs	r1, r4
  402e5e:	4630      	mov	r0, r6
  402e60:	f000 fc32 	bl	4036c8 <_sbrk_r>
  402e64:	3001      	adds	r0, #1
  402e66:	d00d      	beq.n	402e84 <_malloc_trim_r+0x70>
  402e68:	4b10      	ldr	r3, [pc, #64]	; (402eac <_malloc_trim_r+0x98>)
  402e6a:	68ba      	ldr	r2, [r7, #8]
  402e6c:	6819      	ldr	r1, [r3, #0]
  402e6e:	1b2d      	subs	r5, r5, r4
  402e70:	f045 0501 	orr.w	r5, r5, #1
  402e74:	4630      	mov	r0, r6
  402e76:	1b09      	subs	r1, r1, r4
  402e78:	6055      	str	r5, [r2, #4]
  402e7a:	6019      	str	r1, [r3, #0]
  402e7c:	f000 fc1e 	bl	4036bc <__malloc_unlock>
  402e80:	2001      	movs	r0, #1
  402e82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402e84:	2100      	movs	r1, #0
  402e86:	4630      	mov	r0, r6
  402e88:	f000 fc1e 	bl	4036c8 <_sbrk_r>
  402e8c:	68ba      	ldr	r2, [r7, #8]
  402e8e:	1a83      	subs	r3, r0, r2
  402e90:	2b0f      	cmp	r3, #15
  402e92:	ddde      	ble.n	402e52 <_malloc_trim_r+0x3e>
  402e94:	4c06      	ldr	r4, [pc, #24]	; (402eb0 <_malloc_trim_r+0x9c>)
  402e96:	4905      	ldr	r1, [pc, #20]	; (402eac <_malloc_trim_r+0x98>)
  402e98:	6824      	ldr	r4, [r4, #0]
  402e9a:	f043 0301 	orr.w	r3, r3, #1
  402e9e:	1b00      	subs	r0, r0, r4
  402ea0:	6053      	str	r3, [r2, #4]
  402ea2:	6008      	str	r0, [r1, #0]
  402ea4:	e7d5      	b.n	402e52 <_malloc_trim_r+0x3e>
  402ea6:	bf00      	nop
  402ea8:	20000464 	.word	0x20000464
  402eac:	2000ceec 	.word	0x2000ceec
  402eb0:	2000086c 	.word	0x2000086c

00402eb4 <_free_r>:
  402eb4:	2900      	cmp	r1, #0
  402eb6:	d044      	beq.n	402f42 <_free_r+0x8e>
  402eb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402ebc:	460d      	mov	r5, r1
  402ebe:	4680      	mov	r8, r0
  402ec0:	f000 fbf6 	bl	4036b0 <__malloc_lock>
  402ec4:	f855 7c04 	ldr.w	r7, [r5, #-4]
  402ec8:	4969      	ldr	r1, [pc, #420]	; (403070 <_free_r+0x1bc>)
  402eca:	f027 0301 	bic.w	r3, r7, #1
  402ece:	f1a5 0408 	sub.w	r4, r5, #8
  402ed2:	18e2      	adds	r2, r4, r3
  402ed4:	688e      	ldr	r6, [r1, #8]
  402ed6:	6850      	ldr	r0, [r2, #4]
  402ed8:	42b2      	cmp	r2, r6
  402eda:	f020 0003 	bic.w	r0, r0, #3
  402ede:	d05e      	beq.n	402f9e <_free_r+0xea>
  402ee0:	07fe      	lsls	r6, r7, #31
  402ee2:	6050      	str	r0, [r2, #4]
  402ee4:	d40b      	bmi.n	402efe <_free_r+0x4a>
  402ee6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  402eea:	1be4      	subs	r4, r4, r7
  402eec:	f101 0e08 	add.w	lr, r1, #8
  402ef0:	68a5      	ldr	r5, [r4, #8]
  402ef2:	4575      	cmp	r5, lr
  402ef4:	443b      	add	r3, r7
  402ef6:	d06d      	beq.n	402fd4 <_free_r+0x120>
  402ef8:	68e7      	ldr	r7, [r4, #12]
  402efa:	60ef      	str	r7, [r5, #12]
  402efc:	60bd      	str	r5, [r7, #8]
  402efe:	1815      	adds	r5, r2, r0
  402f00:	686d      	ldr	r5, [r5, #4]
  402f02:	07ed      	lsls	r5, r5, #31
  402f04:	d53e      	bpl.n	402f84 <_free_r+0xd0>
  402f06:	f043 0201 	orr.w	r2, r3, #1
  402f0a:	6062      	str	r2, [r4, #4]
  402f0c:	50e3      	str	r3, [r4, r3]
  402f0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402f12:	d217      	bcs.n	402f44 <_free_r+0x90>
  402f14:	08db      	lsrs	r3, r3, #3
  402f16:	1c58      	adds	r0, r3, #1
  402f18:	109a      	asrs	r2, r3, #2
  402f1a:	684d      	ldr	r5, [r1, #4]
  402f1c:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  402f20:	60a7      	str	r7, [r4, #8]
  402f22:	2301      	movs	r3, #1
  402f24:	4093      	lsls	r3, r2
  402f26:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  402f2a:	432b      	orrs	r3, r5
  402f2c:	3a08      	subs	r2, #8
  402f2e:	60e2      	str	r2, [r4, #12]
  402f30:	604b      	str	r3, [r1, #4]
  402f32:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  402f36:	60fc      	str	r4, [r7, #12]
  402f38:	4640      	mov	r0, r8
  402f3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402f3e:	f000 bbbd 	b.w	4036bc <__malloc_unlock>
  402f42:	4770      	bx	lr
  402f44:	0a5a      	lsrs	r2, r3, #9
  402f46:	2a04      	cmp	r2, #4
  402f48:	d852      	bhi.n	402ff0 <_free_r+0x13c>
  402f4a:	099a      	lsrs	r2, r3, #6
  402f4c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402f50:	00ff      	lsls	r7, r7, #3
  402f52:	f102 0538 	add.w	r5, r2, #56	; 0x38
  402f56:	19c8      	adds	r0, r1, r7
  402f58:	59ca      	ldr	r2, [r1, r7]
  402f5a:	3808      	subs	r0, #8
  402f5c:	4290      	cmp	r0, r2
  402f5e:	d04f      	beq.n	403000 <_free_r+0x14c>
  402f60:	6851      	ldr	r1, [r2, #4]
  402f62:	f021 0103 	bic.w	r1, r1, #3
  402f66:	428b      	cmp	r3, r1
  402f68:	d232      	bcs.n	402fd0 <_free_r+0x11c>
  402f6a:	6892      	ldr	r2, [r2, #8]
  402f6c:	4290      	cmp	r0, r2
  402f6e:	d1f7      	bne.n	402f60 <_free_r+0xac>
  402f70:	68c3      	ldr	r3, [r0, #12]
  402f72:	60a0      	str	r0, [r4, #8]
  402f74:	60e3      	str	r3, [r4, #12]
  402f76:	609c      	str	r4, [r3, #8]
  402f78:	60c4      	str	r4, [r0, #12]
  402f7a:	4640      	mov	r0, r8
  402f7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402f80:	f000 bb9c 	b.w	4036bc <__malloc_unlock>
  402f84:	6895      	ldr	r5, [r2, #8]
  402f86:	4f3b      	ldr	r7, [pc, #236]	; (403074 <_free_r+0x1c0>)
  402f88:	42bd      	cmp	r5, r7
  402f8a:	4403      	add	r3, r0
  402f8c:	d040      	beq.n	403010 <_free_r+0x15c>
  402f8e:	68d0      	ldr	r0, [r2, #12]
  402f90:	60e8      	str	r0, [r5, #12]
  402f92:	f043 0201 	orr.w	r2, r3, #1
  402f96:	6085      	str	r5, [r0, #8]
  402f98:	6062      	str	r2, [r4, #4]
  402f9a:	50e3      	str	r3, [r4, r3]
  402f9c:	e7b7      	b.n	402f0e <_free_r+0x5a>
  402f9e:	07ff      	lsls	r7, r7, #31
  402fa0:	4403      	add	r3, r0
  402fa2:	d407      	bmi.n	402fb4 <_free_r+0x100>
  402fa4:	f855 2c08 	ldr.w	r2, [r5, #-8]
  402fa8:	1aa4      	subs	r4, r4, r2
  402faa:	4413      	add	r3, r2
  402fac:	68a0      	ldr	r0, [r4, #8]
  402fae:	68e2      	ldr	r2, [r4, #12]
  402fb0:	60c2      	str	r2, [r0, #12]
  402fb2:	6090      	str	r0, [r2, #8]
  402fb4:	4a30      	ldr	r2, [pc, #192]	; (403078 <_free_r+0x1c4>)
  402fb6:	6812      	ldr	r2, [r2, #0]
  402fb8:	f043 0001 	orr.w	r0, r3, #1
  402fbc:	4293      	cmp	r3, r2
  402fbe:	6060      	str	r0, [r4, #4]
  402fc0:	608c      	str	r4, [r1, #8]
  402fc2:	d3b9      	bcc.n	402f38 <_free_r+0x84>
  402fc4:	4b2d      	ldr	r3, [pc, #180]	; (40307c <_free_r+0x1c8>)
  402fc6:	4640      	mov	r0, r8
  402fc8:	6819      	ldr	r1, [r3, #0]
  402fca:	f7ff ff23 	bl	402e14 <_malloc_trim_r>
  402fce:	e7b3      	b.n	402f38 <_free_r+0x84>
  402fd0:	4610      	mov	r0, r2
  402fd2:	e7cd      	b.n	402f70 <_free_r+0xbc>
  402fd4:	1811      	adds	r1, r2, r0
  402fd6:	6849      	ldr	r1, [r1, #4]
  402fd8:	07c9      	lsls	r1, r1, #31
  402fda:	d444      	bmi.n	403066 <_free_r+0x1b2>
  402fdc:	6891      	ldr	r1, [r2, #8]
  402fde:	68d2      	ldr	r2, [r2, #12]
  402fe0:	60ca      	str	r2, [r1, #12]
  402fe2:	4403      	add	r3, r0
  402fe4:	f043 0001 	orr.w	r0, r3, #1
  402fe8:	6091      	str	r1, [r2, #8]
  402fea:	6060      	str	r0, [r4, #4]
  402fec:	50e3      	str	r3, [r4, r3]
  402fee:	e7a3      	b.n	402f38 <_free_r+0x84>
  402ff0:	2a14      	cmp	r2, #20
  402ff2:	d816      	bhi.n	403022 <_free_r+0x16e>
  402ff4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402ff8:	00ff      	lsls	r7, r7, #3
  402ffa:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402ffe:	e7aa      	b.n	402f56 <_free_r+0xa2>
  403000:	10aa      	asrs	r2, r5, #2
  403002:	2301      	movs	r3, #1
  403004:	684d      	ldr	r5, [r1, #4]
  403006:	4093      	lsls	r3, r2
  403008:	432b      	orrs	r3, r5
  40300a:	604b      	str	r3, [r1, #4]
  40300c:	4603      	mov	r3, r0
  40300e:	e7b0      	b.n	402f72 <_free_r+0xbe>
  403010:	f043 0201 	orr.w	r2, r3, #1
  403014:	614c      	str	r4, [r1, #20]
  403016:	610c      	str	r4, [r1, #16]
  403018:	60e5      	str	r5, [r4, #12]
  40301a:	60a5      	str	r5, [r4, #8]
  40301c:	6062      	str	r2, [r4, #4]
  40301e:	50e3      	str	r3, [r4, r3]
  403020:	e78a      	b.n	402f38 <_free_r+0x84>
  403022:	2a54      	cmp	r2, #84	; 0x54
  403024:	d806      	bhi.n	403034 <_free_r+0x180>
  403026:	0b1a      	lsrs	r2, r3, #12
  403028:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40302c:	00ff      	lsls	r7, r7, #3
  40302e:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  403032:	e790      	b.n	402f56 <_free_r+0xa2>
  403034:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403038:	d806      	bhi.n	403048 <_free_r+0x194>
  40303a:	0bda      	lsrs	r2, r3, #15
  40303c:	f102 0778 	add.w	r7, r2, #120	; 0x78
  403040:	00ff      	lsls	r7, r7, #3
  403042:	f102 0577 	add.w	r5, r2, #119	; 0x77
  403046:	e786      	b.n	402f56 <_free_r+0xa2>
  403048:	f240 5054 	movw	r0, #1364	; 0x554
  40304c:	4282      	cmp	r2, r0
  40304e:	d806      	bhi.n	40305e <_free_r+0x1aa>
  403050:	0c9a      	lsrs	r2, r3, #18
  403052:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  403056:	00ff      	lsls	r7, r7, #3
  403058:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40305c:	e77b      	b.n	402f56 <_free_r+0xa2>
  40305e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  403062:	257e      	movs	r5, #126	; 0x7e
  403064:	e777      	b.n	402f56 <_free_r+0xa2>
  403066:	f043 0101 	orr.w	r1, r3, #1
  40306a:	6061      	str	r1, [r4, #4]
  40306c:	6013      	str	r3, [r2, #0]
  40306e:	e763      	b.n	402f38 <_free_r+0x84>
  403070:	20000464 	.word	0x20000464
  403074:	2000046c 	.word	0x2000046c
  403078:	20000870 	.word	0x20000870
  40307c:	2000cf1c 	.word	0x2000cf1c

00403080 <_fwalk_reent>:
  403080:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  403084:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  403088:	d01f      	beq.n	4030ca <_fwalk_reent+0x4a>
  40308a:	4688      	mov	r8, r1
  40308c:	4606      	mov	r6, r0
  40308e:	f04f 0900 	mov.w	r9, #0
  403092:	687d      	ldr	r5, [r7, #4]
  403094:	68bc      	ldr	r4, [r7, #8]
  403096:	3d01      	subs	r5, #1
  403098:	d411      	bmi.n	4030be <_fwalk_reent+0x3e>
  40309a:	89a3      	ldrh	r3, [r4, #12]
  40309c:	2b01      	cmp	r3, #1
  40309e:	f105 35ff 	add.w	r5, r5, #4294967295
  4030a2:	d908      	bls.n	4030b6 <_fwalk_reent+0x36>
  4030a4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4030a8:	3301      	adds	r3, #1
  4030aa:	4621      	mov	r1, r4
  4030ac:	4630      	mov	r0, r6
  4030ae:	d002      	beq.n	4030b6 <_fwalk_reent+0x36>
  4030b0:	47c0      	blx	r8
  4030b2:	ea49 0900 	orr.w	r9, r9, r0
  4030b6:	1c6b      	adds	r3, r5, #1
  4030b8:	f104 0468 	add.w	r4, r4, #104	; 0x68
  4030bc:	d1ed      	bne.n	40309a <_fwalk_reent+0x1a>
  4030be:	683f      	ldr	r7, [r7, #0]
  4030c0:	2f00      	cmp	r7, #0
  4030c2:	d1e6      	bne.n	403092 <_fwalk_reent+0x12>
  4030c4:	4648      	mov	r0, r9
  4030c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4030ca:	46b9      	mov	r9, r7
  4030cc:	4648      	mov	r0, r9
  4030ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4030d2:	bf00      	nop

004030d4 <__retarget_lock_init_recursive>:
  4030d4:	4770      	bx	lr
  4030d6:	bf00      	nop

004030d8 <__retarget_lock_close_recursive>:
  4030d8:	4770      	bx	lr
  4030da:	bf00      	nop

004030dc <__retarget_lock_acquire_recursive>:
  4030dc:	4770      	bx	lr
  4030de:	bf00      	nop

004030e0 <__retarget_lock_release_recursive>:
  4030e0:	4770      	bx	lr
  4030e2:	bf00      	nop

004030e4 <__swhatbuf_r>:
  4030e4:	b570      	push	{r4, r5, r6, lr}
  4030e6:	460c      	mov	r4, r1
  4030e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4030ec:	2900      	cmp	r1, #0
  4030ee:	b090      	sub	sp, #64	; 0x40
  4030f0:	4615      	mov	r5, r2
  4030f2:	461e      	mov	r6, r3
  4030f4:	db14      	blt.n	403120 <__swhatbuf_r+0x3c>
  4030f6:	aa01      	add	r2, sp, #4
  4030f8:	f000 fc28 	bl	40394c <_fstat_r>
  4030fc:	2800      	cmp	r0, #0
  4030fe:	db0f      	blt.n	403120 <__swhatbuf_r+0x3c>
  403100:	9a02      	ldr	r2, [sp, #8]
  403102:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  403106:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40310a:	fab2 f282 	clz	r2, r2
  40310e:	0952      	lsrs	r2, r2, #5
  403110:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403114:	f44f 6000 	mov.w	r0, #2048	; 0x800
  403118:	6032      	str	r2, [r6, #0]
  40311a:	602b      	str	r3, [r5, #0]
  40311c:	b010      	add	sp, #64	; 0x40
  40311e:	bd70      	pop	{r4, r5, r6, pc}
  403120:	89a2      	ldrh	r2, [r4, #12]
  403122:	2300      	movs	r3, #0
  403124:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  403128:	6033      	str	r3, [r6, #0]
  40312a:	d004      	beq.n	403136 <__swhatbuf_r+0x52>
  40312c:	2240      	movs	r2, #64	; 0x40
  40312e:	4618      	mov	r0, r3
  403130:	602a      	str	r2, [r5, #0]
  403132:	b010      	add	sp, #64	; 0x40
  403134:	bd70      	pop	{r4, r5, r6, pc}
  403136:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40313a:	602b      	str	r3, [r5, #0]
  40313c:	b010      	add	sp, #64	; 0x40
  40313e:	bd70      	pop	{r4, r5, r6, pc}

00403140 <malloc>:
  403140:	4b02      	ldr	r3, [pc, #8]	; (40314c <malloc+0xc>)
  403142:	4601      	mov	r1, r0
  403144:	6818      	ldr	r0, [r3, #0]
  403146:	f000 b803 	b.w	403150 <_malloc_r>
  40314a:	bf00      	nop
  40314c:	20000030 	.word	0x20000030

00403150 <_malloc_r>:
  403150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403154:	f101 060b 	add.w	r6, r1, #11
  403158:	2e16      	cmp	r6, #22
  40315a:	b083      	sub	sp, #12
  40315c:	4605      	mov	r5, r0
  40315e:	f240 809e 	bls.w	40329e <_malloc_r+0x14e>
  403162:	f036 0607 	bics.w	r6, r6, #7
  403166:	f100 80bd 	bmi.w	4032e4 <_malloc_r+0x194>
  40316a:	42b1      	cmp	r1, r6
  40316c:	f200 80ba 	bhi.w	4032e4 <_malloc_r+0x194>
  403170:	f000 fa9e 	bl	4036b0 <__malloc_lock>
  403174:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  403178:	f0c0 8293 	bcc.w	4036a2 <_malloc_r+0x552>
  40317c:	0a73      	lsrs	r3, r6, #9
  40317e:	f000 80b8 	beq.w	4032f2 <_malloc_r+0x1a2>
  403182:	2b04      	cmp	r3, #4
  403184:	f200 8179 	bhi.w	40347a <_malloc_r+0x32a>
  403188:	09b3      	lsrs	r3, r6, #6
  40318a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40318e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  403192:	00c3      	lsls	r3, r0, #3
  403194:	4fbf      	ldr	r7, [pc, #764]	; (403494 <_malloc_r+0x344>)
  403196:	443b      	add	r3, r7
  403198:	f1a3 0108 	sub.w	r1, r3, #8
  40319c:	685c      	ldr	r4, [r3, #4]
  40319e:	42a1      	cmp	r1, r4
  4031a0:	d106      	bne.n	4031b0 <_malloc_r+0x60>
  4031a2:	e00c      	b.n	4031be <_malloc_r+0x6e>
  4031a4:	2a00      	cmp	r2, #0
  4031a6:	f280 80aa 	bge.w	4032fe <_malloc_r+0x1ae>
  4031aa:	68e4      	ldr	r4, [r4, #12]
  4031ac:	42a1      	cmp	r1, r4
  4031ae:	d006      	beq.n	4031be <_malloc_r+0x6e>
  4031b0:	6863      	ldr	r3, [r4, #4]
  4031b2:	f023 0303 	bic.w	r3, r3, #3
  4031b6:	1b9a      	subs	r2, r3, r6
  4031b8:	2a0f      	cmp	r2, #15
  4031ba:	ddf3      	ble.n	4031a4 <_malloc_r+0x54>
  4031bc:	4670      	mov	r0, lr
  4031be:	693c      	ldr	r4, [r7, #16]
  4031c0:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4034a8 <_malloc_r+0x358>
  4031c4:	4574      	cmp	r4, lr
  4031c6:	f000 81ab 	beq.w	403520 <_malloc_r+0x3d0>
  4031ca:	6863      	ldr	r3, [r4, #4]
  4031cc:	f023 0303 	bic.w	r3, r3, #3
  4031d0:	1b9a      	subs	r2, r3, r6
  4031d2:	2a0f      	cmp	r2, #15
  4031d4:	f300 8190 	bgt.w	4034f8 <_malloc_r+0x3a8>
  4031d8:	2a00      	cmp	r2, #0
  4031da:	f8c7 e014 	str.w	lr, [r7, #20]
  4031de:	f8c7 e010 	str.w	lr, [r7, #16]
  4031e2:	f280 809d 	bge.w	403320 <_malloc_r+0x1d0>
  4031e6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4031ea:	f080 8161 	bcs.w	4034b0 <_malloc_r+0x360>
  4031ee:	08db      	lsrs	r3, r3, #3
  4031f0:	f103 0c01 	add.w	ip, r3, #1
  4031f4:	1099      	asrs	r1, r3, #2
  4031f6:	687a      	ldr	r2, [r7, #4]
  4031f8:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  4031fc:	f8c4 8008 	str.w	r8, [r4, #8]
  403200:	2301      	movs	r3, #1
  403202:	408b      	lsls	r3, r1
  403204:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  403208:	4313      	orrs	r3, r2
  40320a:	3908      	subs	r1, #8
  40320c:	60e1      	str	r1, [r4, #12]
  40320e:	607b      	str	r3, [r7, #4]
  403210:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  403214:	f8c8 400c 	str.w	r4, [r8, #12]
  403218:	1082      	asrs	r2, r0, #2
  40321a:	2401      	movs	r4, #1
  40321c:	4094      	lsls	r4, r2
  40321e:	429c      	cmp	r4, r3
  403220:	f200 808b 	bhi.w	40333a <_malloc_r+0x1ea>
  403224:	421c      	tst	r4, r3
  403226:	d106      	bne.n	403236 <_malloc_r+0xe6>
  403228:	f020 0003 	bic.w	r0, r0, #3
  40322c:	0064      	lsls	r4, r4, #1
  40322e:	421c      	tst	r4, r3
  403230:	f100 0004 	add.w	r0, r0, #4
  403234:	d0fa      	beq.n	40322c <_malloc_r+0xdc>
  403236:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40323a:	46cc      	mov	ip, r9
  40323c:	4680      	mov	r8, r0
  40323e:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403242:	459c      	cmp	ip, r3
  403244:	d107      	bne.n	403256 <_malloc_r+0x106>
  403246:	e16d      	b.n	403524 <_malloc_r+0x3d4>
  403248:	2a00      	cmp	r2, #0
  40324a:	f280 817b 	bge.w	403544 <_malloc_r+0x3f4>
  40324e:	68db      	ldr	r3, [r3, #12]
  403250:	459c      	cmp	ip, r3
  403252:	f000 8167 	beq.w	403524 <_malloc_r+0x3d4>
  403256:	6859      	ldr	r1, [r3, #4]
  403258:	f021 0103 	bic.w	r1, r1, #3
  40325c:	1b8a      	subs	r2, r1, r6
  40325e:	2a0f      	cmp	r2, #15
  403260:	ddf2      	ble.n	403248 <_malloc_r+0xf8>
  403262:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  403266:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40326a:	9300      	str	r3, [sp, #0]
  40326c:	199c      	adds	r4, r3, r6
  40326e:	4628      	mov	r0, r5
  403270:	f046 0601 	orr.w	r6, r6, #1
  403274:	f042 0501 	orr.w	r5, r2, #1
  403278:	605e      	str	r6, [r3, #4]
  40327a:	f8c8 c00c 	str.w	ip, [r8, #12]
  40327e:	f8cc 8008 	str.w	r8, [ip, #8]
  403282:	617c      	str	r4, [r7, #20]
  403284:	613c      	str	r4, [r7, #16]
  403286:	f8c4 e00c 	str.w	lr, [r4, #12]
  40328a:	f8c4 e008 	str.w	lr, [r4, #8]
  40328e:	6065      	str	r5, [r4, #4]
  403290:	505a      	str	r2, [r3, r1]
  403292:	f000 fa13 	bl	4036bc <__malloc_unlock>
  403296:	9b00      	ldr	r3, [sp, #0]
  403298:	f103 0408 	add.w	r4, r3, #8
  40329c:	e01e      	b.n	4032dc <_malloc_r+0x18c>
  40329e:	2910      	cmp	r1, #16
  4032a0:	d820      	bhi.n	4032e4 <_malloc_r+0x194>
  4032a2:	f000 fa05 	bl	4036b0 <__malloc_lock>
  4032a6:	2610      	movs	r6, #16
  4032a8:	2318      	movs	r3, #24
  4032aa:	2002      	movs	r0, #2
  4032ac:	4f79      	ldr	r7, [pc, #484]	; (403494 <_malloc_r+0x344>)
  4032ae:	443b      	add	r3, r7
  4032b0:	f1a3 0208 	sub.w	r2, r3, #8
  4032b4:	685c      	ldr	r4, [r3, #4]
  4032b6:	4294      	cmp	r4, r2
  4032b8:	f000 813d 	beq.w	403536 <_malloc_r+0x3e6>
  4032bc:	6863      	ldr	r3, [r4, #4]
  4032be:	68e1      	ldr	r1, [r4, #12]
  4032c0:	68a6      	ldr	r6, [r4, #8]
  4032c2:	f023 0303 	bic.w	r3, r3, #3
  4032c6:	4423      	add	r3, r4
  4032c8:	4628      	mov	r0, r5
  4032ca:	685a      	ldr	r2, [r3, #4]
  4032cc:	60f1      	str	r1, [r6, #12]
  4032ce:	f042 0201 	orr.w	r2, r2, #1
  4032d2:	608e      	str	r6, [r1, #8]
  4032d4:	605a      	str	r2, [r3, #4]
  4032d6:	f000 f9f1 	bl	4036bc <__malloc_unlock>
  4032da:	3408      	adds	r4, #8
  4032dc:	4620      	mov	r0, r4
  4032de:	b003      	add	sp, #12
  4032e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032e4:	2400      	movs	r4, #0
  4032e6:	230c      	movs	r3, #12
  4032e8:	4620      	mov	r0, r4
  4032ea:	602b      	str	r3, [r5, #0]
  4032ec:	b003      	add	sp, #12
  4032ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032f2:	2040      	movs	r0, #64	; 0x40
  4032f4:	f44f 7300 	mov.w	r3, #512	; 0x200
  4032f8:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  4032fc:	e74a      	b.n	403194 <_malloc_r+0x44>
  4032fe:	4423      	add	r3, r4
  403300:	68e1      	ldr	r1, [r4, #12]
  403302:	685a      	ldr	r2, [r3, #4]
  403304:	68a6      	ldr	r6, [r4, #8]
  403306:	f042 0201 	orr.w	r2, r2, #1
  40330a:	60f1      	str	r1, [r6, #12]
  40330c:	4628      	mov	r0, r5
  40330e:	608e      	str	r6, [r1, #8]
  403310:	605a      	str	r2, [r3, #4]
  403312:	f000 f9d3 	bl	4036bc <__malloc_unlock>
  403316:	3408      	adds	r4, #8
  403318:	4620      	mov	r0, r4
  40331a:	b003      	add	sp, #12
  40331c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403320:	4423      	add	r3, r4
  403322:	4628      	mov	r0, r5
  403324:	685a      	ldr	r2, [r3, #4]
  403326:	f042 0201 	orr.w	r2, r2, #1
  40332a:	605a      	str	r2, [r3, #4]
  40332c:	f000 f9c6 	bl	4036bc <__malloc_unlock>
  403330:	3408      	adds	r4, #8
  403332:	4620      	mov	r0, r4
  403334:	b003      	add	sp, #12
  403336:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40333a:	68bc      	ldr	r4, [r7, #8]
  40333c:	6863      	ldr	r3, [r4, #4]
  40333e:	f023 0803 	bic.w	r8, r3, #3
  403342:	45b0      	cmp	r8, r6
  403344:	d304      	bcc.n	403350 <_malloc_r+0x200>
  403346:	eba8 0306 	sub.w	r3, r8, r6
  40334a:	2b0f      	cmp	r3, #15
  40334c:	f300 8085 	bgt.w	40345a <_malloc_r+0x30a>
  403350:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4034ac <_malloc_r+0x35c>
  403354:	4b50      	ldr	r3, [pc, #320]	; (403498 <_malloc_r+0x348>)
  403356:	f8d9 2000 	ldr.w	r2, [r9]
  40335a:	681b      	ldr	r3, [r3, #0]
  40335c:	3201      	adds	r2, #1
  40335e:	4433      	add	r3, r6
  403360:	eb04 0a08 	add.w	sl, r4, r8
  403364:	f000 8155 	beq.w	403612 <_malloc_r+0x4c2>
  403368:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40336c:	330f      	adds	r3, #15
  40336e:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  403372:	f02b 0b0f 	bic.w	fp, fp, #15
  403376:	4659      	mov	r1, fp
  403378:	4628      	mov	r0, r5
  40337a:	f000 f9a5 	bl	4036c8 <_sbrk_r>
  40337e:	1c41      	adds	r1, r0, #1
  403380:	4602      	mov	r2, r0
  403382:	f000 80fc 	beq.w	40357e <_malloc_r+0x42e>
  403386:	4582      	cmp	sl, r0
  403388:	f200 80f7 	bhi.w	40357a <_malloc_r+0x42a>
  40338c:	4b43      	ldr	r3, [pc, #268]	; (40349c <_malloc_r+0x34c>)
  40338e:	6819      	ldr	r1, [r3, #0]
  403390:	4459      	add	r1, fp
  403392:	6019      	str	r1, [r3, #0]
  403394:	f000 814d 	beq.w	403632 <_malloc_r+0x4e2>
  403398:	f8d9 0000 	ldr.w	r0, [r9]
  40339c:	3001      	adds	r0, #1
  40339e:	bf1b      	ittet	ne
  4033a0:	eba2 0a0a 	subne.w	sl, r2, sl
  4033a4:	4451      	addne	r1, sl
  4033a6:	f8c9 2000 	streq.w	r2, [r9]
  4033aa:	6019      	strne	r1, [r3, #0]
  4033ac:	f012 0107 	ands.w	r1, r2, #7
  4033b0:	f000 8115 	beq.w	4035de <_malloc_r+0x48e>
  4033b4:	f1c1 0008 	rsb	r0, r1, #8
  4033b8:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4033bc:	4402      	add	r2, r0
  4033be:	3108      	adds	r1, #8
  4033c0:	eb02 090b 	add.w	r9, r2, fp
  4033c4:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4033c8:	eba1 0909 	sub.w	r9, r1, r9
  4033cc:	4649      	mov	r1, r9
  4033ce:	4628      	mov	r0, r5
  4033d0:	9301      	str	r3, [sp, #4]
  4033d2:	9200      	str	r2, [sp, #0]
  4033d4:	f000 f978 	bl	4036c8 <_sbrk_r>
  4033d8:	1c43      	adds	r3, r0, #1
  4033da:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4033de:	f000 8143 	beq.w	403668 <_malloc_r+0x518>
  4033e2:	1a80      	subs	r0, r0, r2
  4033e4:	4448      	add	r0, r9
  4033e6:	f040 0001 	orr.w	r0, r0, #1
  4033ea:	6819      	ldr	r1, [r3, #0]
  4033ec:	60ba      	str	r2, [r7, #8]
  4033ee:	4449      	add	r1, r9
  4033f0:	42bc      	cmp	r4, r7
  4033f2:	6050      	str	r0, [r2, #4]
  4033f4:	6019      	str	r1, [r3, #0]
  4033f6:	d017      	beq.n	403428 <_malloc_r+0x2d8>
  4033f8:	f1b8 0f0f 	cmp.w	r8, #15
  4033fc:	f240 80fb 	bls.w	4035f6 <_malloc_r+0x4a6>
  403400:	6860      	ldr	r0, [r4, #4]
  403402:	f1a8 020c 	sub.w	r2, r8, #12
  403406:	f022 0207 	bic.w	r2, r2, #7
  40340a:	eb04 0e02 	add.w	lr, r4, r2
  40340e:	f000 0001 	and.w	r0, r0, #1
  403412:	f04f 0c05 	mov.w	ip, #5
  403416:	4310      	orrs	r0, r2
  403418:	2a0f      	cmp	r2, #15
  40341a:	6060      	str	r0, [r4, #4]
  40341c:	f8ce c004 	str.w	ip, [lr, #4]
  403420:	f8ce c008 	str.w	ip, [lr, #8]
  403424:	f200 8117 	bhi.w	403656 <_malloc_r+0x506>
  403428:	4b1d      	ldr	r3, [pc, #116]	; (4034a0 <_malloc_r+0x350>)
  40342a:	68bc      	ldr	r4, [r7, #8]
  40342c:	681a      	ldr	r2, [r3, #0]
  40342e:	4291      	cmp	r1, r2
  403430:	bf88      	it	hi
  403432:	6019      	strhi	r1, [r3, #0]
  403434:	4b1b      	ldr	r3, [pc, #108]	; (4034a4 <_malloc_r+0x354>)
  403436:	681a      	ldr	r2, [r3, #0]
  403438:	4291      	cmp	r1, r2
  40343a:	6862      	ldr	r2, [r4, #4]
  40343c:	bf88      	it	hi
  40343e:	6019      	strhi	r1, [r3, #0]
  403440:	f022 0203 	bic.w	r2, r2, #3
  403444:	4296      	cmp	r6, r2
  403446:	eba2 0306 	sub.w	r3, r2, r6
  40344a:	d801      	bhi.n	403450 <_malloc_r+0x300>
  40344c:	2b0f      	cmp	r3, #15
  40344e:	dc04      	bgt.n	40345a <_malloc_r+0x30a>
  403450:	4628      	mov	r0, r5
  403452:	f000 f933 	bl	4036bc <__malloc_unlock>
  403456:	2400      	movs	r4, #0
  403458:	e740      	b.n	4032dc <_malloc_r+0x18c>
  40345a:	19a2      	adds	r2, r4, r6
  40345c:	f043 0301 	orr.w	r3, r3, #1
  403460:	f046 0601 	orr.w	r6, r6, #1
  403464:	6066      	str	r6, [r4, #4]
  403466:	4628      	mov	r0, r5
  403468:	60ba      	str	r2, [r7, #8]
  40346a:	6053      	str	r3, [r2, #4]
  40346c:	f000 f926 	bl	4036bc <__malloc_unlock>
  403470:	3408      	adds	r4, #8
  403472:	4620      	mov	r0, r4
  403474:	b003      	add	sp, #12
  403476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40347a:	2b14      	cmp	r3, #20
  40347c:	d971      	bls.n	403562 <_malloc_r+0x412>
  40347e:	2b54      	cmp	r3, #84	; 0x54
  403480:	f200 80a3 	bhi.w	4035ca <_malloc_r+0x47a>
  403484:	0b33      	lsrs	r3, r6, #12
  403486:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40348a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40348e:	00c3      	lsls	r3, r0, #3
  403490:	e680      	b.n	403194 <_malloc_r+0x44>
  403492:	bf00      	nop
  403494:	20000464 	.word	0x20000464
  403498:	2000cf1c 	.word	0x2000cf1c
  40349c:	2000ceec 	.word	0x2000ceec
  4034a0:	2000cf14 	.word	0x2000cf14
  4034a4:	2000cf18 	.word	0x2000cf18
  4034a8:	2000046c 	.word	0x2000046c
  4034ac:	2000086c 	.word	0x2000086c
  4034b0:	0a5a      	lsrs	r2, r3, #9
  4034b2:	2a04      	cmp	r2, #4
  4034b4:	d95b      	bls.n	40356e <_malloc_r+0x41e>
  4034b6:	2a14      	cmp	r2, #20
  4034b8:	f200 80ae 	bhi.w	403618 <_malloc_r+0x4c8>
  4034bc:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4034c0:	00c9      	lsls	r1, r1, #3
  4034c2:	325b      	adds	r2, #91	; 0x5b
  4034c4:	eb07 0c01 	add.w	ip, r7, r1
  4034c8:	5879      	ldr	r1, [r7, r1]
  4034ca:	f1ac 0c08 	sub.w	ip, ip, #8
  4034ce:	458c      	cmp	ip, r1
  4034d0:	f000 8088 	beq.w	4035e4 <_malloc_r+0x494>
  4034d4:	684a      	ldr	r2, [r1, #4]
  4034d6:	f022 0203 	bic.w	r2, r2, #3
  4034da:	4293      	cmp	r3, r2
  4034dc:	d273      	bcs.n	4035c6 <_malloc_r+0x476>
  4034de:	6889      	ldr	r1, [r1, #8]
  4034e0:	458c      	cmp	ip, r1
  4034e2:	d1f7      	bne.n	4034d4 <_malloc_r+0x384>
  4034e4:	f8dc 200c 	ldr.w	r2, [ip, #12]
  4034e8:	687b      	ldr	r3, [r7, #4]
  4034ea:	60e2      	str	r2, [r4, #12]
  4034ec:	f8c4 c008 	str.w	ip, [r4, #8]
  4034f0:	6094      	str	r4, [r2, #8]
  4034f2:	f8cc 400c 	str.w	r4, [ip, #12]
  4034f6:	e68f      	b.n	403218 <_malloc_r+0xc8>
  4034f8:	19a1      	adds	r1, r4, r6
  4034fa:	f046 0c01 	orr.w	ip, r6, #1
  4034fe:	f042 0601 	orr.w	r6, r2, #1
  403502:	f8c4 c004 	str.w	ip, [r4, #4]
  403506:	4628      	mov	r0, r5
  403508:	6179      	str	r1, [r7, #20]
  40350a:	6139      	str	r1, [r7, #16]
  40350c:	f8c1 e00c 	str.w	lr, [r1, #12]
  403510:	f8c1 e008 	str.w	lr, [r1, #8]
  403514:	604e      	str	r6, [r1, #4]
  403516:	50e2      	str	r2, [r4, r3]
  403518:	f000 f8d0 	bl	4036bc <__malloc_unlock>
  40351c:	3408      	adds	r4, #8
  40351e:	e6dd      	b.n	4032dc <_malloc_r+0x18c>
  403520:	687b      	ldr	r3, [r7, #4]
  403522:	e679      	b.n	403218 <_malloc_r+0xc8>
  403524:	f108 0801 	add.w	r8, r8, #1
  403528:	f018 0f03 	tst.w	r8, #3
  40352c:	f10c 0c08 	add.w	ip, ip, #8
  403530:	f47f ae85 	bne.w	40323e <_malloc_r+0xee>
  403534:	e02d      	b.n	403592 <_malloc_r+0x442>
  403536:	68dc      	ldr	r4, [r3, #12]
  403538:	42a3      	cmp	r3, r4
  40353a:	bf08      	it	eq
  40353c:	3002      	addeq	r0, #2
  40353e:	f43f ae3e 	beq.w	4031be <_malloc_r+0x6e>
  403542:	e6bb      	b.n	4032bc <_malloc_r+0x16c>
  403544:	4419      	add	r1, r3
  403546:	461c      	mov	r4, r3
  403548:	684a      	ldr	r2, [r1, #4]
  40354a:	68db      	ldr	r3, [r3, #12]
  40354c:	f854 6f08 	ldr.w	r6, [r4, #8]!
  403550:	f042 0201 	orr.w	r2, r2, #1
  403554:	604a      	str	r2, [r1, #4]
  403556:	4628      	mov	r0, r5
  403558:	60f3      	str	r3, [r6, #12]
  40355a:	609e      	str	r6, [r3, #8]
  40355c:	f000 f8ae 	bl	4036bc <__malloc_unlock>
  403560:	e6bc      	b.n	4032dc <_malloc_r+0x18c>
  403562:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  403566:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40356a:	00c3      	lsls	r3, r0, #3
  40356c:	e612      	b.n	403194 <_malloc_r+0x44>
  40356e:	099a      	lsrs	r2, r3, #6
  403570:	f102 0139 	add.w	r1, r2, #57	; 0x39
  403574:	00c9      	lsls	r1, r1, #3
  403576:	3238      	adds	r2, #56	; 0x38
  403578:	e7a4      	b.n	4034c4 <_malloc_r+0x374>
  40357a:	42bc      	cmp	r4, r7
  40357c:	d054      	beq.n	403628 <_malloc_r+0x4d8>
  40357e:	68bc      	ldr	r4, [r7, #8]
  403580:	6862      	ldr	r2, [r4, #4]
  403582:	f022 0203 	bic.w	r2, r2, #3
  403586:	e75d      	b.n	403444 <_malloc_r+0x2f4>
  403588:	f859 3908 	ldr.w	r3, [r9], #-8
  40358c:	4599      	cmp	r9, r3
  40358e:	f040 8086 	bne.w	40369e <_malloc_r+0x54e>
  403592:	f010 0f03 	tst.w	r0, #3
  403596:	f100 30ff 	add.w	r0, r0, #4294967295
  40359a:	d1f5      	bne.n	403588 <_malloc_r+0x438>
  40359c:	687b      	ldr	r3, [r7, #4]
  40359e:	ea23 0304 	bic.w	r3, r3, r4
  4035a2:	607b      	str	r3, [r7, #4]
  4035a4:	0064      	lsls	r4, r4, #1
  4035a6:	429c      	cmp	r4, r3
  4035a8:	f63f aec7 	bhi.w	40333a <_malloc_r+0x1ea>
  4035ac:	2c00      	cmp	r4, #0
  4035ae:	f43f aec4 	beq.w	40333a <_malloc_r+0x1ea>
  4035b2:	421c      	tst	r4, r3
  4035b4:	4640      	mov	r0, r8
  4035b6:	f47f ae3e 	bne.w	403236 <_malloc_r+0xe6>
  4035ba:	0064      	lsls	r4, r4, #1
  4035bc:	421c      	tst	r4, r3
  4035be:	f100 0004 	add.w	r0, r0, #4
  4035c2:	d0fa      	beq.n	4035ba <_malloc_r+0x46a>
  4035c4:	e637      	b.n	403236 <_malloc_r+0xe6>
  4035c6:	468c      	mov	ip, r1
  4035c8:	e78c      	b.n	4034e4 <_malloc_r+0x394>
  4035ca:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4035ce:	d815      	bhi.n	4035fc <_malloc_r+0x4ac>
  4035d0:	0bf3      	lsrs	r3, r6, #15
  4035d2:	f103 0078 	add.w	r0, r3, #120	; 0x78
  4035d6:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  4035da:	00c3      	lsls	r3, r0, #3
  4035dc:	e5da      	b.n	403194 <_malloc_r+0x44>
  4035de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  4035e2:	e6ed      	b.n	4033c0 <_malloc_r+0x270>
  4035e4:	687b      	ldr	r3, [r7, #4]
  4035e6:	1092      	asrs	r2, r2, #2
  4035e8:	2101      	movs	r1, #1
  4035ea:	fa01 f202 	lsl.w	r2, r1, r2
  4035ee:	4313      	orrs	r3, r2
  4035f0:	607b      	str	r3, [r7, #4]
  4035f2:	4662      	mov	r2, ip
  4035f4:	e779      	b.n	4034ea <_malloc_r+0x39a>
  4035f6:	2301      	movs	r3, #1
  4035f8:	6053      	str	r3, [r2, #4]
  4035fa:	e729      	b.n	403450 <_malloc_r+0x300>
  4035fc:	f240 5254 	movw	r2, #1364	; 0x554
  403600:	4293      	cmp	r3, r2
  403602:	d822      	bhi.n	40364a <_malloc_r+0x4fa>
  403604:	0cb3      	lsrs	r3, r6, #18
  403606:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40360a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40360e:	00c3      	lsls	r3, r0, #3
  403610:	e5c0      	b.n	403194 <_malloc_r+0x44>
  403612:	f103 0b10 	add.w	fp, r3, #16
  403616:	e6ae      	b.n	403376 <_malloc_r+0x226>
  403618:	2a54      	cmp	r2, #84	; 0x54
  40361a:	d829      	bhi.n	403670 <_malloc_r+0x520>
  40361c:	0b1a      	lsrs	r2, r3, #12
  40361e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  403622:	00c9      	lsls	r1, r1, #3
  403624:	326e      	adds	r2, #110	; 0x6e
  403626:	e74d      	b.n	4034c4 <_malloc_r+0x374>
  403628:	4b20      	ldr	r3, [pc, #128]	; (4036ac <_malloc_r+0x55c>)
  40362a:	6819      	ldr	r1, [r3, #0]
  40362c:	4459      	add	r1, fp
  40362e:	6019      	str	r1, [r3, #0]
  403630:	e6b2      	b.n	403398 <_malloc_r+0x248>
  403632:	f3ca 000b 	ubfx	r0, sl, #0, #12
  403636:	2800      	cmp	r0, #0
  403638:	f47f aeae 	bne.w	403398 <_malloc_r+0x248>
  40363c:	eb08 030b 	add.w	r3, r8, fp
  403640:	68ba      	ldr	r2, [r7, #8]
  403642:	f043 0301 	orr.w	r3, r3, #1
  403646:	6053      	str	r3, [r2, #4]
  403648:	e6ee      	b.n	403428 <_malloc_r+0x2d8>
  40364a:	207f      	movs	r0, #127	; 0x7f
  40364c:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  403650:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  403654:	e59e      	b.n	403194 <_malloc_r+0x44>
  403656:	f104 0108 	add.w	r1, r4, #8
  40365a:	4628      	mov	r0, r5
  40365c:	9300      	str	r3, [sp, #0]
  40365e:	f7ff fc29 	bl	402eb4 <_free_r>
  403662:	9b00      	ldr	r3, [sp, #0]
  403664:	6819      	ldr	r1, [r3, #0]
  403666:	e6df      	b.n	403428 <_malloc_r+0x2d8>
  403668:	2001      	movs	r0, #1
  40366a:	f04f 0900 	mov.w	r9, #0
  40366e:	e6bc      	b.n	4033ea <_malloc_r+0x29a>
  403670:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403674:	d805      	bhi.n	403682 <_malloc_r+0x532>
  403676:	0bda      	lsrs	r2, r3, #15
  403678:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40367c:	00c9      	lsls	r1, r1, #3
  40367e:	3277      	adds	r2, #119	; 0x77
  403680:	e720      	b.n	4034c4 <_malloc_r+0x374>
  403682:	f240 5154 	movw	r1, #1364	; 0x554
  403686:	428a      	cmp	r2, r1
  403688:	d805      	bhi.n	403696 <_malloc_r+0x546>
  40368a:	0c9a      	lsrs	r2, r3, #18
  40368c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  403690:	00c9      	lsls	r1, r1, #3
  403692:	327c      	adds	r2, #124	; 0x7c
  403694:	e716      	b.n	4034c4 <_malloc_r+0x374>
  403696:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40369a:	227e      	movs	r2, #126	; 0x7e
  40369c:	e712      	b.n	4034c4 <_malloc_r+0x374>
  40369e:	687b      	ldr	r3, [r7, #4]
  4036a0:	e780      	b.n	4035a4 <_malloc_r+0x454>
  4036a2:	08f0      	lsrs	r0, r6, #3
  4036a4:	f106 0308 	add.w	r3, r6, #8
  4036a8:	e600      	b.n	4032ac <_malloc_r+0x15c>
  4036aa:	bf00      	nop
  4036ac:	2000ceec 	.word	0x2000ceec

004036b0 <__malloc_lock>:
  4036b0:	4801      	ldr	r0, [pc, #4]	; (4036b8 <__malloc_lock+0x8>)
  4036b2:	f7ff bd13 	b.w	4030dc <__retarget_lock_acquire_recursive>
  4036b6:	bf00      	nop
  4036b8:	2000d038 	.word	0x2000d038

004036bc <__malloc_unlock>:
  4036bc:	4801      	ldr	r0, [pc, #4]	; (4036c4 <__malloc_unlock+0x8>)
  4036be:	f7ff bd0f 	b.w	4030e0 <__retarget_lock_release_recursive>
  4036c2:	bf00      	nop
  4036c4:	2000d038 	.word	0x2000d038

004036c8 <_sbrk_r>:
  4036c8:	b538      	push	{r3, r4, r5, lr}
  4036ca:	4c07      	ldr	r4, [pc, #28]	; (4036e8 <_sbrk_r+0x20>)
  4036cc:	2300      	movs	r3, #0
  4036ce:	4605      	mov	r5, r0
  4036d0:	4608      	mov	r0, r1
  4036d2:	6023      	str	r3, [r4, #0]
  4036d4:	f7fe f8b0 	bl	401838 <_sbrk>
  4036d8:	1c43      	adds	r3, r0, #1
  4036da:	d000      	beq.n	4036de <_sbrk_r+0x16>
  4036dc:	bd38      	pop	{r3, r4, r5, pc}
  4036de:	6823      	ldr	r3, [r4, #0]
  4036e0:	2b00      	cmp	r3, #0
  4036e2:	d0fb      	beq.n	4036dc <_sbrk_r+0x14>
  4036e4:	602b      	str	r3, [r5, #0]
  4036e6:	bd38      	pop	{r3, r4, r5, pc}
  4036e8:	2000d04c 	.word	0x2000d04c

004036ec <__sread>:
  4036ec:	b510      	push	{r4, lr}
  4036ee:	460c      	mov	r4, r1
  4036f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4036f4:	f000 f954 	bl	4039a0 <_read_r>
  4036f8:	2800      	cmp	r0, #0
  4036fa:	db03      	blt.n	403704 <__sread+0x18>
  4036fc:	6d23      	ldr	r3, [r4, #80]	; 0x50
  4036fe:	4403      	add	r3, r0
  403700:	6523      	str	r3, [r4, #80]	; 0x50
  403702:	bd10      	pop	{r4, pc}
  403704:	89a3      	ldrh	r3, [r4, #12]
  403706:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40370a:	81a3      	strh	r3, [r4, #12]
  40370c:	bd10      	pop	{r4, pc}
  40370e:	bf00      	nop

00403710 <__swrite>:
  403710:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403714:	4616      	mov	r6, r2
  403716:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40371a:	461f      	mov	r7, r3
  40371c:	05d3      	lsls	r3, r2, #23
  40371e:	460c      	mov	r4, r1
  403720:	4605      	mov	r5, r0
  403722:	d507      	bpl.n	403734 <__swrite+0x24>
  403724:	2200      	movs	r2, #0
  403726:	2302      	movs	r3, #2
  403728:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40372c:	f000 f922 	bl	403974 <_lseek_r>
  403730:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403734:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403738:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40373c:	81a2      	strh	r2, [r4, #12]
  40373e:	463b      	mov	r3, r7
  403740:	4632      	mov	r2, r6
  403742:	4628      	mov	r0, r5
  403744:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403748:	f000 b814 	b.w	403774 <_write_r>

0040374c <__sseek>:
  40374c:	b510      	push	{r4, lr}
  40374e:	460c      	mov	r4, r1
  403750:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403754:	f000 f90e 	bl	403974 <_lseek_r>
  403758:	89a3      	ldrh	r3, [r4, #12]
  40375a:	1c42      	adds	r2, r0, #1
  40375c:	bf0e      	itee	eq
  40375e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403762:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403766:	6520      	strne	r0, [r4, #80]	; 0x50
  403768:	81a3      	strh	r3, [r4, #12]
  40376a:	bd10      	pop	{r4, pc}

0040376c <__sclose>:
  40376c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403770:	f000 b878 	b.w	403864 <_close_r>

00403774 <_write_r>:
  403774:	b570      	push	{r4, r5, r6, lr}
  403776:	460d      	mov	r5, r1
  403778:	4c08      	ldr	r4, [pc, #32]	; (40379c <_write_r+0x28>)
  40377a:	4611      	mov	r1, r2
  40377c:	4606      	mov	r6, r0
  40377e:	461a      	mov	r2, r3
  403780:	4628      	mov	r0, r5
  403782:	2300      	movs	r3, #0
  403784:	6023      	str	r3, [r4, #0]
  403786:	f7fd fb7d 	bl	400e84 <_write>
  40378a:	1c43      	adds	r3, r0, #1
  40378c:	d000      	beq.n	403790 <_write_r+0x1c>
  40378e:	bd70      	pop	{r4, r5, r6, pc}
  403790:	6823      	ldr	r3, [r4, #0]
  403792:	2b00      	cmp	r3, #0
  403794:	d0fb      	beq.n	40378e <_write_r+0x1a>
  403796:	6033      	str	r3, [r6, #0]
  403798:	bd70      	pop	{r4, r5, r6, pc}
  40379a:	bf00      	nop
  40379c:	2000d04c 	.word	0x2000d04c

004037a0 <__register_exitproc>:
  4037a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4037a4:	4d2c      	ldr	r5, [pc, #176]	; (403858 <__register_exitproc+0xb8>)
  4037a6:	4606      	mov	r6, r0
  4037a8:	6828      	ldr	r0, [r5, #0]
  4037aa:	4698      	mov	r8, r3
  4037ac:	460f      	mov	r7, r1
  4037ae:	4691      	mov	r9, r2
  4037b0:	f7ff fc94 	bl	4030dc <__retarget_lock_acquire_recursive>
  4037b4:	4b29      	ldr	r3, [pc, #164]	; (40385c <__register_exitproc+0xbc>)
  4037b6:	681c      	ldr	r4, [r3, #0]
  4037b8:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4037bc:	2b00      	cmp	r3, #0
  4037be:	d03e      	beq.n	40383e <__register_exitproc+0x9e>
  4037c0:	685a      	ldr	r2, [r3, #4]
  4037c2:	2a1f      	cmp	r2, #31
  4037c4:	dc1c      	bgt.n	403800 <__register_exitproc+0x60>
  4037c6:	f102 0e01 	add.w	lr, r2, #1
  4037ca:	b176      	cbz	r6, 4037ea <__register_exitproc+0x4a>
  4037cc:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4037d0:	2401      	movs	r4, #1
  4037d2:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4037d6:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4037da:	4094      	lsls	r4, r2
  4037dc:	4320      	orrs	r0, r4
  4037de:	2e02      	cmp	r6, #2
  4037e0:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4037e4:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4037e8:	d023      	beq.n	403832 <__register_exitproc+0x92>
  4037ea:	3202      	adds	r2, #2
  4037ec:	f8c3 e004 	str.w	lr, [r3, #4]
  4037f0:	6828      	ldr	r0, [r5, #0]
  4037f2:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4037f6:	f7ff fc73 	bl	4030e0 <__retarget_lock_release_recursive>
  4037fa:	2000      	movs	r0, #0
  4037fc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403800:	4b17      	ldr	r3, [pc, #92]	; (403860 <__register_exitproc+0xc0>)
  403802:	b30b      	cbz	r3, 403848 <__register_exitproc+0xa8>
  403804:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403808:	f7ff fc9a 	bl	403140 <malloc>
  40380c:	4603      	mov	r3, r0
  40380e:	b1d8      	cbz	r0, 403848 <__register_exitproc+0xa8>
  403810:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  403814:	6002      	str	r2, [r0, #0]
  403816:	2100      	movs	r1, #0
  403818:	6041      	str	r1, [r0, #4]
  40381a:	460a      	mov	r2, r1
  40381c:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  403820:	f04f 0e01 	mov.w	lr, #1
  403824:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  403828:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40382c:	2e00      	cmp	r6, #0
  40382e:	d0dc      	beq.n	4037ea <__register_exitproc+0x4a>
  403830:	e7cc      	b.n	4037cc <__register_exitproc+0x2c>
  403832:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  403836:	430c      	orrs	r4, r1
  403838:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40383c:	e7d5      	b.n	4037ea <__register_exitproc+0x4a>
  40383e:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  403842:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  403846:	e7bb      	b.n	4037c0 <__register_exitproc+0x20>
  403848:	6828      	ldr	r0, [r5, #0]
  40384a:	f7ff fc49 	bl	4030e0 <__retarget_lock_release_recursive>
  40384e:	f04f 30ff 	mov.w	r0, #4294967295
  403852:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403856:	bf00      	nop
  403858:	20000460 	.word	0x20000460
  40385c:	004039d4 	.word	0x004039d4
  403860:	00403141 	.word	0x00403141

00403864 <_close_r>:
  403864:	b538      	push	{r3, r4, r5, lr}
  403866:	4c07      	ldr	r4, [pc, #28]	; (403884 <_close_r+0x20>)
  403868:	2300      	movs	r3, #0
  40386a:	4605      	mov	r5, r0
  40386c:	4608      	mov	r0, r1
  40386e:	6023      	str	r3, [r4, #0]
  403870:	f7fd fffe 	bl	401870 <_close>
  403874:	1c43      	adds	r3, r0, #1
  403876:	d000      	beq.n	40387a <_close_r+0x16>
  403878:	bd38      	pop	{r3, r4, r5, pc}
  40387a:	6823      	ldr	r3, [r4, #0]
  40387c:	2b00      	cmp	r3, #0
  40387e:	d0fb      	beq.n	403878 <_close_r+0x14>
  403880:	602b      	str	r3, [r5, #0]
  403882:	bd38      	pop	{r3, r4, r5, pc}
  403884:	2000d04c 	.word	0x2000d04c

00403888 <_fclose_r>:
  403888:	b570      	push	{r4, r5, r6, lr}
  40388a:	b159      	cbz	r1, 4038a4 <_fclose_r+0x1c>
  40388c:	4605      	mov	r5, r0
  40388e:	460c      	mov	r4, r1
  403890:	b110      	cbz	r0, 403898 <_fclose_r+0x10>
  403892:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403894:	2b00      	cmp	r3, #0
  403896:	d03c      	beq.n	403912 <_fclose_r+0x8a>
  403898:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40389a:	07d8      	lsls	r0, r3, #31
  40389c:	d505      	bpl.n	4038aa <_fclose_r+0x22>
  40389e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4038a2:	b92b      	cbnz	r3, 4038b0 <_fclose_r+0x28>
  4038a4:	2600      	movs	r6, #0
  4038a6:	4630      	mov	r0, r6
  4038a8:	bd70      	pop	{r4, r5, r6, pc}
  4038aa:	89a3      	ldrh	r3, [r4, #12]
  4038ac:	0599      	lsls	r1, r3, #22
  4038ae:	d53c      	bpl.n	40392a <_fclose_r+0xa2>
  4038b0:	4621      	mov	r1, r4
  4038b2:	4628      	mov	r0, r5
  4038b4:	f7ff f964 	bl	402b80 <__sflush_r>
  4038b8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4038ba:	4606      	mov	r6, r0
  4038bc:	b133      	cbz	r3, 4038cc <_fclose_r+0x44>
  4038be:	69e1      	ldr	r1, [r4, #28]
  4038c0:	4628      	mov	r0, r5
  4038c2:	4798      	blx	r3
  4038c4:	2800      	cmp	r0, #0
  4038c6:	bfb8      	it	lt
  4038c8:	f04f 36ff 	movlt.w	r6, #4294967295
  4038cc:	89a3      	ldrh	r3, [r4, #12]
  4038ce:	061a      	lsls	r2, r3, #24
  4038d0:	d422      	bmi.n	403918 <_fclose_r+0x90>
  4038d2:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4038d4:	b141      	cbz	r1, 4038e8 <_fclose_r+0x60>
  4038d6:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4038da:	4299      	cmp	r1, r3
  4038dc:	d002      	beq.n	4038e4 <_fclose_r+0x5c>
  4038de:	4628      	mov	r0, r5
  4038e0:	f7ff fae8 	bl	402eb4 <_free_r>
  4038e4:	2300      	movs	r3, #0
  4038e6:	6323      	str	r3, [r4, #48]	; 0x30
  4038e8:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4038ea:	b121      	cbz	r1, 4038f6 <_fclose_r+0x6e>
  4038ec:	4628      	mov	r0, r5
  4038ee:	f7ff fae1 	bl	402eb4 <_free_r>
  4038f2:	2300      	movs	r3, #0
  4038f4:	6463      	str	r3, [r4, #68]	; 0x44
  4038f6:	f7ff fa67 	bl	402dc8 <__sfp_lock_acquire>
  4038fa:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4038fc:	2200      	movs	r2, #0
  4038fe:	07db      	lsls	r3, r3, #31
  403900:	81a2      	strh	r2, [r4, #12]
  403902:	d50e      	bpl.n	403922 <_fclose_r+0x9a>
  403904:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403906:	f7ff fbe7 	bl	4030d8 <__retarget_lock_close_recursive>
  40390a:	f7ff fa63 	bl	402dd4 <__sfp_lock_release>
  40390e:	4630      	mov	r0, r6
  403910:	bd70      	pop	{r4, r5, r6, pc}
  403912:	f7ff fa2d 	bl	402d70 <__sinit>
  403916:	e7bf      	b.n	403898 <_fclose_r+0x10>
  403918:	6921      	ldr	r1, [r4, #16]
  40391a:	4628      	mov	r0, r5
  40391c:	f7ff faca 	bl	402eb4 <_free_r>
  403920:	e7d7      	b.n	4038d2 <_fclose_r+0x4a>
  403922:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403924:	f7ff fbdc 	bl	4030e0 <__retarget_lock_release_recursive>
  403928:	e7ec      	b.n	403904 <_fclose_r+0x7c>
  40392a:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40392c:	f7ff fbd6 	bl	4030dc <__retarget_lock_acquire_recursive>
  403930:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403934:	2b00      	cmp	r3, #0
  403936:	d1bb      	bne.n	4038b0 <_fclose_r+0x28>
  403938:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40393a:	f016 0601 	ands.w	r6, r6, #1
  40393e:	d1b1      	bne.n	4038a4 <_fclose_r+0x1c>
  403940:	6da0      	ldr	r0, [r4, #88]	; 0x58
  403942:	f7ff fbcd 	bl	4030e0 <__retarget_lock_release_recursive>
  403946:	4630      	mov	r0, r6
  403948:	bd70      	pop	{r4, r5, r6, pc}
  40394a:	bf00      	nop

0040394c <_fstat_r>:
  40394c:	b538      	push	{r3, r4, r5, lr}
  40394e:	460b      	mov	r3, r1
  403950:	4c07      	ldr	r4, [pc, #28]	; (403970 <_fstat_r+0x24>)
  403952:	4605      	mov	r5, r0
  403954:	4611      	mov	r1, r2
  403956:	4618      	mov	r0, r3
  403958:	2300      	movs	r3, #0
  40395a:	6023      	str	r3, [r4, #0]
  40395c:	f7fd ff8b 	bl	401876 <_fstat>
  403960:	1c43      	adds	r3, r0, #1
  403962:	d000      	beq.n	403966 <_fstat_r+0x1a>
  403964:	bd38      	pop	{r3, r4, r5, pc}
  403966:	6823      	ldr	r3, [r4, #0]
  403968:	2b00      	cmp	r3, #0
  40396a:	d0fb      	beq.n	403964 <_fstat_r+0x18>
  40396c:	602b      	str	r3, [r5, #0]
  40396e:	bd38      	pop	{r3, r4, r5, pc}
  403970:	2000d04c 	.word	0x2000d04c

00403974 <_lseek_r>:
  403974:	b570      	push	{r4, r5, r6, lr}
  403976:	460d      	mov	r5, r1
  403978:	4c08      	ldr	r4, [pc, #32]	; (40399c <_lseek_r+0x28>)
  40397a:	4611      	mov	r1, r2
  40397c:	4606      	mov	r6, r0
  40397e:	461a      	mov	r2, r3
  403980:	4628      	mov	r0, r5
  403982:	2300      	movs	r3, #0
  403984:	6023      	str	r3, [r4, #0]
  403986:	f7fd ff7b 	bl	401880 <_lseek>
  40398a:	1c43      	adds	r3, r0, #1
  40398c:	d000      	beq.n	403990 <_lseek_r+0x1c>
  40398e:	bd70      	pop	{r4, r5, r6, pc}
  403990:	6823      	ldr	r3, [r4, #0]
  403992:	2b00      	cmp	r3, #0
  403994:	d0fb      	beq.n	40398e <_lseek_r+0x1a>
  403996:	6033      	str	r3, [r6, #0]
  403998:	bd70      	pop	{r4, r5, r6, pc}
  40399a:	bf00      	nop
  40399c:	2000d04c 	.word	0x2000d04c

004039a0 <_read_r>:
  4039a0:	b570      	push	{r4, r5, r6, lr}
  4039a2:	460d      	mov	r5, r1
  4039a4:	4c08      	ldr	r4, [pc, #32]	; (4039c8 <_read_r+0x28>)
  4039a6:	4611      	mov	r1, r2
  4039a8:	4606      	mov	r6, r0
  4039aa:	461a      	mov	r2, r3
  4039ac:	4628      	mov	r0, r5
  4039ae:	2300      	movs	r3, #0
  4039b0:	6023      	str	r3, [r4, #0]
  4039b2:	f7fd fa49 	bl	400e48 <_read>
  4039b6:	1c43      	adds	r3, r0, #1
  4039b8:	d000      	beq.n	4039bc <_read_r+0x1c>
  4039ba:	bd70      	pop	{r4, r5, r6, pc}
  4039bc:	6823      	ldr	r3, [r4, #0]
  4039be:	2b00      	cmp	r3, #0
  4039c0:	d0fb      	beq.n	4039ba <_read_r+0x1a>
  4039c2:	6033      	str	r3, [r6, #0]
  4039c4:	bd70      	pop	{r4, r5, r6, pc}
  4039c6:	bf00      	nop
  4039c8:	2000d04c 	.word	0x2000d04c
  4039cc:	74727173 	.word	0x74727173
  4039d0:	00000000 	.word	0x00000000

004039d4 <_global_impure_ptr>:
  4039d4:	20000038                                8.. 

004039d8 <_init>:
  4039d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4039da:	bf00      	nop
  4039dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4039de:	bc08      	pop	{r3}
  4039e0:	469e      	mov	lr, r3
  4039e2:	4770      	bx	lr

004039e4 <__init_array_start>:
  4039e4:	00402b61 	.word	0x00402b61

004039e8 <__frame_dummy_init_array_entry>:
  4039e8:	0040011d                                ..@.

004039ec <_fini>:
  4039ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4039ee:	bf00      	nop
  4039f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4039f2:	bc08      	pop	{r3}
  4039f4:	469e      	mov	lr, r3
  4039f6:	4770      	bx	lr

004039f8 <__fini_array_start>:
  4039f8:	004000f9 	.word	0x004000f9
