

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Aug  3 19:56:54 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       conv_1_fp2_d1_
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8165|  8165|  8165|  8165|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |                                  |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  8163|  8163|        54|          2|          1|  4056|    yes   |
        +----------------------------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 54


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 56
* Pipeline : 1
  Pipeline-0 : II = 2, D = 54, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 56 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 2 
56 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 57 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_1.cpp:8]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.19>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten66 = phi i12 [ 0, %0 ], [ %add_ln8, %Filter1_Loop_end ]" [cnn/conv_1.cpp:8]   --->   Operation 58 'phi' 'indvar_flatten66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %select_ln30_1, %Filter1_Loop_end ]" [cnn/conv_1.cpp:30]   --->   Operation 59 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %0 ], [ %select_ln11, %Filter1_Loop_end ]" [cnn/conv_1.cpp:11]   --->   Operation 60 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn/conv_1.cpp:23]   --->   Operation 61 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.99ns)   --->   "%icmp_ln8 = icmp eq i12 %indvar_flatten66, -40" [cnn/conv_1.cpp:8]   --->   Operation 62 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (1.55ns)   --->   "%icmp_ln11 = icmp eq i8 %indvar_flatten, -100" [cnn/conv_1.cpp:11]   --->   Operation 63 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.21ns)   --->   "%select_ln30_1 = select i1 %icmp_ln11, i5 %r, i5 %r_0" [cnn/conv_1.cpp:30]   --->   Operation 64 'select' 'select_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [9/9] (3.20ns)   --->   "%urem_ln30 = urem i5 %select_ln30_1, 5" [cnn/conv_1.cpp:30]   --->   Operation 65 'urem' 'urem_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.20>
ST_3 : Operation 66 [1/1] (1.54ns)   --->   "%add_ln8 = add i12 %indvar_flatten66, 1" [cnn/conv_1.cpp:8]   --->   Operation 66 'add' 'add_ln8' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [8/9] (3.20ns)   --->   "%urem_ln30 = urem i5 %select_ln30_1, 5" [cnn/conv_1.cpp:30]   --->   Operation 67 'urem' 'urem_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.91ns)   --->   "%add_ln11 = add i8 1, %indvar_flatten" [cnn/conv_1.cpp:11]   --->   Operation 68 'add' 'add_ln11' <Predicate = (!icmp_ln8 & !icmp_ln11)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.24ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i8 1, i8 %add_ln11" [cnn/conv_1.cpp:11]   --->   Operation 69 'select' 'select_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.20>
ST_4 : Operation 70 [7/9] (3.20ns)   --->   "%urem_ln30 = urem i5 %select_ln30_1, 5" [cnn/conv_1.cpp:30]   --->   Operation 70 'urem' 'urem_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.20>
ST_5 : Operation 71 [6/9] (3.20ns)   --->   "%urem_ln30 = urem i5 %select_ln30_1, 5" [cnn/conv_1.cpp:30]   --->   Operation 71 'urem' 'urem_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.20>
ST_6 : Operation 72 [5/9] (3.20ns)   --->   "%urem_ln30 = urem i5 %select_ln30_1, 5" [cnn/conv_1.cpp:30]   --->   Operation 72 'urem' 'urem_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.20>
ST_7 : Operation 73 [4/9] (3.20ns)   --->   "%urem_ln30 = urem i5 %select_ln30_1, 5" [cnn/conv_1.cpp:30]   --->   Operation 73 'urem' 'urem_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 74 [3/9] (3.20ns)   --->   "%urem_ln30 = urem i5 %select_ln30_1, 5" [cnn/conv_1.cpp:30]   --->   Operation 74 'urem' 'urem_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.52>
ST_9 : Operation 75 [2/9] (3.20ns)   --->   "%urem_ln30 = urem i5 %select_ln30_1, 5" [cnn/conv_1.cpp:30]   --->   Operation 75 'urem' 'urem_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (1.78ns)   --->   "%add_ln23 = add i5 2, %r_0" [cnn/conv_1.cpp:23]   --->   Operation 76 'add' 'add_ln23' <Predicate = (!icmp_ln8 & icmp_ln11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i5 %add_ln23 to i12" [cnn/conv_1.cpp:23]   --->   Operation 77 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln8 & icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (3.74ns)   --->   "%mul_ln23_2 = mul i12 52, %zext_ln23_4" [cnn/conv_1.cpp:23]   --->   Operation 78 'mul' 'mul_ln23_2' <Predicate = (!icmp_ln8 & icmp_ln11)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_14 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln23_2, i32 8, i32 11)" [cnn/conv_1.cpp:23]   --->   Operation 79 'partselect' 'tmp_14' <Predicate = (!icmp_ln8 & icmp_ln11)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln30)   --->   "%select_ln30_4 = select i1 %icmp_ln11, i5 3, i5 2" [cnn/conv_1.cpp:30]   --->   Operation 80 'select' 'select_ln30_4' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (1.78ns) (out node of the LUT)   --->   "%add_ln30 = add i5 %r_0, %select_ln30_4" [cnn/conv_1.cpp:30]   --->   Operation 81 'add' 'add_ln30' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i5 %add_ln30 to i12" [cnn/conv_1.cpp:30]   --->   Operation 82 'zext' 'zext_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (3.74ns)   --->   "%mul_ln30_1 = mul i12 52, %zext_ln30_1" [cnn/conv_1.cpp:30]   --->   Operation 83 'mul' 'mul_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_16 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln30_1, i32 8, i32 11)" [cnn/conv_1.cpp:23]   --->   Operation 84 'partselect' 'tmp_16' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 11.6>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %0 ], [ %select_ln30_8, %Filter1_Loop_end ]" [cnn/conv_1.cpp:30]   --->   Operation 85 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %f, %Filter1_Loop_end ]"   --->   Operation 86 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i5 %r_0 to i12" [cnn/conv_1.cpp:23]   --->   Operation 87 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (3.74ns)   --->   "%mul_ln23 = mul i12 %zext_ln23_1, 52" [cnn/conv_1.cpp:23]   --->   Operation 88 'mul' 'mul_ln23' <Predicate = (!icmp_ln11)> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_11 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln23, i32 8, i32 11)" [cnn/conv_1.cpp:23]   --->   Operation 89 'partselect' 'tmp_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i4 %tmp_11 to i5" [cnn/conv_1.cpp:23]   --->   Operation 90 'sext' 'sext_ln23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i5 %r to i12" [cnn/conv_1.cpp:23]   --->   Operation 91 'zext' 'zext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (3.74ns)   --->   "%mul_ln23_1 = mul i12 %zext_ln23_2, 52" [cnn/conv_1.cpp:23]   --->   Operation 92 'mul' 'mul_ln23_1' <Predicate = true> <Delay = 3.74> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_12 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %mul_ln23_1, i32 8, i32 11)" [cnn/conv_1.cpp:23]   --->   Operation 93 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i4 %tmp_12 to i5" [cnn/conv_1.cpp:23]   --->   Operation 94 'sext' 'sext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [cnn/conv_1.cpp:23]   --->   Operation 95 'add' 'c' <Predicate = (!icmp_ln11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (1.78ns)   --->   "%add_ln23_1 = add i5 %c_0, 2" [cnn/conv_1.cpp:23]   --->   Operation 96 'add' 'add_ln23_1' <Predicate = (!icmp_ln11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %10, label %Filter1_Loop_begin" [cnn/conv_1.cpp:8]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.21ns)   --->   "%select_ln30 = select i1 %icmp_ln11, i5 0, i5 %c_0" [cnn/conv_1.cpp:30]   --->   Operation 98 'select' 'select_ln30' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 99 [1/9] (3.20ns)   --->   "%urem_ln30 = urem i5 %select_ln30_1, 5" [cnn/conv_1.cpp:30]   --->   Operation 99 'urem' 'urem_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.20> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 8> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i5 %urem_ln30 to i4" [cnn/conv_1.cpp:30]   --->   Operation 100 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (1.02ns)   --->   "%select_ln30_2 = select i1 %icmp_ln11, i5 %sext_ln23_1, i5 %sext_ln23" [cnn/conv_1.cpp:30]   --->   Operation 101 'select' 'select_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i5 %select_ln30_2 to i4" [cnn/conv_1.cpp:23]   --->   Operation 102 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln23, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 103 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln30_2, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 104 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i7 %tmp_13 to i9" [cnn/conv_1.cpp:23]   --->   Operation 105 'zext' 'zext_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (1.82ns)   --->   "%sub_ln23 = sub i9 %p_shl1_cast, %zext_ln23_3" [cnn/conv_1.cpp:23]   --->   Operation 106 'sub' 'sub_ln23' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln23_2 = sext i4 %tmp_14 to i5" [cnn/conv_1.cpp:23]   --->   Operation 107 'sext' 'sext_ln23_2' <Predicate = (!icmp_ln8 & icmp_ln11)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (1.02ns)   --->   "%select_ln30_3 = select i1 %icmp_ln11, i5 %sext_ln23_2, i5 %sext_ln23_1" [cnn/conv_1.cpp:30]   --->   Operation 108 'select' 'select_ln30_3' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i5 %select_ln30_3 to i4" [cnn/conv_1.cpp:23]   --->   Operation 109 'trunc' 'trunc_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl9_cast = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln23_1, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 110 'bitconcatenate' 'p_shl9_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln30_3, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 111 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i7 %tmp_15 to i9" [cnn/conv_1.cpp:23]   --->   Operation 112 'zext' 'zext_ln23_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (1.82ns)   --->   "%sub_ln23_1 = sub i9 %p_shl9_cast, %zext_ln23_5" [cnn/conv_1.cpp:23]   --->   Operation 113 'sub' 'sub_ln23_1' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_17 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %tmp_16, i5 0)" [cnn/conv_1.cpp:23]   --->   Operation 114 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_18 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_16, i2 0)" [cnn/conv_1.cpp:23]   --->   Operation 115 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln23_3 = sext i6 %tmp_18 to i7" [cnn/conv_1.cpp:23]   --->   Operation 116 'sext' 'sext_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln23_6 = zext i7 %sext_ln23_3 to i9" [cnn/conv_1.cpp:23]   --->   Operation 117 'zext' 'zext_ln23_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (1.82ns)   --->   "%sub_ln23_2 = sub i9 %tmp_17, %zext_ln23_6" [cnn/conv_1.cpp:23]   --->   Operation 118 'sub' 'sub_ln23_2' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_9)   --->   "%select_ln30_5 = select i1 %icmp_ln11, i5 1, i5 %c" [cnn/conv_1.cpp:30]   --->   Operation 119 'select' 'select_ln30_5' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_10)   --->   "%select_ln30_6 = select i1 %icmp_ln11, i5 2, i5 %add_ln23_1" [cnn/conv_1.cpp:30]   --->   Operation 120 'select' 'select_ln30_6' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%xor_ln30 = xor i1 %icmp_ln11, true" [cnn/conv_1.cpp:30]   --->   Operation 121 'xor' 'xor_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (1.13ns)   --->   "%icmp_ln14 = icmp eq i3 %f_0, -2" [cnn/conv_1.cpp:14]   --->   Operation 122 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %icmp_ln14, %xor_ln30" [cnn/conv_1.cpp:30]   --->   Operation 123 'and' 'and_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (1.78ns)   --->   "%add_ln23_3 = add i5 1, %select_ln30" [cnn/conv_1.cpp:23]   --->   Operation 124 'add' 'add_ln23_3' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln30_7)   --->   "%or_ln30 = or i1 %and_ln30, %icmp_ln11" [cnn/conv_1.cpp:30]   --->   Operation 125 'or' 'or_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 126 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln30_7 = select i1 %or_ln30, i3 0, i3 %f_0" [cnn/conv_1.cpp:30]   --->   Operation 126 'select' 'select_ln30_7' <Predicate = (!icmp_ln8)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 127 [1/1] (1.21ns)   --->   "%select_ln30_8 = select i1 %and_ln30, i5 %add_ln23_3, i5 %select_ln30" [cnn/conv_1.cpp:30]   --->   Operation 127 'select' 'select_ln30_8' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln30_3 = zext i5 %select_ln30_8 to i9" [cnn/conv_1.cpp:30]   --->   Operation 128 'zext' 'zext_ln30_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (1.82ns)   --->   "%add_ln23_4 = add i9 %sub_ln23_2, %zext_ln30_3" [cnn/conv_1.cpp:23]   --->   Operation 129 'add' 'add_ln23_4' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln23_4 = sext i9 %add_ln23_4 to i64" [cnn/conv_1.cpp:23]   --->   Operation 130 'sext' 'sext_ln23_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [168 x float]* %input_0, i64 0, i64 %sext_ln23_4" [cnn/conv_1.cpp:23]   --->   Operation 131 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (1.82ns)   --->   "%add_ln23_5 = add i9 %sub_ln23_1, %zext_ln30_3" [cnn/conv_1.cpp:23]   --->   Operation 132 'add' 'add_ln23_5' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln23_7 = zext i9 %add_ln23_5 to i64" [cnn/conv_1.cpp:23]   --->   Operation 133 'zext' 'zext_ln23_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr [168 x float]* %input_0, i64 0, i64 %zext_ln23_7" [cnn/conv_1.cpp:23]   --->   Operation 134 'getelementptr' 'input_0_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (1.82ns)   --->   "%add_ln23_6 = add i9 %sub_ln23, %zext_ln30_3" [cnn/conv_1.cpp:23]   --->   Operation 135 'add' 'add_ln23_6' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln23_8 = zext i9 %add_ln23_6 to i64" [cnn/conv_1.cpp:23]   --->   Operation 136 'zext' 'zext_ln23_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr [168 x float]* %input_0, i64 0, i64 %zext_ln23_8" [cnn/conv_1.cpp:23]   --->   Operation 137 'getelementptr' 'input_0_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr [168 x float]* %input_1, i64 0, i64 %sext_ln23_4" [cnn/conv_1.cpp:23]   --->   Operation 138 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%input_1_addr_1 = getelementptr [168 x float]* %input_1, i64 0, i64 %zext_ln23_7" [cnn/conv_1.cpp:23]   --->   Operation 139 'getelementptr' 'input_1_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%input_1_addr_2 = getelementptr [168 x float]* %input_1, i64 0, i64 %zext_ln23_8" [cnn/conv_1.cpp:23]   --->   Operation 140 'getelementptr' 'input_1_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr [168 x float]* %input_2, i64 0, i64 %sext_ln23_4" [cnn/conv_1.cpp:23]   --->   Operation 141 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%input_2_addr_1 = getelementptr [168 x float]* %input_2, i64 0, i64 %zext_ln23_7" [cnn/conv_1.cpp:23]   --->   Operation 142 'getelementptr' 'input_2_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%input_2_addr_2 = getelementptr [168 x float]* %input_2, i64 0, i64 %zext_ln23_8" [cnn/conv_1.cpp:23]   --->   Operation 143 'getelementptr' 'input_2_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr [140 x float]* %input_3, i64 0, i64 %sext_ln23_4" [cnn/conv_1.cpp:23]   --->   Operation 144 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%input_3_addr_1 = getelementptr [140 x float]* %input_3, i64 0, i64 %zext_ln23_7" [cnn/conv_1.cpp:23]   --->   Operation 145 'getelementptr' 'input_3_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%input_3_addr_2 = getelementptr [140 x float]* %input_3, i64 0, i64 %zext_ln23_8" [cnn/conv_1.cpp:23]   --->   Operation 146 'getelementptr' 'input_3_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr [140 x float]* %input_4, i64 0, i64 %sext_ln23_4" [cnn/conv_1.cpp:23]   --->   Operation 147 'getelementptr' 'input_4_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%input_4_addr_1 = getelementptr [140 x float]* %input_4, i64 0, i64 %zext_ln23_7" [cnn/conv_1.cpp:23]   --->   Operation 148 'getelementptr' 'input_4_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%input_4_addr_2 = getelementptr [140 x float]* %input_4, i64 0, i64 %zext_ln23_8" [cnn/conv_1.cpp:23]   --->   Operation 149 'getelementptr' 'input_4_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (1.78ns)   --->   "%add_ln23_7 = add i5 2, %select_ln30" [cnn/conv_1.cpp:23]   --->   Operation 150 'add' 'add_ln23_7' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln30_9 = select i1 %and_ln30, i5 %add_ln23_7, i5 %select_ln30_5" [cnn/conv_1.cpp:30]   --->   Operation 151 'select' 'select_ln30_9' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln30_5 = zext i5 %select_ln30_9 to i9" [cnn/conv_1.cpp:30]   --->   Operation 152 'zext' 'zext_ln30_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (1.82ns)   --->   "%add_ln23_8 = add i9 %sub_ln23_2, %zext_ln30_5" [cnn/conv_1.cpp:23]   --->   Operation 153 'add' 'add_ln23_8' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%sext_ln23_5 = sext i9 %add_ln23_8 to i64" [cnn/conv_1.cpp:23]   --->   Operation 154 'sext' 'sext_ln23_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%input_0_addr_3 = getelementptr [168 x float]* %input_0, i64 0, i64 %sext_ln23_5" [cnn/conv_1.cpp:23]   --->   Operation 155 'getelementptr' 'input_0_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (1.82ns)   --->   "%add_ln23_9 = add i9 %sub_ln23_1, %zext_ln30_5" [cnn/conv_1.cpp:23]   --->   Operation 156 'add' 'add_ln23_9' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln23_9 = zext i9 %add_ln23_9 to i64" [cnn/conv_1.cpp:23]   --->   Operation 157 'zext' 'zext_ln23_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%input_0_addr_4 = getelementptr [168 x float]* %input_0, i64 0, i64 %zext_ln23_9" [cnn/conv_1.cpp:23]   --->   Operation 158 'getelementptr' 'input_0_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (1.82ns)   --->   "%add_ln23_10 = add i9 %sub_ln23, %zext_ln30_5" [cnn/conv_1.cpp:23]   --->   Operation 159 'add' 'add_ln23_10' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln23_10 = zext i9 %add_ln23_10 to i64" [cnn/conv_1.cpp:23]   --->   Operation 160 'zext' 'zext_ln23_10' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%input_0_addr_5 = getelementptr [168 x float]* %input_0, i64 0, i64 %zext_ln23_10" [cnn/conv_1.cpp:23]   --->   Operation 161 'getelementptr' 'input_0_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%input_1_addr_3 = getelementptr [168 x float]* %input_1, i64 0, i64 %sext_ln23_5" [cnn/conv_1.cpp:23]   --->   Operation 162 'getelementptr' 'input_1_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%input_1_addr_4 = getelementptr [168 x float]* %input_1, i64 0, i64 %zext_ln23_9" [cnn/conv_1.cpp:23]   --->   Operation 163 'getelementptr' 'input_1_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (0.00ns)   --->   "%input_1_addr_5 = getelementptr [168 x float]* %input_1, i64 0, i64 %zext_ln23_10" [cnn/conv_1.cpp:23]   --->   Operation 164 'getelementptr' 'input_1_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%input_2_addr_3 = getelementptr [168 x float]* %input_2, i64 0, i64 %sext_ln23_5" [cnn/conv_1.cpp:23]   --->   Operation 165 'getelementptr' 'input_2_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (0.00ns)   --->   "%input_2_addr_4 = getelementptr [168 x float]* %input_2, i64 0, i64 %zext_ln23_9" [cnn/conv_1.cpp:23]   --->   Operation 166 'getelementptr' 'input_2_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%input_2_addr_5 = getelementptr [168 x float]* %input_2, i64 0, i64 %zext_ln23_10" [cnn/conv_1.cpp:23]   --->   Operation 167 'getelementptr' 'input_2_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%input_3_addr_3 = getelementptr [140 x float]* %input_3, i64 0, i64 %sext_ln23_5" [cnn/conv_1.cpp:23]   --->   Operation 168 'getelementptr' 'input_3_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (0.00ns)   --->   "%input_3_addr_4 = getelementptr [140 x float]* %input_3, i64 0, i64 %zext_ln23_9" [cnn/conv_1.cpp:23]   --->   Operation 169 'getelementptr' 'input_3_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%input_3_addr_5 = getelementptr [140 x float]* %input_3, i64 0, i64 %zext_ln23_10" [cnn/conv_1.cpp:23]   --->   Operation 170 'getelementptr' 'input_3_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%input_4_addr_3 = getelementptr [140 x float]* %input_4, i64 0, i64 %sext_ln23_5" [cnn/conv_1.cpp:23]   --->   Operation 171 'getelementptr' 'input_4_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%input_4_addr_4 = getelementptr [140 x float]* %input_4, i64 0, i64 %zext_ln23_9" [cnn/conv_1.cpp:23]   --->   Operation 172 'getelementptr' 'input_4_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%input_4_addr_5 = getelementptr [140 x float]* %input_4, i64 0, i64 %zext_ln23_10" [cnn/conv_1.cpp:23]   --->   Operation 173 'getelementptr' 'input_4_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (1.78ns)   --->   "%add_ln23_11 = add i5 3, %select_ln30" [cnn/conv_1.cpp:23]   --->   Operation 174 'add' 'add_ln23_11' <Predicate = (!icmp_ln8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln30_10 = select i1 %and_ln30, i5 %add_ln23_11, i5 %select_ln30_6" [cnn/conv_1.cpp:30]   --->   Operation 175 'select' 'select_ln30_10' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln30_6 = zext i5 %select_ln30_10 to i9" [cnn/conv_1.cpp:30]   --->   Operation 176 'zext' 'zext_ln30_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (1.82ns)   --->   "%add_ln23_12 = add i9 %sub_ln23_2, %zext_ln30_6" [cnn/conv_1.cpp:23]   --->   Operation 177 'add' 'add_ln23_12' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 178 [1/1] (1.82ns)   --->   "%add_ln23_13 = add i9 %sub_ln23_1, %zext_ln30_6" [cnn/conv_1.cpp:23]   --->   Operation 178 'add' 'add_ln23_13' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 179 [1/1] (1.82ns)   --->   "%add_ln23_14 = add i9 %sub_ln23, %zext_ln30_6" [cnn/conv_1.cpp:23]   --->   Operation 179 'add' 'add_ln23_14' <Predicate = (!icmp_ln8)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i3 %select_ln30_7 to i64" [cnn/conv_1.cpp:23]   --->   Operation 180 'zext' 'zext_ln23' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%conv_1_weights_0_0_a = getelementptr [6 x float]* @conv_1_weights_0_0, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 181 'getelementptr' 'conv_1_weights_0_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 182 [2/2] (3.25ns)   --->   "%conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 182 'load' 'conv_1_weights_0_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_10 : Operation 183 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln30, label %branch44 [
    i4 0, label %branch40
    i4 1, label %branch41
    i4 2, label %branch42
    i4 3, label %branch43
  ]" [cnn/conv_1.cpp:23]   --->   Operation 183 'switch' <Predicate = (!icmp_ln8)> <Delay = 1.30>
ST_10 : Operation 184 [2/2] (3.25ns)   --->   "%input_3_load = load float* %input_3_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 184 'load' 'input_3_load' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 185 [2/2] (3.25ns)   --->   "%input_2_load = load float* %input_2_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 185 'load' 'input_2_load' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 186 [2/2] (3.25ns)   --->   "%input_1_load = load float* %input_1_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 186 'load' 'input_1_load' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 187 [2/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 187 'load' 'input_0_load' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 188 [2/2] (3.25ns)   --->   "%input_4_load = load float* %input_4_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 188 'load' 'input_4_load' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%conv_1_weights_0_1_a = getelementptr [6 x float]* @conv_1_weights_0_1, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 189 'getelementptr' 'conv_1_weights_0_1_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 190 [2/2] (3.25ns)   --->   "%conv_1_weights_0_1_l = load float* %conv_1_weights_0_1_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 190 'load' 'conv_1_weights_0_1_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_10 : Operation 191 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln30, label %branch39 [
    i4 0, label %branch35
    i4 1, label %branch36
    i4 2, label %branch37
    i4 3, label %branch38
  ]" [cnn/conv_1.cpp:23]   --->   Operation 191 'switch' <Predicate = (!icmp_ln8)> <Delay = 1.30>
ST_10 : Operation 192 [2/2] (3.25ns)   --->   "%input_3_load_1 = load float* %input_3_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 192 'load' 'input_3_load_1' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 193 [2/2] (3.25ns)   --->   "%input_2_load_1 = load float* %input_2_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 193 'load' 'input_2_load_1' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 194 [2/2] (3.25ns)   --->   "%input_1_load_1 = load float* %input_1_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 194 'load' 'input_1_load_1' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 195 [2/2] (3.25ns)   --->   "%input_0_load_1 = load float* %input_0_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 195 'load' 'input_0_load_1' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 196 [2/2] (3.25ns)   --->   "%input_4_load_1 = load float* %input_4_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 196 'load' 'input_4_load_1' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 197 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln30, label %branch34 [
    i4 0, label %branch30
    i4 1, label %branch31
    i4 2, label %branch32
    i4 3, label %branch33
  ]" [cnn/conv_1.cpp:23]   --->   Operation 197 'switch' <Predicate = (!icmp_ln8)> <Delay = 1.30>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%conv_1_weights_1_0_a = getelementptr [6 x float]* @conv_1_weights_1_0, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 198 'getelementptr' 'conv_1_weights_1_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 199 [2/2] (3.25ns)   --->   "%conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 199 'load' 'conv_1_weights_1_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_10 : Operation 200 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln30, label %branch29 [
    i4 0, label %branch25
    i4 1, label %branch26
    i4 2, label %branch27
    i4 3, label %branch28
  ]" [cnn/conv_1.cpp:23]   --->   Operation 200 'switch' <Predicate = (!icmp_ln8)> <Delay = 1.30>
ST_10 : Operation 201 [2/2] (3.25ns)   --->   "%input_4_load_3 = load float* %input_4_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 201 'load' 'input_4_load_3' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 202 [2/2] (3.25ns)   --->   "%input_3_load_3 = load float* %input_3_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 202 'load' 'input_3_load_3' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 203 [2/2] (3.25ns)   --->   "%input_2_load_3 = load float* %input_2_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 203 'load' 'input_2_load_3' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 204 [2/2] (3.25ns)   --->   "%input_1_load_3 = load float* %input_1_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 204 'load' 'input_1_load_3' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 205 [2/2] (3.25ns)   --->   "%input_0_load_3 = load float* %input_0_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 205 'load' 'input_0_load_3' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%conv_1_weights_1_1_a = getelementptr [6 x float]* @conv_1_weights_1_1, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 206 'getelementptr' 'conv_1_weights_1_1_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 207 [2/2] (3.25ns)   --->   "%conv_1_weights_1_1_l = load float* %conv_1_weights_1_1_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 207 'load' 'conv_1_weights_1_1_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_10 : Operation 208 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln30, label %branch24 [
    i4 0, label %branch20
    i4 1, label %branch21
    i4 2, label %branch22
    i4 3, label %branch23
  ]" [cnn/conv_1.cpp:23]   --->   Operation 208 'switch' <Predicate = (!icmp_ln8)> <Delay = 1.30>
ST_10 : Operation 209 [2/2] (3.25ns)   --->   "%input_4_load_4 = load float* %input_4_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 209 'load' 'input_4_load_4' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 210 [2/2] (3.25ns)   --->   "%input_3_load_4 = load float* %input_3_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 210 'load' 'input_3_load_4' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 211 [2/2] (3.25ns)   --->   "%input_2_load_4 = load float* %input_2_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 211 'load' 'input_2_load_4' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 212 [2/2] (3.25ns)   --->   "%input_1_load_4 = load float* %input_1_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 212 'load' 'input_1_load_4' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 213 [2/2] (3.25ns)   --->   "%input_0_load_4 = load float* %input_0_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 213 'load' 'input_0_load_4' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 214 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln30, label %branch19 [
    i4 0, label %branch15
    i4 1, label %branch16
    i4 2, label %branch17
    i4 3, label %branch18
  ]" [cnn/conv_1.cpp:23]   --->   Operation 214 'switch' <Predicate = (!icmp_ln8)> <Delay = 1.30>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%conv_1_weights_2_0_a = getelementptr [6 x float]* @conv_1_weights_2_0, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 215 'getelementptr' 'conv_1_weights_2_0_a' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_10 : Operation 216 [2/2] (3.25ns)   --->   "%conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 216 'load' 'conv_1_weights_2_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_10 : Operation 217 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln30, label %branch14 [
    i4 0, label %branch10
    i4 1, label %branch11
    i4 2, label %branch12
    i4 3, label %branch13
  ]" [cnn/conv_1.cpp:23]   --->   Operation 217 'switch' <Predicate = (!icmp_ln8)> <Delay = 1.30>
ST_10 : Operation 218 [2/2] (3.25ns)   --->   "%input_0_load_6 = load float* %input_0_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 218 'load' 'input_0_load_6' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 219 [2/2] (3.25ns)   --->   "%input_4_load_6 = load float* %input_4_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 219 'load' 'input_4_load_6' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 220 [2/2] (3.25ns)   --->   "%input_3_load_6 = load float* %input_3_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 220 'load' 'input_3_load_6' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 221 [2/2] (3.25ns)   --->   "%input_2_load_6 = load float* %input_2_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 221 'load' 'input_2_load_6' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 222 [2/2] (3.25ns)   --->   "%input_1_load_6 = load float* %input_1_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 222 'load' 'input_1_load_6' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 223 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln30, label %branch9 [
    i4 0, label %branch5
    i4 1, label %branch6
    i4 2, label %branch7
    i4 3, label %branch8
  ]" [cnn/conv_1.cpp:23]   --->   Operation 223 'switch' <Predicate = (!icmp_ln8)> <Delay = 1.30>
ST_10 : Operation 224 [2/2] (3.25ns)   --->   "%input_0_load_7 = load float* %input_0_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 224 'load' 'input_0_load_7' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 225 [2/2] (3.25ns)   --->   "%input_4_load_7 = load float* %input_4_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 225 'load' 'input_4_load_7' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 226 [2/2] (3.25ns)   --->   "%input_3_load_7 = load float* %input_3_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 226 'load' 'input_3_load_7' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 227 [2/2] (3.25ns)   --->   "%input_2_load_7 = load float* %input_2_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 227 'load' 'input_2_load_7' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 228 [2/2] (3.25ns)   --->   "%input_1_load_7 = load float* %input_1_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 228 'load' 'input_1_load_7' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_10 : Operation 229 [1/1] (1.30ns)   --->   "switch i4 %trunc_ln30, label %branch4 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
  ]" [cnn/conv_1.cpp:23]   --->   Operation 229 'switch' <Predicate = (!icmp_ln8)> <Delay = 1.30>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln23_11 = zext i9 %add_ln23_12 to i64" [cnn/conv_1.cpp:23]   --->   Operation 230 'zext' 'zext_ln23_11' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%input_0_addr_6 = getelementptr [168 x float]* %input_0, i64 0, i64 %zext_ln23_11" [cnn/conv_1.cpp:23]   --->   Operation 231 'getelementptr' 'input_0_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln23_12 = zext i9 %add_ln23_13 to i64" [cnn/conv_1.cpp:23]   --->   Operation 232 'zext' 'zext_ln23_12' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%input_0_addr_7 = getelementptr [168 x float]* %input_0, i64 0, i64 %zext_ln23_12" [cnn/conv_1.cpp:23]   --->   Operation 233 'getelementptr' 'input_0_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln23_13 = zext i9 %add_ln23_14 to i64" [cnn/conv_1.cpp:23]   --->   Operation 234 'zext' 'zext_ln23_13' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%input_0_addr_8 = getelementptr [168 x float]* %input_0, i64 0, i64 %zext_ln23_13" [cnn/conv_1.cpp:23]   --->   Operation 235 'getelementptr' 'input_0_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%input_1_addr_6 = getelementptr [168 x float]* %input_1, i64 0, i64 %zext_ln23_11" [cnn/conv_1.cpp:23]   --->   Operation 236 'getelementptr' 'input_1_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%input_1_addr_7 = getelementptr [168 x float]* %input_1, i64 0, i64 %zext_ln23_12" [cnn/conv_1.cpp:23]   --->   Operation 237 'getelementptr' 'input_1_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%input_1_addr_8 = getelementptr [168 x float]* %input_1, i64 0, i64 %zext_ln23_13" [cnn/conv_1.cpp:23]   --->   Operation 238 'getelementptr' 'input_1_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%input_2_addr_6 = getelementptr [168 x float]* %input_2, i64 0, i64 %zext_ln23_11" [cnn/conv_1.cpp:23]   --->   Operation 239 'getelementptr' 'input_2_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%input_2_addr_7 = getelementptr [168 x float]* %input_2, i64 0, i64 %zext_ln23_12" [cnn/conv_1.cpp:23]   --->   Operation 240 'getelementptr' 'input_2_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%input_2_addr_8 = getelementptr [168 x float]* %input_2, i64 0, i64 %zext_ln23_13" [cnn/conv_1.cpp:23]   --->   Operation 241 'getelementptr' 'input_2_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%input_3_addr_6 = getelementptr [140 x float]* %input_3, i64 0, i64 %zext_ln23_11" [cnn/conv_1.cpp:23]   --->   Operation 242 'getelementptr' 'input_3_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%input_3_addr_7 = getelementptr [140 x float]* %input_3, i64 0, i64 %zext_ln23_12" [cnn/conv_1.cpp:23]   --->   Operation 243 'getelementptr' 'input_3_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 244 [1/1] (0.00ns)   --->   "%input_3_addr_8 = getelementptr [140 x float]* %input_3, i64 0, i64 %zext_ln23_13" [cnn/conv_1.cpp:23]   --->   Operation 244 'getelementptr' 'input_3_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%input_4_addr_6 = getelementptr [140 x float]* %input_4, i64 0, i64 %zext_ln23_11" [cnn/conv_1.cpp:23]   --->   Operation 245 'getelementptr' 'input_4_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%input_4_addr_7 = getelementptr [140 x float]* %input_4, i64 0, i64 %zext_ln23_12" [cnn/conv_1.cpp:23]   --->   Operation 246 'getelementptr' 'input_4_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%input_4_addr_8 = getelementptr [140 x float]* %input_4, i64 0, i64 %zext_ln23_13" [cnn/conv_1.cpp:23]   --->   Operation 247 'getelementptr' 'input_4_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_11 : Operation 248 [1/2] (3.25ns)   --->   "%conv_1_weights_0_0_l = load float* %conv_1_weights_0_0_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 248 'load' 'conv_1_weights_0_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_11 : Operation 249 [1/2] (3.25ns)   --->   "%input_3_load = load float* %input_3_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 249 'load' 'input_3_load' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 250 [1/1] (1.90ns)   --->   "br label %2" [cnn/conv_1.cpp:23]   --->   Operation 250 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 1.90>
ST_11 : Operation 251 [1/2] (3.25ns)   --->   "%input_2_load = load float* %input_2_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 251 'load' 'input_2_load' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 252 [1/1] (1.90ns)   --->   "br label %2" [cnn/conv_1.cpp:23]   --->   Operation 252 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 1.90>
ST_11 : Operation 253 [1/2] (3.25ns)   --->   "%input_1_load = load float* %input_1_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 253 'load' 'input_1_load' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 254 [1/1] (1.90ns)   --->   "br label %2" [cnn/conv_1.cpp:23]   --->   Operation 254 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 1.90>
ST_11 : Operation 255 [1/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 255 'load' 'input_0_load' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 256 [1/1] (1.90ns)   --->   "br label %2" [cnn/conv_1.cpp:23]   --->   Operation 256 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 1.90>
ST_11 : Operation 257 [1/2] (3.25ns)   --->   "%input_4_load = load float* %input_4_addr_2, align 4" [cnn/conv_1.cpp:23]   --->   Operation 257 'load' 'input_4_load' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 258 [1/1] (1.90ns)   --->   "br label %2" [cnn/conv_1.cpp:23]   --->   Operation 258 'br' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 1.90>
ST_11 : Operation 259 [1/2] (3.25ns)   --->   "%conv_1_weights_0_1_l = load float* %conv_1_weights_0_1_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 259 'load' 'conv_1_weights_0_1_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_11 : Operation 260 [1/2] (3.25ns)   --->   "%input_3_load_1 = load float* %input_3_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 260 'load' 'input_3_load_1' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 261 [1/1] (1.90ns)   --->   "br label %3" [cnn/conv_1.cpp:23]   --->   Operation 261 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 1.90>
ST_11 : Operation 262 [1/2] (3.25ns)   --->   "%input_2_load_1 = load float* %input_2_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 262 'load' 'input_2_load_1' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 263 [1/1] (1.90ns)   --->   "br label %3" [cnn/conv_1.cpp:23]   --->   Operation 263 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 1.90>
ST_11 : Operation 264 [1/2] (3.25ns)   --->   "%input_1_load_1 = load float* %input_1_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 264 'load' 'input_1_load_1' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 265 [1/1] (1.90ns)   --->   "br label %3" [cnn/conv_1.cpp:23]   --->   Operation 265 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 1.90>
ST_11 : Operation 266 [1/2] (3.25ns)   --->   "%input_0_load_1 = load float* %input_0_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 266 'load' 'input_0_load_1' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 267 [1/1] (1.90ns)   --->   "br label %3" [cnn/conv_1.cpp:23]   --->   Operation 267 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 1.90>
ST_11 : Operation 268 [1/2] (3.25ns)   --->   "%input_4_load_1 = load float* %input_4_addr_5, align 4" [cnn/conv_1.cpp:23]   --->   Operation 268 'load' 'input_4_load_1' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 269 [1/1] (1.90ns)   --->   "br label %3" [cnn/conv_1.cpp:23]   --->   Operation 269 'br' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 1.90>
ST_11 : Operation 270 [2/2] (3.25ns)   --->   "%input_3_load_2 = load float* %input_3_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 270 'load' 'input_3_load_2' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 271 [2/2] (3.25ns)   --->   "%input_2_load_2 = load float* %input_2_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 271 'load' 'input_2_load_2' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 272 [2/2] (3.25ns)   --->   "%input_1_load_2 = load float* %input_1_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 272 'load' 'input_1_load_2' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 273 [2/2] (3.25ns)   --->   "%input_0_load_2 = load float* %input_0_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 273 'load' 'input_0_load_2' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 274 [2/2] (3.25ns)   --->   "%input_4_load_2 = load float* %input_4_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 274 'load' 'input_4_load_2' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 275 [1/2] (3.25ns)   --->   "%conv_1_weights_1_0_l = load float* %conv_1_weights_1_0_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 275 'load' 'conv_1_weights_1_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_11 : Operation 276 [1/2] (3.25ns)   --->   "%input_4_load_3 = load float* %input_4_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 276 'load' 'input_4_load_3' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 277 [1/1] (1.90ns)   --->   "br label %5" [cnn/conv_1.cpp:23]   --->   Operation 277 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 1.90>
ST_11 : Operation 278 [1/2] (3.25ns)   --->   "%input_3_load_3 = load float* %input_3_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 278 'load' 'input_3_load_3' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 279 [1/1] (1.90ns)   --->   "br label %5" [cnn/conv_1.cpp:23]   --->   Operation 279 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 1.90>
ST_11 : Operation 280 [1/2] (3.25ns)   --->   "%input_2_load_3 = load float* %input_2_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 280 'load' 'input_2_load_3' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 281 [1/1] (1.90ns)   --->   "br label %5" [cnn/conv_1.cpp:23]   --->   Operation 281 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 1.90>
ST_11 : Operation 282 [1/2] (3.25ns)   --->   "%input_1_load_3 = load float* %input_1_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 282 'load' 'input_1_load_3' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 283 [1/1] (1.90ns)   --->   "br label %5" [cnn/conv_1.cpp:23]   --->   Operation 283 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 1.90>
ST_11 : Operation 284 [1/2] (3.25ns)   --->   "%input_0_load_3 = load float* %input_0_addr_1, align 4" [cnn/conv_1.cpp:23]   --->   Operation 284 'load' 'input_0_load_3' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 285 [1/1] (1.90ns)   --->   "br label %5" [cnn/conv_1.cpp:23]   --->   Operation 285 'br' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 1.90>
ST_11 : Operation 286 [1/2] (3.25ns)   --->   "%conv_1_weights_1_1_l = load float* %conv_1_weights_1_1_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 286 'load' 'conv_1_weights_1_1_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_11 : Operation 287 [1/2] (3.25ns)   --->   "%input_4_load_4 = load float* %input_4_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 287 'load' 'input_4_load_4' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 288 [1/1] (1.90ns)   --->   "br label %6" [cnn/conv_1.cpp:23]   --->   Operation 288 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 1.90>
ST_11 : Operation 289 [1/2] (3.25ns)   --->   "%input_3_load_4 = load float* %input_3_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 289 'load' 'input_3_load_4' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 290 [1/1] (1.90ns)   --->   "br label %6" [cnn/conv_1.cpp:23]   --->   Operation 290 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 1.90>
ST_11 : Operation 291 [1/2] (3.25ns)   --->   "%input_2_load_4 = load float* %input_2_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 291 'load' 'input_2_load_4' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 292 [1/1] (1.90ns)   --->   "br label %6" [cnn/conv_1.cpp:23]   --->   Operation 292 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 1.90>
ST_11 : Operation 293 [1/2] (3.25ns)   --->   "%input_1_load_4 = load float* %input_1_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 293 'load' 'input_1_load_4' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 294 [1/1] (1.90ns)   --->   "br label %6" [cnn/conv_1.cpp:23]   --->   Operation 294 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 1.90>
ST_11 : Operation 295 [1/2] (3.25ns)   --->   "%input_0_load_4 = load float* %input_0_addr_4, align 4" [cnn/conv_1.cpp:23]   --->   Operation 295 'load' 'input_0_load_4' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 296 [1/1] (1.90ns)   --->   "br label %6" [cnn/conv_1.cpp:23]   --->   Operation 296 'br' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 1.90>
ST_11 : Operation 297 [2/2] (3.25ns)   --->   "%input_4_load_5 = load float* %input_4_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 297 'load' 'input_4_load_5' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 298 [2/2] (3.25ns)   --->   "%input_3_load_5 = load float* %input_3_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 298 'load' 'input_3_load_5' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 299 [2/2] (3.25ns)   --->   "%input_2_load_5 = load float* %input_2_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 299 'load' 'input_2_load_5' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 300 [2/2] (3.25ns)   --->   "%input_1_load_5 = load float* %input_1_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 300 'load' 'input_1_load_5' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 301 [2/2] (3.25ns)   --->   "%input_0_load_5 = load float* %input_0_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 301 'load' 'input_0_load_5' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 302 [1/2] (3.25ns)   --->   "%conv_1_weights_2_0_l = load float* %conv_1_weights_2_0_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 302 'load' 'conv_1_weights_2_0_l' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_11 : Operation 303 [1/2] (3.25ns)   --->   "%input_0_load_6 = load float* %input_0_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 303 'load' 'input_0_load_6' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 304 [1/1] (1.90ns)   --->   "br label %8" [cnn/conv_1.cpp:23]   --->   Operation 304 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 1.90>
ST_11 : Operation 305 [1/2] (3.25ns)   --->   "%input_4_load_6 = load float* %input_4_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 305 'load' 'input_4_load_6' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 306 [1/1] (1.90ns)   --->   "br label %8" [cnn/conv_1.cpp:23]   --->   Operation 306 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 1.90>
ST_11 : Operation 307 [1/2] (3.25ns)   --->   "%input_3_load_6 = load float* %input_3_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 307 'load' 'input_3_load_6' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 308 [1/1] (1.90ns)   --->   "br label %8" [cnn/conv_1.cpp:23]   --->   Operation 308 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 1.90>
ST_11 : Operation 309 [1/2] (3.25ns)   --->   "%input_2_load_6 = load float* %input_2_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 309 'load' 'input_2_load_6' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 310 [1/1] (1.90ns)   --->   "br label %8" [cnn/conv_1.cpp:23]   --->   Operation 310 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 1.90>
ST_11 : Operation 311 [1/2] (3.25ns)   --->   "%input_1_load_6 = load float* %input_1_addr, align 4" [cnn/conv_1.cpp:23]   --->   Operation 311 'load' 'input_1_load_6' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 312 [1/1] (1.90ns)   --->   "br label %8" [cnn/conv_1.cpp:23]   --->   Operation 312 'br' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 1.90>
ST_11 : Operation 313 [1/2] (3.25ns)   --->   "%input_0_load_7 = load float* %input_0_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 313 'load' 'input_0_load_7' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 314 [1/1] (1.90ns)   --->   "br label %9" [cnn/conv_1.cpp:23]   --->   Operation 314 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 1.90>
ST_11 : Operation 315 [1/2] (3.25ns)   --->   "%input_4_load_7 = load float* %input_4_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 315 'load' 'input_4_load_7' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 316 [1/1] (1.90ns)   --->   "br label %9" [cnn/conv_1.cpp:23]   --->   Operation 316 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 1.90>
ST_11 : Operation 317 [1/2] (3.25ns)   --->   "%input_3_load_7 = load float* %input_3_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 317 'load' 'input_3_load_7' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 318 [1/1] (1.90ns)   --->   "br label %9" [cnn/conv_1.cpp:23]   --->   Operation 318 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 1.90>
ST_11 : Operation 319 [1/2] (3.25ns)   --->   "%input_2_load_7 = load float* %input_2_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 319 'load' 'input_2_load_7' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 320 [1/1] (1.90ns)   --->   "br label %9" [cnn/conv_1.cpp:23]   --->   Operation 320 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 1.90>
ST_11 : Operation 321 [1/2] (3.25ns)   --->   "%input_1_load_7 = load float* %input_1_addr_3, align 4" [cnn/conv_1.cpp:23]   --->   Operation 321 'load' 'input_1_load_7' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 322 [1/1] (1.90ns)   --->   "br label %9" [cnn/conv_1.cpp:23]   --->   Operation 322 'br' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 1.90>
ST_11 : Operation 323 [2/2] (3.25ns)   --->   "%input_0_load_8 = load float* %input_0_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 323 'load' 'input_0_load_8' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 324 [2/2] (3.25ns)   --->   "%input_4_load_8 = load float* %input_4_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 324 'load' 'input_4_load_8' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 325 [2/2] (3.25ns)   --->   "%input_3_load_8 = load float* %input_3_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 325 'load' 'input_3_load_8' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 326 [2/2] (3.25ns)   --->   "%input_2_load_8 = load float* %input_2_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 326 'load' 'input_2_load_8' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 327 [2/2] (3.25ns)   --->   "%input_1_load_8 = load float* %input_1_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 327 'load' 'input_1_load_8' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_11 : Operation 328 [1/1] (1.65ns)   --->   "%f = add i3 1, %select_ln30_7" [cnn/conv_1.cpp:14]   --->   Operation 328 'add' 'f' <Predicate = (!icmp_ln8)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.3>
ST_12 : Operation 329 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 329 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 330 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4056, i64 4056, i64 4056)"   --->   Operation 330 'speclooptripcount' 'empty_42' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i5 %select_ln30_1 to i10" [cnn/conv_1.cpp:30]   --->   Operation 331 'zext' 'zext_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (3.36ns) (grouped into DSP with root node add_ln30_1)   --->   "%mul_ln30 = mul i10 26, %zext_ln30" [cnn/conv_1.cpp:30]   --->   Operation 332 'mul' 'mul_ln30' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter1_Loo)"   --->   Operation 333 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln30_2 = zext i5 %select_ln30_8 to i10" [cnn/conv_1.cpp:30]   --->   Operation 334 'zext' 'zext_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 335 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln30_1 = add i10 %mul_ln30, %zext_ln30_2" [cnn/conv_1.cpp:30]   --->   Operation 335 'add' 'add_ln30_1' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %add_ln30_1, i3 0)" [cnn/conv_1.cpp:30]   --->   Operation 336 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%tmp_19 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %add_ln30_1, i1 false)" [cnn/conv_1.cpp:30]   --->   Operation 337 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln30_4 = zext i11 %tmp_19 to i13" [cnn/conv_1.cpp:30]   --->   Operation 338 'zext' 'zext_ln30_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln30 = sub i13 %p_shl_cast, %zext_ln30_4" [cnn/conv_1.cpp:30]   --->   Operation 339 'sub' 'sub_ln30' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str230) nounwind" [cnn/conv_1.cpp:15]   --->   Operation 340 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str230)" [cnn/conv_1.cpp:15]   --->   Operation 341 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str331) nounwind" [cnn/conv_1.cpp:16]   --->   Operation 342 'specpipeline' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln30_7 = zext i3 %select_ln30_7 to i13" [cnn/conv_1.cpp:30]   --->   Operation 343 'zext' 'zext_ln30_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 344 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln30_2 = add i13 %sub_ln30, %zext_ln30_7" [cnn/conv_1.cpp:30]   --->   Operation 344 'add' 'add_ln30_2' <Predicate = (!icmp_ln8)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln30_8 = zext i13 %add_ln30_2 to i64" [cnn/conv_1.cpp:30]   --->   Operation 345 'zext' 'zext_ln30_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln30_8" [cnn/conv_1.cpp:30]   --->   Operation 346 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.00ns)   --->   "%phi_ln23 = phi float [ %input_0_load, %branch40 ], [ %input_1_load, %branch41 ], [ %input_2_load, %branch42 ], [ %input_3_load, %branch43 ], [ %input_4_load, %branch44 ]" [cnn/conv_1.cpp:23]   --->   Operation 347 'phi' 'phi_ln23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 348 [2/2] (12.3ns)   --->   "%tmp_8 = fmul float %conv_1_weights_0_0_l, %phi_ln23" [cnn/conv_1.cpp:23]   --->   Operation 348 'fmul' 'tmp_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%phi_ln23_1 = phi float [ %input_0_load_1, %branch35 ], [ %input_1_load_1, %branch36 ], [ %input_2_load_1, %branch37 ], [ %input_3_load_1, %branch38 ], [ %input_4_load_1, %branch39 ]" [cnn/conv_1.cpp:23]   --->   Operation 349 'phi' 'phi_ln23_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 350 [2/2] (12.3ns)   --->   "%tmp_0_1 = fmul float %conv_1_weights_0_1_l, %phi_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 350 'fmul' 'tmp_0_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "%conv_1_weights_0_2_a = getelementptr [6 x float]* @conv_1_weights_0_2, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 351 'getelementptr' 'conv_1_weights_0_2_a' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 352 [2/2] (3.25ns)   --->   "%conv_1_weights_0_2_l = load float* %conv_1_weights_0_2_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 352 'load' 'conv_1_weights_0_2_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_12 : Operation 353 [1/2] (3.25ns)   --->   "%input_3_load_2 = load float* %input_3_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 353 'load' 'input_3_load_2' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_12 : Operation 354 [1/1] (1.90ns)   --->   "br label %4" [cnn/conv_1.cpp:23]   --->   Operation 354 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 1.90>
ST_12 : Operation 355 [1/2] (3.25ns)   --->   "%input_2_load_2 = load float* %input_2_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 355 'load' 'input_2_load_2' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_12 : Operation 356 [1/1] (1.90ns)   --->   "br label %4" [cnn/conv_1.cpp:23]   --->   Operation 356 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 1.90>
ST_12 : Operation 357 [1/2] (3.25ns)   --->   "%input_1_load_2 = load float* %input_1_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 357 'load' 'input_1_load_2' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_12 : Operation 358 [1/1] (1.90ns)   --->   "br label %4" [cnn/conv_1.cpp:23]   --->   Operation 358 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 1.90>
ST_12 : Operation 359 [1/2] (3.25ns)   --->   "%input_0_load_2 = load float* %input_0_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 359 'load' 'input_0_load_2' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_12 : Operation 360 [1/1] (1.90ns)   --->   "br label %4" [cnn/conv_1.cpp:23]   --->   Operation 360 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 1.90>
ST_12 : Operation 361 [1/2] (3.25ns)   --->   "%input_4_load_2 = load float* %input_4_addr_8, align 4" [cnn/conv_1.cpp:23]   --->   Operation 361 'load' 'input_4_load_2' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_12 : Operation 362 [1/1] (1.90ns)   --->   "br label %4" [cnn/conv_1.cpp:23]   --->   Operation 362 'br' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 1.90>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%phi_ln23_3 = phi float [ %input_1_load_3, %branch25 ], [ %input_2_load_3, %branch26 ], [ %input_3_load_3, %branch27 ], [ %input_4_load_3, %branch28 ], [ %input_0_load_3, %branch29 ]" [cnn/conv_1.cpp:23]   --->   Operation 363 'phi' 'phi_ln23_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 364 [2/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_1_weights_1_0_l, %phi_ln23_3" [cnn/conv_1.cpp:23]   --->   Operation 364 'fmul' 'tmp_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "%phi_ln23_4 = phi float [ %input_1_load_4, %branch20 ], [ %input_2_load_4, %branch21 ], [ %input_3_load_4, %branch22 ], [ %input_4_load_4, %branch23 ], [ %input_0_load_4, %branch24 ]" [cnn/conv_1.cpp:23]   --->   Operation 365 'phi' 'phi_ln23_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 366 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_1_l, %phi_ln23_4" [cnn/conv_1.cpp:23]   --->   Operation 366 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 367 [1/1] (0.00ns)   --->   "%conv_1_weights_1_2_a = getelementptr [6 x float]* @conv_1_weights_1_2, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 367 'getelementptr' 'conv_1_weights_1_2_a' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 368 [2/2] (3.25ns)   --->   "%conv_1_weights_1_2_l = load float* %conv_1_weights_1_2_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 368 'load' 'conv_1_weights_1_2_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_12 : Operation 369 [1/2] (3.25ns)   --->   "%input_4_load_5 = load float* %input_4_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 369 'load' 'input_4_load_5' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_12 : Operation 370 [1/1] (1.90ns)   --->   "br label %7" [cnn/conv_1.cpp:23]   --->   Operation 370 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 1.90>
ST_12 : Operation 371 [1/2] (3.25ns)   --->   "%input_3_load_5 = load float* %input_3_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 371 'load' 'input_3_load_5' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_12 : Operation 372 [1/1] (1.90ns)   --->   "br label %7" [cnn/conv_1.cpp:23]   --->   Operation 372 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 1.90>
ST_12 : Operation 373 [1/2] (3.25ns)   --->   "%input_2_load_5 = load float* %input_2_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 373 'load' 'input_2_load_5' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_12 : Operation 374 [1/1] (1.90ns)   --->   "br label %7" [cnn/conv_1.cpp:23]   --->   Operation 374 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 1.90>
ST_12 : Operation 375 [1/2] (3.25ns)   --->   "%input_1_load_5 = load float* %input_1_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 375 'load' 'input_1_load_5' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_12 : Operation 376 [1/1] (1.90ns)   --->   "br label %7" [cnn/conv_1.cpp:23]   --->   Operation 376 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 1.90>
ST_12 : Operation 377 [1/2] (3.25ns)   --->   "%input_0_load_5 = load float* %input_0_addr_7, align 4" [cnn/conv_1.cpp:23]   --->   Operation 377 'load' 'input_0_load_5' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_12 : Operation 378 [1/1] (1.90ns)   --->   "br label %7" [cnn/conv_1.cpp:23]   --->   Operation 378 'br' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 1.90>
ST_12 : Operation 379 [1/1] (0.00ns)   --->   "%phi_ln23_6 = phi float [ %input_2_load_6, %branch10 ], [ %input_3_load_6, %branch11 ], [ %input_4_load_6, %branch12 ], [ %input_0_load_6, %branch13 ], [ %input_1_load_6, %branch14 ]" [cnn/conv_1.cpp:23]   --->   Operation 379 'phi' 'phi_ln23_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 380 [2/2] (12.3ns)   --->   "%tmp_2 = fmul float %conv_1_weights_2_0_l, %phi_ln23_6" [cnn/conv_1.cpp:23]   --->   Operation 380 'fmul' 'tmp_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 381 [1/1] (0.00ns)   --->   "%conv_1_weights_2_1_a = getelementptr [6 x float]* @conv_1_weights_2_1, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 381 'getelementptr' 'conv_1_weights_2_1_a' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 382 [2/2] (3.25ns)   --->   "%conv_1_weights_2_1_l = load float* %conv_1_weights_2_1_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 382 'load' 'conv_1_weights_2_1_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_12 : Operation 383 [1/1] (0.00ns)   --->   "%phi_ln23_7 = phi float [ %input_2_load_7, %branch5 ], [ %input_3_load_7, %branch6 ], [ %input_4_load_7, %branch7 ], [ %input_0_load_7, %branch8 ], [ %input_1_load_7, %branch9 ]" [cnn/conv_1.cpp:23]   --->   Operation 383 'phi' 'phi_ln23_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 384 [1/1] (0.00ns)   --->   "%conv_1_weights_2_2_a = getelementptr [6 x float]* @conv_1_weights_2_2, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:23]   --->   Operation 384 'getelementptr' 'conv_1_weights_2_2_a' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 385 [2/2] (3.25ns)   --->   "%conv_1_weights_2_2_l = load float* %conv_1_weights_2_2_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 385 'load' 'conv_1_weights_2_2_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_12 : Operation 386 [1/2] (3.25ns)   --->   "%input_0_load_8 = load float* %input_0_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 386 'load' 'input_0_load_8' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_12 : Operation 387 [1/1] (1.90ns)   --->   "br label %Filter1_Loop_end" [cnn/conv_1.cpp:23]   --->   Operation 387 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 3)> <Delay = 1.90>
ST_12 : Operation 388 [1/2] (3.25ns)   --->   "%input_4_load_8 = load float* %input_4_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 388 'load' 'input_4_load_8' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_12 : Operation 389 [1/1] (1.90ns)   --->   "br label %Filter1_Loop_end" [cnn/conv_1.cpp:23]   --->   Operation 389 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 2)> <Delay = 1.90>
ST_12 : Operation 390 [1/2] (3.25ns)   --->   "%input_3_load_8 = load float* %input_3_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 390 'load' 'input_3_load_8' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_12 : Operation 391 [1/1] (1.90ns)   --->   "br label %Filter1_Loop_end" [cnn/conv_1.cpp:23]   --->   Operation 391 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 1)> <Delay = 1.90>
ST_12 : Operation 392 [1/2] (3.25ns)   --->   "%input_2_load_8 = load float* %input_2_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 392 'load' 'input_2_load_8' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_12 : Operation 393 [1/1] (1.90ns)   --->   "br label %Filter1_Loop_end" [cnn/conv_1.cpp:23]   --->   Operation 393 'br' <Predicate = (!icmp_ln8 & trunc_ln30 == 0)> <Delay = 1.90>
ST_12 : Operation 394 [1/2] (3.25ns)   --->   "%input_1_load_8 = load float* %input_1_addr_6, align 4" [cnn/conv_1.cpp:23]   --->   Operation 394 'load' 'input_1_load_8' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_12 : Operation 395 [1/1] (1.90ns)   --->   "br label %Filter1_Loop_end" [cnn/conv_1.cpp:23]   --->   Operation 395 'br' <Predicate = (!icmp_ln8 & trunc_ln30 != 0 & trunc_ln30 != 1 & trunc_ln30 != 2 & trunc_ln30 != 3)> <Delay = 1.90>

State 13 <SV = 12> <Delay = 15.6>
ST_13 : Operation 396 [1/2] (12.3ns)   --->   "%tmp_8 = fmul float %conv_1_weights_0_0_l, %phi_ln23" [cnn/conv_1.cpp:23]   --->   Operation 396 'fmul' 'tmp_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 397 [1/2] (12.3ns)   --->   "%tmp_0_1 = fmul float %conv_1_weights_0_1_l, %phi_ln23_1" [cnn/conv_1.cpp:23]   --->   Operation 397 'fmul' 'tmp_0_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 398 [1/2] (3.25ns)   --->   "%conv_1_weights_0_2_l = load float* %conv_1_weights_0_2_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 398 'load' 'conv_1_weights_0_2_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_13 : Operation 399 [1/1] (0.00ns)   --->   "%phi_ln23_2 = phi float [ %input_0_load_2, %branch30 ], [ %input_1_load_2, %branch31 ], [ %input_2_load_2, %branch32 ], [ %input_3_load_2, %branch33 ], [ %input_4_load_2, %branch34 ]" [cnn/conv_1.cpp:23]   --->   Operation 399 'phi' 'phi_ln23_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 400 [2/2] (12.3ns)   --->   "%tmp_0_2 = fmul float %conv_1_weights_0_2_l, %phi_ln23_2" [cnn/conv_1.cpp:23]   --->   Operation 400 'fmul' 'tmp_0_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 401 [1/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_1_weights_1_0_l, %phi_ln23_3" [cnn/conv_1.cpp:23]   --->   Operation 401 'fmul' 'tmp_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 402 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_1_weights_1_1_l, %phi_ln23_4" [cnn/conv_1.cpp:23]   --->   Operation 402 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 403 [1/2] (3.25ns)   --->   "%conv_1_weights_1_2_l = load float* %conv_1_weights_1_2_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 403 'load' 'conv_1_weights_1_2_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_13 : Operation 404 [1/1] (0.00ns)   --->   "%phi_ln23_5 = phi float [ %input_1_load_5, %branch15 ], [ %input_2_load_5, %branch16 ], [ %input_3_load_5, %branch17 ], [ %input_4_load_5, %branch18 ], [ %input_0_load_5, %branch19 ]" [cnn/conv_1.cpp:23]   --->   Operation 404 'phi' 'phi_ln23_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 405 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_1_2_l, %phi_ln23_5" [cnn/conv_1.cpp:23]   --->   Operation 405 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 406 [1/2] (12.3ns)   --->   "%tmp_2 = fmul float %conv_1_weights_2_0_l, %phi_ln23_6" [cnn/conv_1.cpp:23]   --->   Operation 406 'fmul' 'tmp_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 407 [1/2] (3.25ns)   --->   "%conv_1_weights_2_1_l = load float* %conv_1_weights_2_1_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 407 'load' 'conv_1_weights_2_1_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_13 : Operation 408 [2/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %conv_1_weights_2_1_l, %phi_ln23_7" [cnn/conv_1.cpp:23]   --->   Operation 408 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 409 [1/2] (3.25ns)   --->   "%conv_1_weights_2_2_l = load float* %conv_1_weights_2_2_a, align 4" [cnn/conv_1.cpp:23]   --->   Operation 409 'load' 'conv_1_weights_2_2_l' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_13 : Operation 410 [1/1] (0.00ns)   --->   "%phi_ln23_8 = phi float [ %input_2_load_8, %branch0 ], [ %input_3_load_8, %branch1 ], [ %input_4_load_8, %branch2 ], [ %input_0_load_8, %branch3 ], [ %input_1_load_8, %branch4 ]" [cnn/conv_1.cpp:23]   --->   Operation 410 'phi' 'phi_ln23_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_13 : Operation 411 [2/2] (12.3ns)   --->   "%tmp_2_2 = fmul float %conv_1_weights_2_2_l, %phi_ln23_8" [cnn/conv_1.cpp:23]   --->   Operation 411 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 12.3>
ST_14 : Operation 412 [4/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_8, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 412 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 413 [1/2] (12.3ns)   --->   "%tmp_0_2 = fmul float %conv_1_weights_0_2_l, %phi_ln23_2" [cnn/conv_1.cpp:23]   --->   Operation 413 'fmul' 'tmp_0_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 414 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_1_weights_1_2_l, %phi_ln23_5" [cnn/conv_1.cpp:23]   --->   Operation 414 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 415 [1/2] (12.3ns)   --->   "%tmp_2_1 = fmul float %conv_1_weights_2_1_l, %phi_ln23_7" [cnn/conv_1.cpp:23]   --->   Operation 415 'fmul' 'tmp_2_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 416 [1/2] (12.3ns)   --->   "%tmp_2_2 = fmul float %conv_1_weights_2_2_l, %phi_ln23_8" [cnn/conv_1.cpp:23]   --->   Operation 416 'fmul' 'tmp_2_2' <Predicate = (!icmp_ln8)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 10.5>
ST_15 : Operation 417 [3/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_8, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 417 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 10.5>
ST_16 : Operation 418 [2/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_8, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 418 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 10.5>
ST_17 : Operation 419 [1/4] (10.5ns)   --->   "%w_sum_4 = fadd float %tmp_8, 0.000000e+00" [cnn/conv_1.cpp:23]   --->   Operation 419 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 10.5>
ST_18 : Operation 420 [4/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 420 'fadd' 'w_sum_4_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 10.5>
ST_19 : Operation 421 [3/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 421 'fadd' 'w_sum_4_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 10.5>
ST_20 : Operation 422 [2/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 422 'fadd' 'w_sum_4_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 10.5>
ST_21 : Operation 423 [1/4] (10.5ns)   --->   "%w_sum_4_0_1 = fadd float %w_sum_4, %tmp_0_1" [cnn/conv_1.cpp:23]   --->   Operation 423 'fadd' 'w_sum_4_0_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 10.5>
ST_22 : Operation 424 [4/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 424 'fadd' 'w_sum_4_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 10.5>
ST_23 : Operation 425 [3/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 425 'fadd' 'w_sum_4_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 10.5>
ST_24 : Operation 426 [2/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 426 'fadd' 'w_sum_4_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 10.5>
ST_25 : Operation 427 [1/4] (10.5ns)   --->   "%w_sum_4_0_2 = fadd float %w_sum_4_0_1, %tmp_0_2" [cnn/conv_1.cpp:23]   --->   Operation 427 'fadd' 'w_sum_4_0_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 10.5>
ST_26 : Operation 428 [4/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_1" [cnn/conv_1.cpp:23]   --->   Operation 428 'fadd' 'w_sum_4_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 10.5>
ST_27 : Operation 429 [3/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_1" [cnn/conv_1.cpp:23]   --->   Operation 429 'fadd' 'w_sum_4_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 10.5>
ST_28 : Operation 430 [2/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_1" [cnn/conv_1.cpp:23]   --->   Operation 430 'fadd' 'w_sum_4_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 10.5>
ST_29 : Operation 431 [1/4] (10.5ns)   --->   "%w_sum_4_1 = fadd float %w_sum_4_0_2, %tmp_1" [cnn/conv_1.cpp:23]   --->   Operation 431 'fadd' 'w_sum_4_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 10.5>
ST_30 : Operation 432 [4/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 432 'fadd' 'w_sum_4_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 10.5>
ST_31 : Operation 433 [3/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 433 'fadd' 'w_sum_4_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 10.5>
ST_32 : Operation 434 [2/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 434 'fadd' 'w_sum_4_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 10.5>
ST_33 : Operation 435 [1/4] (10.5ns)   --->   "%w_sum_4_1_1 = fadd float %w_sum_4_1, %tmp_1_1" [cnn/conv_1.cpp:23]   --->   Operation 435 'fadd' 'w_sum_4_1_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 0.00>

State 35 <SV = 34> <Delay = 10.5>
ST_35 : Operation 436 [4/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 436 'fadd' 'w_sum_4_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 10.5>
ST_36 : Operation 437 [3/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 437 'fadd' 'w_sum_4_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 10.5>
ST_37 : Operation 438 [2/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 438 'fadd' 'w_sum_4_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 10.5>
ST_38 : Operation 439 [1/4] (10.5ns)   --->   "%w_sum_4_1_2 = fadd float %w_sum_4_1_1, %tmp_1_2" [cnn/conv_1.cpp:23]   --->   Operation 439 'fadd' 'w_sum_4_1_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 10.5>
ST_39 : Operation 440 [4/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_2" [cnn/conv_1.cpp:23]   --->   Operation 440 'fadd' 'w_sum_4_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 10.5>
ST_40 : Operation 441 [3/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_2" [cnn/conv_1.cpp:23]   --->   Operation 441 'fadd' 'w_sum_4_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 10.5>
ST_41 : Operation 442 [2/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_2" [cnn/conv_1.cpp:23]   --->   Operation 442 'fadd' 'w_sum_4_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 10.5>
ST_42 : Operation 443 [1/4] (10.5ns)   --->   "%w_sum_4_2 = fadd float %w_sum_4_1_2, %tmp_2" [cnn/conv_1.cpp:23]   --->   Operation 443 'fadd' 'w_sum_4_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 10.5>
ST_43 : Operation 444 [4/4] (10.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_2_1" [cnn/conv_1.cpp:23]   --->   Operation 444 'fadd' 'w_sum_4_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 10.5>
ST_44 : Operation 445 [3/4] (10.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_2_1" [cnn/conv_1.cpp:23]   --->   Operation 445 'fadd' 'w_sum_4_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 10.5>
ST_45 : Operation 446 [2/4] (10.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_2_1" [cnn/conv_1.cpp:23]   --->   Operation 446 'fadd' 'w_sum_4_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 10.5>
ST_46 : Operation 447 [1/4] (10.5ns)   --->   "%w_sum_4_2_1 = fadd float %w_sum_4_2, %tmp_2_1" [cnn/conv_1.cpp:23]   --->   Operation 447 'fadd' 'w_sum_4_2_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 10.5>
ST_47 : Operation 448 [4/4] (10.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_2_2" [cnn/conv_1.cpp:23]   --->   Operation 448 'fadd' 'w_sum_4_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 10.5>
ST_48 : Operation 449 [3/4] (10.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_2_2" [cnn/conv_1.cpp:23]   --->   Operation 449 'fadd' 'w_sum_4_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 10.5>
ST_49 : Operation 450 [2/4] (10.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_2_2" [cnn/conv_1.cpp:23]   --->   Operation 450 'fadd' 'w_sum_4_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 10.5>
ST_50 : Operation 451 [1/4] (10.5ns)   --->   "%w_sum_4_2_2 = fadd float %w_sum_4_2_1, %tmp_2_2" [cnn/conv_1.cpp:23]   --->   Operation 451 'fadd' 'w_sum_4_2_2' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 452 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [6 x float]* @conv_1_bias, i64 0, i64 %zext_ln23" [cnn/conv_1.cpp:26]   --->   Operation 452 'getelementptr' 'conv_1_bias_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_50 : Operation 453 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 453 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>

State 51 <SV = 50> <Delay = 13.7>
ST_51 : Operation 454 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 454 'load' 'conv_1_bias_load' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 6> <ROM>
ST_51 : Operation 455 [4/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 455 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 10.5>
ST_52 : Operation 456 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 456 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 10.5>
ST_53 : Operation 457 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 457 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 15.9>
ST_54 : Operation 458 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_4_2_2, %conv_1_bias_load" [cnn/conv_1.cpp:26]   --->   Operation 458 'fadd' 'w_sum' <Predicate = (!icmp_ln8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 459 [2/2] (5.43ns)   --->   "%tmp_s = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 459 'fcmp' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 9.66>
ST_55 : Operation 460 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %w_sum to i32" [cnn/conv_1.cpp:29]   --->   Operation 460 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_55 : Operation 461 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [cnn/conv_1.cpp:29]   --->   Operation 461 'partselect' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_55 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %bitcast_ln29 to i23" [cnn/conv_1.cpp:29]   --->   Operation 462 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_55 : Operation 463 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp, -1" [cnn/conv_1.cpp:29]   --->   Operation 463 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln8)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 464 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp eq i23 %trunc_ln29, 0" [cnn/conv_1.cpp:29]   --->   Operation 464 'icmp' 'icmp_ln29_7' <Predicate = (!icmp_ln8)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node w_sum_5)   --->   "%or_ln29 = or i1 %icmp_ln29_7, %icmp_ln29" [cnn/conv_1.cpp:29]   --->   Operation 465 'or' 'or_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 466 [1/2] (5.43ns)   --->   "%tmp_s = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 466 'fcmp' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node w_sum_5)   --->   "%and_ln29 = and i1 %or_ln29, %tmp_s" [cnn/conv_1.cpp:29]   --->   Operation 467 'and' 'and_ln29' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 468 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_5 = select i1 %and_ln29, float %w_sum, float 0.000000e+00" [cnn/conv_1.cpp:29]   --->   Operation 468 'select' 'w_sum_5' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 469 [1/1] (3.25ns)   --->   "store float %w_sum_5, float* %conv_out_addr, align 4" [cnn/conv_1.cpp:30]   --->   Operation 469 'store' <Predicate = (!icmp_ln8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4056> <RAM>
ST_55 : Operation 470 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str230, i32 %tmp_7)" [cnn/conv_1.cpp:34]   --->   Operation 470 'specregionend' 'empty' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_55 : Operation 471 [1/1] (0.00ns)   --->   "br label %1"   --->   Operation 471 'br' <Predicate = (!icmp_ln8)> <Delay = 0.00>

State 56 <SV = 10> <Delay = 0.00>
ST_56 : Operation 472 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_1.cpp:37]   --->   Operation 472 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten66', cnn/conv_1.cpp:8) with incoming values : ('add_ln8', cnn/conv_1.cpp:8) [19]  (1.77 ns)

 <State 2>: 6.2ns
The critical path consists of the following:
	'phi' operation ('r_0', cnn/conv_1.cpp:30) with incoming values : ('select_ln30_1', cnn/conv_1.cpp:30) [20]  (0 ns)
	'add' operation ('r', cnn/conv_1.cpp:23) [28]  (1.78 ns)
	'select' operation ('select_ln30_1', cnn/conv_1.cpp:30) [43]  (1.22 ns)
	'urem' operation ('urem_ln30', cnn/conv_1.cpp:30) [46]  (3.2 ns)

 <State 3>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln30', cnn/conv_1.cpp:30) [46]  (3.2 ns)

 <State 4>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln30', cnn/conv_1.cpp:30) [46]  (3.2 ns)

 <State 5>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln30', cnn/conv_1.cpp:30) [46]  (3.2 ns)

 <State 6>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln30', cnn/conv_1.cpp:30) [46]  (3.2 ns)

 <State 7>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln30', cnn/conv_1.cpp:30) [46]  (3.2 ns)

 <State 8>: 3.2ns
The critical path consists of the following:
	'urem' operation ('urem_ln30', cnn/conv_1.cpp:30) [46]  (3.2 ns)

 <State 9>: 5.52ns
The critical path consists of the following:
	'add' operation ('add_ln23', cnn/conv_1.cpp:23) [54]  (1.78 ns)
	'mul' operation ('mul_ln23_2', cnn/conv_1.cpp:23) [56]  (3.74 ns)

 <State 10>: 11.7ns
The critical path consists of the following:
	'mul' operation ('mul_ln23', cnn/conv_1.cpp:23) [25]  (3.74 ns)
	'select' operation ('select_ln30_2', cnn/conv_1.cpp:30) [48]  (1.02 ns)
	'sub' operation ('sub_ln23', cnn/conv_1.cpp:23) [53]  (1.82 ns)
	'add' operation ('add_ln23_6', cnn/conv_1.cpp:23) [93]  (1.82 ns)
	'getelementptr' operation ('input_3_addr_2', cnn/conv_1.cpp:23) [104]  (0 ns)
	'load' operation ('input_3_load', cnn/conv_1.cpp:23) on array 'input_3' [173]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_1_addr_6', cnn/conv_1.cpp:23) [149]  (0 ns)
	'load' operation ('input_1_load_8', cnn/conv_1.cpp:23) on array 'input_1' [361]  (3.25 ns)

 <State 12>: 12.4ns
The critical path consists of the following:
	'phi' operation ('phi_ln23', cnn/conv_1.cpp:23) with incoming values : ('input_3_load', cnn/conv_1.cpp:23) ('input_2_load', cnn/conv_1.cpp:23) ('input_1_load', cnn/conv_1.cpp:23) ('input_0_load', cnn/conv_1.cpp:23) ('input_4_load', cnn/conv_1.cpp:23) [188]  (0 ns)
	'fmul' operation ('tmp_8', cnn/conv_1.cpp:23) [189]  (12.4 ns)

 <State 13>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_1_weights_0_2_l', cnn/conv_1.cpp:23) on array 'conv_1_weights_0_2' [214]  (3.25 ns)
	'fmul' operation ('tmp_0_2', cnn/conv_1.cpp:23) [233]  (12.4 ns)

 <State 14>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_0_2', cnn/conv_1.cpp:23) [233]  (12.4 ns)

 <State 15>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', cnn/conv_1.cpp:23) [190]  (10.5 ns)

 <State 16>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', cnn/conv_1.cpp:23) [190]  (10.5 ns)

 <State 17>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', cnn/conv_1.cpp:23) [190]  (10.5 ns)

 <State 18>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:23) [212]  (10.5 ns)

 <State 19>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:23) [212]  (10.5 ns)

 <State 20>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:23) [212]  (10.5 ns)

 <State 21>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_1', cnn/conv_1.cpp:23) [212]  (10.5 ns)

 <State 22>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:23) [234]  (10.5 ns)

 <State 23>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:23) [234]  (10.5 ns)

 <State 24>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:23) [234]  (10.5 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_0_2', cnn/conv_1.cpp:23) [234]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1', cnn/conv_1.cpp:23) [256]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1', cnn/conv_1.cpp:23) [256]  (10.5 ns)

 <State 28>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1', cnn/conv_1.cpp:23) [256]  (10.5 ns)

 <State 29>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1', cnn/conv_1.cpp:23) [256]  (10.5 ns)

 <State 30>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1_1', cnn/conv_1.cpp:23) [278]  (10.5 ns)

 <State 31>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1_1', cnn/conv_1.cpp:23) [278]  (10.5 ns)

 <State 32>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1_1', cnn/conv_1.cpp:23) [278]  (10.5 ns)

 <State 33>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1_1', cnn/conv_1.cpp:23) [278]  (10.5 ns)

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1_2', cnn/conv_1.cpp:23) [300]  (10.5 ns)

 <State 36>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1_2', cnn/conv_1.cpp:23) [300]  (10.5 ns)

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1_2', cnn/conv_1.cpp:23) [300]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_1_2', cnn/conv_1.cpp:23) [300]  (10.5 ns)

 <State 39>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2', cnn/conv_1.cpp:23) [322]  (10.5 ns)

 <State 40>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2', cnn/conv_1.cpp:23) [322]  (10.5 ns)

 <State 41>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2', cnn/conv_1.cpp:23) [322]  (10.5 ns)

 <State 42>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2', cnn/conv_1.cpp:23) [322]  (10.5 ns)

 <State 43>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2_1', cnn/conv_1.cpp:23) [344]  (10.5 ns)

 <State 44>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2_1', cnn/conv_1.cpp:23) [344]  (10.5 ns)

 <State 45>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2_1', cnn/conv_1.cpp:23) [344]  (10.5 ns)

 <State 46>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2_1', cnn/conv_1.cpp:23) [344]  (10.5 ns)

 <State 47>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2_2', cnn/conv_1.cpp:23) [366]  (10.5 ns)

 <State 48>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2_2', cnn/conv_1.cpp:23) [366]  (10.5 ns)

 <State 49>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2_2', cnn/conv_1.cpp:23) [366]  (10.5 ns)

 <State 50>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4_2_2', cnn/conv_1.cpp:23) [366]  (10.5 ns)

 <State 51>: 13.8ns
The critical path consists of the following:
	'load' operation ('conv_1_bias_load', cnn/conv_1.cpp:26) on array 'conv_1_bias' [368]  (3.25 ns)
	'fadd' operation ('w_sum', cnn/conv_1.cpp:26) [369]  (10.5 ns)

 <State 52>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', cnn/conv_1.cpp:26) [369]  (10.5 ns)

 <State 53>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum', cnn/conv_1.cpp:26) [369]  (10.5 ns)

 <State 54>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum', cnn/conv_1.cpp:26) [369]  (10.5 ns)
	'fcmp' operation ('tmp_s', cnn/conv_1.cpp:29) [376]  (5.43 ns)

 <State 55>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_s', cnn/conv_1.cpp:29) [376]  (5.43 ns)
	'and' operation ('and_ln29', cnn/conv_1.cpp:29) [377]  (0 ns)
	'select' operation ('w_sum', cnn/conv_1.cpp:29) [378]  (0.978 ns)
	'store' operation ('store_ln30', cnn/conv_1.cpp:30) of variable 'w_sum', cnn/conv_1.cpp:29 on array 'conv_out' [379]  (3.25 ns)

 <State 56>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
