| Opcode/Instruction       | Op/En                                             | 64/32 bit Mode Support | CPUID Feature Flag | Description       |                                                                                                               |
| NP 0F 62 / r             | PUNPCKLDQ mm, mm/m32                              | A                      | V/V                | MMX               | Interleave low-order doublewords from mm and mm/m32 into mm .                                                 |
| 66 0F 62 / r             | PUNPCKLDQ xmm1 , xmm2/m128                        | A                      | V/V                | SSE2              | Interleave low-order doublewords from xmm1 and xmm2/m128 into xmm1.                                           |
| 66 0F 6C / r             | PUNPCKLQDQ xmm1 , xmm2/m128                       | A                      | V/V                | SSE2              | Interleave low-order quadword from xmm1 and xmm2/m128 into xmm1 register.                                     |
| VEX.128.66.0F.WIG 60/r   | VPUNPCKLBW xmm1,xmm2, xmm3/m128                   | B                      | V/V                | AVX               | Interleave low-order bytes from xmm2 and xmm3/m128 into xmm1 .                                                |
| VEX.128.66.0F.WIG 61/r   | VPUNPCKLWD xmm1,xmm2, xmm3/m128                   | B                      | V/V                | AVX               | Interleave low-order words from xmm2 and xmm3/m128 into xmm1 .                                                |
| VEX.128.66.0F.WIG 62/r   | VPUNPCKLDQ xmm1, xmm2, xmm3/m128                  | B                      | V/V                | AVX               | Interleave low-order doublewords from xmm2 and xmm3/m128 into xmm1 .                                          |
| VEX.128.66.0F.WIG 6C/r   | VPUNPCKLQDQ xmm1, xmm2, xmm3/m128                 | B                      | V/V                | AVX               | Interleave low-order quadword from xmm2 and xmm3/m128 into xmm1 register.                                     |
| VEX.256.66.0F.WIG 60 /r  | VPUNPCKLBW ymm1, ymm2, ymm3/m256                  | B                      | V/V                | AVX2              | Interleave low-order bytes from ymm2 and ymm3/m256 into ymm1 register.                                        |
| VEX.256.66.0F.WIG 61 /r  | VPUNPCKLWD ymm1, ymm2, ymm3/m256                  | B                      | V/V                | AVX2              | Interleave low-order words from ymm2 and ymm3/m256 into ymm1 register.                                        |
| VEX.256.66.0F.WIG 62 /r  | VPUNPCKLDQ ymm1, ymm2, ymm3/m256                  | B                      | V/V                | AVX2              | Interleave low-order doublewords from ymm2 and ymm3/m256 into ymm1 register.                                  |
| VEX.256.66.0F.WIG 6C /r  | VPUNPCKLQDQ ymm1, ymm2, ymm3/m256                 | B                      | V/V                | AVX2              | Interleave low-order quadword from ymm2 and ymm3/m256 into ymm1 register.                                     |
| EVEX.128.66.0F.WIG 60 /r | VPUNPCKLBW xmm1 {k1}{z}, xmm2, xmm3/m128          | C                      | V/V                | AVX512VL AVX512BW | Interleave low-order bytes from xmm2 and xmm3/m128 into xmm1 register subject to write mask k1.               |
| EVEX.128.66.0F.WIG 61 /r | VPUNPCKLWD xmm1 {k1}{z}, xmm2, xmm3/m128          | C                      | V/V                | AVX512VL AVX512BW | Interleave low-order words from xmm2 and xmm3/m128 into xmm1 register subject to write mask k1.               |
| EVEX.128.66.0F.W0 62 /r  | VPUNPCKLDQ xmm1 {k1}{z}, xmm2, xmm3/m128/m32bcst  | D                      | V/V                | AVX512VL AVX512F  | Interleave low-order doublewords from xmm2 and xmm3/m128/m32bcst into xmm1 register subject to write mask k1. |
| EVEX.128.66.0F.W1 6C /r  | VPUNPCKLQDQ xmm1 {k1}{z}, xmm2, xmm3/m128/m64bcst | D                      | V/V                | AVX512VL AVX512F  | Interleave low-order quadword from zmm2 and zmm3/m512/m64bcst into zmm1 register subject to write mask k1.    |
| EVEX.256.66.0F.WIG 60 /r | VPUNPCKLBW ymm1 {k1}{z}, ymm2, ymm3/m256          | C                      | V/V                | AVX512VL AVX512BW | Interleave low-order bytes from ymm2 and ymm3/m256 into ymm1 register subject to write mask k1.               |
| EVEX.256.66.0F.WIG 61 /r | VPUNPCKLWD ymm1 {k1}{z}, ymm2, ymm3/m256          | C                      | V/V                | AVX512VL AVX512BW | Interleave low-order words from ymm2 and ymm3/m256 into ymm1 register subject to write mask k1.               |
| EVEX.256.66.0F.W0 62 /r  | VPUNPCKLDQ ymm1 {k1}{z}, ymm2, ymm3/m256/m32bcst  | D                      | V/V                | AVX512VL AVX512F  | Interleave low-order doublewords from ymm2 and ymm3/m256/m32bcst into ymm1 register subject to write mask k1. |
| EVEX.256.66.0F.W1 6C /r  | VPUNPCKLQDQ ymm1 {k1}{z}, ymm2, ymm3/m256/m64bcst | D                      | V/V                | AVX512VL AVX512F  | Interleave low-order quadword from ymm2 and ymm3/m256/m64bcst into ymm1 register subject to write mask k1.    |
| EVEX.512.66.0F.WIG 60/r  | VPUNPCKLBW zmm1 {k1}{z}, zmm2, zmm3/m512          | C                      | V/V                | AVX512BW          | Interleave low-order bytes from zmm2 and zmm3/m512 into zmm1 register subject to write mask k1.               |
| EVEX.512.66.0F.WIG 61/r  | VPUNPCKLWD zmm1 {k1}{z}, zmm2, zmm3/m512          | C                      | V/V                | AVX512BW          | Interleave low-order words from zmm2 and zmm3/m512 into zmm1 register subject to write mask k1.               |
| EVEX.512.66.0F.W0 62 /r  | VPUNPCKLDQ zmm1 {k1}{z}, zmm2, zmm3/m512/m32bcst  | D                      | V/V                | AVX512F           | Interleave low-order doublewords from zmm2 and zmm3/m512/m32bcst into zmm1 register subject to write mask k1. |
| EVEX.512.66.0F.W1 6C /r  | VPUNPCKLQDQ zmm1 {k1}{z}, zmm2, zmm3/m512/m64bcst | D                      | V/V                | AVX512F           | Interleave low-order quadword from zmm2 and zmm3/m512/m64bcst into zmm1 register subject to write mask k1.    |