// Seed: 850532386
module module_0 (
    output tri0 id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri id_3,
    input tri id_4,
    output supply0 id_5,
    input wor id_6
);
  assign id_5 = id_3;
  assign id_5 = -1 ? -1 | id_4 > 1 : -1;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input tri0 id_2,
    input wand id_3,
    input wand id_4,
    output wire id_5,
    output logic id_6,
    input tri id_7,
    input supply1 id_8,
    input wor id_9,
    input tri0 id_10,
    input wand id_11
);
  wire id_13;
  always id_6 = #id_14 id_7;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_0,
      id_9,
      id_9,
      id_5,
      id_11
  );
  assign modCall_1.id_0 = 0;
  wire [-1 'b0 : -1  ==  1] id_15;
endmodule
