// --- Design Files (RTL) ---
ALU.v
ALU_Decoder.v
ALU_Mux.v
controlpath.v
datapath.v
Main_Decoder.v
PC_Mux.v
PC_Plus_4.v
PC_Reg.v
PC_Target.v
register_file.v
Result_Mux.v
Sign_Extender.v
top_module.sv

// --- Verification Files (TB) ---
DataSlave.sv
DirectedGenerator.sv
Driver.sv
Environment.sv
Generator.sv
interface.sv
Monitor.sv
Scoreboard.sv
Subscriber.sv
tb_top.sv
Transaction.sv
