Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date         : Fri Oct 30 08:01:28 2015
| Host         : zombie running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing -file ./report/DCT_timing_synth.rpt
| Design       : DCT
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.821ns  (required time - arrival time)
  Source:                 DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 1.061ns (29.688%)  route 2.513ns (70.312%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.610ns = ( 11.610 - 10.000 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.737     1.737    DCT_Loop_1_proc_U0/ap_clk
                         FDRE                                         r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     2.255 r  DCT_Loop_1_proc_U0/read_idx_0_i_i_reg_44_reg[1]/Q
                         net (fo=8, unplaced)         0.349     2.604    DCT_Loop_1_proc_U0/Q[1]
                         LUT6 (Prop_lut6_I2_O)        0.295     2.899 r  DCT_Loop_1_proc_U0/X_read_INST_0_i_2/O
                         net (fo=2, unplaced)         0.430     3.329    DCT_Loop_1_proc_U0/X_read_INST_0_i_2_n_0
                         LUT2 (Prop_lut2_I0_O)        0.124     3.453 r  DCT_Loop_1_proc_U0/X_read_INST_0_i_1/O
                         net (fo=6, unplaced)         0.934     4.387    DCT_Loop_1_proc_U0/X_read_INST_0_i_1_n_0
                         LUT3 (Prop_lut3_I0_O)        0.124     4.511 r  DCT_Loop_1_proc_U0/X_read_INST_0/O
                         net (fo=8, unplaced)         0.800     5.311    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/X_read
                         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=36, unset)           1.610    11.610    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ap_clk
                         RAMB18E1                                     r  Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.000    11.610    
                         clock uncertainty           -0.035    11.575    
                         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    11.132    Xbuff_U/DCT_Xbuff_memcore_U/DCT_Xbuff_memcore_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         11.132    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                  5.821    




