$date
  Sat Aug 12 23:32:25 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module numeric_bit $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module multiplicador_tb $end
$var reg 1 ! clk_in $end
$var reg 1 " rst_in $end
$var reg 1 # start_in $end
$var reg 1 $ ready_out $end
$var reg 4 % va_in[3:0] $end
$var reg 4 & vb_in[3:0] $end
$var reg 8 ' result_out[7:0] $end
$var reg 1 ( keep_simulating $end
$scope module dut $end
$var reg 1 ) clock $end
$var reg 1 * reset $end
$var reg 1 + start $end
$var reg 4 , va[3:0] $end
$var reg 4 - vb[3:0] $end
$var reg 8 . vresult[7:0] $end
$var reg 1 / ready $end
$var reg 1 0 result_and_count_clear $end
$var reg 1 1 enable_count $end
$var reg 1 2 pl_va $end
$var reg 1 3 pl_vb $end
$var reg 1 4 pl_vresult $end
$var reg 1 5 calculate $end
$var reg 1 6 fd_ready $end
$var reg 1 7 invert_clock $end
$scope module fd $end
$var reg 1 8 clock $end
$var reg 4 9 va[3:0] $end
$var reg 4 : vb[3:0] $end
$var reg 8 ; vresult[7:0] $end
$var reg 1 < result_and_count_clear $end
$var reg 1 = enable_count $end
$var reg 1 > pl_va $end
$var reg 1 ? pl_vb $end
$var reg 1 @ pl_vresult $end
$var reg 1 A calculate $end
$var reg 1 B fd_ready $end
$var reg 1 C ready_ff_out $end
$var reg 1 D change_ready $end
$var reg 1 E add_cout $end
$var reg 1 F counter_rco $end
$var reg 1 G aux_ready $end
$var reg 3 H counter_variable[2:0] $end
$var reg 4 I reg_va[3:0] $end
$var reg 4 J reg_vb[3:0] $end
$var reg 4 K added_parcel[3:0] $end
$var reg 4 L add_result[3:0] $end
$var reg 8 M reg_vresult[7:0] $end
$var reg 8 N vresult_shifter_entry[7:0] $end
$scope module ready_ff $end
$var reg 1 O d $end
$var reg 1 P clock $end
$var reg 1 Q q $end
$upscope $end
$scope module counter $end
$var reg 1 R clock $end
$var reg 1 S clear $end
$var reg 1 T load $end
$var reg 3 U entry[2:0] $end
$var reg 1 V enable_count $end
$var reg 1 W rco $end
$var reg 3 X count_variable[2:0] $end
$var reg 3 Y current_count[2:0] $end
$upscope $end
$scope module adder $end
$var reg 4 Z va[3:0] $end
$var reg 4 [ vb[3:0] $end
$var reg 1 \ cout $end
$var reg 4 ] vresult[3:0] $end
$var reg 5 ^ va_5bits[4:0] $end
$var reg 5 _ vb_5bits[4:0] $end
$var reg 5 ` vresult_5bits[4:0] $end
$upscope $end
$scope module va_shifter $end
$var reg 1 a clock $end
$var reg 1 b clear $end
$var reg 1 c parallel_load $end
$var reg 4 d parallel_entry[3:0] $end
$var reg 1 e enable_shift $end
$var reg 1 f serial_entry $end
$var reg 4 g reg_value[3:0] $end
$var reg 4 h current_value[3:0] $end
$upscope $end
$scope module vb_register $end
$var reg 1 i clock $end
$var reg 1 j clear $end
$var reg 1 k load $end
$var reg 4 l entry[3:0] $end
$var reg 4 m reg[3:0] $end
$var reg 4 n current_value[3:0] $end
$upscope $end
$scope module result_shifter $end
$var reg 1 o clock $end
$var reg 1 p clear $end
$var reg 1 q parallel_load $end
$var reg 8 r parallel_entry[7:0] $end
$var reg 1 s serial_entry $end
$var reg 8 t partial_result[7:0] $end
$var reg 8 u current_value[7:0] $end
$upscope $end
$upscope $end
$scope module uc $end
$var reg 1 v clock $end
$var reg 1 w start $end
$var reg 1 x reset $end
$var reg 1 y ready $end
$var reg 1 z result_and_count_clear $end
$var reg 1 { enable_count $end
$var reg 1 | pl_va $end
$var reg 1 } pl_vb $end
$var reg 1 !" pl_vresult $end
$var reg 1 "" calculate $end
$var reg 1 #" fd_ready $end
$comment current_state is not handled $end
$comment next_state is not handled $end
$var reg 1 $" internal_ready $end
$var reg 1 %" internal_calculating $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
0$
b0011 %
b0110 &
b00000000 '
1(
0)
1*
0+
b0011 ,
b0110 -
b00000000 .
0/
00
01
02
03
04
05
06
17
18
b0011 9
b0110 :
b00000000 ;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
b000 H
b0000 I
b0000 J
b0000 K
b0000 L
b00000000 M
b00000000 N
0O
1P
0Q
1R
0S
0T
b000 U
0V
0W
b000 X
b000 Y
b0000 Z
b0000 [
0\
b0000 ]
b00000 ^
b00000 _
b00000 `
1a
0b
0c
b0011 d
0e
0f
b0000 g
b0000 h
1i
0j
0k
b0110 l
b0000 m
b0000 n
1o
0p
0q
b00000000 r
0s
b00000000 t
b00000000 u
0v
0w
1x
0y
0z
0{
0|
0}
0!"
0""
0#"
0$"
0%"
#500000
1!
1)
10
12
13
07
08
1<
1>
1?
0P
0R
1S
0a
1c
0i
1k
0o
1p
1v
1z
1|
1}
#1000000
0!
0"
0)
0*
17
18
b0011 I
b0110 J
b0110 K
b0110 L
b01100000 N
1P
1R
b0110 Z
b0110 ]
b00110 ^
b00110 `
1a
1f
b0011 g
b0011 h
1i
b0110 m
b0110 n
1o
b01100000 r
0v
0x
#1500000
1!
1)
00
11
02
03
14
15
07
08
0<
1=
0>
0?
1@
1A
0P
0R
0S
1V
0a
0c
1e
0i
0k
0o
0p
1q
1v
0z
1{
0|
0}
1!"
1""
1%"
#2000000
0!
1#
b01100000 '
0)
1+
b01100000 .
17
18
b01100000 ;
b001 H
b1100 L
b01100000 M
b11000000 N
1P
1R
b001 X
b001 Y
b0110 [
b1100 ]
b00110 _
b01100 `
1a
1i
1o
b11000000 r
b01100000 t
b01100000 u
0v
1w
#2500000
1!
b00110000 '
1)
b00110000 .
07
08
b00110000 ;
b1001 I
b1001 L
b00110000 M
b10010000 N
0P
0R
b0011 [
b1001 ]
b00011 _
b01001 `
0a
b1001 g
b1001 h
0i
0o
b10010000 r
b00110000 t
b00110000 u
1v
#3000000
0!
0#
b10010000 '
0)
0+
b10010000 .
17
18
b10010000 ;
b010 H
b1111 L
b10010000 M
b11110000 N
1P
1R
b010 X
b010 Y
b1001 [
b1111 ]
b01001 _
b01111 `
1a
1i
1o
b11110000 r
b10010000 t
b10010000 u
0v
0w
#3500000
1!
b01001000 '
1)
b01001000 .
07
08
b01001000 ;
b1100 I
b0000 K
b0100 L
b01001000 M
b01001000 N
0P
0R
b0000 Z
b0100 [
b0100 ]
b00000 ^
b00100 _
b00100 `
0a
0f
b1100 g
b1100 h
0i
0o
b01001000 r
b01001000 t
b01001000 u
1v
#4000000
0!
0)
17
18
b011 H
1P
1R
b011 X
b011 Y
1a
1i
1o
0v
#4500000
1!
b00100100 '
1)
b00100100 .
07
08
b00100100 ;
b0110 I
b0010 L
b00100100 M
b00100100 N
0P
0R
b0010 [
b0010 ]
b00010 _
b00010 `
0a
b0110 g
b0110 h
0i
0o
b00100100 r
b00100100 t
b00100100 u
1v
#5000000
0!
0)
16
17
18
1B
1D
1F
1G
b100 H
1O
1P
1R
1W
b100 X
b100 Y
1a
1i
1o
0v
1#"
#5500000
1!
1$
b00010010 '
1)
b00010010 .
1/
01
04
05
07
08
b00010010 ;
0=
0@
0A
b0011 I
b0110 K
b0111 L
b00010010 M
b01110010 N
0P
0R
0V
b0110 Z
b0001 [
b0111 ]
b00110 ^
b00001 _
b00111 `
0a
0e
1f
b0011 g
b0011 h
0i
0o
0q
b01110010 r
b00010010 t
b00010010 u
1v
1y
0{
0!"
0""
1$"
0%"
#6000000
0!
0)
06
17
18
0B
1C
0D
0G
0O
1P
1Q
1R
1a
1i
1o
0v
0#"
#6500000
1!
0$
b1111 %
b1011 &
b00001001 '
1)
b1111 ,
b1011 -
b00001001 .
0/
07
08
b1111 9
b1011 :
b00001001 ;
b0110 L
b00001001 M
b01101001 N
0P
0R
b0000 [
b0110 ]
b00000 _
b00110 `
0a
b1111 d
0i
b1011 l
0o
b01101001 r
b00001001 t
b00001001 u
1v
0y
0$"
#7000000
0!
1#
0)
1+
16
17
18
1B
0C
1D
1G
1O
1P
0Q
1R
1a
1i
1o
0v
1w
1#"
#7500000
1!
b00000000 '
1)
b00000000 .
10
12
13
06
07
08
b00000000 ;
1<
1>
1?
0B
0D
0F
0G
b000 H
b00000000 M
b01100000 N
0O
0P
0R
1S
0W
b000 X
b000 Y
0a
1c
0i
1k
0o
1p
b01100000 r
b00000000 t
b00000000 u
1v
1z
1|
1}
0#"
#8000000
0!
0#
0)
0+
17
18
b1111 I
b1011 J
b1011 K
b1011 L
b10110000 N
1P
1R
b1011 Z
b1011 ]
b01011 ^
b01011 `
1a
b1111 g
b1111 h
1i
b1011 m
b1011 n
1o
b10110000 r
0v
0w
#8500000
1!
1)
00
11
02
03
14
15
07
08
0<
1=
0>
0?
1@
1A
0P
0R
0S
1V
0a
0c
1e
0i
0k
0o
0p
1q
1v
0z
1{
0|
0}
1!"
1""
1%"
#9000000
0!
b10110000 '
0)
b10110000 .
17
18
b10110000 ;
1E
b001 H
b0110 L
b10110000 M
b01100000 N
1P
1R
b001 X
b001 Y
b1011 [
1\
b0110 ]
b01011 _
b10110 `
1a
1i
1o
b01100000 r
1s
b10110000 t
b10110000 u
0v
#9500000
1!
b11011000 '
1)
b11011000 .
07
08
b11011000 ;
b1000 L
b11011000 M
b10001000 N
0P
0R
b1101 [
b1000 ]
b01101 _
b11000 `
0a
0i
0o
b10001000 r
b11011000 t
b11011000 u
1v
#10000000
0!
b10001000 '
0)
b10001000 .
17
18
b10001000 ;
b010 H
b0011 L
b10001000 M
b00111000 N
1P
1R
b010 X
b010 Y
b1000 [
b0011 ]
b01000 _
b10011 `
1a
1i
1o
b00111000 r
b10001000 t
b10001000 u
0v
#10500000
1!
b11000100 '
1)
b11000100 .
07
08
b11000100 ;
b0111 L
b11000100 M
b01110100 N
0P
0R
b1100 [
b0111 ]
b01100 _
b10111 `
0a
0i
0o
b01110100 r
b11000100 t
b11000100 u
1v
#11000000
0!
b01110100 '
0)
b01110100 .
17
18
b01110100 ;
b011 H
b0010 L
b01110100 M
b00100100 N
1P
1R
b011 X
b011 Y
b0111 [
b0010 ]
b00111 _
b10010 `
1a
1i
1o
b00100100 r
b01110100 t
b01110100 u
0v
#11500000
1!
b10111010 '
1)
b10111010 .
07
08
b10111010 ;
b0110 L
b10111010 M
b01101010 N
0P
0R
b1011 [
b0110 ]
b01011 _
b10110 `
0a
0i
0o
b01101010 r
b10111010 t
b10111010 u
1v
#12000000
0!
b01101010 '
0)
b01101010 .
16
17
18
b01101010 ;
1B
1D
1F
1G
b100 H
b0001 L
b01101010 M
b00011010 N
1O
1P
1R
1W
b100 X
b100 Y
b0110 [
b0001 ]
b00110 _
b10001 `
1a
1i
1o
b00011010 r
b01101010 t
b01101010 u
0v
1#"
#12500000
1!
1$
b10110101 '
1)
b10110101 .
1/
01
04
05
07
08
b10110101 ;
0=
0@
0A
b0110 L
b10110101 M
b01100101 N
0P
0R
0V
b1011 [
b0110 ]
b01011 _
b10110 `
0a
0e
0i
0o
0q
b01100101 r
b10110101 t
b10110101 u
1v
1y
0{
0!"
0""
1$"
0%"
#13000000
0!
0)
06
17
18
0B
1C
0D
0G
0O
1P
1Q
1R
1a
1i
1o
0v
0#"
#13500000
1!
0$
b0000 &
b11011010 '
1)
b0000 -
b11011010 .
0/
07
08
b0000 :
b11011010 ;
b1000 L
b11011010 M
b10001010 N
0P
0R
b1101 [
b1000 ]
b01101 _
b11000 `
0a
0i
b0000 l
0o
b10001010 r
b11011010 t
b11011010 u
1v
0y
0$"
#14000000
0!
1#
0)
1+
16
17
18
1B
0C
1D
1G
1O
1P
0Q
1R
1a
1i
1o
0v
1w
1#"
#14500000
1!
b00000000 '
1)
b00000000 .
10
12
13
06
07
08
b00000000 ;
1<
1>
1?
0B
0D
0E
0F
0G
b000 H
b1011 L
b00000000 M
b10110000 N
0O
0P
0R
1S
0W
b000 X
b000 Y
b0000 [
0\
b1011 ]
b00000 _
b01011 `
0a
1c
0i
1k
0o
1p
b10110000 r
0s
b00000000 t
b00000000 u
1v
1z
1|
1}
0#"
#15000000
0!
0#
0)
0+
17
18
b0000 J
b0000 K
b0000 L
b00000000 N
1P
1R
b0000 Z
b0000 ]
b00000 ^
b00000 `
1a
1i
b0000 m
b0000 n
1o
b00000000 r
0v
0w
#15500000
1!
1)
00
11
02
03
14
15
07
08
0<
1=
0>
0?
1@
1A
0P
0R
0S
1V
0a
0c
1e
0i
0k
0o
0p
1q
1v
0z
1{
0|
0}
1!"
1""
1%"
#16000000
0!
0)
17
18
b001 H
1P
1R
b001 X
b001 Y
1a
1i
1o
0v
#16500000
1!
1)
07
08
0P
0R
0a
0i
0o
1v
#17000000
0!
0)
17
18
b010 H
1P
1R
b010 X
b010 Y
1a
1i
1o
0v
#17500000
1!
1)
07
08
0P
0R
0a
0i
0o
1v
#18000000
0!
0)
17
18
b011 H
1P
1R
b011 X
b011 Y
1a
1i
1o
0v
#18500000
1!
1)
07
08
0P
0R
0a
0i
0o
1v
#19000000
0!
0)
16
17
18
1B
1D
1F
1G
b100 H
1O
1P
1R
1W
b100 X
b100 Y
1a
1i
1o
0v
1#"
#19500000
1!
1$
1)
1/
01
04
05
07
08
0=
0@
0A
0P
0R
0V
0a
0e
0i
0o
0q
1v
1y
0{
0!"
0""
1$"
0%"
#20000000
0!
0)
06
17
18
0B
1C
0D
0G
0O
1P
1Q
1R
1a
1i
1o
0v
0#"
#20500000
1!
0$
b0001 %
b1011 &
1)
b0001 ,
b1011 -
0/
07
08
b0001 9
b1011 :
0P
0R
0a
b0001 d
0i
b1011 l
0o
1v
0y
0$"
#21000000
0!
1#
0)
1+
16
17
18
1B
0C
1D
1G
1O
1P
0Q
1R
1a
1i
1o
0v
1w
1#"
#21500000
1!
1)
10
12
13
06
07
08
1<
1>
1?
0B
0D
0F
0G
b000 H
0O
0P
0R
1S
0W
b000 X
b000 Y
0a
1c
0i
1k
0o
1p
1v
1z
1|
1}
0#"
#22000000
0!
0#
0)
0+
17
18
b0001 I
b1011 J
b1011 K
b1011 L
b10110000 N
1P
1R
b1011 Z
b1011 ]
b01011 ^
b01011 `
1a
b0001 g
b0001 h
1i
b1011 m
b1011 n
1o
b10110000 r
0v
0w
#22500000
1!
1)
00
11
02
03
14
15
07
08
0<
1=
0>
0?
1@
1A
0P
0R
0S
1V
0a
0c
1e
0i
0k
0o
0p
1q
1v
0z
1{
0|
0}
1!"
1""
1%"
#23000000
0!
b10110000 '
0)
b10110000 .
17
18
b10110000 ;
1E
b001 H
b0110 L
b10110000 M
b01100000 N
1P
1R
b001 X
b001 Y
b1011 [
1\
b0110 ]
b01011 _
b10110 `
1a
1i
1o
b01100000 r
1s
b10110000 t
b10110000 u
0v
#23500000
1!
b11011000 '
1)
b11011000 .
07
08
b11011000 ;
0E
b1000 I
b0000 K
b1101 L
b11011000 M
b11011000 N
0P
0R
b0000 Z
b1101 [
0\
b1101 ]
b00000 ^
b01101 _
b01101 `
0a
0f
b1000 g
b1000 h
0i
0o
b11011000 r
0s
b11011000 t
b11011000 u
1v
#24000000
0!
0)
17
18
b010 H
1P
1R
b010 X
b010 Y
1a
1i
1o
0v
#24500000
1!
b01101100 '
1)
b01101100 .
07
08
b01101100 ;
b0100 I
b0110 L
b01101100 M
b01101100 N
0P
0R
b0110 [
b0110 ]
b00110 _
b00110 `
0a
b0100 g
b0100 h
0i
0o
b01101100 r
b01101100 t
b01101100 u
1v
#25000000
0!
0)
17
18
b011 H
1P
1R
b011 X
b011 Y
1a
1i
1o
0v
#25500000
1!
b00110110 '
1)
b00110110 .
07
08
b00110110 ;
b0010 I
b0011 L
b00110110 M
b00110110 N
0P
0R
b0011 [
b0011 ]
b00011 _
b00011 `
0a
b0010 g
b0010 h
0i
0o
b00110110 r
b00110110 t
b00110110 u
1v
#26000000
0!
0)
16
17
18
1B
1D
1F
1G
b100 H
1O
1P
1R
1W
b100 X
b100 Y
1a
1i
1o
0v
1#"
#26500000
1!
1$
b00011011 '
1)
b00011011 .
1/
01
04
05
07
08
b00011011 ;
0=
0@
0A
b0001 I
b1011 K
b1100 L
b00011011 M
b11001011 N
0P
0R
0V
b1011 Z
b0001 [
b1100 ]
b01011 ^
b00001 _
b01100 `
0a
0e
1f
b0001 g
b0001 h
0i
0o
0q
b11001011 r
b00011011 t
b00011011 u
1v
1y
0{
0!"
0""
1$"
0%"
#27000000
0!
0)
06
17
18
0B
1C
0D
0G
0O
1P
1Q
1R
1a
1i
1o
0v
0#"
#27500000
1!
0$
b00001101 '
0(
1)
b00001101 .
0/
07
08
b00001101 ;
b1011 L
b00001101 M
b10111101 N
0P
0R
b0000 [
b1011 ]
b00000 _
b01011 `
0a
0i
0o
b10111101 r
b00001101 t
b00001101 u
1v
0y
0$"
#28000000
0!
0)
16
17
18
1B
0C
1D
1G
1O
1P
0Q
1R
1a
1i
1o
0v
1#"
#28500000
