# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus II License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
# Date created = 20:01:22  May 18, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		cronometru_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA6F31C6
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 14.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:01:22  MAY 18, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION 14.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name VERILOG_FILE transcodor.v
set_global_assignment -name VERILOG_FILE counter23b.v
set_global_assignment -name VERILOG_FILE counter1.v
set_global_assignment -name VERILOG_FILE counter2.v
set_global_assignment -name VERILOG_FILE debounce.v
set_global_assignment -name VERILOG_FILE top.v
set_global_assignment -name VERILOG_FILE counter3.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_AF14 -to clk
set_location_assignment PIN_Y16 -to new_run
set_location_assignment PIN_AH28 -to out1[6]
set_location_assignment PIN_AG28 -to out1[5]
set_location_assignment PIN_AF28 -to out1[4]
set_location_assignment PIN_AG27 -to out1[3]
set_location_assignment PIN_AE28 -to out1[2]
set_location_assignment PIN_AE27 -to out1[1]
set_location_assignment PIN_AE26 -to out1[0]
set_location_assignment PIN_AD27 -to out2[6]
set_location_assignment PIN_AF30 -to out2[5]
set_location_assignment PIN_AF29 -to out2[4]
set_location_assignment PIN_AG30 -to out2[3]
set_location_assignment PIN_AH30 -to out2[2]
set_location_assignment PIN_AH29 -to out2[1]
set_location_assignment PIN_AJ29 -to out2[0]
set_location_assignment PIN_AC30 -to out3[6]
set_location_assignment PIN_AC29 -to out3[5]
set_location_assignment PIN_AD30 -to out3[4]
set_location_assignment PIN_AC28 -to out3[3]
set_location_assignment PIN_AD29 -to out3[2]
set_location_assignment PIN_AE29 -to out3[1]
set_location_assignment PIN_AB23 -to out3[0]
set_location_assignment PIN_AB22 -to out4[6]
set_location_assignment PIN_AB25 -to out4[5]
set_location_assignment PIN_AB28 -to out4[4]
set_location_assignment PIN_AC25 -to out4[3]
set_location_assignment PIN_AD25 -to out4[2]
set_location_assignment PIN_AC27 -to out4[1]
set_location_assignment PIN_AD26 -to out4[0]
set_location_assignment PIN_W15 -to stop_start
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top