NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v4.sv","mvau_stream_tb_v4.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v4.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[332,0,3,"Module","Module"],[333,0,4,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[334,0,3,"Signals","Signals"],[335,0,5,"aresetn","aresetn"],[336,0,5,"rready","rready"],[337,0,5,"wready","wready"],[338,0,5,"wmem_wready","wmem_wready"],[339,0,5,"in_v","in_v"],[340,0,5,"in_wgt_v","in_wgt_v"],[341,0,5,"weights","weights"],[342,0,5,"in_wgt_packed","in_wgt_packed"],[343,0,5,"in_wgt_um","in_wgt_um"],[344,0,5,"in_mat","in_mat"],[345,0,5,"in_act","in_act"],[346,0,5,"mvau_beh","mvau_beh"],[347,0,5,"out_v","out_v"],[348,0,5,"out","out"],[349,0,5,"out_packed","out_packed"],[350,0,5,"test_count","test_count"],[351,0,5,"latency","latency"],[352,0,5,"sim_start","sim_start"],[353,0,5,"do_comp","do_comp"],[354,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[355,0,0,"CLK_GEN","CLK_GEN"],[356,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[357,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[358,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"],[359,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[360,0,2,"CALC_LATENCY","CALC_LATENCY"],[361,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[362,0,1,"Input Ready","Input_Ready"]]);