# riscv32i_w1
5 stage pipeline implementation
