

================================================================
== Vivado HLS Report for 'ma_unitdatax_request'
================================================================
* Date:           Mon Nov  2 20:52:12 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.180 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     1563| 20.000 ns | 15.630 us |    2|  1563|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_enqueue_dequeue_fram_fu_263   |enqueue_dequeue_fram   |        1|      202| 10.000 ns |  2.020 us |     1|   202|   none  |
        |grp_compose_mac_frame_fu_291      |compose_mac_frame      |     1215|     1215| 12.150 us | 12.150 us |  1215|  1215|   none  |
        |grp_ma_unitdatax_status_s_fu_299  |ma_unitdatax_status_s  |        0|        0|    0 ns   |    0 ns   |     0|     0|   none  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      140|      140|         2|          -|          -|    70|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      4|      -|      -|    -|
|Expression       |        -|      4|      0|   1116|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        1|      0|    343|   1544|    0|
|Memory           |        1|      -|     16|      9|    0|
|Multiplexer      |        -|      -|      -|    303|    -|
|Register         |        -|      -|    564|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        2|      8|    923|   2972|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        2|      8|      2|     14|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+-----+-----+-----+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------+-----------------------+---------+-------+-----+-----+-----+
    |grp_compose_mac_frame_fu_291      |compose_mac_frame      |        0|      0|  118|  723|    0|
    |grp_enqueue_dequeue_fram_fu_263   |enqueue_dequeue_fram   |        1|      0|  176|  686|    0|
    |grp_ma_unitdatax_status_s_fu_299  |ma_unitdatax_status_s  |        0|      0|   49|  135|    0|
    +----------------------------------+-----------------------+---------+-------+-----+-----+-----+
    |Total                             |                       |        1|      0|  343| 1544|    0|
    +----------------------------------+-----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |ma_unitdatax_requeOg_U9   |ma_unitdatax_requeOg  |  i0 * i1  |
    |ma_unitdatax_requeOg_U10  |ma_unitdatax_requeOg  |  i0 * i1  |
    |ma_unitdatax_requeOg_U11  |ma_unitdatax_requeOg  |  i0 * i1  |
    |ma_unitdatax_requeOg_U12  |ma_unitdatax_requeOg  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |llc_data_U  |ma_unitdatax_requcud  |        0|  16|   9|    0|    70|    8|     1|          560|
    |mac_data_U  |ma_unitdatax_requdEe  |        1|   0|   0|    0|   100|    8|     1|          800|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                      |        1|  16|   9|    0|   170|   16|     2|         1360|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |low_1_fu_870_p2        |     *    |      1|  0|    6|          15|          16|
    |low_3_fu_804_p2        |     *    |      1|  0|    6|          15|          16|
    |low_5_fu_738_p2        |     *    |      1|  0|    6|          15|          16|
    |low_7_fu_600_p2        |     *    |      1|  0|    6|          15|          16|
    |add_ln10_1_fu_830_p2   |     +    |      0|  0|   23|           4|          16|
    |add_ln10_2_fu_764_p2   |     +    |      0|  0|   23|           4|          16|
    |add_ln10_3_fu_626_p2   |     +    |      0|  0|   23|           4|          16|
    |add_ln10_fu_896_p2     |     +    |      0|  0|   23|           4|          16|
    |add_ln41_fu_525_p2     |     +    |      0|  0|   13|           4|           2|
    |add_ln80_fu_571_p2     |     +    |      0|  0|   13|           4|           4|
    |grp_fu_346_p2          |     +    |      0|  0|   19|          12|           1|
    |i_fu_509_p2            |     +    |      0|  0|   15|           7|           1|
    |x_10_fu_641_p2         |     +    |      0|  0|   39|          32|          32|
    |x_11_fu_664_p2         |     +    |      0|  0|   39|          32|          32|
    |x_1_fu_911_p2          |     +    |      0|  0|   39|          32|          32|
    |x_2_fu_718_p2          |     +    |      0|  0|   39|          32|          32|
    |x_4_fu_845_p2          |     +    |      0|  0|   39|          32|          32|
    |x_5_fu_700_p2          |     +    |      0|  0|   39|          32|          32|
    |x_7_fu_779_p2          |     +    |      0|  0|   39|          32|          32|
    |x_8_fu_682_p2          |     +    |      0|  0|   39|          32|          32|
    |and_ln23_fu_377_p2     |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1063      |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1068      |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1074      |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1079      |    and   |      0|  0|    2|           1|           1|
    |ap_condition_1083      |    and   |      0|  0|    2|           1|           1|
    |empty_11_fu_401_p2     |   icmp   |      0|  0|   11|           7|           3|
    |empty_13_fu_413_p2     |   icmp   |      0|  0|    9|           4|           2|
    |empty_14_fu_419_p2     |   icmp   |      0|  0|    9|           4|           3|
    |empty_16_fu_431_p2     |   icmp   |      0|  0|    9|           4|           3|
    |empty_18_fu_443_p2     |   icmp   |      0|  0|    9|           4|           4|
    |empty_20_fu_455_p2     |   icmp   |      0|  0|    9|           4|           4|
    |empty_22_fu_467_p2     |   icmp   |      0|  0|    9|           4|           4|
    |empty_24_fu_479_p2     |   icmp   |      0|  0|    9|           4|           4|
    |empty_26_fu_491_p2     |   icmp   |      0|  0|    9|           4|           1|
    |empty_30_fu_546_p2     |   icmp   |      0|  0|    9|           4|           2|
    |empty_31_fu_551_p2     |   icmp   |      0|  0|    9|           4|           1|
    |empty_9_fu_389_p2      |   icmp   |      0|  0|   11|           7|           4|
    |empty_fu_383_p2        |   icmp   |      0|  0|   11|           7|           5|
    |grp_fu_322_p2          |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln23_1_fu_371_p2  |   icmp   |      0|  0|   11|           8|           8|
    |icmp_ln23_fu_365_p2    |   icmp   |      0|  0|   11|           8|           5|
    |icmp_ln35_fu_503_p2    |   icmp   |      0|  0|   11|           7|           7|
    |icmp_ln41_fu_540_p2    |   icmp   |      0|  0|    9|           3|           1|
    |icmp_ln67_fu_565_p2    |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln80_fu_586_p2    |   icmp   |      0|  0|    9|           3|           1|
    |empty_10_fu_395_p2     |    or    |      0|  0|    2|           1|           1|
    |empty_12_fu_407_p2     |    or    |      0|  0|    2|           1|           1|
    |empty_15_fu_425_p2     |    or    |      0|  0|    2|           1|           1|
    |empty_17_fu_437_p2     |    or    |      0|  0|    2|           1|           1|
    |empty_19_fu_449_p2     |    or    |      0|  0|    2|           1|           1|
    |empty_21_fu_461_p2     |    or    |      0|  0|    2|           1|           1|
    |empty_23_fu_473_p2     |    or    |      0|  0|    2|           1|           1|
    |empty_25_fu_485_p2     |    or    |      0|  0|    2|           1|           1|
    |empty_27_fu_497_p2     |    or    |      0|  0|    2|           1|           1|
    |empty_32_fu_556_p2     |    or    |      0|  0|    2|           1|           1|
    |x_3_fu_839_p2          |    shl   |      0|  0|  101|          32|          32|
    |x_6_fu_773_p2          |    shl   |      0|  0|  101|          32|          32|
    |x_9_fu_635_p2          |    shl   |      0|  0|  101|          32|          32|
    |x_fu_905_p2            |    shl   |      0|  0|  101|          32|          32|
    +-----------------------+----------+-------+---+-----+------------+------------+
    |Total                  |          |      4|  0| 1116|         599|         604|
    +-----------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  121|         26|    1|         26|
    |grp_enqueue_dequeue_fram_fu_263_ac          |   27|          5|    2|         10|
    |grp_ma_unitdatax_status_s_fu_299_trans_sts  |   38|          7|    3|         21|
    |i_0_reg_252                                 |    9|          2|    7|         14|
    |llc_data_address0                           |   15|          3|    7|         21|
    |llc_data_ce0                                |   15|          3|    1|          3|
    |mac_data_address0                           |   15|          3|    7|         21|
    |mac_data_ce0                                |   15|          3|    1|          3|
    |mac_data_ce1                                |    9|          2|    1|          2|
    |mac_data_we0                                |    9|          2|    1|          2|
    |mac_data_we1                                |    9|          2|    1|          2|
    |rand_state                                  |   21|          4|   32|        128|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  303|         62|   64|        253|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |and_ln23_reg_974                              |   1|   0|    1|          0|
    |ap_CS_fsm                                     |  25|   0|   25|          0|
    |empty_12_reg_978                              |   1|   0|    1|          0|
    |empty_27_reg_982                              |   1|   0|    1|          0|
    |empty_32_reg_1014                             |   1|   0|    1|          0|
    |grp_compose_mac_frame_fu_291_ap_start_reg     |   1|   0|    1|          0|
    |grp_enqueue_dequeue_fram_fu_263_ap_start_reg  |   1|   0|    1|          0|
    |high_11_reg_1039                              |  32|   0|   32|          0|
    |high_3_reg_1138                               |  32|   0|   32|          0|
    |high_7_reg_1105                               |  32|   0|   32|          0|
    |high_9_reg_1072                               |  32|   0|   32|          0|
    |i_0_reg_252                                   |   7|   0|    7|          0|
    |i_reg_989                                     |   7|   0|    7|          0|
    |icmp_ln41_reg_1010                            |   1|   0|    1|          0|
    |icmp_ln43_reg_1125                            |   1|   0|    1|          0|
    |icmp_ln56_reg_1092                            |   1|   0|    1|          0|
    |icmp_ln67_reg_1018                            |   1|   0|    1|          0|
    |icmp_ln69_reg_1059                            |   1|   0|    1|          0|
    |icmp_ln80_reg_1022                            |   1|   0|    1|          0|
    |icmp_ln82_reg_1026                            |   1|   0|    1|          0|
    |low_1_reg_1133                                |  32|   0|   32|          0|
    |low_3_reg_1100                                |  32|   0|   32|          0|
    |low_5_reg_1067                                |  32|   0|   32|          0|
    |low_7_reg_1034                                |  32|   0|   32|          0|
    |medium_state                                  |   0|   0|    1|          1|
    |medium_state_load_1_reg_1096                  |   0|   0|    1|          1|
    |medium_state_load_2_reg_1063                  |   0|   0|    1|          1|
    |medium_state_load_3_reg_1030                  |   0|   0|    1|          1|
    |medium_state_load_reg_1129                    |   0|   0|    1|          1|
    |rand_state                                    |  32|   0|   32|          0|
    |seq_number                                    |  12|   0|   12|          0|
    |seq_number_load_reg_1004                      |  12|   0|   12|          0|
    |tmp_2_reg_1153                                |   1|   0|    1|          0|
    |tmp_4_reg_1120                                |   1|   0|    1|          0|
    |tmp_5_reg_1087                                |   1|   0|    1|          0|
    |tmp_6_reg_1054                                |   1|   0|    1|          0|
    |tmp_reg_970                                   |   1|   0|    1|          0|
    |trunc_ln10_1_reg_1110                         |  16|   0|   16|          0|
    |trunc_ln10_2_reg_1077                         |  16|   0|   16|          0|
    |trunc_ln10_3_reg_1044                         |  16|   0|   16|          0|
    |trunc_ln11_1_reg_1115                         |  31|   0|   31|          0|
    |trunc_ln11_2_reg_1082                         |  31|   0|   31|          0|
    |trunc_ln11_3_reg_1049                         |  31|   0|   31|          0|
    |trunc_ln11_reg_1148                           |  31|   0|   31|          0|
    |trunc_ln1_reg_1143                            |  16|   0|   16|          0|
    |zext_ln36_reg_994                             |   7|   0|   64|         57|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 564|   0|  626|         62|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |     ma_unitdatax_request     | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |     ma_unitdatax_request     | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |     ma_unitdatax_request     | return value |
|ap_done                       | out |    1| ap_ctrl_hs |     ma_unitdatax_request     | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |     ma_unitdatax_request     | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |     ma_unitdatax_request     | return value |
|source_addr_mac_address0      | out |    3|  ap_memory |        source_addr_mac       |     array    |
|source_addr_mac_ce0           | out |    1|  ap_memory |        source_addr_mac       |     array    |
|source_addr_mac_we0           | out |    1|  ap_memory |        source_addr_mac       |     array    |
|source_addr_mac_d0            | out |    8|  ap_memory |        source_addr_mac       |     array    |
|source_addr_mac_q0            |  in |    8|  ap_memory |        source_addr_mac       |     array    |
|source_addr_mac_address1      | out |    3|  ap_memory |        source_addr_mac       |     array    |
|source_addr_mac_ce1           | out |    1|  ap_memory |        source_addr_mac       |     array    |
|source_addr_mac_we1           | out |    1|  ap_memory |        source_addr_mac       |     array    |
|source_addr_mac_d1            | out |    8|  ap_memory |        source_addr_mac       |     array    |
|source_addr_mac_q1            |  in |    8|  ap_memory |        source_addr_mac       |     array    |
|dest_addr_mac_address0        | out |    3|  ap_memory |         dest_addr_mac        |     array    |
|dest_addr_mac_ce0             | out |    1|  ap_memory |         dest_addr_mac        |     array    |
|dest_addr_mac_we0             | out |    1|  ap_memory |         dest_addr_mac        |     array    |
|dest_addr_mac_d0              | out |    8|  ap_memory |         dest_addr_mac        |     array    |
|dest_addr_mac_q0              |  in |    8|  ap_memory |         dest_addr_mac        |     array    |
|dest_addr_mac_address1        | out |    3|  ap_memory |         dest_addr_mac        |     array    |
|dest_addr_mac_ce1             | out |    1|  ap_memory |         dest_addr_mac        |     array    |
|dest_addr_mac_we1             | out |    1|  ap_memory |         dest_addr_mac        |     array    |
|dest_addr_mac_d1              | out |    8|  ap_memory |         dest_addr_mac        |     array    |
|dest_addr_mac_q1              |  in |    8|  ap_memory |         dest_addr_mac        |     array    |
|data_address0                 | out |    7|  ap_memory |             data             |     array    |
|data_ce0                      | out |    1|  ap_memory |             data             |     array    |
|data_q0                       |  in |    8|  ap_memory |             data             |     array    |
|up                            |  in |    4|   ap_none  |              up              |    scalar    |
|s_class                       |  in |    1|   ap_none  |            s_class           |    scalar    |
|c_identifier_operating_class  |  in |    8|   ap_none  | c_identifier_operating_class |    scalar    |
|c_identifier_channel_number   |  in |    8|   ap_none  |  c_identifier_channel_number |    scalar    |
|t_slot                        |  in |    2|   ap_none  |            t_slot            |    scalar    |
|d_rate                        |  in |    7|   ap_none  |            d_rate            |    scalar    |
|tx_power_lvl                  |  in |    4|   ap_none  |         tx_power_lvl         |    scalar    |
|expiry_time                   |  in |   64|   ap_none  |          expiry_time         |    scalar    |
+------------------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 25 2 3 24 4 
2 --> 11 
3 --> 11 
4 --> 5 6 
5 --> 4 
6 --> 20 16 12 7 11 
7 --> 8 
8 --> 9 10 11 
9 --> 11 
10 --> 11 
11 --> 
12 --> 13 
13 --> 14 11 15 
14 --> 11 
15 --> 11 
16 --> 17 
17 --> 18 11 19 
18 --> 11 
19 --> 11 
20 --> 21 
21 --> 22 11 23 
22 --> 11 
23 --> 11 
24 --> 11 
25 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.39>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %source_addr_mac), !map !64"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i8]* %dest_addr_mac), !map !70"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([70 x i8]* %data), !map !74"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %up), !map !80"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %s_class), !map !86"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %c_identifier_operating_class), !map !90"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %c_identifier_channel_number), !map !94"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %t_slot), !map !98"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i7 %d_rate), !map !102"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %tx_power_lvl), !map !106"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %expiry_time), !map !110"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([21 x i8]* @ma_unitdatax_request_1) nounwind"   --->   Operation 37 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tx_power_lvl_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %tx_power_lvl)"   --->   Operation 38 'read' 'tx_power_lvl_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%d_rate_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %d_rate)"   --->   Operation 39 'read' 'd_rate_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%c_identifier_channel = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %c_identifier_channel_number)"   --->   Operation 40 'read' 'c_identifier_channel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%c_identifier_operati = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %c_identifier_operating_class)"   --->   Operation 41 'read' 'c_identifier_operati' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%s_class_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %s_class)"   --->   Operation 42 'read' 's_class_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%up_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %up)"   --->   Operation 43 'read' 'up_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (2.16ns)   --->   "%llc_data = alloca [70 x i8], align 16" [fyp/MA_UNITDATAX_request.c:32]   --->   Operation 44 'alloca' 'llc_data' <Predicate = true> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_1 : Operation 45 [1/1] (2.22ns)   --->   "%mac_data = alloca [100 x i8], align 16" [fyp/MA_UNITDATAX_request.c:33]   --->   Operation 45 'alloca' 'mac_data' <Predicate = true> <Delay = 2.22>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %up_read, i32 3)" [fyp/MA_UNITDATAX_request.c:15]   --->   Operation 46 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %2" [fyp/MA_UNITDATAX_request.c:15]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %s_class_read, label %4, label %3" [fyp/MA_UNITDATAX_request.c:19]   --->   Operation 48 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.47ns)   --->   "%icmp_ln23 = icmp eq i8 %c_identifier_operati, 17" [fyp/MA_UNITDATAX_request.c:23]   --->   Operation 49 'icmp' 'icmp_ln23' <Predicate = (!tmp & s_class_read)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.47ns)   --->   "%icmp_ln23_1 = icmp eq i8 %c_identifier_channel, -78" [fyp/MA_UNITDATAX_request.c:23]   --->   Operation 50 'icmp' 'icmp_ln23_1' <Predicate = (!tmp & s_class_read)> <Delay = 1.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.97ns)   --->   "%and_ln23 = and i1 %icmp_ln23, %icmp_ln23_1" [fyp/MA_UNITDATAX_request.c:23]   --->   Operation 51 'and' 'and_ln23' <Predicate = (!tmp & s_class_read)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %and_ln23, label %5, label %._crit_edge" [fyp/MA_UNITDATAX_request.c:23]   --->   Operation 52 'br' <Predicate = (!tmp & s_class_read)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.46ns)   --->   "%empty = icmp eq i7 %d_rate_read, 24"   --->   Operation 53 'icmp' 'empty' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (1.46ns)   --->   "%empty_9 = icmp eq i7 %d_rate_read, 12"   --->   Operation 54 'icmp' 'empty_9' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node empty_12)   --->   "%empty_10 = or i1 %empty_9, %empty"   --->   Operation 55 'or' 'empty_10' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.46ns)   --->   "%empty_11 = icmp eq i7 %d_rate_read, 6"   --->   Operation 56 'icmp' 'empty_11' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_12 = or i1 %empty_11, %empty_10"   --->   Operation 57 'or' 'empty_12' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %empty_12, label %._crit_edge18, label %._crit_edge15"   --->   Operation 58 'br' <Predicate = (!tmp & s_class_read & and_ln23)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.44ns)   --->   "%empty_13 = icmp eq i4 %tx_power_lvl_read, -1"   --->   Operation 59 'icmp' 'empty_13' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.44ns)   --->   "%empty_14 = icmp eq i4 %tx_power_lvl_read, -2"   --->   Operation 60 'icmp' 'empty_14' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_15 = or i1 %empty_14, %empty_13"   --->   Operation 61 'or' 'empty_15' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.44ns)   --->   "%empty_16 = icmp eq i4 %tx_power_lvl_read, -3"   --->   Operation 62 'icmp' 'empty_16' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_17 = or i1 %empty_16, %empty_15"   --->   Operation 63 'or' 'empty_17' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (1.44ns)   --->   "%empty_18 = icmp eq i4 %tx_power_lvl_read, -4"   --->   Operation 64 'icmp' 'empty_18' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_19 = or i1 %empty_18, %empty_17"   --->   Operation 65 'or' 'empty_19' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (1.44ns)   --->   "%empty_20 = icmp eq i4 %tx_power_lvl_read, -5"   --->   Operation 66 'icmp' 'empty_20' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%empty_21 = or i1 %empty_20, %empty_19"   --->   Operation 67 'or' 'empty_21' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (1.44ns)   --->   "%empty_22 = icmp eq i4 %tx_power_lvl_read, -6"   --->   Operation 68 'icmp' 'empty_22' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_23 = or i1 %empty_22, %empty_21"   --->   Operation 69 'or' 'empty_23' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (1.44ns)   --->   "%empty_24 = icmp eq i4 %tx_power_lvl_read, -7"   --->   Operation 70 'icmp' 'empty_24' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node empty_27)   --->   "%empty_25 = or i1 %empty_24, %empty_23"   --->   Operation 71 'or' 'empty_25' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (1.44ns)   --->   "%empty_26 = icmp eq i4 %tx_power_lvl_read, 0"   --->   Operation 72 'icmp' 'empty_26' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_27 = or i1 %empty_26, %empty_25"   --->   Operation 73 'or' 'empty_27' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "br i1 %empty_27, label %._crit_edge15, label %.preheader.preheader"   --->   Operation 74 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.66ns)   --->   "br label %.preheader" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 75 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27)> <Delay = 1.66>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 76 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 2)" [fyp/MA_UNITDATAX_request.c:20]   --->   Operation 76 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:21]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 1> <Delay = 3.18>
ST_3 : Operation 78 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 3)" [fyp/MA_UNITDATAX_request.c:24]   --->   Operation 78 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:25]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 2.22>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 80 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (1.46ns)   --->   "%icmp_ln35 = icmp eq i7 %i_0, -58" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 81 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 70, i64 70, i64 70)"   --->   Operation 82 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (2.03ns)   --->   "%i = add i7 %i_0, 1" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 83 'add' 'i' <Predicate = true> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %7, label %6" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 84 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i7 %i_0 to i64" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 85 'zext' 'zext_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [70 x i8]* %data, i64 0, i64 %zext_ln36" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 86 'getelementptr' 'data_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 87 [2/2] (2.16ns)   --->   "%data_load = load i8* %data_addr, align 1" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 87 'load' 'data_load' <Predicate = (!icmp_ln35)> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%seq_number_load = load i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:39]   --->   Operation 88 'load' 'seq_number_load' <Predicate = (icmp_ln35)> <Delay = 0.00>
ST_4 : Operation 89 [2/2] (2.22ns)   --->   "call fastcc void @compose_mac_frame(i12 zeroext %seq_number_load, i4 zeroext %up_read, [70 x i8]* %llc_data, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:39]   --->   Operation 89 'call' <Predicate = (icmp_ln35)> <Delay = 2.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 2> <Delay = 4.32>
ST_5 : Operation 90 [1/2] (2.16ns)   --->   "%data_load = load i8* %data_addr, align 1" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 90 'load' 'data_load' <Predicate = true> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%llc_data_addr = getelementptr inbounds [70 x i8]* %llc_data, i64 0, i64 %zext_ln36" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 91 'getelementptr' 'llc_data_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (2.16ns)   --->   "store i8 %data_load, i8* %llc_data_addr, align 1" [fyp/MA_UNITDATAX_request.c:36]   --->   Operation 92 'store' <Predicate = true> <Delay = 2.16> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.22> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 100> <RAM>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "br label %.preheader" [fyp/MA_UNITDATAX_request.c:35]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 2.96>
ST_6 : Operation 94 [1/2] (0.00ns)   --->   "call fastcc void @compose_mac_frame(i12 zeroext %seq_number_load, i4 zeroext %up_read, [70 x i8]* %llc_data, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:39]   --->   Operation 94 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 95 [1/1] (1.77ns)   --->   "%add_ln41 = add i4 %up_read, -1" [fyp/MA_UNITDATAX_request.c:41]   --->   Operation 95 'add' 'add_ln41' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_1 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %add_ln41, i32 1, i32 3)" [fyp/MA_UNITDATAX_request.c:41]   --->   Operation 96 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.18ns)   --->   "%icmp_ln41 = icmp eq i3 %tmp_1, 0" [fyp/MA_UNITDATAX_request.c:41]   --->   Operation 97 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %8, label %11" [fyp/MA_UNITDATAX_request.c:41]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (1.44ns)   --->   "%empty_30 = icmp eq i4 %up_read, 3"   --->   Operation 99 'icmp' 'empty_30' <Predicate = (!icmp_ln41)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (1.44ns)   --->   "%empty_31 = icmp eq i4 %up_read, 0"   --->   Operation 100 'icmp' 'empty_31' <Predicate = (!icmp_ln41)> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.97ns)   --->   "%empty_32 = or i1 %empty_31, %empty_30"   --->   Operation 101 'or' 'empty_32' <Predicate = (!icmp_ln41)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %empty_32, label %._crit_edge29, label %14"   --->   Operation 102 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i4 %up_read to i3" [fyp/MA_UNITDATAX_request.c:67]   --->   Operation 103 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln41 & !empty_32)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (1.18ns)   --->   "%icmp_ln67 = icmp slt i3 %trunc_ln67, -2" [fyp/MA_UNITDATAX_request.c:67]   --->   Operation 104 'icmp' 'icmp_ln67' <Predicate = (!icmp_ln41 & !empty_32)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln67, label %15, label %18" [fyp/MA_UNITDATAX_request.c:67]   --->   Operation 105 'br' <Predicate = (!icmp_ln41 & !empty_32)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.77ns)   --->   "%add_ln80 = add i4 %up_read, -6" [fyp/MA_UNITDATAX_request.c:80]   --->   Operation 106 'add' 'add_ln80' <Predicate = (!icmp_ln41 & !empty_32 & !icmp_ln67)> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_3 = call i3 @_ssdm_op_PartSelect.i3.i4.i32.i32(i4 %add_ln80, i32 1, i32 3)" [fyp/MA_UNITDATAX_request.c:80]   --->   Operation 107 'partselect' 'tmp_3' <Predicate = (!icmp_ln41 & !empty_32 & !icmp_ln67)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (1.18ns)   --->   "%icmp_ln80 = icmp eq i3 %tmp_3, 0" [fyp/MA_UNITDATAX_request.c:80]   --->   Operation 108 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln41 & !empty_32 & !icmp_ln67)> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %19, label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:80]   --->   Operation 109 'br' <Predicate = (!icmp_ln41 & !empty_32 & !icmp_ln67)> <Delay = 0.00>

State 7 <SV = 3> <Delay = 4.48>
ST_7 : Operation 110 [2/2] (4.48ns)   --->   "%enqueue_res_vo = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext -1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:81]   --->   Operation 110 'call' 'enqueue_res_vo' <Predicate = true> <Delay = 4.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 4> <Delay = 7.18>
ST_8 : Operation 111 [1/2] (0.00ns)   --->   "%enqueue_res_vo = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext -1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:81]   --->   Operation 111 'call' 'enqueue_res_vo' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 112 [1/1] (1.18ns)   --->   "%icmp_ln82 = icmp eq i3 %enqueue_res_vo, -2" [fyp/MA_UNITDATAX_request.c:82]   --->   Operation 112 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln82, label %20, label %21" [fyp/MA_UNITDATAX_request.c:82]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%medium_state_load_3 = load volatile i1* @medium_state, align 1" [fyp/MA_UNITDATAX_request.c:83]   --->   Operation 114 'load' 'medium_state_load_3' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %medium_state_load_3, label %._crit_edge33, label %hls_label_03" [fyp/MA_UNITDATAX_request.c:83]   --->   Operation 115 'br' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%rand_state_load_3 = load i32* @rand_state, align 4" [fyp/r_n_g.c:5->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 116 'load' 'rand_state_load_3' <Predicate = (icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%low_6 = trunc i32 %rand_state_load_3 to i15" [fyp/r_n_g.c:5->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 117 'trunc' 'low_6' <Predicate = (icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln5_3 = zext i15 %low_6 to i32" [fyp/r_n_g.c:5->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 118 'zext' 'zext_ln5_3' <Predicate = (icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (5.57ns)   --->   "%low_7 = mul i32 %zext_ln5_3, 48271" [fyp/r_n_g.c:7->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 119 'mul' 'low_7' <Predicate = (icmp_ln82 & !medium_state_load_3)> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%high_6 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load_3, i32 15, i32 31)" [fyp/r_n_g.c:8->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 120 'partselect' 'high_6' <Predicate = (icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%high_10 = zext i17 %high_6 to i32" [fyp/r_n_g.c:8->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 121 'zext' 'high_10' <Predicate = (icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_11 = mul i32 48271, %high_10" [fyp/r_n_g.c:9->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 122 'mul' 'high_11' <Predicate = (icmp_ln82 & !medium_state_load_3)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln10_3 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_11, i32 16, i32 31)" [fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 123 'partselect' 'trunc_ln10_3' <Predicate = (icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>

State 9 <SV = 5> <Delay = 3.18>
ST_9 : Operation 124 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext -3)" [fyp/MA_UNITDATAX_request.c:90]   --->   Operation 124 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:91]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 5.81>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_7, [1 x i8]* @p_str221, [4 x i8]* @p_str322, [1 x i8]* @p_str221, i32 -1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221) nounwind" [fyp/r_n_g.c:7->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 126 'specfucore' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node x_10)   --->   "%trunc_ln9_3 = trunc i32 %high_11 to i16" [fyp/r_n_g.c:9->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 127 'trunc' 'trunc_ln9_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node x_10)   --->   "%zext_ln10_6 = zext i16 %trunc_ln9_3 to i32" [fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 128 'zext' 'zext_ln10_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (2.14ns)   --->   "%add_ln10_3 = add i16 15, %trunc_ln10_3" [fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 129 'add' 'add_ln10_3' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node x_10)   --->   "%zext_ln10_7 = zext i16 %add_ln10_3 to i32" [fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 130 'zext' 'zext_ln10_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node x_10)   --->   "%x_9 = shl i32 %zext_ln10_6, %zext_ln10_7" [fyp/r_n_g.c:10->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 131 'shl' 'x_9' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_10 = add i32 %low_7, %x_9" [fyp/r_n_g.c:11->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 132 'add' 'x_10' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln11_3 = trunc i32 %x_10 to i31" [fyp/r_n_g.c:11->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 133 'trunc' 'trunc_ln11_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_10, i32 31)" [fyp/r_n_g.c:12->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 134 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 11 <SV = 6> <Delay = 4.42>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_i_i2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind" [fyp/r_n_g.c:8->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 135 'specregionbegin' 'tmp_i_i2' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_i_i2) nounwind" [fyp/r_n_g.c:9->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 136 'specregionend' 'empty_35' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln12_3 = zext i31 %trunc_ln11_3 to i32" [fyp/r_n_g.c:12->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 137 'zext' 'zext_ln12_3' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln12_7 = zext i1 %tmp_6 to i32" [fyp/r_n_g.c:12->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 138 'zext' 'zext_ln12_7' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (2.66ns)   --->   "%x_11 = add i32 %zext_ln12_7, %zext_ln12_3" [fyp/r_n_g.c:12->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 139 'add' 'x_11' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82 & !medium_state_load_3)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (1.75ns)   --->   "store i32 %x_11, i32* @rand_state, align 4" [fyp/r_n_g.c:13->fyp/edca.c:312->fyp/MA_UNITDATAX_request.c:84]   --->   Operation 140 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82 & !medium_state_load_3)> <Delay = 1.75>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "br label %._crit_edge33" [fyp/MA_UNITDATAX_request.c:85]   --->   Operation 141 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82 & !medium_state_load_3)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 0)" [fyp/MA_UNITDATAX_request.c:86]   --->   Operation 142 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 143 [1/1] (2.13ns)   --->   "%add_ln87 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:87]   --->   Operation 143 'add' 'add_ln87' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 144 [1/1] (1.75ns)   --->   "store i12 %add_ln87, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:87]   --->   Operation 144 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82)> <Delay = 1.75>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:88]   --->   Operation 145 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & !icmp_ln67 & icmp_ln80 & icmp_ln82)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_i_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind" [fyp/r_n_g.c:8->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 146 'specregionbegin' 'tmp_i_i1' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_i_i1) nounwind" [fyp/r_n_g.c:9->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 147 'specregionend' 'empty_34' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i31 %trunc_ln11_2 to i32" [fyp/r_n_g.c:12->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 148 'zext' 'zext_ln12_2' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln12_6 = zext i1 %tmp_5 to i32" [fyp/r_n_g.c:12->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 149 'zext' 'zext_ln12_6' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (2.66ns)   --->   "%x_8 = add i32 %zext_ln12_6, %zext_ln12_2" [fyp/r_n_g.c:12->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 150 'add' 'x_8' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69 & !medium_state_load_2)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (1.75ns)   --->   "store i32 %x_8, i32* @rand_state, align 4" [fyp/r_n_g.c:13->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 151 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69 & !medium_state_load_2)> <Delay = 1.75>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "br label %._crit_edge31" [fyp/MA_UNITDATAX_request.c:72]   --->   Operation 152 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 0)" [fyp/MA_UNITDATAX_request.c:73]   --->   Operation 153 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 154 [1/1] (2.13ns)   --->   "%add_ln74 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:74]   --->   Operation 154 'add' 'add_ln74' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 155 [1/1] (1.75ns)   --->   "store i12 %add_ln74, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:74]   --->   Operation 155 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69)> <Delay = 1.75>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:75]   --->   Operation 156 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & !empty_32 & icmp_ln67 & icmp_ln69)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_i_i3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind" [fyp/r_n_g.c:8->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 157 'specregionbegin' 'tmp_i_i3' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_i_i3) nounwind" [fyp/r_n_g.c:9->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 158 'specregionend' 'empty_33' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i31 %trunc_ln11_1 to i32" [fyp/r_n_g.c:12->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 159 'zext' 'zext_ln12_1' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln12_5 = zext i1 %tmp_4 to i32" [fyp/r_n_g.c:12->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 160 'zext' 'zext_ln12_5' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (2.66ns)   --->   "%x_5 = add i32 %zext_ln12_5, %zext_ln12_1" [fyp/r_n_g.c:12->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 161 'add' 'x_5' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56 & !medium_state_load_1)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 162 [1/1] (1.75ns)   --->   "store i32 %x_5, i32* @rand_state, align 4" [fyp/r_n_g.c:13->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 162 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56 & !medium_state_load_1)> <Delay = 1.75>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "br label %._crit_edge30" [fyp/MA_UNITDATAX_request.c:59]   --->   Operation 163 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 0)" [fyp/MA_UNITDATAX_request.c:60]   --->   Operation 164 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 165 [1/1] (2.13ns)   --->   "%add_ln61 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:61]   --->   Operation 165 'add' 'add_ln61' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (1.75ns)   --->   "store i12 %add_ln61, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:61]   --->   Operation 166 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56)> <Delay = 1.75>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:62]   --->   Operation 167 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & !icmp_ln41 & empty_32 & icmp_ln56)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str19) nounwind" [fyp/r_n_g.c:8->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 168 'specregionbegin' 'tmp_i_i' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43 & !medium_state_load)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str19, i32 %tmp_i_i) nounwind" [fyp/r_n_g.c:9->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 169 'specregionend' 'empty_29' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43 & !medium_state_load)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i31 %trunc_ln11 to i32" [fyp/r_n_g.c:12->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 170 'zext' 'zext_ln12' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43 & !medium_state_load)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln12_4 = zext i1 %tmp_2 to i32" [fyp/r_n_g.c:12->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 171 'zext' 'zext_ln12_4' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43 & !medium_state_load)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (2.66ns)   --->   "%x_2 = add i32 %zext_ln12_4, %zext_ln12" [fyp/r_n_g.c:12->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 172 'add' 'x_2' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43 & !medium_state_load)> <Delay = 2.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 173 [1/1] (1.75ns)   --->   "store i32 %x_2, i32* @rand_state, align 4" [fyp/r_n_g.c:13->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 173 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43 & !medium_state_load)> <Delay = 1.75>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "br label %._crit_edge27" [fyp/MA_UNITDATAX_request.c:46]   --->   Operation 174 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43 & !medium_state_load)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 0)" [fyp/MA_UNITDATAX_request.c:47]   --->   Operation 175 'call' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43)> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 176 [1/1] (2.13ns)   --->   "%add_ln48 = add i12 %seq_number_load, 1" [fyp/MA_UNITDATAX_request.c:48]   --->   Operation 176 'add' 'add_ln48' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 177 [1/1] (1.75ns)   --->   "store i12 %add_ln48, i12* @seq_number, align 2" [fyp/MA_UNITDATAX_request.c:48]   --->   Operation 177 'store' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43)> <Delay = 1.75>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:49]   --->   Operation 178 'br' <Predicate = (!tmp & s_class_read & and_ln23 & empty_12 & !empty_27 & icmp_ln41 & icmp_ln43)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "ret void" [fyp/MA_UNITDATAX_request.c:94]   --->   Operation 179 'ret' <Predicate = true> <Delay = 0.00>

State 12 <SV = 3> <Delay = 4.48>
ST_12 : Operation 180 [2/2] (4.48ns)   --->   "%enqueue_res_vi = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext -2, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:68]   --->   Operation 180 'call' 'enqueue_res_vi' <Predicate = true> <Delay = 4.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 4> <Delay = 7.18>
ST_13 : Operation 181 [1/2] (0.00ns)   --->   "%enqueue_res_vi = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext -2, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:68]   --->   Operation 181 'call' 'enqueue_res_vi' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 182 [1/1] (1.18ns)   --->   "%icmp_ln69 = icmp eq i3 %enqueue_res_vi, -2" [fyp/MA_UNITDATAX_request.c:69]   --->   Operation 182 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 183 [1/1] (0.00ns)   --->   "br i1 %icmp_ln69, label %16, label %17" [fyp/MA_UNITDATAX_request.c:69]   --->   Operation 183 'br' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%medium_state_load_2 = load volatile i1* @medium_state, align 1" [fyp/MA_UNITDATAX_request.c:70]   --->   Operation 184 'load' 'medium_state_load_2' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %medium_state_load_2, label %._crit_edge31, label %hls_label_02" [fyp/MA_UNITDATAX_request.c:70]   --->   Operation 185 'br' <Predicate = (icmp_ln69)> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%rand_state_load_2 = load i32* @rand_state, align 4" [fyp/r_n_g.c:5->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 186 'load' 'rand_state_load_2' <Predicate = (icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (0.00ns)   --->   "%low_4 = trunc i32 %rand_state_load_2 to i15" [fyp/r_n_g.c:5->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 187 'trunc' 'low_4' <Predicate = (icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>
ST_13 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln5_2 = zext i15 %low_4 to i32" [fyp/r_n_g.c:5->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 188 'zext' 'zext_ln5_2' <Predicate = (icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>
ST_13 : Operation 189 [1/1] (5.57ns)   --->   "%low_5 = mul i32 %zext_ln5_2, 48271" [fyp/r_n_g.c:7->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 189 'mul' 'low_5' <Predicate = (icmp_ln69 & !medium_state_load_2)> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 190 [1/1] (0.00ns)   --->   "%high_4 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load_2, i32 15, i32 31)" [fyp/r_n_g.c:8->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 190 'partselect' 'high_4' <Predicate = (icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>
ST_13 : Operation 191 [1/1] (0.00ns)   --->   "%high_8 = zext i17 %high_4 to i32" [fyp/r_n_g.c:8->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 191 'zext' 'high_8' <Predicate = (icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>
ST_13 : Operation 192 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_9 = mul i32 48271, %high_8" [fyp/r_n_g.c:9->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 192 'mul' 'high_9' <Predicate = (icmp_ln69 & !medium_state_load_2)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln10_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_9, i32 16, i32 31)" [fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 193 'partselect' 'trunc_ln10_2' <Predicate = (icmp_ln69 & !medium_state_load_2)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 3.18>
ST_14 : Operation 194 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext -3)" [fyp/MA_UNITDATAX_request.c:77]   --->   Operation 194 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:78]   --->   Operation 195 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 5> <Delay = 5.81>
ST_15 : Operation 196 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_5, [1 x i8]* @p_str221, [4 x i8]* @p_str322, [1 x i8]* @p_str221, i32 -1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221) nounwind" [fyp/r_n_g.c:7->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 196 'specfucore' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%trunc_ln9_2 = trunc i32 %high_9 to i16" [fyp/r_n_g.c:9->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 197 'trunc' 'trunc_ln9_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%zext_ln10_4 = zext i16 %trunc_ln9_2 to i32" [fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 198 'zext' 'zext_ln10_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (2.14ns)   --->   "%add_ln10_2 = add i16 15, %trunc_ln10_2" [fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 199 'add' 'add_ln10_2' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%zext_ln10_5 = zext i16 %add_ln10_2 to i32" [fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 200 'zext' 'zext_ln10_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node x_7)   --->   "%x_6 = shl i32 %zext_ln10_4, %zext_ln10_5" [fyp/r_n_g.c:10->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 201 'shl' 'x_6' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 202 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_7 = add i32 %low_5, %x_6" [fyp/r_n_g.c:11->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 202 'add' 'x_7' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln11_2 = trunc i32 %x_7 to i31" [fyp/r_n_g.c:11->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 203 'trunc' 'trunc_ln11_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_7, i32 31)" [fyp/r_n_g.c:12->fyp/edca.c:323->fyp/MA_UNITDATAX_request.c:71]   --->   Operation 204 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>

State 16 <SV = 3> <Delay = 4.48>
ST_16 : Operation 205 [2/2] (4.48ns)   --->   "%enqueue_res_be = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext 1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:55]   --->   Operation 205 'call' 'enqueue_res_be' <Predicate = true> <Delay = 4.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 4> <Delay = 7.18>
ST_17 : Operation 206 [1/2] (0.00ns)   --->   "%enqueue_res_be = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext 1, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:55]   --->   Operation 206 'call' 'enqueue_res_be' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 207 [1/1] (1.18ns)   --->   "%icmp_ln56 = icmp eq i3 %enqueue_res_be, -2" [fyp/MA_UNITDATAX_request.c:56]   --->   Operation 207 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "br i1 %icmp_ln56, label %12, label %13" [fyp/MA_UNITDATAX_request.c:56]   --->   Operation 208 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%medium_state_load_1 = load volatile i1* @medium_state, align 1" [fyp/MA_UNITDATAX_request.c:57]   --->   Operation 209 'load' 'medium_state_load_1' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "br i1 %medium_state_load_1, label %._crit_edge30, label %hls_label_01" [fyp/MA_UNITDATAX_request.c:57]   --->   Operation 210 'br' <Predicate = (icmp_ln56)> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%rand_state_load_1 = load i32* @rand_state, align 4" [fyp/r_n_g.c:5->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 211 'load' 'rand_state_load_1' <Predicate = (icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%low_2 = trunc i32 %rand_state_load_1 to i15" [fyp/r_n_g.c:5->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 212 'trunc' 'low_2' <Predicate = (icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i15 %low_2 to i32" [fyp/r_n_g.c:5->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 213 'zext' 'zext_ln5_1' <Predicate = (icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (5.57ns)   --->   "%low_3 = mul i32 %zext_ln5_1, 48271" [fyp/r_n_g.c:7->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 214 'mul' 'low_3' <Predicate = (icmp_ln56 & !medium_state_load_1)> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%high_2 = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load_1, i32 15, i32 31)" [fyp/r_n_g.c:8->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 215 'partselect' 'high_2' <Predicate = (icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%high_5 = zext i17 %high_2 to i32" [fyp/r_n_g.c:8->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 216 'zext' 'high_5' <Predicate = (icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_7 = mul i32 48271, %high_5" [fyp/r_n_g.c:9->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 217 'mul' 'high_7' <Predicate = (icmp_ln56 & !medium_state_load_1)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%trunc_ln10_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_7, i32 16, i32 31)" [fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 218 'partselect' 'trunc_ln10_1' <Predicate = (icmp_ln56 & !medium_state_load_1)> <Delay = 0.00>

State 18 <SV = 5> <Delay = 3.18>
ST_18 : Operation 219 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext -3)" [fyp/MA_UNITDATAX_request.c:64]   --->   Operation 219 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 220 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:65]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 5> <Delay = 5.81>
ST_19 : Operation 221 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_3, [1 x i8]* @p_str221, [4 x i8]* @p_str322, [1 x i8]* @p_str221, i32 -1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221) nounwind" [fyp/r_n_g.c:7->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 221 'specfucore' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%trunc_ln9_1 = trunc i32 %high_7 to i16" [fyp/r_n_g.c:9->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 222 'trunc' 'trunc_ln9_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%zext_ln10_2 = zext i16 %trunc_ln9_1 to i32" [fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 223 'zext' 'zext_ln10_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 224 [1/1] (2.14ns)   --->   "%add_ln10_1 = add i16 15, %trunc_ln10_1" [fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 224 'add' 'add_ln10_1' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%zext_ln10_3 = zext i16 %add_ln10_1 to i32" [fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 225 'zext' 'zext_ln10_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node x_4)   --->   "%x_3 = shl i32 %zext_ln10_2, %zext_ln10_3" [fyp/r_n_g.c:10->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 226 'shl' 'x_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 227 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_4 = add i32 %low_3, %x_3" [fyp/r_n_g.c:11->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 227 'add' 'x_4' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln11_1 = trunc i32 %x_4 to i31" [fyp/r_n_g.c:11->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 228 'trunc' 'trunc_ln11_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_4, i32 31)" [fyp/r_n_g.c:12->fyp/edca.c:334->fyp/MA_UNITDATAX_request.c:58]   --->   Operation 229 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 20 <SV = 3> <Delay = 4.48>
ST_20 : Operation 230 [2/2] (4.48ns)   --->   "%enqueue_res_bk = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext 0, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:42]   --->   Operation 230 'call' 'enqueue_res_bk' <Predicate = true> <Delay = 4.48> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 4> <Delay = 7.18>
ST_21 : Operation 231 [1/2] (0.00ns)   --->   "%enqueue_res_bk = call fastcc zeroext i3 @enqueue_dequeue_fram(i2 zeroext 0, [100 x i8]* %mac_data)" [fyp/MA_UNITDATAX_request.c:42]   --->   Operation 231 'call' 'enqueue_res_bk' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 232 [1/1] (1.18ns)   --->   "%icmp_ln43 = icmp eq i3 %enqueue_res_bk, -2" [fyp/MA_UNITDATAX_request.c:43]   --->   Operation 232 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 233 [1/1] (0.00ns)   --->   "br i1 %icmp_ln43, label %9, label %10" [fyp/MA_UNITDATAX_request.c:43]   --->   Operation 233 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 234 [1/1] (0.00ns)   --->   "%medium_state_load = load volatile i1* @medium_state, align 1" [fyp/MA_UNITDATAX_request.c:44]   --->   Operation 234 'load' 'medium_state_load' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_21 : Operation 235 [1/1] (0.00ns)   --->   "br i1 %medium_state_load, label %._crit_edge27, label %hls_label_0" [fyp/MA_UNITDATAX_request.c:44]   --->   Operation 235 'br' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_21 : Operation 236 [1/1] (0.00ns)   --->   "%rand_state_load = load i32* @rand_state, align 4" [fyp/r_n_g.c:5->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 236 'load' 'rand_state_load' <Predicate = (icmp_ln43 & !medium_state_load)> <Delay = 0.00>
ST_21 : Operation 237 [1/1] (0.00ns)   --->   "%low = trunc i32 %rand_state_load to i15" [fyp/r_n_g.c:5->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 237 'trunc' 'low' <Predicate = (icmp_ln43 & !medium_state_load)> <Delay = 0.00>
ST_21 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i15 %low to i32" [fyp/r_n_g.c:5->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 238 'zext' 'zext_ln5' <Predicate = (icmp_ln43 & !medium_state_load)> <Delay = 0.00>
ST_21 : Operation 239 [1/1] (5.57ns)   --->   "%low_1 = mul i32 %zext_ln5, 48271" [fyp/r_n_g.c:7->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 239 'mul' 'low_1' <Predicate = (icmp_ln43 & !medium_state_load)> <Delay = 5.57> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 5.57> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 240 [1/1] (0.00ns)   --->   "%high = call i17 @_ssdm_op_PartSelect.i17.i32.i32.i32(i32 %rand_state_load, i32 15, i32 31)" [fyp/r_n_g.c:8->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 240 'partselect' 'high' <Predicate = (icmp_ln43 & !medium_state_load)> <Delay = 0.00>
ST_21 : Operation 241 [1/1] (0.00ns)   --->   "%high_1 = zext i17 %high to i32" [fyp/r_n_g.c:8->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 241 'zext' 'high_1' <Predicate = (icmp_ln43 & !medium_state_load)> <Delay = 0.00>
ST_21 : Operation 242 [1/1] (7.18ns) (root node of the DSP)   --->   "%high_3 = mul i32 48271, %high_1" [fyp/r_n_g.c:9->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 242 'mul' 'high_3' <Predicate = (icmp_ln43 & !medium_state_load)> <Delay = 7.18> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 7.18> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %high_3, i32 16, i32 31)" [fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 243 'partselect' 'trunc_ln1' <Predicate = (icmp_ln43 & !medium_state_load)> <Delay = 0.00>

State 22 <SV = 5> <Delay = 3.18>
ST_22 : Operation 244 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext -3)" [fyp/MA_UNITDATAX_request.c:51]   --->   Operation 244 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 245 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:52]   --->   Operation 245 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 5> <Delay = 5.81>
ST_23 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecFUCore(i32 %low_1, [1 x i8]* @p_str221, [4 x i8]* @p_str322, [1 x i8]* @p_str221, i32 -1, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221, [1 x i8]* @p_str221) nounwind" [fyp/r_n_g.c:7->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 246 'specfucore' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%trunc_ln9 = trunc i32 %high_3 to i16" [fyp/r_n_g.c:9->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 247 'trunc' 'trunc_ln9' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%zext_ln10 = zext i16 %trunc_ln9 to i32" [fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 248 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 249 [1/1] (2.14ns)   --->   "%add_ln10 = add i16 15, %trunc_ln1" [fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 249 'add' 'add_ln10' <Predicate = true> <Delay = 2.14> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%zext_ln10_1 = zext i16 %add_ln10 to i32" [fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 250 'zext' 'zext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node x_1)   --->   "%x = shl i32 %zext_ln10, %zext_ln10_1" [fyp/r_n_g.c:10->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 251 'shl' 'x' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.08> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 252 [1/1] (3.67ns) (out node of the LUT)   --->   "%x_1 = add i32 %low_1, %x" [fyp/r_n_g.c:11->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 252 'add' 'x_1' <Predicate = true> <Delay = 3.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln11 = trunc i32 %x_1 to i31" [fyp/r_n_g.c:11->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 253 'trunc' 'trunc_ln11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_1, i32 31)" [fyp/r_n_g.c:12->fyp/edca.c:345->fyp/MA_UNITDATAX_request.c:45]   --->   Operation 254 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 24 <SV = 1> <Delay = 3.18>
ST_24 : Operation 255 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext -4)" [fyp/MA_UNITDATAX_request.c:28]   --->   Operation 255 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:29]   --->   Operation 256 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 1> <Delay = 3.18>
ST_25 : Operation 257 [1/1] (3.18ns)   --->   "call fastcc void @ma_unitdatax_status_(i3 zeroext 1)" [fyp/MA_UNITDATAX_request.c:16]   --->   Operation 257 'call' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 258 [1/1] (0.00ns)   --->   "br label %._crit_edge32" [fyp/MA_UNITDATAX_request.c:17]   --->   Operation 258 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ source_addr_mac]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ dest_addr_mac]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ up]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_class]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_identifier_operating_class]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_identifier_channel_number]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ t_slot]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_rate]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_power_lvl]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ expiry_time]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ successful]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ unsupported_priority]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ unsupported_service_s]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ unsupported_channel_s]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ unsupported_tx_param]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ queue_full]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ seq_number]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_bk]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_bk]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ edca_queues]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ available_spaces_be]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_be]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_vi]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_vi]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_vo]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_vo]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ medium_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ rand_state]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 00000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 00000000000000000000000000]
tx_power_lvl_read    (read             ) [ 00000000000000000000000000]
d_rate_read          (read             ) [ 00000000000000000000000000]
c_identifier_channel (read             ) [ 00000000000000000000000000]
c_identifier_operati (read             ) [ 00000000000000000000000000]
s_class_read         (read             ) [ 01111111111111111111111111]
up_read              (read             ) [ 00001110000000000000000000]
llc_data             (alloca           ) [ 00001110000000000000000000]
mac_data             (alloca           ) [ 00001111100011001100110000]
tmp                  (bitselect        ) [ 01111111111111111111111111]
br_ln15              (br               ) [ 00000000000000000000000000]
br_ln19              (br               ) [ 00000000000000000000000000]
icmp_ln23            (icmp             ) [ 00000000000000000000000000]
icmp_ln23_1          (icmp             ) [ 00000000000000000000000000]
and_ln23             (and              ) [ 01111111111111111111111111]
br_ln23              (br               ) [ 00000000000000000000000000]
empty                (icmp             ) [ 00000000000000000000000000]
empty_9              (icmp             ) [ 00000000000000000000000000]
empty_10             (or               ) [ 00000000000000000000000000]
empty_11             (icmp             ) [ 00000000000000000000000000]
empty_12             (or               ) [ 01111111111111111111111111]
br_ln0               (br               ) [ 00000000000000000000000000]
empty_13             (icmp             ) [ 00000000000000000000000000]
empty_14             (icmp             ) [ 00000000000000000000000000]
empty_15             (or               ) [ 00000000000000000000000000]
empty_16             (icmp             ) [ 00000000000000000000000000]
empty_17             (or               ) [ 00000000000000000000000000]
empty_18             (icmp             ) [ 00000000000000000000000000]
empty_19             (or               ) [ 00000000000000000000000000]
empty_20             (icmp             ) [ 00000000000000000000000000]
empty_21             (or               ) [ 00000000000000000000000000]
empty_22             (icmp             ) [ 00000000000000000000000000]
empty_23             (or               ) [ 00000000000000000000000000]
empty_24             (icmp             ) [ 00000000000000000000000000]
empty_25             (or               ) [ 00000000000000000000000000]
empty_26             (icmp             ) [ 00000000000000000000000000]
empty_27             (or               ) [ 01111111111111111111111111]
br_ln0               (br               ) [ 00000000000000000000000000]
br_ln35              (br               ) [ 01001100000000000000000000]
call_ln20            (call             ) [ 00000000000000000000000000]
br_ln21              (br               ) [ 00000000000000000000000000]
call_ln24            (call             ) [ 00000000000000000000000000]
br_ln25              (br               ) [ 00000000000000000000000000]
i_0                  (phi              ) [ 00001000000000000000000000]
icmp_ln35            (icmp             ) [ 00001100000000000000000000]
empty_28             (speclooptripcount) [ 00000000000000000000000000]
i                    (add              ) [ 01001100000000000000000000]
br_ln35              (br               ) [ 00000000000000000000000000]
zext_ln36            (zext             ) [ 00000100000000000000000000]
data_addr            (getelementptr    ) [ 00000100000000000000000000]
seq_number_load      (load             ) [ 00000011111111111111111100]
data_load            (load             ) [ 00000000000000000000000000]
llc_data_addr        (getelementptr    ) [ 00000000000000000000000000]
store_ln36           (store            ) [ 00000000000000000000000000]
br_ln35              (br               ) [ 01001100000000000000000000]
call_ln39            (call             ) [ 00000000000000000000000000]
add_ln41             (add              ) [ 00000000000000000000000000]
tmp_1                (partselect       ) [ 00000000000000000000000000]
icmp_ln41            (icmp             ) [ 00000011111111111111111100]
br_ln41              (br               ) [ 00000000000000000000000000]
empty_30             (icmp             ) [ 00000000000000000000000000]
empty_31             (icmp             ) [ 00000000000000000000000000]
empty_32             (or               ) [ 00000011111111111111111100]
br_ln0               (br               ) [ 00000000000000000000000000]
trunc_ln67           (trunc            ) [ 00000000000000000000000000]
icmp_ln67            (icmp             ) [ 00000011111111111111111100]
br_ln67              (br               ) [ 00000000000000000000000000]
add_ln80             (add              ) [ 00000000000000000000000000]
tmp_3                (partselect       ) [ 00000000000000000000000000]
icmp_ln80            (icmp             ) [ 00000011111111111111111100]
br_ln80              (br               ) [ 00000000000000000000000000]
enqueue_res_vo       (call             ) [ 00000000000000000000000000]
icmp_ln82            (icmp             ) [ 00000000111100000000000000]
br_ln82              (br               ) [ 00000000000000000000000000]
medium_state_load_3  (load             ) [ 00000000111100000000000000]
br_ln83              (br               ) [ 00000000000000000000000000]
rand_state_load_3    (load             ) [ 00000000000000000000000000]
low_6                (trunc            ) [ 00000000000000000000000000]
zext_ln5_3           (zext             ) [ 00000000000000000000000000]
low_7                (mul              ) [ 00000000001000000000000000]
high_6               (partselect       ) [ 00000000000000000000000000]
high_10              (zext             ) [ 00000000000000000000000000]
high_11              (mul              ) [ 00000000001000000000000000]
trunc_ln10_3         (partselect       ) [ 00000000001000000000000000]
call_ln90            (call             ) [ 00000000000000000000000000]
br_ln91              (br               ) [ 00000000000000000000000000]
specfucore_ln7       (specfucore       ) [ 00000000000000000000000000]
trunc_ln9_3          (trunc            ) [ 00000000000000000000000000]
zext_ln10_6          (zext             ) [ 00000000000000000000000000]
add_ln10_3           (add              ) [ 00000000000000000000000000]
zext_ln10_7          (zext             ) [ 00000000000000000000000000]
x_9                  (shl              ) [ 00000000000000000000000000]
x_10                 (add              ) [ 00000000000000000000000000]
trunc_ln11_3         (trunc            ) [ 00000000000100000000000000]
tmp_6                (bitselect        ) [ 00000000000100000000000000]
tmp_i_i2             (specregionbegin  ) [ 00000000000000000000000000]
empty_35             (specregionend    ) [ 00000000000000000000000000]
zext_ln12_3          (zext             ) [ 00000000000000000000000000]
zext_ln12_7          (zext             ) [ 00000000000000000000000000]
x_11                 (add              ) [ 00000000000000000000000000]
store_ln13           (store            ) [ 00000000000000000000000000]
br_ln85              (br               ) [ 00000000000000000000000000]
call_ln86            (call             ) [ 00000000000000000000000000]
add_ln87             (add              ) [ 00000000000000000000000000]
store_ln87           (store            ) [ 00000000000000000000000000]
br_ln88              (br               ) [ 00000000000000000000000000]
tmp_i_i1             (specregionbegin  ) [ 00000000000000000000000000]
empty_34             (specregionend    ) [ 00000000000000000000000000]
zext_ln12_2          (zext             ) [ 00000000000000000000000000]
zext_ln12_6          (zext             ) [ 00000000000000000000000000]
x_8                  (add              ) [ 00000000000000000000000000]
store_ln13           (store            ) [ 00000000000000000000000000]
br_ln72              (br               ) [ 00000000000000000000000000]
call_ln73            (call             ) [ 00000000000000000000000000]
add_ln74             (add              ) [ 00000000000000000000000000]
store_ln74           (store            ) [ 00000000000000000000000000]
br_ln75              (br               ) [ 00000000000000000000000000]
tmp_i_i3             (specregionbegin  ) [ 00000000000000000000000000]
empty_33             (specregionend    ) [ 00000000000000000000000000]
zext_ln12_1          (zext             ) [ 00000000000000000000000000]
zext_ln12_5          (zext             ) [ 00000000000000000000000000]
x_5                  (add              ) [ 00000000000000000000000000]
store_ln13           (store            ) [ 00000000000000000000000000]
br_ln59              (br               ) [ 00000000000000000000000000]
call_ln60            (call             ) [ 00000000000000000000000000]
add_ln61             (add              ) [ 00000000000000000000000000]
store_ln61           (store            ) [ 00000000000000000000000000]
br_ln62              (br               ) [ 00000000000000000000000000]
tmp_i_i              (specregionbegin  ) [ 00000000000000000000000000]
empty_29             (specregionend    ) [ 00000000000000000000000000]
zext_ln12            (zext             ) [ 00000000000000000000000000]
zext_ln12_4          (zext             ) [ 00000000000000000000000000]
x_2                  (add              ) [ 00000000000000000000000000]
store_ln13           (store            ) [ 00000000000000000000000000]
br_ln46              (br               ) [ 00000000000000000000000000]
call_ln47            (call             ) [ 00000000000000000000000000]
add_ln48             (add              ) [ 00000000000000000000000000]
store_ln48           (store            ) [ 00000000000000000000000000]
br_ln49              (br               ) [ 00000000000000000000000000]
ret_ln94             (ret              ) [ 00000000000000000000000000]
enqueue_res_vi       (call             ) [ 00000000000000000000000000]
icmp_ln69            (icmp             ) [ 00000000000101110000000000]
br_ln69              (br               ) [ 00000000000000000000000000]
medium_state_load_2  (load             ) [ 00000000000101110000000000]
br_ln70              (br               ) [ 00000000000000000000000000]
rand_state_load_2    (load             ) [ 00000000000000000000000000]
low_4                (trunc            ) [ 00000000000000000000000000]
zext_ln5_2           (zext             ) [ 00000000000000000000000000]
low_5                (mul              ) [ 00000000000000010000000000]
high_4               (partselect       ) [ 00000000000000000000000000]
high_8               (zext             ) [ 00000000000000000000000000]
high_9               (mul              ) [ 00000000000000010000000000]
trunc_ln10_2         (partselect       ) [ 00000000000000010000000000]
call_ln77            (call             ) [ 00000000000000000000000000]
br_ln78              (br               ) [ 00000000000000000000000000]
specfucore_ln7       (specfucore       ) [ 00000000000000000000000000]
trunc_ln9_2          (trunc            ) [ 00000000000000000000000000]
zext_ln10_4          (zext             ) [ 00000000000000000000000000]
add_ln10_2           (add              ) [ 00000000000000000000000000]
zext_ln10_5          (zext             ) [ 00000000000000000000000000]
x_6                  (shl              ) [ 00000000000000000000000000]
x_7                  (add              ) [ 00000000000000000000000000]
trunc_ln11_2         (trunc            ) [ 00000000000100000000000000]
tmp_5                (bitselect        ) [ 00000000000100000000000000]
enqueue_res_be       (call             ) [ 00000000000000000000000000]
icmp_ln56            (icmp             ) [ 00000000000100000111000000]
br_ln56              (br               ) [ 00000000000000000000000000]
medium_state_load_1  (load             ) [ 00000000000100000111000000]
br_ln57              (br               ) [ 00000000000000000000000000]
rand_state_load_1    (load             ) [ 00000000000000000000000000]
low_2                (trunc            ) [ 00000000000000000000000000]
zext_ln5_1           (zext             ) [ 00000000000000000000000000]
low_3                (mul              ) [ 00000000000000000001000000]
high_2               (partselect       ) [ 00000000000000000000000000]
high_5               (zext             ) [ 00000000000000000000000000]
high_7               (mul              ) [ 00000000000000000001000000]
trunc_ln10_1         (partselect       ) [ 00000000000000000001000000]
call_ln64            (call             ) [ 00000000000000000000000000]
br_ln65              (br               ) [ 00000000000000000000000000]
specfucore_ln7       (specfucore       ) [ 00000000000000000000000000]
trunc_ln9_1          (trunc            ) [ 00000000000000000000000000]
zext_ln10_2          (zext             ) [ 00000000000000000000000000]
add_ln10_1           (add              ) [ 00000000000000000000000000]
zext_ln10_3          (zext             ) [ 00000000000000000000000000]
x_3                  (shl              ) [ 00000000000000000000000000]
x_4                  (add              ) [ 00000000000000000000000000]
trunc_ln11_1         (trunc            ) [ 00000000000100000000000000]
tmp_4                (bitselect        ) [ 00000000000100000000000000]
enqueue_res_bk       (call             ) [ 00000000000000000000000000]
icmp_ln43            (icmp             ) [ 00000000000100000000011100]
br_ln43              (br               ) [ 00000000000000000000000000]
medium_state_load    (load             ) [ 00000000000100000000011100]
br_ln44              (br               ) [ 00000000000000000000000000]
rand_state_load      (load             ) [ 00000000000000000000000000]
low                  (trunc            ) [ 00000000000000000000000000]
zext_ln5             (zext             ) [ 00000000000000000000000000]
low_1                (mul              ) [ 00000000000000000000000100]
high                 (partselect       ) [ 00000000000000000000000000]
high_1               (zext             ) [ 00000000000000000000000000]
high_3               (mul              ) [ 00000000000000000000000100]
trunc_ln1            (partselect       ) [ 00000000000000000000000100]
call_ln51            (call             ) [ 00000000000000000000000000]
br_ln52              (br               ) [ 00000000000000000000000000]
specfucore_ln7       (specfucore       ) [ 00000000000000000000000000]
trunc_ln9            (trunc            ) [ 00000000000000000000000000]
zext_ln10            (zext             ) [ 00000000000000000000000000]
add_ln10             (add              ) [ 00000000000000000000000000]
zext_ln10_1          (zext             ) [ 00000000000000000000000000]
x                    (shl              ) [ 00000000000000000000000000]
x_1                  (add              ) [ 00000000000000000000000000]
trunc_ln11           (trunc            ) [ 00000000000100000000000000]
tmp_2                (bitselect        ) [ 00000000000100000000000000]
call_ln28            (call             ) [ 00000000000000000000000000]
br_ln29              (br               ) [ 00000000000000000000000000]
call_ln16            (call             ) [ 00000000000000000000000000]
br_ln17              (br               ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="source_addr_mac">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="source_addr_mac"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dest_addr_mac">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dest_addr_mac"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="up">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="up"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_class">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_class"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c_identifier_operating_class">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_identifier_operating_class"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c_identifier_channel_number">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_identifier_channel_number"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="t_slot">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_slot"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="d_rate">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_rate"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="tx_power_lvl">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_power_lvl"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="expiry_time">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="expiry_time"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="successful">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="successful"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="unsupported_priority">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unsupported_priority"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="unsupported_service_s">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unsupported_service_s"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="unsupported_channel_s">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unsupported_channel_s"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="unsupported_tx_param">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unsupported_tx_param"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="queue_full">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="queue_full"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="seq_number">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seq_number"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="available_spaces_bk">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_bk"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="write_pointer_bk">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_bk"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="edca_queues">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edca_queues"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="available_spaces_be">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_be"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="write_pointer_be">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_be"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="available_spaces_vi">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_vi"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="write_pointer_vi">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_vi"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="available_spaces_vo">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_vo"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="write_pointer_vo">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_vo"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="medium_state">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="medium_state"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="rand_state">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rand_state"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ma_unitdatax_request_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ma_unitdatax_status_"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compose_mac_frame"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enqueue_dequeue_fram"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i17.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str221"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str322"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1004" name="llc_data_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="llc_data/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="mac_data_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mac_data/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tx_power_lvl_read_read_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="0" index="1" bw="4" slack="0"/>
<pin id="193" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx_power_lvl_read/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="d_rate_read_read_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="0"/>
<pin id="198" dir="0" index="1" bw="7" slack="0"/>
<pin id="199" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_rate_read/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="c_identifier_channel_read_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="8" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="0"/>
<pin id="205" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_identifier_channel/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="c_identifier_operati_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_identifier_operati/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="s_class_read_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_class_read/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="up_read_read_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="0" index="1" bw="4" slack="0"/>
<pin id="223" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="up_read/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="data_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="7" slack="0"/>
<pin id="230" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="llc_data_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="7" slack="1"/>
<pin id="243" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="llc_data_addr/5 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln36_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="0" index="1" bw="8" slack="0"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/5 "/>
</bind>
</comp>

<comp id="252" class="1005" name="i_0_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="1"/>
<pin id="254" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="i_0_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_enqueue_dequeue_fram_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="0"/>
<pin id="265" dir="0" index="1" bw="2" slack="0"/>
<pin id="266" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="267" dir="0" index="3" bw="3" slack="0"/>
<pin id="268" dir="0" index="4" bw="2" slack="0"/>
<pin id="269" dir="0" index="5" bw="8" slack="0"/>
<pin id="270" dir="0" index="6" bw="3" slack="0"/>
<pin id="271" dir="0" index="7" bw="2" slack="0"/>
<pin id="272" dir="0" index="8" bw="3" slack="0"/>
<pin id="273" dir="0" index="9" bw="2" slack="0"/>
<pin id="274" dir="0" index="10" bw="3" slack="0"/>
<pin id="275" dir="0" index="11" bw="2" slack="0"/>
<pin id="276" dir="1" index="12" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="enqueue_res_vo/7 enqueue_res_vi/12 enqueue_res_be/16 enqueue_res_bk/20 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_compose_mac_frame_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="0" slack="0"/>
<pin id="293" dir="0" index="1" bw="12" slack="0"/>
<pin id="294" dir="0" index="2" bw="4" slack="1"/>
<pin id="295" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="296" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="297" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln39/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_ma_unitdatax_status_s_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="0" slack="0"/>
<pin id="301" dir="0" index="1" bw="3" slack="0"/>
<pin id="302" dir="0" index="2" bw="8" slack="0"/>
<pin id="303" dir="0" index="3" bw="8" slack="0"/>
<pin id="304" dir="0" index="4" bw="8" slack="0"/>
<pin id="305" dir="0" index="5" bw="8" slack="0"/>
<pin id="306" dir="0" index="6" bw="8" slack="0"/>
<pin id="307" dir="0" index="7" bw="8" slack="0"/>
<pin id="308" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln20/2 call_ln24/3 call_ln90/9 call_ln86/11 call_ln73/11 call_ln60/11 call_ln47/11 call_ln77/14 call_ln64/18 call_ln51/22 call_ln28/24 call_ln16/25 "/>
</bind>
</comp>

<comp id="322" class="1004" name="grp_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="0" index="1" bw="3" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/8 icmp_ln69/13 icmp_ln56/17 icmp_ln43/21 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="medium_state_load_3/8 medium_state_load_2/13 medium_state_load_1/17 medium_state_load/21 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rand_state_load_3/8 rand_state_load_2/13 rand_state_load_1/17 rand_state_load/21 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="17" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="high_6/8 high_4/13 high_2/17 high/21 "/>
</bind>
</comp>

<comp id="346" class="1004" name="grp_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="12" slack="5"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/11 add_ln74/11 add_ln61/11 add_ln48/11 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="12" slack="0"/>
<pin id="353" dir="0" index="1" bw="12" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/11 store_ln74/11 store_ln61/11 store_ln48/11 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="4" slack="0"/>
<pin id="360" dir="0" index="2" bw="3" slack="0"/>
<pin id="361" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="icmp_ln23_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="8" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="icmp_ln23_1_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="8" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23_1/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="and_ln23_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln23/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="empty_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="0"/>
<pin id="385" dir="0" index="1" bw="7" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="empty_9_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="0"/>
<pin id="391" dir="0" index="1" bw="7" slack="0"/>
<pin id="392" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_9/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="empty_10_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_10/1 "/>
</bind>
</comp>

<comp id="401" class="1004" name="empty_11_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="0"/>
<pin id="403" dir="0" index="1" bw="7" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_11/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="empty_12_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_12/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="empty_13_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_13/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="empty_14_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="0" index="1" bw="4" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_14/1 "/>
</bind>
</comp>

<comp id="425" class="1004" name="empty_15_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_15/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="empty_16_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="0" index="1" bw="4" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_16/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="empty_17_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_17/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="empty_18_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="0" index="1" bw="4" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_18/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="empty_19_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_19/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="empty_20_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="4" slack="0"/>
<pin id="457" dir="0" index="1" bw="4" slack="0"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_20/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="empty_21_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_21/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="empty_22_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="0"/>
<pin id="469" dir="0" index="1" bw="4" slack="0"/>
<pin id="470" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_22/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="empty_23_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_23/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="empty_24_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="4" slack="0"/>
<pin id="481" dir="0" index="1" bw="4" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_24/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="empty_25_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_25/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="empty_26_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="0" index="1" bw="4" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_26/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="empty_27_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_27/1 "/>
</bind>
</comp>

<comp id="503" class="1004" name="icmp_ln35_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="7" slack="0"/>
<pin id="505" dir="0" index="1" bw="7" slack="0"/>
<pin id="506" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="i_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="7" slack="0"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln36_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="seq_number_load_load_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="12" slack="0"/>
<pin id="522" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seq_number_load/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="add_ln41_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="4" slack="2"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/6 "/>
</bind>
</comp>

<comp id="530" class="1004" name="tmp_1_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="3" slack="0"/>
<pin id="532" dir="0" index="1" bw="4" slack="0"/>
<pin id="533" dir="0" index="2" bw="1" slack="0"/>
<pin id="534" dir="0" index="3" bw="3" slack="0"/>
<pin id="535" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="540" class="1004" name="icmp_ln41_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="3" slack="0"/>
<pin id="542" dir="0" index="1" bw="3" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/6 "/>
</bind>
</comp>

<comp id="546" class="1004" name="empty_30_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="4" slack="2"/>
<pin id="548" dir="0" index="1" bw="4" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_30/6 "/>
</bind>
</comp>

<comp id="551" class="1004" name="empty_31_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="4" slack="2"/>
<pin id="553" dir="0" index="1" bw="4" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_31/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="empty_32_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_32/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="trunc_ln67_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="4" slack="2"/>
<pin id="564" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/6 "/>
</bind>
</comp>

<comp id="565" class="1004" name="icmp_ln67_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="3" slack="0"/>
<pin id="567" dir="0" index="1" bw="3" slack="0"/>
<pin id="568" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln67/6 "/>
</bind>
</comp>

<comp id="571" class="1004" name="add_ln80_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="2"/>
<pin id="573" dir="0" index="1" bw="4" slack="0"/>
<pin id="574" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln80/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_3_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="3" slack="0"/>
<pin id="578" dir="0" index="1" bw="4" slack="0"/>
<pin id="579" dir="0" index="2" bw="1" slack="0"/>
<pin id="580" dir="0" index="3" bw="3" slack="0"/>
<pin id="581" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="586" class="1004" name="icmp_ln80_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="3" slack="0"/>
<pin id="588" dir="0" index="1" bw="3" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="low_6_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="low_6/8 "/>
</bind>
</comp>

<comp id="596" class="1004" name="zext_ln5_3_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="15" slack="0"/>
<pin id="598" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_3/8 "/>
</bind>
</comp>

<comp id="600" class="1004" name="low_7_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="15" slack="0"/>
<pin id="602" dir="0" index="1" bw="17" slack="0"/>
<pin id="603" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="low_7/8 "/>
</bind>
</comp>

<comp id="606" class="1004" name="high_10_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="17" slack="0"/>
<pin id="608" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="high_10/8 "/>
</bind>
</comp>

<comp id="610" class="1004" name="trunc_ln10_3_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="16" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="0"/>
<pin id="613" dir="0" index="2" bw="6" slack="0"/>
<pin id="614" dir="0" index="3" bw="6" slack="0"/>
<pin id="615" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10_3/8 "/>
</bind>
</comp>

<comp id="619" class="1004" name="trunc_ln9_3_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9_3/10 "/>
</bind>
</comp>

<comp id="622" class="1004" name="zext_ln10_6_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="16" slack="0"/>
<pin id="624" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_6/10 "/>
</bind>
</comp>

<comp id="626" class="1004" name="add_ln10_3_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="5" slack="0"/>
<pin id="628" dir="0" index="1" bw="16" slack="1"/>
<pin id="629" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_3/10 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln10_7_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="0"/>
<pin id="633" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_7/10 "/>
</bind>
</comp>

<comp id="635" class="1004" name="x_9_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="16" slack="0"/>
<pin id="637" dir="0" index="1" bw="16" slack="0"/>
<pin id="638" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="x_9/10 "/>
</bind>
</comp>

<comp id="641" class="1004" name="x_10_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="1"/>
<pin id="643" dir="0" index="1" bw="32" slack="0"/>
<pin id="644" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_10/10 "/>
</bind>
</comp>

<comp id="646" class="1004" name="trunc_ln11_3_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11_3/10 "/>
</bind>
</comp>

<comp id="650" class="1004" name="tmp_6_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="1" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="0"/>
<pin id="653" dir="0" index="2" bw="6" slack="0"/>
<pin id="654" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/10 "/>
</bind>
</comp>

<comp id="658" class="1004" name="zext_ln12_3_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="31" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_3/11 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln12_7_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_7/11 "/>
</bind>
</comp>

<comp id="664" class="1004" name="x_11_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="31" slack="0"/>
<pin id="667" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_11/11 "/>
</bind>
</comp>

<comp id="670" class="1004" name="store_ln13_store_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/11 "/>
</bind>
</comp>

<comp id="676" class="1004" name="zext_ln12_2_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="31" slack="1"/>
<pin id="678" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_2/11 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln12_6_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_6/11 "/>
</bind>
</comp>

<comp id="682" class="1004" name="x_8_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="0"/>
<pin id="684" dir="0" index="1" bw="31" slack="0"/>
<pin id="685" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_8/11 "/>
</bind>
</comp>

<comp id="688" class="1004" name="store_ln13_store_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/11 "/>
</bind>
</comp>

<comp id="694" class="1004" name="zext_ln12_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="31" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/11 "/>
</bind>
</comp>

<comp id="697" class="1004" name="zext_ln12_5_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="1"/>
<pin id="699" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_5/11 "/>
</bind>
</comp>

<comp id="700" class="1004" name="x_5_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="0" index="1" bw="31" slack="0"/>
<pin id="703" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_5/11 "/>
</bind>
</comp>

<comp id="706" class="1004" name="store_ln13_store_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="32" slack="0"/>
<pin id="708" dir="0" index="1" bw="32" slack="0"/>
<pin id="709" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/11 "/>
</bind>
</comp>

<comp id="712" class="1004" name="zext_ln12_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="31" slack="1"/>
<pin id="714" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/11 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln12_4_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="1" slack="1"/>
<pin id="717" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_4/11 "/>
</bind>
</comp>

<comp id="718" class="1004" name="x_2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="0" index="1" bw="31" slack="0"/>
<pin id="721" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_2/11 "/>
</bind>
</comp>

<comp id="724" class="1004" name="store_ln13_store_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="0"/>
<pin id="726" dir="0" index="1" bw="32" slack="0"/>
<pin id="727" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/11 "/>
</bind>
</comp>

<comp id="730" class="1004" name="low_4_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="0"/>
<pin id="732" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="low_4/13 "/>
</bind>
</comp>

<comp id="734" class="1004" name="zext_ln5_2_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="15" slack="0"/>
<pin id="736" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_2/13 "/>
</bind>
</comp>

<comp id="738" class="1004" name="low_5_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="15" slack="0"/>
<pin id="740" dir="0" index="1" bw="17" slack="0"/>
<pin id="741" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="low_5/13 "/>
</bind>
</comp>

<comp id="744" class="1004" name="high_8_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="17" slack="0"/>
<pin id="746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="high_8/13 "/>
</bind>
</comp>

<comp id="748" class="1004" name="trunc_ln10_2_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="16" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="0"/>
<pin id="751" dir="0" index="2" bw="6" slack="0"/>
<pin id="752" dir="0" index="3" bw="6" slack="0"/>
<pin id="753" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10_2/13 "/>
</bind>
</comp>

<comp id="757" class="1004" name="trunc_ln9_2_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9_2/15 "/>
</bind>
</comp>

<comp id="760" class="1004" name="zext_ln10_4_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="16" slack="0"/>
<pin id="762" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_4/15 "/>
</bind>
</comp>

<comp id="764" class="1004" name="add_ln10_2_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="5" slack="0"/>
<pin id="766" dir="0" index="1" bw="16" slack="1"/>
<pin id="767" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_2/15 "/>
</bind>
</comp>

<comp id="769" class="1004" name="zext_ln10_5_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="0"/>
<pin id="771" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_5/15 "/>
</bind>
</comp>

<comp id="773" class="1004" name="x_6_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="16" slack="0"/>
<pin id="775" dir="0" index="1" bw="16" slack="0"/>
<pin id="776" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="x_6/15 "/>
</bind>
</comp>

<comp id="779" class="1004" name="x_7_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="32" slack="1"/>
<pin id="781" dir="0" index="1" bw="32" slack="0"/>
<pin id="782" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_7/15 "/>
</bind>
</comp>

<comp id="784" class="1004" name="trunc_ln11_2_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="0"/>
<pin id="786" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11_2/15 "/>
</bind>
</comp>

<comp id="788" class="1004" name="tmp_5_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="0" index="2" bw="6" slack="0"/>
<pin id="792" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/15 "/>
</bind>
</comp>

<comp id="796" class="1004" name="low_2_fu_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="0"/>
<pin id="798" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="low_2/17 "/>
</bind>
</comp>

<comp id="800" class="1004" name="zext_ln5_1_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="15" slack="0"/>
<pin id="802" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_1/17 "/>
</bind>
</comp>

<comp id="804" class="1004" name="low_3_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="15" slack="0"/>
<pin id="806" dir="0" index="1" bw="17" slack="0"/>
<pin id="807" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="low_3/17 "/>
</bind>
</comp>

<comp id="810" class="1004" name="high_5_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="17" slack="0"/>
<pin id="812" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="high_5/17 "/>
</bind>
</comp>

<comp id="814" class="1004" name="trunc_ln10_1_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="16" slack="0"/>
<pin id="816" dir="0" index="1" bw="32" slack="0"/>
<pin id="817" dir="0" index="2" bw="6" slack="0"/>
<pin id="818" dir="0" index="3" bw="6" slack="0"/>
<pin id="819" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln10_1/17 "/>
</bind>
</comp>

<comp id="823" class="1004" name="trunc_ln9_1_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="1"/>
<pin id="825" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9_1/19 "/>
</bind>
</comp>

<comp id="826" class="1004" name="zext_ln10_2_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="16" slack="0"/>
<pin id="828" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_2/19 "/>
</bind>
</comp>

<comp id="830" class="1004" name="add_ln10_1_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="5" slack="0"/>
<pin id="832" dir="0" index="1" bw="16" slack="1"/>
<pin id="833" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/19 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln10_3_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="16" slack="0"/>
<pin id="837" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_3/19 "/>
</bind>
</comp>

<comp id="839" class="1004" name="x_3_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="0"/>
<pin id="841" dir="0" index="1" bw="16" slack="0"/>
<pin id="842" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="x_3/19 "/>
</bind>
</comp>

<comp id="845" class="1004" name="x_4_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="1"/>
<pin id="847" dir="0" index="1" bw="32" slack="0"/>
<pin id="848" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/19 "/>
</bind>
</comp>

<comp id="850" class="1004" name="trunc_ln11_1_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="0"/>
<pin id="852" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11_1/19 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_4_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="32" slack="0"/>
<pin id="857" dir="0" index="2" bw="6" slack="0"/>
<pin id="858" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/19 "/>
</bind>
</comp>

<comp id="862" class="1004" name="low_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="0"/>
<pin id="864" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="low/21 "/>
</bind>
</comp>

<comp id="866" class="1004" name="zext_ln5_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="15" slack="0"/>
<pin id="868" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/21 "/>
</bind>
</comp>

<comp id="870" class="1004" name="low_1_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="15" slack="0"/>
<pin id="872" dir="0" index="1" bw="17" slack="0"/>
<pin id="873" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="low_1/21 "/>
</bind>
</comp>

<comp id="876" class="1004" name="high_1_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="17" slack="0"/>
<pin id="878" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="high_1/21 "/>
</bind>
</comp>

<comp id="880" class="1004" name="trunc_ln1_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="16" slack="0"/>
<pin id="882" dir="0" index="1" bw="32" slack="0"/>
<pin id="883" dir="0" index="2" bw="6" slack="0"/>
<pin id="884" dir="0" index="3" bw="6" slack="0"/>
<pin id="885" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/21 "/>
</bind>
</comp>

<comp id="889" class="1004" name="trunc_ln9_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="1"/>
<pin id="891" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln9/23 "/>
</bind>
</comp>

<comp id="892" class="1004" name="zext_ln10_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="16" slack="0"/>
<pin id="894" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/23 "/>
</bind>
</comp>

<comp id="896" class="1004" name="add_ln10_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="5" slack="0"/>
<pin id="898" dir="0" index="1" bw="16" slack="1"/>
<pin id="899" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/23 "/>
</bind>
</comp>

<comp id="901" class="1004" name="zext_ln10_1_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="16" slack="0"/>
<pin id="903" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_1/23 "/>
</bind>
</comp>

<comp id="905" class="1004" name="x_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="16" slack="0"/>
<pin id="907" dir="0" index="1" bw="16" slack="0"/>
<pin id="908" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="x/23 "/>
</bind>
</comp>

<comp id="911" class="1004" name="x_1_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="1"/>
<pin id="913" dir="0" index="1" bw="32" slack="0"/>
<pin id="914" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/23 "/>
</bind>
</comp>

<comp id="916" class="1004" name="trunc_ln11_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="0"/>
<pin id="918" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11/23 "/>
</bind>
</comp>

<comp id="920" class="1004" name="tmp_2_fu_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="1" slack="0"/>
<pin id="922" dir="0" index="1" bw="32" slack="0"/>
<pin id="923" dir="0" index="2" bw="6" slack="0"/>
<pin id="924" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/23 "/>
</bind>
</comp>

<comp id="928" class="1007" name="high_11_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="32" slack="0"/>
<pin id="930" dir="0" index="1" bw="17" slack="0"/>
<pin id="931" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="high_11/8 "/>
</bind>
</comp>

<comp id="935" class="1007" name="high_9_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="0"/>
<pin id="937" dir="0" index="1" bw="17" slack="0"/>
<pin id="938" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="high_9/13 "/>
</bind>
</comp>

<comp id="942" class="1007" name="high_7_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="0"/>
<pin id="944" dir="0" index="1" bw="17" slack="0"/>
<pin id="945" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="high_7/17 "/>
</bind>
</comp>

<comp id="949" class="1007" name="high_3_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="0"/>
<pin id="951" dir="0" index="1" bw="17" slack="0"/>
<pin id="952" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="high_3/21 "/>
</bind>
</comp>

<comp id="956" class="1005" name="s_class_read_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="6"/>
<pin id="958" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="s_class_read "/>
</bind>
</comp>

<comp id="960" class="1005" name="up_read_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="4" slack="1"/>
<pin id="962" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="up_read "/>
</bind>
</comp>

<comp id="970" class="1005" name="tmp_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="1" slack="6"/>
<pin id="972" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="974" class="1005" name="and_ln23_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="1" slack="6"/>
<pin id="976" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln23 "/>
</bind>
</comp>

<comp id="978" class="1005" name="empty_12_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="6"/>
<pin id="980" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_12 "/>
</bind>
</comp>

<comp id="982" class="1005" name="empty_27_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="1" slack="6"/>
<pin id="984" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_27 "/>
</bind>
</comp>

<comp id="989" class="1005" name="i_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="7" slack="0"/>
<pin id="991" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="994" class="1005" name="zext_ln36_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="64" slack="1"/>
<pin id="996" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="999" class="1005" name="data_addr_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="7" slack="1"/>
<pin id="1001" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="1004" class="1005" name="seq_number_load_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="12" slack="1"/>
<pin id="1006" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="seq_number_load "/>
</bind>
</comp>

<comp id="1010" class="1005" name="icmp_ln41_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="4"/>
<pin id="1012" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="1014" class="1005" name="empty_32_reg_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="4"/>
<pin id="1016" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_32 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="icmp_ln67_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="4"/>
<pin id="1020" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln67 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="icmp_ln80_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="1" slack="4"/>
<pin id="1024" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="icmp_ln82_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="1" slack="2"/>
<pin id="1028" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln82 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="medium_state_load_3_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="2"/>
<pin id="1032" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="medium_state_load_3 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="low_7_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="32" slack="1"/>
<pin id="1036" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="low_7 "/>
</bind>
</comp>

<comp id="1039" class="1005" name="high_11_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="32" slack="1"/>
<pin id="1041" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="high_11 "/>
</bind>
</comp>

<comp id="1044" class="1005" name="trunc_ln10_3_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="16" slack="1"/>
<pin id="1046" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10_3 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="trunc_ln11_3_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="31" slack="1"/>
<pin id="1051" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11_3 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="tmp_6_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="1" slack="1"/>
<pin id="1056" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="icmp_ln69_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="1" slack="2"/>
<pin id="1061" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="1063" class="1005" name="medium_state_load_2_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="1" slack="2"/>
<pin id="1065" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="medium_state_load_2 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="low_5_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="1"/>
<pin id="1069" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="low_5 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="high_9_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="1"/>
<pin id="1074" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="high_9 "/>
</bind>
</comp>

<comp id="1077" class="1005" name="trunc_ln10_2_reg_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="16" slack="1"/>
<pin id="1079" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10_2 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="trunc_ln11_2_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="31" slack="1"/>
<pin id="1084" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11_2 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="tmp_5_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="1" slack="1"/>
<pin id="1089" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="icmp_ln56_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="1" slack="2"/>
<pin id="1094" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln56 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="medium_state_load_1_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="1" slack="2"/>
<pin id="1098" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="medium_state_load_1 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="low_3_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="1"/>
<pin id="1102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="low_3 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="high_7_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="1"/>
<pin id="1107" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="high_7 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="trunc_ln10_1_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="16" slack="1"/>
<pin id="1112" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln10_1 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="trunc_ln11_1_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="31" slack="1"/>
<pin id="1117" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11_1 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="tmp_4_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="1"/>
<pin id="1122" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="icmp_ln43_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="1" slack="2"/>
<pin id="1127" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="medium_state_load_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="1" slack="2"/>
<pin id="1131" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="medium_state_load "/>
</bind>
</comp>

<comp id="1133" class="1005" name="low_1_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="32" slack="1"/>
<pin id="1135" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="low_1 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="high_3_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="32" slack="1"/>
<pin id="1140" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="high_3 "/>
</bind>
</comp>

<comp id="1143" class="1005" name="trunc_ln1_reg_1143">
<pin_list>
<pin id="1144" dir="0" index="0" bw="16" slack="1"/>
<pin id="1145" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="trunc_ln11_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="31" slack="1"/>
<pin id="1150" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln11 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="tmp_2_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="1" slack="1"/>
<pin id="1155" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="185"><net_src comp="72" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="72" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="64" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="66" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="68" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="68" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="70" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="8" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="64" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="6" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="120" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="120" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="250"><net_src comp="233" pin="3"/><net_sink comp="245" pin=1"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="110" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="277"><net_src comp="134" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="278"><net_src comp="136" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="279"><net_src comp="36" pin="0"/><net_sink comp="263" pin=3"/></net>

<net id="280"><net_src comp="38" pin="0"/><net_sink comp="263" pin=4"/></net>

<net id="281"><net_src comp="40" pin="0"/><net_sink comp="263" pin=5"/></net>

<net id="282"><net_src comp="42" pin="0"/><net_sink comp="263" pin=6"/></net>

<net id="283"><net_src comp="44" pin="0"/><net_sink comp="263" pin=7"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="263" pin=8"/></net>

<net id="285"><net_src comp="48" pin="0"/><net_sink comp="263" pin=9"/></net>

<net id="286"><net_src comp="50" pin="0"/><net_sink comp="263" pin=10"/></net>

<net id="287"><net_src comp="52" pin="0"/><net_sink comp="263" pin=11"/></net>

<net id="288"><net_src comp="172" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="289"><net_src comp="174" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="290"><net_src comp="176" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="298"><net_src comp="122" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="309"><net_src comp="104" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="106" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="311"><net_src comp="22" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="312"><net_src comp="24" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="313"><net_src comp="26" pin="0"/><net_sink comp="299" pin=4"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="299" pin=5"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="299" pin=6"/></net>

<net id="316"><net_src comp="32" pin="0"/><net_sink comp="299" pin=7"/></net>

<net id="317"><net_src comp="108" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="318"><net_src comp="150" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="319"><net_src comp="128" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="320"><net_src comp="178" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="321"><net_src comp="180" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="326"><net_src comp="263" pin="12"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="132" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="54" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="56" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="140" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="332" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="142" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="144" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="350"><net_src comp="170" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="346" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="34" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="74" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="220" pin="2"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="76" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="369"><net_src comp="208" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="78" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="202" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="80" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="365" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="371" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="196" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="82" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="196" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="84" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="399"><net_src comp="389" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="383" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="196" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="86" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="401" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="395" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="417"><net_src comp="190" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="88" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="190" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="90" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="413" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="190" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="92" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="425" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="190" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="94" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="437" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="190" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="96" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="455" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="449" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="190" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="98" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="477"><net_src comp="467" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="461" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="190" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="100" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="473" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="190" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="102" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="485" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="507"><net_src comp="256" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="112" pin="0"/><net_sink comp="503" pin=1"/></net>

<net id="513"><net_src comp="256" pin="4"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="118" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="256" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="523"><net_src comp="34" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="529"><net_src comp="88" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="536"><net_src comp="124" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="537"><net_src comp="525" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="538"><net_src comp="126" pin="0"/><net_sink comp="530" pin=2"/></net>

<net id="539"><net_src comp="76" pin="0"/><net_sink comp="530" pin=3"/></net>

<net id="544"><net_src comp="530" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="128" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="130" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="102" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="560"><net_src comp="551" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="546" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="569"><net_src comp="562" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="132" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="575"><net_src comp="98" pin="0"/><net_sink comp="571" pin=1"/></net>

<net id="582"><net_src comp="124" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="571" pin="2"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="126" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="76" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="590"><net_src comp="576" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="128" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="595"><net_src comp="332" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="138" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="336" pin="4"/><net_sink comp="606" pin=0"/></net>

<net id="616"><net_src comp="146" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="148" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="618"><net_src comp="144" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="625"><net_src comp="619" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="160" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="626" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="622" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="631" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="635" pin="2"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="641" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="655"><net_src comp="162" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="656"><net_src comp="641" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="657"><net_src comp="144" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="668"><net_src comp="661" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="658" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="56" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="686"><net_src comp="679" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="676" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="682" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="56" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="704"><net_src comp="697" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="694" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="710"><net_src comp="700" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="711"><net_src comp="56" pin="0"/><net_sink comp="706" pin=1"/></net>

<net id="722"><net_src comp="715" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="723"><net_src comp="712" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="728"><net_src comp="718" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="729"><net_src comp="56" pin="0"/><net_sink comp="724" pin=1"/></net>

<net id="733"><net_src comp="332" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="730" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="742"><net_src comp="734" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="743"><net_src comp="138" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="747"><net_src comp="336" pin="4"/><net_sink comp="744" pin=0"/></net>

<net id="754"><net_src comp="146" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="148" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="756"><net_src comp="144" pin="0"/><net_sink comp="748" pin=3"/></net>

<net id="763"><net_src comp="757" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="768"><net_src comp="160" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="772"><net_src comp="764" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="777"><net_src comp="760" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="778"><net_src comp="769" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="783"><net_src comp="773" pin="2"/><net_sink comp="779" pin=1"/></net>

<net id="787"><net_src comp="779" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="793"><net_src comp="162" pin="0"/><net_sink comp="788" pin=0"/></net>

<net id="794"><net_src comp="779" pin="2"/><net_sink comp="788" pin=1"/></net>

<net id="795"><net_src comp="144" pin="0"/><net_sink comp="788" pin=2"/></net>

<net id="799"><net_src comp="332" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="803"><net_src comp="796" pin="1"/><net_sink comp="800" pin=0"/></net>

<net id="808"><net_src comp="800" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="138" pin="0"/><net_sink comp="804" pin=1"/></net>

<net id="813"><net_src comp="336" pin="4"/><net_sink comp="810" pin=0"/></net>

<net id="820"><net_src comp="146" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="148" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="822"><net_src comp="144" pin="0"/><net_sink comp="814" pin=3"/></net>

<net id="829"><net_src comp="823" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="834"><net_src comp="160" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="838"><net_src comp="830" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="843"><net_src comp="826" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="835" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="839" pin="2"/><net_sink comp="845" pin=1"/></net>

<net id="853"><net_src comp="845" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="859"><net_src comp="162" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="860"><net_src comp="845" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="861"><net_src comp="144" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="865"><net_src comp="332" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="869"><net_src comp="862" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="874"><net_src comp="866" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="138" pin="0"/><net_sink comp="870" pin=1"/></net>

<net id="879"><net_src comp="336" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="886"><net_src comp="146" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="148" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="888"><net_src comp="144" pin="0"/><net_sink comp="880" pin=3"/></net>

<net id="895"><net_src comp="889" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="900"><net_src comp="160" pin="0"/><net_sink comp="896" pin=0"/></net>

<net id="904"><net_src comp="896" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="909"><net_src comp="892" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="910"><net_src comp="901" pin="1"/><net_sink comp="905" pin=1"/></net>

<net id="915"><net_src comp="905" pin="2"/><net_sink comp="911" pin=1"/></net>

<net id="919"><net_src comp="911" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="925"><net_src comp="162" pin="0"/><net_sink comp="920" pin=0"/></net>

<net id="926"><net_src comp="911" pin="2"/><net_sink comp="920" pin=1"/></net>

<net id="927"><net_src comp="144" pin="0"/><net_sink comp="920" pin=2"/></net>

<net id="932"><net_src comp="138" pin="0"/><net_sink comp="928" pin=0"/></net>

<net id="933"><net_src comp="606" pin="1"/><net_sink comp="928" pin=1"/></net>

<net id="934"><net_src comp="928" pin="2"/><net_sink comp="610" pin=1"/></net>

<net id="939"><net_src comp="138" pin="0"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="744" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="941"><net_src comp="935" pin="2"/><net_sink comp="748" pin=1"/></net>

<net id="946"><net_src comp="138" pin="0"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="810" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="948"><net_src comp="942" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="953"><net_src comp="138" pin="0"/><net_sink comp="949" pin=0"/></net>

<net id="954"><net_src comp="876" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="955"><net_src comp="949" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="959"><net_src comp="214" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="963"><net_src comp="220" pin="2"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="965"><net_src comp="960" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="966"><net_src comp="960" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="967"><net_src comp="960" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="968"><net_src comp="960" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="969"><net_src comp="960" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="973"><net_src comp="357" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="977"><net_src comp="377" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="981"><net_src comp="407" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="985"><net_src comp="497" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="992"><net_src comp="509" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="997"><net_src comp="515" pin="1"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="1002"><net_src comp="226" pin="3"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="1007"><net_src comp="520" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="1013"><net_src comp="540" pin="2"/><net_sink comp="1010" pin=0"/></net>

<net id="1017"><net_src comp="556" pin="2"/><net_sink comp="1014" pin=0"/></net>

<net id="1021"><net_src comp="565" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1025"><net_src comp="586" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1029"><net_src comp="322" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="328" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1037"><net_src comp="600" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1042"><net_src comp="928" pin="2"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="1047"><net_src comp="610" pin="4"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1052"><net_src comp="646" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1057"><net_src comp="650" pin="3"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="1062"><net_src comp="322" pin="2"/><net_sink comp="1059" pin=0"/></net>

<net id="1066"><net_src comp="328" pin="1"/><net_sink comp="1063" pin=0"/></net>

<net id="1070"><net_src comp="738" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="779" pin=0"/></net>

<net id="1075"><net_src comp="935" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="1080"><net_src comp="748" pin="4"/><net_sink comp="1077" pin=0"/></net>

<net id="1081"><net_src comp="1077" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="1085"><net_src comp="784" pin="1"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1090"><net_src comp="788" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="1095"><net_src comp="322" pin="2"/><net_sink comp="1092" pin=0"/></net>

<net id="1099"><net_src comp="328" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1103"><net_src comp="804" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="1108"><net_src comp="942" pin="2"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="1113"><net_src comp="814" pin="4"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="830" pin=1"/></net>

<net id="1118"><net_src comp="850" pin="1"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="1123"><net_src comp="854" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="1128"><net_src comp="322" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1132"><net_src comp="328" pin="1"/><net_sink comp="1129" pin=0"/></net>

<net id="1136"><net_src comp="870" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="1141"><net_src comp="949" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1142"><net_src comp="1138" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1146"><net_src comp="880" pin="4"/><net_sink comp="1143" pin=0"/></net>

<net id="1147"><net_src comp="1143" pin="1"/><net_sink comp="896" pin=1"/></net>

<net id="1151"><net_src comp="916" pin="1"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="1156"><net_src comp="920" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="715" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: successful | {2 3 9 11 14 18 22 24 25 }
	Port: unsupported_priority | {2 3 9 11 14 18 22 24 25 }
	Port: unsupported_service_s | {2 3 9 11 14 18 22 24 25 }
	Port: unsupported_channel_s | {2 3 9 11 14 18 22 24 25 }
	Port: unsupported_tx_param | {2 3 9 11 14 18 22 24 25 }
	Port: queue_full | {2 3 9 11 14 18 22 24 25 }
	Port: seq_number | {11 }
	Port: available_spaces_bk | {7 8 12 13 16 17 20 21 }
	Port: write_pointer_bk | {7 8 12 13 16 17 20 21 }
	Port: edca_queues | {7 8 12 13 16 17 20 21 }
	Port: available_spaces_be | {7 8 12 13 16 17 20 21 }
	Port: write_pointer_be | {7 8 12 13 16 17 20 21 }
	Port: available_spaces_vi | {7 8 12 13 16 17 20 21 }
	Port: write_pointer_vi | {7 8 12 13 16 17 20 21 }
	Port: available_spaces_vo | {7 8 12 13 16 17 20 21 }
	Port: write_pointer_vo | {7 8 12 13 16 17 20 21 }
	Port: rand_state | {11 }
 - Input state : 
	Port: ma_unitdatax_request : data | {4 5 }
	Port: ma_unitdatax_request : up | {1 }
	Port: ma_unitdatax_request : s_class | {1 }
	Port: ma_unitdatax_request : c_identifier_operating_class | {1 }
	Port: ma_unitdatax_request : c_identifier_channel_number | {1 }
	Port: ma_unitdatax_request : d_rate | {1 }
	Port: ma_unitdatax_request : tx_power_lvl | {1 }
	Port: ma_unitdatax_request : successful | {2 3 9 11 14 18 22 24 25 }
	Port: ma_unitdatax_request : unsupported_priority | {2 3 9 11 14 18 22 24 25 }
	Port: ma_unitdatax_request : unsupported_service_s | {2 3 9 11 14 18 22 24 25 }
	Port: ma_unitdatax_request : unsupported_channel_s | {2 3 9 11 14 18 22 24 25 }
	Port: ma_unitdatax_request : unsupported_tx_param | {2 3 9 11 14 18 22 24 25 }
	Port: ma_unitdatax_request : queue_full | {2 3 9 11 14 18 22 24 25 }
	Port: ma_unitdatax_request : seq_number | {4 }
	Port: ma_unitdatax_request : available_spaces_bk | {7 8 12 13 16 17 20 21 }
	Port: ma_unitdatax_request : write_pointer_bk | {7 8 12 13 16 17 20 21 }
	Port: ma_unitdatax_request : available_spaces_be | {7 8 12 13 16 17 20 21 }
	Port: ma_unitdatax_request : write_pointer_be | {7 8 12 13 16 17 20 21 }
	Port: ma_unitdatax_request : available_spaces_vi | {7 8 12 13 16 17 20 21 }
	Port: ma_unitdatax_request : write_pointer_vi | {7 8 12 13 16 17 20 21 }
	Port: ma_unitdatax_request : available_spaces_vo | {7 8 12 13 16 17 20 21 }
	Port: ma_unitdatax_request : write_pointer_vo | {7 8 12 13 16 17 20 21 }
	Port: ma_unitdatax_request : medium_state | {8 13 17 21 }
	Port: ma_unitdatax_request : rand_state | {8 13 17 21 }
  - Chain level:
	State 1
		br_ln15 : 1
		and_ln23 : 1
		br_ln23 : 1
		empty_10 : 1
		empty_12 : 1
		br_ln0 : 1
		empty_15 : 1
		empty_17 : 1
		empty_19 : 1
		empty_21 : 1
		empty_23 : 1
		empty_25 : 1
		empty_27 : 1
		br_ln0 : 1
	State 2
	State 3
	State 4
		icmp_ln35 : 1
		i : 1
		br_ln35 : 2
		zext_ln36 : 1
		data_addr : 2
		data_load : 3
		call_ln39 : 1
	State 5
		store_ln36 : 1
	State 6
		tmp_1 : 1
		icmp_ln41 : 2
		br_ln41 : 3
		empty_32 : 1
		br_ln0 : 1
		icmp_ln67 : 1
		br_ln67 : 2
		tmp_3 : 1
		icmp_ln80 : 2
		br_ln80 : 3
	State 7
	State 8
		icmp_ln82 : 1
		br_ln82 : 2
		br_ln83 : 1
		low_6 : 1
		zext_ln5_3 : 2
		low_7 : 3
		high_6 : 1
		high_10 : 2
		high_11 : 3
		trunc_ln10_3 : 4
	State 9
	State 10
		zext_ln10_6 : 1
		zext_ln10_7 : 1
		x_9 : 2
		x_10 : 3
		trunc_ln11_3 : 4
		tmp_6 : 4
	State 11
		empty_35 : 1
		x_11 : 1
		store_ln13 : 2
		store_ln87 : 1
		empty_34 : 1
		x_8 : 1
		store_ln13 : 2
		store_ln74 : 1
		empty_33 : 1
		x_5 : 1
		store_ln13 : 2
		store_ln61 : 1
		empty_29 : 1
		x_2 : 1
		store_ln13 : 2
		store_ln48 : 1
	State 12
	State 13
		icmp_ln69 : 1
		br_ln69 : 2
		br_ln70 : 1
		low_4 : 1
		zext_ln5_2 : 2
		low_5 : 3
		high_4 : 1
		high_8 : 2
		high_9 : 3
		trunc_ln10_2 : 4
	State 14
	State 15
		zext_ln10_4 : 1
		zext_ln10_5 : 1
		x_6 : 2
		x_7 : 3
		trunc_ln11_2 : 4
		tmp_5 : 4
	State 16
	State 17
		icmp_ln56 : 1
		br_ln56 : 2
		br_ln57 : 1
		low_2 : 1
		zext_ln5_1 : 2
		low_3 : 3
		high_2 : 1
		high_5 : 2
		high_7 : 3
		trunc_ln10_1 : 4
	State 18
	State 19
		zext_ln10_2 : 1
		zext_ln10_3 : 1
		x_3 : 2
		x_4 : 3
		trunc_ln11_1 : 4
		tmp_4 : 4
	State 20
	State 21
		icmp_ln43 : 1
		br_ln43 : 2
		br_ln44 : 1
		low : 1
		zext_ln5 : 2
		low_1 : 3
		high : 1
		high_1 : 2
		high_3 : 3
		trunc_ln1 : 4
	State 22
	State 23
		zext_ln10 : 1
		zext_ln10_1 : 1
		x : 2
		x_1 : 3
		trunc_ln11 : 4
		tmp_2 : 4
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |  grp_enqueue_dequeue_fram_fu_263 |    0    | 5.44575 |   179   |   616   |
|   call   |   grp_compose_mac_frame_fu_291   |    0    | 11.2355 |   120   |   544   |
|          | grp_ma_unitdatax_status_s_fu_299 |    0    |    0    |    0    |   135   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            grp_fu_346            |    0    |    0    |    0    |    19   |
|          |             i_fu_509             |    0    |    0    |    0    |    15   |
|          |          add_ln41_fu_525         |    0    |    0    |    0    |    13   |
|          |          add_ln80_fu_571         |    0    |    0    |    0    |    13   |
|          |         add_ln10_3_fu_626        |    0    |    0    |    0    |    23   |
|          |            x_10_fu_641           |    0    |    0    |    0    |    39   |
|          |            x_11_fu_664           |    0    |    0    |    0    |    38   |
|    add   |            x_8_fu_682            |    0    |    0    |    0    |    38   |
|          |            x_5_fu_700            |    0    |    0    |    0    |    38   |
|          |            x_2_fu_718            |    0    |    0    |    0    |    38   |
|          |         add_ln10_2_fu_764        |    0    |    0    |    0    |    23   |
|          |            x_7_fu_779            |    0    |    0    |    0    |    39   |
|          |         add_ln10_1_fu_830        |    0    |    0    |    0    |    23   |
|          |            x_4_fu_845            |    0    |    0    |    0    |    39   |
|          |          add_ln10_fu_896         |    0    |    0    |    0    |    23   |
|          |            x_1_fu_911            |    0    |    0    |    0    |    39   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            grp_fu_322            |    0    |    0    |    0    |    9    |
|          |         icmp_ln23_fu_365         |    0    |    0    |    0    |    11   |
|          |        icmp_ln23_1_fu_371        |    0    |    0    |    0    |    11   |
|          |           empty_fu_383           |    0    |    0    |    0    |    11   |
|          |          empty_9_fu_389          |    0    |    0    |    0    |    11   |
|          |          empty_11_fu_401         |    0    |    0    |    0    |    11   |
|          |          empty_13_fu_413         |    0    |    0    |    0    |    9    |
|          |          empty_14_fu_419         |    0    |    0    |    0    |    9    |
|          |          empty_16_fu_431         |    0    |    0    |    0    |    9    |
|   icmp   |          empty_18_fu_443         |    0    |    0    |    0    |    9    |
|          |          empty_20_fu_455         |    0    |    0    |    0    |    9    |
|          |          empty_22_fu_467         |    0    |    0    |    0    |    9    |
|          |          empty_24_fu_479         |    0    |    0    |    0    |    9    |
|          |          empty_26_fu_491         |    0    |    0    |    0    |    9    |
|          |         icmp_ln35_fu_503         |    0    |    0    |    0    |    11   |
|          |         icmp_ln41_fu_540         |    0    |    0    |    0    |    9    |
|          |          empty_30_fu_546         |    0    |    0    |    0    |    9    |
|          |          empty_31_fu_551         |    0    |    0    |    0    |    9    |
|          |         icmp_ln67_fu_565         |    0    |    0    |    0    |    9    |
|          |         icmp_ln80_fu_586         |    0    |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            x_9_fu_635            |    0    |    0    |    0    |    35   |
|    shl   |            x_6_fu_773            |    0    |    0    |    0    |    35   |
|          |            x_3_fu_839            |    0    |    0    |    0    |    35   |
|          |             x_fu_905             |    0    |    0    |    0    |    35   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |           low_7_fu_600           |    1    |    0    |    0    |    7    |
|          |           low_5_fu_738           |    1    |    0    |    0    |    7    |
|          |           low_3_fu_804           |    1    |    0    |    0    |    7    |
|    mul   |           low_1_fu_870           |    1    |    0    |    0    |    7    |
|          |          high_11_fu_928          |    1    |    0    |    0    |    0    |
|          |           high_9_fu_935          |    1    |    0    |    0    |    0    |
|          |           high_7_fu_942          |    1    |    0    |    0    |    0    |
|          |           high_3_fu_949          |    1    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |          empty_10_fu_395         |    0    |    0    |    0    |    2    |
|          |          empty_12_fu_407         |    0    |    0    |    0    |    2    |
|          |          empty_15_fu_425         |    0    |    0    |    0    |    2    |
|          |          empty_17_fu_437         |    0    |    0    |    0    |    2    |
|    or    |          empty_19_fu_449         |    0    |    0    |    0    |    2    |
|          |          empty_21_fu_461         |    0    |    0    |    0    |    2    |
|          |          empty_23_fu_473         |    0    |    0    |    0    |    2    |
|          |          empty_25_fu_485         |    0    |    0    |    0    |    2    |
|          |          empty_27_fu_497         |    0    |    0    |    0    |    2    |
|          |          empty_32_fu_556         |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|    and   |          and_ln23_fu_377         |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |   tx_power_lvl_read_read_fu_190  |    0    |    0    |    0    |    0    |
|          |      d_rate_read_read_fu_196     |    0    |    0    |    0    |    0    |
|   read   | c_identifier_channel_read_fu_202 |    0    |    0    |    0    |    0    |
|          | c_identifier_operati_read_fu_208 |    0    |    0    |    0    |    0    |
|          |     s_class_read_read_fu_214     |    0    |    0    |    0    |    0    |
|          |        up_read_read_fu_220       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            grp_fu_336            |    0    |    0    |    0    |    0    |
|          |           tmp_1_fu_530           |    0    |    0    |    0    |    0    |
|          |           tmp_3_fu_576           |    0    |    0    |    0    |    0    |
|partselect|        trunc_ln10_3_fu_610       |    0    |    0    |    0    |    0    |
|          |        trunc_ln10_2_fu_748       |    0    |    0    |    0    |    0    |
|          |        trunc_ln10_1_fu_814       |    0    |    0    |    0    |    0    |
|          |         trunc_ln1_fu_880         |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_357            |    0    |    0    |    0    |    0    |
|          |           tmp_6_fu_650           |    0    |    0    |    0    |    0    |
| bitselect|           tmp_5_fu_788           |    0    |    0    |    0    |    0    |
|          |           tmp_4_fu_854           |    0    |    0    |    0    |    0    |
|          |           tmp_2_fu_920           |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         zext_ln36_fu_515         |    0    |    0    |    0    |    0    |
|          |         zext_ln5_3_fu_596        |    0    |    0    |    0    |    0    |
|          |          high_10_fu_606          |    0    |    0    |    0    |    0    |
|          |        zext_ln10_6_fu_622        |    0    |    0    |    0    |    0    |
|          |        zext_ln10_7_fu_631        |    0    |    0    |    0    |    0    |
|          |        zext_ln12_3_fu_658        |    0    |    0    |    0    |    0    |
|          |        zext_ln12_7_fu_661        |    0    |    0    |    0    |    0    |
|          |        zext_ln12_2_fu_676        |    0    |    0    |    0    |    0    |
|          |        zext_ln12_6_fu_679        |    0    |    0    |    0    |    0    |
|          |        zext_ln12_1_fu_694        |    0    |    0    |    0    |    0    |
|          |        zext_ln12_5_fu_697        |    0    |    0    |    0    |    0    |
|          |         zext_ln12_fu_712         |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln12_4_fu_715        |    0    |    0    |    0    |    0    |
|          |         zext_ln5_2_fu_734        |    0    |    0    |    0    |    0    |
|          |           high_8_fu_744          |    0    |    0    |    0    |    0    |
|          |        zext_ln10_4_fu_760        |    0    |    0    |    0    |    0    |
|          |        zext_ln10_5_fu_769        |    0    |    0    |    0    |    0    |
|          |         zext_ln5_1_fu_800        |    0    |    0    |    0    |    0    |
|          |           high_5_fu_810          |    0    |    0    |    0    |    0    |
|          |        zext_ln10_2_fu_826        |    0    |    0    |    0    |    0    |
|          |        zext_ln10_3_fu_835        |    0    |    0    |    0    |    0    |
|          |          zext_ln5_fu_866         |    0    |    0    |    0    |    0    |
|          |           high_1_fu_876          |    0    |    0    |    0    |    0    |
|          |         zext_ln10_fu_892         |    0    |    0    |    0    |    0    |
|          |        zext_ln10_1_fu_901        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         trunc_ln67_fu_562        |    0    |    0    |    0    |    0    |
|          |           low_6_fu_592           |    0    |    0    |    0    |    0    |
|          |        trunc_ln9_3_fu_619        |    0    |    0    |    0    |    0    |
|          |        trunc_ln11_3_fu_646       |    0    |    0    |    0    |    0    |
|          |           low_4_fu_730           |    0    |    0    |    0    |    0    |
|          |        trunc_ln9_2_fu_757        |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln11_2_fu_784       |    0    |    0    |    0    |    0    |
|          |           low_2_fu_796           |    0    |    0    |    0    |    0    |
|          |        trunc_ln9_1_fu_823        |    0    |    0    |    0    |    0    |
|          |        trunc_ln11_1_fu_850       |    0    |    0    |    0    |    0    |
|          |            low_fu_862            |    0    |    0    |    0    |    0    |
|          |         trunc_ln9_fu_889         |    0    |    0    |    0    |    0    |
|          |         trunc_ln11_fu_916        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    8    | 16.6812 |   299   |   2137  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+
|edca_queues|    1   |    0   |    0   |    0   |
|  llc_data |    0   |   16   |    9   |    0   |
|  mac_data |    1   |    0   |    0   |    0   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   16   |    9   |    0   |
+-----------+--------+--------+--------+--------+

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      and_ln23_reg_974      |    1   |
|      data_addr_reg_999     |    7   |
|      empty_12_reg_978      |    1   |
|      empty_27_reg_982      |    1   |
|      empty_32_reg_1014     |    1   |
|      high_11_reg_1039      |   32   |
|       high_3_reg_1138      |   32   |
|       high_7_reg_1105      |   32   |
|       high_9_reg_1072      |   32   |
|         i_0_reg_252        |    7   |
|          i_reg_989         |    7   |
|     icmp_ln41_reg_1010     |    1   |
|     icmp_ln43_reg_1125     |    1   |
|     icmp_ln56_reg_1092     |    1   |
|     icmp_ln67_reg_1018     |    1   |
|     icmp_ln69_reg_1059     |    1   |
|     icmp_ln80_reg_1022     |    1   |
|     icmp_ln82_reg_1026     |    1   |
|       low_1_reg_1133       |   32   |
|       low_3_reg_1100       |   32   |
|       low_5_reg_1067       |   32   |
|       low_7_reg_1034       |   32   |
|medium_state_load_1_reg_1096|    1   |
|medium_state_load_2_reg_1063|    1   |
|medium_state_load_3_reg_1030|    1   |
| medium_state_load_reg_1129 |    1   |
|    s_class_read_reg_956    |    1   |
|  seq_number_load_reg_1004  |   12   |
|       tmp_2_reg_1153       |    1   |
|       tmp_4_reg_1120       |    1   |
|       tmp_5_reg_1087       |    1   |
|       tmp_6_reg_1054       |    1   |
|         tmp_reg_970        |    1   |
|    trunc_ln10_1_reg_1110   |   16   |
|    trunc_ln10_2_reg_1077   |   16   |
|    trunc_ln10_3_reg_1044   |   16   |
|    trunc_ln11_1_reg_1115   |   31   |
|    trunc_ln11_2_reg_1082   |   31   |
|    trunc_ln11_3_reg_1049   |   31   |
|     trunc_ln11_reg_1148    |   31   |
|     trunc_ln1_reg_1143     |   16   |
|       up_read_reg_960      |    4   |
|      zext_ln36_reg_994     |   64   |
+----------------------------+--------+
|            Total           |   566  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_233        |  p0  |   2  |   7  |   14   ||    9    |
|  grp_enqueue_dequeue_fram_fu_263 |  p1  |   4  |   2  |    8   ||    9    |
|   grp_compose_mac_frame_fu_291   |  p1  |   2  |  12  |   24   ||    9    |
| grp_ma_unitdatax_status_s_fu_299 |  p1  |   6  |   3  |   18   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   64   ||  6.9245 ||    36   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    8   |   16   |   299  |  2137  |    -   |
|   Memory  |    2   |    -   |    -   |   16   |    9   |    0   |
|Multiplexer|    -   |    -   |    6   |    -   |   36   |    -   |
|  Register |    -   |    -   |    -   |   566  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   23   |   881  |  2182  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
