Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/rdff.vhd" in Library work.
Architecture archrdff1 of Entity rdff1 is up to date.
Architecture archrdff1b of Entity rdff1b is up to date.
Architecture archrdff of Entity rdff is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/pdff.vhd" in Library work.
Architecture archpdff1 of Entity pdff1 is up to date.
Architecture archpdff2 of Entity pdff2 is up to date.
Architecture archpdff of Entity pdff is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/clockmux_old.vhd" in Library work.
Architecture a2 of Entity clockmux_old is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" in Library work.
Architecture archarbiter of Entity arbiter is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/debounce_circuit.vhd" in Library work.
Architecture behavioral of Entity debounce_circuit is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd" in Library work.
Architecture behavioral of Entity ov7670_capture is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ipcore_dir/frame_buffer.vhd" in Library work.
Architecture frame_buffer_a of Entity frame_buffer is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/address_generator.vhd" in Library work.
Architecture behavioral of Entity address_generator is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/vga_imagegenerator.vhd" in Library work.
Architecture behavioral of Entity vga_imagegenerator is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/vga_timing.vhd" in Library work.
Architecture behavioral of Entity vga_timing_synch is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_registers.vhd" in Library work.
Entity <ov7670_registers> compiled.
Entity <ov7670_registers> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/ov7670_SCCB.vhd" in Library work.
Architecture behavioral of Entity ov7670_sccb is up to date.
Compiling vhdl file "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" in Library work.
Architecture structural of Entity top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Top> in library <work> (architecture <structural>) with generics.
	G_FE_WAIT_BITS = 20
	G_PB_BITS = 24
	G_WAIT1 = 20

Analyzing hierarchy for entity <clockmux_old> in library <work> (architecture <a2>).

Analyzing hierarchy for entity <arbiter> in library <work> (architecture <archarbiter>).

Analyzing hierarchy for entity <debounce_circuit> in library <work> (architecture <behavioral>) with generics.
	PB_BITS = 24

Analyzing hierarchy for entity <ov7670_capture> in library <work> (architecture <behavioral>) with generics.
	ADDRESS1 = 15
	BITS = 16
	PIXELS = 19200

Analyzing hierarchy for entity <address_generator> in library <work> (architecture <behavioral>) with generics.
	ADDRESS1 = 15
	PIXELS = 19200

Analyzing hierarchy for entity <vga_imagegenerator> in library <work> (architecture <behavioral>) with generics.
	BITS = 16

Analyzing hierarchy for entity <VGA_timing_synch> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ov7670_registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ov7670_SCCB> in library <work> (architecture <behavioral>) with generics.
	FE_WAIT_BITS = 20

Analyzing hierarchy for entity <rdff1b> in library <work> (architecture <archrdff1b>).

Analyzing hierarchy for entity <rdff1> in library <work> (architecture <archrdff1>).

Analyzing hierarchy for entity <pdff1> in library <work> (architecture <archpdff1>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <Top> in library <work> (Architecture <structural>).
	G_FE_WAIT_BITS = 20
	G_PB_BITS = 24
	G_WAIT1 = 20
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 49: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 50: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 51: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 52: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 53: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 54: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 55: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
WARNING:Xst:2211 - "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd" line 349: Instantiating black box module <frame_buffer>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk1> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk2> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk2> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk2> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk2> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk3> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk3> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk3> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk3> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <OBUF_xclk4> in unit <Top>.
    Set user-defined property "DRIVE =  12" for instance <OBUF_xclk4> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <OBUF_xclk4> in unit <Top>.
    Set user-defined property "SLEW =  SLOW" for instance <OBUF_xclk4> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <vga_bufg> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <vga_bufg> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <vga_bufg> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <vga_bufg> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <cam_buf1a> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <cam_buf1a> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <cam_buf1a> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <cam_buf1a> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <cam_buf2a> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <cam_buf2a> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <cam_buf2a> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <cam_buf2a> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <cam_buf3a> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <cam_buf3a> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <cam_buf3a> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <cam_buf3a> in unit <Top>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <cam_buf4a> in unit <Top>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <cam_buf4a> in unit <Top>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <cam_buf4a> in unit <Top>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <cam_buf4a> in unit <Top>.
Entity <Top> analyzed. Unit <Top> generated.

Analyzing Entity <clockmux_old> in library <work> (Architecture <a2>).
Entity <clockmux_old> analyzed. Unit <clockmux_old> generated.

Analyzing Entity <rdff1b> in library <work> (Architecture <archrdff1b>).
Entity <rdff1b> analyzed. Unit <rdff1b> generated.

Analyzing Entity <arbiter> in library <work> (Architecture <archarbiter>).
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 16: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
INFO:Xst:1739 - HDL ADVISOR - "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd" line 15: declaration of a buffer port will make it difficult for you to validate this design by simulation. It is preferable to declare it as output.
Entity <arbiter> analyzed. Unit <arbiter> generated.

Analyzing Entity <rdff1> in library <work> (Architecture <archrdff1>).
Entity <rdff1> analyzed. Unit <rdff1> generated.

Analyzing Entity <pdff1> in library <work> (Architecture <archpdff1>).
Entity <pdff1> analyzed. Unit <pdff1> generated.

Analyzing generic Entity <debounce_circuit> in library <work> (Architecture <behavioral>).
	PB_BITS = 24
Entity <debounce_circuit> analyzed. Unit <debounce_circuit> generated.

Analyzing generic Entity <ov7670_capture> in library <work> (Architecture <behavioral>).
	ADDRESS1 = 15
	BITS = 16
	PIXELS = 19200
INFO:Xst:1561 - "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd" line 82: Mux is complete : default of case is discarded
Entity <ov7670_capture> analyzed. Unit <ov7670_capture> generated.

Analyzing generic Entity <address_generator> in library <work> (Architecture <behavioral>).
	ADDRESS1 = 15
	PIXELS = 19200
Entity <address_generator> analyzed. Unit <address_generator> generated.

Analyzing generic Entity <vga_imagegenerator> in library <work> (Architecture <behavioral>).
	BITS = 16
Entity <vga_imagegenerator> analyzed. Unit <vga_imagegenerator> generated.

Analyzing Entity <VGA_timing_synch> in library <work> (Architecture <behavioral>).
Entity <VGA_timing_synch> analyzed. Unit <VGA_timing_synch> generated.

Analyzing Entity <ov7670_registers> in library <work> (Architecture <behavioral>).
Entity <ov7670_registers> analyzed. Unit <ov7670_registers> generated.

Analyzing generic Entity <ov7670_SCCB> in library <work> (Architecture <behavioral>).
	FE_WAIT_BITS = 20
Entity <ov7670_SCCB> analyzed. Unit <ov7670_SCCB> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debounce_circuit>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/debounce_circuit.vhd".
    Found 1-bit register for signal <output>.
    Found 24-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <debounce_circuit> synthesized.


Synthesizing Unit <ov7670_capture>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_capture.vhd".
    Found 15-bit register for signal <address>.
    Found 15-bit adder for signal <address$addsub0000> created at line 70.
    Found 16-bit register for signal <d_latch>.
    Found 1-bit register for signal <href_hold>.
    Found 8-bit register for signal <latched_d>.
    Found 1-bit register for signal <latched_href>.
    Found 1-bit register for signal <latched_vsync>.
    Found 1-bit register for signal <row<0>>.
    Found 1-bit register for signal <we_reg>.
    Summary:
	inferred  44 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <ov7670_capture> synthesized.


Synthesizing Unit <address_generator>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/address_generator.vhd".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 23                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk25                     (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 15-bit register for signal <addr>.
    Found 15-bit adder for signal <addr$share0000> created at line 181.
    Found 8-bit register for signal <count1>.
    Found 8-bit adder for signal <count1$addsub0000>.
    Found 6-bit register for signal <count2>.
    Found 6-bit adder for signal <count2$addsub0000>.
    Found 15-bit register for signal <va>.
    Found 15-bit adder for signal <va$add0000> created at line 194.
    Found 15-bit subtractor for signal <va$addsub0000> created at line 194.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  44 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
Unit <address_generator> synthesized.


Synthesizing Unit <vga_imagegenerator>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/vga_imagegenerator.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <vga_imagegenerator> synthesized.


Synthesizing Unit <VGA_timing_synch>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/vga_timing.vhd".
WARNING:Xst:1780 - Signal <vcnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <v120> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tvsync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <tvPos> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <thsync> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <thPos> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <hcnt> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <display_flag> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clk_vga> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:1799 - State 100 is never reached in FSM <state0>.
INFO:Xst:1799 - State 011 is never reached in FSM <state0>.
INFO:Xst:1799 - State 101 is never reached in FSM <state0>.
    Found finite state machine <FSM_1> for signal <state0>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | clkdv_vga                 (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clkdv_vga                 (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <stateh>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 10                                             |
    | Inputs             | 5                                              |
    | Outputs            | 6                                              |
    | Clock              | clkdv_vga                 (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <statev>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clkdv_vga                 (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <activeh>.
    Found 6-bit up counter for signal <bph>.
    Found 15-bit up counter for signal <bpv>.
    Found 10-bit register for signal <count1>.
    Found 10-bit adder for signal <count1$share0000> created at line 158.
    Found 6-bit register for signal <counter2>.
    Found 6-bit adder for signal <counter2$addsub0000> created at line 179.
    Found 10-bit up counter for signal <disph>.
    Found 19-bit up counter for signal <dispv>.
    Found 4-bit up counter for signal <fph>.
    Found 13-bit up counter for signal <fpv>.
    Found 1-bit register for signal <h>.
    Found 10-bit register for signal <hPos>.
    Found 10-bit adder for signal <hPos$addsub0000>.
    Found 19-bit register for signal <i>.
    Found 19-bit adder for signal <i$share0000> created at line 113.
    Found 1-bit register for signal <ph>.
    Found 1-bit register for signal <pv>.
    Found 7-bit up counter for signal <pwh>.
    Found 11-bit up counter for signal <pwv>.
    Found 1-bit register for signal <tactiveArea1>.
    Found 1-bit register for signal <v>.
    Found 1-bit register for signal <videoOn>.
    Found 10-bit comparator greatequal for signal <videoOn$cmp_ge0000> created at line 523.
    Found 10-bit comparator less for signal <videoOn$cmp_lt0000> created at line 523.
    Found 10-bit comparator less for signal <videoOn$cmp_lt0001> created at line 523.
    Found 10-bit up counter for signal <vPos>.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred   9 Counter(s).
	inferred  52 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <VGA_timing_synch> synthesized.


Synthesizing Unit <ov7670_registers>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_registers.vhd".
    Found 47x16-bit ROM for signal <cmd_reg$rom0000> created at line 145.
    Found 16-bit register for signal <cmd_reg>.
    Found 6-bit up counter for signal <sequence>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <ov7670_registers> synthesized.


Synthesizing Unit <ov7670_SCCB>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/ov7670_SCCB.vhd".
    Found 1-bit register for signal <taken>.
    Found 1-bit register for signal <sioc>.
    Found 1-bit tristate buffer for signal <siod>.
    Found 32-bit register for signal <busy_sr>.
    Found 32-bit 4-to-1 multiplexer for signal <busy_sr$mux0001>.
    Found 20-bit up counter for signal <counter>.
    Found 32-bit register for signal <data_sr>.
    Found 32-bit 4-to-1 multiplexer for signal <data_sr$mux0001>.
    Found 8-bit up counter for signal <scaler>.
    Summary:
	inferred   2 Counter(s).
	inferred  66 D-type flip-flop(s).
	inferred  64 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <ov7670_SCCB> synthesized.


Synthesizing Unit <rdff1b>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/rdff.vhd".
    Found 1-bit register for signal <q>.
    Found 1-bit register for signal <qb>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <rdff1b> synthesized.


Synthesizing Unit <rdff1>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/rdff.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <rdff1> synthesized.


Synthesizing Unit <pdff1>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/pdff.vhd".
    Found 1-bit register for signal <q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <pdff1> synthesized.


Synthesizing Unit <clockmux_old>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/clockmux_old.vhd".
WARNING:Xst:1780 - Signal <t2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clockn> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <clockp<3:0>>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <clockmux_old> synthesized.


Synthesizing Unit <arbiter>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/arbiter.vhd".
WARNING:Xst:1780 - Signal <activityin8> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <activityin7> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <activityin6> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <activityin5> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <arbiter> synthesized.


Synthesizing Unit <Top>.
    Related source file is "/home/user/workspace/ov7670_vga_Nexys2/Top.vhd".
WARNING:Xst:1780 - Signal <vga_vsync_sig> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <resetdcm1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <resetdcm> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk4buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk3buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk2buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ov7670_pclk1buf> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <collision> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock6b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock6a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock5b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock5a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock4b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock4a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock3b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock3a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock2b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock2a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock1b> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clock1a> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk50buf> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <carrier> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 22                                             |
    | Inputs             | 3                                              |
    | Outputs            | 12                                             |
    | Clock              | clkcambuf                 (rising_edge)        |
    | Reset              | resend                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <camera1>.
    Found 1-bit register for signal <camera2>.
    Found 1-bit register for signal <camera3>.
    Found 1-bit register for signal <camera4>.
    Found 1-bit register for signal <cc>.
    Found 1-bit register for signal <cc4>.
    Found 1-bit register for signal <clk25>.
    Found 13-bit register for signal <counter>.
    Found 13-bit adder for signal <counter$addsub0000>.
    Found 1-bit register for signal <resend2>.
    Found 1-bit register for signal <send>.
    Found 3-bit up counter for signal <vmax>.
    Found 1-bit register for signal <vmax0<0>>.
    Found 20-bit register for signal <w4dcmcnt>.
    Found 20-bit adder for signal <w4dcmcnt$addsub0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  43 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <Top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 47x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 12
 10-bit adder                                          : 2
 13-bit adder                                          : 1
 15-bit adder                                          : 3
 15-bit subtractor                                     : 1
 19-bit adder                                          : 1
 20-bit adder                                          : 1
 6-bit adder                                           : 2
 8-bit adder                                           : 1
# Counters                                             : 14
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 13-bit up counter                                     : 1
 15-bit up counter                                     : 1
 19-bit up counter                                     : 1
 20-bit up counter                                     : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 2
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 60
 1-bit register                                        : 44
 10-bit register                                       : 2
 13-bit register                                       : 1
 15-bit register                                       : 3
 16-bit register                                       : 2
 19-bit register                                       : 1
 20-bit register                                       : 1
 32-bit register                                       : 2
 6-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 3
 10-bit comparator greatequal                          : 1
 10-bit comparator less                                : 2
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2
# Tristates                                            : 1
 1-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:12]> with one-hot encoding.
-----------------------
 State | Encoding
-----------------------
 0000  | 000000000001
 0001  | 000000000010
 0010  | 000000010000
 0011  | 000000000100
 0100  | 000000001000
 0101  | 000000100000
 0110  | 000001000000
 0111  | 000010000000
 1000  | 000100000000
 1001  | 001000000000
 1010  | 010000000000
 1011  | 100000000000
-----------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <inst_vgatiming/statev/FSM> on signal <statev[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 10
 10    | 11
 11    | 01
-------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <inst_vgatiming/stateh/FSM> on signal <stateh[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 110
 011   | 010
 100   | 011
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <inst_vgatiming/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <inst_vgatiming/state0/FSM> on signal <state0[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 001   | 01
 010   | 11
 011   | unreached
 100   | unreached
 101   | unreached
 110   | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <inst_addrgen1/state/FSM> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | 111
 110   | 101
 111   | 100
-------------------
Reading core <ipcore_dir/frame_buffer.ngc>.
Loading core <frame_buffer> for timing and area information for instance <inst_framebuffer1>.
WARNING:Xst:1290 - Hierarchical block <u10> is unconnected in block <u2>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <u11> is unconnected in block <u2>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 6
# ROMs                                                 : 1
 47x16-bit ROM                                         : 1
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 2
 13-bit adder                                          : 1
 15-bit adder                                          : 3
 15-bit subtractor                                     : 1
 20-bit adder                                          : 1
 6-bit adder                                           : 2
 8-bit adder                                           : 1
# Counters                                             : 14
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 13-bit up counter                                     : 1
 15-bit up counter                                     : 1
 19-bit up counter                                     : 1
 20-bit up counter                                     : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 1
 4-bit up counter                                      : 1
 6-bit up counter                                      : 2
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 265
 Flip-Flops                                            : 265
# Comparators                                          : 3
 10-bit comparator greatequal                          : 1
 10-bit comparator less                                : 2
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <data_sr_0> has a constant value of 1 in block <ov7670_SCCB>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2041 - Unit ov7670_SCCB: 1 internal tristate is replaced by logic (pull-up yes): siod.

Optimizing unit <Top> ...

Optimizing unit <ov7670_capture> ...

Optimizing unit <address_generator> ...

Optimizing unit <VGA_timing_synch> ...

Optimizing unit <ov7670_registers> ...

Optimizing unit <ov7670_SCCB> ...

Optimizing unit <clockmux_old> ...

Optimizing unit <arbiter> ...
WARNING:Xst:2677 - Node <u2/u10/q> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <u2/u11/q> of sequential type is unconnected in block <Top>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 7.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 440
 Flip-Flops                                            : 440

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Top.ngr
Top Level Output File Name         : Top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 104

Cell Usage :
# BELS                             : 1659
#      AND2                        : 5
#      GND                         : 2
#      INV                         : 33
#      LUT1                        : 189
#      LUT2                        : 181
#      LUT2_L                      : 3
#      LUT3                        : 175
#      LUT3_D                      : 5
#      LUT3_L                      : 1
#      LUT4                        : 302
#      LUT4_D                      : 16
#      LUT4_L                      : 20
#      MULT_AND                    : 7
#      MUXCY                       : 241
#      MUXF5                       : 130
#      MUXF6                       : 62
#      MUXF7                       : 32
#      MUXF8                       : 16
#      VCC                         : 2
#      XORCY                       : 237
# FlipFlops/Latches                : 445
#      FDC                         : 160
#      FDC_1                       : 10
#      FDCE                        : 186
#      FDE                         : 24
#      FDP                         : 8
#      FDPE                        : 32
#      FDR                         : 25
# RAMS                             : 19
#      RAMB16_S18_S18              : 1
#      RAMB16_S1_S1                : 16
#      RAMB16_S9_S9                : 2
# Clock Buffers                    : 9
#      BUFG                        : 9
# IO Buffers                       : 104
#      IBUF                        : 45
#      IBUFG                       : 5
#      OBUF                        : 54
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      594  out of   8672     6%  
 Number of Slice Flip Flops:            445  out of  17344     2%  
 Number of 4 input LUTs:                925  out of  17344     5%  
 Number of IOs:                         104
 Number of bonded IOBs:                 104  out of    250    41%  
 Number of BRAMs:                        19  out of     28    67%  
 Number of GCLKs:                         9  out of     24    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                    | Load  |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
cc41                               | BUFG                                                                                                                                     | 71    |
ov7670_pclkbufmux1(u1/rxclk:O)     | BUFG(*)(inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/dpram.dp1x1.ram)| 61    |
clkcam                             | IBUFG+BUFG                                                                                                                               | 209   |
clk251                             | BUFG                                                                                                                                     | 134   |
u1/clockp_0                        | NONE(u1/g0[0].u0/qb)                                                                                                                     | 2     |
u1/clockp_1                        | NONE(u1/g0[1].u0/qb)                                                                                                                     | 2     |
u1/clockp_2                        | NONE(u1/g0[2].u0/qb)                                                                                                                     | 2     |
u1/clockp_3                        | NONE(u1/g0[3].u0/qb)                                                                                                                     | 2     |
-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------+--------------------------+-------+
Control Signal                              | Buffer(FF name)          | Load  |
--------------------------------------------+--------------------------+-------+
inst_debounce/output(inst_debounce/output:Q)| NONE(Registers/cmd_reg_0)| 396   |
--------------------------------------------+--------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.960ns (Maximum Frequency: 125.628MHz)
   Minimum input arrival time before clock: 5.584ns
   Maximum output required time after clock: 10.809ns
   Maximum combinational path delay: 7.535ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'cc41'
  Clock period: 7.228ns (frequency: 138.351MHz)
  Total number of paths / destination ports: 1565 / 327
-------------------------------------------------------------------------
Delay:               7.228ns (Levels of Logic = 13)
  Source:            inst_addrgen1/addr_5 (FF)
  Destination:       inst_addrgen1/va_14 (FF)
  Source Clock:      cc41 rising
  Destination Clock: cc41 rising

  Data Path: inst_addrgen1/addr_5 to inst_addrgen1/va_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             23   0.591   1.377  inst_addrgen1/addr_5 (inst_addrgen1/addr_5)
     LUT1:I0->O            1   0.704   0.000  inst_addrgen1/Msub_va_addsub0000_cy<5>_rt (inst_addrgen1/Msub_va_addsub0000_cy<5>_rt)
     MUXCY:S->O            1   0.464   0.000  inst_addrgen1/Msub_va_addsub0000_cy<5> (inst_addrgen1/Msub_va_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  inst_addrgen1/Msub_va_addsub0000_cy<6> (inst_addrgen1/Msub_va_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  inst_addrgen1/Msub_va_addsub0000_cy<7> (inst_addrgen1/Msub_va_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  inst_addrgen1/Msub_va_addsub0000_cy<8> (inst_addrgen1/Msub_va_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  inst_addrgen1/Msub_va_addsub0000_cy<9> (inst_addrgen1/Msub_va_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  inst_addrgen1/Msub_va_addsub0000_cy<10> (inst_addrgen1/Msub_va_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  inst_addrgen1/Msub_va_addsub0000_cy<11> (inst_addrgen1/Msub_va_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  inst_addrgen1/Msub_va_addsub0000_cy<12> (inst_addrgen1/Msub_va_addsub0000_cy<12>)
     XORCY:CI->O           1   0.804   0.595  inst_addrgen1/Msub_va_addsub0000_xor<13> (inst_addrgen1/va_addsub0000<13>)
     LUT1:I0->O            1   0.704   0.000  inst_addrgen1/Madd_va_add0000_cy<13>_rt (inst_addrgen1/Madd_va_add0000_cy<13>_rt)
     MUXCY:S->O            0   0.464   0.000  inst_addrgen1/Madd_va_add0000_cy<13> (inst_addrgen1/Madd_va_add0000_cy<13>)
     XORCY:CI->O           1   0.804   0.000  inst_addrgen1/Madd_va_add0000_xor<14> (inst_addrgen1/va_add0000<14>)
     FDCE:D                    0.308          inst_addrgen1/va_14
    ----------------------------------------
    Total                      7.228ns (5.256ns logic, 1.972ns route)
                                       (72.7% logic, 27.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ov7670_pclkbufmux1'
  Clock period: 7.960ns (frequency: 125.628MHz)
  Total number of paths / destination ports: 776 / 389
-------------------------------------------------------------------------
Delay:               3.980ns (Levels of Logic = 1)
  Source:            inst_ov7670capt1/latched_vsync (FF)
  Destination:       inst_ov7670capt1/address_14 (FF)
  Source Clock:      ov7670_pclkbufmux1 falling
  Destination Clock: ov7670_pclkbufmux1 rising

  Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           16   0.591   1.113  inst_ov7670capt1/latched_vsync (inst_ov7670capt1/latched_vsync)
     LUT2:I1->O           15   0.704   1.017  inst_ov7670capt1/address_not00011 (inst_ov7670capt1/address_not0001)
     FDCE:CE                   0.555          inst_ov7670capt1/address_0
    ----------------------------------------
    Total                      3.980ns (1.850ns logic, 2.130ns route)
                                       (46.5% logic, 53.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkcam'
  Clock period: 6.649ns (frequency: 150.399MHz)
  Total number of paths / destination ports: 6269 / 327
-------------------------------------------------------------------------
Delay:               6.649ns (Levels of Logic = 8)
  Source:            w4dcmcnt_7 (FF)
  Destination:       w4dcmcnt_1 (FF)
  Source Clock:      clkcam rising
  Destination Clock: clkcam rising

  Data Path: w4dcmcnt_7 to w4dcmcnt_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  w4dcmcnt_7 (w4dcmcnt_7)
     LUT4:I0->O            1   0.704   0.000  state_cmp_eq0000_wg_lut<0> (state_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  state_cmp_eq0000_wg_cy<0> (state_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  state_cmp_eq0000_wg_cy<1> (state_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  state_cmp_eq0000_wg_cy<2> (state_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  state_cmp_eq0000_wg_cy<3> (state_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           7   0.459   0.743  state_cmp_eq0000_wg_cy<4> (state_cmp_eq0000)
     LUT3_D:I2->O         19   0.704   1.089  w4dcmcnt_mux0000<0>31 (N8)
     LUT4:I3->O            1   0.704   0.000  w4dcmcnt_mux0000<18>1 (w4dcmcnt_mux0000<18>)
     FDC:D                     0.308          w4dcmcnt_1
    ----------------------------------------
    Total                      6.649ns (4.111ns logic, 2.538ns route)
                                       (61.8% logic, 38.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk251'
  Clock period: 6.247ns (frequency: 160.077MHz)
  Total number of paths / destination ports: 2545 / 229
-------------------------------------------------------------------------
Delay:               6.247ns (Levels of Logic = 4)
  Source:            inst_vgatiming/fpv_9 (FF)
  Destination:       inst_vgatiming/fpv_12 (FF)
  Source Clock:      clk251 rising
  Destination Clock: clk251 rising

  Data Path: inst_vgatiming/fpv_9 to inst_vgatiming/fpv_12
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.622  inst_vgatiming/fpv_9 (inst_vgatiming/fpv_9)
     LUT4:I0->O            1   0.704   0.424  inst_vgatiming/statev_cmp_eq000321 (inst_vgatiming/statev_cmp_eq000321)
     LUT4:I3->O            1   0.704   0.424  inst_vgatiming/statev_cmp_eq000332_SW0 (N79)
     LUT4_D:I3->O         13   0.704   1.062  inst_vgatiming/statev_cmp_eq000332 (inst_vgatiming/statev_cmp_eq0003)
     LUT2:I1->O            1   0.704   0.000  inst_vgatiming/Mcount_fpv_eqn_13 (inst_vgatiming/Mcount_fpv_eqn_1)
     FDCE:D                    0.308          inst_vgatiming/fpv_1
    ----------------------------------------
    Total                      6.247ns (3.715ns logic, 2.532ns route)
                                       (59.5% logic, 40.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkcam'
  Total number of paths / destination ports: 43 / 34
-------------------------------------------------------------------------
Offset:              5.280ns (Levels of Logic = 2)
  Source:            ov7670_pclk3 (PAD)
  Destination:       u1/clockp_2 (FF)
  Destination Clock: clkcam rising

  Data Path: ov7670_pclk3 to u1/clockp_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUFG:I->O            1   2.675   0.420  cam_buf3a (a3)
     BUFG:I->O             1   1.457   0.420  cam_buf3b (ov7670_pclk3buf1)
     FDC:D                     0.308          u1/clockp_2
    ----------------------------------------
    Total                      5.280ns (4.440ns logic, 0.840ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ov7670_pclkbufmux1'
  Total number of paths / destination ports: 130 / 10
-------------------------------------------------------------------------
Offset:              5.584ns (Levels of Logic = 4)
  Source:            sw<1> (PAD)
  Destination:       inst_ov7670capt1/latched_href (FF)
  Destination Clock: ov7670_pclkbufmux1 falling

  Data Path: sw<1> to inst_ov7670capt1/latched_href
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.218   1.192  sw_1_IBUF (sw_1_IBUF)
     LUT2:I0->O           20   0.704   1.137  ov7670_vsyncmux21 (ov7670_datamux<0>21)
     LUT3:I2->O            1   0.704   0.000  ov7670_vsyncmux66_G (N102)
     MUXF5:I1->O           1   0.321   0.000  ov7670_vsyncmux66 (ov7670_vsyncmux)
     FDC_1:D                   0.308          inst_ov7670capt1/latched_vsync
    ----------------------------------------
    Total                      5.584ns (3.255ns logic, 2.329ns route)
                                       (58.3% logic, 41.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkcam'
  Total number of paths / destination ports: 49 / 13
-------------------------------------------------------------------------
Offset:              7.741ns (Levels of Logic = 3)
  Source:            inst_debounce/output (FF)
  Destination:       ov7670_siod1 (PAD)
  Source Clock:      clkcam rising

  Data Path: inst_debounce/output to ov7670_siod1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q            405   0.591   1.384  inst_debounce/output (inst_debounce/output)
     LUT4:I3->O            4   0.704   0.666  SCCB/siodLogicTrst7 (SCCB/siodLogicTrst7)
     LUT3:I1->O            1   0.704   0.420  ov7670_siod41 (ov7670_siod4_OBUF)
     OBUF:I->O                 3.272          ov7670_siod4_OBUF (ov7670_siod4)
    ----------------------------------------
    Total                      7.741ns (5.271ns logic, 2.470ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk251'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              6.240ns (Levels of Logic = 2)
  Source:            inst_vgatiming/tactiveArea1 (FF)
  Destination:       o_rgb<7> (PAD)
  Source Clock:      clk251 rising

  Data Path: inst_vgatiming/tactiveArea1 to o_rgb<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.591   1.226  inst_vgatiming/tactiveArea1 (inst_vgatiming/tactiveArea1)
     LUT2:I0->O            2   0.704   0.447  inst_imagegen/RGB_out<7>1 (vga_rgb_7_OBUF)
     OBUF:I->O                 3.272          o_rgb_7_OBUF (o_rgb<7>)
    ----------------------------------------
    Total                      6.240ns (4.567ns logic, 1.673ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cc41'
  Total number of paths / destination ports: 528 / 24
-------------------------------------------------------------------------
Offset:              10.809ns (Levels of Logic = 8)
  Source:            inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram (RAM)
  Destination:       o_rgb<7> (PAD)
  Source Clock:      cc41 rising

  Data Path: inst_framebuffer1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram to o_rgb<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S18_S18:CLKB->DOB7    1   2.800   0.499  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s3_init.ram/dpram.dp18x18.ram (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_doutb<7>)
     LUT3:I1->O            1   0.704   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_880 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_880)
     MUXF5:I1->O           1   0.321   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f5_38 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_7_f539)
     MUXF6:I0->O           1   0.521   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f6_25 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_5_f626)
     MUXF7:I0->O           1   0.521   0.000  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f7_12 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_3_f713)
     MUXF8:I1->O           1   0.521   0.499  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/Mmux_dout_mux_2_f8_12 (doutb<7>)
     end scope: 'inst_framebuffer1'
     LUT2:I1->O            2   0.704   0.447  inst_imagegen/RGB_out<7>1 (vga_rgb_7_OBUF)
     OBUF:I->O                 3.272          o_rgb_7_OBUF (o_rgb<7>)
    ----------------------------------------
    Total                     10.809ns (9.364ns logic, 1.445ns route)
                                       (86.6% logic, 13.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 32 / 4
-------------------------------------------------------------------------
Delay:               7.535ns (Levels of Logic = 4)
  Source:            ov7670_data1<3> (PAD)
  Destination:       led1 (PAD)

  Data Path: ov7670_data1<3> to led1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.622  ov7670_data1_3_IBUF (ov7670_data1_3_IBUF)
     LUT4:I0->O            1   0.704   0.595  led14 (led14)
     LUT2:I0->O            1   0.704   0.420  led110 (led1_OBUF)
     OBUF:I->O                 3.272          led1_OBUF (led1)
    ----------------------------------------
    Total                      7.535ns (5.898ns logic, 1.637ns route)
                                       (78.3% logic, 21.7% route)

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 19.89 secs
 
--> 


Total memory usage is 551508 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   46 (   0 filtered)
Number of infos    :   20 (   0 filtered)

