WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1276713 cumulative IPC: 3.916 (Simulation time: 00 hr 00 min 20 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1276713 cumulative IPC: 3.916 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 21394706 heartbeat IPC: 0.4674 cumulative IPC: 0.2485 (Simulation time: 00 hr 04 min 16 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 20117994 cumulative IPC: 0.2485 (Simulation time: 00 hr 04 min 16 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 20117994 cumulative IPC: 0.2485 (Simulation time: 00 hr 04 min 16 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_217B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2485 instructions: 5000000 cycles: 20117994
CPU 0 Branch Prediction Accuracy: 95.24% MPKI: 10.24 Average ROB Occupancy at Mispredict: 49.02
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.112
BRANCH_INDIRECT: 0.001
BRANCH_CONDITIONAL: 10.1
BRANCH_DIRECT_CALL: 0.0028
BRANCH_INDIRECT_CALL: 0.0024
BRANCH_RETURN: 0.0054

LLC TOTAL        ACCESS:     325309 HIT:     155420 MISS:     169889
LLC LOAD         ACCESS:     195016 HIT:      52265 MISS:     142751
LLC RFO          ACCESS:      45788 HIT:      19705 MISS:      26083
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      83209 HIT:      83205 MISS:          4
LLC TRANSLATION  ACCESS:       1296 HIT:        245 MISS:       1051
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 773.9 cycles
cpu0_DTLB TOTAL        ACCESS:    1094601 HIT:    1039931 MISS:      54670
cpu0_DTLB LOAD         ACCESS:    1094601 HIT:    1039931 MISS:      54670
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 32.57 cycles
cpu0_ITLB TOTAL        ACCESS:        504 HIT:        486 MISS:         18
cpu0_ITLB LOAD         ACCESS:        504 HIT:        486 MISS:         18
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 206.3 cycles
cpu0_L1D TOTAL        ACCESS:    1251915 HIT:     562924 MISS:     688991
cpu0_L1D LOAD         ACCESS:     944347 HIT:     389910 MISS:     554437
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     303288 HIT:     171194 MISS:     132094
cpu0_L1D TRANSLATION  ACCESS:       4280 HIT:       1820 MISS:       2460
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 195.2 cycles
cpu0_L1I TOTAL        ACCESS:        598 HIT:        452 MISS:        146
cpu0_L1I LOAD         ACCESS:        598 HIT:        452 MISS:        146
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 268.3 cycles
cpu0_L2C TOTAL        ACCESS:     403280 HIT:     161175 MISS:     242105
cpu0_L2C LOAD         ACCESS:     244817 HIT:      49801 MISS:     195016
cpu0_L2C RFO          ACCESS:      51425 HIT:       5637 MISS:      45788
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     104694 HIT:     104689 MISS:          5
cpu0_L2C TRANSLATION  ACCESS:       2344 HIT:       1048 MISS:       1296
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 563.8 cycles
cpu0_STLB TOTAL        ACCESS:      34807 HIT:      30520 MISS:       4287
cpu0_STLB LOAD         ACCESS:      34807 HIT:      30520 MISS:       4287
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 470.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      44938
  ROW_BUFFER_MISS:     124890
 AVG DBUS CONGESTED CYCLE: 3.944
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3572
  FULL:      56186
