{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698091774202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698091774203 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698091774203 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698091774203 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698091774203 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698091774203 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698091774203 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698091774203 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698091774203 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698091774203 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698091774203 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698091774203 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698091774203 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698091774203 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698091774203 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698091774203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 15:09:34 2023 " "Processing started: Mon Oct 23 15:09:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698091774203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1698091774203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1698091774203 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1698091774591 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1698091775308 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1698091775308 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1698091775333 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1698091775333 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1698091777922 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1698091778473 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1698091778498 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698091789229 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698091789229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.240 " "Worst-case setup slack is -19.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091789232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091789232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.240         -408757.486 iCLK  " "  -19.240         -408757.486 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091789232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698091789232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.759 " "Worst-case hold slack is 0.759" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091789445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091789445 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759               0.000 iCLK  " "    0.759               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091789445 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698091789445 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698091789452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698091789458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.739 " "Worst-case minimum pulse width slack is 9.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091789485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091789485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.739               0.000 iCLK  " "    9.739               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091789485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698091789485 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -19.240 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -19.240" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791223 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698091791223 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -19.240 (VIOLATED) " "Path #1: Setup slack is -19.240 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Register_N:g_PCreg\|dffg:\\g_dffg:4:g_dffg_f\|s_Q " "From Node    : Register_N:g_PCreg\|dffg:\\g_dffg:4:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:8:g_RegFile\|dffg:\\g_dffg:9:g_dffg_f\|s_Q " "To Node      : RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:8:g_RegFile\|dffg:\\g_dffg:9:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.072      3.072  R        clock network delay " "     3.072      3.072  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.304      0.232     uTco  Register_N:g_PCreg\|dffg:\\g_dffg:4:g_dffg_f\|s_Q " "     3.304      0.232     uTco  Register_N:g_PCreg\|dffg:\\g_dffg:4:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.304      0.000 FF  CELL  g_PCreg\|\\g_dffg:4:g_dffg_f\|s_Q\|q " "     3.304      0.000 FF  CELL  g_PCreg\|\\g_dffg:4:g_dffg_f\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.689      0.385 FF    IC  s_IMemAddr\[4\]~5\|datad " "     3.689      0.385 FF    IC  s_IMemAddr\[4\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.814      0.125 FF  CELL  s_IMemAddr\[4\]~5\|combout " "     3.814      0.125 FF  CELL  s_IMemAddr\[4\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.037      2.223 FF    IC  IMem\|ram~46113\|datab " "     6.037      2.223 FF    IC  IMem\|ram~46113\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.462      0.425 FF  CELL  IMem\|ram~46113\|combout " "     6.462      0.425 FF  CELL  IMem\|ram~46113\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.740      0.278 FF    IC  IMem\|ram~46114\|dataa " "     6.740      0.278 FF    IC  IMem\|ram~46114\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.164      0.424 FF  CELL  IMem\|ram~46114\|combout " "     7.164      0.424 FF  CELL  IMem\|ram~46114\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.522      1.358 FF    IC  IMem\|ram~46117\|datac " "     8.522      1.358 FF    IC  IMem\|ram~46117\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.803      0.281 FF  CELL  IMem\|ram~46117\|combout " "     8.803      0.281 FF  CELL  IMem\|ram~46117\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.032      0.229 FF    IC  IMem\|ram~46120\|datad " "     9.032      0.229 FF    IC  IMem\|ram~46120\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.157      0.125 FF  CELL  IMem\|ram~46120\|combout " "     9.157      0.125 FF  CELL  IMem\|ram~46120\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.434      0.277 FF    IC  IMem\|ram~46152\|dataa " "     9.434      0.277 FF    IC  IMem\|ram~46152\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.858      0.424 FF  CELL  IMem\|ram~46152\|combout " "     9.858      0.424 FF  CELL  IMem\|ram~46152\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.875      2.017 FF    IC  IMem\|ram~46280\|datac " "    11.875      2.017 FF    IC  IMem\|ram~46280\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.155      0.280 FF  CELL  IMem\|ram~46280\|combout " "    12.155      0.280 FF  CELL  IMem\|ram~46280\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.389      0.234 FF    IC  IMem\|ram~46281\|datac " "    12.389      0.234 FF    IC  IMem\|ram~46281\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.670      0.281 FF  CELL  IMem\|ram~46281\|combout " "    12.670      0.281 FF  CELL  IMem\|ram~46281\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.946      0.276 FF    IC  IMem\|ram~46452\|dataa " "    12.946      0.276 FF    IC  IMem\|ram~46452\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.350      0.404 FF  CELL  IMem\|ram~46452\|combout " "    13.350      0.404 FF  CELL  IMem\|ram~46452\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.477      1.127 FF    IC  g_RegisterFile\|g_Mux1\|Mux12~4\|datad " "    14.477      1.127 FF    IC  g_RegisterFile\|g_Mux1\|Mux12~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.602      0.125 FF  CELL  g_RegisterFile\|g_Mux1\|Mux12~4\|combout " "    14.602      0.125 FF  CELL  g_RegisterFile\|g_Mux1\|Mux12~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.650      1.048 FF    IC  g_RegisterFile\|g_Mux1\|Mux23~14\|dataa " "    15.650      1.048 FF    IC  g_RegisterFile\|g_Mux1\|Mux23~14\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.074      0.424 FF  CELL  g_RegisterFile\|g_Mux1\|Mux23~14\|combout " "    16.074      0.424 FF  CELL  g_RegisterFile\|g_Mux1\|Mux23~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.301      0.227 FF    IC  g_RegisterFile\|g_Mux1\|Mux23~15\|datad " "    16.301      0.227 FF    IC  g_RegisterFile\|g_Mux1\|Mux23~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.451      0.150 FR  CELL  g_RegisterFile\|g_Mux1\|Mux23~15\|combout " "    16.451      0.150 FR  CELL  g_RegisterFile\|g_Mux1\|Mux23~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.620      4.169 RR    IC  g_RegisterFile\|g_Mux1\|Mux23~16\|datad " "    20.620      4.169 RR    IC  g_RegisterFile\|g_Mux1\|Mux23~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.775      0.155 RR  CELL  g_RegisterFile\|g_Mux1\|Mux23~16\|combout " "    20.775      0.155 RR  CELL  g_RegisterFile\|g_Mux1\|Mux23~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.978      0.203 RR    IC  g_RegisterFile\|g_Mux1\|Mux23~19\|datac " "    20.978      0.203 RR    IC  g_RegisterFile\|g_Mux1\|Mux23~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.265      0.287 RR  CELL  g_RegisterFile\|g_Mux1\|Mux23~19\|combout " "    21.265      0.287 RR  CELL  g_RegisterFile\|g_Mux1\|Mux23~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.357      1.092 RR    IC  g_completeALU\|NBSG\|o_one\[8\]~6\|datab " "    22.357      1.092 RR    IC  g_completeALU\|NBSG\|o_one\[8\]~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.775      0.418 RR  CELL  g_completeALU\|NBSG\|o_one\[8\]~6\|combout " "    22.775      0.418 RR  CELL  g_completeALU\|NBSG\|o_one\[8\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.976      0.201 RR    IC  g_completeALU\|NBSG\|o_one\[8\]~7\|datac " "    22.976      0.201 RR    IC  g_completeALU\|NBSG\|o_one\[8\]~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.263      0.287 RR  CELL  g_completeALU\|NBSG\|o_one\[8\]~7\|combout " "    23.263      0.287 RR  CELL  g_completeALU\|NBSG\|o_one\[8\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.267      1.004 RR    IC  g_completeALU\|NBSG\|o_two\[10\]~73\|datad " "    24.267      1.004 RR    IC  g_completeALU\|NBSG\|o_two\[10\]~73\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.422      0.155 RR  CELL  g_completeALU\|NBSG\|o_two\[10\]~73\|combout " "    24.422      0.155 RR  CELL  g_completeALU\|NBSG\|o_two\[10\]~73\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.650      0.228 RR    IC  g_completeALU\|NBSG\|o_three\[10\]~36\|datad " "    24.650      0.228 RR    IC  g_completeALU\|NBSG\|o_three\[10\]~36\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.805      0.155 RR  CELL  g_completeALU\|NBSG\|o_three\[10\]~36\|combout " "    24.805      0.155 RR  CELL  g_completeALU\|NBSG\|o_three\[10\]~36\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.585      0.780 RR    IC  g_completeALU\|NBSG\|o_three\[10\]~37\|datad " "    25.585      0.780 RR    IC  g_completeALU\|NBSG\|o_three\[10\]~37\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.740      0.155 RR  CELL  g_completeALU\|NBSG\|o_three\[10\]~37\|combout " "    25.740      0.155 RR  CELL  g_completeALU\|NBSG\|o_three\[10\]~37\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.944      0.204 RR    IC  g_completeALU\|NBSG\|o_three\[10\]~38\|datad " "    25.944      0.204 RR    IC  g_completeALU\|NBSG\|o_three\[10\]~38\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.099      0.155 RR  CELL  g_completeALU\|NBSG\|o_three\[10\]~38\|combout " "    26.099      0.155 RR  CELL  g_completeALU\|NBSG\|o_three\[10\]~38\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.358      0.259 RR    IC  g_completeALU\|mux\|Mux29~2\|datad " "    26.358      0.259 RR    IC  g_completeALU\|mux\|Mux29~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.513      0.155 RR  CELL  g_completeALU\|mux\|Mux29~2\|combout " "    26.513      0.155 RR  CELL  g_completeALU\|mux\|Mux29~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.915      0.402 RR    IC  g_completeALU\|mux\|Mux29~3\|datad " "    26.915      0.402 RR    IC  g_completeALU\|mux\|Mux29~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.070      0.155 RR  CELL  g_completeALU\|mux\|Mux29~3\|combout " "    27.070      0.155 RR  CELL  g_completeALU\|mux\|Mux29~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.275      0.205 RR    IC  g_completeALU\|mux\|Mux29~4\|datad " "    27.275      0.205 RR    IC  g_completeALU\|mux\|Mux29~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.414      0.139 RF  CELL  g_completeALU\|mux\|Mux29~4\|combout " "    27.414      0.139 RF  CELL  g_completeALU\|mux\|Mux29~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.810      0.396 FF    IC  g_completeALU\|mux\|Mux29~5\|datac " "    27.810      0.396 FF    IC  g_completeALU\|mux\|Mux29~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.091      0.281 FF  CELL  g_completeALU\|mux\|Mux29~5\|combout " "    28.091      0.281 FF  CELL  g_completeALU\|mux\|Mux29~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.371      2.280 FF    IC  DMem\|ram~37874\|datad " "    30.371      2.280 FF    IC  DMem\|ram~37874\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.521      0.150 FR  CELL  DMem\|ram~37874\|combout " "    30.521      0.150 FR  CELL  DMem\|ram~37874\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.727      0.206 RR    IC  DMem\|ram~37875\|datad " "    30.727      0.206 RR    IC  DMem\|ram~37875\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.866      0.139 RF  CELL  DMem\|ram~37875\|combout " "    30.866      0.139 RF  CELL  DMem\|ram~37875\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.377      3.511 FF    IC  DMem\|ram~37876\|datad " "    34.377      3.511 FF    IC  DMem\|ram~37876\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.502      0.125 FF  CELL  DMem\|ram~37876\|combout " "    34.502      0.125 FF  CELL  DMem\|ram~37876\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.736      0.234 FF    IC  DMem\|ram~37879\|datac " "    34.736      0.234 FF    IC  DMem\|ram~37879\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.017      0.281 FF  CELL  DMem\|ram~37879\|combout " "    35.017      0.281 FF  CELL  DMem\|ram~37879\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.285      0.268 FF    IC  DMem\|ram~37880\|datab " "    35.285      0.268 FF    IC  DMem\|ram~37880\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.641      0.356 FF  CELL  DMem\|ram~37880\|combout " "    35.641      0.356 FF  CELL  DMem\|ram~37880\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.748      2.107 FF    IC  DMem\|ram~37881\|datad " "    37.748      2.107 FF    IC  DMem\|ram~37881\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.873      0.125 FF  CELL  DMem\|ram~37881\|combout " "    37.873      0.125 FF  CELL  DMem\|ram~37881\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.098      0.225 FF    IC  DMem\|ram~37924\|datad " "    38.098      0.225 FF    IC  DMem\|ram~37924\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.223      0.125 FF  CELL  DMem\|ram~37924\|combout " "    38.223      0.125 FF  CELL  DMem\|ram~37924\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.459      0.236 FF    IC  DMem\|ram~38095\|datac " "    38.459      0.236 FF    IC  DMem\|ram~38095\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.740      0.281 FF  CELL  DMem\|ram~38095\|combout " "    38.740      0.281 FF  CELL  DMem\|ram~38095\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.974      0.234 FF    IC  DMem\|ram~38266\|datac " "    38.974      0.234 FF    IC  DMem\|ram~38266\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.255      0.281 FF  CELL  DMem\|ram~38266\|combout " "    39.255      0.281 FF  CELL  DMem\|ram~38266\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.481      0.226 FF    IC  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~2\|datad " "    39.481      0.226 FF    IC  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.606      0.125 FF  CELL  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~2\|combout " "    39.606      0.125 FF  CELL  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.835      0.229 FF    IC  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~3\|datad " "    39.835      0.229 FF    IC  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.960      0.125 FF  CELL  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~3\|combout " "    39.960      0.125 FF  CELL  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.245      2.285 FF    IC  g_RegisterFile\|\\g_RegFile1:8:g_RegFile\|\\g_dffg:9:g_dffg_f\|s_Q\|asdata " "    42.245      2.285 FF    IC  g_RegisterFile\|\\g_RegFile1:8:g_RegFile\|\\g_dffg:9:g_dffg_f\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.646      0.401 FF  CELL  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:8:g_RegFile\|dffg:\\g_dffg:9:g_dffg_f\|s_Q " "    42.646      0.401 FF  CELL  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:8:g_RegFile\|dffg:\\g_dffg:9:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.400      3.400  R        clock network delay " "    23.400      3.400  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.408      0.008           clock pessimism removed " "    23.408      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.388     -0.020           clock uncertainty " "    23.388     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.406      0.018     uTsu  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:8:g_RegFile\|dffg:\\g_dffg:9:g_dffg_f\|s_Q " "    23.406      0.018     uTsu  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:8:g_RegFile\|dffg:\\g_dffg:9:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    42.646 " "Data Arrival Time  :    42.646" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.406 " "Data Required Time :    23.406" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -19.240 (VIOLATED) " "Slack              :   -19.240 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791225 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698091791225 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.759 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.759" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791427 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791427 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698091791427 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.759  " "Path #1: Hold slack is 0.759 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Register_N:g_PCreg\|dffg:\\g_dffg:12:g_dffg_f\|s_Q " "From Node    : Register_N:g_PCreg\|dffg:\\g_dffg:12:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:15:g_RegFile\|dffg:\\g_dffg:12:g_dffg_f\|s_Q " "To Node      : RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:15:g_RegFile\|dffg:\\g_dffg:12:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.026      3.026  R        clock network delay " "     3.026      3.026  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.258      0.232     uTco  Register_N:g_PCreg\|dffg:\\g_dffg:12:g_dffg_f\|s_Q " "     3.258      0.232     uTco  Register_N:g_PCreg\|dffg:\\g_dffg:12:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.258      0.000 RR  CELL  g_PCreg\|\\g_dffg:12:g_dffg_f\|s_Q\|q " "     3.258      0.000 RR  CELL  g_PCreg\|\\g_dffg:12:g_dffg_f\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.721      0.463 RR    IC  g_MuxMemToReg\|\\G_NBit_MUX:12:MUXI\|g_Or1\|o_F~3\|datac " "     3.721      0.463 RR    IC  g_MuxMemToReg\|\\G_NBit_MUX:12:MUXI\|g_Or1\|o_F~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.978      0.257 RF  CELL  g_MuxMemToReg\|\\G_NBit_MUX:12:MUXI\|g_Or1\|o_F~3\|combout " "     3.978      0.257 RF  CELL  g_MuxMemToReg\|\\G_NBit_MUX:12:MUXI\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.978      0.000 FF    IC  g_RegisterFile\|\\g_RegFile1:15:g_RegFile\|\\g_dffg:12:g_dffg_f\|s_Q\|d " "     3.978      0.000 FF    IC  g_RegisterFile\|\\g_RegFile1:15:g_RegFile\|\\g_dffg:12:g_dffg_f\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.054      0.076 FF  CELL  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:15:g_RegFile\|dffg:\\g_dffg:12:g_dffg_f\|s_Q " "     4.054      0.076 FF  CELL  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:15:g_RegFile\|dffg:\\g_dffg:12:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.141      3.141  R        clock network delay " "     3.141      3.141  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.109     -0.032           clock pessimism removed " "     3.109     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.109      0.000           clock uncertainty " "     3.109      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.295      0.186      uTh  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:15:g_RegFile\|dffg:\\g_dffg:12:g_dffg_f\|s_Q " "     3.295      0.186      uTh  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:15:g_RegFile\|dffg:\\g_dffg:12:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.054 " "Data Arrival Time  :     4.054" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.295 " "Data Required Time :     3.295" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.759  " "Slack              :     0.759 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091791428 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698091791428 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698091791428 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1698091791503 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1698091794964 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698091797280 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698091797280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.002 " "Worst-case setup slack is -16.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091797282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091797282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.002         -321616.975 iCLK  " "  -16.002         -321616.975 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091797282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698091797282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.702 " "Worst-case hold slack is 0.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091797486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091797486 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.702               0.000 iCLK  " "    0.702               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091797486 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698091797486 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698091797489 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698091797491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.766 " "Worst-case minimum pulse width slack is 9.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091797519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091797519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.766               0.000 iCLK  " "    9.766               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091797519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698091797519 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.002 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.002" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799238 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799238 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698091799238 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -16.002 (VIOLATED) " "Path #1: Setup slack is -16.002 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Register_N:g_PCreg\|dffg:\\g_dffg:4:g_dffg_f\|s_Q " "From Node    : Register_N:g_PCreg\|dffg:\\g_dffg:4:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:8:g_RegFile\|dffg:\\g_dffg:9:g_dffg_f\|s_Q " "To Node      : RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:8:g_RegFile\|dffg:\\g_dffg:9:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.788      2.788  R        clock network delay " "     2.788      2.788  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.001      0.213     uTco  Register_N:g_PCreg\|dffg:\\g_dffg:4:g_dffg_f\|s_Q " "     3.001      0.213     uTco  Register_N:g_PCreg\|dffg:\\g_dffg:4:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.001      0.000 FF  CELL  g_PCreg\|\\g_dffg:4:g_dffg_f\|s_Q\|q " "     3.001      0.000 FF  CELL  g_PCreg\|\\g_dffg:4:g_dffg_f\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.347      0.346 FF    IC  s_IMemAddr\[4\]~5\|datad " "     3.347      0.346 FF    IC  s_IMemAddr\[4\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.457      0.110 FF  CELL  s_IMemAddr\[4\]~5\|combout " "     3.457      0.110 FF  CELL  s_IMemAddr\[4\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.468      2.011 FF    IC  IMem\|ram~46359\|dataa " "     5.468      2.011 FF    IC  IMem\|ram~46359\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.845      0.377 FF  CELL  IMem\|ram~46359\|combout " "     5.845      0.377 FF  CELL  IMem\|ram~46359\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.094      0.249 FF    IC  IMem\|ram~46360\|dataa " "     6.094      0.249 FF    IC  IMem\|ram~46360\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.428      0.334 FR  CELL  IMem\|ram~46360\|combout " "     6.428      0.334 FR  CELL  IMem\|ram~46360\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.103      0.675 RR    IC  IMem\|ram~46361\|datac " "     7.103      0.675 RR    IC  IMem\|ram~46361\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.368      0.265 RR  CELL  IMem\|ram~46361\|combout " "     7.368      0.265 RR  CELL  IMem\|ram~46361\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.769      1.401 RR    IC  IMem\|ram~46364\|datac " "     8.769      1.401 RR    IC  IMem\|ram~46364\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.034      0.265 RR  CELL  IMem\|ram~46364\|combout " "     9.034      0.265 RR  CELL  IMem\|ram~46364\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.250      0.216 RR    IC  IMem\|ram~46365\|datab " "     9.250      0.216 RR    IC  IMem\|ram~46365\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.563      0.313 RR  CELL  IMem\|ram~46365\|combout " "     9.563      0.313 RR  CELL  IMem\|ram~46365\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.750      0.187 RR    IC  IMem\|ram~46408\|datac " "     9.750      0.187 RR    IC  IMem\|ram~46408\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.015      0.265 RR  CELL  IMem\|ram~46408\|combout " "    10.015      0.265 RR  CELL  IMem\|ram~46408\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.531      1.516 RR    IC  IMem\|ram~46451\|datad " "    11.531      1.516 RR    IC  IMem\|ram~46451\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.675      0.144 RR  CELL  IMem\|ram~46451\|combout " "    11.675      0.144 RR  CELL  IMem\|ram~46451\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.860      0.185 RR    IC  IMem\|ram~46452\|datac " "    11.860      0.185 RR    IC  IMem\|ram~46452\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.125      0.265 RR  CELL  IMem\|ram~46452\|combout " "    12.125      0.265 RR  CELL  IMem\|ram~46452\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.166      1.041 RR    IC  g_RegisterFile\|g_Mux1\|Mux12~4\|datad " "    13.166      1.041 RR    IC  g_RegisterFile\|g_Mux1\|Mux12~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.310      0.144 RR  CELL  g_RegisterFile\|g_Mux1\|Mux12~4\|combout " "    13.310      0.144 RR  CELL  g_RegisterFile\|g_Mux1\|Mux12~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.237      0.927 RR    IC  g_RegisterFile\|g_Mux1\|Mux23~14\|dataa " "    14.237      0.927 RR    IC  g_RegisterFile\|g_Mux1\|Mux23~14\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.626      0.389 RF  CELL  g_RegisterFile\|g_Mux1\|Mux23~14\|combout " "    14.626      0.389 RF  CELL  g_RegisterFile\|g_Mux1\|Mux23~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.833      0.207 FF    IC  g_RegisterFile\|g_Mux1\|Mux23~15\|datad " "    14.833      0.207 FF    IC  g_RegisterFile\|g_Mux1\|Mux23~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.967      0.134 FR  CELL  g_RegisterFile\|g_Mux1\|Mux23~15\|combout " "    14.967      0.134 FR  CELL  g_RegisterFile\|g_Mux1\|Mux23~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.861      3.894 RR    IC  g_RegisterFile\|g_Mux1\|Mux23~16\|datad " "    18.861      3.894 RR    IC  g_RegisterFile\|g_Mux1\|Mux23~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.005      0.144 RR  CELL  g_RegisterFile\|g_Mux1\|Mux23~16\|combout " "    19.005      0.144 RR  CELL  g_RegisterFile\|g_Mux1\|Mux23~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.191      0.186 RR    IC  g_RegisterFile\|g_Mux1\|Mux23~19\|datac " "    19.191      0.186 RR    IC  g_RegisterFile\|g_Mux1\|Mux23~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.456      0.265 RR  CELL  g_RegisterFile\|g_Mux1\|Mux23~19\|combout " "    19.456      0.265 RR  CELL  g_RegisterFile\|g_Mux1\|Mux23~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.476      1.020 RR    IC  g_completeALU\|NBSG\|o_one\[8\]~6\|datab " "    20.476      1.020 RR    IC  g_completeALU\|NBSG\|o_one\[8\]~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.857      0.381 RR  CELL  g_completeALU\|NBSG\|o_one\[8\]~6\|combout " "    20.857      0.381 RR  CELL  g_completeALU\|NBSG\|o_one\[8\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.041      0.184 RR    IC  g_completeALU\|NBSG\|o_one\[8\]~7\|datac " "    21.041      0.184 RR    IC  g_completeALU\|NBSG\|o_one\[8\]~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.306      0.265 RR  CELL  g_completeALU\|NBSG\|o_one\[8\]~7\|combout " "    21.306      0.265 RR  CELL  g_completeALU\|NBSG\|o_one\[8\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.248      0.942 RR    IC  g_completeALU\|NBSG\|o_two\[10\]~73\|datad " "    22.248      0.942 RR    IC  g_completeALU\|NBSG\|o_two\[10\]~73\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.392      0.144 RR  CELL  g_completeALU\|NBSG\|o_two\[10\]~73\|combout " "    22.392      0.144 RR  CELL  g_completeALU\|NBSG\|o_two\[10\]~73\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.603      0.211 RR    IC  g_completeALU\|NBSG\|o_three\[10\]~36\|datad " "    22.603      0.211 RR    IC  g_completeALU\|NBSG\|o_three\[10\]~36\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.747      0.144 RR  CELL  g_completeALU\|NBSG\|o_three\[10\]~36\|combout " "    22.747      0.144 RR  CELL  g_completeALU\|NBSG\|o_three\[10\]~36\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.478      0.731 RR    IC  g_completeALU\|NBSG\|o_three\[10\]~37\|datad " "    23.478      0.731 RR    IC  g_completeALU\|NBSG\|o_three\[10\]~37\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.622      0.144 RR  CELL  g_completeALU\|NBSG\|o_three\[10\]~37\|combout " "    23.622      0.144 RR  CELL  g_completeALU\|NBSG\|o_three\[10\]~37\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.810      0.188 RR    IC  g_completeALU\|NBSG\|o_three\[10\]~38\|datad " "    23.810      0.188 RR    IC  g_completeALU\|NBSG\|o_three\[10\]~38\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.954      0.144 RR  CELL  g_completeALU\|NBSG\|o_three\[10\]~38\|combout " "    23.954      0.144 RR  CELL  g_completeALU\|NBSG\|o_three\[10\]~38\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.190      0.236 RR    IC  g_completeALU\|mux\|Mux29~2\|datad " "    24.190      0.236 RR    IC  g_completeALU\|mux\|Mux29~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.334      0.144 RR  CELL  g_completeALU\|mux\|Mux29~2\|combout " "    24.334      0.144 RR  CELL  g_completeALU\|mux\|Mux29~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.715      0.381 RR    IC  g_completeALU\|mux\|Mux29~3\|datad " "    24.715      0.381 RR    IC  g_completeALU\|mux\|Mux29~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.859      0.144 RR  CELL  g_completeALU\|mux\|Mux29~3\|combout " "    24.859      0.144 RR  CELL  g_completeALU\|mux\|Mux29~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.048      0.189 RR    IC  g_completeALU\|mux\|Mux29~4\|datad " "    25.048      0.189 RR    IC  g_completeALU\|mux\|Mux29~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.192      0.144 RR  CELL  g_completeALU\|mux\|Mux29~4\|combout " "    25.192      0.144 RR  CELL  g_completeALU\|mux\|Mux29~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.566      0.374 RR    IC  g_completeALU\|mux\|Mux29~5\|datac " "    25.566      0.374 RR    IC  g_completeALU\|mux\|Mux29~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.831      0.265 RR  CELL  g_completeALU\|mux\|Mux29~5\|combout " "    25.831      0.265 RR  CELL  g_completeALU\|mux\|Mux29~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.607      1.776 RR    IC  DMem\|ram~37861\|datad " "    27.607      1.776 RR    IC  DMem\|ram~37861\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.751      0.144 RR  CELL  DMem\|ram~37861\|combout " "    27.751      0.144 RR  CELL  DMem\|ram~37861\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.939      0.188 RR    IC  DMem\|ram~37862\|datad " "    27.939      0.188 RR    IC  DMem\|ram~37862\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.083      0.144 RR  CELL  DMem\|ram~37862\|combout " "    28.083      0.144 RR  CELL  DMem\|ram~37862\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.286      3.203 RR    IC  DMem\|ram~37865\|datad " "    31.286      3.203 RR    IC  DMem\|ram~37865\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.430      0.144 RR  CELL  DMem\|ram~37865\|combout " "    31.430      0.144 RR  CELL  DMem\|ram~37865\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.618      0.188 RR    IC  DMem\|ram~37868\|datad " "    31.618      0.188 RR    IC  DMem\|ram~37868\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.762      0.144 RR  CELL  DMem\|ram~37868\|combout " "    31.762      0.144 RR  CELL  DMem\|ram~37868\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.979      0.217 RR    IC  DMem\|ram~37869\|datab " "    31.979      0.217 RR    IC  DMem\|ram~37869\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.360      0.381 RR  CELL  DMem\|ram~37869\|combout " "    32.360      0.381 RR  CELL  DMem\|ram~37869\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.549      0.189 RR    IC  DMem\|ram~37880\|datad " "    32.549      0.189 RR    IC  DMem\|ram~37880\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.693      0.144 RR  CELL  DMem\|ram~37880\|combout " "    32.693      0.144 RR  CELL  DMem\|ram~37880\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.619      1.926 RR    IC  DMem\|ram~37881\|datad " "    34.619      1.926 RR    IC  DMem\|ram~37881\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.763      0.144 RR  CELL  DMem\|ram~37881\|combout " "    34.763      0.144 RR  CELL  DMem\|ram~37881\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.950      0.187 RR    IC  DMem\|ram~37924\|datad " "    34.950      0.187 RR    IC  DMem\|ram~37924\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.094      0.144 RR  CELL  DMem\|ram~37924\|combout " "    35.094      0.144 RR  CELL  DMem\|ram~37924\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.281      0.187 RR    IC  DMem\|ram~38095\|datac " "    35.281      0.187 RR    IC  DMem\|ram~38095\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.546      0.265 RR  CELL  DMem\|ram~38095\|combout " "    35.546      0.265 RR  CELL  DMem\|ram~38095\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.732      0.186 RR    IC  DMem\|ram~38266\|datac " "    35.732      0.186 RR    IC  DMem\|ram~38266\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.997      0.265 RR  CELL  DMem\|ram~38266\|combout " "    35.997      0.265 RR  CELL  DMem\|ram~38266\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.184      0.187 RR    IC  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~2\|datad " "    36.184      0.187 RR    IC  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.328      0.144 RR  CELL  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~2\|combout " "    36.328      0.144 RR  CELL  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.517      0.189 RR    IC  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~3\|datad " "    36.517      0.189 RR    IC  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.661      0.144 RR  CELL  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~3\|combout " "    36.661      0.144 RR  CELL  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.725      2.064 RR    IC  g_RegisterFile\|\\g_RegFile1:8:g_RegFile\|\\g_dffg:9:g_dffg_f\|s_Q\|asdata " "    38.725      2.064 RR    IC  g_RegisterFile\|\\g_RegFile1:8:g_RegFile\|\\g_dffg:9:g_dffg_f\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.095      0.370 RR  CELL  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:8:g_RegFile\|dffg:\\g_dffg:9:g_dffg_f\|s_Q " "    39.095      0.370 RR  CELL  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:8:g_RegFile\|dffg:\\g_dffg:9:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.087      3.087  R        clock network delay " "    23.087      3.087  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.094      0.007           clock pessimism removed " "    23.094      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.074     -0.020           clock uncertainty " "    23.074     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.093      0.019     uTsu  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:8:g_RegFile\|dffg:\\g_dffg:9:g_dffg_f\|s_Q " "    23.093      0.019     uTsu  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:8:g_RegFile\|dffg:\\g_dffg:9:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    39.095 " "Data Arrival Time  :    39.095" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.093 " "Data Required Time :    23.093" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -16.002 (VIOLATED) " "Slack              :   -16.002 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799240 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698091799240 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.702 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.702" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799407 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799407 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698091799407 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.702  " "Path #1: Hold slack is 0.702 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Register_N:g_PCreg\|dffg:\\g_dffg:12:g_dffg_f\|s_Q " "From Node    : Register_N:g_PCreg\|dffg:\\g_dffg:12:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:15:g_RegFile\|dffg:\\g_dffg:12:g_dffg_f\|s_Q " "To Node      : RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:15:g_RegFile\|dffg:\\g_dffg:12:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.748      2.748  R        clock network delay " "     2.748      2.748  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.961      0.213     uTco  Register_N:g_PCreg\|dffg:\\g_dffg:12:g_dffg_f\|s_Q " "     2.961      0.213     uTco  Register_N:g_PCreg\|dffg:\\g_dffg:12:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.961      0.000 RR  CELL  g_PCreg\|\\g_dffg:12:g_dffg_f\|s_Q\|q " "     2.961      0.000 RR  CELL  g_PCreg\|\\g_dffg:12:g_dffg_f\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.396      0.435 RR    IC  g_MuxMemToReg\|\\G_NBit_MUX:12:MUXI\|g_Or1\|o_F~3\|datac " "     3.396      0.435 RR    IC  g_MuxMemToReg\|\\G_NBit_MUX:12:MUXI\|g_Or1\|o_F~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.630      0.234 RF  CELL  g_MuxMemToReg\|\\G_NBit_MUX:12:MUXI\|g_Or1\|o_F~3\|combout " "     3.630      0.234 RF  CELL  g_MuxMemToReg\|\\G_NBit_MUX:12:MUXI\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.630      0.000 FF    IC  g_RegisterFile\|\\g_RegFile1:15:g_RegFile\|\\g_dffg:12:g_dffg_f\|s_Q\|d " "     3.630      0.000 FF    IC  g_RegisterFile\|\\g_RegFile1:15:g_RegFile\|\\g_dffg:12:g_dffg_f\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.695      0.065 FF  CELL  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:15:g_RegFile\|dffg:\\g_dffg:12:g_dffg_f\|s_Q " "     3.695      0.065 FF  CELL  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:15:g_RegFile\|dffg:\\g_dffg:12:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.850      2.850  R        clock network delay " "     2.850      2.850  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.822     -0.028           clock pessimism removed " "     2.822     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.822      0.000           clock uncertainty " "     2.822      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.993      0.171      uTh  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:15:g_RegFile\|dffg:\\g_dffg:12:g_dffg_f\|s_Q " "     2.993      0.171      uTh  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:15:g_RegFile\|dffg:\\g_dffg:12:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.695 " "Data Arrival Time  :     3.695" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.993 " "Data Required Time :     2.993" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.702  " "Slack              :     0.702 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091799408 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698091799408 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1698091799408 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1698091800639 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1698091800639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.722 " "Worst-case setup slack is -0.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091800642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091800642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.722             -25.729 iCLK  " "   -0.722             -25.729 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091800642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698091800642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.337 " "Worst-case hold slack is 0.337" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091800844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091800844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 iCLK  " "    0.337               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091800844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698091800844 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698091800848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1698091800851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.404 " "Worst-case minimum pulse width slack is 9.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091800878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091800878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.404               0.000 iCLK  " "    9.404               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1698091800878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1698091800878 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.722 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.722" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802593 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802593 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698091802593 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.722 (VIOLATED) " "Path #1: Setup slack is -0.722 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Register_N:g_PCreg\|dffg:\\g_dffg:5:g_dffg_f\|s_Q " "From Node    : Register_N:g_PCreg\|dffg:\\g_dffg:5:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:14:g_RegFile\|dffg:\\g_dffg:9:g_dffg_f\|s_Q " "To Node      : RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:14:g_RegFile\|dffg:\\g_dffg:9:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.629      1.629  R        clock network delay " "     1.629      1.629  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.734      0.105     uTco  Register_N:g_PCreg\|dffg:\\g_dffg:5:g_dffg_f\|s_Q " "     1.734      0.105     uTco  Register_N:g_PCreg\|dffg:\\g_dffg:5:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.734      0.000 FF  CELL  g_PCreg\|\\g_dffg:5:g_dffg_f\|s_Q\|q " "     1.734      0.000 FF  CELL  g_PCreg\|\\g_dffg:5:g_dffg_f\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.992      0.258 FF    IC  s_IMemAddr\[5\]~4\|datad " "     1.992      0.258 FF    IC  s_IMemAddr\[5\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.055      0.063 FF  CELL  s_IMemAddr\[5\]~4\|combout " "     2.055      0.063 FF  CELL  s_IMemAddr\[5\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.406      1.351 FF    IC  IMem\|ram~46113\|datad " "     3.406      1.351 FF    IC  IMem\|ram~46113\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.469      0.063 FF  CELL  IMem\|ram~46113\|combout " "     3.469      0.063 FF  CELL  IMem\|ram~46113\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.605      0.136 FF    IC  IMem\|ram~46114\|dataa " "     3.605      0.136 FF    IC  IMem\|ram~46114\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.809      0.204 FF  CELL  IMem\|ram~46114\|combout " "     3.809      0.204 FF  CELL  IMem\|ram~46114\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.553      0.744 FF    IC  IMem\|ram~46117\|datac " "     4.553      0.744 FF    IC  IMem\|ram~46117\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.686      0.133 FF  CELL  IMem\|ram~46117\|combout " "     4.686      0.133 FF  CELL  IMem\|ram~46117\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.795      0.109 FF    IC  IMem\|ram~46120\|datad " "     4.795      0.109 FF    IC  IMem\|ram~46120\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.858      0.063 FF  CELL  IMem\|ram~46120\|combout " "     4.858      0.063 FF  CELL  IMem\|ram~46120\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.994      0.136 FF    IC  IMem\|ram~46152\|dataa " "     4.994      0.136 FF    IC  IMem\|ram~46152\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.198      0.204 FF  CELL  IMem\|ram~46152\|combout " "     5.198      0.204 FF  CELL  IMem\|ram~46152\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.318      1.120 FF    IC  IMem\|ram~46280\|datac " "     6.318      1.120 FF    IC  IMem\|ram~46280\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.451      0.133 FF  CELL  IMem\|ram~46280\|combout " "     6.451      0.133 FF  CELL  IMem\|ram~46280\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.562      0.111 FF    IC  IMem\|ram~46281\|datac " "     6.562      0.111 FF    IC  IMem\|ram~46281\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.695      0.133 FF  CELL  IMem\|ram~46281\|combout " "     6.695      0.133 FF  CELL  IMem\|ram~46281\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.828      0.133 FF    IC  IMem\|ram~46452\|dataa " "     6.828      0.133 FF    IC  IMem\|ram~46452\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.021      0.193 FF  CELL  IMem\|ram~46452\|combout " "     7.021      0.193 FF  CELL  IMem\|ram~46452\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.638      0.617 FF    IC  g_RegisterFile\|g_Mux1\|Mux12~4\|datad " "     7.638      0.617 FF    IC  g_RegisterFile\|g_Mux1\|Mux12~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.701      0.063 FF  CELL  g_RegisterFile\|g_Mux1\|Mux12~4\|combout " "     7.701      0.063 FF  CELL  g_RegisterFile\|g_Mux1\|Mux12~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.295      0.594 FF    IC  g_RegisterFile\|g_Mux1\|Mux23~14\|dataa " "     8.295      0.594 FF    IC  g_RegisterFile\|g_Mux1\|Mux23~14\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.499      0.204 FF  CELL  g_RegisterFile\|g_Mux1\|Mux23~14\|combout " "     8.499      0.204 FF  CELL  g_RegisterFile\|g_Mux1\|Mux23~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.607      0.108 FF    IC  g_RegisterFile\|g_Mux1\|Mux23~15\|datad " "     8.607      0.108 FF    IC  g_RegisterFile\|g_Mux1\|Mux23~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.670      0.063 FF  CELL  g_RegisterFile\|g_Mux1\|Mux23~15\|combout " "     8.670      0.063 FF  CELL  g_RegisterFile\|g_Mux1\|Mux23~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.958      2.288 FF    IC  g_RegisterFile\|g_Mux1\|Mux23~16\|datad " "    10.958      2.288 FF    IC  g_RegisterFile\|g_Mux1\|Mux23~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.021      0.063 FF  CELL  g_RegisterFile\|g_Mux1\|Mux23~16\|combout " "    11.021      0.063 FF  CELL  g_RegisterFile\|g_Mux1\|Mux23~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.133      0.112 FF    IC  g_RegisterFile\|g_Mux1\|Mux23~19\|datac " "    11.133      0.112 FF    IC  g_RegisterFile\|g_Mux1\|Mux23~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.266      0.133 FF  CELL  g_RegisterFile\|g_Mux1\|Mux23~19\|combout " "    11.266      0.133 FF  CELL  g_RegisterFile\|g_Mux1\|Mux23~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.867      0.601 FF    IC  g_completeALU\|NBSG\|o_one\[8\]~6\|datab " "    11.867      0.601 FF    IC  g_completeALU\|NBSG\|o_one\[8\]~6\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.059      0.192 FF  CELL  g_completeALU\|NBSG\|o_one\[8\]~6\|combout " "    12.059      0.192 FF  CELL  g_completeALU\|NBSG\|o_one\[8\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.168      0.109 FF    IC  g_completeALU\|NBSG\|o_one\[8\]~7\|datac " "    12.168      0.109 FF    IC  g_completeALU\|NBSG\|o_one\[8\]~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.301      0.133 FF  CELL  g_completeALU\|NBSG\|o_one\[8\]~7\|combout " "    12.301      0.133 FF  CELL  g_completeALU\|NBSG\|o_one\[8\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.826      0.525 FF    IC  g_completeALU\|NBSG\|o_two\[10\]~73\|datad " "    12.826      0.525 FF    IC  g_completeALU\|NBSG\|o_two\[10\]~73\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.889      0.063 FF  CELL  g_completeALU\|NBSG\|o_two\[10\]~73\|combout " "    12.889      0.063 FF  CELL  g_completeALU\|NBSG\|o_two\[10\]~73\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.010      0.121 FF    IC  g_completeALU\|NBSG\|o_three\[10\]~36\|datad " "    13.010      0.121 FF    IC  g_completeALU\|NBSG\|o_three\[10\]~36\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.073      0.063 FF  CELL  g_completeALU\|NBSG\|o_three\[10\]~36\|combout " "    13.073      0.063 FF  CELL  g_completeALU\|NBSG\|o_three\[10\]~36\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.502      0.429 FF    IC  g_completeALU\|NBSG\|o_three\[10\]~37\|datad " "    13.502      0.429 FF    IC  g_completeALU\|NBSG\|o_three\[10\]~37\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.565      0.063 FF  CELL  g_completeALU\|NBSG\|o_three\[10\]~37\|combout " "    13.565      0.063 FF  CELL  g_completeALU\|NBSG\|o_three\[10\]~37\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.674      0.109 FF    IC  g_completeALU\|NBSG\|o_three\[10\]~38\|datad " "    13.674      0.109 FF    IC  g_completeALU\|NBSG\|o_three\[10\]~38\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.737      0.063 FF  CELL  g_completeALU\|NBSG\|o_three\[10\]~38\|combout " "    13.737      0.063 FF  CELL  g_completeALU\|NBSG\|o_three\[10\]~38\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.875      0.138 FF    IC  g_completeALU\|mux\|Mux29~2\|datad " "    13.875      0.138 FF    IC  g_completeALU\|mux\|Mux29~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.938      0.063 FF  CELL  g_completeALU\|mux\|Mux29~2\|combout " "    13.938      0.063 FF  CELL  g_completeALU\|mux\|Mux29~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.142      0.204 FF    IC  g_completeALU\|mux\|Mux29~3\|datad " "    14.142      0.204 FF    IC  g_completeALU\|mux\|Mux29~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.205      0.063 FF  CELL  g_completeALU\|mux\|Mux29~3\|combout " "    14.205      0.063 FF  CELL  g_completeALU\|mux\|Mux29~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.314      0.109 FF    IC  g_completeALU\|mux\|Mux29~4\|datad " "    14.314      0.109 FF    IC  g_completeALU\|mux\|Mux29~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.377      0.063 FF  CELL  g_completeALU\|mux\|Mux29~4\|combout " "    14.377      0.063 FF  CELL  g_completeALU\|mux\|Mux29~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.576      0.199 FF    IC  g_completeALU\|mux\|Mux29~5\|datac " "    14.576      0.199 FF    IC  g_completeALU\|mux\|Mux29~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.709      0.133 FF  CELL  g_completeALU\|mux\|Mux29~5\|combout " "    14.709      0.133 FF  CELL  g_completeALU\|mux\|Mux29~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.978      1.269 FF    IC  DMem\|ram~37874\|datad " "    15.978      1.269 FF    IC  DMem\|ram~37874\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.041      0.063 FF  CELL  DMem\|ram~37874\|combout " "    16.041      0.063 FF  CELL  DMem\|ram~37874\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.151      0.110 FF    IC  DMem\|ram~37875\|datad " "    16.151      0.110 FF    IC  DMem\|ram~37875\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.214      0.063 FF  CELL  DMem\|ram~37875\|combout " "    16.214      0.063 FF  CELL  DMem\|ram~37875\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.192      1.978 FF    IC  DMem\|ram~37876\|datad " "    18.192      1.978 FF    IC  DMem\|ram~37876\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.255      0.063 FF  CELL  DMem\|ram~37876\|combout " "    18.255      0.063 FF  CELL  DMem\|ram~37876\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.366      0.111 FF    IC  DMem\|ram~37879\|datac " "    18.366      0.111 FF    IC  DMem\|ram~37879\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.499      0.133 FF  CELL  DMem\|ram~37879\|combout " "    18.499      0.133 FF  CELL  DMem\|ram~37879\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.629      0.130 FF    IC  DMem\|ram~37880\|datab " "    18.629      0.130 FF    IC  DMem\|ram~37880\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.805      0.176 FF  CELL  DMem\|ram~37880\|combout " "    18.805      0.176 FF  CELL  DMem\|ram~37880\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.984      1.179 FF    IC  DMem\|ram~37881\|datad " "    19.984      1.179 FF    IC  DMem\|ram~37881\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.047      0.063 FF  CELL  DMem\|ram~37881\|combout " "    20.047      0.063 FF  CELL  DMem\|ram~37881\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.154      0.107 FF    IC  DMem\|ram~37924\|datad " "    20.154      0.107 FF    IC  DMem\|ram~37924\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.217      0.063 FF  CELL  DMem\|ram~37924\|combout " "    20.217      0.063 FF  CELL  DMem\|ram~37924\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.330      0.113 FF    IC  DMem\|ram~38095\|datac " "    20.330      0.113 FF    IC  DMem\|ram~38095\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.463      0.133 FF  CELL  DMem\|ram~38095\|combout " "    20.463      0.133 FF  CELL  DMem\|ram~38095\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.576      0.113 FF    IC  DMem\|ram~38266\|datac " "    20.576      0.113 FF    IC  DMem\|ram~38266\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.709      0.133 FF  CELL  DMem\|ram~38266\|combout " "    20.709      0.133 FF  CELL  DMem\|ram~38266\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.816      0.107 FF    IC  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~2\|datad " "    20.816      0.107 FF    IC  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.879      0.063 FF  CELL  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~2\|combout " "    20.879      0.063 FF  CELL  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.989      0.110 FF    IC  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~3\|datad " "    20.989      0.110 FF    IC  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.052      0.063 FF  CELL  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~3\|combout " "    21.052      0.063 FF  CELL  g_MuxMemToReg\|\\G_NBit_MUX:9:MUXI\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.336      1.284 FF    IC  g_RegisterFile\|\\g_RegFile1:14:g_RegFile\|\\g_dffg:9:g_dffg_f\|s_Q\|asdata " "    22.336      1.284 FF    IC  g_RegisterFile\|\\g_RegFile1:14:g_RegFile\|\\g_dffg:9:g_dffg_f\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.511      0.175 FF  CELL  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:14:g_RegFile\|dffg:\\g_dffg:9:g_dffg_f\|s_Q " "    22.511      0.175 FF  CELL  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:14:g_RegFile\|dffg:\\g_dffg:9:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.797      1.797  R        clock network delay " "    21.797      1.797  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.802      0.005           clock pessimism removed " "    21.802      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.782     -0.020           clock uncertainty " "    21.782     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.789      0.007     uTsu  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:14:g_RegFile\|dffg:\\g_dffg:9:g_dffg_f\|s_Q " "    21.789      0.007     uTsu  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:14:g_RegFile\|dffg:\\g_dffg:9:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.511 " "Data Arrival Time  :    22.511" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.789 " "Data Required Time :    21.789" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.722 (VIOLATED) " "Slack              :    -0.722 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802594 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698091802594 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.337 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.337" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698091802762 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.337  " "Path #1: Hold slack is 0.337 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Register_N:g_PCreg\|dffg:\\g_dffg:12:g_dffg_f\|s_Q " "From Node    : Register_N:g_PCreg\|dffg:\\g_dffg:12:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:15:g_RegFile\|dffg:\\g_dffg:12:g_dffg_f\|s_Q " "To Node      : RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:15:g_RegFile\|dffg:\\g_dffg:12:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.627      1.627  R        clock network delay " "     1.627      1.627  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.732      0.105     uTco  Register_N:g_PCreg\|dffg:\\g_dffg:12:g_dffg_f\|s_Q " "     1.732      0.105     uTco  Register_N:g_PCreg\|dffg:\\g_dffg:12:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.732      0.000 RR  CELL  g_PCreg\|\\g_dffg:12:g_dffg_f\|s_Q\|q " "     1.732      0.000 RR  CELL  g_PCreg\|\\g_dffg:12:g_dffg_f\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.936      0.204 RR    IC  g_MuxMemToReg\|\\G_NBit_MUX:12:MUXI\|g_Or1\|o_F~3\|datac " "     1.936      0.204 RR    IC  g_MuxMemToReg\|\\G_NBit_MUX:12:MUXI\|g_Or1\|o_F~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.055      0.119 RF  CELL  g_MuxMemToReg\|\\G_NBit_MUX:12:MUXI\|g_Or1\|o_F~3\|combout " "     2.055      0.119 RF  CELL  g_MuxMemToReg\|\\G_NBit_MUX:12:MUXI\|g_Or1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.055      0.000 FF    IC  g_RegisterFile\|\\g_RegFile1:15:g_RegFile\|\\g_dffg:12:g_dffg_f\|s_Q\|d " "     2.055      0.000 FF    IC  g_RegisterFile\|\\g_RegFile1:15:g_RegFile\|\\g_dffg:12:g_dffg_f\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.091      0.036 FF  CELL  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:15:g_RegFile\|dffg:\\g_dffg:12:g_dffg_f\|s_Q " "     2.091      0.036 FF  CELL  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:15:g_RegFile\|dffg:\\g_dffg:12:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.690      1.690  R        clock network delay " "     1.690      1.690  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.670     -0.020           clock pessimism removed " "     1.670     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.670      0.000           clock uncertainty " "     1.670      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.754      0.084      uTh  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:15:g_RegFile\|dffg:\\g_dffg:12:g_dffg_f\|s_Q " "     1.754      0.084      uTh  RegFile:g_RegisterFile\|Register_N:\\g_RegFile1:15:g_RegFile\|dffg:\\g_dffg:12:g_dffg_f\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.091 " "Data Arrival Time  :     2.091" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.754 " "Data Required Time :     1.754" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.337  " "Slack              :     0.337 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1698091802762 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1698091802762 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698091827708 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1698091853999 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2820 " "Peak virtual memory: 2820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698091855851 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 15:10:55 2023 " "Processing ended: Mon Oct 23 15:10:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698091855851 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698091855851 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698091855851 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1698091855851 ""}
