{"Source Block": ["hdl/library/axi_logic_analyzer/axi_logic_analyzer_trigger.v@112:131@HdlStmProcess", "        default: trigger_active = 1'b1;\n      endcase\n    end\n  end\n\n  always @(*) begin\n    case (trigger_logic[6:4])\n      3'd0: trigger_active_mux = trigger_active;\n      3'd1: trigger_active_mux = trigger_in;\n      3'd2: trigger_active_mux = trigger_active & trigger_in;\n      3'd3: trigger_active_mux = trigger_active | trigger_in;\n      3'd4: trigger_active_mux = trigger_active ^ trigger_in;\n      default: trigger_active_mux = 1'b1;\n    endcase\n  end\n\n  always @(posedge clk) begin\n    if (reset == 1'b1) begin\n      data_m1 <= 'd0;\n      edge_detect <= 'd0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[124, "      default: trigger_active_mux = 1'b1;\n"]], "Add": [[124, "      3'd7: trigger_active_mux = 1'b0; // trigger disable\n"], [124, "      default: trigger_active_mux = 1'b0;\n"]]}}