# 32-bit-MIPS-processor
Project for UTCN AC CTI year2 sem2 Computer Architecture lab
the MIPS32 architecture single cycle and pipeline implemented in VHDL for NEXYS A7 FPGA

The benchmark program written in MIPS assembly computes the sum of all even integers from an array and shifts the results leftwise.

Implemented instructions:
ADD
SUB
SLL
SRL
AND 
OR
XOR
JR
ADDI
LW
SW
BEQ
ANDI
SLTI
J

<img width="2000" height="364" alt="image" src="https://github.com/user-attachments/assets/9aef95b3-df74-47db-bd7a-cdf47fb53dec" />
