<stg><name>top_kernel_Pipeline_row_loop_col_loop</name>


<trans_list>

<trans id="197" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %p_0_0_012991511 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_012991511"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %p_0_0_01299_11513 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_01299_11513"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %p_0_0_01299_21515 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_01299_21515"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %p_0_0_012991512 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_012991512"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %p_0_0_01299_11514 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_01299_11514"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="24" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %p_0_0_01299_21516 = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_0_0_01299_21516"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:9 %tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="24" op_0_bw="64">
<![CDATA[
newFuncRoot:10 %line_buf_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buf_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="24" op_0_bw="64">
<![CDATA[
newFuncRoot:11 %line_buf = alloca i64 1

]]></Node>
<StgValue><ssdm name="line_buf"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i17 0, i17 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:13 %store_ln110 = store i9 0, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:14 %store_ln111 = store i9 0, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:15 %br_ln110 = br void %for.body28

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.body28:0 %indvar_flatten6_load = load i17 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="24" op_0_bw="24">
<![CDATA[
for.body28:1 %p_0_0_012991512_load = load i24 %p_0_0_012991512

]]></Node>
<StgValue><ssdm name="p_0_0_012991512_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="24" op_0_bw="24">
<![CDATA[
for.body28:3 %p_0_0_01299_21516_load = load i24 %p_0_0_01299_21516

]]></Node>
<StgValue><ssdm name="p_0_0_01299_21516_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body28:4 %icmp_ln110 = icmp_eq  i17 %indvar_flatten6_load, i17 65536

]]></Node>
<StgValue><ssdm name="icmp_ln110"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body28:5 %add_ln110_1 = add i17 %indvar_flatten6_load, i17 1

]]></Node>
<StgValue><ssdm name="add_ln110_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body28:6 %br_ln110 = br i1 %icmp_ln110, void %for.inc152, void %for.inc155.exitStub

]]></Node>
<StgValue><ssdm name="br_ln110"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc152:0 %j_load = load i9 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc152:1 %i_load = load i9 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc152:2 %add_ln110 = add i9 %i_load, i9 1

]]></Node>
<StgValue><ssdm name="add_ln110"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc152:5 %icmp_ln111 = icmp_eq  i9 %j_load, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln111"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc152:6 %select_ln110 = select i1 %icmp_ln111, i9 0, i9 %j_load

]]></Node>
<StgValue><ssdm name="select_ln110"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc152:7 %select_ln110_1 = select i1 %icmp_ln111, i9 %add_ln110, i9 %i_load

]]></Node>
<StgValue><ssdm name="select_ln110_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="9">
<![CDATA[
for.inc152:8 %trunc_ln155 = trunc i9 %select_ln110_1

]]></Node>
<StgValue><ssdm name="trunc_ln155"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc152:9 %tmp_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln155, i8 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc152:10 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %select_ln110_1, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc152:11 %icmp = icmp_ne  i8 %tmp_1, i8 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc152:12 %empty_12 = add i8 %trunc_ln155, i8 255

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc152:13 %tmp_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %empty_12, i8 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="9">
<![CDATA[
for.inc152:14 %zext_ln111 = zext i9 %select_ln110

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="9">
<![CDATA[
for.inc152:15 %zext_ln155 = zext i9 %select_ln110

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc152:16 %add_ln155 = add i16 %tmp_6, i16 %zext_ln155

]]></Node>
<StgValue><ssdm name="add_ln155"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="16">
<![CDATA[
for.inc152:17 %zext_ln155_1 = zext i16 %add_ln155

]]></Node>
<StgValue><ssdm name="zext_ln155_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:18 %mem_A_addr = getelementptr i24 %mem_A, i64 0, i64 %zext_ln155_1

]]></Node>
<StgValue><ssdm name="mem_A_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:19 %mem_B_addr = getelementptr i24 %mem_B, i64 0, i64 %zext_ln155_1

]]></Node>
<StgValue><ssdm name="mem_B_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="16">
<![CDATA[
for.inc152:21 %mem_A_load = load i16 %mem_A_addr

]]></Node>
<StgValue><ssdm name="mem_A_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="16">
<![CDATA[
for.inc152:22 %mem_B_load = load i16 %mem_B_addr

]]></Node>
<StgValue><ssdm name="mem_B_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:24 %line_buf_addr = getelementptr i24 %line_buf, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="line_buf_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="8">
<![CDATA[
for.inc152:25 %line_buf_load = load i8 %line_buf_addr

]]></Node>
<StgValue><ssdm name="line_buf_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc152:26 %line_buf_1_addr = getelementptr i24 %line_buf_1, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="line_buf_1_addr"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="8">
<![CDATA[
for.inc152:27 %line_buf_1_load = load i8 %line_buf_1_addr

]]></Node>
<StgValue><ssdm name="line_buf_1_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc152:30 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %select_ln110, i32 1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc152:31 %icmp_ln133 = icmp_ne  i8 %tmp_2, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc152:32 %and_ln133 = and i1 %icmp, i1 %icmp_ln133

]]></Node>
<StgValue><ssdm name="and_ln133"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc152:33 %br_ln133 = br i1 %and_ln133, void %if.end129, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
if.then:3 %add_ln135 = add i9 %select_ln110, i9 511

]]></Node>
<StgValue><ssdm name="add_ln135"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="9">
<![CDATA[
if.then:4 %zext_ln148 = zext i9 %add_ln135

]]></Node>
<StgValue><ssdm name="zext_ln148"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then:5 %add_ln148 = add i16 %tmp_9, i16 %zext_ln148

]]></Node>
<StgValue><ssdm name="add_ln148"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="25" op_0_bw="24">
<![CDATA[
if.then:9 %p_0_0_01299_21516_cast = sext i24 %p_0_0_01299_21516_load

]]></Node>
<StgValue><ssdm name="p_0_0_01299_21516_cast"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="25" op_0_bw="24">
<![CDATA[
if.then:11 %sext_ln137 = sext i24 %p_0_0_012991512_load

]]></Node>
<StgValue><ssdm name="sext_ln137"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.then:12 %add_ln137_1 = add i25 %p_0_0_01299_21516_cast, i25 %sext_ln137

]]></Node>
<StgValue><ssdm name="add_ln137_1"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then:96 %br_ln147 = br i1 %tmp, void %if.then118, void %if.else

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
if.end:0 %br_ln149 = br void %if.end129

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end129:0 %icmp_ln75 = icmp_eq  i8 %trunc_ln155, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln75"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.end129:1 %icmp_ln75_1 = icmp_eq  i8 %trunc_ln155, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln75_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end129:2 %or_ln75 = or i1 %icmp_ln75_1, i1 %icmp_ln75

]]></Node>
<StgValue><ssdm name="or_ln75"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end129:3 %br_ln75 = br i1 %or_ln75, void %lor.lhs.false132, void %if.then136

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="or_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="9">
<![CDATA[
lor.lhs.false132:0 %trunc_ln153 = trunc i9 %select_ln110

]]></Node>
<StgValue><ssdm name="trunc_ln153"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="or_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
lor.lhs.false132:1 %icmp_ln75_2 = icmp_eq  i8 %trunc_ln153, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln75_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="or_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
lor.lhs.false132:2 %icmp_ln75_3 = icmp_eq  i8 %trunc_ln153, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln75_3"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="or_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
lor.lhs.false132:3 %or_ln75_1 = or i1 %icmp_ln75_3, i1 %icmp_ln75_2

]]></Node>
<StgValue><ssdm name="or_ln75_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="or_ln75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lor.lhs.false132:4 %br_ln75 = br i1 %or_ln75_1, void %for.inc149, void %if.then136

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="or_ln75_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="or_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then136:0 %br_ln154 = br i1 %tmp, void %if.then137, void %if.else142

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="or_ln75_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="or_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
if.end147:0 %br_ln156 = br void %for.inc149

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc149:0 %add_ln111 = add i9 %select_ln110, i9 1

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc149:4 %store_ln110 = store i17 %add_ln110_1, i17 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc149:5 %store_ln110 = store i9 %select_ln110_1, i9 %i

]]></Node>
<StgValue><ssdm name="store_ln110"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc149:6 %store_ln111 = store i9 %add_ln111, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="24" op_0_bw="24">
<![CDATA[
for.body28:2 %p_0_0_01299_11514_load = load i24 %p_0_0_01299_11514

]]></Node>
<StgValue><ssdm name="p_0_0_01299_11514_load"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc152:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @row_loop_col_loop_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc152:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc152:20 %specpipeline_ln112 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln112"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="16">
<![CDATA[
for.inc152:21 %mem_A_load = load i16 %mem_A_addr

]]></Node>
<StgValue><ssdm name="mem_A_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="16">
<![CDATA[
for.inc152:22 %mem_B_load = load i16 %mem_B_addr

]]></Node>
<StgValue><ssdm name="mem_B_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
for.inc152:23 %empty_13 = select i1 %tmp, i24 %mem_B_load, i24 %mem_A_load

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="24" op_0_bw="8">
<![CDATA[
for.inc152:25 %line_buf_load = load i8 %line_buf_addr

]]></Node>
<StgValue><ssdm name="line_buf_load"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="24" op_0_bw="8">
<![CDATA[
for.inc152:27 %line_buf_1_load = load i8 %line_buf_1_addr

]]></Node>
<StgValue><ssdm name="line_buf_1_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="24" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc152:28 %store_ln128 = store i24 %line_buf_1_load, i8 %line_buf_addr

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="24" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc152:29 %store_ln129 = store i24 %empty_13, i8 %line_buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="24">
<![CDATA[
if.then:0 %p_0_0_012991511_load = load i24 %p_0_0_012991511

]]></Node>
<StgValue><ssdm name="p_0_0_012991511_load"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24">
<![CDATA[
if.then:1 %p_0_0_01299_11513_load = load i24 %p_0_0_01299_11513

]]></Node>
<StgValue><ssdm name="p_0_0_01299_11513_load"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="24">
<![CDATA[
if.then:2 %p_0_0_01299_21515_load = load i24 %p_0_0_01299_21515

]]></Node>
<StgValue><ssdm name="p_0_0_01299_21515_load"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="26" op_0_bw="24">
<![CDATA[
if.then:10 %p_0_0_01299_11513_cast = sext i24 %p_0_0_01299_11513_load

]]></Node>
<StgValue><ssdm name="p_0_0_01299_11513_cast"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="26" op_0_bw="25">
<![CDATA[
if.then:13 %sext_ln137_1 = sext i25 %add_ln137_1

]]></Node>
<StgValue><ssdm name="sext_ln137_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.then:14 %add_ln137 = add i26 %sext_ln137_1, i26 %p_0_0_01299_11513_cast

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="38" op_0_bw="38" op_1_bw="26" op_2_bw="12">
<![CDATA[
if.then:15 %tmp_s = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i26.i12, i26 %add_ln137, i12 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="39" op_0_bw="38">
<![CDATA[
if.then:16 %sext_ln138 = sext i38 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln138"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="36" op_0_bw="36" op_1_bw="24" op_2_bw="12">
<![CDATA[
if.then:17 %shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i24.i12, i24 %line_buf_1_load, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="39" op_0_bw="36">
<![CDATA[
if.then:18 %sext_ln138_1 = sext i36 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln138_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
if.then:19 %sum_axis = add i39 %sext_ln138_1, i39 %sext_ln138

]]></Node>
<StgValue><ssdm name="sum_axis"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="25" op_0_bw="24">
<![CDATA[
if.then:20 %p_0_0_01299_21515_cast = sext i24 %p_0_0_01299_21515_load

]]></Node>
<StgValue><ssdm name="p_0_0_01299_21515_cast"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="26" op_0_bw="24">
<![CDATA[
if.then:21 %p_0_0_012991511_cast = sext i24 %p_0_0_012991511_load

]]></Node>
<StgValue><ssdm name="p_0_0_012991511_cast"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="25" op_0_bw="24">
<![CDATA[
if.then:22 %sext_ln140 = sext i24 %line_buf_load

]]></Node>
<StgValue><ssdm name="sext_ln140"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
if.then:23 %add_ln140_1 = add i25 %p_0_0_01299_21515_cast, i25 %sext_ln140

]]></Node>
<StgValue><ssdm name="add_ln140_1"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="26" op_0_bw="25">
<![CDATA[
if.then:24 %sext_ln140_1 = sext i25 %add_ln140_1

]]></Node>
<StgValue><ssdm name="sext_ln140_1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
if.then:25 %add_ln140 = add i26 %sext_ln140_1, i26 %p_0_0_012991511_cast

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="38" op_0_bw="38" op_1_bw="26" op_2_bw="12">
<![CDATA[
if.then:26 %tmp_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i26.i12, i26 %add_ln140, i12 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="39" op_0_bw="38">
<![CDATA[
if.then:27 %sext_ln141 = sext i38 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln141"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="36" op_0_bw="36" op_1_bw="24" op_2_bw="12">
<![CDATA[
if.then:28 %shl_ln1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i24.i12, i24 %empty_13, i12 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="39" op_0_bw="36">
<![CDATA[
if.then:29 %sext_ln141_1 = sext i36 %shl_ln1

]]></Node>
<StgValue><ssdm name="sext_ln141_1"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
if.then:30 %sum_diag = add i39 %sext_ln141, i39 %sext_ln141_1

]]></Node>
<StgValue><ssdm name="sum_diag"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="65" op_0_bw="39">
<![CDATA[
if.then:32 %sext_ln145 = sext i39 %sum_axis

]]></Node>
<StgValue><ssdm name="sext_ln145"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="65" op_0_bw="65" op_1_bw="65">
<![CDATA[
if.then:33 %mul_ln145 = mul i65 %sext_ln145, i65 26845184

]]></Node>
<StgValue><ssdm name="mul_ln145"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="tmp" val="0"/>
<literal name="or_ln75_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="tmp" val="0"/>
<literal name="or_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="24" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.then137:0 %store_ln154 = store i24 %empty_13, i16 %mem_B_addr

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="tmp" val="0"/>
<literal name="or_ln75_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="tmp" val="0"/>
<literal name="or_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
if.then137:1 %br_ln154 = br void %if.end147

]]></Node>
<StgValue><ssdm name="br_ln154"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="tmp" val="1"/>
<literal name="or_ln75_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="tmp" val="1"/>
<literal name="or_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="24" op_1_bw="16" op_2_bw="0">
<![CDATA[
if.else142:0 %store_ln155 = store i24 %empty_13, i16 %mem_A_addr

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="tmp" val="1"/>
<literal name="or_ln75_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln110" val="0"/>
<literal name="tmp" val="1"/>
<literal name="or_ln75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
if.else142:1 %br_ln0 = br void %if.end147

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc149:1 %store_ln155 = store i24 %empty_13, i24 %p_0_0_01299_21516

]]></Node>
<StgValue><ssdm name="store_ln155"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc149:2 %store_ln124 = store i24 %line_buf_1_load, i24 %p_0_0_01299_11514

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc149:3 %store_ln123 = store i24 %line_buf_load, i24 %p_0_0_012991512

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc149:7 %store_ln0 = store i24 %p_0_0_01299_21516_load, i24 %p_0_0_01299_21515

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc149:8 %store_ln145 = store i24 %p_0_0_01299_11514_load, i24 %p_0_0_01299_11513

]]></Node>
<StgValue><ssdm name="store_ln145"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0">
<![CDATA[
for.inc149:9 %store_ln137 = store i24 %p_0_0_012991512_load, i24 %p_0_0_012991511

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
for.inc149:10 %br_ln111 = br void %for.body28

]]></Node>
<StgValue><ssdm name="br_ln111"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln110" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0">
<![CDATA[
for.inc155.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="63" op_0_bw="63" op_1_bw="24" op_2_bw="39">
<![CDATA[
if.then:31 %shl_ln2 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i24.i39, i24 %p_0_0_01299_11514_load, i39 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="66" op_0_bw="63">
<![CDATA[
if.then:34 %sext_ln145_1 = sext i63 %shl_ln2

]]></Node>
<StgValue><ssdm name="sext_ln145_1"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="66" op_0_bw="65">
<![CDATA[
if.then:35 %sext_ln145_2 = sext i65 %mul_ln145

]]></Node>
<StgValue><ssdm name="sext_ln145_2"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
if.then:36 %add_ln145 = add i66 %sext_ln145_2, i66 %sext_ln145_1

]]></Node>
<StgValue><ssdm name="add_ln145"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="63" op_0_bw="39">
<![CDATA[
if.then:37 %sext_ln145_3 = sext i39 %sum_diag

]]></Node>
<StgValue><ssdm name="sext_ln145_3"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
if.then:38 %mul_ln145_1 = mul i63 %sext_ln145_3, i63 6709248

]]></Node>
<StgValue><ssdm name="mul_ln145_1"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="66" op_0_bw="63">
<![CDATA[
if.then:39 %sext_ln145_4 = sext i63 %mul_ln145_1

]]></Node>
<StgValue><ssdm name="sext_ln145_4"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
if.then:40 %add_ln145_1 = add i66 %add_ln145, i66 %sext_ln145_4

]]></Node>
<StgValue><ssdm name="add_ln145_1"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
if.then:41 %tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %add_ln145_1, i32 65

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="38" op_0_bw="38" op_1_bw="66" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:42 %out = partselect i38 @_ssdm_op_PartSelect.i38.i66.i32.i32, i66 %add_ln145_1, i32 28, i32 65

]]></Node>
<StgValue><ssdm name="out"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="66" op_2_bw="32">
<![CDATA[
if.then:44 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i66.i32, i66 %add_ln145_1, i32 27

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="16">
<![CDATA[
if.then:6 %zext_ln148_1 = zext i16 %add_ln148

]]></Node>
<StgValue><ssdm name="zext_ln148_1"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:7 %mem_A_addr_1 = getelementptr i24 %mem_A, i64 0, i64 %zext_ln148_1

]]></Node>
<StgValue><ssdm name="mem_A_addr_1"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then:8 %mem_B_addr_1 = getelementptr i24 %mem_B, i64 0, i64 %zext_ln148_1

]]></Node>
<StgValue><ssdm name="mem_B_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="39" op_0_bw="38">
<![CDATA[
if.then:43 %sext_ln145_5 = sext i38 %out

]]></Node>
<StgValue><ssdm name="sext_ln145_5"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="39" op_0_bw="1">
<![CDATA[
if.then:45 %zext_ln145 = zext i1 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="39" op_0_bw="39" op_1_bw="39">
<![CDATA[
if.then:46 %out_1 = add i39 %sext_ln145_5, i39 %zext_ln145

]]></Node>
<StgValue><ssdm name="out_1"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="40" op_0_bw="39">
<![CDATA[
if.then:47 %sext_ln145_6 = sext i39 %out_1

]]></Node>
<StgValue><ssdm name="sext_ln145_6"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
if.then:48 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %sext_ln145_6, i32 39

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:49 %xor_ln145 = xor i1 %tmp_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:50 %and_ln145 = and i1 %tmp_4, i1 %xor_ln145

]]></Node>
<StgValue><ssdm name="and_ln145"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:51 %xor_ln145_1 = xor i1 %tmp_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_1"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:52 %or_ln145_2 = or i1 %tmp_7, i1 %xor_ln145_1

]]></Node>
<StgValue><ssdm name="or_ln145_2"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:53 %xor_ln145_2 = xor i1 %tmp_4, i1 %or_ln145_2

]]></Node>
<StgValue><ssdm name="xor_ln145_2"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:54 %xor_ln145_4 = xor i1 %and_ln145, i1 %tmp_4

]]></Node>
<StgValue><ssdm name="xor_ln145_4"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:55 %xor_ln145_3 = xor i1 %xor_ln145_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_3"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:56 %or_ln145 = or i1 %tmp_7, i1 %xor_ln145_3

]]></Node>
<StgValue><ssdm name="or_ln145"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:57 %and_ln145_1 = and i1 %or_ln145, i1 %xor_ln145_1

]]></Node>
<StgValue><ssdm name="and_ln145_1"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:58 %and_ln145_2 = and i1 %tmp_7, i1 %xor_ln145_4

]]></Node>
<StgValue><ssdm name="and_ln145_2"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:59 %or_ln145_3 = or i1 %and_ln145, i1 %and_ln145_2

]]></Node>
<StgValue><ssdm name="or_ln145_3"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:60 %xor_ln145_5 = xor i1 %or_ln145_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln145_5"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:61 %and_ln145_3 = and i1 %tmp_4, i1 %xor_ln145_5

]]></Node>
<StgValue><ssdm name="and_ln145_3"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
if.then:62 %select_ln145 = select i1 %and_ln145_1, i40 549755813887, i40 549755813888

]]></Node>
<StgValue><ssdm name="select_ln145"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:63 %or_ln145_1 = or i1 %and_ln145_1, i1 %and_ln145_3

]]></Node>
<StgValue><ssdm name="or_ln145_1"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="40" op_0_bw="1" op_1_bw="40" op_2_bw="40">
<![CDATA[
if.then:64 %out_2 = select i1 %or_ln145_1, i40 %select_ln145, i40 %sext_ln145_6

]]></Node>
<StgValue><ssdm name="out_2"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="24" op_0_bw="24" op_1_bw="40" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then:65 %trunc_ln3 = partselect i24 @_ssdm_op_PartSelect.i24.i40.i32.i32, i40 %out_2, i32 12, i32 35

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
if.then:66 %tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_2, i32 39

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
if.then:67 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_2, i32 11

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
if.then:68 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_2, i32 35

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="1">
<![CDATA[
if.then:69 %zext_ln147 = zext i1 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln147"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then:70 %add_ln147 = add i24 %trunc_ln3, i24 %zext_ln147

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
if.then:71 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln147, i32 23

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:72 %xor_ln147 = xor i1 %tmp_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln147"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:73 %and_ln147 = and i1 %tmp_11, i1 %xor_ln147

]]></Node>
<StgValue><ssdm name="and_ln147"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:74 %xor_ln147_1 = xor i1 %tmp_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln147_1"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="40" op_2_bw="32">
<![CDATA[
if.then:75 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i40.i32, i40 %out_2, i32 36

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="3" op_0_bw="3" op_1_bw="40" op_2_bw="32">
<![CDATA[
if.then:76 %tmp_14 = partselect i3 @_ssdm_op_PartSelect.i3.i40.i32, i40 %out_2, i32 37

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="4" op_0_bw="4" op_1_bw="40" op_2_bw="32">
<![CDATA[
if.then:77 %tmp_15 = partselect i4 @_ssdm_op_PartSelect.i4.i40.i32, i40 %out_2, i32 36

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
if.then:78 %icmp_ln147 = icmp_eq  i3 %tmp_14, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln147"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then:79 %icmp_ln147_1 = icmp_eq  i4 %tmp_15, i4 15

]]></Node>
<StgValue><ssdm name="icmp_ln147_1"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.then:80 %icmp_ln147_2 = icmp_eq  i4 %tmp_15, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln147_2"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.then:81 %select_ln147 = select i1 %and_ln147, i1 %icmp_ln147_1, i1 %icmp_ln147_2

]]></Node>
<StgValue><ssdm name="select_ln147"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:82 %xor_ln147_2 = xor i1 %tmp_13, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln147_2"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:83 %and_ln147_1 = and i1 %icmp_ln147, i1 %xor_ln147_2

]]></Node>
<StgValue><ssdm name="and_ln147_1"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
if.then:84 %select_ln147_1 = select i1 %and_ln147, i1 %and_ln147_1, i1 %icmp_ln147_1

]]></Node>
<StgValue><ssdm name="select_ln147_1"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:85 %and_ln147_2 = and i1 %and_ln147, i1 %icmp_ln147_1

]]></Node>
<StgValue><ssdm name="and_ln147_2"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:86 %xor_ln147_3 = xor i1 %select_ln147, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln147_3"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:87 %or_ln147 = or i1 %tmp_12, i1 %xor_ln147_3

]]></Node>
<StgValue><ssdm name="or_ln147"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:88 %and_ln147_3 = and i1 %or_ln147, i1 %xor_ln147_1

]]></Node>
<StgValue><ssdm name="and_ln147_3"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:89 %and_ln147_4 = and i1 %tmp_12, i1 %select_ln147_1

]]></Node>
<StgValue><ssdm name="and_ln147_4"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:90 %or_ln147_2 = or i1 %and_ln147_2, i1 %and_ln147_4

]]></Node>
<StgValue><ssdm name="or_ln147_2"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:91 %xor_ln147_4 = xor i1 %or_ln147_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln147_4"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:92 %and_ln147_5 = and i1 %tmp_8, i1 %xor_ln147_4

]]></Node>
<StgValue><ssdm name="and_ln147_5"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.then:93 %select_ln147_2 = select i1 %and_ln147_3, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln147_2"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.then:94 %or_ln147_1 = or i1 %and_ln147_3, i1 %and_ln147_5

]]></Node>
<StgValue><ssdm name="or_ln147_1"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
if.then:95 %select_ln147_3 = select i1 %or_ln147_1, i24 %select_ln147_2, i24 %add_ln147

]]></Node>
<StgValue><ssdm name="select_ln147_3"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="24" op_1_bw="16">
<![CDATA[
if.then118:0 %store_ln147 = store i24 %select_ln147_3, i16 %mem_B_addr_1

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
if.then118:1 %br_ln147 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="24" op_1_bw="16">
<![CDATA[
if.else:0 %store_ln148 = store i24 %select_ln147_3, i16 %mem_A_addr_1

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln133" val="1"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
if.else:1 %br_ln0 = br void %if.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
