<profile>

<section name = "Vivado HLS Report for 'conv3padding712'" level="0">
<item name = "Date">Tue May 10 21:16:00 2022
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">ultra_core</item>
<item name = "Solution">ultracore_125</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 3.500 ns, 0.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_stream_out_data_1_fu_151">stream_out_data_1, 1, 3940, 4.000 ns, 15.760 us, 1, 3940, none</column>
<column name="grp_stream_in_row_fu_164">stream_in_row, 1, 331, 4.000 ns, 1.324 us, 1, 331, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 4 ~ 3943, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 233, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 1, 335, 700, -</column>
<column name="Memory">4, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 180, -</column>
<column name="Register">-, -, 161, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_stream_in_row_fu_164">stream_in_row, 0, 0, 138, 304, 0</column>
<column name="grp_stream_out_data_1_fu_151">stream_out_data_1, 0, 1, 197, 396, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="row_buffer_0_V_U">conv3padding712_rbOq, 2, 0, 0, 0, 656, 32, 1, 20992</column>
<column name="row_buffer_1_V_U">conv3padding712_rbOq, 2, 0, 0, 0, 656, 32, 1, 20992</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln130_fu_187_p2">+, 0, 0, 39, 32, 32</column>
<column name="loadBufferIdx_V_fu_243_p2">+, 0, 0, 9, 2, 1</column>
<column name="rep_fu_231_p2">+, 0, 0, 39, 32, 1</column>
<column name="rowIdx_V_fu_255_p2">+, 0, 0, 17, 10, 1</column>
<column name="storeBufferIdx_V_fu_204_p2">+, 0, 0, 9, 2, 1</column>
<column name="icmp_ln130_fu_199_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln132_fu_210_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln134_fu_225_p2">icmp, 0, 0, 20, 31, 1</column>
<column name="icmp_ln879_fu_249_p2">icmp, 0, 0, 13, 10, 6</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="or_ln130_fu_193_p2">or, 0, 0, 32, 2, 32</column>
<column name="rowIdx_V_5_fu_261_p3">select, 0, 0, 9, 1, 1</column>
<column name="xor_ln132_fu_237_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="in_V_V_read">9, 2, 1, 2</column>
<column name="padding_out_V_V_write">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="rep_0_i_i_i_reg_140">9, 2, 32, 64</column>
<column name="reps_blk_n">9, 2, 1, 2</column>
<column name="reps_c_i_blk_n">9, 2, 1, 2</column>
<column name="reps_out_blk_n">9, 2, 1, 2</column>
<column name="row_buffer_0_V_ce0">9, 2, 1, 2</column>
<column name="row_buffer_0_V_ce1">9, 2, 1, 2</column>
<column name="row_buffer_0_V_we1">9, 2, 1, 2</column>
<column name="row_buffer_1_V_ce0">9, 2, 1, 2</column>
<column name="row_buffer_1_V_ce1">9, 2, 1, 2</column>
<column name="row_buffer_1_V_we1">9, 2, 1, 2</column>
<column name="t_V_13_reg_104">9, 2, 2, 4</column>
<column name="t_V_14_reg_128">9, 2, 10, 20</column>
<column name="t_V_reg_116">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln130_reg_269">29, 0, 32, 3</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_stream_in_row_fu_164_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_stream_out_data_1_fu_151_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln132_reg_287">1, 0, 1, 0</column>
<column name="icmp_ln134_reg_292">1, 0, 1, 0</column>
<column name="loadBufferIdx_V_reg_307">2, 0, 2, 0</column>
<column name="or_ln130_reg_274">29, 0, 32, 3</column>
<column name="rep_0_i_i_i_reg_140">32, 0, 32, 0</column>
<column name="rep_reg_297">32, 0, 32, 0</column>
<column name="rowIdx_V_5_reg_312">10, 0, 10, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="storeBufferIdx_V_reg_282">2, 0, 2, 0</column>
<column name="t_V_13_reg_104">2, 0, 2, 0</column>
<column name="t_V_14_reg_128">10, 0, 10, 0</column>
<column name="t_V_reg_116">2, 0, 2, 0</column>
<column name="xor_ln132_reg_302">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv3padding712, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv3padding712, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv3padding712, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, conv3padding712, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv3padding712, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, conv3padding712, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv3padding712, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv3padding712, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, conv3padding712, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, conv3padding712, return value</column>
<column name="reps_dout">in, 32, ap_fifo, reps, pointer</column>
<column name="reps_empty_n">in, 1, ap_fifo, reps, pointer</column>
<column name="reps_read">out, 1, ap_fifo, reps, pointer</column>
<column name="reps_out_din">out, 32, ap_fifo, reps_out, pointer</column>
<column name="reps_out_full_n">in, 1, ap_fifo, reps_out, pointer</column>
<column name="reps_out_write">out, 1, ap_fifo, reps_out, pointer</column>
<column name="in_V_V_dout">in, 32, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_empty_n">in, 1, ap_fifo, in_V_V, pointer</column>
<column name="in_V_V_read">out, 1, ap_fifo, in_V_V, pointer</column>
<column name="padding_out_V_V_din">out, 64, ap_fifo, padding_out_V_V, pointer</column>
<column name="padding_out_V_V_full_n">in, 1, ap_fifo, padding_out_V_V, pointer</column>
<column name="padding_out_V_V_write">out, 1, ap_fifo, padding_out_V_V, pointer</column>
<column name="reps_c_i_din">out, 32, ap_fifo, reps_c_i, pointer</column>
<column name="reps_c_i_full_n">in, 1, ap_fifo, reps_c_i, pointer</column>
<column name="reps_c_i_write">out, 1, ap_fifo, reps_c_i, pointer</column>
</table>
</item>
</section>
</profile>
