{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429818843645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429818843647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 23 14:54:03 2015 " "Processing started: Thu Apr 23 14:54:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429818843647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429818843647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429818843647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1429818844881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.sv" "" { Text "U:/ECE385/ece385final/trunk/FinalProject.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject " "Found entity 1: finalproject" {  } { { "finalproject/synthesis/finalproject.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/finalproject.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "finalproject/synthesis/submodules/altera_reset_controller.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "finalproject/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "finalproject/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_irq_mapper " "Found entity 1: finalproject_irq_mapper" {  } { { "finalproject/synthesis/submodules/finalproject_irq_mapper.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_1 " "Found entity 1: finalproject_mm_interconnect_1" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_1.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "finalproject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "finalproject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0 " "Found entity 1: finalproject_mm_interconnect_0" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845407 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_rsp_mux_001 " "Found entity 1: finalproject_mm_interconnect_0_rsp_mux_001" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux_001.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_rsp_mux " "Found entity 1: finalproject_mm_interconnect_0_rsp_mux" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_rsp_demux_001 " "Found entity 1: finalproject_mm_interconnect_0_rsp_demux_001" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux_001.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_rsp_demux " "Found entity 1: finalproject_mm_interconnect_0_rsp_demux" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_cmd_mux_001 " "Found entity 1: finalproject_mm_interconnect_0_cmd_mux_001" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_cmd_mux " "Found entity 1: finalproject_mm_interconnect_0_cmd_mux" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_cmd_demux_001 " "Found entity 1: finalproject_mm_interconnect_0_cmd_demux_001" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux_001.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_cmd_demux " "Found entity 1: finalproject_mm_interconnect_0_cmd_demux" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429818845613 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429818845613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_router_003_default_decode " "Found entity 1: finalproject_mm_interconnect_0_router_003_default_decode" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845614 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_mm_interconnect_0_router_003 " "Found entity 2: finalproject_mm_interconnect_0_router_003" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845614 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429818845633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429818845633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_router_002_default_decode " "Found entity 1: finalproject_mm_interconnect_0_router_002_default_decode" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845634 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_mm_interconnect_0_router_002 " "Found entity 2: finalproject_mm_interconnect_0_router_002" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429818845648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429818845649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_router_001_default_decode " "Found entity 1: finalproject_mm_interconnect_0_router_001_default_decode" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845650 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_mm_interconnect_0_router_001 " "Found entity 2: finalproject_mm_interconnect_0_router_001" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429818845669 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1429818845669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_router_default_decode " "Found entity 1: finalproject_mm_interconnect_0_router_default_decode" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845671 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_mm_interconnect_0_router " "Found entity 2: finalproject_mm_interconnect_0_router" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "finalproject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "finalproject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "finalproject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_sdram_input_efifo_module " "Found entity 1: finalproject_sdram_input_efifo_module" {  } { { "finalproject/synthesis/submodules/finalproject_sdram.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845770 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_sdram " "Found entity 2: finalproject_sdram" {  } { { "finalproject/synthesis/submodules/finalproject_sdram.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_keycode " "Found entity 1: finalproject_keycode" {  } { { "finalproject/synthesis/submodules/finalproject_keycode.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file finalproject/synthesis/submodules/finalproject_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_jtag_uart_sim_scfifo_w " "Found entity 1: finalproject_jtag_uart_sim_scfifo_w" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845813 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_jtag_uart_scfifo_w " "Found entity 2: finalproject_jtag_uart_scfifo_w" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845813 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproject_jtag_uart_sim_scfifo_r " "Found entity 3: finalproject_jtag_uart_sim_scfifo_r" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845813 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproject_jtag_uart_scfifo_r " "Found entity 4: finalproject_jtag_uart_scfifo_r" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845813 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalproject_jtag_uart " "Found entity 5: finalproject_jtag_uart" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file finalproject/synthesis/submodules/finalproject_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_cpu_register_bank_a_module " "Found entity 1: finalproject_cpu_register_bank_a_module" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_cpu_register_bank_b_module " "Found entity 2: finalproject_cpu_register_bank_b_module" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproject_cpu_nios2_oci_debug " "Found entity 3: finalproject_cpu_nios2_oci_debug" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproject_cpu_ociram_sp_ram_module " "Found entity 4: finalproject_cpu_ociram_sp_ram_module" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalproject_cpu_nios2_ocimem " "Found entity 5: finalproject_cpu_nios2_ocimem" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""} { "Info" "ISGN_ENTITY_NAME" "6 finalproject_cpu_nios2_avalon_reg " "Found entity 6: finalproject_cpu_nios2_avalon_reg" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""} { "Info" "ISGN_ENTITY_NAME" "7 finalproject_cpu_nios2_oci_break " "Found entity 7: finalproject_cpu_nios2_oci_break" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""} { "Info" "ISGN_ENTITY_NAME" "8 finalproject_cpu_nios2_oci_xbrk " "Found entity 8: finalproject_cpu_nios2_oci_xbrk" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""} { "Info" "ISGN_ENTITY_NAME" "9 finalproject_cpu_nios2_oci_dbrk " "Found entity 9: finalproject_cpu_nios2_oci_dbrk" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""} { "Info" "ISGN_ENTITY_NAME" "10 finalproject_cpu_nios2_oci_itrace " "Found entity 10: finalproject_cpu_nios2_oci_itrace" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""} { "Info" "ISGN_ENTITY_NAME" "11 finalproject_cpu_nios2_oci_td_mode " "Found entity 11: finalproject_cpu_nios2_oci_td_mode" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""} { "Info" "ISGN_ENTITY_NAME" "12 finalproject_cpu_nios2_oci_dtrace " "Found entity 12: finalproject_cpu_nios2_oci_dtrace" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""} { "Info" "ISGN_ENTITY_NAME" "13 finalproject_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: finalproject_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""} { "Info" "ISGN_ENTITY_NAME" "14 finalproject_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: finalproject_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""} { "Info" "ISGN_ENTITY_NAME" "15 finalproject_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: finalproject_cpu_nios2_oci_fifo_cnt_inc" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""} { "Info" "ISGN_ENTITY_NAME" "16 finalproject_cpu_nios2_oci_fifo " "Found entity 16: finalproject_cpu_nios2_oci_fifo" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""} { "Info" "ISGN_ENTITY_NAME" "17 finalproject_cpu_nios2_oci_pib " "Found entity 17: finalproject_cpu_nios2_oci_pib" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""} { "Info" "ISGN_ENTITY_NAME" "18 finalproject_cpu_nios2_oci_im " "Found entity 18: finalproject_cpu_nios2_oci_im" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""} { "Info" "ISGN_ENTITY_NAME" "19 finalproject_cpu_nios2_performance_monitors " "Found entity 19: finalproject_cpu_nios2_performance_monitors" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""} { "Info" "ISGN_ENTITY_NAME" "20 finalproject_cpu_nios2_oci " "Found entity 20: finalproject_cpu_nios2_oci" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""} { "Info" "ISGN_ENTITY_NAME" "21 finalproject_cpu " "Found entity 21: finalproject_cpu" {  } { { "finalproject/synthesis/submodules/finalproject_cpu.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_cpu_jtag_debug_module_sysclk " "Found entity 1: finalproject_cpu_jtag_debug_module_sysclk" {  } { { "finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_sysclk.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_cpu_jtag_debug_module_tck " "Found entity 1: finalproject_cpu_jtag_debug_module_tck" {  } { { "finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_tck.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_cpu_jtag_debug_module_wrapper " "Found entity 1: finalproject_cpu_jtag_debug_module_wrapper" {  } { { "finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_cpu_oci_test_bench " "Found entity 1: finalproject_cpu_oci_test_bench" {  } { { "finalproject/synthesis/submodules/finalproject_cpu_oci_test_bench.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_cpu_test_bench " "Found entity 1: finalproject_cpu_test_bench" {  } { { "finalproject/synthesis/submodules/finalproject_cpu_test_bench.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818845999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818845999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_clocks.v 4 4 " "Found 4 design units, including 4 entities, in source file finalproject/synthesis/submodules/finalproject_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_clocks_dffpipe_l2c " "Found entity 1: finalproject_clocks_dffpipe_l2c" {  } { { "finalproject/synthesis/submodules/finalproject_clocks.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_clocks.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818846020 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_clocks_stdsync_sv6 " "Found entity 2: finalproject_clocks_stdsync_sv6" {  } { { "finalproject/synthesis/submodules/finalproject_clocks.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_clocks.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818846020 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproject_clocks_altpll_pqa2 " "Found entity 3: finalproject_clocks_altpll_pqa2" {  } { { "finalproject/synthesis/submodules/finalproject_clocks.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_clocks.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818846020 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproject_clocks " "Found entity 4: finalproject_clocks" {  } { { "finalproject/synthesis/submodules/finalproject_clocks.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/finalproject_clocks.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818846020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818846020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "finalproject/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818846038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818846038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "finalproject/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818846063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818846063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "finalproject/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818846080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818846080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818846102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818846102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/cy7c67200_if.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/cy7c67200_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 CY7C67200_IF " "Found entity 1: CY7C67200_IF" {  } { { "finalproject/synthesis/submodules/CY7C67200_IF.v" "" { Text "U:/ECE385/ece385final/trunk/finalproject/synthesis/submodules/CY7C67200_IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818846126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818846126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "VGA_controller.sv" "" { Text "U:/ECE385/ece385final/trunk/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818846148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818846148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_usb.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_usb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_usb " "Found entity 1: lab8_usb" {  } { { "lab8_usb.sv" "" { Text "U:/ECE385/ece385final/trunk/lab8_usb.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818846174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818846174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "U:/ECE385/ece385final/trunk/Color_Mapper.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818846188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818846188 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ball.sv(33) " "Verilog HDL information at ball.sv(33): always construct contains both blocking and non-blocking assignments" {  } { { "ball.sv" "" { Text "U:/ECE385/ece385final/trunk/ball.sv" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1429818846208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.sv 1 1 " "Found 1 design units, including 1 entities, in source file ball.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "ball.sv" "" { Text "U:/ECE385/ece385final/trunk/ball.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818846209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818846209 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "block.sv(33) " "Verilog HDL information at block.sv(33): always construct contains both blocking and non-blocking assignments" {  } { { "block.sv" "" { Text "U:/ECE385/ece385final/trunk/block.sv" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1429818846233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.sv 1 1 " "Found 1 design units, including 1 entities, in source file block.sv" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "block.sv" "" { Text "U:/ECE385/ece385final/trunk/block.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429818846234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818846234 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR_EOF" ";  expecting a direction block_SM.sv(3) " "Verilog HDL syntax error at block_SM.sv(3) near end of file ;  expecting a direction" {  } { { "block_SM.sv" "" { Text "U:/ECE385/ece385final/trunk/block_SM.sv" 3 0 0 } }  } 0 10171 "Verilog HDL syntax error at %2!s! near end of file %1!s!" 0 0 "Quartus II" 0 -1 1429818846251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block_sm.sv 0 0 " "Found 0 design units, including 0 entities, in source file block_sm.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429818846251 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/ECE385/ece385final/trunk/output_files/FinalProject.map.smsg " "Generated suppressed messages file U:/ECE385/ece385final/trunk/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1429818846319 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "521 " "Peak virtual memory: 521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429818847475 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 23 14:54:07 2015 " "Processing ended: Thu Apr 23 14:54:07 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429818847475 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429818847475 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429818847475 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429818847475 ""}
