// Seed: 3120268763
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  output id_1;
  logic id_2, id_3;
  assign id_1 = ^1;
endmodule
