<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<base href=""><div style="margin:-1px -1px 0;padding:0;border:1px solid #999;background:#fff"><div style="margin:12px;padding:8px;border:1px solid #999;background:#ddd;font:13px arial,sans-serif;color:#000;font-weight:normal;text-align:left">This is Google&#39;s cache of <a href="http://www.vdlande.com/VHDL/aggregat.html" style="text-decoration:underline;color:#00c">http://www.vdlande.com/VHDL/aggregat.html</a>. It is a snapshot of the page as it appeared on Oct 24, 2009 06:11:23 GMT. The <a href="http://www.vdlande.com/VHDL/aggregat.html" style="text-decoration:underline;color:#00c">current page</a> could have changed in the meantime. <a href="http://www.google.com/intl/en/help/features_list.html#cached" style="text-decoration:underline;color:#00c">Learn more</a><br><br><div style="float:right"><a href="http://74.125.155.132/search?q=cache:kjQ0TfVkPuAJ:www.vdlande.com/VHDL/aggregat.html+site:www.vdlande.com+vhdl+aggregat&amp;hl=en&amp;client=firefox-a&amp;gl=us&strip=1" style="text-decoration:underline;color:#00c">Text-only version</a></div>
<div>These search terms are highlighted: <span style="background:#ffff66;color:black;font-weight:bold">vhdl</span>&nbsp;These terms only appear in links pointing to this page: <span style="font-weight:bold">aggregat</span>&nbsp;&nbsp;</div></div></div><div style="position:relative">
<HTML>
<HEAD>
<TITLE>VHDL Reference Guide - Aggregates</TITLE>
</HEAD>
<BODY BGCOLOR="mintcream">
<DIV ALIGN=CENTER>
<TABLE BORDER=0 CELLPADDING=5>
<CAPTION><B>Aggregates</B></CAPTION>
<TR><TD COLSPAN=3><HR></TR>
<TR>
<TD BGCOLOR="lightcyan">Expression</TD>
<TD>---- used in ----></TD>
<TD BGCOLOR="lightgreen">Entity<br>Architecture<br>Package<br>Package Body</TD>
</TR>
</TABLE>

<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Syntax</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD>(value_1, value_2, ...)</TD>
</TR>
</TABLE><P>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=60%>
<TR>
<TD>(element_1 => value_1, element_2 => value_2, ...)</TD>
</TR>
</TABLE>
</DIV>
<DIV ALIGN=CENTER>
See LRM sections 7.3.2

<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Rules and Examples</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

<DIV ALIGN=<left>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=90%>
<TR>
<TD>
Aggregates are a grouping of values to form an array or record expression.
The first form is called <b>positional association</b>, where the values are associated
with elements from left to right:
<pre>
signal Z_BUS : bit_vector (3 downto 0);
signal A_BIT, B_BIT, C_BIT, D_BIT : bit;
...
Z_BUS <= (A_BIT, B_BIT, C_BIT, D_BIT);
</pre>
</TD>
</TR>
</TABLE>
</DIV>

<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=50%>
<TR>
<TD>
Equivalent Assignments
<pre>
Z_BUS(3) <= A_BIT;
Z_BUS(2) <= B_BIT;
Z_BUS(1) <= C_BIT;
Z_BUS(0) <= D_BIT;
</pre>
</TD>
</TR>
</TABLE>
</DIV>

<DIV ALIGN=right>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=30%>
<TR>
<TD>Aggregates may be used as the targets of assignments</TD>
</TR>
</TABLE>
</DIV>

<p><DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=90%>
<TR>
<TD>The second form is <b>named association</b>, where elements are explicitly
referenced and order is not important:
<pre>
signal Z_BUS : bit_vector (3 downto 0);
signal A_BIT, B_BIT, C_BIT, D_BIT : bit;
...
Z_BUS <= ( 2=> B_BIT, 1 => C_BIT, 0 => D_BIT, 3 => A_BIT);
</pre>
</TD>
</TR>
</TABLE>
</DIV>

<DIV ALIGN=center>
<P><TABLE BORDER=1 CELLPADDING=5 WIDTH=90%>
<TR>
<TD>
With positional association, elements may be grouped together using the | symbol or a range. 
The keyword <b>others</b> may be used to refer to all elements not already mentioned:
<pre>
signal B_BIT : bit;
signal BYTE : bit_vector (7 downto 0);
...
BYTE<= (7 => '1', 5 downto 1 => '1', 6 => B_BIT, others => '0');
</pre>
</TD>
</TR>
</TABLE>
</DIV>

<p>
<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=90%>
<TR>
<TD>Assignment to a whole record must be done using an aggregate. Positional or named association may be used
<pre>
type T_PACKET is record
	BYTE_ID : std_ulogic;
	PARITY  : std_ulogic;
	ADDRESS : integer range 0 to 3;
	DATA    : std_ulogic_vector (3 downto 0);
end record
signal TX_DATA : T_PACKET;
...
TX_DATA <= ('1', '0', 2, "0101");
</pre></TD>
</TR>
</TABLE>
</DIV>

<p>
<DIV ALIGN=center>
<TABLE BORDER=1 CELLPADDING=5 WIDTH=85%>
<TR>
<TD>An aggregate containing just <b>others</b> can assign a value to all elements of an array, regardless of size:
<pre>
type NIBBLE is array (3 downto 0) of std_ulogic;
type MEM is array (0 to 7) of NIBBLE;
variable MEM8X4: MEM := (others => "0000");
variable D_BUS : std_ulogic_vector(63 downto 0) := (others => 'Z');
</pre>
</TD>
</TR>
</TABLE>
</DIV>

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0 align=center>
<TR><TD><HR width=150></TD><TD>Synthesis Issues</TD><TD><HR width=150></TD></TR>
</TABLE><P>
</DIV>

Logic synthesis tools may not support named association fully. 
Also, record assignments using aggregates may not be supported.

<DIV ALIGN=CENTER>
<P><TABLE BORDER=0>
<TR><TD><HR width=150></TD><TD>Whats New in '93</TD><TD><HR width=150></TD></TR>
</TABLE><P>

Aggregates have not changed in <b style="color:black;background-color:#ffff66">VHDL</b>-93.

</DIV>

<HR WIDTH="80%">
</BODY>
</HTML>
