# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../123.srcs/sources_1/new/8-bit_SeqMultiplier.v" \
"C:/Users/ªL«Û¦t/Downloads/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
