# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# IDENTIFIER_BLOCK_run_msim_rtl_verilog.do
# invalid command name "IDENTIFIER_BLOCK_run_msim_rtl_verilog.do"
