[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  14305       tick       2326864       1057568       1008546       2326864 
      2  14305       tick       4255358       2071839       2054016       4255358 
      3  14305       tick       4241834       2067836       2046479       4241834 
      4  14305       tick       4247469       2068446       2049934       4247469 
      5  14305       tick       4251410       2071678       2053264       4251410 
      6  14305       tick       4252644       2071843       2056431       4252644 
      7  14305       tick       4253441       2072191       2053924       4253441 
      8  14305       tick       4248087       2070187       2051885       4248087 
      9  14305       tick       4248643       2070003       2053797       4248643 
     10  14305       tick       4247685       2070568       2051096       4247685 
     11  14305       tick       4252446       2071132       2050790       4252446 
     12  14305       tick       4247579       2069471       2053999       4247579 
     13  14305       tick       4248590       2070405       2052108       4248590 
     14  14305       tick       4251274       2070484       2052335       4251274 
     15  14305       tick       4255382       2073118       2052740       4255382 
     16  14305       tick       4250127       2070650       2055166       4250127 
     17  14305       tick       4252215       2071652       2053835       4252215 
     18  14305       tick       4245335       2068764       2051240       4245335 
     19  14305       tick       4256245       2072623       2055090       4256245 
     20  14305       tick       4250237       2069636       2050032       4250237 
     21  14305       tick       4247418       2069401       2048260       4247418 
     22  14305       exit       3010507       1467626       1455684       3010507 
