#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    position: left # position of the sidebar : left or right
    about: False # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: SeongRyong Oh
    tagline: M.S. student of KAIST (2024 ~) 
    avatar: profile.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: sroh@casys.kaist.ac.kr
    #phone: 010-0000-0000
    #timezone: Korea Standard Time 
    #citizenship:
    # website: TBA #do not add http://
    linkedin: seongryong-oh
    # xing: TBA
    github: SeongRyong0726
    # telegram: # add your nickname without '@' sign
    # gitlab:
    # bitbucket:
    # twitter:
    # instagram : 
    # stack-overflow: # Number/Username, e.g. 123456/alandoe
    # codewars:
    # goodreads: # Number-Username, e.g. 123456-alandoe
    pdf: /assets/images/SeongRyong_Oh_CV.pdf

    # languages:
    #   title: Languages
    #   info:
    #     - idiom: English
    #       # level: .

    # interests:
    #   title: Interests
    #   info:
    #     - item: Soccer/Footsal
    #       link:

    #     - item: Reading book
    #       link:

career-profile:
    title: Career Profile
    summary: |
      Master's student of CASYS Lab (KAIST)
education:
    title: Education
    info:
      - degree: B.S. in EE & CS (Double major)
        university: KAIST
        time: 2018.3 ~ 2024.2
        details: |
      - degree: M.S. in Graduate School of AI Semiconductor
        university: KAIST
        time: 2024.3 ~ 
        details: |

experiences:
    title: Experiences
    info:
      - role: Co-Researcher
        time: 2024 Nov
        company: ACT Lab of UCSD (prof. Hadi Esmaeilzadeh)
        details: |
            - During collaboration from 2024 March to 2025 Aug, visit the ACT Lab under Prof. Hadi Esmaeilzadeh for 2 weeks at November.
            - Actively participate in research discussion and implement several accelerator simulators and compiler.
            - Research details are to be announced (TBA).
# Integrating Accelerator and Cheshire which is RISC-V platform from PULP group with AXI protocol, and check functionality with bare-metal code.
# Build multi-functionality systolic array which can matmul and Tiled QR decomposition as well.
# Build SW simulator for multi-functionality sistolic array, and octree traverse using bank-level parallelism.
# Stucy backgound of robotic application
      - role: Teaching Assistant
        time: 
        company: KAIST
        details: |
            - CS411(2023 FALL) - I organized the projects of this course from scratch. In detail, The project topic is implementing systolic-arrays with verilog on FPGA(PYNQ-Z2 board) and run end-to-end image-detection neural network using FPGA accelerator.
            - CS230(2024 FALL) 
      
      - role: Undergraduate Student Research Intern
        time: 2022.Jun - 2023.Nov
        company: CASYS (prof. JongSe Park)
        details: |
            - Participate in 'Dacapo [ISCA'24]' paper.
            - In detail, I contributed to Dacapo's hardware implementation, synthesis and hardware simulator part.



# certifications:
#       title: Certifications
#       list:
        # - name: CV Builder
        #   start: 2020
        #   end: 2021
        #   organization: Microsoft
        #   credentialid: 111-222
        #   credentialurl: www.google.com
        #   credentialname: Google
        #   details: |
        #     Details

projects:
    title: Projects
    assignments:
      - title: RISC-V + Accelerator Integration. [2024 Spring]
        link: "#hook"
        tagline: "Integrate the Cheshire RISC-V SoC of PULP group and Genesys from ACT LAB via Verilog programming. Accelerator controlled by RISC-V, upon completion of its operation, generate interrupt so that RISC-V can handle interrupt. Check it using Questasim. Keywords - AXI, RISC-V, End-to-end, MMIO"

      - title: End-to-end SYSTOLIC-ARRAY over the FPGA . [Projects ( 2023.7 ~ 2023.9 )]
        link: "#hook"
        tagline: "Developed and implemented a systolic array on a PYNQ-Z2 FPGA board. Demonstrated the board running a real image detection model as part of a major course project (KAIST CS411). Keywords - FPGA, End-to-end accelerator, Verilog, VIVADO."
        
      - title: RISC-V + NPU (systolic array) for MLP task (MNIST) [2024 Spring]
        link: "#hook"
        tagline: "Integrated an NPU (systolic array) with a RISC-V processor via the APB communication protocol. Verified the functionality of an MLP model (using the MNIST dataset). Keywords - MMIO, ARM AHB-Lite, NPU, Systolic array. Note: This project is in the verification stage and has not been synthesized yet."


publications:
    title: Publication
    # intro: | papers 
    papers: 
      - title: "DaCapo: Accelerating Continuous Learning in Autonomous Systems for Video Analytics"
        link: "https://arxiv.org/abs/2403.14353"
        authors: "Yoonsung Kim, Changhun Oh, Jinwoo Hwang, Wonung Kim, <b>Seongryong Oh</b>, Yubin Lee, Hardik Sharma, Amir Yazdanbakhsh, Jongse Park"
        conference: ISCA, 2024 [Distinguished Artifact Evaluation Awards]
        details: I contributed to Dacapo's hardware implementation, synthesis and hardware simulator part.
        
      - title: "Pimba: A Processing-in-Memory Acceleration for Post-Transformer Large Language Model Serving"
        link: "https://arxiv.org/abs/2507.10178"
        authors: "Wonung Kim, Yubin Lee, Yoonsung Kim, Jinwoo Hwang, <b>Seongryong Oh</b>, Jiyong Jung, Aziz Huseynov, Woong Gyu Park, Chang Hyun Park, Divya Mahajan, Jongse Park"
        conference: MICRO, 2025
        details: I actively discuss about Pimba's Processing-In-Memory structure pipeline with Wonung.
        
      - title: "Neo: Real-Time On-Device 3D Gaussian Splatting with Reuse-and-Update Sorting Acceleration"
        link: "https://arxiv.org/abs/2511.12930"
        authors: "Changhun Oh, <b>Seongryong Oh</b>, Jinwoo Hwang, Yoonsung Kim, Hardik Sharma, Jongse Park"
        conference: ASPLOS, 2026
        details: 
skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Python, C, CUDA
        level: 70%
        
      - name: RTL Language develop (Verilog, Chisel, System Veilog)
        level: 70%

      - name: Digital Circuit Design tools [Questasim, Vivado, Design Compiler, VCS]
        level: 70%

footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
