<stg><name>dense_large_rf_gt_ni.1</name>


<trans_list>

<trans id="124" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="3" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="6" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="12" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="tmp_89" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="13" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="16" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="14" op_0_bw="64">
<![CDATA[
.preheader76.preheader:0  %acc_V = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="acc_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
.preheader76.preheader:1  br label %.preheader76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader76:0  %iacc = phi i4 [ %iacc_2, %0 ], [ 0, %.preheader76.preheader ]

]]></Node>
<StgValue><ssdm name="iacc"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader76:1  %exitcond5 = icmp eq i4 %iacc, -8

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader76:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader76:3  %iacc_2 = add i4 %iacc, 1

]]></Node>
<StgValue><ssdm name="iacc_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader76:4  br i1 %exitcond5, label %.preheader74.preheader, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp = zext i4 %iacc to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %acc_V_addr = getelementptr [8 x i14]* %acc_V, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="acc_V_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="14" op_1_bw="3">
<![CDATA[
:3  store i14 0, i14* %acc_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader76

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
.preheader74.preheader:0  br label %.preheader74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader74:0  %w_index = phi i7 [ %ir, %.loopexit ], [ 0, %.preheader74.preheader ]

]]></Node>
<StgValue><ssdm name="w_index"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader74:1  %in_index = phi i32 [ %p_s, %.loopexit ], [ 0, %.preheader74.preheader ]

]]></Node>
<StgValue><ssdm name="in_index"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="7">
<![CDATA[
.preheader74:2  %w_index_cast = zext i7 %w_index to i8

]]></Node>
<StgValue><ssdm name="w_index_cast"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader74:3  %exitcond = icmp eq i7 %w_index, -64

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader74:4  %empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader74:5  %ir = add i7 %w_index, 1

]]></Node>
<StgValue><ssdm name="ir"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader74:6  br i1 %exitcond, label %.preheader.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="7">
<![CDATA[
:2  %tmp_s = zext i7 %w_index to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %outidx7_addr = getelementptr [64 x i2]* @outidx7, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="outidx7_addr"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="6">
<![CDATA[
:4  %out_index = load i2* %outidx7_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="2" op_0_bw="6">
<![CDATA[
:4  %out_index = load i2* %outidx7_addr, align 1

]]></Node>
<StgValue><ssdm name="out_index"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="32">
<![CDATA[
:6  %tmp_72 = sext i32 %in_index to i64

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %data_V_addr = getelementptr [16 x i14]* %data_V, i64 0, i64 %tmp_72

]]></Node>
<StgValue><ssdm name="data_V_addr"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="4">
<![CDATA[
:8  %data_V_load = load i14* %data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str16)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="2">
<![CDATA[
:5  %out_index_cast = zext i2 %out_index to i4

]]></Node>
<StgValue><ssdm name="out_index_cast"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="14" op_0_bw="4">
<![CDATA[
:8  %data_V_load = load i14* %data_V_addr, align 2

]]></Node>
<StgValue><ssdm name="data_V_load"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %im = phi i2 [ 0, %1 ], [ %im_2, %7 ]

]]></Node>
<StgValue><ssdm name="im"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %out_index3 = phi i4 [ %out_index_cast, %1 ], [ %out_index_2, %7 ]

]]></Node>
<StgValue><ssdm name="out_index3"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:2  %w_index3 = phi i8 [ %w_index_cast, %1 ], [ %w_index_2, %7 ]

]]></Node>
<StgValue><ssdm name="w_index3"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
:3  %tmp_78 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %im, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %im_2 = add i2 %im, 1

]]></Node>
<StgValue><ssdm name="im_2"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_78, label %.loopexit, label %_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="6" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:2  %tmp_79 = trunc i8 %w_index3 to i6

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:3  %tmp_14 = zext i6 %tmp_79 to i64

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:4  %w3_V_addr = getelementptr [64 x i18]* @w3_V, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="w3_V_addr"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:5  %w3_V_load = load i18* %w3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="w3_V_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="61" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:5  %w3_V_load = load i18* %w3_V_addr, align 4

]]></Node>
<StgValue><ssdm name="w3_V_load"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:7  %tmp_11 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %w_index3, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:8  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %w_index3, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:9  %p_shl8 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %tmp_11, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="1" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:10  %tmp_81 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_80, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="66" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:11  %tmp_82 = zext i3 %p_shl8 to i5

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="67" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:12  %tmp_83 = sub i5 %tmp_81, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="28" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:6  %w3_V_load_cast = sext i18 %w3_V_load to i28

]]></Node>
<StgValue><ssdm name="w3_V_load_cast"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="28" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:13  %tmp_84 = zext i5 %tmp_83 to i28

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:14  %tmp_85 = lshr i28 %w3_V_load_cast, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="28">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:15  %tmp_86 = trunc i28 %tmp_85 to i14

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:1  %tmp_75 = zext i4 %out_index3 to i64

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:16  %p_Val2_8 = call fastcc i14 @product(i14 %data_V_load, i14 %tmp_86)

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:17  %acc_V_addr_4 = getelementptr [8 x i14]* %acc_V, i64 0, i64 %tmp_75

]]></Node>
<StgValue><ssdm name="acc_V_addr_4"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:18  %p_Val2_s = load i14* %acc_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="76" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="14" op_1_bw="14" op_2_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:16  %p_Val2_8 = call fastcc i14 @product(i14 %data_V_load, i14 %tmp_86)

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:18  %p_Val2_s = load i14* %acc_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="78" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="15" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:19  %lhs_V = sext i14 %p_Val2_s to i15

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:20  %rhs_V = sext i14 %p_Val2_8 to i15

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:21  %ret_V = add nsw i15 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:22  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V, i32 14)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:23  %p_Val2_21 = add i14 %p_Val2_s, %p_Val2_8

]]></Node>
<StgValue><ssdm name="p_Val2_21"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="14" op_1_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:24  store i14 %p_Val2_21, i14* %acc_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="14" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:25  %p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_21, i32 13)

]]></Node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:26  %tmp_19 = xor i1 %p_Result_s, true

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:27  %overflow = and i1 %p_Result_12, %tmp_19

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:28  %tmp_76 = xor i1 %p_Result_12, true

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:29  %underflow = and i1 %p_Result_s, %tmp_76

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:30  %brmerge7 = xor i1 %p_Result_s, %p_Result_12

]]></Node>
<StgValue><ssdm name="brmerge7"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi15ELi10ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv:31  br i1 %brmerge7, label %3, label %_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %overflow, label %4, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="brmerge7" val="1"/>
<literal name="overflow" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %underflow, label %6, label %._crit_edge77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="94" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="brmerge7" val="1"/>
<literal name="overflow" val="0"/>
<literal name="underflow" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="14" op_1_bw="3">
<![CDATA[
:0  store i14 -8192, i14* %acc_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="brmerge7" val="1"/>
<literal name="overflow" val="0"/>
<literal name="underflow" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge77

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="brmerge7" val="1"/>
<literal name="overflow" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge77:0  br label %_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="brmerge7" val="1"/>
<literal name="overflow" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="14" op_1_bw="3">
<![CDATA[
:0  store i14 8191, i14* %acc_V_addr_4, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="brmerge7" val="1"/>
<literal name="overflow" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:0  %w_index_2 = add i8 %w_index3, 64

]]></Node>
<StgValue><ssdm name="w_index_2"/></StgValue>
</operation>

<operation id="100" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:1  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %w_index_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi14ELi9ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEpLILi14ELi9ELb1ELS0_0ELS1_0ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit:2  br i1 %tmp_89, label %.loopexit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="tmp_89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %out_index_2 = add i4 %out_index3, 4

]]></Node>
<StgValue><ssdm name="out_index_2"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="tmp_89" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:0  %in_index_2 = add nsw i32 %in_index, 1

]]></Node>
<StgValue><ssdm name="in_index_2"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_89" val="1"/>
</and_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.loopexit:1  %tmp_90 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %in_index_2, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="106" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
.loopexit:2  %icmp = icmp sgt i28 %tmp_90, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:3  %p_s = select i1 %icmp, i32 0, i32 %in_index_2

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit:4  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str16, i32 %tmp_10)

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:5  br label %.preheader74

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %ires = phi i4 [ %ires_2, %8 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="ires"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %tmp_73 = icmp eq i4 %ires, -8

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %ires_2 = add i4 %ires, 1

]]></Node>
<StgValue><ssdm name="ires_2"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_73, label %9, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_74 = zext i4 %ires to i64

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %acc_V_addr_3 = getelementptr [8 x i14]* %acc_V, i64 0, i64 %tmp_74

]]></Node>
<StgValue><ssdm name="acc_V_addr_3"/></StgValue>
</operation>

<operation id="117" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="3">
<![CDATA[
:3  %acc_V_load = load i14* %acc_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="acc_V_load"/></StgValue>
</operation>

<operation id="118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_73" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="119" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="3">
<![CDATA[
:3  %acc_V_load = load i14* %acc_V_addr_3, align 2

]]></Node>
<StgValue><ssdm name="acc_V_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="120" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %res_V_addr = getelementptr [8 x i14]* %res_V, i64 0, i64 %tmp_74

]]></Node>
<StgValue><ssdm name="res_V_addr"/></StgValue>
</operation>

<operation id="122" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="14" op_1_bw="3">
<![CDATA[
:5  store i14 %acc_V_load, i14* %res_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="152" name="data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="153" name="res_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="res_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="154" name="outidx7" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="outidx7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="155" name="w3_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="157" from="StgValue_156" to="acc_V" fromId="156" toId="17">
</dataflow>
<dataflow id="158" from="iacc_2" to="iacc" fromId="22" toId="19">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="159" from="StgValue_28" to="iacc" fromId="28" toId="19">
<BackEdge/>
</dataflow>
<dataflow id="161" from="StgValue_160" to="iacc" fromId="160" toId="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="162" from="StgValue_18" to="iacc" fromId="18" toId="19">
</dataflow>
<dataflow id="163" from="iacc" to="exitcond5" fromId="19" toId="20">
</dataflow>
<dataflow id="165" from="StgValue_164" to="exitcond5" fromId="164" toId="20">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="166" toId="21">
</dataflow>
<dataflow id="169" from="StgValue_168" to="empty" fromId="168" toId="21">
</dataflow>
<dataflow id="170" from="StgValue_168" to="empty" fromId="168" toId="21">
</dataflow>
<dataflow id="171" from="StgValue_168" to="empty" fromId="168" toId="21">
</dataflow>
<dataflow id="172" from="iacc" to="iacc_2" fromId="19" toId="22">
</dataflow>
<dataflow id="174" from="StgValue_173" to="iacc_2" fromId="173" toId="22">
</dataflow>
<dataflow id="175" from="exitcond5" to="StgValue_23" fromId="20" toId="23">
</dataflow>
<dataflow id="177" from="_ssdm_op_SpecLoopName" to="StgValue_24" fromId="176" toId="24">
</dataflow>
<dataflow id="179" from="p_str14" to="StgValue_24" fromId="178" toId="24">
</dataflow>
<dataflow id="180" from="iacc" to="tmp" fromId="19" toId="25">
</dataflow>
<dataflow id="181" from="acc_V" to="acc_V_addr" fromId="17" toId="26">
</dataflow>
<dataflow id="183" from="StgValue_182" to="acc_V_addr" fromId="182" toId="26">
</dataflow>
<dataflow id="184" from="tmp" to="acc_V_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="186" from="StgValue_185" to="StgValue_27" fromId="185" toId="27">
</dataflow>
<dataflow id="187" from="acc_V_addr" to="StgValue_27" fromId="26" toId="27">
</dataflow>
<dataflow id="188" from="ir" to="w_index" fromId="35" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="189" from="StgValue_109" to="w_index" fromId="109" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="191" from="StgValue_190" to="w_index" fromId="190" toId="30">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="192" from="StgValue_29" to="w_index" fromId="29" toId="30">
</dataflow>
<dataflow id="193" from="p_s" to="in_index" fromId="107" toId="31">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="194" from="StgValue_109" to="in_index" fromId="109" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="196" from="StgValue_195" to="in_index" fromId="195" toId="31">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="197" from="StgValue_29" to="in_index" fromId="29" toId="31">
</dataflow>
<dataflow id="198" from="w_index" to="w_index_cast" fromId="30" toId="32">
</dataflow>
<dataflow id="199" from="w_index" to="exitcond" fromId="30" toId="33">
</dataflow>
<dataflow id="201" from="StgValue_200" to="exitcond" fromId="200" toId="33">
</dataflow>
<dataflow id="202" from="_ssdm_op_SpecLoopTripCount" to="empty_57" fromId="166" toId="34">
</dataflow>
<dataflow id="204" from="StgValue_203" to="empty_57" fromId="203" toId="34">
</dataflow>
<dataflow id="205" from="StgValue_203" to="empty_57" fromId="203" toId="34">
</dataflow>
<dataflow id="206" from="StgValue_203" to="empty_57" fromId="203" toId="34">
</dataflow>
<dataflow id="207" from="w_index" to="ir" fromId="30" toId="35">
</dataflow>
<dataflow id="209" from="StgValue_208" to="ir" fromId="208" toId="35">
</dataflow>
<dataflow id="210" from="exitcond" to="StgValue_36" fromId="33" toId="36">
</dataflow>
<dataflow id="211" from="w_index" to="tmp_s" fromId="30" toId="37">
</dataflow>
<dataflow id="212" from="outidx7" to="outidx7_addr" fromId="154" toId="38">
</dataflow>
<dataflow id="213" from="StgValue_182" to="outidx7_addr" fromId="182" toId="38">
</dataflow>
<dataflow id="214" from="tmp_s" to="outidx7_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="215" from="outidx7_addr" to="out_index" fromId="38" toId="39">
</dataflow>
<dataflow id="216" from="outidx7_addr" to="out_index" fromId="38" toId="41">
</dataflow>
<dataflow id="217" from="in_index" to="tmp_72" fromId="31" toId="42">
</dataflow>
<dataflow id="218" from="data_V" to="data_V_addr" fromId="152" toId="43">
</dataflow>
<dataflow id="219" from="StgValue_182" to="data_V_addr" fromId="182" toId="43">
</dataflow>
<dataflow id="220" from="tmp_72" to="data_V_addr" fromId="42" toId="43">
</dataflow>
<dataflow id="221" from="data_V_addr" to="data_V_load" fromId="43" toId="44">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecLoopName" to="StgValue_45" fromId="176" toId="45">
</dataflow>
<dataflow id="224" from="p_str16" to="StgValue_45" fromId="223" toId="45">
</dataflow>
<dataflow id="226" from="_ssdm_op_SpecRegionBegin" to="tmp_10" fromId="225" toId="46">
</dataflow>
<dataflow id="227" from="p_str16" to="tmp_10" fromId="223" toId="46">
</dataflow>
<dataflow id="228" from="out_index" to="out_index_cast" fromId="41" toId="47">
</dataflow>
<dataflow id="229" from="data_V_addr" to="data_V_load" fromId="43" toId="48">
</dataflow>
<dataflow id="231" from="StgValue_230" to="im" fromId="230" toId="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="232" from="StgValue_49" to="im" fromId="49" toId="50">
</dataflow>
<dataflow id="233" from="im_2" to="im" fromId="55" toId="50">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="tmp_89" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="234" from="StgValue_103" to="im" fromId="103" toId="50">
<BackEdge/>
</dataflow>
<dataflow id="235" from="out_index_cast" to="out_index3" fromId="47" toId="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="236" from="StgValue_49" to="out_index3" fromId="49" toId="51">
</dataflow>
<dataflow id="237" from="out_index_2" to="out_index3" fromId="102" toId="51">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="tmp_89" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="238" from="StgValue_103" to="out_index3" fromId="103" toId="51">
<BackEdge/>
</dataflow>
<dataflow id="239" from="w_index_cast" to="w_index3" fromId="32" toId="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="240" from="StgValue_49" to="w_index3" fromId="49" toId="52">
</dataflow>
<dataflow id="241" from="w_index_2" to="w_index3" fromId="99" toId="52">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="tmp_89" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="242" from="StgValue_103" to="w_index3" fromId="103" toId="52">
<BackEdge/>
</dataflow>
<dataflow id="244" from="_ssdm_op_BitSelect.i1.i2.i32" to="tmp_78" fromId="243" toId="53">
</dataflow>
<dataflow id="245" from="im" to="tmp_78" fromId="50" toId="53">
</dataflow>
<dataflow id="247" from="StgValue_246" to="tmp_78" fromId="246" toId="53">
</dataflow>
<dataflow id="248" from="_ssdm_op_SpecLoopTripCount" to="empty_58" fromId="166" toId="54">
</dataflow>
<dataflow id="249" from="StgValue_156" to="empty_58" fromId="156" toId="54">
</dataflow>
<dataflow id="251" from="StgValue_250" to="empty_58" fromId="250" toId="54">
</dataflow>
<dataflow id="252" from="StgValue_156" to="empty_58" fromId="156" toId="54">
</dataflow>
<dataflow id="253" from="im" to="im_2" fromId="50" toId="55">
</dataflow>
<dataflow id="255" from="StgValue_254" to="im_2" fromId="254" toId="55">
</dataflow>
<dataflow id="256" from="tmp_78" to="StgValue_56" fromId="53" toId="56">
</dataflow>
<dataflow id="257" from="w_index3" to="tmp_79" fromId="52" toId="57">
</dataflow>
<dataflow id="258" from="tmp_79" to="tmp_14" fromId="57" toId="58">
</dataflow>
<dataflow id="259" from="w3_V" to="w3_V_addr" fromId="155" toId="59">
</dataflow>
<dataflow id="260" from="StgValue_182" to="w3_V_addr" fromId="182" toId="59">
</dataflow>
<dataflow id="261" from="tmp_14" to="w3_V_addr" fromId="58" toId="59">
</dataflow>
<dataflow id="262" from="w3_V_addr" to="w3_V_load" fromId="59" toId="60">
</dataflow>
<dataflow id="263" from="w3_V_addr" to="w3_V_load" fromId="59" toId="61">
</dataflow>
<dataflow id="265" from="_ssdm_op_PartSelect.i2.i8.i32.i32" to="tmp_11" fromId="264" toId="62">
</dataflow>
<dataflow id="266" from="w_index3" to="tmp_11" fromId="52" toId="62">
</dataflow>
<dataflow id="268" from="StgValue_267" to="tmp_11" fromId="267" toId="62">
</dataflow>
<dataflow id="270" from="StgValue_269" to="tmp_11" fromId="269" toId="62">
</dataflow>
<dataflow id="272" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_80" fromId="271" toId="63">
</dataflow>
<dataflow id="273" from="w_index3" to="tmp_80" fromId="52" toId="63">
</dataflow>
<dataflow id="274" from="StgValue_267" to="tmp_80" fromId="267" toId="63">
</dataflow>
<dataflow id="276" from="_ssdm_op_BitConcatenate.i3.i2.i1" to="p_shl8" fromId="275" toId="64">
</dataflow>
<dataflow id="277" from="tmp_11" to="p_shl8" fromId="62" toId="64">
</dataflow>
<dataflow id="279" from="StgValue_278" to="p_shl8" fromId="278" toId="64">
</dataflow>
<dataflow id="281" from="_ssdm_op_BitConcatenate.i5.i1.i4" to="tmp_81" fromId="280" toId="65">
</dataflow>
<dataflow id="282" from="tmp_80" to="tmp_81" fromId="63" toId="65">
</dataflow>
<dataflow id="283" from="StgValue_160" to="tmp_81" fromId="160" toId="65">
</dataflow>
<dataflow id="284" from="p_shl8" to="tmp_82" fromId="64" toId="66">
</dataflow>
<dataflow id="285" from="tmp_81" to="tmp_83" fromId="65" toId="67">
</dataflow>
<dataflow id="286" from="tmp_82" to="tmp_83" fromId="66" toId="67">
</dataflow>
<dataflow id="287" from="w3_V_load" to="w3_V_load_cast" fromId="61" toId="68">
</dataflow>
<dataflow id="288" from="tmp_83" to="tmp_84" fromId="67" toId="69">
</dataflow>
<dataflow id="289" from="w3_V_load_cast" to="tmp_85" fromId="68" toId="70">
</dataflow>
<dataflow id="290" from="tmp_84" to="tmp_85" fromId="69" toId="70">
</dataflow>
<dataflow id="291" from="tmp_85" to="tmp_86" fromId="70" toId="71">
</dataflow>
<dataflow id="292" from="out_index3" to="tmp_75" fromId="51" toId="72">
</dataflow>
<dataflow id="294" from="product" to="p_Val2_8" fromId="293" toId="73">
</dataflow>
<dataflow id="295" from="data_V_load" to="p_Val2_8" fromId="48" toId="73">
</dataflow>
<dataflow id="296" from="tmp_86" to="p_Val2_8" fromId="71" toId="73">
</dataflow>
<dataflow id="297" from="acc_V" to="acc_V_addr_4" fromId="17" toId="74">
</dataflow>
<dataflow id="298" from="StgValue_182" to="acc_V_addr_4" fromId="182" toId="74">
</dataflow>
<dataflow id="299" from="tmp_75" to="acc_V_addr_4" fromId="72" toId="74">
</dataflow>
<dataflow id="300" from="acc_V_addr_4" to="p_Val2_s" fromId="74" toId="75">
</dataflow>
<dataflow id="301" from="product" to="p_Val2_8" fromId="293" toId="76">
</dataflow>
<dataflow id="302" from="data_V_load" to="p_Val2_8" fromId="48" toId="76">
</dataflow>
<dataflow id="303" from="tmp_86" to="p_Val2_8" fromId="71" toId="76">
</dataflow>
<dataflow id="304" from="acc_V_addr_4" to="p_Val2_s" fromId="74" toId="77">
</dataflow>
<dataflow id="305" from="_ssdm_op_SpecLoopName" to="StgValue_78" fromId="176" toId="78">
</dataflow>
<dataflow id="307" from="p_str17" to="StgValue_78" fromId="306" toId="78">
</dataflow>
<dataflow id="308" from="p_Val2_s" to="lhs_V" fromId="77" toId="79">
</dataflow>
<dataflow id="309" from="p_Val2_8" to="rhs_V" fromId="76" toId="80">
</dataflow>
<dataflow id="310" from="lhs_V" to="ret_V" fromId="79" toId="81">
</dataflow>
<dataflow id="311" from="rhs_V" to="ret_V" fromId="80" toId="81">
</dataflow>
<dataflow id="313" from="_ssdm_op_BitSelect.i1.i15.i32" to="p_Result_s" fromId="312" toId="82">
</dataflow>
<dataflow id="314" from="ret_V" to="p_Result_s" fromId="81" toId="82">
</dataflow>
<dataflow id="316" from="StgValue_315" to="p_Result_s" fromId="315" toId="82">
</dataflow>
<dataflow id="317" from="p_Val2_s" to="p_Val2_21" fromId="77" toId="83">
</dataflow>
<dataflow id="318" from="p_Val2_8" to="p_Val2_21" fromId="76" toId="83">
</dataflow>
<dataflow id="319" from="p_Val2_21" to="StgValue_84" fromId="83" toId="84">
</dataflow>
<dataflow id="320" from="acc_V_addr_4" to="StgValue_84" fromId="74" toId="84">
</dataflow>
<dataflow id="322" from="_ssdm_op_BitSelect.i1.i14.i32" to="p_Result_12" fromId="321" toId="85">
</dataflow>
<dataflow id="323" from="p_Val2_21" to="p_Result_12" fromId="83" toId="85">
</dataflow>
<dataflow id="325" from="StgValue_324" to="p_Result_12" fromId="324" toId="85">
</dataflow>
<dataflow id="326" from="p_Result_s" to="tmp_19" fromId="82" toId="86">
</dataflow>
<dataflow id="328" from="StgValue_327" to="tmp_19" fromId="327" toId="86">
</dataflow>
<dataflow id="329" from="p_Result_12" to="overflow" fromId="85" toId="87">
</dataflow>
<dataflow id="330" from="tmp_19" to="overflow" fromId="86" toId="87">
</dataflow>
<dataflow id="331" from="p_Result_12" to="tmp_76" fromId="85" toId="88">
</dataflow>
<dataflow id="332" from="StgValue_327" to="tmp_76" fromId="327" toId="88">
</dataflow>
<dataflow id="333" from="p_Result_s" to="underflow" fromId="82" toId="89">
</dataflow>
<dataflow id="334" from="tmp_76" to="underflow" fromId="88" toId="89">
</dataflow>
<dataflow id="335" from="p_Result_s" to="brmerge7" fromId="82" toId="90">
</dataflow>
<dataflow id="336" from="p_Result_12" to="brmerge7" fromId="85" toId="90">
</dataflow>
<dataflow id="337" from="brmerge7" to="StgValue_91" fromId="90" toId="91">
</dataflow>
<dataflow id="338" from="overflow" to="StgValue_92" fromId="87" toId="92">
</dataflow>
<dataflow id="339" from="underflow" to="StgValue_93" fromId="89" toId="93">
</dataflow>
<dataflow id="341" from="StgValue_340" to="StgValue_94" fromId="340" toId="94">
</dataflow>
<dataflow id="342" from="acc_V_addr_4" to="StgValue_94" fromId="74" toId="94">
</dataflow>
<dataflow id="344" from="StgValue_343" to="StgValue_97" fromId="343" toId="97">
</dataflow>
<dataflow id="345" from="acc_V_addr_4" to="StgValue_97" fromId="74" toId="97">
</dataflow>
<dataflow id="346" from="w_index3" to="w_index_2" fromId="52" toId="99">
</dataflow>
<dataflow id="348" from="StgValue_347" to="w_index_2" fromId="347" toId="99">
</dataflow>
<dataflow id="349" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_89" fromId="271" toId="100">
</dataflow>
<dataflow id="350" from="w_index_2" to="tmp_89" fromId="99" toId="100">
</dataflow>
<dataflow id="351" from="StgValue_269" to="tmp_89" fromId="269" toId="100">
</dataflow>
<dataflow id="352" from="tmp_89" to="StgValue_101" fromId="100" toId="101">
</dataflow>
<dataflow id="353" from="out_index3" to="out_index_2" fromId="51" toId="102">
</dataflow>
<dataflow id="355" from="StgValue_354" to="out_index_2" fromId="354" toId="102">
</dataflow>
<dataflow id="356" from="in_index" to="in_index_2" fromId="31" toId="104">
</dataflow>
<dataflow id="357" from="StgValue_246" to="in_index_2" fromId="246" toId="104">
</dataflow>
<dataflow id="359" from="_ssdm_op_PartSelect.i28.i32.i32.i32" to="tmp_90" fromId="358" toId="105">
</dataflow>
<dataflow id="360" from="in_index_2" to="tmp_90" fromId="104" toId="105">
</dataflow>
<dataflow id="362" from="StgValue_361" to="tmp_90" fromId="361" toId="105">
</dataflow>
<dataflow id="364" from="StgValue_363" to="tmp_90" fromId="363" toId="105">
</dataflow>
<dataflow id="365" from="tmp_90" to="icmp" fromId="105" toId="106">
</dataflow>
<dataflow id="367" from="StgValue_366" to="icmp" fromId="366" toId="106">
</dataflow>
<dataflow id="368" from="icmp" to="p_s" fromId="106" toId="107">
</dataflow>
<dataflow id="369" from="StgValue_195" to="p_s" fromId="195" toId="107">
</dataflow>
<dataflow id="370" from="in_index_2" to="p_s" fromId="104" toId="107">
</dataflow>
<dataflow id="372" from="_ssdm_op_SpecRegionEnd" to="empty_59" fromId="371" toId="108">
</dataflow>
<dataflow id="373" from="p_str16" to="empty_59" fromId="223" toId="108">
</dataflow>
<dataflow id="374" from="tmp_10" to="empty_59" fromId="46" toId="108">
</dataflow>
<dataflow id="375" from="ires_2" to="ires" fromId="113" toId="110">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="376" from="StgValue_123" to="ires" fromId="123" toId="110">
<BackEdge/>
</dataflow>
<dataflow id="377" from="StgValue_160" to="ires" fromId="160" toId="110">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="378" from="StgValue_40" to="ires" fromId="40" toId="110">
</dataflow>
<dataflow id="379" from="ires" to="tmp_73" fromId="110" toId="111">
</dataflow>
<dataflow id="380" from="StgValue_164" to="tmp_73" fromId="164" toId="111">
</dataflow>
<dataflow id="381" from="_ssdm_op_SpecLoopTripCount" to="empty_60" fromId="166" toId="112">
</dataflow>
<dataflow id="382" from="StgValue_168" to="empty_60" fromId="168" toId="112">
</dataflow>
<dataflow id="383" from="StgValue_168" to="empty_60" fromId="168" toId="112">
</dataflow>
<dataflow id="384" from="StgValue_168" to="empty_60" fromId="168" toId="112">
</dataflow>
<dataflow id="385" from="ires" to="ires_2" fromId="110" toId="113">
</dataflow>
<dataflow id="386" from="StgValue_173" to="ires_2" fromId="173" toId="113">
</dataflow>
<dataflow id="387" from="tmp_73" to="StgValue_114" fromId="111" toId="114">
</dataflow>
<dataflow id="388" from="ires" to="tmp_74" fromId="110" toId="115">
</dataflow>
<dataflow id="389" from="acc_V" to="acc_V_addr_3" fromId="17" toId="116">
</dataflow>
<dataflow id="390" from="StgValue_182" to="acc_V_addr_3" fromId="182" toId="116">
</dataflow>
<dataflow id="391" from="tmp_74" to="acc_V_addr_3" fromId="115" toId="116">
</dataflow>
<dataflow id="392" from="acc_V_addr_3" to="acc_V_load" fromId="116" toId="117">
</dataflow>
<dataflow id="393" from="acc_V_addr_3" to="acc_V_load" fromId="116" toId="119">
</dataflow>
<dataflow id="394" from="_ssdm_op_SpecLoopName" to="StgValue_120" fromId="176" toId="120">
</dataflow>
<dataflow id="396" from="p_str18" to="StgValue_120" fromId="395" toId="120">
</dataflow>
<dataflow id="397" from="res_V" to="res_V_addr" fromId="153" toId="121">
</dataflow>
<dataflow id="398" from="StgValue_182" to="res_V_addr" fromId="182" toId="121">
</dataflow>
<dataflow id="399" from="tmp_74" to="res_V_addr" fromId="115" toId="121">
</dataflow>
<dataflow id="400" from="acc_V_load" to="StgValue_122" fromId="119" toId="122">
</dataflow>
<dataflow id="401" from="res_V_addr" to="StgValue_122" fromId="121" toId="122">
</dataflow>
<dataflow id="402" from="exitcond5" to="StgValue_2" fromId="20" toId="2">
</dataflow>
<dataflow id="403" from="exitcond" to="StgValue_3" fromId="33" toId="3">
</dataflow>
<dataflow id="404" from="tmp_78" to="StgValue_6" fromId="53" toId="6">
</dataflow>
<dataflow id="405" from="brmerge7" to="StgValue_11" fromId="90" toId="11">
</dataflow>
<dataflow id="406" from="overflow" to="StgValue_11" fromId="87" toId="11">
</dataflow>
<dataflow id="407" from="tmp_78" to="StgValue_12" fromId="53" toId="12">
</dataflow>
<dataflow id="408" from="brmerge7" to="StgValue_12" fromId="90" toId="12">
</dataflow>
<dataflow id="409" from="overflow" to="StgValue_12" fromId="87" toId="12">
</dataflow>
<dataflow id="410" from="underflow" to="StgValue_12" fromId="89" toId="12">
</dataflow>
<dataflow id="411" from="tmp_89" to="StgValue_12" fromId="100" toId="12">
</dataflow>
<dataflow id="412" from="tmp_73" to="StgValue_14" fromId="111" toId="14">
</dataflow>
</dataflows>


</stg>
