#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Feb 10 11:18:31 2021
# Process ID: 12840
# Current directory: C:/Projects/kyber-fpga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8684 C:\Projects\kyber-fpga\kyber-fpga.xpr
# Log file: C:/Projects/kyber-fpga/vivado.log
# Journal file: C:/Projects/kyber-fpga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Projects/kyber-fpga/kyber-fpga.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd}
delete_bd_objs [get_bd_nets montgomery_reduction_0_data_out]
connect_bd_net [get_bd_pins montgomery_reduction_0/data_out] [get_bd_pins fqmul_0/data_in_mont]
make_wrapper -files [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -top
update_ip_catalog -rebuild
update_ip_catalog -rebuild
update_ip_catalog -rebuild
set_property  ip_repo_paths  {c:/Projects/ip_repo/fqmul_1.0 c:/Projects/ip_repo/montgomery_reduction_1.0 c:/Projects/ip_repo/timer2_1.0 c:/Projects/ip_repo} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {c:/Projects/ip_repo/fqmul_1.0 C:/Projects/ip_repo/splitter_1.0 c:/Projects/ip_repo/montgomery_reduction_1.0 c:/Projects/ip_repo/timer2_1.0 c:/Projects/ip_repo} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
make_wrapper -files [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -top
generate_target all [get_files  C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd]
export_ip_user_files -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Projects/kyber-fpga/kyber-fpga.srcs/sources_1/bd/kyberBD/kyberBD.bd] -directory C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files -ipstatic_source_dir C:/Projects/kyber-fpga/kyber-fpga.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/modelsim} {questa=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/questa} {riviera=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/riviera} {activehdl=C:/Projects/kyber-fpga/kyber-fpga.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
file copy -force C:/Projects/kyber-fpga/kyber-fpga.runs/impl_1/kyberBD_wrapper.sysdef C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf

launch_sdk -workspace C:/Projects/kyber-fpga/kyber-fpga.sdk -hwspec C:/Projects/kyber-fpga/kyber-fpga.sdk/kyberBD_wrapper.hdf
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
delete_bd_objs [get_bd_cells axi_bram_ctrl_0]
create_peripheral xilinx.com user bram_mm 1.0 -dir C:/Projects/kyber-fpga/../ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:bram_mm:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:bram_mm:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:bram_mm:1.0]
set_property  ip_repo_paths  {C:/Projects/kyber-fpga/../ip_repo/bram_mm_1.0 c:/Projects/ip_repo/fqmul_1.0 C:/Projects/ip_repo/splitter_1.0 c:/Projects/ip_repo/montgomery_reduction_1.0 c:/Projects/ip_repo/timer2_1.0 c:/Projects/ip_repo} [current_project]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:bram_mm:1.0 bram_mm_0
endgroup
set_property location {3 935 705} [get_bd_cells bram_mm_0]
ipx::edit_ip_in_project -upgrade true -name bram_mm_v1_0_project -directory C:/Projects/kyber-fpga/kyber-fpga.tmp/bram_mm_v1_0_project c:/Projects/ip_repo/bram_mm_1.0/component.xml
update_compile_order -fileset sources_1
add_files -norecurse -copy_to c:/Projects/ip_repo/bram_mm_1.0/src C:/Projects/ip_repo/bram_mm_1.0/hdl/true_dual_bram.vhd
update_compile_order -fileset sources_1
set_property library work [get_files  c:/Projects/ip_repo/bram_mm_1.0/src/true_dual_bram.vhd]
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Projects/ip_repo/bram_mm_1.0/hdl/testbench.vhd w ]
add_files -fileset sim_1 C:/Projects/ip_repo/bram_mm_1.0/hdl/testbench.vhd
update_compile_order -fileset sim_1
set_property library work [get_files  c:/Projects/ip_repo/bram_mm_1.0/hdl/bram_mm_v1_0.vhd]
set_property library work [get_files  c:/Projects/ip_repo/bram_mm_1.0/hdl/bram_mm_v1_0_S00_AXI.vhd]
update_compile_order -fileset sim_1
set_property library work [get_files  C:/Projects/ip_repo/bram_mm_1.0/hdl/testbench.vhd]
launch_simulation
launch_simulation
source testbench.tcl
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_bram.wcfg}
add_files -fileset sim_1 -norecurse C:/Projects/kyber-fpga/testbench_behav_bram.wcfg
set_property xsim.view C:/Projects/kyber-fpga/testbench_behav_bram.wcfg [get_filesets sim_1]
run 1000 us
run 1000 us
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_bram.wcfg
source testbench.tcl
run 1000 us
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_bram.wcfg
source testbench.tcl
run 1000 us
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_bram.wcfg
source testbench.tcl
run all
run all
restart
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_bram.wcfg
source testbench.tcl
run 10 us
run 10 us
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_bram.wcfg
source testbench.tcl
run 30 us
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_bram.wcfg
source testbench.tcl
run 30 us
run 30 us
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_bram.wcfg
source testbench.tcl
run 30 us
update_compile_order -fileset sources_1
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_bram.wcfg}
close_sim
launch_simulation
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_bram.wcfg
source testbench.tcl
update_compile_order -fileset sources_1
run 30 us
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_bram.wcfg}
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_bram.wcfg
source testbench.tcl
run 30 us
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_bram.wcfg}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property trace_limit 2097153 [current_sim]
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_bram.wcfg
source testbench.tcl
run 30 us
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_bram.wcfg}
relaunch_sim
run 30 us
run 30 us
run 30 us
run 30 us
run 300 us
relaunch_sim
run 30 us
run 30 us
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_bram.wcfg}
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_bram.wcfg
source testbench.tcl
run 30 us
relaunch_sim
run 30 us
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_bram.wcfg}
relaunch_sim
run 30 us
save_wave_config {C:/Projects/kyber-fpga/testbench_behav_bram.wcfg}
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_bram.wcfg
source testbench.tcl
run 30 us
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_bram.wcfg
source testbench.tcl
run 30 us
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_bram.wcfg
source testbench.tcl
run 30 us
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_bram.wcfg
source testbench.tcl
run 30 us
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_bram.wcfg
source testbench.tcl
run 30 us
close_sim
launch_simulation
open_wave_config C:/Projects/kyber-fpga/testbench_behav_bram.wcfg
source testbench.tcl
run 30 us
