<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: Minor::ExecContext Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceMinor.html">Minor</a></li><li class="navelem"><a class="el" href="classMinor_1_1ExecContext.html">ExecContext</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="classMinor_1_1ExecContext-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Minor::ExecContext Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classMinor_1_1ExecContext.html" title="ExecContext bears the exec_context interface for Minor. ">ExecContext</a> bears the exec_context interface for <a class="el" href="namespaceMinor.html" title="Minor contains all the definitions within the MinorCPU apart from the CPU class itself. ">Minor</a>.  
 <a href="classMinor_1_1ExecContext.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for Minor::ExecContext:</div>
<div class="dyncontent">
 <div class="center">
  <img src="classMinor_1_1ExecContext.png" usemap="#Minor::ExecContext_map" alt=""/>
  <map id="Minor::ExecContext_map" name="Minor::ExecContext_map">
<area href="classExecContext.html" title="The ExecContext is an abstract base class the provides the interface used by the ISA to manipulate th..." alt="ExecContext" shape="rect" coords="0,0,121,24"/>
</map>
 </div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a8cf556bd475dd69eec5f293d3073a4b2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a8cf556bd475dd69eec5f293d3073a4b2">ExecContext</a> (<a class="el" href="classMinorCPU.html">MinorCPU</a> &amp;cpu_, <a class="el" href="classSimpleThread.html">SimpleThread</a> &amp;thread_, <a class="el" href="classMinor_1_1Execute.html">Execute</a> &amp;execute_, <a class="el" href="namespaceMinor.html#aebed7be219448bed7ed40b8375cf1b1d">MinorDynInstPtr</a> inst_)</td></tr>
<tr class="separator:a8cf556bd475dd69eec5f293d3073a4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8593413101ad7a6e09f037884e0d72e3"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a8593413101ad7a6e09f037884e0d72e3">~ExecContext</a> ()</td></tr>
<tr class="separator:a8593413101ad7a6e09f037884e0d72e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2466b6ca443a12720dc2d60ed27f8e80"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a2466b6ca443a12720dc2d60ed27f8e80">initiateMemRead</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, unsigned int size, <a class="el" href="classRequest.html#ad8e5f5cb7c84498f39d1e96d92e17d17">Request::Flags</a> flags, const <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; bool &gt; &amp;byteEnable=<a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; bool &gt;()) override</td></tr>
<tr class="memdesc:a2466b6ca443a12720dc2d60ed27f8e80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initiate a timing memory read operation.  <a href="#a2466b6ca443a12720dc2d60ed27f8e80">More...</a><br /></td></tr>
<tr class="separator:a2466b6ca443a12720dc2d60ed27f8e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81cf92aef7ee0c8b2e0ec656e5b65a29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a81cf92aef7ee0c8b2e0ec656e5b65a29">writeMem</a> (uint8_t *<a class="el" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>, unsigned int size, <a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, <a class="el" href="classRequest.html#ad8e5f5cb7c84498f39d1e96d92e17d17">Request::Flags</a> flags, uint64_t *res, const <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; bool &gt; &amp;byteEnable=<a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; bool &gt;()) override</td></tr>
<tr class="memdesc:a81cf92aef7ee0c8b2e0ec656e5b65a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">For atomic-mode contexts, perform an atomic memory write operation.  <a href="#a81cf92aef7ee0c8b2e0ec656e5b65a29">More...</a><br /></td></tr>
<tr class="separator:a81cf92aef7ee0c8b2e0ec656e5b65a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2daeef0e837ab9ee0c860d378aee3c42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a2daeef0e837ab9ee0c860d378aee3c42">initiateMemAMO</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, unsigned int size, <a class="el" href="classRequest.html#ad8e5f5cb7c84498f39d1e96d92e17d17">Request::Flags</a> flags, <a class="el" href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a> amo_op) override</td></tr>
<tr class="memdesc:a2daeef0e837ab9ee0c860d378aee3c42"><td class="mdescLeft">&#160;</td><td class="mdescRight">For timing-mode contexts, initiate an atomic AMO (atomic read-modify-write memory operation)  <a href="#a2daeef0e837ab9ee0c860d378aee3c42">More...</a><br /></td></tr>
<tr class="separator:a2daeef0e837ab9ee0c860d378aee3c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ab0bd05ef8ae1d69c6527cfde5f74e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a6ab0bd05ef8ae1d69c6527cfde5f74e6">readIntRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx) override</td></tr>
<tr class="memdesc:a6ab0bd05ef8ae1d69c6527cfde5f74e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads an integer register.  <a href="#a6ab0bd05ef8ae1d69c6527cfde5f74e6">More...</a><br /></td></tr>
<tr class="separator:a6ab0bd05ef8ae1d69c6527cfde5f74e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a638a7f61236c48a146bb687f424a9249"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a638a7f61236c48a146bb687f424a9249">readFloatRegOperandBits</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx) override</td></tr>
<tr class="memdesc:a638a7f61236c48a146bb687f424a9249"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads a floating point register in its binary format, instead of by value.  <a href="#a638a7f61236c48a146bb687f424a9249">More...</a><br /></td></tr>
<tr class="separator:a638a7f61236c48a146bb687f424a9249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f5465eec124ae913831051e5c6039e5"><td class="memItemLeft" align="right" valign="top">const TheISA::VecRegContainer &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a8f5465eec124ae913831051e5c6039e5">readVecRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx) const override</td></tr>
<tr class="memdesc:a8f5465eec124ae913831051e5c6039e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Register Interfaces.  <a href="#a8f5465eec124ae913831051e5c6039e5">More...</a><br /></td></tr>
<tr class="separator:a8f5465eec124ae913831051e5c6039e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d4534ffdc55ee2ac68b4a11bf27ff5"><td class="memItemLeft" align="right" valign="top">TheISA::VecRegContainer &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a27d4534ffdc55ee2ac68b4a11bf27ff5">getWritableVecRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx) override</td></tr>
<tr class="memdesc:a27d4534ffdc55ee2ac68b4a11bf27ff5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets destination vector register operand for modification.  <a href="#a27d4534ffdc55ee2ac68b4a11bf27ff5">More...</a><br /></td></tr>
<tr class="separator:a27d4534ffdc55ee2ac68b4a11bf27ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe940236bbec47d9dae3b75f6c893330"><td class="memItemLeft" align="right" valign="top">TheISA::VecElem&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#afe940236bbec47d9dae3b75f6c893330">readVecElemOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx) const override</td></tr>
<tr class="memdesc:afe940236bbec47d9dae3b75f6c893330"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Elem Interfaces.  <a href="#afe940236bbec47d9dae3b75f6c893330">More...</a><br /></td></tr>
<tr class="separator:afe940236bbec47d9dae3b75f6c893330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2998713117656de19fbe50634df2a0ef"><td class="memItemLeft" align="right" valign="top">const TheISA::VecPredRegContainer &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a2998713117656de19fbe50634df2a0ef">readVecPredRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx) const override</td></tr>
<tr class="memdesc:a2998713117656de19fbe50634df2a0ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predicate registers interface.  <a href="#a2998713117656de19fbe50634df2a0ef">More...</a><br /></td></tr>
<tr class="separator:a2998713117656de19fbe50634df2a0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b635cc66251fb12d808305ae35281c"><td class="memItemLeft" align="right" valign="top">TheISA::VecPredRegContainer &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a70b635cc66251fb12d808305ae35281c">getWritableVecPredRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx) override</td></tr>
<tr class="memdesc:a70b635cc66251fb12d808305ae35281c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets destination predicate register operand for modification.  <a href="#a70b635cc66251fb12d808305ae35281c">More...</a><br /></td></tr>
<tr class="separator:a70b635cc66251fb12d808305ae35281c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b146d8248de6b51d2b5895b36de94fa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a1b146d8248de6b51d2b5895b36de94fa">setIntRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) override</td></tr>
<tr class="memdesc:a1b146d8248de6b51d2b5895b36de94fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets an integer register to a value.  <a href="#a1b146d8248de6b51d2b5895b36de94fa">More...</a><br /></td></tr>
<tr class="separator:a1b146d8248de6b51d2b5895b36de94fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7be9ec8a9b775b28fc7dbb5e5b24551"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#ae7be9ec8a9b775b28fc7dbb5e5b24551">setFloatRegOperandBits</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) override</td></tr>
<tr class="memdesc:ae7be9ec8a9b775b28fc7dbb5e5b24551"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the bits of a floating point register of single width to a binary value.  <a href="#ae7be9ec8a9b775b28fc7dbb5e5b24551">More...</a><br /></td></tr>
<tr class="separator:ae7be9ec8a9b775b28fc7dbb5e5b24551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c4e9bb9f374a52af3ce012fa9671d9a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a6c4e9bb9f374a52af3ce012fa9671d9a">setVecRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, const TheISA::VecRegContainer &amp;val) override</td></tr>
<tr class="separator:a6c4e9bb9f374a52af3ce012fa9671d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f5da89ab78fa43296c525753dbd5e49"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a2f5da89ab78fa43296c525753dbd5e49">setVecPredRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, const TheISA::VecPredRegContainer &amp;val) override</td></tr>
<tr class="separator:a2f5da89ab78fa43296c525753dbd5e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8199ea5aafd162e585f3cbd3ef50a737"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a8199ea5aafd162e585f3cbd3ef50a737">setVecElemOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, const TheISA::VecElem val) override</td></tr>
<tr class="memdesc:a8199ea5aafd162e585f3cbd3ef50a737"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets a vector register to a value.  <a href="#a8199ea5aafd162e585f3cbd3ef50a737">More...</a><br /></td></tr>
<tr class="separator:a8199ea5aafd162e585f3cbd3ef50a737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ff17fb08534dbc0248a067bef8c5bcc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a3ff17fb08534dbc0248a067bef8c5bcc">readPredicate</a> () const override</td></tr>
<tr class="separator:a3ff17fb08534dbc0248a067bef8c5bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeffef4d53b54a046565bf0db60b7bb22"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#aeffef4d53b54a046565bf0db60b7bb22">setPredicate</a> (bool val) override</td></tr>
<tr class="separator:aeffef4d53b54a046565bf0db60b7bb22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaedb31bc70317b185c9922b51a010d59"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#aaedb31bc70317b185c9922b51a010d59">readMemAccPredicate</a> () const override</td></tr>
<tr class="separator:aaedb31bc70317b185c9922b51a010d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee76503147ee423a708c9043a96ccfb3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#aee76503147ee423a708c9043a96ccfb3">setMemAccPredicate</a> (bool val) override</td></tr>
<tr class="separator:aee76503147ee423a708c9043a96ccfb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa4dc16f0ebf812a48c6ce0175d6f160"><td class="memItemLeft" align="right" valign="top">TheISA::PCState&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#aaa4dc16f0ebf812a48c6ce0175d6f160">pcState</a> () const override</td></tr>
<tr class="separator:aaa4dc16f0ebf812a48c6ce0175d6f160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32b3b57b45b4087fd66137d63e1a9745"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a32b3b57b45b4087fd66137d63e1a9745">pcState</a> (const TheISA::PCState &amp;val) override</td></tr>
<tr class="separator:a32b3b57b45b4087fd66137d63e1a9745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22da3f969df86963d06419cc44278822"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a22da3f969df86963d06419cc44278822">readMiscRegNoEffect</a> (int misc_reg) const</td></tr>
<tr class="separator:a22da3f969df86963d06419cc44278822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add0e0cbb668523c8c16a1421e06c7e39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#add0e0cbb668523c8c16a1421e06c7e39">readMiscReg</a> (int misc_reg) override</td></tr>
<tr class="memdesc:add0e0cbb668523c8c16a1421e06c7e39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads a miscellaneous register, handling any architectural side effects due to reading that register.  <a href="#add0e0cbb668523c8c16a1421e06c7e39">More...</a><br /></td></tr>
<tr class="separator:add0e0cbb668523c8c16a1421e06c7e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578f0e283399bb1e9edc978db64ec307"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a578f0e283399bb1e9edc978db64ec307">setMiscReg</a> (int misc_reg, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) override</td></tr>
<tr class="memdesc:a578f0e283399bb1e9edc978db64ec307"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets a miscellaneous register, handling any architectural side effects due to writing that register.  <a href="#a578f0e283399bb1e9edc978db64ec307">More...</a><br /></td></tr>
<tr class="separator:a578f0e283399bb1e9edc978db64ec307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad17859f8297e35dd8c505958670b3ce8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#ad17859f8297e35dd8c505958670b3ce8">readMiscRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx) override</td></tr>
<tr class="separator:ad17859f8297e35dd8c505958670b3ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a424017d9812b0a873c2efa3356e71412"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a424017d9812b0a873c2efa3356e71412">setMiscRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) override</td></tr>
<tr class="separator:a424017d9812b0a873c2efa3356e71412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ad43e4c0a221605b69827317fd90fe7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a4ad43e4c0a221605b69827317fd90fe7">syscall</a> (int64_t callnum, <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> *fault) override</td></tr>
<tr class="memdesc:a4ad43e4c0a221605b69827317fd90fe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Executes a syscall specified by the callnum.  <a href="#a4ad43e4c0a221605b69827317fd90fe7">More...</a><br /></td></tr>
<tr class="separator:a4ad43e4c0a221605b69827317fd90fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af23793d733182171cc75b6b163634132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#af23793d733182171cc75b6b163634132">tcBase</a> () override</td></tr>
<tr class="memdesc:af23793d733182171cc75b6b163634132"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a pointer to the <a class="el" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a>.  <a href="#af23793d733182171cc75b6b163634132">More...</a><br /></td></tr>
<tr class="separator:af23793d733182171cc75b6b163634132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3091972aa320073b23e2eadecfa2a4e"><td class="memItemLeft" align="right" valign="top">unsigned int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#aa3091972aa320073b23e2eadecfa2a4e">readStCondFailures</a> () const override</td></tr>
<tr class="memdesc:aa3091972aa320073b23e2eadecfa2a4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of consecutive store conditional failures.  <a href="#aa3091972aa320073b23e2eadecfa2a4e">More...</a><br /></td></tr>
<tr class="separator:aa3091972aa320073b23e2eadecfa2a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef81fb2b7f0c841443876847f9c5f0b5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#aef81fb2b7f0c841443876847f9c5f0b5">setStCondFailures</a> (unsigned int st_cond_failures) override</td></tr>
<tr class="memdesc:aef81fb2b7f0c841443876847f9c5f0b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the number of consecutive store conditional failures.  <a href="#aef81fb2b7f0c841443876847f9c5f0b5">More...</a><br /></td></tr>
<tr class="separator:aef81fb2b7f0c841443876847f9c5f0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50cdabf23fa999402b22647ea68f3f0f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#a5ba9705b85fbf1a2720bce8914fa4a18">ContextID</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a50cdabf23fa999402b22647ea68f3f0f">contextId</a> ()</td></tr>
<tr class="separator:a50cdabf23fa999402b22647ea68f3f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59d939a6b4b9239e04a8db2f5385f103"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a59d939a6b4b9239e04a8db2f5385f103">demapPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, uint64_t asn) override</td></tr>
<tr class="memdesc:a59d939a6b4b9239e04a8db2f5385f103"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalidate a page in the DTLB <em>and</em> ITLB.  <a href="#a59d939a6b4b9239e04a8db2f5385f103">More...</a><br /></td></tr>
<tr class="separator:a59d939a6b4b9239e04a8db2f5385f103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d910f68571b5391fc103775a1ff53c3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a7d910f68571b5391fc103775a1ff53c3">readCCRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx) override</td></tr>
<tr class="separator:a7d910f68571b5391fc103775a1ff53c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1045775b89682d3f4c834f32c08566"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a2b1045775b89682d3f4c834f32c08566">setCCRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, <a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> val) override</td></tr>
<tr class="separator:a2b1045775b89682d3f4c834f32c08566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf915b4069a3d04f4f74d1d9c792475"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#acaf915b4069a3d04f4f74d1d9c792475">demapInstPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, uint64_t asn)</td></tr>
<tr class="separator:acaf915b4069a3d04f4f74d1d9c792475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ce19c9ffbfc3431307c1a5e8e1b5e2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#ad4ce19c9ffbfc3431307c1a5e8e1b5e2">demapDataPage</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> vaddr, uint64_t asn)</td></tr>
<tr class="separator:ad4ce19c9ffbfc3431307c1a5e8e1b5e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18c8e2f48302ca9209dba62fe13d59d2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classBaseCPU.html">BaseCPU</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a18c8e2f48302ca9209dba62fe13d59d2">getCpuPtr</a> ()</td></tr>
<tr class="separator:a18c8e2f48302ca9209dba62fe13d59d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb2037c14e76ccea492eb39bc2ac9c31"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#afb2037c14e76ccea492eb39bc2ac9c31">armMonitor</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> address) override</td></tr>
<tr class="separator:afb2037c14e76ccea492eb39bc2ac9c31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f6fc53eca485026dc0a1dee6f9899b6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a0f6fc53eca485026dc0a1dee6f9899b6">mwait</a> (<a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a> pkt) override</td></tr>
<tr class="separator:a0f6fc53eca485026dc0a1dee6f9899b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a252a9f9f3660a398665fe2d6a71edd7f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a252a9f9f3660a398665fe2d6a71edd7f">mwaitAtomic</a> (<a class="el" href="classThreadContext.html">ThreadContext</a> *tc) override</td></tr>
<tr class="separator:a252a9f9f3660a398665fe2d6a71edd7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a8c4e171addc9e6880028c2655c8507"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structAddressMonitor.html">AddressMonitor</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a4a8c4e171addc9e6880028c2655c8507">getAddrMonitor</a> () override</td></tr>
<tr class="separator:a4a8c4e171addc9e6880028c2655c8507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ae87d45eedb51dcbd548d51b4acf27f90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vec__reg_8hh.html#a24dd36301dcae6ae40c4205a8213b2da">ConstVecLane8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#ae87d45eedb51dcbd548d51b4acf27f90">readVec8BitLaneOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx) const override</td></tr>
<tr class="memdesc:ae87d45eedb51dcbd548d51b4acf27f90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vector Register Lane Interfaces.  <a href="#ae87d45eedb51dcbd548d51b4acf27f90">More...</a><br /></td></tr>
<tr class="separator:ae87d45eedb51dcbd548d51b4acf27f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94aae73fa1d8e434ec9838ed23aeb713"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vec__reg_8hh.html#aae8cf60d2a5b02ba97e98c0da6b40cf7">ConstVecLane16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a94aae73fa1d8e434ec9838ed23aeb713">readVec16BitLaneOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx) const override</td></tr>
<tr class="memdesc:a94aae73fa1d8e434ec9838ed23aeb713"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads source vector 16bit operand.  <a href="#a94aae73fa1d8e434ec9838ed23aeb713">More...</a><br /></td></tr>
<tr class="separator:a94aae73fa1d8e434ec9838ed23aeb713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1a09027ffa75b56a05bb1c05b8ad087"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vec__reg_8hh.html#a02f2f7d0bd7de57b08ca051c8f83996a">ConstVecLane32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#ac1a09027ffa75b56a05bb1c05b8ad087">readVec32BitLaneOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx) const override</td></tr>
<tr class="memdesc:ac1a09027ffa75b56a05bb1c05b8ad087"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads source vector 32bit operand.  <a href="#ac1a09027ffa75b56a05bb1c05b8ad087">More...</a><br /></td></tr>
<tr class="separator:ac1a09027ffa75b56a05bb1c05b8ad087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e8431ab1c1d26e3f3a98dae4b7f395c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="vec__reg_8hh.html#a3e732af5e908f15d8e829007f4fd46bb">ConstVecLane64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a8e8431ab1c1d26e3f3a98dae4b7f395c">readVec64BitLaneOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx) const override</td></tr>
<tr class="memdesc:a8e8431ab1c1d26e3f3a98dae4b7f395c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads source vector 64bit operand.  <a href="#a8e8431ab1c1d26e3f3a98dae4b7f395c">More...</a><br /></td></tr>
<tr class="separator:a8e8431ab1c1d26e3f3a98dae4b7f395c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc6d0be696be0ec7b6c828d149fc5466"><td class="memTemplParams" colspan="2">template&lt;typename LD &gt; </td></tr>
<tr class="memitem:acc6d0be696be0ec7b6c828d149fc5466"><td class="memTemplItemLeft" align="right" valign="top">void&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#acc6d0be696be0ec7b6c828d149fc5466">setVecLaneOperandT</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, const LD &amp;val)</td></tr>
<tr class="memdesc:acc6d0be696be0ec7b6c828d149fc5466"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a lane of the destination vector operand.  <a href="#acc6d0be696be0ec7b6c828d149fc5466">More...</a><br /></td></tr>
<tr class="separator:acc6d0be696be0ec7b6c828d149fc5466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a373fa6c411963bb020b8436ef695ed15"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a373fa6c411963bb020b8436ef695ed15">setVecLaneOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, const <a class="el" href="classLaneData.html">LaneData</a>&lt; <a class="el" href="vec__reg_8hh.html#aa4a1cfdf8bd6c04e6f3e9377c8cbf081aa245c3230debe5c956484ecc6fa93877">LaneSize::Byte</a> &gt; &amp;val) override</td></tr>
<tr class="memdesc:a373fa6c411963bb020b8436ef695ed15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a lane of the destination vector operand.  <a href="#a373fa6c411963bb020b8436ef695ed15">More...</a><br /></td></tr>
<tr class="separator:a373fa6c411963bb020b8436ef695ed15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16268aed7a3c6111c6d31919a56efd3"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#ab16268aed7a3c6111c6d31919a56efd3">setVecLaneOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, const <a class="el" href="classLaneData.html">LaneData</a>&lt; <a class="el" href="vec__reg_8hh.html#aa4a1cfdf8bd6c04e6f3e9377c8cbf081aab35aa685d5a7a04f74037e7099f67fa">LaneSize::TwoByte</a> &gt; &amp;val) override</td></tr>
<tr class="separator:ab16268aed7a3c6111c6d31919a56efd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63e8e20574ea1ef501bff27e9186773"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#ac63e8e20574ea1ef501bff27e9186773">setVecLaneOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, const <a class="el" href="classLaneData.html">LaneData</a>&lt; <a class="el" href="vec__reg_8hh.html#aa4a1cfdf8bd6c04e6f3e9377c8cbf081a8ba6f005bea4f032362d3ea77385b075">LaneSize::FourByte</a> &gt; &amp;val) override</td></tr>
<tr class="separator:ac63e8e20574ea1ef501bff27e9186773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad45eef47356b6403f4491f41900444f9"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#ad45eef47356b6403f4491f41900444f9">setVecLaneOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, const <a class="el" href="classLaneData.html">LaneData</a>&lt; <a class="el" href="vec__reg_8hh.html#aa4a1cfdf8bd6c04e6f3e9377c8cbf081ab7b5e794b815ee14d85026cbe7e0a9da">LaneSize::EightByte</a> &gt; &amp;val) override</td></tr>
<tr class="separator:ad45eef47356b6403f4491f41900444f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classExecContext"><td colspan="2" onclick="javascript:toggleInherit('pub_methods_classExecContext')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classExecContext.html">ExecContext</a></td></tr>
<tr class="memitem:a2723bc657fd607c9d81cbe91fb18bc3d inherit pub_methods_classExecContext"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classExecContext.html#a2723bc657fd607c9d81cbe91fb18bc3d">setVecRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, const <a class="el" href="classExecContext.html#a7c5025ec8fdd72deeab3d20b5f1cb5e4">VecRegContainer</a> &amp;val)=0</td></tr>
<tr class="memdesc:a2723bc657fd607c9d81cbe91fb18bc3d inherit pub_methods_classExecContext"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets a destination vector register operand to a value.  <a href="classExecContext.html#a2723bc657fd607c9d81cbe91fb18bc3d">More...</a><br /></td></tr>
<tr class="separator:a2723bc657fd607c9d81cbe91fb18bc3d inherit pub_methods_classExecContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab102c57b9c5ccb7f7a69664afa263a3d inherit pub_methods_classExecContext"><td class="memItemLeft" align="right" valign="top">virtual void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classExecContext.html#ab102c57b9c5ccb7f7a69664afa263a3d">setVecPredRegOperand</a> (const <a class="el" href="classStaticInst.html">StaticInst</a> *si, int idx, const <a class="el" href="classExecContext.html#aabf1c24b9c316db37759e4f36f0b9654">VecPredRegContainer</a> &amp;val)=0</td></tr>
<tr class="memdesc:ab102c57b9c5ccb7f7a69664afa263a3d inherit pub_methods_classExecContext"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets a destination predicate register operand to a value.  <a href="classExecContext.html#ab102c57b9c5ccb7f7a69664afa263a3d">More...</a><br /></td></tr>
<tr class="separator:ab102c57b9c5ccb7f7a69664afa263a3d inherit pub_methods_classExecContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea0dc6880f301e9d49e21e8169f22a1a inherit pub_methods_classExecContext"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classExecContext.html#aea0dc6880f301e9d49e21e8169f22a1a">readMem</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, uint8_t *<a class="el" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>, unsigned int size, <a class="el" href="classRequest.html#ad8e5f5cb7c84498f39d1e96d92e17d17">Request::Flags</a> flags, const <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; bool &gt; &amp;byteEnable=<a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; bool &gt;())</td></tr>
<tr class="memdesc:aea0dc6880f301e9d49e21e8169f22a1a inherit pub_methods_classExecContext"><td class="mdescLeft">&#160;</td><td class="mdescRight">Perform an atomic memory read operation.  <a href="classExecContext.html#aea0dc6880f301e9d49e21e8169f22a1a">More...</a><br /></td></tr>
<tr class="separator:aea0dc6880f301e9d49e21e8169f22a1a inherit pub_methods_classExecContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72ed041bc9918e2be4e57cb81d2be069 inherit pub_methods_classExecContext"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classExecContext.html#a72ed041bc9918e2be4e57cb81d2be069">amoMem</a> (<a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="el" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, uint8_t *<a class="el" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>, unsigned int size, <a class="el" href="classRequest.html#ad8e5f5cb7c84498f39d1e96d92e17d17">Request::Flags</a> flags, <a class="el" href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a> amo_op)</td></tr>
<tr class="memdesc:a72ed041bc9918e2be4e57cb81d2be069 inherit pub_methods_classExecContext"><td class="mdescLeft">&#160;</td><td class="mdescRight">For atomic-mode contexts, perform an atomic AMO (a.k.a., Atomic Read-Modify-Write Memory Operation)  <a href="classExecContext.html#a72ed041bc9918e2be4e57cb81d2be069">More...</a><br /></td></tr>
<tr class="separator:a72ed041bc9918e2be4e57cb81d2be069 inherit pub_methods_classExecContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a4a15c3801f67669bee14a74c6cfa1b5a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMinorCPU.html">MinorCPU</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#a4a15c3801f67669bee14a74c6cfa1b5a">cpu</a></td></tr>
<tr class="separator:a4a15c3801f67669bee14a74c6cfa1b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9197086d9a68b55d344f4280e7ff6f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classSimpleThread.html">SimpleThread</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#ac9197086d9a68b55d344f4280e7ff6f4">thread</a></td></tr>
<tr class="memdesc:ac9197086d9a68b55d344f4280e7ff6f4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structThreadState.html" title="Struct for holding general thread state that is needed across CPU models. ">ThreadState</a> object, provides all the architectural state.  <a href="#ac9197086d9a68b55d344f4280e7ff6f4">More...</a><br /></td></tr>
<tr class="separator:ac9197086d9a68b55d344f4280e7ff6f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae88ade5c5eab4f71d71302104f877ab9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classMinor_1_1Execute.html">Execute</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#ae88ade5c5eab4f71d71302104f877ab9">execute</a></td></tr>
<tr class="memdesc:ae88ade5c5eab4f71d71302104f877ab9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The execute stage so we can peek at its contents.  <a href="#ae88ade5c5eab4f71d71302104f877ab9">More...</a><br /></td></tr>
<tr class="separator:ae88ade5c5eab4f71d71302104f877ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7f437829c1e3db59f163dc45aca9196"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespaceMinor.html#aebed7be219448bed7ed40b8375cf1b1d">MinorDynInstPtr</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classMinor_1_1ExecContext.html#ae7f437829c1e3db59f163dc45aca9196">inst</a></td></tr>
<tr class="memdesc:ae7f437829c1e3db59f163dc45aca9196"><td class="mdescLeft">&#160;</td><td class="mdescRight">Instruction for the benefit of memory operations and for PC.  <a href="#ae7f437829c1e3db59f163dc45aca9196">More...</a><br /></td></tr>
<tr class="separator:ae7f437829c1e3db59f163dc45aca9196"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classExecContext"><td colspan="2" onclick="javascript:toggleInherit('pub_types_classExecContext')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classExecContext.html">ExecContext</a></td></tr>
<tr class="memitem:a2fe93eae3d2c13617df5625399170eca inherit pub_types_classExecContext"><td class="memItemLeft" align="right" valign="top">typedef TheISA::PCState&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classExecContext.html#a2fe93eae3d2c13617df5625399170eca">PCState</a></td></tr>
<tr class="separator:a2fe93eae3d2c13617df5625399170eca inherit pub_types_classExecContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c5025ec8fdd72deeab3d20b5f1cb5e4 inherit pub_types_classExecContext"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classExecContext.html#a7c5025ec8fdd72deeab3d20b5f1cb5e4">VecRegContainer</a> = TheISA::VecRegContainer</td></tr>
<tr class="separator:a7c5025ec8fdd72deeab3d20b5f1cb5e4 inherit pub_types_classExecContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6bf511a8d84a3a95921ea34d0e6e19f inherit pub_types_classExecContext"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classExecContext.html#aa6bf511a8d84a3a95921ea34d0e6e19f">VecElem</a> = TheISA::VecElem</td></tr>
<tr class="separator:aa6bf511a8d84a3a95921ea34d0e6e19f inherit pub_types_classExecContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabf1c24b9c316db37759e4f36f0b9654 inherit pub_types_classExecContext"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classExecContext.html#aabf1c24b9c316db37759e4f36f0b9654">VecPredRegContainer</a> = TheISA::VecPredRegContainer</td></tr>
<tr class="separator:aabf1c24b9c316db37759e4f36f0b9654 inherit pub_types_classExecContext"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classMinor_1_1ExecContext.html" title="ExecContext bears the exec_context interface for Minor. ">ExecContext</a> bears the exec_context interface for <a class="el" href="namespaceMinor.html" title="Minor contains all the definitions within the MinorCPU apart from the CPU class itself. ">Minor</a>. </p>
<p>This nicely separates that interface from other classes such as <a class="el" href="classMinor_1_1Pipeline.html" title="The constructed pipeline. ">Pipeline</a>, <a class="el" href="classMinorCPU.html" title="MinorCPU is an in-order CPU model with four fixed pipeline stages: ">MinorCPU</a> and DynMinorInst and makes it easier to see what state is accessed by it. </p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00074">74</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a8cf556bd475dd69eec5f293d3073a4b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cf556bd475dd69eec5f293d3073a4b2">&#9670;&nbsp;</a></span>ExecContext()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Minor::ExecContext::ExecContext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classMinorCPU.html">MinorCPU</a> &amp;&#160;</td>
          <td class="paramname"><em>cpu_</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classSimpleThread.html">SimpleThread</a> &amp;&#160;</td>
          <td class="paramname"><em>thread_</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classMinor_1_1Execute.html">Execute</a> &amp;&#160;</td>
          <td class="paramname"><em>execute_</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespaceMinor.html#aebed7be219448bed7ed40b8375cf1b1d">MinorDynInstPtr</a>&#160;</td>
          <td class="paramname"><em>inst_</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00088">88</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="base_2trace_8hh_source.html#l00215">DPRINTF</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00344">pcState()</a>, <a class="el" href="simple__thread_8hh_source.html#l00496">SimpleThread::setFloatReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00486">SimpleThread::setIntReg()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00338">setMemAccPredicate()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00326">setPredicate()</a>, and <a class="el" href="alpha_2registers_8hh_source.html#l00075">AlphaISA::ZeroReg</a>.</p>

</div>
</div>
<a id="a8593413101ad7a6e09f037884e0d72e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8593413101ad7a6e09f037884e0d72e3">&#9670;&nbsp;</a></span>~ExecContext()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">Minor::ExecContext::~ExecContext </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00107">107</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="minor_2exec__context_8hh_source.html#l00332">readMemAccPredicate()</a>, and <a class="el" href="minor_2exec__context_8hh_source.html#l00320">readPredicate()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="afb2037c14e76ccea492eb39bc2ac9c31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb2037c14e76ccea492eb39bc2ac9c31">&#9670;&nbsp;</a></span>armMonitor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Minor::ExecContext::armMonitor </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a31d83a80d690e1d39d3a76894d1defee">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00447">447</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="cpu_2base_8cc_source.html#l00214">BaseCPU::armMonitor()</a>, and <a class="el" href="minor_2exec__context_8hh_source.html#l00443">getCpuPtr()</a>.</p>

</div>
</div>
<a id="a50cdabf23fa999402b22647ea68f3f0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50cdabf23fa999402b22647ea68f3f0f">&#9670;&nbsp;</a></span>contextId()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#a5ba9705b85fbf1a2720bce8914fa4a18">ContextID</a> Minor::ExecContext::contextId </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00404">404</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="simple__thread_8hh_source.html#l00225">SimpleThread::contextId()</a>.</p>

</div>
</div>
<a id="ad4ce19c9ffbfc3431307c1a5e8e1b5e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4ce19c9ffbfc3431307c1a5e8e1b5e2">&#9670;&nbsp;</a></span>demapDataPage()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Minor::ExecContext::demapDataPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>asn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00438">438</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">BaseTLB::demapPage()</a>, and <a class="el" href="simple__thread_8hh_source.html#l00230">SimpleThread::getDTBPtr()</a>.</p>

</div>
</div>
<a id="acaf915b4069a3d04f4f74d1d9c792475"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaf915b4069a3d04f4f74d1d9c792475">&#9670;&nbsp;</a></span>demapInstPage()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Minor::ExecContext::demapInstPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>asn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00432">432</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">BaseTLB::demapPage()</a>, and <a class="el" href="simple__thread_8hh_source.html#l00228">SimpleThread::getITBPtr()</a>.</p>

</div>
</div>
<a id="a59d939a6b4b9239e04a8db2f5385f103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59d939a6b4b9239e04a8db2f5385f103">&#9670;&nbsp;</a></span>demapPage()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Minor::ExecContext::demapPage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>vaddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t&#160;</td>
          <td class="paramname"><em>asn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Invalidate a page in the DTLB <em>and</em> ITLB. </p>

<p>Implements <a class="el" href="classExecContext.html#abb54e747a4d0831d2b806030c98ec19e">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00409">409</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="classBaseTLB.html#af294952092df10be816a14152cfaa95e">BaseTLB::demapPage()</a>, <a class="el" href="simple__thread_8hh_source.html#l00230">SimpleThread::getDTBPtr()</a>, and <a class="el" href="simple__thread_8hh_source.html#l00228">SimpleThread::getITBPtr()</a>.</p>

</div>
</div>
<a id="a4a8c4e171addc9e6880028c2655c8507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a8c4e171addc9e6880028c2655c8507">&#9670;&nbsp;</a></span>getAddrMonitor()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structAddressMonitor.html">AddressMonitor</a>* Minor::ExecContext::getAddrMonitor </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a4f9db459f41df860d397d47c50cb0049">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00456">456</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="cpu_2base_8hh_source.html#l00614">BaseCPU::getCpuAddrMonitor()</a>, and <a class="el" href="minor_2exec__context_8hh_source.html#l00443">getCpuPtr()</a>.</p>

</div>
</div>
<a id="a18c8e2f48302ca9209dba62fe13d59d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18c8e2f48302ca9209dba62fe13d59d2">&#9670;&nbsp;</a></span>getCpuPtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classBaseCPU.html">BaseCPU</a>* Minor::ExecContext::getCpuPtr </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00443">443</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="minor_2exec__context_8hh_source.html#l00077">cpu</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2exec__context_8hh_source.html#l00447">armMonitor()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00456">getAddrMonitor()</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00450">mwait()</a>, and <a class="el" href="minor_2exec__context_8hh_source.html#l00453">mwaitAtomic()</a>.</p>

</div>
</div>
<a id="a70b635cc66251fb12d808305ae35281c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b635cc66251fb12d808305ae35281c">&#9670;&nbsp;</a></span>getWritableVecPredRegOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::VecPredRegContainer&amp; Minor::ExecContext::getWritableVecPredRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Gets destination predicate register operand for modification. </p>

<p>Implements <a class="el" href="classExecContext.html#a18ecb97bbe4238ad0be390ca55eeca24">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00192">192</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="cpu_2static__inst_8hh_source.html#l00216">StaticInst::destRegIdx()</a>, <a class="el" href="simple__thread_8hh_source.html#l00457">SimpleThread::getWritableVecPredReg()</a>, <a class="el" href="reg__class_8hh_source.html#l00161">RegId::isVecPredReg()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>.</p>

</div>
</div>
<a id="a27d4534ffdc55ee2ac68b4a11bf27ff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27d4534ffdc55ee2ac68b4a11bf27ff5">&#9670;&nbsp;</a></span>getWritableVecRegOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::VecRegContainer&amp; Minor::ExecContext::getWritableVecRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Gets destination vector register operand for modification. </p>

<p>Implements <a class="el" href="classExecContext.html#aba6e151ffdc19fbfe9028d8ef90e1d48">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00168">168</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="cpu_2static__inst_8hh_source.html#l00216">StaticInst::destRegIdx()</a>, <a class="el" href="simple__thread_8hh_source.html#l00345">SimpleThread::getWritableVecReg()</a>, <a class="el" href="reg__class_8hh_source.html#l00155">RegId::isVecReg()</a>, and <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>.</p>

</div>
</div>
<a id="a2daeef0e837ab9ee0c860d378aee3c42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2daeef0e837ab9ee0c860d378aee3c42">&#9670;&nbsp;</a></span>initiateMemAMO()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> Minor::ExecContext::initiateMemAMO </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html#ad8e5f5cb7c84498f39d1e96d92e17d17">Request::Flags</a>&#160;</td>
          <td class="paramname"><em>flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#acd8959954ccfa9c2fa52d5f65f90e270">AtomicOpFunctorPtr</a>&#160;</td>
          <td class="paramname"><em>amo_op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>For timing-mode contexts, initiate an atomic AMO (atomic read-modify-write memory operation) </p>

<p>Reimplemented from <a class="el" href="classExecContext.html#ab7d7f249144b3f014f85ba19b79b7857">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00135">135</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="execute_8hh_source.html#l00331">Minor::Execute::getLSQ()</a>, and <a class="el" href="minor_2lsq_8cc_source.html#l01574">Minor::LSQ::pushRequest()</a>.</p>

</div>
</div>
<a id="a2466b6ca443a12720dc2d60ed27f8e80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2466b6ca443a12720dc2d60ed27f8e80">&#9670;&nbsp;</a></span>initiateMemRead()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> Minor::ExecContext::initiateMemRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html#ad8e5f5cb7c84498f39d1e96d92e17d17">Request::Flags</a>&#160;</td>
          <td class="paramname"><em>flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; bool &gt; &amp;&#160;</td>
          <td class="paramname"><em>byteEnable</em> = <code><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;bool&gt;()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Initiate a timing memory read operation. </p>
<p>Must be overridden for exec contexts that support timing memory mode. Not pure virtual since exec contexts that only support atomic memory mode need not override (though in that case this function should never be called). </p>

<p>Reimplemented from <a class="el" href="classExecContext.html#aa49dc74cb47643f6621ff872d47637db">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00114">114</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="execute_8hh_source.html#l00331">Minor::Execute::getLSQ()</a>, and <a class="el" href="minor_2lsq_8cc_source.html#l01574">Minor::LSQ::pushRequest()</a>.</p>

</div>
</div>
<a id="a0f6fc53eca485026dc0a1dee6f9899b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f6fc53eca485026dc0a1dee6f9899b6">&#9670;&nbsp;</a></span>mwait()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Minor::ExecContext::mwait </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="packet_8hh.html#a470982fd720cbb1a92fc936965738abc">PacketPtr</a>&#160;</td>
          <td class="paramname"><em>pkt</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#ab9f62d16ca72c249162ae73acf615c8a">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00450">450</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="minor_2exec__context_8hh_source.html#l00443">getCpuPtr()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00226">BaseCPU::mwait()</a>.</p>

</div>
</div>
<a id="a252a9f9f3660a398665fe2d6a71edd7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a252a9f9f3660a398665fe2d6a71edd7f">&#9670;&nbsp;</a></span>mwaitAtomic()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Minor::ExecContext::mwaitAtomic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classThreadContext.html">ThreadContext</a> *&#160;</td>
          <td class="paramname"><em>tc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a6fdef27f9a39218f746a20e5fdc07b7b">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00453">453</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="simple__thread_8hh_source.html#l00141">SimpleThread::dtb</a>, <a class="el" href="minor_2exec__context_8hh_source.html#l00443">getCpuPtr()</a>, and <a class="el" href="cpu_2base_8cc_source.html#l00249">BaseCPU::mwaitAtomic()</a>.</p>

</div>
</div>
<a id="aaa4dc16f0ebf812a48c6ce0175d6f160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa4dc16f0ebf812a48c6ce0175d6f160">&#9670;&nbsp;</a></span>pcState() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::PCState Minor::ExecContext::pcState </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a90ebbb4c159b256803867ebec289b460">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00344">344</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="simple__thread_8hh_source.html#l00552">SimpleThread::pcState()</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2exec__context_8hh_source.html#l00088">ExecContext()</a>.</p>

</div>
</div>
<a id="a32b3b57b45b4087fd66137d63e1a9745"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32b3b57b45b4087fd66137d63e1a9745">&#9670;&nbsp;</a></span>pcState() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Minor::ExecContext::pcState </td>
          <td>(</td>
          <td class="paramtype">const TheISA::PCState &amp;&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a795e3fff74d2b03464997caabe908a3f">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00350">350</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="simple__thread_8hh_source.html#l00552">SimpleThread::pcState()</a>.</p>

</div>
</div>
<a id="a7d910f68571b5391fc103775a1ff53c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d910f68571b5391fc103775a1ff53c3">&#9670;&nbsp;</a></span>readCCRegOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> Minor::ExecContext::readCCRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a56c91bfbebee37def2085a5263924521">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00416">416</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00179">RegId::index()</a>, <a class="el" href="reg__class_8hh_source.html#l00164">RegId::isCCReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00469">SimpleThread::readCCReg()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00220">StaticInst::srcRegIdx()</a>.</p>

</div>
</div>
<a id="a638a7f61236c48a146bb687f424a9249"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a638a7f61236c48a146bb687f424a9249">&#9670;&nbsp;</a></span>readFloatRegOperandBits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> Minor::ExecContext::readFloatRegOperandBits </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reads a floating point register in its binary format, instead of by value. </p>

<p>Implements <a class="el" href="classExecContext.html#ae6de15055ba886328688b0f138cd1e39">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00152">152</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00179">RegId::index()</a>, <a class="el" href="reg__class_8hh_source.html#l00152">RegId::isFloatReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00323">SimpleThread::readFloatReg()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00220">StaticInst::srcRegIdx()</a>.</p>

</div>
</div>
<a id="a6ab0bd05ef8ae1d69c6527cfde5f74e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ab0bd05ef8ae1d69c6527cfde5f74e6">&#9670;&nbsp;</a></span>readIntRegOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> Minor::ExecContext::readIntRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reads an integer register. </p>

<p>Implements <a class="el" href="classExecContext.html#a61b43ae9b99b57a463c49494a72cd569">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00144">144</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00179">RegId::index()</a>, <a class="el" href="reg__class_8hh_source.html#l00149">RegId::isIntReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00312">SimpleThread::readIntReg()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00220">StaticInst::srcRegIdx()</a>.</p>

</div>
</div>
<a id="aaedb31bc70317b185c9922b51a010d59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaedb31bc70317b185c9922b51a010d59">&#9670;&nbsp;</a></span>readMemAccPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Minor::ExecContext::readMemAccPredicate </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a12f1b520a4c1f764e00bbaa574bc9f26">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00332">332</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="simple__thread_8hh_source.html#l00600">SimpleThread::readMemAccPredicate()</a>.</p>

<p class="reference">Referenced by <a class="el" href="execute_8cc_source.html#l00448">Minor::Execute::executeMemRefInst()</a>, <a class="el" href="execute_8cc_source.html#l00321">Minor::Execute::handleMemResponse()</a>, and <a class="el" href="minor_2exec__context_8hh_source.html#l00107">~ExecContext()</a>.</p>

</div>
</div>
<a id="add0e0cbb668523c8c16a1421e06c7e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add0e0cbb668523c8c16a1421e06c7e39">&#9670;&nbsp;</a></span>readMiscReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> Minor::ExecContext::readMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>misc_reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reads a miscellaneous register, handling any architectural side effects due to reading that register. </p>

<p>Implements <a class="el" href="classExecContext.html#a06cec0e52746dc8f4460142974a56147">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00362">362</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="simple__thread_8hh_source.html#l00574">SimpleThread::readMiscReg()</a>.</p>

</div>
</div>
<a id="a22da3f969df86963d06419cc44278822"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22da3f969df86963d06419cc44278822">&#9670;&nbsp;</a></span>readMiscRegNoEffect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> Minor::ExecContext::readMiscRegNoEffect </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>misc_reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00356">356</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="simple__thread_8hh_source.html#l00568">SimpleThread::readMiscRegNoEffect()</a>.</p>

</div>
</div>
<a id="ad17859f8297e35dd8c505958670b3ce8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad17859f8297e35dd8c505958670b3ce8">&#9670;&nbsp;</a></span>readMiscRegOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> Minor::ExecContext::readMiscRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a98531f7d6f094eecf98ece1fe9ad96d7">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00374">374</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00179">RegId::index()</a>, <a class="el" href="reg__class_8hh_source.html#l00167">RegId::isMiscReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00574">SimpleThread::readMiscReg()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00220">StaticInst::srcRegIdx()</a>.</p>

</div>
</div>
<a id="a3ff17fb08534dbc0248a067bef8c5bcc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ff17fb08534dbc0248a067bef8c5bcc">&#9670;&nbsp;</a></span>readPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">bool Minor::ExecContext::readPredicate </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#af9c47cbf99865660ca5ab09952a6d8c0">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00320">320</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="simple__thread_8hh_source.html#l00564">SimpleThread::readPredicate()</a>.</p>

<p class="reference">Referenced by <a class="el" href="execute_8cc_source.html#l00889">Minor::Execute::commitInst()</a>, <a class="el" href="execute_8cc_source.html#l00448">Minor::Execute::executeMemRefInst()</a>, <a class="el" href="execute_8cc_source.html#l00321">Minor::Execute::handleMemResponse()</a>, and <a class="el" href="minor_2exec__context_8hh_source.html#l00107">~ExecContext()</a>.</p>

</div>
</div>
<a id="aa3091972aa320073b23e2eadecfa2a4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3091972aa320073b23e2eadecfa2a4e">&#9670;&nbsp;</a></span>readStCondFailures()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">unsigned int Minor::ExecContext::readStCondFailures </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns the number of consecutive store conditional failures. </p>

<p>Implements <a class="el" href="classExecContext.html#a3f94111603050caa6a631dac48d06499">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00401">401</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

</div>
</div>
<a id="a94aae73fa1d8e434ec9838ed23aeb713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94aae73fa1d8e434ec9838ed23aeb713">&#9670;&nbsp;</a></span>readVec16BitLaneOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vec__reg_8hh.html#aae8cf60d2a5b02ba97e98c0da6b40cf7">ConstVecLane16</a> Minor::ExecContext::readVec16BitLaneOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reads source vector 16bit operand. </p>

<p>Implements <a class="el" href="classExecContext.html#a6b34bf737e59848839af5a9116a06107">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00247">247</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00155">RegId::isVecReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00379">SimpleThread::readVec16BitLaneReg()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00220">StaticInst::srcRegIdx()</a>.</p>

</div>
</div>
<a id="ac1a09027ffa75b56a05bb1c05b8ad087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1a09027ffa75b56a05bb1c05b8ad087">&#9670;&nbsp;</a></span>readVec32BitLaneOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vec__reg_8hh.html#a02f2f7d0bd7de57b08ca051c8f83996a">ConstVecLane32</a> Minor::ExecContext::readVec32BitLaneOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reads source vector 32bit operand. </p>

<p>Implements <a class="el" href="classExecContext.html#a86b8a87b0f6ea15410cf483d1695f3af">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00257">257</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00155">RegId::isVecReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00386">SimpleThread::readVec32BitLaneReg()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00220">StaticInst::srcRegIdx()</a>.</p>

</div>
</div>
<a id="a8e8431ab1c1d26e3f3a98dae4b7f395c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e8431ab1c1d26e3f3a98dae4b7f395c">&#9670;&nbsp;</a></span>readVec64BitLaneOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vec__reg_8hh.html#a3e732af5e908f15d8e829007f4fd46bb">ConstVecLane64</a> Minor::ExecContext::readVec64BitLaneOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Reads source vector 64bit operand. </p>

<p>Implements <a class="el" href="classExecContext.html#ac76371ec14fa38bbfb5fce7e947919af">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00267">267</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00155">RegId::isVecReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00393">SimpleThread::readVec64BitLaneReg()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00220">StaticInst::srcRegIdx()</a>.</p>

</div>
</div>
<a id="ae87d45eedb51dcbd548d51b4acf27f90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae87d45eedb51dcbd548d51b4acf27f90">&#9670;&nbsp;</a></span>readVec8BitLaneOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="vec__reg_8hh.html#a24dd36301dcae6ae40c4205a8213b2da">ConstVecLane8</a> Minor::ExecContext::readVec8BitLaneOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Register Lane Interfaces. </p>
<p>Reads source vector 8bit operand. </p>

<p>Implements <a class="el" href="classExecContext.html#a76ec395dcbcfdae9d73b1098e36d93ee">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00237">237</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00155">RegId::isVecReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00372">SimpleThread::readVec8BitLaneReg()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00220">StaticInst::srcRegIdx()</a>.</p>

</div>
</div>
<a id="afe940236bbec47d9dae3b75f6c893330"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe940236bbec47d9dae3b75f6c893330">&#9670;&nbsp;</a></span>readVecElemOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">TheISA::VecElem Minor::ExecContext::readVecElemOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Elem Interfaces. </p>
<p>Reads an element of a vector register. </p>

<p>Implements <a class="el" href="classExecContext.html#a7a8c8064110500e57f218591947ce308">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00176">176</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00158">RegId::isVecElem()</a>, <a class="el" href="simple__thread_8hh_source.html#l00435">SimpleThread::readVecElem()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00220">StaticInst::srcRegIdx()</a>.</p>

</div>
</div>
<a id="a2998713117656de19fbe50634df2a0ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2998713117656de19fbe50634df2a0ef">&#9670;&nbsp;</a></span>readVecPredRegOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const TheISA::VecPredRegContainer&amp; Minor::ExecContext::readVecPredRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Predicate registers interface. </p>
<p>Reads source predicate register operand. </p>

<p>Implements <a class="el" href="classExecContext.html#afde486ae0ec9c6b2eaa8ff1c6e5653fc">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00184">184</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00161">RegId::isVecPredReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00446">SimpleThread::readVecPredReg()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00220">StaticInst::srcRegIdx()</a>.</p>

</div>
</div>
<a id="a8f5465eec124ae913831051e5c6039e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f5465eec124ae913831051e5c6039e5">&#9670;&nbsp;</a></span>readVecRegOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const TheISA::VecRegContainer&amp; Minor::ExecContext::readVecRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Vector Register Interfaces. </p>
<p>Reads source vector register operand. </p>

<p>Implements <a class="el" href="classExecContext.html#a7b27e1e8ef6ae4b0485e15dfdfa25e19">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00160">160</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="reg__class_8hh_source.html#l00155">RegId::isVecReg()</a>, <a class="el" href="simple__thread_8hh_source.html#l00334">SimpleThread::readVecReg()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, and <a class="el" href="cpu_2static__inst_8hh_source.html#l00220">StaticInst::srcRegIdx()</a>.</p>

</div>
</div>
<a id="a2b1045775b89682d3f4c834f32c08566"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b1045775b89682d3f4c834f32c08566">&#9670;&nbsp;</a></span>setCCRegOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Minor::ExecContext::setCCRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a4a4e8669f5fe09c1dc759b5391a9ea92">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00424">424</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="cpu_2static__inst_8hh_source.html#l00216">StaticInst::destRegIdx()</a>, <a class="el" href="reg__class_8hh_source.html#l00179">RegId::index()</a>, <a class="el" href="reg__class_8hh_source.html#l00164">RegId::isCCReg()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, <a class="el" href="simple__thread_8hh_source.html#l00539">SimpleThread::setCCReg()</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

</div>
</div>
<a id="ae7be9ec8a9b775b28fc7dbb5e5b24551"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7be9ec8a9b775b28fc7dbb5e5b24551">&#9670;&nbsp;</a></span>setFloatRegOperandBits()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Minor::ExecContext::setFloatRegOperandBits </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sets the bits of a floating point register of single width to a binary value. </p>

<p>Implements <a class="el" href="classExecContext.html#aee097f51f1dc5a14f4be8943314d582a">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00208">208</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="cpu_2static__inst_8hh_source.html#l00216">StaticInst::destRegIdx()</a>, <a class="el" href="reg__class_8hh_source.html#l00179">RegId::index()</a>, <a class="el" href="reg__class_8hh_source.html#l00152">RegId::isFloatReg()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, <a class="el" href="simple__thread_8hh_source.html#l00496">SimpleThread::setFloatReg()</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

</div>
</div>
<a id="a1b146d8248de6b51d2b5895b36de94fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b146d8248de6b51d2b5895b36de94fa">&#9670;&nbsp;</a></span>setIntRegOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Minor::ExecContext::setIntRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sets an integer register to a value. </p>

<p>Implements <a class="el" href="classExecContext.html#a0f6dc9d627c57485dac88413794fb5eb">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00200">200</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="cpu_2static__inst_8hh_source.html#l00216">StaticInst::destRegIdx()</a>, <a class="el" href="reg__class_8hh_source.html#l00179">RegId::index()</a>, <a class="el" href="reg__class_8hh_source.html#l00149">RegId::isIntReg()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, <a class="el" href="simple__thread_8hh_source.html#l00486">SimpleThread::setIntReg()</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

</div>
</div>
<a id="aee76503147ee423a708c9043a96ccfb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee76503147ee423a708c9043a96ccfb3">&#9670;&nbsp;</a></span>setMemAccPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Minor::ExecContext::setMemAccPredicate </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a6add2bc094d7aa7eb052518499d5117b">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00338">338</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="simple__thread_8hh_source.html#l00606">SimpleThread::setMemAccPredicate()</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2lsq_8cc_source.html#l00097">Minor::LSQ::LSQRequest::completeDisabledMemAccess()</a>, and <a class="el" href="minor_2exec__context_8hh_source.html#l00088">ExecContext()</a>.</p>

</div>
</div>
<a id="a578f0e283399bb1e9edc978db64ec307"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a578f0e283399bb1e9edc978db64ec307">&#9670;&nbsp;</a></span>setMiscReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Minor::ExecContext::setMiscReg </td>
          <td>(</td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>misc_reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sets a miscellaneous register, handling any architectural side effects due to writing that register. </p>

<p>Implements <a class="el" href="classExecContext.html#a271a90cc22c46476118f1a4137aaa0ef">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00368">368</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="simple__thread_8hh_source.html#l00586">SimpleThread::setMiscReg()</a>.</p>

</div>
</div>
<a id="a424017d9812b0a873c2efa3356e71412"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a424017d9812b0a873c2efa3356e71412">&#9670;&nbsp;</a></span>setMiscRegOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Minor::ExecContext::setMiscRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a>&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a3204f0d58bcdb0566c8389a4da910003">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00382">382</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="cpu_2static__inst_8hh_source.html#l00216">StaticInst::destRegIdx()</a>, <a class="el" href="reg__class_8hh_source.html#l00179">RegId::index()</a>, <a class="el" href="reg__class_8hh_source.html#l00167">RegId::isMiscReg()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, <a class="el" href="simple__thread_8hh_source.html#l00586">SimpleThread::setMiscReg()</a>, and <a class="el" href="arch_2x86_2regs_2misc_8hh_source.html#l00771">X86ISA::val</a>.</p>

</div>
</div>
<a id="aeffef4d53b54a046565bf0db60b7bb22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeffef4d53b54a046565bf0db60b7bb22">&#9670;&nbsp;</a></span>setPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Minor::ExecContext::setPredicate </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>val</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a6ff266eab1cacafd8f7bae6ba8861209">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00326">326</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="simple__thread_8hh_source.html#l00565">SimpleThread::setPredicate()</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2exec__context_8hh_source.html#l00088">ExecContext()</a>.</p>

</div>
</div>
<a id="aef81fb2b7f0c841443876847f9c5f0b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef81fb2b7f0c841443876847f9c5f0b5">&#9670;&nbsp;</a></span>setStCondFailures()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Minor::ExecContext::setStCondFailures </td>
          <td>(</td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>sc_failures</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sets the number of consecutive store conditional failures. </p>

<p>Implements <a class="el" href="classExecContext.html#a2ecd55ab5efbe830cd2625625b0451fe">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00402">402</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

</div>
</div>
<a id="a8199ea5aafd162e585f3cbd3ef50a737"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8199ea5aafd162e585f3cbd3ef50a737">&#9670;&nbsp;</a></span>setVecElemOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Minor::ExecContext::setVecElemOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const TheISA::VecElem&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Sets a vector register to a value. </p>

<p>Implements <a class="el" href="classExecContext.html#abe6f283408a999d851dca33928278c67">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00311">311</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="cpu_2static__inst_8hh_source.html#l00216">StaticInst::destRegIdx()</a>, <a class="el" href="reg__class_8hh_source.html#l00158">RegId::isVecElem()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, and <a class="el" href="simple__thread_8hh_source.html#l00519">SimpleThread::setVecElem()</a>.</p>

</div>
</div>
<a id="a373fa6c411963bb020b8436ef695ed15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a373fa6c411963bb020b8436ef695ed15">&#9670;&nbsp;</a></span>setVecLaneOperand() <span class="overload">[1/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Minor::ExecContext::setVecLaneOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classLaneData.html">LaneData</a>&lt; <a class="el" href="vec__reg_8hh.html#aa4a1cfdf8bd6c04e6f3e9377c8cbf081aa245c3230debe5c956484ecc6fa93877">LaneSize::Byte</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write a lane of the destination vector operand. </p>

<p>Implements <a class="el" href="classExecContext.html#a2f19cf24036212e5a8815dbfd5f15438">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00285">285</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="minor_2exec__context_8hh_source.html#l00278">setVecLaneOperandT()</a>.</p>

</div>
</div>
<a id="ab16268aed7a3c6111c6d31919a56efd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab16268aed7a3c6111c6d31919a56efd3">&#9670;&nbsp;</a></span>setVecLaneOperand() <span class="overload">[2/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Minor::ExecContext::setVecLaneOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classLaneData.html">LaneData</a>&lt; <a class="el" href="vec__reg_8hh.html#aa4a1cfdf8bd6c04e6f3e9377c8cbf081aab35aa685d5a7a04f74037e7099f67fa">LaneSize::TwoByte</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a58929cae5f09a9653d8ad1649594d18e">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00291">291</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="minor_2exec__context_8hh_source.html#l00278">setVecLaneOperandT()</a>.</p>

</div>
</div>
<a id="ac63e8e20574ea1ef501bff27e9186773"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac63e8e20574ea1ef501bff27e9186773">&#9670;&nbsp;</a></span>setVecLaneOperand() <span class="overload">[3/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Minor::ExecContext::setVecLaneOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classLaneData.html">LaneData</a>&lt; <a class="el" href="vec__reg_8hh.html#aa4a1cfdf8bd6c04e6f3e9377c8cbf081a8ba6f005bea4f032362d3ea77385b075">LaneSize::FourByte</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#a2975eaeb00ed0e56e3f07bdf6fef9dbc">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00297">297</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="minor_2exec__context_8hh_source.html#l00278">setVecLaneOperandT()</a>.</p>

</div>
</div>
<a id="ad45eef47356b6403f4491f41900444f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad45eef47356b6403f4491f41900444f9">&#9670;&nbsp;</a></span>setVecLaneOperand() <span class="overload">[4/4]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual void Minor::ExecContext::setVecLaneOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classLaneData.html">LaneData</a>&lt; <a class="el" href="vec__reg_8hh.html#aa4a1cfdf8bd6c04e6f3e9377c8cbf081ab7b5e794b815ee14d85026cbe7e0a9da">LaneSize::EightByte</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implements <a class="el" href="classExecContext.html#ad0df7a2d5f1af41a2aeea2a52d6bd905">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00303">303</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="minor_2exec__context_8hh_source.html#l00278">setVecLaneOperandT()</a>.</p>

</div>
</div>
<a id="acc6d0be696be0ec7b6c828d149fc5466"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc6d0be696be0ec7b6c828d149fc5466">&#9670;&nbsp;</a></span>setVecLaneOperandT()</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;typename LD &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Minor::ExecContext::setVecLaneOperandT </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const LD &amp;&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write a lane of the destination vector operand. </p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00278">278</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="cpu_2static__inst_8hh_source.html#l00216">StaticInst::destRegIdx()</a>, <a class="el" href="reg__class_8hh_source.html#l00155">RegId::isVecReg()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, and <a class="el" href="simple__thread_8hh_source.html#l00410">SimpleThread::setVecLane()</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2exec__context_8hh_source.html#l00285">setVecLaneOperand()</a>.</p>

</div>
</div>
<a id="a2f5da89ab78fa43296c525753dbd5e49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f5da89ab78fa43296c525753dbd5e49">&#9670;&nbsp;</a></span>setVecPredRegOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Minor::ExecContext::setVecPredRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const TheISA::VecPredRegContainer &amp;&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00225">225</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="cpu_2static__inst_8hh_source.html#l00216">StaticInst::destRegIdx()</a>, <a class="el" href="reg__class_8hh_source.html#l00161">RegId::isVecPredReg()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, and <a class="el" href="simple__thread_8hh_source.html#l00529">SimpleThread::setVecPredReg()</a>.</p>

</div>
</div>
<a id="a6c4e9bb9f374a52af3ce012fa9671d9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c4e9bb9f374a52af3ce012fa9671d9a">&#9670;&nbsp;</a></span>setVecRegOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Minor::ExecContext::setVecRegOperand </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="classStaticInst.html">StaticInst</a> *&#160;</td>
          <td class="paramname"><em>si</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>idx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const TheISA::VecRegContainer &amp;&#160;</td>
          <td class="paramname"><em>val</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00216">216</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="cpu_2static__inst_8hh_source.html#l00216">StaticInst::destRegIdx()</a>, <a class="el" href="reg__class_8hh_source.html#l00155">RegId::isVecReg()</a>, <a class="el" href="arch_2x86_2types_8hh_source.html#l00089">X86ISA::reg</a>, and <a class="el" href="simple__thread_8hh_source.html#l00509">SimpleThread::setVecReg()</a>.</p>

</div>
</div>
<a id="a4ad43e4c0a221605b69827317fd90fe7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ad43e4c0a221605b69827317fd90fe7">&#9670;&nbsp;</a></span>syscall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Minor::ExecContext::syscall </td>
          <td>(</td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>callnum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> *&#160;</td>
          <td class="paramname"><em>fault</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Executes a syscall specified by the callnum. </p>

<p>Implements <a class="el" href="classExecContext.html#a279434687575a8cda6da2ad29d84148f">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00390">390</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="root_8cc_source.html#l00136">FullSystem</a>, <a class="el" href="logging_8hh_source.html#l00167">panic</a>, and <a class="el" href="simple__thread_8hh_source.html#l00624">SimpleThread::syscall()</a>.</p>

</div>
</div>
<a id="af23793d733182171cc75b6b163634132"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af23793d733182171cc75b6b163634132">&#9670;&nbsp;</a></span>tcBase()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classThreadContext.html">ThreadContext</a>* Minor::ExecContext::tcBase </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns a pointer to the <a class="el" href="classThreadContext.html" title="ThreadContext is the external interface to all thread state for anything outside of the CPU...">ThreadContext</a>. </p>

<p>Implements <a class="el" href="classExecContext.html#a9194e960e9d0a5dd31c785aea19023b2">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00398">398</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="simple__thread_8hh_source.html#l00176">SimpleThread::getTC()</a>.</p>

</div>
</div>
<a id="a81cf92aef7ee0c8b2e0ec656e5b65a29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81cf92aef7ee0c8b2e0ec656e5b65a29">&#9670;&nbsp;</a></span>writeMem()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> Minor::ExecContext::writeMem </td>
          <td>(</td>
          <td class="paramtype">uint8_t *&#160;</td>
          <td class="paramname"><em>data</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned int&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a>&#160;</td>
          <td class="paramname"><em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classRequest.html#ad8e5f5cb7c84498f39d1e96d92e17d17">Request::Flags</a>&#160;</td>
          <td class="paramname"><em>flags</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint64_t *&#160;</td>
          <td class="paramname"><em>res</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="classstd_1_1vector.html">std::vector</a>&lt; bool &gt; &amp;&#160;</td>
          <td class="paramname"><em>byteEnable</em> = <code><a class="el" href="classstd_1_1vector.html">std::vector</a>&lt;&#160;bool&#160;&gt;()</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>For atomic-mode contexts, perform an atomic memory write operation. </p>
<p>For timing-mode contexts, initiate a timing memory write operation. </p>

<p>Implements <a class="el" href="classExecContext.html#a15bac81e899719c7bec121f6c26d0742">ExecContext</a>.</p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00124">124</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">References <a class="el" href="execute_8hh_source.html#l00331">Minor::Execute::getLSQ()</a>, and <a class="el" href="minor_2lsq_8cc_source.html#l01574">Minor::LSQ::pushRequest()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a4a15c3801f67669bee14a74c6cfa1b5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a15c3801f67669bee14a74c6cfa1b5a">&#9670;&nbsp;</a></span>cpu</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMinorCPU.html">MinorCPU</a>&amp; Minor::ExecContext::cpu</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00077">77</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

<p class="reference">Referenced by <a class="el" href="minor_2exec__context_8hh_source.html#l00443">getCpuPtr()</a>.</p>

</div>
</div>
<a id="ae88ade5c5eab4f71d71302104f877ab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae88ade5c5eab4f71d71302104f877ab9">&#9670;&nbsp;</a></span>execute</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classMinor_1_1Execute.html">Execute</a>&amp; Minor::ExecContext::execute</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The execute stage so we can peek at its contents. </p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00083">83</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

</div>
</div>
<a id="ae7f437829c1e3db59f163dc45aca9196"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7f437829c1e3db59f163dc45aca9196">&#9670;&nbsp;</a></span>inst</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespaceMinor.html#aebed7be219448bed7ed40b8375cf1b1d">MinorDynInstPtr</a> Minor::ExecContext::inst</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Instruction for the benefit of memory operations and for PC. </p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00086">86</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

</div>
</div>
<a id="ac9197086d9a68b55d344f4280e7ff6f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9197086d9a68b55d344f4280e7ff6f4">&#9670;&nbsp;</a></span>thread</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classSimpleThread.html">SimpleThread</a>&amp; Minor::ExecContext::thread</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="structThreadState.html" title="Struct for holding general thread state that is needed across CPU models. ">ThreadState</a> object, provides all the architectural state. </p>

<p class="definition">Definition at line <a class="el" href="minor_2exec__context_8hh_source.html#l00080">80</a> of file <a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following file:<ul>
<li>cpu/minor/<a class="el" href="minor_2exec__context_8hh_source.html">exec_context.hh</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:26 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
