// Seed: 3306800689
`define pp_19 0
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2,
    output logic id_3,
    input id_4
);
  assign id_2 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output id_18;
  output id_17;
  output id_16;
  input id_15;
  inout id_14;
  inout id_13;
  inout id_12;
  output id_11;
  output id_10;
  output id_9;
  input id_8;
  inout id_7;
  output id_6;
  inout id_5;
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  logic id_19;
  assign id_7  = id_19;
  assign id_16 = id_13;
  assign id_3  = 1;
  logic id_20;
  logic id_21 = 1;
  type_25(
      1, 1, 1, 1'b0, id_17, 1 ? id_14[1] : id_6, 1'b0 * 1 * 1'b0, 1, id_3, 1'h0
  );
  always id_9[1] = id_8;
  assign id_12 = 1;
  logic id_22;
endmodule
`timescale 1ps / 1 ps
