// Seed: 4171613476
module module_0 ();
  assign id_1 = 1'b0;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1,
    output wire id_2,
    input wand id_3,
    output logic id_4,
    input tri id_5,
    output supply1 id_6,
    input wand id_7
    , id_11,
    input supply1 id_8,
    input supply0 id_9
);
  always @(posedge (1), 1 or posedge 1 ^ 1, 1 or posedge id_3 & 1) id_4 <= 1;
  module_0();
  assign id_2 = 1;
  supply1 id_12 = id_7;
  assign id_11 = 1 ? id_5 : id_5 ? id_3 : id_11 ? 1 : 1 == id_5;
endmodule
