<stg><name>correlation_Pipeline_VITIS_LOOP_57_3</name>


<trans_list>

<trans id="1215" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1047" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1048" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1049" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1050" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1051" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1052" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1053" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1056" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1057" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1059" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1060" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1061" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1062" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1063" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1064" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1065" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1066" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1067" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1068" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1069" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1070" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1071" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1072" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1073" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1074" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1075" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1076" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1077" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1078" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1079" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1080" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1081" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1082" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1083" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1084" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1085" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1086" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1087" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1088" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1089" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1090" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1091" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1092" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1093" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1094" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1095" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1096" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1097" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1098" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1099" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1100" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1101" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1102" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1103" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1104" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1105" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1106" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1107" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1108" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1109" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1110" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1111" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1112" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1113" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1114" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1115" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1116" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1117" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1118" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1119" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1120" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1121" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1122" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1123" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1124" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1125" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1126" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1127" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1128" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1129" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1130" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1131" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1132" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1133" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1134" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1135" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1136" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1137" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1138" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1139" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1140" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1141" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1142" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1143" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1144" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1145" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1146" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1147" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1148" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1149" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1150" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1151" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1152" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1153" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1154" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1155" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1156" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1157" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1158" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1159" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1160" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1163" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1170" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1171" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1173" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1174" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1175" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1178" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1181" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1182" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1183" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1184" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1185" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1186" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1187" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1188" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1189" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1190" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1191" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1192" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1193" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1194" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1195" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1196" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1197" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1198" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1199" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1200" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1201" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1202" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1203" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1204" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1205" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1206" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1207" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1208" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1209" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1210" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1211" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1212" from="167" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %jj = alloca i32 1

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %corr, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:4 %ii_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %ii

]]></Node>
<StgValue><ssdm name="ii_read"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:5 %i_1_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %i_1

]]></Node>
<StgValue><ssdm name="i_1_read"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %bitcast_ln61_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %bitcast_ln61

]]></Node>
<StgValue><ssdm name="bitcast_ln61_read"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:7 %indvars_iv17_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %indvars_iv17

]]></Node>
<StgValue><ssdm name="indvars_iv17_read"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:8 %store_ln56 = store i10 0, i10 %jj

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:9 %store_ln57 = store i6 %indvars_iv17_read, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %loop_4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
loop_4:0 %j_2 = load i6 %j

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
loop_4:1 %icmp_ln57 = icmp_eq  i6 %j_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_4:2 %br_ln57 = br i1 %icmp_ln57, void %loop_4.split, void %for.inc104.exitStub

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="6">
<![CDATA[
loop_4.split:1 %zext_ln57 = zext i6 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:9 %data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln57

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:10 %data_load = load i10 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
loop_4.split:14 %zext_ln61_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %i_1_read

]]></Node>
<StgValue><ssdm name="zext_ln61_cast"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="6">
<![CDATA[
loop_4.split:15 %zext_ln61 = zext i6 %zext_ln61_cast

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:16 %data_addr_32 = getelementptr i32 %data, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="data_addr_32"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:17 %data_load_32 = load i10 %data_addr_32

]]></Node>
<StgValue><ssdm name="data_load_32"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
loop_4.split:398 %add_ln57 = add i6 %j_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop_4.split:400 %store_ln57 = store i6 %add_ln57, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="7" op_0_bw="6">
<![CDATA[
loop_4.split:3 %zext_ln57_2 = zext i6 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln57_2"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:10 %data_load = load i10 %data_addr

]]></Node>
<StgValue><ssdm name="data_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:17 %data_load_32 = load i10 %data_addr_32

]]></Node>
<StgValue><ssdm name="data_load_32"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
loop_4.split:19 %add_ln61 = add i7 %zext_ln57_2, i7 32

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="7">
<![CDATA[
loop_4.split:20 %zext_ln61_1 = zext i7 %add_ln61

]]></Node>
<StgValue><ssdm name="zext_ln61_1"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:21 %data_addr_33 = getelementptr i32 %data, i64 0, i64 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="data_addr_33"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:22 %data_load_33 = load i10 %data_addr_33

]]></Node>
<StgValue><ssdm name="data_load_33"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
loop_4.split:26 %zext_ln61_2_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 2, i5 %i_1_read

]]></Node>
<StgValue><ssdm name="zext_ln61_2_cast"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="7">
<![CDATA[
loop_4.split:27 %zext_ln61_2 = zext i7 %zext_ln61_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_2"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:28 %data_addr_34 = getelementptr i32 %data, i64 0, i64 %zext_ln61_2

]]></Node>
<StgValue><ssdm name="data_addr_34"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:29 %data_load_34 = load i10 %data_addr_34

]]></Node>
<StgValue><ssdm name="data_load_34"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="205" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:11 %bitcast_ln61_1 = bitcast i32 %data_load

]]></Node>
<StgValue><ssdm name="bitcast_ln61_1"/></StgValue>
</operation>

<operation id="206" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:12 %mul5 = fmul i32 %bitcast_ln61_read, i32 %bitcast_ln61_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="207" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:22 %data_load_33 = load i10 %data_addr_33

]]></Node>
<StgValue><ssdm name="data_load_33"/></StgValue>
</operation>

<operation id="208" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:29 %data_load_34 = load i10 %data_addr_34

]]></Node>
<StgValue><ssdm name="data_load_34"/></StgValue>
</operation>

<operation id="209" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
loop_4.split:31 %zext_ln61_3_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln61_3_cast"/></StgValue>
</operation>

<operation id="210" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="7">
<![CDATA[
loop_4.split:32 %zext_ln61_3 = zext i7 %zext_ln61_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_3"/></StgValue>
</operation>

<operation id="211" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:33 %data_addr_35 = getelementptr i32 %data, i64 0, i64 %zext_ln61_3

]]></Node>
<StgValue><ssdm name="data_addr_35"/></StgValue>
</operation>

<operation id="212" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:34 %data_load_35 = load i10 %data_addr_35

]]></Node>
<StgValue><ssdm name="data_load_35"/></StgValue>
</operation>

<operation id="213" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="7" op_0_bw="6">
<![CDATA[
loop_4.split:38 %sext_ln61 = sext i6 %zext_ln61_cast

]]></Node>
<StgValue><ssdm name="sext_ln61"/></StgValue>
</operation>

<operation id="214" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="7">
<![CDATA[
loop_4.split:39 %zext_ln61_4 = zext i7 %sext_ln61

]]></Node>
<StgValue><ssdm name="zext_ln61_4"/></StgValue>
</operation>

<operation id="215" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:40 %data_addr_36 = getelementptr i32 %data, i64 0, i64 %zext_ln61_4

]]></Node>
<StgValue><ssdm name="data_addr_36"/></StgValue>
</operation>

<operation id="216" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:41 %data_load_36 = load i10 %data_addr_36

]]></Node>
<StgValue><ssdm name="data_load_36"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="6">
<![CDATA[
loop_4.split:4 %zext_ln57_3 = zext i6 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln57_3"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:12 %mul5 = fmul i32 %bitcast_ln61_read, i32 %bitcast_ln61_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="219" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:18 %bitcast_ln61_2 = bitcast i32 %data_load_32

]]></Node>
<StgValue><ssdm name="bitcast_ln61_2"/></StgValue>
</operation>

<operation id="220" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:23 %bitcast_ln61_3 = bitcast i32 %data_load_33

]]></Node>
<StgValue><ssdm name="bitcast_ln61_3"/></StgValue>
</operation>

<operation id="221" st_id="4" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:24 %mul88_1 = fmul i32 %bitcast_ln61_2, i32 %bitcast_ln61_3

]]></Node>
<StgValue><ssdm name="mul88_1"/></StgValue>
</operation>

<operation id="222" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:34 %data_load_35 = load i10 %data_addr_35

]]></Node>
<StgValue><ssdm name="data_load_35"/></StgValue>
</operation>

<operation id="223" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:41 %data_load_36 = load i10 %data_addr_36

]]></Node>
<StgValue><ssdm name="data_load_36"/></StgValue>
</operation>

<operation id="224" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
loop_4.split:43 %add_ln61_1 = add i8 %zext_ln57_3, i8 96

]]></Node>
<StgValue><ssdm name="add_ln61_1"/></StgValue>
</operation>

<operation id="225" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="8">
<![CDATA[
loop_4.split:44 %zext_ln61_5 = zext i8 %add_ln61_1

]]></Node>
<StgValue><ssdm name="zext_ln61_5"/></StgValue>
</operation>

<operation id="226" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:45 %data_addr_37 = getelementptr i32 %data, i64 0, i64 %zext_ln61_5

]]></Node>
<StgValue><ssdm name="data_addr_37"/></StgValue>
</operation>

<operation id="227" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:46 %data_load_37 = load i10 %data_addr_37

]]></Node>
<StgValue><ssdm name="data_load_37"/></StgValue>
</operation>

<operation id="228" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
loop_4.split:50 %zext_ln61_6_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 4, i5 %i_1_read

]]></Node>
<StgValue><ssdm name="zext_ln61_6_cast"/></StgValue>
</operation>

<operation id="229" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="8">
<![CDATA[
loop_4.split:51 %zext_ln61_6 = zext i8 %zext_ln61_6_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_6"/></StgValue>
</operation>

<operation id="230" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:52 %data_addr_38 = getelementptr i32 %data, i64 0, i64 %zext_ln61_6

]]></Node>
<StgValue><ssdm name="data_addr_38"/></StgValue>
</operation>

<operation id="231" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:53 %data_load_38 = load i10 %data_addr_38

]]></Node>
<StgValue><ssdm name="data_load_38"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="232" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:12 %mul5 = fmul i32 %bitcast_ln61_read, i32 %bitcast_ln61_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:24 %mul88_1 = fmul i32 %bitcast_ln61_2, i32 %bitcast_ln61_3

]]></Node>
<StgValue><ssdm name="mul88_1"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:30 %bitcast_ln61_4 = bitcast i32 %data_load_34

]]></Node>
<StgValue><ssdm name="bitcast_ln61_4"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:35 %bitcast_ln61_5 = bitcast i32 %data_load_35

]]></Node>
<StgValue><ssdm name="bitcast_ln61_5"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:36 %mul88_2 = fmul i32 %bitcast_ln61_4, i32 %bitcast_ln61_5

]]></Node>
<StgValue><ssdm name="mul88_2"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:46 %data_load_37 = load i10 %data_addr_37

]]></Node>
<StgValue><ssdm name="data_load_37"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:53 %data_load_38 = load i10 %data_addr_38

]]></Node>
<StgValue><ssdm name="data_load_38"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
loop_4.split:55 %zext_ln61_7_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 2, i6 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln61_7_cast"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="8">
<![CDATA[
loop_4.split:56 %zext_ln61_7 = zext i8 %zext_ln61_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_7"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:57 %data_addr_39 = getelementptr i32 %data, i64 0, i64 %zext_ln61_7

]]></Node>
<StgValue><ssdm name="data_addr_39"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:58 %data_load_39 = load i10 %data_addr_39

]]></Node>
<StgValue><ssdm name="data_load_39"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
loop_4.split:62 %zext_ln61_8_cast = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 5, i5 %i_1_read

]]></Node>
<StgValue><ssdm name="zext_ln61_8_cast"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="8">
<![CDATA[
loop_4.split:63 %zext_ln61_8 = zext i8 %zext_ln61_8_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_8"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:64 %data_addr_40 = getelementptr i32 %data, i64 0, i64 %zext_ln61_8

]]></Node>
<StgValue><ssdm name="data_addr_40"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:65 %data_load_40 = load i10 %data_addr_40

]]></Node>
<StgValue><ssdm name="data_load_40"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="247" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:12 %mul5 = fmul i32 %bitcast_ln61_read, i32 %bitcast_ln61_1

]]></Node>
<StgValue><ssdm name="mul5"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:24 %mul88_1 = fmul i32 %bitcast_ln61_2, i32 %bitcast_ln61_3

]]></Node>
<StgValue><ssdm name="mul88_1"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:36 %mul88_2 = fmul i32 %bitcast_ln61_4, i32 %bitcast_ln61_5

]]></Node>
<StgValue><ssdm name="mul88_2"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:42 %bitcast_ln61_6 = bitcast i32 %data_load_36

]]></Node>
<StgValue><ssdm name="bitcast_ln61_6"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:47 %bitcast_ln61_7 = bitcast i32 %data_load_37

]]></Node>
<StgValue><ssdm name="bitcast_ln61_7"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:48 %mul88_3 = fmul i32 %bitcast_ln61_6, i32 %bitcast_ln61_7

]]></Node>
<StgValue><ssdm name="mul88_3"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:58 %data_load_39 = load i10 %data_addr_39

]]></Node>
<StgValue><ssdm name="data_load_39"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:65 %data_load_40 = load i10 %data_addr_40

]]></Node>
<StgValue><ssdm name="data_load_40"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
loop_4.split:67 %add_ln61_2 = add i8 %zext_ln57_3, i8 160

]]></Node>
<StgValue><ssdm name="add_ln61_2"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="8">
<![CDATA[
loop_4.split:68 %zext_ln61_9 = zext i8 %add_ln61_2

]]></Node>
<StgValue><ssdm name="zext_ln61_9"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:69 %data_addr_41 = getelementptr i32 %data, i64 0, i64 %zext_ln61_9

]]></Node>
<StgValue><ssdm name="data_addr_41"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:70 %data_load_41 = load i10 %data_addr_41

]]></Node>
<StgValue><ssdm name="data_load_41"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="7">
<![CDATA[
loop_4.split:74 %sext_ln61_1 = sext i7 %zext_ln61_2_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_1"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="8">
<![CDATA[
loop_4.split:75 %zext_ln61_10 = zext i8 %sext_ln61_1

]]></Node>
<StgValue><ssdm name="zext_ln61_10"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:76 %data_addr_42 = getelementptr i32 %data, i64 0, i64 %zext_ln61_10

]]></Node>
<StgValue><ssdm name="data_addr_42"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:77 %data_load_42 = load i10 %data_addr_42

]]></Node>
<StgValue><ssdm name="data_load_42"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="263" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:13 %c = fadd i32 %mul5, i32 0

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:24 %mul88_1 = fmul i32 %bitcast_ln61_2, i32 %bitcast_ln61_3

]]></Node>
<StgValue><ssdm name="mul88_1"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:36 %mul88_2 = fmul i32 %bitcast_ln61_4, i32 %bitcast_ln61_5

]]></Node>
<StgValue><ssdm name="mul88_2"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:48 %mul88_3 = fmul i32 %bitcast_ln61_6, i32 %bitcast_ln61_7

]]></Node>
<StgValue><ssdm name="mul88_3"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:54 %bitcast_ln61_8 = bitcast i32 %data_load_38

]]></Node>
<StgValue><ssdm name="bitcast_ln61_8"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:59 %bitcast_ln61_9 = bitcast i32 %data_load_39

]]></Node>
<StgValue><ssdm name="bitcast_ln61_9"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:60 %mul88_4 = fmul i32 %bitcast_ln61_8, i32 %bitcast_ln61_9

]]></Node>
<StgValue><ssdm name="mul88_4"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:70 %data_load_41 = load i10 %data_addr_41

]]></Node>
<StgValue><ssdm name="data_load_41"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:77 %data_load_42 = load i10 %data_addr_42

]]></Node>
<StgValue><ssdm name="data_load_42"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="7">
<![CDATA[
loop_4.split:79 %sext_ln61_2 = sext i7 %zext_ln61_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_2"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="8">
<![CDATA[
loop_4.split:80 %zext_ln61_11 = zext i8 %sext_ln61_2

]]></Node>
<StgValue><ssdm name="zext_ln61_11"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:81 %data_addr_43 = getelementptr i32 %data, i64 0, i64 %zext_ln61_11

]]></Node>
<StgValue><ssdm name="data_addr_43"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:82 %data_load_43 = load i10 %data_addr_43

]]></Node>
<StgValue><ssdm name="data_load_43"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="6">
<![CDATA[
loop_4.split:86 %sext_ln61_3 = sext i6 %zext_ln61_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_3"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="8">
<![CDATA[
loop_4.split:87 %zext_ln61_12 = zext i8 %sext_ln61_3

]]></Node>
<StgValue><ssdm name="zext_ln61_12"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:88 %data_addr_44 = getelementptr i32 %data, i64 0, i64 %zext_ln61_12

]]></Node>
<StgValue><ssdm name="data_addr_44"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:89 %data_load_44 = load i10 %data_addr_44

]]></Node>
<StgValue><ssdm name="data_load_44"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="280" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="6">
<![CDATA[
loop_4.split:5 %zext_ln57_4 = zext i6 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln57_4"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:13 %c = fadd i32 %mul5, i32 0

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:36 %mul88_2 = fmul i32 %bitcast_ln61_4, i32 %bitcast_ln61_5

]]></Node>
<StgValue><ssdm name="mul88_2"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:48 %mul88_3 = fmul i32 %bitcast_ln61_6, i32 %bitcast_ln61_7

]]></Node>
<StgValue><ssdm name="mul88_3"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:60 %mul88_4 = fmul i32 %bitcast_ln61_8, i32 %bitcast_ln61_9

]]></Node>
<StgValue><ssdm name="mul88_4"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:66 %bitcast_ln61_10 = bitcast i32 %data_load_40

]]></Node>
<StgValue><ssdm name="bitcast_ln61_10"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:71 %bitcast_ln61_11 = bitcast i32 %data_load_41

]]></Node>
<StgValue><ssdm name="bitcast_ln61_11"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:72 %mul88_5 = fmul i32 %bitcast_ln61_10, i32 %bitcast_ln61_11

]]></Node>
<StgValue><ssdm name="mul88_5"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:82 %data_load_43 = load i10 %data_addr_43

]]></Node>
<StgValue><ssdm name="data_load_43"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:89 %data_load_44 = load i10 %data_addr_44

]]></Node>
<StgValue><ssdm name="data_load_44"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_4.split:91 %add_ln61_3 = add i9 %zext_ln57_4, i9 224

]]></Node>
<StgValue><ssdm name="add_ln61_3"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="9">
<![CDATA[
loop_4.split:92 %zext_ln61_13 = zext i9 %add_ln61_3

]]></Node>
<StgValue><ssdm name="zext_ln61_13"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:93 %data_addr_45 = getelementptr i32 %data, i64 0, i64 %zext_ln61_13

]]></Node>
<StgValue><ssdm name="data_addr_45"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:94 %data_load_45 = load i10 %data_addr_45

]]></Node>
<StgValue><ssdm name="data_load_45"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
loop_4.split:98 %zext_ln61_14_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 8, i5 %i_1_read

]]></Node>
<StgValue><ssdm name="zext_ln61_14_cast"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="9">
<![CDATA[
loop_4.split:99 %zext_ln61_14 = zext i9 %zext_ln61_14_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_14"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:100 %data_addr_46 = getelementptr i32 %data, i64 0, i64 %zext_ln61_14

]]></Node>
<StgValue><ssdm name="data_addr_46"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:101 %data_load_46 = load i10 %data_addr_46

]]></Node>
<StgValue><ssdm name="data_load_46"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="298" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:13 %c = fadd i32 %mul5, i32 0

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="299" st_id="9" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:48 %mul88_3 = fmul i32 %bitcast_ln61_6, i32 %bitcast_ln61_7

]]></Node>
<StgValue><ssdm name="mul88_3"/></StgValue>
</operation>

<operation id="300" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:60 %mul88_4 = fmul i32 %bitcast_ln61_8, i32 %bitcast_ln61_9

]]></Node>
<StgValue><ssdm name="mul88_4"/></StgValue>
</operation>

<operation id="301" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:72 %mul88_5 = fmul i32 %bitcast_ln61_10, i32 %bitcast_ln61_11

]]></Node>
<StgValue><ssdm name="mul88_5"/></StgValue>
</operation>

<operation id="302" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:78 %bitcast_ln61_12 = bitcast i32 %data_load_42

]]></Node>
<StgValue><ssdm name="bitcast_ln61_12"/></StgValue>
</operation>

<operation id="303" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:83 %bitcast_ln61_13 = bitcast i32 %data_load_43

]]></Node>
<StgValue><ssdm name="bitcast_ln61_13"/></StgValue>
</operation>

<operation id="304" st_id="9" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:84 %mul88_6 = fmul i32 %bitcast_ln61_12, i32 %bitcast_ln61_13

]]></Node>
<StgValue><ssdm name="mul88_6"/></StgValue>
</operation>

<operation id="305" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:94 %data_load_45 = load i10 %data_addr_45

]]></Node>
<StgValue><ssdm name="data_load_45"/></StgValue>
</operation>

<operation id="306" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:101 %data_load_46 = load i10 %data_addr_46

]]></Node>
<StgValue><ssdm name="data_load_46"/></StgValue>
</operation>

<operation id="307" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
loop_4.split:103 %zext_ln61_15_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 4, i6 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln61_15_cast"/></StgValue>
</operation>

<operation id="308" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="9">
<![CDATA[
loop_4.split:104 %zext_ln61_15 = zext i9 %zext_ln61_15_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_15"/></StgValue>
</operation>

<operation id="309" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:105 %data_addr_47 = getelementptr i32 %data, i64 0, i64 %zext_ln61_15

]]></Node>
<StgValue><ssdm name="data_addr_47"/></StgValue>
</operation>

<operation id="310" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:106 %data_load_47 = load i10 %data_addr_47

]]></Node>
<StgValue><ssdm name="data_load_47"/></StgValue>
</operation>

<operation id="311" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
loop_4.split:110 %zext_ln61_16_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 9, i5 %i_1_read

]]></Node>
<StgValue><ssdm name="zext_ln61_16_cast"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="9">
<![CDATA[
loop_4.split:111 %zext_ln61_16 = zext i9 %zext_ln61_16_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_16"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:112 %data_addr_48 = getelementptr i32 %data, i64 0, i64 %zext_ln61_16

]]></Node>
<StgValue><ssdm name="data_addr_48"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:113 %data_load_48 = load i10 %data_addr_48

]]></Node>
<StgValue><ssdm name="data_load_48"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="315" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:13 %c = fadd i32 %mul5, i32 0

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="316" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:60 %mul88_4 = fmul i32 %bitcast_ln61_8, i32 %bitcast_ln61_9

]]></Node>
<StgValue><ssdm name="mul88_4"/></StgValue>
</operation>

<operation id="317" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:72 %mul88_5 = fmul i32 %bitcast_ln61_10, i32 %bitcast_ln61_11

]]></Node>
<StgValue><ssdm name="mul88_5"/></StgValue>
</operation>

<operation id="318" st_id="10" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:84 %mul88_6 = fmul i32 %bitcast_ln61_12, i32 %bitcast_ln61_13

]]></Node>
<StgValue><ssdm name="mul88_6"/></StgValue>
</operation>

<operation id="319" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:90 %bitcast_ln61_14 = bitcast i32 %data_load_44

]]></Node>
<StgValue><ssdm name="bitcast_ln61_14"/></StgValue>
</operation>

<operation id="320" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:95 %bitcast_ln61_15 = bitcast i32 %data_load_45

]]></Node>
<StgValue><ssdm name="bitcast_ln61_15"/></StgValue>
</operation>

<operation id="321" st_id="10" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:96 %mul88_7 = fmul i32 %bitcast_ln61_14, i32 %bitcast_ln61_15

]]></Node>
<StgValue><ssdm name="mul88_7"/></StgValue>
</operation>

<operation id="322" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:106 %data_load_47 = load i10 %data_addr_47

]]></Node>
<StgValue><ssdm name="data_load_47"/></StgValue>
</operation>

<operation id="323" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:113 %data_load_48 = load i10 %data_addr_48

]]></Node>
<StgValue><ssdm name="data_load_48"/></StgValue>
</operation>

<operation id="324" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_4.split:115 %add_ln61_4 = add i9 %zext_ln57_4, i9 288

]]></Node>
<StgValue><ssdm name="add_ln61_4"/></StgValue>
</operation>

<operation id="325" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="9">
<![CDATA[
loop_4.split:116 %zext_ln61_17 = zext i9 %add_ln61_4

]]></Node>
<StgValue><ssdm name="zext_ln61_17"/></StgValue>
</operation>

<operation id="326" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:117 %data_addr_49 = getelementptr i32 %data, i64 0, i64 %zext_ln61_17

]]></Node>
<StgValue><ssdm name="data_addr_49"/></StgValue>
</operation>

<operation id="327" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:118 %data_load_49 = load i10 %data_addr_49

]]></Node>
<StgValue><ssdm name="data_load_49"/></StgValue>
</operation>

<operation id="328" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
loop_4.split:122 %zext_ln61_18_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 10, i5 %i_1_read

]]></Node>
<StgValue><ssdm name="zext_ln61_18_cast"/></StgValue>
</operation>

<operation id="329" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="9">
<![CDATA[
loop_4.split:123 %zext_ln61_18 = zext i9 %zext_ln61_18_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_18"/></StgValue>
</operation>

<operation id="330" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:124 %data_addr_50 = getelementptr i32 %data, i64 0, i64 %zext_ln61_18

]]></Node>
<StgValue><ssdm name="data_addr_50"/></StgValue>
</operation>

<operation id="331" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:125 %data_load_50 = load i10 %data_addr_50

]]></Node>
<StgValue><ssdm name="data_load_50"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="332" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:13 %c = fadd i32 %mul5, i32 0

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="333" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:72 %mul88_5 = fmul i32 %bitcast_ln61_10, i32 %bitcast_ln61_11

]]></Node>
<StgValue><ssdm name="mul88_5"/></StgValue>
</operation>

<operation id="334" st_id="11" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:84 %mul88_6 = fmul i32 %bitcast_ln61_12, i32 %bitcast_ln61_13

]]></Node>
<StgValue><ssdm name="mul88_6"/></StgValue>
</operation>

<operation id="335" st_id="11" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:96 %mul88_7 = fmul i32 %bitcast_ln61_14, i32 %bitcast_ln61_15

]]></Node>
<StgValue><ssdm name="mul88_7"/></StgValue>
</operation>

<operation id="336" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:102 %bitcast_ln61_16 = bitcast i32 %data_load_46

]]></Node>
<StgValue><ssdm name="bitcast_ln61_16"/></StgValue>
</operation>

<operation id="337" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:107 %bitcast_ln61_17 = bitcast i32 %data_load_47

]]></Node>
<StgValue><ssdm name="bitcast_ln61_17"/></StgValue>
</operation>

<operation id="338" st_id="11" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:108 %mul88_8 = fmul i32 %bitcast_ln61_16, i32 %bitcast_ln61_17

]]></Node>
<StgValue><ssdm name="mul88_8"/></StgValue>
</operation>

<operation id="339" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:118 %data_load_49 = load i10 %data_addr_49

]]></Node>
<StgValue><ssdm name="data_load_49"/></StgValue>
</operation>

<operation id="340" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:125 %data_load_50 = load i10 %data_addr_50

]]></Node>
<StgValue><ssdm name="data_load_50"/></StgValue>
</operation>

<operation id="341" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
loop_4.split:127 %zext_ln61_19_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 5, i6 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln61_19_cast"/></StgValue>
</operation>

<operation id="342" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="9">
<![CDATA[
loop_4.split:128 %zext_ln61_19 = zext i9 %zext_ln61_19_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_19"/></StgValue>
</operation>

<operation id="343" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:129 %data_addr_51 = getelementptr i32 %data, i64 0, i64 %zext_ln61_19

]]></Node>
<StgValue><ssdm name="data_addr_51"/></StgValue>
</operation>

<operation id="344" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:130 %data_load_51 = load i10 %data_addr_51

]]></Node>
<StgValue><ssdm name="data_load_51"/></StgValue>
</operation>

<operation id="345" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
loop_4.split:134 %zext_ln61_20_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 11, i5 %i_1_read

]]></Node>
<StgValue><ssdm name="zext_ln61_20_cast"/></StgValue>
</operation>

<operation id="346" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="9">
<![CDATA[
loop_4.split:135 %zext_ln61_20 = zext i9 %zext_ln61_20_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_20"/></StgValue>
</operation>

<operation id="347" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:136 %data_addr_52 = getelementptr i32 %data, i64 0, i64 %zext_ln61_20

]]></Node>
<StgValue><ssdm name="data_addr_52"/></StgValue>
</operation>

<operation id="348" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:137 %data_load_52 = load i10 %data_addr_52

]]></Node>
<StgValue><ssdm name="data_load_52"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="349" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:25 %c_1 = fadd i32 %c, i32 %mul88_1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="350" st_id="12" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:84 %mul88_6 = fmul i32 %bitcast_ln61_12, i32 %bitcast_ln61_13

]]></Node>
<StgValue><ssdm name="mul88_6"/></StgValue>
</operation>

<operation id="351" st_id="12" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:96 %mul88_7 = fmul i32 %bitcast_ln61_14, i32 %bitcast_ln61_15

]]></Node>
<StgValue><ssdm name="mul88_7"/></StgValue>
</operation>

<operation id="352" st_id="12" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:108 %mul88_8 = fmul i32 %bitcast_ln61_16, i32 %bitcast_ln61_17

]]></Node>
<StgValue><ssdm name="mul88_8"/></StgValue>
</operation>

<operation id="353" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:114 %bitcast_ln61_18 = bitcast i32 %data_load_48

]]></Node>
<StgValue><ssdm name="bitcast_ln61_18"/></StgValue>
</operation>

<operation id="354" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:119 %bitcast_ln61_19 = bitcast i32 %data_load_49

]]></Node>
<StgValue><ssdm name="bitcast_ln61_19"/></StgValue>
</operation>

<operation id="355" st_id="12" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:120 %mul88_9 = fmul i32 %bitcast_ln61_18, i32 %bitcast_ln61_19

]]></Node>
<StgValue><ssdm name="mul88_9"/></StgValue>
</operation>

<operation id="356" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:130 %data_load_51 = load i10 %data_addr_51

]]></Node>
<StgValue><ssdm name="data_load_51"/></StgValue>
</operation>

<operation id="357" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:137 %data_load_52 = load i10 %data_addr_52

]]></Node>
<StgValue><ssdm name="data_load_52"/></StgValue>
</operation>

<operation id="358" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
loop_4.split:139 %add_ln61_5 = add i9 %zext_ln57_4, i9 352

]]></Node>
<StgValue><ssdm name="add_ln61_5"/></StgValue>
</operation>

<operation id="359" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="9">
<![CDATA[
loop_4.split:140 %zext_ln61_21 = zext i9 %add_ln61_5

]]></Node>
<StgValue><ssdm name="zext_ln61_21"/></StgValue>
</operation>

<operation id="360" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:141 %data_addr_53 = getelementptr i32 %data, i64 0, i64 %zext_ln61_21

]]></Node>
<StgValue><ssdm name="data_addr_53"/></StgValue>
</operation>

<operation id="361" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:142 %data_load_53 = load i10 %data_addr_53

]]></Node>
<StgValue><ssdm name="data_load_53"/></StgValue>
</operation>

<operation id="362" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="8">
<![CDATA[
loop_4.split:146 %sext_ln61_4 = sext i8 %zext_ln61_6_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_4"/></StgValue>
</operation>

<operation id="363" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="9">
<![CDATA[
loop_4.split:147 %zext_ln61_22 = zext i9 %sext_ln61_4

]]></Node>
<StgValue><ssdm name="zext_ln61_22"/></StgValue>
</operation>

<operation id="364" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:148 %data_addr_54 = getelementptr i32 %data, i64 0, i64 %zext_ln61_22

]]></Node>
<StgValue><ssdm name="data_addr_54"/></StgValue>
</operation>

<operation id="365" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:149 %data_load_54 = load i10 %data_addr_54

]]></Node>
<StgValue><ssdm name="data_load_54"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="366" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:25 %c_1 = fadd i32 %c, i32 %mul88_1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="367" st_id="13" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:96 %mul88_7 = fmul i32 %bitcast_ln61_14, i32 %bitcast_ln61_15

]]></Node>
<StgValue><ssdm name="mul88_7"/></StgValue>
</operation>

<operation id="368" st_id="13" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:108 %mul88_8 = fmul i32 %bitcast_ln61_16, i32 %bitcast_ln61_17

]]></Node>
<StgValue><ssdm name="mul88_8"/></StgValue>
</operation>

<operation id="369" st_id="13" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:120 %mul88_9 = fmul i32 %bitcast_ln61_18, i32 %bitcast_ln61_19

]]></Node>
<StgValue><ssdm name="mul88_9"/></StgValue>
</operation>

<operation id="370" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:126 %bitcast_ln61_20 = bitcast i32 %data_load_50

]]></Node>
<StgValue><ssdm name="bitcast_ln61_20"/></StgValue>
</operation>

<operation id="371" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:131 %bitcast_ln61_21 = bitcast i32 %data_load_51

]]></Node>
<StgValue><ssdm name="bitcast_ln61_21"/></StgValue>
</operation>

<operation id="372" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:132 %mul88_s = fmul i32 %bitcast_ln61_20, i32 %bitcast_ln61_21

]]></Node>
<StgValue><ssdm name="mul88_s"/></StgValue>
</operation>

<operation id="373" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:142 %data_load_53 = load i10 %data_addr_53

]]></Node>
<StgValue><ssdm name="data_load_53"/></StgValue>
</operation>

<operation id="374" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:149 %data_load_54 = load i10 %data_addr_54

]]></Node>
<StgValue><ssdm name="data_load_54"/></StgValue>
</operation>

<operation id="375" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="8">
<![CDATA[
loop_4.split:151 %sext_ln61_5 = sext i8 %zext_ln61_7_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_5"/></StgValue>
</operation>

<operation id="376" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="9">
<![CDATA[
loop_4.split:152 %zext_ln61_23 = zext i9 %sext_ln61_5

]]></Node>
<StgValue><ssdm name="zext_ln61_23"/></StgValue>
</operation>

<operation id="377" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:153 %data_addr_55 = getelementptr i32 %data, i64 0, i64 %zext_ln61_23

]]></Node>
<StgValue><ssdm name="data_addr_55"/></StgValue>
</operation>

<operation id="378" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:154 %data_load_55 = load i10 %data_addr_55

]]></Node>
<StgValue><ssdm name="data_load_55"/></StgValue>
</operation>

<operation id="379" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="8">
<![CDATA[
loop_4.split:158 %sext_ln61_6 = sext i8 %zext_ln61_8_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_6"/></StgValue>
</operation>

<operation id="380" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="9">
<![CDATA[
loop_4.split:159 %zext_ln61_24 = zext i9 %sext_ln61_6

]]></Node>
<StgValue><ssdm name="zext_ln61_24"/></StgValue>
</operation>

<operation id="381" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:160 %data_addr_56 = getelementptr i32 %data, i64 0, i64 %zext_ln61_24

]]></Node>
<StgValue><ssdm name="data_addr_56"/></StgValue>
</operation>

<operation id="382" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:161 %data_load_56 = load i10 %data_addr_56

]]></Node>
<StgValue><ssdm name="data_load_56"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="383" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:25 %c_1 = fadd i32 %c, i32 %mul88_1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:108 %mul88_8 = fmul i32 %bitcast_ln61_16, i32 %bitcast_ln61_17

]]></Node>
<StgValue><ssdm name="mul88_8"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:120 %mul88_9 = fmul i32 %bitcast_ln61_18, i32 %bitcast_ln61_19

]]></Node>
<StgValue><ssdm name="mul88_9"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:132 %mul88_s = fmul i32 %bitcast_ln61_20, i32 %bitcast_ln61_21

]]></Node>
<StgValue><ssdm name="mul88_s"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:138 %bitcast_ln61_22 = bitcast i32 %data_load_52

]]></Node>
<StgValue><ssdm name="bitcast_ln61_22"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:143 %bitcast_ln61_23 = bitcast i32 %data_load_53

]]></Node>
<StgValue><ssdm name="bitcast_ln61_23"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:144 %mul88_10 = fmul i32 %bitcast_ln61_22, i32 %bitcast_ln61_23

]]></Node>
<StgValue><ssdm name="mul88_10"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:154 %data_load_55 = load i10 %data_addr_55

]]></Node>
<StgValue><ssdm name="data_load_55"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:161 %data_load_56 = load i10 %data_addr_56

]]></Node>
<StgValue><ssdm name="data_load_56"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="8">
<![CDATA[
loop_4.split:163 %sext_ln61_7 = sext i8 %add_ln61_2

]]></Node>
<StgValue><ssdm name="sext_ln61_7"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="9">
<![CDATA[
loop_4.split:164 %zext_ln61_25 = zext i9 %sext_ln61_7

]]></Node>
<StgValue><ssdm name="zext_ln61_25"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:165 %data_addr_57 = getelementptr i32 %data, i64 0, i64 %zext_ln61_25

]]></Node>
<StgValue><ssdm name="data_addr_57"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:166 %data_load_57 = load i10 %data_addr_57

]]></Node>
<StgValue><ssdm name="data_load_57"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="9" op_0_bw="7">
<![CDATA[
loop_4.split:170 %sext_ln61_8 = sext i7 %zext_ln61_2_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_8"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="9">
<![CDATA[
loop_4.split:171 %zext_ln61_26 = zext i9 %sext_ln61_8

]]></Node>
<StgValue><ssdm name="zext_ln61_26"/></StgValue>
</operation>

<operation id="398" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:172 %data_addr_58 = getelementptr i32 %data, i64 0, i64 %zext_ln61_26

]]></Node>
<StgValue><ssdm name="data_addr_58"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:173 %data_load_58 = load i10 %data_addr_58

]]></Node>
<StgValue><ssdm name="data_load_58"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="400" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:25 %c_1 = fadd i32 %c, i32 %mul88_1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:120 %mul88_9 = fmul i32 %bitcast_ln61_18, i32 %bitcast_ln61_19

]]></Node>
<StgValue><ssdm name="mul88_9"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:132 %mul88_s = fmul i32 %bitcast_ln61_20, i32 %bitcast_ln61_21

]]></Node>
<StgValue><ssdm name="mul88_s"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:144 %mul88_10 = fmul i32 %bitcast_ln61_22, i32 %bitcast_ln61_23

]]></Node>
<StgValue><ssdm name="mul88_10"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:150 %bitcast_ln61_24 = bitcast i32 %data_load_54

]]></Node>
<StgValue><ssdm name="bitcast_ln61_24"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:155 %bitcast_ln61_25 = bitcast i32 %data_load_55

]]></Node>
<StgValue><ssdm name="bitcast_ln61_25"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:156 %mul88_11 = fmul i32 %bitcast_ln61_24, i32 %bitcast_ln61_25

]]></Node>
<StgValue><ssdm name="mul88_11"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:166 %data_load_57 = load i10 %data_addr_57

]]></Node>
<StgValue><ssdm name="data_load_57"/></StgValue>
</operation>

<operation id="408" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:173 %data_load_58 = load i10 %data_addr_58

]]></Node>
<StgValue><ssdm name="data_load_58"/></StgValue>
</operation>

<operation id="409" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="7">
<![CDATA[
loop_4.split:175 %sext_ln61_9 = sext i7 %zext_ln61_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_9"/></StgValue>
</operation>

<operation id="410" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="9">
<![CDATA[
loop_4.split:176 %zext_ln61_27 = zext i9 %sext_ln61_9

]]></Node>
<StgValue><ssdm name="zext_ln61_27"/></StgValue>
</operation>

<operation id="411" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:177 %data_addr_59 = getelementptr i32 %data, i64 0, i64 %zext_ln61_27

]]></Node>
<StgValue><ssdm name="data_addr_59"/></StgValue>
</operation>

<operation id="412" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:178 %data_load_59 = load i10 %data_addr_59

]]></Node>
<StgValue><ssdm name="data_load_59"/></StgValue>
</operation>

<operation id="413" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="6">
<![CDATA[
loop_4.split:182 %sext_ln61_10 = sext i6 %zext_ln61_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_10"/></StgValue>
</operation>

<operation id="414" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="9">
<![CDATA[
loop_4.split:183 %zext_ln61_28 = zext i9 %sext_ln61_10

]]></Node>
<StgValue><ssdm name="zext_ln61_28"/></StgValue>
</operation>

<operation id="415" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:184 %data_addr_60 = getelementptr i32 %data, i64 0, i64 %zext_ln61_28

]]></Node>
<StgValue><ssdm name="data_addr_60"/></StgValue>
</operation>

<operation id="416" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:185 %data_load_60 = load i10 %data_addr_60

]]></Node>
<StgValue><ssdm name="data_load_60"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="417" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="6">
<![CDATA[
loop_4.split:2 %zext_ln57_1 = zext i6 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="418" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:25 %c_1 = fadd i32 %c, i32 %mul88_1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="419" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:132 %mul88_s = fmul i32 %bitcast_ln61_20, i32 %bitcast_ln61_21

]]></Node>
<StgValue><ssdm name="mul88_s"/></StgValue>
</operation>

<operation id="420" st_id="16" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:144 %mul88_10 = fmul i32 %bitcast_ln61_22, i32 %bitcast_ln61_23

]]></Node>
<StgValue><ssdm name="mul88_10"/></StgValue>
</operation>

<operation id="421" st_id="16" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:156 %mul88_11 = fmul i32 %bitcast_ln61_24, i32 %bitcast_ln61_25

]]></Node>
<StgValue><ssdm name="mul88_11"/></StgValue>
</operation>

<operation id="422" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:162 %bitcast_ln61_26 = bitcast i32 %data_load_56

]]></Node>
<StgValue><ssdm name="bitcast_ln61_26"/></StgValue>
</operation>

<operation id="423" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:167 %bitcast_ln61_27 = bitcast i32 %data_load_57

]]></Node>
<StgValue><ssdm name="bitcast_ln61_27"/></StgValue>
</operation>

<operation id="424" st_id="16" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:168 %mul88_12 = fmul i32 %bitcast_ln61_26, i32 %bitcast_ln61_27

]]></Node>
<StgValue><ssdm name="mul88_12"/></StgValue>
</operation>

<operation id="425" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:178 %data_load_59 = load i10 %data_addr_59

]]></Node>
<StgValue><ssdm name="data_load_59"/></StgValue>
</operation>

<operation id="426" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:185 %data_load_60 = load i10 %data_addr_60

]]></Node>
<StgValue><ssdm name="data_load_60"/></StgValue>
</operation>

<operation id="427" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_4.split:187 %add_ln61_6 = add i10 %zext_ln57_1, i10 480

]]></Node>
<StgValue><ssdm name="add_ln61_6"/></StgValue>
</operation>

<operation id="428" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:188 %zext_ln61_29 = zext i10 %add_ln61_6

]]></Node>
<StgValue><ssdm name="zext_ln61_29"/></StgValue>
</operation>

<operation id="429" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:189 %data_addr_61 = getelementptr i32 %data, i64 0, i64 %zext_ln61_29

]]></Node>
<StgValue><ssdm name="data_addr_61"/></StgValue>
</operation>

<operation id="430" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:190 %data_load_61 = load i10 %data_addr_61

]]></Node>
<StgValue><ssdm name="data_load_61"/></StgValue>
</operation>

<operation id="431" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
loop_4.split:194 %zext_ln61_30_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 16, i5 %i_1_read

]]></Node>
<StgValue><ssdm name="zext_ln61_30_cast"/></StgValue>
</operation>

<operation id="432" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:195 %zext_ln61_30 = zext i10 %zext_ln61_30_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_30"/></StgValue>
</operation>

<operation id="433" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:196 %data_addr_62 = getelementptr i32 %data, i64 0, i64 %zext_ln61_30

]]></Node>
<StgValue><ssdm name="data_addr_62"/></StgValue>
</operation>

<operation id="434" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:197 %data_load_62 = load i10 %data_addr_62

]]></Node>
<StgValue><ssdm name="data_load_62"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="435" st_id="17" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:37 %c_2 = fadd i32 %c_1, i32 %mul88_2

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="436" st_id="17" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:144 %mul88_10 = fmul i32 %bitcast_ln61_22, i32 %bitcast_ln61_23

]]></Node>
<StgValue><ssdm name="mul88_10"/></StgValue>
</operation>

<operation id="437" st_id="17" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:156 %mul88_11 = fmul i32 %bitcast_ln61_24, i32 %bitcast_ln61_25

]]></Node>
<StgValue><ssdm name="mul88_11"/></StgValue>
</operation>

<operation id="438" st_id="17" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:168 %mul88_12 = fmul i32 %bitcast_ln61_26, i32 %bitcast_ln61_27

]]></Node>
<StgValue><ssdm name="mul88_12"/></StgValue>
</operation>

<operation id="439" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:174 %bitcast_ln61_28 = bitcast i32 %data_load_58

]]></Node>
<StgValue><ssdm name="bitcast_ln61_28"/></StgValue>
</operation>

<operation id="440" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:179 %bitcast_ln61_29 = bitcast i32 %data_load_59

]]></Node>
<StgValue><ssdm name="bitcast_ln61_29"/></StgValue>
</operation>

<operation id="441" st_id="17" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:180 %mul88_13 = fmul i32 %bitcast_ln61_28, i32 %bitcast_ln61_29

]]></Node>
<StgValue><ssdm name="mul88_13"/></StgValue>
</operation>

<operation id="442" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:190 %data_load_61 = load i10 %data_addr_61

]]></Node>
<StgValue><ssdm name="data_load_61"/></StgValue>
</operation>

<operation id="443" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:197 %data_load_62 = load i10 %data_addr_62

]]></Node>
<StgValue><ssdm name="data_load_62"/></StgValue>
</operation>

<operation id="444" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
loop_4.split:199 %zext_ln61_31_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 8, i6 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln61_31_cast"/></StgValue>
</operation>

<operation id="445" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:200 %zext_ln61_31 = zext i10 %zext_ln61_31_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_31"/></StgValue>
</operation>

<operation id="446" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:201 %data_addr_63 = getelementptr i32 %data, i64 0, i64 %zext_ln61_31

]]></Node>
<StgValue><ssdm name="data_addr_63"/></StgValue>
</operation>

<operation id="447" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:202 %data_load_63 = load i10 %data_addr_63

]]></Node>
<StgValue><ssdm name="data_load_63"/></StgValue>
</operation>

<operation id="448" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
loop_4.split:206 %zext_ln61_32_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 17, i5 %i_1_read

]]></Node>
<StgValue><ssdm name="zext_ln61_32_cast"/></StgValue>
</operation>

<operation id="449" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:207 %zext_ln61_32 = zext i10 %zext_ln61_32_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_32"/></StgValue>
</operation>

<operation id="450" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:208 %data_addr_64 = getelementptr i32 %data, i64 0, i64 %zext_ln61_32

]]></Node>
<StgValue><ssdm name="data_addr_64"/></StgValue>
</operation>

<operation id="451" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:209 %data_load_64 = load i10 %data_addr_64

]]></Node>
<StgValue><ssdm name="data_load_64"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="452" st_id="18" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:37 %c_2 = fadd i32 %c_1, i32 %mul88_2

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="453" st_id="18" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:156 %mul88_11 = fmul i32 %bitcast_ln61_24, i32 %bitcast_ln61_25

]]></Node>
<StgValue><ssdm name="mul88_11"/></StgValue>
</operation>

<operation id="454" st_id="18" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:168 %mul88_12 = fmul i32 %bitcast_ln61_26, i32 %bitcast_ln61_27

]]></Node>
<StgValue><ssdm name="mul88_12"/></StgValue>
</operation>

<operation id="455" st_id="18" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:180 %mul88_13 = fmul i32 %bitcast_ln61_28, i32 %bitcast_ln61_29

]]></Node>
<StgValue><ssdm name="mul88_13"/></StgValue>
</operation>

<operation id="456" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:186 %bitcast_ln61_30 = bitcast i32 %data_load_60

]]></Node>
<StgValue><ssdm name="bitcast_ln61_30"/></StgValue>
</operation>

<operation id="457" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:191 %bitcast_ln61_31 = bitcast i32 %data_load_61

]]></Node>
<StgValue><ssdm name="bitcast_ln61_31"/></StgValue>
</operation>

<operation id="458" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:192 %mul88_14 = fmul i32 %bitcast_ln61_30, i32 %bitcast_ln61_31

]]></Node>
<StgValue><ssdm name="mul88_14"/></StgValue>
</operation>

<operation id="459" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:202 %data_load_63 = load i10 %data_addr_63

]]></Node>
<StgValue><ssdm name="data_load_63"/></StgValue>
</operation>

<operation id="460" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:209 %data_load_64 = load i10 %data_addr_64

]]></Node>
<StgValue><ssdm name="data_load_64"/></StgValue>
</operation>

<operation id="461" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_4.split:211 %add_ln61_7 = add i10 %zext_ln57_1, i10 544

]]></Node>
<StgValue><ssdm name="add_ln61_7"/></StgValue>
</operation>

<operation id="462" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:212 %zext_ln61_33 = zext i10 %add_ln61_7

]]></Node>
<StgValue><ssdm name="zext_ln61_33"/></StgValue>
</operation>

<operation id="463" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:213 %data_addr_65 = getelementptr i32 %data, i64 0, i64 %zext_ln61_33

]]></Node>
<StgValue><ssdm name="data_addr_65"/></StgValue>
</operation>

<operation id="464" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:214 %data_load_65 = load i10 %data_addr_65

]]></Node>
<StgValue><ssdm name="data_load_65"/></StgValue>
</operation>

<operation id="465" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
loop_4.split:218 %zext_ln61_34_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 18, i5 %i_1_read

]]></Node>
<StgValue><ssdm name="zext_ln61_34_cast"/></StgValue>
</operation>

<operation id="466" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:219 %zext_ln61_34 = zext i10 %zext_ln61_34_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_34"/></StgValue>
</operation>

<operation id="467" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:220 %data_addr_66 = getelementptr i32 %data, i64 0, i64 %zext_ln61_34

]]></Node>
<StgValue><ssdm name="data_addr_66"/></StgValue>
</operation>

<operation id="468" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:221 %data_load_66 = load i10 %data_addr_66

]]></Node>
<StgValue><ssdm name="data_load_66"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="469" st_id="19" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:37 %c_2 = fadd i32 %c_1, i32 %mul88_2

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="470" st_id="19" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:168 %mul88_12 = fmul i32 %bitcast_ln61_26, i32 %bitcast_ln61_27

]]></Node>
<StgValue><ssdm name="mul88_12"/></StgValue>
</operation>

<operation id="471" st_id="19" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:180 %mul88_13 = fmul i32 %bitcast_ln61_28, i32 %bitcast_ln61_29

]]></Node>
<StgValue><ssdm name="mul88_13"/></StgValue>
</operation>

<operation id="472" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:192 %mul88_14 = fmul i32 %bitcast_ln61_30, i32 %bitcast_ln61_31

]]></Node>
<StgValue><ssdm name="mul88_14"/></StgValue>
</operation>

<operation id="473" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:198 %bitcast_ln61_32 = bitcast i32 %data_load_62

]]></Node>
<StgValue><ssdm name="bitcast_ln61_32"/></StgValue>
</operation>

<operation id="474" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:203 %bitcast_ln61_33 = bitcast i32 %data_load_63

]]></Node>
<StgValue><ssdm name="bitcast_ln61_33"/></StgValue>
</operation>

<operation id="475" st_id="19" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:204 %mul88_15 = fmul i32 %bitcast_ln61_32, i32 %bitcast_ln61_33

]]></Node>
<StgValue><ssdm name="mul88_15"/></StgValue>
</operation>

<operation id="476" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:214 %data_load_65 = load i10 %data_addr_65

]]></Node>
<StgValue><ssdm name="data_load_65"/></StgValue>
</operation>

<operation id="477" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:221 %data_load_66 = load i10 %data_addr_66

]]></Node>
<StgValue><ssdm name="data_load_66"/></StgValue>
</operation>

<operation id="478" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
loop_4.split:223 %zext_ln61_35_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 9, i6 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln61_35_cast"/></StgValue>
</operation>

<operation id="479" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:224 %zext_ln61_35 = zext i10 %zext_ln61_35_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_35"/></StgValue>
</operation>

<operation id="480" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:225 %data_addr_67 = getelementptr i32 %data, i64 0, i64 %zext_ln61_35

]]></Node>
<StgValue><ssdm name="data_addr_67"/></StgValue>
</operation>

<operation id="481" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:226 %data_load_67 = load i10 %data_addr_67

]]></Node>
<StgValue><ssdm name="data_load_67"/></StgValue>
</operation>

<operation id="482" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
loop_4.split:230 %zext_ln61_36_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 19, i5 %i_1_read

]]></Node>
<StgValue><ssdm name="zext_ln61_36_cast"/></StgValue>
</operation>

<operation id="483" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:231 %zext_ln61_36 = zext i10 %zext_ln61_36_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_36"/></StgValue>
</operation>

<operation id="484" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:232 %data_addr_68 = getelementptr i32 %data, i64 0, i64 %zext_ln61_36

]]></Node>
<StgValue><ssdm name="data_addr_68"/></StgValue>
</operation>

<operation id="485" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:233 %data_load_68 = load i10 %data_addr_68

]]></Node>
<StgValue><ssdm name="data_load_68"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="486" st_id="20" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:37 %c_2 = fadd i32 %c_1, i32 %mul88_2

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="487" st_id="20" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:180 %mul88_13 = fmul i32 %bitcast_ln61_28, i32 %bitcast_ln61_29

]]></Node>
<StgValue><ssdm name="mul88_13"/></StgValue>
</operation>

<operation id="488" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:192 %mul88_14 = fmul i32 %bitcast_ln61_30, i32 %bitcast_ln61_31

]]></Node>
<StgValue><ssdm name="mul88_14"/></StgValue>
</operation>

<operation id="489" st_id="20" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:204 %mul88_15 = fmul i32 %bitcast_ln61_32, i32 %bitcast_ln61_33

]]></Node>
<StgValue><ssdm name="mul88_15"/></StgValue>
</operation>

<operation id="490" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:210 %bitcast_ln61_34 = bitcast i32 %data_load_64

]]></Node>
<StgValue><ssdm name="bitcast_ln61_34"/></StgValue>
</operation>

<operation id="491" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:215 %bitcast_ln61_35 = bitcast i32 %data_load_65

]]></Node>
<StgValue><ssdm name="bitcast_ln61_35"/></StgValue>
</operation>

<operation id="492" st_id="20" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:216 %mul88_16 = fmul i32 %bitcast_ln61_34, i32 %bitcast_ln61_35

]]></Node>
<StgValue><ssdm name="mul88_16"/></StgValue>
</operation>

<operation id="493" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:226 %data_load_67 = load i10 %data_addr_67

]]></Node>
<StgValue><ssdm name="data_load_67"/></StgValue>
</operation>

<operation id="494" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:233 %data_load_68 = load i10 %data_addr_68

]]></Node>
<StgValue><ssdm name="data_load_68"/></StgValue>
</operation>

<operation id="495" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_4.split:235 %add_ln61_8 = add i10 %zext_ln57_1, i10 608

]]></Node>
<StgValue><ssdm name="add_ln61_8"/></StgValue>
</operation>

<operation id="496" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:236 %zext_ln61_37 = zext i10 %add_ln61_8

]]></Node>
<StgValue><ssdm name="zext_ln61_37"/></StgValue>
</operation>

<operation id="497" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:237 %data_addr_69 = getelementptr i32 %data, i64 0, i64 %zext_ln61_37

]]></Node>
<StgValue><ssdm name="data_addr_69"/></StgValue>
</operation>

<operation id="498" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:238 %data_load_69 = load i10 %data_addr_69

]]></Node>
<StgValue><ssdm name="data_load_69"/></StgValue>
</operation>

<operation id="499" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
loop_4.split:242 %zext_ln61_38_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 20, i5 %i_1_read

]]></Node>
<StgValue><ssdm name="zext_ln61_38_cast"/></StgValue>
</operation>

<operation id="500" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:243 %zext_ln61_38 = zext i10 %zext_ln61_38_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_38"/></StgValue>
</operation>

<operation id="501" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:244 %data_addr_70 = getelementptr i32 %data, i64 0, i64 %zext_ln61_38

]]></Node>
<StgValue><ssdm name="data_addr_70"/></StgValue>
</operation>

<operation id="502" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:245 %data_load_70 = load i10 %data_addr_70

]]></Node>
<StgValue><ssdm name="data_load_70"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="503" st_id="21" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:37 %c_2 = fadd i32 %c_1, i32 %mul88_2

]]></Node>
<StgValue><ssdm name="c_2"/></StgValue>
</operation>

<operation id="504" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:192 %mul88_14 = fmul i32 %bitcast_ln61_30, i32 %bitcast_ln61_31

]]></Node>
<StgValue><ssdm name="mul88_14"/></StgValue>
</operation>

<operation id="505" st_id="21" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:204 %mul88_15 = fmul i32 %bitcast_ln61_32, i32 %bitcast_ln61_33

]]></Node>
<StgValue><ssdm name="mul88_15"/></StgValue>
</operation>

<operation id="506" st_id="21" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:216 %mul88_16 = fmul i32 %bitcast_ln61_34, i32 %bitcast_ln61_35

]]></Node>
<StgValue><ssdm name="mul88_16"/></StgValue>
</operation>

<operation id="507" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:222 %bitcast_ln61_36 = bitcast i32 %data_load_66

]]></Node>
<StgValue><ssdm name="bitcast_ln61_36"/></StgValue>
</operation>

<operation id="508" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:227 %bitcast_ln61_37 = bitcast i32 %data_load_67

]]></Node>
<StgValue><ssdm name="bitcast_ln61_37"/></StgValue>
</operation>

<operation id="509" st_id="21" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:228 %mul88_17 = fmul i32 %bitcast_ln61_36, i32 %bitcast_ln61_37

]]></Node>
<StgValue><ssdm name="mul88_17"/></StgValue>
</operation>

<operation id="510" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:238 %data_load_69 = load i10 %data_addr_69

]]></Node>
<StgValue><ssdm name="data_load_69"/></StgValue>
</operation>

<operation id="511" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:245 %data_load_70 = load i10 %data_addr_70

]]></Node>
<StgValue><ssdm name="data_load_70"/></StgValue>
</operation>

<operation id="512" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
loop_4.split:247 %zext_ln61_39_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 10, i6 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln61_39_cast"/></StgValue>
</operation>

<operation id="513" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:248 %zext_ln61_39 = zext i10 %zext_ln61_39_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_39"/></StgValue>
</operation>

<operation id="514" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:249 %data_addr_71 = getelementptr i32 %data, i64 0, i64 %zext_ln61_39

]]></Node>
<StgValue><ssdm name="data_addr_71"/></StgValue>
</operation>

<operation id="515" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:250 %data_load_71 = load i10 %data_addr_71

]]></Node>
<StgValue><ssdm name="data_load_71"/></StgValue>
</operation>

<operation id="516" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
loop_4.split:254 %zext_ln61_40_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 21, i5 %i_1_read

]]></Node>
<StgValue><ssdm name="zext_ln61_40_cast"/></StgValue>
</operation>

<operation id="517" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:255 %zext_ln61_40 = zext i10 %zext_ln61_40_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_40"/></StgValue>
</operation>

<operation id="518" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:256 %data_addr_72 = getelementptr i32 %data, i64 0, i64 %zext_ln61_40

]]></Node>
<StgValue><ssdm name="data_addr_72"/></StgValue>
</operation>

<operation id="519" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:257 %data_load_72 = load i10 %data_addr_72

]]></Node>
<StgValue><ssdm name="data_load_72"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="520" st_id="22" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:49 %c_3 = fadd i32 %c_2, i32 %mul88_3

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="521" st_id="22" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:204 %mul88_15 = fmul i32 %bitcast_ln61_32, i32 %bitcast_ln61_33

]]></Node>
<StgValue><ssdm name="mul88_15"/></StgValue>
</operation>

<operation id="522" st_id="22" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:216 %mul88_16 = fmul i32 %bitcast_ln61_34, i32 %bitcast_ln61_35

]]></Node>
<StgValue><ssdm name="mul88_16"/></StgValue>
</operation>

<operation id="523" st_id="22" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:228 %mul88_17 = fmul i32 %bitcast_ln61_36, i32 %bitcast_ln61_37

]]></Node>
<StgValue><ssdm name="mul88_17"/></StgValue>
</operation>

<operation id="524" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:234 %bitcast_ln61_38 = bitcast i32 %data_load_68

]]></Node>
<StgValue><ssdm name="bitcast_ln61_38"/></StgValue>
</operation>

<operation id="525" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:239 %bitcast_ln61_39 = bitcast i32 %data_load_69

]]></Node>
<StgValue><ssdm name="bitcast_ln61_39"/></StgValue>
</operation>

<operation id="526" st_id="22" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:240 %mul88_18 = fmul i32 %bitcast_ln61_38, i32 %bitcast_ln61_39

]]></Node>
<StgValue><ssdm name="mul88_18"/></StgValue>
</operation>

<operation id="527" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:250 %data_load_71 = load i10 %data_addr_71

]]></Node>
<StgValue><ssdm name="data_load_71"/></StgValue>
</operation>

<operation id="528" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:257 %data_load_72 = load i10 %data_addr_72

]]></Node>
<StgValue><ssdm name="data_load_72"/></StgValue>
</operation>

<operation id="529" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_4.split:259 %add_ln61_9 = add i10 %zext_ln57_1, i10 672

]]></Node>
<StgValue><ssdm name="add_ln61_9"/></StgValue>
</operation>

<operation id="530" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:260 %zext_ln61_41 = zext i10 %add_ln61_9

]]></Node>
<StgValue><ssdm name="zext_ln61_41"/></StgValue>
</operation>

<operation id="531" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:261 %data_addr_73 = getelementptr i32 %data, i64 0, i64 %zext_ln61_41

]]></Node>
<StgValue><ssdm name="data_addr_73"/></StgValue>
</operation>

<operation id="532" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:262 %data_load_73 = load i10 %data_addr_73

]]></Node>
<StgValue><ssdm name="data_load_73"/></StgValue>
</operation>

<operation id="533" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
loop_4.split:266 %zext_ln61_42_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 22, i5 %i_1_read

]]></Node>
<StgValue><ssdm name="zext_ln61_42_cast"/></StgValue>
</operation>

<operation id="534" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:267 %zext_ln61_42 = zext i10 %zext_ln61_42_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_42"/></StgValue>
</operation>

<operation id="535" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:268 %data_addr_74 = getelementptr i32 %data, i64 0, i64 %zext_ln61_42

]]></Node>
<StgValue><ssdm name="data_addr_74"/></StgValue>
</operation>

<operation id="536" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:269 %data_load_74 = load i10 %data_addr_74

]]></Node>
<StgValue><ssdm name="data_load_74"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="537" st_id="23" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:49 %c_3 = fadd i32 %c_2, i32 %mul88_3

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="538" st_id="23" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:216 %mul88_16 = fmul i32 %bitcast_ln61_34, i32 %bitcast_ln61_35

]]></Node>
<StgValue><ssdm name="mul88_16"/></StgValue>
</operation>

<operation id="539" st_id="23" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:228 %mul88_17 = fmul i32 %bitcast_ln61_36, i32 %bitcast_ln61_37

]]></Node>
<StgValue><ssdm name="mul88_17"/></StgValue>
</operation>

<operation id="540" st_id="23" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:240 %mul88_18 = fmul i32 %bitcast_ln61_38, i32 %bitcast_ln61_39

]]></Node>
<StgValue><ssdm name="mul88_18"/></StgValue>
</operation>

<operation id="541" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:246 %bitcast_ln61_40 = bitcast i32 %data_load_70

]]></Node>
<StgValue><ssdm name="bitcast_ln61_40"/></StgValue>
</operation>

<operation id="542" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:251 %bitcast_ln61_41 = bitcast i32 %data_load_71

]]></Node>
<StgValue><ssdm name="bitcast_ln61_41"/></StgValue>
</operation>

<operation id="543" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:252 %mul88_19 = fmul i32 %bitcast_ln61_40, i32 %bitcast_ln61_41

]]></Node>
<StgValue><ssdm name="mul88_19"/></StgValue>
</operation>

<operation id="544" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:262 %data_load_73 = load i10 %data_addr_73

]]></Node>
<StgValue><ssdm name="data_load_73"/></StgValue>
</operation>

<operation id="545" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:269 %data_load_74 = load i10 %data_addr_74

]]></Node>
<StgValue><ssdm name="data_load_74"/></StgValue>
</operation>

<operation id="546" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
loop_4.split:271 %zext_ln61_43_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 11, i6 %j_2

]]></Node>
<StgValue><ssdm name="zext_ln61_43_cast"/></StgValue>
</operation>

<operation id="547" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:272 %zext_ln61_43 = zext i10 %zext_ln61_43_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_43"/></StgValue>
</operation>

<operation id="548" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:273 %data_addr_75 = getelementptr i32 %data, i64 0, i64 %zext_ln61_43

]]></Node>
<StgValue><ssdm name="data_addr_75"/></StgValue>
</operation>

<operation id="549" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:274 %data_load_75 = load i10 %data_addr_75

]]></Node>
<StgValue><ssdm name="data_load_75"/></StgValue>
</operation>

<operation id="550" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
loop_4.split:278 %zext_ln61_44_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 23, i5 %i_1_read

]]></Node>
<StgValue><ssdm name="zext_ln61_44_cast"/></StgValue>
</operation>

<operation id="551" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:279 %zext_ln61_44 = zext i10 %zext_ln61_44_cast

]]></Node>
<StgValue><ssdm name="zext_ln61_44"/></StgValue>
</operation>

<operation id="552" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:280 %data_addr_76 = getelementptr i32 %data, i64 0, i64 %zext_ln61_44

]]></Node>
<StgValue><ssdm name="data_addr_76"/></StgValue>
</operation>

<operation id="553" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:281 %data_load_76 = load i10 %data_addr_76

]]></Node>
<StgValue><ssdm name="data_load_76"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="554" st_id="24" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:49 %c_3 = fadd i32 %c_2, i32 %mul88_3

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="555" st_id="24" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:228 %mul88_17 = fmul i32 %bitcast_ln61_36, i32 %bitcast_ln61_37

]]></Node>
<StgValue><ssdm name="mul88_17"/></StgValue>
</operation>

<operation id="556" st_id="24" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:240 %mul88_18 = fmul i32 %bitcast_ln61_38, i32 %bitcast_ln61_39

]]></Node>
<StgValue><ssdm name="mul88_18"/></StgValue>
</operation>

<operation id="557" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:252 %mul88_19 = fmul i32 %bitcast_ln61_40, i32 %bitcast_ln61_41

]]></Node>
<StgValue><ssdm name="mul88_19"/></StgValue>
</operation>

<operation id="558" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:258 %bitcast_ln61_42 = bitcast i32 %data_load_72

]]></Node>
<StgValue><ssdm name="bitcast_ln61_42"/></StgValue>
</operation>

<operation id="559" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:263 %bitcast_ln61_43 = bitcast i32 %data_load_73

]]></Node>
<StgValue><ssdm name="bitcast_ln61_43"/></StgValue>
</operation>

<operation id="560" st_id="24" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:264 %mul88_20 = fmul i32 %bitcast_ln61_42, i32 %bitcast_ln61_43

]]></Node>
<StgValue><ssdm name="mul88_20"/></StgValue>
</operation>

<operation id="561" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:274 %data_load_75 = load i10 %data_addr_75

]]></Node>
<StgValue><ssdm name="data_load_75"/></StgValue>
</operation>

<operation id="562" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:281 %data_load_76 = load i10 %data_addr_76

]]></Node>
<StgValue><ssdm name="data_load_76"/></StgValue>
</operation>

<operation id="563" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_4.split:283 %add_ln61_10 = add i10 %zext_ln57_1, i10 736

]]></Node>
<StgValue><ssdm name="add_ln61_10"/></StgValue>
</operation>

<operation id="564" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:284 %zext_ln61_45 = zext i10 %add_ln61_10

]]></Node>
<StgValue><ssdm name="zext_ln61_45"/></StgValue>
</operation>

<operation id="565" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:285 %data_addr_77 = getelementptr i32 %data, i64 0, i64 %zext_ln61_45

]]></Node>
<StgValue><ssdm name="data_addr_77"/></StgValue>
</operation>

<operation id="566" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:286 %data_load_77 = load i10 %data_addr_77

]]></Node>
<StgValue><ssdm name="data_load_77"/></StgValue>
</operation>

<operation id="567" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="9">
<![CDATA[
loop_4.split:290 %sext_ln61_11 = sext i9 %zext_ln61_14_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_11"/></StgValue>
</operation>

<operation id="568" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:291 %zext_ln61_46 = zext i10 %sext_ln61_11

]]></Node>
<StgValue><ssdm name="zext_ln61_46"/></StgValue>
</operation>

<operation id="569" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:292 %data_addr_78 = getelementptr i32 %data, i64 0, i64 %zext_ln61_46

]]></Node>
<StgValue><ssdm name="data_addr_78"/></StgValue>
</operation>

<operation id="570" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:293 %data_load_78 = load i10 %data_addr_78

]]></Node>
<StgValue><ssdm name="data_load_78"/></StgValue>
</operation>

<operation id="571" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_4.split:387 %add_ln62 = add i10 %zext_ln57_1, i10 %ii_read

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="572" st_id="25" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:49 %c_3 = fadd i32 %c_2, i32 %mul88_3

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="573" st_id="25" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:240 %mul88_18 = fmul i32 %bitcast_ln61_38, i32 %bitcast_ln61_39

]]></Node>
<StgValue><ssdm name="mul88_18"/></StgValue>
</operation>

<operation id="574" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:252 %mul88_19 = fmul i32 %bitcast_ln61_40, i32 %bitcast_ln61_41

]]></Node>
<StgValue><ssdm name="mul88_19"/></StgValue>
</operation>

<operation id="575" st_id="25" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:264 %mul88_20 = fmul i32 %bitcast_ln61_42, i32 %bitcast_ln61_43

]]></Node>
<StgValue><ssdm name="mul88_20"/></StgValue>
</operation>

<operation id="576" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:270 %bitcast_ln61_44 = bitcast i32 %data_load_74

]]></Node>
<StgValue><ssdm name="bitcast_ln61_44"/></StgValue>
</operation>

<operation id="577" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:275 %bitcast_ln61_45 = bitcast i32 %data_load_75

]]></Node>
<StgValue><ssdm name="bitcast_ln61_45"/></StgValue>
</operation>

<operation id="578" st_id="25" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:276 %mul88_21 = fmul i32 %bitcast_ln61_44, i32 %bitcast_ln61_45

]]></Node>
<StgValue><ssdm name="mul88_21"/></StgValue>
</operation>

<operation id="579" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:286 %data_load_77 = load i10 %data_addr_77

]]></Node>
<StgValue><ssdm name="data_load_77"/></StgValue>
</operation>

<operation id="580" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:293 %data_load_78 = load i10 %data_addr_78

]]></Node>
<StgValue><ssdm name="data_load_78"/></StgValue>
</operation>

<operation id="581" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="9">
<![CDATA[
loop_4.split:295 %sext_ln61_12 = sext i9 %zext_ln61_15_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_12"/></StgValue>
</operation>

<operation id="582" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:296 %zext_ln61_47 = zext i10 %sext_ln61_12

]]></Node>
<StgValue><ssdm name="zext_ln61_47"/></StgValue>
</operation>

<operation id="583" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:297 %data_addr_79 = getelementptr i32 %data, i64 0, i64 %zext_ln61_47

]]></Node>
<StgValue><ssdm name="data_addr_79"/></StgValue>
</operation>

<operation id="584" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:298 %data_load_79 = load i10 %data_addr_79

]]></Node>
<StgValue><ssdm name="data_load_79"/></StgValue>
</operation>

<operation id="585" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="9">
<![CDATA[
loop_4.split:302 %sext_ln61_13 = sext i9 %zext_ln61_16_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_13"/></StgValue>
</operation>

<operation id="586" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:303 %zext_ln61_48 = zext i10 %sext_ln61_13

]]></Node>
<StgValue><ssdm name="zext_ln61_48"/></StgValue>
</operation>

<operation id="587" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:304 %data_addr_80 = getelementptr i32 %data, i64 0, i64 %zext_ln61_48

]]></Node>
<StgValue><ssdm name="data_addr_80"/></StgValue>
</operation>

<operation id="588" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:305 %data_load_80 = load i10 %data_addr_80

]]></Node>
<StgValue><ssdm name="data_load_80"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="589" st_id="26" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:49 %c_3 = fadd i32 %c_2, i32 %mul88_3

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="590" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:252 %mul88_19 = fmul i32 %bitcast_ln61_40, i32 %bitcast_ln61_41

]]></Node>
<StgValue><ssdm name="mul88_19"/></StgValue>
</operation>

<operation id="591" st_id="26" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:264 %mul88_20 = fmul i32 %bitcast_ln61_42, i32 %bitcast_ln61_43

]]></Node>
<StgValue><ssdm name="mul88_20"/></StgValue>
</operation>

<operation id="592" st_id="26" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:276 %mul88_21 = fmul i32 %bitcast_ln61_44, i32 %bitcast_ln61_45

]]></Node>
<StgValue><ssdm name="mul88_21"/></StgValue>
</operation>

<operation id="593" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:282 %bitcast_ln61_46 = bitcast i32 %data_load_76

]]></Node>
<StgValue><ssdm name="bitcast_ln61_46"/></StgValue>
</operation>

<operation id="594" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:287 %bitcast_ln61_47 = bitcast i32 %data_load_77

]]></Node>
<StgValue><ssdm name="bitcast_ln61_47"/></StgValue>
</operation>

<operation id="595" st_id="26" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:288 %mul88_22 = fmul i32 %bitcast_ln61_46, i32 %bitcast_ln61_47

]]></Node>
<StgValue><ssdm name="mul88_22"/></StgValue>
</operation>

<operation id="596" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:298 %data_load_79 = load i10 %data_addr_79

]]></Node>
<StgValue><ssdm name="data_load_79"/></StgValue>
</operation>

<operation id="597" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:305 %data_load_80 = load i10 %data_addr_80

]]></Node>
<StgValue><ssdm name="data_load_80"/></StgValue>
</operation>

<operation id="598" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="9">
<![CDATA[
loop_4.split:307 %sext_ln61_14 = sext i9 %add_ln61_4

]]></Node>
<StgValue><ssdm name="sext_ln61_14"/></StgValue>
</operation>

<operation id="599" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:308 %zext_ln61_49 = zext i10 %sext_ln61_14

]]></Node>
<StgValue><ssdm name="zext_ln61_49"/></StgValue>
</operation>

<operation id="600" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:309 %data_addr_81 = getelementptr i32 %data, i64 0, i64 %zext_ln61_49

]]></Node>
<StgValue><ssdm name="data_addr_81"/></StgValue>
</operation>

<operation id="601" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:310 %data_load_81 = load i10 %data_addr_81

]]></Node>
<StgValue><ssdm name="data_load_81"/></StgValue>
</operation>

<operation id="602" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="9">
<![CDATA[
loop_4.split:314 %sext_ln61_15 = sext i9 %zext_ln61_18_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_15"/></StgValue>
</operation>

<operation id="603" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:315 %zext_ln61_50 = zext i10 %sext_ln61_15

]]></Node>
<StgValue><ssdm name="zext_ln61_50"/></StgValue>
</operation>

<operation id="604" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:316 %data_addr_82 = getelementptr i32 %data, i64 0, i64 %zext_ln61_50

]]></Node>
<StgValue><ssdm name="data_addr_82"/></StgValue>
</operation>

<operation id="605" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:317 %data_load_82 = load i10 %data_addr_82

]]></Node>
<StgValue><ssdm name="data_load_82"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="606" st_id="27" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:61 %c_4 = fadd i32 %c_3, i32 %mul88_4

]]></Node>
<StgValue><ssdm name="c_4"/></StgValue>
</operation>

<operation id="607" st_id="27" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:264 %mul88_20 = fmul i32 %bitcast_ln61_42, i32 %bitcast_ln61_43

]]></Node>
<StgValue><ssdm name="mul88_20"/></StgValue>
</operation>

<operation id="608" st_id="27" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:276 %mul88_21 = fmul i32 %bitcast_ln61_44, i32 %bitcast_ln61_45

]]></Node>
<StgValue><ssdm name="mul88_21"/></StgValue>
</operation>

<operation id="609" st_id="27" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:288 %mul88_22 = fmul i32 %bitcast_ln61_46, i32 %bitcast_ln61_47

]]></Node>
<StgValue><ssdm name="mul88_22"/></StgValue>
</operation>

<operation id="610" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:294 %bitcast_ln61_48 = bitcast i32 %data_load_78

]]></Node>
<StgValue><ssdm name="bitcast_ln61_48"/></StgValue>
</operation>

<operation id="611" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:299 %bitcast_ln61_49 = bitcast i32 %data_load_79

]]></Node>
<StgValue><ssdm name="bitcast_ln61_49"/></StgValue>
</operation>

<operation id="612" st_id="27" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:300 %mul88_23 = fmul i32 %bitcast_ln61_48, i32 %bitcast_ln61_49

]]></Node>
<StgValue><ssdm name="mul88_23"/></StgValue>
</operation>

<operation id="613" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:310 %data_load_81 = load i10 %data_addr_81

]]></Node>
<StgValue><ssdm name="data_load_81"/></StgValue>
</operation>

<operation id="614" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:317 %data_load_82 = load i10 %data_addr_82

]]></Node>
<StgValue><ssdm name="data_load_82"/></StgValue>
</operation>

<operation id="615" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="10" op_0_bw="9">
<![CDATA[
loop_4.split:319 %sext_ln61_16 = sext i9 %zext_ln61_19_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_16"/></StgValue>
</operation>

<operation id="616" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:320 %zext_ln61_51 = zext i10 %sext_ln61_16

]]></Node>
<StgValue><ssdm name="zext_ln61_51"/></StgValue>
</operation>

<operation id="617" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:321 %data_addr_83 = getelementptr i32 %data, i64 0, i64 %zext_ln61_51

]]></Node>
<StgValue><ssdm name="data_addr_83"/></StgValue>
</operation>

<operation id="618" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:322 %data_load_83 = load i10 %data_addr_83

]]></Node>
<StgValue><ssdm name="data_load_83"/></StgValue>
</operation>

<operation id="619" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="9">
<![CDATA[
loop_4.split:326 %sext_ln61_17 = sext i9 %zext_ln61_20_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_17"/></StgValue>
</operation>

<operation id="620" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:327 %zext_ln61_52 = zext i10 %sext_ln61_17

]]></Node>
<StgValue><ssdm name="zext_ln61_52"/></StgValue>
</operation>

<operation id="621" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:328 %data_addr_84 = getelementptr i32 %data, i64 0, i64 %zext_ln61_52

]]></Node>
<StgValue><ssdm name="data_addr_84"/></StgValue>
</operation>

<operation id="622" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:329 %data_load_84 = load i10 %data_addr_84

]]></Node>
<StgValue><ssdm name="data_load_84"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="623" st_id="28" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:61 %c_4 = fadd i32 %c_3, i32 %mul88_4

]]></Node>
<StgValue><ssdm name="c_4"/></StgValue>
</operation>

<operation id="624" st_id="28" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:276 %mul88_21 = fmul i32 %bitcast_ln61_44, i32 %bitcast_ln61_45

]]></Node>
<StgValue><ssdm name="mul88_21"/></StgValue>
</operation>

<operation id="625" st_id="28" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:288 %mul88_22 = fmul i32 %bitcast_ln61_46, i32 %bitcast_ln61_47

]]></Node>
<StgValue><ssdm name="mul88_22"/></StgValue>
</operation>

<operation id="626" st_id="28" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:300 %mul88_23 = fmul i32 %bitcast_ln61_48, i32 %bitcast_ln61_49

]]></Node>
<StgValue><ssdm name="mul88_23"/></StgValue>
</operation>

<operation id="627" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:306 %bitcast_ln61_50 = bitcast i32 %data_load_80

]]></Node>
<StgValue><ssdm name="bitcast_ln61_50"/></StgValue>
</operation>

<operation id="628" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:311 %bitcast_ln61_51 = bitcast i32 %data_load_81

]]></Node>
<StgValue><ssdm name="bitcast_ln61_51"/></StgValue>
</operation>

<operation id="629" st_id="28" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:312 %mul88_24 = fmul i32 %bitcast_ln61_50, i32 %bitcast_ln61_51

]]></Node>
<StgValue><ssdm name="mul88_24"/></StgValue>
</operation>

<operation id="630" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:322 %data_load_83 = load i10 %data_addr_83

]]></Node>
<StgValue><ssdm name="data_load_83"/></StgValue>
</operation>

<operation id="631" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:329 %data_load_84 = load i10 %data_addr_84

]]></Node>
<StgValue><ssdm name="data_load_84"/></StgValue>
</operation>

<operation id="632" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="10" op_0_bw="9">
<![CDATA[
loop_4.split:331 %sext_ln61_18 = sext i9 %add_ln61_5

]]></Node>
<StgValue><ssdm name="sext_ln61_18"/></StgValue>
</operation>

<operation id="633" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:332 %zext_ln61_53 = zext i10 %sext_ln61_18

]]></Node>
<StgValue><ssdm name="zext_ln61_53"/></StgValue>
</operation>

<operation id="634" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:333 %data_addr_85 = getelementptr i32 %data, i64 0, i64 %zext_ln61_53

]]></Node>
<StgValue><ssdm name="data_addr_85"/></StgValue>
</operation>

<operation id="635" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:334 %data_load_85 = load i10 %data_addr_85

]]></Node>
<StgValue><ssdm name="data_load_85"/></StgValue>
</operation>

<operation id="636" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="8">
<![CDATA[
loop_4.split:338 %sext_ln61_19 = sext i8 %zext_ln61_6_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_19"/></StgValue>
</operation>

<operation id="637" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:339 %zext_ln61_54 = zext i10 %sext_ln61_19

]]></Node>
<StgValue><ssdm name="zext_ln61_54"/></StgValue>
</operation>

<operation id="638" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:340 %data_addr_86 = getelementptr i32 %data, i64 0, i64 %zext_ln61_54

]]></Node>
<StgValue><ssdm name="data_addr_86"/></StgValue>
</operation>

<operation id="639" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:341 %data_load_86 = load i10 %data_addr_86

]]></Node>
<StgValue><ssdm name="data_load_86"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="640" st_id="29" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:61 %c_4 = fadd i32 %c_3, i32 %mul88_4

]]></Node>
<StgValue><ssdm name="c_4"/></StgValue>
</operation>

<operation id="641" st_id="29" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:288 %mul88_22 = fmul i32 %bitcast_ln61_46, i32 %bitcast_ln61_47

]]></Node>
<StgValue><ssdm name="mul88_22"/></StgValue>
</operation>

<operation id="642" st_id="29" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:300 %mul88_23 = fmul i32 %bitcast_ln61_48, i32 %bitcast_ln61_49

]]></Node>
<StgValue><ssdm name="mul88_23"/></StgValue>
</operation>

<operation id="643" st_id="29" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:312 %mul88_24 = fmul i32 %bitcast_ln61_50, i32 %bitcast_ln61_51

]]></Node>
<StgValue><ssdm name="mul88_24"/></StgValue>
</operation>

<operation id="644" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:318 %bitcast_ln61_52 = bitcast i32 %data_load_82

]]></Node>
<StgValue><ssdm name="bitcast_ln61_52"/></StgValue>
</operation>

<operation id="645" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:323 %bitcast_ln61_53 = bitcast i32 %data_load_83

]]></Node>
<StgValue><ssdm name="bitcast_ln61_53"/></StgValue>
</operation>

<operation id="646" st_id="29" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:324 %mul88_25 = fmul i32 %bitcast_ln61_52, i32 %bitcast_ln61_53

]]></Node>
<StgValue><ssdm name="mul88_25"/></StgValue>
</operation>

<operation id="647" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:334 %data_load_85 = load i10 %data_addr_85

]]></Node>
<StgValue><ssdm name="data_load_85"/></StgValue>
</operation>

<operation id="648" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:341 %data_load_86 = load i10 %data_addr_86

]]></Node>
<StgValue><ssdm name="data_load_86"/></StgValue>
</operation>

<operation id="649" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="8">
<![CDATA[
loop_4.split:343 %sext_ln61_20 = sext i8 %zext_ln61_7_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_20"/></StgValue>
</operation>

<operation id="650" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:344 %zext_ln61_55 = zext i10 %sext_ln61_20

]]></Node>
<StgValue><ssdm name="zext_ln61_55"/></StgValue>
</operation>

<operation id="651" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:345 %data_addr_87 = getelementptr i32 %data, i64 0, i64 %zext_ln61_55

]]></Node>
<StgValue><ssdm name="data_addr_87"/></StgValue>
</operation>

<operation id="652" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:346 %data_load_87 = load i10 %data_addr_87

]]></Node>
<StgValue><ssdm name="data_load_87"/></StgValue>
</operation>

<operation id="653" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="10" op_0_bw="8">
<![CDATA[
loop_4.split:350 %sext_ln61_21 = sext i8 %zext_ln61_8_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_21"/></StgValue>
</operation>

<operation id="654" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:351 %zext_ln61_56 = zext i10 %sext_ln61_21

]]></Node>
<StgValue><ssdm name="zext_ln61_56"/></StgValue>
</operation>

<operation id="655" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:352 %data_addr_88 = getelementptr i32 %data, i64 0, i64 %zext_ln61_56

]]></Node>
<StgValue><ssdm name="data_addr_88"/></StgValue>
</operation>

<operation id="656" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:353 %data_load_88 = load i10 %data_addr_88

]]></Node>
<StgValue><ssdm name="data_load_88"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="657" st_id="30" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:61 %c_4 = fadd i32 %c_3, i32 %mul88_4

]]></Node>
<StgValue><ssdm name="c_4"/></StgValue>
</operation>

<operation id="658" st_id="30" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:300 %mul88_23 = fmul i32 %bitcast_ln61_48, i32 %bitcast_ln61_49

]]></Node>
<StgValue><ssdm name="mul88_23"/></StgValue>
</operation>

<operation id="659" st_id="30" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:312 %mul88_24 = fmul i32 %bitcast_ln61_50, i32 %bitcast_ln61_51

]]></Node>
<StgValue><ssdm name="mul88_24"/></StgValue>
</operation>

<operation id="660" st_id="30" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:324 %mul88_25 = fmul i32 %bitcast_ln61_52, i32 %bitcast_ln61_53

]]></Node>
<StgValue><ssdm name="mul88_25"/></StgValue>
</operation>

<operation id="661" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:330 %bitcast_ln61_54 = bitcast i32 %data_load_84

]]></Node>
<StgValue><ssdm name="bitcast_ln61_54"/></StgValue>
</operation>

<operation id="662" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:335 %bitcast_ln61_55 = bitcast i32 %data_load_85

]]></Node>
<StgValue><ssdm name="bitcast_ln61_55"/></StgValue>
</operation>

<operation id="663" st_id="30" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:336 %mul88_26 = fmul i32 %bitcast_ln61_54, i32 %bitcast_ln61_55

]]></Node>
<StgValue><ssdm name="mul88_26"/></StgValue>
</operation>

<operation id="664" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:346 %data_load_87 = load i10 %data_addr_87

]]></Node>
<StgValue><ssdm name="data_load_87"/></StgValue>
</operation>

<operation id="665" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:353 %data_load_88 = load i10 %data_addr_88

]]></Node>
<StgValue><ssdm name="data_load_88"/></StgValue>
</operation>

<operation id="666" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="10" op_0_bw="8">
<![CDATA[
loop_4.split:355 %sext_ln61_22 = sext i8 %add_ln61_2

]]></Node>
<StgValue><ssdm name="sext_ln61_22"/></StgValue>
</operation>

<operation id="667" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:356 %zext_ln61_57 = zext i10 %sext_ln61_22

]]></Node>
<StgValue><ssdm name="zext_ln61_57"/></StgValue>
</operation>

<operation id="668" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:357 %data_addr_89 = getelementptr i32 %data, i64 0, i64 %zext_ln61_57

]]></Node>
<StgValue><ssdm name="data_addr_89"/></StgValue>
</operation>

<operation id="669" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:358 %data_load_89 = load i10 %data_addr_89

]]></Node>
<StgValue><ssdm name="data_load_89"/></StgValue>
</operation>

<operation id="670" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="7">
<![CDATA[
loop_4.split:362 %sext_ln61_23 = sext i7 %zext_ln61_2_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_23"/></StgValue>
</operation>

<operation id="671" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:363 %zext_ln61_58 = zext i10 %sext_ln61_23

]]></Node>
<StgValue><ssdm name="zext_ln61_58"/></StgValue>
</operation>

<operation id="672" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:364 %data_addr_90 = getelementptr i32 %data, i64 0, i64 %zext_ln61_58

]]></Node>
<StgValue><ssdm name="data_addr_90"/></StgValue>
</operation>

<operation id="673" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:365 %data_load_90 = load i10 %data_addr_90

]]></Node>
<StgValue><ssdm name="data_load_90"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="674" st_id="31" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:61 %c_4 = fadd i32 %c_3, i32 %mul88_4

]]></Node>
<StgValue><ssdm name="c_4"/></StgValue>
</operation>

<operation id="675" st_id="31" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:312 %mul88_24 = fmul i32 %bitcast_ln61_50, i32 %bitcast_ln61_51

]]></Node>
<StgValue><ssdm name="mul88_24"/></StgValue>
</operation>

<operation id="676" st_id="31" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:324 %mul88_25 = fmul i32 %bitcast_ln61_52, i32 %bitcast_ln61_53

]]></Node>
<StgValue><ssdm name="mul88_25"/></StgValue>
</operation>

<operation id="677" st_id="31" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:336 %mul88_26 = fmul i32 %bitcast_ln61_54, i32 %bitcast_ln61_55

]]></Node>
<StgValue><ssdm name="mul88_26"/></StgValue>
</operation>

<operation id="678" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:342 %bitcast_ln61_56 = bitcast i32 %data_load_86

]]></Node>
<StgValue><ssdm name="bitcast_ln61_56"/></StgValue>
</operation>

<operation id="679" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:347 %bitcast_ln61_57 = bitcast i32 %data_load_87

]]></Node>
<StgValue><ssdm name="bitcast_ln61_57"/></StgValue>
</operation>

<operation id="680" st_id="31" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:348 %mul88_27 = fmul i32 %bitcast_ln61_56, i32 %bitcast_ln61_57

]]></Node>
<StgValue><ssdm name="mul88_27"/></StgValue>
</operation>

<operation id="681" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:358 %data_load_89 = load i10 %data_addr_89

]]></Node>
<StgValue><ssdm name="data_load_89"/></StgValue>
</operation>

<operation id="682" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:365 %data_load_90 = load i10 %data_addr_90

]]></Node>
<StgValue><ssdm name="data_load_90"/></StgValue>
</operation>

<operation id="683" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="10" op_0_bw="7">
<![CDATA[
loop_4.split:367 %sext_ln61_24 = sext i7 %zext_ln61_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_24"/></StgValue>
</operation>

<operation id="684" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:368 %zext_ln61_59 = zext i10 %sext_ln61_24

]]></Node>
<StgValue><ssdm name="zext_ln61_59"/></StgValue>
</operation>

<operation id="685" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:369 %data_addr_91 = getelementptr i32 %data, i64 0, i64 %zext_ln61_59

]]></Node>
<StgValue><ssdm name="data_addr_91"/></StgValue>
</operation>

<operation id="686" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:370 %data_load_91 = load i10 %data_addr_91

]]></Node>
<StgValue><ssdm name="data_load_91"/></StgValue>
</operation>

<operation id="687" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="6">
<![CDATA[
loop_4.split:374 %sext_ln61_25 = sext i6 %zext_ln61_cast

]]></Node>
<StgValue><ssdm name="sext_ln61_25"/></StgValue>
</operation>

<operation id="688" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:375 %zext_ln61_60 = zext i10 %sext_ln61_25

]]></Node>
<StgValue><ssdm name="zext_ln61_60"/></StgValue>
</operation>

<operation id="689" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:376 %data_addr_92 = getelementptr i32 %data, i64 0, i64 %zext_ln61_60

]]></Node>
<StgValue><ssdm name="data_addr_92"/></StgValue>
</operation>

<operation id="690" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:377 %data_load_92 = load i10 %data_addr_92

]]></Node>
<StgValue><ssdm name="data_load_92"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="691" st_id="32" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:73 %c_5 = fadd i32 %c_4, i32 %mul88_5

]]></Node>
<StgValue><ssdm name="c_5"/></StgValue>
</operation>

<operation id="692" st_id="32" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:324 %mul88_25 = fmul i32 %bitcast_ln61_52, i32 %bitcast_ln61_53

]]></Node>
<StgValue><ssdm name="mul88_25"/></StgValue>
</operation>

<operation id="693" st_id="32" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:336 %mul88_26 = fmul i32 %bitcast_ln61_54, i32 %bitcast_ln61_55

]]></Node>
<StgValue><ssdm name="mul88_26"/></StgValue>
</operation>

<operation id="694" st_id="32" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:348 %mul88_27 = fmul i32 %bitcast_ln61_56, i32 %bitcast_ln61_57

]]></Node>
<StgValue><ssdm name="mul88_27"/></StgValue>
</operation>

<operation id="695" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:354 %bitcast_ln61_58 = bitcast i32 %data_load_88

]]></Node>
<StgValue><ssdm name="bitcast_ln61_58"/></StgValue>
</operation>

<operation id="696" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:359 %bitcast_ln61_59 = bitcast i32 %data_load_89

]]></Node>
<StgValue><ssdm name="bitcast_ln61_59"/></StgValue>
</operation>

<operation id="697" st_id="32" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:360 %mul88_28 = fmul i32 %bitcast_ln61_58, i32 %bitcast_ln61_59

]]></Node>
<StgValue><ssdm name="mul88_28"/></StgValue>
</operation>

<operation id="698" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:370 %data_load_91 = load i10 %data_addr_91

]]></Node>
<StgValue><ssdm name="data_load_91"/></StgValue>
</operation>

<operation id="699" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:377 %data_load_92 = load i10 %data_addr_92

]]></Node>
<StgValue><ssdm name="data_load_92"/></StgValue>
</operation>

<operation id="700" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
loop_4.split:379 %xor_ln61 = xor i6 %j_2, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln61"/></StgValue>
</operation>

<operation id="701" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="10" op_0_bw="6">
<![CDATA[
loop_4.split:380 %sext_ln61_26 = sext i6 %xor_ln61

]]></Node>
<StgValue><ssdm name="sext_ln61_26"/></StgValue>
</operation>

<operation id="702" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:381 %zext_ln61_61 = zext i10 %sext_ln61_26

]]></Node>
<StgValue><ssdm name="zext_ln61_61"/></StgValue>
</operation>

<operation id="703" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:382 %data_addr_93 = getelementptr i32 %data, i64 0, i64 %zext_ln61_61

]]></Node>
<StgValue><ssdm name="data_addr_93"/></StgValue>
</operation>

<operation id="704" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:383 %data_load_93 = load i10 %data_addr_93

]]></Node>
<StgValue><ssdm name="data_load_93"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="705" st_id="33" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:73 %c_5 = fadd i32 %c_4, i32 %mul88_5

]]></Node>
<StgValue><ssdm name="c_5"/></StgValue>
</operation>

<operation id="706" st_id="33" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:336 %mul88_26 = fmul i32 %bitcast_ln61_54, i32 %bitcast_ln61_55

]]></Node>
<StgValue><ssdm name="mul88_26"/></StgValue>
</operation>

<operation id="707" st_id="33" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:348 %mul88_27 = fmul i32 %bitcast_ln61_56, i32 %bitcast_ln61_57

]]></Node>
<StgValue><ssdm name="mul88_27"/></StgValue>
</operation>

<operation id="708" st_id="33" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:360 %mul88_28 = fmul i32 %bitcast_ln61_58, i32 %bitcast_ln61_59

]]></Node>
<StgValue><ssdm name="mul88_28"/></StgValue>
</operation>

<operation id="709" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:366 %bitcast_ln61_60 = bitcast i32 %data_load_90

]]></Node>
<StgValue><ssdm name="bitcast_ln61_60"/></StgValue>
</operation>

<operation id="710" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:371 %bitcast_ln61_61 = bitcast i32 %data_load_91

]]></Node>
<StgValue><ssdm name="bitcast_ln61_61"/></StgValue>
</operation>

<operation id="711" st_id="33" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:372 %mul88_29 = fmul i32 %bitcast_ln61_60, i32 %bitcast_ln61_61

]]></Node>
<StgValue><ssdm name="mul88_29"/></StgValue>
</operation>

<operation id="712" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="10">
<![CDATA[
loop_4.split:383 %data_load_93 = load i10 %data_addr_93

]]></Node>
<StgValue><ssdm name="data_load_93"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="713" st_id="34" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:73 %c_5 = fadd i32 %c_4, i32 %mul88_5

]]></Node>
<StgValue><ssdm name="c_5"/></StgValue>
</operation>

<operation id="714" st_id="34" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:348 %mul88_27 = fmul i32 %bitcast_ln61_56, i32 %bitcast_ln61_57

]]></Node>
<StgValue><ssdm name="mul88_27"/></StgValue>
</operation>

<operation id="715" st_id="34" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:360 %mul88_28 = fmul i32 %bitcast_ln61_58, i32 %bitcast_ln61_59

]]></Node>
<StgValue><ssdm name="mul88_28"/></StgValue>
</operation>

<operation id="716" st_id="34" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:372 %mul88_29 = fmul i32 %bitcast_ln61_60, i32 %bitcast_ln61_61

]]></Node>
<StgValue><ssdm name="mul88_29"/></StgValue>
</operation>

<operation id="717" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:378 %bitcast_ln61_62 = bitcast i32 %data_load_92

]]></Node>
<StgValue><ssdm name="bitcast_ln61_62"/></StgValue>
</operation>

<operation id="718" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:384 %bitcast_ln61_63 = bitcast i32 %data_load_93

]]></Node>
<StgValue><ssdm name="bitcast_ln61_63"/></StgValue>
</operation>

<operation id="719" st_id="34" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:385 %mul88_30 = fmul i32 %bitcast_ln61_62, i32 %bitcast_ln61_63

]]></Node>
<StgValue><ssdm name="mul88_30"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="720" st_id="35" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:73 %c_5 = fadd i32 %c_4, i32 %mul88_5

]]></Node>
<StgValue><ssdm name="c_5"/></StgValue>
</operation>

<operation id="721" st_id="35" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:360 %mul88_28 = fmul i32 %bitcast_ln61_58, i32 %bitcast_ln61_59

]]></Node>
<StgValue><ssdm name="mul88_28"/></StgValue>
</operation>

<operation id="722" st_id="35" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:372 %mul88_29 = fmul i32 %bitcast_ln61_60, i32 %bitcast_ln61_61

]]></Node>
<StgValue><ssdm name="mul88_29"/></StgValue>
</operation>

<operation id="723" st_id="35" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:385 %mul88_30 = fmul i32 %bitcast_ln61_62, i32 %bitcast_ln61_63

]]></Node>
<StgValue><ssdm name="mul88_30"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="724" st_id="36" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:73 %c_5 = fadd i32 %c_4, i32 %mul88_5

]]></Node>
<StgValue><ssdm name="c_5"/></StgValue>
</operation>

<operation id="725" st_id="36" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:372 %mul88_29 = fmul i32 %bitcast_ln61_60, i32 %bitcast_ln61_61

]]></Node>
<StgValue><ssdm name="mul88_29"/></StgValue>
</operation>

<operation id="726" st_id="36" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:385 %mul88_30 = fmul i32 %bitcast_ln61_62, i32 %bitcast_ln61_63

]]></Node>
<StgValue><ssdm name="mul88_30"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="727" st_id="37" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:85 %c_6 = fadd i32 %c_5, i32 %mul88_6

]]></Node>
<StgValue><ssdm name="c_6"/></StgValue>
</operation>

<operation id="728" st_id="37" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:385 %mul88_30 = fmul i32 %bitcast_ln61_62, i32 %bitcast_ln61_63

]]></Node>
<StgValue><ssdm name="mul88_30"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="729" st_id="38" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:85 %c_6 = fadd i32 %c_5, i32 %mul88_6

]]></Node>
<StgValue><ssdm name="c_6"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="730" st_id="39" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:85 %c_6 = fadd i32 %c_5, i32 %mul88_6

]]></Node>
<StgValue><ssdm name="c_6"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="731" st_id="40" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:85 %c_6 = fadd i32 %c_5, i32 %mul88_6

]]></Node>
<StgValue><ssdm name="c_6"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="732" st_id="41" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:85 %c_6 = fadd i32 %c_5, i32 %mul88_6

]]></Node>
<StgValue><ssdm name="c_6"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="733" st_id="42" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:97 %c_7 = fadd i32 %c_6, i32 %mul88_7

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="734" st_id="43" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:97 %c_7 = fadd i32 %c_6, i32 %mul88_7

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="735" st_id="44" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:97 %c_7 = fadd i32 %c_6, i32 %mul88_7

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="736" st_id="45" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:97 %c_7 = fadd i32 %c_6, i32 %mul88_7

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="737" st_id="46" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:97 %c_7 = fadd i32 %c_6, i32 %mul88_7

]]></Node>
<StgValue><ssdm name="c_7"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="738" st_id="47" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:109 %c_8 = fadd i32 %c_7, i32 %mul88_8

]]></Node>
<StgValue><ssdm name="c_8"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="739" st_id="48" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:109 %c_8 = fadd i32 %c_7, i32 %mul88_8

]]></Node>
<StgValue><ssdm name="c_8"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="740" st_id="49" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:109 %c_8 = fadd i32 %c_7, i32 %mul88_8

]]></Node>
<StgValue><ssdm name="c_8"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="741" st_id="50" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:109 %c_8 = fadd i32 %c_7, i32 %mul88_8

]]></Node>
<StgValue><ssdm name="c_8"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="742" st_id="51" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:109 %c_8 = fadd i32 %c_7, i32 %mul88_8

]]></Node>
<StgValue><ssdm name="c_8"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="743" st_id="52" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:121 %c_9 = fadd i32 %c_8, i32 %mul88_9

]]></Node>
<StgValue><ssdm name="c_9"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="744" st_id="53" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:121 %c_9 = fadd i32 %c_8, i32 %mul88_9

]]></Node>
<StgValue><ssdm name="c_9"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="745" st_id="54" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:121 %c_9 = fadd i32 %c_8, i32 %mul88_9

]]></Node>
<StgValue><ssdm name="c_9"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="746" st_id="55" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:121 %c_9 = fadd i32 %c_8, i32 %mul88_9

]]></Node>
<StgValue><ssdm name="c_9"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="747" st_id="56" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:121 %c_9 = fadd i32 %c_8, i32 %mul88_9

]]></Node>
<StgValue><ssdm name="c_9"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="748" st_id="57" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:133 %c_10 = fadd i32 %c_9, i32 %mul88_s

]]></Node>
<StgValue><ssdm name="c_10"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="749" st_id="58" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:133 %c_10 = fadd i32 %c_9, i32 %mul88_s

]]></Node>
<StgValue><ssdm name="c_10"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="750" st_id="59" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:133 %c_10 = fadd i32 %c_9, i32 %mul88_s

]]></Node>
<StgValue><ssdm name="c_10"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="751" st_id="60" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:133 %c_10 = fadd i32 %c_9, i32 %mul88_s

]]></Node>
<StgValue><ssdm name="c_10"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="752" st_id="61" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:133 %c_10 = fadd i32 %c_9, i32 %mul88_s

]]></Node>
<StgValue><ssdm name="c_10"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="753" st_id="62" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:145 %c_11 = fadd i32 %c_10, i32 %mul88_10

]]></Node>
<StgValue><ssdm name="c_11"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="754" st_id="63" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:145 %c_11 = fadd i32 %c_10, i32 %mul88_10

]]></Node>
<StgValue><ssdm name="c_11"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="755" st_id="64" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:145 %c_11 = fadd i32 %c_10, i32 %mul88_10

]]></Node>
<StgValue><ssdm name="c_11"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="756" st_id="65" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:145 %c_11 = fadd i32 %c_10, i32 %mul88_10

]]></Node>
<StgValue><ssdm name="c_11"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="757" st_id="66" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:145 %c_11 = fadd i32 %c_10, i32 %mul88_10

]]></Node>
<StgValue><ssdm name="c_11"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="758" st_id="67" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:157 %c_12 = fadd i32 %c_11, i32 %mul88_11

]]></Node>
<StgValue><ssdm name="c_12"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="759" st_id="68" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:157 %c_12 = fadd i32 %c_11, i32 %mul88_11

]]></Node>
<StgValue><ssdm name="c_12"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="760" st_id="69" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:157 %c_12 = fadd i32 %c_11, i32 %mul88_11

]]></Node>
<StgValue><ssdm name="c_12"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="761" st_id="70" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:157 %c_12 = fadd i32 %c_11, i32 %mul88_11

]]></Node>
<StgValue><ssdm name="c_12"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="762" st_id="71" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:157 %c_12 = fadd i32 %c_11, i32 %mul88_11

]]></Node>
<StgValue><ssdm name="c_12"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="763" st_id="72" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:169 %c_13 = fadd i32 %c_12, i32 %mul88_12

]]></Node>
<StgValue><ssdm name="c_13"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="764" st_id="73" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:169 %c_13 = fadd i32 %c_12, i32 %mul88_12

]]></Node>
<StgValue><ssdm name="c_13"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="765" st_id="74" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:169 %c_13 = fadd i32 %c_12, i32 %mul88_12

]]></Node>
<StgValue><ssdm name="c_13"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="766" st_id="75" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:169 %c_13 = fadd i32 %c_12, i32 %mul88_12

]]></Node>
<StgValue><ssdm name="c_13"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="767" st_id="76" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:169 %c_13 = fadd i32 %c_12, i32 %mul88_12

]]></Node>
<StgValue><ssdm name="c_13"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="768" st_id="77" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:181 %c_14 = fadd i32 %c_13, i32 %mul88_13

]]></Node>
<StgValue><ssdm name="c_14"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="769" st_id="78" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:181 %c_14 = fadd i32 %c_13, i32 %mul88_13

]]></Node>
<StgValue><ssdm name="c_14"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="770" st_id="79" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:181 %c_14 = fadd i32 %c_13, i32 %mul88_13

]]></Node>
<StgValue><ssdm name="c_14"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="771" st_id="80" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:181 %c_14 = fadd i32 %c_13, i32 %mul88_13

]]></Node>
<StgValue><ssdm name="c_14"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="772" st_id="81" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:181 %c_14 = fadd i32 %c_13, i32 %mul88_13

]]></Node>
<StgValue><ssdm name="c_14"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="773" st_id="82" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:193 %c_15 = fadd i32 %c_14, i32 %mul88_14

]]></Node>
<StgValue><ssdm name="c_15"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="774" st_id="83" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:193 %c_15 = fadd i32 %c_14, i32 %mul88_14

]]></Node>
<StgValue><ssdm name="c_15"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="775" st_id="84" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:193 %c_15 = fadd i32 %c_14, i32 %mul88_14

]]></Node>
<StgValue><ssdm name="c_15"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="776" st_id="85" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:193 %c_15 = fadd i32 %c_14, i32 %mul88_14

]]></Node>
<StgValue><ssdm name="c_15"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="777" st_id="86" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:193 %c_15 = fadd i32 %c_14, i32 %mul88_14

]]></Node>
<StgValue><ssdm name="c_15"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="778" st_id="87" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:205 %c_16 = fadd i32 %c_15, i32 %mul88_15

]]></Node>
<StgValue><ssdm name="c_16"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="779" st_id="88" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:205 %c_16 = fadd i32 %c_15, i32 %mul88_15

]]></Node>
<StgValue><ssdm name="c_16"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="780" st_id="89" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:205 %c_16 = fadd i32 %c_15, i32 %mul88_15

]]></Node>
<StgValue><ssdm name="c_16"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="781" st_id="90" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:205 %c_16 = fadd i32 %c_15, i32 %mul88_15

]]></Node>
<StgValue><ssdm name="c_16"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="782" st_id="91" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:205 %c_16 = fadd i32 %c_15, i32 %mul88_15

]]></Node>
<StgValue><ssdm name="c_16"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="783" st_id="92" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:217 %c_17 = fadd i32 %c_16, i32 %mul88_16

]]></Node>
<StgValue><ssdm name="c_17"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="784" st_id="93" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:217 %c_17 = fadd i32 %c_16, i32 %mul88_16

]]></Node>
<StgValue><ssdm name="c_17"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="785" st_id="94" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:217 %c_17 = fadd i32 %c_16, i32 %mul88_16

]]></Node>
<StgValue><ssdm name="c_17"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="786" st_id="95" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:217 %c_17 = fadd i32 %c_16, i32 %mul88_16

]]></Node>
<StgValue><ssdm name="c_17"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="787" st_id="96" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:217 %c_17 = fadd i32 %c_16, i32 %mul88_16

]]></Node>
<StgValue><ssdm name="c_17"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="788" st_id="97" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:229 %c_18 = fadd i32 %c_17, i32 %mul88_17

]]></Node>
<StgValue><ssdm name="c_18"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="789" st_id="98" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:229 %c_18 = fadd i32 %c_17, i32 %mul88_17

]]></Node>
<StgValue><ssdm name="c_18"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="790" st_id="99" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:229 %c_18 = fadd i32 %c_17, i32 %mul88_17

]]></Node>
<StgValue><ssdm name="c_18"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="791" st_id="100" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:229 %c_18 = fadd i32 %c_17, i32 %mul88_17

]]></Node>
<StgValue><ssdm name="c_18"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="792" st_id="101" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:229 %c_18 = fadd i32 %c_17, i32 %mul88_17

]]></Node>
<StgValue><ssdm name="c_18"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="793" st_id="102" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:241 %c_19 = fadd i32 %c_18, i32 %mul88_18

]]></Node>
<StgValue><ssdm name="c_19"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="794" st_id="103" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:241 %c_19 = fadd i32 %c_18, i32 %mul88_18

]]></Node>
<StgValue><ssdm name="c_19"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="795" st_id="104" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:241 %c_19 = fadd i32 %c_18, i32 %mul88_18

]]></Node>
<StgValue><ssdm name="c_19"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="796" st_id="105" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:241 %c_19 = fadd i32 %c_18, i32 %mul88_18

]]></Node>
<StgValue><ssdm name="c_19"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="797" st_id="106" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:241 %c_19 = fadd i32 %c_18, i32 %mul88_18

]]></Node>
<StgValue><ssdm name="c_19"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="798" st_id="107" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:253 %c_20 = fadd i32 %c_19, i32 %mul88_19

]]></Node>
<StgValue><ssdm name="c_20"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="799" st_id="108" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:253 %c_20 = fadd i32 %c_19, i32 %mul88_19

]]></Node>
<StgValue><ssdm name="c_20"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="800" st_id="109" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:253 %c_20 = fadd i32 %c_19, i32 %mul88_19

]]></Node>
<StgValue><ssdm name="c_20"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="801" st_id="110" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:253 %c_20 = fadd i32 %c_19, i32 %mul88_19

]]></Node>
<StgValue><ssdm name="c_20"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="802" st_id="111" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:253 %c_20 = fadd i32 %c_19, i32 %mul88_19

]]></Node>
<StgValue><ssdm name="c_20"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="803" st_id="112" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:265 %c_21 = fadd i32 %c_20, i32 %mul88_20

]]></Node>
<StgValue><ssdm name="c_21"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="804" st_id="113" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:265 %c_21 = fadd i32 %c_20, i32 %mul88_20

]]></Node>
<StgValue><ssdm name="c_21"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="805" st_id="114" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:265 %c_21 = fadd i32 %c_20, i32 %mul88_20

]]></Node>
<StgValue><ssdm name="c_21"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="806" st_id="115" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:265 %c_21 = fadd i32 %c_20, i32 %mul88_20

]]></Node>
<StgValue><ssdm name="c_21"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="807" st_id="116" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:265 %c_21 = fadd i32 %c_20, i32 %mul88_20

]]></Node>
<StgValue><ssdm name="c_21"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="808" st_id="117" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:277 %c_22 = fadd i32 %c_21, i32 %mul88_21

]]></Node>
<StgValue><ssdm name="c_22"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="809" st_id="118" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:277 %c_22 = fadd i32 %c_21, i32 %mul88_21

]]></Node>
<StgValue><ssdm name="c_22"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="810" st_id="119" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:277 %c_22 = fadd i32 %c_21, i32 %mul88_21

]]></Node>
<StgValue><ssdm name="c_22"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="811" st_id="120" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:277 %c_22 = fadd i32 %c_21, i32 %mul88_21

]]></Node>
<StgValue><ssdm name="c_22"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="812" st_id="121" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:277 %c_22 = fadd i32 %c_21, i32 %mul88_21

]]></Node>
<StgValue><ssdm name="c_22"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="813" st_id="122" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:289 %c_23 = fadd i32 %c_22, i32 %mul88_22

]]></Node>
<StgValue><ssdm name="c_23"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="814" st_id="123" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:289 %c_23 = fadd i32 %c_22, i32 %mul88_22

]]></Node>
<StgValue><ssdm name="c_23"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="815" st_id="124" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:289 %c_23 = fadd i32 %c_22, i32 %mul88_22

]]></Node>
<StgValue><ssdm name="c_23"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="816" st_id="125" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:289 %c_23 = fadd i32 %c_22, i32 %mul88_22

]]></Node>
<StgValue><ssdm name="c_23"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="817" st_id="126" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:289 %c_23 = fadd i32 %c_22, i32 %mul88_22

]]></Node>
<StgValue><ssdm name="c_23"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="818" st_id="127" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:301 %c_24 = fadd i32 %c_23, i32 %mul88_23

]]></Node>
<StgValue><ssdm name="c_24"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="819" st_id="128" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:301 %c_24 = fadd i32 %c_23, i32 %mul88_23

]]></Node>
<StgValue><ssdm name="c_24"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="820" st_id="129" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:301 %c_24 = fadd i32 %c_23, i32 %mul88_23

]]></Node>
<StgValue><ssdm name="c_24"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="821" st_id="130" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:301 %c_24 = fadd i32 %c_23, i32 %mul88_23

]]></Node>
<StgValue><ssdm name="c_24"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="822" st_id="131" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:301 %c_24 = fadd i32 %c_23, i32 %mul88_23

]]></Node>
<StgValue><ssdm name="c_24"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="823" st_id="132" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:313 %c_25 = fadd i32 %c_24, i32 %mul88_24

]]></Node>
<StgValue><ssdm name="c_25"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="824" st_id="133" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:313 %c_25 = fadd i32 %c_24, i32 %mul88_24

]]></Node>
<StgValue><ssdm name="c_25"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="825" st_id="134" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:313 %c_25 = fadd i32 %c_24, i32 %mul88_24

]]></Node>
<StgValue><ssdm name="c_25"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="826" st_id="135" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:313 %c_25 = fadd i32 %c_24, i32 %mul88_24

]]></Node>
<StgValue><ssdm name="c_25"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="827" st_id="136" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:313 %c_25 = fadd i32 %c_24, i32 %mul88_24

]]></Node>
<StgValue><ssdm name="c_25"/></StgValue>
</operation>

<operation id="874" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0">
<![CDATA[
for.inc104.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="828" st_id="137" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:325 %c_26 = fadd i32 %c_25, i32 %mul88_25

]]></Node>
<StgValue><ssdm name="c_26"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="829" st_id="138" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:325 %c_26 = fadd i32 %c_25, i32 %mul88_25

]]></Node>
<StgValue><ssdm name="c_26"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="830" st_id="139" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:325 %c_26 = fadd i32 %c_25, i32 %mul88_25

]]></Node>
<StgValue><ssdm name="c_26"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="831" st_id="140" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:325 %c_26 = fadd i32 %c_25, i32 %mul88_25

]]></Node>
<StgValue><ssdm name="c_26"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="832" st_id="141" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:325 %c_26 = fadd i32 %c_25, i32 %mul88_25

]]></Node>
<StgValue><ssdm name="c_26"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="833" st_id="142" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:337 %c_27 = fadd i32 %c_26, i32 %mul88_26

]]></Node>
<StgValue><ssdm name="c_27"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="834" st_id="143" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:337 %c_27 = fadd i32 %c_26, i32 %mul88_26

]]></Node>
<StgValue><ssdm name="c_27"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="835" st_id="144" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:337 %c_27 = fadd i32 %c_26, i32 %mul88_26

]]></Node>
<StgValue><ssdm name="c_27"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="836" st_id="145" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:337 %c_27 = fadd i32 %c_26, i32 %mul88_26

]]></Node>
<StgValue><ssdm name="c_27"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="837" st_id="146" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:337 %c_27 = fadd i32 %c_26, i32 %mul88_26

]]></Node>
<StgValue><ssdm name="c_27"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="838" st_id="147" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:349 %c_28 = fadd i32 %c_27, i32 %mul88_27

]]></Node>
<StgValue><ssdm name="c_28"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">

<operation id="839" st_id="148" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:349 %c_28 = fadd i32 %c_27, i32 %mul88_27

]]></Node>
<StgValue><ssdm name="c_28"/></StgValue>
</operation>
</state>

<state id="149" st_id="150">

<operation id="840" st_id="149" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:349 %c_28 = fadd i32 %c_27, i32 %mul88_27

]]></Node>
<StgValue><ssdm name="c_28"/></StgValue>
</operation>
</state>

<state id="150" st_id="151">

<operation id="841" st_id="150" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:349 %c_28 = fadd i32 %c_27, i32 %mul88_27

]]></Node>
<StgValue><ssdm name="c_28"/></StgValue>
</operation>
</state>

<state id="151" st_id="152">

<operation id="842" st_id="151" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:349 %c_28 = fadd i32 %c_27, i32 %mul88_27

]]></Node>
<StgValue><ssdm name="c_28"/></StgValue>
</operation>
</state>

<state id="152" st_id="153">

<operation id="843" st_id="152" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:361 %c_29 = fadd i32 %c_28, i32 %mul88_28

]]></Node>
<StgValue><ssdm name="c_29"/></StgValue>
</operation>
</state>

<state id="153" st_id="154">

<operation id="844" st_id="153" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:361 %c_29 = fadd i32 %c_28, i32 %mul88_28

]]></Node>
<StgValue><ssdm name="c_29"/></StgValue>
</operation>
</state>

<state id="154" st_id="155">

<operation id="845" st_id="154" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:361 %c_29 = fadd i32 %c_28, i32 %mul88_28

]]></Node>
<StgValue><ssdm name="c_29"/></StgValue>
</operation>
</state>

<state id="155" st_id="156">

<operation id="846" st_id="155" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:361 %c_29 = fadd i32 %c_28, i32 %mul88_28

]]></Node>
<StgValue><ssdm name="c_29"/></StgValue>
</operation>
</state>

<state id="156" st_id="157">

<operation id="847" st_id="156" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:361 %c_29 = fadd i32 %c_28, i32 %mul88_28

]]></Node>
<StgValue><ssdm name="c_29"/></StgValue>
</operation>
</state>

<state id="157" st_id="158">

<operation id="848" st_id="157" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:373 %c_30 = fadd i32 %c_29, i32 %mul88_29

]]></Node>
<StgValue><ssdm name="c_30"/></StgValue>
</operation>
</state>

<state id="158" st_id="159">

<operation id="849" st_id="158" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:373 %c_30 = fadd i32 %c_29, i32 %mul88_29

]]></Node>
<StgValue><ssdm name="c_30"/></StgValue>
</operation>
</state>

<state id="159" st_id="160">

<operation id="850" st_id="159" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:373 %c_30 = fadd i32 %c_29, i32 %mul88_29

]]></Node>
<StgValue><ssdm name="c_30"/></StgValue>
</operation>
</state>

<state id="160" st_id="161">

<operation id="851" st_id="160" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:373 %c_30 = fadd i32 %c_29, i32 %mul88_29

]]></Node>
<StgValue><ssdm name="c_30"/></StgValue>
</operation>
</state>

<state id="161" st_id="162">

<operation id="852" st_id="161" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:373 %c_30 = fadd i32 %c_29, i32 %mul88_29

]]></Node>
<StgValue><ssdm name="c_30"/></StgValue>
</operation>
</state>

<state id="162" st_id="163">

<operation id="853" st_id="162" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:386 %c_31 = fadd i32 %c_30, i32 %mul88_30

]]></Node>
<StgValue><ssdm name="c_31"/></StgValue>
</operation>
</state>

<state id="163" st_id="164">

<operation id="854" st_id="163" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:386 %c_31 = fadd i32 %c_30, i32 %mul88_30

]]></Node>
<StgValue><ssdm name="c_31"/></StgValue>
</operation>
</state>

<state id="164" st_id="165">

<operation id="855" st_id="164" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:386 %c_31 = fadd i32 %c_30, i32 %mul88_30

]]></Node>
<StgValue><ssdm name="c_31"/></StgValue>
</operation>
</state>

<state id="165" st_id="166">

<operation id="856" st_id="165" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:386 %c_31 = fadd i32 %c_30, i32 %mul88_30

]]></Node>
<StgValue><ssdm name="c_31"/></StgValue>
</operation>
</state>

<state id="166" st_id="167">

<operation id="857" st_id="166" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
loop_4.split:386 %c_31 = fadd i32 %c_30, i32 %mul88_30

]]></Node>
<StgValue><ssdm name="c_31"/></StgValue>
</operation>
</state>

<state id="167" st_id="168">

<operation id="858" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:388 %zext_ln62 = zext i10 %add_ln62

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="859" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32">
<![CDATA[
loop_4.split:389 %bitcast_ln62 = bitcast i32 %c_31

]]></Node>
<StgValue><ssdm name="bitcast_ln62"/></StgValue>
</operation>

<operation id="860" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:390 %corr_addr = getelementptr i32 %corr, i64 0, i64 %zext_ln62

]]></Node>
<StgValue><ssdm name="corr_addr"/></StgValue>
</operation>

<operation id="861" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
loop_4.split:391 %store_ln62 = store i32 %bitcast_ln62, i10 %corr_addr

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>
</state>

<state id="168" st_id="169">

<operation id="862" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
loop_4.split:0 %jj_load = load i10 %jj

]]></Node>
<StgValue><ssdm name="jj_load"/></StgValue>
</operation>

<operation id="863" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
loop_4.split:6 %specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln56"/></StgValue>
</operation>

<operation id="864" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop_4.split:7 %speclooptripcount_ln56 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 31, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln56"/></StgValue>
</operation>

<operation id="865" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_4.split:8 %specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln57"/></StgValue>
</operation>

<operation id="866" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="5" op_0_bw="5" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
loop_4.split:392 %tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i10.i32.i32, i10 %jj_load, i32 5, i32 9

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="867" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
loop_4.split:393 %add_ln1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_3, i5 %i_1_read

]]></Node>
<StgValue><ssdm name="add_ln1"/></StgValue>
</operation>

<operation id="868" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="10">
<![CDATA[
loop_4.split:394 %zext_ln63 = zext i10 %add_ln1

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="869" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
loop_4.split:395 %corr_addr_1 = getelementptr i32 %corr, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="corr_addr_1"/></StgValue>
</operation>

<operation id="870" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
loop_4.split:396 %store_ln63 = store i32 %bitcast_ln62, i10 %corr_addr_1

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="871" st_id="168" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
loop_4.split:397 %add_ln64 = add i10 %jj_load, i10 32

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="872" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop_4.split:399 %store_ln56 = store i10 %add_ln64, i10 %jj

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="873" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0">
<![CDATA[
loop_4.split:401 %br_ln57 = br void %loop_4

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
