// Seed: 1779006633
module module_0 (
    output wire id_0,
    input  tri  id_1,
    input  tri1 id_2
);
  tri1 id_4, id_5 = 1 ? 1 : id_4, id_6, id_7;
  wand id_8, id_9;
  assign id_9 = 1;
  wire id_10;
  wire id_11, id_12, id_13;
  wire id_14;
  wire id_15;
  logic [7:0][(  1  )] id_16 (id_9), id_17;
  wire id_18;
endmodule
module module_1 (
    input tri id_0,
    input uwire id_1,
    input wand id_2
    , id_10,
    output supply1 id_3,
    output uwire id_4,
    input wand id_5,
    output tri1 id_6,
    input tri1 id_7
    , id_11,
    output supply1 id_8
);
  assign id_10 = 1;
  module_0(
      id_8, id_2, id_1
  );
  wire id_12;
  wire id_13;
endmodule
