module counter(
  input wire clk, //clock input
  input wire reset, //reset input
  output reg[31:0] count //output register of 32 bits
);

  always @ (posedge clk or posedge reset) begin
    if(reset) //if reset is high
      count <= 0; //reset count to 0
    else 
      count <= count + 1; //else increment count by 1
  end

endmodule