INFO: [VRFC 10-2263] Analyzing Verilog file "C:/home/github/LogicDesign/Lab3-Advanced/Problem_1_3_5/Problem_1_3_5.srcs/sim_1/new/FPGA_T.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPGA_T
