INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Core_Project/AES/AES.srcs/sources_1/new/AES_Encrypt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AES_Encrypt
ERROR: [VRFC 10-3155] cannot access memory 'round_keys' directly [D:/Core_Project/AES/AES.srcs/sources_1/new/AES_Encrypt.v:23]
ERROR: [VRFC 10-8530] module 'AES_Encrypt' is ignored due to previous errors [D:/Core_Project/AES/AES.srcs/sources_1/new/AES_Encrypt.v:1]
