-- This file has been generated by cocoSim

type complex_int = struct { r: int; i: int};
type complex_real = struct { r: real; i: real};

-- System nodes
node memory_complex_test (In1_1_1 : complex_real; In2_1_1 : complex_real; In3_1_1 : complex_real; In4_1_1 : complex_int; In5_1_1 : complex_int; In6_1_1 : complex_int; In7_1_1 : complex_real; In8_1_1 : complex_real; In9_1_1 : complex_real; In10_1_1 : complex_int; In11_1_1 : complex_int; In12_1_1 : complex_int; In13_1_1 : complex_real; In13_1_2 : complex_real; In13_1_3 : complex_real; In13_1_4 : complex_real; In13_1_5 : complex_real; In13_1_6 : complex_real; In14_1_1 : complex_real; In14_1_2 : complex_real; In14_1_3 : complex_real; In14_1_4 : complex_real; In14_1_5 : complex_real; In14_1_6 : complex_real)
returns (Out1_1_1 : complex_real;
	Out2_2_1 : complex_real;
	Out3_3_1 : complex_real;
	Out4_4_1 : complex_int;
	Out5_5_1 : complex_int;
	Out6_6_1 : complex_int;
	Out7_7_1 : complex_real;
	Out8_8_1 : complex_real;
	Out9_9_1 : complex_real;
	Out10_10_1 : complex_int;
	Out11_11_1 : complex_int;
	Out12_12_1 : complex_int;
	Out13_13_1 : complex_real; Out13_13_2 : complex_real; Out13_13_3 : complex_real; Out13_13_4 : complex_real; Out13_13_5 : complex_real; Out13_13_6 : complex_real;
	Out14_14_1 : complex_real; Out14_14_2 : complex_real; Out14_14_3 : complex_real; Out14_14_4 : complex_real; Out14_14_5 : complex_real; Out14_14_6 : complex_real); 
var
	Memory_1_1 : complex_real;
	Memory1_1_1 : complex_real;
	Memory10_1_1 : complex_int;
	Memory11_1_1 : complex_int;
	Memory12_1_1 : complex_real; Memory12_1_2 : complex_real; Memory12_1_3 : complex_real; Memory12_1_4 : complex_real; Memory12_1_5 : complex_real; Memory12_1_6 : complex_real;
	Memory13_1_1 : complex_real; Memory13_1_2 : complex_real; Memory13_1_3 : complex_real; Memory13_1_4 : complex_real; Memory13_1_5 : complex_real; Memory13_1_6 : complex_real;
	Memory2_1_1 : complex_real;
	Memory3_1_1 : complex_int;
	Memory4_1_1 : complex_int;
	Memory5_1_1 : complex_int;
	Memory6_1_1 : complex_real;
	Memory7_1_1 : complex_real;
	Memory8_1_1 : complex_real;
	Memory9_1_1 : complex_int;
	i_virtual_local : real;
let 
	Memory_1_1 = complex_real{r=0.0000000000; i=0.0000000000} -> pre In1_1_1;
	Memory1_1_1 = complex_real{r=0.0000000000; i=0.0000000000} -> pre In2_1_1;
	Memory10_1_1 = complex_int{r=1; i=2} -> pre In11_1_1;
	Memory11_1_1 = complex_int{r=1; i=0} -> pre In12_1_1;
	Memory12_1_1 = complex_real{r=1.0000000000; i=2.0000000000} -> pre In13_1_1;
	Memory12_1_2 = complex_real{r=1.0000000000; i=2.0000000000} -> pre In13_1_2;
	Memory12_1_3 = complex_real{r=1.0000000000; i=2.0000000000} -> pre In13_1_3;
	Memory12_1_4 = complex_real{r=2.0000000000; i=3.0000000000} -> pre In13_1_4;
	Memory12_1_5 = complex_real{r=2.0000000000; i=3.0000000000} -> pre In13_1_5;
	Memory12_1_6 = complex_real{r=2.0000000000; i=3.0000000000} -> pre In13_1_6;
	Memory13_1_1 = complex_real{r=1.0000000000; i=2.0000000000} -> pre In14_1_1;
	Memory13_1_2 = complex_real{r=1.0000000000; i=2.0000000000} -> pre In14_1_2;
	Memory13_1_3 = complex_real{r=1.0000000000; i=2.0000000000} -> pre In14_1_3;
	Memory13_1_4 = complex_real{r=1.0000000000; i=2.0000000000} -> pre In14_1_4;
	Memory13_1_5 = complex_real{r=1.0000000000; i=2.0000000000} -> pre In14_1_5;
	Memory13_1_6 = complex_real{r=1.0000000000; i=2.0000000000} -> pre In14_1_6;
	Memory2_1_1 = complex_real{r=1.0000000000; i=0.0000000000} -> pre In3_1_1;
	Memory3_1_1 = complex_int{r=0; i=0} -> pre In4_1_1;
	Memory4_1_1 = complex_int{r=0; i=0} -> pre In5_1_1;
	Memory5_1_1 = complex_int{r=1; i=0} -> pre In6_1_1;
	Memory6_1_1 = complex_real{r=1.0000000000; i=2.0000000000} -> pre In7_1_1;
	Memory7_1_1 = complex_real{r=1.0000000000; i=2.0000000000} -> pre In8_1_1;
	Memory8_1_1 = complex_real{r=1.0000000000; i=0.0000000000} -> pre In9_1_1;
	Memory9_1_1 = complex_int{r=1; i=2} -> pre In10_1_1;
	Out1_1_1 = Memory_1_1;
	Out2_2_1 = Memory1_1_1;
	Out3_3_1 = Memory2_1_1;
	Out4_4_1 = Memory3_1_1;
	Out5_5_1 = Memory4_1_1;
	Out6_6_1 = Memory5_1_1;
	Out7_7_1 = Memory6_1_1;
	Out8_8_1 = Memory7_1_1;
	Out9_9_1 = Memory8_1_1;
	Out10_10_1 = Memory9_1_1;
	Out11_11_1 = Memory10_1_1;
	Out12_12_1 = Memory11_1_1;
	Out13_13_1 = Memory12_1_1;
	Out13_13_2 = Memory12_1_2;
	Out13_13_3 = Memory12_1_3;
	Out13_13_4 = Memory12_1_4;
	Out13_13_5 = Memory12_1_5;
	Out13_13_6 = Memory12_1_6;
	Out14_14_1 = Memory13_1_1;
	Out14_14_2 = Memory13_1_2;
	Out14_14_3 = Memory13_1_3;
	Out14_14_4 = Memory13_1_4;
	Out14_14_5 = Memory13_1_5;
	Out14_14_6 = Memory13_1_6;
	i_virtual_local= 0.0 -> 1.0;
tel

