{
  "module_name": "verifier_sdiv.c",
  "hash_id": "93794191aac32051921d2dfd9c363b7d29160ac9440ff46d05cc77901961332f",
  "original_prompt": "Ingested from linux-6.6.14/tools/testing/selftests/bpf/progs/verifier_sdiv.c",
  "human_readable_source": "\n\n#include <linux/bpf.h>\n#include <bpf/bpf_helpers.h>\n#include \"bpf_misc.h\"\n\n#if (defined(__TARGET_ARCH_arm64) || defined(__TARGET_ARCH_x86) || \\\n     (defined(__TARGET_ARCH_riscv) && __riscv_xlen == 64)) && __clang_major__ >= 18\n\nSEC(\"socket\")\n__description(\"SDIV32, non-zero imm divisor, check 1\")\n__success __success_unpriv __retval(-20)\n__naked void sdiv32_non_zero_imm_1(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = -41;\t\t\t\t\t\\\n\tw0 s/= 2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV32, non-zero imm divisor, check 2\")\n__success __success_unpriv __retval(-20)\n__naked void sdiv32_non_zero_imm_2(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = 41;\t\t\t\t\t\\\n\tw0 s/= -2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV32, non-zero imm divisor, check 3\")\n__success __success_unpriv __retval(20)\n__naked void sdiv32_non_zero_imm_3(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = -41;\t\t\t\t\t\\\n\tw0 s/= -2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV32, non-zero imm divisor, check 4\")\n__success __success_unpriv __retval(-21)\n__naked void sdiv32_non_zero_imm_4(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = -42;\t\t\t\t\t\\\n\tw0 s/= 2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV32, non-zero imm divisor, check 5\")\n__success __success_unpriv __retval(-21)\n__naked void sdiv32_non_zero_imm_5(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = 42;\t\t\t\t\t\\\n\tw0 s/= -2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV32, non-zero imm divisor, check 6\")\n__success __success_unpriv __retval(21)\n__naked void sdiv32_non_zero_imm_6(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = -42;\t\t\t\t\t\\\n\tw0 s/= -2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV32, non-zero imm divisor, check 7\")\n__success __success_unpriv __retval(21)\n__naked void sdiv32_non_zero_imm_7(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = 42;\t\t\t\t\t\\\n\tw0 s/= 2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV32, non-zero imm divisor, check 8\")\n__success __success_unpriv __retval(20)\n__naked void sdiv32_non_zero_imm_8(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = 41;\t\t\t\t\t\\\n\tw0 s/= 2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV32, non-zero reg divisor, check 1\")\n__success __success_unpriv __retval(-20)\n__naked void sdiv32_non_zero_reg_1(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = -41;\t\t\t\t\t\\\n\tw1 = 2;\t\t\t\t\t\t\\\n\tw0 s/= w1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV32, non-zero reg divisor, check 2\")\n__success __success_unpriv __retval(-20)\n__naked void sdiv32_non_zero_reg_2(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = 41;\t\t\t\t\t\\\n\tw1 = -2;\t\t\t\t\t\\\n\tw0 s/= w1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV32, non-zero reg divisor, check 3\")\n__success __success_unpriv __retval(20)\n__naked void sdiv32_non_zero_reg_3(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = -41;\t\t\t\t\t\\\n\tw1 = -2;\t\t\t\t\t\\\n\tw0 s/= w1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV32, non-zero reg divisor, check 4\")\n__success __success_unpriv __retval(-21)\n__naked void sdiv32_non_zero_reg_4(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = -42;\t\t\t\t\t\\\n\tw1 = 2;\t\t\t\t\t\t\\\n\tw0 s/= w1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV32, non-zero reg divisor, check 5\")\n__success __success_unpriv __retval(-21)\n__naked void sdiv32_non_zero_reg_5(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = 42;\t\t\t\t\t\\\n\tw1 = -2;\t\t\t\t\t\\\n\tw0 s/= w1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV32, non-zero reg divisor, check 6\")\n__success __success_unpriv __retval(21)\n__naked void sdiv32_non_zero_reg_6(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = -42;\t\t\t\t\t\\\n\tw1 = -2;\t\t\t\t\t\\\n\tw0 s/= w1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV32, non-zero reg divisor, check 7\")\n__success __success_unpriv __retval(21)\n__naked void sdiv32_non_zero_reg_7(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = 42;\t\t\t\t\t\\\n\tw1 = 2;\t\t\t\t\t\t\\\n\tw0 s/= w1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV32, non-zero reg divisor, check 8\")\n__success __success_unpriv __retval(20)\n__naked void sdiv32_non_zero_reg_8(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = 41;\t\t\t\t\t\\\n\tw1 = 2;\t\t\t\t\t\t\\\n\tw0 s/= w1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV64, non-zero imm divisor, check 1\")\n__success __success_unpriv __retval(-20)\n__naked void sdiv64_non_zero_imm_1(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = -41;\t\t\t\t\t\\\n\tr0 s/= 2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV64, non-zero imm divisor, check 2\")\n__success __success_unpriv __retval(-20)\n__naked void sdiv64_non_zero_imm_2(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = 41;\t\t\t\t\t\\\n\tr0 s/= -2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV64, non-zero imm divisor, check 3\")\n__success __success_unpriv __retval(20)\n__naked void sdiv64_non_zero_imm_3(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = -41;\t\t\t\t\t\\\n\tr0 s/= -2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV64, non-zero imm divisor, check 4\")\n__success __success_unpriv __retval(-21)\n__naked void sdiv64_non_zero_imm_4(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = -42;\t\t\t\t\t\\\n\tr0 s/= 2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV64, non-zero imm divisor, check 5\")\n__success __success_unpriv __retval(-21)\n__naked void sdiv64_non_zero_imm_5(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = 42;\t\t\t\t\t\\\n\tr0 s/= -2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV64, non-zero imm divisor, check 6\")\n__success __success_unpriv __retval(21)\n__naked void sdiv64_non_zero_imm_6(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = -42;\t\t\t\t\t\\\n\tr0 s/= -2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV64, non-zero reg divisor, check 1\")\n__success __success_unpriv __retval(-20)\n__naked void sdiv64_non_zero_reg_1(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = -41;\t\t\t\t\t\\\n\tr1 = 2;\t\t\t\t\t\t\\\n\tr0 s/= r1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV64, non-zero reg divisor, check 2\")\n__success __success_unpriv __retval(-20)\n__naked void sdiv64_non_zero_reg_2(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = 41;\t\t\t\t\t\\\n\tr1 = -2;\t\t\t\t\t\\\n\tr0 s/= r1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV64, non-zero reg divisor, check 3\")\n__success __success_unpriv __retval(20)\n__naked void sdiv64_non_zero_reg_3(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = -41;\t\t\t\t\t\\\n\tr1 = -2;\t\t\t\t\t\\\n\tr0 s/= r1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV64, non-zero reg divisor, check 4\")\n__success __success_unpriv __retval(-21)\n__naked void sdiv64_non_zero_reg_4(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = -42;\t\t\t\t\t\\\n\tr1 = 2;\t\t\t\t\t\t\\\n\tr0 s/= r1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV64, non-zero reg divisor, check 5\")\n__success __success_unpriv __retval(-21)\n__naked void sdiv64_non_zero_reg_5(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = 42;\t\t\t\t\t\\\n\tr1 = -2;\t\t\t\t\t\\\n\tr0 s/= r1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV64, non-zero reg divisor, check 6\")\n__success __success_unpriv __retval(21)\n__naked void sdiv64_non_zero_reg_6(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = -42;\t\t\t\t\t\\\n\tr1 = -2;\t\t\t\t\t\\\n\tr0 s/= r1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD32, non-zero imm divisor, check 1\")\n__success __success_unpriv __retval(-1)\n__naked void smod32_non_zero_imm_1(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = -41;\t\t\t\t\t\\\n\tw0 s%%= 2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD32, non-zero imm divisor, check 2\")\n__success __success_unpriv __retval(1)\n__naked void smod32_non_zero_imm_2(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = 41;\t\t\t\t\t\\\n\tw0 s%%= -2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD32, non-zero imm divisor, check 3\")\n__success __success_unpriv __retval(-1)\n__naked void smod32_non_zero_imm_3(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = -41;\t\t\t\t\t\\\n\tw0 s%%= -2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD32, non-zero imm divisor, check 4\")\n__success __success_unpriv __retval(0)\n__naked void smod32_non_zero_imm_4(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = -42;\t\t\t\t\t\\\n\tw0 s%%= 2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD32, non-zero imm divisor, check 5\")\n__success __success_unpriv __retval(0)\n__naked void smod32_non_zero_imm_5(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = 42;\t\t\t\t\t\\\n\tw0 s%%= -2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD32, non-zero imm divisor, check 6\")\n__success __success_unpriv __retval(0)\n__naked void smod32_non_zero_imm_6(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = -42;\t\t\t\t\t\\\n\tw0 s%%= -2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD32, non-zero reg divisor, check 1\")\n__success __success_unpriv __retval(-1)\n__naked void smod32_non_zero_reg_1(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = -41;\t\t\t\t\t\\\n\tw1 = 2;\t\t\t\t\t\t\\\n\tw0 s%%= w1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD32, non-zero reg divisor, check 2\")\n__success __success_unpriv __retval(1)\n__naked void smod32_non_zero_reg_2(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = 41;\t\t\t\t\t\\\n\tw1 = -2;\t\t\t\t\t\\\n\tw0 s%%= w1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD32, non-zero reg divisor, check 3\")\n__success __success_unpriv __retval(-1)\n__naked void smod32_non_zero_reg_3(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = -41;\t\t\t\t\t\\\n\tw1 = -2;\t\t\t\t\t\\\n\tw0 s%%= w1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD32, non-zero reg divisor, check 4\")\n__success __success_unpriv __retval(0)\n__naked void smod32_non_zero_reg_4(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = -42;\t\t\t\t\t\\\n\tw1 = 2;\t\t\t\t\t\t\\\n\tw0 s%%= w1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD32, non-zero reg divisor, check 5\")\n__success __success_unpriv __retval(0)\n__naked void smod32_non_zero_reg_5(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = 42;\t\t\t\t\t\\\n\tw1 = -2;\t\t\t\t\t\\\n\tw0 s%%= w1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD32, non-zero reg divisor, check 6\")\n__success __success_unpriv __retval(0)\n__naked void smod32_non_zero_reg_6(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = -42;\t\t\t\t\t\\\n\tw1 = -2;\t\t\t\t\t\\\n\tw0 s%%= w1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD64, non-zero imm divisor, check 1\")\n__success __success_unpriv __retval(-1)\n__naked void smod64_non_zero_imm_1(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = -41;\t\t\t\t\t\\\n\tr0 s%%= 2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD64, non-zero imm divisor, check 2\")\n__success __success_unpriv __retval(1)\n__naked void smod64_non_zero_imm_2(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = 41;\t\t\t\t\t\\\n\tr0 s%%= -2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD64, non-zero imm divisor, check 3\")\n__success __success_unpriv __retval(-1)\n__naked void smod64_non_zero_imm_3(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = -41;\t\t\t\t\t\\\n\tr0 s%%= -2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD64, non-zero imm divisor, check 4\")\n__success __success_unpriv __retval(0)\n__naked void smod64_non_zero_imm_4(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = -42;\t\t\t\t\t\\\n\tr0 s%%= 2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD64, non-zero imm divisor, check 5\")\n__success __success_unpriv __retval(-0)\n__naked void smod64_non_zero_imm_5(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = 42;\t\t\t\t\t\\\n\tr0 s%%= -2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD64, non-zero imm divisor, check 6\")\n__success __success_unpriv __retval(0)\n__naked void smod64_non_zero_imm_6(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = -42;\t\t\t\t\t\\\n\tr0 s%%= -2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD64, non-zero imm divisor, check 7\")\n__success __success_unpriv __retval(0)\n__naked void smod64_non_zero_imm_7(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = 42;\t\t\t\t\t\\\n\tr0 s%%= 2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD64, non-zero imm divisor, check 8\")\n__success __success_unpriv __retval(1)\n__naked void smod64_non_zero_imm_8(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = 41;\t\t\t\t\t\\\n\tr0 s%%= 2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD64, non-zero reg divisor, check 1\")\n__success __success_unpriv __retval(-1)\n__naked void smod64_non_zero_reg_1(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = -41;\t\t\t\t\t\\\n\tr1 = 2;\t\t\t\t\t\t\\\n\tr0 s%%= r1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD64, non-zero reg divisor, check 2\")\n__success __success_unpriv __retval(1)\n__naked void smod64_non_zero_reg_2(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = 41;\t\t\t\t\t\\\n\tr1 = -2;\t\t\t\t\t\\\n\tr0 s%%= r1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD64, non-zero reg divisor, check 3\")\n__success __success_unpriv __retval(-1)\n__naked void smod64_non_zero_reg_3(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = -41;\t\t\t\t\t\\\n\tr1 = -2;\t\t\t\t\t\\\n\tr0 s%%= r1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD64, non-zero reg divisor, check 4\")\n__success __success_unpriv __retval(0)\n__naked void smod64_non_zero_reg_4(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = -42;\t\t\t\t\t\\\n\tr1 = 2;\t\t\t\t\t\t\\\n\tr0 s%%= r1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD64, non-zero reg divisor, check 5\")\n__success __success_unpriv __retval(0)\n__naked void smod64_non_zero_reg_5(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = 42;\t\t\t\t\t\\\n\tr1 = -2;\t\t\t\t\t\\\n\tr0 s%%= r1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD64, non-zero reg divisor, check 6\")\n__success __success_unpriv __retval(0)\n__naked void smod64_non_zero_reg_6(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = -42;\t\t\t\t\t\\\n\tr1 = -2;\t\t\t\t\t\\\n\tr0 s%%= r1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD64, non-zero reg divisor, check 7\")\n__success __success_unpriv __retval(0)\n__naked void smod64_non_zero_reg_7(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = 42;\t\t\t\t\t\\\n\tr1 = 2;\t\t\t\t\t\t\\\n\tr0 s%%= r1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD64, non-zero reg divisor, check 8\")\n__success __success_unpriv __retval(1)\n__naked void smod64_non_zero_reg_8(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = 41;\t\t\t\t\t\\\n\tr1 = 2;\t\t\t\t\t\t\\\n\tr0 s%%= r1;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV32, zero divisor\")\n__success __success_unpriv __retval(0)\n__naked void sdiv32_zero_divisor(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = 42;\t\t\t\t\t\\\n\tw1 = 0;\t\t\t\t\t\t\\\n\tw2 = -1;\t\t\t\t\t\\\n\tw2 s/= w1;\t\t\t\t\t\\\n\tw0 = w2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SDIV64, zero divisor\")\n__success __success_unpriv __retval(0)\n__naked void sdiv64_zero_divisor(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = 42;\t\t\t\t\t\\\n\tr1 = 0;\t\t\t\t\t\t\\\n\tr2 = -1;\t\t\t\t\t\\\n\tr2 s/= r1;\t\t\t\t\t\\\n\tr0 = r2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD32, zero divisor\")\n__success __success_unpriv __retval(-1)\n__naked void smod32_zero_divisor(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tw0 = 42;\t\t\t\t\t\\\n\tw1 = 0;\t\t\t\t\t\t\\\n\tw2 = -1;\t\t\t\t\t\\\n\tw2 s%%= w1;\t\t\t\t\t\\\n\tw0 = w2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\nSEC(\"socket\")\n__description(\"SMOD64, zero divisor\")\n__success __success_unpriv __retval(-1)\n__naked void smod64_zero_divisor(void)\n{\n\tasm volatile (\"\t\t\t\t\t\\\n\tr0 = 42;\t\t\t\t\t\\\n\tr1 = 0;\t\t\t\t\t\t\\\n\tr2 = -1;\t\t\t\t\t\\\n\tr2 s%%= r1;\t\t\t\t\t\\\n\tr0 = r2;\t\t\t\t\t\\\n\texit;\t\t\t\t\t\t\\\n\"\t::: __clobber_all);\n}\n\n#else\n\nSEC(\"socket\")\n__description(\"cpuv4 is not supported by compiler or jit, use a dummy test\")\n__success\nint dummy_test(void)\n{\n\treturn 0;\n}\n\n#endif\n\nchar _license[] SEC(\"license\") = \"GPL\";\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}