$date
	Wed Oct 16 15:32:04 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module FAtest $end
$var wire 4 ! result [3:0] $end
$var wire 1 " c3 $end
$var wire 1 # c2 $end
$var wire 1 $ c1 $end
$var wire 1 % c0 $end
$var reg 4 & d1 [3:0] $end
$var reg 4 ' d2 [3:0] $end
$scope module plus0 $end
$var wire 1 ( _c $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var reg 1 % c_ $end
$var reg 1 + result $end
$upscope $end
$scope module plus1 $end
$var wire 1 % _c $end
$var wire 1 , a $end
$var wire 1 - b $end
$var reg 1 $ c_ $end
$var reg 1 . result $end
$upscope $end
$scope module plus2 $end
$var wire 1 $ _c $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var reg 1 # c_ $end
$var reg 1 1 result $end
$upscope $end
$scope module plus3 $end
$var wire 1 # _c $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var reg 1 " c_ $end
$var reg 1 4 result $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
04
13
12
11
10
0/
1.
1-
0,
1+
1*
0)
0(
b1111 '
b1000 &
0%
0$
0#
1"
b111 !
$end
#5000
14
b1011 !
01
1#
0"
1/
02
03
b111 '
b100 &
#10000
0.
1$
14
0+
1%
b1000 !
01
1#
1"
0-
1)
1,
0/
12
13
b101 '
b1011 &
#15000
1.
0$
0%
b1010 !
01
0*
1-
0)
0,
1/
b1110 '
b1100 &
#20000
04
b0 !
0.
0#
0"
0-
00
0/
02
03
b0 '
b0 &
