Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon May 13 04:12:01 2024
| Host         : DESKTOP-J5VP46H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_driver_timing_summary_routed.rpt -pb vga_driver_timing_summary_routed.pb -rpx vga_driver_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_driver
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  579         
SYNTH-10   Warning           Wide multiplier              30          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (579)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1184)
5. checking no_input_delay (3)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (579)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 449 register/latch pins with no clock driven by root clock pin: comp_clk10Hz/pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: comp_clk50MHz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1184)
---------------------------------------------------
 There are 1184 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1200          inf        0.000                      0                 1200           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1200 Endpoints
Min Delay          1200 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 white_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_vy_reg[3][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.622ns  (logic 14.983ns (36.884%)  route 25.639ns (63.116%))
  Logic Levels:           40  (CARRY4=24 DSP48E1=2 FDRE=1 LUT2=7 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE                         0.000     0.000 r  white_x_reg[5]/C
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  white_x_reg[5]/Q
                         net (fo=26, routed)          4.067     4.585    white_x[5]
    SLICE_X61Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.709 r  collision_detected3__8_i_35/O
                         net (fo=1, routed)           0.000     4.709    collision_detected3__8_i_35_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.259 r  collision_detected3__8_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.259    collision_detected3__8_i_7_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  collision_detected3__8_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.373    collision_detected3__8_i_6_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  collision_detected3__8_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.487    collision_detected3__8_i_5_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.709 r  collision_detected3__8_i_4/O[0]
                         net (fo=3, routed)           1.814     7.523    collision_detected3__8_i_4_n_7
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    11.734 r  collision_detected3__9/PCOUT[47]
                         net (fo=1, routed)           0.002    11.736    collision_detected3__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.254 r  collision_detected3__10/P[1]
                         net (fo=2, routed)           1.032    14.286    collision_detected3__10_n_104
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.410 r  collision_detected_i_93/O
                         net (fo=1, routed)           0.000    14.410    collision_detected_i_93_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.790 r  collision_detected_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.790    collision_detected_reg_i_63_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.113 r  collision_detected_reg_i_58/O[1]
                         net (fo=2, routed)           1.631    16.744    collision_detected30_in__0[21]
    SLICE_X66Y45         LUT2 (Prop_lut2_I0_O)        0.306    17.050 r  collision_detected_i_61/O
                         net (fo=1, routed)           0.000    17.050    collision_detected_i_61_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.583 r  collision_detected_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.583    collision_detected_reg_i_33_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.898 f  collision_detected_reg_i_23/O[3]
                         net (fo=2, routed)           0.800    18.698    collision_detected_reg_i_23_n_4
    SLICE_X67Y45         LUT2 (Prop_lut2_I1_O)        0.307    19.005 r  collision_detected_i_11/O
                         net (fo=1, routed)           0.000    19.005    collision_detected_i_11_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.555 f  collision_detected_reg_i_2/CO[3]
                         net (fo=8, routed)           1.996    21.551    collision_detected1
    SLICE_X86Y22         LUT2 (Prop_lut2_I0_O)        0.124    21.675 r  updated_ball_vx[3][0]_i_2/O
                         net (fo=91, routed)          3.320    24.995    updated_ball_vx[3][0]_i_2_n_0
    SLICE_X92Y6          LUT5 (Prop_lut5_I4_O)        0.124    25.119 r  updated_ball_y[3][3]_i_4/O
                         net (fo=1, routed)           0.000    25.119    updated_ball_y[3][3]_i_4_n_0
    SLICE_X92Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.652 r  updated_ball_y_reg[3][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.652    updated_ball_y_reg[3][3]_i_1_n_0
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.769 r  updated_ball_y_reg[3][6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.769    updated_ball_y_reg[3][6]_i_1_n_0
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.886 r  updated_ball_y_reg[3][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.886    updated_ball_y_reg[3][11]_i_1_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.003 r  updated_ball_y_reg[3][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.003    updated_ball_y_reg[3][15]_i_1_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.120 r  updated_ball_y_reg[3][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.120    updated_ball_y_reg[3][19]_i_1_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.237 r  updated_ball_y_reg[3][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.237    updated_ball_y_reg[3][23]_i_1_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    26.574 f  updated_ball_y_reg[3][27]_i_1/O[1]
                         net (fo=4, routed)           1.002    27.575    updated_ball_y_reg[3][27]_i_1_n_6
    SLICE_X90Y10         LUT2 (Prop_lut2_I1_O)        0.306    27.881 r  updated_ball_y[3][31]_i_16/O
                         net (fo=1, routed)           0.000    27.881    updated_ball_y[3][31]_i_16_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.394 r  updated_ball_y_reg[3][31]_i_3/CO[3]
                         net (fo=122, routed)         3.135    31.529    updated_ball_y_reg[3][31]_i_3_n_0
    SLICE_X90Y0          LUT2 (Prop_lut2_I1_O)        0.124    31.653 r  updated_ball_y[3][31]_i_1/O
                         net (fo=34, routed)          1.358    33.012    updated_ball_y[3][31]_i_1_n_0
    SLICE_X86Y3          LUT6 (Prop_lut6_I4_O)        0.124    33.136 r  updated_ball_vy[3][31]_i_44/O
                         net (fo=1, routed)           0.000    33.136    updated_ball_vy[3][31]_i_44_n_0
    SLICE_X86Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.669 r  updated_ball_vy_reg[3][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.669    updated_ball_vy_reg[3][31]_i_13_n_0
    SLICE_X86Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.786 r  updated_ball_vy_reg[3][31]_i_49/CO[3]
                         net (fo=1, routed)           0.000    33.786    updated_ball_vy_reg[3][31]_i_49_n_0
    SLICE_X86Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.903 r  updated_ball_vy_reg[3][31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.903    updated_ball_vy_reg[3][31]_i_51_n_0
    SLICE_X86Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.020 r  updated_ball_vy_reg[3][31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.020    updated_ball_vy_reg[3][31]_i_48_n_0
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.137 r  updated_ball_vy_reg[3][31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.137    updated_ball_vy_reg[3][31]_i_50_n_0
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.254 r  updated_ball_vy_reg[3][31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.254    updated_ball_vy_reg[3][31]_i_52_n_0
    SLICE_X86Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.473 f  updated_ball_vy_reg[3][31]_i_68/O[0]
                         net (fo=1, routed)           0.649    35.121    updated_ball_vy_reg[3]2[25]
    SLICE_X87Y8          LUT3 (Prop_lut3_I1_O)        0.295    35.416 f  updated_ball_vy[3][31]_i_54/O
                         net (fo=1, routed)           0.645    36.061    updated_ball_vy[3][31]_i_54_n_0
    SLICE_X87Y8          LUT5 (Prop_lut5_I0_O)        0.124    36.185 f  updated_ball_vy[3][31]_i_17/O
                         net (fo=1, routed)           1.329    37.514    updated_ball_vy[3][31]_i_17_n_0
    SLICE_X87Y2          LUT6 (Prop_lut6_I5_O)        0.124    37.638 r  updated_ball_vy[3][31]_i_3/O
                         net (fo=1, routed)           0.816    38.454    updated_ball_vy[3][31]_i_3_n_0
    SLICE_X85Y2          LUT6 (Prop_lut6_I0_O)        0.124    38.578 r  updated_ball_vy[3][31]_i_1/O
                         net (fo=32, routed)          2.044    40.622    updated_ball_vy[3][31]_i_1_n_0
    SLICE_X91Y2          FDRE                                         r  updated_ball_vy_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_vy_reg[3][7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.622ns  (logic 14.983ns (36.884%)  route 25.639ns (63.116%))
  Logic Levels:           40  (CARRY4=24 DSP48E1=2 FDRE=1 LUT2=7 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE                         0.000     0.000 r  white_x_reg[5]/C
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  white_x_reg[5]/Q
                         net (fo=26, routed)          4.067     4.585    white_x[5]
    SLICE_X61Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.709 r  collision_detected3__8_i_35/O
                         net (fo=1, routed)           0.000     4.709    collision_detected3__8_i_35_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.259 r  collision_detected3__8_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.259    collision_detected3__8_i_7_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  collision_detected3__8_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.373    collision_detected3__8_i_6_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  collision_detected3__8_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.487    collision_detected3__8_i_5_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.709 r  collision_detected3__8_i_4/O[0]
                         net (fo=3, routed)           1.814     7.523    collision_detected3__8_i_4_n_7
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    11.734 r  collision_detected3__9/PCOUT[47]
                         net (fo=1, routed)           0.002    11.736    collision_detected3__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.254 r  collision_detected3__10/P[1]
                         net (fo=2, routed)           1.032    14.286    collision_detected3__10_n_104
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.410 r  collision_detected_i_93/O
                         net (fo=1, routed)           0.000    14.410    collision_detected_i_93_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.790 r  collision_detected_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.790    collision_detected_reg_i_63_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.113 r  collision_detected_reg_i_58/O[1]
                         net (fo=2, routed)           1.631    16.744    collision_detected30_in__0[21]
    SLICE_X66Y45         LUT2 (Prop_lut2_I0_O)        0.306    17.050 r  collision_detected_i_61/O
                         net (fo=1, routed)           0.000    17.050    collision_detected_i_61_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.583 r  collision_detected_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.583    collision_detected_reg_i_33_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.898 f  collision_detected_reg_i_23/O[3]
                         net (fo=2, routed)           0.800    18.698    collision_detected_reg_i_23_n_4
    SLICE_X67Y45         LUT2 (Prop_lut2_I1_O)        0.307    19.005 r  collision_detected_i_11/O
                         net (fo=1, routed)           0.000    19.005    collision_detected_i_11_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.555 f  collision_detected_reg_i_2/CO[3]
                         net (fo=8, routed)           1.996    21.551    collision_detected1
    SLICE_X86Y22         LUT2 (Prop_lut2_I0_O)        0.124    21.675 r  updated_ball_vx[3][0]_i_2/O
                         net (fo=91, routed)          3.320    24.995    updated_ball_vx[3][0]_i_2_n_0
    SLICE_X92Y6          LUT5 (Prop_lut5_I4_O)        0.124    25.119 r  updated_ball_y[3][3]_i_4/O
                         net (fo=1, routed)           0.000    25.119    updated_ball_y[3][3]_i_4_n_0
    SLICE_X92Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.652 r  updated_ball_y_reg[3][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.652    updated_ball_y_reg[3][3]_i_1_n_0
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.769 r  updated_ball_y_reg[3][6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.769    updated_ball_y_reg[3][6]_i_1_n_0
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.886 r  updated_ball_y_reg[3][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.886    updated_ball_y_reg[3][11]_i_1_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.003 r  updated_ball_y_reg[3][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.003    updated_ball_y_reg[3][15]_i_1_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.120 r  updated_ball_y_reg[3][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.120    updated_ball_y_reg[3][19]_i_1_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.237 r  updated_ball_y_reg[3][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.237    updated_ball_y_reg[3][23]_i_1_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    26.574 f  updated_ball_y_reg[3][27]_i_1/O[1]
                         net (fo=4, routed)           1.002    27.575    updated_ball_y_reg[3][27]_i_1_n_6
    SLICE_X90Y10         LUT2 (Prop_lut2_I1_O)        0.306    27.881 r  updated_ball_y[3][31]_i_16/O
                         net (fo=1, routed)           0.000    27.881    updated_ball_y[3][31]_i_16_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.394 r  updated_ball_y_reg[3][31]_i_3/CO[3]
                         net (fo=122, routed)         3.135    31.529    updated_ball_y_reg[3][31]_i_3_n_0
    SLICE_X90Y0          LUT2 (Prop_lut2_I1_O)        0.124    31.653 r  updated_ball_y[3][31]_i_1/O
                         net (fo=34, routed)          1.358    33.012    updated_ball_y[3][31]_i_1_n_0
    SLICE_X86Y3          LUT6 (Prop_lut6_I4_O)        0.124    33.136 r  updated_ball_vy[3][31]_i_44/O
                         net (fo=1, routed)           0.000    33.136    updated_ball_vy[3][31]_i_44_n_0
    SLICE_X86Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.669 r  updated_ball_vy_reg[3][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.669    updated_ball_vy_reg[3][31]_i_13_n_0
    SLICE_X86Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.786 r  updated_ball_vy_reg[3][31]_i_49/CO[3]
                         net (fo=1, routed)           0.000    33.786    updated_ball_vy_reg[3][31]_i_49_n_0
    SLICE_X86Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.903 r  updated_ball_vy_reg[3][31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.903    updated_ball_vy_reg[3][31]_i_51_n_0
    SLICE_X86Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.020 r  updated_ball_vy_reg[3][31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.020    updated_ball_vy_reg[3][31]_i_48_n_0
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.137 r  updated_ball_vy_reg[3][31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.137    updated_ball_vy_reg[3][31]_i_50_n_0
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.254 r  updated_ball_vy_reg[3][31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.254    updated_ball_vy_reg[3][31]_i_52_n_0
    SLICE_X86Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.473 f  updated_ball_vy_reg[3][31]_i_68/O[0]
                         net (fo=1, routed)           0.649    35.121    updated_ball_vy_reg[3]2[25]
    SLICE_X87Y8          LUT3 (Prop_lut3_I1_O)        0.295    35.416 f  updated_ball_vy[3][31]_i_54/O
                         net (fo=1, routed)           0.645    36.061    updated_ball_vy[3][31]_i_54_n_0
    SLICE_X87Y8          LUT5 (Prop_lut5_I0_O)        0.124    36.185 f  updated_ball_vy[3][31]_i_17/O
                         net (fo=1, routed)           1.329    37.514    updated_ball_vy[3][31]_i_17_n_0
    SLICE_X87Y2          LUT6 (Prop_lut6_I5_O)        0.124    37.638 r  updated_ball_vy[3][31]_i_3/O
                         net (fo=1, routed)           0.816    38.454    updated_ball_vy[3][31]_i_3_n_0
    SLICE_X85Y2          LUT6 (Prop_lut6_I0_O)        0.124    38.578 r  updated_ball_vy[3][31]_i_1/O
                         net (fo=32, routed)          2.044    40.622    updated_ball_vy[3][31]_i_1_n_0
    SLICE_X91Y2          FDRE                                         r  updated_ball_vy_reg[3][7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_vy_reg[3][29]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.542ns  (logic 14.983ns (36.957%)  route 25.559ns (63.043%))
  Logic Levels:           40  (CARRY4=24 DSP48E1=2 FDRE=1 LUT2=7 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE                         0.000     0.000 r  white_x_reg[5]/C
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  white_x_reg[5]/Q
                         net (fo=26, routed)          4.067     4.585    white_x[5]
    SLICE_X61Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.709 r  collision_detected3__8_i_35/O
                         net (fo=1, routed)           0.000     4.709    collision_detected3__8_i_35_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.259 r  collision_detected3__8_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.259    collision_detected3__8_i_7_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  collision_detected3__8_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.373    collision_detected3__8_i_6_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  collision_detected3__8_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.487    collision_detected3__8_i_5_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.709 r  collision_detected3__8_i_4/O[0]
                         net (fo=3, routed)           1.814     7.523    collision_detected3__8_i_4_n_7
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    11.734 r  collision_detected3__9/PCOUT[47]
                         net (fo=1, routed)           0.002    11.736    collision_detected3__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.254 r  collision_detected3__10/P[1]
                         net (fo=2, routed)           1.032    14.286    collision_detected3__10_n_104
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.410 r  collision_detected_i_93/O
                         net (fo=1, routed)           0.000    14.410    collision_detected_i_93_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.790 r  collision_detected_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.790    collision_detected_reg_i_63_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.113 r  collision_detected_reg_i_58/O[1]
                         net (fo=2, routed)           1.631    16.744    collision_detected30_in__0[21]
    SLICE_X66Y45         LUT2 (Prop_lut2_I0_O)        0.306    17.050 r  collision_detected_i_61/O
                         net (fo=1, routed)           0.000    17.050    collision_detected_i_61_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.583 r  collision_detected_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.583    collision_detected_reg_i_33_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.898 f  collision_detected_reg_i_23/O[3]
                         net (fo=2, routed)           0.800    18.698    collision_detected_reg_i_23_n_4
    SLICE_X67Y45         LUT2 (Prop_lut2_I1_O)        0.307    19.005 r  collision_detected_i_11/O
                         net (fo=1, routed)           0.000    19.005    collision_detected_i_11_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.555 f  collision_detected_reg_i_2/CO[3]
                         net (fo=8, routed)           1.996    21.551    collision_detected1
    SLICE_X86Y22         LUT2 (Prop_lut2_I0_O)        0.124    21.675 r  updated_ball_vx[3][0]_i_2/O
                         net (fo=91, routed)          3.320    24.995    updated_ball_vx[3][0]_i_2_n_0
    SLICE_X92Y6          LUT5 (Prop_lut5_I4_O)        0.124    25.119 r  updated_ball_y[3][3]_i_4/O
                         net (fo=1, routed)           0.000    25.119    updated_ball_y[3][3]_i_4_n_0
    SLICE_X92Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.652 r  updated_ball_y_reg[3][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.652    updated_ball_y_reg[3][3]_i_1_n_0
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.769 r  updated_ball_y_reg[3][6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.769    updated_ball_y_reg[3][6]_i_1_n_0
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.886 r  updated_ball_y_reg[3][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.886    updated_ball_y_reg[3][11]_i_1_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.003 r  updated_ball_y_reg[3][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.003    updated_ball_y_reg[3][15]_i_1_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.120 r  updated_ball_y_reg[3][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.120    updated_ball_y_reg[3][19]_i_1_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.237 r  updated_ball_y_reg[3][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.237    updated_ball_y_reg[3][23]_i_1_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    26.574 f  updated_ball_y_reg[3][27]_i_1/O[1]
                         net (fo=4, routed)           1.002    27.575    updated_ball_y_reg[3][27]_i_1_n_6
    SLICE_X90Y10         LUT2 (Prop_lut2_I1_O)        0.306    27.881 r  updated_ball_y[3][31]_i_16/O
                         net (fo=1, routed)           0.000    27.881    updated_ball_y[3][31]_i_16_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.394 r  updated_ball_y_reg[3][31]_i_3/CO[3]
                         net (fo=122, routed)         3.135    31.529    updated_ball_y_reg[3][31]_i_3_n_0
    SLICE_X90Y0          LUT2 (Prop_lut2_I1_O)        0.124    31.653 r  updated_ball_y[3][31]_i_1/O
                         net (fo=34, routed)          1.358    33.012    updated_ball_y[3][31]_i_1_n_0
    SLICE_X86Y3          LUT6 (Prop_lut6_I4_O)        0.124    33.136 r  updated_ball_vy[3][31]_i_44/O
                         net (fo=1, routed)           0.000    33.136    updated_ball_vy[3][31]_i_44_n_0
    SLICE_X86Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.669 r  updated_ball_vy_reg[3][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.669    updated_ball_vy_reg[3][31]_i_13_n_0
    SLICE_X86Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.786 r  updated_ball_vy_reg[3][31]_i_49/CO[3]
                         net (fo=1, routed)           0.000    33.786    updated_ball_vy_reg[3][31]_i_49_n_0
    SLICE_X86Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.903 r  updated_ball_vy_reg[3][31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.903    updated_ball_vy_reg[3][31]_i_51_n_0
    SLICE_X86Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.020 r  updated_ball_vy_reg[3][31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.020    updated_ball_vy_reg[3][31]_i_48_n_0
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.137 r  updated_ball_vy_reg[3][31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.137    updated_ball_vy_reg[3][31]_i_50_n_0
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.254 r  updated_ball_vy_reg[3][31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.254    updated_ball_vy_reg[3][31]_i_52_n_0
    SLICE_X86Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.473 f  updated_ball_vy_reg[3][31]_i_68/O[0]
                         net (fo=1, routed)           0.649    35.121    updated_ball_vy_reg[3]2[25]
    SLICE_X87Y8          LUT3 (Prop_lut3_I1_O)        0.295    35.416 f  updated_ball_vy[3][31]_i_54/O
                         net (fo=1, routed)           0.645    36.061    updated_ball_vy[3][31]_i_54_n_0
    SLICE_X87Y8          LUT5 (Prop_lut5_I0_O)        0.124    36.185 f  updated_ball_vy[3][31]_i_17/O
                         net (fo=1, routed)           1.329    37.514    updated_ball_vy[3][31]_i_17_n_0
    SLICE_X87Y2          LUT6 (Prop_lut6_I5_O)        0.124    37.638 r  updated_ball_vy[3][31]_i_3/O
                         net (fo=1, routed)           0.816    38.454    updated_ball_vy[3][31]_i_3_n_0
    SLICE_X85Y2          LUT6 (Prop_lut6_I0_O)        0.124    38.578 r  updated_ball_vy[3][31]_i_1/O
                         net (fo=32, routed)          1.964    40.542    updated_ball_vy[3][31]_i_1_n_0
    SLICE_X87Y10         FDRE                                         r  updated_ball_vy_reg[3][29]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_vy_reg[3][10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.465ns  (logic 14.983ns (37.027%)  route 25.482ns (62.973%))
  Logic Levels:           40  (CARRY4=24 DSP48E1=2 FDRE=1 LUT2=7 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE                         0.000     0.000 r  white_x_reg[5]/C
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  white_x_reg[5]/Q
                         net (fo=26, routed)          4.067     4.585    white_x[5]
    SLICE_X61Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.709 r  collision_detected3__8_i_35/O
                         net (fo=1, routed)           0.000     4.709    collision_detected3__8_i_35_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.259 r  collision_detected3__8_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.259    collision_detected3__8_i_7_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  collision_detected3__8_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.373    collision_detected3__8_i_6_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  collision_detected3__8_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.487    collision_detected3__8_i_5_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.709 r  collision_detected3__8_i_4/O[0]
                         net (fo=3, routed)           1.814     7.523    collision_detected3__8_i_4_n_7
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    11.734 r  collision_detected3__9/PCOUT[47]
                         net (fo=1, routed)           0.002    11.736    collision_detected3__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.254 r  collision_detected3__10/P[1]
                         net (fo=2, routed)           1.032    14.286    collision_detected3__10_n_104
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.410 r  collision_detected_i_93/O
                         net (fo=1, routed)           0.000    14.410    collision_detected_i_93_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.790 r  collision_detected_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.790    collision_detected_reg_i_63_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.113 r  collision_detected_reg_i_58/O[1]
                         net (fo=2, routed)           1.631    16.744    collision_detected30_in__0[21]
    SLICE_X66Y45         LUT2 (Prop_lut2_I0_O)        0.306    17.050 r  collision_detected_i_61/O
                         net (fo=1, routed)           0.000    17.050    collision_detected_i_61_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.583 r  collision_detected_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.583    collision_detected_reg_i_33_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.898 f  collision_detected_reg_i_23/O[3]
                         net (fo=2, routed)           0.800    18.698    collision_detected_reg_i_23_n_4
    SLICE_X67Y45         LUT2 (Prop_lut2_I1_O)        0.307    19.005 r  collision_detected_i_11/O
                         net (fo=1, routed)           0.000    19.005    collision_detected_i_11_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.555 f  collision_detected_reg_i_2/CO[3]
                         net (fo=8, routed)           1.996    21.551    collision_detected1
    SLICE_X86Y22         LUT2 (Prop_lut2_I0_O)        0.124    21.675 r  updated_ball_vx[3][0]_i_2/O
                         net (fo=91, routed)          3.320    24.995    updated_ball_vx[3][0]_i_2_n_0
    SLICE_X92Y6          LUT5 (Prop_lut5_I4_O)        0.124    25.119 r  updated_ball_y[3][3]_i_4/O
                         net (fo=1, routed)           0.000    25.119    updated_ball_y[3][3]_i_4_n_0
    SLICE_X92Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.652 r  updated_ball_y_reg[3][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.652    updated_ball_y_reg[3][3]_i_1_n_0
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.769 r  updated_ball_y_reg[3][6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.769    updated_ball_y_reg[3][6]_i_1_n_0
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.886 r  updated_ball_y_reg[3][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.886    updated_ball_y_reg[3][11]_i_1_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.003 r  updated_ball_y_reg[3][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.003    updated_ball_y_reg[3][15]_i_1_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.120 r  updated_ball_y_reg[3][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.120    updated_ball_y_reg[3][19]_i_1_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.237 r  updated_ball_y_reg[3][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.237    updated_ball_y_reg[3][23]_i_1_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    26.574 f  updated_ball_y_reg[3][27]_i_1/O[1]
                         net (fo=4, routed)           1.002    27.575    updated_ball_y_reg[3][27]_i_1_n_6
    SLICE_X90Y10         LUT2 (Prop_lut2_I1_O)        0.306    27.881 r  updated_ball_y[3][31]_i_16/O
                         net (fo=1, routed)           0.000    27.881    updated_ball_y[3][31]_i_16_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.394 r  updated_ball_y_reg[3][31]_i_3/CO[3]
                         net (fo=122, routed)         3.135    31.529    updated_ball_y_reg[3][31]_i_3_n_0
    SLICE_X90Y0          LUT2 (Prop_lut2_I1_O)        0.124    31.653 r  updated_ball_y[3][31]_i_1/O
                         net (fo=34, routed)          1.358    33.012    updated_ball_y[3][31]_i_1_n_0
    SLICE_X86Y3          LUT6 (Prop_lut6_I4_O)        0.124    33.136 r  updated_ball_vy[3][31]_i_44/O
                         net (fo=1, routed)           0.000    33.136    updated_ball_vy[3][31]_i_44_n_0
    SLICE_X86Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.669 r  updated_ball_vy_reg[3][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.669    updated_ball_vy_reg[3][31]_i_13_n_0
    SLICE_X86Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.786 r  updated_ball_vy_reg[3][31]_i_49/CO[3]
                         net (fo=1, routed)           0.000    33.786    updated_ball_vy_reg[3][31]_i_49_n_0
    SLICE_X86Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.903 r  updated_ball_vy_reg[3][31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.903    updated_ball_vy_reg[3][31]_i_51_n_0
    SLICE_X86Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.020 r  updated_ball_vy_reg[3][31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.020    updated_ball_vy_reg[3][31]_i_48_n_0
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.137 r  updated_ball_vy_reg[3][31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.137    updated_ball_vy_reg[3][31]_i_50_n_0
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.254 r  updated_ball_vy_reg[3][31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.254    updated_ball_vy_reg[3][31]_i_52_n_0
    SLICE_X86Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.473 f  updated_ball_vy_reg[3][31]_i_68/O[0]
                         net (fo=1, routed)           0.649    35.121    updated_ball_vy_reg[3]2[25]
    SLICE_X87Y8          LUT3 (Prop_lut3_I1_O)        0.295    35.416 f  updated_ball_vy[3][31]_i_54/O
                         net (fo=1, routed)           0.645    36.061    updated_ball_vy[3][31]_i_54_n_0
    SLICE_X87Y8          LUT5 (Prop_lut5_I0_O)        0.124    36.185 f  updated_ball_vy[3][31]_i_17/O
                         net (fo=1, routed)           1.329    37.514    updated_ball_vy[3][31]_i_17_n_0
    SLICE_X87Y2          LUT6 (Prop_lut6_I5_O)        0.124    37.638 r  updated_ball_vy[3][31]_i_3/O
                         net (fo=1, routed)           0.816    38.454    updated_ball_vy[3][31]_i_3_n_0
    SLICE_X85Y2          LUT6 (Prop_lut6_I0_O)        0.124    38.578 r  updated_ball_vy[3][31]_i_1/O
                         net (fo=32, routed)          1.887    40.465    updated_ball_vy[3][31]_i_1_n_0
    SLICE_X92Y4          FDRE                                         r  updated_ball_vy_reg[3][10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_vy_reg[3][30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.222ns  (logic 14.983ns (37.250%)  route 25.239ns (62.750%))
  Logic Levels:           40  (CARRY4=24 DSP48E1=2 FDRE=1 LUT2=7 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE                         0.000     0.000 r  white_x_reg[5]/C
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  white_x_reg[5]/Q
                         net (fo=26, routed)          4.067     4.585    white_x[5]
    SLICE_X61Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.709 r  collision_detected3__8_i_35/O
                         net (fo=1, routed)           0.000     4.709    collision_detected3__8_i_35_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.259 r  collision_detected3__8_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.259    collision_detected3__8_i_7_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  collision_detected3__8_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.373    collision_detected3__8_i_6_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  collision_detected3__8_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.487    collision_detected3__8_i_5_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.709 r  collision_detected3__8_i_4/O[0]
                         net (fo=3, routed)           1.814     7.523    collision_detected3__8_i_4_n_7
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    11.734 r  collision_detected3__9/PCOUT[47]
                         net (fo=1, routed)           0.002    11.736    collision_detected3__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.254 r  collision_detected3__10/P[1]
                         net (fo=2, routed)           1.032    14.286    collision_detected3__10_n_104
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.410 r  collision_detected_i_93/O
                         net (fo=1, routed)           0.000    14.410    collision_detected_i_93_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.790 r  collision_detected_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.790    collision_detected_reg_i_63_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.113 r  collision_detected_reg_i_58/O[1]
                         net (fo=2, routed)           1.631    16.744    collision_detected30_in__0[21]
    SLICE_X66Y45         LUT2 (Prop_lut2_I0_O)        0.306    17.050 r  collision_detected_i_61/O
                         net (fo=1, routed)           0.000    17.050    collision_detected_i_61_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.583 r  collision_detected_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.583    collision_detected_reg_i_33_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.898 f  collision_detected_reg_i_23/O[3]
                         net (fo=2, routed)           0.800    18.698    collision_detected_reg_i_23_n_4
    SLICE_X67Y45         LUT2 (Prop_lut2_I1_O)        0.307    19.005 r  collision_detected_i_11/O
                         net (fo=1, routed)           0.000    19.005    collision_detected_i_11_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.555 f  collision_detected_reg_i_2/CO[3]
                         net (fo=8, routed)           1.996    21.551    collision_detected1
    SLICE_X86Y22         LUT2 (Prop_lut2_I0_O)        0.124    21.675 r  updated_ball_vx[3][0]_i_2/O
                         net (fo=91, routed)          3.320    24.995    updated_ball_vx[3][0]_i_2_n_0
    SLICE_X92Y6          LUT5 (Prop_lut5_I4_O)        0.124    25.119 r  updated_ball_y[3][3]_i_4/O
                         net (fo=1, routed)           0.000    25.119    updated_ball_y[3][3]_i_4_n_0
    SLICE_X92Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.652 r  updated_ball_y_reg[3][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.652    updated_ball_y_reg[3][3]_i_1_n_0
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.769 r  updated_ball_y_reg[3][6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.769    updated_ball_y_reg[3][6]_i_1_n_0
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.886 r  updated_ball_y_reg[3][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.886    updated_ball_y_reg[3][11]_i_1_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.003 r  updated_ball_y_reg[3][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.003    updated_ball_y_reg[3][15]_i_1_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.120 r  updated_ball_y_reg[3][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.120    updated_ball_y_reg[3][19]_i_1_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.237 r  updated_ball_y_reg[3][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.237    updated_ball_y_reg[3][23]_i_1_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    26.574 f  updated_ball_y_reg[3][27]_i_1/O[1]
                         net (fo=4, routed)           1.002    27.575    updated_ball_y_reg[3][27]_i_1_n_6
    SLICE_X90Y10         LUT2 (Prop_lut2_I1_O)        0.306    27.881 r  updated_ball_y[3][31]_i_16/O
                         net (fo=1, routed)           0.000    27.881    updated_ball_y[3][31]_i_16_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.394 r  updated_ball_y_reg[3][31]_i_3/CO[3]
                         net (fo=122, routed)         3.135    31.529    updated_ball_y_reg[3][31]_i_3_n_0
    SLICE_X90Y0          LUT2 (Prop_lut2_I1_O)        0.124    31.653 r  updated_ball_y[3][31]_i_1/O
                         net (fo=34, routed)          1.358    33.012    updated_ball_y[3][31]_i_1_n_0
    SLICE_X86Y3          LUT6 (Prop_lut6_I4_O)        0.124    33.136 r  updated_ball_vy[3][31]_i_44/O
                         net (fo=1, routed)           0.000    33.136    updated_ball_vy[3][31]_i_44_n_0
    SLICE_X86Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.669 r  updated_ball_vy_reg[3][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.669    updated_ball_vy_reg[3][31]_i_13_n_0
    SLICE_X86Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.786 r  updated_ball_vy_reg[3][31]_i_49/CO[3]
                         net (fo=1, routed)           0.000    33.786    updated_ball_vy_reg[3][31]_i_49_n_0
    SLICE_X86Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.903 r  updated_ball_vy_reg[3][31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.903    updated_ball_vy_reg[3][31]_i_51_n_0
    SLICE_X86Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.020 r  updated_ball_vy_reg[3][31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.020    updated_ball_vy_reg[3][31]_i_48_n_0
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.137 r  updated_ball_vy_reg[3][31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.137    updated_ball_vy_reg[3][31]_i_50_n_0
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.254 r  updated_ball_vy_reg[3][31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.254    updated_ball_vy_reg[3][31]_i_52_n_0
    SLICE_X86Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.473 f  updated_ball_vy_reg[3][31]_i_68/O[0]
                         net (fo=1, routed)           0.649    35.121    updated_ball_vy_reg[3]2[25]
    SLICE_X87Y8          LUT3 (Prop_lut3_I1_O)        0.295    35.416 f  updated_ball_vy[3][31]_i_54/O
                         net (fo=1, routed)           0.645    36.061    updated_ball_vy[3][31]_i_54_n_0
    SLICE_X87Y8          LUT5 (Prop_lut5_I0_O)        0.124    36.185 f  updated_ball_vy[3][31]_i_17/O
                         net (fo=1, routed)           1.329    37.514    updated_ball_vy[3][31]_i_17_n_0
    SLICE_X87Y2          LUT6 (Prop_lut6_I5_O)        0.124    37.638 r  updated_ball_vy[3][31]_i_3/O
                         net (fo=1, routed)           0.816    38.454    updated_ball_vy[3][31]_i_3_n_0
    SLICE_X85Y2          LUT6 (Prop_lut6_I0_O)        0.124    38.578 r  updated_ball_vy[3][31]_i_1/O
                         net (fo=32, routed)          1.644    40.222    updated_ball_vy[3][31]_i_1_n_0
    SLICE_X89Y10         FDRE                                         r  updated_ball_vy_reg[3][30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_vy_reg[3][31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.222ns  (logic 14.983ns (37.250%)  route 25.239ns (62.750%))
  Logic Levels:           40  (CARRY4=24 DSP48E1=2 FDRE=1 LUT2=7 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE                         0.000     0.000 r  white_x_reg[5]/C
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  white_x_reg[5]/Q
                         net (fo=26, routed)          4.067     4.585    white_x[5]
    SLICE_X61Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.709 r  collision_detected3__8_i_35/O
                         net (fo=1, routed)           0.000     4.709    collision_detected3__8_i_35_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.259 r  collision_detected3__8_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.259    collision_detected3__8_i_7_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  collision_detected3__8_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.373    collision_detected3__8_i_6_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  collision_detected3__8_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.487    collision_detected3__8_i_5_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.709 r  collision_detected3__8_i_4/O[0]
                         net (fo=3, routed)           1.814     7.523    collision_detected3__8_i_4_n_7
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    11.734 r  collision_detected3__9/PCOUT[47]
                         net (fo=1, routed)           0.002    11.736    collision_detected3__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.254 r  collision_detected3__10/P[1]
                         net (fo=2, routed)           1.032    14.286    collision_detected3__10_n_104
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.410 r  collision_detected_i_93/O
                         net (fo=1, routed)           0.000    14.410    collision_detected_i_93_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.790 r  collision_detected_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.790    collision_detected_reg_i_63_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.113 r  collision_detected_reg_i_58/O[1]
                         net (fo=2, routed)           1.631    16.744    collision_detected30_in__0[21]
    SLICE_X66Y45         LUT2 (Prop_lut2_I0_O)        0.306    17.050 r  collision_detected_i_61/O
                         net (fo=1, routed)           0.000    17.050    collision_detected_i_61_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.583 r  collision_detected_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.583    collision_detected_reg_i_33_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.898 f  collision_detected_reg_i_23/O[3]
                         net (fo=2, routed)           0.800    18.698    collision_detected_reg_i_23_n_4
    SLICE_X67Y45         LUT2 (Prop_lut2_I1_O)        0.307    19.005 r  collision_detected_i_11/O
                         net (fo=1, routed)           0.000    19.005    collision_detected_i_11_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.555 f  collision_detected_reg_i_2/CO[3]
                         net (fo=8, routed)           1.996    21.551    collision_detected1
    SLICE_X86Y22         LUT2 (Prop_lut2_I0_O)        0.124    21.675 r  updated_ball_vx[3][0]_i_2/O
                         net (fo=91, routed)          3.320    24.995    updated_ball_vx[3][0]_i_2_n_0
    SLICE_X92Y6          LUT5 (Prop_lut5_I4_O)        0.124    25.119 r  updated_ball_y[3][3]_i_4/O
                         net (fo=1, routed)           0.000    25.119    updated_ball_y[3][3]_i_4_n_0
    SLICE_X92Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.652 r  updated_ball_y_reg[3][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.652    updated_ball_y_reg[3][3]_i_1_n_0
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.769 r  updated_ball_y_reg[3][6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.769    updated_ball_y_reg[3][6]_i_1_n_0
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.886 r  updated_ball_y_reg[3][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.886    updated_ball_y_reg[3][11]_i_1_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.003 r  updated_ball_y_reg[3][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.003    updated_ball_y_reg[3][15]_i_1_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.120 r  updated_ball_y_reg[3][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.120    updated_ball_y_reg[3][19]_i_1_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.237 r  updated_ball_y_reg[3][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.237    updated_ball_y_reg[3][23]_i_1_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    26.574 f  updated_ball_y_reg[3][27]_i_1/O[1]
                         net (fo=4, routed)           1.002    27.575    updated_ball_y_reg[3][27]_i_1_n_6
    SLICE_X90Y10         LUT2 (Prop_lut2_I1_O)        0.306    27.881 r  updated_ball_y[3][31]_i_16/O
                         net (fo=1, routed)           0.000    27.881    updated_ball_y[3][31]_i_16_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.394 r  updated_ball_y_reg[3][31]_i_3/CO[3]
                         net (fo=122, routed)         3.135    31.529    updated_ball_y_reg[3][31]_i_3_n_0
    SLICE_X90Y0          LUT2 (Prop_lut2_I1_O)        0.124    31.653 r  updated_ball_y[3][31]_i_1/O
                         net (fo=34, routed)          1.358    33.012    updated_ball_y[3][31]_i_1_n_0
    SLICE_X86Y3          LUT6 (Prop_lut6_I4_O)        0.124    33.136 r  updated_ball_vy[3][31]_i_44/O
                         net (fo=1, routed)           0.000    33.136    updated_ball_vy[3][31]_i_44_n_0
    SLICE_X86Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.669 r  updated_ball_vy_reg[3][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.669    updated_ball_vy_reg[3][31]_i_13_n_0
    SLICE_X86Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.786 r  updated_ball_vy_reg[3][31]_i_49/CO[3]
                         net (fo=1, routed)           0.000    33.786    updated_ball_vy_reg[3][31]_i_49_n_0
    SLICE_X86Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.903 r  updated_ball_vy_reg[3][31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.903    updated_ball_vy_reg[3][31]_i_51_n_0
    SLICE_X86Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.020 r  updated_ball_vy_reg[3][31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.020    updated_ball_vy_reg[3][31]_i_48_n_0
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.137 r  updated_ball_vy_reg[3][31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.137    updated_ball_vy_reg[3][31]_i_50_n_0
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.254 r  updated_ball_vy_reg[3][31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.254    updated_ball_vy_reg[3][31]_i_52_n_0
    SLICE_X86Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.473 f  updated_ball_vy_reg[3][31]_i_68/O[0]
                         net (fo=1, routed)           0.649    35.121    updated_ball_vy_reg[3]2[25]
    SLICE_X87Y8          LUT3 (Prop_lut3_I1_O)        0.295    35.416 f  updated_ball_vy[3][31]_i_54/O
                         net (fo=1, routed)           0.645    36.061    updated_ball_vy[3][31]_i_54_n_0
    SLICE_X87Y8          LUT5 (Prop_lut5_I0_O)        0.124    36.185 f  updated_ball_vy[3][31]_i_17/O
                         net (fo=1, routed)           1.329    37.514    updated_ball_vy[3][31]_i_17_n_0
    SLICE_X87Y2          LUT6 (Prop_lut6_I5_O)        0.124    37.638 r  updated_ball_vy[3][31]_i_3/O
                         net (fo=1, routed)           0.816    38.454    updated_ball_vy[3][31]_i_3_n_0
    SLICE_X85Y2          LUT6 (Prop_lut6_I0_O)        0.124    38.578 r  updated_ball_vy[3][31]_i_1/O
                         net (fo=32, routed)          1.644    40.222    updated_ball_vy[3][31]_i_1_n_0
    SLICE_X89Y10         FDRE                                         r  updated_ball_vy_reg[3][31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_vy_reg[3][11]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.175ns  (logic 14.983ns (37.294%)  route 25.192ns (62.706%))
  Logic Levels:           40  (CARRY4=24 DSP48E1=2 FDRE=1 LUT2=7 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE                         0.000     0.000 r  white_x_reg[5]/C
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  white_x_reg[5]/Q
                         net (fo=26, routed)          4.067     4.585    white_x[5]
    SLICE_X61Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.709 r  collision_detected3__8_i_35/O
                         net (fo=1, routed)           0.000     4.709    collision_detected3__8_i_35_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.259 r  collision_detected3__8_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.259    collision_detected3__8_i_7_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  collision_detected3__8_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.373    collision_detected3__8_i_6_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  collision_detected3__8_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.487    collision_detected3__8_i_5_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.709 r  collision_detected3__8_i_4/O[0]
                         net (fo=3, routed)           1.814     7.523    collision_detected3__8_i_4_n_7
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    11.734 r  collision_detected3__9/PCOUT[47]
                         net (fo=1, routed)           0.002    11.736    collision_detected3__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.254 r  collision_detected3__10/P[1]
                         net (fo=2, routed)           1.032    14.286    collision_detected3__10_n_104
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.410 r  collision_detected_i_93/O
                         net (fo=1, routed)           0.000    14.410    collision_detected_i_93_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.790 r  collision_detected_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.790    collision_detected_reg_i_63_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.113 r  collision_detected_reg_i_58/O[1]
                         net (fo=2, routed)           1.631    16.744    collision_detected30_in__0[21]
    SLICE_X66Y45         LUT2 (Prop_lut2_I0_O)        0.306    17.050 r  collision_detected_i_61/O
                         net (fo=1, routed)           0.000    17.050    collision_detected_i_61_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.583 r  collision_detected_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.583    collision_detected_reg_i_33_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.898 f  collision_detected_reg_i_23/O[3]
                         net (fo=2, routed)           0.800    18.698    collision_detected_reg_i_23_n_4
    SLICE_X67Y45         LUT2 (Prop_lut2_I1_O)        0.307    19.005 r  collision_detected_i_11/O
                         net (fo=1, routed)           0.000    19.005    collision_detected_i_11_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.555 f  collision_detected_reg_i_2/CO[3]
                         net (fo=8, routed)           1.996    21.551    collision_detected1
    SLICE_X86Y22         LUT2 (Prop_lut2_I0_O)        0.124    21.675 r  updated_ball_vx[3][0]_i_2/O
                         net (fo=91, routed)          3.320    24.995    updated_ball_vx[3][0]_i_2_n_0
    SLICE_X92Y6          LUT5 (Prop_lut5_I4_O)        0.124    25.119 r  updated_ball_y[3][3]_i_4/O
                         net (fo=1, routed)           0.000    25.119    updated_ball_y[3][3]_i_4_n_0
    SLICE_X92Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.652 r  updated_ball_y_reg[3][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.652    updated_ball_y_reg[3][3]_i_1_n_0
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.769 r  updated_ball_y_reg[3][6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.769    updated_ball_y_reg[3][6]_i_1_n_0
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.886 r  updated_ball_y_reg[3][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.886    updated_ball_y_reg[3][11]_i_1_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.003 r  updated_ball_y_reg[3][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.003    updated_ball_y_reg[3][15]_i_1_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.120 r  updated_ball_y_reg[3][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.120    updated_ball_y_reg[3][19]_i_1_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.237 r  updated_ball_y_reg[3][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.237    updated_ball_y_reg[3][23]_i_1_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    26.574 f  updated_ball_y_reg[3][27]_i_1/O[1]
                         net (fo=4, routed)           1.002    27.575    updated_ball_y_reg[3][27]_i_1_n_6
    SLICE_X90Y10         LUT2 (Prop_lut2_I1_O)        0.306    27.881 r  updated_ball_y[3][31]_i_16/O
                         net (fo=1, routed)           0.000    27.881    updated_ball_y[3][31]_i_16_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.394 r  updated_ball_y_reg[3][31]_i_3/CO[3]
                         net (fo=122, routed)         3.135    31.529    updated_ball_y_reg[3][31]_i_3_n_0
    SLICE_X90Y0          LUT2 (Prop_lut2_I1_O)        0.124    31.653 r  updated_ball_y[3][31]_i_1/O
                         net (fo=34, routed)          1.358    33.012    updated_ball_y[3][31]_i_1_n_0
    SLICE_X86Y3          LUT6 (Prop_lut6_I4_O)        0.124    33.136 r  updated_ball_vy[3][31]_i_44/O
                         net (fo=1, routed)           0.000    33.136    updated_ball_vy[3][31]_i_44_n_0
    SLICE_X86Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.669 r  updated_ball_vy_reg[3][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.669    updated_ball_vy_reg[3][31]_i_13_n_0
    SLICE_X86Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.786 r  updated_ball_vy_reg[3][31]_i_49/CO[3]
                         net (fo=1, routed)           0.000    33.786    updated_ball_vy_reg[3][31]_i_49_n_0
    SLICE_X86Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.903 r  updated_ball_vy_reg[3][31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.903    updated_ball_vy_reg[3][31]_i_51_n_0
    SLICE_X86Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.020 r  updated_ball_vy_reg[3][31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.020    updated_ball_vy_reg[3][31]_i_48_n_0
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.137 r  updated_ball_vy_reg[3][31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.137    updated_ball_vy_reg[3][31]_i_50_n_0
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.254 r  updated_ball_vy_reg[3][31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.254    updated_ball_vy_reg[3][31]_i_52_n_0
    SLICE_X86Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.473 f  updated_ball_vy_reg[3][31]_i_68/O[0]
                         net (fo=1, routed)           0.649    35.121    updated_ball_vy_reg[3]2[25]
    SLICE_X87Y8          LUT3 (Prop_lut3_I1_O)        0.295    35.416 f  updated_ball_vy[3][31]_i_54/O
                         net (fo=1, routed)           0.645    36.061    updated_ball_vy[3][31]_i_54_n_0
    SLICE_X87Y8          LUT5 (Prop_lut5_I0_O)        0.124    36.185 f  updated_ball_vy[3][31]_i_17/O
                         net (fo=1, routed)           1.329    37.514    updated_ball_vy[3][31]_i_17_n_0
    SLICE_X87Y2          LUT6 (Prop_lut6_I5_O)        0.124    37.638 r  updated_ball_vy[3][31]_i_3/O
                         net (fo=1, routed)           0.816    38.454    updated_ball_vy[3][31]_i_3_n_0
    SLICE_X85Y2          LUT6 (Prop_lut6_I0_O)        0.124    38.578 r  updated_ball_vy[3][31]_i_1/O
                         net (fo=32, routed)          1.597    40.175    updated_ball_vy[3][31]_i_1_n_0
    SLICE_X92Y5          FDRE                                         r  updated_ball_vy_reg[3][11]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_vy_reg[3][25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.074ns  (logic 14.983ns (37.388%)  route 25.091ns (62.612%))
  Logic Levels:           40  (CARRY4=24 DSP48E1=2 FDRE=1 LUT2=7 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE                         0.000     0.000 r  white_x_reg[5]/C
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  white_x_reg[5]/Q
                         net (fo=26, routed)          4.067     4.585    white_x[5]
    SLICE_X61Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.709 r  collision_detected3__8_i_35/O
                         net (fo=1, routed)           0.000     4.709    collision_detected3__8_i_35_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.259 r  collision_detected3__8_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.259    collision_detected3__8_i_7_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  collision_detected3__8_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.373    collision_detected3__8_i_6_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  collision_detected3__8_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.487    collision_detected3__8_i_5_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.709 r  collision_detected3__8_i_4/O[0]
                         net (fo=3, routed)           1.814     7.523    collision_detected3__8_i_4_n_7
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    11.734 r  collision_detected3__9/PCOUT[47]
                         net (fo=1, routed)           0.002    11.736    collision_detected3__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.254 r  collision_detected3__10/P[1]
                         net (fo=2, routed)           1.032    14.286    collision_detected3__10_n_104
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.410 r  collision_detected_i_93/O
                         net (fo=1, routed)           0.000    14.410    collision_detected_i_93_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.790 r  collision_detected_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.790    collision_detected_reg_i_63_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.113 r  collision_detected_reg_i_58/O[1]
                         net (fo=2, routed)           1.631    16.744    collision_detected30_in__0[21]
    SLICE_X66Y45         LUT2 (Prop_lut2_I0_O)        0.306    17.050 r  collision_detected_i_61/O
                         net (fo=1, routed)           0.000    17.050    collision_detected_i_61_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.583 r  collision_detected_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.583    collision_detected_reg_i_33_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.898 f  collision_detected_reg_i_23/O[3]
                         net (fo=2, routed)           0.800    18.698    collision_detected_reg_i_23_n_4
    SLICE_X67Y45         LUT2 (Prop_lut2_I1_O)        0.307    19.005 r  collision_detected_i_11/O
                         net (fo=1, routed)           0.000    19.005    collision_detected_i_11_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.555 f  collision_detected_reg_i_2/CO[3]
                         net (fo=8, routed)           1.996    21.551    collision_detected1
    SLICE_X86Y22         LUT2 (Prop_lut2_I0_O)        0.124    21.675 r  updated_ball_vx[3][0]_i_2/O
                         net (fo=91, routed)          3.320    24.995    updated_ball_vx[3][0]_i_2_n_0
    SLICE_X92Y6          LUT5 (Prop_lut5_I4_O)        0.124    25.119 r  updated_ball_y[3][3]_i_4/O
                         net (fo=1, routed)           0.000    25.119    updated_ball_y[3][3]_i_4_n_0
    SLICE_X92Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.652 r  updated_ball_y_reg[3][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.652    updated_ball_y_reg[3][3]_i_1_n_0
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.769 r  updated_ball_y_reg[3][6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.769    updated_ball_y_reg[3][6]_i_1_n_0
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.886 r  updated_ball_y_reg[3][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.886    updated_ball_y_reg[3][11]_i_1_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.003 r  updated_ball_y_reg[3][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.003    updated_ball_y_reg[3][15]_i_1_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.120 r  updated_ball_y_reg[3][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.120    updated_ball_y_reg[3][19]_i_1_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.237 r  updated_ball_y_reg[3][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.237    updated_ball_y_reg[3][23]_i_1_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    26.574 f  updated_ball_y_reg[3][27]_i_1/O[1]
                         net (fo=4, routed)           1.002    27.575    updated_ball_y_reg[3][27]_i_1_n_6
    SLICE_X90Y10         LUT2 (Prop_lut2_I1_O)        0.306    27.881 r  updated_ball_y[3][31]_i_16/O
                         net (fo=1, routed)           0.000    27.881    updated_ball_y[3][31]_i_16_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.394 r  updated_ball_y_reg[3][31]_i_3/CO[3]
                         net (fo=122, routed)         3.135    31.529    updated_ball_y_reg[3][31]_i_3_n_0
    SLICE_X90Y0          LUT2 (Prop_lut2_I1_O)        0.124    31.653 r  updated_ball_y[3][31]_i_1/O
                         net (fo=34, routed)          1.358    33.012    updated_ball_y[3][31]_i_1_n_0
    SLICE_X86Y3          LUT6 (Prop_lut6_I4_O)        0.124    33.136 r  updated_ball_vy[3][31]_i_44/O
                         net (fo=1, routed)           0.000    33.136    updated_ball_vy[3][31]_i_44_n_0
    SLICE_X86Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.669 r  updated_ball_vy_reg[3][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.669    updated_ball_vy_reg[3][31]_i_13_n_0
    SLICE_X86Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.786 r  updated_ball_vy_reg[3][31]_i_49/CO[3]
                         net (fo=1, routed)           0.000    33.786    updated_ball_vy_reg[3][31]_i_49_n_0
    SLICE_X86Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.903 r  updated_ball_vy_reg[3][31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.903    updated_ball_vy_reg[3][31]_i_51_n_0
    SLICE_X86Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.020 r  updated_ball_vy_reg[3][31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.020    updated_ball_vy_reg[3][31]_i_48_n_0
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.137 r  updated_ball_vy_reg[3][31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.137    updated_ball_vy_reg[3][31]_i_50_n_0
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.254 r  updated_ball_vy_reg[3][31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.254    updated_ball_vy_reg[3][31]_i_52_n_0
    SLICE_X86Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.473 f  updated_ball_vy_reg[3][31]_i_68/O[0]
                         net (fo=1, routed)           0.649    35.121    updated_ball_vy_reg[3]2[25]
    SLICE_X87Y8          LUT3 (Prop_lut3_I1_O)        0.295    35.416 f  updated_ball_vy[3][31]_i_54/O
                         net (fo=1, routed)           0.645    36.061    updated_ball_vy[3][31]_i_54_n_0
    SLICE_X87Y8          LUT5 (Prop_lut5_I0_O)        0.124    36.185 f  updated_ball_vy[3][31]_i_17/O
                         net (fo=1, routed)           1.329    37.514    updated_ball_vy[3][31]_i_17_n_0
    SLICE_X87Y2          LUT6 (Prop_lut6_I5_O)        0.124    37.638 r  updated_ball_vy[3][31]_i_3/O
                         net (fo=1, routed)           0.816    38.454    updated_ball_vy[3][31]_i_3_n_0
    SLICE_X85Y2          LUT6 (Prop_lut6_I0_O)        0.124    38.578 r  updated_ball_vy[3][31]_i_1/O
                         net (fo=32, routed)          1.496    40.074    updated_ball_vy[3][31]_i_1_n_0
    SLICE_X89Y9          FDRE                                         r  updated_ball_vy_reg[3][25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_vy_reg[3][26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.074ns  (logic 14.983ns (37.388%)  route 25.091ns (62.612%))
  Logic Levels:           40  (CARRY4=24 DSP48E1=2 FDRE=1 LUT2=7 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE                         0.000     0.000 r  white_x_reg[5]/C
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  white_x_reg[5]/Q
                         net (fo=26, routed)          4.067     4.585    white_x[5]
    SLICE_X61Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.709 r  collision_detected3__8_i_35/O
                         net (fo=1, routed)           0.000     4.709    collision_detected3__8_i_35_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.259 r  collision_detected3__8_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.259    collision_detected3__8_i_7_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  collision_detected3__8_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.373    collision_detected3__8_i_6_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  collision_detected3__8_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.487    collision_detected3__8_i_5_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.709 r  collision_detected3__8_i_4/O[0]
                         net (fo=3, routed)           1.814     7.523    collision_detected3__8_i_4_n_7
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    11.734 r  collision_detected3__9/PCOUT[47]
                         net (fo=1, routed)           0.002    11.736    collision_detected3__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.254 r  collision_detected3__10/P[1]
                         net (fo=2, routed)           1.032    14.286    collision_detected3__10_n_104
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.410 r  collision_detected_i_93/O
                         net (fo=1, routed)           0.000    14.410    collision_detected_i_93_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.790 r  collision_detected_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.790    collision_detected_reg_i_63_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.113 r  collision_detected_reg_i_58/O[1]
                         net (fo=2, routed)           1.631    16.744    collision_detected30_in__0[21]
    SLICE_X66Y45         LUT2 (Prop_lut2_I0_O)        0.306    17.050 r  collision_detected_i_61/O
                         net (fo=1, routed)           0.000    17.050    collision_detected_i_61_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.583 r  collision_detected_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.583    collision_detected_reg_i_33_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.898 f  collision_detected_reg_i_23/O[3]
                         net (fo=2, routed)           0.800    18.698    collision_detected_reg_i_23_n_4
    SLICE_X67Y45         LUT2 (Prop_lut2_I1_O)        0.307    19.005 r  collision_detected_i_11/O
                         net (fo=1, routed)           0.000    19.005    collision_detected_i_11_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.555 f  collision_detected_reg_i_2/CO[3]
                         net (fo=8, routed)           1.996    21.551    collision_detected1
    SLICE_X86Y22         LUT2 (Prop_lut2_I0_O)        0.124    21.675 r  updated_ball_vx[3][0]_i_2/O
                         net (fo=91, routed)          3.320    24.995    updated_ball_vx[3][0]_i_2_n_0
    SLICE_X92Y6          LUT5 (Prop_lut5_I4_O)        0.124    25.119 r  updated_ball_y[3][3]_i_4/O
                         net (fo=1, routed)           0.000    25.119    updated_ball_y[3][3]_i_4_n_0
    SLICE_X92Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.652 r  updated_ball_y_reg[3][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.652    updated_ball_y_reg[3][3]_i_1_n_0
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.769 r  updated_ball_y_reg[3][6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.769    updated_ball_y_reg[3][6]_i_1_n_0
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.886 r  updated_ball_y_reg[3][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.886    updated_ball_y_reg[3][11]_i_1_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.003 r  updated_ball_y_reg[3][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.003    updated_ball_y_reg[3][15]_i_1_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.120 r  updated_ball_y_reg[3][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.120    updated_ball_y_reg[3][19]_i_1_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.237 r  updated_ball_y_reg[3][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.237    updated_ball_y_reg[3][23]_i_1_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    26.574 f  updated_ball_y_reg[3][27]_i_1/O[1]
                         net (fo=4, routed)           1.002    27.575    updated_ball_y_reg[3][27]_i_1_n_6
    SLICE_X90Y10         LUT2 (Prop_lut2_I1_O)        0.306    27.881 r  updated_ball_y[3][31]_i_16/O
                         net (fo=1, routed)           0.000    27.881    updated_ball_y[3][31]_i_16_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.394 r  updated_ball_y_reg[3][31]_i_3/CO[3]
                         net (fo=122, routed)         3.135    31.529    updated_ball_y_reg[3][31]_i_3_n_0
    SLICE_X90Y0          LUT2 (Prop_lut2_I1_O)        0.124    31.653 r  updated_ball_y[3][31]_i_1/O
                         net (fo=34, routed)          1.358    33.012    updated_ball_y[3][31]_i_1_n_0
    SLICE_X86Y3          LUT6 (Prop_lut6_I4_O)        0.124    33.136 r  updated_ball_vy[3][31]_i_44/O
                         net (fo=1, routed)           0.000    33.136    updated_ball_vy[3][31]_i_44_n_0
    SLICE_X86Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.669 r  updated_ball_vy_reg[3][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.669    updated_ball_vy_reg[3][31]_i_13_n_0
    SLICE_X86Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.786 r  updated_ball_vy_reg[3][31]_i_49/CO[3]
                         net (fo=1, routed)           0.000    33.786    updated_ball_vy_reg[3][31]_i_49_n_0
    SLICE_X86Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.903 r  updated_ball_vy_reg[3][31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.903    updated_ball_vy_reg[3][31]_i_51_n_0
    SLICE_X86Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.020 r  updated_ball_vy_reg[3][31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.020    updated_ball_vy_reg[3][31]_i_48_n_0
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.137 r  updated_ball_vy_reg[3][31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.137    updated_ball_vy_reg[3][31]_i_50_n_0
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.254 r  updated_ball_vy_reg[3][31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.254    updated_ball_vy_reg[3][31]_i_52_n_0
    SLICE_X86Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.473 f  updated_ball_vy_reg[3][31]_i_68/O[0]
                         net (fo=1, routed)           0.649    35.121    updated_ball_vy_reg[3]2[25]
    SLICE_X87Y8          LUT3 (Prop_lut3_I1_O)        0.295    35.416 f  updated_ball_vy[3][31]_i_54/O
                         net (fo=1, routed)           0.645    36.061    updated_ball_vy[3][31]_i_54_n_0
    SLICE_X87Y8          LUT5 (Prop_lut5_I0_O)        0.124    36.185 f  updated_ball_vy[3][31]_i_17/O
                         net (fo=1, routed)           1.329    37.514    updated_ball_vy[3][31]_i_17_n_0
    SLICE_X87Y2          LUT6 (Prop_lut6_I5_O)        0.124    37.638 r  updated_ball_vy[3][31]_i_3/O
                         net (fo=1, routed)           0.816    38.454    updated_ball_vy[3][31]_i_3_n_0
    SLICE_X85Y2          LUT6 (Prop_lut6_I0_O)        0.124    38.578 r  updated_ball_vy[3][31]_i_1/O
                         net (fo=32, routed)          1.496    40.074    updated_ball_vy[3][31]_i_1_n_0
    SLICE_X89Y9          FDRE                                         r  updated_ball_vy_reg[3][26]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_x_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_vy_reg[3][27]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.074ns  (logic 14.983ns (37.388%)  route 25.091ns (62.612%))
  Logic Levels:           40  (CARRY4=24 DSP48E1=2 FDRE=1 LUT2=7 LUT3=1 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y30         FDRE                         0.000     0.000 r  white_x_reg[5]/C
    SLICE_X90Y30         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  white_x_reg[5]/Q
                         net (fo=26, routed)          4.067     4.585    white_x[5]
    SLICE_X61Y28         LUT2 (Prop_lut2_I0_O)        0.124     4.709 r  collision_detected3__8_i_35/O
                         net (fo=1, routed)           0.000     4.709    collision_detected3__8_i_35_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.259 r  collision_detected3__8_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.259    collision_detected3__8_i_7_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.373 r  collision_detected3__8_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.373    collision_detected3__8_i_6_n_0
    SLICE_X61Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.487 r  collision_detected3__8_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.487    collision_detected3__8_i_5_n_0
    SLICE_X61Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.709 r  collision_detected3__8_i_4/O[0]
                         net (fo=3, routed)           1.814     7.523    collision_detected3__8_i_4_n_7
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    11.734 r  collision_detected3__9/PCOUT[47]
                         net (fo=1, routed)           0.002    11.736    collision_detected3__9_n_106
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    13.254 r  collision_detected3__10/P[1]
                         net (fo=2, routed)           1.032    14.286    collision_detected3__10_n_104
    SLICE_X36Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.410 r  collision_detected_i_93/O
                         net (fo=1, routed)           0.000    14.410    collision_detected_i_93_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.790 r  collision_detected_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000    14.790    collision_detected_reg_i_63_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.113 r  collision_detected_reg_i_58/O[1]
                         net (fo=2, routed)           1.631    16.744    collision_detected30_in__0[21]
    SLICE_X66Y45         LUT2 (Prop_lut2_I0_O)        0.306    17.050 r  collision_detected_i_61/O
                         net (fo=1, routed)           0.000    17.050    collision_detected_i_61_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.583 r  collision_detected_reg_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.583    collision_detected_reg_i_33_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.898 f  collision_detected_reg_i_23/O[3]
                         net (fo=2, routed)           0.800    18.698    collision_detected_reg_i_23_n_4
    SLICE_X67Y45         LUT2 (Prop_lut2_I1_O)        0.307    19.005 r  collision_detected_i_11/O
                         net (fo=1, routed)           0.000    19.005    collision_detected_i_11_n_0
    SLICE_X67Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.555 f  collision_detected_reg_i_2/CO[3]
                         net (fo=8, routed)           1.996    21.551    collision_detected1
    SLICE_X86Y22         LUT2 (Prop_lut2_I0_O)        0.124    21.675 r  updated_ball_vx[3][0]_i_2/O
                         net (fo=91, routed)          3.320    24.995    updated_ball_vx[3][0]_i_2_n_0
    SLICE_X92Y6          LUT5 (Prop_lut5_I4_O)        0.124    25.119 r  updated_ball_y[3][3]_i_4/O
                         net (fo=1, routed)           0.000    25.119    updated_ball_y[3][3]_i_4_n_0
    SLICE_X92Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.652 r  updated_ball_y_reg[3][3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.652    updated_ball_y_reg[3][3]_i_1_n_0
    SLICE_X92Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.769 r  updated_ball_y_reg[3][6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.769    updated_ball_y_reg[3][6]_i_1_n_0
    SLICE_X92Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.886 r  updated_ball_y_reg[3][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.886    updated_ball_y_reg[3][11]_i_1_n_0
    SLICE_X92Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.003 r  updated_ball_y_reg[3][15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.003    updated_ball_y_reg[3][15]_i_1_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.120 r  updated_ball_y_reg[3][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.120    updated_ball_y_reg[3][19]_i_1_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.237 r  updated_ball_y_reg[3][23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    26.237    updated_ball_y_reg[3][23]_i_1_n_0
    SLICE_X92Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    26.574 f  updated_ball_y_reg[3][27]_i_1/O[1]
                         net (fo=4, routed)           1.002    27.575    updated_ball_y_reg[3][27]_i_1_n_6
    SLICE_X90Y10         LUT2 (Prop_lut2_I1_O)        0.306    27.881 r  updated_ball_y[3][31]_i_16/O
                         net (fo=1, routed)           0.000    27.881    updated_ball_y[3][31]_i_16_n_0
    SLICE_X90Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    28.394 r  updated_ball_y_reg[3][31]_i_3/CO[3]
                         net (fo=122, routed)         3.135    31.529    updated_ball_y_reg[3][31]_i_3_n_0
    SLICE_X90Y0          LUT2 (Prop_lut2_I1_O)        0.124    31.653 r  updated_ball_y[3][31]_i_1/O
                         net (fo=34, routed)          1.358    33.012    updated_ball_y[3][31]_i_1_n_0
    SLICE_X86Y3          LUT6 (Prop_lut6_I4_O)        0.124    33.136 r  updated_ball_vy[3][31]_i_44/O
                         net (fo=1, routed)           0.000    33.136    updated_ball_vy[3][31]_i_44_n_0
    SLICE_X86Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.669 r  updated_ball_vy_reg[3][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.669    updated_ball_vy_reg[3][31]_i_13_n_0
    SLICE_X86Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.786 r  updated_ball_vy_reg[3][31]_i_49/CO[3]
                         net (fo=1, routed)           0.000    33.786    updated_ball_vy_reg[3][31]_i_49_n_0
    SLICE_X86Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.903 r  updated_ball_vy_reg[3][31]_i_51/CO[3]
                         net (fo=1, routed)           0.000    33.903    updated_ball_vy_reg[3][31]_i_51_n_0
    SLICE_X86Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.020 r  updated_ball_vy_reg[3][31]_i_48/CO[3]
                         net (fo=1, routed)           0.000    34.020    updated_ball_vy_reg[3][31]_i_48_n_0
    SLICE_X86Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.137 r  updated_ball_vy_reg[3][31]_i_50/CO[3]
                         net (fo=1, routed)           0.000    34.137    updated_ball_vy_reg[3][31]_i_50_n_0
    SLICE_X86Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.254 r  updated_ball_vy_reg[3][31]_i_52/CO[3]
                         net (fo=1, routed)           0.000    34.254    updated_ball_vy_reg[3][31]_i_52_n_0
    SLICE_X86Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    34.473 f  updated_ball_vy_reg[3][31]_i_68/O[0]
                         net (fo=1, routed)           0.649    35.121    updated_ball_vy_reg[3]2[25]
    SLICE_X87Y8          LUT3 (Prop_lut3_I1_O)        0.295    35.416 f  updated_ball_vy[3][31]_i_54/O
                         net (fo=1, routed)           0.645    36.061    updated_ball_vy[3][31]_i_54_n_0
    SLICE_X87Y8          LUT5 (Prop_lut5_I0_O)        0.124    36.185 f  updated_ball_vy[3][31]_i_17/O
                         net (fo=1, routed)           1.329    37.514    updated_ball_vy[3][31]_i_17_n_0
    SLICE_X87Y2          LUT6 (Prop_lut6_I5_O)        0.124    37.638 r  updated_ball_vy[3][31]_i_3/O
                         net (fo=1, routed)           0.816    38.454    updated_ball_vy[3][31]_i_3_n_0
    SLICE_X85Y2          LUT6 (Prop_lut6_I0_O)        0.124    38.578 r  updated_ball_vy[3][31]_i_1/O
                         net (fo=32, routed)          1.496    40.074    updated_ball_vy[3][31]_i_1_n_0
    SLICE_X89Y9          FDRE                                         r  updated_ball_vy_reg[3][27]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 white_x_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            white_x_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.209ns  (logic 0.141ns (67.433%)  route 0.068ns (32.567%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y31         FDSE                         0.000     0.000 r  white_x_reg[0]/C
    SLICE_X89Y31         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  white_x_reg[0]/Q
                         net (fo=26, routed)          0.068     0.209    white_x[0]
    SLICE_X89Y31         FDSE                                         r  white_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 white_ball_movement_proc.btnl_pressed_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            direction_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.227ns (72.858%)  route 0.085ns (27.142%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y32        FDRE                         0.000     0.000 r  white_ball_movement_proc.btnl_pressed_reg/C
    SLICE_X101Y32        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  white_ball_movement_proc.btnl_pressed_reg/Q
                         net (fo=3, routed)           0.085     0.213    btnl_pressed
    SLICE_X101Y32        LUT6 (Prop_lut6_I3_O)        0.099     0.312 r  direction[2]_i_1/O
                         net (fo=1, routed)           0.000     0.312    direction[2]_i_1_n_0
    SLICE_X101Y32        FDRE                                         r  direction_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_white_vy_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            white_vy_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.476%)  route 0.191ns (57.524%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y10         FDRE                         0.000     0.000 r  updated_white_vy_reg[28]/C
    SLICE_X99Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_white_vy_reg[28]/Q
                         net (fo=11, routed)          0.191     0.332    updated_white_vy_reg_n_0_[28]
    SLICE_X95Y10         FDRE                                         r  white_vy_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball_y_reg[2][26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_y_reg[2][27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.268ns (79.739%)  route 0.068ns (20.261%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y12         FDRE                         0.000     0.000 r  updated_ball_y_reg[2][26]/C
    SLICE_X81Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_ball_y_reg[2][26]/Q
                         net (fo=4, routed)           0.068     0.209    updated_ball_y_reg[2][26]
    SLICE_X81Y12         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.336 r  updated_ball_y_reg[2][27]_i_1/O[3]
                         net (fo=4, routed)           0.000     0.336    updated_ball_y_reg[2][27]_i_1_n_4
    SLICE_X81Y12         FDRE                                         r  updated_ball_y_reg[2][27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball_y_reg[2][16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_y_reg[2][17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y10         FDRE                         0.000     0.000 r  updated_ball_y_reg[2][16]/C
    SLICE_X81Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_ball_y_reg[2][16]/Q
                         net (fo=4, routed)           0.079     0.220    updated_ball_y_reg[2][16]
    SLICE_X81Y10         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  updated_ball_y_reg[2][19]_i_1/O[1]
                         net (fo=4, routed)           0.000     0.344    updated_ball_y_reg[2][19]_i_1_n_6
    SLICE_X81Y10         FDRE                                         r  updated_ball_y_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball_y_reg[2][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_y_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y6          FDRE                         0.000     0.000 r  updated_ball_y_reg[2][0]/C
    SLICE_X81Y6          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_ball_y_reg[2][0]/Q
                         net (fo=8, routed)           0.079     0.220    updated_ball_y_reg[2][0]
    SLICE_X81Y6          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  updated_ball_y_reg[2][3]_i_1/O[1]
                         net (fo=5, routed)           0.000     0.344    updated_ball_y_reg[2][3]_i_1_n_6
    SLICE_X81Y6          FDSE                                         r  updated_ball_y_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball_y_reg[2][20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_y_reg[2][21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y11         FDRE                         0.000     0.000 r  updated_ball_y_reg[2][20]/C
    SLICE_X81Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_ball_y_reg[2][20]/Q
                         net (fo=4, routed)           0.079     0.220    updated_ball_y_reg[2][20]
    SLICE_X81Y11         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  updated_ball_y_reg[2][23]_i_1/O[1]
                         net (fo=4, routed)           0.000     0.344    updated_ball_y_reg[2][23]_i_1_n_6
    SLICE_X81Y11         FDRE                                         r  updated_ball_y_reg[2][21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball_y_reg[2][24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_y_reg[2][25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y12         FDRE                         0.000     0.000 r  updated_ball_y_reg[2][24]/C
    SLICE_X81Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_ball_y_reg[2][24]/Q
                         net (fo=4, routed)           0.079     0.220    updated_ball_y_reg[2][24]
    SLICE_X81Y12         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  updated_ball_y_reg[2][27]_i_1/O[1]
                         net (fo=4, routed)           0.000     0.344    updated_ball_y_reg[2][27]_i_1_n_6
    SLICE_X81Y12         FDRE                                         r  updated_ball_y_reg[2][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball_y_reg[2][28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_y_reg[2][29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y13         FDRE                         0.000     0.000 r  updated_ball_y_reg[2][28]/C
    SLICE_X81Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_ball_y_reg[2][28]/Q
                         net (fo=4, routed)           0.079     0.220    updated_ball_y_reg[2][28]
    SLICE_X81Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.344 r  updated_ball_y_reg[2][31]_i_2/O[1]
                         net (fo=4, routed)           0.000     0.344    updated_ball_y_reg[2][31]_i_2_n_6
    SLICE_X81Y13         FDRE                                         r  updated_ball_y_reg[2][29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 updated_ball_y_reg[2][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            updated_ball_y_reg[2][13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.265ns (76.508%)  route 0.081ns (23.492%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y9          FDRE                         0.000     0.000 r  updated_ball_y_reg[2][12]/C
    SLICE_X81Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  updated_ball_y_reg[2][12]/Q
                         net (fo=4, routed)           0.081     0.222    updated_ball_y_reg[2][12]
    SLICE_X81Y9          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.346 r  updated_ball_y_reg[2][15]_i_1/O[1]
                         net (fo=4, routed)           0.000     0.346    updated_ball_y_reg[2][15]_i_1_n_6
    SLICE_X81Y9          FDRE                                         r  updated_ball_y_reg[2][13]/D
  -------------------------------------------------------------------    -------------------





