Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Nov 12 02:57:16 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab6_2_timing_summary_routed.rpt -pb lab6_2_timing_summary_routed.pb -rpx lab6_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 60 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: kd/key_down_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pic_reg[10]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pic_reg[11]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pic_reg[12]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pic_reg[13]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pic_reg[14]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pic_reg[15]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pic_reg[16]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pic_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pic_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pic_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pic_reg[4]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pic_reg[5]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pic_reg[6]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pic_reg[7]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pic_reg[8]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pic_reg[9]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[10][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[11][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[12][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[13][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[14][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[15][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[16][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[16][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[16][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[16][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[16][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[16][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[16][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[16][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[16][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[16][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[5][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[6][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[8][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[9][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x_reg[9][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[10][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[10][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[10][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[10][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[10][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[10][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[10][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[10][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[10][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[10][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[11][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[11][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[11][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[11][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[11][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[11][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[11][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[11][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[11][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[12][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[12][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[12][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[12][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[12][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[12][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[12][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[12][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[12][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[12][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[13][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[13][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[13][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[13][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[13][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[13][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[13][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[13][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[13][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[13][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[14][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[14][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[14][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[14][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[14][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[14][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[14][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[14][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[14][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[14][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[15][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[15][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[15][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[15][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[15][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[15][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[15][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[15][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[15][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[16][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[16][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[16][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[16][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[16][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[16][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[16][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[16][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[16][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[16][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[2][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[2][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[2][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[2][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[2][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[2][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[2][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[2][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[2][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[2][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[3][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[3][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[3][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[3][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[3][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[3][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[3][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[3][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[3][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[3][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[4][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[4][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[4][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[4][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[4][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[4][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[4][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[4][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[4][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[5][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[5][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[5][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[5][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[5][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[5][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[5][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[5][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[5][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[5][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[6][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[6][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[6][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[6][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[6][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[6][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[6][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[6][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[6][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[6][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[7][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[7][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[7][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[7][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[7][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[7][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[7][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[7][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[7][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[7][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[8][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[8][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[8][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[8][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[8][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[8][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[8][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[8][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[8][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[8][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[9][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[9][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[9][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[9][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[9][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[9][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[9][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[9][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[9][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: y_reg[9][9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 471 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.027    -2066.499                    690                 1639        0.175        0.000                      0                 1639        4.500        0.000                       0                   627  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -4.027    -2066.499                    690                 1152        0.175        0.000                      0                 1152        4.500        0.000                       0                   627  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.593        0.000                      0                  487        0.358        0.000                      0                  487  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          690  Failing Endpoints,  Worst Slack       -4.027ns,  Total Violation    -2066.499ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.027ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[7][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.689ns  (logic 4.156ns (30.359%)  route 9.533ns (69.641%))
  Logic Levels:           18  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  key_1_code_reg[1]/Q
                         net (fo=34, routed)          1.154     6.679    kd/key_1_code_reg[8]_0[1]
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.803 f  kd/key_1[4]_i_157/O
                         net (fo=1, routed)           0.000     6.803    kd/key_1[4]_i_157_n_0
    SLICE_X35Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     7.020 f  kd/key_1_reg[4]_i_131/O
                         net (fo=1, routed)           0.000     7.020    kd/key_1_reg[4]_i_131_n_0
    SLICE_X35Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.114 f  kd/key_1_reg[4]_i_69/O
                         net (fo=1, routed)           1.108     8.222    kd/key_1_reg[4]_i_69_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.316     8.538 f  kd/key_1[4]_i_34/O
                         net (fo=1, routed)           0.304     8.842    kd/key_1[4]_i_34_n_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124     8.966 f  kd/key_1[4]_i_18/O
                         net (fo=78, routed)          1.018     9.984    kd/key_1[4]_i_18_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.108 r  kd/key_1_code[4]_i_2/O
                         net (fo=6, routed)           0.553    10.661    kd/key_1_code[4]_i_2_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.785 r  kd/key_2[4]_i_61/O
                         net (fo=1, routed)           0.000    10.785    kd/key_2[4]_i_61_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.359 r  kd/key_2_reg[4]_i_27/CO[2]
                         net (fo=1, routed)           0.311    11.670    key_1_code2
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.310    11.980 f  key_2[4]_i_12/O
                         net (fo=2, routed)           0.305    12.285    kd/key_2_reg[1]_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.409 r  kd/key_1[4]_i_13/O
                         net (fo=1, routed)           0.149    12.557    kd/key_1[4]_i_13_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.681 r  kd/key_1[4]_i_4/O
                         net (fo=16, routed)          0.677    13.358    kd/key_1[4]_i_4_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.482 r  kd/key_1_code[2]_i_1/O
                         net (fo=17, routed)          0.713    14.195    kd/key_1_code_reg[8][2]
    SLICE_X35Y20         MUXF7 (Prop_muxf7_S_O)       0.276    14.471 f  kd/task_finish_reg[0]_i_68/O
                         net (fo=1, routed)           0.000    14.471    kd/task_finish_reg[0]_i_68_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    14.565 f  kd/task_finish_reg[0]_i_23/O
                         net (fo=1, routed)           0.976    15.541    kd/task_finish_reg[0]_i_23_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.316    15.857 f  kd/task_finish[0]_i_9/O
                         net (fo=1, routed)           0.000    15.857    kd/task_finish[0]_i_9_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    16.069 f  kd/task_finish_reg[0]_i_3/O
                         net (fo=22, routed)          0.614    16.683    kd/task_finish_reg[0]_i_3_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I1_O)        0.299    16.982 r  kd/x[2][9]_i_3/O
                         net (fo=41, routed)          0.598    17.581    kd/x[2][9]_i_3_n_0
    SLICE_X37Y18         LUT4 (Prop_lut4_I2_O)        0.124    17.705 r  kd/x[7][9]_i_1/O
                         net (fo=20, routed)          1.054    18.759    kd_n_354
    SLICE_X37Y10         FDCE                                         r  x_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X37Y10         FDCE                                         r  x_reg[7][0]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X37Y10         FDCE (Setup_fdce_C_CE)      -0.205    14.732    x_reg[7][0]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -18.759    
  -------------------------------------------------------------------
                         slack                                 -4.027    

Slack (VIOLATED) :        -4.027ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[7][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.689ns  (logic 4.156ns (30.359%)  route 9.533ns (69.641%))
  Logic Levels:           18  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  key_1_code_reg[1]/Q
                         net (fo=34, routed)          1.154     6.679    kd/key_1_code_reg[8]_0[1]
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.803 f  kd/key_1[4]_i_157/O
                         net (fo=1, routed)           0.000     6.803    kd/key_1[4]_i_157_n_0
    SLICE_X35Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     7.020 f  kd/key_1_reg[4]_i_131/O
                         net (fo=1, routed)           0.000     7.020    kd/key_1_reg[4]_i_131_n_0
    SLICE_X35Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.114 f  kd/key_1_reg[4]_i_69/O
                         net (fo=1, routed)           1.108     8.222    kd/key_1_reg[4]_i_69_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.316     8.538 f  kd/key_1[4]_i_34/O
                         net (fo=1, routed)           0.304     8.842    kd/key_1[4]_i_34_n_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124     8.966 f  kd/key_1[4]_i_18/O
                         net (fo=78, routed)          1.018     9.984    kd/key_1[4]_i_18_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.108 r  kd/key_1_code[4]_i_2/O
                         net (fo=6, routed)           0.553    10.661    kd/key_1_code[4]_i_2_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.785 r  kd/key_2[4]_i_61/O
                         net (fo=1, routed)           0.000    10.785    kd/key_2[4]_i_61_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.359 r  kd/key_2_reg[4]_i_27/CO[2]
                         net (fo=1, routed)           0.311    11.670    key_1_code2
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.310    11.980 f  key_2[4]_i_12/O
                         net (fo=2, routed)           0.305    12.285    kd/key_2_reg[1]_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.409 r  kd/key_1[4]_i_13/O
                         net (fo=1, routed)           0.149    12.557    kd/key_1[4]_i_13_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.681 r  kd/key_1[4]_i_4/O
                         net (fo=16, routed)          0.677    13.358    kd/key_1[4]_i_4_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.482 r  kd/key_1_code[2]_i_1/O
                         net (fo=17, routed)          0.713    14.195    kd/key_1_code_reg[8][2]
    SLICE_X35Y20         MUXF7 (Prop_muxf7_S_O)       0.276    14.471 f  kd/task_finish_reg[0]_i_68/O
                         net (fo=1, routed)           0.000    14.471    kd/task_finish_reg[0]_i_68_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    14.565 f  kd/task_finish_reg[0]_i_23/O
                         net (fo=1, routed)           0.976    15.541    kd/task_finish_reg[0]_i_23_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.316    15.857 f  kd/task_finish[0]_i_9/O
                         net (fo=1, routed)           0.000    15.857    kd/task_finish[0]_i_9_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    16.069 f  kd/task_finish_reg[0]_i_3/O
                         net (fo=22, routed)          0.614    16.683    kd/task_finish_reg[0]_i_3_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I1_O)        0.299    16.982 r  kd/x[2][9]_i_3/O
                         net (fo=41, routed)          0.598    17.581    kd/x[2][9]_i_3_n_0
    SLICE_X37Y18         LUT4 (Prop_lut4_I2_O)        0.124    17.705 r  kd/x[7][9]_i_1/O
                         net (fo=20, routed)          1.054    18.759    kd_n_354
    SLICE_X37Y10         FDCE                                         r  x_reg[7][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X37Y10         FDCE                                         r  x_reg[7][1]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X37Y10         FDCE (Setup_fdce_C_CE)      -0.205    14.732    x_reg[7][1]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -18.759    
  -------------------------------------------------------------------
                         slack                                 -4.027    

Slack (VIOLATED) :        -4.027ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[7][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.689ns  (logic 4.156ns (30.359%)  route 9.533ns (69.641%))
  Logic Levels:           18  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  key_1_code_reg[1]/Q
                         net (fo=34, routed)          1.154     6.679    kd/key_1_code_reg[8]_0[1]
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.803 f  kd/key_1[4]_i_157/O
                         net (fo=1, routed)           0.000     6.803    kd/key_1[4]_i_157_n_0
    SLICE_X35Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     7.020 f  kd/key_1_reg[4]_i_131/O
                         net (fo=1, routed)           0.000     7.020    kd/key_1_reg[4]_i_131_n_0
    SLICE_X35Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.114 f  kd/key_1_reg[4]_i_69/O
                         net (fo=1, routed)           1.108     8.222    kd/key_1_reg[4]_i_69_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.316     8.538 f  kd/key_1[4]_i_34/O
                         net (fo=1, routed)           0.304     8.842    kd/key_1[4]_i_34_n_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124     8.966 f  kd/key_1[4]_i_18/O
                         net (fo=78, routed)          1.018     9.984    kd/key_1[4]_i_18_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.108 r  kd/key_1_code[4]_i_2/O
                         net (fo=6, routed)           0.553    10.661    kd/key_1_code[4]_i_2_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.785 r  kd/key_2[4]_i_61/O
                         net (fo=1, routed)           0.000    10.785    kd/key_2[4]_i_61_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.359 r  kd/key_2_reg[4]_i_27/CO[2]
                         net (fo=1, routed)           0.311    11.670    key_1_code2
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.310    11.980 f  key_2[4]_i_12/O
                         net (fo=2, routed)           0.305    12.285    kd/key_2_reg[1]_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.409 r  kd/key_1[4]_i_13/O
                         net (fo=1, routed)           0.149    12.557    kd/key_1[4]_i_13_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.681 r  kd/key_1[4]_i_4/O
                         net (fo=16, routed)          0.677    13.358    kd/key_1[4]_i_4_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.482 r  kd/key_1_code[2]_i_1/O
                         net (fo=17, routed)          0.713    14.195    kd/key_1_code_reg[8][2]
    SLICE_X35Y20         MUXF7 (Prop_muxf7_S_O)       0.276    14.471 f  kd/task_finish_reg[0]_i_68/O
                         net (fo=1, routed)           0.000    14.471    kd/task_finish_reg[0]_i_68_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    14.565 f  kd/task_finish_reg[0]_i_23/O
                         net (fo=1, routed)           0.976    15.541    kd/task_finish_reg[0]_i_23_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.316    15.857 f  kd/task_finish[0]_i_9/O
                         net (fo=1, routed)           0.000    15.857    kd/task_finish[0]_i_9_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    16.069 f  kd/task_finish_reg[0]_i_3/O
                         net (fo=22, routed)          0.614    16.683    kd/task_finish_reg[0]_i_3_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I1_O)        0.299    16.982 r  kd/x[2][9]_i_3/O
                         net (fo=41, routed)          0.598    17.581    kd/x[2][9]_i_3_n_0
    SLICE_X37Y18         LUT4 (Prop_lut4_I2_O)        0.124    17.705 r  kd/x[7][9]_i_1/O
                         net (fo=20, routed)          1.054    18.759    kd_n_354
    SLICE_X37Y10         FDCE                                         r  y_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.443    14.784    clk_IBUF_BUFG
    SLICE_X37Y10         FDCE                                         r  y_reg[7][3]/C
                         clock pessimism              0.188    14.972    
                         clock uncertainty           -0.035    14.937    
    SLICE_X37Y10         FDCE (Setup_fdce_C_CE)      -0.205    14.732    y_reg[7][3]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                         -18.759    
  -------------------------------------------------------------------
                         slack                                 -4.027    

Slack (VIOLATED) :        -3.987ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[8][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.678ns  (logic 4.156ns (30.385%)  route 9.522ns (69.615%))
  Logic Levels:           18  (CARRY4=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  key_1_code_reg[1]/Q
                         net (fo=34, routed)          1.154     6.679    kd/key_1_code_reg[8]_0[1]
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.803 f  kd/key_1[4]_i_157/O
                         net (fo=1, routed)           0.000     6.803    kd/key_1[4]_i_157_n_0
    SLICE_X35Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     7.020 f  kd/key_1_reg[4]_i_131/O
                         net (fo=1, routed)           0.000     7.020    kd/key_1_reg[4]_i_131_n_0
    SLICE_X35Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.114 f  kd/key_1_reg[4]_i_69/O
                         net (fo=1, routed)           1.108     8.222    kd/key_1_reg[4]_i_69_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.316     8.538 f  kd/key_1[4]_i_34/O
                         net (fo=1, routed)           0.304     8.842    kd/key_1[4]_i_34_n_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124     8.966 f  kd/key_1[4]_i_18/O
                         net (fo=78, routed)          1.018     9.984    kd/key_1[4]_i_18_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.108 r  kd/key_1_code[4]_i_2/O
                         net (fo=6, routed)           0.553    10.661    kd/key_1_code[4]_i_2_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.785 r  kd/key_2[4]_i_61/O
                         net (fo=1, routed)           0.000    10.785    kd/key_2[4]_i_61_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.359 r  kd/key_2_reg[4]_i_27/CO[2]
                         net (fo=1, routed)           0.311    11.670    key_1_code2
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.310    11.980 f  key_2[4]_i_12/O
                         net (fo=2, routed)           0.305    12.285    kd/key_2_reg[1]_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.409 r  kd/key_1[4]_i_13/O
                         net (fo=1, routed)           0.149    12.557    kd/key_1[4]_i_13_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.681 r  kd/key_1[4]_i_4/O
                         net (fo=16, routed)          0.677    13.358    kd/key_1[4]_i_4_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.482 r  kd/key_1_code[2]_i_1/O
                         net (fo=17, routed)          0.713    14.195    kd/key_1_code_reg[8][2]
    SLICE_X35Y20         MUXF7 (Prop_muxf7_S_O)       0.276    14.471 f  kd/task_finish_reg[0]_i_68/O
                         net (fo=1, routed)           0.000    14.471    kd/task_finish_reg[0]_i_68_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    14.565 f  kd/task_finish_reg[0]_i_23/O
                         net (fo=1, routed)           0.976    15.541    kd/task_finish_reg[0]_i_23_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.316    15.857 f  kd/task_finish[0]_i_9/O
                         net (fo=1, routed)           0.000    15.857    kd/task_finish[0]_i_9_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    16.069 f  kd/task_finish_reg[0]_i_3/O
                         net (fo=22, routed)          0.614    16.683    kd/task_finish_reg[0]_i_3_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I1_O)        0.299    16.982 r  kd/x[2][9]_i_3/O
                         net (fo=41, routed)          0.739    17.721    kd/x[2][9]_i_3_n_0
    SLICE_X38Y17         LUT3 (Prop_lut3_I0_O)        0.124    17.845 r  kd/x[8][9]_i_1/O
                         net (fo=20, routed)          0.902    18.747    kd_n_14
    SLICE_X42Y21         FDCE                                         r  y_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.435    14.776    clk_IBUF_BUFG
    SLICE_X42Y21         FDCE                                         r  y_reg[8][2]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X42Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.760    y_reg[8][2]
  -------------------------------------------------------------------
                         required time                         14.760    
                         arrival time                         -18.747    
  -------------------------------------------------------------------
                         slack                                 -3.987    

Slack (VIOLATED) :        -3.940ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[5][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.674ns  (logic 4.156ns (30.393%)  route 9.518ns (69.607%))
  Logic Levels:           18  (CARRY4=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  key_1_code_reg[1]/Q
                         net (fo=34, routed)          1.154     6.679    kd/key_1_code_reg[8]_0[1]
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.803 f  kd/key_1[4]_i_157/O
                         net (fo=1, routed)           0.000     6.803    kd/key_1[4]_i_157_n_0
    SLICE_X35Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     7.020 f  kd/key_1_reg[4]_i_131/O
                         net (fo=1, routed)           0.000     7.020    kd/key_1_reg[4]_i_131_n_0
    SLICE_X35Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.114 f  kd/key_1_reg[4]_i_69/O
                         net (fo=1, routed)           1.108     8.222    kd/key_1_reg[4]_i_69_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.316     8.538 f  kd/key_1[4]_i_34/O
                         net (fo=1, routed)           0.304     8.842    kd/key_1[4]_i_34_n_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124     8.966 f  kd/key_1[4]_i_18/O
                         net (fo=78, routed)          1.018     9.984    kd/key_1[4]_i_18_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.108 r  kd/key_1_code[4]_i_2/O
                         net (fo=6, routed)           0.553    10.661    kd/key_1_code[4]_i_2_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.785 r  kd/key_2[4]_i_61/O
                         net (fo=1, routed)           0.000    10.785    kd/key_2[4]_i_61_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.359 r  kd/key_2_reg[4]_i_27/CO[2]
                         net (fo=1, routed)           0.311    11.670    key_1_code2
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.310    11.980 f  key_2[4]_i_12/O
                         net (fo=2, routed)           0.305    12.285    kd/key_2_reg[1]_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.409 r  kd/key_1[4]_i_13/O
                         net (fo=1, routed)           0.149    12.557    kd/key_1[4]_i_13_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.681 r  kd/key_1[4]_i_4/O
                         net (fo=16, routed)          0.677    13.358    kd/key_1[4]_i_4_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.482 r  kd/key_1_code[2]_i_1/O
                         net (fo=17, routed)          0.713    14.195    kd/key_1_code_reg[8][2]
    SLICE_X35Y20         MUXF7 (Prop_muxf7_S_O)       0.276    14.471 f  kd/task_finish_reg[0]_i_68/O
                         net (fo=1, routed)           0.000    14.471    kd/task_finish_reg[0]_i_68_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    14.565 f  kd/task_finish_reg[0]_i_23/O
                         net (fo=1, routed)           0.976    15.541    kd/task_finish_reg[0]_i_23_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.316    15.857 f  kd/task_finish[0]_i_9/O
                         net (fo=1, routed)           0.000    15.857    kd/task_finish[0]_i_9_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    16.069 f  kd/task_finish_reg[0]_i_3/O
                         net (fo=22, routed)          0.614    16.683    kd/task_finish_reg[0]_i_3_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I1_O)        0.299    16.982 r  kd/x[2][9]_i_3/O
                         net (fo=41, routed)          1.150    18.132    kd/x[2][9]_i_3_n_0
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.124    18.256 r  kd/x[5][9]_i_1/O
                         net (fo=18, routed)          0.487    18.743    kd_n_13
    SLICE_X35Y10         FDCE                                         r  y_reg[5][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X35Y10         FDCE                                         r  y_reg[5][0]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X35Y10         FDCE (Setup_fdce_C_CE)      -0.205    14.803    y_reg[5][0]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -18.743    
  -------------------------------------------------------------------
                         slack                                 -3.940    

Slack (VIOLATED) :        -3.940ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[5][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.674ns  (logic 4.156ns (30.393%)  route 9.518ns (69.607%))
  Logic Levels:           18  (CARRY4=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  key_1_code_reg[1]/Q
                         net (fo=34, routed)          1.154     6.679    kd/key_1_code_reg[8]_0[1]
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.803 f  kd/key_1[4]_i_157/O
                         net (fo=1, routed)           0.000     6.803    kd/key_1[4]_i_157_n_0
    SLICE_X35Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     7.020 f  kd/key_1_reg[4]_i_131/O
                         net (fo=1, routed)           0.000     7.020    kd/key_1_reg[4]_i_131_n_0
    SLICE_X35Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.114 f  kd/key_1_reg[4]_i_69/O
                         net (fo=1, routed)           1.108     8.222    kd/key_1_reg[4]_i_69_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.316     8.538 f  kd/key_1[4]_i_34/O
                         net (fo=1, routed)           0.304     8.842    kd/key_1[4]_i_34_n_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124     8.966 f  kd/key_1[4]_i_18/O
                         net (fo=78, routed)          1.018     9.984    kd/key_1[4]_i_18_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.108 r  kd/key_1_code[4]_i_2/O
                         net (fo=6, routed)           0.553    10.661    kd/key_1_code[4]_i_2_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.785 r  kd/key_2[4]_i_61/O
                         net (fo=1, routed)           0.000    10.785    kd/key_2[4]_i_61_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.359 r  kd/key_2_reg[4]_i_27/CO[2]
                         net (fo=1, routed)           0.311    11.670    key_1_code2
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.310    11.980 f  key_2[4]_i_12/O
                         net (fo=2, routed)           0.305    12.285    kd/key_2_reg[1]_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.409 r  kd/key_1[4]_i_13/O
                         net (fo=1, routed)           0.149    12.557    kd/key_1[4]_i_13_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.681 r  kd/key_1[4]_i_4/O
                         net (fo=16, routed)          0.677    13.358    kd/key_1[4]_i_4_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.482 r  kd/key_1_code[2]_i_1/O
                         net (fo=17, routed)          0.713    14.195    kd/key_1_code_reg[8][2]
    SLICE_X35Y20         MUXF7 (Prop_muxf7_S_O)       0.276    14.471 f  kd/task_finish_reg[0]_i_68/O
                         net (fo=1, routed)           0.000    14.471    kd/task_finish_reg[0]_i_68_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    14.565 f  kd/task_finish_reg[0]_i_23/O
                         net (fo=1, routed)           0.976    15.541    kd/task_finish_reg[0]_i_23_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.316    15.857 f  kd/task_finish[0]_i_9/O
                         net (fo=1, routed)           0.000    15.857    kd/task_finish[0]_i_9_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    16.069 f  kd/task_finish_reg[0]_i_3/O
                         net (fo=22, routed)          0.614    16.683    kd/task_finish_reg[0]_i_3_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I1_O)        0.299    16.982 r  kd/x[2][9]_i_3/O
                         net (fo=41, routed)          1.150    18.132    kd/x[2][9]_i_3_n_0
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.124    18.256 r  kd/x[5][9]_i_1/O
                         net (fo=18, routed)          0.487    18.743    kd_n_13
    SLICE_X35Y10         FDCE                                         r  y_reg[5][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X35Y10         FDCE                                         r  y_reg[5][2]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X35Y10         FDCE (Setup_fdce_C_CE)      -0.205    14.803    y_reg[5][2]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -18.743    
  -------------------------------------------------------------------
                         slack                                 -3.940    

Slack (VIOLATED) :        -3.940ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[5][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.674ns  (logic 4.156ns (30.393%)  route 9.518ns (69.607%))
  Logic Levels:           18  (CARRY4=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  key_1_code_reg[1]/Q
                         net (fo=34, routed)          1.154     6.679    kd/key_1_code_reg[8]_0[1]
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.803 f  kd/key_1[4]_i_157/O
                         net (fo=1, routed)           0.000     6.803    kd/key_1[4]_i_157_n_0
    SLICE_X35Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     7.020 f  kd/key_1_reg[4]_i_131/O
                         net (fo=1, routed)           0.000     7.020    kd/key_1_reg[4]_i_131_n_0
    SLICE_X35Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.114 f  kd/key_1_reg[4]_i_69/O
                         net (fo=1, routed)           1.108     8.222    kd/key_1_reg[4]_i_69_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.316     8.538 f  kd/key_1[4]_i_34/O
                         net (fo=1, routed)           0.304     8.842    kd/key_1[4]_i_34_n_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124     8.966 f  kd/key_1[4]_i_18/O
                         net (fo=78, routed)          1.018     9.984    kd/key_1[4]_i_18_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.108 r  kd/key_1_code[4]_i_2/O
                         net (fo=6, routed)           0.553    10.661    kd/key_1_code[4]_i_2_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.785 r  kd/key_2[4]_i_61/O
                         net (fo=1, routed)           0.000    10.785    kd/key_2[4]_i_61_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.359 r  kd/key_2_reg[4]_i_27/CO[2]
                         net (fo=1, routed)           0.311    11.670    key_1_code2
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.310    11.980 f  key_2[4]_i_12/O
                         net (fo=2, routed)           0.305    12.285    kd/key_2_reg[1]_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.409 r  kd/key_1[4]_i_13/O
                         net (fo=1, routed)           0.149    12.557    kd/key_1[4]_i_13_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.681 r  kd/key_1[4]_i_4/O
                         net (fo=16, routed)          0.677    13.358    kd/key_1[4]_i_4_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.482 r  kd/key_1_code[2]_i_1/O
                         net (fo=17, routed)          0.713    14.195    kd/key_1_code_reg[8][2]
    SLICE_X35Y20         MUXF7 (Prop_muxf7_S_O)       0.276    14.471 f  kd/task_finish_reg[0]_i_68/O
                         net (fo=1, routed)           0.000    14.471    kd/task_finish_reg[0]_i_68_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    14.565 f  kd/task_finish_reg[0]_i_23/O
                         net (fo=1, routed)           0.976    15.541    kd/task_finish_reg[0]_i_23_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.316    15.857 f  kd/task_finish[0]_i_9/O
                         net (fo=1, routed)           0.000    15.857    kd/task_finish[0]_i_9_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    16.069 f  kd/task_finish_reg[0]_i_3/O
                         net (fo=22, routed)          0.614    16.683    kd/task_finish_reg[0]_i_3_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I1_O)        0.299    16.982 r  kd/x[2][9]_i_3/O
                         net (fo=41, routed)          1.150    18.132    kd/x[2][9]_i_3_n_0
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.124    18.256 r  kd/x[5][9]_i_1/O
                         net (fo=18, routed)          0.487    18.743    kd_n_13
    SLICE_X35Y10         FDCE                                         r  y_reg[5][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X35Y10         FDCE                                         r  y_reg[5][5]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X35Y10         FDCE (Setup_fdce_C_CE)      -0.205    14.803    y_reg[5][5]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -18.743    
  -------------------------------------------------------------------
                         slack                                 -3.940    

Slack (VIOLATED) :        -3.940ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[5][9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.674ns  (logic 4.156ns (30.393%)  route 9.518ns (69.607%))
  Logic Levels:           18  (CARRY4=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  key_1_code_reg[1]/Q
                         net (fo=34, routed)          1.154     6.679    kd/key_1_code_reg[8]_0[1]
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.803 f  kd/key_1[4]_i_157/O
                         net (fo=1, routed)           0.000     6.803    kd/key_1[4]_i_157_n_0
    SLICE_X35Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     7.020 f  kd/key_1_reg[4]_i_131/O
                         net (fo=1, routed)           0.000     7.020    kd/key_1_reg[4]_i_131_n_0
    SLICE_X35Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.114 f  kd/key_1_reg[4]_i_69/O
                         net (fo=1, routed)           1.108     8.222    kd/key_1_reg[4]_i_69_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.316     8.538 f  kd/key_1[4]_i_34/O
                         net (fo=1, routed)           0.304     8.842    kd/key_1[4]_i_34_n_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124     8.966 f  kd/key_1[4]_i_18/O
                         net (fo=78, routed)          1.018     9.984    kd/key_1[4]_i_18_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.108 r  kd/key_1_code[4]_i_2/O
                         net (fo=6, routed)           0.553    10.661    kd/key_1_code[4]_i_2_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.785 r  kd/key_2[4]_i_61/O
                         net (fo=1, routed)           0.000    10.785    kd/key_2[4]_i_61_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.359 r  kd/key_2_reg[4]_i_27/CO[2]
                         net (fo=1, routed)           0.311    11.670    key_1_code2
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.310    11.980 f  key_2[4]_i_12/O
                         net (fo=2, routed)           0.305    12.285    kd/key_2_reg[1]_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.409 r  kd/key_1[4]_i_13/O
                         net (fo=1, routed)           0.149    12.557    kd/key_1[4]_i_13_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.681 r  kd/key_1[4]_i_4/O
                         net (fo=16, routed)          0.677    13.358    kd/key_1[4]_i_4_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.482 r  kd/key_1_code[2]_i_1/O
                         net (fo=17, routed)          0.713    14.195    kd/key_1_code_reg[8][2]
    SLICE_X35Y20         MUXF7 (Prop_muxf7_S_O)       0.276    14.471 f  kd/task_finish_reg[0]_i_68/O
                         net (fo=1, routed)           0.000    14.471    kd/task_finish_reg[0]_i_68_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    14.565 f  kd/task_finish_reg[0]_i_23/O
                         net (fo=1, routed)           0.976    15.541    kd/task_finish_reg[0]_i_23_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.316    15.857 f  kd/task_finish[0]_i_9/O
                         net (fo=1, routed)           0.000    15.857    kd/task_finish[0]_i_9_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    16.069 f  kd/task_finish_reg[0]_i_3/O
                         net (fo=22, routed)          0.614    16.683    kd/task_finish_reg[0]_i_3_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I1_O)        0.299    16.982 r  kd/x[2][9]_i_3/O
                         net (fo=41, routed)          1.150    18.132    kd/x[2][9]_i_3_n_0
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.124    18.256 r  kd/x[5][9]_i_1/O
                         net (fo=18, routed)          0.487    18.743    kd_n_13
    SLICE_X35Y10         FDCE                                         r  y_reg[5][9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X35Y10         FDCE                                         r  y_reg[5][9]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X35Y10         FDCE (Setup_fdce_C_CE)      -0.205    14.803    y_reg[5][9]
  -------------------------------------------------------------------
                         required time                         14.803    
                         arrival time                         -18.743    
  -------------------------------------------------------------------
                         slack                                 -3.940    

Slack (VIOLATED) :        -3.904ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[5][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.674ns  (logic 4.156ns (30.393%)  route 9.518ns (69.607%))
  Logic Levels:           18  (CARRY4=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  key_1_code_reg[1]/Q
                         net (fo=34, routed)          1.154     6.679    kd/key_1_code_reg[8]_0[1]
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.803 f  kd/key_1[4]_i_157/O
                         net (fo=1, routed)           0.000     6.803    kd/key_1[4]_i_157_n_0
    SLICE_X35Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     7.020 f  kd/key_1_reg[4]_i_131/O
                         net (fo=1, routed)           0.000     7.020    kd/key_1_reg[4]_i_131_n_0
    SLICE_X35Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.114 f  kd/key_1_reg[4]_i_69/O
                         net (fo=1, routed)           1.108     8.222    kd/key_1_reg[4]_i_69_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.316     8.538 f  kd/key_1[4]_i_34/O
                         net (fo=1, routed)           0.304     8.842    kd/key_1[4]_i_34_n_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124     8.966 f  kd/key_1[4]_i_18/O
                         net (fo=78, routed)          1.018     9.984    kd/key_1[4]_i_18_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.108 r  kd/key_1_code[4]_i_2/O
                         net (fo=6, routed)           0.553    10.661    kd/key_1_code[4]_i_2_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.785 r  kd/key_2[4]_i_61/O
                         net (fo=1, routed)           0.000    10.785    kd/key_2[4]_i_61_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.359 r  kd/key_2_reg[4]_i_27/CO[2]
                         net (fo=1, routed)           0.311    11.670    key_1_code2
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.310    11.980 f  key_2[4]_i_12/O
                         net (fo=2, routed)           0.305    12.285    kd/key_2_reg[1]_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.409 r  kd/key_1[4]_i_13/O
                         net (fo=1, routed)           0.149    12.557    kd/key_1[4]_i_13_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.681 r  kd/key_1[4]_i_4/O
                         net (fo=16, routed)          0.677    13.358    kd/key_1[4]_i_4_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.482 r  kd/key_1_code[2]_i_1/O
                         net (fo=17, routed)          0.713    14.195    kd/key_1_code_reg[8][2]
    SLICE_X35Y20         MUXF7 (Prop_muxf7_S_O)       0.276    14.471 f  kd/task_finish_reg[0]_i_68/O
                         net (fo=1, routed)           0.000    14.471    kd/task_finish_reg[0]_i_68_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    14.565 f  kd/task_finish_reg[0]_i_23/O
                         net (fo=1, routed)           0.976    15.541    kd/task_finish_reg[0]_i_23_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.316    15.857 f  kd/task_finish[0]_i_9/O
                         net (fo=1, routed)           0.000    15.857    kd/task_finish[0]_i_9_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    16.069 f  kd/task_finish_reg[0]_i_3/O
                         net (fo=22, routed)          0.614    16.683    kd/task_finish_reg[0]_i_3_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I1_O)        0.299    16.982 r  kd/x[2][9]_i_3/O
                         net (fo=41, routed)          1.150    18.132    kd/x[2][9]_i_3_n_0
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.124    18.256 r  kd/x[5][9]_i_1/O
                         net (fo=18, routed)          0.487    18.743    kd_n_13
    SLICE_X34Y10         FDCE                                         r  x_reg[5][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X34Y10         FDCE                                         r  x_reg[5][3]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X34Y10         FDCE (Setup_fdce_C_CE)      -0.169    14.839    x_reg[5][3]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -18.743    
  -------------------------------------------------------------------
                         slack                                 -3.904    

Slack (VIOLATED) :        -3.904ns  (required time - arrival time)
  Source:                 key_1_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[5][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.674ns  (logic 4.156ns (30.393%)  route 9.518ns (69.607%))
  Logic Levels:           18  (CARRY4=1 LUT3=2 LUT5=2 LUT6=8 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.069ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.548     5.069    clk_IBUF_BUFG
    SLICE_X32Y27         FDRE                                         r  key_1_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.456     5.525 r  key_1_code_reg[1]/Q
                         net (fo=34, routed)          1.154     6.679    kd/key_1_code_reg[8]_0[1]
    SLICE_X35Y27         LUT6 (Prop_lut6_I2_O)        0.124     6.803 f  kd/key_1[4]_i_157/O
                         net (fo=1, routed)           0.000     6.803    kd/key_1[4]_i_157_n_0
    SLICE_X35Y27         MUXF7 (Prop_muxf7_I1_O)      0.217     7.020 f  kd/key_1_reg[4]_i_131/O
                         net (fo=1, routed)           0.000     7.020    kd/key_1_reg[4]_i_131_n_0
    SLICE_X35Y27         MUXF8 (Prop_muxf8_I1_O)      0.094     7.114 f  kd/key_1_reg[4]_i_69/O
                         net (fo=1, routed)           1.108     8.222    kd/key_1_reg[4]_i_69_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.316     8.538 f  kd/key_1[4]_i_34/O
                         net (fo=1, routed)           0.304     8.842    kd/key_1[4]_i_34_n_0
    SLICE_X33Y25         LUT3 (Prop_lut3_I2_O)        0.124     8.966 f  kd/key_1[4]_i_18/O
                         net (fo=78, routed)          1.018     9.984    kd/key_1[4]_i_18_n_0
    SLICE_X29Y26         LUT5 (Prop_lut5_I0_O)        0.124    10.108 r  kd/key_1_code[4]_i_2/O
                         net (fo=6, routed)           0.553    10.661    kd/key_1_code[4]_i_2_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.785 r  kd/key_2[4]_i_61/O
                         net (fo=1, routed)           0.000    10.785    kd/key_2[4]_i_61_n_0
    SLICE_X34Y22         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    11.359 r  kd/key_2_reg[4]_i_27/CO[2]
                         net (fo=1, routed)           0.311    11.670    key_1_code2
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.310    11.980 f  key_2[4]_i_12/O
                         net (fo=2, routed)           0.305    12.285    kd/key_2_reg[1]_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.124    12.409 r  kd/key_1[4]_i_13/O
                         net (fo=1, routed)           0.149    12.557    kd/key_1[4]_i_13_n_0
    SLICE_X35Y21         LUT6 (Prop_lut6_I4_O)        0.124    12.681 r  kd/key_1[4]_i_4/O
                         net (fo=16, routed)          0.677    13.358    kd/key_1[4]_i_4_n_0
    SLICE_X36Y21         LUT6 (Prop_lut6_I1_O)        0.124    13.482 r  kd/key_1_code[2]_i_1/O
                         net (fo=17, routed)          0.713    14.195    kd/key_1_code_reg[8][2]
    SLICE_X35Y20         MUXF7 (Prop_muxf7_S_O)       0.276    14.471 f  kd/task_finish_reg[0]_i_68/O
                         net (fo=1, routed)           0.000    14.471    kd/task_finish_reg[0]_i_68_n_0
    SLICE_X35Y20         MUXF8 (Prop_muxf8_I1_O)      0.094    14.565 f  kd/task_finish_reg[0]_i_23/O
                         net (fo=1, routed)           0.976    15.541    kd/task_finish_reg[0]_i_23_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I5_O)        0.316    15.857 f  kd/task_finish[0]_i_9/O
                         net (fo=1, routed)           0.000    15.857    kd/task_finish[0]_i_9_n_0
    SLICE_X36Y18         MUXF7 (Prop_muxf7_I0_O)      0.212    16.069 f  kd/task_finish_reg[0]_i_3/O
                         net (fo=22, routed)          0.614    16.683    kd/task_finish_reg[0]_i_3_n_0
    SLICE_X38Y18         LUT5 (Prop_lut5_I1_O)        0.299    16.982 r  kd/x[2][9]_i_3/O
                         net (fo=41, routed)          1.150    18.132    kd/x[2][9]_i_3_n_0
    SLICE_X37Y10         LUT3 (Prop_lut3_I0_O)        0.124    18.256 r  kd/x[5][9]_i_1/O
                         net (fo=18, routed)          0.487    18.743    kd_n_13
    SLICE_X34Y10         FDCE                                         r  x_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X34Y10         FDCE                                         r  x_reg[5][4]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X34Y10         FDCE (Setup_fdce_C_CE)      -0.169    14.839    x_reg[5][4]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -18.743    
  -------------------------------------------------------------------
                         slack                                 -3.904    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.499%)  route 0.094ns (33.501%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.590     1.473    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y37          FDPE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDPE (Prop_fdpe_C_Q)         0.141     1.614 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/Q
                         net (fo=23, routed)          0.094     1.708    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[1]
    SLICE_X4Y37          LUT4 (Prop_lut4_I1_O)        0.045     1.753 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.753    kd/inst/inst/Ps2Interface_i/FSM_onehot_state[2]_i_1_n_0
    SLICE_X4Y37          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.860     1.987    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y37          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X4Y37          FDCE (Hold_fdce_C_D)         0.092     1.578    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/key_in_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.165%)  route 0.146ns (50.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.562     1.445    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X9Y35          FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  kd/inst/inst/Ps2Interface_i/rx_data_reg[3]/Q
                         net (fo=6, routed)           0.146     1.732    kd/inst/inst/rx_data[3]
    SLICE_X11Y34         FDCE                                         r  kd/inst/inst/key_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.830     1.957    kd/inst/inst/clk
    SLICE_X11Y34         FDCE                                         r  kd/inst/inst/key_in_reg[3]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X11Y34         FDCE (Hold_fdce_C_D)         0.072     1.551    kd/inst/inst/key_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.584%)  route 0.127ns (47.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.563     1.446    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X9Y37          FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  kd/inst/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.127     1.714    kd/inst/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X9Y35          FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.831     1.958    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X9Y35          FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X9Y35          FDCE (Hold_fdce_C_D)         0.066     1.526    kd/inst/inst/Ps2Interface_i/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.754%)  route 0.142ns (43.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.593     1.476    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y44          FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  kd/inst/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.142     1.759    kd/inst/inst/Ps2Interface_i/data_count[2]
    SLICE_X6Y43          LUT6 (Prop_lut6_I1_O)        0.045     1.804 r  kd/inst/inst/Ps2Interface_i/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.804    kd/inst/inst/Ps2Interface_i/data_count[1]_i_1_n_0
    SLICE_X6Y43          FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.864     1.991    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X6Y43          FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X6Y43          FDCE (Hold_fdce_C_D)         0.121     1.613    kd/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 a1/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a2/pb_in_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.591     1.474    a1/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  a1/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  a1/shift_reg_reg[0]/Q
                         net (fo=3, routed)           0.110     1.726    a1/shift_reg[0]
    SLICE_X0Y14          LUT4 (Prop_lut4_I2_O)        0.045     1.771 r  a1/pb_debounced/O
                         net (fo=1, routed)           0.000     1.771    a2/rst1
    SLICE_X0Y14          FDRE                                         r  a2/pb_in_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.861     1.988    a2/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  a2/pb_in_delay_reg/C
                         clock pessimism             -0.501     1.487    
    SLICE_X0Y14          FDRE (Hold_fdre_C_D)         0.091     1.578    a2/pb_in_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.409%)  route 0.144ns (43.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.593     1.476    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y44          FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  kd/inst/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.144     1.761    kd/inst/inst/Ps2Interface_i/data_count[2]
    SLICE_X6Y43          LUT6 (Prop_lut6_I2_O)        0.045     1.806 r  kd/inst/inst/Ps2Interface_i/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    kd/inst/inst/Ps2Interface_i/data_count[0]_i_1_n_0
    SLICE_X6Y43          FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.864     1.991    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X6Y43          FDCE                                         r  kd/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X6Y43          FDCE (Hold_fdce_C_D)         0.120     1.612    kd/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/frame_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.439%)  route 0.139ns (49.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.563     1.446    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X9Y37          FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_fdce_C_Q)         0.141     1.587 r  kd/inst/inst/Ps2Interface_i/frame_reg[5]/Q
                         net (fo=3, routed)           0.139     1.726    kd/inst/inst/Ps2Interface_i/p_0_in[4]
    SLICE_X9Y35          FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.831     1.958    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X9Y35          FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[4]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X9Y35          FDCE (Hold_fdce_C_D)         0.070     1.530    kd/inst/inst/Ps2Interface_i/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 kd/inst/inst/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/tx_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.260%)  route 0.145ns (43.740%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.562     1.445    kd/inst/inst/clk
    SLICE_X9Y36          FDCE                                         r  kd/inst/inst/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y36          FDCE (Prop_fdce_C_Q)         0.141     1.586 r  kd/inst/inst/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.145     1.731    kd/inst/inst/Ps2Interface_i/Q[0]
    SLICE_X8Y36          LUT4 (Prop_lut4_I2_O)        0.045     1.776 r  kd/inst/inst/Ps2Interface_i/tx_valid_i_1/O
                         net (fo=2, routed)           0.000     1.776    kd/inst/inst/tx_valid
    SLICE_X8Y36          FDCE                                         r  kd/inst/inst/tx_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.831     1.958    kd/inst/inst/clk
    SLICE_X8Y36          FDCE                                         r  kd/inst/inst/tx_valid_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X8Y36          FDCE (Hold_fdce_C_D)         0.120     1.578    kd/inst/inst/tx_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.503%)  route 0.137ns (42.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.592     1.475    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y37          FDCE                                         r  kd/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  kd/inst/inst/Ps2Interface_i/bits_count_reg[2]/Q
                         net (fo=7, routed)           0.137     1.754    kd/inst/inst/Ps2Interface_i/bits_count_reg_n_0_[2]
    SLICE_X4Y37          LUT6 (Prop_lut6_I2_O)        0.045     1.799 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.799    kd/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1_n_0
    SLICE_X4Y37          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.860     1.987    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y37          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X4Y37          FDCE (Hold_fdce_C_D)         0.091     1.600    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.562     1.445    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X10Y35         FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.121     1.730    kd/inst/inst/rx_data[0]
    SLICE_X11Y34         FDCE                                         r  kd/inst/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.830     1.957    kd/inst/inst/clk
    SLICE_X11Y34         FDCE                                         r  kd/inst/inst/key_in_reg[0]/C
                         clock pessimism             -0.498     1.459    
    SLICE_X11Y34         FDCE (Hold_fdce_C_D)         0.070     1.529    kd/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    a1/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y14    a1/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    a1/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    a1/shift_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y14    a2/pb_in_delay_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y15   a2/pb_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y18   y_reg[2][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y19   y_reg[2][6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y18   y_reg[2][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_wiz_0_inst/num_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y36    kd/inst/inst/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    kd/inst/inst/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y35    kd/inst/inst/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y37    kd/inst/inst/Ps2Interface_i/frame_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    kd/inst/inst/Ps2Interface_i/frame_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    kd/inst/inst/Ps2Interface_i/frame_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    kd/inst/inst/Ps2Interface_i/frame_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y37    kd/inst/inst/Ps2Interface_i/frame_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y15   a2/pb_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X42Y14   y_reg[2][8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y17   y_reg[3][0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y22   y_reg[3][1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y17   y_reg[3][2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y17   y_reg[3][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y16   y_reg[3][6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X41Y22   y_reg[3][8]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y17   y_reg[4][9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y10   y_reg[5][0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.593ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 0.456ns (7.599%)  route 5.545ns (92.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.559     5.080    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  a2/pb_out_reg/Q
                         net (fo=512, routed)         5.545    11.081    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X4Y37          FDCE                                         f  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.513    14.854    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y37          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y37          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -11.081    
  -------------------------------------------------------------------
                         slack                                  3.593    

Slack (MET) :             3.593ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 0.456ns (7.599%)  route 5.545ns (92.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.559     5.080    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  a2/pb_out_reg/Q
                         net (fo=512, routed)         5.545    11.081    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X4Y37          FDCE                                         f  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.513    14.854    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y37          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y37          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -11.081    
  -------------------------------------------------------------------
                         slack                                  3.593    

Slack (MET) :             3.593ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.001ns  (logic 0.456ns (7.599%)  route 5.545ns (92.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.559     5.080    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  a2/pb_out_reg/Q
                         net (fo=512, routed)         5.545    11.081    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X4Y37          FDCE                                         f  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.513    14.854    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y37          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X4Y37          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -11.081    
  -------------------------------------------------------------------
                         slack                                  3.593    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 0.456ns (7.604%)  route 5.541ns (92.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.559     5.080    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  a2/pb_out_reg/Q
                         net (fo=512, routed)         5.541    11.077    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X5Y37          FDCE                                         f  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.513    14.854    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y37          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y37          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 0.456ns (7.604%)  route 5.541ns (92.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.559     5.080    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  a2/pb_out_reg/Q
                         net (fo=512, routed)         5.541    11.077    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X5Y37          FDCE                                         f  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.513    14.854    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y37          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y37          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.597ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/err_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 0.456ns (7.604%)  route 5.541ns (92.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.559     5.080    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  a2/pb_out_reg/Q
                         net (fo=512, routed)         5.541    11.077    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X5Y37          FDCE                                         f  kd/inst/inst/Ps2Interface_i/err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.513    14.854    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y37          FDCE                                         r  kd/inst/inst/Ps2Interface_i/err_reg/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y37          FDCE (Recov_fdce_C_CLR)     -0.405    14.674    kd/inst/inst/Ps2Interface_i/err_reg
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  3.597    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.997ns  (logic 0.456ns (7.604%)  route 5.541ns (92.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.559     5.080    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  a2/pb_out_reg/Q
                         net (fo=512, routed)         5.541    11.077    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X5Y37          FDPE                                         f  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.513    14.854    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y37          FDPE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.260    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X5Y37          FDPE (Recov_fdpe_C_PRE)     -0.359    14.720    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  3.643    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 0.456ns (7.744%)  route 5.432ns (92.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.559     5.080    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  a2/pb_out_reg/Q
                         net (fo=512, routed)         5.432    10.969    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X3Y40          FDCE                                         f  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.517    14.858    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y40          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y40          FDCE (Recov_fdce_C_CLR)     -0.405    14.678    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[14]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.709ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 0.456ns (7.744%)  route 5.432ns (92.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.559     5.080    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  a2/pb_out_reg/Q
                         net (fo=512, routed)         5.432    10.969    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X3Y40          FDCE                                         f  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.517    14.858    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y40          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y40          FDCE (Recov_fdce_C_CLR)     -0.405    14.678    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -10.969    
  -------------------------------------------------------------------
                         slack                                  3.709    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.456ns (7.771%)  route 5.412ns (92.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.559     5.080    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  a2/pb_out_reg/Q
                         net (fo=512, routed)         5.412    10.948    kd/inst/inst/Ps2Interface_i/rst
    SLICE_X4Y44          FDCE                                         f  kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         1.517    14.858    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y44          FDCE                                         r  kd/inst/inst/Ps2Interface_i/clk_count_reg[2]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X4Y44          FDCE (Recov_fdce_C_CLR)     -0.405    14.678    kd/inst/inst/Ps2Interface_i/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                  3.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[15][3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.141ns (26.656%)  route 0.388ns (73.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=512, routed)         0.388     1.971    rst2
    SLICE_X37Y14         FDCE                                         f  y_reg[15][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X37Y14         FDCE                                         r  y_reg[15][3]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X37Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    y_reg[15][3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[13][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.439%)  route 0.392ns (73.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=512, routed)         0.392     1.975    rst2
    SLICE_X36Y14         FDCE                                         f  x_reg[13][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X36Y14         FDCE                                         r  x_reg[13][1]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    x_reg[13][1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[13][2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.439%)  route 0.392ns (73.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=512, routed)         0.392     1.975    rst2
    SLICE_X36Y14         FDCE                                         f  x_reg[13][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X36Y14         FDCE                                         r  x_reg[13][2]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    x_reg[13][2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[13][9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.439%)  route 0.392ns (73.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=512, routed)         0.392     1.975    rst2
    SLICE_X36Y14         FDCE                                         f  x_reg[13][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X36Y14         FDCE                                         r  x_reg[13][9]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    x_reg[13][9]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[13][6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.439%)  route 0.392ns (73.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=512, routed)         0.392     1.975    rst2
    SLICE_X36Y14         FDCE                                         f  y_reg[13][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X36Y14         FDCE                                         r  y_reg[13][6]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    y_reg[13][6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            y_reg[13][8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.439%)  route 0.392ns (73.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=512, routed)         0.392     1.975    rst2
    SLICE_X36Y14         FDCE                                         f  y_reg[13][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.827     1.954    clk_IBUF_BUFG
    SLICE_X36Y14         FDCE                                         r  y_reg[13][8]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    y_reg[13][8]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[1][1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.347%)  route 0.295ns (67.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=512, routed)         0.295     1.878    rst2
    SLICE_X30Y15         FDCE                                         f  x_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X30Y15         FDCE                                         r  x_reg[1][1]/C
                         clock pessimism             -0.478     1.475    
    SLICE_X30Y15         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    x_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[3]_P/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.141ns (31.489%)  route 0.307ns (68.511%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=512, routed)         0.307     1.890    rst2
    SLICE_X32Y15         FDPE                                         f  pic_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X32Y15         FDPE                                         r  pic_reg[3]_P/C
                         clock pessimism             -0.478     1.475    
    SLICE_X32Y15         FDPE (Remov_fdpe_C_PRE)     -0.095     1.380    pic_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pic_reg[16]_C/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.141ns (29.413%)  route 0.338ns (70.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=512, routed)         0.338     1.922    rst2
    SLICE_X34Y14         FDCE                                         f  pic_reg[16]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.826     1.953    clk_IBUF_BUFG
    SLICE_X34Y14         FDCE                                         r  pic_reg[16]_C/C
                         clock pessimism             -0.478     1.475    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.408    pic_reg[16]_C
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.519ns  (arrival time - required time)
  Source:                 a2/pb_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_reg[10][0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.141ns (19.694%)  route 0.575ns (80.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.559     1.442    a2/clk_IBUF_BUFG
    SLICE_X29Y15         FDRE                                         r  a2/pb_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  a2/pb_out_reg/Q
                         net (fo=512, routed)         0.575     2.158    rst2
    SLICE_X42Y13         FDCE                                         f  x_reg[10][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=626, routed)         0.828     1.955    clk_IBUF_BUFG
    SLICE_X42Y13         FDCE                                         r  x_reg[10][0]/C
                         clock pessimism             -0.249     1.706    
    SLICE_X42Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.639    x_reg[10][0]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.519    





