vendor_name = ModelSim
source_file = 1, /home/shrey/Documents/microlab337/MicroLab/TwosComplement.vhd
source_file = 1, /home/shrey/Documents/microlab337/MicroLab/registers.vhd
source_file = 1, /home/shrey/Documents/microlab337/MicroLab/mux4to1.vhd
source_file = 1, /home/shrey/Documents/microlab337/MicroLab/mux2to1.vhd
source_file = 1, /home/shrey/Documents/microlab337/MicroLab/instr_reg.vhd
source_file = 1, /home/shrey/Documents/microlab337/MicroLab/decoder3_16.vhd
source_file = 1, /home/shrey/Documents/microlab337/MicroLab/alu.vhd
source_file = 1, /home/shrey/Documents/microlab337/MicroLab/trail_zero7.vhd
source_file = 1, /home/shrey/Documents/microlab337/MicroLab/temp_reg.vhdl
source_file = 1, /home/shrey/Documents/microlab337/MicroLab/sign_ext.vhd
source_file = 1, /home/shrey/Documents/microlab337/MicroLab/regfile.vhd
source_file = 1, /home/shrey/Documents/microlab337/MicroLab/ram.vhd
source_file = 1, /home/shrey/Documents/microlab337/MicroLab/priorityEncoder.vhd
source_file = 1, /home/shrey/Documents/microlab337/MicroLab/mux8to1.vhd
source_file = 1, /home/shrey/Documents/microlab337/TopLevel.vhd
source_file = 1, /home/shrey/Documents/microlab337/controlPath/FSM_new.vhd
source_file = 1, /home/shrey/Documents/microlab337/MicroLab/datapath.vhd
source_file = 1, /home/shrey/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/shrey/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/shrey/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/shrey/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/shrey/Documents/microlab337/Final/db/TopLevel.cbx.xml
design_name = TopLevel
instance = comp, \clk~input , clk~input, TopLevel, 1
instance = comp, \reset~input , reset~input, TopLevel, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
