// Seed: 1150559086
module module_0;
endmodule
module module_1 ();
  wor id_1 = 1;
  if (id_1) wire id_2;
  else wire id_3;
  module_0();
endmodule
module module_2 (
    input  logic id_0,
    output tri1  id_1,
    output tri1  id_2
);
  uwire id_4, id_5, id_6, id_7, id_8;
  always $display;
  reg id_9;
  always id_6 = 1;
  wire id_10;
  module_0();
  initial if (1) id_9 <= id_0;
  logic id_11 = id_0, id_12, id_13;
  assign id_7 = 1'h0;
  assign id_7 = 1 & 1'h0;
  always @(posedge id_8 || id_7 or id_13 or negedge 1) id_7 = 1 - (id_9);
  wire id_14;
  always_ff id_4 = 1'b0;
  wire id_15;
  assign id_13 = 1'd0;
  wire id_16;
  id_17(
      .id_0(id_15), .id_1(1), .id_2(id_5), .id_3(id_15), .id_4(1), .id_5(id_14), .id_6((id_16) < 1)
  );
  tri1 id_18;
  assign id_2  = 1;
  assign id_5  = 1'd0;
  assign id_16 = 1;
  assign id_16 = id_18;
endmodule
