#Timing report of worst 49 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : g_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
C_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                                    0.000    11.415
C_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                                     1.605    13.021
g_dff_Q_D_LUT4_O.c_frag.TA1[0] (C_FRAG)                                                             0.000    13.021
g_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                              1.721    14.742
g_dff_Q.QD[0] (Q_FRAG)                                                                              0.000    14.742
data arrival time                                                                                            14.742

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
g_dff_Q.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -14.742
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.637


#Path 2
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : e_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
A_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                                    0.000    11.415
A_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                                     1.605    13.021
e_dff_Q_D_LUT4_O.c_frag.TA1[0] (C_FRAG)                                                             0.000    13.021
e_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                              1.721    14.742
e_dff_Q.QD[0] (Q_FRAG)                                                                              0.000    14.742
data arrival time                                                                                            14.742

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
e_dff_Q.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -14.742
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.637


#Path 3
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : d_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
A_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                                    0.000    11.415
A_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                                     1.605    13.021
d_dff_Q_D_LUT4_O.c_frag.TA1[0] (C_FRAG)                                                             0.000    13.021
d_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                              1.721    14.742
d_dff_Q.QD[0] (Q_FRAG)                                                                              0.000    14.742
data arrival time                                                                                            14.742

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
d_dff_Q.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -14.742
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.637


#Path 4
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : c_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
B_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                                    0.000    11.415
B_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                                     1.605    13.021
c_dff_Q_D_LUT4_O.c_frag.TA1[0] (C_FRAG)                                                             0.000    13.021
c_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                              1.721    14.742
c_dff_Q.QD[0] (Q_FRAG)                                                                              0.000    14.742
data arrival time                                                                                            14.742

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
c_dff_Q.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -14.742
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.637


#Path 5
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : a_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
A_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                                    0.000    11.415
A_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                                     1.605    13.021
a_dff_Q_D_LUT4_O.c_frag.TA1[0] (C_FRAG)                                                             0.000    13.021
a_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                              1.721    14.742
a_dff_Q.QD[0] (Q_FRAG)                                                                              0.000    14.742
data arrival time                                                                                            14.742

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
a_dff_Q.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -14.742
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.637


#Path 6
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : f_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
D_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                                    0.000    11.415
D_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                                     1.605    13.021
f_dff_Q_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                                             0.000    13.021
f_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                              1.705    14.726
f_dff_Q.QD[0] (Q_FRAG)                                                                              0.000    14.726
data arrival time                                                                                            14.726

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
f_dff_Q.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -14.726
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.621


#Path 7
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : b_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
C_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                                    0.000    11.415
C_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                                     1.605    13.021
b_dff_Q_D_LUT4_O.c_frag.TA2[0] (C_FRAG)                                                             0.000    13.021
b_dff_Q_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                              1.705    14.726
b_dff_Q.QD[0] (Q_FRAG)                                                                              0.000    14.726
data arrival time                                                                                            14.726

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
b_dff_Q.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -14.726
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -14.621


#Path 8
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : D_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
D_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                                    0.000    11.415
D_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                                     1.605    13.021
D_dff_Q.QD[0] (Q_FRAG)                                                                              0.000    13.021
data arrival time                                                                                            13.021

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
D_dff_Q.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -13.021
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.915


#Path 9
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : C_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
C_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                                    0.000    11.415
C_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                                     1.605    13.021
C_dff_Q.QD[0] (Q_FRAG)                                                                              0.000    13.021
data arrival time                                                                                            13.021

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
C_dff_Q.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -13.021
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.915


#Path 10
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : B_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
B_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                                    0.000    11.415
B_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                                     1.605    13.021
B_dff_Q.QD[0] (Q_FRAG)                                                                              0.000    13.021
data arrival time                                                                                            13.021

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
B_dff_Q.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -13.021
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.915


#Path 11
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : A_dff_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
A_LUT3_I1.t_frag.XA2[0] (T_FRAG)                                                                    0.000    11.415
A_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                                     1.605    13.021
A_dff_Q.QD[0] (Q_FRAG)                                                                              0.000    13.021
data arrival time                                                                                            13.021

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
A_dff_Q.QCK[0] (Q_FRAG)                                                                             0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -13.021
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.915


#Path 12
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O.c_frag.TAB[0] (C_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O.c_frag.CZ[0] (C_FRAG)                                            1.437     7.344
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_I0.c_frag.TA1[0] (C_FRAG)                                          0.000     7.344
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                           1.721     9.065
Y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.TBS[0] (C_FRAG)                                                 0.000     9.065
Y_dffe_Q_EN_LUT4_O_I3_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                  0.996    10.061
delay_dff_Q_9_D_LUT3_O_I0_LUT2_O.t_frag.XAB[0] (T_FRAG)                                             0.000    10.061
delay_dff_Q_9_D_LUT3_O_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.305    11.366
delay_dff_Q_9_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                                                       0.000    11.366
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                        1.605    12.971
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                        0.000    12.971
data arrival time                                                                                            12.971

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.971
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.866


#Path 13
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT3_O_1.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.415
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                                      1.305    12.721
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                        0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 14
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT3_O_10.t_frag.XAB[0] (T_FRAG)                                                    0.000    11.415
delay_dff_Q_9_D_LUT3_O_10.t_frag.XZ[0] (T_FRAG)                                                     1.305    12.721
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                       0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 15
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT3_O_11.t_frag.XAB[0] (T_FRAG)                                                    0.000    11.415
delay_dff_Q_9_D_LUT3_O_11.t_frag.XZ[0] (T_FRAG)                                                     1.305    12.721
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                       0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 16
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT3_O_2.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.415
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                                      1.305    12.721
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                        0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 17
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT2_O_9.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.415
delay_dff_Q_9_D_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                                      1.305    12.721
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                       0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 18
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT2_O_8.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.415
delay_dff_Q_9_D_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                                      1.305    12.721
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                       0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 19
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT2_O_3.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.415
delay_dff_Q_9_D_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                                      1.305    12.721
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                       0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 20
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT2_O_7.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.415
delay_dff_Q_9_D_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                                      1.305    12.721
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                       0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 21
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT3_O_3.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.415
delay_dff_Q_9_D_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                                      1.305    12.721
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                       0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 22
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT3_O_4.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.415
delay_dff_Q_9_D_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                                      1.305    12.721
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                       0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 23
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT3_O_5.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.415
delay_dff_Q_9_D_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                                      1.305    12.721
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                       0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 24
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT3_O_6.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.415
delay_dff_Q_9_D_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                                      1.305    12.721
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                       0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 25
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT3_O_7.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.415
delay_dff_Q_9_D_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                                      1.305    12.721
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                       0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 26
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT3_O_8.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.415
delay_dff_Q_9_D_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                                      1.305    12.721
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                       0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 27
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT3_O_9.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.415
delay_dff_Q_9_D_LUT3_O_9.t_frag.XZ[0] (T_FRAG)                                                      1.305    12.721
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                       0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 28
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT2_O_5.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.415
delay_dff_Q_9_D_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                                      1.305    12.721
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                       0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 29
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT2_O_4.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.415
delay_dff_Q_9_D_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                                      1.305    12.721
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                       0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 30
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT2_O_6.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.415
delay_dff_Q_9_D_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                                      1.305    12.721
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                       0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 31
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT2_O_2.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.415
delay_dff_Q_9_D_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                                      1.305    12.721
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                        0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 32
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT2_O_10.t_frag.XAB[0] (T_FRAG)                                                    0.000    11.415
delay_dff_Q_9_D_LUT2_O_10.t_frag.XZ[0] (T_FRAG)                                                     1.305    12.721
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                       0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                      0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 33
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT2_O_1.t_frag.XAB[0] (T_FRAG)                                                     0.000    11.415
delay_dff_Q_9_D_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                                      1.305    12.721
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                        0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 34
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
delay_dff_Q_9_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                                                       0.000    11.415
delay_dff_Q_9_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                                                        1.305    12.721
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                        0.000    12.721
data arrival time                                                                                            12.721

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                       0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                     0.105     0.105
data required time                                                                                            0.105
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                            0.105
data arrival time                                                                                           -12.721
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.615


#Path 35
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : W_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
W_dffe_Q.QEN[0] (Q_FRAG)                                                                            0.000    11.415
data arrival time                                                                                            11.415

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
W_dffe_Q.QCK[0] (Q_FRAG)                                                                            0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                    -0.591    -0.591
data required time                                                                                           -0.591
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.591
data arrival time                                                                                           -11.415
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.006


#Path 36
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : X_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
X_dffe_Q.QEN[0] (Q_FRAG)                                                                            0.000    11.415
data arrival time                                                                                            11.415

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
X_dffe_Q.QCK[0] (Q_FRAG)                                                                            0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                    -0.591    -0.591
data required time                                                                                           -0.591
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.591
data arrival time                                                                                           -11.415
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.006


#Path 37
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : Y_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
Y_dffe_Q.QEN[0] (Q_FRAG)                                                                            0.000    11.415
data arrival time                                                                                            11.415

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
Y_dffe_Q.QCK[0] (Q_FRAG)                                                                            0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                    -0.591    -0.591
data required time                                                                                           -0.591
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.591
data arrival time                                                                                           -11.415
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.006


#Path 38
Startpoint: delay_dff_Q_15.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : Z_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                Incr      Path
-------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                      0.000     0.000
delay_dff_Q_15.QZ[0] (Q_FRAG) [clock-to-output]                                                     1.701     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                       0.000     1.701
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.462     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                 0.000     3.164
delay_dff_Q_9_D_LUT3_O_5_I1_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                  1.305     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.TAB[0] (C_FRAG)                                 0.000     4.469
delay_dff_Q_9_D_LUT3_O_2_I0_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                  1.437     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                                           0.000     5.906
delay_dff_Q_9_D_LUT3_O_4_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                            1.305     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                          0.000     7.212
delay_dff_Q_9_D_LUT3_O_4_I1_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                           1.305     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                 0.000     8.517
Y_dffe_Q_EN_LUT4_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                  1.305     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                           0.000     9.822
Y_dffe_Q_EN_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                            1.593    11.415
Z_dffe_Q.QEN[0] (Q_FRAG)                                                                            0.000    11.415
data arrival time                                                                                            11.415

clock clk (rise edge)                                                                               0.000     0.000
clock source latency                                                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                            0.000     0.000
Z_dffe_Q.QCK[0] (Q_FRAG)                                                                            0.000     0.000
clock uncertainty                                                                                   0.000     0.000
cell setup time                                                                                    -0.591    -0.591
data required time                                                                                           -0.591
-------------------------------------------------------------------------------------------------------------------
data required time                                                                                           -0.591
data arrival time                                                                                           -11.415
-------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                            -12.006


#Path 39
Startpoint: g_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:g.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                          0.000     0.000
g_dff_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
g_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
$iopadmap$dec1.g.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$dec1.g.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:g.outpad[0] (.output)                                         0.000    11.510
data arrival time                                                          11.510

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                         -11.510
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -11.510


#Path 40
Startpoint: f_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:f.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                          0.000     0.000
f_dff_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
f_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
$iopadmap$dec1.f.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$dec1.f.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:f.outpad[0] (.output)                                         0.000    11.510
data arrival time                                                          11.510

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                         -11.510
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -11.510


#Path 41
Startpoint: e_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:e.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                          0.000     0.000
e_dff_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
e_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
$iopadmap$dec1.e.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$dec1.e.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:e.outpad[0] (.output)                                         0.000    11.510
data arrival time                                                          11.510

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                         -11.510
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -11.510


#Path 42
Startpoint: d_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:d.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                          0.000     0.000
d_dff_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
d_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
$iopadmap$dec1.d.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$dec1.d.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:d.outpad[0] (.output)                                         0.000    11.510
data arrival time                                                          11.510

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                         -11.510
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -11.510


#Path 43
Startpoint: c_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:c.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                          0.000     0.000
c_dff_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
c_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
$iopadmap$dec1.c.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$dec1.c.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:c.outpad[0] (.output)                                         0.000    11.510
data arrival time                                                          11.510

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                         -11.510
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -11.510


#Path 44
Startpoint: b_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:b.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                          0.000     0.000
b_dff_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
b_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
$iopadmap$dec1.b.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$dec1.b.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:b.outpad[0] (.output)                                         0.000    11.510
data arrival time                                                          11.510

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                         -11.510
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -11.510


#Path 45
Startpoint: a_dff_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:a.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                              Incr      Path
---------------------------------------------------------------------------------
clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                          0.000     0.000
a_dff_Q.QCK[0] (Q_FRAG)                                           0.000     0.000
a_dff_Q.QZ[0] (Q_FRAG) [clock-to-output]                          1.701     1.701
$iopadmap$dec1.a.O_DAT[0] (BIDIR_CELL)                            0.000     1.701
$iopadmap$dec1.a.O_PAD_$out[0] (BIDIR_CELL)                       9.809    11.510
out:a.outpad[0] (.output)                                         0.000    11.510
data arrival time                                                          11.510

clock clk (rise edge)                                             0.000     0.000
clock source latency                                              0.000     0.000
clock uncertainty                                                 0.000     0.000
output external delay                                             0.000     0.000
data required time                                                          0.000
---------------------------------------------------------------------------------
data required time                                                          0.000
data arrival time                                                         -11.510
---------------------------------------------------------------------------------
slack (VIOLATED)                                                          -11.510


#Path 46
Startpoint: Y_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : Y_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
Y_dffe_Q.QCK[0] (Q_FRAG)                                         0.000     0.000
Y_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.701     1.701
Y_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                 0.000     1.701
Y_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                  1.605     3.307
Y_dffe_Q_D_LUT2_O.t_frag.XAB[0] (T_FRAG)                         0.000     3.307
Y_dffe_Q_D_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.305     4.612
Y_dffe_Q.QD[0] (Q_FRAG)                                          0.000     4.612
data arrival time                                                          4.612

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
Y_dffe_Q.QCK[0] (Q_FRAG)                                         0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                  0.105     0.105
data required time                                                         0.105
--------------------------------------------------------------------------------
data required time                                                         0.105
data arrival time                                                         -4.612
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -4.507


#Path 47
Startpoint: W_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : W_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
W_dffe_Q.QCK[0] (Q_FRAG)                                         0.000     0.000
W_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.701     1.701
Y_LUT4_I2.c_frag.TA1[0] (C_FRAG)                                 0.000     1.701
Y_LUT4_I2.c_frag.CZ[0] (C_FRAG)                                  1.721     3.423
W_dffe_Q.QD[0] (Q_FRAG)                                          0.000     3.423
data arrival time                                                          3.423

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
W_dffe_Q.QCK[0] (Q_FRAG)                                         0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                  0.105     0.105
data required time                                                         0.105
--------------------------------------------------------------------------------
data required time                                                         0.105
data arrival time                                                         -3.423
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.317


#Path 48
Startpoint: Y_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : Z_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
Y_dffe_Q.QCK[0] (Q_FRAG)                                         0.000     0.000
Y_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.701     1.701
Y_LUT4_I0.c_frag.TB2[0] (C_FRAG)                                 0.000     1.701
Y_LUT4_I0.c_frag.CZ[0] (C_FRAG)                                  1.691     3.392
Z_dffe_Q.QD[0] (Q_FRAG)                                          0.000     3.392
data arrival time                                                          3.392

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
Z_dffe_Q.QCK[0] (Q_FRAG)                                         0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                  0.105     0.105
data required time                                                         0.105
--------------------------------------------------------------------------------
data required time                                                         0.105
data arrival time                                                         -3.392
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.287


#Path 49
Startpoint: X_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : X_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
X_dffe_Q.QCK[0] (Q_FRAG)                                         0.000     0.000
X_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                        1.701     1.701
X_dffe_Q_D_LUT3_O.t_frag.XA2[0] (T_FRAG)                         0.000     1.701
X_dffe_Q_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.605     3.307
X_dffe_Q.QD[0] (Q_FRAG)                                          0.000     3.307
data arrival time                                                          3.307

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
X_dffe_Q.QCK[0] (Q_FRAG)                                         0.000     0.000
clock uncertainty                                                0.000     0.000
cell setup time                                                  0.105     0.105
data required time                                                         0.105
--------------------------------------------------------------------------------
data required time                                                         0.105
data arrival time                                                         -3.307
--------------------------------------------------------------------------------
slack (VIOLATED)                                                          -3.202


#End of timing report
