

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Thu Nov 30 16:39:03 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        5_gemm_zcu104
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      528|      528|  5.280 us|  5.280 us|  529|  529|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_col  |      526|      526|        23|          8|          1|    64|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1589|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|    24|    2376|    4406|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     256|    -|
|Register         |        -|     -|    2098|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    24|    4474|    6251|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+------+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------+--------------------+---------+----+-----+------+-----+
    |AB_port_m_axi_U        |AB_port_m_axi       |        0|   0|  710|  1274|    0|
    |A_port_m_axi_U         |A_port_m_axi        |        0|   0|  710|  1274|    0|
    |B_port_m_axi_U         |B_port_m_axi        |        0|   0|  710|  1274|    0|
    |CONTROL_BUS_s_axi_U    |CONTROL_BUS_s_axi   |        0|   0|  246|   424|    0|
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|    0|    20|    0|
    |mul_32s_32s_32_1_1_U2  |mul_32s_32s_32_1_1  |        0|   3|    0|    20|    0|
    |mul_32s_32s_32_1_1_U3  |mul_32s_32s_32_1_1  |        0|   3|    0|    20|    0|
    |mul_32s_32s_32_1_1_U4  |mul_32s_32s_32_1_1  |        0|   3|    0|    20|    0|
    |mul_32s_32s_32_1_1_U5  |mul_32s_32s_32_1_1  |        0|   3|    0|    20|    0|
    |mul_32s_32s_32_1_1_U6  |mul_32s_32s_32_1_1  |        0|   3|    0|    20|    0|
    |mul_32s_32s_32_1_1_U7  |mul_32s_32s_32_1_1  |        0|   3|    0|    20|    0|
    |mul_32s_32s_32_1_1_U8  |mul_32s_32s_32_1_1  |        0|   3|    0|    20|    0|
    +-----------------------+--------------------+---------+----+-----+------+-----+
    |Total                  |                    |        0|  24| 2376|  4406|    0|
    +-----------------------+--------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln26_1_fu_466_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln26_2_fu_586_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln26_3_fu_666_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln26_4_fu_746_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln26_5_fu_820_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln26_6_fu_900_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln26_7_fu_980_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln26_8_fu_1054_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln26_9_fu_432_p2               |         +|   0|  0|  12|           4|           1|
    |add_ln26_fu_406_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln27_fu_540_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln30_10_fu_1190_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln30_11_fu_1194_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln30_12_fu_1198_p2             |         +|   0|  0|  39|          32|          32|
    |add_ln30_13_fu_1203_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln30_14_fu_1209_p2             |         +|   0|  0|  32|          32|          32|
    |add_ln30_1_fu_624_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln30_2_fu_704_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln30_3_fu_778_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln30_4_fu_858_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln30_5_fu_938_p2               |         +|   0|  0|  71|          64|          64|
    |add_ln30_6_fu_1012_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln30_7_fu_1086_p2              |         +|   0|  0|  71|          64|          64|
    |add_ln30_8_fu_1119_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln30_9_fu_1132_p2              |         +|   0|  0|  39|          32|          32|
    |add_ln30_fu_515_p2                 |         +|   0|  0|  71|          64|          64|
    |add_ln32_fu_1161_p2                |         +|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_fu_400_p2                |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln27_fu_418_p2                |      icmp|   0|  0|   9|           4|           5|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                 |        or|   0|  0|   2|           1|           1|
    |or_ln26_1_fu_649_p2                |        or|   0|  0|   6|           6|           2|
    |or_ln26_2_fu_729_p2                |        or|   0|  0|   6|           6|           2|
    |or_ln26_3_fu_803_p2                |        or|   0|  0|   6|           6|           3|
    |or_ln26_4_fu_883_p2                |        or|   0|  0|   6|           6|           3|
    |or_ln26_5_fu_963_p2                |        or|   0|  0|   6|           6|           3|
    |or_ln26_6_fu_1037_p2               |        or|   0|  0|   6|           6|           3|
    |or_ln26_fu_568_p2                  |        or|   0|  0|   6|           6|           1|
    |select_ln26_1_fu_446_p3            |    select|   0|  0|   3|           1|           3|
    |select_ln26_2_fu_485_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln26_fu_424_p3              |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|1589|        1396|        1367|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |AB_port_blk_n_AW         |   9|          2|    1|          2|
    |AB_port_blk_n_B          |   9|          2|    1|          2|
    |AB_port_blk_n_W          |   9|          2|    1|          2|
    |A_port_ARADDR            |  49|          9|   64|        576|
    |A_port_blk_n_AR          |   9|          2|    1|          2|
    |A_port_blk_n_R           |   9|          2|    1|          2|
    |B_port_ARADDR            |  49|          9|   64|        576|
    |B_port_blk_n_AR          |   9|          2|    1|          2|
    |B_port_blk_n_R           |   9|          2|    1|          2|
    |ap_NS_fsm                |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_148                 |   9|          2|    4|          8|
    |indvar_flatten_fu_152    |   9|          2|    7|         14|
    |j_fu_144                 |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 256|         51|  152|       1209|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |AB_port_addr_reg_1516                  |  64|   0|   64|          0|
    |AB_read_reg_1236                       |  64|   0|   64|          0|
    |A_port_addr_1_read_reg_1416            |  32|   0|   32|          0|
    |A_port_addr_1_reg_1306                 |  64|   0|   64|          0|
    |A_port_addr_2_read_reg_1426            |  32|   0|   32|          0|
    |A_port_addr_2_reg_1324                 |  64|   0|   64|          0|
    |A_port_addr_3_read_reg_1446            |  32|   0|   32|          0|
    |A_port_addr_3_reg_1341                 |  64|   0|   64|          0|
    |A_port_addr_4_read_reg_1456            |  32|   0|   32|          0|
    |A_port_addr_4_reg_1353                 |  64|   0|   64|          0|
    |A_port_addr_5_read_reg_1476            |  32|   0|   32|          0|
    |A_port_addr_5_reg_1365                 |  64|   0|   64|          0|
    |A_port_addr_6_read_reg_1491            |  32|   0|   32|          0|
    |A_port_addr_6_reg_1377                 |  64|   0|   64|          0|
    |A_port_addr_7_read_reg_1506            |  32|   0|   32|          0|
    |A_port_addr_7_reg_1389                 |  64|   0|   64|          0|
    |A_port_addr_read_reg_1401              |  32|   0|   32|          0|
    |A_port_addr_reg_1275                   |  64|   0|   64|          0|
    |A_read_reg_1253                        |  64|   0|   64|          0|
    |B_port_addr_1_read_reg_1421            |  32|   0|   32|          0|
    |B_port_addr_1_reg_1318                 |  64|   0|   64|          0|
    |B_port_addr_2_read_reg_1431            |  32|   0|   32|          0|
    |B_port_addr_2_reg_1335                 |  64|   0|   64|          0|
    |B_port_addr_3_read_reg_1451            |  32|   0|   32|          0|
    |B_port_addr_3_reg_1347                 |  64|   0|   64|          0|
    |B_port_addr_4_read_reg_1461            |  32|   0|   32|          0|
    |B_port_addr_4_reg_1359                 |  64|   0|   64|          0|
    |B_port_addr_5_read_reg_1481            |  32|   0|   32|          0|
    |B_port_addr_5_reg_1371                 |  64|   0|   64|          0|
    |B_port_addr_6_read_reg_1496            |  32|   0|   32|          0|
    |B_port_addr_6_reg_1383                 |  64|   0|   64|          0|
    |B_port_addr_7_read_reg_1511            |  32|   0|   32|          0|
    |B_port_addr_7_reg_1395                 |  64|   0|   64|          0|
    |B_port_addr_read_reg_1406              |  32|   0|   32|          0|
    |B_port_addr_reg_1290                   |  64|   0|   64|          0|
    |B_read_reg_1241                        |  64|   0|   64|          0|
    |add_ln30_14_reg_1522                   |  32|   0|   32|          0|
    |add_ln30_8_reg_1436                    |  32|   0|   32|          0|
    |add_ln30_9_reg_1466                    |  32|   0|   32|          0|
    |ap_CS_fsm                              |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |i_fu_148                               |   4|   0|    4|          0|
    |icmp_ln26_reg_1265                     |   1|   0|    1|          0|
    |indvar_flatten_fu_152                  |   7|   0|    7|          0|
    |j_fu_144                               |   4|   0|    4|          0|
    |mul_ln30_2_reg_1441                    |  32|   0|   32|          0|
    |mul_ln30_4_reg_1471                    |  32|   0|   32|          0|
    |mul_ln30_5_reg_1486                    |  32|   0|   32|          0|
    |mul_ln30_6_reg_1501                    |  32|   0|   32|          0|
    |mul_ln30_reg_1411                      |  32|   0|   32|          0|
    |select_ln26_1_reg_1269                 |   3|   0|    3|          0|
    |select_ln26_1_reg_1269_pp0_iter1_reg   |   3|   0|    3|          0|
    |sext_ln30_mid2_v_v_v_v_v_v_v_reg_1296  |   3|   0|    6|          3|
    |trunc_ln30_reg_1281                    |   3|   0|    3|          0|
    |trunc_ln30_reg_1281_pp0_iter1_reg      |   3|   0|    3|          0|
    |zext_ln30_1_cast_reg_1312              |   3|   0|    6|          3|
    |zext_ln30_2_cast_reg_1330              |   3|   0|    7|          4|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |2098|   0| 2108|         10|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|s_axi_CONTROL_BUS_AWVALID  |   in|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_AWREADY  |  out|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_AWADDR   |   in|    6|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_WVALID   |   in|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_WREADY   |  out|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_WDATA    |   in|   32|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_WSTRB    |   in|    4|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_ARVALID  |   in|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_ARREADY  |  out|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_ARADDR   |   in|    6|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_RVALID   |  out|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_RREADY   |   in|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_RDATA    |  out|   32|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_RRESP    |  out|    2|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_BVALID   |  out|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_BREADY   |   in|    1|       s_axi|   CONTROL_BUS|        scalar|
|s_axi_CONTROL_BUS_BRESP    |  out|    2|       s_axi|   CONTROL_BUS|        scalar|
|ap_clk                     |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_rst_n                   |   in|    1|  ap_ctrl_hs|            mm|  return value|
|interrupt                  |  out|    1|  ap_ctrl_hs|            mm|  return value|
|m_axi_A_port_AWVALID       |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWREADY       |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWADDR        |  out|   64|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWID          |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWLEN         |  out|    8|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWSIZE        |  out|    3|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWBURST       |  out|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWLOCK        |  out|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWCACHE       |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWPROT        |  out|    3|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWQOS         |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWREGION      |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_AWUSER        |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_WVALID        |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_WREADY        |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_WDATA         |  out|   32|       m_axi|        A_port|       pointer|
|m_axi_A_port_WSTRB         |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_WLAST         |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_WID           |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_WUSER         |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARVALID       |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARREADY       |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARADDR        |  out|   64|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARID          |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARLEN         |  out|    8|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARSIZE        |  out|    3|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARBURST       |  out|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARLOCK        |  out|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARCACHE       |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARPROT        |  out|    3|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARQOS         |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARREGION      |  out|    4|       m_axi|        A_port|       pointer|
|m_axi_A_port_ARUSER        |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RVALID        |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RREADY        |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RDATA         |   in|   32|       m_axi|        A_port|       pointer|
|m_axi_A_port_RLAST         |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RID           |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RUSER         |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_RRESP         |   in|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_BVALID        |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_BREADY        |  out|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_BRESP         |   in|    2|       m_axi|        A_port|       pointer|
|m_axi_A_port_BID           |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_A_port_BUSER         |   in|    1|       m_axi|        A_port|       pointer|
|m_axi_B_port_AWVALID       |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWREADY       |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWADDR        |  out|   64|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWID          |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWLEN         |  out|    8|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWSIZE        |  out|    3|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWBURST       |  out|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWLOCK        |  out|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWCACHE       |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWPROT        |  out|    3|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWQOS         |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWREGION      |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_AWUSER        |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_WVALID        |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_WREADY        |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_WDATA         |  out|   32|       m_axi|        B_port|       pointer|
|m_axi_B_port_WSTRB         |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_WLAST         |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_WID           |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_WUSER         |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARVALID       |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARREADY       |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARADDR        |  out|   64|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARID          |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARLEN         |  out|    8|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARSIZE        |  out|    3|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARBURST       |  out|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARLOCK        |  out|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARCACHE       |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARPROT        |  out|    3|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARQOS         |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARREGION      |  out|    4|       m_axi|        B_port|       pointer|
|m_axi_B_port_ARUSER        |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RVALID        |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RREADY        |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RDATA         |   in|   32|       m_axi|        B_port|       pointer|
|m_axi_B_port_RLAST         |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RID           |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RUSER         |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_RRESP         |   in|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_BVALID        |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_BREADY        |  out|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_BRESP         |   in|    2|       m_axi|        B_port|       pointer|
|m_axi_B_port_BID           |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_B_port_BUSER         |   in|    1|       m_axi|        B_port|       pointer|
|m_axi_AB_port_AWVALID      |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWREADY      |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWADDR       |  out|   64|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWID         |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWLEN        |  out|    8|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWSIZE       |  out|    3|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWBURST      |  out|    2|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWLOCK       |  out|    2|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWCACHE      |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWPROT       |  out|    3|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWQOS        |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWREGION     |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_AWUSER       |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WVALID       |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WREADY       |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WDATA        |  out|   32|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WSTRB        |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WLAST        |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WID          |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_WUSER        |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARVALID      |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARREADY      |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARADDR       |  out|   64|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARID         |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARLEN        |  out|    8|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARSIZE       |  out|    3|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARBURST      |  out|    2|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARLOCK       |  out|    2|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARCACHE      |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARPROT       |  out|    3|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARQOS        |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARREGION     |  out|    4|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_ARUSER       |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RVALID       |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RREADY       |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RDATA        |   in|   32|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RLAST        |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RID          |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RUSER        |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_RRESP        |   in|    2|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_BVALID       |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_BREADY       |  out|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_BRESP        |   in|    2|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_BID          |   in|    1|       m_axi|       AB_port|       pointer|
|m_axi_AB_port_BUSER        |   in|    1|       m_axi|       AB_port|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

