

================================================================
== Vitis HLS Report for 'linear_ap_fixed_16_6_5_3_0_ap_fixed_16_6_0_0_0_linear_config10_s'
================================================================
* Date:           Mon Jun 19 04:06:22 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.429 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:29]   --->   Operation 2 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (1.42ns)   --->   "%p_read_639 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read19" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 3 'read' 'p_read_639' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (1.42ns)   --->   "%p_read_640 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read18" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 4 'read' 'p_read_640' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.42ns)   --->   "%p_read_641 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read17" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 5 'read' 'p_read_641' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (1.42ns)   --->   "%p_read1636 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read16" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 6 'read' 'p_read1636' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (1.42ns)   --->   "%p_read1535 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read15" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 7 'read' 'p_read1535' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (1.42ns)   --->   "%p_read1434 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read14" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 8 'read' 'p_read1434' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (1.42ns)   --->   "%p_read1333 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read13" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 9 'read' 'p_read1333' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (1.42ns)   --->   "%p_read1232 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read12" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 10 'read' 'p_read1232' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 11 [1/1] (1.42ns)   --->   "%p_read1131 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read11" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 11 'read' 'p_read1131' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 12 [1/1] (1.42ns)   --->   "%p_read1030 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read10" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 12 'read' 'p_read1030' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 13 [1/1] (1.42ns)   --->   "%p_read929 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read9" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 13 'read' 'p_read929' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 14 [1/1] (1.42ns)   --->   "%p_read828 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read8" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 14 'read' 'p_read828' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (1.42ns)   --->   "%p_read727 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read7" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 15 'read' 'p_read727' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (1.42ns)   --->   "%p_read626 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read6" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 16 'read' 'p_read626' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (1.42ns)   --->   "%p_read525 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read5" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 17 'read' 'p_read525' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 18 [1/1] (1.42ns)   --->   "%p_read424 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read4" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 18 'read' 'p_read424' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 19 [1/1] (1.42ns)   --->   "%p_read323 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read3" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 19 'read' 'p_read323' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 20 [1/1] (1.42ns)   --->   "%p_read222 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read2" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 20 'read' 'p_read222' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 21 [1/1] (1.42ns)   --->   "%p_read121 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read1" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 21 'read' 'p_read121' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 22 [1/1] (1.42ns)   --->   "%p_read_642 = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %p_read" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 22 'read' 'p_read_642' <Predicate = true> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mrv = insertvalue i280 <undef>, i14 %p_read_642" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 23 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i280 %mrv, i14 %p_read121" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 24 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i280 %mrv_1, i14 %p_read222" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 25 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i280 %mrv_2, i14 %p_read323" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 26 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i280 %mrv_3, i14 %p_read424" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 27 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i280 %mrv_4, i14 %p_read525" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 28 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i280 %mrv_5, i14 %p_read626" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 29 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i280 %mrv_6, i14 %p_read727" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 30 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i280 %mrv_7, i14 %p_read828" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 31 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i280 %mrv_8, i14 %p_read929" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 32 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i280 %mrv_9, i14 %p_read1030" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 33 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i280 %mrv_10, i14 %p_read1131" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 34 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i280 %mrv_11, i14 %p_read1232" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 35 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i280 %mrv_12, i14 %p_read1333" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 36 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i280 %mrv_13, i14 %p_read1434" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 37 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i280 %mrv_14, i14 %p_read1535" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 38 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i280 %mrv_15, i14 %p_read1636" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 39 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i280 %mrv_16, i14 %p_read_641" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 40 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i280 %mrv_17, i14 %p_read_640" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 41 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i280 %mrv_18, i14 %p_read_639" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 42 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%ret_ln34 = ret i280 %mrv_19" [firmware/nnet_utils/nnet_activation.h:34]   --->   Operation 43 'ret' 'ret_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.43ns
The critical path consists of the following:
	wire read operation ('p_read_639', firmware/nnet_utils/nnet_activation.h:34) on port 'p_read19' (firmware/nnet_utils/nnet_activation.h:34) [22]  (1.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
