// Seed: 671617675
module module_0 (
    id_1,
    id_2
);
  output wor id_2;
  output wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  wor  id_4;
  wire id_5;
  wor  id_6;
  assign id_6 = 1'b0;
  assign id_4 = 1;
  assign id_2[-1] = 1;
  module_0 modCall_1 (
      id_4,
      id_6
  );
  assign modCall_1.id_2 = 0;
endmodule
