-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

-- DATE "04/17/2016 16:14:31"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	fr_sram_demo IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	CLOCK_50 : IN std_logic;
	SW : IN std_logic_vector(9 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0)
	);
END fr_sram_demo;

-- Design Ports Information
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[4]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[5]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[6]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[0]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[1]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[2]	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[3]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[5]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX5[6]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF fr_sram_demo IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBADDR_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~feeder_combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \clock_divider|div_clks[0]~0_combout\ : std_logic;
SIGNAL \clock_divider|Add0~1_sumout\ : std_logic;
SIGNAL \clock_divider|div_clks[1]~feeder_combout\ : std_logic;
SIGNAL \clock_divider|Add0~2\ : std_logic;
SIGNAL \clock_divider|Add0~89_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~90\ : std_logic;
SIGNAL \clock_divider|Add0~85_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~86\ : std_logic;
SIGNAL \clock_divider|Add0~81_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~82\ : std_logic;
SIGNAL \clock_divider|Add0~77_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~78\ : std_logic;
SIGNAL \clock_divider|Add0~73_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~74\ : std_logic;
SIGNAL \clock_divider|Add0~69_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~70\ : std_logic;
SIGNAL \clock_divider|Add0~65_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~66\ : std_logic;
SIGNAL \clock_divider|Add0~61_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~62\ : std_logic;
SIGNAL \clock_divider|Add0~57_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~58\ : std_logic;
SIGNAL \clock_divider|Add0~53_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~54\ : std_logic;
SIGNAL \clock_divider|Add0~49_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~50\ : std_logic;
SIGNAL \clock_divider|Add0~45_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~46\ : std_logic;
SIGNAL \clock_divider|Add0~41_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~42\ : std_logic;
SIGNAL \clock_divider|Add0~37_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~38\ : std_logic;
SIGNAL \clock_divider|Add0~33_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~34\ : std_logic;
SIGNAL \clock_divider|Add0~29_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~30\ : std_logic;
SIGNAL \clock_divider|Add0~25_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~26\ : std_logic;
SIGNAL \clock_divider|Add0~21_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~22\ : std_logic;
SIGNAL \clock_divider|Add0~17_sumout\ : std_logic;
SIGNAL \clock_divider|div_clks[20]~feeder_combout\ : std_logic;
SIGNAL \clock_divider|Add0~18\ : std_logic;
SIGNAL \clock_divider|Add0~13_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~14\ : std_logic;
SIGNAL \clock_divider|Add0~9_sumout\ : std_logic;
SIGNAL \clock_divider|Add0~10\ : std_logic;
SIGNAL \clock_divider|Add0~5_sumout\ : std_logic;
SIGNAL \sys_clk~combout\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \state_mach|Add0~9_sumout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \state_mach|key_prev~0_combout\ : std_logic;
SIGNAL \state_mach|top_state[0]~1_combout\ : std_logic;
SIGNAL \state_mach|top_state[1]~0_combout\ : std_logic;
SIGNAL \SW[8]~_wirecell_combout\ : std_logic;
SIGNAL \state_mach|count[6]~0_combout\ : std_logic;
SIGNAL \state_mach|Add0~18\ : std_logic;
SIGNAL \state_mach|Add0~21_sumout\ : std_logic;
SIGNAL \state_mach|count[6]~2_combout\ : std_logic;
SIGNAL \state_mach|Add0~22\ : std_logic;
SIGNAL \state_mach|Add0~25_sumout\ : std_logic;
SIGNAL \state_mach|count[4]~feeder_combout\ : std_logic;
SIGNAL \state_mach|Add0~26\ : std_logic;
SIGNAL \state_mach|Add0~1_sumout\ : std_logic;
SIGNAL \state_mach|count[6]~1_combout\ : std_logic;
SIGNAL \state_mach|Add0~10\ : std_logic;
SIGNAL \state_mach|Add0~13_sumout\ : std_logic;
SIGNAL \state_mach|Add0~14\ : std_logic;
SIGNAL \state_mach|Add0~17_sumout\ : std_logic;
SIGNAL \state_mach|count[2]~feeder_combout\ : std_logic;
SIGNAL \state_mach|Add0~2\ : std_logic;
SIGNAL \state_mach|Add0~5_sumout\ : std_logic;
SIGNAL \state_mach|count[6]~3_combout\ : std_logic;
SIGNAL \state_mach|Equal0~0_combout\ : std_logic;
SIGNAL \state_mach|init_sram_state[0]~0_combout\ : std_logic;
SIGNAL \state_mach|init_sram_state[1]~2_combout\ : std_logic;
SIGNAL \state_mach|init_sram_state[0]~1_combout\ : std_logic;
SIGNAL \state_mach|db_state[0]~0_combout\ : std_logic;
SIGNAL \state_mach|db_state[1]~1_combout\ : std_logic;
SIGNAL \Decoder0~0_combout\ : std_logic;
SIGNAL \Decoder0~1_combout\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \state_mach|Mux29~0_combout\ : std_logic;
SIGNAL \state_mach|addr_bus[3]~0_combout\ : std_logic;
SIGNAL \memory|mar[5]~feeder_combout\ : std_logic;
SIGNAL \WideOr0~0_combout\ : std_logic;
SIGNAL \memory|always0~0_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \state_mach|Mux30~0_combout\ : std_logic;
SIGNAL \memory|memory~1698feeder_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \state_mach|Mux28~0_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \state_mach|Mux33~0_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \state_mach|Mux31~0_combout\ : std_logic;
SIGNAL \memory|mar[3]~feeder_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \state_mach|Mux32~0_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \state_mach|Mux34~0_combout\ : std_logic;
SIGNAL \memory|mar[0]~feeder_combout\ : std_logic;
SIGNAL \memory|memory~33188_combout\ : std_logic;
SIGNAL \memory|memory~33189_combout\ : std_logic;
SIGNAL \memory|memory~1698_q\ : std_logic;
SIGNAL \memory|memory~1442feeder_combout\ : std_logic;
SIGNAL \memory|memory~33186_combout\ : std_logic;
SIGNAL \memory|memory~33187_combout\ : std_logic;
SIGNAL \memory|memory~1442_q\ : std_logic;
SIGNAL \memory|memory~33190_combout\ : std_logic;
SIGNAL \memory|memory~33191_combout\ : std_logic;
SIGNAL \memory|memory~1954_q\ : std_logic;
SIGNAL \memory|memory~33184_combout\ : std_logic;
SIGNAL \memory|memory~33185_combout\ : std_logic;
SIGNAL \memory|memory~1186_q\ : std_logic;
SIGNAL \memory|memory~32864_combout\ : std_logic;
SIGNAL \memory|memory~1154feeder_combout\ : std_logic;
SIGNAL \memory|memory~33120_combout\ : std_logic;
SIGNAL \memory|memory~33121_combout\ : std_logic;
SIGNAL \memory|memory~1154_q\ : std_logic;
SIGNAL \memory|memory~1410feeder_combout\ : std_logic;
SIGNAL \memory|memory~33122_combout\ : std_logic;
SIGNAL \memory|memory~33123_combout\ : std_logic;
SIGNAL \memory|memory~1410_q\ : std_logic;
SIGNAL \memory|memory~33126_combout\ : std_logic;
SIGNAL \memory|memory~33127_combout\ : std_logic;
SIGNAL \memory|memory~1922_q\ : std_logic;
SIGNAL \memory|memory~1666feeder_combout\ : std_logic;
SIGNAL \memory|memory~33124_combout\ : std_logic;
SIGNAL \memory|memory~33125_combout\ : std_logic;
SIGNAL \memory|memory~1666_q\ : std_logic;
SIGNAL \memory|memory~32862_combout\ : std_logic;
SIGNAL \memory|memory~1682feeder_combout\ : std_logic;
SIGNAL \memory|memory~33156_combout\ : std_logic;
SIGNAL \memory|memory~33157_combout\ : std_logic;
SIGNAL \memory|memory~1682_q\ : std_logic;
SIGNAL \memory|memory~1426feeder_combout\ : std_logic;
SIGNAL \memory|memory~33154_combout\ : std_logic;
SIGNAL \memory|memory~33155_combout\ : std_logic;
SIGNAL \memory|memory~1426_q\ : std_logic;
SIGNAL \memory|memory~33158_combout\ : std_logic;
SIGNAL \memory|memory~33159_combout\ : std_logic;
SIGNAL \memory|memory~1938_q\ : std_logic;
SIGNAL \memory|memory~33152_combout\ : std_logic;
SIGNAL \memory|memory~33153_combout\ : std_logic;
SIGNAL \memory|memory~1170_q\ : std_logic;
SIGNAL \memory|memory~32863_combout\ : std_logic;
SIGNAL \memory|memory~1714feeder_combout\ : std_logic;
SIGNAL \memory|memory~33220_combout\ : std_logic;
SIGNAL \memory|memory~33221_combout\ : std_logic;
SIGNAL \memory|memory~1714_q\ : std_logic;
SIGNAL \memory|memory~1202feeder_combout\ : std_logic;
SIGNAL \memory|memory~33216_combout\ : std_logic;
SIGNAL \memory|memory~33217_combout\ : std_logic;
SIGNAL \memory|memory~1202_q\ : std_logic;
SIGNAL \memory|memory~33222_combout\ : std_logic;
SIGNAL \memory|memory~33223_combout\ : std_logic;
SIGNAL \memory|memory~1970_q\ : std_logic;
SIGNAL \memory|memory~33218_combout\ : std_logic;
SIGNAL \memory|memory~33219_combout\ : std_logic;
SIGNAL \memory|memory~1458_q\ : std_logic;
SIGNAL \memory|memory~32865_combout\ : std_logic;
SIGNAL \memory|memory~32866_combout\ : std_logic;
SIGNAL \memory|memory~33198_combout\ : std_logic;
SIGNAL \memory|memory~33199_combout\ : std_logic;
SIGNAL \memory|memory~2018_q\ : std_logic;
SIGNAL \memory|memory~33166_combout\ : std_logic;
SIGNAL \memory|memory~33167_combout\ : std_logic;
SIGNAL \memory|memory~2002_q\ : std_logic;
SIGNAL \memory|memory~33230_combout\ : std_logic;
SIGNAL \memory|memory~33231_combout\ : std_logic;
SIGNAL \memory|memory~2034_q\ : std_logic;
SIGNAL \memory|memory~33134_combout\ : std_logic;
SIGNAL \memory|memory~33135_combout\ : std_logic;
SIGNAL \memory|memory~1986_q\ : std_logic;
SIGNAL \memory|memory~32870_combout\ : std_logic;
SIGNAL \memory|memory~33130_combout\ : std_logic;
SIGNAL \memory|memory~33131_combout\ : std_logic;
SIGNAL \memory|memory~1474_q\ : std_logic;
SIGNAL \memory|memory~1490feeder_combout\ : std_logic;
SIGNAL \memory|memory~33162_combout\ : std_logic;
SIGNAL \memory|memory~33163_combout\ : std_logic;
SIGNAL \memory|memory~1490_q\ : std_logic;
SIGNAL \memory|memory~33226_combout\ : std_logic;
SIGNAL \memory|memory~33227_combout\ : std_logic;
SIGNAL \memory|memory~1522_q\ : std_logic;
SIGNAL \memory|memory~33194_combout\ : std_logic;
SIGNAL \memory|memory~33195_combout\ : std_logic;
SIGNAL \memory|memory~1506_q\ : std_logic;
SIGNAL \memory|memory~32868_combout\ : std_logic;
SIGNAL \memory|memory~33192_combout\ : std_logic;
SIGNAL \memory|memory~33193_combout\ : std_logic;
SIGNAL \memory|memory~1250_q\ : std_logic;
SIGNAL \memory|memory~1234feeder_combout\ : std_logic;
SIGNAL \memory|memory~33160_combout\ : std_logic;
SIGNAL \memory|memory~33161_combout\ : std_logic;
SIGNAL \memory|memory~1234_q\ : std_logic;
SIGNAL \memory|memory~33224_combout\ : std_logic;
SIGNAL \memory|memory~33225_combout\ : std_logic;
SIGNAL \memory|memory~1266_q\ : std_logic;
SIGNAL \memory|memory~33128_combout\ : std_logic;
SIGNAL \memory|memory~33129_combout\ : std_logic;
SIGNAL \memory|memory~1218_q\ : std_logic;
SIGNAL \memory|memory~32867_combout\ : std_logic;
SIGNAL \memory|memory~1730feeder_combout\ : std_logic;
SIGNAL \memory|memory~33132_combout\ : std_logic;
SIGNAL \memory|memory~33133_combout\ : std_logic;
SIGNAL \memory|memory~1730_q\ : std_logic;
SIGNAL \memory|memory~33196_combout\ : std_logic;
SIGNAL \memory|memory~33197_combout\ : std_logic;
SIGNAL \memory|memory~1762_q\ : std_logic;
SIGNAL \memory|memory~33228_combout\ : std_logic;
SIGNAL \memory|memory~33229_combout\ : std_logic;
SIGNAL \memory|memory~1778_q\ : std_logic;
SIGNAL \memory|memory~33164_combout\ : std_logic;
SIGNAL \memory|memory~33165_combout\ : std_logic;
SIGNAL \memory|memory~1746_q\ : std_logic;
SIGNAL \memory|memory~32869_combout\ : std_logic;
SIGNAL \memory|memory~32871_combout\ : std_logic;
SIGNAL \memory|memory~1058feeder_combout\ : std_logic;
SIGNAL \memory|memory~33168_combout\ : std_logic;
SIGNAL \memory|memory~33169_combout\ : std_logic;
SIGNAL \memory|memory~1058_q\ : std_logic;
SIGNAL \memory|memory~1026feeder_combout\ : std_logic;
SIGNAL \memory|memory~33104_combout\ : std_logic;
SIGNAL \memory|memory~33105_combout\ : std_logic;
SIGNAL \memory|memory~1026_q\ : std_logic;
SIGNAL \memory|memory~33200_combout\ : std_logic;
SIGNAL \memory|memory~33201_combout\ : std_logic;
SIGNAL \memory|memory~1074_q\ : std_logic;
SIGNAL \memory|memory~33136_combout\ : std_logic;
SIGNAL \memory|memory~33137_combout\ : std_logic;
SIGNAL \memory|memory~1042_q\ : std_logic;
SIGNAL \memory|memory~32852_combout\ : std_logic;
SIGNAL \memory|memory~1314feeder_combout\ : std_logic;
SIGNAL \memory|memory~33170_combout\ : std_logic;
SIGNAL \memory|memory~33171_combout\ : std_logic;
SIGNAL \memory|memory~1314_q\ : std_logic;
SIGNAL \memory|memory~33138_combout\ : std_logic;
SIGNAL \memory|memory~33139_combout\ : std_logic;
SIGNAL \memory|memory~1298_q\ : std_logic;
SIGNAL \memory|memory~33202_combout\ : std_logic;
SIGNAL \memory|memory~33203_combout\ : std_logic;
SIGNAL \memory|memory~1330_q\ : std_logic;
SIGNAL \memory|memory~1282feeder_combout\ : std_logic;
SIGNAL \memory|memory~33106_combout\ : std_logic;
SIGNAL \memory|memory~33107_combout\ : std_logic;
SIGNAL \memory|memory~1282_q\ : std_logic;
SIGNAL \memory|memory~32853_combout\ : std_logic;
SIGNAL \memory|memory~33142_combout\ : std_logic;
SIGNAL \memory|memory~33143_combout\ : std_logic;
SIGNAL \memory|memory~1810_q\ : std_logic;
SIGNAL \memory|memory~33110_combout\ : std_logic;
SIGNAL \memory|memory~33111_combout\ : std_logic;
SIGNAL \memory|memory~1794_q\ : std_logic;
SIGNAL \memory|memory~33174_combout\ : std_logic;
SIGNAL \memory|memory~33175_combout\ : std_logic;
SIGNAL \memory|memory~1826_q\ : std_logic;
SIGNAL \memory|memory~33206_combout\ : std_logic;
SIGNAL \memory|memory~33207_combout\ : std_logic;
SIGNAL \memory|memory~1842_q\ : std_logic;
SIGNAL \memory|memory~32855_combout\ : std_logic;
SIGNAL \memory|memory~33108_combout\ : std_logic;
SIGNAL \memory|memory~33109_combout\ : std_logic;
SIGNAL \memory|memory~1538_q\ : std_logic;
SIGNAL \memory|memory~1554feeder_combout\ : std_logic;
SIGNAL \memory|memory~33140_combout\ : std_logic;
SIGNAL \memory|memory~33141_combout\ : std_logic;
SIGNAL \memory|memory~1554_q\ : std_logic;
SIGNAL \memory|memory~33204_combout\ : std_logic;
SIGNAL \memory|memory~33205_combout\ : std_logic;
SIGNAL \memory|memory~1586_q\ : std_logic;
SIGNAL \memory|memory~1570feeder_combout\ : std_logic;
SIGNAL \memory|memory~33172_combout\ : std_logic;
SIGNAL \memory|memory~33173_combout\ : std_logic;
SIGNAL \memory|memory~1570_q\ : std_logic;
SIGNAL \memory|memory~32854_combout\ : std_logic;
SIGNAL \memory|memory~32856_combout\ : std_logic;
SIGNAL \memory|memory~1634feeder_combout\ : std_logic;
SIGNAL \memory|memory~33180_combout\ : std_logic;
SIGNAL \memory|memory~33181_combout\ : std_logic;
SIGNAL \memory|memory~1634_q\ : std_logic;
SIGNAL \memory|memory~33116_combout\ : std_logic;
SIGNAL \memory|memory~33117_combout\ : std_logic;
SIGNAL \memory|memory~1602_q\ : std_logic;
SIGNAL \memory|memory~33212_combout\ : std_logic;
SIGNAL \memory|memory~33213_combout\ : std_logic;
SIGNAL \memory|memory~1650_q\ : std_logic;
SIGNAL \memory|memory~1618feeder_combout\ : std_logic;
SIGNAL \memory|memory~33148_combout\ : std_logic;
SIGNAL \memory|memory~33149_combout\ : std_logic;
SIGNAL \memory|memory~1618_q\ : std_logic;
SIGNAL \memory|memory~32859_combout\ : std_logic;
SIGNAL \memory|memory~1122feeder_combout\ : std_logic;
SIGNAL \memory|memory~33176_combout\ : std_logic;
SIGNAL \memory|memory~33177_combout\ : std_logic;
SIGNAL \memory|memory~1122_q\ : std_logic;
SIGNAL \memory|memory~1090feeder_combout\ : std_logic;
SIGNAL \memory|memory~33112_combout\ : std_logic;
SIGNAL \memory|memory~33113_combout\ : std_logic;
SIGNAL \memory|memory~1090_q\ : std_logic;
SIGNAL \memory|memory~33208_combout\ : std_logic;
SIGNAL \memory|memory~33209_combout\ : std_logic;
SIGNAL \memory|memory~1138_q\ : std_logic;
SIGNAL \memory|memory~33144_combout\ : std_logic;
SIGNAL \memory|memory~33145_combout\ : std_logic;
SIGNAL \memory|memory~1106_q\ : std_logic;
SIGNAL \memory|memory~32857_combout\ : std_logic;
SIGNAL \memory|memory~1362feeder_combout\ : std_logic;
SIGNAL \memory|memory~33146_combout\ : std_logic;
SIGNAL \memory|memory~33147_combout\ : std_logic;
SIGNAL \memory|memory~1362_q\ : std_logic;
SIGNAL \memory|memory~1378feeder_combout\ : std_logic;
SIGNAL \memory|memory~33178_combout\ : std_logic;
SIGNAL \memory|memory~33179_combout\ : std_logic;
SIGNAL \memory|memory~1378_q\ : std_logic;
SIGNAL \memory|memory~33210_combout\ : std_logic;
SIGNAL \memory|memory~33211_combout\ : std_logic;
SIGNAL \memory|memory~1394_q\ : std_logic;
SIGNAL \memory|memory~1346feeder_combout\ : std_logic;
SIGNAL \memory|memory~33114_combout\ : std_logic;
SIGNAL \memory|memory~33115_combout\ : std_logic;
SIGNAL \memory|memory~1346_q\ : std_logic;
SIGNAL \memory|memory~32858_combout\ : std_logic;
SIGNAL \memory|memory~1890feeder_combout\ : std_logic;
SIGNAL \memory|memory~33182_combout\ : std_logic;
SIGNAL \memory|memory~33183_combout\ : std_logic;
SIGNAL \memory|memory~1890_q\ : std_logic;
SIGNAL \memory|memory~33150_combout\ : std_logic;
SIGNAL \memory|memory~33151_combout\ : std_logic;
SIGNAL \memory|memory~1874_q\ : std_logic;
SIGNAL \memory|memory~1858feeder_combout\ : std_logic;
SIGNAL \memory|memory~33118_combout\ : std_logic;
SIGNAL \memory|memory~33119_combout\ : std_logic;
SIGNAL \memory|memory~1858_q\ : std_logic;
SIGNAL \memory|memory~33214_combout\ : std_logic;
SIGNAL \memory|memory~33215_combout\ : std_logic;
SIGNAL \memory|memory~1906_q\ : std_logic;
SIGNAL \memory|memory~32860_combout\ : std_logic;
SIGNAL \memory|memory~32861_combout\ : std_logic;
SIGNAL \memory|memory~32872_combout\ : std_logic;
SIGNAL \memory|data_bus~0_combout\ : std_logic;
SIGNAL \memory|memory~33295_combout\ : std_logic;
SIGNAL \memory|memory~1010_q\ : std_logic;
SIGNAL \memory|memory~33292_combout\ : std_logic;
SIGNAL \memory|memory~818_q\ : std_logic;
SIGNAL \memory|memory~33293_combout\ : std_logic;
SIGNAL \memory|memory~882_q\ : std_logic;
SIGNAL \memory|memory~33294_combout\ : std_logic;
SIGNAL \memory|memory~946_q\ : std_logic;
SIGNAL \memory|memory~32891_combout\ : std_logic;
SIGNAL \memory|memory~178feeder_combout\ : std_logic;
SIGNAL \memory|memory~33243_combout\ : std_logic;
SIGNAL \memory|memory~178_q\ : std_logic;
SIGNAL \memory|memory~50feeder_combout\ : std_logic;
SIGNAL \memory|memory~33235_combout\ : std_logic;
SIGNAL \memory|memory~50_q\ : std_logic;
SIGNAL \memory|memory~33239_combout\ : std_logic;
SIGNAL \memory|memory~114_q\ : std_logic;
SIGNAL \memory|memory~33247_combout\ : std_logic;
SIGNAL \memory|memory~242_q\ : std_logic;
SIGNAL \memory|memory~32888_combout\ : std_logic;
SIGNAL \memory|memory~434feeder_combout\ : std_logic;
SIGNAL \memory|memory~33262_combout\ : std_logic;
SIGNAL \memory|memory~434_q\ : std_logic;
SIGNAL \memory|memory~33260_combout\ : std_logic;
SIGNAL \memory|memory~306_q\ : std_logic;
SIGNAL \memory|memory~33263_combout\ : std_logic;
SIGNAL \memory|memory~498_q\ : std_logic;
SIGNAL \memory|memory~33261_combout\ : std_logic;
SIGNAL \memory|memory~370_q\ : std_logic;
SIGNAL \memory|memory~32889_combout\ : std_logic;
SIGNAL \memory|memory~33267_combout\ : std_logic;
SIGNAL \memory|memory~562_q\ : std_logic;
SIGNAL \memory|memory~33275_combout\ : std_logic;
SIGNAL \memory|memory~690_q\ : std_logic;
SIGNAL \memory|memory~33279_combout\ : std_logic;
SIGNAL \memory|memory~754_q\ : std_logic;
SIGNAL \memory|memory~33271_combout\ : std_logic;
SIGNAL \memory|memory~626_q\ : std_logic;
SIGNAL \memory|memory~32890_combout\ : std_logic;
SIGNAL \memory|memory~32892_combout\ : std_logic;
SIGNAL \memory|memory~98feeder_combout\ : std_logic;
SIGNAL \memory|memory~33238_combout\ : std_logic;
SIGNAL \memory|memory~98_q\ : std_logic;
SIGNAL \memory|memory~33257_combout\ : std_logic;
SIGNAL \memory|memory~354_q\ : std_logic;
SIGNAL \memory|memory~33289_combout\ : std_logic;
SIGNAL \memory|memory~866_q\ : std_logic;
SIGNAL \memory|memory~33270_combout\ : std_logic;
SIGNAL \memory|memory~610_q\ : std_logic;
SIGNAL \memory|memory~32884_combout\ : std_logic;
SIGNAL \memory|memory~418feeder_combout\ : std_logic;
SIGNAL \memory|memory~33258_combout\ : std_logic;
SIGNAL \memory|memory~418_q\ : std_logic;
SIGNAL \memory|memory~674feeder_combout\ : std_logic;
SIGNAL \memory|memory~33274_combout\ : std_logic;
SIGNAL \memory|memory~674_q\ : std_logic;
SIGNAL \memory|memory~33290_combout\ : std_logic;
SIGNAL \memory|memory~930_q\ : std_logic;
SIGNAL \memory|memory~162feeder_combout\ : std_logic;
SIGNAL \memory|memory~33242_combout\ : std_logic;
SIGNAL \memory|memory~162_q\ : std_logic;
SIGNAL \memory|memory~32885_combout\ : std_logic;
SIGNAL \memory|memory~33234_combout\ : std_logic;
SIGNAL \memory|memory~34_q\ : std_logic;
SIGNAL \memory|memory~33256_combout\ : std_logic;
SIGNAL \memory|memory~290_q\ : std_logic;
SIGNAL \memory|memory~33266_combout\ : std_logic;
SIGNAL \memory|memory~546_q\ : std_logic;
SIGNAL \memory|memory~33288_combout\ : std_logic;
SIGNAL \memory|memory~802_q\ : std_logic;
SIGNAL \memory|memory~32883_combout\ : std_logic;
SIGNAL \memory|memory~33246_combout\ : std_logic;
SIGNAL \memory|memory~226_q\ : std_logic;
SIGNAL \memory|memory~738feeder_combout\ : std_logic;
SIGNAL \memory|memory~33278_combout\ : std_logic;
SIGNAL \memory|memory~738_q\ : std_logic;
SIGNAL \memory|memory~33259_combout\ : std_logic;
SIGNAL \memory|memory~482_q\ : std_logic;
SIGNAL \memory|memory~33291_combout\ : std_logic;
SIGNAL \memory|memory~994_q\ : std_logic;
SIGNAL \memory|memory~32886_combout\ : std_logic;
SIGNAL \memory|memory~32887_combout\ : std_logic;
SIGNAL \memory|memory~2feeder_combout\ : std_logic;
SIGNAL \memory|memory~33232_combout\ : std_logic;
SIGNAL \memory|memory~2_q\ : std_logic;
SIGNAL \memory|memory~514feeder_combout\ : std_logic;
SIGNAL \memory|memory~33264_combout\ : std_logic;
SIGNAL \memory|memory~514_q\ : std_logic;
SIGNAL \memory|memory~258feeder_combout\ : std_logic;
SIGNAL \memory|memory~33248_combout\ : std_logic;
SIGNAL \memory|memory~258_q\ : std_logic;
SIGNAL \memory|memory~33280_combout\ : std_logic;
SIGNAL \memory|memory~770_q\ : std_logic;
SIGNAL \memory|memory~32873_combout\ : std_logic;
SIGNAL \memory|memory~33276_combout\ : std_logic;
SIGNAL \memory|memory~706_q\ : std_logic;
SIGNAL \memory|memory~450feeder_combout\ : std_logic;
SIGNAL \memory|memory~33251_combout\ : std_logic;
SIGNAL \memory|memory~450_q\ : std_logic;
SIGNAL \memory|memory~33283_combout\ : std_logic;
SIGNAL \memory|memory~962_q\ : std_logic;
SIGNAL \memory|memory~194feeder_combout\ : std_logic;
SIGNAL \memory|memory~33244_combout\ : std_logic;
SIGNAL \memory|memory~194_q\ : std_logic;
SIGNAL \memory|memory~32876_combout\ : std_logic;
SIGNAL \memory|memory~130feeder_combout\ : std_logic;
SIGNAL \memory|memory~33240_combout\ : std_logic;
SIGNAL \memory|memory~130_q\ : std_logic;
SIGNAL \memory|memory~642feeder_combout\ : std_logic;
SIGNAL \memory|memory~33272_combout\ : std_logic;
SIGNAL \memory|memory~642_q\ : std_logic;
SIGNAL \memory|memory~33282_combout\ : std_logic;
SIGNAL \memory|memory~898_q\ : std_logic;
SIGNAL \memory|memory~386feeder_combout\ : std_logic;
SIGNAL \memory|memory~33250_combout\ : std_logic;
SIGNAL \memory|memory~386_q\ : std_logic;
SIGNAL \memory|memory~32875_combout\ : std_logic;
SIGNAL \memory|memory~66feeder_combout\ : std_logic;
SIGNAL \memory|memory~33236_combout\ : std_logic;
SIGNAL \memory|memory~66_q\ : std_logic;
SIGNAL \memory|memory~322feeder_combout\ : std_logic;
SIGNAL \memory|memory~33249_combout\ : std_logic;
SIGNAL \memory|memory~322_q\ : std_logic;
SIGNAL \memory|memory~578feeder_combout\ : std_logic;
SIGNAL \memory|memory~33268_combout\ : std_logic;
SIGNAL \memory|memory~578_q\ : std_logic;
SIGNAL \memory|memory~33281_combout\ : std_logic;
SIGNAL \memory|memory~834_q\ : std_logic;
SIGNAL \memory|memory~32874_combout\ : std_logic;
SIGNAL \memory|memory~32877_combout\ : std_logic;
SIGNAL \memory|memory~33265_combout\ : std_logic;
SIGNAL \memory|memory~530_q\ : std_logic;
SIGNAL \memory|memory~33252_combout\ : std_logic;
SIGNAL \memory|memory~274_q\ : std_logic;
SIGNAL \memory|memory~33284_combout\ : std_logic;
SIGNAL \memory|memory~786_q\ : std_logic;
SIGNAL \memory|memory~33233_combout\ : std_logic;
SIGNAL \memory|memory~18_q\ : std_logic;
SIGNAL \memory|memory~32878_combout\ : std_logic;
SIGNAL \memory|memory~146feeder_combout\ : std_logic;
SIGNAL \memory|memory~33241_combout\ : std_logic;
SIGNAL \memory|memory~146_q\ : std_logic;
SIGNAL \memory|memory~658feeder_combout\ : std_logic;
SIGNAL \memory|memory~33273_combout\ : std_logic;
SIGNAL \memory|memory~658_q\ : std_logic;
SIGNAL \memory|memory~402feeder_combout\ : std_logic;
SIGNAL \memory|memory~33254_combout\ : std_logic;
SIGNAL \memory|memory~402_q\ : std_logic;
SIGNAL \memory|memory~33286_combout\ : std_logic;
SIGNAL \memory|memory~914_q\ : std_logic;
SIGNAL \memory|memory~32880_combout\ : std_logic;
SIGNAL \memory|memory~33237_combout\ : std_logic;
SIGNAL \memory|memory~82_q\ : std_logic;
SIGNAL \memory|memory~33253_combout\ : std_logic;
SIGNAL \memory|memory~338_q\ : std_logic;
SIGNAL \memory|memory~33285_combout\ : std_logic;
SIGNAL \memory|memory~850_q\ : std_logic;
SIGNAL \memory|memory~33269_combout\ : std_logic;
SIGNAL \memory|memory~594_q\ : std_logic;
SIGNAL \memory|memory~32879_combout\ : std_logic;
SIGNAL \memory|memory~33245_combout\ : std_logic;
SIGNAL \memory|memory~210_q\ : std_logic;
SIGNAL \memory|memory~33277_combout\ : std_logic;
SIGNAL \memory|memory~722_q\ : std_logic;
SIGNAL \memory|memory~33287_combout\ : std_logic;
SIGNAL \memory|memory~978_q\ : std_logic;
SIGNAL \memory|memory~466feeder_combout\ : std_logic;
SIGNAL \memory|memory~33255_combout\ : std_logic;
SIGNAL \memory|memory~466_q\ : std_logic;
SIGNAL \memory|memory~32881_combout\ : std_logic;
SIGNAL \memory|memory~32882_combout\ : std_logic;
SIGNAL \memory|memory~32893_combout\ : std_logic;
SIGNAL \memory|sram_data_bus[2]~2_combout\ : std_logic;
SIGNAL \memory|mdr[2]~3_combout\ : std_logic;
SIGNAL \memory|mdr[1]~1_combout\ : std_logic;
SIGNAL \state_mach|data_bus[2]~2_combout\ : std_logic;
SIGNAL \db_prev_state[0]~feeder_combout\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \data_bus[2]~2_combout\ : std_logic;
SIGNAL \hex_data[0][2]~q\ : std_logic;
SIGNAL \memory|memory~864_q\ : std_logic;
SIGNAL \memory|memory~800_q\ : std_logic;
SIGNAL \memory|memory~992_q\ : std_logic;
SIGNAL \memory|memory~928_q\ : std_logic;
SIGNAL \memory|memory~32806_combout\ : std_logic;
SIGNAL \memory|memory~832_q\ : std_logic;
SIGNAL \memory|memory~768feeder_combout\ : std_logic;
SIGNAL \memory|memory~768_q\ : std_logic;
SIGNAL \memory|memory~960_q\ : std_logic;
SIGNAL \memory|memory~896_q\ : std_logic;
SIGNAL \memory|memory~32804_combout\ : std_logic;
SIGNAL \memory|memory~880_q\ : std_logic;
SIGNAL \memory|memory~1008feeder_combout\ : std_logic;
SIGNAL \memory|memory~1008_q\ : std_logic;
SIGNAL \memory|memory~816_q\ : std_logic;
SIGNAL \memory|memory~944_q\ : std_logic;
SIGNAL \memory|memory~32807_combout\ : std_logic;
SIGNAL \memory|memory~912feeder_combout\ : std_logic;
SIGNAL \memory|memory~912_q\ : std_logic;
SIGNAL \memory|memory~784feeder_combout\ : std_logic;
SIGNAL \memory|memory~784_q\ : std_logic;
SIGNAL \memory|memory~976_q\ : std_logic;
SIGNAL \memory|memory~848_q\ : std_logic;
SIGNAL \memory|memory~32805_combout\ : std_logic;
SIGNAL \memory|memory~32808_combout\ : std_logic;
SIGNAL \memory|memory~544_q\ : std_logic;
SIGNAL \memory|memory~512_q\ : std_logic;
SIGNAL \memory|memory~528_q\ : std_logic;
SIGNAL \memory|memory~560_q\ : std_logic;
SIGNAL \memory|memory~32799_combout\ : std_logic;
SIGNAL \memory|memory~736feeder_combout\ : std_logic;
SIGNAL \memory|memory~736_q\ : std_logic;
SIGNAL \memory|memory~720feeder_combout\ : std_logic;
SIGNAL \memory|memory~720_q\ : std_logic;
SIGNAL \memory|memory~752_q\ : std_logic;
SIGNAL \memory|memory~704feeder_combout\ : std_logic;
SIGNAL \memory|memory~704_q\ : std_logic;
SIGNAL \memory|memory~32802_combout\ : std_logic;
SIGNAL \memory|memory~608feeder_combout\ : std_logic;
SIGNAL \memory|memory~608_q\ : std_logic;
SIGNAL \memory|memory~576_q\ : std_logic;
SIGNAL \memory|memory~624_q\ : std_logic;
SIGNAL \memory|memory~592_q\ : std_logic;
SIGNAL \memory|memory~32800_combout\ : std_logic;
SIGNAL \memory|memory~640_q\ : std_logic;
SIGNAL \memory|memory~672_q\ : std_logic;
SIGNAL \memory|memory~656_q\ : std_logic;
SIGNAL \memory|memory~688_q\ : std_logic;
SIGNAL \memory|memory~32801_combout\ : std_logic;
SIGNAL \memory|memory~32803_combout\ : std_logic;
SIGNAL \memory|memory~32_q\ : std_logic;
SIGNAL \memory|memory~16_q\ : std_logic;
SIGNAL \memory|memory~48_q\ : std_logic;
SIGNAL \memory|memory~0feeder_combout\ : std_logic;
SIGNAL \memory|memory~0_q\ : std_logic;
SIGNAL \memory|memory~32789_combout\ : std_logic;
SIGNAL \memory|memory~96_q\ : std_logic;
SIGNAL \memory|memory~80feeder_combout\ : std_logic;
SIGNAL \memory|memory~80_q\ : std_logic;
SIGNAL \memory|memory~112_q\ : std_logic;
SIGNAL \memory|memory~64feeder_combout\ : std_logic;
SIGNAL \memory|memory~64_q\ : std_logic;
SIGNAL \memory|memory~32790_combout\ : std_logic;
SIGNAL \memory|memory~128_q\ : std_logic;
SIGNAL \memory|memory~144_q\ : std_logic;
SIGNAL \memory|memory~176_q\ : std_logic;
SIGNAL \memory|memory~160_q\ : std_logic;
SIGNAL \memory|memory~32791_combout\ : std_logic;
SIGNAL \memory|memory~192_q\ : std_logic;
SIGNAL \memory|memory~224_q\ : std_logic;
SIGNAL \memory|memory~240_q\ : std_logic;
SIGNAL \memory|memory~208feeder_combout\ : std_logic;
SIGNAL \memory|memory~208_q\ : std_logic;
SIGNAL \memory|memory~32792_combout\ : std_logic;
SIGNAL \memory|memory~32793_combout\ : std_logic;
SIGNAL \memory|memory~304feeder_combout\ : std_logic;
SIGNAL \memory|memory~304_q\ : std_logic;
SIGNAL \memory|memory~368feeder_combout\ : std_logic;
SIGNAL \memory|memory~368_q\ : std_logic;
SIGNAL \memory|memory~432feeder_combout\ : std_logic;
SIGNAL \memory|memory~432_q\ : std_logic;
SIGNAL \memory|memory~496_q\ : std_logic;
SIGNAL \memory|memory~32797_combout\ : std_logic;
SIGNAL \memory|memory~336feeder_combout\ : std_logic;
SIGNAL \memory|memory~336_q\ : std_logic;
SIGNAL \memory|memory~272feeder_combout\ : std_logic;
SIGNAL \memory|memory~272_q\ : std_logic;
SIGNAL \memory|memory~400feeder_combout\ : std_logic;
SIGNAL \memory|memory~400_q\ : std_logic;
SIGNAL \memory|memory~464_q\ : std_logic;
SIGNAL \memory|memory~32795_combout\ : std_logic;
SIGNAL \memory|memory~384_q\ : std_logic;
SIGNAL \memory|memory~256feeder_combout\ : std_logic;
SIGNAL \memory|memory~256_q\ : std_logic;
SIGNAL \memory|memory~448_q\ : std_logic;
SIGNAL \memory|memory~320_q\ : std_logic;
SIGNAL \memory|memory~32794_combout\ : std_logic;
SIGNAL \memory|memory~288_q\ : std_logic;
SIGNAL \memory|memory~352_q\ : std_logic;
SIGNAL \memory|memory~480_q\ : std_logic;
SIGNAL \memory|memory~416_q\ : std_logic;
SIGNAL \memory|memory~32796_combout\ : std_logic;
SIGNAL \memory|memory~32798_combout\ : std_logic;
SIGNAL \memory|memory~32809_combout\ : std_logic;
SIGNAL \memory|memory~1408feeder_combout\ : std_logic;
SIGNAL \memory|memory~1408_q\ : std_logic;
SIGNAL \memory|memory~1664feeder_combout\ : std_logic;
SIGNAL \memory|memory~1664_q\ : std_logic;
SIGNAL \memory|memory~1152feeder_combout\ : std_logic;
SIGNAL \memory|memory~1152_q\ : std_logic;
SIGNAL \memory|memory~1920_q\ : std_logic;
SIGNAL \memory|memory~32770_combout\ : std_logic;
SIGNAL \memory|memory~1088_q\ : std_logic;
SIGNAL \memory|memory~1600_q\ : std_logic;
SIGNAL \memory|memory~1856_q\ : std_logic;
SIGNAL \memory|memory~1344feeder_combout\ : std_logic;
SIGNAL \memory|memory~1344_q\ : std_logic;
SIGNAL \memory|memory~32769_combout\ : std_logic;
SIGNAL \memory|memory~1728_q\ : std_logic;
SIGNAL \memory|memory~1472feeder_combout\ : std_logic;
SIGNAL \memory|memory~1472_q\ : std_logic;
SIGNAL \memory|memory~1216_q\ : std_logic;
SIGNAL \memory|memory~1984_q\ : std_logic;
SIGNAL \memory|memory~32771_combout\ : std_logic;
SIGNAL \memory|memory~1024_q\ : std_logic;
SIGNAL \memory|memory~1280_q\ : std_logic;
SIGNAL \memory|memory~1792_q\ : std_logic;
SIGNAL \memory|memory~1536_q\ : std_logic;
SIGNAL \memory|memory~32768_combout\ : std_logic;
SIGNAL \memory|memory~32772_combout\ : std_logic;
SIGNAL \memory|memory~1120_q\ : std_logic;
SIGNAL \memory|memory~1632_q\ : std_logic;
SIGNAL \memory|memory~1376_q\ : std_logic;
SIGNAL \memory|memory~1888_q\ : std_logic;
SIGNAL \memory|memory~32779_combout\ : std_logic;
SIGNAL \memory|memory~1312feeder_combout\ : std_logic;
SIGNAL \memory|memory~1312_q\ : std_logic;
SIGNAL \memory|memory~1056feeder_combout\ : std_logic;
SIGNAL \memory|memory~1056_q\ : std_logic;
SIGNAL \memory|memory~1824_q\ : std_logic;
SIGNAL \memory|memory~1568_q\ : std_logic;
SIGNAL \memory|memory~32778_combout\ : std_logic;
SIGNAL \memory|memory~1184_q\ : std_logic;
SIGNAL \memory|memory~1696_q\ : std_logic;
SIGNAL \memory|memory~1952_q\ : std_logic;
SIGNAL \memory|memory~1440feeder_combout\ : std_logic;
SIGNAL \memory|memory~1440_q\ : std_logic;
SIGNAL \memory|memory~32780_combout\ : std_logic;
SIGNAL \memory|memory~1504_q\ : std_logic;
SIGNAL \memory|memory~1248feeder_combout\ : std_logic;
SIGNAL \memory|memory~1248_q\ : std_logic;
SIGNAL \memory|memory~2016_q\ : std_logic;
SIGNAL \memory|memory~1760_q\ : std_logic;
SIGNAL \memory|memory~32781_combout\ : std_logic;
SIGNAL \memory|memory~32782_combout\ : std_logic;
SIGNAL \memory|memory~1360feeder_combout\ : std_logic;
SIGNAL \memory|memory~1360_q\ : std_logic;
SIGNAL \memory|memory~1616feeder_combout\ : std_logic;
SIGNAL \memory|memory~1616_q\ : std_logic;
SIGNAL \memory|memory~1872_q\ : std_logic;
SIGNAL \memory|memory~1104feeder_combout\ : std_logic;
SIGNAL \memory|memory~1104_q\ : std_logic;
SIGNAL \memory|memory~32774_combout\ : std_logic;
SIGNAL \memory|memory~1744_q\ : std_logic;
SIGNAL \memory|memory~1488_q\ : std_logic;
SIGNAL \memory|memory~1232_q\ : std_logic;
SIGNAL \memory|memory~2000_q\ : std_logic;
SIGNAL \memory|memory~32776_combout\ : std_logic;
SIGNAL \memory|memory~1424_q\ : std_logic;
SIGNAL \memory|memory~1680feeder_combout\ : std_logic;
SIGNAL \memory|memory~1680_q\ : std_logic;
SIGNAL \memory|memory~1168_q\ : std_logic;
SIGNAL \memory|memory~1936_q\ : std_logic;
SIGNAL \memory|memory~32775_combout\ : std_logic;
SIGNAL \memory|memory~1552feeder_combout\ : std_logic;
SIGNAL \memory|memory~1552_q\ : std_logic;
SIGNAL \memory|memory~1040_q\ : std_logic;
SIGNAL \memory|memory~1808_q\ : std_logic;
SIGNAL \memory|memory~1296_q\ : std_logic;
SIGNAL \memory|memory~32773_combout\ : std_logic;
SIGNAL \memory|memory~32777_combout\ : std_logic;
SIGNAL \memory|memory~1456_q\ : std_logic;
SIGNAL \memory|memory~1200_q\ : std_logic;
SIGNAL \memory|memory~1968_q\ : std_logic;
SIGNAL \memory|memory~1712feeder_combout\ : std_logic;
SIGNAL \memory|memory~1712_q\ : std_logic;
SIGNAL \memory|memory~32785_combout\ : std_logic;
SIGNAL \memory|memory~1776_q\ : std_logic;
SIGNAL \memory|memory~1520_q\ : std_logic;
SIGNAL \memory|memory~2032_q\ : std_logic;
SIGNAL \memory|memory~1264_q\ : std_logic;
SIGNAL \memory|memory~32786_combout\ : std_logic;
SIGNAL \memory|memory~1392_q\ : std_logic;
SIGNAL \memory|memory~1648_q\ : std_logic;
SIGNAL \memory|memory~1904_q\ : std_logic;
SIGNAL \memory|memory~1136_q\ : std_logic;
SIGNAL \memory|memory~32784_combout\ : std_logic;
SIGNAL \memory|memory~1584feeder_combout\ : std_logic;
SIGNAL \memory|memory~1584_q\ : std_logic;
SIGNAL \memory|memory~1328_q\ : std_logic;
SIGNAL \memory|memory~1840_q\ : std_logic;
SIGNAL \memory|memory~1072_q\ : std_logic;
SIGNAL \memory|memory~32783_combout\ : std_logic;
SIGNAL \memory|memory~32787_combout\ : std_logic;
SIGNAL \memory|memory~32788_combout\ : std_logic;
SIGNAL \memory|sram_data_bus[0]~0_combout\ : std_logic;
SIGNAL \memory|mdr[0]~0_combout\ : std_logic;
SIGNAL \state_mach|data_bus[0]~0_combout\ : std_logic;
SIGNAL \data_bus[0]~0_combout\ : std_logic;
SIGNAL \hex_data[0][0]~q\ : std_logic;
SIGNAL \memory|memory~1539_q\ : std_logic;
SIGNAL \memory|memory~1027_q\ : std_logic;
SIGNAL \memory|memory~1795_q\ : std_logic;
SIGNAL \memory|memory~1283_q\ : std_logic;
SIGNAL \memory|memory~32894_combout\ : std_logic;
SIGNAL \memory|memory~1155_q\ : std_logic;
SIGNAL \memory|memory~1411_q\ : std_logic;
SIGNAL \memory|memory~1667_q\ : std_logic;
SIGNAL \memory|memory~1923_q\ : std_logic;
SIGNAL \memory|memory~32896_combout\ : std_logic;
SIGNAL \memory|memory~1475_q\ : std_logic;
SIGNAL \memory|memory~1219_q\ : std_logic;
SIGNAL \memory|memory~1987_q\ : std_logic;
SIGNAL \memory|memory~1731_q\ : std_logic;
SIGNAL \memory|memory~32897_combout\ : std_logic;
SIGNAL \memory|memory~1603_q\ : std_logic;
SIGNAL \memory|memory~1347_q\ : std_logic;
SIGNAL \memory|memory~1091_q\ : std_logic;
SIGNAL \memory|memory~1859_q\ : std_logic;
SIGNAL \memory|memory~32895_combout\ : std_logic;
SIGNAL \memory|memory~32898_combout\ : std_logic;
SIGNAL \memory|memory~1059feeder_combout\ : std_logic;
SIGNAL \memory|memory~1059_q\ : std_logic;
SIGNAL \memory|memory~1571feeder_combout\ : std_logic;
SIGNAL \memory|memory~1571_q\ : std_logic;
SIGNAL \memory|memory~1827_q\ : std_logic;
SIGNAL \memory|memory~1315feeder_combout\ : std_logic;
SIGNAL \memory|memory~1315_q\ : std_logic;
SIGNAL \memory|memory~32904_combout\ : std_logic;
SIGNAL \memory|memory~1379_q\ : std_logic;
SIGNAL \memory|memory~1635feeder_combout\ : std_logic;
SIGNAL \memory|memory~1635_q\ : std_logic;
SIGNAL \memory|memory~1123_q\ : std_logic;
SIGNAL \memory|memory~1891_q\ : std_logic;
SIGNAL \memory|memory~32905_combout\ : std_logic;
SIGNAL \memory|memory~1507_q\ : std_logic;
SIGNAL \memory|memory~1763_q\ : std_logic;
SIGNAL \memory|memory~2019_q\ : std_logic;
SIGNAL \memory|memory~1251_q\ : std_logic;
SIGNAL \memory|memory~32907_combout\ : std_logic;
SIGNAL \memory|memory~1443_q\ : std_logic;
SIGNAL \memory|memory~1699feeder_combout\ : std_logic;
SIGNAL \memory|memory~1699_q\ : std_logic;
SIGNAL \memory|memory~1955_q\ : std_logic;
SIGNAL \memory|memory~1187feeder_combout\ : std_logic;
SIGNAL \memory|memory~1187_q\ : std_logic;
SIGNAL \memory|memory~32906_combout\ : std_logic;
SIGNAL \memory|memory~32908_combout\ : std_logic;
SIGNAL \memory|memory~1235_q\ : std_logic;
SIGNAL \memory|memory~1747_q\ : std_logic;
SIGNAL \memory|memory~2003_q\ : std_logic;
SIGNAL \memory|memory~1491_q\ : std_logic;
SIGNAL \memory|memory~32902_combout\ : std_logic;
SIGNAL \memory|memory~1363feeder_combout\ : std_logic;
SIGNAL \memory|memory~1363_q\ : std_logic;
SIGNAL \memory|memory~1619feeder_combout\ : std_logic;
SIGNAL \memory|memory~1619_q\ : std_logic;
SIGNAL \memory|memory~1107_q\ : std_logic;
SIGNAL \memory|memory~1875_q\ : std_logic;
SIGNAL \memory|memory~32900_combout\ : std_logic;
SIGNAL \memory|memory~1555feeder_combout\ : std_logic;
SIGNAL \memory|memory~1555_q\ : std_logic;
SIGNAL \memory|memory~1043_q\ : std_logic;
SIGNAL \memory|memory~1811_q\ : std_logic;
SIGNAL \memory|memory~1299_q\ : std_logic;
SIGNAL \memory|memory~32899_combout\ : std_logic;
SIGNAL \memory|memory~1427_q\ : std_logic;
SIGNAL \memory|memory~1171_q\ : std_logic;
SIGNAL \memory|memory~1683_q\ : std_logic;
SIGNAL \memory|memory~1939_q\ : std_logic;
SIGNAL \memory|memory~32901_combout\ : std_logic;
SIGNAL \memory|memory~32903_combout\ : std_logic;
SIGNAL \memory|memory~1203_q\ : std_logic;
SIGNAL \memory|memory~1139_q\ : std_logic;
SIGNAL \memory|memory~1075_q\ : std_logic;
SIGNAL \memory|memory~1267_q\ : std_logic;
SIGNAL \memory|memory~32909_combout\ : std_logic;
SIGNAL \memory|memory~1971_q\ : std_logic;
SIGNAL \memory|memory~1843feeder_combout\ : std_logic;
SIGNAL \memory|memory~1843_q\ : std_logic;
SIGNAL \memory|memory~2035_q\ : std_logic;
SIGNAL \memory|memory~1907feeder_combout\ : std_logic;
SIGNAL \memory|memory~1907_q\ : std_logic;
SIGNAL \memory|memory~32912_combout\ : std_logic;
SIGNAL \memory|memory~1459_q\ : std_logic;
SIGNAL \memory|memory~1395_q\ : std_logic;
SIGNAL \memory|memory~1523_q\ : std_logic;
SIGNAL \memory|memory~1331_q\ : std_logic;
SIGNAL \memory|memory~32910_combout\ : std_logic;
SIGNAL \memory|memory~1587_q\ : std_logic;
SIGNAL \memory|memory~1715_q\ : std_logic;
SIGNAL \memory|memory~1651_q\ : std_logic;
SIGNAL \memory|memory~1779_q\ : std_logic;
SIGNAL \memory|memory~32911_combout\ : std_logic;
SIGNAL \memory|memory~32913_combout\ : std_logic;
SIGNAL \memory|memory~32914_combout\ : std_logic;
SIGNAL \memory|memory~51feeder_combout\ : std_logic;
SIGNAL \memory|memory~51_q\ : std_logic;
SIGNAL \memory|memory~179feeder_combout\ : std_logic;
SIGNAL \memory|memory~179_q\ : std_logic;
SIGNAL \memory|memory~115_q\ : std_logic;
SIGNAL \memory|memory~243_q\ : std_logic;
SIGNAL \memory|memory~32918_combout\ : std_logic;
SIGNAL \memory|memory~83_q\ : std_logic;
SIGNAL \memory|memory~19feeder_combout\ : std_logic;
SIGNAL \memory|memory~19_q\ : std_logic;
SIGNAL \memory|memory~211_q\ : std_logic;
SIGNAL \memory|memory~147feeder_combout\ : std_logic;
SIGNAL \memory|memory~147_q\ : std_logic;
SIGNAL \memory|memory~32916_combout\ : std_logic;
SIGNAL \memory|memory~131_q\ : std_logic;
SIGNAL \memory|memory~3_q\ : std_logic;
SIGNAL \memory|memory~67feeder_combout\ : std_logic;
SIGNAL \memory|memory~67_q\ : std_logic;
SIGNAL \memory|memory~195_q\ : std_logic;
SIGNAL \memory|memory~32915_combout\ : std_logic;
SIGNAL \memory|memory~163feeder_combout\ : std_logic;
SIGNAL \memory|memory~163_q\ : std_logic;
SIGNAL \memory|memory~99_q\ : std_logic;
SIGNAL \memory|memory~35_q\ : std_logic;
SIGNAL \memory|memory~227_q\ : std_logic;
SIGNAL \memory|memory~32917_combout\ : std_logic;
SIGNAL \memory|memory~32919_combout\ : std_logic;
SIGNAL \memory|memory~675_q\ : std_logic;
SIGNAL \memory|memory~611feeder_combout\ : std_logic;
SIGNAL \memory|memory~611_q\ : std_logic;
SIGNAL \memory|memory~547feeder_combout\ : std_logic;
SIGNAL \memory|memory~547_q\ : std_logic;
SIGNAL \memory|memory~739_q\ : std_logic;
SIGNAL \memory|memory~32927_combout\ : std_logic;
SIGNAL \memory|memory~579_q\ : std_logic;
SIGNAL \memory|memory~643_q\ : std_logic;
SIGNAL \memory|memory~707_q\ : std_logic;
SIGNAL \memory|memory~515_q\ : std_logic;
SIGNAL \memory|memory~32925_combout\ : std_logic;
SIGNAL \memory|memory~659_q\ : std_logic;
SIGNAL \memory|memory~595_q\ : std_logic;
SIGNAL \memory|memory~723_q\ : std_logic;
SIGNAL \memory|memory~531_q\ : std_logic;
SIGNAL \memory|memory~32926_combout\ : std_logic;
SIGNAL \memory|memory~563_q\ : std_logic;
SIGNAL \memory|memory~627_q\ : std_logic;
SIGNAL \memory|memory~755_q\ : std_logic;
SIGNAL \memory|memory~691_q\ : std_logic;
SIGNAL \memory|memory~32928_combout\ : std_logic;
SIGNAL \memory|memory~32929_combout\ : std_logic;
SIGNAL \memory|memory~1011_q\ : std_logic;
SIGNAL \memory|memory~963_q\ : std_logic;
SIGNAL \memory|memory~995_q\ : std_logic;
SIGNAL \memory|memory~979_q\ : std_logic;
SIGNAL \memory|memory~32933_combout\ : std_logic;
SIGNAL \memory|memory~851feeder_combout\ : std_logic;
SIGNAL \memory|memory~851_q\ : std_logic;
SIGNAL \memory|memory~835_q\ : std_logic;
SIGNAL \memory|memory~867_q\ : std_logic;
SIGNAL \memory|memory~883_q\ : std_logic;
SIGNAL \memory|memory~32931_combout\ : std_logic;
SIGNAL \memory|memory~915_q\ : std_logic;
SIGNAL \memory|memory~899_q\ : std_logic;
SIGNAL \memory|memory~947_q\ : std_logic;
SIGNAL \memory|memory~931_q\ : std_logic;
SIGNAL \memory|memory~32932_combout\ : std_logic;
SIGNAL \memory|memory~803_q\ : std_logic;
SIGNAL \memory|memory~771_q\ : std_logic;
SIGNAL \memory|memory~819_q\ : std_logic;
SIGNAL \memory|memory~787_q\ : std_logic;
SIGNAL \memory|memory~32930_combout\ : std_logic;
SIGNAL \memory|memory~32934_combout\ : std_logic;
SIGNAL \memory|memory~435feeder_combout\ : std_logic;
SIGNAL \memory|memory~435_q\ : std_logic;
SIGNAL \memory|memory~371feeder_combout\ : std_logic;
SIGNAL \memory|memory~371_q\ : std_logic;
SIGNAL \memory|memory~499_q\ : std_logic;
SIGNAL \memory|memory~307_q\ : std_logic;
SIGNAL \memory|memory~32923_combout\ : std_logic;
SIGNAL \memory|memory~403feeder_combout\ : std_logic;
SIGNAL \memory|memory~403_q\ : std_logic;
SIGNAL \memory|memory~339feeder_combout\ : std_logic;
SIGNAL \memory|memory~339_q\ : std_logic;
SIGNAL \memory|memory~275feeder_combout\ : std_logic;
SIGNAL \memory|memory~275_q\ : std_logic;
SIGNAL \memory|memory~467_q\ : std_logic;
SIGNAL \memory|memory~32921_combout\ : std_logic;
SIGNAL \memory|memory~355_q\ : std_logic;
SIGNAL \memory|memory~291_q\ : std_logic;
SIGNAL \memory|memory~483_q\ : std_logic;
SIGNAL \memory|memory~419_q\ : std_logic;
SIGNAL \memory|memory~32922_combout\ : std_logic;
SIGNAL \memory|memory~323feeder_combout\ : std_logic;
SIGNAL \memory|memory~323_q\ : std_logic;
SIGNAL \memory|memory~387_q\ : std_logic;
SIGNAL \memory|memory~451_q\ : std_logic;
SIGNAL \memory|memory~259_q\ : std_logic;
SIGNAL \memory|memory~32920_combout\ : std_logic;
SIGNAL \memory|memory~32924_combout\ : std_logic;
SIGNAL \memory|memory~32935_combout\ : std_logic;
SIGNAL \memory|sram_data_bus[3]~3_combout\ : std_logic;
SIGNAL \memory|mdr[3]~4_combout\ : std_logic;
SIGNAL \state_mach|data_bus[3]~3_combout\ : std_logic;
SIGNAL \data_bus[3]~3_combout\ : std_logic;
SIGNAL \hex_data[0][3]~q\ : std_logic;
SIGNAL \state_mach|data_bus[1]~1_combout\ : std_logic;
SIGNAL \memory|memory~1457feeder_combout\ : std_logic;
SIGNAL \memory|memory~1457_q\ : std_logic;
SIGNAL \memory|memory~1329_q\ : std_logic;
SIGNAL \memory|memory~1393_q\ : std_logic;
SIGNAL \memory|memory~1521_q\ : std_logic;
SIGNAL \memory|memory~32818_combout\ : std_logic;
SIGNAL \memory|memory~1409_q\ : std_logic;
SIGNAL \memory|memory~1281feeder_combout\ : std_logic;
SIGNAL \memory|memory~1281_q\ : std_logic;
SIGNAL \memory|memory~1473_q\ : std_logic;
SIGNAL \memory|memory~1345feeder_combout\ : std_logic;
SIGNAL \memory|memory~1345_q\ : std_logic;
SIGNAL \memory|memory~32815_combout\ : std_logic;
SIGNAL \memory|memory~1377_q\ : std_logic;
SIGNAL \memory|memory~1441_q\ : std_logic;
SIGNAL \memory|memory~1505_q\ : std_logic;
SIGNAL \memory|memory~1313feeder_combout\ : std_logic;
SIGNAL \memory|memory~1313_q\ : std_logic;
SIGNAL \memory|memory~32817_combout\ : std_logic;
SIGNAL \memory|memory~1361feeder_combout\ : std_logic;
SIGNAL \memory|memory~1361_q\ : std_logic;
SIGNAL \memory|memory~1425_q\ : std_logic;
SIGNAL \memory|memory~1297_q\ : std_logic;
SIGNAL \memory|memory~1489_q\ : std_logic;
SIGNAL \memory|memory~32816_combout\ : std_logic;
SIGNAL \memory|memory~32819_combout\ : std_logic;
SIGNAL \memory|memory~1937_q\ : std_logic;
SIGNAL \memory|memory~1953_q\ : std_logic;
SIGNAL \memory|memory~1921_q\ : std_logic;
SIGNAL \memory|memory~1969_q\ : std_logic;
SIGNAL \memory|memory~32827_combout\ : std_logic;
SIGNAL \memory|memory~2017_q\ : std_logic;
SIGNAL \memory|memory~1985_q\ : std_logic;
SIGNAL \memory|memory~2001_q\ : std_logic;
SIGNAL \memory|memory~2033_q\ : std_logic;
SIGNAL \memory|memory~32828_combout\ : std_logic;
SIGNAL \memory|memory~1873_q\ : std_logic;
SIGNAL \memory|memory~1857_q\ : std_logic;
SIGNAL \memory|memory~1905_q\ : std_logic;
SIGNAL \memory|memory~1889_q\ : std_logic;
SIGNAL \memory|memory~32826_combout\ : std_logic;
SIGNAL \memory|memory~1809feeder_combout\ : std_logic;
SIGNAL \memory|memory~1809_q\ : std_logic;
SIGNAL \memory|memory~1793_q\ : std_logic;
SIGNAL \memory|memory~1825_q\ : std_logic;
SIGNAL \memory|memory~1841_q\ : std_logic;
SIGNAL \memory|memory~32825_combout\ : std_logic;
SIGNAL \memory|memory~32829_combout\ : std_logic;
SIGNAL \memory|memory~1185feeder_combout\ : std_logic;
SIGNAL \memory|memory~1185_q\ : std_logic;
SIGNAL \memory|memory~1057feeder_combout\ : std_logic;
SIGNAL \memory|memory~1057_q\ : std_logic;
SIGNAL \memory|memory~1121_q\ : std_logic;
SIGNAL \memory|memory~1249_q\ : std_logic;
SIGNAL \memory|memory~32812_combout\ : std_logic;
SIGNAL \memory|memory~1025feeder_combout\ : std_logic;
SIGNAL \memory|memory~1025_q\ : std_logic;
SIGNAL \memory|memory~1153_q\ : std_logic;
SIGNAL \memory|memory~1217_q\ : std_logic;
SIGNAL \memory|memory~1089_q\ : std_logic;
SIGNAL \memory|memory~32810_combout\ : std_logic;
SIGNAL \memory|memory~1137_q\ : std_logic;
SIGNAL \memory|memory~1201feeder_combout\ : std_logic;
SIGNAL \memory|memory~1201_q\ : std_logic;
SIGNAL \memory|memory~1265_q\ : std_logic;
SIGNAL \memory|memory~1073feeder_combout\ : std_logic;
SIGNAL \memory|memory~1073_q\ : std_logic;
SIGNAL \memory|memory~32813_combout\ : std_logic;
SIGNAL \memory|memory~1105feeder_combout\ : std_logic;
SIGNAL \memory|memory~1105_q\ : std_logic;
SIGNAL \memory|memory~1041_q\ : std_logic;
SIGNAL \memory|memory~1233_q\ : std_logic;
SIGNAL \memory|memory~1169_q\ : std_logic;
SIGNAL \memory|memory~32811_combout\ : std_logic;
SIGNAL \memory|memory~32814_combout\ : std_logic;
SIGNAL \memory|memory~1713feeder_combout\ : std_logic;
SIGNAL \memory|memory~1713_q\ : std_logic;
SIGNAL \memory|memory~1585_q\ : std_logic;
SIGNAL \memory|memory~1777_q\ : std_logic;
SIGNAL \memory|memory~1649_q\ : std_logic;
SIGNAL \memory|memory~32823_combout\ : std_logic;
SIGNAL \memory|memory~1729feeder_combout\ : std_logic;
SIGNAL \memory|memory~1729_q\ : std_logic;
SIGNAL \memory|memory~1601_q\ : std_logic;
SIGNAL \memory|memory~1537_q\ : std_logic;
SIGNAL \memory|memory~1665_q\ : std_logic;
SIGNAL \memory|memory~32820_combout\ : std_logic;
SIGNAL \memory|memory~1617feeder_combout\ : std_logic;
SIGNAL \memory|memory~1617_q\ : std_logic;
SIGNAL \memory|memory~1681feeder_combout\ : std_logic;
SIGNAL \memory|memory~1681_q\ : std_logic;
SIGNAL \memory|memory~1553_q\ : std_logic;
SIGNAL \memory|memory~1745_q\ : std_logic;
SIGNAL \memory|memory~32821_combout\ : std_logic;
SIGNAL \memory|memory~1633feeder_combout\ : std_logic;
SIGNAL \memory|memory~1633_q\ : std_logic;
SIGNAL \memory|memory~1697_q\ : std_logic;
SIGNAL \memory|memory~1761_q\ : std_logic;
SIGNAL \memory|memory~1569_q\ : std_logic;
SIGNAL \memory|memory~32822_combout\ : std_logic;
SIGNAL \memory|memory~32824_combout\ : std_logic;
SIGNAL \memory|memory~32830_combout\ : std_logic;
SIGNAL \memory|memory~513_q\ : std_logic;
SIGNAL \memory|memory~545_q\ : std_logic;
SIGNAL \memory|memory~561_q\ : std_logic;
SIGNAL \memory|memory~529feeder_combout\ : std_logic;
SIGNAL \memory|memory~529_q\ : std_logic;
SIGNAL \memory|memory~32833_combout\ : std_logic;
SIGNAL \memory|memory~273feeder_combout\ : std_logic;
SIGNAL \memory|memory~273_q\ : std_logic;
SIGNAL \memory|memory~289feeder_combout\ : std_logic;
SIGNAL \memory|memory~289_q\ : std_logic;
SIGNAL \memory|memory~257_q\ : std_logic;
SIGNAL \memory|memory~305_q\ : std_logic;
SIGNAL \memory|memory~32832_combout\ : std_logic;
SIGNAL \memory|memory~769_q\ : std_logic;
SIGNAL \memory|memory~785_q\ : std_logic;
SIGNAL \memory|memory~817_q\ : std_logic;
SIGNAL \memory|memory~801_q\ : std_logic;
SIGNAL \memory|memory~32834_combout\ : std_logic;
SIGNAL \memory|memory~17feeder_combout\ : std_logic;
SIGNAL \memory|memory~17_q\ : std_logic;
SIGNAL \memory|memory~1_q\ : std_logic;
SIGNAL \memory|memory~49_q\ : std_logic;
SIGNAL \memory|memory~33feeder_combout\ : std_logic;
SIGNAL \memory|memory~33_q\ : std_logic;
SIGNAL \memory|memory~32831_combout\ : std_logic;
SIGNAL \memory|memory~32835_combout\ : std_logic;
SIGNAL \memory|memory~337feeder_combout\ : std_logic;
SIGNAL \memory|memory~337_q\ : std_logic;
SIGNAL \memory|memory~353_q\ : std_logic;
SIGNAL \memory|memory~369_q\ : std_logic;
SIGNAL \memory|memory~321feeder_combout\ : std_logic;
SIGNAL \memory|memory~321_q\ : std_logic;
SIGNAL \memory|memory~32837_combout\ : std_logic;
SIGNAL \memory|memory~97_q\ : std_logic;
SIGNAL \memory|memory~65feeder_combout\ : std_logic;
SIGNAL \memory|memory~65_q\ : std_logic;
SIGNAL \memory|memory~113_q\ : std_logic;
SIGNAL \memory|memory~81feeder_combout\ : std_logic;
SIGNAL \memory|memory~81_q\ : std_logic;
SIGNAL \memory|memory~32836_combout\ : std_logic;
SIGNAL \memory|memory~865_q\ : std_logic;
SIGNAL \memory|memory~833_q\ : std_logic;
SIGNAL \memory|memory~881_q\ : std_logic;
SIGNAL \memory|memory~849_q\ : std_logic;
SIGNAL \memory|memory~32839_combout\ : std_logic;
SIGNAL \memory|memory~609_q\ : std_logic;
SIGNAL \memory|memory~593feeder_combout\ : std_logic;
SIGNAL \memory|memory~593_q\ : std_logic;
SIGNAL \memory|memory~577_q\ : std_logic;
SIGNAL \memory|memory~625_q\ : std_logic;
SIGNAL \memory|memory~32838_combout\ : std_logic;
SIGNAL \memory|memory~32840_combout\ : std_logic;
SIGNAL \memory|memory~465feeder_combout\ : std_logic;
SIGNAL \memory|memory~465_q\ : std_logic;
SIGNAL \memory|memory~449_q\ : std_logic;
SIGNAL \memory|memory~497_q\ : std_logic;
SIGNAL \memory|memory~481_q\ : std_logic;
SIGNAL \memory|memory~32847_combout\ : std_logic;
SIGNAL \memory|memory~209feeder_combout\ : std_logic;
SIGNAL \memory|memory~209_q\ : std_logic;
SIGNAL \memory|memory~225_q\ : std_logic;
SIGNAL \memory|memory~241_q\ : std_logic;
SIGNAL \memory|memory~193feeder_combout\ : std_logic;
SIGNAL \memory|memory~193_q\ : std_logic;
SIGNAL \memory|memory~32846_combout\ : std_logic;
SIGNAL \memory|memory~721feeder_combout\ : std_logic;
SIGNAL \memory|memory~721_q\ : std_logic;
SIGNAL \memory|memory~737feeder_combout\ : std_logic;
SIGNAL \memory|memory~737_q\ : std_logic;
SIGNAL \memory|memory~753_q\ : std_logic;
SIGNAL \memory|memory~705feeder_combout\ : std_logic;
SIGNAL \memory|memory~705_q\ : std_logic;
SIGNAL \memory|memory~32848_combout\ : std_logic;
SIGNAL \memory|memory~961_q\ : std_logic;
SIGNAL \memory|memory~977_q\ : std_logic;
SIGNAL \memory|memory~993_q\ : std_logic;
SIGNAL \memory|memory~1009_q\ : std_logic;
SIGNAL \memory|memory~32849_combout\ : std_logic;
SIGNAL \memory|memory~32850_combout\ : std_logic;
SIGNAL \memory|memory~177_q\ : std_logic;
SIGNAL \memory|memory~433feeder_combout\ : std_logic;
SIGNAL \memory|memory~433_q\ : std_logic;
SIGNAL \memory|memory~689_q\ : std_logic;
SIGNAL \memory|memory~945_q\ : std_logic;
SIGNAL \memory|memory~32844_combout\ : std_logic;
SIGNAL \memory|memory~657feeder_combout\ : std_logic;
SIGNAL \memory|memory~657_q\ : std_logic;
SIGNAL \memory|memory~145feeder_combout\ : std_logic;
SIGNAL \memory|memory~145_q\ : std_logic;
SIGNAL \memory|memory~401_q\ : std_logic;
SIGNAL \memory|memory~913_q\ : std_logic;
SIGNAL \memory|memory~32842_combout\ : std_logic;
SIGNAL \memory|memory~673_q\ : std_logic;
SIGNAL \memory|memory~417_q\ : std_logic;
SIGNAL \memory|memory~929_q\ : std_logic;
SIGNAL \memory|memory~161_q\ : std_logic;
SIGNAL \memory|memory~32843_combout\ : std_logic;
SIGNAL \memory|memory~129feeder_combout\ : std_logic;
SIGNAL \memory|memory~129_q\ : std_logic;
SIGNAL \memory|memory~641_q\ : std_logic;
SIGNAL \memory|memory~897_q\ : std_logic;
SIGNAL \memory|memory~385feeder_combout\ : std_logic;
SIGNAL \memory|memory~385_q\ : std_logic;
SIGNAL \memory|memory~32841_combout\ : std_logic;
SIGNAL \memory|memory~32845_combout\ : std_logic;
SIGNAL \memory|memory~32851_combout\ : std_logic;
SIGNAL \memory|sram_data_bus[1]~1_combout\ : std_logic;
SIGNAL \memory|mdr[1]~2_combout\ : std_logic;
SIGNAL \data_bus[1]~1_combout\ : std_logic;
SIGNAL \hex_data[0][1]~q\ : std_logic;
SIGNAL \hex0|WideOr6~0_combout\ : std_logic;
SIGNAL \hex0|WideOr5~0_combout\ : std_logic;
SIGNAL \hex0|WideOr4~0_combout\ : std_logic;
SIGNAL \hex0|WideOr3~0_combout\ : std_logic;
SIGNAL \hex0|WideOr2~0_combout\ : std_logic;
SIGNAL \hex0|WideOr1~0_combout\ : std_logic;
SIGNAL \hex0|WideOr0~0_combout\ : std_logic;
SIGNAL \memory|memory~231_q\ : std_logic;
SIGNAL \memory|memory~199_q\ : std_logic;
SIGNAL \memory|memory~215_q\ : std_logic;
SIGNAL \memory|memory~247_q\ : std_logic;
SIGNAL \memory|memory~33098_combout\ : std_logic;
SIGNAL \memory|memory~711_q\ : std_logic;
SIGNAL \memory|memory~727_q\ : std_logic;
SIGNAL \memory|memory~759_q\ : std_logic;
SIGNAL \memory|memory~743_q\ : std_logic;
SIGNAL \memory|memory~33100_combout\ : std_logic;
SIGNAL \memory|memory~1015_q\ : std_logic;
SIGNAL \memory|memory~967feeder_combout\ : std_logic;
SIGNAL \memory|memory~967_q\ : std_logic;
SIGNAL \memory|memory~983_q\ : std_logic;
SIGNAL \memory|memory~999_q\ : std_logic;
SIGNAL \memory|memory~33101_combout\ : std_logic;
SIGNAL \memory|memory~471_q\ : std_logic;
SIGNAL \memory|memory~487_q\ : std_logic;
SIGNAL \memory|memory~503_q\ : std_logic;
SIGNAL \memory|memory~455_q\ : std_logic;
SIGNAL \memory|memory~33099_combout\ : std_logic;
SIGNAL \memory|memory~33102_combout\ : std_logic;
SIGNAL \memory|memory~855_q\ : std_logic;
SIGNAL \memory|memory~871feeder_combout\ : std_logic;
SIGNAL \memory|memory~871_q\ : std_logic;
SIGNAL \memory|memory~887_q\ : std_logic;
SIGNAL \memory|memory~839_q\ : std_logic;
SIGNAL \memory|memory~33091_combout\ : std_logic;
SIGNAL \memory|memory~87feeder_combout\ : std_logic;
SIGNAL \memory|memory~87_q\ : std_logic;
SIGNAL \memory|memory~103feeder_combout\ : std_logic;
SIGNAL \memory|memory~103_q\ : std_logic;
SIGNAL \memory|memory~71feeder_combout\ : std_logic;
SIGNAL \memory|memory~71_q\ : std_logic;
SIGNAL \memory|memory~119_q\ : std_logic;
SIGNAL \memory|memory~33088_combout\ : std_logic;
SIGNAL \memory|memory~343feeder_combout\ : std_logic;
SIGNAL \memory|memory~343_q\ : std_logic;
SIGNAL \memory|memory~359feeder_combout\ : std_logic;
SIGNAL \memory|memory~359_q\ : std_logic;
SIGNAL \memory|memory~375_q\ : std_logic;
SIGNAL \memory|memory~327feeder_combout\ : std_logic;
SIGNAL \memory|memory~327_q\ : std_logic;
SIGNAL \memory|memory~33089_combout\ : std_logic;
SIGNAL \memory|memory~599_q\ : std_logic;
SIGNAL \memory|memory~615_q\ : std_logic;
SIGNAL \memory|memory~583_q\ : std_logic;
SIGNAL \memory|memory~631_q\ : std_logic;
SIGNAL \memory|memory~33090_combout\ : std_logic;
SIGNAL \memory|memory~33092_combout\ : std_logic;
SIGNAL \memory|memory~151_q\ : std_logic;
SIGNAL \memory|memory~407_q\ : std_logic;
SIGNAL \memory|memory~919_q\ : std_logic;
SIGNAL \memory|memory~663_q\ : std_logic;
SIGNAL \memory|memory~33094_combout\ : std_logic;
SIGNAL \memory|memory~135feeder_combout\ : std_logic;
SIGNAL \memory|memory~135_q\ : std_logic;
SIGNAL \memory|memory~391feeder_combout\ : std_logic;
SIGNAL \memory|memory~391_q\ : std_logic;
SIGNAL \memory|memory~903_q\ : std_logic;
SIGNAL \memory|memory~647_q\ : std_logic;
SIGNAL \memory|memory~33093_combout\ : std_logic;
SIGNAL \memory|memory~167_q\ : std_logic;
SIGNAL \memory|memory~679_q\ : std_logic;
SIGNAL \memory|memory~935_q\ : std_logic;
SIGNAL \memory|memory~423_q\ : std_logic;
SIGNAL \memory|memory~33095_combout\ : std_logic;
SIGNAL \memory|memory~695feeder_combout\ : std_logic;
SIGNAL \memory|memory~695_q\ : std_logic;
SIGNAL \memory|memory~183feeder_combout\ : std_logic;
SIGNAL \memory|memory~183_q\ : std_logic;
SIGNAL \memory|memory~439feeder_combout\ : std_logic;
SIGNAL \memory|memory~439_q\ : std_logic;
SIGNAL \memory|memory~951_q\ : std_logic;
SIGNAL \memory|memory~33096_combout\ : std_logic;
SIGNAL \memory|memory~33097_combout\ : std_logic;
SIGNAL \memory|memory~23feeder_combout\ : std_logic;
SIGNAL \memory|memory~23_q\ : std_logic;
SIGNAL \memory|memory~39feeder_combout\ : std_logic;
SIGNAL \memory|memory~39_q\ : std_logic;
SIGNAL \memory|memory~55_q\ : std_logic;
SIGNAL \memory|memory~7_q\ : std_logic;
SIGNAL \memory|memory~33083_combout\ : std_logic;
SIGNAL \memory|memory~295feeder_combout\ : std_logic;
SIGNAL \memory|memory~295_q\ : std_logic;
SIGNAL \memory|memory~279feeder_combout\ : std_logic;
SIGNAL \memory|memory~279_q\ : std_logic;
SIGNAL \memory|memory~263feeder_combout\ : std_logic;
SIGNAL \memory|memory~263_q\ : std_logic;
SIGNAL \memory|memory~311_q\ : std_logic;
SIGNAL \memory|memory~33084_combout\ : std_logic;
SIGNAL \memory|memory~807feeder_combout\ : std_logic;
SIGNAL \memory|memory~807_q\ : std_logic;
SIGNAL \memory|memory~791feeder_combout\ : std_logic;
SIGNAL \memory|memory~791_q\ : std_logic;
SIGNAL \memory|memory~823_q\ : std_logic;
SIGNAL \memory|memory~775feeder_combout\ : std_logic;
SIGNAL \memory|memory~775_q\ : std_logic;
SIGNAL \memory|memory~33086_combout\ : std_logic;
SIGNAL \memory|memory~519_q\ : std_logic;
SIGNAL \memory|memory~535_q\ : std_logic;
SIGNAL \memory|memory~567_q\ : std_logic;
SIGNAL \memory|memory~551feeder_combout\ : std_logic;
SIGNAL \memory|memory~551_q\ : std_logic;
SIGNAL \memory|memory~33085_combout\ : std_logic;
SIGNAL \memory|memory~33087_combout\ : std_logic;
SIGNAL \memory|memory~33103_combout\ : std_logic;
SIGNAL \memory|memory~1175_q\ : std_logic;
SIGNAL \memory|memory~1047_q\ : std_logic;
SIGNAL \memory|memory~1111_q\ : std_logic;
SIGNAL \memory|memory~1239_q\ : std_logic;
SIGNAL \memory|memory~33063_combout\ : std_logic;
SIGNAL \memory|memory~1127_q\ : std_logic;
SIGNAL \memory|memory~1191_q\ : std_logic;
SIGNAL \memory|memory~1255_q\ : std_logic;
SIGNAL \memory|memory~1063feeder_combout\ : std_logic;
SIGNAL \memory|memory~1063_q\ : std_logic;
SIGNAL \memory|memory~33064_combout\ : std_logic;
SIGNAL \memory|memory~1031_q\ : std_logic;
SIGNAL \memory|memory~1159_q\ : std_logic;
SIGNAL \memory|memory~1095feeder_combout\ : std_logic;
SIGNAL \memory|memory~1095_q\ : std_logic;
SIGNAL \memory|memory~1223_q\ : std_logic;
SIGNAL \memory|memory~33062_combout\ : std_logic;
SIGNAL \memory|memory~1207_q\ : std_logic;
SIGNAL \memory|memory~1079_q\ : std_logic;
SIGNAL \memory|memory~1271_q\ : std_logic;
SIGNAL \memory|memory~1143_q\ : std_logic;
SIGNAL \memory|memory~33065_combout\ : std_logic;
SIGNAL \memory|memory~33066_combout\ : std_logic;
SIGNAL \memory|memory~1671feeder_combout\ : std_logic;
SIGNAL \memory|memory~1671_q\ : std_logic;
SIGNAL \memory|memory~1735feeder_combout\ : std_logic;
SIGNAL \memory|memory~1735_q\ : std_logic;
SIGNAL \memory|memory~1543_q\ : std_logic;
SIGNAL \memory|memory~1607feeder_combout\ : std_logic;
SIGNAL \memory|memory~1607_q\ : std_logic;
SIGNAL \memory|memory~33072_combout\ : std_logic;
SIGNAL \memory|memory~1575_q\ : std_logic;
SIGNAL \memory|memory~1703feeder_combout\ : std_logic;
SIGNAL \memory|memory~1703_q\ : std_logic;
SIGNAL \memory|memory~1639_q\ : std_logic;
SIGNAL \memory|memory~1767_q\ : std_logic;
SIGNAL \memory|memory~33074_combout\ : std_logic;
SIGNAL \memory|memory~1655feeder_combout\ : std_logic;
SIGNAL \memory|memory~1655_q\ : std_logic;
SIGNAL \memory|memory~1719_q\ : std_logic;
SIGNAL \memory|memory~1591_q\ : std_logic;
SIGNAL \memory|memory~1783_q\ : std_logic;
SIGNAL \memory|memory~33075_combout\ : std_logic;
SIGNAL \memory|memory~1687feeder_combout\ : std_logic;
SIGNAL \memory|memory~1687_q\ : std_logic;
SIGNAL \memory|memory~1623feeder_combout\ : std_logic;
SIGNAL \memory|memory~1623_q\ : std_logic;
SIGNAL \memory|memory~1751_q\ : std_logic;
SIGNAL \memory|memory~1559_q\ : std_logic;
SIGNAL \memory|memory~33073_combout\ : std_logic;
SIGNAL \memory|memory~33076_combout\ : std_logic;
SIGNAL \memory|memory~1959_q\ : std_logic;
SIGNAL \memory|memory~1943_q\ : std_logic;
SIGNAL \memory|memory~1975_q\ : std_logic;
SIGNAL \memory|memory~1927_q\ : std_logic;
SIGNAL \memory|memory~33079_combout\ : std_logic;
SIGNAL \memory|memory~1879_q\ : std_logic;
SIGNAL \memory|memory~1863_q\ : std_logic;
SIGNAL \memory|memory~1895_q\ : std_logic;
SIGNAL \memory|memory~1911_q\ : std_logic;
SIGNAL \memory|memory~33078_combout\ : std_logic;
SIGNAL \memory|memory~1991_q\ : std_logic;
SIGNAL \memory|memory~2007_q\ : std_logic;
SIGNAL \memory|memory~2023_q\ : std_logic;
SIGNAL \memory|memory~2039_q\ : std_logic;
SIGNAL \memory|memory~33080_combout\ : std_logic;
SIGNAL \memory|memory~1815feeder_combout\ : std_logic;
SIGNAL \memory|memory~1815_q\ : std_logic;
SIGNAL \memory|memory~1799_q\ : std_logic;
SIGNAL \memory|memory~1831_q\ : std_logic;
SIGNAL \memory|memory~1847_q\ : std_logic;
SIGNAL \memory|memory~33077_combout\ : std_logic;
SIGNAL \memory|memory~33081_combout\ : std_logic;
SIGNAL \memory|memory~1319feeder_combout\ : std_logic;
SIGNAL \memory|memory~1319_q\ : std_logic;
SIGNAL \memory|memory~1447_q\ : std_logic;
SIGNAL \memory|memory~1383feeder_combout\ : std_logic;
SIGNAL \memory|memory~1383_q\ : std_logic;
SIGNAL \memory|memory~1511_q\ : std_logic;
SIGNAL \memory|memory~33069_combout\ : std_logic;
SIGNAL \memory|memory~1463_q\ : std_logic;
SIGNAL \memory|memory~1335_q\ : std_logic;
SIGNAL \memory|memory~1399_q\ : std_logic;
SIGNAL \memory|memory~1527_q\ : std_logic;
SIGNAL \memory|memory~33070_combout\ : std_logic;
SIGNAL \memory|memory~1431_q\ : std_logic;
SIGNAL \memory|memory~1303_q\ : std_logic;
SIGNAL \memory|memory~1367feeder_combout\ : std_logic;
SIGNAL \memory|memory~1367_q\ : std_logic;
SIGNAL \memory|memory~1495_q\ : std_logic;
SIGNAL \memory|memory~33068_combout\ : std_logic;
SIGNAL \memory|memory~1287_q\ : std_logic;
SIGNAL \memory|memory~1415_q\ : std_logic;
SIGNAL \memory|memory~1479_q\ : std_logic;
SIGNAL \memory|memory~1351_q\ : std_logic;
SIGNAL \memory|memory~33067_combout\ : std_logic;
SIGNAL \memory|memory~33071_combout\ : std_logic;
SIGNAL \memory|memory~33082_combout\ : std_logic;
SIGNAL \memory|sram_data_bus[7]~7_combout\ : std_logic;
SIGNAL \memory|mdr[7]~8_combout\ : std_logic;
SIGNAL \data_bus[7]~7_combout\ : std_logic;
SIGNAL \hex_data[1][3]~q\ : std_logic;
SIGNAL \state_mach|data_bus[6]~6_combout\ : std_logic;
SIGNAL \memory|memory~1462_q\ : std_logic;
SIGNAL \memory|memory~1398_q\ : std_logic;
SIGNAL \memory|memory~1526_q\ : std_logic;
SIGNAL \memory|memory~1334_q\ : std_logic;
SIGNAL \memory|memory~33036_combout\ : std_logic;
SIGNAL \memory|memory~1974feeder_combout\ : std_logic;
SIGNAL \memory|memory~1974_q\ : std_logic;
SIGNAL \memory|memory~1910feeder_combout\ : std_logic;
SIGNAL \memory|memory~1910_q\ : std_logic;
SIGNAL \memory|memory~2038_q\ : std_logic;
SIGNAL \memory|memory~1846feeder_combout\ : std_logic;
SIGNAL \memory|memory~1846_q\ : std_logic;
SIGNAL \memory|memory~33038_combout\ : std_logic;
SIGNAL \memory|memory~1590_q\ : std_logic;
SIGNAL \memory|memory~1654_q\ : std_logic;
SIGNAL \memory|memory~1782_q\ : std_logic;
SIGNAL \memory|memory~1718_q\ : std_logic;
SIGNAL \memory|memory~33037_combout\ : std_logic;
SIGNAL \memory|memory~1078feeder_combout\ : std_logic;
SIGNAL \memory|memory~1078_q\ : std_logic;
SIGNAL \memory|memory~1142_q\ : std_logic;
SIGNAL \memory|memory~1206_q\ : std_logic;
SIGNAL \memory|memory~1270_q\ : std_logic;
SIGNAL \memory|memory~33035_combout\ : std_logic;
SIGNAL \memory|memory~33039_combout\ : std_logic;
SIGNAL \memory|memory~1238_q\ : std_logic;
SIGNAL \memory|memory~1750feeder_combout\ : std_logic;
SIGNAL \memory|memory~1750_q\ : std_logic;
SIGNAL \memory|memory~1494_q\ : std_logic;
SIGNAL \memory|memory~2006_q\ : std_logic;
SIGNAL \memory|memory~33028_combout\ : std_logic;
SIGNAL \memory|memory~1366_q\ : std_logic;
SIGNAL \memory|memory~1110feeder_combout\ : std_logic;
SIGNAL \memory|memory~1110_q\ : std_logic;
SIGNAL \memory|memory~1622_q\ : std_logic;
SIGNAL \memory|memory~1878_q\ : std_logic;
SIGNAL \memory|memory~33026_combout\ : std_logic;
SIGNAL \memory|memory~1046_q\ : std_logic;
SIGNAL \memory|memory~1302feeder_combout\ : std_logic;
SIGNAL \memory|memory~1302_q\ : std_logic;
SIGNAL \memory|memory~1814_q\ : std_logic;
SIGNAL \memory|memory~1558feeder_combout\ : std_logic;
SIGNAL \memory|memory~1558_q\ : std_logic;
SIGNAL \memory|memory~33025_combout\ : std_logic;
SIGNAL \memory|memory~1686feeder_combout\ : std_logic;
SIGNAL \memory|memory~1686_q\ : std_logic;
SIGNAL \memory|memory~1174_q\ : std_logic;
SIGNAL \memory|memory~1430_q\ : std_logic;
SIGNAL \memory|memory~1942_q\ : std_logic;
SIGNAL \memory|memory~33027_combout\ : std_logic;
SIGNAL \memory|memory~33029_combout\ : std_logic;
SIGNAL \memory|memory~1574_q\ : std_logic;
SIGNAL \memory|memory~1062feeder_combout\ : std_logic;
SIGNAL \memory|memory~1062_q\ : std_logic;
SIGNAL \memory|memory~1318feeder_combout\ : std_logic;
SIGNAL \memory|memory~1318_q\ : std_logic;
SIGNAL \memory|memory~1830_q\ : std_logic;
SIGNAL \memory|memory~33030_combout\ : std_logic;
SIGNAL \memory|memory~1446feeder_combout\ : std_logic;
SIGNAL \memory|memory~1446_q\ : std_logic;
SIGNAL \memory|memory~1702_q\ : std_logic;
SIGNAL \memory|memory~1958_q\ : std_logic;
SIGNAL \memory|memory~1190feeder_combout\ : std_logic;
SIGNAL \memory|memory~1190_q\ : std_logic;
SIGNAL \memory|memory~33032_combout\ : std_logic;
SIGNAL \memory|memory~1126_q\ : std_logic;
SIGNAL \memory|memory~1382_q\ : std_logic;
SIGNAL \memory|memory~1894_q\ : std_logic;
SIGNAL \memory|memory~1638_q\ : std_logic;
SIGNAL \memory|memory~33031_combout\ : std_logic;
SIGNAL \memory|memory~1510_q\ : std_logic;
SIGNAL \memory|memory~1766_q\ : std_logic;
SIGNAL \memory|memory~2022_q\ : std_logic;
SIGNAL \memory|memory~1254_q\ : std_logic;
SIGNAL \memory|memory~33033_combout\ : std_logic;
SIGNAL \memory|memory~33034_combout\ : std_logic;
SIGNAL \memory|memory~1158feeder_combout\ : std_logic;
SIGNAL \memory|memory~1158_q\ : std_logic;
SIGNAL \memory|memory~1414_q\ : std_logic;
SIGNAL \memory|memory~1926_q\ : std_logic;
SIGNAL \memory|memory~1670feeder_combout\ : std_logic;
SIGNAL \memory|memory~1670_q\ : std_logic;
SIGNAL \memory|memory~33022_combout\ : std_logic;
SIGNAL \memory|memory~1030_q\ : std_logic;
SIGNAL \memory|memory~1286_q\ : std_logic;
SIGNAL \memory|memory~1798_q\ : std_logic;
SIGNAL \memory|memory~1542_q\ : std_logic;
SIGNAL \memory|memory~33020_combout\ : std_logic;
SIGNAL \memory|memory~1094_q\ : std_logic;
SIGNAL \memory|memory~1350_q\ : std_logic;
SIGNAL \memory|memory~1606_q\ : std_logic;
SIGNAL \memory|memory~1862_q\ : std_logic;
SIGNAL \memory|memory~33021_combout\ : std_logic;
SIGNAL \memory|memory~1222_q\ : std_logic;
SIGNAL \memory|memory~1478_q\ : std_logic;
SIGNAL \memory|memory~1734feeder_combout\ : std_logic;
SIGNAL \memory|memory~1734_q\ : std_logic;
SIGNAL \memory|memory~1990_q\ : std_logic;
SIGNAL \memory|memory~33023_combout\ : std_logic;
SIGNAL \memory|memory~33024_combout\ : std_logic;
SIGNAL \memory|memory~33040_combout\ : std_logic;
SIGNAL \memory|memory~342_q\ : std_logic;
SIGNAL \memory|memory~406feeder_combout\ : std_logic;
SIGNAL \memory|memory~406_q\ : std_logic;
SIGNAL \memory|memory~470_q\ : std_logic;
SIGNAL \memory|memory~278feeder_combout\ : std_logic;
SIGNAL \memory|memory~278_q\ : std_logic;
SIGNAL \memory|memory~33047_combout\ : std_logic;
SIGNAL \memory|memory~358feeder_combout\ : std_logic;
SIGNAL \memory|memory~358_q\ : std_logic;
SIGNAL \memory|memory~422_q\ : std_logic;
SIGNAL \memory|memory~486_q\ : std_logic;
SIGNAL \memory|memory~294_q\ : std_logic;
SIGNAL \memory|memory~33048_combout\ : std_logic;
SIGNAL \memory|memory~310_q\ : std_logic;
SIGNAL \memory|memory~374_q\ : std_logic;
SIGNAL \memory|memory~438feeder_combout\ : std_logic;
SIGNAL \memory|memory~438_q\ : std_logic;
SIGNAL \memory|memory~502_q\ : std_logic;
SIGNAL \memory|memory~33049_combout\ : std_logic;
SIGNAL \memory|memory~390_q\ : std_logic;
SIGNAL \memory|memory~326feeder_combout\ : std_logic;
SIGNAL \memory|memory~326_q\ : std_logic;
SIGNAL \memory|memory~454_q\ : std_logic;
SIGNAL \memory|memory~262_q\ : std_logic;
SIGNAL \memory|memory~33046_combout\ : std_logic;
SIGNAL \memory|memory~33050_combout\ : std_logic;
SIGNAL \memory|memory~982_q\ : std_logic;
SIGNAL \memory|memory~1014_q\ : std_logic;
SIGNAL \memory|memory~998_q\ : std_logic;
SIGNAL \memory|memory~966_q\ : std_logic;
SIGNAL \memory|memory~33059_combout\ : std_logic;
SIGNAL \memory|memory~918_q\ : std_logic;
SIGNAL \memory|memory~902_q\ : std_logic;
SIGNAL \memory|memory~934_q\ : std_logic;
SIGNAL \memory|memory~950_q\ : std_logic;
SIGNAL \memory|memory~33058_combout\ : std_logic;
SIGNAL \memory|memory~774feeder_combout\ : std_logic;
SIGNAL \memory|memory~774_q\ : std_logic;
SIGNAL \memory|memory~806feeder_combout\ : std_logic;
SIGNAL \memory|memory~806_q\ : std_logic;
SIGNAL \memory|memory~822_q\ : std_logic;
SIGNAL \memory|memory~790_q\ : std_logic;
SIGNAL \memory|memory~33056_combout\ : std_logic;
SIGNAL \memory|memory~838_q\ : std_logic;
SIGNAL \memory|memory~870_q\ : std_logic;
SIGNAL \memory|memory~886_q\ : std_logic;
SIGNAL \memory|memory~854feeder_combout\ : std_logic;
SIGNAL \memory|memory~854_q\ : std_logic;
SIGNAL \memory|memory~33057_combout\ : std_logic;
SIGNAL \memory|memory~33060_combout\ : std_logic;
SIGNAL \memory|memory~22feeder_combout\ : std_logic;
SIGNAL \memory|memory~22_q\ : std_logic;
SIGNAL \memory|memory~150feeder_combout\ : std_logic;
SIGNAL \memory|memory~150_q\ : std_logic;
SIGNAL \memory|memory~214_q\ : std_logic;
SIGNAL \memory|memory~86_q\ : std_logic;
SIGNAL \memory|memory~33042_combout\ : std_logic;
SIGNAL \memory|memory~70feeder_combout\ : std_logic;
SIGNAL \memory|memory~70_q\ : std_logic;
SIGNAL \memory|memory~134_q\ : std_logic;
SIGNAL \memory|memory~198_q\ : std_logic;
SIGNAL \memory|memory~6_q\ : std_logic;
SIGNAL \memory|memory~33041_combout\ : std_logic;
SIGNAL \memory|memory~118feeder_combout\ : std_logic;
SIGNAL \memory|memory~118_q\ : std_logic;
SIGNAL \memory|memory~182_q\ : std_logic;
SIGNAL \memory|memory~54_q\ : std_logic;
SIGNAL \memory|memory~246_q\ : std_logic;
SIGNAL \memory|memory~33044_combout\ : std_logic;
SIGNAL \memory|memory~166_q\ : std_logic;
SIGNAL \memory|memory~102feeder_combout\ : std_logic;
SIGNAL \memory|memory~102_q\ : std_logic;
SIGNAL \memory|memory~230_q\ : std_logic;
SIGNAL \memory|memory~38_q\ : std_logic;
SIGNAL \memory|memory~33043_combout\ : std_logic;
SIGNAL \memory|memory~33045_combout\ : std_logic;
SIGNAL \memory|memory~534feeder_combout\ : std_logic;
SIGNAL \memory|memory~534_q\ : std_logic;
SIGNAL \memory|memory~598feeder_combout\ : std_logic;
SIGNAL \memory|memory~598_q\ : std_logic;
SIGNAL \memory|memory~726_q\ : std_logic;
SIGNAL \memory|memory~662feeder_combout\ : std_logic;
SIGNAL \memory|memory~662_q\ : std_logic;
SIGNAL \memory|memory~33052_combout\ : std_logic;
SIGNAL \memory|memory~566_q\ : std_logic;
SIGNAL \memory|memory~694_q\ : std_logic;
SIGNAL \memory|memory~758_q\ : std_logic;
SIGNAL \memory|memory~630_q\ : std_logic;
SIGNAL \memory|memory~33054_combout\ : std_logic;
SIGNAL \memory|memory~614_q\ : std_logic;
SIGNAL \memory|memory~550_q\ : std_logic;
SIGNAL \memory|memory~742_q\ : std_logic;
SIGNAL \memory|memory~678_q\ : std_logic;
SIGNAL \memory|memory~33053_combout\ : std_logic;
SIGNAL \memory|memory~646feeder_combout\ : std_logic;
SIGNAL \memory|memory~646_q\ : std_logic;
SIGNAL \memory|memory~518_q\ : std_logic;
SIGNAL \memory|memory~710_q\ : std_logic;
SIGNAL \memory|memory~582_q\ : std_logic;
SIGNAL \memory|memory~33051_combout\ : std_logic;
SIGNAL \memory|memory~33055_combout\ : std_logic;
SIGNAL \memory|memory~33061_combout\ : std_logic;
SIGNAL \memory|sram_data_bus[6]~6_combout\ : std_logic;
SIGNAL \memory|mdr[6]~7_combout\ : std_logic;
SIGNAL \data_bus[6]~6_combout\ : std_logic;
SIGNAL \hex_data[1][2]~q\ : std_logic;
SIGNAL \memory|memory~1237feeder_combout\ : std_logic;
SIGNAL \memory|memory~1237_q\ : std_logic;
SIGNAL \memory|memory~1221feeder_combout\ : std_logic;
SIGNAL \memory|memory~1221_q\ : std_logic;
SIGNAL \memory|memory~1253_q\ : std_logic;
SIGNAL \memory|memory~1269_q\ : std_logic;
SIGNAL \memory|memory~32993_combout\ : std_logic;
SIGNAL \memory|memory~1733feeder_combout\ : std_logic;
SIGNAL \memory|memory~1733_q\ : std_logic;
SIGNAL \memory|memory~1765_q\ : std_logic;
SIGNAL \memory|memory~1781_q\ : std_logic;
SIGNAL \memory|memory~1749_q\ : std_logic;
SIGNAL \memory|memory~32995_combout\ : std_logic;
SIGNAL \memory|memory~2021_q\ : std_logic;
SIGNAL \memory|memory~1989_q\ : std_logic;
SIGNAL \memory|memory~2005_q\ : std_logic;
SIGNAL \memory|memory~2037_q\ : std_logic;
SIGNAL \memory|memory~32996_combout\ : std_logic;
SIGNAL \memory|memory~1493_q\ : std_logic;
SIGNAL \memory|memory~1509feeder_combout\ : std_logic;
SIGNAL \memory|memory~1509_q\ : std_logic;
SIGNAL \memory|memory~1525_q\ : std_logic;
SIGNAL \memory|memory~1477_q\ : std_logic;
SIGNAL \memory|memory~32994_combout\ : std_logic;
SIGNAL \memory|memory~32997_combout\ : std_logic;
SIGNAL \memory|memory~1637feeder_combout\ : std_logic;
SIGNAL \memory|memory~1637_q\ : std_logic;
SIGNAL \memory|memory~1621feeder_combout\ : std_logic;
SIGNAL \memory|memory~1621_q\ : std_logic;
SIGNAL \memory|memory~1653_q\ : std_logic;
SIGNAL \memory|memory~1605_q\ : std_logic;
SIGNAL \memory|memory~32985_combout\ : std_logic;
SIGNAL \memory|memory~1125feeder_combout\ : std_logic;
SIGNAL \memory|memory~1125_q\ : std_logic;
SIGNAL \memory|memory~1109feeder_combout\ : std_logic;
SIGNAL \memory|memory~1109_q\ : std_logic;
SIGNAL \memory|memory~1141_q\ : std_logic;
SIGNAL \memory|memory~1093_q\ : std_logic;
SIGNAL \memory|memory~32983_combout\ : std_logic;
SIGNAL \memory|memory~1893feeder_combout\ : std_logic;
SIGNAL \memory|memory~1893_q\ : std_logic;
SIGNAL \memory|memory~1877_q\ : std_logic;
SIGNAL \memory|memory~1861feeder_combout\ : std_logic;
SIGNAL \memory|memory~1861_q\ : std_logic;
SIGNAL \memory|memory~1909_q\ : std_logic;
SIGNAL \memory|memory~32986_combout\ : std_logic;
SIGNAL \memory|memory~1381feeder_combout\ : std_logic;
SIGNAL \memory|memory~1381_q\ : std_logic;
SIGNAL \memory|memory~1349_q\ : std_logic;
SIGNAL \memory|memory~1397_q\ : std_logic;
SIGNAL \memory|memory~1365feeder_combout\ : std_logic;
SIGNAL \memory|memory~1365_q\ : std_logic;
SIGNAL \memory|memory~32984_combout\ : std_logic;
SIGNAL \memory|memory~32987_combout\ : std_logic;
SIGNAL \memory|memory~1189_q\ : std_logic;
SIGNAL \memory|memory~1701feeder_combout\ : std_logic;
SIGNAL \memory|memory~1701_q\ : std_logic;
SIGNAL \memory|memory~1445feeder_combout\ : std_logic;
SIGNAL \memory|memory~1445_q\ : std_logic;
SIGNAL \memory|memory~1957_q\ : std_logic;
SIGNAL \memory|memory~32990_combout\ : std_logic;
SIGNAL \memory|memory~1205_q\ : std_logic;
SIGNAL \memory|memory~1461_q\ : std_logic;
SIGNAL \memory|memory~1973_q\ : std_logic;
SIGNAL \memory|memory~1717_q\ : std_logic;
SIGNAL \memory|memory~32991_combout\ : std_logic;
SIGNAL \memory|memory~1413feeder_combout\ : std_logic;
SIGNAL \memory|memory~1413_q\ : std_logic;
SIGNAL \memory|memory~1669feeder_combout\ : std_logic;
SIGNAL \memory|memory~1669_q\ : std_logic;
SIGNAL \memory|memory~1925_q\ : std_logic;
SIGNAL \memory|memory~1157feeder_combout\ : std_logic;
SIGNAL \memory|memory~1157_q\ : std_logic;
SIGNAL \memory|memory~32988_combout\ : std_logic;
SIGNAL \memory|memory~1429_q\ : std_logic;
SIGNAL \memory|memory~1173_q\ : std_logic;
SIGNAL \memory|memory~1941_q\ : std_logic;
SIGNAL \memory|memory~1685_q\ : std_logic;
SIGNAL \memory|memory~32989_combout\ : std_logic;
SIGNAL \memory|memory~32992_combout\ : std_logic;
SIGNAL \memory|memory~1573feeder_combout\ : std_logic;
SIGNAL \memory|memory~1573_q\ : std_logic;
SIGNAL \memory|memory~1557_q\ : std_logic;
SIGNAL \memory|memory~1541_q\ : std_logic;
SIGNAL \memory|memory~1589_q\ : std_logic;
SIGNAL \memory|memory~32980_combout\ : std_logic;
SIGNAL \memory|memory~1285_q\ : std_logic;
SIGNAL \memory|memory~1301feeder_combout\ : std_logic;
SIGNAL \memory|memory~1301_q\ : std_logic;
SIGNAL \memory|memory~1333_q\ : std_logic;
SIGNAL \memory|memory~1317feeder_combout\ : std_logic;
SIGNAL \memory|memory~1317_q\ : std_logic;
SIGNAL \memory|memory~32979_combout\ : std_logic;
SIGNAL \memory|memory~1797_q\ : std_logic;
SIGNAL \memory|memory~1813feeder_combout\ : std_logic;
SIGNAL \memory|memory~1813_q\ : std_logic;
SIGNAL \memory|memory~1829feeder_combout\ : std_logic;
SIGNAL \memory|memory~1829_q\ : std_logic;
SIGNAL \memory|memory~1845_q\ : std_logic;
SIGNAL \memory|memory~32981_combout\ : std_logic;
SIGNAL \memory|memory~1061feeder_combout\ : std_logic;
SIGNAL \memory|memory~1061_q\ : std_logic;
SIGNAL \memory|memory~1029feeder_combout\ : std_logic;
SIGNAL \memory|memory~1029_q\ : std_logic;
SIGNAL \memory|memory~1077_q\ : std_logic;
SIGNAL \memory|memory~1045feeder_combout\ : std_logic;
SIGNAL \memory|memory~1045_q\ : std_logic;
SIGNAL \memory|memory~32978_combout\ : std_logic;
SIGNAL \memory|memory~32982_combout\ : std_logic;
SIGNAL \memory|memory~32998_combout\ : std_logic;
SIGNAL \memory|memory~421feeder_combout\ : std_logic;
SIGNAL \memory|memory~421_q\ : std_logic;
SIGNAL \memory|memory~677feeder_combout\ : std_logic;
SIGNAL \memory|memory~677_q\ : std_logic;
SIGNAL \memory|memory~165feeder_combout\ : std_logic;
SIGNAL \memory|memory~165_q\ : std_logic;
SIGNAL \memory|memory~933_q\ : std_logic;
SIGNAL \memory|memory~33011_combout\ : std_logic;
SIGNAL \memory|memory~37_q\ : std_logic;
SIGNAL \memory|memory~293_q\ : std_logic;
SIGNAL \memory|memory~805_q\ : std_logic;
SIGNAL \memory|memory~549feeder_combout\ : std_logic;
SIGNAL \memory|memory~549_q\ : std_logic;
SIGNAL \memory|memory~33009_combout\ : std_logic;
SIGNAL \memory|memory~613_q\ : std_logic;
SIGNAL \memory|memory~357feeder_combout\ : std_logic;
SIGNAL \memory|memory~357_q\ : std_logic;
SIGNAL \memory|memory~101feeder_combout\ : std_logic;
SIGNAL \memory|memory~101_q\ : std_logic;
SIGNAL \memory|memory~869_q\ : std_logic;
SIGNAL \memory|memory~33010_combout\ : std_logic;
SIGNAL \memory|memory~741_q\ : std_logic;
SIGNAL \memory|memory~229_q\ : std_logic;
SIGNAL \memory|memory~997_q\ : std_logic;
SIGNAL \memory|memory~485_q\ : std_logic;
SIGNAL \memory|memory~33012_combout\ : std_logic;
SIGNAL \memory|memory~33013_combout\ : std_logic;
SIGNAL \memory|memory~517feeder_combout\ : std_logic;
SIGNAL \memory|memory~517_q\ : std_logic;
SIGNAL \memory|memory~5feeder_combout\ : std_logic;
SIGNAL \memory|memory~5_q\ : std_logic;
SIGNAL \memory|memory~261feeder_combout\ : std_logic;
SIGNAL \memory|memory~261_q\ : std_logic;
SIGNAL \memory|memory~773_q\ : std_logic;
SIGNAL \memory|memory~32999_combout\ : std_logic;
SIGNAL \memory|memory~197_q\ : std_logic;
SIGNAL \memory|memory~709_q\ : std_logic;
SIGNAL \memory|memory~965_q\ : std_logic;
SIGNAL \memory|memory~453_q\ : std_logic;
SIGNAL \memory|memory~33002_combout\ : std_logic;
SIGNAL \memory|memory~69feeder_combout\ : std_logic;
SIGNAL \memory|memory~69_q\ : std_logic;
SIGNAL \memory|memory~581feeder_combout\ : std_logic;
SIGNAL \memory|memory~581_q\ : std_logic;
SIGNAL \memory|memory~837_q\ : std_logic;
SIGNAL \memory|memory~325feeder_combout\ : std_logic;
SIGNAL \memory|memory~325_q\ : std_logic;
SIGNAL \memory|memory~33000_combout\ : std_logic;
SIGNAL \memory|memory~133feeder_combout\ : std_logic;
SIGNAL \memory|memory~133_q\ : std_logic;
SIGNAL \memory|memory~389feeder_combout\ : std_logic;
SIGNAL \memory|memory~389_q\ : std_logic;
SIGNAL \memory|memory~901_q\ : std_logic;
SIGNAL \memory|memory~645feeder_combout\ : std_logic;
SIGNAL \memory|memory~645_q\ : std_logic;
SIGNAL \memory|memory~33001_combout\ : std_logic;
SIGNAL \memory|memory~33003_combout\ : std_logic;
SIGNAL \memory|memory~53feeder_combout\ : std_logic;
SIGNAL \memory|memory~53_q\ : std_logic;
SIGNAL \memory|memory~117_q\ : std_logic;
SIGNAL \memory|memory~245_q\ : std_logic;
SIGNAL \memory|memory~181feeder_combout\ : std_logic;
SIGNAL \memory|memory~181_q\ : std_logic;
SIGNAL \memory|memory~33014_combout\ : std_logic;
SIGNAL \memory|memory~565_q\ : std_logic;
SIGNAL \memory|memory~629_q\ : std_logic;
SIGNAL \memory|memory~693_q\ : std_logic;
SIGNAL \memory|memory~757_q\ : std_logic;
SIGNAL \memory|memory~33016_combout\ : std_logic;
SIGNAL \memory|memory~1013_q\ : std_logic;
SIGNAL \memory|memory~821_q\ : std_logic;
SIGNAL \memory|memory~949_q\ : std_logic;
SIGNAL \memory|memory~885_q\ : std_logic;
SIGNAL \memory|memory~33017_combout\ : std_logic;
SIGNAL \memory|memory~309feeder_combout\ : std_logic;
SIGNAL \memory|memory~309_q\ : std_logic;
SIGNAL \memory|memory~373feeder_combout\ : std_logic;
SIGNAL \memory|memory~373_q\ : std_logic;
SIGNAL \memory|memory~501_q\ : std_logic;
SIGNAL \memory|memory~437feeder_combout\ : std_logic;
SIGNAL \memory|memory~437_q\ : std_logic;
SIGNAL \memory|memory~33015_combout\ : std_logic;
SIGNAL \memory|memory~33018_combout\ : std_logic;
SIGNAL \memory|memory~533feeder_combout\ : std_logic;
SIGNAL \memory|memory~533_q\ : std_logic;
SIGNAL \memory|memory~21feeder_combout\ : std_logic;
SIGNAL \memory|memory~21_q\ : std_logic;
SIGNAL \memory|memory~789_q\ : std_logic;
SIGNAL \memory|memory~277feeder_combout\ : std_logic;
SIGNAL \memory|memory~277_q\ : std_logic;
SIGNAL \memory|memory~33004_combout\ : std_logic;
SIGNAL \memory|memory~213feeder_combout\ : std_logic;
SIGNAL \memory|memory~213_q\ : std_logic;
SIGNAL \memory|memory~469feeder_combout\ : std_logic;
SIGNAL \memory|memory~469_q\ : std_logic;
SIGNAL \memory|memory~981_q\ : std_logic;
SIGNAL \memory|memory~725feeder_combout\ : std_logic;
SIGNAL \memory|memory~725_q\ : std_logic;
SIGNAL \memory|memory~33007_combout\ : std_logic;
SIGNAL \memory|memory~405_q\ : std_logic;
SIGNAL \memory|memory~661_q\ : std_logic;
SIGNAL \memory|memory~917_q\ : std_logic;
SIGNAL \memory|memory~149_q\ : std_logic;
SIGNAL \memory|memory~33006_combout\ : std_logic;
SIGNAL \memory|memory~597_q\ : std_logic;
SIGNAL \memory|memory~341_q\ : std_logic;
SIGNAL \memory|memory~85feeder_combout\ : std_logic;
SIGNAL \memory|memory~85_q\ : std_logic;
SIGNAL \memory|memory~853_q\ : std_logic;
SIGNAL \memory|memory~33005_combout\ : std_logic;
SIGNAL \memory|memory~33008_combout\ : std_logic;
SIGNAL \memory|memory~33019_combout\ : std_logic;
SIGNAL \memory|sram_data_bus[5]~5_combout\ : std_logic;
SIGNAL \memory|mdr[5]~6_combout\ : std_logic;
SIGNAL \state_mach|data_bus[5]~5_combout\ : std_logic;
SIGNAL \data_bus[5]~5_combout\ : std_logic;
SIGNAL \hex_data[1][1]~q\ : std_logic;
SIGNAL \memory|memory~196_q\ : std_logic;
SIGNAL \memory|memory~228_q\ : std_logic;
SIGNAL \memory|memory~212_q\ : std_logic;
SIGNAL \memory|memory~244_q\ : std_logic;
SIGNAL \memory|memory~32972_combout\ : std_logic;
SIGNAL \memory|memory~484_q\ : std_logic;
SIGNAL \memory|memory~452feeder_combout\ : std_logic;
SIGNAL \memory|memory~452_q\ : std_logic;
SIGNAL \memory|memory~468_q\ : std_logic;
SIGNAL \memory|memory~500_q\ : std_logic;
SIGNAL \memory|memory~32973_combout\ : std_logic;
SIGNAL \memory|memory~1012_q\ : std_logic;
SIGNAL \memory|memory~980feeder_combout\ : std_logic;
SIGNAL \memory|memory~980_q\ : std_logic;
SIGNAL \memory|memory~996_q\ : std_logic;
SIGNAL \memory|memory~964_q\ : std_logic;
SIGNAL \memory|memory~32975_combout\ : std_logic;
SIGNAL \memory|memory~740feeder_combout\ : std_logic;
SIGNAL \memory|memory~740_q\ : std_logic;
SIGNAL \memory|memory~708feeder_combout\ : std_logic;
SIGNAL \memory|memory~708_q\ : std_logic;
SIGNAL \memory|memory~724feeder_combout\ : std_logic;
SIGNAL \memory|memory~724_q\ : std_logic;
SIGNAL \memory|memory~756_q\ : std_logic;
SIGNAL \memory|memory~32974_combout\ : std_logic;
SIGNAL \memory|memory~32976_combout\ : std_logic;
SIGNAL \memory|memory~612_q\ : std_logic;
SIGNAL \memory|memory~596feeder_combout\ : std_logic;
SIGNAL \memory|memory~596_q\ : std_logic;
SIGNAL \memory|memory~628_q\ : std_logic;
SIGNAL \memory|memory~580_q\ : std_logic;
SIGNAL \memory|memory~32964_combout\ : std_logic;
SIGNAL \memory|memory~324feeder_combout\ : std_logic;
SIGNAL \memory|memory~324_q\ : std_logic;
SIGNAL \memory|memory~356_q\ : std_logic;
SIGNAL \memory|memory~372_q\ : std_logic;
SIGNAL \memory|memory~340feeder_combout\ : std_logic;
SIGNAL \memory|memory~340_q\ : std_logic;
SIGNAL \memory|memory~32963_combout\ : std_logic;
SIGNAL \memory|memory~84_q\ : std_logic;
SIGNAL \memory|memory~68feeder_combout\ : std_logic;
SIGNAL \memory|memory~68_q\ : std_logic;
SIGNAL \memory|memory~116_q\ : std_logic;
SIGNAL \memory|memory~100_q\ : std_logic;
SIGNAL \memory|memory~32962_combout\ : std_logic;
SIGNAL \memory|memory~836_q\ : std_logic;
SIGNAL \memory|memory~868_q\ : std_logic;
SIGNAL \memory|memory~884_q\ : std_logic;
SIGNAL \memory|memory~852feeder_combout\ : std_logic;
SIGNAL \memory|memory~852_q\ : std_logic;
SIGNAL \memory|memory~32965_combout\ : std_logic;
SIGNAL \memory|memory~32966_combout\ : std_logic;
SIGNAL \memory|memory~644feeder_combout\ : std_logic;
SIGNAL \memory|memory~644_q\ : std_logic;
SIGNAL \memory|memory~132feeder_combout\ : std_logic;
SIGNAL \memory|memory~132_q\ : std_logic;
SIGNAL \memory|memory~900_q\ : std_logic;
SIGNAL \memory|memory~388feeder_combout\ : std_logic;
SIGNAL \memory|memory~388_q\ : std_logic;
SIGNAL \memory|memory~32967_combout\ : std_logic;
SIGNAL \memory|memory~404feeder_combout\ : std_logic;
SIGNAL \memory|memory~404_q\ : std_logic;
SIGNAL \memory|memory~660feeder_combout\ : std_logic;
SIGNAL \memory|memory~660_q\ : std_logic;
SIGNAL \memory|memory~916_q\ : std_logic;
SIGNAL \memory|memory~148feeder_combout\ : std_logic;
SIGNAL \memory|memory~148_q\ : std_logic;
SIGNAL \memory|memory~32968_combout\ : std_logic;
SIGNAL \memory|memory~692_q\ : std_logic;
SIGNAL \memory|memory~436_q\ : std_logic;
SIGNAL \memory|memory~948_q\ : std_logic;
SIGNAL \memory|memory~180feeder_combout\ : std_logic;
SIGNAL \memory|memory~180_q\ : std_logic;
SIGNAL \memory|memory~32970_combout\ : std_logic;
SIGNAL \memory|memory~164feeder_combout\ : std_logic;
SIGNAL \memory|memory~164_q\ : std_logic;
SIGNAL \memory|memory~676feeder_combout\ : std_logic;
SIGNAL \memory|memory~676_q\ : std_logic;
SIGNAL \memory|memory~932_q\ : std_logic;
SIGNAL \memory|memory~420feeder_combout\ : std_logic;
SIGNAL \memory|memory~420_q\ : std_logic;
SIGNAL \memory|memory~32969_combout\ : std_logic;
SIGNAL \memory|memory~32971_combout\ : std_logic;
SIGNAL \memory|memory~276feeder_combout\ : std_logic;
SIGNAL \memory|memory~276_q\ : std_logic;
SIGNAL \memory|memory~292feeder_combout\ : std_logic;
SIGNAL \memory|memory~292_q\ : std_logic;
SIGNAL \memory|memory~260feeder_combout\ : std_logic;
SIGNAL \memory|memory~260_q\ : std_logic;
SIGNAL \memory|memory~308_q\ : std_logic;
SIGNAL \memory|memory~32958_combout\ : std_logic;
SIGNAL \memory|memory~516feeder_combout\ : std_logic;
SIGNAL \memory|memory~516_q\ : std_logic;
SIGNAL \memory|memory~532feeder_combout\ : std_logic;
SIGNAL \memory|memory~532_q\ : std_logic;
SIGNAL \memory|memory~548feeder_combout\ : std_logic;
SIGNAL \memory|memory~548_q\ : std_logic;
SIGNAL \memory|memory~564_q\ : std_logic;
SIGNAL \memory|memory~32959_combout\ : std_logic;
SIGNAL \memory|memory~788_q\ : std_logic;
SIGNAL \memory|memory~772_q\ : std_logic;
SIGNAL \memory|memory~820_q\ : std_logic;
SIGNAL \memory|memory~804_q\ : std_logic;
SIGNAL \memory|memory~32960_combout\ : std_logic;
SIGNAL \memory|memory~4feeder_combout\ : std_logic;
SIGNAL \memory|memory~4_q\ : std_logic;
SIGNAL \memory|memory~36_q\ : std_logic;
SIGNAL \memory|memory~52_q\ : std_logic;
SIGNAL \memory|memory~20feeder_combout\ : std_logic;
SIGNAL \memory|memory~20_q\ : std_logic;
SIGNAL \memory|memory~32957_combout\ : std_logic;
SIGNAL \memory|memory~32961_combout\ : std_logic;
SIGNAL \memory|memory~32977_combout\ : std_logic;
SIGNAL \memory|memory~1060feeder_combout\ : std_logic;
SIGNAL \memory|memory~1060_q\ : std_logic;
SIGNAL \memory|memory~1188feeder_combout\ : std_logic;
SIGNAL \memory|memory~1188_q\ : std_logic;
SIGNAL \memory|memory~1252_q\ : std_logic;
SIGNAL \memory|memory~1124_q\ : std_logic;
SIGNAL \memory|memory~32938_combout\ : std_logic;
SIGNAL \memory|memory~1140_q\ : std_logic;
SIGNAL \memory|memory~1076_q\ : std_logic;
SIGNAL \memory|memory~1268_q\ : std_logic;
SIGNAL \memory|memory~1204feeder_combout\ : std_logic;
SIGNAL \memory|memory~1204_q\ : std_logic;
SIGNAL \memory|memory~32939_combout\ : std_logic;
SIGNAL \memory|memory~1092feeder_combout\ : std_logic;
SIGNAL \memory|memory~1092_q\ : std_logic;
SIGNAL \memory|memory~1028feeder_combout\ : std_logic;
SIGNAL \memory|memory~1028_q\ : std_logic;
SIGNAL \memory|memory~1156_q\ : std_logic;
SIGNAL \memory|memory~1220_q\ : std_logic;
SIGNAL \memory|memory~32936_combout\ : std_logic;
SIGNAL \memory|memory~1172feeder_combout\ : std_logic;
SIGNAL \memory|memory~1172_q\ : std_logic;
SIGNAL \memory|memory~1044_q\ : std_logic;
SIGNAL \memory|memory~1236_q\ : std_logic;
SIGNAL \memory|memory~1108feeder_combout\ : std_logic;
SIGNAL \memory|memory~1108_q\ : std_logic;
SIGNAL \memory|memory~32937_combout\ : std_logic;
SIGNAL \memory|memory~32940_combout\ : std_logic;
SIGNAL \memory|memory~1716_q\ : std_logic;
SIGNAL \memory|memory~1588_q\ : std_logic;
SIGNAL \memory|memory~1780_q\ : std_logic;
SIGNAL \memory|memory~1652feeder_combout\ : std_logic;
SIGNAL \memory|memory~1652_q\ : std_logic;
SIGNAL \memory|memory~32949_combout\ : std_logic;
SIGNAL \memory|memory~1572feeder_combout\ : std_logic;
SIGNAL \memory|memory~1572_q\ : std_logic;
SIGNAL \memory|memory~1636feeder_combout\ : std_logic;
SIGNAL \memory|memory~1636_q\ : std_logic;
SIGNAL \memory|memory~1764_q\ : std_logic;
SIGNAL \memory|memory~1700feeder_combout\ : std_logic;
SIGNAL \memory|memory~1700_q\ : std_logic;
SIGNAL \memory|memory~32948_combout\ : std_logic;
SIGNAL \memory|memory~1684_q\ : std_logic;
SIGNAL \memory|memory~1556_q\ : std_logic;
SIGNAL \memory|memory~1748_q\ : std_logic;
SIGNAL \memory|memory~1620feeder_combout\ : std_logic;
SIGNAL \memory|memory~1620_q\ : std_logic;
SIGNAL \memory|memory~32947_combout\ : std_logic;
SIGNAL \memory|memory~1604feeder_combout\ : std_logic;
SIGNAL \memory|memory~1604_q\ : std_logic;
SIGNAL \memory|memory~1668feeder_combout\ : std_logic;
SIGNAL \memory|memory~1668_q\ : std_logic;
SIGNAL \memory|memory~1732_q\ : std_logic;
SIGNAL \memory|memory~1540feeder_combout\ : std_logic;
SIGNAL \memory|memory~1540_q\ : std_logic;
SIGNAL \memory|memory~32946_combout\ : std_logic;
SIGNAL \memory|memory~32950_combout\ : std_logic;
SIGNAL \memory|memory~1412_q\ : std_logic;
SIGNAL \memory|memory~1348feeder_combout\ : std_logic;
SIGNAL \memory|memory~1348_q\ : std_logic;
SIGNAL \memory|memory~1476_q\ : std_logic;
SIGNAL \memory|memory~1284feeder_combout\ : std_logic;
SIGNAL \memory|memory~1284_q\ : std_logic;
SIGNAL \memory|memory~32941_combout\ : std_logic;
SIGNAL \memory|memory~1364feeder_combout\ : std_logic;
SIGNAL \memory|memory~1364_q\ : std_logic;
SIGNAL \memory|memory~1428feeder_combout\ : std_logic;
SIGNAL \memory|memory~1428_q\ : std_logic;
SIGNAL \memory|memory~1300_q\ : std_logic;
SIGNAL \memory|memory~1492_q\ : std_logic;
SIGNAL \memory|memory~32942_combout\ : std_logic;
SIGNAL \memory|memory~1396_q\ : std_logic;
SIGNAL \memory|memory~1460feeder_combout\ : std_logic;
SIGNAL \memory|memory~1460_q\ : std_logic;
SIGNAL \memory|memory~1524_q\ : std_logic;
SIGNAL \memory|memory~1332_q\ : std_logic;
SIGNAL \memory|memory~32944_combout\ : std_logic;
SIGNAL \memory|memory~1316feeder_combout\ : std_logic;
SIGNAL \memory|memory~1316_q\ : std_logic;
SIGNAL \memory|memory~1444_q\ : std_logic;
SIGNAL \memory|memory~1380feeder_combout\ : std_logic;
SIGNAL \memory|memory~1380_q\ : std_logic;
SIGNAL \memory|memory~1508_q\ : std_logic;
SIGNAL \memory|memory~32943_combout\ : std_logic;
SIGNAL \memory|memory~32945_combout\ : std_logic;
SIGNAL \memory|memory~1956feeder_combout\ : std_logic;
SIGNAL \memory|memory~1956_q\ : std_logic;
SIGNAL \memory|memory~1940feeder_combout\ : std_logic;
SIGNAL \memory|memory~1940_q\ : std_logic;
SIGNAL \memory|memory~1924feeder_combout\ : std_logic;
SIGNAL \memory|memory~1924_q\ : std_logic;
SIGNAL \memory|memory~1972_q\ : std_logic;
SIGNAL \memory|memory~32953_combout\ : std_logic;
SIGNAL \memory|memory~1988_q\ : std_logic;
SIGNAL \memory|memory~2020feeder_combout\ : std_logic;
SIGNAL \memory|memory~2020_q\ : std_logic;
SIGNAL \memory|memory~2036_q\ : std_logic;
SIGNAL \memory|memory~2004feeder_combout\ : std_logic;
SIGNAL \memory|memory~2004_q\ : std_logic;
SIGNAL \memory|memory~32954_combout\ : std_logic;
SIGNAL \memory|memory~1876_q\ : std_logic;
SIGNAL \memory|memory~1860_q\ : std_logic;
SIGNAL \memory|memory~1892_q\ : std_logic;
SIGNAL \memory|memory~1908_q\ : std_logic;
SIGNAL \memory|memory~32952_combout\ : std_logic;
SIGNAL \memory|memory~1828_q\ : std_logic;
SIGNAL \memory|memory~1796_q\ : std_logic;
SIGNAL \memory|memory~1844_q\ : std_logic;
SIGNAL \memory|memory~1812_q\ : std_logic;
SIGNAL \memory|memory~32951_combout\ : std_logic;
SIGNAL \memory|memory~32955_combout\ : std_logic;
SIGNAL \memory|memory~32956_combout\ : std_logic;
SIGNAL \memory|sram_data_bus[4]~4_combout\ : std_logic;
SIGNAL \memory|mdr[4]~5_combout\ : std_logic;
SIGNAL \state_mach|data_bus[4]~4_combout\ : std_logic;
SIGNAL \data_bus[4]~4_combout\ : std_logic;
SIGNAL \hex_data[1][0]~q\ : std_logic;
SIGNAL \hex1|WideOr6~0_combout\ : std_logic;
SIGNAL \hex1|WideOr5~0_combout\ : std_logic;
SIGNAL \hex1|WideOr4~0_combout\ : std_logic;
SIGNAL \hex1|WideOr3~0_combout\ : std_logic;
SIGNAL \hex1|WideOr2~0_combout\ : std_logic;
SIGNAL \hex1|WideOr1~0_combout\ : std_logic;
SIGNAL \hex1|WideOr0~0_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~feeder_combout\ : std_logic;
SIGNAL \~QIC_CREATED_GND~I_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[166]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[152]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[142]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[131]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[127]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[48]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[51]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[50]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[37]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[40]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[39]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[54]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[45]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[41]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[46]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[47]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[34]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|~GND~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~34\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[34]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[36]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[39]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[40]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[42]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[44]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[45]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[47]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[48]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[49]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[50]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[52]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[54]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[56]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~q\ : std_logic;
SIGNAL \auto_signaltap_0|acq_data_in_reg[57]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[52]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[53]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[55]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[56]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|~VCC~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \auto_signaltap_0|acq_trigger_in_reg\ : std_logic_vector(57 DOWNTO 0);
SIGNAL \auto_signaltap_0|acq_data_in_reg\ : std_logic_vector(57 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\ : std_logic_vector(173 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\ : std_logic_vector(6 DOWNTO 0);
SIGNAL db_prev_state : std_logic_vector(3 DOWNTO 0);
SIGNAL \state_mach|top_state\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \state_mach|leds\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \state_mach|key_prev\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \state_mach|count\ : std_logic_vector(6 DOWNTO 0);
SIGNAL sram_state : std_logic_vector(2 DOWNTO 0);
SIGNAL \clock_divider|div_clks\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \state_mach|init_sram_state\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \state_mach|db_state\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \state_mach|data_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \state_mach|addr_bus\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \memory|mdr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \memory|mar\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\ : std_logic_vector(57 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][36]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][37]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][36]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][35]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][34]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][33]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][33]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][32]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][32]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][31]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][28]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][29]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][27]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][26]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][25]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][24]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][23]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][22]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][21]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][20]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][18]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][17]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][15]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][16]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][14]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][13]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][12]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][11]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][10]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][9]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][8]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\ : std_logic_vector(6 DOWNTO 1);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][7]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~13_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~12_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\ : std_logic_vector(3 DOWNTO 1);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\ : std_logic_vector(173 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|ALT_INV_holdff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_segment_shift_var~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~11_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~10_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~9_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~8_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|ALT_INV_regoutff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_collect_data~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_ff~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[3]~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[3]~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_ff~q\ : std_logic;
SIGNAL \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\ : std_logic_vector(57 DOWNTO 0);
SIGNAL \auto_signaltap_0|ALT_INV_acq_data_in_reg\ : std_logic_vector(57 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~5_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~1_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a41\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a42\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a43\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a44\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a45\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a46\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a47\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a48\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a49\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a50\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a51\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a52\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a53\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a55\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a54\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a56\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a57\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a40~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita6~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita5~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita5~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita5~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a4\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a8\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a9\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a10\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a11\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a12\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a13\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a14\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a15\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a16\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a17\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a18\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a19\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a20\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a21\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a22\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a23\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a24\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a25\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a26\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a27\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a28\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a30\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a31\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a32\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a33\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a34\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a35\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a37\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a36\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a38\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a39\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[1]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[0]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[6]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[4]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[3]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[2]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|ALT_INV_dffs\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[3]~5_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[3]~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state~11_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state~9_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state~4_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][9]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][8]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][5]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][4]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][2]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~3_combout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \memory|ALT_INV_mdr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \clock_divider|ALT_INV_div_clks\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \state_mach|ALT_INV_addr_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \memory|ALT_INV_memory~33230_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33228_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33226_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33224_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33222_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33220_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33218_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33216_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33214_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33212_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33210_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33208_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33206_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33204_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33202_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33200_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33198_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33196_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33194_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33192_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33190_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33188_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33186_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33184_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33182_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33180_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33178_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33176_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33174_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33172_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33170_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33168_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33166_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33164_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33162_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33160_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33158_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33156_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33154_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33152_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33150_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33148_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33146_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33144_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33142_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33140_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33138_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33136_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33134_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33132_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33130_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33128_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33126_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33124_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33122_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33120_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33118_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33116_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33114_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33112_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33110_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33108_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33106_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33104_combout\ : std_logic;
SIGNAL \memory|ALT_INV_mdr[7]~8_combout\ : std_logic;
SIGNAL \memory|ALT_INV_sram_data_bus[7]~7_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33103_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33102_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33101_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1015_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~999_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~983_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~967_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33100_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~759_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~743_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~727_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~711_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33099_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~503_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~487_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~471_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~455_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33098_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~247_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~231_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~215_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~199_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33097_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33096_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~951_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~695_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~439_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~183_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33095_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~935_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~679_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~423_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~167_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33094_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~919_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~663_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~407_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~151_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33093_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~903_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~647_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~391_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~135_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33092_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33091_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~887_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~871_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~855_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~839_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33090_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~631_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~615_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~599_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~583_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33089_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~375_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~359_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~343_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~327_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33088_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~119_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~103_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~87_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~71_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33087_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33086_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~823_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~807_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~791_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~775_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33085_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~567_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~551_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~535_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~519_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33084_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~311_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~295_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~279_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~263_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33083_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~55_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~39_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~23_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~7_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33082_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33081_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33080_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2039_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2023_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2007_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1991_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33079_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1975_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1959_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1943_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1927_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33078_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1911_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1895_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1879_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1863_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33077_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1847_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1831_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1815_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1799_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33076_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33075_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1783_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1719_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1655_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1591_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33074_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1767_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1703_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1639_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1575_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33073_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1751_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1687_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1623_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1559_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33072_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1735_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1671_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1607_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1543_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33071_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33070_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1527_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1463_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1399_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1335_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33069_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1511_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1447_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1383_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1319_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33068_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1495_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1431_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1367_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1303_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33067_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1479_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1415_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1351_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1287_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33066_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33065_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1271_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1207_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1143_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1079_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33064_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1255_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1191_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1127_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1063_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33063_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1239_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1175_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1111_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1047_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33062_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1223_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1159_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1095_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1031_q\ : std_logic;
SIGNAL \memory|ALT_INV_mdr[6]~7_combout\ : std_logic;
SIGNAL \memory|ALT_INV_sram_data_bus[6]~6_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33061_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33060_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33059_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1014_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~998_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~982_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~966_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33058_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~950_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~934_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~918_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~902_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33057_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~886_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~870_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~854_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~838_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33056_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~822_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~806_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~790_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~774_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33055_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33054_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~758_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~694_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~630_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~566_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33053_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~742_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~678_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~614_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~550_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33052_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~726_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~662_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~598_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~534_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33051_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~710_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~646_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~582_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~518_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33050_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33049_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~502_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~438_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~374_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~310_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33048_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~486_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~422_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~358_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~294_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33047_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~470_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~406_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~342_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~278_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33046_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~454_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~390_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~326_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~262_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33045_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33044_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~246_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~182_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~118_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~54_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33043_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~230_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~166_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~102_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~38_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33042_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~214_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~150_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~86_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~22_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33041_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~198_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~134_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~70_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~6_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33040_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33039_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33038_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2038_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1974_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1910_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1846_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33037_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1782_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1718_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1654_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1590_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33036_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1526_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1462_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1398_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1334_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33035_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1270_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1206_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1142_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1078_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33034_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33033_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2022_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1766_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1510_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1254_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33032_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1958_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1702_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1446_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1190_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33031_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1894_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1638_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1382_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1126_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33030_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1830_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1574_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1318_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1062_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33029_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33028_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2006_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1750_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1494_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1238_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33027_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1942_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1686_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1430_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1174_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33026_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1878_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1622_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1366_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1110_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33025_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1814_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1558_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1302_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1046_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33024_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33023_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1990_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1734_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1478_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1222_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33022_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1926_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1670_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1414_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1158_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33021_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1862_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1606_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1350_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1094_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33020_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1798_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1542_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1286_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1030_q\ : std_logic;
SIGNAL \memory|ALT_INV_mdr[5]~6_combout\ : std_logic;
SIGNAL \memory|ALT_INV_sram_data_bus[5]~5_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33019_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33018_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33017_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1013_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~949_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~885_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~821_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33016_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~757_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~693_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~629_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~565_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33015_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~501_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~437_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~373_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~309_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33014_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~245_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~181_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~117_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~53_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33013_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33012_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~997_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~741_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~485_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~229_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33011_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~933_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~677_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~421_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~165_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33010_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~869_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~613_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~357_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~101_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33009_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~805_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~549_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~293_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~37_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33008_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33007_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~981_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~725_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~469_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~213_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33006_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~917_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~661_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~405_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~149_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33005_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~853_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~597_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~341_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~85_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33004_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~789_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~533_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~277_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~21_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33003_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33002_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~965_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~709_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~453_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~197_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33001_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~901_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~645_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~389_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~133_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33000_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~837_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~581_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~325_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~69_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32999_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~773_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~517_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~261_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~5_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32998_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32997_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32996_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2037_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2021_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2005_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1989_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32995_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1781_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1765_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1749_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1733_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32994_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1525_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1509_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1493_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1477_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32993_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1269_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1253_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1237_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1221_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32992_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32991_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1973_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1717_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1461_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1205_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32990_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1957_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1701_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1445_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1189_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32989_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1941_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1685_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1429_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1173_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32988_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1925_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1669_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1413_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1157_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32987_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32986_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1909_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1893_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1877_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1861_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32985_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1653_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1637_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1621_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1605_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32984_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1397_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1381_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1365_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1349_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32983_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1141_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1125_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1109_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1093_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32982_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32981_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1845_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1829_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1813_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1797_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32980_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1589_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1573_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1557_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1541_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32979_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1333_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1317_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1301_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1285_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32978_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1077_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1061_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1045_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1029_q\ : std_logic;
SIGNAL \memory|ALT_INV_mdr[4]~5_combout\ : std_logic;
SIGNAL \memory|ALT_INV_sram_data_bus[4]~4_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32977_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32976_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32975_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1012_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~996_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~980_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~964_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32974_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~756_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~740_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~724_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~708_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32973_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~500_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~484_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~468_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~452_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32972_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~244_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~228_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~212_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~196_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32971_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32970_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~948_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~692_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~436_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~180_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32969_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~932_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~676_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~420_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~164_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32968_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~916_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~660_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~404_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~148_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32967_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~900_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~644_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~388_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~132_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32966_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32965_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~884_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~868_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~852_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~836_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32964_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~628_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~612_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~596_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~580_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32963_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~372_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~356_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~340_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~324_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32962_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~116_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~100_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~84_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~68_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32961_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32960_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~820_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~804_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~788_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~772_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32959_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~564_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~548_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~532_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~516_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32958_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~308_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~292_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~276_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~260_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32957_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~52_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~36_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~20_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~4_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32956_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32955_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32954_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2036_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2020_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2004_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1988_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32953_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1972_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1956_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1940_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1924_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32952_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1908_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1892_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1876_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1860_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32951_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1844_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1828_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1812_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1796_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32950_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32949_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1780_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1716_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1652_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1588_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32948_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1764_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1700_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1636_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1572_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32947_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1748_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1684_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1620_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1556_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32946_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1732_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1668_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1604_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1540_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32945_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32944_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1524_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1460_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1396_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1332_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32943_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1508_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1444_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1380_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1316_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32942_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1492_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1428_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1364_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1300_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32941_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1476_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1412_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1348_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1284_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32940_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32939_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1268_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1204_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1140_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1076_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32938_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1252_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1188_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1124_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1060_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32937_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1236_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1172_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1108_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1044_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32936_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1220_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1156_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1092_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1028_q\ : std_logic;
SIGNAL \memory|ALT_INV_mdr[3]~4_combout\ : std_logic;
SIGNAL \memory|ALT_INV_sram_data_bus[3]~3_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32935_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32934_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32933_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1011_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~995_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~979_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~963_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32932_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~947_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~931_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~915_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~899_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32931_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~883_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~867_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~851_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~835_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32930_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~819_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~803_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~787_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~771_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32929_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32928_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~755_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~691_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~627_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~563_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32927_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~739_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~675_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~611_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~547_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32926_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~723_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~659_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~595_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~531_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32925_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~707_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~643_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~579_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~515_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32924_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32923_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~499_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~435_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~371_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~307_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32922_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~483_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~419_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~355_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~291_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32921_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~467_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~403_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~339_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~275_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32920_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~451_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~387_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~323_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~259_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32919_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32918_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~243_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~179_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~115_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~51_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32917_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~227_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~163_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~99_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~35_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32916_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~211_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~147_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~83_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~19_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32915_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~195_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~131_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~67_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~3_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32914_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32913_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32912_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2035_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1971_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1907_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1843_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32911_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1779_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1715_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1651_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1587_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32910_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1523_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1459_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1395_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1331_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32909_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1267_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1203_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1139_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1075_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32908_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32907_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2019_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1763_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1507_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1251_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32906_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1955_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1699_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1443_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1187_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32905_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1891_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1635_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1379_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1123_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32904_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1827_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1571_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1315_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1059_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32903_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32902_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2003_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1747_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1491_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1235_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32901_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1939_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1683_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1427_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1171_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32900_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1875_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1619_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1363_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1107_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32899_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1811_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1555_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1299_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1043_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32898_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32897_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1987_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1731_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1475_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1219_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32896_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1923_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1667_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1411_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1155_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32895_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1859_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1603_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1347_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1091_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32894_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1795_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1539_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1283_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1027_q\ : std_logic;
SIGNAL \memory|ALT_INV_mdr[2]~3_combout\ : std_logic;
SIGNAL \memory|ALT_INV_sram_data_bus[2]~2_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32893_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32892_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32891_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1010_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~946_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~882_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~818_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32890_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~754_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~690_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~626_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~562_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32889_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~498_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~434_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~370_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~306_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32888_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~242_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~178_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~114_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~50_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32887_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32886_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~994_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~738_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~482_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~226_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32885_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~930_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~674_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~418_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~162_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32884_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~866_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~610_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~354_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~98_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32883_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~802_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~546_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~290_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~34_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32882_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32881_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~978_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~722_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~466_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~210_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32880_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~914_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~658_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~402_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~146_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32879_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~850_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~594_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~338_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~82_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32878_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~786_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~530_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~274_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~18_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32877_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32876_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~962_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~706_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~450_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~194_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32875_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~898_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~642_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~386_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~130_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32874_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~834_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~578_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~322_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~66_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32873_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~770_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~514_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~258_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32872_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32871_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32870_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2034_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2018_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2002_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1986_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32869_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1778_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1762_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1746_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1730_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32868_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1522_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1506_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1490_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1474_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32867_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1266_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1250_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1234_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1218_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32866_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32865_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1970_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1714_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1458_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1202_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32864_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1954_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1698_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1442_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1186_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32863_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1938_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1682_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1426_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1170_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32862_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1922_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1666_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1410_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1154_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32861_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32860_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1906_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1890_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1874_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1858_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32859_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1650_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1634_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1618_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1602_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32858_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1394_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1378_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1362_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1346_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32857_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1138_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1122_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1106_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1090_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32856_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32855_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1842_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1826_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1810_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1794_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32854_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1586_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1570_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1554_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1538_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32853_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1330_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1314_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1298_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1282_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32852_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1074_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1058_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1042_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1026_q\ : std_logic;
SIGNAL \memory|ALT_INV_mdr[1]~2_combout\ : std_logic;
SIGNAL \memory|ALT_INV_sram_data_bus[1]~1_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32851_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32850_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32849_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1009_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~993_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~977_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~961_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32848_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~753_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~737_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~721_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~705_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32847_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~497_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~481_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~465_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~449_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32846_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~241_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~225_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~209_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~193_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32845_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32844_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~945_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~689_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~433_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~177_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32843_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~929_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~673_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~417_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~161_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32842_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~913_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~657_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~401_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~145_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32841_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~897_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~641_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~385_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~129_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32840_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32839_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~881_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~865_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~849_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~833_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32838_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~625_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~609_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~593_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~577_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32837_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~369_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~353_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~337_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~321_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32836_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~113_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~97_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~81_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~65_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32835_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32834_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~817_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~801_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~785_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~769_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32833_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~561_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~545_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~529_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~513_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32832_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~305_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~289_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~273_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~257_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32831_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~49_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~33_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~17_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32830_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32829_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32828_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2033_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2017_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2001_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1985_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32827_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1969_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1953_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1937_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1921_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32826_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1905_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1889_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1873_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1857_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32825_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1841_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1825_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1809_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1793_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32824_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32823_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1777_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1713_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1649_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1585_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32822_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1761_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1697_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1633_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1569_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32821_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1745_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1681_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1617_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1553_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32820_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1729_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1665_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1601_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1537_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32819_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32818_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1521_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1457_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1393_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1329_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32817_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1505_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1441_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1377_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1313_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32816_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1489_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1425_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1361_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1297_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32815_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1473_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1409_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1345_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1281_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32814_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32813_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1265_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1201_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1137_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1073_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32812_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1249_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1185_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1121_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1057_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32811_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1233_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1169_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1105_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1041_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32810_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1217_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1153_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1089_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1025_q\ : std_logic;
SIGNAL \memory|ALT_INV_mdr[1]~1_combout\ : std_logic;
SIGNAL \memory|ALT_INV_mdr[0]~0_combout\ : std_logic;
SIGNAL \memory|ALT_INV_sram_data_bus[0]~0_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32809_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32808_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32807_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1008_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~944_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~880_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~816_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32806_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~992_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~928_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~864_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~800_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32805_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~976_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~912_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~848_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~784_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32804_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~960_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~896_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~832_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~768_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32803_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32802_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~752_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~736_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~720_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~704_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32801_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~688_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~672_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~656_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~640_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32800_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~624_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~608_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~592_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~576_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32799_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~560_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~544_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~528_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~512_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32798_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32797_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~496_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~432_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~368_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~304_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32796_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~480_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~416_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~352_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~288_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32795_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~464_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~400_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~336_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~272_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32794_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~448_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~384_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~320_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~256_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32793_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32792_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~240_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~224_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~208_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~192_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32791_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~176_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~160_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~144_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~128_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32790_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~112_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~96_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~80_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~64_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32789_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~48_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~16_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~0_q\ : std_logic;
SIGNAL \memory|ALT_INV_mar\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \memory|ALT_INV_memory~32788_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32787_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32786_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2032_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1776_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1520_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1264_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32785_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1968_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1712_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1456_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1200_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32784_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1904_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1648_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1392_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1136_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32783_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1840_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1584_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1328_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1072_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32782_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32781_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2016_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1760_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1504_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1248_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32780_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1952_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1696_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1440_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1184_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32779_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1888_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1632_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1376_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1120_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32778_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1824_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1568_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1312_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1056_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32777_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32776_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~2000_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1744_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1488_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1232_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32775_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1936_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1680_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1424_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1168_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32774_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1872_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1616_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1360_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1104_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32773_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1808_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1552_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1296_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1040_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32772_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32771_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1984_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1728_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1472_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1216_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32770_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1920_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1664_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1408_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1152_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32769_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1856_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1600_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1344_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1088_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~32768_combout\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1792_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1536_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1280_q\ : std_logic;
SIGNAL \memory|ALT_INV_memory~1024_q\ : std_logic;
SIGNAL \state_mach|ALT_INV_count[6]~0_combout\ : std_logic;
SIGNAL \state_mach|ALT_INV_key_prev\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \ALT_INV_sys_clk~combout\ : std_logic;
SIGNAL \state_mach|ALT_INV_init_sram_state[0]~0_combout\ : std_logic;
SIGNAL \state_mach|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \state_mach|ALT_INV_count\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ALT_INV_data_bus[7]~7_combout\ : std_logic;
SIGNAL \ALT_INV_data_bus[6]~6_combout\ : std_logic;
SIGNAL \state_mach|ALT_INV_data_bus\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \ALT_INV_data_bus[5]~5_combout\ : std_logic;
SIGNAL \ALT_INV_data_bus[4]~4_combout\ : std_logic;
SIGNAL \ALT_INV_data_bus[3]~3_combout\ : std_logic;
SIGNAL \ALT_INV_data_bus[2]~2_combout\ : std_logic;
SIGNAL \ALT_INV_data_bus[1]~1_combout\ : std_logic;
SIGNAL \state_mach|ALT_INV_db_state\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \ALT_INV_data_bus[0]~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL ALT_INV_db_prev_state : std_logic_vector(1 DOWNTO 0);
SIGNAL \memory|ALT_INV_data_bus~0_combout\ : std_logic;
SIGNAL ALT_INV_sram_state : std_logic_vector(2 DOWNTO 0);
SIGNAL \state_mach|ALT_INV_top_state\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \state_mach|ALT_INV_init_sram_state\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \hex1|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ALT_INV_hex_data[1][3]~q\ : std_logic;
SIGNAL \ALT_INV_hex_data[1][2]~q\ : std_logic;
SIGNAL \ALT_INV_hex_data[1][1]~q\ : std_logic;
SIGNAL \ALT_INV_hex_data[1][0]~q\ : std_logic;
SIGNAL \hex0|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \ALT_INV_hex_data[0][3]~q\ : std_logic;
SIGNAL \ALT_INV_hex_data[0][2]~q\ : std_logic;
SIGNAL \ALT_INV_hex_data[0][1]~q\ : std_logic;
SIGNAL \ALT_INV_hex_data[0][0]~q\ : std_logic;
SIGNAL \clock_divider|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \clock_divider|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \state_mach|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \state_mach|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \state_mach|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[39]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[132]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter[3]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter[7]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter[6]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[3]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_~QIC_CREATED_GND~I_combout\ : std_logic;
SIGNAL \ALT_INV_SW[6]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[3]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[2]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[5]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[4]~input_o\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[9]~input_o\ : std_logic;
SIGNAL \ALT_INV_SW[8]~input_o\ : std_logic;
SIGNAL \auto_signaltap_0|ALT_INV_~VCC~combout\ : std_logic;
SIGNAL \auto_signaltap_0|ALT_INV_~GND~combout\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][57]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][56]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][57]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][56]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][55]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][56]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][55]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][52]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][53]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][52]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][51]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][51]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][49]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][50]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][48]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][47]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][47]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][46]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][45]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][46]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][45]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][45]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][44]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][43]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][43]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][42]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][41]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][42]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][41]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][40]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][41]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][40]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][39]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][40]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][39]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][38]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][37]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][38]~q\ : std_logic;
SIGNAL \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][37]~q\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_CLOCK_50 <= CLOCK_50;
ww_SW <= SW;
ww_KEY <= KEY;
LEDR <= ww_LEDR;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(32);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(33);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(34);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(35);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(36);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(37);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(38);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(39);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~q\ & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~q\ & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~q\);

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1) & \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBADDR_bus\ <= (
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1) & 
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40~portbdataout\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57\ <= \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus\(17);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][36]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][37]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][36]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][35]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][34]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][33]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][33]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][32]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][32]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][31]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][29]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][29]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][28]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][29]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][27]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][27]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][26]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][27]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][26]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][25]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][24]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][24]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][24]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][22]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][23]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][22]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][22]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][20]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][21]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][20]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][18]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][18]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][17]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][16]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][17]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][16]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][15]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][16]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][14]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][13]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][14]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][13]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][12]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][11]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][10]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][11]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][9]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][10]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][9]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][8]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][9]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][8]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][8]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][7]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][7]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][6]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][5]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][4]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][5]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][4]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][3]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][2]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][1]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][0]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal0~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][0]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][14]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal1~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(16) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][13]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][12]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][11]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][10]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][9]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][8]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][7]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][6]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][5]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][4]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][3]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][2]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~13_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~12_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(38) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(36) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(37) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(41) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(39) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(40) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(44) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(42) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(43) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(47) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(45) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(46) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(50) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(48) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(49) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(56) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(54) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(55) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(59) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(57) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(58) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(62) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(60) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(61) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(65) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(63) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(64) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(68) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(66) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(67) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(17) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(16) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(20) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(18) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(19) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(23) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(21) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(22) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(26) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(24) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(25) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(29) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(27) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(28) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(32) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(30) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(31) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(35) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(33) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(34) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(53) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(51) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(52) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(146) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(146);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(144) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(144);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(145) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(145);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(149) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(149);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(147) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(147);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(148) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(148);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(152) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(152);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(150) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(150);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(151) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(151);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(155) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(155);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(153) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(153);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(154) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(154);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(158) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(158);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(156) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(156);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(157) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(157);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(164) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(164);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(162) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(162);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(163) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(163);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(167) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(167);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(165) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(165);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(166) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(166);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(170) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(170);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(168) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(168);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(169) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(169);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(173) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(173);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(171) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(171);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(172) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(172);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(125) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(125);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(123) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(123);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(124) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(124);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(128) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(128);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(126) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(126);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(127) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(127);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(131) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(131);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(129) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(129);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(130) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(130);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(134) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(134);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(132) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(132);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(133) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(133);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(137) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(137);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(135) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(135);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(136) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(136);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(140) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(140);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(138) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(138);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(139) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(139);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(107) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(107);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(105) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(105);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(106) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(106);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(110) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(110);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(108) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(108);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(109) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(109);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(113) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(113);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(111) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(111);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(112) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(112);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(116) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(116);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(114) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(114);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(115) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(115);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(119) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(119);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(117) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(117);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(118) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(118);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(122) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(122);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(120) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(120);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(121) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(121);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(143) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(143);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(141) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(141);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(142) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(142);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(161) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(161);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(159) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(159);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(160) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(160);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(89) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(89);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(87) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(87);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(88) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(88);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(92) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(92);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(90) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(90);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(91) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(91);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(95) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(95);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(93) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(93);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(94) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(94);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(98) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(98);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(96) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(96);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(97) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(97);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(101) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(101);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(99) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(99);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(100) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(100);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(104) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(104);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(102) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(102);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(103) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(103);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(71) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(69) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(70) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(74) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(72) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(73) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(77) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(75) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(76) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(76);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(80) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(78) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(79) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(79);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(83) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(81) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(81);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(82) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(82);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(86) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(86);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(84) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(84);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|ALT_INV_holdff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(85) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(85);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][1]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_segment_shift_var~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~10_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~9_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~11_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~10_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~9_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~8_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~7_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~6_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~5_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~4_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|ALT_INV_regoutff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][0]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~7_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~6_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_collect_data~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_ff~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~5_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~4_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[3]~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[3]~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_ff~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\;
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(57) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(57);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(56) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(56);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(55) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(55);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(54) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(54);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(53) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(53);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(52) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(52);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(51) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(51);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(50) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(50);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(49) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(49);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(48) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(48);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(47) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(47);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(46) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(46);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(45) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(45);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(44) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(44);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(43) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(43);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(42) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(42);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(41) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(41);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(40) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(40);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(39) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(39);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(38) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(38);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(37) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(37);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(36) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(36);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(35) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(35);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(34) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(34);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(33) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(33);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(32) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(32);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(31) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(31);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(30) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(30);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(29) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(29);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(28) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(28);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(27) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(27);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(26) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(26);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(25) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(25);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(24) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(24);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(23) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(23);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(22) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(22);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(21) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(21);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(20) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(20);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(19) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(19);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(18) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(18);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(17) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(17);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(16) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(16);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(15) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(15);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(14) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(14);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(13) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(13);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(12) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(12);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(11) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(11);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(10) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(10);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(9) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(9);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(8) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(8);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(7) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(7);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(6) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(6);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(5) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(5);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(4) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(4);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(3) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(3);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(2) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(2);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(1) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(1);
\auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(0) <= NOT \auto_signaltap_0|acq_trigger_in_reg\(0);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(57) <= NOT \auto_signaltap_0|acq_data_in_reg\(57);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(55) <= NOT \auto_signaltap_0|acq_data_in_reg\(55);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(54) <= NOT \auto_signaltap_0|acq_data_in_reg\(54);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(53) <= NOT \auto_signaltap_0|acq_data_in_reg\(53);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(51) <= NOT \auto_signaltap_0|acq_data_in_reg\(51);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(50) <= NOT \auto_signaltap_0|acq_data_in_reg\(50);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(49) <= NOT \auto_signaltap_0|acq_data_in_reg\(49);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(47) <= NOT \auto_signaltap_0|acq_data_in_reg\(47);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(46) <= NOT \auto_signaltap_0|acq_data_in_reg\(46);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(45) <= NOT \auto_signaltap_0|acq_data_in_reg\(45);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(43) <= NOT \auto_signaltap_0|acq_data_in_reg\(43);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(42) <= NOT \auto_signaltap_0|acq_data_in_reg\(42);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(40) <= NOT \auto_signaltap_0|acq_data_in_reg\(40);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(38) <= NOT \auto_signaltap_0|acq_data_in_reg\(38);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(37) <= NOT \auto_signaltap_0|acq_data_in_reg\(37);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(34) <= NOT \auto_signaltap_0|acq_data_in_reg\(34);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(33) <= NOT \auto_signaltap_0|acq_data_in_reg\(33);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(32) <= NOT \auto_signaltap_0|acq_data_in_reg\(32);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(31) <= NOT \auto_signaltap_0|acq_data_in_reg\(31);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(30) <= NOT \auto_signaltap_0|acq_data_in_reg\(30);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(28) <= NOT \auto_signaltap_0|acq_data_in_reg\(28);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(27) <= NOT \auto_signaltap_0|acq_data_in_reg\(27);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(25) <= NOT \auto_signaltap_0|acq_data_in_reg\(25);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(24) <= NOT \auto_signaltap_0|acq_data_in_reg\(24);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(21) <= NOT \auto_signaltap_0|acq_data_in_reg\(21);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(20) <= NOT \auto_signaltap_0|acq_data_in_reg\(20);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(18) <= NOT \auto_signaltap_0|acq_data_in_reg\(18);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(17) <= NOT \auto_signaltap_0|acq_data_in_reg\(17);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(16) <= NOT \auto_signaltap_0|acq_data_in_reg\(16);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(14) <= NOT \auto_signaltap_0|acq_data_in_reg\(14);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(11) <= NOT \auto_signaltap_0|acq_data_in_reg\(11);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(9) <= NOT \auto_signaltap_0|acq_data_in_reg\(9);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(8) <= NOT \auto_signaltap_0|acq_data_in_reg\(8);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(5) <= NOT \auto_signaltap_0|acq_data_in_reg\(5);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(3) <= NOT \auto_signaltap_0|acq_data_in_reg\(3);
\auto_signaltap_0|ALT_INV_acq_data_in_reg\(0) <= NOT \auto_signaltap_0|acq_data_in_reg\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~5_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~1_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a41\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a41\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a42\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a42\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a43\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a43\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a44\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a44\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a45\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a45\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a46\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a46\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a47\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a47\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a48\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a48\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a49\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a49\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a50\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a50\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a51\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a51\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a52\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a52\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a53\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a53\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a55\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a55\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a54\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a54\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a56\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a56\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a57\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a57\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a40~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita6~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita5~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita5~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita5~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a1\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a2\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a3\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a4\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a5\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a6\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a6\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a7\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a7\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a8\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a8\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a9\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a9\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a10\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a10\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a11\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a11\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a12\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a12\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a13\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a13\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a14\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a14\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a15\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a15\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a16\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a16\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a17\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a17\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a18\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a18\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a19\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a19\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a20\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a20\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a21\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a21\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a22\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a22\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a23\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a23\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a24\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a24\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a25\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a25\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a26\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a26\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a27\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a27\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a28\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a28\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a29\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a29\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a30\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a30\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a31\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a31\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a32\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a32\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a33\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a33\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a34\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a34\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a35\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a35\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a37\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a37\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a36\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a36\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a38\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a38\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a39\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a39\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[1]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[0]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[6]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[4]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[3]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[2]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~29_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~25_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~25_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~21_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~21_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~17_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~17_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~13_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~13_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~9_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~9_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~5_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~5_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~25_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~17_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~9_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~125_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~121_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~117_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~113_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~109_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~105_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~101_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~97_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~93_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~89_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~85_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~81_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~77_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~73_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~69_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~65_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~61_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~57_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~53_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~49_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~45_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~41_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~37_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~33_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~29_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~25_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~21_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~17_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~13_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~9_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~5_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(7) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(2) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(6) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(30) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(31) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(5) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(3) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(12) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(4) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(24) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(26) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(9) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(8) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(27) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(28) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(29) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(21) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(14) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(13) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(11) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(10) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(25) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(20) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(19) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(18) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(17) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(16) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(15) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(23) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(22) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~1_sumout\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(1) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(0);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(0) <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~8_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~6_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~6_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_shift_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~4_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~3_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg~3_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg~2_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~3_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg[2]~1_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg_proc~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[3]~5_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~5_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[3]~4_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~4_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~3_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~1_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg[0]~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_proc~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg~2_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state~11_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state~9_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state~4_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state~1_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal0~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(5) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(6) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(7) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(9) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena~1_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena_proc~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~2_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~1_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo_bypass_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal3~0_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(15) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(14) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(12) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(10) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(9) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(7) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(5) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][9]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][8]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][6]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][7]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][5]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][4]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][2]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~3_combout\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(8) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(10) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(13) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(11) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(6) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6);
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4);
\ALT_INV_altera_internal_jtag~TDIUTAP\ <= NOT \altera_internal_jtag~TDIUTAP\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(1) <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1);
\ALT_INV_altera_internal_jtag~TCKUTAP\ <= NOT \altera_internal_jtag~TCKUTAP\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\memory|ALT_INV_mdr\(7) <= NOT \memory|mdr\(7);
\memory|ALT_INV_mdr\(6) <= NOT \memory|mdr\(6);
\memory|ALT_INV_mdr\(5) <= NOT \memory|mdr\(5);
\memory|ALT_INV_mdr\(4) <= NOT \memory|mdr\(4);
\memory|ALT_INV_mdr\(3) <= NOT \memory|mdr\(3);
\memory|ALT_INV_mdr\(2) <= NOT \memory|mdr\(2);
\memory|ALT_INV_mdr\(1) <= NOT \memory|mdr\(1);
\memory|ALT_INV_mdr\(0) <= NOT \memory|mdr\(0);
\clock_divider|ALT_INV_div_clks\(2) <= NOT \clock_divider|div_clks\(2);
\clock_divider|ALT_INV_div_clks\(3) <= NOT \clock_divider|div_clks\(3);
\clock_divider|ALT_INV_div_clks\(4) <= NOT \clock_divider|div_clks\(4);
\clock_divider|ALT_INV_div_clks\(5) <= NOT \clock_divider|div_clks\(5);
\clock_divider|ALT_INV_div_clks\(6) <= NOT \clock_divider|div_clks\(6);
\clock_divider|ALT_INV_div_clks\(7) <= NOT \clock_divider|div_clks\(7);
\clock_divider|ALT_INV_div_clks\(8) <= NOT \clock_divider|div_clks\(8);
\clock_divider|ALT_INV_div_clks\(9) <= NOT \clock_divider|div_clks\(9);
\clock_divider|ALT_INV_div_clks\(10) <= NOT \clock_divider|div_clks\(10);
\clock_divider|ALT_INV_div_clks\(11) <= NOT \clock_divider|div_clks\(11);
\clock_divider|ALT_INV_div_clks\(12) <= NOT \clock_divider|div_clks\(12);
\clock_divider|ALT_INV_div_clks\(13) <= NOT \clock_divider|div_clks\(13);
\clock_divider|ALT_INV_div_clks\(14) <= NOT \clock_divider|div_clks\(14);
\clock_divider|ALT_INV_div_clks\(15) <= NOT \clock_divider|div_clks\(15);
\clock_divider|ALT_INV_div_clks\(16) <= NOT \clock_divider|div_clks\(16);
\clock_divider|ALT_INV_div_clks\(17) <= NOT \clock_divider|div_clks\(17);
\clock_divider|ALT_INV_div_clks\(18) <= NOT \clock_divider|div_clks\(18);
\clock_divider|ALT_INV_div_clks\(19) <= NOT \clock_divider|div_clks\(19);
\clock_divider|ALT_INV_div_clks\(20) <= NOT \clock_divider|div_clks\(20);
\clock_divider|ALT_INV_div_clks\(21) <= NOT \clock_divider|div_clks\(21);
\clock_divider|ALT_INV_div_clks\(22) <= NOT \clock_divider|div_clks\(22);
\clock_divider|ALT_INV_div_clks\(0) <= NOT \clock_divider|div_clks\(0);
\state_mach|ALT_INV_addr_bus\(6) <= NOT \state_mach|addr_bus\(6);
\state_mach|ALT_INV_addr_bus\(1) <= NOT \state_mach|addr_bus\(1);
\state_mach|ALT_INV_addr_bus\(0) <= NOT \state_mach|addr_bus\(0);
\memory|ALT_INV_memory~33230_combout\ <= NOT \memory|memory~33230_combout\;
\memory|ALT_INV_memory~33228_combout\ <= NOT \memory|memory~33228_combout\;
\memory|ALT_INV_memory~33226_combout\ <= NOT \memory|memory~33226_combout\;
\memory|ALT_INV_memory~33224_combout\ <= NOT \memory|memory~33224_combout\;
\memory|ALT_INV_memory~33222_combout\ <= NOT \memory|memory~33222_combout\;
\memory|ALT_INV_memory~33220_combout\ <= NOT \memory|memory~33220_combout\;
\memory|ALT_INV_memory~33218_combout\ <= NOT \memory|memory~33218_combout\;
\memory|ALT_INV_memory~33216_combout\ <= NOT \memory|memory~33216_combout\;
\memory|ALT_INV_memory~33214_combout\ <= NOT \memory|memory~33214_combout\;
\memory|ALT_INV_memory~33212_combout\ <= NOT \memory|memory~33212_combout\;
\memory|ALT_INV_memory~33210_combout\ <= NOT \memory|memory~33210_combout\;
\memory|ALT_INV_memory~33208_combout\ <= NOT \memory|memory~33208_combout\;
\memory|ALT_INV_memory~33206_combout\ <= NOT \memory|memory~33206_combout\;
\memory|ALT_INV_memory~33204_combout\ <= NOT \memory|memory~33204_combout\;
\memory|ALT_INV_memory~33202_combout\ <= NOT \memory|memory~33202_combout\;
\memory|ALT_INV_memory~33200_combout\ <= NOT \memory|memory~33200_combout\;
\memory|ALT_INV_memory~33198_combout\ <= NOT \memory|memory~33198_combout\;
\memory|ALT_INV_memory~33196_combout\ <= NOT \memory|memory~33196_combout\;
\memory|ALT_INV_memory~33194_combout\ <= NOT \memory|memory~33194_combout\;
\memory|ALT_INV_memory~33192_combout\ <= NOT \memory|memory~33192_combout\;
\memory|ALT_INV_memory~33190_combout\ <= NOT \memory|memory~33190_combout\;
\memory|ALT_INV_memory~33188_combout\ <= NOT \memory|memory~33188_combout\;
\memory|ALT_INV_memory~33186_combout\ <= NOT \memory|memory~33186_combout\;
\memory|ALT_INV_memory~33184_combout\ <= NOT \memory|memory~33184_combout\;
\memory|ALT_INV_memory~33182_combout\ <= NOT \memory|memory~33182_combout\;
\memory|ALT_INV_memory~33180_combout\ <= NOT \memory|memory~33180_combout\;
\memory|ALT_INV_memory~33178_combout\ <= NOT \memory|memory~33178_combout\;
\memory|ALT_INV_memory~33176_combout\ <= NOT \memory|memory~33176_combout\;
\memory|ALT_INV_memory~33174_combout\ <= NOT \memory|memory~33174_combout\;
\memory|ALT_INV_memory~33172_combout\ <= NOT \memory|memory~33172_combout\;
\memory|ALT_INV_memory~33170_combout\ <= NOT \memory|memory~33170_combout\;
\memory|ALT_INV_memory~33168_combout\ <= NOT \memory|memory~33168_combout\;
\memory|ALT_INV_memory~33166_combout\ <= NOT \memory|memory~33166_combout\;
\memory|ALT_INV_memory~33164_combout\ <= NOT \memory|memory~33164_combout\;
\memory|ALT_INV_memory~33162_combout\ <= NOT \memory|memory~33162_combout\;
\memory|ALT_INV_memory~33160_combout\ <= NOT \memory|memory~33160_combout\;
\memory|ALT_INV_memory~33158_combout\ <= NOT \memory|memory~33158_combout\;
\memory|ALT_INV_memory~33156_combout\ <= NOT \memory|memory~33156_combout\;
\memory|ALT_INV_memory~33154_combout\ <= NOT \memory|memory~33154_combout\;
\memory|ALT_INV_memory~33152_combout\ <= NOT \memory|memory~33152_combout\;
\memory|ALT_INV_memory~33150_combout\ <= NOT \memory|memory~33150_combout\;
\memory|ALT_INV_memory~33148_combout\ <= NOT \memory|memory~33148_combout\;
\memory|ALT_INV_memory~33146_combout\ <= NOT \memory|memory~33146_combout\;
\memory|ALT_INV_memory~33144_combout\ <= NOT \memory|memory~33144_combout\;
\memory|ALT_INV_memory~33142_combout\ <= NOT \memory|memory~33142_combout\;
\memory|ALT_INV_memory~33140_combout\ <= NOT \memory|memory~33140_combout\;
\memory|ALT_INV_memory~33138_combout\ <= NOT \memory|memory~33138_combout\;
\memory|ALT_INV_memory~33136_combout\ <= NOT \memory|memory~33136_combout\;
\state_mach|ALT_INV_addr_bus\(3) <= NOT \state_mach|addr_bus\(3);
\memory|ALT_INV_memory~33134_combout\ <= NOT \memory|memory~33134_combout\;
\memory|ALT_INV_memory~33132_combout\ <= NOT \memory|memory~33132_combout\;
\memory|ALT_INV_memory~33130_combout\ <= NOT \memory|memory~33130_combout\;
\memory|ALT_INV_memory~33128_combout\ <= NOT \memory|memory~33128_combout\;
\memory|ALT_INV_memory~33126_combout\ <= NOT \memory|memory~33126_combout\;
\memory|ALT_INV_memory~33124_combout\ <= NOT \memory|memory~33124_combout\;
\memory|ALT_INV_memory~33122_combout\ <= NOT \memory|memory~33122_combout\;
\memory|ALT_INV_memory~33120_combout\ <= NOT \memory|memory~33120_combout\;
\memory|ALT_INV_memory~33118_combout\ <= NOT \memory|memory~33118_combout\;
\memory|ALT_INV_memory~33116_combout\ <= NOT \memory|memory~33116_combout\;
\memory|ALT_INV_memory~33114_combout\ <= NOT \memory|memory~33114_combout\;
\memory|ALT_INV_memory~33112_combout\ <= NOT \memory|memory~33112_combout\;
\state_mach|ALT_INV_addr_bus\(5) <= NOT \state_mach|addr_bus\(5);
\memory|ALT_INV_memory~33110_combout\ <= NOT \memory|memory~33110_combout\;
\memory|ALT_INV_memory~33108_combout\ <= NOT \memory|memory~33108_combout\;
\memory|ALT_INV_memory~33106_combout\ <= NOT \memory|memory~33106_combout\;
\memory|ALT_INV_memory~33104_combout\ <= NOT \memory|memory~33104_combout\;
\memory|ALT_INV_mdr[7]~8_combout\ <= NOT \memory|mdr[7]~8_combout\;
\memory|ALT_INV_sram_data_bus[7]~7_combout\ <= NOT \memory|sram_data_bus[7]~7_combout\;
\memory|ALT_INV_memory~33103_combout\ <= NOT \memory|memory~33103_combout\;
\memory|ALT_INV_memory~33102_combout\ <= NOT \memory|memory~33102_combout\;
\memory|ALT_INV_memory~33101_combout\ <= NOT \memory|memory~33101_combout\;
\memory|ALT_INV_memory~1015_q\ <= NOT \memory|memory~1015_q\;
\memory|ALT_INV_memory~999_q\ <= NOT \memory|memory~999_q\;
\memory|ALT_INV_memory~983_q\ <= NOT \memory|memory~983_q\;
\memory|ALT_INV_memory~967_q\ <= NOT \memory|memory~967_q\;
\memory|ALT_INV_memory~33100_combout\ <= NOT \memory|memory~33100_combout\;
\memory|ALT_INV_memory~759_q\ <= NOT \memory|memory~759_q\;
\memory|ALT_INV_memory~743_q\ <= NOT \memory|memory~743_q\;
\memory|ALT_INV_memory~727_q\ <= NOT \memory|memory~727_q\;
\memory|ALT_INV_memory~711_q\ <= NOT \memory|memory~711_q\;
\memory|ALT_INV_memory~33099_combout\ <= NOT \memory|memory~33099_combout\;
\memory|ALT_INV_memory~503_q\ <= NOT \memory|memory~503_q\;
\memory|ALT_INV_memory~487_q\ <= NOT \memory|memory~487_q\;
\memory|ALT_INV_memory~471_q\ <= NOT \memory|memory~471_q\;
\memory|ALT_INV_memory~455_q\ <= NOT \memory|memory~455_q\;
\memory|ALT_INV_memory~33098_combout\ <= NOT \memory|memory~33098_combout\;
\memory|ALT_INV_memory~247_q\ <= NOT \memory|memory~247_q\;
\memory|ALT_INV_memory~231_q\ <= NOT \memory|memory~231_q\;
\memory|ALT_INV_memory~215_q\ <= NOT \memory|memory~215_q\;
\memory|ALT_INV_memory~199_q\ <= NOT \memory|memory~199_q\;
\memory|ALT_INV_memory~33097_combout\ <= NOT \memory|memory~33097_combout\;
\memory|ALT_INV_memory~33096_combout\ <= NOT \memory|memory~33096_combout\;
\memory|ALT_INV_memory~951_q\ <= NOT \memory|memory~951_q\;
\memory|ALT_INV_memory~695_q\ <= NOT \memory|memory~695_q\;
\memory|ALT_INV_memory~439_q\ <= NOT \memory|memory~439_q\;
\memory|ALT_INV_memory~183_q\ <= NOT \memory|memory~183_q\;
\memory|ALT_INV_memory~33095_combout\ <= NOT \memory|memory~33095_combout\;
\memory|ALT_INV_memory~935_q\ <= NOT \memory|memory~935_q\;
\memory|ALT_INV_memory~679_q\ <= NOT \memory|memory~679_q\;
\memory|ALT_INV_memory~423_q\ <= NOT \memory|memory~423_q\;
\memory|ALT_INV_memory~167_q\ <= NOT \memory|memory~167_q\;
\memory|ALT_INV_memory~33094_combout\ <= NOT \memory|memory~33094_combout\;
\memory|ALT_INV_memory~919_q\ <= NOT \memory|memory~919_q\;
\memory|ALT_INV_memory~663_q\ <= NOT \memory|memory~663_q\;
\memory|ALT_INV_memory~407_q\ <= NOT \memory|memory~407_q\;
\memory|ALT_INV_memory~151_q\ <= NOT \memory|memory~151_q\;
\memory|ALT_INV_memory~33093_combout\ <= NOT \memory|memory~33093_combout\;
\memory|ALT_INV_memory~903_q\ <= NOT \memory|memory~903_q\;
\memory|ALT_INV_memory~647_q\ <= NOT \memory|memory~647_q\;
\memory|ALT_INV_memory~391_q\ <= NOT \memory|memory~391_q\;
\memory|ALT_INV_memory~135_q\ <= NOT \memory|memory~135_q\;
\memory|ALT_INV_memory~33092_combout\ <= NOT \memory|memory~33092_combout\;
\memory|ALT_INV_memory~33091_combout\ <= NOT \memory|memory~33091_combout\;
\memory|ALT_INV_memory~887_q\ <= NOT \memory|memory~887_q\;
\memory|ALT_INV_memory~871_q\ <= NOT \memory|memory~871_q\;
\memory|ALT_INV_memory~855_q\ <= NOT \memory|memory~855_q\;
\memory|ALT_INV_memory~839_q\ <= NOT \memory|memory~839_q\;
\memory|ALT_INV_memory~33090_combout\ <= NOT \memory|memory~33090_combout\;
\memory|ALT_INV_memory~631_q\ <= NOT \memory|memory~631_q\;
\memory|ALT_INV_memory~615_q\ <= NOT \memory|memory~615_q\;
\memory|ALT_INV_memory~599_q\ <= NOT \memory|memory~599_q\;
\memory|ALT_INV_memory~583_q\ <= NOT \memory|memory~583_q\;
\memory|ALT_INV_memory~33089_combout\ <= NOT \memory|memory~33089_combout\;
\memory|ALT_INV_memory~375_q\ <= NOT \memory|memory~375_q\;
\memory|ALT_INV_memory~359_q\ <= NOT \memory|memory~359_q\;
\memory|ALT_INV_memory~343_q\ <= NOT \memory|memory~343_q\;
\memory|ALT_INV_memory~327_q\ <= NOT \memory|memory~327_q\;
\memory|ALT_INV_memory~33088_combout\ <= NOT \memory|memory~33088_combout\;
\memory|ALT_INV_memory~119_q\ <= NOT \memory|memory~119_q\;
\memory|ALT_INV_memory~103_q\ <= NOT \memory|memory~103_q\;
\memory|ALT_INV_memory~87_q\ <= NOT \memory|memory~87_q\;
\memory|ALT_INV_memory~71_q\ <= NOT \memory|memory~71_q\;
\memory|ALT_INV_memory~33087_combout\ <= NOT \memory|memory~33087_combout\;
\memory|ALT_INV_memory~33086_combout\ <= NOT \memory|memory~33086_combout\;
\memory|ALT_INV_memory~823_q\ <= NOT \memory|memory~823_q\;
\memory|ALT_INV_memory~807_q\ <= NOT \memory|memory~807_q\;
\memory|ALT_INV_memory~791_q\ <= NOT \memory|memory~791_q\;
\memory|ALT_INV_memory~775_q\ <= NOT \memory|memory~775_q\;
\memory|ALT_INV_memory~33085_combout\ <= NOT \memory|memory~33085_combout\;
\memory|ALT_INV_memory~567_q\ <= NOT \memory|memory~567_q\;
\memory|ALT_INV_memory~551_q\ <= NOT \memory|memory~551_q\;
\memory|ALT_INV_memory~535_q\ <= NOT \memory|memory~535_q\;
\memory|ALT_INV_memory~519_q\ <= NOT \memory|memory~519_q\;
\memory|ALT_INV_memory~33084_combout\ <= NOT \memory|memory~33084_combout\;
\memory|ALT_INV_memory~311_q\ <= NOT \memory|memory~311_q\;
\memory|ALT_INV_memory~295_q\ <= NOT \memory|memory~295_q\;
\memory|ALT_INV_memory~279_q\ <= NOT \memory|memory~279_q\;
\memory|ALT_INV_memory~263_q\ <= NOT \memory|memory~263_q\;
\memory|ALT_INV_memory~33083_combout\ <= NOT \memory|memory~33083_combout\;
\memory|ALT_INV_memory~55_q\ <= NOT \memory|memory~55_q\;
\memory|ALT_INV_memory~39_q\ <= NOT \memory|memory~39_q\;
\memory|ALT_INV_memory~23_q\ <= NOT \memory|memory~23_q\;
\memory|ALT_INV_memory~7_q\ <= NOT \memory|memory~7_q\;
\memory|ALT_INV_memory~33082_combout\ <= NOT \memory|memory~33082_combout\;
\memory|ALT_INV_memory~33081_combout\ <= NOT \memory|memory~33081_combout\;
\memory|ALT_INV_memory~33080_combout\ <= NOT \memory|memory~33080_combout\;
\memory|ALT_INV_memory~2039_q\ <= NOT \memory|memory~2039_q\;
\memory|ALT_INV_memory~2023_q\ <= NOT \memory|memory~2023_q\;
\memory|ALT_INV_memory~2007_q\ <= NOT \memory|memory~2007_q\;
\memory|ALT_INV_memory~1991_q\ <= NOT \memory|memory~1991_q\;
\memory|ALT_INV_memory~33079_combout\ <= NOT \memory|memory~33079_combout\;
\memory|ALT_INV_memory~1975_q\ <= NOT \memory|memory~1975_q\;
\memory|ALT_INV_memory~1959_q\ <= NOT \memory|memory~1959_q\;
\memory|ALT_INV_memory~1943_q\ <= NOT \memory|memory~1943_q\;
\memory|ALT_INV_memory~1927_q\ <= NOT \memory|memory~1927_q\;
\memory|ALT_INV_memory~33078_combout\ <= NOT \memory|memory~33078_combout\;
\memory|ALT_INV_memory~1911_q\ <= NOT \memory|memory~1911_q\;
\memory|ALT_INV_memory~1895_q\ <= NOT \memory|memory~1895_q\;
\memory|ALT_INV_memory~1879_q\ <= NOT \memory|memory~1879_q\;
\memory|ALT_INV_memory~1863_q\ <= NOT \memory|memory~1863_q\;
\memory|ALT_INV_memory~33077_combout\ <= NOT \memory|memory~33077_combout\;
\memory|ALT_INV_memory~1847_q\ <= NOT \memory|memory~1847_q\;
\memory|ALT_INV_memory~1831_q\ <= NOT \memory|memory~1831_q\;
\memory|ALT_INV_memory~1815_q\ <= NOT \memory|memory~1815_q\;
\memory|ALT_INV_memory~1799_q\ <= NOT \memory|memory~1799_q\;
\memory|ALT_INV_memory~33076_combout\ <= NOT \memory|memory~33076_combout\;
\memory|ALT_INV_memory~33075_combout\ <= NOT \memory|memory~33075_combout\;
\memory|ALT_INV_memory~1783_q\ <= NOT \memory|memory~1783_q\;
\memory|ALT_INV_memory~1719_q\ <= NOT \memory|memory~1719_q\;
\memory|ALT_INV_memory~1655_q\ <= NOT \memory|memory~1655_q\;
\memory|ALT_INV_memory~1591_q\ <= NOT \memory|memory~1591_q\;
\memory|ALT_INV_memory~33074_combout\ <= NOT \memory|memory~33074_combout\;
\memory|ALT_INV_memory~1767_q\ <= NOT \memory|memory~1767_q\;
\memory|ALT_INV_memory~1703_q\ <= NOT \memory|memory~1703_q\;
\memory|ALT_INV_memory~1639_q\ <= NOT \memory|memory~1639_q\;
\memory|ALT_INV_memory~1575_q\ <= NOT \memory|memory~1575_q\;
\memory|ALT_INV_memory~33073_combout\ <= NOT \memory|memory~33073_combout\;
\memory|ALT_INV_memory~1751_q\ <= NOT \memory|memory~1751_q\;
\memory|ALT_INV_memory~1687_q\ <= NOT \memory|memory~1687_q\;
\memory|ALT_INV_memory~1623_q\ <= NOT \memory|memory~1623_q\;
\memory|ALT_INV_memory~1559_q\ <= NOT \memory|memory~1559_q\;
\memory|ALT_INV_memory~33072_combout\ <= NOT \memory|memory~33072_combout\;
\memory|ALT_INV_memory~1735_q\ <= NOT \memory|memory~1735_q\;
\memory|ALT_INV_memory~1671_q\ <= NOT \memory|memory~1671_q\;
\memory|ALT_INV_memory~1607_q\ <= NOT \memory|memory~1607_q\;
\memory|ALT_INV_memory~1543_q\ <= NOT \memory|memory~1543_q\;
\memory|ALT_INV_memory~33071_combout\ <= NOT \memory|memory~33071_combout\;
\memory|ALT_INV_memory~33070_combout\ <= NOT \memory|memory~33070_combout\;
\memory|ALT_INV_memory~1527_q\ <= NOT \memory|memory~1527_q\;
\memory|ALT_INV_memory~1463_q\ <= NOT \memory|memory~1463_q\;
\memory|ALT_INV_memory~1399_q\ <= NOT \memory|memory~1399_q\;
\memory|ALT_INV_memory~1335_q\ <= NOT \memory|memory~1335_q\;
\memory|ALT_INV_memory~33069_combout\ <= NOT \memory|memory~33069_combout\;
\memory|ALT_INV_memory~1511_q\ <= NOT \memory|memory~1511_q\;
\memory|ALT_INV_memory~1447_q\ <= NOT \memory|memory~1447_q\;
\memory|ALT_INV_memory~1383_q\ <= NOT \memory|memory~1383_q\;
\memory|ALT_INV_memory~1319_q\ <= NOT \memory|memory~1319_q\;
\memory|ALT_INV_memory~33068_combout\ <= NOT \memory|memory~33068_combout\;
\memory|ALT_INV_memory~1495_q\ <= NOT \memory|memory~1495_q\;
\memory|ALT_INV_memory~1431_q\ <= NOT \memory|memory~1431_q\;
\memory|ALT_INV_memory~1367_q\ <= NOT \memory|memory~1367_q\;
\memory|ALT_INV_memory~1303_q\ <= NOT \memory|memory~1303_q\;
\memory|ALT_INV_memory~33067_combout\ <= NOT \memory|memory~33067_combout\;
\memory|ALT_INV_memory~1479_q\ <= NOT \memory|memory~1479_q\;
\memory|ALT_INV_memory~1415_q\ <= NOT \memory|memory~1415_q\;
\memory|ALT_INV_memory~1351_q\ <= NOT \memory|memory~1351_q\;
\memory|ALT_INV_memory~1287_q\ <= NOT \memory|memory~1287_q\;
\memory|ALT_INV_memory~33066_combout\ <= NOT \memory|memory~33066_combout\;
\memory|ALT_INV_memory~33065_combout\ <= NOT \memory|memory~33065_combout\;
\memory|ALT_INV_memory~1271_q\ <= NOT \memory|memory~1271_q\;
\memory|ALT_INV_memory~1207_q\ <= NOT \memory|memory~1207_q\;
\memory|ALT_INV_memory~1143_q\ <= NOT \memory|memory~1143_q\;
\memory|ALT_INV_memory~1079_q\ <= NOT \memory|memory~1079_q\;
\memory|ALT_INV_memory~33064_combout\ <= NOT \memory|memory~33064_combout\;
\memory|ALT_INV_memory~1255_q\ <= NOT \memory|memory~1255_q\;
\memory|ALT_INV_memory~1191_q\ <= NOT \memory|memory~1191_q\;
\memory|ALT_INV_memory~1127_q\ <= NOT \memory|memory~1127_q\;
\memory|ALT_INV_memory~1063_q\ <= NOT \memory|memory~1063_q\;
\memory|ALT_INV_memory~33063_combout\ <= NOT \memory|memory~33063_combout\;
\memory|ALT_INV_memory~1239_q\ <= NOT \memory|memory~1239_q\;
\memory|ALT_INV_memory~1175_q\ <= NOT \memory|memory~1175_q\;
\memory|ALT_INV_memory~1111_q\ <= NOT \memory|memory~1111_q\;
\memory|ALT_INV_memory~1047_q\ <= NOT \memory|memory~1047_q\;
\memory|ALT_INV_memory~33062_combout\ <= NOT \memory|memory~33062_combout\;
\memory|ALT_INV_memory~1223_q\ <= NOT \memory|memory~1223_q\;
\memory|ALT_INV_memory~1159_q\ <= NOT \memory|memory~1159_q\;
\memory|ALT_INV_memory~1095_q\ <= NOT \memory|memory~1095_q\;
\memory|ALT_INV_memory~1031_q\ <= NOT \memory|memory~1031_q\;
\memory|ALT_INV_mdr[6]~7_combout\ <= NOT \memory|mdr[6]~7_combout\;
\memory|ALT_INV_sram_data_bus[6]~6_combout\ <= NOT \memory|sram_data_bus[6]~6_combout\;
\memory|ALT_INV_memory~33061_combout\ <= NOT \memory|memory~33061_combout\;
\memory|ALT_INV_memory~33060_combout\ <= NOT \memory|memory~33060_combout\;
\memory|ALT_INV_memory~33059_combout\ <= NOT \memory|memory~33059_combout\;
\memory|ALT_INV_memory~1014_q\ <= NOT \memory|memory~1014_q\;
\memory|ALT_INV_memory~998_q\ <= NOT \memory|memory~998_q\;
\memory|ALT_INV_memory~982_q\ <= NOT \memory|memory~982_q\;
\memory|ALT_INV_memory~966_q\ <= NOT \memory|memory~966_q\;
\memory|ALT_INV_memory~33058_combout\ <= NOT \memory|memory~33058_combout\;
\memory|ALT_INV_memory~950_q\ <= NOT \memory|memory~950_q\;
\memory|ALT_INV_memory~934_q\ <= NOT \memory|memory~934_q\;
\memory|ALT_INV_memory~918_q\ <= NOT \memory|memory~918_q\;
\memory|ALT_INV_memory~902_q\ <= NOT \memory|memory~902_q\;
\memory|ALT_INV_memory~33057_combout\ <= NOT \memory|memory~33057_combout\;
\memory|ALT_INV_memory~886_q\ <= NOT \memory|memory~886_q\;
\memory|ALT_INV_memory~870_q\ <= NOT \memory|memory~870_q\;
\memory|ALT_INV_memory~854_q\ <= NOT \memory|memory~854_q\;
\memory|ALT_INV_memory~838_q\ <= NOT \memory|memory~838_q\;
\memory|ALT_INV_memory~33056_combout\ <= NOT \memory|memory~33056_combout\;
\memory|ALT_INV_memory~822_q\ <= NOT \memory|memory~822_q\;
\memory|ALT_INV_memory~806_q\ <= NOT \memory|memory~806_q\;
\memory|ALT_INV_memory~790_q\ <= NOT \memory|memory~790_q\;
\memory|ALT_INV_memory~774_q\ <= NOT \memory|memory~774_q\;
\memory|ALT_INV_memory~33055_combout\ <= NOT \memory|memory~33055_combout\;
\memory|ALT_INV_memory~33054_combout\ <= NOT \memory|memory~33054_combout\;
\memory|ALT_INV_memory~758_q\ <= NOT \memory|memory~758_q\;
\memory|ALT_INV_memory~694_q\ <= NOT \memory|memory~694_q\;
\memory|ALT_INV_memory~630_q\ <= NOT \memory|memory~630_q\;
\memory|ALT_INV_memory~566_q\ <= NOT \memory|memory~566_q\;
\memory|ALT_INV_memory~33053_combout\ <= NOT \memory|memory~33053_combout\;
\memory|ALT_INV_memory~742_q\ <= NOT \memory|memory~742_q\;
\memory|ALT_INV_memory~678_q\ <= NOT \memory|memory~678_q\;
\memory|ALT_INV_memory~614_q\ <= NOT \memory|memory~614_q\;
\memory|ALT_INV_memory~550_q\ <= NOT \memory|memory~550_q\;
\memory|ALT_INV_memory~33052_combout\ <= NOT \memory|memory~33052_combout\;
\memory|ALT_INV_memory~726_q\ <= NOT \memory|memory~726_q\;
\memory|ALT_INV_memory~662_q\ <= NOT \memory|memory~662_q\;
\memory|ALT_INV_memory~598_q\ <= NOT \memory|memory~598_q\;
\memory|ALT_INV_memory~534_q\ <= NOT \memory|memory~534_q\;
\memory|ALT_INV_memory~33051_combout\ <= NOT \memory|memory~33051_combout\;
\memory|ALT_INV_memory~710_q\ <= NOT \memory|memory~710_q\;
\memory|ALT_INV_memory~646_q\ <= NOT \memory|memory~646_q\;
\memory|ALT_INV_memory~582_q\ <= NOT \memory|memory~582_q\;
\memory|ALT_INV_memory~518_q\ <= NOT \memory|memory~518_q\;
\memory|ALT_INV_memory~33050_combout\ <= NOT \memory|memory~33050_combout\;
\memory|ALT_INV_memory~33049_combout\ <= NOT \memory|memory~33049_combout\;
\memory|ALT_INV_memory~502_q\ <= NOT \memory|memory~502_q\;
\memory|ALT_INV_memory~438_q\ <= NOT \memory|memory~438_q\;
\memory|ALT_INV_memory~374_q\ <= NOT \memory|memory~374_q\;
\memory|ALT_INV_memory~310_q\ <= NOT \memory|memory~310_q\;
\memory|ALT_INV_memory~33048_combout\ <= NOT \memory|memory~33048_combout\;
\memory|ALT_INV_memory~486_q\ <= NOT \memory|memory~486_q\;
\memory|ALT_INV_memory~422_q\ <= NOT \memory|memory~422_q\;
\memory|ALT_INV_memory~358_q\ <= NOT \memory|memory~358_q\;
\memory|ALT_INV_memory~294_q\ <= NOT \memory|memory~294_q\;
\memory|ALT_INV_memory~33047_combout\ <= NOT \memory|memory~33047_combout\;
\memory|ALT_INV_memory~470_q\ <= NOT \memory|memory~470_q\;
\memory|ALT_INV_memory~406_q\ <= NOT \memory|memory~406_q\;
\memory|ALT_INV_memory~342_q\ <= NOT \memory|memory~342_q\;
\memory|ALT_INV_memory~278_q\ <= NOT \memory|memory~278_q\;
\memory|ALT_INV_memory~33046_combout\ <= NOT \memory|memory~33046_combout\;
\memory|ALT_INV_memory~454_q\ <= NOT \memory|memory~454_q\;
\memory|ALT_INV_memory~390_q\ <= NOT \memory|memory~390_q\;
\memory|ALT_INV_memory~326_q\ <= NOT \memory|memory~326_q\;
\memory|ALT_INV_memory~262_q\ <= NOT \memory|memory~262_q\;
\memory|ALT_INV_memory~33045_combout\ <= NOT \memory|memory~33045_combout\;
\memory|ALT_INV_memory~33044_combout\ <= NOT \memory|memory~33044_combout\;
\memory|ALT_INV_memory~246_q\ <= NOT \memory|memory~246_q\;
\memory|ALT_INV_memory~182_q\ <= NOT \memory|memory~182_q\;
\memory|ALT_INV_memory~118_q\ <= NOT \memory|memory~118_q\;
\memory|ALT_INV_memory~54_q\ <= NOT \memory|memory~54_q\;
\memory|ALT_INV_memory~33043_combout\ <= NOT \memory|memory~33043_combout\;
\memory|ALT_INV_memory~230_q\ <= NOT \memory|memory~230_q\;
\memory|ALT_INV_memory~166_q\ <= NOT \memory|memory~166_q\;
\memory|ALT_INV_memory~102_q\ <= NOT \memory|memory~102_q\;
\memory|ALT_INV_memory~38_q\ <= NOT \memory|memory~38_q\;
\memory|ALT_INV_memory~33042_combout\ <= NOT \memory|memory~33042_combout\;
\memory|ALT_INV_memory~214_q\ <= NOT \memory|memory~214_q\;
\memory|ALT_INV_memory~150_q\ <= NOT \memory|memory~150_q\;
\memory|ALT_INV_memory~86_q\ <= NOT \memory|memory~86_q\;
\memory|ALT_INV_memory~22_q\ <= NOT \memory|memory~22_q\;
\memory|ALT_INV_memory~33041_combout\ <= NOT \memory|memory~33041_combout\;
\memory|ALT_INV_memory~198_q\ <= NOT \memory|memory~198_q\;
\memory|ALT_INV_memory~134_q\ <= NOT \memory|memory~134_q\;
\memory|ALT_INV_memory~70_q\ <= NOT \memory|memory~70_q\;
\memory|ALT_INV_memory~6_q\ <= NOT \memory|memory~6_q\;
\memory|ALT_INV_memory~33040_combout\ <= NOT \memory|memory~33040_combout\;
\memory|ALT_INV_memory~33039_combout\ <= NOT \memory|memory~33039_combout\;
\memory|ALT_INV_memory~33038_combout\ <= NOT \memory|memory~33038_combout\;
\memory|ALT_INV_memory~2038_q\ <= NOT \memory|memory~2038_q\;
\memory|ALT_INV_memory~1974_q\ <= NOT \memory|memory~1974_q\;
\memory|ALT_INV_memory~1910_q\ <= NOT \memory|memory~1910_q\;
\memory|ALT_INV_memory~1846_q\ <= NOT \memory|memory~1846_q\;
\memory|ALT_INV_memory~33037_combout\ <= NOT \memory|memory~33037_combout\;
\memory|ALT_INV_memory~1782_q\ <= NOT \memory|memory~1782_q\;
\memory|ALT_INV_memory~1718_q\ <= NOT \memory|memory~1718_q\;
\memory|ALT_INV_memory~1654_q\ <= NOT \memory|memory~1654_q\;
\memory|ALT_INV_memory~1590_q\ <= NOT \memory|memory~1590_q\;
\memory|ALT_INV_memory~33036_combout\ <= NOT \memory|memory~33036_combout\;
\memory|ALT_INV_memory~1526_q\ <= NOT \memory|memory~1526_q\;
\memory|ALT_INV_memory~1462_q\ <= NOT \memory|memory~1462_q\;
\memory|ALT_INV_memory~1398_q\ <= NOT \memory|memory~1398_q\;
\memory|ALT_INV_memory~1334_q\ <= NOT \memory|memory~1334_q\;
\memory|ALT_INV_memory~33035_combout\ <= NOT \memory|memory~33035_combout\;
\memory|ALT_INV_memory~1270_q\ <= NOT \memory|memory~1270_q\;
\memory|ALT_INV_memory~1206_q\ <= NOT \memory|memory~1206_q\;
\memory|ALT_INV_memory~1142_q\ <= NOT \memory|memory~1142_q\;
\memory|ALT_INV_memory~1078_q\ <= NOT \memory|memory~1078_q\;
\memory|ALT_INV_memory~33034_combout\ <= NOT \memory|memory~33034_combout\;
\memory|ALT_INV_memory~33033_combout\ <= NOT \memory|memory~33033_combout\;
\memory|ALT_INV_memory~2022_q\ <= NOT \memory|memory~2022_q\;
\memory|ALT_INV_memory~1766_q\ <= NOT \memory|memory~1766_q\;
\memory|ALT_INV_memory~1510_q\ <= NOT \memory|memory~1510_q\;
\memory|ALT_INV_memory~1254_q\ <= NOT \memory|memory~1254_q\;
\memory|ALT_INV_memory~33032_combout\ <= NOT \memory|memory~33032_combout\;
\memory|ALT_INV_memory~1958_q\ <= NOT \memory|memory~1958_q\;
\memory|ALT_INV_memory~1702_q\ <= NOT \memory|memory~1702_q\;
\memory|ALT_INV_memory~1446_q\ <= NOT \memory|memory~1446_q\;
\memory|ALT_INV_memory~1190_q\ <= NOT \memory|memory~1190_q\;
\memory|ALT_INV_memory~33031_combout\ <= NOT \memory|memory~33031_combout\;
\memory|ALT_INV_memory~1894_q\ <= NOT \memory|memory~1894_q\;
\memory|ALT_INV_memory~1638_q\ <= NOT \memory|memory~1638_q\;
\memory|ALT_INV_memory~1382_q\ <= NOT \memory|memory~1382_q\;
\memory|ALT_INV_memory~1126_q\ <= NOT \memory|memory~1126_q\;
\memory|ALT_INV_memory~33030_combout\ <= NOT \memory|memory~33030_combout\;
\memory|ALT_INV_memory~1830_q\ <= NOT \memory|memory~1830_q\;
\memory|ALT_INV_memory~1574_q\ <= NOT \memory|memory~1574_q\;
\memory|ALT_INV_memory~1318_q\ <= NOT \memory|memory~1318_q\;
\memory|ALT_INV_memory~1062_q\ <= NOT \memory|memory~1062_q\;
\memory|ALT_INV_memory~33029_combout\ <= NOT \memory|memory~33029_combout\;
\memory|ALT_INV_memory~33028_combout\ <= NOT \memory|memory~33028_combout\;
\memory|ALT_INV_memory~2006_q\ <= NOT \memory|memory~2006_q\;
\memory|ALT_INV_memory~1750_q\ <= NOT \memory|memory~1750_q\;
\memory|ALT_INV_memory~1494_q\ <= NOT \memory|memory~1494_q\;
\memory|ALT_INV_memory~1238_q\ <= NOT \memory|memory~1238_q\;
\memory|ALT_INV_memory~33027_combout\ <= NOT \memory|memory~33027_combout\;
\memory|ALT_INV_memory~1942_q\ <= NOT \memory|memory~1942_q\;
\memory|ALT_INV_memory~1686_q\ <= NOT \memory|memory~1686_q\;
\memory|ALT_INV_memory~1430_q\ <= NOT \memory|memory~1430_q\;
\memory|ALT_INV_memory~1174_q\ <= NOT \memory|memory~1174_q\;
\memory|ALT_INV_memory~33026_combout\ <= NOT \memory|memory~33026_combout\;
\memory|ALT_INV_memory~1878_q\ <= NOT \memory|memory~1878_q\;
\memory|ALT_INV_memory~1622_q\ <= NOT \memory|memory~1622_q\;
\memory|ALT_INV_memory~1366_q\ <= NOT \memory|memory~1366_q\;
\memory|ALT_INV_memory~1110_q\ <= NOT \memory|memory~1110_q\;
\memory|ALT_INV_memory~33025_combout\ <= NOT \memory|memory~33025_combout\;
\memory|ALT_INV_memory~1814_q\ <= NOT \memory|memory~1814_q\;
\memory|ALT_INV_memory~1558_q\ <= NOT \memory|memory~1558_q\;
\memory|ALT_INV_memory~1302_q\ <= NOT \memory|memory~1302_q\;
\memory|ALT_INV_memory~1046_q\ <= NOT \memory|memory~1046_q\;
\memory|ALT_INV_memory~33024_combout\ <= NOT \memory|memory~33024_combout\;
\memory|ALT_INV_memory~33023_combout\ <= NOT \memory|memory~33023_combout\;
\memory|ALT_INV_memory~1990_q\ <= NOT \memory|memory~1990_q\;
\memory|ALT_INV_memory~1734_q\ <= NOT \memory|memory~1734_q\;
\memory|ALT_INV_memory~1478_q\ <= NOT \memory|memory~1478_q\;
\memory|ALT_INV_memory~1222_q\ <= NOT \memory|memory~1222_q\;
\memory|ALT_INV_memory~33022_combout\ <= NOT \memory|memory~33022_combout\;
\memory|ALT_INV_memory~1926_q\ <= NOT \memory|memory~1926_q\;
\memory|ALT_INV_memory~1670_q\ <= NOT \memory|memory~1670_q\;
\memory|ALT_INV_memory~1414_q\ <= NOT \memory|memory~1414_q\;
\memory|ALT_INV_memory~1158_q\ <= NOT \memory|memory~1158_q\;
\memory|ALT_INV_memory~33021_combout\ <= NOT \memory|memory~33021_combout\;
\memory|ALT_INV_memory~1862_q\ <= NOT \memory|memory~1862_q\;
\memory|ALT_INV_memory~1606_q\ <= NOT \memory|memory~1606_q\;
\memory|ALT_INV_memory~1350_q\ <= NOT \memory|memory~1350_q\;
\memory|ALT_INV_memory~1094_q\ <= NOT \memory|memory~1094_q\;
\memory|ALT_INV_memory~33020_combout\ <= NOT \memory|memory~33020_combout\;
\memory|ALT_INV_memory~1798_q\ <= NOT \memory|memory~1798_q\;
\memory|ALT_INV_memory~1542_q\ <= NOT \memory|memory~1542_q\;
\memory|ALT_INV_memory~1286_q\ <= NOT \memory|memory~1286_q\;
\memory|ALT_INV_memory~1030_q\ <= NOT \memory|memory~1030_q\;
\memory|ALT_INV_mdr[5]~6_combout\ <= NOT \memory|mdr[5]~6_combout\;
\memory|ALT_INV_sram_data_bus[5]~5_combout\ <= NOT \memory|sram_data_bus[5]~5_combout\;
\memory|ALT_INV_memory~33019_combout\ <= NOT \memory|memory~33019_combout\;
\memory|ALT_INV_memory~33018_combout\ <= NOT \memory|memory~33018_combout\;
\memory|ALT_INV_memory~33017_combout\ <= NOT \memory|memory~33017_combout\;
\memory|ALT_INV_memory~1013_q\ <= NOT \memory|memory~1013_q\;
\memory|ALT_INV_memory~949_q\ <= NOT \memory|memory~949_q\;
\memory|ALT_INV_memory~885_q\ <= NOT \memory|memory~885_q\;
\memory|ALT_INV_memory~821_q\ <= NOT \memory|memory~821_q\;
\memory|ALT_INV_memory~33016_combout\ <= NOT \memory|memory~33016_combout\;
\memory|ALT_INV_memory~757_q\ <= NOT \memory|memory~757_q\;
\memory|ALT_INV_memory~693_q\ <= NOT \memory|memory~693_q\;
\memory|ALT_INV_memory~629_q\ <= NOT \memory|memory~629_q\;
\memory|ALT_INV_memory~565_q\ <= NOT \memory|memory~565_q\;
\memory|ALT_INV_memory~33015_combout\ <= NOT \memory|memory~33015_combout\;
\memory|ALT_INV_memory~501_q\ <= NOT \memory|memory~501_q\;
\memory|ALT_INV_memory~437_q\ <= NOT \memory|memory~437_q\;
\memory|ALT_INV_memory~373_q\ <= NOT \memory|memory~373_q\;
\memory|ALT_INV_memory~309_q\ <= NOT \memory|memory~309_q\;
\memory|ALT_INV_memory~33014_combout\ <= NOT \memory|memory~33014_combout\;
\memory|ALT_INV_memory~245_q\ <= NOT \memory|memory~245_q\;
\memory|ALT_INV_memory~181_q\ <= NOT \memory|memory~181_q\;
\memory|ALT_INV_memory~117_q\ <= NOT \memory|memory~117_q\;
\memory|ALT_INV_memory~53_q\ <= NOT \memory|memory~53_q\;
\memory|ALT_INV_memory~33013_combout\ <= NOT \memory|memory~33013_combout\;
\memory|ALT_INV_memory~33012_combout\ <= NOT \memory|memory~33012_combout\;
\memory|ALT_INV_memory~997_q\ <= NOT \memory|memory~997_q\;
\memory|ALT_INV_memory~741_q\ <= NOT \memory|memory~741_q\;
\memory|ALT_INV_memory~485_q\ <= NOT \memory|memory~485_q\;
\memory|ALT_INV_memory~229_q\ <= NOT \memory|memory~229_q\;
\memory|ALT_INV_memory~33011_combout\ <= NOT \memory|memory~33011_combout\;
\memory|ALT_INV_memory~933_q\ <= NOT \memory|memory~933_q\;
\memory|ALT_INV_memory~677_q\ <= NOT \memory|memory~677_q\;
\memory|ALT_INV_memory~421_q\ <= NOT \memory|memory~421_q\;
\memory|ALT_INV_memory~165_q\ <= NOT \memory|memory~165_q\;
\memory|ALT_INV_memory~33010_combout\ <= NOT \memory|memory~33010_combout\;
\memory|ALT_INV_memory~869_q\ <= NOT \memory|memory~869_q\;
\memory|ALT_INV_memory~613_q\ <= NOT \memory|memory~613_q\;
\memory|ALT_INV_memory~357_q\ <= NOT \memory|memory~357_q\;
\memory|ALT_INV_memory~101_q\ <= NOT \memory|memory~101_q\;
\memory|ALT_INV_memory~33009_combout\ <= NOT \memory|memory~33009_combout\;
\memory|ALT_INV_memory~805_q\ <= NOT \memory|memory~805_q\;
\memory|ALT_INV_memory~549_q\ <= NOT \memory|memory~549_q\;
\memory|ALT_INV_memory~293_q\ <= NOT \memory|memory~293_q\;
\memory|ALT_INV_memory~37_q\ <= NOT \memory|memory~37_q\;
\memory|ALT_INV_memory~33008_combout\ <= NOT \memory|memory~33008_combout\;
\memory|ALT_INV_memory~33007_combout\ <= NOT \memory|memory~33007_combout\;
\memory|ALT_INV_memory~981_q\ <= NOT \memory|memory~981_q\;
\memory|ALT_INV_memory~725_q\ <= NOT \memory|memory~725_q\;
\memory|ALT_INV_memory~469_q\ <= NOT \memory|memory~469_q\;
\memory|ALT_INV_memory~213_q\ <= NOT \memory|memory~213_q\;
\memory|ALT_INV_memory~33006_combout\ <= NOT \memory|memory~33006_combout\;
\memory|ALT_INV_memory~917_q\ <= NOT \memory|memory~917_q\;
\memory|ALT_INV_memory~661_q\ <= NOT \memory|memory~661_q\;
\memory|ALT_INV_memory~405_q\ <= NOT \memory|memory~405_q\;
\memory|ALT_INV_memory~149_q\ <= NOT \memory|memory~149_q\;
\memory|ALT_INV_memory~33005_combout\ <= NOT \memory|memory~33005_combout\;
\memory|ALT_INV_memory~853_q\ <= NOT \memory|memory~853_q\;
\memory|ALT_INV_memory~597_q\ <= NOT \memory|memory~597_q\;
\memory|ALT_INV_memory~341_q\ <= NOT \memory|memory~341_q\;
\memory|ALT_INV_memory~85_q\ <= NOT \memory|memory~85_q\;
\memory|ALT_INV_memory~33004_combout\ <= NOT \memory|memory~33004_combout\;
\memory|ALT_INV_memory~789_q\ <= NOT \memory|memory~789_q\;
\memory|ALT_INV_memory~533_q\ <= NOT \memory|memory~533_q\;
\memory|ALT_INV_memory~277_q\ <= NOT \memory|memory~277_q\;
\memory|ALT_INV_memory~21_q\ <= NOT \memory|memory~21_q\;
\memory|ALT_INV_memory~33003_combout\ <= NOT \memory|memory~33003_combout\;
\memory|ALT_INV_memory~33002_combout\ <= NOT \memory|memory~33002_combout\;
\memory|ALT_INV_memory~965_q\ <= NOT \memory|memory~965_q\;
\memory|ALT_INV_memory~709_q\ <= NOT \memory|memory~709_q\;
\memory|ALT_INV_memory~453_q\ <= NOT \memory|memory~453_q\;
\memory|ALT_INV_memory~197_q\ <= NOT \memory|memory~197_q\;
\memory|ALT_INV_memory~33001_combout\ <= NOT \memory|memory~33001_combout\;
\memory|ALT_INV_memory~901_q\ <= NOT \memory|memory~901_q\;
\memory|ALT_INV_memory~645_q\ <= NOT \memory|memory~645_q\;
\memory|ALT_INV_memory~389_q\ <= NOT \memory|memory~389_q\;
\memory|ALT_INV_memory~133_q\ <= NOT \memory|memory~133_q\;
\memory|ALT_INV_memory~33000_combout\ <= NOT \memory|memory~33000_combout\;
\memory|ALT_INV_memory~837_q\ <= NOT \memory|memory~837_q\;
\memory|ALT_INV_memory~581_q\ <= NOT \memory|memory~581_q\;
\memory|ALT_INV_memory~325_q\ <= NOT \memory|memory~325_q\;
\memory|ALT_INV_memory~69_q\ <= NOT \memory|memory~69_q\;
\memory|ALT_INV_memory~32999_combout\ <= NOT \memory|memory~32999_combout\;
\memory|ALT_INV_memory~773_q\ <= NOT \memory|memory~773_q\;
\memory|ALT_INV_memory~517_q\ <= NOT \memory|memory~517_q\;
\memory|ALT_INV_memory~261_q\ <= NOT \memory|memory~261_q\;
\memory|ALT_INV_memory~5_q\ <= NOT \memory|memory~5_q\;
\memory|ALT_INV_memory~32998_combout\ <= NOT \memory|memory~32998_combout\;
\memory|ALT_INV_memory~32997_combout\ <= NOT \memory|memory~32997_combout\;
\memory|ALT_INV_memory~32996_combout\ <= NOT \memory|memory~32996_combout\;
\memory|ALT_INV_memory~2037_q\ <= NOT \memory|memory~2037_q\;
\memory|ALT_INV_memory~2021_q\ <= NOT \memory|memory~2021_q\;
\memory|ALT_INV_memory~2005_q\ <= NOT \memory|memory~2005_q\;
\memory|ALT_INV_memory~1989_q\ <= NOT \memory|memory~1989_q\;
\memory|ALT_INV_memory~32995_combout\ <= NOT \memory|memory~32995_combout\;
\memory|ALT_INV_memory~1781_q\ <= NOT \memory|memory~1781_q\;
\memory|ALT_INV_memory~1765_q\ <= NOT \memory|memory~1765_q\;
\memory|ALT_INV_memory~1749_q\ <= NOT \memory|memory~1749_q\;
\memory|ALT_INV_memory~1733_q\ <= NOT \memory|memory~1733_q\;
\memory|ALT_INV_memory~32994_combout\ <= NOT \memory|memory~32994_combout\;
\memory|ALT_INV_memory~1525_q\ <= NOT \memory|memory~1525_q\;
\memory|ALT_INV_memory~1509_q\ <= NOT \memory|memory~1509_q\;
\memory|ALT_INV_memory~1493_q\ <= NOT \memory|memory~1493_q\;
\memory|ALT_INV_memory~1477_q\ <= NOT \memory|memory~1477_q\;
\memory|ALT_INV_memory~32993_combout\ <= NOT \memory|memory~32993_combout\;
\memory|ALT_INV_memory~1269_q\ <= NOT \memory|memory~1269_q\;
\memory|ALT_INV_memory~1253_q\ <= NOT \memory|memory~1253_q\;
\memory|ALT_INV_memory~1237_q\ <= NOT \memory|memory~1237_q\;
\memory|ALT_INV_memory~1221_q\ <= NOT \memory|memory~1221_q\;
\memory|ALT_INV_memory~32992_combout\ <= NOT \memory|memory~32992_combout\;
\memory|ALT_INV_memory~32991_combout\ <= NOT \memory|memory~32991_combout\;
\memory|ALT_INV_memory~1973_q\ <= NOT \memory|memory~1973_q\;
\memory|ALT_INV_memory~1717_q\ <= NOT \memory|memory~1717_q\;
\memory|ALT_INV_memory~1461_q\ <= NOT \memory|memory~1461_q\;
\memory|ALT_INV_memory~1205_q\ <= NOT \memory|memory~1205_q\;
\memory|ALT_INV_memory~32990_combout\ <= NOT \memory|memory~32990_combout\;
\memory|ALT_INV_memory~1957_q\ <= NOT \memory|memory~1957_q\;
\memory|ALT_INV_memory~1701_q\ <= NOT \memory|memory~1701_q\;
\memory|ALT_INV_memory~1445_q\ <= NOT \memory|memory~1445_q\;
\memory|ALT_INV_memory~1189_q\ <= NOT \memory|memory~1189_q\;
\memory|ALT_INV_memory~32989_combout\ <= NOT \memory|memory~32989_combout\;
\memory|ALT_INV_memory~1941_q\ <= NOT \memory|memory~1941_q\;
\memory|ALT_INV_memory~1685_q\ <= NOT \memory|memory~1685_q\;
\memory|ALT_INV_memory~1429_q\ <= NOT \memory|memory~1429_q\;
\memory|ALT_INV_memory~1173_q\ <= NOT \memory|memory~1173_q\;
\memory|ALT_INV_memory~32988_combout\ <= NOT \memory|memory~32988_combout\;
\memory|ALT_INV_memory~1925_q\ <= NOT \memory|memory~1925_q\;
\memory|ALT_INV_memory~1669_q\ <= NOT \memory|memory~1669_q\;
\memory|ALT_INV_memory~1413_q\ <= NOT \memory|memory~1413_q\;
\memory|ALT_INV_memory~1157_q\ <= NOT \memory|memory~1157_q\;
\memory|ALT_INV_memory~32987_combout\ <= NOT \memory|memory~32987_combout\;
\memory|ALT_INV_memory~32986_combout\ <= NOT \memory|memory~32986_combout\;
\memory|ALT_INV_memory~1909_q\ <= NOT \memory|memory~1909_q\;
\memory|ALT_INV_memory~1893_q\ <= NOT \memory|memory~1893_q\;
\memory|ALT_INV_memory~1877_q\ <= NOT \memory|memory~1877_q\;
\memory|ALT_INV_memory~1861_q\ <= NOT \memory|memory~1861_q\;
\memory|ALT_INV_memory~32985_combout\ <= NOT \memory|memory~32985_combout\;
\memory|ALT_INV_memory~1653_q\ <= NOT \memory|memory~1653_q\;
\memory|ALT_INV_memory~1637_q\ <= NOT \memory|memory~1637_q\;
\memory|ALT_INV_memory~1621_q\ <= NOT \memory|memory~1621_q\;
\memory|ALT_INV_memory~1605_q\ <= NOT \memory|memory~1605_q\;
\memory|ALT_INV_memory~32984_combout\ <= NOT \memory|memory~32984_combout\;
\memory|ALT_INV_memory~1397_q\ <= NOT \memory|memory~1397_q\;
\memory|ALT_INV_memory~1381_q\ <= NOT \memory|memory~1381_q\;
\memory|ALT_INV_memory~1365_q\ <= NOT \memory|memory~1365_q\;
\memory|ALT_INV_memory~1349_q\ <= NOT \memory|memory~1349_q\;
\memory|ALT_INV_memory~32983_combout\ <= NOT \memory|memory~32983_combout\;
\memory|ALT_INV_memory~1141_q\ <= NOT \memory|memory~1141_q\;
\memory|ALT_INV_memory~1125_q\ <= NOT \memory|memory~1125_q\;
\memory|ALT_INV_memory~1109_q\ <= NOT \memory|memory~1109_q\;
\memory|ALT_INV_memory~1093_q\ <= NOT \memory|memory~1093_q\;
\memory|ALT_INV_memory~32982_combout\ <= NOT \memory|memory~32982_combout\;
\memory|ALT_INV_memory~32981_combout\ <= NOT \memory|memory~32981_combout\;
\memory|ALT_INV_memory~1845_q\ <= NOT \memory|memory~1845_q\;
\memory|ALT_INV_memory~1829_q\ <= NOT \memory|memory~1829_q\;
\memory|ALT_INV_memory~1813_q\ <= NOT \memory|memory~1813_q\;
\memory|ALT_INV_memory~1797_q\ <= NOT \memory|memory~1797_q\;
\memory|ALT_INV_memory~32980_combout\ <= NOT \memory|memory~32980_combout\;
\memory|ALT_INV_memory~1589_q\ <= NOT \memory|memory~1589_q\;
\memory|ALT_INV_memory~1573_q\ <= NOT \memory|memory~1573_q\;
\memory|ALT_INV_memory~1557_q\ <= NOT \memory|memory~1557_q\;
\memory|ALT_INV_memory~1541_q\ <= NOT \memory|memory~1541_q\;
\memory|ALT_INV_memory~32979_combout\ <= NOT \memory|memory~32979_combout\;
\memory|ALT_INV_memory~1333_q\ <= NOT \memory|memory~1333_q\;
\memory|ALT_INV_memory~1317_q\ <= NOT \memory|memory~1317_q\;
\memory|ALT_INV_memory~1301_q\ <= NOT \memory|memory~1301_q\;
\memory|ALT_INV_memory~1285_q\ <= NOT \memory|memory~1285_q\;
\memory|ALT_INV_memory~32978_combout\ <= NOT \memory|memory~32978_combout\;
\memory|ALT_INV_memory~1077_q\ <= NOT \memory|memory~1077_q\;
\memory|ALT_INV_memory~1061_q\ <= NOT \memory|memory~1061_q\;
\memory|ALT_INV_memory~1045_q\ <= NOT \memory|memory~1045_q\;
\memory|ALT_INV_memory~1029_q\ <= NOT \memory|memory~1029_q\;
\memory|ALT_INV_mdr[4]~5_combout\ <= NOT \memory|mdr[4]~5_combout\;
\memory|ALT_INV_sram_data_bus[4]~4_combout\ <= NOT \memory|sram_data_bus[4]~4_combout\;
\memory|ALT_INV_memory~32977_combout\ <= NOT \memory|memory~32977_combout\;
\memory|ALT_INV_memory~32976_combout\ <= NOT \memory|memory~32976_combout\;
\memory|ALT_INV_memory~32975_combout\ <= NOT \memory|memory~32975_combout\;
\memory|ALT_INV_memory~1012_q\ <= NOT \memory|memory~1012_q\;
\memory|ALT_INV_memory~996_q\ <= NOT \memory|memory~996_q\;
\memory|ALT_INV_memory~980_q\ <= NOT \memory|memory~980_q\;
\memory|ALT_INV_memory~964_q\ <= NOT \memory|memory~964_q\;
\memory|ALT_INV_memory~32974_combout\ <= NOT \memory|memory~32974_combout\;
\memory|ALT_INV_memory~756_q\ <= NOT \memory|memory~756_q\;
\memory|ALT_INV_memory~740_q\ <= NOT \memory|memory~740_q\;
\memory|ALT_INV_memory~724_q\ <= NOT \memory|memory~724_q\;
\memory|ALT_INV_memory~708_q\ <= NOT \memory|memory~708_q\;
\memory|ALT_INV_memory~32973_combout\ <= NOT \memory|memory~32973_combout\;
\memory|ALT_INV_memory~500_q\ <= NOT \memory|memory~500_q\;
\memory|ALT_INV_memory~484_q\ <= NOT \memory|memory~484_q\;
\memory|ALT_INV_memory~468_q\ <= NOT \memory|memory~468_q\;
\memory|ALT_INV_memory~452_q\ <= NOT \memory|memory~452_q\;
\memory|ALT_INV_memory~32972_combout\ <= NOT \memory|memory~32972_combout\;
\memory|ALT_INV_memory~244_q\ <= NOT \memory|memory~244_q\;
\memory|ALT_INV_memory~228_q\ <= NOT \memory|memory~228_q\;
\memory|ALT_INV_memory~212_q\ <= NOT \memory|memory~212_q\;
\memory|ALT_INV_memory~196_q\ <= NOT \memory|memory~196_q\;
\memory|ALT_INV_memory~32971_combout\ <= NOT \memory|memory~32971_combout\;
\memory|ALT_INV_memory~32970_combout\ <= NOT \memory|memory~32970_combout\;
\memory|ALT_INV_memory~948_q\ <= NOT \memory|memory~948_q\;
\memory|ALT_INV_memory~692_q\ <= NOT \memory|memory~692_q\;
\memory|ALT_INV_memory~436_q\ <= NOT \memory|memory~436_q\;
\memory|ALT_INV_memory~180_q\ <= NOT \memory|memory~180_q\;
\memory|ALT_INV_memory~32969_combout\ <= NOT \memory|memory~32969_combout\;
\memory|ALT_INV_memory~932_q\ <= NOT \memory|memory~932_q\;
\memory|ALT_INV_memory~676_q\ <= NOT \memory|memory~676_q\;
\memory|ALT_INV_memory~420_q\ <= NOT \memory|memory~420_q\;
\memory|ALT_INV_memory~164_q\ <= NOT \memory|memory~164_q\;
\memory|ALT_INV_memory~32968_combout\ <= NOT \memory|memory~32968_combout\;
\memory|ALT_INV_memory~916_q\ <= NOT \memory|memory~916_q\;
\memory|ALT_INV_memory~660_q\ <= NOT \memory|memory~660_q\;
\memory|ALT_INV_memory~404_q\ <= NOT \memory|memory~404_q\;
\memory|ALT_INV_memory~148_q\ <= NOT \memory|memory~148_q\;
\memory|ALT_INV_memory~32967_combout\ <= NOT \memory|memory~32967_combout\;
\memory|ALT_INV_memory~900_q\ <= NOT \memory|memory~900_q\;
\memory|ALT_INV_memory~644_q\ <= NOT \memory|memory~644_q\;
\memory|ALT_INV_memory~388_q\ <= NOT \memory|memory~388_q\;
\memory|ALT_INV_memory~132_q\ <= NOT \memory|memory~132_q\;
\memory|ALT_INV_memory~32966_combout\ <= NOT \memory|memory~32966_combout\;
\memory|ALT_INV_memory~32965_combout\ <= NOT \memory|memory~32965_combout\;
\memory|ALT_INV_memory~884_q\ <= NOT \memory|memory~884_q\;
\memory|ALT_INV_memory~868_q\ <= NOT \memory|memory~868_q\;
\memory|ALT_INV_memory~852_q\ <= NOT \memory|memory~852_q\;
\memory|ALT_INV_memory~836_q\ <= NOT \memory|memory~836_q\;
\memory|ALT_INV_memory~32964_combout\ <= NOT \memory|memory~32964_combout\;
\memory|ALT_INV_memory~628_q\ <= NOT \memory|memory~628_q\;
\memory|ALT_INV_memory~612_q\ <= NOT \memory|memory~612_q\;
\memory|ALT_INV_memory~596_q\ <= NOT \memory|memory~596_q\;
\memory|ALT_INV_memory~580_q\ <= NOT \memory|memory~580_q\;
\memory|ALT_INV_memory~32963_combout\ <= NOT \memory|memory~32963_combout\;
\memory|ALT_INV_memory~372_q\ <= NOT \memory|memory~372_q\;
\memory|ALT_INV_memory~356_q\ <= NOT \memory|memory~356_q\;
\memory|ALT_INV_memory~340_q\ <= NOT \memory|memory~340_q\;
\memory|ALT_INV_memory~324_q\ <= NOT \memory|memory~324_q\;
\memory|ALT_INV_memory~32962_combout\ <= NOT \memory|memory~32962_combout\;
\memory|ALT_INV_memory~116_q\ <= NOT \memory|memory~116_q\;
\memory|ALT_INV_memory~100_q\ <= NOT \memory|memory~100_q\;
\memory|ALT_INV_memory~84_q\ <= NOT \memory|memory~84_q\;
\memory|ALT_INV_memory~68_q\ <= NOT \memory|memory~68_q\;
\memory|ALT_INV_memory~32961_combout\ <= NOT \memory|memory~32961_combout\;
\memory|ALT_INV_memory~32960_combout\ <= NOT \memory|memory~32960_combout\;
\memory|ALT_INV_memory~820_q\ <= NOT \memory|memory~820_q\;
\memory|ALT_INV_memory~804_q\ <= NOT \memory|memory~804_q\;
\memory|ALT_INV_memory~788_q\ <= NOT \memory|memory~788_q\;
\memory|ALT_INV_memory~772_q\ <= NOT \memory|memory~772_q\;
\memory|ALT_INV_memory~32959_combout\ <= NOT \memory|memory~32959_combout\;
\memory|ALT_INV_memory~564_q\ <= NOT \memory|memory~564_q\;
\memory|ALT_INV_memory~548_q\ <= NOT \memory|memory~548_q\;
\memory|ALT_INV_memory~532_q\ <= NOT \memory|memory~532_q\;
\memory|ALT_INV_memory~516_q\ <= NOT \memory|memory~516_q\;
\memory|ALT_INV_memory~32958_combout\ <= NOT \memory|memory~32958_combout\;
\memory|ALT_INV_memory~308_q\ <= NOT \memory|memory~308_q\;
\memory|ALT_INV_memory~292_q\ <= NOT \memory|memory~292_q\;
\memory|ALT_INV_memory~276_q\ <= NOT \memory|memory~276_q\;
\memory|ALT_INV_memory~260_q\ <= NOT \memory|memory~260_q\;
\memory|ALT_INV_memory~32957_combout\ <= NOT \memory|memory~32957_combout\;
\memory|ALT_INV_memory~52_q\ <= NOT \memory|memory~52_q\;
\memory|ALT_INV_memory~36_q\ <= NOT \memory|memory~36_q\;
\memory|ALT_INV_memory~20_q\ <= NOT \memory|memory~20_q\;
\memory|ALT_INV_memory~4_q\ <= NOT \memory|memory~4_q\;
\memory|ALT_INV_memory~32956_combout\ <= NOT \memory|memory~32956_combout\;
\memory|ALT_INV_memory~32955_combout\ <= NOT \memory|memory~32955_combout\;
\memory|ALT_INV_memory~32954_combout\ <= NOT \memory|memory~32954_combout\;
\memory|ALT_INV_memory~2036_q\ <= NOT \memory|memory~2036_q\;
\memory|ALT_INV_memory~2020_q\ <= NOT \memory|memory~2020_q\;
\memory|ALT_INV_memory~2004_q\ <= NOT \memory|memory~2004_q\;
\memory|ALT_INV_memory~1988_q\ <= NOT \memory|memory~1988_q\;
\memory|ALT_INV_memory~32953_combout\ <= NOT \memory|memory~32953_combout\;
\memory|ALT_INV_memory~1972_q\ <= NOT \memory|memory~1972_q\;
\memory|ALT_INV_memory~1956_q\ <= NOT \memory|memory~1956_q\;
\memory|ALT_INV_memory~1940_q\ <= NOT \memory|memory~1940_q\;
\memory|ALT_INV_memory~1924_q\ <= NOT \memory|memory~1924_q\;
\memory|ALT_INV_memory~32952_combout\ <= NOT \memory|memory~32952_combout\;
\memory|ALT_INV_memory~1908_q\ <= NOT \memory|memory~1908_q\;
\memory|ALT_INV_memory~1892_q\ <= NOT \memory|memory~1892_q\;
\memory|ALT_INV_memory~1876_q\ <= NOT \memory|memory~1876_q\;
\memory|ALT_INV_memory~1860_q\ <= NOT \memory|memory~1860_q\;
\memory|ALT_INV_memory~32951_combout\ <= NOT \memory|memory~32951_combout\;
\memory|ALT_INV_memory~1844_q\ <= NOT \memory|memory~1844_q\;
\memory|ALT_INV_memory~1828_q\ <= NOT \memory|memory~1828_q\;
\memory|ALT_INV_memory~1812_q\ <= NOT \memory|memory~1812_q\;
\memory|ALT_INV_memory~1796_q\ <= NOT \memory|memory~1796_q\;
\memory|ALT_INV_memory~32950_combout\ <= NOT \memory|memory~32950_combout\;
\memory|ALT_INV_memory~32949_combout\ <= NOT \memory|memory~32949_combout\;
\memory|ALT_INV_memory~1780_q\ <= NOT \memory|memory~1780_q\;
\memory|ALT_INV_memory~1716_q\ <= NOT \memory|memory~1716_q\;
\memory|ALT_INV_memory~1652_q\ <= NOT \memory|memory~1652_q\;
\memory|ALT_INV_memory~1588_q\ <= NOT \memory|memory~1588_q\;
\memory|ALT_INV_memory~32948_combout\ <= NOT \memory|memory~32948_combout\;
\memory|ALT_INV_memory~1764_q\ <= NOT \memory|memory~1764_q\;
\memory|ALT_INV_memory~1700_q\ <= NOT \memory|memory~1700_q\;
\memory|ALT_INV_memory~1636_q\ <= NOT \memory|memory~1636_q\;
\memory|ALT_INV_memory~1572_q\ <= NOT \memory|memory~1572_q\;
\memory|ALT_INV_memory~32947_combout\ <= NOT \memory|memory~32947_combout\;
\memory|ALT_INV_memory~1748_q\ <= NOT \memory|memory~1748_q\;
\memory|ALT_INV_memory~1684_q\ <= NOT \memory|memory~1684_q\;
\memory|ALT_INV_memory~1620_q\ <= NOT \memory|memory~1620_q\;
\memory|ALT_INV_memory~1556_q\ <= NOT \memory|memory~1556_q\;
\memory|ALT_INV_memory~32946_combout\ <= NOT \memory|memory~32946_combout\;
\memory|ALT_INV_memory~1732_q\ <= NOT \memory|memory~1732_q\;
\memory|ALT_INV_memory~1668_q\ <= NOT \memory|memory~1668_q\;
\memory|ALT_INV_memory~1604_q\ <= NOT \memory|memory~1604_q\;
\memory|ALT_INV_memory~1540_q\ <= NOT \memory|memory~1540_q\;
\memory|ALT_INV_memory~32945_combout\ <= NOT \memory|memory~32945_combout\;
\memory|ALT_INV_memory~32944_combout\ <= NOT \memory|memory~32944_combout\;
\memory|ALT_INV_memory~1524_q\ <= NOT \memory|memory~1524_q\;
\memory|ALT_INV_memory~1460_q\ <= NOT \memory|memory~1460_q\;
\memory|ALT_INV_memory~1396_q\ <= NOT \memory|memory~1396_q\;
\memory|ALT_INV_memory~1332_q\ <= NOT \memory|memory~1332_q\;
\memory|ALT_INV_memory~32943_combout\ <= NOT \memory|memory~32943_combout\;
\memory|ALT_INV_memory~1508_q\ <= NOT \memory|memory~1508_q\;
\memory|ALT_INV_memory~1444_q\ <= NOT \memory|memory~1444_q\;
\memory|ALT_INV_memory~1380_q\ <= NOT \memory|memory~1380_q\;
\memory|ALT_INV_memory~1316_q\ <= NOT \memory|memory~1316_q\;
\memory|ALT_INV_memory~32942_combout\ <= NOT \memory|memory~32942_combout\;
\memory|ALT_INV_memory~1492_q\ <= NOT \memory|memory~1492_q\;
\memory|ALT_INV_memory~1428_q\ <= NOT \memory|memory~1428_q\;
\memory|ALT_INV_memory~1364_q\ <= NOT \memory|memory~1364_q\;
\memory|ALT_INV_memory~1300_q\ <= NOT \memory|memory~1300_q\;
\memory|ALT_INV_memory~32941_combout\ <= NOT \memory|memory~32941_combout\;
\memory|ALT_INV_memory~1476_q\ <= NOT \memory|memory~1476_q\;
\memory|ALT_INV_memory~1412_q\ <= NOT \memory|memory~1412_q\;
\memory|ALT_INV_memory~1348_q\ <= NOT \memory|memory~1348_q\;
\memory|ALT_INV_memory~1284_q\ <= NOT \memory|memory~1284_q\;
\memory|ALT_INV_memory~32940_combout\ <= NOT \memory|memory~32940_combout\;
\memory|ALT_INV_memory~32939_combout\ <= NOT \memory|memory~32939_combout\;
\memory|ALT_INV_memory~1268_q\ <= NOT \memory|memory~1268_q\;
\memory|ALT_INV_memory~1204_q\ <= NOT \memory|memory~1204_q\;
\memory|ALT_INV_memory~1140_q\ <= NOT \memory|memory~1140_q\;
\memory|ALT_INV_memory~1076_q\ <= NOT \memory|memory~1076_q\;
\memory|ALT_INV_memory~32938_combout\ <= NOT \memory|memory~32938_combout\;
\memory|ALT_INV_memory~1252_q\ <= NOT \memory|memory~1252_q\;
\memory|ALT_INV_memory~1188_q\ <= NOT \memory|memory~1188_q\;
\memory|ALT_INV_memory~1124_q\ <= NOT \memory|memory~1124_q\;
\memory|ALT_INV_memory~1060_q\ <= NOT \memory|memory~1060_q\;
\memory|ALT_INV_memory~32937_combout\ <= NOT \memory|memory~32937_combout\;
\memory|ALT_INV_memory~1236_q\ <= NOT \memory|memory~1236_q\;
\memory|ALT_INV_memory~1172_q\ <= NOT \memory|memory~1172_q\;
\memory|ALT_INV_memory~1108_q\ <= NOT \memory|memory~1108_q\;
\memory|ALT_INV_memory~1044_q\ <= NOT \memory|memory~1044_q\;
\memory|ALT_INV_memory~32936_combout\ <= NOT \memory|memory~32936_combout\;
\memory|ALT_INV_memory~1220_q\ <= NOT \memory|memory~1220_q\;
\memory|ALT_INV_memory~1156_q\ <= NOT \memory|memory~1156_q\;
\memory|ALT_INV_memory~1092_q\ <= NOT \memory|memory~1092_q\;
\memory|ALT_INV_memory~1028_q\ <= NOT \memory|memory~1028_q\;
\memory|ALT_INV_mdr[3]~4_combout\ <= NOT \memory|mdr[3]~4_combout\;
\memory|ALT_INV_sram_data_bus[3]~3_combout\ <= NOT \memory|sram_data_bus[3]~3_combout\;
\memory|ALT_INV_memory~32935_combout\ <= NOT \memory|memory~32935_combout\;
\memory|ALT_INV_memory~32934_combout\ <= NOT \memory|memory~32934_combout\;
\memory|ALT_INV_memory~32933_combout\ <= NOT \memory|memory~32933_combout\;
\memory|ALT_INV_memory~1011_q\ <= NOT \memory|memory~1011_q\;
\memory|ALT_INV_memory~995_q\ <= NOT \memory|memory~995_q\;
\memory|ALT_INV_memory~979_q\ <= NOT \memory|memory~979_q\;
\memory|ALT_INV_memory~963_q\ <= NOT \memory|memory~963_q\;
\memory|ALT_INV_memory~32932_combout\ <= NOT \memory|memory~32932_combout\;
\memory|ALT_INV_memory~947_q\ <= NOT \memory|memory~947_q\;
\memory|ALT_INV_memory~931_q\ <= NOT \memory|memory~931_q\;
\memory|ALT_INV_memory~915_q\ <= NOT \memory|memory~915_q\;
\memory|ALT_INV_memory~899_q\ <= NOT \memory|memory~899_q\;
\memory|ALT_INV_memory~32931_combout\ <= NOT \memory|memory~32931_combout\;
\memory|ALT_INV_memory~883_q\ <= NOT \memory|memory~883_q\;
\memory|ALT_INV_memory~867_q\ <= NOT \memory|memory~867_q\;
\memory|ALT_INV_memory~851_q\ <= NOT \memory|memory~851_q\;
\memory|ALT_INV_memory~835_q\ <= NOT \memory|memory~835_q\;
\memory|ALT_INV_memory~32930_combout\ <= NOT \memory|memory~32930_combout\;
\memory|ALT_INV_memory~819_q\ <= NOT \memory|memory~819_q\;
\memory|ALT_INV_memory~803_q\ <= NOT \memory|memory~803_q\;
\memory|ALT_INV_memory~787_q\ <= NOT \memory|memory~787_q\;
\memory|ALT_INV_memory~771_q\ <= NOT \memory|memory~771_q\;
\memory|ALT_INV_memory~32929_combout\ <= NOT \memory|memory~32929_combout\;
\memory|ALT_INV_memory~32928_combout\ <= NOT \memory|memory~32928_combout\;
\memory|ALT_INV_memory~755_q\ <= NOT \memory|memory~755_q\;
\memory|ALT_INV_memory~691_q\ <= NOT \memory|memory~691_q\;
\memory|ALT_INV_memory~627_q\ <= NOT \memory|memory~627_q\;
\memory|ALT_INV_memory~563_q\ <= NOT \memory|memory~563_q\;
\memory|ALT_INV_memory~32927_combout\ <= NOT \memory|memory~32927_combout\;
\memory|ALT_INV_memory~739_q\ <= NOT \memory|memory~739_q\;
\memory|ALT_INV_memory~675_q\ <= NOT \memory|memory~675_q\;
\memory|ALT_INV_memory~611_q\ <= NOT \memory|memory~611_q\;
\memory|ALT_INV_memory~547_q\ <= NOT \memory|memory~547_q\;
\memory|ALT_INV_memory~32926_combout\ <= NOT \memory|memory~32926_combout\;
\memory|ALT_INV_memory~723_q\ <= NOT \memory|memory~723_q\;
\memory|ALT_INV_memory~659_q\ <= NOT \memory|memory~659_q\;
\memory|ALT_INV_memory~595_q\ <= NOT \memory|memory~595_q\;
\memory|ALT_INV_memory~531_q\ <= NOT \memory|memory~531_q\;
\memory|ALT_INV_memory~32925_combout\ <= NOT \memory|memory~32925_combout\;
\memory|ALT_INV_memory~707_q\ <= NOT \memory|memory~707_q\;
\memory|ALT_INV_memory~643_q\ <= NOT \memory|memory~643_q\;
\memory|ALT_INV_memory~579_q\ <= NOT \memory|memory~579_q\;
\memory|ALT_INV_memory~515_q\ <= NOT \memory|memory~515_q\;
\memory|ALT_INV_memory~32924_combout\ <= NOT \memory|memory~32924_combout\;
\memory|ALT_INV_memory~32923_combout\ <= NOT \memory|memory~32923_combout\;
\memory|ALT_INV_memory~499_q\ <= NOT \memory|memory~499_q\;
\memory|ALT_INV_memory~435_q\ <= NOT \memory|memory~435_q\;
\memory|ALT_INV_memory~371_q\ <= NOT \memory|memory~371_q\;
\memory|ALT_INV_memory~307_q\ <= NOT \memory|memory~307_q\;
\memory|ALT_INV_memory~32922_combout\ <= NOT \memory|memory~32922_combout\;
\memory|ALT_INV_memory~483_q\ <= NOT \memory|memory~483_q\;
\memory|ALT_INV_memory~419_q\ <= NOT \memory|memory~419_q\;
\memory|ALT_INV_memory~355_q\ <= NOT \memory|memory~355_q\;
\memory|ALT_INV_memory~291_q\ <= NOT \memory|memory~291_q\;
\memory|ALT_INV_memory~32921_combout\ <= NOT \memory|memory~32921_combout\;
\memory|ALT_INV_memory~467_q\ <= NOT \memory|memory~467_q\;
\memory|ALT_INV_memory~403_q\ <= NOT \memory|memory~403_q\;
\memory|ALT_INV_memory~339_q\ <= NOT \memory|memory~339_q\;
\memory|ALT_INV_memory~275_q\ <= NOT \memory|memory~275_q\;
\memory|ALT_INV_memory~32920_combout\ <= NOT \memory|memory~32920_combout\;
\memory|ALT_INV_memory~451_q\ <= NOT \memory|memory~451_q\;
\memory|ALT_INV_memory~387_q\ <= NOT \memory|memory~387_q\;
\memory|ALT_INV_memory~323_q\ <= NOT \memory|memory~323_q\;
\memory|ALT_INV_memory~259_q\ <= NOT \memory|memory~259_q\;
\memory|ALT_INV_memory~32919_combout\ <= NOT \memory|memory~32919_combout\;
\memory|ALT_INV_memory~32918_combout\ <= NOT \memory|memory~32918_combout\;
\memory|ALT_INV_memory~243_q\ <= NOT \memory|memory~243_q\;
\memory|ALT_INV_memory~179_q\ <= NOT \memory|memory~179_q\;
\memory|ALT_INV_memory~115_q\ <= NOT \memory|memory~115_q\;
\memory|ALT_INV_memory~51_q\ <= NOT \memory|memory~51_q\;
\memory|ALT_INV_memory~32917_combout\ <= NOT \memory|memory~32917_combout\;
\memory|ALT_INV_memory~227_q\ <= NOT \memory|memory~227_q\;
\memory|ALT_INV_memory~163_q\ <= NOT \memory|memory~163_q\;
\memory|ALT_INV_memory~99_q\ <= NOT \memory|memory~99_q\;
\memory|ALT_INV_memory~35_q\ <= NOT \memory|memory~35_q\;
\memory|ALT_INV_memory~32916_combout\ <= NOT \memory|memory~32916_combout\;
\memory|ALT_INV_memory~211_q\ <= NOT \memory|memory~211_q\;
\memory|ALT_INV_memory~147_q\ <= NOT \memory|memory~147_q\;
\memory|ALT_INV_memory~83_q\ <= NOT \memory|memory~83_q\;
\memory|ALT_INV_memory~19_q\ <= NOT \memory|memory~19_q\;
\memory|ALT_INV_memory~32915_combout\ <= NOT \memory|memory~32915_combout\;
\memory|ALT_INV_memory~195_q\ <= NOT \memory|memory~195_q\;
\memory|ALT_INV_memory~131_q\ <= NOT \memory|memory~131_q\;
\memory|ALT_INV_memory~67_q\ <= NOT \memory|memory~67_q\;
\memory|ALT_INV_memory~3_q\ <= NOT \memory|memory~3_q\;
\memory|ALT_INV_memory~32914_combout\ <= NOT \memory|memory~32914_combout\;
\memory|ALT_INV_memory~32913_combout\ <= NOT \memory|memory~32913_combout\;
\memory|ALT_INV_memory~32912_combout\ <= NOT \memory|memory~32912_combout\;
\memory|ALT_INV_memory~2035_q\ <= NOT \memory|memory~2035_q\;
\memory|ALT_INV_memory~1971_q\ <= NOT \memory|memory~1971_q\;
\memory|ALT_INV_memory~1907_q\ <= NOT \memory|memory~1907_q\;
\memory|ALT_INV_memory~1843_q\ <= NOT \memory|memory~1843_q\;
\memory|ALT_INV_memory~32911_combout\ <= NOT \memory|memory~32911_combout\;
\memory|ALT_INV_memory~1779_q\ <= NOT \memory|memory~1779_q\;
\memory|ALT_INV_memory~1715_q\ <= NOT \memory|memory~1715_q\;
\memory|ALT_INV_memory~1651_q\ <= NOT \memory|memory~1651_q\;
\memory|ALT_INV_memory~1587_q\ <= NOT \memory|memory~1587_q\;
\memory|ALT_INV_memory~32910_combout\ <= NOT \memory|memory~32910_combout\;
\memory|ALT_INV_memory~1523_q\ <= NOT \memory|memory~1523_q\;
\memory|ALT_INV_memory~1459_q\ <= NOT \memory|memory~1459_q\;
\memory|ALT_INV_memory~1395_q\ <= NOT \memory|memory~1395_q\;
\memory|ALT_INV_memory~1331_q\ <= NOT \memory|memory~1331_q\;
\memory|ALT_INV_memory~32909_combout\ <= NOT \memory|memory~32909_combout\;
\memory|ALT_INV_memory~1267_q\ <= NOT \memory|memory~1267_q\;
\memory|ALT_INV_memory~1203_q\ <= NOT \memory|memory~1203_q\;
\memory|ALT_INV_memory~1139_q\ <= NOT \memory|memory~1139_q\;
\memory|ALT_INV_memory~1075_q\ <= NOT \memory|memory~1075_q\;
\memory|ALT_INV_memory~32908_combout\ <= NOT \memory|memory~32908_combout\;
\memory|ALT_INV_memory~32907_combout\ <= NOT \memory|memory~32907_combout\;
\memory|ALT_INV_memory~2019_q\ <= NOT \memory|memory~2019_q\;
\memory|ALT_INV_memory~1763_q\ <= NOT \memory|memory~1763_q\;
\memory|ALT_INV_memory~1507_q\ <= NOT \memory|memory~1507_q\;
\memory|ALT_INV_memory~1251_q\ <= NOT \memory|memory~1251_q\;
\memory|ALT_INV_memory~32906_combout\ <= NOT \memory|memory~32906_combout\;
\memory|ALT_INV_memory~1955_q\ <= NOT \memory|memory~1955_q\;
\memory|ALT_INV_memory~1699_q\ <= NOT \memory|memory~1699_q\;
\memory|ALT_INV_memory~1443_q\ <= NOT \memory|memory~1443_q\;
\memory|ALT_INV_memory~1187_q\ <= NOT \memory|memory~1187_q\;
\memory|ALT_INV_memory~32905_combout\ <= NOT \memory|memory~32905_combout\;
\memory|ALT_INV_memory~1891_q\ <= NOT \memory|memory~1891_q\;
\memory|ALT_INV_memory~1635_q\ <= NOT \memory|memory~1635_q\;
\memory|ALT_INV_memory~1379_q\ <= NOT \memory|memory~1379_q\;
\memory|ALT_INV_memory~1123_q\ <= NOT \memory|memory~1123_q\;
\memory|ALT_INV_memory~32904_combout\ <= NOT \memory|memory~32904_combout\;
\memory|ALT_INV_memory~1827_q\ <= NOT \memory|memory~1827_q\;
\memory|ALT_INV_memory~1571_q\ <= NOT \memory|memory~1571_q\;
\memory|ALT_INV_memory~1315_q\ <= NOT \memory|memory~1315_q\;
\memory|ALT_INV_memory~1059_q\ <= NOT \memory|memory~1059_q\;
\memory|ALT_INV_memory~32903_combout\ <= NOT \memory|memory~32903_combout\;
\memory|ALT_INV_memory~32902_combout\ <= NOT \memory|memory~32902_combout\;
\memory|ALT_INV_memory~2003_q\ <= NOT \memory|memory~2003_q\;
\memory|ALT_INV_memory~1747_q\ <= NOT \memory|memory~1747_q\;
\memory|ALT_INV_memory~1491_q\ <= NOT \memory|memory~1491_q\;
\memory|ALT_INV_memory~1235_q\ <= NOT \memory|memory~1235_q\;
\memory|ALT_INV_memory~32901_combout\ <= NOT \memory|memory~32901_combout\;
\memory|ALT_INV_memory~1939_q\ <= NOT \memory|memory~1939_q\;
\memory|ALT_INV_memory~1683_q\ <= NOT \memory|memory~1683_q\;
\memory|ALT_INV_memory~1427_q\ <= NOT \memory|memory~1427_q\;
\memory|ALT_INV_memory~1171_q\ <= NOT \memory|memory~1171_q\;
\memory|ALT_INV_memory~32900_combout\ <= NOT \memory|memory~32900_combout\;
\memory|ALT_INV_memory~1875_q\ <= NOT \memory|memory~1875_q\;
\memory|ALT_INV_memory~1619_q\ <= NOT \memory|memory~1619_q\;
\memory|ALT_INV_memory~1363_q\ <= NOT \memory|memory~1363_q\;
\memory|ALT_INV_memory~1107_q\ <= NOT \memory|memory~1107_q\;
\memory|ALT_INV_memory~32899_combout\ <= NOT \memory|memory~32899_combout\;
\memory|ALT_INV_memory~1811_q\ <= NOT \memory|memory~1811_q\;
\memory|ALT_INV_memory~1555_q\ <= NOT \memory|memory~1555_q\;
\memory|ALT_INV_memory~1299_q\ <= NOT \memory|memory~1299_q\;
\memory|ALT_INV_memory~1043_q\ <= NOT \memory|memory~1043_q\;
\memory|ALT_INV_memory~32898_combout\ <= NOT \memory|memory~32898_combout\;
\memory|ALT_INV_memory~32897_combout\ <= NOT \memory|memory~32897_combout\;
\memory|ALT_INV_memory~1987_q\ <= NOT \memory|memory~1987_q\;
\memory|ALT_INV_memory~1731_q\ <= NOT \memory|memory~1731_q\;
\memory|ALT_INV_memory~1475_q\ <= NOT \memory|memory~1475_q\;
\memory|ALT_INV_memory~1219_q\ <= NOT \memory|memory~1219_q\;
\memory|ALT_INV_memory~32896_combout\ <= NOT \memory|memory~32896_combout\;
\memory|ALT_INV_memory~1923_q\ <= NOT \memory|memory~1923_q\;
\memory|ALT_INV_memory~1667_q\ <= NOT \memory|memory~1667_q\;
\memory|ALT_INV_memory~1411_q\ <= NOT \memory|memory~1411_q\;
\memory|ALT_INV_memory~1155_q\ <= NOT \memory|memory~1155_q\;
\memory|ALT_INV_memory~32895_combout\ <= NOT \memory|memory~32895_combout\;
\memory|ALT_INV_memory~1859_q\ <= NOT \memory|memory~1859_q\;
\memory|ALT_INV_memory~1603_q\ <= NOT \memory|memory~1603_q\;
\memory|ALT_INV_memory~1347_q\ <= NOT \memory|memory~1347_q\;
\memory|ALT_INV_memory~1091_q\ <= NOT \memory|memory~1091_q\;
\memory|ALT_INV_memory~32894_combout\ <= NOT \memory|memory~32894_combout\;
\memory|ALT_INV_memory~1795_q\ <= NOT \memory|memory~1795_q\;
\memory|ALT_INV_memory~1539_q\ <= NOT \memory|memory~1539_q\;
\memory|ALT_INV_memory~1283_q\ <= NOT \memory|memory~1283_q\;
\memory|ALT_INV_memory~1027_q\ <= NOT \memory|memory~1027_q\;
\memory|ALT_INV_mdr[2]~3_combout\ <= NOT \memory|mdr[2]~3_combout\;
\memory|ALT_INV_sram_data_bus[2]~2_combout\ <= NOT \memory|sram_data_bus[2]~2_combout\;
\memory|ALT_INV_memory~32893_combout\ <= NOT \memory|memory~32893_combout\;
\memory|ALT_INV_memory~32892_combout\ <= NOT \memory|memory~32892_combout\;
\memory|ALT_INV_memory~32891_combout\ <= NOT \memory|memory~32891_combout\;
\memory|ALT_INV_memory~1010_q\ <= NOT \memory|memory~1010_q\;
\memory|ALT_INV_memory~946_q\ <= NOT \memory|memory~946_q\;
\memory|ALT_INV_memory~882_q\ <= NOT \memory|memory~882_q\;
\memory|ALT_INV_memory~818_q\ <= NOT \memory|memory~818_q\;
\memory|ALT_INV_memory~32890_combout\ <= NOT \memory|memory~32890_combout\;
\memory|ALT_INV_memory~754_q\ <= NOT \memory|memory~754_q\;
\memory|ALT_INV_memory~690_q\ <= NOT \memory|memory~690_q\;
\memory|ALT_INV_memory~626_q\ <= NOT \memory|memory~626_q\;
\memory|ALT_INV_memory~562_q\ <= NOT \memory|memory~562_q\;
\memory|ALT_INV_memory~32889_combout\ <= NOT \memory|memory~32889_combout\;
\memory|ALT_INV_memory~498_q\ <= NOT \memory|memory~498_q\;
\memory|ALT_INV_memory~434_q\ <= NOT \memory|memory~434_q\;
\memory|ALT_INV_memory~370_q\ <= NOT \memory|memory~370_q\;
\memory|ALT_INV_memory~306_q\ <= NOT \memory|memory~306_q\;
\memory|ALT_INV_memory~32888_combout\ <= NOT \memory|memory~32888_combout\;
\memory|ALT_INV_memory~242_q\ <= NOT \memory|memory~242_q\;
\memory|ALT_INV_memory~178_q\ <= NOT \memory|memory~178_q\;
\memory|ALT_INV_memory~114_q\ <= NOT \memory|memory~114_q\;
\memory|ALT_INV_memory~50_q\ <= NOT \memory|memory~50_q\;
\memory|ALT_INV_memory~32887_combout\ <= NOT \memory|memory~32887_combout\;
\memory|ALT_INV_memory~32886_combout\ <= NOT \memory|memory~32886_combout\;
\memory|ALT_INV_memory~994_q\ <= NOT \memory|memory~994_q\;
\memory|ALT_INV_memory~738_q\ <= NOT \memory|memory~738_q\;
\memory|ALT_INV_memory~482_q\ <= NOT \memory|memory~482_q\;
\memory|ALT_INV_memory~226_q\ <= NOT \memory|memory~226_q\;
\memory|ALT_INV_memory~32885_combout\ <= NOT \memory|memory~32885_combout\;
\memory|ALT_INV_memory~930_q\ <= NOT \memory|memory~930_q\;
\memory|ALT_INV_memory~674_q\ <= NOT \memory|memory~674_q\;
\memory|ALT_INV_memory~418_q\ <= NOT \memory|memory~418_q\;
\memory|ALT_INV_memory~162_q\ <= NOT \memory|memory~162_q\;
\memory|ALT_INV_memory~32884_combout\ <= NOT \memory|memory~32884_combout\;
\memory|ALT_INV_memory~866_q\ <= NOT \memory|memory~866_q\;
\memory|ALT_INV_memory~610_q\ <= NOT \memory|memory~610_q\;
\memory|ALT_INV_memory~354_q\ <= NOT \memory|memory~354_q\;
\memory|ALT_INV_memory~98_q\ <= NOT \memory|memory~98_q\;
\memory|ALT_INV_memory~32883_combout\ <= NOT \memory|memory~32883_combout\;
\memory|ALT_INV_memory~802_q\ <= NOT \memory|memory~802_q\;
\memory|ALT_INV_memory~546_q\ <= NOT \memory|memory~546_q\;
\memory|ALT_INV_memory~290_q\ <= NOT \memory|memory~290_q\;
\memory|ALT_INV_memory~34_q\ <= NOT \memory|memory~34_q\;
\memory|ALT_INV_memory~32882_combout\ <= NOT \memory|memory~32882_combout\;
\memory|ALT_INV_memory~32881_combout\ <= NOT \memory|memory~32881_combout\;
\memory|ALT_INV_memory~978_q\ <= NOT \memory|memory~978_q\;
\memory|ALT_INV_memory~722_q\ <= NOT \memory|memory~722_q\;
\memory|ALT_INV_memory~466_q\ <= NOT \memory|memory~466_q\;
\memory|ALT_INV_memory~210_q\ <= NOT \memory|memory~210_q\;
\memory|ALT_INV_memory~32880_combout\ <= NOT \memory|memory~32880_combout\;
\memory|ALT_INV_memory~914_q\ <= NOT \memory|memory~914_q\;
\memory|ALT_INV_memory~658_q\ <= NOT \memory|memory~658_q\;
\memory|ALT_INV_memory~402_q\ <= NOT \memory|memory~402_q\;
\memory|ALT_INV_memory~146_q\ <= NOT \memory|memory~146_q\;
\memory|ALT_INV_memory~32879_combout\ <= NOT \memory|memory~32879_combout\;
\memory|ALT_INV_memory~850_q\ <= NOT \memory|memory~850_q\;
\memory|ALT_INV_memory~594_q\ <= NOT \memory|memory~594_q\;
\memory|ALT_INV_memory~338_q\ <= NOT \memory|memory~338_q\;
\memory|ALT_INV_memory~82_q\ <= NOT \memory|memory~82_q\;
\memory|ALT_INV_memory~32878_combout\ <= NOT \memory|memory~32878_combout\;
\memory|ALT_INV_memory~786_q\ <= NOT \memory|memory~786_q\;
\memory|ALT_INV_memory~530_q\ <= NOT \memory|memory~530_q\;
\memory|ALT_INV_memory~274_q\ <= NOT \memory|memory~274_q\;
\memory|ALT_INV_memory~18_q\ <= NOT \memory|memory~18_q\;
\memory|ALT_INV_memory~32877_combout\ <= NOT \memory|memory~32877_combout\;
\memory|ALT_INV_memory~32876_combout\ <= NOT \memory|memory~32876_combout\;
\memory|ALT_INV_memory~962_q\ <= NOT \memory|memory~962_q\;
\memory|ALT_INV_memory~706_q\ <= NOT \memory|memory~706_q\;
\memory|ALT_INV_memory~450_q\ <= NOT \memory|memory~450_q\;
\memory|ALT_INV_memory~194_q\ <= NOT \memory|memory~194_q\;
\memory|ALT_INV_memory~32875_combout\ <= NOT \memory|memory~32875_combout\;
\memory|ALT_INV_memory~898_q\ <= NOT \memory|memory~898_q\;
\memory|ALT_INV_memory~642_q\ <= NOT \memory|memory~642_q\;
\memory|ALT_INV_memory~386_q\ <= NOT \memory|memory~386_q\;
\memory|ALT_INV_memory~130_q\ <= NOT \memory|memory~130_q\;
\memory|ALT_INV_memory~32874_combout\ <= NOT \memory|memory~32874_combout\;
\memory|ALT_INV_memory~834_q\ <= NOT \memory|memory~834_q\;
\memory|ALT_INV_memory~578_q\ <= NOT \memory|memory~578_q\;
\memory|ALT_INV_memory~322_q\ <= NOT \memory|memory~322_q\;
\memory|ALT_INV_memory~66_q\ <= NOT \memory|memory~66_q\;
\memory|ALT_INV_memory~32873_combout\ <= NOT \memory|memory~32873_combout\;
\memory|ALT_INV_memory~770_q\ <= NOT \memory|memory~770_q\;
\memory|ALT_INV_memory~514_q\ <= NOT \memory|memory~514_q\;
\memory|ALT_INV_memory~258_q\ <= NOT \memory|memory~258_q\;
\memory|ALT_INV_memory~2_q\ <= NOT \memory|memory~2_q\;
\memory|ALT_INV_memory~32872_combout\ <= NOT \memory|memory~32872_combout\;
\memory|ALT_INV_memory~32871_combout\ <= NOT \memory|memory~32871_combout\;
\memory|ALT_INV_memory~32870_combout\ <= NOT \memory|memory~32870_combout\;
\memory|ALT_INV_memory~2034_q\ <= NOT \memory|memory~2034_q\;
\memory|ALT_INV_memory~2018_q\ <= NOT \memory|memory~2018_q\;
\memory|ALT_INV_memory~2002_q\ <= NOT \memory|memory~2002_q\;
\memory|ALT_INV_memory~1986_q\ <= NOT \memory|memory~1986_q\;
\memory|ALT_INV_memory~32869_combout\ <= NOT \memory|memory~32869_combout\;
\memory|ALT_INV_memory~1778_q\ <= NOT \memory|memory~1778_q\;
\memory|ALT_INV_memory~1762_q\ <= NOT \memory|memory~1762_q\;
\memory|ALT_INV_memory~1746_q\ <= NOT \memory|memory~1746_q\;
\memory|ALT_INV_memory~1730_q\ <= NOT \memory|memory~1730_q\;
\memory|ALT_INV_memory~32868_combout\ <= NOT \memory|memory~32868_combout\;
\memory|ALT_INV_memory~1522_q\ <= NOT \memory|memory~1522_q\;
\memory|ALT_INV_memory~1506_q\ <= NOT \memory|memory~1506_q\;
\memory|ALT_INV_memory~1490_q\ <= NOT \memory|memory~1490_q\;
\memory|ALT_INV_memory~1474_q\ <= NOT \memory|memory~1474_q\;
\memory|ALT_INV_memory~32867_combout\ <= NOT \memory|memory~32867_combout\;
\memory|ALT_INV_memory~1266_q\ <= NOT \memory|memory~1266_q\;
\memory|ALT_INV_memory~1250_q\ <= NOT \memory|memory~1250_q\;
\memory|ALT_INV_memory~1234_q\ <= NOT \memory|memory~1234_q\;
\memory|ALT_INV_memory~1218_q\ <= NOT \memory|memory~1218_q\;
\memory|ALT_INV_memory~32866_combout\ <= NOT \memory|memory~32866_combout\;
\memory|ALT_INV_memory~32865_combout\ <= NOT \memory|memory~32865_combout\;
\memory|ALT_INV_memory~1970_q\ <= NOT \memory|memory~1970_q\;
\memory|ALT_INV_memory~1714_q\ <= NOT \memory|memory~1714_q\;
\memory|ALT_INV_memory~1458_q\ <= NOT \memory|memory~1458_q\;
\memory|ALT_INV_memory~1202_q\ <= NOT \memory|memory~1202_q\;
\memory|ALT_INV_memory~32864_combout\ <= NOT \memory|memory~32864_combout\;
\memory|ALT_INV_memory~1954_q\ <= NOT \memory|memory~1954_q\;
\memory|ALT_INV_memory~1698_q\ <= NOT \memory|memory~1698_q\;
\memory|ALT_INV_memory~1442_q\ <= NOT \memory|memory~1442_q\;
\memory|ALT_INV_memory~1186_q\ <= NOT \memory|memory~1186_q\;
\memory|ALT_INV_memory~32863_combout\ <= NOT \memory|memory~32863_combout\;
\memory|ALT_INV_memory~1938_q\ <= NOT \memory|memory~1938_q\;
\memory|ALT_INV_memory~1682_q\ <= NOT \memory|memory~1682_q\;
\memory|ALT_INV_memory~1426_q\ <= NOT \memory|memory~1426_q\;
\memory|ALT_INV_memory~1170_q\ <= NOT \memory|memory~1170_q\;
\memory|ALT_INV_memory~32862_combout\ <= NOT \memory|memory~32862_combout\;
\memory|ALT_INV_memory~1922_q\ <= NOT \memory|memory~1922_q\;
\memory|ALT_INV_memory~1666_q\ <= NOT \memory|memory~1666_q\;
\memory|ALT_INV_memory~1410_q\ <= NOT \memory|memory~1410_q\;
\memory|ALT_INV_memory~1154_q\ <= NOT \memory|memory~1154_q\;
\memory|ALT_INV_memory~32861_combout\ <= NOT \memory|memory~32861_combout\;
\memory|ALT_INV_memory~32860_combout\ <= NOT \memory|memory~32860_combout\;
\memory|ALT_INV_memory~1906_q\ <= NOT \memory|memory~1906_q\;
\memory|ALT_INV_memory~1890_q\ <= NOT \memory|memory~1890_q\;
\memory|ALT_INV_memory~1874_q\ <= NOT \memory|memory~1874_q\;
\memory|ALT_INV_memory~1858_q\ <= NOT \memory|memory~1858_q\;
\memory|ALT_INV_memory~32859_combout\ <= NOT \memory|memory~32859_combout\;
\memory|ALT_INV_memory~1650_q\ <= NOT \memory|memory~1650_q\;
\memory|ALT_INV_memory~1634_q\ <= NOT \memory|memory~1634_q\;
\memory|ALT_INV_memory~1618_q\ <= NOT \memory|memory~1618_q\;
\memory|ALT_INV_memory~1602_q\ <= NOT \memory|memory~1602_q\;
\memory|ALT_INV_memory~32858_combout\ <= NOT \memory|memory~32858_combout\;
\memory|ALT_INV_memory~1394_q\ <= NOT \memory|memory~1394_q\;
\memory|ALT_INV_memory~1378_q\ <= NOT \memory|memory~1378_q\;
\memory|ALT_INV_memory~1362_q\ <= NOT \memory|memory~1362_q\;
\memory|ALT_INV_memory~1346_q\ <= NOT \memory|memory~1346_q\;
\memory|ALT_INV_memory~32857_combout\ <= NOT \memory|memory~32857_combout\;
\memory|ALT_INV_memory~1138_q\ <= NOT \memory|memory~1138_q\;
\memory|ALT_INV_memory~1122_q\ <= NOT \memory|memory~1122_q\;
\memory|ALT_INV_memory~1106_q\ <= NOT \memory|memory~1106_q\;
\memory|ALT_INV_memory~1090_q\ <= NOT \memory|memory~1090_q\;
\memory|ALT_INV_memory~32856_combout\ <= NOT \memory|memory~32856_combout\;
\memory|ALT_INV_memory~32855_combout\ <= NOT \memory|memory~32855_combout\;
\memory|ALT_INV_memory~1842_q\ <= NOT \memory|memory~1842_q\;
\memory|ALT_INV_memory~1826_q\ <= NOT \memory|memory~1826_q\;
\memory|ALT_INV_memory~1810_q\ <= NOT \memory|memory~1810_q\;
\memory|ALT_INV_memory~1794_q\ <= NOT \memory|memory~1794_q\;
\memory|ALT_INV_memory~32854_combout\ <= NOT \memory|memory~32854_combout\;
\memory|ALT_INV_memory~1586_q\ <= NOT \memory|memory~1586_q\;
\memory|ALT_INV_memory~1570_q\ <= NOT \memory|memory~1570_q\;
\memory|ALT_INV_memory~1554_q\ <= NOT \memory|memory~1554_q\;
\memory|ALT_INV_memory~1538_q\ <= NOT \memory|memory~1538_q\;
\memory|ALT_INV_memory~32853_combout\ <= NOT \memory|memory~32853_combout\;
\memory|ALT_INV_memory~1330_q\ <= NOT \memory|memory~1330_q\;
\memory|ALT_INV_memory~1314_q\ <= NOT \memory|memory~1314_q\;
\memory|ALT_INV_memory~1298_q\ <= NOT \memory|memory~1298_q\;
\memory|ALT_INV_memory~1282_q\ <= NOT \memory|memory~1282_q\;
\memory|ALT_INV_memory~32852_combout\ <= NOT \memory|memory~32852_combout\;
\memory|ALT_INV_memory~1074_q\ <= NOT \memory|memory~1074_q\;
\memory|ALT_INV_memory~1058_q\ <= NOT \memory|memory~1058_q\;
\memory|ALT_INV_memory~1042_q\ <= NOT \memory|memory~1042_q\;
\memory|ALT_INV_memory~1026_q\ <= NOT \memory|memory~1026_q\;
\memory|ALT_INV_mdr[1]~2_combout\ <= NOT \memory|mdr[1]~2_combout\;
\memory|ALT_INV_sram_data_bus[1]~1_combout\ <= NOT \memory|sram_data_bus[1]~1_combout\;
\memory|ALT_INV_memory~32851_combout\ <= NOT \memory|memory~32851_combout\;
\memory|ALT_INV_memory~32850_combout\ <= NOT \memory|memory~32850_combout\;
\memory|ALT_INV_memory~32849_combout\ <= NOT \memory|memory~32849_combout\;
\memory|ALT_INV_memory~1009_q\ <= NOT \memory|memory~1009_q\;
\memory|ALT_INV_memory~993_q\ <= NOT \memory|memory~993_q\;
\memory|ALT_INV_memory~977_q\ <= NOT \memory|memory~977_q\;
\memory|ALT_INV_memory~961_q\ <= NOT \memory|memory~961_q\;
\memory|ALT_INV_memory~32848_combout\ <= NOT \memory|memory~32848_combout\;
\memory|ALT_INV_memory~753_q\ <= NOT \memory|memory~753_q\;
\memory|ALT_INV_memory~737_q\ <= NOT \memory|memory~737_q\;
\memory|ALT_INV_memory~721_q\ <= NOT \memory|memory~721_q\;
\memory|ALT_INV_memory~705_q\ <= NOT \memory|memory~705_q\;
\memory|ALT_INV_memory~32847_combout\ <= NOT \memory|memory~32847_combout\;
\memory|ALT_INV_memory~497_q\ <= NOT \memory|memory~497_q\;
\memory|ALT_INV_memory~481_q\ <= NOT \memory|memory~481_q\;
\memory|ALT_INV_memory~465_q\ <= NOT \memory|memory~465_q\;
\memory|ALT_INV_memory~449_q\ <= NOT \memory|memory~449_q\;
\memory|ALT_INV_memory~32846_combout\ <= NOT \memory|memory~32846_combout\;
\memory|ALT_INV_memory~241_q\ <= NOT \memory|memory~241_q\;
\memory|ALT_INV_memory~225_q\ <= NOT \memory|memory~225_q\;
\memory|ALT_INV_memory~209_q\ <= NOT \memory|memory~209_q\;
\memory|ALT_INV_memory~193_q\ <= NOT \memory|memory~193_q\;
\memory|ALT_INV_memory~32845_combout\ <= NOT \memory|memory~32845_combout\;
\memory|ALT_INV_memory~32844_combout\ <= NOT \memory|memory~32844_combout\;
\memory|ALT_INV_memory~945_q\ <= NOT \memory|memory~945_q\;
\memory|ALT_INV_memory~689_q\ <= NOT \memory|memory~689_q\;
\memory|ALT_INV_memory~433_q\ <= NOT \memory|memory~433_q\;
\memory|ALT_INV_memory~177_q\ <= NOT \memory|memory~177_q\;
\memory|ALT_INV_memory~32843_combout\ <= NOT \memory|memory~32843_combout\;
\memory|ALT_INV_memory~929_q\ <= NOT \memory|memory~929_q\;
\memory|ALT_INV_memory~673_q\ <= NOT \memory|memory~673_q\;
\memory|ALT_INV_memory~417_q\ <= NOT \memory|memory~417_q\;
\memory|ALT_INV_memory~161_q\ <= NOT \memory|memory~161_q\;
\memory|ALT_INV_memory~32842_combout\ <= NOT \memory|memory~32842_combout\;
\memory|ALT_INV_memory~913_q\ <= NOT \memory|memory~913_q\;
\memory|ALT_INV_memory~657_q\ <= NOT \memory|memory~657_q\;
\memory|ALT_INV_memory~401_q\ <= NOT \memory|memory~401_q\;
\memory|ALT_INV_memory~145_q\ <= NOT \memory|memory~145_q\;
\memory|ALT_INV_memory~32841_combout\ <= NOT \memory|memory~32841_combout\;
\memory|ALT_INV_memory~897_q\ <= NOT \memory|memory~897_q\;
\memory|ALT_INV_memory~641_q\ <= NOT \memory|memory~641_q\;
\memory|ALT_INV_memory~385_q\ <= NOT \memory|memory~385_q\;
\memory|ALT_INV_memory~129_q\ <= NOT \memory|memory~129_q\;
\memory|ALT_INV_memory~32840_combout\ <= NOT \memory|memory~32840_combout\;
\memory|ALT_INV_memory~32839_combout\ <= NOT \memory|memory~32839_combout\;
\memory|ALT_INV_memory~881_q\ <= NOT \memory|memory~881_q\;
\memory|ALT_INV_memory~865_q\ <= NOT \memory|memory~865_q\;
\memory|ALT_INV_memory~849_q\ <= NOT \memory|memory~849_q\;
\memory|ALT_INV_memory~833_q\ <= NOT \memory|memory~833_q\;
\memory|ALT_INV_memory~32838_combout\ <= NOT \memory|memory~32838_combout\;
\memory|ALT_INV_memory~625_q\ <= NOT \memory|memory~625_q\;
\memory|ALT_INV_memory~609_q\ <= NOT \memory|memory~609_q\;
\memory|ALT_INV_memory~593_q\ <= NOT \memory|memory~593_q\;
\memory|ALT_INV_memory~577_q\ <= NOT \memory|memory~577_q\;
\memory|ALT_INV_memory~32837_combout\ <= NOT \memory|memory~32837_combout\;
\memory|ALT_INV_memory~369_q\ <= NOT \memory|memory~369_q\;
\memory|ALT_INV_memory~353_q\ <= NOT \memory|memory~353_q\;
\memory|ALT_INV_memory~337_q\ <= NOT \memory|memory~337_q\;
\memory|ALT_INV_memory~321_q\ <= NOT \memory|memory~321_q\;
\memory|ALT_INV_memory~32836_combout\ <= NOT \memory|memory~32836_combout\;
\memory|ALT_INV_memory~113_q\ <= NOT \memory|memory~113_q\;
\memory|ALT_INV_memory~97_q\ <= NOT \memory|memory~97_q\;
\memory|ALT_INV_memory~81_q\ <= NOT \memory|memory~81_q\;
\memory|ALT_INV_memory~65_q\ <= NOT \memory|memory~65_q\;
\memory|ALT_INV_memory~32835_combout\ <= NOT \memory|memory~32835_combout\;
\memory|ALT_INV_memory~32834_combout\ <= NOT \memory|memory~32834_combout\;
\memory|ALT_INV_memory~817_q\ <= NOT \memory|memory~817_q\;
\memory|ALT_INV_memory~801_q\ <= NOT \memory|memory~801_q\;
\memory|ALT_INV_memory~785_q\ <= NOT \memory|memory~785_q\;
\memory|ALT_INV_memory~769_q\ <= NOT \memory|memory~769_q\;
\memory|ALT_INV_memory~32833_combout\ <= NOT \memory|memory~32833_combout\;
\memory|ALT_INV_memory~561_q\ <= NOT \memory|memory~561_q\;
\memory|ALT_INV_memory~545_q\ <= NOT \memory|memory~545_q\;
\memory|ALT_INV_memory~529_q\ <= NOT \memory|memory~529_q\;
\memory|ALT_INV_memory~513_q\ <= NOT \memory|memory~513_q\;
\memory|ALT_INV_memory~32832_combout\ <= NOT \memory|memory~32832_combout\;
\memory|ALT_INV_memory~305_q\ <= NOT \memory|memory~305_q\;
\memory|ALT_INV_memory~289_q\ <= NOT \memory|memory~289_q\;
\memory|ALT_INV_memory~273_q\ <= NOT \memory|memory~273_q\;
\memory|ALT_INV_memory~257_q\ <= NOT \memory|memory~257_q\;
\memory|ALT_INV_memory~32831_combout\ <= NOT \memory|memory~32831_combout\;
\memory|ALT_INV_memory~49_q\ <= NOT \memory|memory~49_q\;
\memory|ALT_INV_memory~33_q\ <= NOT \memory|memory~33_q\;
\memory|ALT_INV_memory~17_q\ <= NOT \memory|memory~17_q\;
\memory|ALT_INV_memory~1_q\ <= NOT \memory|memory~1_q\;
\memory|ALT_INV_memory~32830_combout\ <= NOT \memory|memory~32830_combout\;
\memory|ALT_INV_memory~32829_combout\ <= NOT \memory|memory~32829_combout\;
\memory|ALT_INV_memory~32828_combout\ <= NOT \memory|memory~32828_combout\;
\memory|ALT_INV_memory~2033_q\ <= NOT \memory|memory~2033_q\;
\memory|ALT_INV_memory~2017_q\ <= NOT \memory|memory~2017_q\;
\memory|ALT_INV_memory~2001_q\ <= NOT \memory|memory~2001_q\;
\memory|ALT_INV_memory~1985_q\ <= NOT \memory|memory~1985_q\;
\memory|ALT_INV_memory~32827_combout\ <= NOT \memory|memory~32827_combout\;
\memory|ALT_INV_memory~1969_q\ <= NOT \memory|memory~1969_q\;
\memory|ALT_INV_memory~1953_q\ <= NOT \memory|memory~1953_q\;
\memory|ALT_INV_memory~1937_q\ <= NOT \memory|memory~1937_q\;
\memory|ALT_INV_memory~1921_q\ <= NOT \memory|memory~1921_q\;
\memory|ALT_INV_memory~32826_combout\ <= NOT \memory|memory~32826_combout\;
\memory|ALT_INV_memory~1905_q\ <= NOT \memory|memory~1905_q\;
\memory|ALT_INV_memory~1889_q\ <= NOT \memory|memory~1889_q\;
\memory|ALT_INV_memory~1873_q\ <= NOT \memory|memory~1873_q\;
\memory|ALT_INV_memory~1857_q\ <= NOT \memory|memory~1857_q\;
\memory|ALT_INV_memory~32825_combout\ <= NOT \memory|memory~32825_combout\;
\memory|ALT_INV_memory~1841_q\ <= NOT \memory|memory~1841_q\;
\memory|ALT_INV_memory~1825_q\ <= NOT \memory|memory~1825_q\;
\memory|ALT_INV_memory~1809_q\ <= NOT \memory|memory~1809_q\;
\memory|ALT_INV_memory~1793_q\ <= NOT \memory|memory~1793_q\;
\memory|ALT_INV_memory~32824_combout\ <= NOT \memory|memory~32824_combout\;
\memory|ALT_INV_memory~32823_combout\ <= NOT \memory|memory~32823_combout\;
\memory|ALT_INV_memory~1777_q\ <= NOT \memory|memory~1777_q\;
\memory|ALT_INV_memory~1713_q\ <= NOT \memory|memory~1713_q\;
\memory|ALT_INV_memory~1649_q\ <= NOT \memory|memory~1649_q\;
\memory|ALT_INV_memory~1585_q\ <= NOT \memory|memory~1585_q\;
\memory|ALT_INV_memory~32822_combout\ <= NOT \memory|memory~32822_combout\;
\memory|ALT_INV_memory~1761_q\ <= NOT \memory|memory~1761_q\;
\memory|ALT_INV_memory~1697_q\ <= NOT \memory|memory~1697_q\;
\memory|ALT_INV_memory~1633_q\ <= NOT \memory|memory~1633_q\;
\memory|ALT_INV_memory~1569_q\ <= NOT \memory|memory~1569_q\;
\memory|ALT_INV_memory~32821_combout\ <= NOT \memory|memory~32821_combout\;
\memory|ALT_INV_memory~1745_q\ <= NOT \memory|memory~1745_q\;
\memory|ALT_INV_memory~1681_q\ <= NOT \memory|memory~1681_q\;
\memory|ALT_INV_memory~1617_q\ <= NOT \memory|memory~1617_q\;
\memory|ALT_INV_memory~1553_q\ <= NOT \memory|memory~1553_q\;
\memory|ALT_INV_memory~32820_combout\ <= NOT \memory|memory~32820_combout\;
\memory|ALT_INV_memory~1729_q\ <= NOT \memory|memory~1729_q\;
\memory|ALT_INV_memory~1665_q\ <= NOT \memory|memory~1665_q\;
\memory|ALT_INV_memory~1601_q\ <= NOT \memory|memory~1601_q\;
\memory|ALT_INV_memory~1537_q\ <= NOT \memory|memory~1537_q\;
\memory|ALT_INV_memory~32819_combout\ <= NOT \memory|memory~32819_combout\;
\memory|ALT_INV_memory~32818_combout\ <= NOT \memory|memory~32818_combout\;
\memory|ALT_INV_memory~1521_q\ <= NOT \memory|memory~1521_q\;
\memory|ALT_INV_memory~1457_q\ <= NOT \memory|memory~1457_q\;
\memory|ALT_INV_memory~1393_q\ <= NOT \memory|memory~1393_q\;
\memory|ALT_INV_memory~1329_q\ <= NOT \memory|memory~1329_q\;
\memory|ALT_INV_memory~32817_combout\ <= NOT \memory|memory~32817_combout\;
\memory|ALT_INV_memory~1505_q\ <= NOT \memory|memory~1505_q\;
\memory|ALT_INV_memory~1441_q\ <= NOT \memory|memory~1441_q\;
\memory|ALT_INV_memory~1377_q\ <= NOT \memory|memory~1377_q\;
\memory|ALT_INV_memory~1313_q\ <= NOT \memory|memory~1313_q\;
\memory|ALT_INV_memory~32816_combout\ <= NOT \memory|memory~32816_combout\;
\memory|ALT_INV_memory~1489_q\ <= NOT \memory|memory~1489_q\;
\memory|ALT_INV_memory~1425_q\ <= NOT \memory|memory~1425_q\;
\memory|ALT_INV_memory~1361_q\ <= NOT \memory|memory~1361_q\;
\memory|ALT_INV_memory~1297_q\ <= NOT \memory|memory~1297_q\;
\memory|ALT_INV_memory~32815_combout\ <= NOT \memory|memory~32815_combout\;
\memory|ALT_INV_memory~1473_q\ <= NOT \memory|memory~1473_q\;
\memory|ALT_INV_memory~1409_q\ <= NOT \memory|memory~1409_q\;
\memory|ALT_INV_memory~1345_q\ <= NOT \memory|memory~1345_q\;
\memory|ALT_INV_memory~1281_q\ <= NOT \memory|memory~1281_q\;
\memory|ALT_INV_memory~32814_combout\ <= NOT \memory|memory~32814_combout\;
\memory|ALT_INV_memory~32813_combout\ <= NOT \memory|memory~32813_combout\;
\memory|ALT_INV_memory~1265_q\ <= NOT \memory|memory~1265_q\;
\memory|ALT_INV_memory~1201_q\ <= NOT \memory|memory~1201_q\;
\memory|ALT_INV_memory~1137_q\ <= NOT \memory|memory~1137_q\;
\memory|ALT_INV_memory~1073_q\ <= NOT \memory|memory~1073_q\;
\memory|ALT_INV_memory~32812_combout\ <= NOT \memory|memory~32812_combout\;
\memory|ALT_INV_memory~1249_q\ <= NOT \memory|memory~1249_q\;
\memory|ALT_INV_memory~1185_q\ <= NOT \memory|memory~1185_q\;
\memory|ALT_INV_memory~1121_q\ <= NOT \memory|memory~1121_q\;
\memory|ALT_INV_memory~1057_q\ <= NOT \memory|memory~1057_q\;
\memory|ALT_INV_memory~32811_combout\ <= NOT \memory|memory~32811_combout\;
\memory|ALT_INV_memory~1233_q\ <= NOT \memory|memory~1233_q\;
\memory|ALT_INV_memory~1169_q\ <= NOT \memory|memory~1169_q\;
\memory|ALT_INV_memory~1105_q\ <= NOT \memory|memory~1105_q\;
\memory|ALT_INV_memory~1041_q\ <= NOT \memory|memory~1041_q\;
\memory|ALT_INV_memory~32810_combout\ <= NOT \memory|memory~32810_combout\;
\memory|ALT_INV_memory~1217_q\ <= NOT \memory|memory~1217_q\;
\memory|ALT_INV_memory~1153_q\ <= NOT \memory|memory~1153_q\;
\memory|ALT_INV_memory~1089_q\ <= NOT \memory|memory~1089_q\;
\memory|ALT_INV_memory~1025_q\ <= NOT \memory|memory~1025_q\;
\memory|ALT_INV_mdr[1]~1_combout\ <= NOT \memory|mdr[1]~1_combout\;
\memory|ALT_INV_mdr[0]~0_combout\ <= NOT \memory|mdr[0]~0_combout\;
\memory|ALT_INV_sram_data_bus[0]~0_combout\ <= NOT \memory|sram_data_bus[0]~0_combout\;
\memory|ALT_INV_memory~32809_combout\ <= NOT \memory|memory~32809_combout\;
\memory|ALT_INV_memory~32808_combout\ <= NOT \memory|memory~32808_combout\;
\memory|ALT_INV_memory~32807_combout\ <= NOT \memory|memory~32807_combout\;
\memory|ALT_INV_memory~1008_q\ <= NOT \memory|memory~1008_q\;
\memory|ALT_INV_memory~944_q\ <= NOT \memory|memory~944_q\;
\memory|ALT_INV_memory~880_q\ <= NOT \memory|memory~880_q\;
\memory|ALT_INV_memory~816_q\ <= NOT \memory|memory~816_q\;
\memory|ALT_INV_memory~32806_combout\ <= NOT \memory|memory~32806_combout\;
\memory|ALT_INV_memory~992_q\ <= NOT \memory|memory~992_q\;
\memory|ALT_INV_memory~928_q\ <= NOT \memory|memory~928_q\;
\memory|ALT_INV_memory~864_q\ <= NOT \memory|memory~864_q\;
\memory|ALT_INV_memory~800_q\ <= NOT \memory|memory~800_q\;
\memory|ALT_INV_memory~32805_combout\ <= NOT \memory|memory~32805_combout\;
\memory|ALT_INV_memory~976_q\ <= NOT \memory|memory~976_q\;
\memory|ALT_INV_memory~912_q\ <= NOT \memory|memory~912_q\;
\memory|ALT_INV_memory~848_q\ <= NOT \memory|memory~848_q\;
\memory|ALT_INV_memory~784_q\ <= NOT \memory|memory~784_q\;
\memory|ALT_INV_memory~32804_combout\ <= NOT \memory|memory~32804_combout\;
\memory|ALT_INV_memory~960_q\ <= NOT \memory|memory~960_q\;
\memory|ALT_INV_memory~896_q\ <= NOT \memory|memory~896_q\;
\memory|ALT_INV_memory~832_q\ <= NOT \memory|memory~832_q\;
\memory|ALT_INV_memory~768_q\ <= NOT \memory|memory~768_q\;
\memory|ALT_INV_memory~32803_combout\ <= NOT \memory|memory~32803_combout\;
\memory|ALT_INV_memory~32802_combout\ <= NOT \memory|memory~32802_combout\;
\memory|ALT_INV_memory~752_q\ <= NOT \memory|memory~752_q\;
\memory|ALT_INV_memory~736_q\ <= NOT \memory|memory~736_q\;
\memory|ALT_INV_memory~720_q\ <= NOT \memory|memory~720_q\;
\memory|ALT_INV_memory~704_q\ <= NOT \memory|memory~704_q\;
\memory|ALT_INV_memory~32801_combout\ <= NOT \memory|memory~32801_combout\;
\memory|ALT_INV_memory~688_q\ <= NOT \memory|memory~688_q\;
\memory|ALT_INV_memory~672_q\ <= NOT \memory|memory~672_q\;
\memory|ALT_INV_memory~656_q\ <= NOT \memory|memory~656_q\;
\memory|ALT_INV_memory~640_q\ <= NOT \memory|memory~640_q\;
\memory|ALT_INV_memory~32800_combout\ <= NOT \memory|memory~32800_combout\;
\memory|ALT_INV_memory~624_q\ <= NOT \memory|memory~624_q\;
\memory|ALT_INV_memory~608_q\ <= NOT \memory|memory~608_q\;
\memory|ALT_INV_memory~592_q\ <= NOT \memory|memory~592_q\;
\memory|ALT_INV_memory~576_q\ <= NOT \memory|memory~576_q\;
\memory|ALT_INV_memory~32799_combout\ <= NOT \memory|memory~32799_combout\;
\memory|ALT_INV_memory~560_q\ <= NOT \memory|memory~560_q\;
\memory|ALT_INV_memory~544_q\ <= NOT \memory|memory~544_q\;
\memory|ALT_INV_memory~528_q\ <= NOT \memory|memory~528_q\;
\memory|ALT_INV_memory~512_q\ <= NOT \memory|memory~512_q\;
\memory|ALT_INV_memory~32798_combout\ <= NOT \memory|memory~32798_combout\;
\memory|ALT_INV_memory~32797_combout\ <= NOT \memory|memory~32797_combout\;
\memory|ALT_INV_memory~496_q\ <= NOT \memory|memory~496_q\;
\memory|ALT_INV_memory~432_q\ <= NOT \memory|memory~432_q\;
\memory|ALT_INV_memory~368_q\ <= NOT \memory|memory~368_q\;
\memory|ALT_INV_memory~304_q\ <= NOT \memory|memory~304_q\;
\memory|ALT_INV_memory~32796_combout\ <= NOT \memory|memory~32796_combout\;
\memory|ALT_INV_memory~480_q\ <= NOT \memory|memory~480_q\;
\memory|ALT_INV_memory~416_q\ <= NOT \memory|memory~416_q\;
\memory|ALT_INV_memory~352_q\ <= NOT \memory|memory~352_q\;
\memory|ALT_INV_memory~288_q\ <= NOT \memory|memory~288_q\;
\memory|ALT_INV_memory~32795_combout\ <= NOT \memory|memory~32795_combout\;
\memory|ALT_INV_memory~464_q\ <= NOT \memory|memory~464_q\;
\memory|ALT_INV_memory~400_q\ <= NOT \memory|memory~400_q\;
\memory|ALT_INV_memory~336_q\ <= NOT \memory|memory~336_q\;
\memory|ALT_INV_memory~272_q\ <= NOT \memory|memory~272_q\;
\memory|ALT_INV_memory~32794_combout\ <= NOT \memory|memory~32794_combout\;
\memory|ALT_INV_memory~448_q\ <= NOT \memory|memory~448_q\;
\memory|ALT_INV_memory~384_q\ <= NOT \memory|memory~384_q\;
\memory|ALT_INV_memory~320_q\ <= NOT \memory|memory~320_q\;
\memory|ALT_INV_memory~256_q\ <= NOT \memory|memory~256_q\;
\memory|ALT_INV_memory~32793_combout\ <= NOT \memory|memory~32793_combout\;
\memory|ALT_INV_memory~32792_combout\ <= NOT \memory|memory~32792_combout\;
\memory|ALT_INV_memory~240_q\ <= NOT \memory|memory~240_q\;
\memory|ALT_INV_memory~224_q\ <= NOT \memory|memory~224_q\;
\memory|ALT_INV_memory~208_q\ <= NOT \memory|memory~208_q\;
\memory|ALT_INV_memory~192_q\ <= NOT \memory|memory~192_q\;
\memory|ALT_INV_memory~32791_combout\ <= NOT \memory|memory~32791_combout\;
\memory|ALT_INV_memory~176_q\ <= NOT \memory|memory~176_q\;
\memory|ALT_INV_memory~160_q\ <= NOT \memory|memory~160_q\;
\memory|ALT_INV_memory~144_q\ <= NOT \memory|memory~144_q\;
\memory|ALT_INV_memory~128_q\ <= NOT \memory|memory~128_q\;
\memory|ALT_INV_memory~32790_combout\ <= NOT \memory|memory~32790_combout\;
\memory|ALT_INV_memory~112_q\ <= NOT \memory|memory~112_q\;
\memory|ALT_INV_memory~96_q\ <= NOT \memory|memory~96_q\;
\memory|ALT_INV_memory~80_q\ <= NOT \memory|memory~80_q\;
\memory|ALT_INV_memory~64_q\ <= NOT \memory|memory~64_q\;
\memory|ALT_INV_memory~32789_combout\ <= NOT \memory|memory~32789_combout\;
\memory|ALT_INV_memory~48_q\ <= NOT \memory|memory~48_q\;
\memory|ALT_INV_memory~32_q\ <= NOT \memory|memory~32_q\;
\memory|ALT_INV_memory~16_q\ <= NOT \memory|memory~16_q\;
\memory|ALT_INV_memory~0_q\ <= NOT \memory|memory~0_q\;
\memory|ALT_INV_mar\(6) <= NOT \memory|mar\(6);
\memory|ALT_INV_memory~32788_combout\ <= NOT \memory|memory~32788_combout\;
\memory|ALT_INV_mar\(1) <= NOT \memory|mar\(1);
\memory|ALT_INV_mar\(0) <= NOT \memory|mar\(0);
\memory|ALT_INV_memory~32787_combout\ <= NOT \memory|memory~32787_combout\;
\memory|ALT_INV_memory~32786_combout\ <= NOT \memory|memory~32786_combout\;
\memory|ALT_INV_memory~2032_q\ <= NOT \memory|memory~2032_q\;
\memory|ALT_INV_memory~1776_q\ <= NOT \memory|memory~1776_q\;
\memory|ALT_INV_memory~1520_q\ <= NOT \memory|memory~1520_q\;
\memory|ALT_INV_memory~1264_q\ <= NOT \memory|memory~1264_q\;
\memory|ALT_INV_memory~32785_combout\ <= NOT \memory|memory~32785_combout\;
\memory|ALT_INV_memory~1968_q\ <= NOT \memory|memory~1968_q\;
\memory|ALT_INV_memory~1712_q\ <= NOT \memory|memory~1712_q\;
\memory|ALT_INV_memory~1456_q\ <= NOT \memory|memory~1456_q\;
\memory|ALT_INV_memory~1200_q\ <= NOT \memory|memory~1200_q\;
\memory|ALT_INV_memory~32784_combout\ <= NOT \memory|memory~32784_combout\;
\memory|ALT_INV_memory~1904_q\ <= NOT \memory|memory~1904_q\;
\memory|ALT_INV_memory~1648_q\ <= NOT \memory|memory~1648_q\;
\memory|ALT_INV_memory~1392_q\ <= NOT \memory|memory~1392_q\;
\memory|ALT_INV_memory~1136_q\ <= NOT \memory|memory~1136_q\;
\memory|ALT_INV_memory~32783_combout\ <= NOT \memory|memory~32783_combout\;
\memory|ALT_INV_memory~1840_q\ <= NOT \memory|memory~1840_q\;
\memory|ALT_INV_memory~1584_q\ <= NOT \memory|memory~1584_q\;
\memory|ALT_INV_memory~1328_q\ <= NOT \memory|memory~1328_q\;
\memory|ALT_INV_memory~1072_q\ <= NOT \memory|memory~1072_q\;
\memory|ALT_INV_memory~32782_combout\ <= NOT \memory|memory~32782_combout\;
\memory|ALT_INV_memory~32781_combout\ <= NOT \memory|memory~32781_combout\;
\memory|ALT_INV_memory~2016_q\ <= NOT \memory|memory~2016_q\;
\memory|ALT_INV_memory~1760_q\ <= NOT \memory|memory~1760_q\;
\memory|ALT_INV_memory~1504_q\ <= NOT \memory|memory~1504_q\;
\memory|ALT_INV_memory~1248_q\ <= NOT \memory|memory~1248_q\;
\memory|ALT_INV_memory~32780_combout\ <= NOT \memory|memory~32780_combout\;
\memory|ALT_INV_memory~1952_q\ <= NOT \memory|memory~1952_q\;
\memory|ALT_INV_memory~1696_q\ <= NOT \memory|memory~1696_q\;
\memory|ALT_INV_memory~1440_q\ <= NOT \memory|memory~1440_q\;
\memory|ALT_INV_memory~1184_q\ <= NOT \memory|memory~1184_q\;
\memory|ALT_INV_memory~32779_combout\ <= NOT \memory|memory~32779_combout\;
\memory|ALT_INV_memory~1888_q\ <= NOT \memory|memory~1888_q\;
\memory|ALT_INV_memory~1632_q\ <= NOT \memory|memory~1632_q\;
\memory|ALT_INV_memory~1376_q\ <= NOT \memory|memory~1376_q\;
\memory|ALT_INV_memory~1120_q\ <= NOT \memory|memory~1120_q\;
\memory|ALT_INV_memory~32778_combout\ <= NOT \memory|memory~32778_combout\;
\memory|ALT_INV_memory~1824_q\ <= NOT \memory|memory~1824_q\;
\memory|ALT_INV_memory~1568_q\ <= NOT \memory|memory~1568_q\;
\memory|ALT_INV_memory~1312_q\ <= NOT \memory|memory~1312_q\;
\memory|ALT_INV_memory~1056_q\ <= NOT \memory|memory~1056_q\;
\memory|ALT_INV_memory~32777_combout\ <= NOT \memory|memory~32777_combout\;
\memory|ALT_INV_memory~32776_combout\ <= NOT \memory|memory~32776_combout\;
\memory|ALT_INV_memory~2000_q\ <= NOT \memory|memory~2000_q\;
\memory|ALT_INV_memory~1744_q\ <= NOT \memory|memory~1744_q\;
\memory|ALT_INV_memory~1488_q\ <= NOT \memory|memory~1488_q\;
\memory|ALT_INV_memory~1232_q\ <= NOT \memory|memory~1232_q\;
\memory|ALT_INV_memory~32775_combout\ <= NOT \memory|memory~32775_combout\;
\memory|ALT_INV_memory~1936_q\ <= NOT \memory|memory~1936_q\;
\memory|ALT_INV_memory~1680_q\ <= NOT \memory|memory~1680_q\;
\memory|ALT_INV_memory~1424_q\ <= NOT \memory|memory~1424_q\;
\memory|ALT_INV_memory~1168_q\ <= NOT \memory|memory~1168_q\;
\memory|ALT_INV_memory~32774_combout\ <= NOT \memory|memory~32774_combout\;
\memory|ALT_INV_memory~1872_q\ <= NOT \memory|memory~1872_q\;
\memory|ALT_INV_memory~1616_q\ <= NOT \memory|memory~1616_q\;
\memory|ALT_INV_memory~1360_q\ <= NOT \memory|memory~1360_q\;
\memory|ALT_INV_memory~1104_q\ <= NOT \memory|memory~1104_q\;
\memory|ALT_INV_memory~32773_combout\ <= NOT \memory|memory~32773_combout\;
\memory|ALT_INV_memory~1808_q\ <= NOT \memory|memory~1808_q\;
\memory|ALT_INV_memory~1552_q\ <= NOT \memory|memory~1552_q\;
\memory|ALT_INV_memory~1296_q\ <= NOT \memory|memory~1296_q\;
\memory|ALT_INV_memory~1040_q\ <= NOT \memory|memory~1040_q\;
\memory|ALT_INV_memory~32772_combout\ <= NOT \memory|memory~32772_combout\;
\memory|ALT_INV_mar\(3) <= NOT \memory|mar\(3);
\memory|ALT_INV_mar\(2) <= NOT \memory|mar\(2);
\memory|ALT_INV_memory~32771_combout\ <= NOT \memory|memory~32771_combout\;
\memory|ALT_INV_memory~1984_q\ <= NOT \memory|memory~1984_q\;
\memory|ALT_INV_memory~1728_q\ <= NOT \memory|memory~1728_q\;
\memory|ALT_INV_memory~1472_q\ <= NOT \memory|memory~1472_q\;
\memory|ALT_INV_memory~1216_q\ <= NOT \memory|memory~1216_q\;
\memory|ALT_INV_memory~32770_combout\ <= NOT \memory|memory~32770_combout\;
\memory|ALT_INV_memory~1920_q\ <= NOT \memory|memory~1920_q\;
\memory|ALT_INV_memory~1664_q\ <= NOT \memory|memory~1664_q\;
\memory|ALT_INV_memory~1408_q\ <= NOT \memory|memory~1408_q\;
\memory|ALT_INV_memory~1152_q\ <= NOT \memory|memory~1152_q\;
\memory|ALT_INV_memory~32769_combout\ <= NOT \memory|memory~32769_combout\;
\memory|ALT_INV_memory~1856_q\ <= NOT \memory|memory~1856_q\;
\memory|ALT_INV_memory~1600_q\ <= NOT \memory|memory~1600_q\;
\memory|ALT_INV_memory~1344_q\ <= NOT \memory|memory~1344_q\;
\memory|ALT_INV_memory~1088_q\ <= NOT \memory|memory~1088_q\;
\memory|ALT_INV_memory~32768_combout\ <= NOT \memory|memory~32768_combout\;
\memory|ALT_INV_mar\(5) <= NOT \memory|mar\(5);
\memory|ALT_INV_mar\(4) <= NOT \memory|mar\(4);
\memory|ALT_INV_memory~1792_q\ <= NOT \memory|memory~1792_q\;
\memory|ALT_INV_memory~1536_q\ <= NOT \memory|memory~1536_q\;
\memory|ALT_INV_memory~1280_q\ <= NOT \memory|memory~1280_q\;
\memory|ALT_INV_memory~1024_q\ <= NOT \memory|memory~1024_q\;
\state_mach|ALT_INV_count[6]~0_combout\ <= NOT \state_mach|count[6]~0_combout\;
\state_mach|ALT_INV_key_prev\(0) <= NOT \state_mach|key_prev\(0);
\ALT_INV_sys_clk~combout\ <= NOT \sys_clk~combout\;
\clock_divider|ALT_INV_div_clks\(23) <= NOT \clock_divider|div_clks\(23);
\clock_divider|ALT_INV_div_clks\(1) <= NOT \clock_divider|div_clks\(1);
\state_mach|ALT_INV_init_sram_state[0]~0_combout\ <= NOT \state_mach|init_sram_state[0]~0_combout\;
\state_mach|ALT_INV_Equal0~0_combout\ <= NOT \state_mach|Equal0~0_combout\;
\state_mach|ALT_INV_count\(6) <= NOT \state_mach|count\(6);
\ALT_INV_data_bus[7]~7_combout\ <= NOT \data_bus[7]~7_combout\;
\ALT_INV_data_bus[6]~6_combout\ <= NOT \data_bus[6]~6_combout\;
\state_mach|ALT_INV_data_bus\(6) <= NOT \state_mach|data_bus\(6);
\ALT_INV_data_bus[5]~5_combout\ <= NOT \data_bus[5]~5_combout\;
\state_mach|ALT_INV_data_bus\(5) <= NOT \state_mach|data_bus\(5);
\ALT_INV_data_bus[4]~4_combout\ <= NOT \data_bus[4]~4_combout\;
\state_mach|ALT_INV_data_bus\(4) <= NOT \state_mach|data_bus\(4);
\ALT_INV_data_bus[3]~3_combout\ <= NOT \data_bus[3]~3_combout\;
\state_mach|ALT_INV_data_bus\(3) <= NOT \state_mach|data_bus\(3);
\ALT_INV_data_bus[2]~2_combout\ <= NOT \data_bus[2]~2_combout\;
\state_mach|ALT_INV_data_bus\(2) <= NOT \state_mach|data_bus\(2);
\ALT_INV_data_bus[1]~1_combout\ <= NOT \data_bus[1]~1_combout\;
\state_mach|ALT_INV_data_bus\(1) <= NOT \state_mach|data_bus\(1);
\state_mach|ALT_INV_db_state\(1) <= NOT \state_mach|db_state\(1);
\state_mach|ALT_INV_db_state\(0) <= NOT \state_mach|db_state\(0);
\ALT_INV_data_bus[0]~0_combout\ <= NOT \data_bus[0]~0_combout\;
\state_mach|ALT_INV_data_bus\(0) <= NOT \state_mach|data_bus\(0);
\ALT_INV_Equal0~0_combout\ <= NOT \Equal0~0_combout\;
ALT_INV_db_prev_state(1) <= NOT db_prev_state(1);
\memory|ALT_INV_data_bus~0_combout\ <= NOT \memory|data_bus~0_combout\;
ALT_INV_db_prev_state(0) <= NOT db_prev_state(0);
ALT_INV_sram_state(1) <= NOT sram_state(1);
ALT_INV_sram_state(0) <= NOT sram_state(0);
ALT_INV_sram_state(2) <= NOT sram_state(2);
\state_mach|ALT_INV_top_state\(0) <= NOT \state_mach|top_state\(0);
\state_mach|ALT_INV_init_sram_state\(1) <= NOT \state_mach|init_sram_state\(1);
\state_mach|ALT_INV_init_sram_state\(0) <= NOT \state_mach|init_sram_state\(0);
\hex1|ALT_INV_WideOr0~0_combout\ <= NOT \hex1|WideOr0~0_combout\;
\ALT_INV_hex_data[1][3]~q\ <= NOT \hex_data[1][3]~q\;
\ALT_INV_hex_data[1][2]~q\ <= NOT \hex_data[1][2]~q\;
\ALT_INV_hex_data[1][1]~q\ <= NOT \hex_data[1][1]~q\;
\ALT_INV_hex_data[1][0]~q\ <= NOT \hex_data[1][0]~q\;
\hex0|ALT_INV_WideOr0~0_combout\ <= NOT \hex0|WideOr0~0_combout\;
\ALT_INV_hex_data[0][3]~q\ <= NOT \hex_data[0][3]~q\;
\ALT_INV_hex_data[0][2]~q\ <= NOT \hex_data[0][2]~q\;
\ALT_INV_hex_data[0][1]~q\ <= NOT \hex_data[0][1]~q\;
\ALT_INV_hex_data[0][0]~q\ <= NOT \hex_data[0][0]~q\;
\clock_divider|ALT_INV_Add0~17_sumout\ <= NOT \clock_divider|Add0~17_sumout\;
\clock_divider|ALT_INV_Add0~1_sumout\ <= NOT \clock_divider|Add0~1_sumout\;
\state_mach|ALT_INV_Add0~25_sumout\ <= NOT \state_mach|Add0~25_sumout\;
\state_mach|ALT_INV_Add0~17_sumout\ <= NOT \state_mach|Add0~17_sumout\;
\state_mach|ALT_INV_Add0~5_sumout\ <= NOT \state_mach|Add0~5_sumout\;
\state_mach|ALT_INV_count\(4) <= NOT \state_mach|count\(4);
\state_mach|ALT_INV_count\(3) <= NOT \state_mach|count\(3);
\state_mach|ALT_INV_count\(2) <= NOT \state_mach|count\(2);
\state_mach|ALT_INV_count\(1) <= NOT \state_mach|count\(1);
\state_mach|ALT_INV_count\(0) <= NOT \state_mach|count\(0);
\state_mach|ALT_INV_top_state\(1) <= NOT \state_mach|top_state\(1);
\state_mach|ALT_INV_count\(5) <= NOT \state_mach|count\(5);
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[39]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[132]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs[0]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter[3]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter[7]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter[6]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~DUPLICATE_q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~DUPLICATE_q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~DUPLICATE_q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter[4]~DUPLICATE_q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~DUPLICATE_q\;
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[3]~DUPLICATE_q\ <= NOT \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~DUPLICATE_q\;
\ALT_INV_~QIC_CREATED_GND~I_combout\ <= NOT \~QIC_CREATED_GND~I_combout\;
\ALT_INV_SW[6]~input_o\ <= NOT \SW[6]~input_o\;
\ALT_INV_SW[1]~input_o\ <= NOT \SW[1]~input_o\;
\ALT_INV_SW[0]~input_o\ <= NOT \SW[0]~input_o\;
\ALT_INV_SW[3]~input_o\ <= NOT \SW[3]~input_o\;
\ALT_INV_SW[2]~input_o\ <= NOT \SW[2]~input_o\;
\ALT_INV_SW[5]~input_o\ <= NOT \SW[5]~input_o\;
\ALT_INV_SW[4]~input_o\ <= NOT \SW[4]~input_o\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\ALT_INV_SW[9]~input_o\ <= NOT \SW[9]~input_o\;
\ALT_INV_SW[8]~input_o\ <= NOT \SW[8]~input_o\;
\auto_signaltap_0|ALT_INV_~VCC~combout\ <= NOT \auto_signaltap_0|~VCC~combout\;
\auto_signaltap_0|ALT_INV_~GND~combout\ <= NOT \auto_signaltap_0|~GND~combout\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][57]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][56]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][57]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][56]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][55]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][56]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][55]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][52]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][53]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][52]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][51]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][51]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][49]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][50]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][48]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][47]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][47]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][46]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][45]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][46]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][45]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][45]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][44]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][43]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][43]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][42]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][41]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][42]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][41]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][40]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][41]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][40]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][39]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][40]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][39]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][38]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][37]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][38]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~q\;
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][37]~q\ <= NOT \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~q\;

-- Location: FF_X10_Y7_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q\);

-- Location: FF_X6_Y6_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q\);

-- Location: MLABCELL_X6_Y6_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101111100001111000000001111000011111111001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs[0]~DUPLICATE_q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_ff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout\);

-- Location: MLABCELL_X6_Y6_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000011111111111111111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_mode_ff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout\);

-- Location: LABCELL_X10_Y7_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_trigger_out_ff~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~feeder_combout\);

-- Location: IOOBUF_X52_Y0_N2
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \state_mach|leds\(0),
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X52_Y0_N19
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \state_mach|leds\(1),
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X60_Y0_N2
\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \state_mach|leds\(2),
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X80_Y0_N2
\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \state_mach|leds\(3),
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X60_Y0_N19
\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X80_Y0_N19
\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X84_Y0_N2
\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X89_Y6_N5
\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X89_Y8_N5
\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X89_Y6_N22
\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex0|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|WideOr6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|WideOr5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|WideOr4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|WideOr3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|WideOr2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|WideOr1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \hex1|ALT_INV_WideOr0~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X89_Y9_N22
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X89_Y23_N39
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X89_Y23_N56
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X89_Y20_N79
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X89_Y25_N39
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X89_Y20_N96
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X89_Y25_N56
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X89_Y16_N5
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X89_Y16_N22
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X89_Y4_N45
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X89_Y4_N62
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X89_Y21_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X89_Y11_N62
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X89_Y9_N5
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X89_Y11_N45
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X89_Y13_N5
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X89_Y13_N22
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X89_Y8_N22
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X89_Y15_N22
\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X89_Y15_N5
\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X89_Y20_N45
\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X89_Y20_N62
\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X89_Y21_N56
\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X89_Y25_N22
\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X89_Y23_N22
\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X89_Y9_N56
\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X89_Y23_N5
\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X89_Y9_N39
\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X11_Y0_N2
\altera_reserved_tdo~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G6
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X13_Y10_N48
\clock_divider|div_clks[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|div_clks[0]~0_combout\ = ( !\clock_divider|div_clks\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \clock_divider|ALT_INV_div_clks\(0),
	combout => \clock_divider|div_clks[0]~0_combout\);

-- Location: FF_X13_Y10_N49
\clock_divider|div_clks[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|div_clks[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(0));

-- Location: LABCELL_X13_Y12_N30
\clock_divider|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~1_sumout\ = SUM(( \clock_divider|div_clks\(1) ) + ( \clock_divider|div_clks\(0) ) + ( !VCC ))
-- \clock_divider|Add0~2\ = CARRY(( \clock_divider|div_clks\(1) ) + ( \clock_divider|div_clks\(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \clock_divider|ALT_INV_div_clks\(0),
	datac => \clock_divider|ALT_INV_div_clks\(1),
	cin => GND,
	sumout => \clock_divider|Add0~1_sumout\,
	cout => \clock_divider|Add0~2\);

-- Location: LABCELL_X13_Y12_N18
\clock_divider|div_clks[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|div_clks[1]~feeder_combout\ = ( \clock_divider|Add0~1_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \clock_divider|ALT_INV_Add0~1_sumout\,
	combout => \clock_divider|div_clks[1]~feeder_combout\);

-- Location: FF_X13_Y12_N20
\clock_divider|div_clks[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|div_clks[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(1));

-- Location: LABCELL_X13_Y12_N33
\clock_divider|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~89_sumout\ = SUM(( \clock_divider|div_clks\(2) ) + ( GND ) + ( \clock_divider|Add0~2\ ))
-- \clock_divider|Add0~90\ = CARRY(( \clock_divider|div_clks\(2) ) + ( GND ) + ( \clock_divider|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(2),
	cin => \clock_divider|Add0~2\,
	sumout => \clock_divider|Add0~89_sumout\,
	cout => \clock_divider|Add0~90\);

-- Location: FF_X13_Y12_N35
\clock_divider|div_clks[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~89_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(2));

-- Location: LABCELL_X13_Y12_N36
\clock_divider|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~85_sumout\ = SUM(( \clock_divider|div_clks\(3) ) + ( GND ) + ( \clock_divider|Add0~90\ ))
-- \clock_divider|Add0~86\ = CARRY(( \clock_divider|div_clks\(3) ) + ( GND ) + ( \clock_divider|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(3),
	cin => \clock_divider|Add0~90\,
	sumout => \clock_divider|Add0~85_sumout\,
	cout => \clock_divider|Add0~86\);

-- Location: FF_X13_Y12_N38
\clock_divider|div_clks[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~85_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(3));

-- Location: LABCELL_X13_Y12_N39
\clock_divider|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~81_sumout\ = SUM(( \clock_divider|div_clks\(4) ) + ( GND ) + ( \clock_divider|Add0~86\ ))
-- \clock_divider|Add0~82\ = CARRY(( \clock_divider|div_clks\(4) ) + ( GND ) + ( \clock_divider|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(4),
	cin => \clock_divider|Add0~86\,
	sumout => \clock_divider|Add0~81_sumout\,
	cout => \clock_divider|Add0~82\);

-- Location: FF_X13_Y12_N41
\clock_divider|div_clks[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~81_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(4));

-- Location: LABCELL_X13_Y12_N42
\clock_divider|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~77_sumout\ = SUM(( \clock_divider|div_clks\(5) ) + ( GND ) + ( \clock_divider|Add0~82\ ))
-- \clock_divider|Add0~78\ = CARRY(( \clock_divider|div_clks\(5) ) + ( GND ) + ( \clock_divider|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(5),
	cin => \clock_divider|Add0~82\,
	sumout => \clock_divider|Add0~77_sumout\,
	cout => \clock_divider|Add0~78\);

-- Location: FF_X13_Y12_N44
\clock_divider|div_clks[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~77_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(5));

-- Location: LABCELL_X13_Y12_N45
\clock_divider|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~73_sumout\ = SUM(( \clock_divider|div_clks\(6) ) + ( GND ) + ( \clock_divider|Add0~78\ ))
-- \clock_divider|Add0~74\ = CARRY(( \clock_divider|div_clks\(6) ) + ( GND ) + ( \clock_divider|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(6),
	cin => \clock_divider|Add0~78\,
	sumout => \clock_divider|Add0~73_sumout\,
	cout => \clock_divider|Add0~74\);

-- Location: FF_X13_Y12_N47
\clock_divider|div_clks[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~73_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(6));

-- Location: LABCELL_X13_Y12_N48
\clock_divider|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~69_sumout\ = SUM(( \clock_divider|div_clks\(7) ) + ( GND ) + ( \clock_divider|Add0~74\ ))
-- \clock_divider|Add0~70\ = CARRY(( \clock_divider|div_clks\(7) ) + ( GND ) + ( \clock_divider|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(7),
	cin => \clock_divider|Add0~74\,
	sumout => \clock_divider|Add0~69_sumout\,
	cout => \clock_divider|Add0~70\);

-- Location: FF_X13_Y12_N50
\clock_divider|div_clks[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~69_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(7));

-- Location: LABCELL_X13_Y12_N51
\clock_divider|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~65_sumout\ = SUM(( \clock_divider|div_clks\(8) ) + ( GND ) + ( \clock_divider|Add0~70\ ))
-- \clock_divider|Add0~66\ = CARRY(( \clock_divider|div_clks\(8) ) + ( GND ) + ( \clock_divider|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(8),
	cin => \clock_divider|Add0~70\,
	sumout => \clock_divider|Add0~65_sumout\,
	cout => \clock_divider|Add0~66\);

-- Location: FF_X13_Y12_N53
\clock_divider|div_clks[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~65_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(8));

-- Location: LABCELL_X13_Y12_N54
\clock_divider|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~61_sumout\ = SUM(( \clock_divider|div_clks\(9) ) + ( GND ) + ( \clock_divider|Add0~66\ ))
-- \clock_divider|Add0~62\ = CARRY(( \clock_divider|div_clks\(9) ) + ( GND ) + ( \clock_divider|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(9),
	cin => \clock_divider|Add0~66\,
	sumout => \clock_divider|Add0~61_sumout\,
	cout => \clock_divider|Add0~62\);

-- Location: FF_X13_Y12_N56
\clock_divider|div_clks[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~61_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(9));

-- Location: LABCELL_X13_Y12_N57
\clock_divider|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~57_sumout\ = SUM(( \clock_divider|div_clks\(10) ) + ( GND ) + ( \clock_divider|Add0~62\ ))
-- \clock_divider|Add0~58\ = CARRY(( \clock_divider|div_clks\(10) ) + ( GND ) + ( \clock_divider|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(10),
	cin => \clock_divider|Add0~62\,
	sumout => \clock_divider|Add0~57_sumout\,
	cout => \clock_divider|Add0~58\);

-- Location: FF_X13_Y12_N59
\clock_divider|div_clks[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~57_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(10));

-- Location: LABCELL_X13_Y11_N0
\clock_divider|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~53_sumout\ = SUM(( \clock_divider|div_clks\(11) ) + ( GND ) + ( \clock_divider|Add0~58\ ))
-- \clock_divider|Add0~54\ = CARRY(( \clock_divider|div_clks\(11) ) + ( GND ) + ( \clock_divider|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(11),
	cin => \clock_divider|Add0~58\,
	sumout => \clock_divider|Add0~53_sumout\,
	cout => \clock_divider|Add0~54\);

-- Location: FF_X13_Y11_N2
\clock_divider|div_clks[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~53_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(11));

-- Location: LABCELL_X13_Y11_N3
\clock_divider|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~49_sumout\ = SUM(( \clock_divider|div_clks\(12) ) + ( GND ) + ( \clock_divider|Add0~54\ ))
-- \clock_divider|Add0~50\ = CARRY(( \clock_divider|div_clks\(12) ) + ( GND ) + ( \clock_divider|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(12),
	cin => \clock_divider|Add0~54\,
	sumout => \clock_divider|Add0~49_sumout\,
	cout => \clock_divider|Add0~50\);

-- Location: FF_X13_Y11_N5
\clock_divider|div_clks[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~49_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(12));

-- Location: LABCELL_X13_Y11_N6
\clock_divider|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~45_sumout\ = SUM(( \clock_divider|div_clks\(13) ) + ( GND ) + ( \clock_divider|Add0~50\ ))
-- \clock_divider|Add0~46\ = CARRY(( \clock_divider|div_clks\(13) ) + ( GND ) + ( \clock_divider|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(13),
	cin => \clock_divider|Add0~50\,
	sumout => \clock_divider|Add0~45_sumout\,
	cout => \clock_divider|Add0~46\);

-- Location: FF_X13_Y11_N8
\clock_divider|div_clks[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~45_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(13));

-- Location: LABCELL_X13_Y11_N9
\clock_divider|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~41_sumout\ = SUM(( \clock_divider|div_clks\(14) ) + ( GND ) + ( \clock_divider|Add0~46\ ))
-- \clock_divider|Add0~42\ = CARRY(( \clock_divider|div_clks\(14) ) + ( GND ) + ( \clock_divider|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(14),
	cin => \clock_divider|Add0~46\,
	sumout => \clock_divider|Add0~41_sumout\,
	cout => \clock_divider|Add0~42\);

-- Location: FF_X13_Y11_N11
\clock_divider|div_clks[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~41_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(14));

-- Location: LABCELL_X13_Y11_N12
\clock_divider|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~37_sumout\ = SUM(( \clock_divider|div_clks\(15) ) + ( GND ) + ( \clock_divider|Add0~42\ ))
-- \clock_divider|Add0~38\ = CARRY(( \clock_divider|div_clks\(15) ) + ( GND ) + ( \clock_divider|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(15),
	cin => \clock_divider|Add0~42\,
	sumout => \clock_divider|Add0~37_sumout\,
	cout => \clock_divider|Add0~38\);

-- Location: FF_X13_Y11_N14
\clock_divider|div_clks[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~37_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(15));

-- Location: LABCELL_X13_Y11_N15
\clock_divider|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~33_sumout\ = SUM(( \clock_divider|div_clks\(16) ) + ( GND ) + ( \clock_divider|Add0~38\ ))
-- \clock_divider|Add0~34\ = CARRY(( \clock_divider|div_clks\(16) ) + ( GND ) + ( \clock_divider|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(16),
	cin => \clock_divider|Add0~38\,
	sumout => \clock_divider|Add0~33_sumout\,
	cout => \clock_divider|Add0~34\);

-- Location: FF_X13_Y11_N17
\clock_divider|div_clks[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~33_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(16));

-- Location: LABCELL_X13_Y11_N18
\clock_divider|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~29_sumout\ = SUM(( \clock_divider|div_clks\(17) ) + ( GND ) + ( \clock_divider|Add0~34\ ))
-- \clock_divider|Add0~30\ = CARRY(( \clock_divider|div_clks\(17) ) + ( GND ) + ( \clock_divider|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(17),
	cin => \clock_divider|Add0~34\,
	sumout => \clock_divider|Add0~29_sumout\,
	cout => \clock_divider|Add0~30\);

-- Location: FF_X13_Y11_N20
\clock_divider|div_clks[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(17));

-- Location: LABCELL_X13_Y11_N21
\clock_divider|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~25_sumout\ = SUM(( \clock_divider|div_clks\(18) ) + ( GND ) + ( \clock_divider|Add0~30\ ))
-- \clock_divider|Add0~26\ = CARRY(( \clock_divider|div_clks\(18) ) + ( GND ) + ( \clock_divider|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(18),
	cin => \clock_divider|Add0~30\,
	sumout => \clock_divider|Add0~25_sumout\,
	cout => \clock_divider|Add0~26\);

-- Location: FF_X13_Y11_N23
\clock_divider|div_clks[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(18));

-- Location: LABCELL_X13_Y11_N24
\clock_divider|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~21_sumout\ = SUM(( \clock_divider|div_clks\(19) ) + ( GND ) + ( \clock_divider|Add0~26\ ))
-- \clock_divider|Add0~22\ = CARRY(( \clock_divider|div_clks\(19) ) + ( GND ) + ( \clock_divider|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(19),
	cin => \clock_divider|Add0~26\,
	sumout => \clock_divider|Add0~21_sumout\,
	cout => \clock_divider|Add0~22\);

-- Location: FF_X13_Y11_N26
\clock_divider|div_clks[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(19));

-- Location: LABCELL_X13_Y11_N27
\clock_divider|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~17_sumout\ = SUM(( \clock_divider|div_clks\(20) ) + ( GND ) + ( \clock_divider|Add0~22\ ))
-- \clock_divider|Add0~18\ = CARRY(( \clock_divider|div_clks\(20) ) + ( GND ) + ( \clock_divider|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \clock_divider|ALT_INV_div_clks\(20),
	cin => \clock_divider|Add0~22\,
	sumout => \clock_divider|Add0~17_sumout\,
	cout => \clock_divider|Add0~18\);

-- Location: LABCELL_X9_Y5_N24
\clock_divider|div_clks[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|div_clks[20]~feeder_combout\ = ( \clock_divider|Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \clock_divider|ALT_INV_Add0~17_sumout\,
	combout => \clock_divider|div_clks[20]~feeder_combout\);

-- Location: FF_X9_Y5_N26
\clock_divider|div_clks[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~input_o\,
	d => \clock_divider|div_clks[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(20));

-- Location: LABCELL_X13_Y11_N30
\clock_divider|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~13_sumout\ = SUM(( \clock_divider|div_clks\(21) ) + ( GND ) + ( \clock_divider|Add0~18\ ))
-- \clock_divider|Add0~14\ = CARRY(( \clock_divider|div_clks\(21) ) + ( GND ) + ( \clock_divider|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(21),
	cin => \clock_divider|Add0~18\,
	sumout => \clock_divider|Add0~13_sumout\,
	cout => \clock_divider|Add0~14\);

-- Location: FF_X13_Y11_N32
\clock_divider|div_clks[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(21));

-- Location: LABCELL_X13_Y11_N33
\clock_divider|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~9_sumout\ = SUM(( \clock_divider|div_clks\(22) ) + ( GND ) + ( \clock_divider|Add0~14\ ))
-- \clock_divider|Add0~10\ = CARRY(( \clock_divider|div_clks\(22) ) + ( GND ) + ( \clock_divider|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(22),
	cin => \clock_divider|Add0~14\,
	sumout => \clock_divider|Add0~9_sumout\,
	cout => \clock_divider|Add0~10\);

-- Location: FF_X13_Y11_N35
\clock_divider|div_clks[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(22));

-- Location: LABCELL_X13_Y11_N36
\clock_divider|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \clock_divider|Add0~5_sumout\ = SUM(( \clock_divider|div_clks\(23) ) + ( GND ) + ( \clock_divider|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \clock_divider|ALT_INV_div_clks\(23),
	cin => \clock_divider|Add0~10\,
	sumout => \clock_divider|Add0~5_sumout\);

-- Location: FF_X13_Y11_N37
\clock_divider|div_clks[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \clock_divider|Add0~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \clock_divider|div_clks\(23));

-- Location: LABCELL_X22_Y13_N24
sys_clk : cyclonev_lcell_comb
-- Equation(s):
-- \sys_clk~combout\ = LCELL(( \clock_divider|div_clks\(1) & ( (!\SW[9]~input_o\) # (\clock_divider|div_clks\(23)) ) ) # ( !\clock_divider|div_clks\(1) & ( (\SW[9]~input_o\ & \clock_divider|div_clks\(23)) ) ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[9]~input_o\,
	datac => \clock_divider|ALT_INV_div_clks\(23),
	dataf => \clock_divider|ALT_INV_div_clks\(1),
	combout => \sys_clk~combout\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: LABCELL_X23_Y7_N0
\state_mach|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|Add0~9_sumout\ = SUM(( \state_mach|count\(0) ) + ( VCC ) + ( !VCC ))
-- \state_mach|Add0~10\ = CARRY(( \state_mach|count\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \state_mach|ALT_INV_count\(0),
	cin => GND,
	sumout => \state_mach|Add0~9_sumout\,
	cout => \state_mach|Add0~10\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: LABCELL_X22_Y9_N21
\state_mach|key_prev~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|key_prev~0_combout\ = ( !\KEY[0]~input_o\ & ( !\SW[8]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[8]~input_o\,
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \state_mach|key_prev~0_combout\);

-- Location: FF_X22_Y9_N23
\state_mach|key_prev[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \state_mach|key_prev~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|key_prev\(0));

-- Location: LABCELL_X22_Y9_N24
\state_mach|top_state[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|top_state[0]~1_combout\ = ( !\state_mach|top_state\(0) & ( ((!\KEY[0]~input_o\ & (!\state_mach|key_prev\(0) & ((!\state_mach|top_state\(1)))))) ) ) # ( \state_mach|top_state\(0) & ( ((!\SW[8]~input_o\ & ((!\state_mach|init_sram_state\(0)) # 
-- ((!\state_mach|init_sram_state\(1)) # (\state_mach|top_state\(1)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1100000011000000111110100000000000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \state_mach|ALT_INV_init_sram_state\(0),
	datab => \ALT_INV_KEY[0]~input_o\,
	datac => \state_mach|ALT_INV_init_sram_state\(1),
	datad => \ALT_INV_SW[8]~input_o\,
	datae => \state_mach|ALT_INV_top_state\(0),
	dataf => \state_mach|ALT_INV_top_state\(1),
	datag => \state_mach|ALT_INV_key_prev\(0),
	combout => \state_mach|top_state[0]~1_combout\);

-- Location: FF_X22_Y9_N26
\state_mach|top_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \state_mach|top_state[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|top_state\(0));

-- Location: LABCELL_X22_Y9_N30
\state_mach|top_state[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|top_state[1]~0_combout\ = ( \state_mach|top_state\(0) & ( (\state_mach|init_sram_state\(1) & \state_mach|init_sram_state\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \state_mach|ALT_INV_init_sram_state\(1),
	datac => \state_mach|ALT_INV_init_sram_state\(0),
	dataf => \state_mach|ALT_INV_top_state\(0),
	combout => \state_mach|top_state[1]~0_combout\);

-- Location: LABCELL_X22_Y9_N33
\SW[8]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \SW[8]~_wirecell_combout\ = !\SW[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_SW[8]~input_o\,
	combout => \SW[8]~_wirecell_combout\);

-- Location: FF_X22_Y9_N32
\state_mach|top_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \state_mach|top_state[1]~0_combout\,
	asdata => \SW[8]~_wirecell_combout\,
	sload => \state_mach|top_state\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|top_state\(1));

-- Location: LABCELL_X22_Y9_N3
\state_mach|count[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|count[6]~0_combout\ = ( \state_mach|top_state\(0) & ( (!\state_mach|init_sram_state\(1) & (!\state_mach|top_state\(1) & \state_mach|init_sram_state\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \state_mach|ALT_INV_init_sram_state\(1),
	datac => \state_mach|ALT_INV_top_state\(1),
	datad => \state_mach|ALT_INV_init_sram_state\(0),
	dataf => \state_mach|ALT_INV_top_state\(0),
	combout => \state_mach|count[6]~0_combout\);

-- Location: LABCELL_X23_Y7_N6
\state_mach|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|Add0~17_sumout\ = SUM(( \state_mach|count\(2) ) + ( GND ) + ( \state_mach|Add0~14\ ))
-- \state_mach|Add0~18\ = CARRY(( \state_mach|count\(2) ) + ( GND ) + ( \state_mach|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \state_mach|ALT_INV_count\(2),
	cin => \state_mach|Add0~14\,
	sumout => \state_mach|Add0~17_sumout\,
	cout => \state_mach|Add0~18\);

-- Location: LABCELL_X23_Y7_N9
\state_mach|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|Add0~21_sumout\ = SUM(( \state_mach|count\(3) ) + ( GND ) + ( \state_mach|Add0~18\ ))
-- \state_mach|Add0~22\ = CARRY(( \state_mach|count\(3) ) + ( GND ) + ( \state_mach|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \state_mach|ALT_INV_count\(3),
	cin => \state_mach|Add0~18\,
	sumout => \state_mach|Add0~21_sumout\,
	cout => \state_mach|Add0~22\);

-- Location: LABCELL_X23_Y7_N30
\state_mach|count[6]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|count[6]~2_combout\ = ( \state_mach|count[6]~0_combout\ & ( (!\state_mach|count\(5)) # ((!\state_mach|Equal0~0_combout\) # (\SW[8]~input_o\)) ) ) # ( !\state_mach|count[6]~0_combout\ & ( \SW[8]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111101111111011111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \state_mach|ALT_INV_count\(5),
	datab => \state_mach|ALT_INV_Equal0~0_combout\,
	datac => \ALT_INV_SW[8]~input_o\,
	dataf => \state_mach|ALT_INV_count[6]~0_combout\,
	combout => \state_mach|count[6]~2_combout\);

-- Location: FF_X23_Y7_N23
\state_mach|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \state_mach|Add0~21_sumout\,
	sclr => \state_mach|count[6]~1_combout\,
	sload => VCC,
	ena => \state_mach|count[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|count\(3));

-- Location: LABCELL_X23_Y7_N12
\state_mach|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|Add0~25_sumout\ = SUM(( \state_mach|count\(4) ) + ( GND ) + ( \state_mach|Add0~22\ ))
-- \state_mach|Add0~26\ = CARRY(( \state_mach|count\(4) ) + ( GND ) + ( \state_mach|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \state_mach|ALT_INV_count\(4),
	cin => \state_mach|Add0~22\,
	sumout => \state_mach|Add0~25_sumout\,
	cout => \state_mach|Add0~26\);

-- Location: LABCELL_X23_Y7_N51
\state_mach|count[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|count[4]~feeder_combout\ = ( \state_mach|Add0~25_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_Add0~25_sumout\,
	combout => \state_mach|count[4]~feeder_combout\);

-- Location: FF_X23_Y7_N53
\state_mach|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \state_mach|count[4]~feeder_combout\,
	sclr => \state_mach|count[6]~1_combout\,
	ena => \state_mach|count[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|count\(4));

-- Location: LABCELL_X23_Y7_N15
\state_mach|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|Add0~1_sumout\ = SUM(( \state_mach|count\(5) ) + ( GND ) + ( \state_mach|Add0~26\ ))
-- \state_mach|Add0~2\ = CARRY(( \state_mach|count\(5) ) + ( GND ) + ( \state_mach|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \state_mach|ALT_INV_count\(5),
	cin => \state_mach|Add0~26\,
	sumout => \state_mach|Add0~1_sumout\,
	cout => \state_mach|Add0~2\);

-- Location: FF_X23_Y7_N26
\state_mach|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \state_mach|Add0~1_sumout\,
	sclr => \state_mach|count[6]~1_combout\,
	sload => VCC,
	ena => \state_mach|count[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|count\(5));

-- Location: LABCELL_X23_Y7_N33
\state_mach|count[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|count[6]~1_combout\ = ( \state_mach|count\(5) & ( (!\state_mach|count[6]~0_combout\) # (\state_mach|Equal0~0_combout\) ) ) # ( !\state_mach|count\(5) & ( !\state_mach|count[6]~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \state_mach|ALT_INV_Equal0~0_combout\,
	datac => \state_mach|ALT_INV_count[6]~0_combout\,
	dataf => \state_mach|ALT_INV_count\(5),
	combout => \state_mach|count[6]~1_combout\);

-- Location: FF_X23_Y7_N29
\state_mach|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \state_mach|Add0~9_sumout\,
	sclr => \state_mach|count[6]~1_combout\,
	sload => VCC,
	ena => \state_mach|count[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|count\(0));

-- Location: LABCELL_X23_Y7_N3
\state_mach|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|Add0~13_sumout\ = SUM(( \state_mach|count\(1) ) + ( GND ) + ( \state_mach|Add0~10\ ))
-- \state_mach|Add0~14\ = CARRY(( \state_mach|count\(1) ) + ( GND ) + ( \state_mach|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \state_mach|ALT_INV_count\(1),
	cin => \state_mach|Add0~10\,
	sumout => \state_mach|Add0~13_sumout\,
	cout => \state_mach|Add0~14\);

-- Location: FF_X23_Y7_N44
\state_mach|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \state_mach|Add0~13_sumout\,
	sclr => \state_mach|count[6]~1_combout\,
	sload => VCC,
	ena => \state_mach|count[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|count\(1));

-- Location: LABCELL_X23_Y7_N48
\state_mach|count[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|count[2]~feeder_combout\ = ( \state_mach|Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_Add0~17_sumout\,
	combout => \state_mach|count[2]~feeder_combout\);

-- Location: FF_X23_Y7_N50
\state_mach|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \state_mach|count[2]~feeder_combout\,
	sclr => \state_mach|count[6]~1_combout\,
	ena => \state_mach|count[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|count\(2));

-- Location: LABCELL_X23_Y7_N18
\state_mach|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|Add0~5_sumout\ = SUM(( \state_mach|count\(6) ) + ( GND ) + ( \state_mach|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \state_mach|ALT_INV_count\(6),
	cin => \state_mach|Add0~2\,
	sumout => \state_mach|Add0~5_sumout\);

-- Location: LABCELL_X23_Y7_N24
\state_mach|count[6]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|count[6]~3_combout\ = ( \state_mach|count\(5) & ( \SW[8]~input_o\ & ( (\state_mach|Add0~5_sumout\ & (\state_mach|count[6]~0_combout\ & !\state_mach|Equal0~0_combout\)) ) ) ) # ( !\state_mach|count\(5) & ( \SW[8]~input_o\ & ( 
-- (\state_mach|Add0~5_sumout\ & \state_mach|count[6]~0_combout\) ) ) ) # ( \state_mach|count\(5) & ( !\SW[8]~input_o\ & ( (!\state_mach|count[6]~0_combout\ & (((\state_mach|count\(6))))) # (\state_mach|count[6]~0_combout\ & ((!\state_mach|Equal0~0_combout\ 
-- & (\state_mach|Add0~5_sumout\)) # (\state_mach|Equal0~0_combout\ & ((\state_mach|count\(6)))))) ) ) ) # ( !\state_mach|count\(5) & ( !\SW[8]~input_o\ & ( (!\state_mach|count[6]~0_combout\ & ((\state_mach|count\(6)))) # (\state_mach|count[6]~0_combout\ & 
-- (\state_mach|Add0~5_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010000111100010001000100010001000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \state_mach|ALT_INV_Add0~5_sumout\,
	datab => \state_mach|ALT_INV_count[6]~0_combout\,
	datac => \state_mach|ALT_INV_count\(6),
	datad => \state_mach|ALT_INV_Equal0~0_combout\,
	datae => \state_mach|ALT_INV_count\(5),
	dataf => \ALT_INV_SW[8]~input_o\,
	combout => \state_mach|count[6]~3_combout\);

-- Location: FF_X23_Y7_N38
\state_mach|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \state_mach|count[6]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|count\(6));

-- Location: LABCELL_X23_Y7_N36
\state_mach|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|Equal0~0_combout\ = ( \state_mach|count\(6) & ( \state_mach|count\(4) & ( (\state_mach|count\(2) & (\state_mach|count\(1) & (\state_mach|count\(3) & \state_mach|count\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \state_mach|ALT_INV_count\(2),
	datab => \state_mach|ALT_INV_count\(1),
	datac => \state_mach|ALT_INV_count\(3),
	datad => \state_mach|ALT_INV_count\(0),
	datae => \state_mach|ALT_INV_count\(6),
	dataf => \state_mach|ALT_INV_count\(4),
	combout => \state_mach|Equal0~0_combout\);

-- Location: LABCELL_X22_Y9_N18
\state_mach|init_sram_state[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|init_sram_state[0]~0_combout\ = ( !\state_mach|top_state\(1) & ( \state_mach|top_state\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \state_mach|ALT_INV_top_state\(0),
	dataf => \state_mach|ALT_INV_top_state\(1),
	combout => \state_mach|init_sram_state[0]~0_combout\);

-- Location: LABCELL_X23_Y7_N54
\state_mach|init_sram_state[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|init_sram_state[1]~2_combout\ = ( \state_mach|init_sram_state\(1) & ( \state_mach|init_sram_state[0]~0_combout\ & ( (!\SW[8]~input_o\) # (!\state_mach|init_sram_state\(0)) ) ) ) # ( !\state_mach|init_sram_state\(1) & ( 
-- \state_mach|init_sram_state[0]~0_combout\ & ( (\state_mach|Equal0~0_combout\ & (\state_mach|count\(5) & \state_mach|init_sram_state\(0))) ) ) ) # ( \state_mach|init_sram_state\(1) & ( !\state_mach|init_sram_state[0]~0_combout\ & ( !\SW[8]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000111111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[8]~input_o\,
	datab => \state_mach|ALT_INV_Equal0~0_combout\,
	datac => \state_mach|ALT_INV_count\(5),
	datad => \state_mach|ALT_INV_init_sram_state\(0),
	datae => \state_mach|ALT_INV_init_sram_state\(1),
	dataf => \state_mach|ALT_INV_init_sram_state[0]~0_combout\,
	combout => \state_mach|init_sram_state[1]~2_combout\);

-- Location: FF_X22_Y9_N11
\state_mach|init_sram_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \state_mach|init_sram_state[1]~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|init_sram_state\(1));

-- Location: LABCELL_X23_Y7_N45
\state_mach|init_sram_state[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|init_sram_state[0]~1_combout\ = ( !\state_mach|init_sram_state\(0) & ( \SW[8]~input_o\ & ( \state_mach|init_sram_state[0]~0_combout\ ) ) ) # ( \state_mach|init_sram_state\(0) & ( !\SW[8]~input_o\ & ( 
-- ((!\state_mach|init_sram_state[0]~0_combout\) # ((!\state_mach|Equal0~0_combout\) # (!\state_mach|count\(5)))) # (\state_mach|init_sram_state\(1)) ) ) ) # ( !\state_mach|init_sram_state\(0) & ( !\SW[8]~input_o\ & ( 
-- \state_mach|init_sram_state[0]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111111111111110100110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \state_mach|ALT_INV_init_sram_state\(1),
	datab => \state_mach|ALT_INV_init_sram_state[0]~0_combout\,
	datac => \state_mach|ALT_INV_Equal0~0_combout\,
	datad => \state_mach|ALT_INV_count\(5),
	datae => \state_mach|ALT_INV_init_sram_state\(0),
	dataf => \ALT_INV_SW[8]~input_o\,
	combout => \state_mach|init_sram_state[0]~1_combout\);

-- Location: FF_X22_Y9_N2
\state_mach|init_sram_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \state_mach|init_sram_state[0]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|init_sram_state\(0));

-- Location: FF_X23_Y7_N58
\state_mach|leds[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \state_mach|init_sram_state\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|leds\(0));

-- Location: FF_X23_Y7_N40
\state_mach|leds[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \state_mach|init_sram_state\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|leds\(1));

-- Location: FF_X22_Y9_N44
\state_mach|leds[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \state_mach|top_state\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|leds\(2));

-- Location: FF_X22_Y9_N28
\state_mach|leds[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \state_mach|top_state\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|leds\(3));

-- Location: LABCELL_X22_Y9_N6
\state_mach|db_state[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|db_state[0]~0_combout\ = ( \state_mach|db_state\(0) & ( (!\state_mach|top_state\(1) & ((!\state_mach|init_sram_state\(0)) # ((!\state_mach|top_state\(0)) # (!\state_mach|init_sram_state\(1))))) # (\state_mach|top_state\(1) & 
-- (((\state_mach|top_state\(0))))) ) ) # ( !\state_mach|db_state\(0) & ( (!\state_mach|init_sram_state\(0) & (!\state_mach|top_state\(1) & (\state_mach|top_state\(0) & !\state_mach|init_sram_state\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000011001111110010111100111111001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \state_mach|ALT_INV_init_sram_state\(0),
	datab => \state_mach|ALT_INV_top_state\(1),
	datac => \state_mach|ALT_INV_top_state\(0),
	datad => \state_mach|ALT_INV_init_sram_state\(1),
	dataf => \state_mach|ALT_INV_db_state\(0),
	combout => \state_mach|db_state[0]~0_combout\);

-- Location: FF_X22_Y9_N41
\state_mach|db_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \state_mach|db_state[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|db_state\(0));

-- Location: LABCELL_X22_Y9_N0
\state_mach|db_state[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|db_state[1]~1_combout\ = ( \state_mach|top_state\(0) & ( (\state_mach|db_state\(1) & ((!\state_mach|init_sram_state\(1) $ (!\state_mach|init_sram_state\(0))) # (\state_mach|top_state\(1)))) ) ) # ( !\state_mach|top_state\(0) & ( 
-- (\state_mach|db_state\(1)) # (\state_mach|top_state\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100000111000010110000011100001011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \state_mach|ALT_INV_init_sram_state\(1),
	datab => \state_mach|ALT_INV_top_state\(1),
	datac => \state_mach|ALT_INV_db_state\(1),
	datad => \state_mach|ALT_INV_init_sram_state\(0),
	dataf => \state_mach|ALT_INV_top_state\(0),
	combout => \state_mach|db_state[1]~1_combout\);

-- Location: FF_X22_Y9_N38
\state_mach|db_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \state_mach|db_state[1]~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|db_state\(1));

-- Location: LABCELL_X22_Y9_N36
\Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~0_combout\ = ( \state_mach|db_state\(1) & ( !\state_mach|db_state\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \state_mach|ALT_INV_db_state\(0),
	datae => \state_mach|ALT_INV_db_state\(1),
	combout => \Decoder0~0_combout\);

-- Location: FF_X22_Y13_N44
\sram_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \Decoder0~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sram_state(1));

-- Location: LABCELL_X22_Y9_N45
\Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Decoder0~1_combout\ = ( !\state_mach|db_state\(1) & ( \state_mach|db_state\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \state_mach|ALT_INV_db_state\(0),
	datae => \state_mach|ALT_INV_db_state\(1),
	combout => \Decoder0~1_combout\);

-- Location: FF_X22_Y9_N47
\sram_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sram_state(0));

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: LABCELL_X22_Y9_N57
\state_mach|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|Mux29~0_combout\ = ( \state_mach|count\(5) & ( (!\state_mach|top_state\(1)) # (\SW[5]~input_o\) ) ) # ( !\state_mach|count\(5) & ( (\state_mach|top_state\(1) & \SW[5]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \state_mach|ALT_INV_top_state\(1),
	datac => \ALT_INV_SW[5]~input_o\,
	dataf => \state_mach|ALT_INV_count\(5),
	combout => \state_mach|Mux29~0_combout\);

-- Location: LABCELL_X22_Y9_N9
\state_mach|addr_bus[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|addr_bus[3]~0_combout\ = ( \state_mach|top_state\(0) & ( (\state_mach|init_sram_state\(0) & (!\state_mach|top_state\(1) & !\state_mach|init_sram_state\(1))) ) ) # ( !\state_mach|top_state\(0) & ( \state_mach|top_state\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \state_mach|ALT_INV_init_sram_state\(0),
	datab => \state_mach|ALT_INV_top_state\(1),
	datad => \state_mach|ALT_INV_init_sram_state\(1),
	dataf => \state_mach|ALT_INV_top_state\(0),
	combout => \state_mach|addr_bus[3]~0_combout\);

-- Location: FF_X22_Y9_N59
\state_mach|addr_bus[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \state_mach|Mux29~0_combout\,
	ena => \state_mach|addr_bus[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|addr_bus\(5));

-- Location: LABCELL_X17_Y10_N24
\memory|mar[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|mar[5]~feeder_combout\ = ( \state_mach|addr_bus\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_addr_bus\(5),
	combout => \memory|mar[5]~feeder_combout\);

-- Location: LABCELL_X22_Y11_N42
\WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \WideOr0~0_combout\ = ( !\state_mach|db_state\(1) & ( \state_mach|db_state\(0) ) ) # ( \state_mach|db_state\(1) & ( !\state_mach|db_state\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \state_mach|ALT_INV_db_state\(1),
	dataf => \state_mach|ALT_INV_db_state\(0),
	combout => \WideOr0~0_combout\);

-- Location: FF_X22_Y11_N44
\sram_state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => sram_state(2));

-- Location: LABCELL_X16_Y10_N0
\memory|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|always0~0_combout\ = ( sram_state(0) & ( (sram_state(2) & !sram_state(1)) ) ) # ( !sram_state(0) & ( (sram_state(2) & sram_state(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(2),
	datac => ALT_INV_sram_state(1),
	dataf => ALT_INV_sram_state(0),
	combout => \memory|always0~0_combout\);

-- Location: FF_X17_Y10_N26
\memory|mar[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_sys_clk~combout\,
	d => \memory|mar[5]~feeder_combout\,
	ena => \memory|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|mar\(5));

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: LABCELL_X22_Y9_N54
\state_mach|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|Mux30~0_combout\ = ( \state_mach|count\(4) & ( (!\state_mach|top_state\(1)) # (\SW[4]~input_o\) ) ) # ( !\state_mach|count\(4) & ( (\state_mach|top_state\(1) & \SW[4]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \state_mach|ALT_INV_top_state\(1),
	datac => \ALT_INV_SW[4]~input_o\,
	dataf => \state_mach|ALT_INV_count\(4),
	combout => \state_mach|Mux30~0_combout\);

-- Location: FF_X22_Y9_N56
\state_mach|addr_bus[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \state_mach|Mux30~0_combout\,
	ena => \state_mach|addr_bus[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|addr_bus\(4));

-- Location: FF_X13_Y9_N14
\memory|mar[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_sys_clk~combout\,
	asdata => \state_mach|addr_bus\(4),
	sload => VCC,
	ena => \memory|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|mar\(4));

-- Location: LABCELL_X11_Y13_N48
\memory|memory~1698feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1698feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1698feeder_combout\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: LABCELL_X22_Y7_N57
\state_mach|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|Mux28~0_combout\ = ( \state_mach|count\(6) & ( \state_mach|top_state\(1) & ( \SW[6]~input_o\ ) ) ) # ( !\state_mach|count\(6) & ( \state_mach|top_state\(1) & ( \SW[6]~input_o\ ) ) ) # ( \state_mach|count\(6) & ( !\state_mach|top_state\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SW[6]~input_o\,
	datae => \state_mach|ALT_INV_count\(6),
	dataf => \state_mach|ALT_INV_top_state\(1),
	combout => \state_mach|Mux28~0_combout\);

-- Location: FF_X22_Y7_N59
\state_mach|addr_bus[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \state_mach|Mux28~0_combout\,
	ena => \state_mach|addr_bus[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|addr_bus\(6));

-- Location: FF_X16_Y10_N26
\memory|mar[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_sys_clk~combout\,
	asdata => \state_mach|addr_bus\(6),
	sload => VCC,
	ena => \memory|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|mar\(6));

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: LABCELL_X22_Y9_N51
\state_mach|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|Mux33~0_combout\ = ( \SW[1]~input_o\ & ( (\state_mach|count\(1)) # (\state_mach|top_state\(1)) ) ) # ( !\SW[1]~input_o\ & ( (!\state_mach|top_state\(1) & \state_mach|count\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \state_mach|ALT_INV_top_state\(1),
	datad => \state_mach|ALT_INV_count\(1),
	dataf => \ALT_INV_SW[1]~input_o\,
	combout => \state_mach|Mux33~0_combout\);

-- Location: FF_X22_Y9_N53
\state_mach|addr_bus[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \state_mach|Mux33~0_combout\,
	ena => \state_mach|addr_bus[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|addr_bus\(1));

-- Location: FF_X16_Y10_N56
\memory|mar[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_sys_clk~combout\,
	asdata => \state_mach|addr_bus\(1),
	sload => VCC,
	ena => \memory|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|mar\(1));

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: LABCELL_X22_Y9_N15
\state_mach|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|Mux31~0_combout\ = ( \state_mach|count\(3) & ( (!\state_mach|top_state\(1)) # (\SW[3]~input_o\) ) ) # ( !\state_mach|count\(3) & ( (\state_mach|top_state\(1) & \SW[3]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \state_mach|ALT_INV_top_state\(1),
	datad => \ALT_INV_SW[3]~input_o\,
	dataf => \state_mach|ALT_INV_count\(3),
	combout => \state_mach|Mux31~0_combout\);

-- Location: FF_X22_Y9_N17
\state_mach|addr_bus[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \state_mach|Mux31~0_combout\,
	ena => \state_mach|addr_bus[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|addr_bus\(3));

-- Location: LABCELL_X16_Y10_N42
\memory|mar[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|mar[3]~feeder_combout\ = ( \state_mach|addr_bus\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_addr_bus\(3),
	combout => \memory|mar[3]~feeder_combout\);

-- Location: FF_X16_Y10_N44
\memory|mar[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_sys_clk~combout\,
	d => \memory|mar[3]~feeder_combout\,
	ena => \memory|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|mar\(3));

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: LABCELL_X22_Y9_N12
\state_mach|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|Mux32~0_combout\ = ( \state_mach|count\(2) & ( (!\state_mach|top_state\(1)) # (\SW[2]~input_o\) ) ) # ( !\state_mach|count\(2) & ( (\state_mach|top_state\(1) & \SW[2]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \state_mach|ALT_INV_top_state\(1),
	datac => \ALT_INV_SW[2]~input_o\,
	dataf => \state_mach|ALT_INV_count\(2),
	combout => \state_mach|Mux32~0_combout\);

-- Location: FF_X22_Y9_N14
\state_mach|addr_bus[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \state_mach|Mux32~0_combout\,
	ena => \state_mach|addr_bus[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|addr_bus\(2));

-- Location: FF_X16_Y10_N14
\memory|mar[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_sys_clk~combout\,
	asdata => \state_mach|addr_bus\(2),
	sload => VCC,
	ena => \memory|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|mar\(2));

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LABCELL_X22_Y9_N48
\state_mach|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|Mux34~0_combout\ = (!\state_mach|top_state\(1) & ((\state_mach|count\(0)))) # (\state_mach|top_state\(1) & (\SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \state_mach|ALT_INV_top_state\(1),
	datac => \ALT_INV_SW[0]~input_o\,
	datad => \state_mach|ALT_INV_count\(0),
	combout => \state_mach|Mux34~0_combout\);

-- Location: FF_X22_Y9_N50
\state_mach|addr_bus[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \state_mach|Mux34~0_combout\,
	ena => \state_mach|addr_bus[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|addr_bus\(0));

-- Location: LABCELL_X16_Y10_N36
\memory|mar[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|mar[0]~feeder_combout\ = ( \state_mach|addr_bus\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_addr_bus\(0),
	combout => \memory|mar[0]~feeder_combout\);

-- Location: FF_X16_Y10_N38
\memory|mar[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_sys_clk~combout\,
	d => \memory|mar[0]~feeder_combout\,
	ena => \memory|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|mar\(0));

-- Location: MLABCELL_X21_Y11_N30
\memory|memory~33188\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33188_combout\ = ( !\memory|mar\(2) & ( !\memory|mar\(0) & ( (\memory|mar\(5) & (\memory|mar\(1) & (!\memory|mar\(4) & \memory|mar\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~33188_combout\);

-- Location: MLABCELL_X21_Y12_N36
\memory|memory~33189\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33189_combout\ = ( sram_state(0) & ( (sram_state(2) & (!sram_state(1) & (\memory|mar\(6) & \memory|memory~33188_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(2),
	datab => ALT_INV_sram_state(1),
	datac => \memory|ALT_INV_mar\(6),
	datad => \memory|ALT_INV_memory~33188_combout\,
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33189_combout\);

-- Location: FF_X11_Y13_N49
\memory|memory~1698\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1698feeder_combout\,
	ena => \memory|memory~33189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1698_q\);

-- Location: LABCELL_X11_Y13_N36
\memory|memory~1442feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1442feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1442feeder_combout\);

-- Location: LABCELL_X19_Y11_N6
\memory|memory~33186\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33186_combout\ = ( !\memory|mar\(5) & ( !\memory|mar\(2) & ( (\memory|mar\(3) & (\memory|mar\(4) & (\memory|mar\(1) & !\memory|mar\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(3),
	datab => \memory|ALT_INV_mar\(4),
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_mar\(5),
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33186_combout\);

-- Location: MLABCELL_X15_Y12_N21
\memory|memory~33187\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33187_combout\ = ( !sram_state(1) & ( (\memory|mar\(6) & (sram_state(0) & (sram_state(2) & \memory|memory~33186_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(0),
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_memory~33186_combout\,
	dataf => ALT_INV_sram_state(1),
	combout => \memory|memory~33187_combout\);

-- Location: FF_X11_Y13_N37
\memory|memory~1442\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1442feeder_combout\,
	ena => \memory|memory~33187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1442_q\);

-- Location: LABCELL_X12_Y12_N12
\memory|memory~33190\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33190_combout\ = ( \memory|mar\(3) & ( \memory|mar\(4) & ( (!\memory|mar\(0) & (!\memory|mar\(2) & (\memory|mar\(1) & \memory|mar\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~33190_combout\);

-- Location: LABCELL_X12_Y12_N42
\memory|memory~33191\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33191_combout\ = ( \memory|mar\(6) & ( (!sram_state(1) & (\memory|memory~33190_combout\ & (sram_state(0) & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => \memory|ALT_INV_memory~33190_combout\,
	datac => ALT_INV_sram_state(0),
	datad => ALT_INV_sram_state(2),
	dataf => \memory|ALT_INV_mar\(6),
	combout => \memory|memory~33191_combout\);

-- Location: FF_X16_Y14_N50
\memory|memory~1954\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1954_q\);

-- Location: MLABCELL_X25_Y11_N9
\memory|memory~33184\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33184_combout\ = ( !\memory|mar\(2) & ( \memory|mar\(1) & ( (!\memory|mar\(5) & (!\memory|mar\(0) & (!\memory|mar\(4) & \memory|mar\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~33184_combout\);

-- Location: LABCELL_X17_Y11_N33
\memory|memory~33185\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33185_combout\ = ( sram_state(2) & ( sram_state(0) & ( (\memory|memory~33184_combout\ & (\memory|mar\(6) & !sram_state(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33184_combout\,
	datab => \memory|ALT_INV_mar\(6),
	datac => ALT_INV_sram_state(1),
	datae => ALT_INV_sram_state(2),
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33185_combout\);

-- Location: FF_X17_Y11_N13
\memory|memory~1186\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1186_q\);

-- Location: LABCELL_X16_Y14_N48
\memory|memory~32864\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32864_combout\ = ( \memory|memory~1954_q\ & ( \memory|memory~1186_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4)) # ((\memory|memory~1442_q\)))) # (\memory|mar\(5) & (((\memory|memory~1698_q\)) # (\memory|mar\(4)))) ) ) ) # ( 
-- !\memory|memory~1954_q\ & ( \memory|memory~1186_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4)) # ((\memory|memory~1442_q\)))) # (\memory|mar\(5) & (!\memory|mar\(4) & (\memory|memory~1698_q\))) ) ) ) # ( \memory|memory~1954_q\ & ( !\memory|memory~1186_q\ 
-- & ( (!\memory|mar\(5) & (\memory|mar\(4) & ((\memory|memory~1442_q\)))) # (\memory|mar\(5) & (((\memory|memory~1698_q\)) # (\memory|mar\(4)))) ) ) ) # ( !\memory|memory~1954_q\ & ( !\memory|memory~1186_q\ & ( (!\memory|mar\(5) & (\memory|mar\(4) & 
-- ((\memory|memory~1442_q\)))) # (\memory|mar\(5) & (!\memory|mar\(4) & (\memory|memory~1698_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_mar\(4),
	datac => \memory|ALT_INV_memory~1698_q\,
	datad => \memory|ALT_INV_memory~1442_q\,
	datae => \memory|ALT_INV_memory~1954_q\,
	dataf => \memory|ALT_INV_memory~1186_q\,
	combout => \memory|memory~32864_combout\);

-- Location: MLABCELL_X21_Y15_N9
\memory|memory~1154feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1154feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1154feeder_combout\);

-- Location: LABCELL_X27_Y17_N39
\memory|memory~33120\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33120_combout\ = ( \memory|mar\(3) & ( !\memory|mar\(5) & ( (!\memory|mar\(1) & (!\memory|mar\(0) & (!\memory|mar\(2) & !\memory|mar\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33120_combout\);

-- Location: MLABCELL_X21_Y15_N12
\memory|memory~33121\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33121_combout\ = ( !sram_state(1) & ( (\memory|memory~33120_combout\ & (sram_state(2) & (sram_state(0) & \memory|mar\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33120_combout\,
	datab => ALT_INV_sram_state(2),
	datac => ALT_INV_sram_state(0),
	datad => \memory|ALT_INV_mar\(6),
	dataf => ALT_INV_sram_state(1),
	combout => \memory|memory~33121_combout\);

-- Location: FF_X21_Y15_N10
\memory|memory~1154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1154feeder_combout\,
	ena => \memory|memory~33121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1154_q\);

-- Location: MLABCELL_X21_Y15_N39
\memory|memory~1410feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1410feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1410feeder_combout\);

-- Location: LABCELL_X27_Y17_N30
\memory|memory~33122\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33122_combout\ = ( \memory|mar\(3) & ( !\memory|mar\(5) & ( (\memory|mar\(4) & (!\memory|mar\(0) & (!\memory|mar\(1) & !\memory|mar\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33122_combout\);

-- Location: MLABCELL_X21_Y15_N18
\memory|memory~33123\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33123_combout\ = ( !sram_state(1) & ( (\memory|memory~33122_combout\ & (sram_state(2) & (sram_state(0) & \memory|mar\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33122_combout\,
	datab => ALT_INV_sram_state(2),
	datac => ALT_INV_sram_state(0),
	datad => \memory|ALT_INV_mar\(6),
	dataf => ALT_INV_sram_state(1),
	combout => \memory|memory~33123_combout\);

-- Location: FF_X21_Y15_N40
\memory|memory~1410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1410feeder_combout\,
	ena => \memory|memory~33123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1410_q\);

-- Location: LABCELL_X12_Y12_N51
\memory|memory~33126\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33126_combout\ = ( \memory|mar\(3) & ( !\memory|mar\(2) & ( (!\memory|mar\(0) & (\memory|mar\(5) & (\memory|mar\(4) & !\memory|mar\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(5),
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33126_combout\);

-- Location: LABCELL_X12_Y12_N30
\memory|memory~33127\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33127_combout\ = ( \memory|mar\(6) & ( (!sram_state(1) & (sram_state(2) & (\memory|memory~33126_combout\ & sram_state(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => ALT_INV_sram_state(2),
	datac => \memory|ALT_INV_memory~33126_combout\,
	datad => ALT_INV_sram_state(0),
	dataf => \memory|ALT_INV_mar\(6),
	combout => \memory|memory~33127_combout\);

-- Location: FF_X16_Y14_N26
\memory|memory~1922\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1922_q\);

-- Location: LABCELL_X12_Y13_N51
\memory|memory~1666feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1666feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1666feeder_combout\);

-- Location: LABCELL_X12_Y12_N3
\memory|memory~33124\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33124_combout\ = ( \memory|mar\(3) & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & (\memory|mar\(5) & (!\memory|mar\(2) & !\memory|mar\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(5),
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~33124_combout\);

-- Location: MLABCELL_X21_Y12_N12
\memory|memory~33125\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33125_combout\ = ( sram_state(0) & ( (\memory|memory~33124_combout\ & (!sram_state(1) & (sram_state(2) & \memory|mar\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33124_combout\,
	datab => ALT_INV_sram_state(1),
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_mar\(6),
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33125_combout\);

-- Location: FF_X12_Y13_N52
\memory|memory~1666\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1666feeder_combout\,
	ena => \memory|memory~33125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1666_q\);

-- Location: LABCELL_X16_Y14_N24
\memory|memory~32862\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32862_combout\ = ( \memory|memory~1922_q\ & ( \memory|memory~1666_q\ & ( ((!\memory|mar\(4) & (\memory|memory~1154_q\)) # (\memory|mar\(4) & ((\memory|memory~1410_q\)))) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~1922_q\ & ( 
-- \memory|memory~1666_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~1154_q\)) # (\memory|mar\(4) & ((\memory|memory~1410_q\))))) # (\memory|mar\(5) & (!\memory|mar\(4))) ) ) ) # ( \memory|memory~1922_q\ & ( !\memory|memory~1666_q\ & ( 
-- (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~1154_q\)) # (\memory|mar\(4) & ((\memory|memory~1410_q\))))) # (\memory|mar\(5) & (\memory|mar\(4))) ) ) ) # ( !\memory|memory~1922_q\ & ( !\memory|memory~1666_q\ & ( (!\memory|mar\(5) & 
-- ((!\memory|mar\(4) & (\memory|memory~1154_q\)) # (\memory|mar\(4) & ((\memory|memory~1410_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_mar\(4),
	datac => \memory|ALT_INV_memory~1154_q\,
	datad => \memory|ALT_INV_memory~1410_q\,
	datae => \memory|ALT_INV_memory~1922_q\,
	dataf => \memory|ALT_INV_memory~1666_q\,
	combout => \memory|memory~32862_combout\);

-- Location: LABCELL_X23_Y9_N15
\memory|memory~1682feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1682feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1682feeder_combout\);

-- Location: MLABCELL_X15_Y12_N27
\memory|memory~33156\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33156_combout\ = ( \memory|mar\(5) & ( \memory|mar\(0) & ( (!\memory|mar\(4) & (\memory|mar\(3) & (!\memory|mar\(2) & !\memory|mar\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_mar\(5),
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~33156_combout\);

-- Location: MLABCELL_X15_Y12_N45
\memory|memory~33157\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33157_combout\ = ( !sram_state(1) & ( (\memory|mar\(6) & (sram_state(0) & (sram_state(2) & \memory|memory~33156_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(0),
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_memory~33156_combout\,
	dataf => ALT_INV_sram_state(1),
	combout => \memory|memory~33157_combout\);

-- Location: FF_X23_Y9_N16
\memory|memory~1682\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1682feeder_combout\,
	ena => \memory|memory~33157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1682_q\);

-- Location: LABCELL_X18_Y9_N15
\memory|memory~1426feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1426feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1426feeder_combout\);

-- Location: LABCELL_X22_Y12_N12
\memory|memory~33154\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33154_combout\ = ( \memory|mar\(4) & ( !\memory|mar\(1) & ( (\memory|mar\(0) & (\memory|mar\(3) & (!\memory|mar\(2) & !\memory|mar\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_mar\(4),
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~33154_combout\);

-- Location: LABCELL_X22_Y8_N57
\memory|memory~33155\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33155_combout\ = ( sram_state(2) & ( \memory|memory~33154_combout\ & ( (sram_state(0) & (\memory|mar\(6) & !sram_state(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datac => \memory|ALT_INV_mar\(6),
	datad => ALT_INV_sram_state(1),
	datae => ALT_INV_sram_state(2),
	dataf => \memory|ALT_INV_memory~33154_combout\,
	combout => \memory|memory~33155_combout\);

-- Location: FF_X18_Y9_N16
\memory|memory~1426\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1426feeder_combout\,
	ena => \memory|memory~33155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1426_q\);

-- Location: LABCELL_X18_Y16_N54
\memory|memory~33158\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33158_combout\ = ( !\memory|mar\(2) & ( \memory|mar\(5) & ( (\memory|mar\(4) & (\memory|mar\(0) & (!\memory|mar\(1) & \memory|mar\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33158_combout\);

-- Location: MLABCELL_X15_Y12_N33
\memory|memory~33159\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33159_combout\ = ( sram_state(2) & ( (\memory|mar\(6) & (!sram_state(1) & (sram_state(0) & \memory|memory~33158_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(1),
	datac => ALT_INV_sram_state(0),
	datad => \memory|ALT_INV_memory~33158_combout\,
	dataf => ALT_INV_sram_state(2),
	combout => \memory|memory~33159_combout\);

-- Location: FF_X16_Y14_N8
\memory|memory~1938\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1938_q\);

-- Location: LABCELL_X18_Y16_N3
\memory|memory~33152\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33152_combout\ = ( \memory|mar\(3) & ( !\memory|mar\(2) & ( (!\memory|mar\(5) & (!\memory|mar\(1) & (!\memory|mar\(4) & \memory|mar\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33152_combout\);

-- Location: MLABCELL_X15_Y12_N42
\memory|memory~33153\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33153_combout\ = ( !sram_state(1) & ( (\memory|mar\(6) & (sram_state(0) & (sram_state(2) & \memory|memory~33152_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(0),
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_memory~33152_combout\,
	dataf => ALT_INV_sram_state(1),
	combout => \memory|memory~33153_combout\);

-- Location: FF_X18_Y16_N47
\memory|memory~1170\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1170_q\);

-- Location: LABCELL_X16_Y14_N6
\memory|memory~32863\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32863_combout\ = ( \memory|memory~1938_q\ & ( \memory|memory~1170_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4)) # ((\memory|memory~1426_q\)))) # (\memory|mar\(5) & (((\memory|memory~1682_q\)) # (\memory|mar\(4)))) ) ) ) # ( 
-- !\memory|memory~1938_q\ & ( \memory|memory~1170_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4)) # ((\memory|memory~1426_q\)))) # (\memory|mar\(5) & (!\memory|mar\(4) & (\memory|memory~1682_q\))) ) ) ) # ( \memory|memory~1938_q\ & ( !\memory|memory~1170_q\ 
-- & ( (!\memory|mar\(5) & (\memory|mar\(4) & ((\memory|memory~1426_q\)))) # (\memory|mar\(5) & (((\memory|memory~1682_q\)) # (\memory|mar\(4)))) ) ) ) # ( !\memory|memory~1938_q\ & ( !\memory|memory~1170_q\ & ( (!\memory|mar\(5) & (\memory|mar\(4) & 
-- ((\memory|memory~1426_q\)))) # (\memory|mar\(5) & (!\memory|mar\(4) & (\memory|memory~1682_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_mar\(4),
	datac => \memory|ALT_INV_memory~1682_q\,
	datad => \memory|ALT_INV_memory~1426_q\,
	datae => \memory|ALT_INV_memory~1938_q\,
	dataf => \memory|ALT_INV_memory~1170_q\,
	combout => \memory|memory~32863_combout\);

-- Location: LABCELL_X24_Y13_N54
\memory|memory~1714feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1714feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1714feeder_combout\);

-- Location: LABCELL_X24_Y14_N54
\memory|memory~33220\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33220_combout\ = ( \memory|mar\(1) & ( !\memory|mar\(4) & ( (!\memory|mar\(2) & (\memory|mar\(5) & (\memory|mar\(0) & \memory|mar\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_mar\(5),
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_mar\(1),
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~33220_combout\);

-- Location: LABCELL_X24_Y11_N45
\memory|memory~33221\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33221_combout\ = ( sram_state(0) & ( (!sram_state(1) & (\memory|mar\(6) & (sram_state(2) & \memory|memory~33220_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => \memory|ALT_INV_mar\(6),
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_memory~33220_combout\,
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33221_combout\);

-- Location: FF_X24_Y13_N55
\memory|memory~1714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1714feeder_combout\,
	ena => \memory|memory~33221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1714_q\);

-- Location: LABCELL_X17_Y12_N24
\memory|memory~1202feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1202feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1202feeder_combout\);

-- Location: MLABCELL_X28_Y12_N42
\memory|memory~33216\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33216_combout\ = ( !\memory|mar\(2) & ( \memory|mar\(1) & ( (!\memory|mar\(4) & (\memory|mar\(3) & (!\memory|mar\(5) & \memory|mar\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~33216_combout\);

-- Location: LABCELL_X17_Y12_N15
\memory|memory~33217\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33217_combout\ = ( \memory|mar\(6) & ( sram_state(0) & ( (!sram_state(1) & (sram_state(2) & \memory|memory~33216_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_memory~33216_combout\,
	datae => \memory|ALT_INV_mar\(6),
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33217_combout\);

-- Location: FF_X17_Y12_N25
\memory|memory~1202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1202feeder_combout\,
	ena => \memory|memory~33217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1202_q\);

-- Location: MLABCELL_X25_Y15_N45
\memory|memory~33222\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33222_combout\ = ( \memory|mar\(1) & ( !\memory|mar\(2) & ( (\memory|mar\(5) & (\memory|mar\(3) & (\memory|mar\(4) & \memory|mar\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_mar\(1),
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33222_combout\);

-- Location: MLABCELL_X21_Y13_N9
\memory|memory~33223\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33223_combout\ = ( \memory|mar\(6) & ( (!sram_state(1) & (\memory|memory~33222_combout\ & (sram_state(0) & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => \memory|ALT_INV_memory~33222_combout\,
	datac => ALT_INV_sram_state(0),
	datad => ALT_INV_sram_state(2),
	dataf => \memory|ALT_INV_mar\(6),
	combout => \memory|memory~33223_combout\);

-- Location: FF_X21_Y13_N50
\memory|memory~1970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1970_q\);

-- Location: LABCELL_X27_Y13_N30
\memory|memory~33218\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33218_combout\ = ( \memory|mar\(1) & ( !\memory|mar\(2) & ( (\memory|mar\(4) & (!\memory|mar\(5) & (\memory|mar\(0) & \memory|mar\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_mar\(5),
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_mar\(1),
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33218_combout\);

-- Location: MLABCELL_X21_Y12_N33
\memory|memory~33219\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33219_combout\ = ( sram_state(2) & ( \memory|memory~33218_combout\ & ( (!sram_state(1) & (\memory|mar\(6) & sram_state(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sram_state(1),
	datac => \memory|ALT_INV_mar\(6),
	datad => ALT_INV_sram_state(0),
	datae => ALT_INV_sram_state(2),
	dataf => \memory|ALT_INV_memory~33218_combout\,
	combout => \memory|memory~33219_combout\);

-- Location: FF_X21_Y13_N44
\memory|memory~1458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1458_q\);

-- Location: MLABCELL_X21_Y13_N48
\memory|memory~32865\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32865_combout\ = ( \memory|memory~1970_q\ & ( \memory|memory~1458_q\ & ( ((!\memory|mar\(5) & ((\memory|memory~1202_q\))) # (\memory|mar\(5) & (\memory|memory~1714_q\))) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~1970_q\ & ( 
-- \memory|memory~1458_q\ & ( (!\memory|mar\(4) & ((!\memory|mar\(5) & ((\memory|memory~1202_q\))) # (\memory|mar\(5) & (\memory|memory~1714_q\)))) # (\memory|mar\(4) & (((!\memory|mar\(5))))) ) ) ) # ( \memory|memory~1970_q\ & ( !\memory|memory~1458_q\ & ( 
-- (!\memory|mar\(4) & ((!\memory|mar\(5) & ((\memory|memory~1202_q\))) # (\memory|mar\(5) & (\memory|memory~1714_q\)))) # (\memory|mar\(4) & (((\memory|mar\(5))))) ) ) ) # ( !\memory|memory~1970_q\ & ( !\memory|memory~1458_q\ & ( (!\memory|mar\(4) & 
-- ((!\memory|mar\(5) & ((\memory|memory~1202_q\))) # (\memory|mar\(5) & (\memory|memory~1714_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_memory~1714_q\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_memory~1202_q\,
	datae => \memory|ALT_INV_memory~1970_q\,
	dataf => \memory|ALT_INV_memory~1458_q\,
	combout => \memory|memory~32865_combout\);

-- Location: LABCELL_X16_Y14_N42
\memory|memory~32866\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32866_combout\ = ( \memory|mar\(1) & ( \memory|memory~32865_combout\ & ( (\memory|mar\(0)) # (\memory|memory~32864_combout\) ) ) ) # ( !\memory|mar\(1) & ( \memory|memory~32865_combout\ & ( (!\memory|mar\(0) & 
-- (\memory|memory~32862_combout\)) # (\memory|mar\(0) & ((\memory|memory~32863_combout\))) ) ) ) # ( \memory|mar\(1) & ( !\memory|memory~32865_combout\ & ( (\memory|memory~32864_combout\ & !\memory|mar\(0)) ) ) ) # ( !\memory|mar\(1) & ( 
-- !\memory|memory~32865_combout\ & ( (!\memory|mar\(0) & (\memory|memory~32862_combout\)) # (\memory|mar\(0) & ((\memory|memory~32863_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32864_combout\,
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_memory~32862_combout\,
	datad => \memory|ALT_INV_memory~32863_combout\,
	datae => \memory|ALT_INV_mar\(1),
	dataf => \memory|ALT_INV_memory~32865_combout\,
	combout => \memory|memory~32866_combout\);

-- Location: LABCELL_X16_Y10_N18
\memory|memory~33198\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33198_combout\ = ( !\memory|mar\(0) & ( \memory|mar\(5) & ( (\memory|mar\(1) & (\memory|mar\(3) & (\memory|mar\(4) & \memory|mar\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_mar\(0),
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33198_combout\);

-- Location: LABCELL_X23_Y10_N27
\memory|memory~33199\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33199_combout\ = ( sram_state(2) & ( (sram_state(0) & (!sram_state(1) & (\memory|mar\(6) & \memory|memory~33198_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => ALT_INV_sram_state(1),
	datac => \memory|ALT_INV_mar\(6),
	datad => \memory|ALT_INV_memory~33198_combout\,
	dataf => ALT_INV_sram_state(2),
	combout => \memory|memory~33199_combout\);

-- Location: FF_X17_Y15_N59
\memory|memory~2018\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2018_q\);

-- Location: LABCELL_X18_Y16_N42
\memory|memory~33166\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33166_combout\ = ( \memory|mar\(2) & ( !\memory|mar\(1) & ( (\memory|mar\(0) & (\memory|mar\(3) & (\memory|mar\(5) & \memory|mar\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~33166_combout\);

-- Location: LABCELL_X17_Y15_N15
\memory|memory~33167\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33167_combout\ = ( sram_state(0) & ( (\memory|memory~33166_combout\ & (!sram_state(1) & (sram_state(2) & \memory|mar\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33166_combout\,
	datab => ALT_INV_sram_state(1),
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_mar\(6),
	datae => ALT_INV_sram_state(0),
	combout => \memory|memory~33167_combout\);

-- Location: FF_X17_Y15_N16
\memory|memory~2002\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2002_q\);

-- Location: LABCELL_X16_Y10_N33
\memory|memory~33230\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33230_combout\ = ( \memory|mar\(1) & ( \memory|mar\(2) & ( (\memory|mar\(4) & (\memory|mar\(3) & (\memory|mar\(5) & \memory|mar\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_mar\(1),
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33230_combout\);

-- Location: LABCELL_X23_Y10_N18
\memory|memory~33231\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33231_combout\ = ( sram_state(2) & ( (sram_state(0) & (!sram_state(1) & (\memory|memory~33230_combout\ & \memory|mar\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => ALT_INV_sram_state(1),
	datac => \memory|ALT_INV_memory~33230_combout\,
	datad => \memory|ALT_INV_mar\(6),
	dataf => ALT_INV_sram_state(2),
	combout => \memory|memory~33231_combout\);

-- Location: FF_X13_Y13_N20
\memory|memory~2034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2034_q\);

-- Location: LABCELL_X19_Y11_N48
\memory|memory~33134\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33134_combout\ = ( \memory|mar\(5) & ( \memory|mar\(2) & ( (!\memory|mar\(0) & (\memory|mar\(4) & (!\memory|mar\(1) & \memory|mar\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(4),
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_mar\(5),
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33134_combout\);

-- Location: LABCELL_X19_Y11_N42
\memory|memory~33135\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33135_combout\ = ( \memory|mar\(6) & ( (\memory|memory~33134_combout\ & (sram_state(0) & (sram_state(2) & !sram_state(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33134_combout\,
	datab => ALT_INV_sram_state(0),
	datac => ALT_INV_sram_state(2),
	datad => ALT_INV_sram_state(1),
	dataf => \memory|ALT_INV_mar\(6),
	combout => \memory|memory~33135_combout\);

-- Location: FF_X17_Y15_N47
\memory|memory~1986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1986_q\);

-- Location: LABCELL_X13_Y13_N18
\memory|memory~32870\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32870_combout\ = ( \memory|memory~2034_q\ & ( \memory|memory~1986_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1))) # (\memory|memory~2018_q\))) # (\memory|mar\(0) & (((\memory|mar\(1)) # (\memory|memory~2002_q\)))) ) ) ) # ( 
-- !\memory|memory~2034_q\ & ( \memory|memory~1986_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1))) # (\memory|memory~2018_q\))) # (\memory|mar\(0) & (((\memory|memory~2002_q\ & !\memory|mar\(1))))) ) ) ) # ( \memory|memory~2034_q\ & ( 
-- !\memory|memory~1986_q\ & ( (!\memory|mar\(0) & (\memory|memory~2018_q\ & ((\memory|mar\(1))))) # (\memory|mar\(0) & (((\memory|mar\(1)) # (\memory|memory~2002_q\)))) ) ) ) # ( !\memory|memory~2034_q\ & ( !\memory|memory~1986_q\ & ( (!\memory|mar\(0) & 
-- (\memory|memory~2018_q\ & ((\memory|mar\(1))))) # (\memory|mar\(0) & (((\memory|memory~2002_q\ & !\memory|mar\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~2018_q\,
	datab => \memory|ALT_INV_memory~2002_q\,
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~2034_q\,
	dataf => \memory|ALT_INV_memory~1986_q\,
	combout => \memory|memory~32870_combout\);

-- Location: LABCELL_X27_Y17_N42
\memory|memory~33130\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33130_combout\ = ( \memory|mar\(3) & ( !\memory|mar\(5) & ( (\memory|mar\(4) & (!\memory|mar\(0) & (!\memory|mar\(1) & \memory|mar\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33130_combout\);

-- Location: LABCELL_X27_Y15_N21
\memory|memory~33131\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33131_combout\ = ( \memory|memory~33130_combout\ & ( (\memory|mar\(6) & (sram_state(2) & (!sram_state(1) & sram_state(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(2),
	datac => ALT_INV_sram_state(1),
	datad => ALT_INV_sram_state(0),
	dataf => \memory|ALT_INV_memory~33130_combout\,
	combout => \memory|memory~33131_combout\);

-- Location: FF_X24_Y15_N16
\memory|memory~1474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1474_q\);

-- Location: LABCELL_X19_Y9_N9
\memory|memory~1490feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1490feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1490feeder_combout\);

-- Location: LABCELL_X18_Y16_N57
\memory|memory~33162\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33162_combout\ = ( !\memory|mar\(5) & ( \memory|mar\(2) & ( (\memory|mar\(4) & (\memory|mar\(0) & (\memory|mar\(3) & !\memory|mar\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_mar\(5),
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33162_combout\);

-- Location: LABCELL_X24_Y16_N48
\memory|memory~33163\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33163_combout\ = ( !sram_state(1) & ( sram_state(0) & ( (sram_state(2) & (\memory|memory~33162_combout\ & \memory|mar\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sram_state(2),
	datac => \memory|ALT_INV_memory~33162_combout\,
	datad => \memory|ALT_INV_mar\(6),
	datae => ALT_INV_sram_state(1),
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33163_combout\);

-- Location: FF_X19_Y9_N10
\memory|memory~1490\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1490feeder_combout\,
	ena => \memory|memory~33163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1490_q\);

-- Location: LABCELL_X16_Y10_N21
\memory|memory~33226\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33226_combout\ = ( !\memory|mar\(5) & ( \memory|mar\(0) & ( (\memory|mar\(1) & (\memory|mar\(3) & (\memory|mar\(2) & \memory|mar\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_mar\(5),
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~33226_combout\);

-- Location: LABCELL_X24_Y10_N57
\memory|memory~33227\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33227_combout\ = ( \memory|memory~33226_combout\ & ( (\memory|mar\(6) & (sram_state(2) & (sram_state(0) & !sram_state(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(2),
	datac => ALT_INV_sram_state(0),
	datad => ALT_INV_sram_state(1),
	datae => \memory|ALT_INV_memory~33226_combout\,
	combout => \memory|memory~33227_combout\);

-- Location: FF_X22_Y15_N32
\memory|memory~1522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1522_q\);

-- Location: LABCELL_X23_Y10_N39
\memory|memory~33194\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33194_combout\ = ( \memory|mar\(2) & ( !\memory|mar\(5) & ( (!\memory|mar\(0) & (\memory|mar\(1) & (\memory|mar\(4) & \memory|mar\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33194_combout\);

-- Location: LABCELL_X23_Y10_N45
\memory|memory~33195\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33195_combout\ = ( sram_state(2) & ( (sram_state(0) & (!sram_state(1) & (\memory|memory~33194_combout\ & \memory|mar\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => ALT_INV_sram_state(1),
	datac => \memory|ALT_INV_memory~33194_combout\,
	datad => \memory|ALT_INV_mar\(6),
	dataf => ALT_INV_sram_state(2),
	combout => \memory|memory~33195_combout\);

-- Location: FF_X23_Y15_N40
\memory|memory~1506\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1506_q\);

-- Location: LABCELL_X22_Y15_N30
\memory|memory~32868\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32868_combout\ = ( \memory|memory~1522_q\ & ( \memory|memory~1506_q\ & ( ((!\memory|mar\(0) & (\memory|memory~1474_q\)) # (\memory|mar\(0) & ((\memory|memory~1490_q\)))) # (\memory|mar\(1)) ) ) ) # ( !\memory|memory~1522_q\ & ( 
-- \memory|memory~1506_q\ & ( (!\memory|mar\(1) & ((!\memory|mar\(0) & (\memory|memory~1474_q\)) # (\memory|mar\(0) & ((\memory|memory~1490_q\))))) # (\memory|mar\(1) & (((!\memory|mar\(0))))) ) ) ) # ( \memory|memory~1522_q\ & ( !\memory|memory~1506_q\ & ( 
-- (!\memory|mar\(1) & ((!\memory|mar\(0) & (\memory|memory~1474_q\)) # (\memory|mar\(0) & ((\memory|memory~1490_q\))))) # (\memory|mar\(1) & (((\memory|mar\(0))))) ) ) ) # ( !\memory|memory~1522_q\ & ( !\memory|memory~1506_q\ & ( (!\memory|mar\(1) & 
-- ((!\memory|mar\(0) & (\memory|memory~1474_q\)) # (\memory|mar\(0) & ((\memory|memory~1490_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_memory~1474_q\,
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_memory~1490_q\,
	datae => \memory|ALT_INV_memory~1522_q\,
	dataf => \memory|ALT_INV_memory~1506_q\,
	combout => \memory|memory~32868_combout\);

-- Location: LABCELL_X19_Y11_N30
\memory|memory~33192\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33192_combout\ = ( !\memory|mar\(0) & ( \memory|mar\(3) & ( (\memory|mar\(1) & (!\memory|mar\(4) & (\memory|mar\(2) & !\memory|mar\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_mar\(4),
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_mar\(0),
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~33192_combout\);

-- Location: LABCELL_X22_Y12_N18
\memory|memory~33193\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33193_combout\ = ( sram_state(2) & ( \memory|mar\(6) & ( (sram_state(0) & (\memory|memory~33192_combout\ & !sram_state(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => \memory|ALT_INV_memory~33192_combout\,
	datac => ALT_INV_sram_state(1),
	datae => ALT_INV_sram_state(2),
	dataf => \memory|ALT_INV_mar\(6),
	combout => \memory|memory~33193_combout\);

-- Location: FF_X21_Y11_N4
\memory|memory~1250\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1250_q\);

-- Location: LABCELL_X18_Y11_N51
\memory|memory~1234feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1234feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1234feeder_combout\);

-- Location: LABCELL_X18_Y16_N21
\memory|memory~33160\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33160_combout\ = ( !\memory|mar\(5) & ( \memory|mar\(0) & ( (\memory|mar\(2) & (!\memory|mar\(1) & (\memory|mar\(3) & !\memory|mar\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_mar\(5),
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~33160_combout\);

-- Location: LABCELL_X19_Y12_N45
\memory|memory~33161\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33161_combout\ = ( sram_state(2) & ( (sram_state(0) & (\memory|mar\(6) & (!sram_state(1) & \memory|memory~33160_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => \memory|ALT_INV_mar\(6),
	datac => ALT_INV_sram_state(1),
	datad => \memory|ALT_INV_memory~33160_combout\,
	dataf => ALT_INV_sram_state(2),
	combout => \memory|memory~33161_combout\);

-- Location: FF_X18_Y11_N53
\memory|memory~1234\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1234feeder_combout\,
	ena => \memory|memory~33161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1234_q\);

-- Location: LABCELL_X16_Y10_N51
\memory|memory~33224\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33224_combout\ = ( \memory|mar\(1) & ( \memory|mar\(2) & ( (!\memory|mar\(4) & (\memory|mar\(3) & (!\memory|mar\(5) & \memory|mar\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_mar\(1),
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33224_combout\);

-- Location: LABCELL_X19_Y12_N57
\memory|memory~33225\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33225_combout\ = ( sram_state(2) & ( (sram_state(0) & (\memory|memory~33224_combout\ & (!sram_state(1) & \memory|mar\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => \memory|ALT_INV_memory~33224_combout\,
	datac => ALT_INV_sram_state(1),
	datad => \memory|ALT_INV_mar\(6),
	dataf => ALT_INV_sram_state(2),
	combout => \memory|memory~33225_combout\);

-- Location: FF_X18_Y11_N44
\memory|memory~1266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1266_q\);

-- Location: LABCELL_X27_Y17_N3
\memory|memory~33128\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33128_combout\ = ( \memory|mar\(3) & ( !\memory|mar\(5) & ( (!\memory|mar\(1) & (!\memory|mar\(0) & (\memory|mar\(2) & !\memory|mar\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33128_combout\);

-- Location: MLABCELL_X21_Y12_N21
\memory|memory~33129\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33129_combout\ = ( \memory|mar\(6) & ( sram_state(0) & ( (\memory|memory~33128_combout\ & (sram_state(2) & !sram_state(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33128_combout\,
	datab => ALT_INV_sram_state(2),
	datac => ALT_INV_sram_state(1),
	datae => \memory|ALT_INV_mar\(6),
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33129_combout\);

-- Location: FF_X21_Y11_N29
\memory|memory~1218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1218_q\);

-- Location: LABCELL_X18_Y11_N42
\memory|memory~32867\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32867_combout\ = ( \memory|memory~1266_q\ & ( \memory|memory~1218_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1))) # (\memory|memory~1250_q\))) # (\memory|mar\(0) & (((\memory|mar\(1)) # (\memory|memory~1234_q\)))) ) ) ) # ( 
-- !\memory|memory~1266_q\ & ( \memory|memory~1218_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1))) # (\memory|memory~1250_q\))) # (\memory|mar\(0) & (((\memory|memory~1234_q\ & !\memory|mar\(1))))) ) ) ) # ( \memory|memory~1266_q\ & ( 
-- !\memory|memory~1218_q\ & ( (!\memory|mar\(0) & (\memory|memory~1250_q\ & ((\memory|mar\(1))))) # (\memory|mar\(0) & (((\memory|mar\(1)) # (\memory|memory~1234_q\)))) ) ) ) # ( !\memory|memory~1266_q\ & ( !\memory|memory~1218_q\ & ( (!\memory|mar\(0) & 
-- (\memory|memory~1250_q\ & ((\memory|mar\(1))))) # (\memory|mar\(0) & (((\memory|memory~1234_q\ & !\memory|mar\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_memory~1250_q\,
	datac => \memory|ALT_INV_memory~1234_q\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~1266_q\,
	dataf => \memory|ALT_INV_memory~1218_q\,
	combout => \memory|memory~32867_combout\);

-- Location: LABCELL_X16_Y15_N9
\memory|memory~1730feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1730feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1730feeder_combout\);

-- Location: MLABCELL_X25_Y14_N42
\memory|memory~33132\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33132_combout\ = ( !\memory|mar\(4) & ( \memory|mar\(5) & ( (\memory|mar\(2) & (!\memory|mar\(1) & (!\memory|mar\(0) & \memory|mar\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_mar\(4),
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33132_combout\);

-- Location: LABCELL_X16_Y12_N57
\memory|memory~33133\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33133_combout\ = ( sram_state(2) & ( \memory|memory~33132_combout\ & ( (\memory|mar\(6) & (sram_state(0) & !sram_state(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(0),
	datac => ALT_INV_sram_state(1),
	datae => ALT_INV_sram_state(2),
	dataf => \memory|ALT_INV_memory~33132_combout\,
	combout => \memory|memory~33133_combout\);

-- Location: FF_X16_Y15_N10
\memory|memory~1730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1730feeder_combout\,
	ena => \memory|memory~33133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1730_q\);

-- Location: LABCELL_X19_Y11_N24
\memory|memory~33196\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33196_combout\ = ( !\memory|mar\(0) & ( \memory|mar\(3) & ( (\memory|mar\(1) & (\memory|mar\(5) & (\memory|mar\(2) & !\memory|mar\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_mar\(5),
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_mar\(0),
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~33196_combout\);

-- Location: LABCELL_X19_Y12_N39
\memory|memory~33197\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33197_combout\ = ( sram_state(2) & ( (sram_state(0) & (\memory|memory~33196_combout\ & (!sram_state(1) & \memory|mar\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => \memory|ALT_INV_memory~33196_combout\,
	datac => ALT_INV_sram_state(1),
	datad => \memory|ALT_INV_mar\(6),
	dataf => ALT_INV_sram_state(2),
	combout => \memory|memory~33197_combout\);

-- Location: FF_X16_Y15_N49
\memory|memory~1762\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1762_q\);

-- Location: LABCELL_X17_Y10_N54
\memory|memory~33228\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33228_combout\ = ( \memory|mar\(2) & ( !\memory|mar\(4) & ( (\memory|mar\(0) & (\memory|mar\(3) & (\memory|mar\(5) & \memory|mar\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~33228_combout\);

-- Location: LABCELL_X23_Y10_N42
\memory|memory~33229\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33229_combout\ = ( \memory|memory~33228_combout\ & ( (sram_state(0) & (!sram_state(1) & (sram_state(2) & \memory|mar\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => ALT_INV_sram_state(1),
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_mar\(6),
	dataf => \memory|ALT_INV_memory~33228_combout\,
	combout => \memory|memory~33229_combout\);

-- Location: FF_X22_Y15_N8
\memory|memory~1778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1778_q\);

-- Location: LABCELL_X18_Y16_N36
\memory|memory~33164\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33164_combout\ = ( \memory|mar\(3) & ( \memory|mar\(0) & ( (\memory|mar\(2) & (!\memory|mar\(1) & (\memory|mar\(5) & !\memory|mar\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~33164_combout\);

-- Location: MLABCELL_X15_Y12_N3
\memory|memory~33165\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33165_combout\ = ( sram_state(0) & ( (\memory|mar\(6) & (!sram_state(1) & (\memory|memory~33164_combout\ & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(1),
	datac => \memory|ALT_INV_memory~33164_combout\,
	datad => ALT_INV_sram_state(2),
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33165_combout\);

-- Location: FF_X22_Y15_N17
\memory|memory~1746\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1746_q\);

-- Location: LABCELL_X22_Y15_N6
\memory|memory~32869\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32869_combout\ = ( \memory|memory~1778_q\ & ( \memory|memory~1746_q\ & ( ((!\memory|mar\(1) & (\memory|memory~1730_q\)) # (\memory|mar\(1) & ((\memory|memory~1762_q\)))) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~1778_q\ & ( 
-- \memory|memory~1746_q\ & ( (!\memory|mar\(1) & (((\memory|mar\(0))) # (\memory|memory~1730_q\))) # (\memory|mar\(1) & (((!\memory|mar\(0) & \memory|memory~1762_q\)))) ) ) ) # ( \memory|memory~1778_q\ & ( !\memory|memory~1746_q\ & ( (!\memory|mar\(1) & 
-- (\memory|memory~1730_q\ & (!\memory|mar\(0)))) # (\memory|mar\(1) & (((\memory|memory~1762_q\) # (\memory|mar\(0))))) ) ) ) # ( !\memory|memory~1778_q\ & ( !\memory|memory~1746_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & (\memory|memory~1730_q\)) # 
-- (\memory|mar\(1) & ((\memory|memory~1762_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_memory~1730_q\,
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_memory~1762_q\,
	datae => \memory|ALT_INV_memory~1778_q\,
	dataf => \memory|ALT_INV_memory~1746_q\,
	combout => \memory|memory~32869_combout\);

-- Location: LABCELL_X18_Y15_N18
\memory|memory~32871\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32871_combout\ = ( \memory|memory~32869_combout\ & ( \memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~32868_combout\))) # (\memory|mar\(5) & (\memory|memory~32870_combout\)) ) ) ) # ( !\memory|memory~32869_combout\ & ( 
-- \memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~32868_combout\))) # (\memory|mar\(5) & (\memory|memory~32870_combout\)) ) ) ) # ( \memory|memory~32869_combout\ & ( !\memory|mar\(4) & ( (\memory|memory~32867_combout\) # (\memory|mar\(5)) ) ) ) # ( 
-- !\memory|memory~32869_combout\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & \memory|memory~32867_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~32870_combout\,
	datac => \memory|ALT_INV_memory~32868_combout\,
	datad => \memory|ALT_INV_memory~32867_combout\,
	datae => \memory|ALT_INV_memory~32869_combout\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~32871_combout\);

-- Location: MLABCELL_X25_Y16_N27
\memory|memory~1058feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1058feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1058feeder_combout\);

-- Location: LABCELL_X18_Y16_N27
\memory|memory~33168\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33168_combout\ = ( \memory|mar\(1) & ( !\memory|mar\(0) & ( (!\memory|mar\(2) & (!\memory|mar\(3) & (!\memory|mar\(4) & !\memory|mar\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_mar\(1),
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~33168_combout\);

-- Location: LABCELL_X18_Y12_N57
\memory|memory~33169\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33169_combout\ = ( \memory|memory~33168_combout\ & ( (\memory|mar\(6) & (!sram_state(1) & (sram_state(0) & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(1),
	datac => ALT_INV_sram_state(0),
	datad => ALT_INV_sram_state(2),
	dataf => \memory|ALT_INV_memory~33168_combout\,
	combout => \memory|memory~33169_combout\);

-- Location: FF_X25_Y16_N28
\memory|memory~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1058feeder_combout\,
	ena => \memory|memory~33169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1058_q\);

-- Location: LABCELL_X27_Y15_N0
\memory|memory~1026feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1026feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1026feeder_combout\);

-- Location: MLABCELL_X21_Y17_N6
\memory|memory~33104\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33104_combout\ = ( !\memory|mar\(3) & ( !\memory|mar\(2) & ( (!\memory|mar\(5) & (!\memory|mar\(1) & (!\memory|mar\(4) & !\memory|mar\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33104_combout\);

-- Location: LABCELL_X22_Y16_N21
\memory|memory~33105\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33105_combout\ = ( \memory|memory~33104_combout\ & ( (!sram_state(1) & (sram_state(2) & (\memory|mar\(6) & sram_state(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => ALT_INV_sram_state(2),
	datac => \memory|ALT_INV_mar\(6),
	datad => ALT_INV_sram_state(0),
	dataf => \memory|ALT_INV_memory~33104_combout\,
	combout => \memory|memory~33105_combout\);

-- Location: FF_X27_Y15_N2
\memory|memory~1026\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1026feeder_combout\,
	ena => \memory|memory~33105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1026_q\);

-- Location: LABCELL_X19_Y11_N18
\memory|memory~33200\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33200_combout\ = ( !\memory|mar\(5) & ( !\memory|mar\(2) & ( (\memory|mar\(1) & (!\memory|mar\(3) & (\memory|mar\(0) & !\memory|mar\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_mar\(5),
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33200_combout\);

-- Location: LABCELL_X22_Y12_N39
\memory|memory~33201\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33201_combout\ = ( sram_state(2) & ( (!sram_state(1) & (\memory|mar\(6) & (\memory|memory~33200_combout\ & sram_state(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => \memory|ALT_INV_mar\(6),
	datac => \memory|ALT_INV_memory~33200_combout\,
	datad => ALT_INV_sram_state(0),
	datae => ALT_INV_sram_state(2),
	combout => \memory|memory~33201_combout\);

-- Location: FF_X27_Y13_N2
\memory|memory~1074\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1074_q\);

-- Location: LABCELL_X18_Y16_N24
\memory|memory~33136\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33136_combout\ = ( \memory|mar\(0) & ( !\memory|mar\(1) & ( (!\memory|mar\(2) & (!\memory|mar\(3) & (!\memory|mar\(5) & !\memory|mar\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_mar\(0),
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~33136_combout\);

-- Location: LABCELL_X18_Y13_N45
\memory|memory~33137\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33137_combout\ = ( sram_state(0) & ( !sram_state(1) & ( (sram_state(2) & (\memory|memory~33136_combout\ & \memory|mar\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(2),
	datac => \memory|ALT_INV_memory~33136_combout\,
	datad => \memory|ALT_INV_mar\(6),
	datae => ALT_INV_sram_state(0),
	dataf => ALT_INV_sram_state(1),
	combout => \memory|memory~33137_combout\);

-- Location: FF_X18_Y13_N7
\memory|memory~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1042_q\);

-- Location: LABCELL_X27_Y13_N0
\memory|memory~32852\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32852_combout\ = ( \memory|memory~1074_q\ & ( \memory|memory~1042_q\ & ( ((!\memory|mar\(1) & ((\memory|memory~1026_q\))) # (\memory|mar\(1) & (\memory|memory~1058_q\))) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~1074_q\ & ( 
-- \memory|memory~1042_q\ & ( (!\memory|mar\(1) & (((\memory|memory~1026_q\) # (\memory|mar\(0))))) # (\memory|mar\(1) & (\memory|memory~1058_q\ & (!\memory|mar\(0)))) ) ) ) # ( \memory|memory~1074_q\ & ( !\memory|memory~1042_q\ & ( (!\memory|mar\(1) & 
-- (((!\memory|mar\(0) & \memory|memory~1026_q\)))) # (\memory|mar\(1) & (((\memory|mar\(0))) # (\memory|memory~1058_q\))) ) ) ) # ( !\memory|memory~1074_q\ & ( !\memory|memory~1042_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~1026_q\))) 
-- # (\memory|mar\(1) & (\memory|memory~1058_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1058_q\,
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_memory~1026_q\,
	datae => \memory|ALT_INV_memory~1074_q\,
	dataf => \memory|ALT_INV_memory~1042_q\,
	combout => \memory|memory~32852_combout\);

-- Location: MLABCELL_X25_Y16_N18
\memory|memory~1314feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1314feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1314feeder_combout\);

-- Location: LABCELL_X27_Y17_N48
\memory|memory~33170\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33170_combout\ = ( !\memory|mar\(3) & ( !\memory|mar\(5) & ( (\memory|mar\(4) & (!\memory|mar\(0) & (\memory|mar\(1) & !\memory|mar\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33170_combout\);

-- Location: MLABCELL_X25_Y16_N15
\memory|memory~33171\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33171_combout\ = ( sram_state(0) & ( (\memory|mar\(6) & (!sram_state(1) & (\memory|memory~33170_combout\ & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(1),
	datac => \memory|ALT_INV_memory~33170_combout\,
	datad => ALT_INV_sram_state(2),
	datae => ALT_INV_sram_state(0),
	combout => \memory|memory~33171_combout\);

-- Location: FF_X25_Y16_N19
\memory|memory~1314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1314feeder_combout\,
	ena => \memory|memory~33171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1314_q\);

-- Location: LABCELL_X18_Y16_N6
\memory|memory~33138\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33138_combout\ = ( \memory|mar\(4) & ( !\memory|mar\(5) & ( (!\memory|mar\(2) & (!\memory|mar\(1) & (\memory|mar\(0) & !\memory|mar\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_mar\(4),
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33138_combout\);

-- Location: MLABCELL_X21_Y16_N57
\memory|memory~33139\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33139_combout\ = ( \memory|memory~33138_combout\ & ( (\memory|mar\(6) & (sram_state(0) & (sram_state(2) & !sram_state(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(0),
	datac => ALT_INV_sram_state(2),
	datad => ALT_INV_sram_state(1),
	dataf => \memory|ALT_INV_memory~33138_combout\,
	combout => \memory|memory~33139_combout\);

-- Location: FF_X18_Y13_N22
\memory|memory~1298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1298_q\);

-- Location: LABCELL_X17_Y10_N12
\memory|memory~33202\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33202_combout\ = ( !\memory|mar\(2) & ( \memory|mar\(4) & ( (\memory|mar\(0) & (!\memory|mar\(3) & (!\memory|mar\(5) & \memory|mar\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~33202_combout\);

-- Location: LABCELL_X16_Y13_N9
\memory|memory~33203\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33203_combout\ = ( \memory|mar\(6) & ( (!sram_state(1) & (\memory|memory~33202_combout\ & (sram_state(2) & sram_state(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => \memory|ALT_INV_memory~33202_combout\,
	datac => ALT_INV_sram_state(2),
	datad => ALT_INV_sram_state(0),
	datae => \memory|ALT_INV_mar\(6),
	combout => \memory|memory~33203_combout\);

-- Location: FF_X16_Y13_N41
\memory|memory~1330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1330_q\);

-- Location: LABCELL_X27_Y15_N42
\memory|memory~1282feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1282feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1282feeder_combout\);

-- Location: LABCELL_X27_Y17_N12
\memory|memory~33106\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33106_combout\ = ( !\memory|mar\(3) & ( !\memory|mar\(5) & ( (\memory|mar\(4) & (!\memory|mar\(0) & (!\memory|mar\(1) & !\memory|mar\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33106_combout\);

-- Location: LABCELL_X24_Y15_N39
\memory|memory~33107\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33107_combout\ = ( !sram_state(1) & ( (sram_state(0) & (\memory|memory~33106_combout\ & (\memory|mar\(6) & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => \memory|ALT_INV_memory~33106_combout\,
	datac => \memory|ALT_INV_mar\(6),
	datad => ALT_INV_sram_state(2),
	datae => ALT_INV_sram_state(1),
	combout => \memory|memory~33107_combout\);

-- Location: FF_X27_Y15_N43
\memory|memory~1282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1282feeder_combout\,
	ena => \memory|memory~33107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1282_q\);

-- Location: LABCELL_X16_Y13_N39
\memory|memory~32853\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32853_combout\ = ( \memory|memory~1330_q\ & ( \memory|memory~1282_q\ & ( (!\memory|mar\(1) & (((!\memory|mar\(0)) # (\memory|memory~1298_q\)))) # (\memory|mar\(1) & (((\memory|mar\(0))) # (\memory|memory~1314_q\))) ) ) ) # ( 
-- !\memory|memory~1330_q\ & ( \memory|memory~1282_q\ & ( (!\memory|mar\(1) & (((!\memory|mar\(0)) # (\memory|memory~1298_q\)))) # (\memory|mar\(1) & (\memory|memory~1314_q\ & (!\memory|mar\(0)))) ) ) ) # ( \memory|memory~1330_q\ & ( !\memory|memory~1282_q\ 
-- & ( (!\memory|mar\(1) & (((\memory|mar\(0) & \memory|memory~1298_q\)))) # (\memory|mar\(1) & (((\memory|mar\(0))) # (\memory|memory~1314_q\))) ) ) ) # ( !\memory|memory~1330_q\ & ( !\memory|memory~1282_q\ & ( (!\memory|mar\(1) & (((\memory|mar\(0) & 
-- \memory|memory~1298_q\)))) # (\memory|mar\(1) & (\memory|memory~1314_q\ & (!\memory|mar\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1314_q\,
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_memory~1298_q\,
	datae => \memory|ALT_INV_memory~1330_q\,
	dataf => \memory|ALT_INV_memory~1282_q\,
	combout => \memory|memory~32853_combout\);

-- Location: LABCELL_X18_Y16_N30
\memory|memory~33142\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33142_combout\ = ( !\memory|mar\(3) & ( \memory|mar\(0) & ( (\memory|mar\(4) & (!\memory|mar\(2) & (\memory|mar\(5) & !\memory|mar\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~33142_combout\);

-- Location: LABCELL_X18_Y16_N15
\memory|memory~33143\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33143_combout\ = ( !sram_state(1) & ( (\memory|memory~33142_combout\ & (sram_state(2) & (sram_state(0) & \memory|mar\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33142_combout\,
	datab => ALT_INV_sram_state(2),
	datac => ALT_INV_sram_state(0),
	datad => \memory|ALT_INV_mar\(6),
	datae => ALT_INV_sram_state(1),
	combout => \memory|memory~33143_combout\);

-- Location: FF_X15_Y13_N7
\memory|memory~1810\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1810_q\);

-- Location: LABCELL_X27_Y17_N18
\memory|memory~33110\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33110_combout\ = ( !\memory|mar\(3) & ( \memory|mar\(5) & ( (\memory|mar\(4) & (!\memory|mar\(0) & (!\memory|mar\(1) & !\memory|mar\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33110_combout\);

-- Location: MLABCELL_X25_Y13_N48
\memory|memory~33111\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33111_combout\ = ( \memory|mar\(6) & ( (sram_state(0) & (sram_state(2) & (!sram_state(1) & \memory|memory~33110_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => ALT_INV_sram_state(2),
	datac => ALT_INV_sram_state(1),
	datad => \memory|ALT_INV_memory~33110_combout\,
	dataf => \memory|ALT_INV_mar\(6),
	combout => \memory|memory~33111_combout\);

-- Location: FF_X25_Y13_N58
\memory|memory~1794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1794_q\);

-- Location: LABCELL_X16_Y14_N18
\memory|memory~33174\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33174_combout\ = ( !\memory|mar\(2) & ( \memory|mar\(4) & ( (\memory|mar\(1) & (!\memory|mar\(0) & (\memory|mar\(5) & !\memory|mar\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~33174_combout\);

-- Location: MLABCELL_X15_Y12_N9
\memory|memory~33175\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33175_combout\ = ( sram_state(2) & ( (\memory|mar\(6) & (!sram_state(1) & (sram_state(0) & \memory|memory~33174_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(1),
	datac => ALT_INV_sram_state(0),
	datad => \memory|ALT_INV_memory~33174_combout\,
	dataf => ALT_INV_sram_state(2),
	combout => \memory|memory~33175_combout\);

-- Location: FF_X22_Y17_N11
\memory|memory~1826\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1826_q\);

-- Location: LABCELL_X12_Y12_N36
\memory|memory~33206\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33206_combout\ = ( !\memory|mar\(2) & ( \memory|mar\(5) & ( (\memory|mar\(0) & (\memory|mar\(4) & (\memory|mar\(1) & !\memory|mar\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(4),
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33206_combout\);

-- Location: LABCELL_X13_Y13_N54
\memory|memory~33207\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33207_combout\ = ( sram_state(2) & ( !sram_state(1) & ( (\memory|memory~33206_combout\ & (sram_state(0) & \memory|mar\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33206_combout\,
	datab => ALT_INV_sram_state(0),
	datac => \memory|ALT_INV_mar\(6),
	datae => ALT_INV_sram_state(2),
	dataf => ALT_INV_sram_state(1),
	combout => \memory|memory~33207_combout\);

-- Location: FF_X22_Y17_N2
\memory|memory~1842\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1842_q\);

-- Location: LABCELL_X22_Y17_N0
\memory|memory~32855\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32855_combout\ = ( \memory|memory~1842_q\ & ( \memory|mar\(0) & ( (\memory|mar\(1)) # (\memory|memory~1810_q\) ) ) ) # ( !\memory|memory~1842_q\ & ( \memory|mar\(0) & ( (\memory|memory~1810_q\ & !\memory|mar\(1)) ) ) ) # ( 
-- \memory|memory~1842_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & (\memory|memory~1794_q\)) # (\memory|mar\(1) & ((\memory|memory~1826_q\))) ) ) ) # ( !\memory|memory~1842_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & (\memory|memory~1794_q\)) # 
-- (\memory|mar\(1) & ((\memory|memory~1826_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1810_q\,
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_memory~1794_q\,
	datad => \memory|ALT_INV_memory~1826_q\,
	datae => \memory|ALT_INV_memory~1842_q\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~32855_combout\);

-- Location: MLABCELL_X25_Y13_N0
\memory|memory~33108\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33108_combout\ = ( \memory|mar\(5) & ( !\memory|mar\(2) & ( (!\memory|mar\(4) & (!\memory|mar\(3) & (!\memory|mar\(0) & !\memory|mar\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_mar\(5),
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33108_combout\);

-- Location: MLABCELL_X25_Y13_N24
\memory|memory~33109\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33109_combout\ = ( \memory|memory~33108_combout\ & ( !sram_state(1) & ( (\memory|mar\(6) & (sram_state(2) & sram_state(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(2),
	datac => ALT_INV_sram_state(0),
	datae => \memory|ALT_INV_memory~33108_combout\,
	dataf => ALT_INV_sram_state(1),
	combout => \memory|memory~33109_combout\);

-- Location: FF_X25_Y13_N5
\memory|memory~1538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1538_q\);

-- Location: LABCELL_X24_Y13_N12
\memory|memory~1554feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1554feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1554feeder_combout\);

-- Location: LABCELL_X18_Y16_N9
\memory|memory~33140\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33140_combout\ = ( \memory|mar\(5) & ( !\memory|mar\(4) & ( (!\memory|mar\(2) & (!\memory|mar\(1) & (!\memory|mar\(3) & \memory|mar\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_mar\(5),
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~33140_combout\);

-- Location: LABCELL_X18_Y16_N48
\memory|memory~33141\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33141_combout\ = ( \memory|memory~33140_combout\ & ( (\memory|mar\(6) & (sram_state(2) & (!sram_state(1) & sram_state(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(2),
	datac => ALT_INV_sram_state(1),
	datad => ALT_INV_sram_state(0),
	dataf => \memory|ALT_INV_memory~33140_combout\,
	combout => \memory|memory~33141_combout\);

-- Location: FF_X24_Y13_N14
\memory|memory~1554\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1554feeder_combout\,
	ena => \memory|memory~33141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1554_q\);

-- Location: MLABCELL_X25_Y11_N36
\memory|memory~33204\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33204_combout\ = ( !\memory|mar\(2) & ( !\memory|mar\(4) & ( (\memory|mar\(5) & (\memory|mar\(1) & (\memory|mar\(0) & !\memory|mar\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~33204_combout\);

-- Location: LABCELL_X24_Y13_N9
\memory|memory~33205\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33205_combout\ = ( sram_state(2) & ( (\memory|mar\(6) & (!sram_state(1) & (\memory|memory~33204_combout\ & sram_state(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(1),
	datac => \memory|ALT_INV_memory~33204_combout\,
	datad => ALT_INV_sram_state(0),
	datae => ALT_INV_sram_state(2),
	combout => \memory|memory~33205_combout\);

-- Location: FF_X24_Y13_N23
\memory|memory~1586\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1586_q\);

-- Location: LABCELL_X22_Y17_N24
\memory|memory~1570feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1570feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1570feeder_combout\);

-- Location: LABCELL_X27_Y17_N57
\memory|memory~33172\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33172_combout\ = ( !\memory|mar\(3) & ( \memory|mar\(5) & ( (\memory|mar\(1) & (!\memory|mar\(0) & (!\memory|mar\(2) & !\memory|mar\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33172_combout\);

-- Location: LABCELL_X27_Y15_N24
\memory|memory~33173\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33173_combout\ = ( \memory|memory~33172_combout\ & ( (\memory|mar\(6) & (!sram_state(1) & (sram_state(0) & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(1),
	datac => ALT_INV_sram_state(0),
	datad => ALT_INV_sram_state(2),
	dataf => \memory|ALT_INV_memory~33172_combout\,
	combout => \memory|memory~33173_combout\);

-- Location: FF_X22_Y17_N25
\memory|memory~1570\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1570feeder_combout\,
	ena => \memory|memory~33173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1570_q\);

-- Location: LABCELL_X24_Y13_N21
\memory|memory~32854\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32854_combout\ = ( \memory|memory~1586_q\ & ( \memory|memory~1570_q\ & ( ((!\memory|mar\(0) & (\memory|memory~1538_q\)) # (\memory|mar\(0) & ((\memory|memory~1554_q\)))) # (\memory|mar\(1)) ) ) ) # ( !\memory|memory~1586_q\ & ( 
-- \memory|memory~1570_q\ & ( (!\memory|mar\(0) & (((\memory|mar\(1))) # (\memory|memory~1538_q\))) # (\memory|mar\(0) & (((\memory|memory~1554_q\ & !\memory|mar\(1))))) ) ) ) # ( \memory|memory~1586_q\ & ( !\memory|memory~1570_q\ & ( (!\memory|mar\(0) & 
-- (\memory|memory~1538_q\ & ((!\memory|mar\(1))))) # (\memory|mar\(0) & (((\memory|mar\(1)) # (\memory|memory~1554_q\)))) ) ) ) # ( !\memory|memory~1586_q\ & ( !\memory|memory~1570_q\ & ( (!\memory|mar\(1) & ((!\memory|mar\(0) & (\memory|memory~1538_q\)) # 
-- (\memory|mar\(0) & ((\memory|memory~1554_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1538_q\,
	datab => \memory|ALT_INV_memory~1554_q\,
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~1586_q\,
	dataf => \memory|ALT_INV_memory~1570_q\,
	combout => \memory|memory~32854_combout\);

-- Location: LABCELL_X16_Y13_N42
\memory|memory~32856\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32856_combout\ = ( \memory|memory~32855_combout\ & ( \memory|memory~32854_combout\ & ( ((!\memory|mar\(4) & (\memory|memory~32852_combout\)) # (\memory|mar\(4) & ((\memory|memory~32853_combout\)))) # (\memory|mar\(5)) ) ) ) # ( 
-- !\memory|memory~32855_combout\ & ( \memory|memory~32854_combout\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~32852_combout\)) # (\memory|mar\(4) & ((\memory|memory~32853_combout\))))) # (\memory|mar\(5) & (((!\memory|mar\(4))))) ) ) ) # ( 
-- \memory|memory~32855_combout\ & ( !\memory|memory~32854_combout\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~32852_combout\)) # (\memory|mar\(4) & ((\memory|memory~32853_combout\))))) # (\memory|mar\(5) & (((\memory|mar\(4))))) ) ) ) # ( 
-- !\memory|memory~32855_combout\ & ( !\memory|memory~32854_combout\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~32852_combout\)) # (\memory|mar\(4) & ((\memory|memory~32853_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32852_combout\,
	datab => \memory|ALT_INV_memory~32853_combout\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~32855_combout\,
	dataf => \memory|ALT_INV_memory~32854_combout\,
	combout => \memory|memory~32856_combout\);

-- Location: LABCELL_X24_Y9_N57
\memory|memory~1634feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1634feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1634feeder_combout\);

-- Location: LABCELL_X27_Y13_N9
\memory|memory~33180\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33180_combout\ = ( \memory|mar\(1) & ( \memory|mar\(2) & ( (!\memory|mar\(0) & (\memory|mar\(5) & (!\memory|mar\(3) & !\memory|mar\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(5),
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_mar\(1),
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33180_combout\);

-- Location: LABCELL_X24_Y9_N39
\memory|memory~33181\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33181_combout\ = ( \memory|memory~33180_combout\ & ( (!sram_state(1) & (\memory|mar\(6) & (sram_state(0) & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => \memory|ALT_INV_mar\(6),
	datac => ALT_INV_sram_state(0),
	datad => ALT_INV_sram_state(2),
	datae => \memory|ALT_INV_memory~33180_combout\,
	combout => \memory|memory~33181_combout\);

-- Location: FF_X24_Y9_N58
\memory|memory~1634\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1634feeder_combout\,
	ena => \memory|memory~33181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1634_q\);

-- Location: LABCELL_X12_Y12_N24
\memory|memory~33116\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33116_combout\ = ( \memory|mar\(2) & ( !\memory|mar\(1) & ( (!\memory|mar\(3) & (\memory|mar\(5) & (!\memory|mar\(0) & !\memory|mar\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(3),
	datab => \memory|ALT_INV_mar\(5),
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~33116_combout\);

-- Location: LABCELL_X12_Y12_N18
\memory|memory~33117\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33117_combout\ = ( \memory|memory~33116_combout\ & ( (!sram_state(1) & (sram_state(2) & (\memory|mar\(6) & sram_state(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => ALT_INV_sram_state(2),
	datac => \memory|ALT_INV_mar\(6),
	datad => ALT_INV_sram_state(0),
	dataf => \memory|ALT_INV_memory~33116_combout\,
	combout => \memory|memory~33117_combout\);

-- Location: FF_X21_Y9_N38
\memory|memory~1602\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1602_q\);

-- Location: LABCELL_X19_Y11_N27
\memory|memory~33212\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33212_combout\ = ( !\memory|mar\(3) & ( \memory|mar\(0) & ( (\memory|mar\(1) & (\memory|mar\(5) & (!\memory|mar\(4) & \memory|mar\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_mar\(5),
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~33212_combout\);

-- Location: LABCELL_X24_Y11_N12
\memory|memory~33213\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33213_combout\ = ( sram_state(2) & ( (sram_state(0) & (\memory|mar\(6) & (!sram_state(1) & \memory|memory~33212_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => \memory|ALT_INV_mar\(6),
	datac => ALT_INV_sram_state(1),
	datad => \memory|ALT_INV_memory~33212_combout\,
	dataf => ALT_INV_sram_state(2),
	combout => \memory|memory~33213_combout\);

-- Location: FF_X16_Y13_N2
\memory|memory~1650\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1650_q\);

-- Location: LABCELL_X17_Y14_N9
\memory|memory~1618feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1618feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1618feeder_combout\);

-- Location: MLABCELL_X15_Y12_N54
\memory|memory~33148\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33148_combout\ = ( !\memory|mar\(4) & ( \memory|mar\(0) & ( (!\memory|mar\(1) & (\memory|mar\(2) & (\memory|mar\(5) & !\memory|mar\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_mar\(4),
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~33148_combout\);

-- Location: MLABCELL_X15_Y12_N48
\memory|memory~33149\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33149_combout\ = ( !sram_state(1) & ( (\memory|mar\(6) & (sram_state(0) & (sram_state(2) & \memory|memory~33148_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(0),
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_memory~33148_combout\,
	dataf => ALT_INV_sram_state(1),
	combout => \memory|memory~33149_combout\);

-- Location: FF_X17_Y14_N10
\memory|memory~1618\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1618feeder_combout\,
	ena => \memory|memory~33149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1618_q\);

-- Location: LABCELL_X16_Y13_N0
\memory|memory~32859\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32859_combout\ = ( \memory|memory~1650_q\ & ( \memory|memory~1618_q\ & ( ((!\memory|mar\(1) & ((\memory|memory~1602_q\))) # (\memory|mar\(1) & (\memory|memory~1634_q\))) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~1650_q\ & ( 
-- \memory|memory~1618_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~1602_q\))) # (\memory|mar\(1) & (\memory|memory~1634_q\)))) # (\memory|mar\(0) & (((!\memory|mar\(1))))) ) ) ) # ( \memory|memory~1650_q\ & ( !\memory|memory~1618_q\ & ( 
-- (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~1602_q\))) # (\memory|mar\(1) & (\memory|memory~1634_q\)))) # (\memory|mar\(0) & (((\memory|mar\(1))))) ) ) ) # ( !\memory|memory~1650_q\ & ( !\memory|memory~1618_q\ & ( (!\memory|mar\(0) & 
-- ((!\memory|mar\(1) & ((\memory|memory~1602_q\))) # (\memory|mar\(1) & (\memory|memory~1634_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1634_q\,
	datab => \memory|ALT_INV_memory~1602_q\,
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~1650_q\,
	dataf => \memory|ALT_INV_memory~1618_q\,
	combout => \memory|memory~32859_combout\);

-- Location: LABCELL_X27_Y11_N6
\memory|memory~1122feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1122feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1122feeder_combout\);

-- Location: MLABCELL_X25_Y11_N42
\memory|memory~33176\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33176_combout\ = ( \memory|mar\(2) & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & (!\memory|mar\(0) & (!\memory|mar\(3) & \memory|mar\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~33176_combout\);

-- Location: MLABCELL_X15_Y12_N15
\memory|memory~33177\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33177_combout\ = ( \memory|memory~33176_combout\ & ( (\memory|mar\(6) & (!sram_state(1) & (sram_state(0) & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(1),
	datac => ALT_INV_sram_state(0),
	datad => ALT_INV_sram_state(2),
	dataf => \memory|ALT_INV_memory~33176_combout\,
	combout => \memory|memory~33177_combout\);

-- Location: FF_X27_Y11_N7
\memory|memory~1122\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1122feeder_combout\,
	ena => \memory|memory~33177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1122_q\);

-- Location: MLABCELL_X21_Y9_N45
\memory|memory~1090feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1090feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1090feeder_combout\);

-- Location: LABCELL_X27_Y17_N24
\memory|memory~33112\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33112_combout\ = ( !\memory|mar\(3) & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & (!\memory|mar\(0) & (!\memory|mar\(1) & \memory|mar\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33112_combout\);

-- Location: LABCELL_X27_Y14_N21
\memory|memory~33113\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33113_combout\ = ( sram_state(0) & ( (\memory|mar\(6) & (\memory|memory~33112_combout\ & (!sram_state(1) & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => \memory|ALT_INV_memory~33112_combout\,
	datac => ALT_INV_sram_state(1),
	datad => ALT_INV_sram_state(2),
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33113_combout\);

-- Location: FF_X21_Y9_N47
\memory|memory~1090\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1090feeder_combout\,
	ena => \memory|memory~33113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1090_q\);

-- Location: LABCELL_X19_Y11_N33
\memory|memory~33208\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33208_combout\ = ( !\memory|mar\(3) & ( \memory|mar\(0) & ( (\memory|mar\(1) & (!\memory|mar\(4) & (!\memory|mar\(5) & \memory|mar\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_mar\(4),
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~33208_combout\);

-- Location: LABCELL_X23_Y10_N21
\memory|memory~33209\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33209_combout\ = ( \memory|memory~33208_combout\ & ( (sram_state(0) & (!sram_state(1) & (sram_state(2) & \memory|mar\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => ALT_INV_sram_state(1),
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_mar\(6),
	dataf => \memory|ALT_INV_memory~33208_combout\,
	combout => \memory|memory~33209_combout\);

-- Location: FF_X27_Y13_N44
\memory|memory~1138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1138_q\);

-- Location: LABCELL_X18_Y16_N0
\memory|memory~33144\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33144_combout\ = ( \memory|mar\(2) & ( !\memory|mar\(3) & ( (!\memory|mar\(5) & (!\memory|mar\(1) & (\memory|mar\(0) & !\memory|mar\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~33144_combout\);

-- Location: LABCELL_X16_Y16_N33
\memory|memory~33145\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33145_combout\ = ( \memory|mar\(6) & ( (\memory|memory~33144_combout\ & (sram_state(0) & (sram_state(2) & !sram_state(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33144_combout\,
	datab => ALT_INV_sram_state(0),
	datac => ALT_INV_sram_state(2),
	datad => ALT_INV_sram_state(1),
	dataf => \memory|ALT_INV_mar\(6),
	combout => \memory|memory~33145_combout\);

-- Location: FF_X15_Y13_N52
\memory|memory~1106\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1106_q\);

-- Location: LABCELL_X27_Y13_N42
\memory|memory~32857\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32857_combout\ = ( \memory|memory~1138_q\ & ( \memory|memory~1106_q\ & ( ((!\memory|mar\(1) & ((\memory|memory~1090_q\))) # (\memory|mar\(1) & (\memory|memory~1122_q\))) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~1138_q\ & ( 
-- \memory|memory~1106_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~1090_q\))) # (\memory|mar\(1) & (\memory|memory~1122_q\)))) # (\memory|mar\(0) & (!\memory|mar\(1))) ) ) ) # ( \memory|memory~1138_q\ & ( !\memory|memory~1106_q\ & ( 
-- (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~1090_q\))) # (\memory|mar\(1) & (\memory|memory~1122_q\)))) # (\memory|mar\(0) & (\memory|mar\(1))) ) ) ) # ( !\memory|memory~1138_q\ & ( !\memory|memory~1106_q\ & ( (!\memory|mar\(0) & 
-- ((!\memory|mar\(1) & ((\memory|memory~1090_q\))) # (\memory|mar\(1) & (\memory|memory~1122_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_memory~1122_q\,
	datad => \memory|ALT_INV_memory~1090_q\,
	datae => \memory|ALT_INV_memory~1138_q\,
	dataf => \memory|ALT_INV_memory~1106_q\,
	combout => \memory|memory~32857_combout\);

-- Location: LABCELL_X17_Y14_N12
\memory|memory~1362feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1362feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1362feeder_combout\);

-- Location: LABCELL_X18_Y15_N15
\memory|memory~33146\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33146_combout\ = ( \memory|mar\(0) & ( !\memory|mar\(3) & ( (!\memory|mar\(5) & (!\memory|mar\(1) & (\memory|mar\(4) & \memory|mar\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_mar\(0),
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~33146_combout\);

-- Location: LABCELL_X19_Y15_N36
\memory|memory~33147\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33147_combout\ = ( !sram_state(1) & ( (\memory|mar\(6) & (\memory|memory~33146_combout\ & (sram_state(0) & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => \memory|ALT_INV_memory~33146_combout\,
	datac => ALT_INV_sram_state(0),
	datad => ALT_INV_sram_state(2),
	datae => ALT_INV_sram_state(1),
	combout => \memory|memory~33147_combout\);

-- Location: FF_X17_Y14_N13
\memory|memory~1362\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1362feeder_combout\,
	ena => \memory|memory~33147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1362_q\);

-- Location: LABCELL_X24_Y9_N30
\memory|memory~1378feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1378feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1378feeder_combout\);

-- Location: MLABCELL_X21_Y8_N42
\memory|memory~33178\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33178_combout\ = ( \memory|mar\(4) & ( !\memory|mar\(0) & ( (\memory|mar\(2) & (!\memory|mar\(3) & (\memory|mar\(1) & !\memory|mar\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_mar\(4),
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~33178_combout\);

-- Location: MLABCELL_X21_Y8_N21
\memory|memory~33179\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33179_combout\ = ( \memory|mar\(6) & ( (sram_state(0) & (!sram_state(1) & (\memory|memory~33178_combout\ & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => ALT_INV_sram_state(1),
	datac => \memory|ALT_INV_memory~33178_combout\,
	datad => ALT_INV_sram_state(2),
	datae => \memory|ALT_INV_mar\(6),
	combout => \memory|memory~33179_combout\);

-- Location: FF_X24_Y9_N32
\memory|memory~1378\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1378feeder_combout\,
	ena => \memory|memory~33179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1378_q\);

-- Location: LABCELL_X12_Y12_N39
\memory|memory~33210\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33210_combout\ = ( !\memory|mar\(5) & ( \memory|mar\(2) & ( (\memory|mar\(0) & (\memory|mar\(4) & (!\memory|mar\(3) & \memory|mar\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(4),
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_mar\(5),
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33210_combout\);

-- Location: LABCELL_X16_Y13_N21
\memory|memory~33211\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33211_combout\ = ( sram_state(0) & ( (!sram_state(1) & (sram_state(2) & (\memory|mar\(6) & \memory|memory~33210_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => ALT_INV_sram_state(2),
	datac => \memory|ALT_INV_mar\(6),
	datad => \memory|ALT_INV_memory~33210_combout\,
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33211_combout\);

-- Location: FF_X16_Y13_N53
\memory|memory~1394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1394_q\);

-- Location: LABCELL_X17_Y14_N0
\memory|memory~1346feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1346feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1346feeder_combout\);

-- Location: LABCELL_X27_Y17_N9
\memory|memory~33114\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33114_combout\ = ( !\memory|mar\(3) & ( !\memory|mar\(5) & ( (!\memory|mar\(1) & (!\memory|mar\(0) & (\memory|mar\(2) & \memory|mar\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33114_combout\);

-- Location: LABCELL_X27_Y15_N39
\memory|memory~33115\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33115_combout\ = ( \memory|memory~33114_combout\ & ( sram_state(0) & ( (\memory|mar\(6) & (sram_state(2) & !sram_state(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(2),
	datac => ALT_INV_sram_state(1),
	datae => \memory|ALT_INV_memory~33114_combout\,
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33115_combout\);

-- Location: FF_X17_Y14_N1
\memory|memory~1346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1346feeder_combout\,
	ena => \memory|memory~33115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1346_q\);

-- Location: LABCELL_X16_Y13_N51
\memory|memory~32858\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32858_combout\ = ( \memory|memory~1394_q\ & ( \memory|memory~1346_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1)) # (\memory|memory~1378_q\)))) # (\memory|mar\(0) & (((\memory|mar\(1))) # (\memory|memory~1362_q\))) ) ) ) # ( 
-- !\memory|memory~1394_q\ & ( \memory|memory~1346_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1)) # (\memory|memory~1378_q\)))) # (\memory|mar\(0) & (\memory|memory~1362_q\ & (!\memory|mar\(1)))) ) ) ) # ( \memory|memory~1394_q\ & ( !\memory|memory~1346_q\ 
-- & ( (!\memory|mar\(0) & (((\memory|mar\(1) & \memory|memory~1378_q\)))) # (\memory|mar\(0) & (((\memory|mar\(1))) # (\memory|memory~1362_q\))) ) ) ) # ( !\memory|memory~1394_q\ & ( !\memory|memory~1346_q\ & ( (!\memory|mar\(0) & (((\memory|mar\(1) & 
-- \memory|memory~1378_q\)))) # (\memory|mar\(0) & (\memory|memory~1362_q\ & (!\memory|mar\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1362_q\,
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_memory~1378_q\,
	datae => \memory|ALT_INV_memory~1394_q\,
	dataf => \memory|ALT_INV_memory~1346_q\,
	combout => \memory|memory~32858_combout\);

-- Location: MLABCELL_X21_Y10_N21
\memory|memory~1890feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1890feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1890feeder_combout\);

-- Location: LABCELL_X16_Y14_N0
\memory|memory~33182\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33182_combout\ = ( \memory|mar\(1) & ( \memory|mar\(4) & ( (\memory|mar\(5) & (!\memory|mar\(0) & (\memory|mar\(2) & !\memory|mar\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_mar\(1),
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~33182_combout\);

-- Location: LABCELL_X18_Y12_N18
\memory|memory~33183\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33183_combout\ = ( sram_state(0) & ( (\memory|memory~33182_combout\ & (!sram_state(1) & (\memory|mar\(6) & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33182_combout\,
	datab => ALT_INV_sram_state(1),
	datac => \memory|ALT_INV_mar\(6),
	datad => ALT_INV_sram_state(2),
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33183_combout\);

-- Location: FF_X21_Y10_N23
\memory|memory~1890\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1890feeder_combout\,
	ena => \memory|memory~33183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1890_q\);

-- Location: LABCELL_X19_Y11_N3
\memory|memory~33150\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33150_combout\ = ( \memory|mar\(5) & ( \memory|mar\(2) & ( (!\memory|mar\(1) & (!\memory|mar\(3) & (\memory|mar\(4) & \memory|mar\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_mar\(5),
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33150_combout\);

-- Location: MLABCELL_X21_Y12_N3
\memory|memory~33151\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33151_combout\ = ( !sram_state(1) & ( \memory|memory~33150_combout\ & ( (sram_state(2) & (\memory|mar\(6) & sram_state(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(2),
	datab => \memory|ALT_INV_mar\(6),
	datad => ALT_INV_sram_state(0),
	datae => ALT_INV_sram_state(1),
	dataf => \memory|ALT_INV_memory~33150_combout\,
	combout => \memory|memory~33151_combout\);

-- Location: FF_X15_Y13_N58
\memory|memory~1874\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1874_q\);

-- Location: MLABCELL_X21_Y10_N24
\memory|memory~1858feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1858feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~1858feeder_combout\);

-- Location: LABCELL_X12_Y12_N48
\memory|memory~33118\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33118_combout\ = ( \memory|mar\(2) & ( !\memory|mar\(3) & ( (!\memory|mar\(0) & (\memory|mar\(5) & (!\memory|mar\(1) & \memory|mar\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(5),
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~33118_combout\);

-- Location: LABCELL_X12_Y12_N9
\memory|memory~33119\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33119_combout\ = ( \memory|memory~33118_combout\ & ( (!sram_state(1) & (sram_state(2) & (\memory|mar\(6) & sram_state(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => ALT_INV_sram_state(2),
	datac => \memory|ALT_INV_mar\(6),
	datad => ALT_INV_sram_state(0),
	dataf => \memory|ALT_INV_memory~33118_combout\,
	combout => \memory|memory~33119_combout\);

-- Location: FF_X21_Y10_N25
\memory|memory~1858\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1858feeder_combout\,
	ena => \memory|memory~33119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1858_q\);

-- Location: LABCELL_X19_Y11_N39
\memory|memory~33214\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33214_combout\ = ( \memory|mar\(5) & ( \memory|mar\(2) & ( (\memory|mar\(1) & (!\memory|mar\(3) & (\memory|mar\(4) & \memory|mar\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_mar\(5),
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33214_combout\);

-- Location: LABCELL_X23_Y10_N15
\memory|memory~33215\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33215_combout\ = ( sram_state(2) & ( (sram_state(0) & (\memory|mar\(6) & (\memory|memory~33214_combout\ & !sram_state(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => \memory|ALT_INV_mar\(6),
	datac => \memory|ALT_INV_memory~33214_combout\,
	datad => ALT_INV_sram_state(1),
	dataf => ALT_INV_sram_state(2),
	combout => \memory|memory~33215_combout\);

-- Location: FF_X21_Y10_N14
\memory|memory~1906\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1906_q\);

-- Location: MLABCELL_X21_Y10_N12
\memory|memory~32860\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32860_combout\ = ( \memory|memory~1906_q\ & ( \memory|mar\(0) & ( (\memory|mar\(1)) # (\memory|memory~1874_q\) ) ) ) # ( !\memory|memory~1906_q\ & ( \memory|mar\(0) & ( (\memory|memory~1874_q\ & !\memory|mar\(1)) ) ) ) # ( 
-- \memory|memory~1906_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~1858_q\))) # (\memory|mar\(1) & (\memory|memory~1890_q\)) ) ) ) # ( !\memory|memory~1906_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~1858_q\))) # 
-- (\memory|mar\(1) & (\memory|memory~1890_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1890_q\,
	datab => \memory|ALT_INV_memory~1874_q\,
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_memory~1858_q\,
	datae => \memory|ALT_INV_memory~1906_q\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~32860_combout\);

-- Location: MLABCELL_X21_Y10_N54
\memory|memory~32861\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32861_combout\ = ( \memory|memory~32858_combout\ & ( \memory|memory~32860_combout\ & ( ((!\memory|mar\(5) & ((\memory|memory~32857_combout\))) # (\memory|mar\(5) & (\memory|memory~32859_combout\))) # (\memory|mar\(4)) ) ) ) # ( 
-- !\memory|memory~32858_combout\ & ( \memory|memory~32860_combout\ & ( (!\memory|mar\(5) & (((\memory|memory~32857_combout\ & !\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|mar\(4))) # (\memory|memory~32859_combout\))) ) ) ) # ( 
-- \memory|memory~32858_combout\ & ( !\memory|memory~32860_combout\ & ( (!\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~32857_combout\)))) # (\memory|mar\(5) & (\memory|memory~32859_combout\ & ((!\memory|mar\(4))))) ) ) ) # ( 
-- !\memory|memory~32858_combout\ & ( !\memory|memory~32860_combout\ & ( (!\memory|mar\(4) & ((!\memory|mar\(5) & ((\memory|memory~32857_combout\))) # (\memory|mar\(5) & (\memory|memory~32859_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110111010101000011011010101010001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~32859_combout\,
	datac => \memory|ALT_INV_memory~32857_combout\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~32858_combout\,
	dataf => \memory|ALT_INV_memory~32860_combout\,
	combout => \memory|memory~32861_combout\);

-- Location: LABCELL_X17_Y13_N15
\memory|memory~32872\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32872_combout\ = ( \memory|mar\(2) & ( \memory|memory~32861_combout\ & ( (!\memory|mar\(3)) # (\memory|memory~32871_combout\) ) ) ) # ( !\memory|mar\(2) & ( \memory|memory~32861_combout\ & ( (!\memory|mar\(3) & 
-- ((\memory|memory~32856_combout\))) # (\memory|mar\(3) & (\memory|memory~32866_combout\)) ) ) ) # ( \memory|mar\(2) & ( !\memory|memory~32861_combout\ & ( (\memory|mar\(3) & \memory|memory~32871_combout\) ) ) ) # ( !\memory|mar\(2) & ( 
-- !\memory|memory~32861_combout\ & ( (!\memory|mar\(3) & ((\memory|memory~32856_combout\))) # (\memory|mar\(3) & (\memory|memory~32866_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000000110000001100010001110111011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32866_combout\,
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_memory~32871_combout\,
	datad => \memory|ALT_INV_memory~32856_combout\,
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_memory~32861_combout\,
	combout => \memory|memory~32872_combout\);

-- Location: MLABCELL_X21_Y13_N39
\memory|data_bus~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|data_bus~0_combout\ = ( sram_state(1) & ( (!sram_state(0) & sram_state(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sram_state(0),
	datad => ALT_INV_sram_state(2),
	dataf => ALT_INV_sram_state(1),
	combout => \memory|data_bus~0_combout\);

-- Location: LABCELL_X16_Y10_N57
\memory|memory~33295\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33295_combout\ = ( !sram_state(1) & ( \memory|memory~33230_combout\ & ( (sram_state(2) & (!\memory|mar\(6) & sram_state(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(2),
	datac => \memory|ALT_INV_mar\(6),
	datad => ALT_INV_sram_state(0),
	datae => ALT_INV_sram_state(1),
	dataf => \memory|ALT_INV_memory~33230_combout\,
	combout => \memory|memory~33295_combout\);

-- Location: FF_X21_Y13_N20
\memory|memory~1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1010_q\);

-- Location: LABCELL_X19_Y14_N45
\memory|memory~33292\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33292_combout\ = ( \memory|memory~33206_combout\ & ( sram_state(0) & ( (sram_state(2) & (!sram_state(1) & !\memory|mar\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(2),
	datab => ALT_INV_sram_state(1),
	datac => \memory|ALT_INV_mar\(6),
	datae => \memory|ALT_INV_memory~33206_combout\,
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33292_combout\);

-- Location: FF_X19_Y14_N8
\memory|memory~818\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~818_q\);

-- Location: LABCELL_X24_Y11_N42
\memory|memory~33293\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33293_combout\ = ( sram_state(0) & ( (!sram_state(1) & (!\memory|mar\(6) & (sram_state(2) & \memory|memory~33214_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => \memory|ALT_INV_mar\(6),
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_memory~33214_combout\,
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33293_combout\);

-- Location: FF_X19_Y14_N41
\memory|memory~882\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~882_q\);

-- Location: MLABCELL_X21_Y13_N6
\memory|memory~33294\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33294_combout\ = ( !\memory|mar\(6) & ( (!sram_state(1) & (\memory|memory~33222_combout\ & (sram_state(0) & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => \memory|ALT_INV_memory~33222_combout\,
	datac => ALT_INV_sram_state(0),
	datad => ALT_INV_sram_state(2),
	dataf => \memory|ALT_INV_mar\(6),
	combout => \memory|memory~33294_combout\);

-- Location: FF_X19_Y14_N20
\memory|memory~946\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~946_q\);

-- Location: LABCELL_X19_Y14_N18
\memory|memory~32891\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32891_combout\ = ( \memory|memory~946_q\ & ( \memory|mar\(2) & ( (!\memory|mar\(3) & ((\memory|memory~882_q\))) # (\memory|mar\(3) & (\memory|memory~1010_q\)) ) ) ) # ( !\memory|memory~946_q\ & ( \memory|mar\(2) & ( (!\memory|mar\(3) & 
-- ((\memory|memory~882_q\))) # (\memory|mar\(3) & (\memory|memory~1010_q\)) ) ) ) # ( \memory|memory~946_q\ & ( !\memory|mar\(2) & ( (\memory|mar\(3)) # (\memory|memory~818_q\) ) ) ) # ( !\memory|memory~946_q\ & ( !\memory|mar\(2) & ( (\memory|memory~818_q\ 
-- & !\memory|mar\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1010_q\,
	datab => \memory|ALT_INV_memory~818_q\,
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_memory~882_q\,
	datae => \memory|ALT_INV_memory~946_q\,
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~32891_combout\);

-- Location: MLABCELL_X25_Y10_N36
\memory|memory~178feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~178feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~178feeder_combout\);

-- Location: LABCELL_X24_Y12_N36
\memory|memory~33243\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33243_combout\ = ( \memory|memory~33216_combout\ & ( sram_state(0) & ( (sram_state(2) & (!\memory|mar\(6) & !sram_state(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(2),
	datab => \memory|ALT_INV_mar\(6),
	datac => ALT_INV_sram_state(1),
	datae => \memory|ALT_INV_memory~33216_combout\,
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33243_combout\);

-- Location: FF_X25_Y10_N37
\memory|memory~178\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~178feeder_combout\,
	ena => \memory|memory~33243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~178_q\);

-- Location: LABCELL_X19_Y15_N51
\memory|memory~50feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~50feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~50feeder_combout\);

-- Location: LABCELL_X19_Y15_N33
\memory|memory~33235\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33235_combout\ = ( \memory|memory~33200_combout\ & ( (!\memory|mar\(6) & (sram_state(2) & (!sram_state(1) & sram_state(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(2),
	datac => ALT_INV_sram_state(1),
	datad => ALT_INV_sram_state(0),
	datae => \memory|ALT_INV_memory~33200_combout\,
	combout => \memory|memory~33235_combout\);

-- Location: FF_X19_Y15_N52
\memory|memory~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~50feeder_combout\,
	ena => \memory|memory~33235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~50_q\);

-- Location: LABCELL_X23_Y10_N12
\memory|memory~33239\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33239_combout\ = ( sram_state(2) & ( (sram_state(0) & (!\memory|mar\(6) & (\memory|memory~33208_combout\ & !sram_state(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => \memory|ALT_INV_mar\(6),
	datac => \memory|ALT_INV_memory~33208_combout\,
	datad => ALT_INV_sram_state(1),
	dataf => ALT_INV_sram_state(2),
	combout => \memory|memory~33239_combout\);

-- Location: FF_X24_Y12_N41
\memory|memory~114\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~114_q\);

-- Location: LABCELL_X19_Y12_N54
\memory|memory~33247\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33247_combout\ = ( !sram_state(1) & ( (sram_state(0) & (\memory|memory~33224_combout\ & (sram_state(2) & !\memory|mar\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => \memory|ALT_INV_memory~33224_combout\,
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_mar\(6),
	dataf => ALT_INV_sram_state(1),
	combout => \memory|memory~33247_combout\);

-- Location: FF_X24_Y12_N20
\memory|memory~242\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~242_q\);

-- Location: LABCELL_X24_Y12_N18
\memory|memory~32888\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32888_combout\ = ( \memory|memory~242_q\ & ( \memory|mar\(2) & ( (\memory|memory~114_q\) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~242_q\ & ( \memory|mar\(2) & ( (!\memory|mar\(3) & \memory|memory~114_q\) ) ) ) # ( \memory|memory~242_q\ 
-- & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & ((\memory|memory~50_q\))) # (\memory|mar\(3) & (\memory|memory~178_q\)) ) ) ) # ( !\memory|memory~242_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & ((\memory|memory~50_q\))) # (\memory|mar\(3) & 
-- (\memory|memory~178_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(3),
	datab => \memory|ALT_INV_memory~178_q\,
	datac => \memory|ALT_INV_memory~50_q\,
	datad => \memory|ALT_INV_memory~114_q\,
	datae => \memory|ALT_INV_memory~242_q\,
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~32888_combout\);

-- Location: MLABCELL_X28_Y14_N6
\memory|memory~434feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~434feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~434feeder_combout\);

-- Location: LABCELL_X24_Y12_N57
\memory|memory~33262\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33262_combout\ = ( sram_state(2) & ( sram_state(0) & ( (!\memory|mar\(6) & (\memory|memory~33218_combout\ & !sram_state(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \memory|ALT_INV_mar\(6),
	datac => \memory|ALT_INV_memory~33218_combout\,
	datad => ALT_INV_sram_state(1),
	datae => ALT_INV_sram_state(2),
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33262_combout\);

-- Location: FF_X28_Y14_N7
\memory|memory~434\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~434feeder_combout\,
	ena => \memory|memory~33262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~434_q\);

-- Location: LABCELL_X16_Y16_N42
\memory|memory~33260\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33260_combout\ = ( \memory|memory~33202_combout\ & ( sram_state(0) & ( (!\memory|mar\(6) & (sram_state(2) & !sram_state(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(2),
	datac => ALT_INV_sram_state(1),
	datae => \memory|ALT_INV_memory~33202_combout\,
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33260_combout\);

-- Location: FF_X23_Y16_N58
\memory|memory~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~306_q\);

-- Location: LABCELL_X24_Y10_N12
\memory|memory~33263\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33263_combout\ = ( \memory|memory~33226_combout\ & ( sram_state(2) & ( (!\memory|mar\(6) & (sram_state(0) & !sram_state(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(0),
	datac => ALT_INV_sram_state(1),
	datae => \memory|ALT_INV_memory~33226_combout\,
	dataf => ALT_INV_sram_state(2),
	combout => \memory|memory~33263_combout\);

-- Location: FF_X23_Y14_N38
\memory|memory~498\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~498_q\);

-- Location: LABCELL_X12_Y12_N54
\memory|memory~33261\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33261_combout\ = ( sram_state(0) & ( \memory|memory~33210_combout\ & ( (!\memory|mar\(6) & (sram_state(2) & !sram_state(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(2),
	datac => ALT_INV_sram_state(1),
	datae => ALT_INV_sram_state(0),
	dataf => \memory|ALT_INV_memory~33210_combout\,
	combout => \memory|memory~33261_combout\);

-- Location: FF_X23_Y16_N43
\memory|memory~370\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~370_q\);

-- Location: LABCELL_X23_Y14_N36
\memory|memory~32889\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32889_combout\ = ( \memory|memory~498_q\ & ( \memory|memory~370_q\ & ( ((!\memory|mar\(3) & ((\memory|memory~306_q\))) # (\memory|mar\(3) & (\memory|memory~434_q\))) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~498_q\ & ( 
-- \memory|memory~370_q\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~306_q\))) # (\memory|mar\(3) & (\memory|memory~434_q\)))) # (\memory|mar\(2) & (((!\memory|mar\(3))))) ) ) ) # ( \memory|memory~498_q\ & ( !\memory|memory~370_q\ & ( 
-- (!\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~306_q\))) # (\memory|mar\(3) & (\memory|memory~434_q\)))) # (\memory|mar\(2) & (((\memory|mar\(3))))) ) ) ) # ( !\memory|memory~498_q\ & ( !\memory|memory~370_q\ & ( (!\memory|mar\(2) & 
-- ((!\memory|mar\(3) & ((\memory|memory~306_q\))) # (\memory|mar\(3) & (\memory|memory~434_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_memory~434_q\,
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_memory~306_q\,
	datae => \memory|ALT_INV_memory~498_q\,
	dataf => \memory|ALT_INV_memory~370_q\,
	combout => \memory|memory~32889_combout\);

-- Location: LABCELL_X24_Y13_N24
\memory|memory~33267\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33267_combout\ = ( sram_state(2) & ( sram_state(0) & ( (!\memory|mar\(6) & (\memory|memory~33204_combout\ & !sram_state(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => \memory|ALT_INV_memory~33204_combout\,
	datad => ALT_INV_sram_state(1),
	datae => ALT_INV_sram_state(2),
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33267_combout\);

-- Location: FF_X25_Y11_N52
\memory|memory~562\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~562_q\);

-- Location: LABCELL_X24_Y10_N42
\memory|memory~33275\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33275_combout\ = ( sram_state(0) & ( !\memory|mar\(6) & ( (!sram_state(1) & (\memory|memory~33220_combout\ & sram_state(2))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => \memory|ALT_INV_memory~33220_combout\,
	datad => ALT_INV_sram_state(2),
	datae => ALT_INV_sram_state(0),
	dataf => \memory|ALT_INV_mar\(6),
	combout => \memory|memory~33275_combout\);

-- Location: FF_X23_Y14_N32
\memory|memory~690\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~690_q\);

-- Location: LABCELL_X23_Y10_N57
\memory|memory~33279\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33279_combout\ = ( \memory|memory~33228_combout\ & ( (sram_state(0) & (!\memory|mar\(6) & (sram_state(2) & !sram_state(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => \memory|ALT_INV_mar\(6),
	datac => ALT_INV_sram_state(2),
	datad => ALT_INV_sram_state(1),
	dataf => \memory|ALT_INV_memory~33228_combout\,
	combout => \memory|memory~33279_combout\);

-- Location: FF_X23_Y14_N50
\memory|memory~754\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~754_q\);

-- Location: LABCELL_X24_Y11_N51
\memory|memory~33271\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33271_combout\ = ( !\memory|mar\(6) & ( sram_state(0) & ( (sram_state(2) & (!sram_state(1) & \memory|memory~33212_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sram_state(2),
	datac => ALT_INV_sram_state(1),
	datad => \memory|ALT_INV_memory~33212_combout\,
	datae => \memory|ALT_INV_mar\(6),
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33271_combout\);

-- Location: FF_X25_Y11_N46
\memory|memory~626\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~626_q\);

-- Location: LABCELL_X23_Y14_N48
\memory|memory~32890\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32890_combout\ = ( \memory|memory~754_q\ & ( \memory|memory~626_q\ & ( ((!\memory|mar\(3) & (\memory|memory~562_q\)) # (\memory|mar\(3) & ((\memory|memory~690_q\)))) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~754_q\ & ( 
-- \memory|memory~626_q\ & ( (!\memory|mar\(3) & (((\memory|mar\(2))) # (\memory|memory~562_q\))) # (\memory|mar\(3) & (((!\memory|mar\(2) & \memory|memory~690_q\)))) ) ) ) # ( \memory|memory~754_q\ & ( !\memory|memory~626_q\ & ( (!\memory|mar\(3) & 
-- (\memory|memory~562_q\ & (!\memory|mar\(2)))) # (\memory|mar\(3) & (((\memory|memory~690_q\) # (\memory|mar\(2))))) ) ) ) # ( !\memory|memory~754_q\ & ( !\memory|memory~626_q\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & (\memory|memory~562_q\)) # 
-- (\memory|mar\(3) & ((\memory|memory~690_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(3),
	datab => \memory|ALT_INV_memory~562_q\,
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_memory~690_q\,
	datae => \memory|ALT_INV_memory~754_q\,
	dataf => \memory|ALT_INV_memory~626_q\,
	combout => \memory|memory~32890_combout\);

-- Location: LABCELL_X24_Y14_N42
\memory|memory~32892\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32892_combout\ = ( \memory|memory~32890_combout\ & ( \memory|mar\(5) & ( (!\memory|mar\(4)) # (\memory|memory~32891_combout\) ) ) ) # ( !\memory|memory~32890_combout\ & ( \memory|mar\(5) & ( (\memory|memory~32891_combout\ & \memory|mar\(4)) 
-- ) ) ) # ( \memory|memory~32890_combout\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & (\memory|memory~32888_combout\)) # (\memory|mar\(4) & ((\memory|memory~32889_combout\))) ) ) ) # ( !\memory|memory~32890_combout\ & ( !\memory|mar\(5) & ( 
-- (!\memory|mar\(4) & (\memory|memory~32888_combout\)) # (\memory|mar\(4) & ((\memory|memory~32889_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32891_combout\,
	datab => \memory|ALT_INV_memory~32888_combout\,
	datac => \memory|ALT_INV_memory~32889_combout\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~32890_combout\,
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~32892_combout\);

-- Location: MLABCELL_X21_Y8_N3
\memory|memory~98feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~98feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~98feeder_combout\);

-- Location: MLABCELL_X21_Y8_N51
\memory|memory~33238\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33238_combout\ = ( !\memory|mar\(6) & ( sram_state(2) & ( (!sram_state(1) & (\memory|memory~33176_combout\ & sram_state(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sram_state(1),
	datac => \memory|ALT_INV_memory~33176_combout\,
	datad => ALT_INV_sram_state(0),
	datae => \memory|ALT_INV_mar\(6),
	dataf => ALT_INV_sram_state(2),
	combout => \memory|memory~33238_combout\);

-- Location: FF_X21_Y8_N4
\memory|memory~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~98feeder_combout\,
	ena => \memory|memory~33238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~98_q\);

-- Location: MLABCELL_X21_Y8_N30
\memory|memory~33257\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33257_combout\ = ( sram_state(2) & ( (!\memory|mar\(6) & (\memory|memory~33178_combout\ & (sram_state(0) & !sram_state(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => \memory|ALT_INV_memory~33178_combout\,
	datac => ALT_INV_sram_state(0),
	datad => ALT_INV_sram_state(1),
	dataf => ALT_INV_sram_state(2),
	combout => \memory|memory~33257_combout\);

-- Location: FF_X21_Y8_N50
\memory|memory~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~354_q\);

-- Location: MLABCELL_X15_Y12_N12
\memory|memory~33289\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33289_combout\ = ( sram_state(0) & ( (!\memory|mar\(6) & (!sram_state(1) & (\memory|memory~33182_combout\ & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(1),
	datac => \memory|ALT_INV_memory~33182_combout\,
	datad => ALT_INV_sram_state(2),
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33289_combout\);

-- Location: FF_X18_Y10_N35
\memory|memory~866\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~866_q\);

-- Location: MLABCELL_X21_Y12_N51
\memory|memory~33270\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33270_combout\ = ( sram_state(2) & ( sram_state(0) & ( (!sram_state(1) & (!\memory|mar\(6) & \memory|memory~33180_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sram_state(1),
	datac => \memory|ALT_INV_mar\(6),
	datad => \memory|ALT_INV_memory~33180_combout\,
	datae => ALT_INV_sram_state(2),
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33270_combout\);

-- Location: FF_X24_Y10_N29
\memory|memory~610\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~610_q\);

-- Location: LABCELL_X18_Y10_N33
\memory|memory~32884\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32884_combout\ = ( \memory|memory~866_q\ & ( \memory|memory~610_q\ & ( ((!\memory|mar\(4) & (\memory|memory~98_q\)) # (\memory|mar\(4) & ((\memory|memory~354_q\)))) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~866_q\ & ( 
-- \memory|memory~610_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~98_q\)) # (\memory|mar\(4) & ((\memory|memory~354_q\))))) # (\memory|mar\(5) & (((!\memory|mar\(4))))) ) ) ) # ( \memory|memory~866_q\ & ( !\memory|memory~610_q\ & ( 
-- (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~98_q\)) # (\memory|mar\(4) & ((\memory|memory~354_q\))))) # (\memory|mar\(5) & (((\memory|mar\(4))))) ) ) ) # ( !\memory|memory~866_q\ & ( !\memory|memory~610_q\ & ( (!\memory|mar\(5) & 
-- ((!\memory|mar\(4) & (\memory|memory~98_q\)) # (\memory|mar\(4) & ((\memory|memory~354_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~98_q\,
	datac => \memory|ALT_INV_memory~354_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~866_q\,
	dataf => \memory|ALT_INV_memory~610_q\,
	combout => \memory|memory~32884_combout\);

-- Location: LABCELL_X19_Y10_N15
\memory|memory~418feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~418feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~418feeder_combout\);

-- Location: MLABCELL_X15_Y12_N18
\memory|memory~33258\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33258_combout\ = ( !sram_state(1) & ( (!\memory|mar\(6) & (sram_state(0) & (sram_state(2) & \memory|memory~33186_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(0),
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_memory~33186_combout\,
	dataf => ALT_INV_sram_state(1),
	combout => \memory|memory~33258_combout\);

-- Location: FF_X19_Y10_N16
\memory|memory~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~418feeder_combout\,
	ena => \memory|memory~33258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~418_q\);

-- Location: LABCELL_X19_Y10_N57
\memory|memory~674feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~674feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~674feeder_combout\);

-- Location: MLABCELL_X21_Y12_N39
\memory|memory~33274\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33274_combout\ = ( sram_state(0) & ( (sram_state(2) & (!sram_state(1) & (!\memory|mar\(6) & \memory|memory~33188_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(2),
	datab => ALT_INV_sram_state(1),
	datac => \memory|ALT_INV_mar\(6),
	datad => \memory|ALT_INV_memory~33188_combout\,
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33274_combout\);

-- Location: FF_X19_Y10_N59
\memory|memory~674\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~674feeder_combout\,
	ena => \memory|memory~33274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~674_q\);

-- Location: LABCELL_X12_Y12_N45
\memory|memory~33290\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33290_combout\ = ( !\memory|mar\(6) & ( (!sram_state(1) & (\memory|memory~33190_combout\ & (sram_state(2) & sram_state(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => \memory|ALT_INV_memory~33190_combout\,
	datac => ALT_INV_sram_state(2),
	datad => ALT_INV_sram_state(0),
	dataf => \memory|ALT_INV_mar\(6),
	combout => \memory|memory~33290_combout\);

-- Location: FF_X18_Y10_N17
\memory|memory~930\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~930_q\);

-- Location: LABCELL_X19_Y10_N45
\memory|memory~162feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~162feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~162feeder_combout\);

-- Location: LABCELL_X17_Y11_N18
\memory|memory~33242\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33242_combout\ = ( \memory|memory~33184_combout\ & ( (sram_state(0) & (!\memory|mar\(6) & (sram_state(2) & !sram_state(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000000000000000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => \memory|ALT_INV_mar\(6),
	datac => ALT_INV_sram_state(2),
	datad => ALT_INV_sram_state(1),
	datae => \memory|ALT_INV_memory~33184_combout\,
	combout => \memory|memory~33242_combout\);

-- Location: FF_X19_Y10_N46
\memory|memory~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~162feeder_combout\,
	ena => \memory|memory~33242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~162_q\);

-- Location: LABCELL_X18_Y10_N15
\memory|memory~32885\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32885_combout\ = ( \memory|memory~930_q\ & ( \memory|memory~162_q\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4))) # (\memory|memory~418_q\))) # (\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~674_q\)))) ) ) ) # ( 
-- !\memory|memory~930_q\ & ( \memory|memory~162_q\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4))) # (\memory|memory~418_q\))) # (\memory|mar\(5) & (((\memory|memory~674_q\ & !\memory|mar\(4))))) ) ) ) # ( \memory|memory~930_q\ & ( !\memory|memory~162_q\ & ( 
-- (!\memory|mar\(5) & (\memory|memory~418_q\ & ((\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~674_q\)))) ) ) ) # ( !\memory|memory~930_q\ & ( !\memory|memory~162_q\ & ( (!\memory|mar\(5) & (\memory|memory~418_q\ & 
-- ((\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|memory~674_q\ & !\memory|mar\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~418_q\,
	datac => \memory|ALT_INV_memory~674_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~930_q\,
	dataf => \memory|ALT_INV_memory~162_q\,
	combout => \memory|memory~32885_combout\);

-- Location: LABCELL_X18_Y12_N51
\memory|memory~33234\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33234_combout\ = ( sram_state(2) & ( \memory|memory~33168_combout\ & ( (sram_state(0) & (!sram_state(1) & !\memory|mar\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sram_state(0),
	datac => ALT_INV_sram_state(1),
	datad => \memory|ALT_INV_mar\(6),
	datae => ALT_INV_sram_state(2),
	dataf => \memory|ALT_INV_memory~33168_combout\,
	combout => \memory|memory~33234_combout\);

-- Location: FF_X18_Y12_N4
\memory|memory~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~34_q\);

-- Location: LABCELL_X18_Y12_N54
\memory|memory~33256\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33256_combout\ = ( sram_state(0) & ( (!\memory|mar\(6) & (!sram_state(1) & (\memory|memory~33170_combout\ & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(1),
	datac => \memory|ALT_INV_memory~33170_combout\,
	datad => ALT_INV_sram_state(2),
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33256_combout\);

-- Location: FF_X18_Y12_N49
\memory|memory~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~290_q\);

-- Location: LABCELL_X24_Y10_N24
\memory|memory~33266\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33266_combout\ = ( \memory|memory~33172_combout\ & ( (!\memory|mar\(6) & (sram_state(0) & (!sram_state(1) & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(0),
	datac => ALT_INV_sram_state(1),
	datad => ALT_INV_sram_state(2),
	dataf => \memory|ALT_INV_memory~33172_combout\,
	combout => \memory|memory~33266_combout\);

-- Location: FF_X24_Y10_N31
\memory|memory~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~546_q\);

-- Location: MLABCELL_X15_Y12_N6
\memory|memory~33288\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33288_combout\ = ( sram_state(0) & ( (!\memory|mar\(6) & (!sram_state(1) & (sram_state(2) & \memory|memory~33174_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(1),
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_memory~33174_combout\,
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33288_combout\);

-- Location: FF_X18_Y10_N2
\memory|memory~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~802_q\);

-- Location: LABCELL_X18_Y10_N0
\memory|memory~32883\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32883_combout\ = ( \memory|memory~802_q\ & ( \memory|mar\(5) & ( (\memory|memory~546_q\) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~802_q\ & ( \memory|mar\(5) & ( (!\memory|mar\(4) & \memory|memory~546_q\) ) ) ) # ( \memory|memory~802_q\ 
-- & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & (\memory|memory~34_q\)) # (\memory|mar\(4) & ((\memory|memory~290_q\))) ) ) ) # ( !\memory|memory~802_q\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & (\memory|memory~34_q\)) # (\memory|mar\(4) & 
-- ((\memory|memory~290_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~34_q\,
	datab => \memory|ALT_INV_memory~290_q\,
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_memory~546_q\,
	datae => \memory|ALT_INV_memory~802_q\,
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~32883_combout\);

-- Location: LABCELL_X22_Y12_N27
\memory|memory~33246\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33246_combout\ = ( sram_state(2) & ( !sram_state(1) & ( (sram_state(0) & (!\memory|mar\(6) & \memory|memory~33192_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => \memory|ALT_INV_mar\(6),
	datac => \memory|ALT_INV_memory~33192_combout\,
	datae => ALT_INV_sram_state(2),
	dataf => ALT_INV_sram_state(1),
	combout => \memory|memory~33246_combout\);

-- Location: FF_X22_Y12_N52
\memory|memory~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~226_q\);

-- Location: LABCELL_X22_Y14_N15
\memory|memory~738feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~738feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~738feeder_combout\);

-- Location: LABCELL_X19_Y12_N36
\memory|memory~33278\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33278_combout\ = ( !sram_state(1) & ( (sram_state(0) & (\memory|memory~33196_combout\ & (sram_state(2) & !\memory|mar\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => \memory|ALT_INV_memory~33196_combout\,
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_mar\(6),
	dataf => ALT_INV_sram_state(1),
	combout => \memory|memory~33278_combout\);

-- Location: FF_X22_Y14_N17
\memory|memory~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~738feeder_combout\,
	ena => \memory|memory~33278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~738_q\);

-- Location: LABCELL_X23_Y10_N24
\memory|memory~33259\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33259_combout\ = ( \memory|memory~33194_combout\ & ( (sram_state(0) & (!sram_state(1) & (sram_state(2) & !\memory|mar\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => ALT_INV_sram_state(1),
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_mar\(6),
	dataf => \memory|ALT_INV_memory~33194_combout\,
	combout => \memory|memory~33259_combout\);

-- Location: FF_X22_Y12_N25
\memory|memory~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~482_q\);

-- Location: LABCELL_X23_Y10_N0
\memory|memory~33291\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33291_combout\ = ( \memory|memory~33198_combout\ & ( sram_state(2) & ( (!\memory|mar\(6) & (sram_state(0) & !sram_state(1))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \memory|ALT_INV_mar\(6),
	datac => ALT_INV_sram_state(0),
	datad => ALT_INV_sram_state(1),
	datae => \memory|ALT_INV_memory~33198_combout\,
	dataf => ALT_INV_sram_state(2),
	combout => \memory|memory~33291_combout\);

-- Location: FF_X22_Y14_N47
\memory|memory~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~994_q\);

-- Location: LABCELL_X22_Y14_N45
\memory|memory~32886\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32886_combout\ = ( \memory|memory~994_q\ & ( \memory|mar\(4) & ( (\memory|memory~482_q\) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~994_q\ & ( \memory|mar\(4) & ( (!\memory|mar\(5) & \memory|memory~482_q\) ) ) ) # ( \memory|memory~994_q\ 
-- & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~226_q\)) # (\memory|mar\(5) & ((\memory|memory~738_q\))) ) ) ) # ( !\memory|memory~994_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~226_q\)) # (\memory|mar\(5) & 
-- ((\memory|memory~738_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~226_q\,
	datac => \memory|ALT_INV_memory~738_q\,
	datad => \memory|ALT_INV_memory~482_q\,
	datae => \memory|ALT_INV_memory~994_q\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~32886_combout\);

-- Location: LABCELL_X24_Y14_N12
\memory|memory~32887\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32887_combout\ = ( \memory|memory~32883_combout\ & ( \memory|memory~32886_combout\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3)) # ((\memory|memory~32885_combout\)))) # (\memory|mar\(2) & (((\memory|memory~32884_combout\)) # 
-- (\memory|mar\(3)))) ) ) ) # ( !\memory|memory~32883_combout\ & ( \memory|memory~32886_combout\ & ( (!\memory|mar\(2) & (\memory|mar\(3) & ((\memory|memory~32885_combout\)))) # (\memory|mar\(2) & (((\memory|memory~32884_combout\)) # (\memory|mar\(3)))) ) ) 
-- ) # ( \memory|memory~32883_combout\ & ( !\memory|memory~32886_combout\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3)) # ((\memory|memory~32885_combout\)))) # (\memory|mar\(2) & (!\memory|mar\(3) & (\memory|memory~32884_combout\))) ) ) ) # ( 
-- !\memory|memory~32883_combout\ & ( !\memory|memory~32886_combout\ & ( (!\memory|mar\(2) & (\memory|mar\(3) & ((\memory|memory~32885_combout\)))) # (\memory|mar\(2) & (!\memory|mar\(3) & (\memory|memory~32884_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_memory~32884_combout\,
	datad => \memory|ALT_INV_memory~32885_combout\,
	datae => \memory|ALT_INV_memory~32883_combout\,
	dataf => \memory|ALT_INV_memory~32886_combout\,
	combout => \memory|memory~32887_combout\);

-- Location: LABCELL_X22_Y16_N15
\memory|memory~2feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~2feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~2feeder_combout\);

-- Location: LABCELL_X22_Y16_N18
\memory|memory~33232\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33232_combout\ = ( !\memory|mar\(6) & ( (!sram_state(1) & (sram_state(2) & (\memory|memory~33104_combout\ & sram_state(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => ALT_INV_sram_state(2),
	datac => \memory|ALT_INV_memory~33104_combout\,
	datad => ALT_INV_sram_state(0),
	dataf => \memory|ALT_INV_mar\(6),
	combout => \memory|memory~33232_combout\);

-- Location: FF_X22_Y16_N17
\memory|memory~2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~2feeder_combout\,
	ena => \memory|memory~33232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2_q\);

-- Location: LABCELL_X23_Y12_N27
\memory|memory~514feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~514feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~514feeder_combout\);

-- Location: LABCELL_X24_Y11_N15
\memory|memory~33264\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33264_combout\ = ( sram_state(2) & ( (sram_state(0) & (!\memory|mar\(6) & (!sram_state(1) & \memory|memory~33108_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => \memory|ALT_INV_mar\(6),
	datac => ALT_INV_sram_state(1),
	datad => \memory|ALT_INV_memory~33108_combout\,
	dataf => ALT_INV_sram_state(2),
	combout => \memory|memory~33264_combout\);

-- Location: FF_X23_Y12_N28
\memory|memory~514\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~514feeder_combout\,
	ena => \memory|memory~33264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~514_q\);

-- Location: LABCELL_X22_Y16_N9
\memory|memory~258feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~258feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~258feeder_combout\);

-- Location: MLABCELL_X21_Y16_N24
\memory|memory~33248\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33248_combout\ = ( !sram_state(1) & ( (!\memory|mar\(6) & (sram_state(2) & (\memory|memory~33106_combout\ & sram_state(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(2),
	datac => \memory|ALT_INV_memory~33106_combout\,
	datad => ALT_INV_sram_state(0),
	datae => ALT_INV_sram_state(1),
	combout => \memory|memory~33248_combout\);

-- Location: FF_X22_Y16_N10
\memory|memory~258\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~258feeder_combout\,
	ena => \memory|memory~33248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~258_q\);

-- Location: LABCELL_X22_Y16_N45
\memory|memory~33280\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33280_combout\ = ( !\memory|mar\(6) & ( (!sram_state(1) & (sram_state(0) & (sram_state(2) & \memory|memory~33110_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => ALT_INV_sram_state(0),
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_memory~33110_combout\,
	dataf => \memory|ALT_INV_mar\(6),
	combout => \memory|memory~33280_combout\);

-- Location: FF_X24_Y14_N20
\memory|memory~770\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~770_q\);

-- Location: LABCELL_X24_Y14_N18
\memory|memory~32873\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32873_combout\ = ( \memory|memory~770_q\ & ( \memory|mar\(5) & ( (\memory|memory~514_q\) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~770_q\ & ( \memory|mar\(5) & ( (!\memory|mar\(4) & \memory|memory~514_q\) ) ) ) # ( \memory|memory~770_q\ 
-- & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & (\memory|memory~2_q\)) # (\memory|mar\(4) & ((\memory|memory~258_q\))) ) ) ) # ( !\memory|memory~770_q\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & (\memory|memory~2_q\)) # (\memory|mar\(4) & 
-- ((\memory|memory~258_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~2_q\,
	datab => \memory|ALT_INV_mar\(4),
	datac => \memory|ALT_INV_memory~514_q\,
	datad => \memory|ALT_INV_memory~258_q\,
	datae => \memory|ALT_INV_memory~770_q\,
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~32873_combout\);

-- Location: LABCELL_X23_Y10_N54
\memory|memory~33276\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33276_combout\ = ( sram_state(2) & ( (sram_state(0) & (!\memory|mar\(6) & (\memory|memory~33132_combout\ & !sram_state(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => \memory|ALT_INV_mar\(6),
	datac => \memory|ALT_INV_memory~33132_combout\,
	datad => ALT_INV_sram_state(1),
	dataf => ALT_INV_sram_state(2),
	combout => \memory|memory~33276_combout\);

-- Location: FF_X23_Y11_N46
\memory|memory~706\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~706_q\);

-- Location: MLABCELL_X25_Y12_N39
\memory|memory~450feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~450feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~450feeder_combout\);

-- Location: LABCELL_X27_Y15_N54
\memory|memory~33251\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33251_combout\ = ( !sram_state(1) & ( \memory|memory~33130_combout\ & ( (!\memory|mar\(6) & (sram_state(2) & sram_state(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(2),
	datac => ALT_INV_sram_state(0),
	datae => ALT_INV_sram_state(1),
	dataf => \memory|ALT_INV_memory~33130_combout\,
	combout => \memory|memory~33251_combout\);

-- Location: FF_X25_Y12_N40
\memory|memory~450\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~450feeder_combout\,
	ena => \memory|memory~33251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~450_q\);

-- Location: LABCELL_X19_Y11_N45
\memory|memory~33283\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33283_combout\ = ( !\memory|mar\(6) & ( (\memory|memory~33134_combout\ & (sram_state(0) & (sram_state(2) & !sram_state(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33134_combout\,
	datab => ALT_INV_sram_state(0),
	datac => ALT_INV_sram_state(2),
	datad => ALT_INV_sram_state(1),
	dataf => \memory|ALT_INV_mar\(6),
	combout => \memory|memory~33283_combout\);

-- Location: FF_X25_Y13_N32
\memory|memory~962\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~962_q\);

-- Location: MLABCELL_X25_Y12_N27
\memory|memory~194feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~194feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~194feeder_combout\);

-- Location: MLABCELL_X21_Y13_N0
\memory|memory~33244\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33244_combout\ = ( !\memory|mar\(6) & ( (!sram_state(1) & (sram_state(0) & (sram_state(2) & \memory|memory~33128_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => ALT_INV_sram_state(0),
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_memory~33128_combout\,
	dataf => \memory|ALT_INV_mar\(6),
	combout => \memory|memory~33244_combout\);

-- Location: FF_X25_Y12_N28
\memory|memory~194\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~194feeder_combout\,
	ena => \memory|memory~33244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~194_q\);

-- Location: MLABCELL_X25_Y13_N30
\memory|memory~32876\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32876_combout\ = ( \memory|memory~962_q\ & ( \memory|memory~194_q\ & ( (!\memory|mar\(4) & (((!\memory|mar\(5))) # (\memory|memory~706_q\))) # (\memory|mar\(4) & (((\memory|memory~450_q\) # (\memory|mar\(5))))) ) ) ) # ( 
-- !\memory|memory~962_q\ & ( \memory|memory~194_q\ & ( (!\memory|mar\(4) & (((!\memory|mar\(5))) # (\memory|memory~706_q\))) # (\memory|mar\(4) & (((!\memory|mar\(5) & \memory|memory~450_q\)))) ) ) ) # ( \memory|memory~962_q\ & ( !\memory|memory~194_q\ & ( 
-- (!\memory|mar\(4) & (\memory|memory~706_q\ & (\memory|mar\(5)))) # (\memory|mar\(4) & (((\memory|memory~450_q\) # (\memory|mar\(5))))) ) ) ) # ( !\memory|memory~962_q\ & ( !\memory|memory~194_q\ & ( (!\memory|mar\(4) & (\memory|memory~706_q\ & 
-- (\memory|mar\(5)))) # (\memory|mar\(4) & (((!\memory|mar\(5) & \memory|memory~450_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_memory~706_q\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_memory~450_q\,
	datae => \memory|ALT_INV_memory~962_q\,
	dataf => \memory|ALT_INV_memory~194_q\,
	combout => \memory|memory~32876_combout\);

-- Location: LABCELL_X27_Y12_N33
\memory|memory~130feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~130feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~130feeder_combout\);

-- Location: LABCELL_X27_Y12_N9
\memory|memory~33240\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33240_combout\ = ( !\memory|mar\(6) & ( (sram_state(2) & (!sram_state(1) & (sram_state(0) & \memory|memory~33120_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(2),
	datab => ALT_INV_sram_state(1),
	datac => ALT_INV_sram_state(0),
	datad => \memory|ALT_INV_memory~33120_combout\,
	dataf => \memory|ALT_INV_mar\(6),
	combout => \memory|memory~33240_combout\);

-- Location: FF_X27_Y12_N34
\memory|memory~130\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~130feeder_combout\,
	ena => \memory|memory~33240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~130_q\);

-- Location: LABCELL_X27_Y12_N54
\memory|memory~642feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~642feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~642feeder_combout\);

-- Location: MLABCELL_X21_Y12_N15
\memory|memory~33272\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33272_combout\ = ( sram_state(0) & ( (\memory|memory~33124_combout\ & (!sram_state(1) & (!\memory|mar\(6) & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33124_combout\,
	datab => ALT_INV_sram_state(1),
	datac => \memory|ALT_INV_mar\(6),
	datad => ALT_INV_sram_state(2),
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33272_combout\);

-- Location: FF_X27_Y12_N55
\memory|memory~642\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~642feeder_combout\,
	ena => \memory|memory~33272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~642_q\);

-- Location: LABCELL_X12_Y12_N33
\memory|memory~33282\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33282_combout\ = ( \memory|memory~33126_combout\ & ( (!sram_state(1) & (sram_state(2) & (!\memory|mar\(6) & sram_state(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => ALT_INV_sram_state(2),
	datac => \memory|ALT_INV_mar\(6),
	datad => ALT_INV_sram_state(0),
	dataf => \memory|ALT_INV_memory~33126_combout\,
	combout => \memory|memory~33282_combout\);

-- Location: FF_X28_Y12_N20
\memory|memory~898\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~898_q\);

-- Location: LABCELL_X27_Y12_N48
\memory|memory~386feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~386feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~386feeder_combout\);

-- Location: LABCELL_X27_Y12_N21
\memory|memory~33250\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33250_combout\ = ( sram_state(0) & ( (\memory|memory~33122_combout\ & (!\memory|mar\(6) & (!sram_state(1) & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33122_combout\,
	datab => \memory|ALT_INV_mar\(6),
	datac => ALT_INV_sram_state(1),
	datad => ALT_INV_sram_state(2),
	datae => ALT_INV_sram_state(0),
	combout => \memory|memory~33250_combout\);

-- Location: FF_X27_Y12_N49
\memory|memory~386\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~386feeder_combout\,
	ena => \memory|memory~33250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~386_q\);

-- Location: MLABCELL_X28_Y12_N18
\memory|memory~32875\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32875_combout\ = ( \memory|memory~898_q\ & ( \memory|memory~386_q\ & ( ((!\memory|mar\(5) & (\memory|memory~130_q\)) # (\memory|mar\(5) & ((\memory|memory~642_q\)))) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~898_q\ & ( 
-- \memory|memory~386_q\ & ( (!\memory|mar\(4) & ((!\memory|mar\(5) & (\memory|memory~130_q\)) # (\memory|mar\(5) & ((\memory|memory~642_q\))))) # (\memory|mar\(4) & (((!\memory|mar\(5))))) ) ) ) # ( \memory|memory~898_q\ & ( !\memory|memory~386_q\ & ( 
-- (!\memory|mar\(4) & ((!\memory|mar\(5) & (\memory|memory~130_q\)) # (\memory|mar\(5) & ((\memory|memory~642_q\))))) # (\memory|mar\(4) & (((\memory|mar\(5))))) ) ) ) # ( !\memory|memory~898_q\ & ( !\memory|memory~386_q\ & ( (!\memory|mar\(4) & 
-- ((!\memory|mar\(5) & (\memory|memory~130_q\)) # (\memory|mar\(5) & ((\memory|memory~642_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_memory~130_q\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_memory~642_q\,
	datae => \memory|ALT_INV_memory~898_q\,
	dataf => \memory|ALT_INV_memory~386_q\,
	combout => \memory|memory~32875_combout\);

-- Location: LABCELL_X27_Y14_N9
\memory|memory~66feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~66feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~66feeder_combout\);

-- Location: LABCELL_X27_Y14_N18
\memory|memory~33236\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33236_combout\ = ( sram_state(0) & ( (!\memory|mar\(6) & (\memory|memory~33112_combout\ & (sram_state(2) & !sram_state(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => \memory|ALT_INV_memory~33112_combout\,
	datac => ALT_INV_sram_state(2),
	datad => ALT_INV_sram_state(1),
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33236_combout\);

-- Location: FF_X27_Y14_N10
\memory|memory~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~66feeder_combout\,
	ena => \memory|memory~33236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~66_q\);

-- Location: LABCELL_X27_Y14_N33
\memory|memory~322feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~322feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~322feeder_combout\);

-- Location: LABCELL_X27_Y15_N27
\memory|memory~33249\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33249_combout\ = ( sram_state(0) & ( (!\memory|mar\(6) & (!sram_state(1) & (sram_state(2) & \memory|memory~33114_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(1),
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_memory~33114_combout\,
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33249_combout\);

-- Location: FF_X27_Y14_N34
\memory|memory~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~322feeder_combout\,
	ena => \memory|memory~33249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~322_q\);

-- Location: LABCELL_X27_Y11_N39
\memory|memory~578feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~578feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~578feeder_combout\);

-- Location: LABCELL_X12_Y12_N21
\memory|memory~33268\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33268_combout\ = ( !\memory|mar\(6) & ( (!sram_state(1) & (sram_state(2) & (\memory|memory~33116_combout\ & sram_state(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => ALT_INV_sram_state(2),
	datac => \memory|ALT_INV_memory~33116_combout\,
	datad => ALT_INV_sram_state(0),
	dataf => \memory|ALT_INV_mar\(6),
	combout => \memory|memory~33268_combout\);

-- Location: FF_X27_Y11_N41
\memory|memory~578\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~578feeder_combout\,
	ena => \memory|memory~33268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~578_q\);

-- Location: LABCELL_X12_Y12_N6
\memory|memory~33281\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33281_combout\ = ( \memory|memory~33118_combout\ & ( (!sram_state(1) & (sram_state(2) & (sram_state(0) & !\memory|mar\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => ALT_INV_sram_state(2),
	datac => ALT_INV_sram_state(0),
	datad => \memory|ALT_INV_mar\(6),
	dataf => \memory|ALT_INV_memory~33118_combout\,
	combout => \memory|memory~33281_combout\);

-- Location: FF_X24_Y14_N35
\memory|memory~834\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~834_q\);

-- Location: LABCELL_X24_Y14_N33
\memory|memory~32874\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32874_combout\ = ( \memory|memory~834_q\ & ( \memory|mar\(4) & ( (\memory|mar\(5)) # (\memory|memory~322_q\) ) ) ) # ( !\memory|memory~834_q\ & ( \memory|mar\(4) & ( (\memory|memory~322_q\ & !\memory|mar\(5)) ) ) ) # ( \memory|memory~834_q\ 
-- & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~66_q\)) # (\memory|mar\(5) & ((\memory|memory~578_q\))) ) ) ) # ( !\memory|memory~834_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~66_q\)) # (\memory|mar\(5) & 
-- ((\memory|memory~578_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~66_q\,
	datab => \memory|ALT_INV_memory~322_q\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_memory~578_q\,
	datae => \memory|ALT_INV_memory~834_q\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~32874_combout\);

-- Location: LABCELL_X24_Y14_N36
\memory|memory~32877\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32877_combout\ = ( \memory|mar\(2) & ( \memory|memory~32874_combout\ & ( (!\memory|mar\(3)) # (\memory|memory~32876_combout\) ) ) ) # ( !\memory|mar\(2) & ( \memory|memory~32874_combout\ & ( (!\memory|mar\(3) & 
-- (\memory|memory~32873_combout\)) # (\memory|mar\(3) & ((\memory|memory~32875_combout\))) ) ) ) # ( \memory|mar\(2) & ( !\memory|memory~32874_combout\ & ( (\memory|memory~32876_combout\ & \memory|mar\(3)) ) ) ) # ( !\memory|mar\(2) & ( 
-- !\memory|memory~32874_combout\ & ( (!\memory|mar\(3) & (\memory|memory~32873_combout\)) # (\memory|mar\(3) & ((\memory|memory~32875_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000011001101010101000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32873_combout\,
	datab => \memory|ALT_INV_memory~32876_combout\,
	datac => \memory|ALT_INV_memory~32875_combout\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_memory~32874_combout\,
	combout => \memory|memory~32877_combout\);

-- Location: LABCELL_X18_Y13_N3
\memory|memory~33265\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33265_combout\ = ( \memory|memory~33140_combout\ & ( (!sram_state(1) & (sram_state(2) & (sram_state(0) & !\memory|mar\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => ALT_INV_sram_state(2),
	datac => ALT_INV_sram_state(0),
	datad => \memory|ALT_INV_mar\(6),
	dataf => \memory|ALT_INV_memory~33140_combout\,
	combout => \memory|memory~33265_combout\);

-- Location: FF_X19_Y15_N40
\memory|memory~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~530_q\);

-- Location: MLABCELL_X21_Y16_N54
\memory|memory~33252\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33252_combout\ = ( \memory|memory~33138_combout\ & ( (!\memory|mar\(6) & (sram_state(0) & (!sram_state(1) & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(0),
	datac => ALT_INV_sram_state(1),
	datad => ALT_INV_sram_state(2),
	dataf => \memory|ALT_INV_memory~33138_combout\,
	combout => \memory|memory~33252_combout\);

-- Location: FF_X21_Y16_N10
\memory|memory~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~274_q\);

-- Location: LABCELL_X16_Y16_N3
\memory|memory~33284\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33284_combout\ = ( !\memory|mar\(6) & ( (\memory|memory~33142_combout\ & (sram_state(2) & (sram_state(0) & !sram_state(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33142_combout\,
	datab => ALT_INV_sram_state(2),
	datac => ALT_INV_sram_state(0),
	datad => ALT_INV_sram_state(1),
	datae => \memory|ALT_INV_mar\(6),
	combout => \memory|memory~33284_combout\);

-- Location: FF_X19_Y16_N2
\memory|memory~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~786_q\);

-- Location: LABCELL_X18_Y16_N51
\memory|memory~33233\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33233_combout\ = ( \memory|memory~33136_combout\ & ( (!\memory|mar\(6) & (sram_state(2) & (!sram_state(1) & sram_state(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(2),
	datac => ALT_INV_sram_state(1),
	datad => ALT_INV_sram_state(0),
	dataf => \memory|ALT_INV_memory~33136_combout\,
	combout => \memory|memory~33233_combout\);

-- Location: FF_X21_Y16_N52
\memory|memory~18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~18_q\);

-- Location: LABCELL_X19_Y16_N0
\memory|memory~32878\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32878_combout\ = ( \memory|memory~786_q\ & ( \memory|memory~18_q\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4)) # (\memory|memory~274_q\)))) # (\memory|mar\(5) & (((\memory|mar\(4))) # (\memory|memory~530_q\))) ) ) ) # ( 
-- !\memory|memory~786_q\ & ( \memory|memory~18_q\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4)) # (\memory|memory~274_q\)))) # (\memory|mar\(5) & (\memory|memory~530_q\ & ((!\memory|mar\(4))))) ) ) ) # ( \memory|memory~786_q\ & ( !\memory|memory~18_q\ & ( 
-- (!\memory|mar\(5) & (((\memory|memory~274_q\ & \memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|mar\(4))) # (\memory|memory~530_q\))) ) ) ) # ( !\memory|memory~786_q\ & ( !\memory|memory~18_q\ & ( (!\memory|mar\(5) & (((\memory|memory~274_q\ & 
-- \memory|mar\(4))))) # (\memory|mar\(5) & (\memory|memory~530_q\ & ((!\memory|mar\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~530_q\,
	datac => \memory|ALT_INV_memory~274_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~786_q\,
	dataf => \memory|ALT_INV_memory~18_q\,
	combout => \memory|memory~32878_combout\);

-- Location: LABCELL_X16_Y12_N51
\memory|memory~146feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~146feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~146feeder_combout\);

-- Location: LABCELL_X16_Y12_N27
\memory|memory~33241\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33241_combout\ = ( \memory|memory~33152_combout\ & ( (sram_state(2) & (sram_state(0) & (!sram_state(1) & !\memory|mar\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(2),
	datab => ALT_INV_sram_state(0),
	datac => ALT_INV_sram_state(1),
	datad => \memory|ALT_INV_mar\(6),
	dataf => \memory|ALT_INV_memory~33152_combout\,
	combout => \memory|memory~33241_combout\);

-- Location: FF_X16_Y12_N52
\memory|memory~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~146feeder_combout\,
	ena => \memory|memory~33241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~146_q\);

-- Location: LABCELL_X16_Y12_N36
\memory|memory~658feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~658feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~658feeder_combout\);

-- Location: MLABCELL_X15_Y12_N30
\memory|memory~33273\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33273_combout\ = ( sram_state(0) & ( (!\memory|mar\(6) & (!sram_state(1) & (sram_state(2) & \memory|memory~33156_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(1),
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_memory~33156_combout\,
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33273_combout\);

-- Location: FF_X16_Y12_N37
\memory|memory~658\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~658feeder_combout\,
	ena => \memory|memory~33273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~658_q\);

-- Location: LABCELL_X16_Y12_N30
\memory|memory~402feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~402feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~402feeder_combout\);

-- Location: LABCELL_X16_Y12_N45
\memory|memory~33254\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33254_combout\ = ( !sram_state(1) & ( (!\memory|mar\(6) & (sram_state(0) & (sram_state(2) & \memory|memory~33154_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(0),
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_memory~33154_combout\,
	dataf => ALT_INV_sram_state(1),
	combout => \memory|memory~33254_combout\);

-- Location: FF_X16_Y12_N31
\memory|memory~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~402feeder_combout\,
	ena => \memory|memory~33254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~402_q\);

-- Location: MLABCELL_X15_Y12_N0
\memory|memory~33286\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33286_combout\ = ( sram_state(0) & ( (!\memory|mar\(6) & (!sram_state(1) & (\memory|memory~33158_combout\ & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(1),
	datac => \memory|ALT_INV_memory~33158_combout\,
	datad => ALT_INV_sram_state(2),
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33286_combout\);

-- Location: FF_X19_Y16_N11
\memory|memory~914\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~914_q\);

-- Location: LABCELL_X19_Y16_N9
\memory|memory~32880\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32880_combout\ = ( \memory|memory~914_q\ & ( \memory|mar\(4) & ( (\memory|mar\(5)) # (\memory|memory~402_q\) ) ) ) # ( !\memory|memory~914_q\ & ( \memory|mar\(4) & ( (\memory|memory~402_q\ & !\memory|mar\(5)) ) ) ) # ( \memory|memory~914_q\ 
-- & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~146_q\)) # (\memory|mar\(5) & ((\memory|memory~658_q\))) ) ) ) # ( !\memory|memory~914_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~146_q\)) # (\memory|mar\(5) & 
-- ((\memory|memory~658_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~146_q\,
	datab => \memory|ALT_INV_memory~658_q\,
	datac => \memory|ALT_INV_memory~402_q\,
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_memory~914_q\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~32880_combout\);

-- Location: LABCELL_X16_Y16_N30
\memory|memory~33237\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33237_combout\ = ( !\memory|mar\(6) & ( (\memory|memory~33144_combout\ & (sram_state(0) & (!sram_state(1) & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33144_combout\,
	datab => ALT_INV_sram_state(0),
	datac => ALT_INV_sram_state(1),
	datad => ALT_INV_sram_state(2),
	dataf => \memory|ALT_INV_mar\(6),
	combout => \memory|memory~33237_combout\);

-- Location: FF_X16_Y16_N28
\memory|memory~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~82_q\);

-- Location: LABCELL_X16_Y16_N57
\memory|memory~33253\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33253_combout\ = ( sram_state(2) & ( (!sram_state(1) & (\memory|memory~33146_combout\ & (sram_state(0) & !\memory|mar\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => \memory|ALT_INV_memory~33146_combout\,
	datac => ALT_INV_sram_state(0),
	datad => \memory|ALT_INV_mar\(6),
	datae => ALT_INV_sram_state(2),
	combout => \memory|memory~33253_combout\);

-- Location: FF_X16_Y16_N46
\memory|memory~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~338_q\);

-- Location: MLABCELL_X21_Y12_N9
\memory|memory~33285\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33285_combout\ = ( sram_state(2) & ( sram_state(0) & ( (!\memory|mar\(6) & (!sram_state(1) & \memory|memory~33150_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \memory|ALT_INV_mar\(6),
	datac => ALT_INV_sram_state(1),
	datad => \memory|ALT_INV_memory~33150_combout\,
	datae => ALT_INV_sram_state(2),
	dataf => ALT_INV_sram_state(0),
	combout => \memory|memory~33285_combout\);

-- Location: FF_X19_Y16_N17
\memory|memory~850\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~850_q\);

-- Location: MLABCELL_X15_Y12_N51
\memory|memory~33269\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33269_combout\ = ( !sram_state(1) & ( (!\memory|mar\(6) & (sram_state(0) & (sram_state(2) & \memory|memory~33148_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => ALT_INV_sram_state(0),
	datac => ALT_INV_sram_state(2),
	datad => \memory|ALT_INV_memory~33148_combout\,
	dataf => ALT_INV_sram_state(1),
	combout => \memory|memory~33269_combout\);

-- Location: FF_X19_Y15_N31
\memory|memory~594\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~594_q\);

-- Location: LABCELL_X19_Y16_N15
\memory|memory~32879\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32879_combout\ = ( \memory|memory~850_q\ & ( \memory|memory~594_q\ & ( ((!\memory|mar\(4) & (\memory|memory~82_q\)) # (\memory|mar\(4) & ((\memory|memory~338_q\)))) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~850_q\ & ( 
-- \memory|memory~594_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~82_q\)) # (\memory|mar\(4) & ((\memory|memory~338_q\))))) # (\memory|mar\(5) & (((!\memory|mar\(4))))) ) ) ) # ( \memory|memory~850_q\ & ( !\memory|memory~594_q\ & ( 
-- (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~82_q\)) # (\memory|mar\(4) & ((\memory|memory~338_q\))))) # (\memory|mar\(5) & (((\memory|mar\(4))))) ) ) ) # ( !\memory|memory~850_q\ & ( !\memory|memory~594_q\ & ( (!\memory|mar\(5) & 
-- ((!\memory|mar\(4) & (\memory|memory~82_q\)) # (\memory|mar\(4) & ((\memory|memory~338_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~82_q\,
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_memory~338_q\,
	datae => \memory|ALT_INV_memory~850_q\,
	dataf => \memory|ALT_INV_memory~594_q\,
	combout => \memory|memory~32879_combout\);

-- Location: LABCELL_X19_Y12_N42
\memory|memory~33245\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33245_combout\ = ( sram_state(2) & ( (sram_state(0) & (!\memory|mar\(6) & (\memory|memory~33160_combout\ & !sram_state(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => \memory|ALT_INV_mar\(6),
	datac => \memory|ALT_INV_memory~33160_combout\,
	datad => ALT_INV_sram_state(1),
	dataf => ALT_INV_sram_state(2),
	combout => \memory|memory~33245_combout\);

-- Location: FF_X25_Y12_N43
\memory|memory~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~210_q\);

-- Location: LABCELL_X23_Y11_N42
\memory|memory~33277\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33277_combout\ = ( \memory|memory~33164_combout\ & ( (sram_state(0) & (!\memory|mar\(6) & (!sram_state(1) & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => \memory|ALT_INV_mar\(6),
	datac => ALT_INV_sram_state(1),
	datad => ALT_INV_sram_state(2),
	dataf => \memory|ALT_INV_memory~33164_combout\,
	combout => \memory|memory~33277_combout\);

-- Location: FF_X23_Y11_N1
\memory|memory~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~722_q\);

-- Location: LABCELL_X17_Y15_N42
\memory|memory~33287\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33287_combout\ = ( sram_state(0) & ( (\memory|memory~33166_combout\ & (!sram_state(1) & (!\memory|mar\(6) & sram_state(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000100000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33166_combout\,
	datab => ALT_INV_sram_state(1),
	datac => \memory|ALT_INV_mar\(6),
	datad => ALT_INV_sram_state(2),
	datae => ALT_INV_sram_state(0),
	combout => \memory|memory~33287_combout\);

-- Location: FF_X24_Y16_N26
\memory|memory~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[2]~2_combout\,
	sload => VCC,
	ena => \memory|memory~33287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~978_q\);

-- Location: LABCELL_X24_Y16_N57
\memory|memory~466feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~466feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \memory|memory~466feeder_combout\);

-- Location: LABCELL_X24_Y16_N21
\memory|memory~33255\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33255_combout\ = ( !sram_state(1) & ( \memory|memory~33162_combout\ & ( (sram_state(0) & (sram_state(2) & !\memory|mar\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(0),
	datab => ALT_INV_sram_state(2),
	datac => \memory|ALT_INV_mar\(6),
	datae => ALT_INV_sram_state(1),
	dataf => \memory|ALT_INV_memory~33162_combout\,
	combout => \memory|memory~33255_combout\);

-- Location: FF_X24_Y16_N58
\memory|memory~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~466feeder_combout\,
	ena => \memory|memory~33255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~466_q\);

-- Location: LABCELL_X24_Y16_N24
\memory|memory~32881\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32881_combout\ = ( \memory|memory~978_q\ & ( \memory|memory~466_q\ & ( ((!\memory|mar\(5) & (\memory|memory~210_q\)) # (\memory|mar\(5) & ((\memory|memory~722_q\)))) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~978_q\ & ( 
-- \memory|memory~466_q\ & ( (!\memory|mar\(4) & ((!\memory|mar\(5) & (\memory|memory~210_q\)) # (\memory|mar\(5) & ((\memory|memory~722_q\))))) # (\memory|mar\(4) & (((!\memory|mar\(5))))) ) ) ) # ( \memory|memory~978_q\ & ( !\memory|memory~466_q\ & ( 
-- (!\memory|mar\(4) & ((!\memory|mar\(5) & (\memory|memory~210_q\)) # (\memory|mar\(5) & ((\memory|memory~722_q\))))) # (\memory|mar\(4) & (((\memory|mar\(5))))) ) ) ) # ( !\memory|memory~978_q\ & ( !\memory|memory~466_q\ & ( (!\memory|mar\(4) & 
-- ((!\memory|mar\(5) & (\memory|memory~210_q\)) # (\memory|mar\(5) & ((\memory|memory~722_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_memory~210_q\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_memory~722_q\,
	datae => \memory|ALT_INV_memory~978_q\,
	dataf => \memory|ALT_INV_memory~466_q\,
	combout => \memory|memory~32881_combout\);

-- Location: LABCELL_X19_Y16_N39
\memory|memory~32882\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32882_combout\ = ( \memory|mar\(2) & ( \memory|memory~32881_combout\ & ( (\memory|mar\(3)) # (\memory|memory~32879_combout\) ) ) ) # ( !\memory|mar\(2) & ( \memory|memory~32881_combout\ & ( (!\memory|mar\(3) & 
-- (\memory|memory~32878_combout\)) # (\memory|mar\(3) & ((\memory|memory~32880_combout\))) ) ) ) # ( \memory|mar\(2) & ( !\memory|memory~32881_combout\ & ( (\memory|memory~32879_combout\ & !\memory|mar\(3)) ) ) ) # ( !\memory|mar\(2) & ( 
-- !\memory|memory~32881_combout\ & ( (!\memory|mar\(3) & (\memory|memory~32878_combout\)) # (\memory|mar\(3) & ((\memory|memory~32880_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32878_combout\,
	datab => \memory|ALT_INV_memory~32880_combout\,
	datac => \memory|ALT_INV_memory~32879_combout\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_memory~32881_combout\,
	combout => \memory|memory~32882_combout\);

-- Location: LABCELL_X24_Y14_N51
\memory|memory~32893\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32893_combout\ = ( \memory|memory~32877_combout\ & ( \memory|memory~32882_combout\ & ( (!\memory|mar\(1)) # ((!\memory|mar\(0) & ((\memory|memory~32887_combout\))) # (\memory|mar\(0) & (\memory|memory~32892_combout\))) ) ) ) # ( 
-- !\memory|memory~32877_combout\ & ( \memory|memory~32882_combout\ & ( (!\memory|mar\(1) & (((\memory|mar\(0))))) # (\memory|mar\(1) & ((!\memory|mar\(0) & ((\memory|memory~32887_combout\))) # (\memory|mar\(0) & (\memory|memory~32892_combout\)))) ) ) ) # ( 
-- \memory|memory~32877_combout\ & ( !\memory|memory~32882_combout\ & ( (!\memory|mar\(1) & (((!\memory|mar\(0))))) # (\memory|mar\(1) & ((!\memory|mar\(0) & ((\memory|memory~32887_combout\))) # (\memory|mar\(0) & (\memory|memory~32892_combout\)))) ) ) ) # ( 
-- !\memory|memory~32877_combout\ & ( !\memory|memory~32882_combout\ & ( (\memory|mar\(1) & ((!\memory|mar\(0) & ((\memory|memory~32887_combout\))) # (\memory|mar\(0) & (\memory|memory~32892_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_memory~32892_combout\,
	datac => \memory|ALT_INV_memory~32887_combout\,
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_memory~32877_combout\,
	dataf => \memory|ALT_INV_memory~32882_combout\,
	combout => \memory|memory~32893_combout\);

-- Location: MLABCELL_X21_Y13_N54
\memory|sram_data_bus[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|sram_data_bus[2]~2_combout\ = ( \memory|memory~32893_combout\ & ( (!\memory|data_bus~0_combout\ & (((\memory|mdr\(2))))) # (\memory|data_bus~0_combout\ & (((!\memory|mar\(6))) # (\memory|memory~32872_combout\))) ) ) # ( 
-- !\memory|memory~32893_combout\ & ( (!\memory|data_bus~0_combout\ & (((\memory|mdr\(2))))) # (\memory|data_bus~0_combout\ & (\memory|memory~32872_combout\ & (\memory|mar\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111001101001100011111110100000001110011010011000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32872_combout\,
	datab => \memory|ALT_INV_data_bus~0_combout\,
	datac => \memory|ALT_INV_mar\(6),
	datad => \memory|ALT_INV_mdr\(2),
	datae => \memory|ALT_INV_memory~32893_combout\,
	combout => \memory|sram_data_bus[2]~2_combout\);

-- Location: MLABCELL_X21_Y13_N12
\memory|mdr[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|mdr[2]~3_combout\ = ( \memory|sram_data_bus[2]~2_combout\ & ( \sys_clk~combout\ ) ) # ( \memory|sram_data_bus[2]~2_combout\ & ( !\sys_clk~combout\ & ( ((!sram_state(0)) # (\data_bus[2]~2_combout\)) # (sram_state(1)) ) ) ) # ( 
-- !\memory|sram_data_bus[2]~2_combout\ & ( !\sys_clk~combout\ & ( (!sram_state(1) & (\data_bus[2]~2_combout\ & sram_state(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010111111110101111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datac => \ALT_INV_data_bus[2]~2_combout\,
	datad => ALT_INV_sram_state(0),
	datae => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	dataf => \ALT_INV_sys_clk~combout\,
	combout => \memory|mdr[2]~3_combout\);

-- Location: LABCELL_X22_Y13_N54
\memory|mdr[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|mdr[1]~1_combout\ = ( \sys_clk~combout\ & ( (sram_state(1) & (sram_state(2) & !sram_state(0))) ) ) # ( !\sys_clk~combout\ & ( (!sram_state(1) & (sram_state(2) & sram_state(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_sram_state(1),
	datac => ALT_INV_sram_state(2),
	datad => ALT_INV_sram_state(0),
	dataf => \ALT_INV_sys_clk~combout\,
	combout => \memory|mdr[1]~1_combout\);

-- Location: LABCELL_X22_Y13_N57
\memory|mdr[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|mdr\(2) = ( \memory|mdr\(2) & ( (!\memory|mdr[1]~1_combout\) # (\memory|mdr[2]~3_combout\) ) ) # ( !\memory|mdr\(2) & ( (\memory|mdr[2]~3_combout\ & \memory|mdr[1]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mdr[2]~3_combout\,
	datac => \memory|ALT_INV_mdr[1]~1_combout\,
	dataf => \memory|ALT_INV_mdr\(2),
	combout => \memory|mdr\(2));

-- Location: LABCELL_X22_Y5_N27
\state_mach|data_bus[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|data_bus[2]~2_combout\ = ( !\state_mach|count\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_count\(2),
	combout => \state_mach|data_bus[2]~2_combout\);

-- Location: FF_X22_Y5_N29
\state_mach|data_bus[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \state_mach|data_bus[2]~2_combout\,
	ena => \state_mach|count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|data_bus\(2));

-- Location: FF_X22_Y11_N35
\db_prev_state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \state_mach|db_state\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => db_prev_state(1));

-- Location: LABCELL_X22_Y11_N24
\db_prev_state[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \db_prev_state[0]~feeder_combout\ = ( \state_mach|db_state\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_db_state\(0),
	combout => \db_prev_state[0]~feeder_combout\);

-- Location: FF_X22_Y11_N26
\db_prev_state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \db_prev_state[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => db_prev_state(0));

-- Location: LABCELL_X22_Y11_N33
\Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = ( !db_prev_state(1) & ( db_prev_state(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_db_prev_state(1),
	dataf => ALT_INV_db_prev_state(0),
	combout => \Equal0~0_combout\);

-- Location: LABCELL_X22_Y13_N27
\data_bus[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[2]~2_combout\ = ( \Equal0~0_combout\ & ( (\state_mach|data_bus\(2) & ((!\memory|data_bus~0_combout\) # (\memory|mdr\(2)))) ) ) # ( !\Equal0~0_combout\ & ( (!\memory|data_bus~0_combout\) # (\memory|mdr\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001100000000111100110000000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \memory|ALT_INV_mdr\(2),
	datac => \memory|ALT_INV_data_bus~0_combout\,
	datad => \state_mach|ALT_INV_data_bus\(2),
	dataf => \ALT_INV_Equal0~0_combout\,
	combout => \data_bus[2]~2_combout\);

-- Location: FF_X22_Y13_N20
\hex_data[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \data_bus[2]~2_combout\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hex_data[0][2]~q\);

-- Location: FF_X18_Y10_N31
\memory|memory~864\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~864_q\);

-- Location: FF_X18_Y10_N38
\memory|memory~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~800_q\);

-- Location: FF_X21_Y14_N38
\memory|memory~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~992_q\);

-- Location: FF_X18_Y10_N13
\memory|memory~928\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~928_q\);

-- Location: MLABCELL_X21_Y14_N36
\memory|memory~32806\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32806_combout\ = ( \memory|memory~992_q\ & ( \memory|memory~928_q\ & ( ((!\memory|mar\(2) & ((\memory|memory~800_q\))) # (\memory|mar\(2) & (\memory|memory~864_q\))) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~992_q\ & ( 
-- \memory|memory~928_q\ & ( (!\memory|mar\(2) & (((\memory|mar\(3)) # (\memory|memory~800_q\)))) # (\memory|mar\(2) & (\memory|memory~864_q\ & ((!\memory|mar\(3))))) ) ) ) # ( \memory|memory~992_q\ & ( !\memory|memory~928_q\ & ( (!\memory|mar\(2) & 
-- (((\memory|memory~800_q\ & !\memory|mar\(3))))) # (\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~864_q\))) ) ) ) # ( !\memory|memory~992_q\ & ( !\memory|memory~928_q\ & ( (!\memory|mar\(3) & ((!\memory|mar\(2) & ((\memory|memory~800_q\))) # 
-- (\memory|mar\(2) & (\memory|memory~864_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~864_q\,
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_memory~800_q\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~992_q\,
	dataf => \memory|ALT_INV_memory~928_q\,
	combout => \memory|memory~32806_combout\);

-- Location: FF_X24_Y14_N31
\memory|memory~832\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~832_q\);

-- Location: LABCELL_X24_Y14_N0
\memory|memory~768feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~768feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~768feeder_combout\);

-- Location: FF_X24_Y14_N1
\memory|memory~768\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~768feeder_combout\,
	ena => \memory|memory~33280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~768_q\);

-- Location: FF_X21_Y14_N50
\memory|memory~960\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~960_q\);

-- Location: FF_X24_Y14_N25
\memory|memory~896\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~896_q\);

-- Location: MLABCELL_X21_Y14_N48
\memory|memory~32804\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32804_combout\ = ( \memory|memory~960_q\ & ( \memory|memory~896_q\ & ( ((!\memory|mar\(2) & ((\memory|memory~768_q\))) # (\memory|mar\(2) & (\memory|memory~832_q\))) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~960_q\ & ( 
-- \memory|memory~896_q\ & ( (!\memory|mar\(3) & ((!\memory|mar\(2) & ((\memory|memory~768_q\))) # (\memory|mar\(2) & (\memory|memory~832_q\)))) # (\memory|mar\(3) & (((!\memory|mar\(2))))) ) ) ) # ( \memory|memory~960_q\ & ( !\memory|memory~896_q\ & ( 
-- (!\memory|mar\(3) & ((!\memory|mar\(2) & ((\memory|memory~768_q\))) # (\memory|mar\(2) & (\memory|memory~832_q\)))) # (\memory|mar\(3) & (((\memory|mar\(2))))) ) ) ) # ( !\memory|memory~960_q\ & ( !\memory|memory~896_q\ & ( (!\memory|mar\(3) & 
-- ((!\memory|mar\(2) & ((\memory|memory~768_q\))) # (\memory|mar\(2) & (\memory|memory~832_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~832_q\,
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_memory~768_q\,
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_memory~960_q\,
	dataf => \memory|ALT_INV_memory~896_q\,
	combout => \memory|memory~32804_combout\);

-- Location: FF_X18_Y15_N1
\memory|memory~880\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~880_q\);

-- Location: LABCELL_X10_Y13_N33
\memory|memory~1008feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1008feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~1008feeder_combout\);

-- Location: FF_X10_Y13_N34
\memory|memory~1008\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1008feeder_combout\,
	ena => \memory|memory~33295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1008_q\);

-- Location: FF_X19_Y14_N14
\memory|memory~816\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~816_q\);

-- Location: FF_X19_Y14_N32
\memory|memory~944\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~944_q\);

-- Location: LABCELL_X19_Y14_N30
\memory|memory~32807\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32807_combout\ = ( \memory|memory~944_q\ & ( \memory|mar\(3) & ( (!\memory|mar\(2)) # (\memory|memory~1008_q\) ) ) ) # ( !\memory|memory~944_q\ & ( \memory|mar\(3) & ( (\memory|mar\(2) & \memory|memory~1008_q\) ) ) ) # ( 
-- \memory|memory~944_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & ((\memory|memory~816_q\))) # (\memory|mar\(2) & (\memory|memory~880_q\)) ) ) ) # ( !\memory|memory~944_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & ((\memory|memory~816_q\))) # 
-- (\memory|mar\(2) & (\memory|memory~880_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~880_q\,
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_memory~1008_q\,
	datad => \memory|ALT_INV_memory~816_q\,
	datae => \memory|ALT_INV_memory~944_q\,
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~32807_combout\);

-- Location: LABCELL_X23_Y16_N36
\memory|memory~912feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~912feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~912feeder_combout\);

-- Location: FF_X23_Y16_N37
\memory|memory~912\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~912feeder_combout\,
	ena => \memory|memory~33286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~912_q\);

-- Location: LABCELL_X18_Y14_N36
\memory|memory~784feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~784feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~784feeder_combout\);

-- Location: FF_X18_Y14_N37
\memory|memory~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~784feeder_combout\,
	ena => \memory|memory~33284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~784_q\);

-- Location: FF_X21_Y14_N32
\memory|memory~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~976_q\);

-- Location: FF_X19_Y16_N13
\memory|memory~848\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~848_q\);

-- Location: MLABCELL_X21_Y14_N30
\memory|memory~32805\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32805_combout\ = ( \memory|memory~976_q\ & ( \memory|memory~848_q\ & ( ((!\memory|mar\(3) & ((\memory|memory~784_q\))) # (\memory|mar\(3) & (\memory|memory~912_q\))) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~976_q\ & ( 
-- \memory|memory~848_q\ & ( (!\memory|mar\(3) & (((\memory|mar\(2)) # (\memory|memory~784_q\)))) # (\memory|mar\(3) & (\memory|memory~912_q\ & ((!\memory|mar\(2))))) ) ) ) # ( \memory|memory~976_q\ & ( !\memory|memory~848_q\ & ( (!\memory|mar\(3) & 
-- (((\memory|memory~784_q\ & !\memory|mar\(2))))) # (\memory|mar\(3) & (((\memory|mar\(2))) # (\memory|memory~912_q\))) ) ) ) # ( !\memory|memory~976_q\ & ( !\memory|memory~848_q\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~784_q\))) # 
-- (\memory|mar\(3) & (\memory|memory~912_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~912_q\,
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_memory~784_q\,
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_memory~976_q\,
	dataf => \memory|ALT_INV_memory~848_q\,
	combout => \memory|memory~32805_combout\);

-- Location: MLABCELL_X21_Y14_N54
\memory|memory~32808\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32808_combout\ = ( \memory|memory~32807_combout\ & ( \memory|memory~32805_combout\ & ( ((!\memory|mar\(1) & ((\memory|memory~32804_combout\))) # (\memory|mar\(1) & (\memory|memory~32806_combout\))) # (\memory|mar\(0)) ) ) ) # ( 
-- !\memory|memory~32807_combout\ & ( \memory|memory~32805_combout\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~32804_combout\))) # (\memory|mar\(1) & (\memory|memory~32806_combout\)))) # (\memory|mar\(0) & (((!\memory|mar\(1))))) ) ) ) # ( 
-- \memory|memory~32807_combout\ & ( !\memory|memory~32805_combout\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~32804_combout\))) # (\memory|mar\(1) & (\memory|memory~32806_combout\)))) # (\memory|mar\(0) & (((\memory|mar\(1))))) ) ) ) # ( 
-- !\memory|memory~32807_combout\ & ( !\memory|memory~32805_combout\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~32804_combout\))) # (\memory|mar\(1) & (\memory|memory~32806_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32806_combout\,
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_memory~32804_combout\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~32807_combout\,
	dataf => \memory|ALT_INV_memory~32805_combout\,
	combout => \memory|memory~32808_combout\);

-- Location: FF_X23_Y10_N4
\memory|memory~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~544_q\);

-- Location: FF_X27_Y11_N58
\memory|memory~512\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~512_q\);

-- Location: FF_X24_Y11_N28
\memory|memory~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~528_q\);

-- Location: FF_X25_Y11_N26
\memory|memory~560\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~560_q\);

-- Location: MLABCELL_X25_Y11_N24
\memory|memory~32799\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32799_combout\ = ( \memory|memory~560_q\ & ( \memory|mar\(0) & ( (\memory|mar\(1)) # (\memory|memory~528_q\) ) ) ) # ( !\memory|memory~560_q\ & ( \memory|mar\(0) & ( (\memory|memory~528_q\ & !\memory|mar\(1)) ) ) ) # ( \memory|memory~560_q\ 
-- & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~512_q\))) # (\memory|mar\(1) & (\memory|memory~544_q\)) ) ) ) # ( !\memory|memory~560_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~512_q\))) # (\memory|mar\(1) & 
-- (\memory|memory~544_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~544_q\,
	datab => \memory|ALT_INV_memory~512_q\,
	datac => \memory|ALT_INV_memory~528_q\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~560_q\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~32799_combout\);

-- Location: LABCELL_X23_Y11_N24
\memory|memory~736feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~736feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~736feeder_combout\);

-- Location: FF_X23_Y11_N25
\memory|memory~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~736feeder_combout\,
	ena => \memory|memory~33278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~736_q\);

-- Location: LABCELL_X23_Y11_N54
\memory|memory~720feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~720feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~720feeder_combout\);

-- Location: FF_X23_Y11_N55
\memory|memory~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~720feeder_combout\,
	ena => \memory|memory~33277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~720_q\);

-- Location: FF_X25_Y11_N14
\memory|memory~752\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~752_q\);

-- Location: LABCELL_X23_Y11_N48
\memory|memory~704feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~704feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~704feeder_combout\);

-- Location: FF_X23_Y11_N49
\memory|memory~704\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~704feeder_combout\,
	ena => \memory|memory~33276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~704_q\);

-- Location: MLABCELL_X25_Y11_N12
\memory|memory~32802\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32802_combout\ = ( \memory|memory~752_q\ & ( \memory|memory~704_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1))) # (\memory|memory~736_q\))) # (\memory|mar\(0) & (((\memory|mar\(1)) # (\memory|memory~720_q\)))) ) ) ) # ( 
-- !\memory|memory~752_q\ & ( \memory|memory~704_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1))) # (\memory|memory~736_q\))) # (\memory|mar\(0) & (((\memory|memory~720_q\ & !\memory|mar\(1))))) ) ) ) # ( \memory|memory~752_q\ & ( !\memory|memory~704_q\ & ( 
-- (!\memory|mar\(0) & (\memory|memory~736_q\ & ((\memory|mar\(1))))) # (\memory|mar\(0) & (((\memory|mar\(1)) # (\memory|memory~720_q\)))) ) ) ) # ( !\memory|memory~752_q\ & ( !\memory|memory~704_q\ & ( (!\memory|mar\(0) & (\memory|memory~736_q\ & 
-- ((\memory|mar\(1))))) # (\memory|mar\(0) & (((\memory|memory~720_q\ & !\memory|mar\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~736_q\,
	datab => \memory|ALT_INV_memory~720_q\,
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~752_q\,
	dataf => \memory|ALT_INV_memory~704_q\,
	combout => \memory|memory~32802_combout\);

-- Location: LABCELL_X24_Y10_N48
\memory|memory~608feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~608feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~608feeder_combout\);

-- Location: FF_X24_Y10_N49
\memory|memory~608\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~608feeder_combout\,
	ena => \memory|memory~33270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~608_q\);

-- Location: FF_X27_Y11_N25
\memory|memory~576\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~576_q\);

-- Location: FF_X25_Y11_N56
\memory|memory~624\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~624_q\);

-- Location: FF_X24_Y11_N31
\memory|memory~592\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~592_q\);

-- Location: MLABCELL_X25_Y11_N54
\memory|memory~32800\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32800_combout\ = ( \memory|memory~624_q\ & ( \memory|memory~592_q\ & ( ((!\memory|mar\(1) & ((\memory|memory~576_q\))) # (\memory|mar\(1) & (\memory|memory~608_q\))) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~624_q\ & ( 
-- \memory|memory~592_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~576_q\))) # (\memory|mar\(1) & (\memory|memory~608_q\)))) # (\memory|mar\(0) & (((!\memory|mar\(1))))) ) ) ) # ( \memory|memory~624_q\ & ( !\memory|memory~592_q\ & ( 
-- (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~576_q\))) # (\memory|mar\(1) & (\memory|memory~608_q\)))) # (\memory|mar\(0) & (((\memory|mar\(1))))) ) ) ) # ( !\memory|memory~624_q\ & ( !\memory|memory~592_q\ & ( (!\memory|mar\(0) & 
-- ((!\memory|mar\(1) & ((\memory|memory~576_q\))) # (\memory|mar\(1) & (\memory|memory~608_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~608_q\,
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_memory~576_q\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~624_q\,
	dataf => \memory|ALT_INV_memory~592_q\,
	combout => \memory|memory~32800_combout\);

-- Location: FF_X27_Y12_N40
\memory|memory~640\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~640_q\);

-- Location: FF_X19_Y10_N40
\memory|memory~672\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~672_q\);

-- Location: FF_X24_Y11_N50
\memory|memory~656\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~656_q\);

-- Location: FF_X23_Y13_N41
\memory|memory~688\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~688_q\);

-- Location: LABCELL_X23_Y13_N39
\memory|memory~32801\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32801_combout\ = ( \memory|memory~688_q\ & ( \memory|mar\(1) & ( (\memory|mar\(0)) # (\memory|memory~672_q\) ) ) ) # ( !\memory|memory~688_q\ & ( \memory|mar\(1) & ( (\memory|memory~672_q\ & !\memory|mar\(0)) ) ) ) # ( \memory|memory~688_q\ 
-- & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & (\memory|memory~640_q\)) # (\memory|mar\(0) & ((\memory|memory~656_q\))) ) ) ) # ( !\memory|memory~688_q\ & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & (\memory|memory~640_q\)) # (\memory|mar\(0) & 
-- ((\memory|memory~656_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~640_q\,
	datab => \memory|ALT_INV_memory~672_q\,
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_memory~656_q\,
	datae => \memory|ALT_INV_memory~688_q\,
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~32801_combout\);

-- Location: MLABCELL_X25_Y11_N18
\memory|memory~32803\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32803_combout\ = ( \memory|mar\(2) & ( \memory|memory~32801_combout\ & ( (!\memory|mar\(3) & ((\memory|memory~32800_combout\))) # (\memory|mar\(3) & (\memory|memory~32802_combout\)) ) ) ) # ( !\memory|mar\(2) & ( 
-- \memory|memory~32801_combout\ & ( (\memory|mar\(3)) # (\memory|memory~32799_combout\) ) ) ) # ( \memory|mar\(2) & ( !\memory|memory~32801_combout\ & ( (!\memory|mar\(3) & ((\memory|memory~32800_combout\))) # (\memory|mar\(3) & 
-- (\memory|memory~32802_combout\)) ) ) ) # ( !\memory|mar\(2) & ( !\memory|memory~32801_combout\ & ( (\memory|memory~32799_combout\ & !\memory|mar\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000000011110011001101010101111111110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32799_combout\,
	datab => \memory|ALT_INV_memory~32802_combout\,
	datac => \memory|ALT_INV_memory~32800_combout\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_memory~32801_combout\,
	combout => \memory|memory~32803_combout\);

-- Location: FF_X18_Y12_N40
\memory|memory~32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~32_q\);

-- Location: FF_X21_Y16_N28
\memory|memory~16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~16_q\);

-- Location: FF_X19_Y15_N17
\memory|memory~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~48_q\);

-- Location: LABCELL_X22_Y16_N3
\memory|memory~0feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~0feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~0feeder_combout\);

-- Location: FF_X22_Y16_N4
\memory|memory~0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~0feeder_combout\,
	ena => \memory|memory~33232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~0_q\);

-- Location: LABCELL_X19_Y15_N15
\memory|memory~32789\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32789_combout\ = ( \memory|memory~48_q\ & ( \memory|memory~0_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1))) # (\memory|memory~32_q\))) # (\memory|mar\(0) & (((\memory|mar\(1)) # (\memory|memory~16_q\)))) ) ) ) # ( !\memory|memory~48_q\ & 
-- ( \memory|memory~0_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1))) # (\memory|memory~32_q\))) # (\memory|mar\(0) & (((\memory|memory~16_q\ & !\memory|mar\(1))))) ) ) ) # ( \memory|memory~48_q\ & ( !\memory|memory~0_q\ & ( (!\memory|mar\(0) & 
-- (\memory|memory~32_q\ & ((\memory|mar\(1))))) # (\memory|mar\(0) & (((\memory|mar\(1)) # (\memory|memory~16_q\)))) ) ) ) # ( !\memory|memory~48_q\ & ( !\memory|memory~0_q\ & ( (!\memory|mar\(0) & (\memory|memory~32_q\ & ((\memory|mar\(1))))) # 
-- (\memory|mar\(0) & (((\memory|memory~16_q\ & !\memory|mar\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_memory~32_q\,
	datac => \memory|ALT_INV_memory~16_q\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~48_q\,
	dataf => \memory|ALT_INV_memory~0_q\,
	combout => \memory|memory~32789_combout\);

-- Location: FF_X21_Y8_N29
\memory|memory~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~96_q\);

-- Location: LABCELL_X16_Y16_N51
\memory|memory~80feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~80feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~80feeder_combout\);

-- Location: FF_X16_Y16_N52
\memory|memory~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~80feeder_combout\,
	ena => \memory|memory~33237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~80_q\);

-- Location: FF_X24_Y12_N5
\memory|memory~112\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~112_q\);

-- Location: LABCELL_X27_Y14_N39
\memory|memory~64feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~64feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~64feeder_combout\);

-- Location: FF_X27_Y14_N40
\memory|memory~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~64feeder_combout\,
	ena => \memory|memory~33236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~64_q\);

-- Location: LABCELL_X24_Y12_N3
\memory|memory~32790\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32790_combout\ = ( \memory|memory~112_q\ & ( \memory|memory~64_q\ & ( (!\memory|mar\(1) & (((!\memory|mar\(0)) # (\memory|memory~80_q\)))) # (\memory|mar\(1) & (((\memory|mar\(0))) # (\memory|memory~96_q\))) ) ) ) # ( !\memory|memory~112_q\ 
-- & ( \memory|memory~64_q\ & ( (!\memory|mar\(1) & (((!\memory|mar\(0)) # (\memory|memory~80_q\)))) # (\memory|mar\(1) & (\memory|memory~96_q\ & ((!\memory|mar\(0))))) ) ) ) # ( \memory|memory~112_q\ & ( !\memory|memory~64_q\ & ( (!\memory|mar\(1) & 
-- (((\memory|memory~80_q\ & \memory|mar\(0))))) # (\memory|mar\(1) & (((\memory|mar\(0))) # (\memory|memory~96_q\))) ) ) ) # ( !\memory|memory~112_q\ & ( !\memory|memory~64_q\ & ( (!\memory|mar\(1) & (((\memory|memory~80_q\ & \memory|mar\(0))))) # 
-- (\memory|mar\(1) & (\memory|memory~96_q\ & ((!\memory|mar\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~96_q\,
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_memory~80_q\,
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_memory~112_q\,
	dataf => \memory|ALT_INV_memory~64_q\,
	combout => \memory|memory~32790_combout\);

-- Location: FF_X27_Y12_N28
\memory|memory~128\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~128_q\);

-- Location: FF_X16_Y12_N16
\memory|memory~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~144_q\);

-- Location: FF_X25_Y10_N5
\memory|memory~176\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~176_q\);

-- Location: FF_X19_Y10_N4
\memory|memory~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~160_q\);

-- Location: MLABCELL_X25_Y10_N3
\memory|memory~32791\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32791_combout\ = ( \memory|memory~176_q\ & ( \memory|memory~160_q\ & ( ((!\memory|mar\(0) & (\memory|memory~128_q\)) # (\memory|mar\(0) & ((\memory|memory~144_q\)))) # (\memory|mar\(1)) ) ) ) # ( !\memory|memory~176_q\ & ( 
-- \memory|memory~160_q\ & ( (!\memory|mar\(0) & (((\memory|memory~128_q\)) # (\memory|mar\(1)))) # (\memory|mar\(0) & (!\memory|mar\(1) & ((\memory|memory~144_q\)))) ) ) ) # ( \memory|memory~176_q\ & ( !\memory|memory~160_q\ & ( (!\memory|mar\(0) & 
-- (!\memory|mar\(1) & (\memory|memory~128_q\))) # (\memory|mar\(0) & (((\memory|memory~144_q\)) # (\memory|mar\(1)))) ) ) ) # ( !\memory|memory~176_q\ & ( !\memory|memory~160_q\ & ( (!\memory|mar\(1) & ((!\memory|mar\(0) & (\memory|memory~128_q\)) # 
-- (\memory|mar\(0) & ((\memory|memory~144_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_memory~128_q\,
	datad => \memory|ALT_INV_memory~144_q\,
	datae => \memory|ALT_INV_memory~176_q\,
	dataf => \memory|ALT_INV_memory~160_q\,
	combout => \memory|memory~32791_combout\);

-- Location: FF_X24_Y12_N11
\memory|memory~192\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~192_q\);

-- Location: FF_X22_Y12_N16
\memory|memory~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~224_q\);

-- Location: FF_X24_Y12_N14
\memory|memory~240\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~240_q\);

-- Location: MLABCELL_X25_Y12_N12
\memory|memory~208feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~208feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~208feeder_combout\);

-- Location: FF_X25_Y12_N13
\memory|memory~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~208feeder_combout\,
	ena => \memory|memory~33245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~208_q\);

-- Location: LABCELL_X24_Y12_N12
\memory|memory~32792\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32792_combout\ = ( \memory|memory~240_q\ & ( \memory|memory~208_q\ & ( ((!\memory|mar\(1) & (\memory|memory~192_q\)) # (\memory|mar\(1) & ((\memory|memory~224_q\)))) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~240_q\ & ( 
-- \memory|memory~208_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & (\memory|memory~192_q\)) # (\memory|mar\(1) & ((\memory|memory~224_q\))))) # (\memory|mar\(0) & (((!\memory|mar\(1))))) ) ) ) # ( \memory|memory~240_q\ & ( !\memory|memory~208_q\ & ( 
-- (!\memory|mar\(0) & ((!\memory|mar\(1) & (\memory|memory~192_q\)) # (\memory|mar\(1) & ((\memory|memory~224_q\))))) # (\memory|mar\(0) & (((\memory|mar\(1))))) ) ) ) # ( !\memory|memory~240_q\ & ( !\memory|memory~208_q\ & ( (!\memory|mar\(0) & 
-- ((!\memory|mar\(1) & (\memory|memory~192_q\)) # (\memory|mar\(1) & ((\memory|memory~224_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_memory~192_q\,
	datac => \memory|ALT_INV_memory~224_q\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~240_q\,
	dataf => \memory|ALT_INV_memory~208_q\,
	combout => \memory|memory~32792_combout\);

-- Location: LABCELL_X24_Y12_N6
\memory|memory~32793\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32793_combout\ = ( \memory|mar\(3) & ( \memory|memory~32792_combout\ & ( (\memory|memory~32791_combout\) # (\memory|mar\(2)) ) ) ) # ( !\memory|mar\(3) & ( \memory|memory~32792_combout\ & ( (!\memory|mar\(2) & 
-- (\memory|memory~32789_combout\)) # (\memory|mar\(2) & ((\memory|memory~32790_combout\))) ) ) ) # ( \memory|mar\(3) & ( !\memory|memory~32792_combout\ & ( (!\memory|mar\(2) & \memory|memory~32791_combout\) ) ) ) # ( !\memory|mar\(3) & ( 
-- !\memory|memory~32792_combout\ & ( (!\memory|mar\(2) & (\memory|memory~32789_combout\)) # (\memory|mar\(2) & ((\memory|memory~32790_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32789_combout\,
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_memory~32790_combout\,
	datad => \memory|ALT_INV_memory~32791_combout\,
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_memory~32792_combout\,
	combout => \memory|memory~32793_combout\);

-- Location: LABCELL_X23_Y16_N3
\memory|memory~304feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~304feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~304feeder_combout\);

-- Location: FF_X23_Y16_N4
\memory|memory~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~304feeder_combout\,
	ena => \memory|memory~33260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~304_q\);

-- Location: LABCELL_X23_Y16_N9
\memory|memory~368feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~368feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~368feeder_combout\);

-- Location: FF_X23_Y16_N10
\memory|memory~368\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~368feeder_combout\,
	ena => \memory|memory~33261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~368_q\);

-- Location: MLABCELL_X28_Y14_N15
\memory|memory~432feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~432feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~432feeder_combout\);

-- Location: FF_X28_Y14_N16
\memory|memory~432\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~432feeder_combout\,
	ena => \memory|memory~33262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~432_q\);

-- Location: FF_X29_Y13_N50
\memory|memory~496\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~496_q\);

-- Location: LABCELL_X29_Y13_N48
\memory|memory~32797\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32797_combout\ = ( \memory|memory~496_q\ & ( \memory|mar\(3) & ( (\memory|mar\(2)) # (\memory|memory~432_q\) ) ) ) # ( !\memory|memory~496_q\ & ( \memory|mar\(3) & ( (\memory|memory~432_q\ & !\memory|mar\(2)) ) ) ) # ( \memory|memory~496_q\ 
-- & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & (\memory|memory~304_q\)) # (\memory|mar\(2) & ((\memory|memory~368_q\))) ) ) ) # ( !\memory|memory~496_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & (\memory|memory~304_q\)) # (\memory|mar\(2) & 
-- ((\memory|memory~368_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~304_q\,
	datab => \memory|ALT_INV_memory~368_q\,
	datac => \memory|ALT_INV_memory~432_q\,
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_memory~496_q\,
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~32797_combout\);

-- Location: LABCELL_X16_Y16_N18
\memory|memory~336feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~336feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~336feeder_combout\);

-- Location: FF_X16_Y16_N19
\memory|memory~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~336feeder_combout\,
	ena => \memory|memory~33253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~336_q\);

-- Location: MLABCELL_X21_Y16_N45
\memory|memory~272feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~272feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~272feeder_combout\);

-- Location: FF_X21_Y16_N46
\memory|memory~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~272feeder_combout\,
	ena => \memory|memory~33252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~272_q\);

-- Location: LABCELL_X16_Y12_N18
\memory|memory~400feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~400feeder_combout\ = \memory|sram_data_bus[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~400feeder_combout\);

-- Location: FF_X16_Y12_N19
\memory|memory~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~400feeder_combout\,
	ena => \memory|memory~33254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~400_q\);

-- Location: FF_X24_Y16_N5
\memory|memory~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~464_q\);

-- Location: LABCELL_X24_Y16_N3
\memory|memory~32795\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32795_combout\ = ( \memory|memory~464_q\ & ( \memory|mar\(3) & ( (\memory|mar\(2)) # (\memory|memory~400_q\) ) ) ) # ( !\memory|memory~464_q\ & ( \memory|mar\(3) & ( (\memory|memory~400_q\ & !\memory|mar\(2)) ) ) ) # ( \memory|memory~464_q\ 
-- & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & ((\memory|memory~272_q\))) # (\memory|mar\(2) & (\memory|memory~336_q\)) ) ) ) # ( !\memory|memory~464_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & ((\memory|memory~272_q\))) # (\memory|mar\(2) & 
-- (\memory|memory~336_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~336_q\,
	datab => \memory|ALT_INV_memory~272_q\,
	datac => \memory|ALT_INV_memory~400_q\,
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_memory~464_q\,
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~32795_combout\);

-- Location: FF_X27_Y12_N44
\memory|memory~384\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~384_q\);

-- Location: LABCELL_X22_Y16_N57
\memory|memory~256feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~256feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~256feeder_combout\);

-- Location: FF_X22_Y16_N58
\memory|memory~256\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~256feeder_combout\,
	ena => \memory|memory~33248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~256_q\);

-- Location: FF_X23_Y12_N23
\memory|memory~448\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~448_q\);

-- Location: FF_X23_Y12_N17
\memory|memory~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~320_q\);

-- Location: LABCELL_X23_Y12_N21
\memory|memory~32794\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32794_combout\ = ( \memory|memory~448_q\ & ( \memory|memory~320_q\ & ( ((!\memory|mar\(3) & ((\memory|memory~256_q\))) # (\memory|mar\(3) & (\memory|memory~384_q\))) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~448_q\ & ( 
-- \memory|memory~320_q\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~256_q\))) # (\memory|mar\(3) & (\memory|memory~384_q\)))) # (\memory|mar\(2) & (((!\memory|mar\(3))))) ) ) ) # ( \memory|memory~448_q\ & ( !\memory|memory~320_q\ & ( 
-- (!\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~256_q\))) # (\memory|mar\(3) & (\memory|memory~384_q\)))) # (\memory|mar\(2) & (((\memory|mar\(3))))) ) ) ) # ( !\memory|memory~448_q\ & ( !\memory|memory~320_q\ & ( (!\memory|mar\(2) & 
-- ((!\memory|mar\(3) & ((\memory|memory~256_q\))) # (\memory|mar\(3) & (\memory|memory~384_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_memory~384_q\,
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_memory~256_q\,
	datae => \memory|ALT_INV_memory~448_q\,
	dataf => \memory|ALT_INV_memory~320_q\,
	combout => \memory|memory~32794_combout\);

-- Location: FF_X18_Y12_N10
\memory|memory~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~288_q\);

-- Location: FF_X21_Y8_N10
\memory|memory~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~352_q\);

-- Location: FF_X22_Y12_N59
\memory|memory~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~480_q\);

-- Location: FF_X19_Y10_N34
\memory|memory~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~416_q\);

-- Location: LABCELL_X22_Y12_N57
\memory|memory~32796\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32796_combout\ = ( \memory|memory~480_q\ & ( \memory|memory~416_q\ & ( ((!\memory|mar\(2) & (\memory|memory~288_q\)) # (\memory|mar\(2) & ((\memory|memory~352_q\)))) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~480_q\ & ( 
-- \memory|memory~416_q\ & ( (!\memory|mar\(2) & (((\memory|memory~288_q\)) # (\memory|mar\(3)))) # (\memory|mar\(2) & (!\memory|mar\(3) & ((\memory|memory~352_q\)))) ) ) ) # ( \memory|memory~480_q\ & ( !\memory|memory~416_q\ & ( (!\memory|mar\(2) & 
-- (!\memory|mar\(3) & (\memory|memory~288_q\))) # (\memory|mar\(2) & (((\memory|memory~352_q\)) # (\memory|mar\(3)))) ) ) ) # ( !\memory|memory~480_q\ & ( !\memory|memory~416_q\ & ( (!\memory|mar\(3) & ((!\memory|mar\(2) & (\memory|memory~288_q\)) # 
-- (\memory|mar\(2) & ((\memory|memory~352_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_memory~288_q\,
	datad => \memory|ALT_INV_memory~352_q\,
	datae => \memory|ALT_INV_memory~480_q\,
	dataf => \memory|ALT_INV_memory~416_q\,
	combout => \memory|memory~32796_combout\);

-- Location: LABCELL_X23_Y12_N12
\memory|memory~32798\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32798_combout\ = ( \memory|memory~32796_combout\ & ( \memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~32795_combout\))) # (\memory|mar\(1) & (\memory|memory~32797_combout\)) ) ) ) # ( !\memory|memory~32796_combout\ & ( 
-- \memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~32795_combout\))) # (\memory|mar\(1) & (\memory|memory~32797_combout\)) ) ) ) # ( \memory|memory~32796_combout\ & ( !\memory|mar\(0) & ( (\memory|mar\(1)) # (\memory|memory~32794_combout\) ) ) ) # ( 
-- !\memory|memory~32796_combout\ & ( !\memory|mar\(0) & ( (\memory|memory~32794_combout\ & !\memory|mar\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32797_combout\,
	datab => \memory|ALT_INV_memory~32795_combout\,
	datac => \memory|ALT_INV_memory~32794_combout\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~32796_combout\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~32798_combout\);

-- Location: MLABCELL_X25_Y11_N0
\memory|memory~32809\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32809_combout\ = ( \memory|memory~32798_combout\ & ( \memory|mar\(4) & ( (!\memory|mar\(5)) # (\memory|memory~32808_combout\) ) ) ) # ( !\memory|memory~32798_combout\ & ( \memory|mar\(4) & ( (\memory|mar\(5) & \memory|memory~32808_combout\) 
-- ) ) ) # ( \memory|memory~32798_combout\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~32793_combout\))) # (\memory|mar\(5) & (\memory|memory~32803_combout\)) ) ) ) # ( !\memory|memory~32798_combout\ & ( !\memory|mar\(4) & ( 
-- (!\memory|mar\(5) & ((\memory|memory~32793_combout\))) # (\memory|mar\(5) & (\memory|memory~32803_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~32808_combout\,
	datac => \memory|ALT_INV_memory~32803_combout\,
	datad => \memory|ALT_INV_memory~32793_combout\,
	datae => \memory|ALT_INV_memory~32798_combout\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~32809_combout\);

-- Location: MLABCELL_X21_Y15_N3
\memory|memory~1408feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1408feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~1408feeder_combout\);

-- Location: FF_X21_Y15_N4
\memory|memory~1408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1408feeder_combout\,
	ena => \memory|memory~33123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1408_q\);

-- Location: LABCELL_X12_Y13_N9
\memory|memory~1664feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1664feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~1664feeder_combout\);

-- Location: FF_X12_Y13_N11
\memory|memory~1664\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1664feeder_combout\,
	ena => \memory|memory~33125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1664_q\);

-- Location: LABCELL_X12_Y13_N27
\memory|memory~1152feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1152feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~1152feeder_combout\);

-- Location: FF_X12_Y13_N29
\memory|memory~1152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1152feeder_combout\,
	ena => \memory|memory~33121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1152_q\);

-- Location: FF_X12_Y13_N14
\memory|memory~1920\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1920_q\);

-- Location: LABCELL_X12_Y13_N12
\memory|memory~32770\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32770_combout\ = ( \memory|memory~1920_q\ & ( \memory|mar\(5) & ( (\memory|mar\(4)) # (\memory|memory~1664_q\) ) ) ) # ( !\memory|memory~1920_q\ & ( \memory|mar\(5) & ( (\memory|memory~1664_q\ & !\memory|mar\(4)) ) ) ) # ( 
-- \memory|memory~1920_q\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & ((\memory|memory~1152_q\))) # (\memory|mar\(4) & (\memory|memory~1408_q\)) ) ) ) # ( !\memory|memory~1920_q\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & ((\memory|memory~1152_q\))) # 
-- (\memory|mar\(4) & (\memory|memory~1408_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1408_q\,
	datab => \memory|ALT_INV_memory~1664_q\,
	datac => \memory|ALT_INV_memory~1152_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~1920_q\,
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~32770_combout\);

-- Location: FF_X21_Y9_N29
\memory|memory~1088\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1088_q\);

-- Location: FF_X21_Y9_N58
\memory|memory~1600\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1600_q\);

-- Location: FF_X21_Y9_N2
\memory|memory~1856\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1856_q\);

-- Location: LABCELL_X17_Y14_N3
\memory|memory~1344feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1344feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~1344feeder_combout\);

-- Location: FF_X17_Y14_N4
\memory|memory~1344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1344feeder_combout\,
	ena => \memory|memory~33115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1344_q\);

-- Location: MLABCELL_X21_Y9_N0
\memory|memory~32769\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32769_combout\ = ( \memory|memory~1856_q\ & ( \memory|memory~1344_q\ & ( ((!\memory|mar\(5) & (\memory|memory~1088_q\)) # (\memory|mar\(5) & ((\memory|memory~1600_q\)))) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~1856_q\ & ( 
-- \memory|memory~1344_q\ & ( (!\memory|mar\(5) & (((\memory|mar\(4))) # (\memory|memory~1088_q\))) # (\memory|mar\(5) & (((\memory|memory~1600_q\ & !\memory|mar\(4))))) ) ) ) # ( \memory|memory~1856_q\ & ( !\memory|memory~1344_q\ & ( (!\memory|mar\(5) & 
-- (\memory|memory~1088_q\ & ((!\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~1600_q\)))) ) ) ) # ( !\memory|memory~1856_q\ & ( !\memory|memory~1344_q\ & ( (!\memory|mar\(4) & ((!\memory|mar\(5) & (\memory|memory~1088_q\)) # 
-- (\memory|mar\(5) & ((\memory|memory~1600_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1088_q\,
	datab => \memory|ALT_INV_mar\(5),
	datac => \memory|ALT_INV_memory~1600_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~1856_q\,
	dataf => \memory|ALT_INV_memory~1344_q\,
	combout => \memory|memory~32769_combout\);

-- Location: FF_X16_Y15_N16
\memory|memory~1728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1728_q\);

-- Location: LABCELL_X24_Y15_N57
\memory|memory~1472feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1472feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~1472feeder_combout\);

-- Location: FF_X24_Y15_N58
\memory|memory~1472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1472feeder_combout\,
	ena => \memory|memory~33131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1472_q\);

-- Location: FF_X21_Y11_N40
\memory|memory~1216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1216_q\);

-- Location: FF_X17_Y15_N29
\memory|memory~1984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1984_q\);

-- Location: LABCELL_X17_Y15_N27
\memory|memory~32771\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32771_combout\ = ( \memory|memory~1984_q\ & ( \memory|mar\(4) & ( (\memory|memory~1472_q\) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~1984_q\ & ( \memory|mar\(4) & ( (!\memory|mar\(5) & \memory|memory~1472_q\) ) ) ) # ( 
-- \memory|memory~1984_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~1216_q\))) # (\memory|mar\(5) & (\memory|memory~1728_q\)) ) ) ) # ( !\memory|memory~1984_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~1216_q\))) # 
-- (\memory|mar\(5) & (\memory|memory~1728_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~1728_q\,
	datac => \memory|ALT_INV_memory~1472_q\,
	datad => \memory|ALT_INV_memory~1216_q\,
	datae => \memory|ALT_INV_memory~1984_q\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~32771_combout\);

-- Location: FF_X18_Y16_N40
\memory|memory~1024\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1024_q\);

-- Location: FF_X24_Y15_N37
\memory|memory~1280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1280_q\);

-- Location: FF_X25_Y13_N56
\memory|memory~1792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1792_q\);

-- Location: FF_X25_Y13_N53
\memory|memory~1536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1536_q\);

-- Location: MLABCELL_X25_Y13_N54
\memory|memory~32768\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32768_combout\ = ( \memory|memory~1792_q\ & ( \memory|memory~1536_q\ & ( ((!\memory|mar\(4) & (\memory|memory~1024_q\)) # (\memory|mar\(4) & ((\memory|memory~1280_q\)))) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~1792_q\ & ( 
-- \memory|memory~1536_q\ & ( (!\memory|mar\(4) & (((\memory|mar\(5))) # (\memory|memory~1024_q\))) # (\memory|mar\(4) & (((!\memory|mar\(5) & \memory|memory~1280_q\)))) ) ) ) # ( \memory|memory~1792_q\ & ( !\memory|memory~1536_q\ & ( (!\memory|mar\(4) & 
-- (\memory|memory~1024_q\ & (!\memory|mar\(5)))) # (\memory|mar\(4) & (((\memory|memory~1280_q\) # (\memory|mar\(5))))) ) ) ) # ( !\memory|memory~1792_q\ & ( !\memory|memory~1536_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~1024_q\)) # 
-- (\memory|mar\(4) & ((\memory|memory~1280_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_memory~1024_q\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_memory~1280_q\,
	datae => \memory|ALT_INV_memory~1792_q\,
	dataf => \memory|ALT_INV_memory~1536_q\,
	combout => \memory|memory~32768_combout\);

-- Location: LABCELL_X10_Y13_N24
\memory|memory~32772\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32772_combout\ = ( \memory|memory~32771_combout\ & ( \memory|memory~32768_combout\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2)) # (\memory|memory~32769_combout\)))) # (\memory|mar\(3) & (((\memory|mar\(2))) # 
-- (\memory|memory~32770_combout\))) ) ) ) # ( !\memory|memory~32771_combout\ & ( \memory|memory~32768_combout\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2)) # (\memory|memory~32769_combout\)))) # (\memory|mar\(3) & (\memory|memory~32770_combout\ & 
-- (!\memory|mar\(2)))) ) ) ) # ( \memory|memory~32771_combout\ & ( !\memory|memory~32768_combout\ & ( (!\memory|mar\(3) & (((\memory|mar\(2) & \memory|memory~32769_combout\)))) # (\memory|mar\(3) & (((\memory|mar\(2))) # (\memory|memory~32770_combout\))) ) 
-- ) ) # ( !\memory|memory~32771_combout\ & ( !\memory|memory~32768_combout\ & ( (!\memory|mar\(3) & (((\memory|mar\(2) & \memory|memory~32769_combout\)))) # (\memory|mar\(3) & (\memory|memory~32770_combout\ & (!\memory|mar\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(3),
	datab => \memory|ALT_INV_memory~32770_combout\,
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_memory~32769_combout\,
	datae => \memory|ALT_INV_memory~32771_combout\,
	dataf => \memory|ALT_INV_memory~32768_combout\,
	combout => \memory|memory~32772_combout\);

-- Location: FF_X27_Y11_N13
\memory|memory~1120\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1120_q\);

-- Location: FF_X24_Y9_N47
\memory|memory~1632\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1632_q\);

-- Location: FF_X24_Y9_N29
\memory|memory~1376\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1376_q\);

-- Location: FF_X24_Y9_N50
\memory|memory~1888\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1888_q\);

-- Location: LABCELL_X24_Y9_N48
\memory|memory~32779\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32779_combout\ = ( \memory|memory~1888_q\ & ( \memory|mar\(4) & ( (\memory|mar\(5)) # (\memory|memory~1376_q\) ) ) ) # ( !\memory|memory~1888_q\ & ( \memory|mar\(4) & ( (\memory|memory~1376_q\ & !\memory|mar\(5)) ) ) ) # ( 
-- \memory|memory~1888_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~1120_q\)) # (\memory|mar\(5) & ((\memory|memory~1632_q\))) ) ) ) # ( !\memory|memory~1888_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~1120_q\)) # 
-- (\memory|mar\(5) & ((\memory|memory~1632_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1120_q\,
	datab => \memory|ALT_INV_memory~1632_q\,
	datac => \memory|ALT_INV_memory~1376_q\,
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_memory~1888_q\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~32779_combout\);

-- Location: MLABCELL_X25_Y16_N33
\memory|memory~1312feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1312feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~1312feeder_combout\);

-- Location: FF_X25_Y16_N34
\memory|memory~1312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1312feeder_combout\,
	ena => \memory|memory~33171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1312_q\);

-- Location: MLABCELL_X25_Y16_N39
\memory|memory~1056feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1056feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~1056feeder_combout\);

-- Location: FF_X25_Y16_N40
\memory|memory~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1056feeder_combout\,
	ena => \memory|memory~33169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1056_q\);

-- Location: FF_X22_Y17_N56
\memory|memory~1824\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1824_q\);

-- Location: FF_X22_Y17_N13
\memory|memory~1568\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1568_q\);

-- Location: LABCELL_X22_Y17_N54
\memory|memory~32778\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32778_combout\ = ( \memory|memory~1824_q\ & ( \memory|memory~1568_q\ & ( ((!\memory|mar\(4) & ((\memory|memory~1056_q\))) # (\memory|mar\(4) & (\memory|memory~1312_q\))) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~1824_q\ & ( 
-- \memory|memory~1568_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & ((\memory|memory~1056_q\))) # (\memory|mar\(4) & (\memory|memory~1312_q\)))) # (\memory|mar\(5) & (((!\memory|mar\(4))))) ) ) ) # ( \memory|memory~1824_q\ & ( !\memory|memory~1568_q\ & ( 
-- (!\memory|mar\(5) & ((!\memory|mar\(4) & ((\memory|memory~1056_q\))) # (\memory|mar\(4) & (\memory|memory~1312_q\)))) # (\memory|mar\(5) & (((\memory|mar\(4))))) ) ) ) # ( !\memory|memory~1824_q\ & ( !\memory|memory~1568_q\ & ( (!\memory|mar\(5) & 
-- ((!\memory|mar\(4) & ((\memory|memory~1056_q\))) # (\memory|mar\(4) & (\memory|memory~1312_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1312_q\,
	datab => \memory|ALT_INV_memory~1056_q\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~1824_q\,
	dataf => \memory|ALT_INV_memory~1568_q\,
	combout => \memory|memory~32778_combout\);

-- Location: FF_X17_Y11_N52
\memory|memory~1184\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1184_q\);

-- Location: FF_X11_Y13_N35
\memory|memory~1696\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1696_q\);

-- Location: FF_X11_Y13_N26
\memory|memory~1952\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1952_q\);

-- Location: LABCELL_X11_Y13_N39
\memory|memory~1440feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1440feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~1440feeder_combout\);

-- Location: FF_X11_Y13_N41
\memory|memory~1440\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1440feeder_combout\,
	ena => \memory|memory~33187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1440_q\);

-- Location: LABCELL_X11_Y13_N24
\memory|memory~32780\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32780_combout\ = ( \memory|memory~1952_q\ & ( \memory|memory~1440_q\ & ( ((!\memory|mar\(5) & (\memory|memory~1184_q\)) # (\memory|mar\(5) & ((\memory|memory~1696_q\)))) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~1952_q\ & ( 
-- \memory|memory~1440_q\ & ( (!\memory|mar\(5) & (((\memory|mar\(4))) # (\memory|memory~1184_q\))) # (\memory|mar\(5) & (((\memory|memory~1696_q\ & !\memory|mar\(4))))) ) ) ) # ( \memory|memory~1952_q\ & ( !\memory|memory~1440_q\ & ( (!\memory|mar\(5) & 
-- (\memory|memory~1184_q\ & ((!\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~1696_q\)))) ) ) ) # ( !\memory|memory~1952_q\ & ( !\memory|memory~1440_q\ & ( (!\memory|mar\(4) & ((!\memory|mar\(5) & (\memory|memory~1184_q\)) # 
-- (\memory|mar\(5) & ((\memory|memory~1696_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1184_q\,
	datab => \memory|ALT_INV_mar\(5),
	datac => \memory|ALT_INV_memory~1696_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~1952_q\,
	dataf => \memory|ALT_INV_memory~1440_q\,
	combout => \memory|memory~32780_combout\);

-- Location: FF_X23_Y15_N1
\memory|memory~1504\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1504_q\);

-- Location: LABCELL_X16_Y11_N51
\memory|memory~1248feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1248feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~1248feeder_combout\);

-- Location: FF_X16_Y11_N52
\memory|memory~1248\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1248feeder_combout\,
	ena => \memory|memory~33193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1248_q\);

-- Location: FF_X17_Y15_N5
\memory|memory~2016\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2016_q\);

-- Location: FF_X16_Y15_N40
\memory|memory~1760\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1760_q\);

-- Location: LABCELL_X17_Y15_N3
\memory|memory~32781\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32781_combout\ = ( \memory|memory~2016_q\ & ( \memory|memory~1760_q\ & ( ((!\memory|mar\(4) & ((\memory|memory~1248_q\))) # (\memory|mar\(4) & (\memory|memory~1504_q\))) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~2016_q\ & ( 
-- \memory|memory~1760_q\ & ( (!\memory|mar\(4) & (((\memory|mar\(5)) # (\memory|memory~1248_q\)))) # (\memory|mar\(4) & (\memory|memory~1504_q\ & ((!\memory|mar\(5))))) ) ) ) # ( \memory|memory~2016_q\ & ( !\memory|memory~1760_q\ & ( (!\memory|mar\(4) & 
-- (((\memory|memory~1248_q\ & !\memory|mar\(5))))) # (\memory|mar\(4) & (((\memory|mar\(5))) # (\memory|memory~1504_q\))) ) ) ) # ( !\memory|memory~2016_q\ & ( !\memory|memory~1760_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & ((\memory|memory~1248_q\))) 
-- # (\memory|mar\(4) & (\memory|memory~1504_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1504_q\,
	datab => \memory|ALT_INV_mar\(4),
	datac => \memory|ALT_INV_memory~1248_q\,
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_memory~2016_q\,
	dataf => \memory|ALT_INV_memory~1760_q\,
	combout => \memory|memory~32781_combout\);

-- Location: LABCELL_X10_Y13_N42
\memory|memory~32782\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32782_combout\ = ( \memory|memory~32781_combout\ & ( \memory|mar\(3) & ( (\memory|memory~32780_combout\) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~32781_combout\ & ( \memory|mar\(3) & ( (!\memory|mar\(2) & \memory|memory~32780_combout\) 
-- ) ) ) # ( \memory|memory~32781_combout\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & ((\memory|memory~32778_combout\))) # (\memory|mar\(2) & (\memory|memory~32779_combout\)) ) ) ) # ( !\memory|memory~32781_combout\ & ( !\memory|mar\(3) & ( 
-- (!\memory|mar\(2) & ((\memory|memory~32778_combout\))) # (\memory|mar\(2) & (\memory|memory~32779_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_memory~32779_combout\,
	datac => \memory|ALT_INV_memory~32778_combout\,
	datad => \memory|ALT_INV_memory~32780_combout\,
	datae => \memory|ALT_INV_memory~32781_combout\,
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~32782_combout\);

-- Location: LABCELL_X17_Y14_N30
\memory|memory~1360feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1360feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~1360feeder_combout\);

-- Location: FF_X17_Y14_N31
\memory|memory~1360\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1360feeder_combout\,
	ena => \memory|memory~33147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1360_q\);

-- Location: LABCELL_X17_Y14_N48
\memory|memory~1616feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1616feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~1616feeder_combout\);

-- Location: FF_X17_Y14_N50
\memory|memory~1616\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1616feeder_combout\,
	ena => \memory|memory~33149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1616_q\);

-- Location: FF_X15_Y13_N56
\memory|memory~1872\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1872_q\);

-- Location: MLABCELL_X15_Y13_N12
\memory|memory~1104feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1104feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~1104feeder_combout\);

-- Location: FF_X15_Y13_N14
\memory|memory~1104\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1104feeder_combout\,
	ena => \memory|memory~33145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1104_q\);

-- Location: MLABCELL_X15_Y13_N54
\memory|memory~32774\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32774_combout\ = ( \memory|memory~1872_q\ & ( \memory|memory~1104_q\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4))) # (\memory|memory~1360_q\))) # (\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~1616_q\)))) ) ) ) # ( 
-- !\memory|memory~1872_q\ & ( \memory|memory~1104_q\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4))) # (\memory|memory~1360_q\))) # (\memory|mar\(5) & (((\memory|memory~1616_q\ & !\memory|mar\(4))))) ) ) ) # ( \memory|memory~1872_q\ & ( 
-- !\memory|memory~1104_q\ & ( (!\memory|mar\(5) & (\memory|memory~1360_q\ & ((\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~1616_q\)))) ) ) ) # ( !\memory|memory~1872_q\ & ( !\memory|memory~1104_q\ & ( (!\memory|mar\(5) & 
-- (\memory|memory~1360_q\ & ((\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|memory~1616_q\ & !\memory|mar\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1360_q\,
	datab => \memory|ALT_INV_memory~1616_q\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~1872_q\,
	dataf => \memory|ALT_INV_memory~1104_q\,
	combout => \memory|memory~32774_combout\);

-- Location: FF_X16_Y15_N46
\memory|memory~1744\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1744_q\);

-- Location: FF_X19_Y11_N37
\memory|memory~1488\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1488_q\);

-- Location: FF_X21_Y11_N11
\memory|memory~1232\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1232_q\);

-- Location: FF_X17_Y15_N23
\memory|memory~2000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2000_q\);

-- Location: LABCELL_X17_Y15_N21
\memory|memory~32776\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32776_combout\ = ( \memory|memory~2000_q\ & ( \memory|mar\(4) & ( (\memory|mar\(5)) # (\memory|memory~1488_q\) ) ) ) # ( !\memory|memory~2000_q\ & ( \memory|mar\(4) & ( (\memory|memory~1488_q\ & !\memory|mar\(5)) ) ) ) # ( 
-- \memory|memory~2000_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~1232_q\))) # (\memory|mar\(5) & (\memory|memory~1744_q\)) ) ) ) # ( !\memory|memory~2000_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~1232_q\))) # 
-- (\memory|mar\(5) & (\memory|memory~1744_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1744_q\,
	datab => \memory|ALT_INV_memory~1488_q\,
	datac => \memory|ALT_INV_memory~1232_q\,
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_memory~2000_q\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~32776_combout\);

-- Location: FF_X18_Y9_N58
\memory|memory~1424\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1424_q\);

-- Location: LABCELL_X23_Y9_N39
\memory|memory~1680feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1680feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~1680feeder_combout\);

-- Location: FF_X23_Y9_N40
\memory|memory~1680\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1680feeder_combout\,
	ena => \memory|memory~33157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1680_q\);

-- Location: FF_X18_Y9_N29
\memory|memory~1168\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1168_q\);

-- Location: FF_X18_Y9_N50
\memory|memory~1936\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1936_q\);

-- Location: LABCELL_X18_Y9_N48
\memory|memory~32775\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32775_combout\ = ( \memory|memory~1936_q\ & ( \memory|mar\(4) & ( (\memory|mar\(5)) # (\memory|memory~1424_q\) ) ) ) # ( !\memory|memory~1936_q\ & ( \memory|mar\(4) & ( (\memory|memory~1424_q\ & !\memory|mar\(5)) ) ) ) # ( 
-- \memory|memory~1936_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~1168_q\))) # (\memory|mar\(5) & (\memory|memory~1680_q\)) ) ) ) # ( !\memory|memory~1936_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~1168_q\))) # 
-- (\memory|mar\(5) & (\memory|memory~1680_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1424_q\,
	datab => \memory|ALT_INV_memory~1680_q\,
	datac => \memory|ALT_INV_memory~1168_q\,
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_memory~1936_q\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~32775_combout\);

-- Location: LABCELL_X22_Y8_N36
\memory|memory~1552feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1552feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~1552feeder_combout\);

-- Location: FF_X22_Y8_N37
\memory|memory~1552\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1552feeder_combout\,
	ena => \memory|memory~33141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1552_q\);

-- Location: FF_X18_Y13_N49
\memory|memory~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1040_q\);

-- Location: FF_X18_Y13_N17
\memory|memory~1808\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1808_q\);

-- Location: FF_X18_Y13_N32
\memory|memory~1296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1296_q\);

-- Location: LABCELL_X18_Y13_N15
\memory|memory~32773\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32773_combout\ = ( \memory|memory~1808_q\ & ( \memory|memory~1296_q\ & ( ((!\memory|mar\(5) & ((\memory|memory~1040_q\))) # (\memory|mar\(5) & (\memory|memory~1552_q\))) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~1808_q\ & ( 
-- \memory|memory~1296_q\ & ( (!\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~1040_q\)))) # (\memory|mar\(5) & (\memory|memory~1552_q\ & ((!\memory|mar\(4))))) ) ) ) # ( \memory|memory~1808_q\ & ( !\memory|memory~1296_q\ & ( (!\memory|mar\(5) & 
-- (((\memory|memory~1040_q\ & !\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|mar\(4))) # (\memory|memory~1552_q\))) ) ) ) # ( !\memory|memory~1808_q\ & ( !\memory|memory~1296_q\ & ( (!\memory|mar\(4) & ((!\memory|mar\(5) & ((\memory|memory~1040_q\))) 
-- # (\memory|mar\(5) & (\memory|memory~1552_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1552_q\,
	datab => \memory|ALT_INV_memory~1040_q\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~1808_q\,
	dataf => \memory|ALT_INV_memory~1296_q\,
	combout => \memory|memory~32773_combout\);

-- Location: LABCELL_X18_Y13_N18
\memory|memory~32777\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32777_combout\ = ( \memory|memory~32775_combout\ & ( \memory|memory~32773_combout\ & ( (!\memory|mar\(2)) # ((!\memory|mar\(3) & (\memory|memory~32774_combout\)) # (\memory|mar\(3) & ((\memory|memory~32776_combout\)))) ) ) ) # ( 
-- !\memory|memory~32775_combout\ & ( \memory|memory~32773_combout\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3))))) # (\memory|mar\(2) & ((!\memory|mar\(3) & (\memory|memory~32774_combout\)) # (\memory|mar\(3) & ((\memory|memory~32776_combout\))))) ) ) ) # ( 
-- \memory|memory~32775_combout\ & ( !\memory|memory~32773_combout\ & ( (!\memory|mar\(2) & (((\memory|mar\(3))))) # (\memory|mar\(2) & ((!\memory|mar\(3) & (\memory|memory~32774_combout\)) # (\memory|mar\(3) & ((\memory|memory~32776_combout\))))) ) ) ) # ( 
-- !\memory|memory~32775_combout\ & ( !\memory|memory~32773_combout\ & ( (\memory|mar\(2) & ((!\memory|mar\(3) & (\memory|memory~32774_combout\)) # (\memory|mar\(3) & ((\memory|memory~32776_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32774_combout\,
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_memory~32776_combout\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~32775_combout\,
	dataf => \memory|ALT_INV_memory~32773_combout\,
	combout => \memory|memory~32777_combout\);

-- Location: FF_X17_Y12_N10
\memory|memory~1456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1456_q\);

-- Location: FF_X17_Y12_N28
\memory|memory~1200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1200_q\);

-- Location: FF_X25_Y15_N50
\memory|memory~1968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1968_q\);

-- Location: LABCELL_X24_Y13_N57
\memory|memory~1712feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1712feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~1712feeder_combout\);

-- Location: FF_X24_Y13_N58
\memory|memory~1712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1712feeder_combout\,
	ena => \memory|memory~33221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1712_q\);

-- Location: MLABCELL_X25_Y15_N48
\memory|memory~32785\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32785_combout\ = ( \memory|memory~1968_q\ & ( \memory|memory~1712_q\ & ( ((!\memory|mar\(4) & ((\memory|memory~1200_q\))) # (\memory|mar\(4) & (\memory|memory~1456_q\))) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~1968_q\ & ( 
-- \memory|memory~1712_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & ((\memory|memory~1200_q\))) # (\memory|mar\(4) & (\memory|memory~1456_q\)))) # (\memory|mar\(5) & (((!\memory|mar\(4))))) ) ) ) # ( \memory|memory~1968_q\ & ( !\memory|memory~1712_q\ & ( 
-- (!\memory|mar\(5) & ((!\memory|mar\(4) & ((\memory|memory~1200_q\))) # (\memory|mar\(4) & (\memory|memory~1456_q\)))) # (\memory|mar\(5) & (((\memory|mar\(4))))) ) ) ) # ( !\memory|memory~1968_q\ & ( !\memory|memory~1712_q\ & ( (!\memory|mar\(5) & 
-- ((!\memory|mar\(4) & ((\memory|memory~1200_q\))) # (\memory|mar\(4) & (\memory|memory~1456_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~1456_q\,
	datac => \memory|ALT_INV_memory~1200_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~1968_q\,
	dataf => \memory|ALT_INV_memory~1712_q\,
	combout => \memory|memory~32785_combout\);

-- Location: FF_X22_Y15_N22
\memory|memory~1776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1776_q\);

-- Location: FF_X22_Y15_N52
\memory|memory~1520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1520_q\);

-- Location: FF_X18_Y11_N56
\memory|memory~2032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2032_q\);

-- Location: FF_X18_Y11_N17
\memory|memory~1264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1264_q\);

-- Location: LABCELL_X18_Y11_N54
\memory|memory~32786\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32786_combout\ = ( \memory|memory~2032_q\ & ( \memory|memory~1264_q\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4)) # (\memory|memory~1520_q\)))) # (\memory|mar\(5) & (((\memory|mar\(4))) # (\memory|memory~1776_q\))) ) ) ) # ( 
-- !\memory|memory~2032_q\ & ( \memory|memory~1264_q\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4)) # (\memory|memory~1520_q\)))) # (\memory|mar\(5) & (\memory|memory~1776_q\ & ((!\memory|mar\(4))))) ) ) ) # ( \memory|memory~2032_q\ & ( 
-- !\memory|memory~1264_q\ & ( (!\memory|mar\(5) & (((\memory|memory~1520_q\ & \memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|mar\(4))) # (\memory|memory~1776_q\))) ) ) ) # ( !\memory|memory~2032_q\ & ( !\memory|memory~1264_q\ & ( (!\memory|mar\(5) & 
-- (((\memory|memory~1520_q\ & \memory|mar\(4))))) # (\memory|mar\(5) & (\memory|memory~1776_q\ & ((!\memory|mar\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1776_q\,
	datab => \memory|ALT_INV_mar\(5),
	datac => \memory|ALT_INV_memory~1520_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~2032_q\,
	dataf => \memory|ALT_INV_memory~1264_q\,
	combout => \memory|memory~32786_combout\);

-- Location: FF_X16_Y13_N16
\memory|memory~1392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1392_q\);

-- Location: FF_X16_Y13_N19
\memory|memory~1648\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1648_q\);

-- Location: FF_X25_Y15_N56
\memory|memory~1904\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1904_q\);

-- Location: FF_X27_Y13_N34
\memory|memory~1136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1136_q\);

-- Location: MLABCELL_X25_Y15_N54
\memory|memory~32784\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32784_combout\ = ( \memory|memory~1904_q\ & ( \memory|memory~1136_q\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4))) # (\memory|memory~1392_q\))) # (\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~1648_q\)))) ) ) ) # ( 
-- !\memory|memory~1904_q\ & ( \memory|memory~1136_q\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4))) # (\memory|memory~1392_q\))) # (\memory|mar\(5) & (((\memory|memory~1648_q\ & !\memory|mar\(4))))) ) ) ) # ( \memory|memory~1904_q\ & ( 
-- !\memory|memory~1136_q\ & ( (!\memory|mar\(5) & (\memory|memory~1392_q\ & ((\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~1648_q\)))) ) ) ) # ( !\memory|memory~1904_q\ & ( !\memory|memory~1136_q\ & ( (!\memory|mar\(5) & 
-- (\memory|memory~1392_q\ & ((\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|memory~1648_q\ & !\memory|mar\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1392_q\,
	datab => \memory|ALT_INV_memory~1648_q\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~1904_q\,
	dataf => \memory|ALT_INV_memory~1136_q\,
	combout => \memory|memory~32784_combout\);

-- Location: LABCELL_X24_Y13_N3
\memory|memory~1584feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1584feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \memory|memory~1584feeder_combout\);

-- Location: FF_X24_Y13_N4
\memory|memory~1584\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1584feeder_combout\,
	ena => \memory|memory~33205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1584_q\);

-- Location: FF_X17_Y13_N25
\memory|memory~1328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1328_q\);

-- Location: FF_X25_Y15_N26
\memory|memory~1840\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1840_q\);

-- Location: FF_X27_Y13_N52
\memory|memory~1072\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	ena => \memory|memory~33201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1072_q\);

-- Location: MLABCELL_X25_Y15_N24
\memory|memory~32783\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32783_combout\ = ( \memory|memory~1840_q\ & ( \memory|memory~1072_q\ & ( (!\memory|mar\(4) & (((!\memory|mar\(5))) # (\memory|memory~1584_q\))) # (\memory|mar\(4) & (((\memory|memory~1328_q\) # (\memory|mar\(5))))) ) ) ) # ( 
-- !\memory|memory~1840_q\ & ( \memory|memory~1072_q\ & ( (!\memory|mar\(4) & (((!\memory|mar\(5))) # (\memory|memory~1584_q\))) # (\memory|mar\(4) & (((!\memory|mar\(5) & \memory|memory~1328_q\)))) ) ) ) # ( \memory|memory~1840_q\ & ( 
-- !\memory|memory~1072_q\ & ( (!\memory|mar\(4) & (\memory|memory~1584_q\ & (\memory|mar\(5)))) # (\memory|mar\(4) & (((\memory|memory~1328_q\) # (\memory|mar\(5))))) ) ) ) # ( !\memory|memory~1840_q\ & ( !\memory|memory~1072_q\ & ( (!\memory|mar\(4) & 
-- (\memory|memory~1584_q\ & (\memory|mar\(5)))) # (\memory|mar\(4) & (((!\memory|mar\(5) & \memory|memory~1328_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1584_q\,
	datab => \memory|ALT_INV_mar\(4),
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_memory~1328_q\,
	datae => \memory|ALT_INV_memory~1840_q\,
	dataf => \memory|ALT_INV_memory~1072_q\,
	combout => \memory|memory~32783_combout\);

-- Location: MLABCELL_X25_Y15_N30
\memory|memory~32787\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32787_combout\ = ( \memory|memory~32784_combout\ & ( \memory|memory~32783_combout\ & ( (!\memory|mar\(3)) # ((!\memory|mar\(2) & (\memory|memory~32785_combout\)) # (\memory|mar\(2) & ((\memory|memory~32786_combout\)))) ) ) ) # ( 
-- !\memory|memory~32784_combout\ & ( \memory|memory~32783_combout\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3)) # ((\memory|memory~32785_combout\)))) # (\memory|mar\(2) & (\memory|mar\(3) & ((\memory|memory~32786_combout\)))) ) ) ) # ( 
-- \memory|memory~32784_combout\ & ( !\memory|memory~32783_combout\ & ( (!\memory|mar\(2) & (\memory|mar\(3) & (\memory|memory~32785_combout\))) # (\memory|mar\(2) & ((!\memory|mar\(3)) # ((\memory|memory~32786_combout\)))) ) ) ) # ( 
-- !\memory|memory~32784_combout\ & ( !\memory|memory~32783_combout\ & ( (\memory|mar\(3) & ((!\memory|mar\(2) & (\memory|memory~32785_combout\)) # (\memory|mar\(2) & ((\memory|memory~32786_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_memory~32785_combout\,
	datad => \memory|ALT_INV_memory~32786_combout\,
	datae => \memory|ALT_INV_memory~32784_combout\,
	dataf => \memory|ALT_INV_memory~32783_combout\,
	combout => \memory|memory~32787_combout\);

-- Location: LABCELL_X10_Y13_N12
\memory|memory~32788\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32788_combout\ = ( \memory|mar\(0) & ( \memory|mar\(1) & ( \memory|memory~32787_combout\ ) ) ) # ( !\memory|mar\(0) & ( \memory|mar\(1) & ( \memory|memory~32782_combout\ ) ) ) # ( \memory|mar\(0) & ( !\memory|mar\(1) & ( 
-- \memory|memory~32777_combout\ ) ) ) # ( !\memory|mar\(0) & ( !\memory|mar\(1) & ( \memory|memory~32772_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32772_combout\,
	datab => \memory|ALT_INV_memory~32782_combout\,
	datac => \memory|ALT_INV_memory~32777_combout\,
	datad => \memory|ALT_INV_memory~32787_combout\,
	datae => \memory|ALT_INV_mar\(0),
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~32788_combout\);

-- Location: LABCELL_X10_Y13_N39
\memory|sram_data_bus[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|sram_data_bus[0]~0_combout\ = ( \memory|memory~32788_combout\ & ( (!\memory|data_bus~0_combout\ & (((\memory|mdr\(0))))) # (\memory|data_bus~0_combout\ & (((\memory|memory~32809_combout\)) # (\memory|mar\(6)))) ) ) # ( 
-- !\memory|memory~32788_combout\ & ( (!\memory|data_bus~0_combout\ & (((\memory|mdr\(0))))) # (\memory|data_bus~0_combout\ & (!\memory|mar\(6) & (\memory|memory~32809_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => \memory|ALT_INV_data_bus~0_combout\,
	datac => \memory|ALT_INV_memory~32809_combout\,
	datad => \memory|ALT_INV_mdr\(0),
	dataf => \memory|ALT_INV_memory~32788_combout\,
	combout => \memory|sram_data_bus[0]~0_combout\);

-- Location: LABCELL_X22_Y13_N12
\memory|mdr[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|mdr[0]~0_combout\ = ( sram_state(1) & ( \memory|sram_data_bus[0]~0_combout\ ) ) # ( !sram_state(1) & ( (!\sys_clk~combout\ & ((!sram_state(0) & (\memory|sram_data_bus[0]~0_combout\)) # (sram_state(0) & ((\data_bus[0]~0_combout\))))) # 
-- (\sys_clk~combout\ & (\memory|sram_data_bus[0]~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110101010101010011010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	datab => \ALT_INV_data_bus[0]~0_combout\,
	datac => \ALT_INV_sys_clk~combout\,
	datad => ALT_INV_sram_state(0),
	dataf => ALT_INV_sram_state(1),
	combout => \memory|mdr[0]~0_combout\);

-- Location: LABCELL_X22_Y13_N15
\memory|mdr[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|mdr\(0) = ( \memory|mdr\(0) & ( (!\memory|mdr[1]~1_combout\) # (\memory|mdr[0]~0_combout\) ) ) # ( !\memory|mdr\(0) & ( (\memory|mdr[0]~0_combout\ & \memory|mdr[1]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \memory|ALT_INV_mdr[0]~0_combout\,
	datad => \memory|ALT_INV_mdr[1]~1_combout\,
	dataf => \memory|ALT_INV_mdr\(0),
	combout => \memory|mdr\(0));

-- Location: LABCELL_X23_Y8_N27
\state_mach|data_bus[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|data_bus[0]~0_combout\ = ( !\state_mach|count\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_count\(0),
	combout => \state_mach|data_bus[0]~0_combout\);

-- Location: FF_X23_Y8_N29
\state_mach|data_bus[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \state_mach|data_bus[0]~0_combout\,
	ena => \state_mach|count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|data_bus\(0));

-- Location: LABCELL_X22_Y13_N45
\data_bus[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[0]~0_combout\ = (!\Equal0~0_combout\ & ((!\memory|data_bus~0_combout\) # ((\memory|mdr\(0))))) # (\Equal0~0_combout\ & (\state_mach|data_bus\(0) & ((!\memory|data_bus~0_combout\) # (\memory|mdr\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101011001111100010101100111110001010110011111000101011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~0_combout\,
	datab => \memory|ALT_INV_data_bus~0_combout\,
	datac => \memory|ALT_INV_mdr\(0),
	datad => \state_mach|ALT_INV_data_bus\(0),
	combout => \data_bus[0]~0_combout\);

-- Location: FF_X22_Y13_N26
\hex_data[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \data_bus[0]~0_combout\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hex_data[0][0]~q\);

-- Location: FF_X25_Y13_N37
\memory|memory~1539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1539_q\);

-- Location: FF_X27_Y15_N16
\memory|memory~1027\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1027_q\);

-- Location: FF_X25_Y13_N47
\memory|memory~1795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1795_q\);

-- Location: FF_X27_Y15_N10
\memory|memory~1283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1283_q\);

-- Location: MLABCELL_X25_Y13_N45
\memory|memory~32894\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32894_combout\ = ( \memory|memory~1795_q\ & ( \memory|memory~1283_q\ & ( ((!\memory|mar\(5) & ((\memory|memory~1027_q\))) # (\memory|mar\(5) & (\memory|memory~1539_q\))) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~1795_q\ & ( 
-- \memory|memory~1283_q\ & ( (!\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~1027_q\)))) # (\memory|mar\(5) & (\memory|memory~1539_q\ & ((!\memory|mar\(4))))) ) ) ) # ( \memory|memory~1795_q\ & ( !\memory|memory~1283_q\ & ( (!\memory|mar\(5) & 
-- (((\memory|memory~1027_q\ & !\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|mar\(4))) # (\memory|memory~1539_q\))) ) ) ) # ( !\memory|memory~1795_q\ & ( !\memory|memory~1283_q\ & ( (!\memory|mar\(4) & ((!\memory|mar\(5) & ((\memory|memory~1027_q\))) 
-- # (\memory|mar\(5) & (\memory|memory~1539_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~1539_q\,
	datac => \memory|ALT_INV_memory~1027_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~1795_q\,
	dataf => \memory|ALT_INV_memory~1283_q\,
	combout => \memory|memory~32894_combout\);

-- Location: FF_X12_Y13_N23
\memory|memory~1155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1155_q\);

-- Location: FF_X21_Y15_N55
\memory|memory~1411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1411_q\);

-- Location: FF_X12_Y13_N37
\memory|memory~1667\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1667_q\);

-- Location: FF_X12_Y13_N56
\memory|memory~1923\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1923_q\);

-- Location: LABCELL_X12_Y13_N54
\memory|memory~32896\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32896_combout\ = ( \memory|memory~1923_q\ & ( \memory|mar\(5) & ( (\memory|memory~1667_q\) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~1923_q\ & ( \memory|mar\(5) & ( (!\memory|mar\(4) & \memory|memory~1667_q\) ) ) ) # ( 
-- \memory|memory~1923_q\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & (\memory|memory~1155_q\)) # (\memory|mar\(4) & ((\memory|memory~1411_q\))) ) ) ) # ( !\memory|memory~1923_q\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & (\memory|memory~1155_q\)) # 
-- (\memory|mar\(4) & ((\memory|memory~1411_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1155_q\,
	datab => \memory|ALT_INV_mar\(4),
	datac => \memory|ALT_INV_memory~1411_q\,
	datad => \memory|ALT_INV_memory~1667_q\,
	datae => \memory|ALT_INV_memory~1923_q\,
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~32896_combout\);

-- Location: FF_X24_Y15_N43
\memory|memory~1475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1475_q\);

-- Location: FF_X21_Y11_N16
\memory|memory~1219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1219_q\);

-- Location: FF_X17_Y15_N50
\memory|memory~1987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1987_q\);

-- Location: FF_X16_Y15_N1
\memory|memory~1731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1731_q\);

-- Location: LABCELL_X17_Y15_N48
\memory|memory~32897\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32897_combout\ = ( \memory|memory~1987_q\ & ( \memory|memory~1731_q\ & ( ((!\memory|mar\(4) & ((\memory|memory~1219_q\))) # (\memory|mar\(4) & (\memory|memory~1475_q\))) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~1987_q\ & ( 
-- \memory|memory~1731_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & ((\memory|memory~1219_q\))) # (\memory|mar\(4) & (\memory|memory~1475_q\)))) # (\memory|mar\(5) & (((!\memory|mar\(4))))) ) ) ) # ( \memory|memory~1987_q\ & ( !\memory|memory~1731_q\ & ( 
-- (!\memory|mar\(5) & ((!\memory|mar\(4) & ((\memory|memory~1219_q\))) # (\memory|mar\(4) & (\memory|memory~1475_q\)))) # (\memory|mar\(5) & (((\memory|mar\(4))))) ) ) ) # ( !\memory|memory~1987_q\ & ( !\memory|memory~1731_q\ & ( (!\memory|mar\(5) & 
-- ((!\memory|mar\(4) & ((\memory|memory~1219_q\))) # (\memory|mar\(4) & (\memory|memory~1475_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~1475_q\,
	datac => \memory|ALT_INV_memory~1219_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~1987_q\,
	dataf => \memory|ALT_INV_memory~1731_q\,
	combout => \memory|memory~32897_combout\);

-- Location: FF_X21_Y9_N53
\memory|memory~1603\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1603_q\);

-- Location: FF_X27_Y15_N49
\memory|memory~1347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1347_q\);

-- Location: FF_X21_Y9_N31
\memory|memory~1091\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1091_q\);

-- Location: FF_X21_Y9_N14
\memory|memory~1859\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1859_q\);

-- Location: MLABCELL_X21_Y9_N12
\memory|memory~32895\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32895_combout\ = ( \memory|memory~1859_q\ & ( \memory|mar\(5) & ( (\memory|mar\(4)) # (\memory|memory~1603_q\) ) ) ) # ( !\memory|memory~1859_q\ & ( \memory|mar\(5) & ( (\memory|memory~1603_q\ & !\memory|mar\(4)) ) ) ) # ( 
-- \memory|memory~1859_q\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & ((\memory|memory~1091_q\))) # (\memory|mar\(4) & (\memory|memory~1347_q\)) ) ) ) # ( !\memory|memory~1859_q\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & ((\memory|memory~1091_q\))) # 
-- (\memory|mar\(4) & (\memory|memory~1347_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1603_q\,
	datab => \memory|ALT_INV_memory~1347_q\,
	datac => \memory|ALT_INV_memory~1091_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~1859_q\,
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~32895_combout\);

-- Location: MLABCELL_X15_Y13_N18
\memory|memory~32898\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32898_combout\ = ( \memory|memory~32897_combout\ & ( \memory|memory~32895_combout\ & ( ((!\memory|mar\(3) & (\memory|memory~32894_combout\)) # (\memory|mar\(3) & ((\memory|memory~32896_combout\)))) # (\memory|mar\(2)) ) ) ) # ( 
-- !\memory|memory~32897_combout\ & ( \memory|memory~32895_combout\ & ( (!\memory|mar\(3) & (((\memory|mar\(2))) # (\memory|memory~32894_combout\))) # (\memory|mar\(3) & (((!\memory|mar\(2) & \memory|memory~32896_combout\)))) ) ) ) # ( 
-- \memory|memory~32897_combout\ & ( !\memory|memory~32895_combout\ & ( (!\memory|mar\(3) & (\memory|memory~32894_combout\ & (!\memory|mar\(2)))) # (\memory|mar\(3) & (((\memory|memory~32896_combout\) # (\memory|mar\(2))))) ) ) ) # ( 
-- !\memory|memory~32897_combout\ & ( !\memory|memory~32895_combout\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & (\memory|memory~32894_combout\)) # (\memory|mar\(3) & ((\memory|memory~32896_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32894_combout\,
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_memory~32896_combout\,
	datae => \memory|ALT_INV_memory~32897_combout\,
	dataf => \memory|ALT_INV_memory~32895_combout\,
	combout => \memory|memory~32898_combout\);

-- Location: MLABCELL_X25_Y16_N0
\memory|memory~1059feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1059feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~1059feeder_combout\);

-- Location: FF_X25_Y16_N1
\memory|memory~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1059feeder_combout\,
	ena => \memory|memory~33169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1059_q\);

-- Location: LABCELL_X22_Y17_N36
\memory|memory~1571feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1571feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~1571feeder_combout\);

-- Location: FF_X22_Y17_N37
\memory|memory~1571\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1571feeder_combout\,
	ena => \memory|memory~33173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1571_q\);

-- Location: FF_X22_Y17_N20
\memory|memory~1827\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1827_q\);

-- Location: MLABCELL_X25_Y16_N45
\memory|memory~1315feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1315feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~1315feeder_combout\);

-- Location: FF_X25_Y16_N46
\memory|memory~1315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1315feeder_combout\,
	ena => \memory|memory~33171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1315_q\);

-- Location: LABCELL_X22_Y17_N18
\memory|memory~32904\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32904_combout\ = ( \memory|memory~1827_q\ & ( \memory|memory~1315_q\ & ( ((!\memory|mar\(5) & (\memory|memory~1059_q\)) # (\memory|mar\(5) & ((\memory|memory~1571_q\)))) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~1827_q\ & ( 
-- \memory|memory~1315_q\ & ( (!\memory|mar\(5) & (((\memory|mar\(4))) # (\memory|memory~1059_q\))) # (\memory|mar\(5) & (((\memory|memory~1571_q\ & !\memory|mar\(4))))) ) ) ) # ( \memory|memory~1827_q\ & ( !\memory|memory~1315_q\ & ( (!\memory|mar\(5) & 
-- (\memory|memory~1059_q\ & ((!\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~1571_q\)))) ) ) ) # ( !\memory|memory~1827_q\ & ( !\memory|memory~1315_q\ & ( (!\memory|mar\(4) & ((!\memory|mar\(5) & (\memory|memory~1059_q\)) # 
-- (\memory|mar\(5) & ((\memory|memory~1571_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1059_q\,
	datab => \memory|ALT_INV_memory~1571_q\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~1827_q\,
	dataf => \memory|ALT_INV_memory~1315_q\,
	combout => \memory|memory~32904_combout\);

-- Location: FF_X24_Y9_N38
\memory|memory~1379\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1379_q\);

-- Location: LABCELL_X24_Y9_N6
\memory|memory~1635feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1635feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~1635feeder_combout\);

-- Location: FF_X24_Y9_N8
\memory|memory~1635\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1635feeder_combout\,
	ena => \memory|memory~33181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1635_q\);

-- Location: FF_X27_Y11_N11
\memory|memory~1123\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1123_q\);

-- Location: FF_X24_Y9_N2
\memory|memory~1891\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1891_q\);

-- Location: LABCELL_X24_Y9_N0
\memory|memory~32905\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32905_combout\ = ( \memory|memory~1891_q\ & ( \memory|mar\(5) & ( (\memory|mar\(4)) # (\memory|memory~1635_q\) ) ) ) # ( !\memory|memory~1891_q\ & ( \memory|mar\(5) & ( (\memory|memory~1635_q\ & !\memory|mar\(4)) ) ) ) # ( 
-- \memory|memory~1891_q\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & ((\memory|memory~1123_q\))) # (\memory|mar\(4) & (\memory|memory~1379_q\)) ) ) ) # ( !\memory|memory~1891_q\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & ((\memory|memory~1123_q\))) # 
-- (\memory|mar\(4) & (\memory|memory~1379_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1379_q\,
	datab => \memory|ALT_INV_memory~1635_q\,
	datac => \memory|ALT_INV_memory~1123_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~1891_q\,
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~32905_combout\);

-- Location: FF_X23_Y15_N55
\memory|memory~1507\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1507_q\);

-- Location: FF_X23_Y9_N31
\memory|memory~1763\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1763_q\);

-- Location: FF_X16_Y11_N56
\memory|memory~2019\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2019_q\);

-- Location: FF_X16_Y11_N26
\memory|memory~1251\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1251_q\);

-- Location: LABCELL_X16_Y11_N54
\memory|memory~32907\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32907_combout\ = ( \memory|memory~2019_q\ & ( \memory|memory~1251_q\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4))) # (\memory|memory~1507_q\))) # (\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~1763_q\)))) ) ) ) # ( 
-- !\memory|memory~2019_q\ & ( \memory|memory~1251_q\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4))) # (\memory|memory~1507_q\))) # (\memory|mar\(5) & (((\memory|memory~1763_q\ & !\memory|mar\(4))))) ) ) ) # ( \memory|memory~2019_q\ & ( 
-- !\memory|memory~1251_q\ & ( (!\memory|mar\(5) & (\memory|memory~1507_q\ & ((\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~1763_q\)))) ) ) ) # ( !\memory|memory~2019_q\ & ( !\memory|memory~1251_q\ & ( (!\memory|mar\(5) & 
-- (\memory|memory~1507_q\ & ((\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|memory~1763_q\ & !\memory|mar\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1507_q\,
	datab => \memory|ALT_INV_mar\(5),
	datac => \memory|ALT_INV_memory~1763_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~2019_q\,
	dataf => \memory|ALT_INV_memory~1251_q\,
	combout => \memory|memory~32907_combout\);

-- Location: FF_X11_Y13_N55
\memory|memory~1443\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1443_q\);

-- Location: LABCELL_X23_Y17_N0
\memory|memory~1699feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1699feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~1699feeder_combout\);

-- Location: FF_X23_Y17_N1
\memory|memory~1699\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1699feeder_combout\,
	ena => \memory|memory~33189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1699_q\);

-- Location: FF_X16_Y11_N32
\memory|memory~1955\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1955_q\);

-- Location: LABCELL_X17_Y11_N45
\memory|memory~1187feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1187feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~1187feeder_combout\);

-- Location: FF_X17_Y11_N47
\memory|memory~1187\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1187feeder_combout\,
	ena => \memory|memory~33185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1187_q\);

-- Location: LABCELL_X16_Y11_N30
\memory|memory~32906\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32906_combout\ = ( \memory|memory~1955_q\ & ( \memory|memory~1187_q\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4))) # (\memory|memory~1443_q\))) # (\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~1699_q\)))) ) ) ) # ( 
-- !\memory|memory~1955_q\ & ( \memory|memory~1187_q\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4))) # (\memory|memory~1443_q\))) # (\memory|mar\(5) & (((\memory|memory~1699_q\ & !\memory|mar\(4))))) ) ) ) # ( \memory|memory~1955_q\ & ( 
-- !\memory|memory~1187_q\ & ( (!\memory|mar\(5) & (\memory|memory~1443_q\ & ((\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~1699_q\)))) ) ) ) # ( !\memory|memory~1955_q\ & ( !\memory|memory~1187_q\ & ( (!\memory|mar\(5) & 
-- (\memory|memory~1443_q\ & ((\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|memory~1699_q\ & !\memory|mar\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1443_q\,
	datab => \memory|ALT_INV_mar\(5),
	datac => \memory|ALT_INV_memory~1699_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~1955_q\,
	dataf => \memory|ALT_INV_memory~1187_q\,
	combout => \memory|memory~32906_combout\);

-- Location: LABCELL_X16_Y11_N36
\memory|memory~32908\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32908_combout\ = ( \memory|memory~32907_combout\ & ( \memory|memory~32906_combout\ & ( ((!\memory|mar\(2) & (\memory|memory~32904_combout\)) # (\memory|mar\(2) & ((\memory|memory~32905_combout\)))) # (\memory|mar\(3)) ) ) ) # ( 
-- !\memory|memory~32907_combout\ & ( \memory|memory~32906_combout\ & ( (!\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~32904_combout\))) # (\memory|mar\(2) & (((!\memory|mar\(3) & \memory|memory~32905_combout\)))) ) ) ) # ( 
-- \memory|memory~32907_combout\ & ( !\memory|memory~32906_combout\ & ( (!\memory|mar\(2) & (\memory|memory~32904_combout\ & (!\memory|mar\(3)))) # (\memory|mar\(2) & (((\memory|memory~32905_combout\) # (\memory|mar\(3))))) ) ) ) # ( 
-- !\memory|memory~32907_combout\ & ( !\memory|memory~32906_combout\ & ( (!\memory|mar\(3) & ((!\memory|mar\(2) & (\memory|memory~32904_combout\)) # (\memory|mar\(2) & ((\memory|memory~32905_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_memory~32904_combout\,
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_memory~32905_combout\,
	datae => \memory|ALT_INV_memory~32907_combout\,
	dataf => \memory|ALT_INV_memory~32906_combout\,
	combout => \memory|memory~32908_combout\);

-- Location: FF_X21_Y11_N46
\memory|memory~1235\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1235_q\);

-- Location: FF_X16_Y15_N56
\memory|memory~1747\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1747_q\);

-- Location: FF_X19_Y9_N32
\memory|memory~2003\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2003_q\);

-- Location: FF_X19_Y9_N26
\memory|memory~1491\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1491_q\);

-- Location: LABCELL_X19_Y9_N30
\memory|memory~32902\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32902_combout\ = ( \memory|memory~2003_q\ & ( \memory|memory~1491_q\ & ( ((!\memory|mar\(5) & (\memory|memory~1235_q\)) # (\memory|mar\(5) & ((\memory|memory~1747_q\)))) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~2003_q\ & ( 
-- \memory|memory~1491_q\ & ( (!\memory|mar\(5) & (((\memory|mar\(4))) # (\memory|memory~1235_q\))) # (\memory|mar\(5) & (((\memory|memory~1747_q\ & !\memory|mar\(4))))) ) ) ) # ( \memory|memory~2003_q\ & ( !\memory|memory~1491_q\ & ( (!\memory|mar\(5) & 
-- (\memory|memory~1235_q\ & ((!\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~1747_q\)))) ) ) ) # ( !\memory|memory~2003_q\ & ( !\memory|memory~1491_q\ & ( (!\memory|mar\(4) & ((!\memory|mar\(5) & (\memory|memory~1235_q\)) # 
-- (\memory|mar\(5) & ((\memory|memory~1747_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1235_q\,
	datab => \memory|ALT_INV_mar\(5),
	datac => \memory|ALT_INV_memory~1747_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~2003_q\,
	dataf => \memory|ALT_INV_memory~1491_q\,
	combout => \memory|memory~32902_combout\);

-- Location: LABCELL_X17_Y14_N15
\memory|memory~1363feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1363feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~1363feeder_combout\);

-- Location: FF_X17_Y14_N16
\memory|memory~1363\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1363feeder_combout\,
	ena => \memory|memory~33147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1363_q\);

-- Location: LABCELL_X17_Y14_N51
\memory|memory~1619feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1619feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~1619feeder_combout\);

-- Location: FF_X17_Y14_N52
\memory|memory~1619\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1619feeder_combout\,
	ena => \memory|memory~33149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1619_q\);

-- Location: FF_X15_Y13_N17
\memory|memory~1107\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1107_q\);

-- Location: FF_X15_Y13_N26
\memory|memory~1875\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1875_q\);

-- Location: MLABCELL_X15_Y13_N24
\memory|memory~32900\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32900_combout\ = ( \memory|memory~1875_q\ & ( \memory|mar\(4) & ( (\memory|memory~1363_q\) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~1875_q\ & ( \memory|mar\(4) & ( (!\memory|mar\(5) & \memory|memory~1363_q\) ) ) ) # ( 
-- \memory|memory~1875_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~1107_q\))) # (\memory|mar\(5) & (\memory|memory~1619_q\)) ) ) ) # ( !\memory|memory~1875_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~1107_q\))) # 
-- (\memory|mar\(5) & (\memory|memory~1619_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~1363_q\,
	datac => \memory|ALT_INV_memory~1619_q\,
	datad => \memory|ALT_INV_memory~1107_q\,
	datae => \memory|ALT_INV_memory~1875_q\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~32900_combout\);

-- Location: LABCELL_X22_Y8_N33
\memory|memory~1555feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1555feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~1555feeder_combout\);

-- Location: FF_X22_Y8_N34
\memory|memory~1555\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1555feeder_combout\,
	ena => \memory|memory~33141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1555_q\);

-- Location: FF_X18_Y13_N10
\memory|memory~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1043_q\);

-- Location: FF_X15_Y13_N11
\memory|memory~1811\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1811_q\);

-- Location: FF_X18_Y13_N34
\memory|memory~1299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1299_q\);

-- Location: MLABCELL_X15_Y13_N9
\memory|memory~32899\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32899_combout\ = ( \memory|memory~1811_q\ & ( \memory|memory~1299_q\ & ( ((!\memory|mar\(5) & ((\memory|memory~1043_q\))) # (\memory|mar\(5) & (\memory|memory~1555_q\))) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~1811_q\ & ( 
-- \memory|memory~1299_q\ & ( (!\memory|mar\(4) & ((!\memory|mar\(5) & ((\memory|memory~1043_q\))) # (\memory|mar\(5) & (\memory|memory~1555_q\)))) # (\memory|mar\(4) & (((!\memory|mar\(5))))) ) ) ) # ( \memory|memory~1811_q\ & ( !\memory|memory~1299_q\ & ( 
-- (!\memory|mar\(4) & ((!\memory|mar\(5) & ((\memory|memory~1043_q\))) # (\memory|mar\(5) & (\memory|memory~1555_q\)))) # (\memory|mar\(4) & (((\memory|mar\(5))))) ) ) ) # ( !\memory|memory~1811_q\ & ( !\memory|memory~1299_q\ & ( (!\memory|mar\(4) & 
-- ((!\memory|mar\(5) & ((\memory|memory~1043_q\))) # (\memory|mar\(5) & (\memory|memory~1555_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1555_q\,
	datab => \memory|ALT_INV_mar\(4),
	datac => \memory|ALT_INV_memory~1043_q\,
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_memory~1811_q\,
	dataf => \memory|ALT_INV_memory~1299_q\,
	combout => \memory|memory~32899_combout\);

-- Location: FF_X18_Y9_N2
\memory|memory~1427\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1427_q\);

-- Location: FF_X18_Y9_N47
\memory|memory~1171\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1171_q\);

-- Location: FF_X23_Y9_N13
\memory|memory~1683\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1683_q\);

-- Location: FF_X18_Y9_N35
\memory|memory~1939\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1939_q\);

-- Location: LABCELL_X18_Y9_N33
\memory|memory~32901\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32901_combout\ = ( \memory|memory~1939_q\ & ( \memory|mar\(4) & ( (\memory|mar\(5)) # (\memory|memory~1427_q\) ) ) ) # ( !\memory|memory~1939_q\ & ( \memory|mar\(4) & ( (\memory|memory~1427_q\ & !\memory|mar\(5)) ) ) ) # ( 
-- \memory|memory~1939_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~1171_q\)) # (\memory|mar\(5) & ((\memory|memory~1683_q\))) ) ) ) # ( !\memory|memory~1939_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~1171_q\)) # 
-- (\memory|mar\(5) & ((\memory|memory~1683_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1427_q\,
	datab => \memory|ALT_INV_memory~1171_q\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_memory~1683_q\,
	datae => \memory|ALT_INV_memory~1939_q\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~32901_combout\);

-- Location: MLABCELL_X15_Y13_N36
\memory|memory~32903\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32903_combout\ = ( \memory|memory~32901_combout\ & ( \memory|mar\(2) & ( (!\memory|mar\(3) & ((\memory|memory~32900_combout\))) # (\memory|mar\(3) & (\memory|memory~32902_combout\)) ) ) ) # ( !\memory|memory~32901_combout\ & ( 
-- \memory|mar\(2) & ( (!\memory|mar\(3) & ((\memory|memory~32900_combout\))) # (\memory|mar\(3) & (\memory|memory~32902_combout\)) ) ) ) # ( \memory|memory~32901_combout\ & ( !\memory|mar\(2) & ( (\memory|memory~32899_combout\) # (\memory|mar\(3)) ) ) ) # ( 
-- !\memory|memory~32901_combout\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & \memory|memory~32899_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32902_combout\,
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_memory~32900_combout\,
	datad => \memory|ALT_INV_memory~32899_combout\,
	datae => \memory|ALT_INV_memory~32901_combout\,
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~32903_combout\);

-- Location: FF_X17_Y12_N4
\memory|memory~1203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1203_q\);

-- Location: FF_X19_Y11_N59
\memory|memory~1139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1139_q\);

-- Location: FF_X27_Y13_N4
\memory|memory~1075\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1075_q\);

-- Location: FF_X19_Y11_N14
\memory|memory~1267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1267_q\);

-- Location: LABCELL_X19_Y11_N12
\memory|memory~32909\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32909_combout\ = ( \memory|memory~1267_q\ & ( \memory|mar\(2) & ( (\memory|mar\(3)) # (\memory|memory~1139_q\) ) ) ) # ( !\memory|memory~1267_q\ & ( \memory|mar\(2) & ( (\memory|memory~1139_q\ & !\memory|mar\(3)) ) ) ) # ( 
-- \memory|memory~1267_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & ((\memory|memory~1075_q\))) # (\memory|mar\(3) & (\memory|memory~1203_q\)) ) ) ) # ( !\memory|memory~1267_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & ((\memory|memory~1075_q\))) # 
-- (\memory|mar\(3) & (\memory|memory~1203_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1203_q\,
	datab => \memory|ALT_INV_memory~1139_q\,
	datac => \memory|ALT_INV_memory~1075_q\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~1267_q\,
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~32909_combout\);

-- Location: FF_X19_Y17_N1
\memory|memory~1971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1971_q\);

-- Location: LABCELL_X13_Y13_N27
\memory|memory~1843feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1843feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~1843feeder_combout\);

-- Location: FF_X13_Y13_N28
\memory|memory~1843\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1843feeder_combout\,
	ena => \memory|memory~33207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1843_q\);

-- Location: FF_X13_Y13_N2
\memory|memory~2035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2035_q\);

-- Location: LABCELL_X13_Y13_N33
\memory|memory~1907feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1907feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~1907feeder_combout\);

-- Location: FF_X13_Y13_N35
\memory|memory~1907\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1907feeder_combout\,
	ena => \memory|memory~33215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1907_q\);

-- Location: LABCELL_X13_Y13_N0
\memory|memory~32912\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32912_combout\ = ( \memory|memory~2035_q\ & ( \memory|memory~1907_q\ & ( ((!\memory|mar\(3) & ((\memory|memory~1843_q\))) # (\memory|mar\(3) & (\memory|memory~1971_q\))) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~2035_q\ & ( 
-- \memory|memory~1907_q\ & ( (!\memory|mar\(3) & (((\memory|memory~1843_q\) # (\memory|mar\(2))))) # (\memory|mar\(3) & (\memory|memory~1971_q\ & (!\memory|mar\(2)))) ) ) ) # ( \memory|memory~2035_q\ & ( !\memory|memory~1907_q\ & ( (!\memory|mar\(3) & 
-- (((!\memory|mar\(2) & \memory|memory~1843_q\)))) # (\memory|mar\(3) & (((\memory|mar\(2))) # (\memory|memory~1971_q\))) ) ) ) # ( !\memory|memory~2035_q\ & ( !\memory|memory~1907_q\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~1843_q\))) 
-- # (\memory|mar\(3) & (\memory|memory~1971_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1971_q\,
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_memory~1843_q\,
	datae => \memory|ALT_INV_memory~2035_q\,
	dataf => \memory|ALT_INV_memory~1907_q\,
	combout => \memory|memory~32912_combout\);

-- Location: FF_X17_Y12_N47
\memory|memory~1459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1459_q\);

-- Location: FF_X16_Y13_N43
\memory|memory~1395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1395_q\);

-- Location: FF_X17_Y13_N20
\memory|memory~1523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1523_q\);

-- Location: FF_X17_Y13_N17
\memory|memory~1331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1331_q\);

-- Location: LABCELL_X17_Y13_N18
\memory|memory~32910\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32910_combout\ = ( \memory|memory~1523_q\ & ( \memory|memory~1331_q\ & ( (!\memory|mar\(3) & ((!\memory|mar\(2)) # ((\memory|memory~1395_q\)))) # (\memory|mar\(3) & (((\memory|memory~1459_q\)) # (\memory|mar\(2)))) ) ) ) # ( 
-- !\memory|memory~1523_q\ & ( \memory|memory~1331_q\ & ( (!\memory|mar\(3) & ((!\memory|mar\(2)) # ((\memory|memory~1395_q\)))) # (\memory|mar\(3) & (!\memory|mar\(2) & (\memory|memory~1459_q\))) ) ) ) # ( \memory|memory~1523_q\ & ( !\memory|memory~1331_q\ 
-- & ( (!\memory|mar\(3) & (\memory|mar\(2) & ((\memory|memory~1395_q\)))) # (\memory|mar\(3) & (((\memory|memory~1459_q\)) # (\memory|mar\(2)))) ) ) ) # ( !\memory|memory~1523_q\ & ( !\memory|memory~1331_q\ & ( (!\memory|mar\(3) & (\memory|mar\(2) & 
-- ((\memory|memory~1395_q\)))) # (\memory|mar\(3) & (!\memory|mar\(2) & (\memory|memory~1459_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(3),
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_memory~1459_q\,
	datad => \memory|ALT_INV_memory~1395_q\,
	datae => \memory|ALT_INV_memory~1523_q\,
	dataf => \memory|ALT_INV_memory~1331_q\,
	combout => \memory|memory~32910_combout\);

-- Location: FF_X24_Y13_N43
\memory|memory~1587\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1587_q\);

-- Location: FF_X17_Y12_N19
\memory|memory~1715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1715_q\);

-- Location: FF_X16_Y13_N58
\memory|memory~1651\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1651_q\);

-- Location: FF_X17_Y13_N2
\memory|memory~1779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1779_q\);

-- Location: LABCELL_X17_Y13_N0
\memory|memory~32911\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32911_combout\ = ( \memory|memory~1779_q\ & ( \memory|mar\(3) & ( (\memory|memory~1715_q\) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~1779_q\ & ( \memory|mar\(3) & ( (!\memory|mar\(2) & \memory|memory~1715_q\) ) ) ) # ( 
-- \memory|memory~1779_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & (\memory|memory~1587_q\)) # (\memory|mar\(2) & ((\memory|memory~1651_q\))) ) ) ) # ( !\memory|memory~1779_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & (\memory|memory~1587_q\)) # 
-- (\memory|mar\(2) & ((\memory|memory~1651_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1587_q\,
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_memory~1715_q\,
	datad => \memory|ALT_INV_memory~1651_q\,
	datae => \memory|ALT_INV_memory~1779_q\,
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~32911_combout\);

-- Location: LABCELL_X17_Y13_N27
\memory|memory~32913\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32913_combout\ = ( \memory|memory~32911_combout\ & ( \memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~32910_combout\))) # (\memory|mar\(5) & (\memory|memory~32912_combout\)) ) ) ) # ( !\memory|memory~32911_combout\ & ( 
-- \memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~32910_combout\))) # (\memory|mar\(5) & (\memory|memory~32912_combout\)) ) ) ) # ( \memory|memory~32911_combout\ & ( !\memory|mar\(4) & ( (\memory|mar\(5)) # (\memory|memory~32909_combout\) ) ) ) # ( 
-- !\memory|memory~32911_combout\ & ( !\memory|mar\(4) & ( (\memory|memory~32909_combout\ & !\memory|mar\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32909_combout\,
	datab => \memory|ALT_INV_memory~32912_combout\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_memory~32910_combout\,
	datae => \memory|ALT_INV_memory~32911_combout\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~32913_combout\);

-- Location: MLABCELL_X15_Y13_N48
\memory|memory~32914\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32914_combout\ = ( \memory|mar\(0) & ( \memory|memory~32913_combout\ & ( (\memory|memory~32903_combout\) # (\memory|mar\(1)) ) ) ) # ( !\memory|mar\(0) & ( \memory|memory~32913_combout\ & ( (!\memory|mar\(1) & 
-- (\memory|memory~32898_combout\)) # (\memory|mar\(1) & ((\memory|memory~32908_combout\))) ) ) ) # ( \memory|mar\(0) & ( !\memory|memory~32913_combout\ & ( (!\memory|mar\(1) & \memory|memory~32903_combout\) ) ) ) # ( !\memory|mar\(0) & ( 
-- !\memory|memory~32913_combout\ & ( (!\memory|mar\(1) & (\memory|memory~32898_combout\)) # (\memory|mar\(1) & ((\memory|memory~32908_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32898_combout\,
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_memory~32908_combout\,
	datad => \memory|ALT_INV_memory~32903_combout\,
	datae => \memory|ALT_INV_mar\(0),
	dataf => \memory|ALT_INV_memory~32913_combout\,
	combout => \memory|memory~32914_combout\);

-- Location: LABCELL_X19_Y15_N6
\memory|memory~51feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~51feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~51feeder_combout\);

-- Location: FF_X19_Y15_N8
\memory|memory~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~51feeder_combout\,
	ena => \memory|memory~33235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~51_q\);

-- Location: MLABCELL_X25_Y10_N21
\memory|memory~179feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~179feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~179feeder_combout\);

-- Location: FF_X25_Y10_N22
\memory|memory~179\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~179feeder_combout\,
	ena => \memory|memory~33243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~179_q\);

-- Location: FF_X24_Y12_N52
\memory|memory~115\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~115_q\);

-- Location: FF_X19_Y12_N2
\memory|memory~243\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~243_q\);

-- Location: LABCELL_X19_Y12_N0
\memory|memory~32918\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32918_combout\ = ( \memory|memory~243_q\ & ( \memory|mar\(3) & ( (\memory|memory~179_q\) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~243_q\ & ( \memory|mar\(3) & ( (!\memory|mar\(2) & \memory|memory~179_q\) ) ) ) # ( \memory|memory~243_q\ 
-- & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & (\memory|memory~51_q\)) # (\memory|mar\(2) & ((\memory|memory~115_q\))) ) ) ) # ( !\memory|memory~243_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & (\memory|memory~51_q\)) # (\memory|mar\(2) & 
-- ((\memory|memory~115_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_memory~51_q\,
	datac => \memory|ALT_INV_memory~179_q\,
	datad => \memory|ALT_INV_memory~115_q\,
	datae => \memory|ALT_INV_memory~243_q\,
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~32918_combout\);

-- Location: FF_X16_Y16_N1
\memory|memory~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~83_q\);

-- Location: MLABCELL_X21_Y16_N36
\memory|memory~19feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~19feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~19feeder_combout\);

-- Location: FF_X21_Y16_N37
\memory|memory~19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~19feeder_combout\,
	ena => \memory|memory~33233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~19_q\);

-- Location: FF_X25_Y12_N47
\memory|memory~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~211_q\);

-- Location: LABCELL_X16_Y12_N6
\memory|memory~147feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~147feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~147feeder_combout\);

-- Location: FF_X16_Y12_N7
\memory|memory~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~147feeder_combout\,
	ena => \memory|memory~33241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~147_q\);

-- Location: MLABCELL_X25_Y12_N45
\memory|memory~32916\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32916_combout\ = ( \memory|memory~211_q\ & ( \memory|memory~147_q\ & ( ((!\memory|mar\(2) & ((\memory|memory~19_q\))) # (\memory|mar\(2) & (\memory|memory~83_q\))) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~211_q\ & ( 
-- \memory|memory~147_q\ & ( (!\memory|mar\(3) & ((!\memory|mar\(2) & ((\memory|memory~19_q\))) # (\memory|mar\(2) & (\memory|memory~83_q\)))) # (\memory|mar\(3) & (((!\memory|mar\(2))))) ) ) ) # ( \memory|memory~211_q\ & ( !\memory|memory~147_q\ & ( 
-- (!\memory|mar\(3) & ((!\memory|mar\(2) & ((\memory|memory~19_q\))) # (\memory|mar\(2) & (\memory|memory~83_q\)))) # (\memory|mar\(3) & (((\memory|mar\(2))))) ) ) ) # ( !\memory|memory~211_q\ & ( !\memory|memory~147_q\ & ( (!\memory|mar\(3) & 
-- ((!\memory|mar\(2) & ((\memory|memory~19_q\))) # (\memory|mar\(2) & (\memory|memory~83_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~83_q\,
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_memory~19_q\,
	datae => \memory|ALT_INV_memory~211_q\,
	dataf => \memory|ALT_INV_memory~147_q\,
	combout => \memory|memory~32916_combout\);

-- Location: FF_X27_Y12_N13
\memory|memory~131\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~131_q\);

-- Location: FF_X22_Y16_N37
\memory|memory~3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~3_q\);

-- Location: LABCELL_X27_Y14_N48
\memory|memory~67feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~67feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~67feeder_combout\);

-- Location: FF_X27_Y14_N49
\memory|memory~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~67feeder_combout\,
	ena => \memory|memory~33236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~67_q\);

-- Location: FF_X25_Y12_N2
\memory|memory~195\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~195_q\);

-- Location: MLABCELL_X25_Y12_N0
\memory|memory~32915\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32915_combout\ = ( \memory|memory~195_q\ & ( \memory|mar\(3) & ( (\memory|mar\(2)) # (\memory|memory~131_q\) ) ) ) # ( !\memory|memory~195_q\ & ( \memory|mar\(3) & ( (\memory|memory~131_q\ & !\memory|mar\(2)) ) ) ) # ( \memory|memory~195_q\ 
-- & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & (\memory|memory~3_q\)) # (\memory|mar\(2) & ((\memory|memory~67_q\))) ) ) ) # ( !\memory|memory~195_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & (\memory|memory~3_q\)) # (\memory|mar\(2) & 
-- ((\memory|memory~67_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~131_q\,
	datab => \memory|ALT_INV_memory~3_q\,
	datac => \memory|ALT_INV_memory~67_q\,
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_memory~195_q\,
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~32915_combout\);

-- Location: LABCELL_X19_Y10_N48
\memory|memory~163feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~163feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~163feeder_combout\);

-- Location: FF_X19_Y10_N49
\memory|memory~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~163feeder_combout\,
	ena => \memory|memory~33242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~163_q\);

-- Location: FF_X21_Y8_N43
\memory|memory~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~99_q\);

-- Location: FF_X18_Y12_N19
\memory|memory~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~35_q\);

-- Location: FF_X22_Y12_N8
\memory|memory~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~227_q\);

-- Location: LABCELL_X22_Y12_N6
\memory|memory~32917\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32917_combout\ = ( \memory|memory~227_q\ & ( \memory|mar\(3) & ( (\memory|mar\(2)) # (\memory|memory~163_q\) ) ) ) # ( !\memory|memory~227_q\ & ( \memory|mar\(3) & ( (\memory|memory~163_q\ & !\memory|mar\(2)) ) ) ) # ( \memory|memory~227_q\ 
-- & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & ((\memory|memory~35_q\))) # (\memory|mar\(2) & (\memory|memory~99_q\)) ) ) ) # ( !\memory|memory~227_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & ((\memory|memory~35_q\))) # (\memory|mar\(2) & 
-- (\memory|memory~99_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~163_q\,
	datab => \memory|ALT_INV_memory~99_q\,
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_memory~35_q\,
	datae => \memory|ALT_INV_memory~227_q\,
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~32917_combout\);

-- Location: MLABCELL_X25_Y12_N54
\memory|memory~32919\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32919_combout\ = ( \memory|mar\(0) & ( \memory|memory~32917_combout\ & ( (!\memory|mar\(1) & ((\memory|memory~32916_combout\))) # (\memory|mar\(1) & (\memory|memory~32918_combout\)) ) ) ) # ( !\memory|mar\(0) & ( 
-- \memory|memory~32917_combout\ & ( (\memory|mar\(1)) # (\memory|memory~32915_combout\) ) ) ) # ( \memory|mar\(0) & ( !\memory|memory~32917_combout\ & ( (!\memory|mar\(1) & ((\memory|memory~32916_combout\))) # (\memory|mar\(1) & 
-- (\memory|memory~32918_combout\)) ) ) ) # ( !\memory|mar\(0) & ( !\memory|memory~32917_combout\ & ( (\memory|memory~32915_combout\ & !\memory|mar\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32918_combout\,
	datab => \memory|ALT_INV_memory~32916_combout\,
	datac => \memory|ALT_INV_memory~32915_combout\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_mar\(0),
	dataf => \memory|ALT_INV_memory~32917_combout\,
	combout => \memory|memory~32919_combout\);

-- Location: FF_X18_Y12_N28
\memory|memory~675\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~675_q\);

-- Location: LABCELL_X24_Y10_N39
\memory|memory~611feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~611feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~611feeder_combout\);

-- Location: FF_X24_Y10_N40
\memory|memory~611\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~611feeder_combout\,
	ena => \memory|memory~33270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~611_q\);

-- Location: LABCELL_X24_Y10_N18
\memory|memory~547feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~547feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~547feeder_combout\);

-- Location: FF_X24_Y10_N19
\memory|memory~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~547feeder_combout\,
	ena => \memory|memory~33266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~547_q\);

-- Location: FF_X19_Y12_N32
\memory|memory~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~739_q\);

-- Location: LABCELL_X19_Y12_N30
\memory|memory~32927\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32927_combout\ = ( \memory|memory~739_q\ & ( \memory|mar\(3) & ( (\memory|mar\(2)) # (\memory|memory~675_q\) ) ) ) # ( !\memory|memory~739_q\ & ( \memory|mar\(3) & ( (\memory|memory~675_q\ & !\memory|mar\(2)) ) ) ) # ( \memory|memory~739_q\ 
-- & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & ((\memory|memory~547_q\))) # (\memory|mar\(2) & (\memory|memory~611_q\)) ) ) ) # ( !\memory|memory~739_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & ((\memory|memory~547_q\))) # (\memory|mar\(2) & 
-- (\memory|memory~611_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~675_q\,
	datab => \memory|ALT_INV_memory~611_q\,
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_memory~547_q\,
	datae => \memory|ALT_INV_memory~739_q\,
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~32927_combout\);

-- Location: FF_X27_Y11_N4
\memory|memory~579\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~579_q\);

-- Location: FF_X21_Y12_N46
\memory|memory~643\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~643_q\);

-- Location: FF_X23_Y11_N20
\memory|memory~707\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~707_q\);

-- Location: FF_X27_Y11_N46
\memory|memory~515\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~515_q\);

-- Location: LABCELL_X23_Y11_N18
\memory|memory~32925\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32925_combout\ = ( \memory|memory~707_q\ & ( \memory|memory~515_q\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3)) # (\memory|memory~643_q\)))) # (\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~579_q\))) ) ) ) # ( 
-- !\memory|memory~707_q\ & ( \memory|memory~515_q\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3)) # (\memory|memory~643_q\)))) # (\memory|mar\(2) & (\memory|memory~579_q\ & (!\memory|mar\(3)))) ) ) ) # ( \memory|memory~707_q\ & ( !\memory|memory~515_q\ & ( 
-- (!\memory|mar\(2) & (((\memory|mar\(3) & \memory|memory~643_q\)))) # (\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~579_q\))) ) ) ) # ( !\memory|memory~707_q\ & ( !\memory|memory~515_q\ & ( (!\memory|mar\(2) & (((\memory|mar\(3) & 
-- \memory|memory~643_q\)))) # (\memory|mar\(2) & (\memory|memory~579_q\ & (!\memory|mar\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~579_q\,
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_memory~643_q\,
	datae => \memory|ALT_INV_memory~707_q\,
	dataf => \memory|ALT_INV_memory~515_q\,
	combout => \memory|memory~32925_combout\);

-- Location: FF_X24_Y11_N59
\memory|memory~659\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~659_q\);

-- Location: FF_X24_Y11_N5
\memory|memory~595\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~595_q\);

-- Location: FF_X23_Y11_N5
\memory|memory~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~723_q\);

-- Location: FF_X24_Y11_N10
\memory|memory~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~531_q\);

-- Location: LABCELL_X23_Y11_N3
\memory|memory~32926\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32926_combout\ = ( \memory|memory~723_q\ & ( \memory|memory~531_q\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2)) # (\memory|memory~595_q\)))) # (\memory|mar\(3) & (((\memory|mar\(2))) # (\memory|memory~659_q\))) ) ) ) # ( 
-- !\memory|memory~723_q\ & ( \memory|memory~531_q\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2)) # (\memory|memory~595_q\)))) # (\memory|mar\(3) & (\memory|memory~659_q\ & (!\memory|mar\(2)))) ) ) ) # ( \memory|memory~723_q\ & ( !\memory|memory~531_q\ & ( 
-- (!\memory|mar\(3) & (((\memory|mar\(2) & \memory|memory~595_q\)))) # (\memory|mar\(3) & (((\memory|mar\(2))) # (\memory|memory~659_q\))) ) ) ) # ( !\memory|memory~723_q\ & ( !\memory|memory~531_q\ & ( (!\memory|mar\(3) & (((\memory|mar\(2) & 
-- \memory|memory~595_q\)))) # (\memory|mar\(3) & (\memory|memory~659_q\ & (!\memory|mar\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(3),
	datab => \memory|ALT_INV_memory~659_q\,
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_memory~595_q\,
	datae => \memory|ALT_INV_memory~723_q\,
	dataf => \memory|ALT_INV_memory~531_q\,
	combout => \memory|memory~32926_combout\);

-- Location: FF_X25_Y11_N40
\memory|memory~563\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~563_q\);

-- Location: FF_X25_Y11_N34
\memory|memory~627\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~627_q\);

-- Location: FF_X25_Y14_N14
\memory|memory~755\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~755_q\);

-- Location: FF_X25_Y14_N35
\memory|memory~691\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~691_q\);

-- Location: MLABCELL_X25_Y14_N12
\memory|memory~32928\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32928_combout\ = ( \memory|memory~755_q\ & ( \memory|memory~691_q\ & ( ((!\memory|mar\(2) & (\memory|memory~563_q\)) # (\memory|mar\(2) & ((\memory|memory~627_q\)))) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~755_q\ & ( 
-- \memory|memory~691_q\ & ( (!\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~563_q\))) # (\memory|mar\(2) & (((!\memory|mar\(3) & \memory|memory~627_q\)))) ) ) ) # ( \memory|memory~755_q\ & ( !\memory|memory~691_q\ & ( (!\memory|mar\(2) & 
-- (\memory|memory~563_q\ & (!\memory|mar\(3)))) # (\memory|mar\(2) & (((\memory|memory~627_q\) # (\memory|mar\(3))))) ) ) ) # ( !\memory|memory~755_q\ & ( !\memory|memory~691_q\ & ( (!\memory|mar\(3) & ((!\memory|mar\(2) & (\memory|memory~563_q\)) # 
-- (\memory|mar\(2) & ((\memory|memory~627_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_memory~563_q\,
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_memory~627_q\,
	datae => \memory|ALT_INV_memory~755_q\,
	dataf => \memory|ALT_INV_memory~691_q\,
	combout => \memory|memory~32928_combout\);

-- Location: MLABCELL_X25_Y14_N54
\memory|memory~32929\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32929_combout\ = ( \memory|memory~32926_combout\ & ( \memory|memory~32928_combout\ & ( ((!\memory|mar\(1) & ((\memory|memory~32925_combout\))) # (\memory|mar\(1) & (\memory|memory~32927_combout\))) # (\memory|mar\(0)) ) ) ) # ( 
-- !\memory|memory~32926_combout\ & ( \memory|memory~32928_combout\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~32925_combout\))) # (\memory|mar\(1) & (\memory|memory~32927_combout\)))) # (\memory|mar\(0) & (((\memory|mar\(1))))) ) ) ) # ( 
-- \memory|memory~32926_combout\ & ( !\memory|memory~32928_combout\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~32925_combout\))) # (\memory|mar\(1) & (\memory|memory~32927_combout\)))) # (\memory|mar\(0) & (((!\memory|mar\(1))))) ) ) ) # ( 
-- !\memory|memory~32926_combout\ & ( !\memory|memory~32928_combout\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~32925_combout\))) # (\memory|mar\(1) & (\memory|memory~32927_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_memory~32927_combout\,
	datac => \memory|ALT_INV_memory~32925_combout\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~32926_combout\,
	dataf => \memory|ALT_INV_memory~32928_combout\,
	combout => \memory|memory~32929_combout\);

-- Location: FF_X25_Y14_N37
\memory|memory~1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1011_q\);

-- Location: FF_X21_Y14_N23
\memory|memory~963\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~963_q\);

-- Location: FF_X21_Y14_N8
\memory|memory~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~995_q\);

-- Location: FF_X21_Y14_N17
\memory|memory~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~979_q\);

-- Location: MLABCELL_X21_Y14_N6
\memory|memory~32933\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32933_combout\ = ( \memory|memory~995_q\ & ( \memory|memory~979_q\ & ( (!\memory|mar\(0) & (((\memory|mar\(1)) # (\memory|memory~963_q\)))) # (\memory|mar\(0) & (((!\memory|mar\(1))) # (\memory|memory~1011_q\))) ) ) ) # ( 
-- !\memory|memory~995_q\ & ( \memory|memory~979_q\ & ( (!\memory|mar\(0) & (((\memory|memory~963_q\ & !\memory|mar\(1))))) # (\memory|mar\(0) & (((!\memory|mar\(1))) # (\memory|memory~1011_q\))) ) ) ) # ( \memory|memory~995_q\ & ( !\memory|memory~979_q\ & ( 
-- (!\memory|mar\(0) & (((\memory|mar\(1)) # (\memory|memory~963_q\)))) # (\memory|mar\(0) & (\memory|memory~1011_q\ & ((\memory|mar\(1))))) ) ) ) # ( !\memory|memory~995_q\ & ( !\memory|memory~979_q\ & ( (!\memory|mar\(0) & (((\memory|memory~963_q\ & 
-- !\memory|mar\(1))))) # (\memory|mar\(0) & (\memory|memory~1011_q\ & ((\memory|mar\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1011_q\,
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_memory~963_q\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~995_q\,
	dataf => \memory|ALT_INV_memory~979_q\,
	combout => \memory|memory~32933_combout\);

-- Location: LABCELL_X19_Y16_N21
\memory|memory~851feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~851feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~851feeder_combout\);

-- Location: FF_X19_Y16_N22
\memory|memory~851\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~851feeder_combout\,
	ena => \memory|memory~33285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~851_q\);

-- Location: FF_X24_Y14_N46
\memory|memory~835\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~835_q\);

-- Location: FF_X18_Y10_N7
\memory|memory~867\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~867_q\);

-- Location: FF_X19_Y14_N38
\memory|memory~883\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~883_q\);

-- Location: LABCELL_X19_Y14_N36
\memory|memory~32931\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32931_combout\ = ( \memory|memory~883_q\ & ( \memory|mar\(0) & ( (\memory|mar\(1)) # (\memory|memory~851_q\) ) ) ) # ( !\memory|memory~883_q\ & ( \memory|mar\(0) & ( (\memory|memory~851_q\ & !\memory|mar\(1)) ) ) ) # ( \memory|memory~883_q\ 
-- & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & (\memory|memory~835_q\)) # (\memory|mar\(1) & ((\memory|memory~867_q\))) ) ) ) # ( !\memory|memory~883_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & (\memory|memory~835_q\)) # (\memory|mar\(1) & 
-- ((\memory|memory~867_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~851_q\,
	datab => \memory|ALT_INV_memory~835_q\,
	datac => \memory|ALT_INV_memory~867_q\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~883_q\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~32931_combout\);

-- Location: FF_X19_Y16_N28
\memory|memory~915\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~915_q\);

-- Location: FF_X24_Y14_N49
\memory|memory~899\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~899_q\);

-- Location: FF_X25_Y10_N14
\memory|memory~947\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~947_q\);

-- Location: FF_X18_Y10_N52
\memory|memory~931\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~931_q\);

-- Location: MLABCELL_X25_Y10_N12
\memory|memory~32932\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32932_combout\ = ( \memory|memory~947_q\ & ( \memory|memory~931_q\ & ( ((!\memory|mar\(0) & ((\memory|memory~899_q\))) # (\memory|mar\(0) & (\memory|memory~915_q\))) # (\memory|mar\(1)) ) ) ) # ( !\memory|memory~947_q\ & ( 
-- \memory|memory~931_q\ & ( (!\memory|mar\(0) & (((\memory|mar\(1)) # (\memory|memory~899_q\)))) # (\memory|mar\(0) & (\memory|memory~915_q\ & ((!\memory|mar\(1))))) ) ) ) # ( \memory|memory~947_q\ & ( !\memory|memory~931_q\ & ( (!\memory|mar\(0) & 
-- (((\memory|memory~899_q\ & !\memory|mar\(1))))) # (\memory|mar\(0) & (((\memory|mar\(1))) # (\memory|memory~915_q\))) ) ) ) # ( !\memory|memory~947_q\ & ( !\memory|memory~931_q\ & ( (!\memory|mar\(1) & ((!\memory|mar\(0) & ((\memory|memory~899_q\))) # 
-- (\memory|mar\(0) & (\memory|memory~915_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~915_q\,
	datab => \memory|ALT_INV_memory~899_q\,
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~947_q\,
	dataf => \memory|ALT_INV_memory~931_q\,
	combout => \memory|memory~32932_combout\);

-- Location: FF_X18_Y10_N4
\memory|memory~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~803_q\);

-- Location: FF_X24_Y14_N22
\memory|memory~771\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~771_q\);

-- Location: FF_X19_Y14_N11
\memory|memory~819\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~819_q\);

-- Location: FF_X19_Y16_N5
\memory|memory~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~787_q\);

-- Location: LABCELL_X19_Y14_N9
\memory|memory~32930\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32930_combout\ = ( \memory|memory~819_q\ & ( \memory|memory~787_q\ & ( ((!\memory|mar\(1) & ((\memory|memory~771_q\))) # (\memory|mar\(1) & (\memory|memory~803_q\))) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~819_q\ & ( 
-- \memory|memory~787_q\ & ( (!\memory|mar\(1) & (((\memory|mar\(0)) # (\memory|memory~771_q\)))) # (\memory|mar\(1) & (\memory|memory~803_q\ & ((!\memory|mar\(0))))) ) ) ) # ( \memory|memory~819_q\ & ( !\memory|memory~787_q\ & ( (!\memory|mar\(1) & 
-- (((\memory|memory~771_q\ & !\memory|mar\(0))))) # (\memory|mar\(1) & (((\memory|mar\(0))) # (\memory|memory~803_q\))) ) ) ) # ( !\memory|memory~819_q\ & ( !\memory|memory~787_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~771_q\))) # 
-- (\memory|mar\(1) & (\memory|memory~803_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~803_q\,
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_memory~771_q\,
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_memory~819_q\,
	dataf => \memory|ALT_INV_memory~787_q\,
	combout => \memory|memory~32930_combout\);

-- Location: MLABCELL_X21_Y14_N12
\memory|memory~32934\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32934_combout\ = ( \memory|memory~32932_combout\ & ( \memory|memory~32930_combout\ & ( (!\memory|mar\(2)) # ((!\memory|mar\(3) & ((\memory|memory~32931_combout\))) # (\memory|mar\(3) & (\memory|memory~32933_combout\))) ) ) ) # ( 
-- !\memory|memory~32932_combout\ & ( \memory|memory~32930_combout\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3))))) # (\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~32931_combout\))) # (\memory|mar\(3) & (\memory|memory~32933_combout\)))) ) ) ) # ( 
-- \memory|memory~32932_combout\ & ( !\memory|memory~32930_combout\ & ( (!\memory|mar\(2) & (((\memory|mar\(3))))) # (\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~32931_combout\))) # (\memory|mar\(3) & (\memory|memory~32933_combout\)))) ) ) ) # ( 
-- !\memory|memory~32932_combout\ & ( !\memory|memory~32930_combout\ & ( (\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~32931_combout\))) # (\memory|mar\(3) & (\memory|memory~32933_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_memory~32933_combout\,
	datac => \memory|ALT_INV_memory~32931_combout\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~32932_combout\,
	dataf => \memory|ALT_INV_memory~32930_combout\,
	combout => \memory|memory~32934_combout\);

-- Location: LABCELL_X24_Y8_N33
\memory|memory~435feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~435feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~435feeder_combout\);

-- Location: FF_X24_Y8_N34
\memory|memory~435\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~435feeder_combout\,
	ena => \memory|memory~33262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~435_q\);

-- Location: LABCELL_X23_Y16_N45
\memory|memory~371feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~371feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~371feeder_combout\);

-- Location: FF_X23_Y16_N47
\memory|memory~371\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~371feeder_combout\,
	ena => \memory|memory~33261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~371_q\);

-- Location: FF_X23_Y14_N8
\memory|memory~499\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~499_q\);

-- Location: FF_X23_Y16_N13
\memory|memory~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~307_q\);

-- Location: LABCELL_X23_Y14_N6
\memory|memory~32923\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32923_combout\ = ( \memory|memory~499_q\ & ( \memory|memory~307_q\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2)) # (\memory|memory~371_q\)))) # (\memory|mar\(3) & (((\memory|mar\(2))) # (\memory|memory~435_q\))) ) ) ) # ( 
-- !\memory|memory~499_q\ & ( \memory|memory~307_q\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2)) # (\memory|memory~371_q\)))) # (\memory|mar\(3) & (\memory|memory~435_q\ & (!\memory|mar\(2)))) ) ) ) # ( \memory|memory~499_q\ & ( !\memory|memory~307_q\ & ( 
-- (!\memory|mar\(3) & (((\memory|mar\(2) & \memory|memory~371_q\)))) # (\memory|mar\(3) & (((\memory|mar\(2))) # (\memory|memory~435_q\))) ) ) ) # ( !\memory|memory~499_q\ & ( !\memory|memory~307_q\ & ( (!\memory|mar\(3) & (((\memory|mar\(2) & 
-- \memory|memory~371_q\)))) # (\memory|mar\(3) & (\memory|memory~435_q\ & (!\memory|mar\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(3),
	datab => \memory|ALT_INV_memory~435_q\,
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_memory~371_q\,
	datae => \memory|ALT_INV_memory~499_q\,
	dataf => \memory|ALT_INV_memory~307_q\,
	combout => \memory|memory~32923_combout\);

-- Location: LABCELL_X16_Y12_N24
\memory|memory~403feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~403feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~403feeder_combout\);

-- Location: FF_X16_Y12_N25
\memory|memory~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~403feeder_combout\,
	ena => \memory|memory~33254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~403_q\);

-- Location: LABCELL_X16_Y16_N6
\memory|memory~339feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~339feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~339feeder_combout\);

-- Location: FF_X16_Y16_N8
\memory|memory~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~339feeder_combout\,
	ena => \memory|memory~33253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~339_q\);

-- Location: MLABCELL_X21_Y16_N30
\memory|memory~275feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~275feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~275feeder_combout\);

-- Location: FF_X21_Y16_N31
\memory|memory~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~275feeder_combout\,
	ena => \memory|memory~33252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~275_q\);

-- Location: FF_X24_Y16_N44
\memory|memory~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~467_q\);

-- Location: LABCELL_X24_Y16_N42
\memory|memory~32921\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32921_combout\ = ( \memory|memory~467_q\ & ( \memory|mar\(3) & ( (\memory|mar\(2)) # (\memory|memory~403_q\) ) ) ) # ( !\memory|memory~467_q\ & ( \memory|mar\(3) & ( (\memory|memory~403_q\ & !\memory|mar\(2)) ) ) ) # ( \memory|memory~467_q\ 
-- & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & ((\memory|memory~275_q\))) # (\memory|mar\(2) & (\memory|memory~339_q\)) ) ) ) # ( !\memory|memory~467_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & ((\memory|memory~275_q\))) # (\memory|mar\(2) & 
-- (\memory|memory~339_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~403_q\,
	datab => \memory|ALT_INV_memory~339_q\,
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_memory~275_q\,
	datae => \memory|ALT_INV_memory~467_q\,
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~32921_combout\);

-- Location: FF_X21_Y8_N58
\memory|memory~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~355_q\);

-- Location: FF_X18_Y12_N34
\memory|memory~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~291_q\);

-- Location: FF_X22_Y12_N32
\memory|memory~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~483_q\);

-- Location: FF_X22_Y12_N41
\memory|memory~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~419_q\);

-- Location: LABCELL_X22_Y12_N30
\memory|memory~32922\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32922_combout\ = ( \memory|memory~483_q\ & ( \memory|memory~419_q\ & ( ((!\memory|mar\(2) & ((\memory|memory~291_q\))) # (\memory|mar\(2) & (\memory|memory~355_q\))) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~483_q\ & ( 
-- \memory|memory~419_q\ & ( (!\memory|mar\(2) & (((\memory|mar\(3)) # (\memory|memory~291_q\)))) # (\memory|mar\(2) & (\memory|memory~355_q\ & ((!\memory|mar\(3))))) ) ) ) # ( \memory|memory~483_q\ & ( !\memory|memory~419_q\ & ( (!\memory|mar\(2) & 
-- (((\memory|memory~291_q\ & !\memory|mar\(3))))) # (\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~355_q\))) ) ) ) # ( !\memory|memory~483_q\ & ( !\memory|memory~419_q\ & ( (!\memory|mar\(3) & ((!\memory|mar\(2) & ((\memory|memory~291_q\))) # 
-- (\memory|mar\(2) & (\memory|memory~355_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_memory~355_q\,
	datac => \memory|ALT_INV_memory~291_q\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~483_q\,
	dataf => \memory|ALT_INV_memory~419_q\,
	combout => \memory|memory~32922_combout\);

-- Location: LABCELL_X27_Y14_N54
\memory|memory~323feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~323feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \memory|memory~323feeder_combout\);

-- Location: FF_X27_Y14_N56
\memory|memory~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~323feeder_combout\,
	ena => \memory|memory~33249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~323_q\);

-- Location: FF_X27_Y12_N8
\memory|memory~387\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~387_q\);

-- Location: FF_X27_Y14_N26
\memory|memory~451\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~451_q\);

-- Location: FF_X22_Y16_N31
\memory|memory~259\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	ena => \memory|memory~33248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~259_q\);

-- Location: LABCELL_X27_Y14_N24
\memory|memory~32920\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32920_combout\ = ( \memory|memory~451_q\ & ( \memory|memory~259_q\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2))) # (\memory|memory~323_q\))) # (\memory|mar\(3) & (((\memory|mar\(2)) # (\memory|memory~387_q\)))) ) ) ) # ( 
-- !\memory|memory~451_q\ & ( \memory|memory~259_q\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2))) # (\memory|memory~323_q\))) # (\memory|mar\(3) & (((\memory|memory~387_q\ & !\memory|mar\(2))))) ) ) ) # ( \memory|memory~451_q\ & ( !\memory|memory~259_q\ & ( 
-- (!\memory|mar\(3) & (\memory|memory~323_q\ & ((\memory|mar\(2))))) # (\memory|mar\(3) & (((\memory|mar\(2)) # (\memory|memory~387_q\)))) ) ) ) # ( !\memory|memory~451_q\ & ( !\memory|memory~259_q\ & ( (!\memory|mar\(3) & (\memory|memory~323_q\ & 
-- ((\memory|mar\(2))))) # (\memory|mar\(3) & (((\memory|memory~387_q\ & !\memory|mar\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~323_q\,
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_memory~387_q\,
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_memory~451_q\,
	dataf => \memory|ALT_INV_memory~259_q\,
	combout => \memory|memory~32920_combout\);

-- Location: MLABCELL_X25_Y14_N24
\memory|memory~32924\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32924_combout\ = ( \memory|memory~32922_combout\ & ( \memory|memory~32920_combout\ & ( (!\memory|mar\(0)) # ((!\memory|mar\(1) & ((\memory|memory~32921_combout\))) # (\memory|mar\(1) & (\memory|memory~32923_combout\))) ) ) ) # ( 
-- !\memory|memory~32922_combout\ & ( \memory|memory~32920_combout\ & ( (!\memory|mar\(0) & (!\memory|mar\(1))) # (\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~32921_combout\))) # (\memory|mar\(1) & (\memory|memory~32923_combout\)))) ) ) ) # ( 
-- \memory|memory~32922_combout\ & ( !\memory|memory~32920_combout\ & ( (!\memory|mar\(0) & (\memory|mar\(1))) # (\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~32921_combout\))) # (\memory|mar\(1) & (\memory|memory~32923_combout\)))) ) ) ) # ( 
-- !\memory|memory~32922_combout\ & ( !\memory|memory~32920_combout\ & ( (\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~32921_combout\))) # (\memory|mar\(1) & (\memory|memory~32923_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_memory~32923_combout\,
	datad => \memory|ALT_INV_memory~32921_combout\,
	datae => \memory|ALT_INV_memory~32922_combout\,
	dataf => \memory|ALT_INV_memory~32920_combout\,
	combout => \memory|memory~32924_combout\);

-- Location: MLABCELL_X25_Y14_N21
\memory|memory~32935\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32935_combout\ = ( \memory|mar\(4) & ( \memory|memory~32924_combout\ & ( (!\memory|mar\(5)) # (\memory|memory~32934_combout\) ) ) ) # ( !\memory|mar\(4) & ( \memory|memory~32924_combout\ & ( (!\memory|mar\(5) & 
-- (\memory|memory~32919_combout\)) # (\memory|mar\(5) & ((\memory|memory~32929_combout\))) ) ) ) # ( \memory|mar\(4) & ( !\memory|memory~32924_combout\ & ( (\memory|mar\(5) & \memory|memory~32934_combout\) ) ) ) # ( !\memory|mar\(4) & ( 
-- !\memory|memory~32924_combout\ & ( (!\memory|mar\(5) & (\memory|memory~32919_combout\)) # (\memory|mar\(5) & ((\memory|memory~32929_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32919_combout\,
	datab => \memory|ALT_INV_memory~32929_combout\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_memory~32934_combout\,
	datae => \memory|ALT_INV_mar\(4),
	dataf => \memory|ALT_INV_memory~32924_combout\,
	combout => \memory|memory~32935_combout\);

-- Location: MLABCELL_X25_Y14_N0
\memory|sram_data_bus[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|sram_data_bus[3]~3_combout\ = ( \memory|memory~32935_combout\ & ( \memory|data_bus~0_combout\ & ( (!\memory|mar\(6)) # (\memory|memory~32914_combout\) ) ) ) # ( !\memory|memory~32935_combout\ & ( \memory|data_bus~0_combout\ & ( (\memory|mar\(6) & 
-- \memory|memory~32914_combout\) ) ) ) # ( \memory|memory~32935_combout\ & ( !\memory|data_bus~0_combout\ & ( \memory|mdr\(3) ) ) ) # ( !\memory|memory~32935_combout\ & ( !\memory|data_bus~0_combout\ & ( \memory|mdr\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mdr\(3),
	datab => \memory|ALT_INV_mar\(6),
	datac => \memory|ALT_INV_memory~32914_combout\,
	datae => \memory|ALT_INV_memory~32935_combout\,
	dataf => \memory|ALT_INV_data_bus~0_combout\,
	combout => \memory|sram_data_bus[3]~3_combout\);

-- Location: MLABCELL_X25_Y13_N18
\memory|mdr[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|mdr[3]~4_combout\ = ( sram_state(1) & ( \memory|sram_data_bus[3]~3_combout\ ) ) # ( !sram_state(1) & ( (!\sys_clk~combout\ & ((!sram_state(0) & ((\memory|sram_data_bus[3]~3_combout\))) # (sram_state(0) & (\data_bus[3]~3_combout\)))) # 
-- (\sys_clk~combout\ & (((\memory|sram_data_bus[3]~3_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011110111000000101111011100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sys_clk~combout\,
	datab => \ALT_INV_data_bus[3]~3_combout\,
	datac => ALT_INV_sram_state(0),
	datad => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	dataf => ALT_INV_sram_state(1),
	combout => \memory|mdr[3]~4_combout\);

-- Location: LABCELL_X22_Y13_N33
\memory|mdr[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|mdr\(3) = ( \memory|mdr\(3) & ( (!\memory|mdr[1]~1_combout\) # (\memory|mdr[3]~4_combout\) ) ) # ( !\memory|mdr\(3) & ( (\memory|mdr[3]~4_combout\ & \memory|mdr[1]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \memory|ALT_INV_mdr[3]~4_combout\,
	datad => \memory|ALT_INV_mdr[1]~1_combout\,
	dataf => \memory|ALT_INV_mdr\(3),
	combout => \memory|mdr\(3));

-- Location: LABCELL_X22_Y7_N9
\state_mach|data_bus[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|data_bus[3]~3_combout\ = ( !\state_mach|count\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \state_mach|ALT_INV_count\(3),
	combout => \state_mach|data_bus[3]~3_combout\);

-- Location: FF_X22_Y7_N11
\state_mach|data_bus[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \state_mach|data_bus[3]~3_combout\,
	ena => \state_mach|count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|data_bus\(3));

-- Location: LABCELL_X22_Y13_N30
\data_bus[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[3]~3_combout\ = (!\memory|mdr\(3) & (!\memory|data_bus~0_combout\ & ((!\Equal0~0_combout\) # (\state_mach|data_bus\(3))))) # (\memory|mdr\(3) & (((!\Equal0~0_combout\)) # (\state_mach|data_bus\(3))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001101010001111100110101000111110011010100011111001101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mdr\(3),
	datab => \state_mach|ALT_INV_data_bus\(3),
	datac => \ALT_INV_Equal0~0_combout\,
	datad => \memory|ALT_INV_data_bus~0_combout\,
	combout => \data_bus[3]~3_combout\);

-- Location: FF_X22_Y13_N23
\hex_data[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \data_bus[3]~3_combout\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hex_data[0][3]~q\);

-- Location: LABCELL_X22_Y7_N12
\state_mach|data_bus[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|data_bus[1]~1_combout\ = ( !\state_mach|count\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \state_mach|ALT_INV_count\(1),
	combout => \state_mach|data_bus[1]~1_combout\);

-- Location: FF_X22_Y7_N14
\state_mach|data_bus[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \state_mach|data_bus[1]~1_combout\,
	ena => \state_mach|count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|data_bus\(1));

-- Location: LABCELL_X17_Y12_N42
\memory|memory~1457feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1457feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~1457feeder_combout\);

-- Location: FF_X17_Y12_N43
\memory|memory~1457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1457feeder_combout\,
	ena => \memory|memory~33219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1457_q\);

-- Location: FF_X17_Y13_N11
\memory|memory~1329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1329_q\);

-- Location: FF_X16_Y13_N49
\memory|memory~1393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1393_q\);

-- Location: FF_X17_Y13_N38
\memory|memory~1521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1521_q\);

-- Location: LABCELL_X17_Y13_N36
\memory|memory~32818\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32818_combout\ = ( \memory|memory~1521_q\ & ( \memory|mar\(3) & ( (\memory|mar\(2)) # (\memory|memory~1457_q\) ) ) ) # ( !\memory|memory~1521_q\ & ( \memory|mar\(3) & ( (\memory|memory~1457_q\ & !\memory|mar\(2)) ) ) ) # ( 
-- \memory|memory~1521_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & (\memory|memory~1329_q\)) # (\memory|mar\(2) & ((\memory|memory~1393_q\))) ) ) ) # ( !\memory|memory~1521_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & (\memory|memory~1329_q\)) # 
-- (\memory|mar\(2) & ((\memory|memory~1393_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1457_q\,
	datab => \memory|ALT_INV_memory~1329_q\,
	datac => \memory|ALT_INV_memory~1393_q\,
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_memory~1521_q\,
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~32818_combout\);

-- Location: FF_X21_Y15_N37
\memory|memory~1409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1409_q\);

-- Location: LABCELL_X24_Y15_N27
\memory|memory~1281feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1281feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~1281feeder_combout\);

-- Location: FF_X24_Y15_N28
\memory|memory~1281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1281feeder_combout\,
	ena => \memory|memory~33107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1281_q\);

-- Location: FF_X24_Y15_N14
\memory|memory~1473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1473_q\);

-- Location: LABCELL_X24_Y15_N18
\memory|memory~1345feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1345feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~1345feeder_combout\);

-- Location: FF_X24_Y15_N20
\memory|memory~1345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1345feeder_combout\,
	ena => \memory|memory~33115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1345_q\);

-- Location: LABCELL_X24_Y15_N12
\memory|memory~32815\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32815_combout\ = ( \memory|memory~1473_q\ & ( \memory|memory~1345_q\ & ( ((!\memory|mar\(3) & ((\memory|memory~1281_q\))) # (\memory|mar\(3) & (\memory|memory~1409_q\))) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~1473_q\ & ( 
-- \memory|memory~1345_q\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~1281_q\))) # (\memory|mar\(3) & (\memory|memory~1409_q\)))) # (\memory|mar\(2) & (((!\memory|mar\(3))))) ) ) ) # ( \memory|memory~1473_q\ & ( !\memory|memory~1345_q\ & ( 
-- (!\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~1281_q\))) # (\memory|mar\(3) & (\memory|memory~1409_q\)))) # (\memory|mar\(2) & (((\memory|mar\(3))))) ) ) ) # ( !\memory|memory~1473_q\ & ( !\memory|memory~1345_q\ & ( (!\memory|mar\(2) & 
-- ((!\memory|mar\(3) & ((\memory|memory~1281_q\))) # (\memory|mar\(3) & (\memory|memory~1409_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1409_q\,
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_memory~1281_q\,
	datae => \memory|ALT_INV_memory~1473_q\,
	dataf => \memory|ALT_INV_memory~1345_q\,
	combout => \memory|memory~32815_combout\);

-- Location: FF_X25_Y16_N14
\memory|memory~1377\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1377_q\);

-- Location: FF_X11_Y13_N10
\memory|memory~1441\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1441_q\);

-- Location: FF_X23_Y15_N35
\memory|memory~1505\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1505_q\);

-- Location: MLABCELL_X25_Y16_N42
\memory|memory~1313feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1313feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~1313feeder_combout\);

-- Location: FF_X25_Y16_N43
\memory|memory~1313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1313feeder_combout\,
	ena => \memory|memory~33171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1313_q\);

-- Location: LABCELL_X23_Y15_N33
\memory|memory~32817\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32817_combout\ = ( \memory|memory~1505_q\ & ( \memory|memory~1313_q\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3)) # (\memory|memory~1441_q\)))) # (\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~1377_q\))) ) ) ) # ( 
-- !\memory|memory~1505_q\ & ( \memory|memory~1313_q\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3)) # (\memory|memory~1441_q\)))) # (\memory|mar\(2) & (\memory|memory~1377_q\ & ((!\memory|mar\(3))))) ) ) ) # ( \memory|memory~1505_q\ & ( 
-- !\memory|memory~1313_q\ & ( (!\memory|mar\(2) & (((\memory|memory~1441_q\ & \memory|mar\(3))))) # (\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~1377_q\))) ) ) ) # ( !\memory|memory~1505_q\ & ( !\memory|memory~1313_q\ & ( (!\memory|mar\(2) & 
-- (((\memory|memory~1441_q\ & \memory|mar\(3))))) # (\memory|mar\(2) & (\memory|memory~1377_q\ & ((!\memory|mar\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1377_q\,
	datab => \memory|ALT_INV_memory~1441_q\,
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~1505_q\,
	dataf => \memory|ALT_INV_memory~1313_q\,
	combout => \memory|memory~32817_combout\);

-- Location: LABCELL_X17_Y14_N33
\memory|memory~1361feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1361feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~1361feeder_combout\);

-- Location: FF_X17_Y14_N35
\memory|memory~1361\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1361feeder_combout\,
	ena => \memory|memory~33147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1361_q\);

-- Location: FF_X18_Y9_N13
\memory|memory~1425\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1425_q\);

-- Location: FF_X18_Y13_N1
\memory|memory~1297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1297_q\);

-- Location: FF_X19_Y9_N14
\memory|memory~1489\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1489_q\);

-- Location: LABCELL_X19_Y9_N12
\memory|memory~32816\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32816_combout\ = ( \memory|memory~1489_q\ & ( \memory|mar\(3) & ( (\memory|memory~1425_q\) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~1489_q\ & ( \memory|mar\(3) & ( (!\memory|mar\(2) & \memory|memory~1425_q\) ) ) ) # ( 
-- \memory|memory~1489_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & ((\memory|memory~1297_q\))) # (\memory|mar\(2) & (\memory|memory~1361_q\)) ) ) ) # ( !\memory|memory~1489_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & ((\memory|memory~1297_q\))) # 
-- (\memory|mar\(2) & (\memory|memory~1361_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_memory~1361_q\,
	datac => \memory|ALT_INV_memory~1425_q\,
	datad => \memory|ALT_INV_memory~1297_q\,
	datae => \memory|ALT_INV_memory~1489_q\,
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~32816_combout\);

-- Location: LABCELL_X23_Y15_N3
\memory|memory~32819\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32819_combout\ = ( \memory|memory~32816_combout\ & ( \memory|mar\(1) & ( (!\memory|mar\(0) & ((\memory|memory~32817_combout\))) # (\memory|mar\(0) & (\memory|memory~32818_combout\)) ) ) ) # ( !\memory|memory~32816_combout\ & ( 
-- \memory|mar\(1) & ( (!\memory|mar\(0) & ((\memory|memory~32817_combout\))) # (\memory|mar\(0) & (\memory|memory~32818_combout\)) ) ) ) # ( \memory|memory~32816_combout\ & ( !\memory|mar\(1) & ( (\memory|mar\(0)) # (\memory|memory~32815_combout\) ) ) ) # ( 
-- !\memory|memory~32816_combout\ & ( !\memory|mar\(1) & ( (\memory|memory~32815_combout\ & !\memory|mar\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32818_combout\,
	datab => \memory|ALT_INV_memory~32815_combout\,
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_memory~32817_combout\,
	datae => \memory|ALT_INV_memory~32816_combout\,
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~32819_combout\);

-- Location: FF_X21_Y17_N58
\memory|memory~1937\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1937_q\);

-- Location: FF_X11_Y13_N46
\memory|memory~1953\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1953_q\);

-- Location: FF_X21_Y17_N4
\memory|memory~1921\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1921_q\);

-- Location: FF_X19_Y17_N29
\memory|memory~1969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1969_q\);

-- Location: LABCELL_X19_Y17_N27
\memory|memory~32827\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32827_combout\ = ( \memory|memory~1969_q\ & ( \memory|mar\(0) & ( (\memory|memory~1937_q\) # (\memory|mar\(1)) ) ) ) # ( !\memory|memory~1969_q\ & ( \memory|mar\(0) & ( (!\memory|mar\(1) & \memory|memory~1937_q\) ) ) ) # ( 
-- \memory|memory~1969_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~1921_q\))) # (\memory|mar\(1) & (\memory|memory~1953_q\)) ) ) ) # ( !\memory|memory~1969_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~1921_q\))) # 
-- (\memory|mar\(1) & (\memory|memory~1953_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_memory~1937_q\,
	datac => \memory|ALT_INV_memory~1953_q\,
	datad => \memory|ALT_INV_memory~1921_q\,
	datae => \memory|ALT_INV_memory~1969_q\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~32827_combout\);

-- Location: FF_X17_Y15_N55
\memory|memory~2017\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2017_q\);

-- Location: FF_X17_Y15_N43
\memory|memory~1985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1985_q\);

-- Location: FF_X17_Y15_N13
\memory|memory~2001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2001_q\);

-- Location: FF_X19_Y17_N35
\memory|memory~2033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2033_q\);

-- Location: LABCELL_X19_Y17_N33
\memory|memory~32828\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32828_combout\ = ( \memory|memory~2033_q\ & ( \memory|mar\(0) & ( (\memory|mar\(1)) # (\memory|memory~2001_q\) ) ) ) # ( !\memory|memory~2033_q\ & ( \memory|mar\(0) & ( (\memory|memory~2001_q\ & !\memory|mar\(1)) ) ) ) # ( 
-- \memory|memory~2033_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~1985_q\))) # (\memory|mar\(1) & (\memory|memory~2017_q\)) ) ) ) # ( !\memory|memory~2033_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~1985_q\))) # 
-- (\memory|mar\(1) & (\memory|memory~2017_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~2017_q\,
	datab => \memory|ALT_INV_memory~1985_q\,
	datac => \memory|ALT_INV_memory~2001_q\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~2033_q\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~32828_combout\);

-- Location: FF_X15_Y13_N28
\memory|memory~1873\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1873_q\);

-- Location: FF_X21_Y9_N23
\memory|memory~1857\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1857_q\);

-- Location: FF_X13_Y13_N38
\memory|memory~1905\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1905_q\);

-- Location: FF_X24_Y9_N16
\memory|memory~1889\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1889_q\);

-- Location: LABCELL_X13_Y13_N36
\memory|memory~32826\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32826_combout\ = ( \memory|memory~1905_q\ & ( \memory|memory~1889_q\ & ( ((!\memory|mar\(0) & ((\memory|memory~1857_q\))) # (\memory|mar\(0) & (\memory|memory~1873_q\))) # (\memory|mar\(1)) ) ) ) # ( !\memory|memory~1905_q\ & ( 
-- \memory|memory~1889_q\ & ( (!\memory|mar\(1) & ((!\memory|mar\(0) & ((\memory|memory~1857_q\))) # (\memory|mar\(0) & (\memory|memory~1873_q\)))) # (\memory|mar\(1) & (((!\memory|mar\(0))))) ) ) ) # ( \memory|memory~1905_q\ & ( !\memory|memory~1889_q\ & ( 
-- (!\memory|mar\(1) & ((!\memory|mar\(0) & ((\memory|memory~1857_q\))) # (\memory|mar\(0) & (\memory|memory~1873_q\)))) # (\memory|mar\(1) & (((\memory|mar\(0))))) ) ) ) # ( !\memory|memory~1905_q\ & ( !\memory|memory~1889_q\ & ( (!\memory|mar\(1) & 
-- ((!\memory|mar\(0) & ((\memory|memory~1857_q\))) # (\memory|mar\(0) & (\memory|memory~1873_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1873_q\,
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_memory~1857_q\,
	datae => \memory|ALT_INV_memory~1905_q\,
	dataf => \memory|ALT_INV_memory~1889_q\,
	combout => \memory|memory~32826_combout\);

-- Location: MLABCELL_X15_Y13_N45
\memory|memory~1809feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1809feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~1809feeder_combout\);

-- Location: FF_X15_Y13_N46
\memory|memory~1809\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1809feeder_combout\,
	ena => \memory|memory~33143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1809_q\);

-- Location: FF_X25_Y13_N43
\memory|memory~1793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1793_q\);

-- Location: FF_X22_Y17_N58
\memory|memory~1825\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1825_q\);

-- Location: FF_X22_Y17_N32
\memory|memory~1841\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1841_q\);

-- Location: LABCELL_X22_Y17_N30
\memory|memory~32825\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32825_combout\ = ( \memory|memory~1841_q\ & ( \memory|mar\(0) & ( (\memory|mar\(1)) # (\memory|memory~1809_q\) ) ) ) # ( !\memory|memory~1841_q\ & ( \memory|mar\(0) & ( (\memory|memory~1809_q\ & !\memory|mar\(1)) ) ) ) # ( 
-- \memory|memory~1841_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & (\memory|memory~1793_q\)) # (\memory|mar\(1) & ((\memory|memory~1825_q\))) ) ) ) # ( !\memory|memory~1841_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & (\memory|memory~1793_q\)) # 
-- (\memory|mar\(1) & ((\memory|memory~1825_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1809_q\,
	datab => \memory|ALT_INV_memory~1793_q\,
	datac => \memory|ALT_INV_memory~1825_q\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~1841_q\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~32825_combout\);

-- Location: MLABCELL_X15_Y15_N24
\memory|memory~32829\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32829_combout\ = ( \memory|mar\(2) & ( \memory|memory~32825_combout\ & ( (!\memory|mar\(3) & ((\memory|memory~32826_combout\))) # (\memory|mar\(3) & (\memory|memory~32828_combout\)) ) ) ) # ( !\memory|mar\(2) & ( 
-- \memory|memory~32825_combout\ & ( (!\memory|mar\(3)) # (\memory|memory~32827_combout\) ) ) ) # ( \memory|mar\(2) & ( !\memory|memory~32825_combout\ & ( (!\memory|mar\(3) & ((\memory|memory~32826_combout\))) # (\memory|mar\(3) & 
-- (\memory|memory~32828_combout\)) ) ) ) # ( !\memory|mar\(2) & ( !\memory|memory~32825_combout\ & ( (\memory|memory~32827_combout\ & \memory|mar\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32827_combout\,
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_memory~32828_combout\,
	datad => \memory|ALT_INV_memory~32826_combout\,
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_memory~32825_combout\,
	combout => \memory|memory~32829_combout\);

-- Location: LABCELL_X17_Y11_N6
\memory|memory~1185feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1185feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~1185feeder_combout\);

-- Location: FF_X17_Y11_N7
\memory|memory~1185\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1185feeder_combout\,
	ena => \memory|memory~33185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1185_q\);

-- Location: MLABCELL_X25_Y16_N24
\memory|memory~1057feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1057feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~1057feeder_combout\);

-- Location: FF_X25_Y16_N26
\memory|memory~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1057feeder_combout\,
	ena => \memory|memory~33169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1057_q\);

-- Location: FF_X27_Y11_N16
\memory|memory~1121\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1121_q\);

-- Location: FF_X21_Y11_N59
\memory|memory~1249\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1249_q\);

-- Location: MLABCELL_X21_Y11_N57
\memory|memory~32812\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32812_combout\ = ( \memory|memory~1249_q\ & ( \memory|mar\(3) & ( (\memory|mar\(2)) # (\memory|memory~1185_q\) ) ) ) # ( !\memory|memory~1249_q\ & ( \memory|mar\(3) & ( (\memory|memory~1185_q\ & !\memory|mar\(2)) ) ) ) # ( 
-- \memory|memory~1249_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & (\memory|memory~1057_q\)) # (\memory|mar\(2) & ((\memory|memory~1121_q\))) ) ) ) # ( !\memory|memory~1249_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & (\memory|memory~1057_q\)) # 
-- (\memory|mar\(2) & ((\memory|memory~1121_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1185_q\,
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_memory~1057_q\,
	datad => \memory|ALT_INV_memory~1121_q\,
	datae => \memory|ALT_INV_memory~1249_q\,
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~32812_combout\);

-- Location: LABCELL_X19_Y13_N36
\memory|memory~1025feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1025feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~1025feeder_combout\);

-- Location: FF_X19_Y13_N37
\memory|memory~1025\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1025feeder_combout\,
	ena => \memory|memory~33105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1025_q\);

-- Location: FF_X21_Y15_N8
\memory|memory~1153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1153_q\);

-- Location: FF_X21_Y11_N26
\memory|memory~1217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1217_q\);

-- Location: FF_X21_Y9_N44
\memory|memory~1089\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1089_q\);

-- Location: MLABCELL_X21_Y11_N24
\memory|memory~32810\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32810_combout\ = ( \memory|memory~1217_q\ & ( \memory|memory~1089_q\ & ( ((!\memory|mar\(3) & (\memory|memory~1025_q\)) # (\memory|mar\(3) & ((\memory|memory~1153_q\)))) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~1217_q\ & ( 
-- \memory|memory~1089_q\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & (\memory|memory~1025_q\)) # (\memory|mar\(3) & ((\memory|memory~1153_q\))))) # (\memory|mar\(2) & (((!\memory|mar\(3))))) ) ) ) # ( \memory|memory~1217_q\ & ( !\memory|memory~1089_q\ & ( 
-- (!\memory|mar\(2) & ((!\memory|mar\(3) & (\memory|memory~1025_q\)) # (\memory|mar\(3) & ((\memory|memory~1153_q\))))) # (\memory|mar\(2) & (((\memory|mar\(3))))) ) ) ) # ( !\memory|memory~1217_q\ & ( !\memory|memory~1089_q\ & ( (!\memory|mar\(2) & 
-- ((!\memory|mar\(3) & (\memory|memory~1025_q\)) # (\memory|mar\(3) & ((\memory|memory~1153_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1025_q\,
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_memory~1153_q\,
	datae => \memory|ALT_INV_memory~1217_q\,
	dataf => \memory|ALT_INV_memory~1089_q\,
	combout => \memory|memory~32810_combout\);

-- Location: FF_X27_Y13_N31
\memory|memory~1137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1137_q\);

-- Location: LABCELL_X17_Y12_N0
\memory|memory~1201feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1201feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~1201feeder_combout\);

-- Location: FF_X17_Y12_N1
\memory|memory~1201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1201feeder_combout\,
	ena => \memory|memory~33217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1201_q\);

-- Location: FF_X18_Y11_N23
\memory|memory~1265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1265_q\);

-- Location: LABCELL_X27_Y13_N48
\memory|memory~1073feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1073feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~1073feeder_combout\);

-- Location: FF_X27_Y13_N49
\memory|memory~1073\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1073feeder_combout\,
	ena => \memory|memory~33201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1073_q\);

-- Location: LABCELL_X18_Y11_N21
\memory|memory~32813\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32813_combout\ = ( \memory|memory~1265_q\ & ( \memory|memory~1073_q\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2))) # (\memory|memory~1137_q\))) # (\memory|mar\(3) & (((\memory|memory~1201_q\) # (\memory|mar\(2))))) ) ) ) # ( 
-- !\memory|memory~1265_q\ & ( \memory|memory~1073_q\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2))) # (\memory|memory~1137_q\))) # (\memory|mar\(3) & (((!\memory|mar\(2) & \memory|memory~1201_q\)))) ) ) ) # ( \memory|memory~1265_q\ & ( 
-- !\memory|memory~1073_q\ & ( (!\memory|mar\(3) & (\memory|memory~1137_q\ & (\memory|mar\(2)))) # (\memory|mar\(3) & (((\memory|memory~1201_q\) # (\memory|mar\(2))))) ) ) ) # ( !\memory|memory~1265_q\ & ( !\memory|memory~1073_q\ & ( (!\memory|mar\(3) & 
-- (\memory|memory~1137_q\ & (\memory|mar\(2)))) # (\memory|mar\(3) & (((!\memory|mar\(2) & \memory|memory~1201_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1137_q\,
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_memory~1201_q\,
	datae => \memory|ALT_INV_memory~1265_q\,
	dataf => \memory|ALT_INV_memory~1073_q\,
	combout => \memory|memory~32813_combout\);

-- Location: MLABCELL_X15_Y13_N3
\memory|memory~1105feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1105feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~1105feeder_combout\);

-- Location: FF_X15_Y13_N4
\memory|memory~1105\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1105feeder_combout\,
	ena => \memory|memory~33145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1105_q\);

-- Location: FF_X18_Y13_N53
\memory|memory~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1041_q\);

-- Location: FF_X18_Y11_N26
\memory|memory~1233\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1233_q\);

-- Location: FF_X18_Y9_N22
\memory|memory~1169\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1169_q\);

-- Location: LABCELL_X18_Y11_N24
\memory|memory~32811\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32811_combout\ = ( \memory|memory~1233_q\ & ( \memory|memory~1169_q\ & ( ((!\memory|mar\(2) & ((\memory|memory~1041_q\))) # (\memory|mar\(2) & (\memory|memory~1105_q\))) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~1233_q\ & ( 
-- \memory|memory~1169_q\ & ( (!\memory|mar\(2) & (((\memory|memory~1041_q\) # (\memory|mar\(3))))) # (\memory|mar\(2) & (\memory|memory~1105_q\ & (!\memory|mar\(3)))) ) ) ) # ( \memory|memory~1233_q\ & ( !\memory|memory~1169_q\ & ( (!\memory|mar\(2) & 
-- (((!\memory|mar\(3) & \memory|memory~1041_q\)))) # (\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~1105_q\))) ) ) ) # ( !\memory|memory~1233_q\ & ( !\memory|memory~1169_q\ & ( (!\memory|mar\(3) & ((!\memory|mar\(2) & ((\memory|memory~1041_q\))) 
-- # (\memory|mar\(2) & (\memory|memory~1105_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1105_q\,
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_memory~1041_q\,
	datae => \memory|ALT_INV_memory~1233_q\,
	dataf => \memory|ALT_INV_memory~1169_q\,
	combout => \memory|memory~32811_combout\);

-- Location: MLABCELL_X21_Y11_N12
\memory|memory~32814\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32814_combout\ = ( \memory|mar\(1) & ( \memory|memory~32811_combout\ & ( (!\memory|mar\(0) & (\memory|memory~32812_combout\)) # (\memory|mar\(0) & ((\memory|memory~32813_combout\))) ) ) ) # ( !\memory|mar\(1) & ( 
-- \memory|memory~32811_combout\ & ( (\memory|memory~32810_combout\) # (\memory|mar\(0)) ) ) ) # ( \memory|mar\(1) & ( !\memory|memory~32811_combout\ & ( (!\memory|mar\(0) & (\memory|memory~32812_combout\)) # (\memory|mar\(0) & 
-- ((\memory|memory~32813_combout\))) ) ) ) # ( !\memory|mar\(1) & ( !\memory|memory~32811_combout\ & ( (!\memory|mar\(0) & \memory|memory~32810_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100111011101011111010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_memory~32812_combout\,
	datac => \memory|ALT_INV_memory~32810_combout\,
	datad => \memory|ALT_INV_memory~32813_combout\,
	datae => \memory|ALT_INV_mar\(1),
	dataf => \memory|ALT_INV_memory~32811_combout\,
	combout => \memory|memory~32814_combout\);

-- Location: LABCELL_X17_Y12_N39
\memory|memory~1713feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1713feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~1713feeder_combout\);

-- Location: FF_X17_Y12_N40
\memory|memory~1713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1713feeder_combout\,
	ena => \memory|memory~33221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1713_q\);

-- Location: FF_X24_Y13_N20
\memory|memory~1585\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1585_q\);

-- Location: FF_X17_Y13_N32
\memory|memory~1777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1777_q\);

-- Location: FF_X16_Y13_N55
\memory|memory~1649\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1649_q\);

-- Location: LABCELL_X17_Y13_N30
\memory|memory~32823\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32823_combout\ = ( \memory|memory~1777_q\ & ( \memory|memory~1649_q\ & ( ((!\memory|mar\(3) & ((\memory|memory~1585_q\))) # (\memory|mar\(3) & (\memory|memory~1713_q\))) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~1777_q\ & ( 
-- \memory|memory~1649_q\ & ( (!\memory|mar\(3) & (((\memory|mar\(2)) # (\memory|memory~1585_q\)))) # (\memory|mar\(3) & (\memory|memory~1713_q\ & ((!\memory|mar\(2))))) ) ) ) # ( \memory|memory~1777_q\ & ( !\memory|memory~1649_q\ & ( (!\memory|mar\(3) & 
-- (((\memory|memory~1585_q\ & !\memory|mar\(2))))) # (\memory|mar\(3) & (((\memory|mar\(2))) # (\memory|memory~1713_q\))) ) ) ) # ( !\memory|memory~1777_q\ & ( !\memory|memory~1649_q\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~1585_q\))) 
-- # (\memory|mar\(3) & (\memory|memory~1713_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100000000000111010011001100011101110011000001110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1713_q\,
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_memory~1585_q\,
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_memory~1777_q\,
	dataf => \memory|ALT_INV_memory~1649_q\,
	combout => \memory|memory~32823_combout\);

-- Location: LABCELL_X16_Y15_N6
\memory|memory~1729feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1729feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~1729feeder_combout\);

-- Location: FF_X16_Y15_N8
\memory|memory~1729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1729feeder_combout\,
	ena => \memory|memory~33133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1729_q\);

-- Location: FF_X21_Y9_N50
\memory|memory~1601\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1601_q\);

-- Location: FF_X25_Y13_N13
\memory|memory~1537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1537_q\);

-- Location: FF_X12_Y13_N43
\memory|memory~1665\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1665_q\);

-- Location: LABCELL_X16_Y15_N51
\memory|memory~32820\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32820_combout\ = ( \memory|mar\(2) & ( \memory|memory~1665_q\ & ( (!\memory|mar\(3) & ((\memory|memory~1601_q\))) # (\memory|mar\(3) & (\memory|memory~1729_q\)) ) ) ) # ( !\memory|mar\(2) & ( \memory|memory~1665_q\ & ( 
-- (\memory|memory~1537_q\) # (\memory|mar\(3)) ) ) ) # ( \memory|mar\(2) & ( !\memory|memory~1665_q\ & ( (!\memory|mar\(3) & ((\memory|memory~1601_q\))) # (\memory|mar\(3) & (\memory|memory~1729_q\)) ) ) ) # ( !\memory|mar\(2) & ( !\memory|memory~1665_q\ & 
-- ( (!\memory|mar\(3) & \memory|memory~1537_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000110110001101101010101111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(3),
	datab => \memory|ALT_INV_memory~1729_q\,
	datac => \memory|ALT_INV_memory~1601_q\,
	datad => \memory|ALT_INV_memory~1537_q\,
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_memory~1665_q\,
	combout => \memory|memory~32820_combout\);

-- Location: LABCELL_X17_Y14_N18
\memory|memory~1617feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1617feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~1617feeder_combout\);

-- Location: FF_X17_Y14_N19
\memory|memory~1617\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1617feeder_combout\,
	ena => \memory|memory~33149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1617_q\);

-- Location: LABCELL_X23_Y9_N42
\memory|memory~1681feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1681feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~1681feeder_combout\);

-- Location: FF_X23_Y9_N43
\memory|memory~1681\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1681feeder_combout\,
	ena => \memory|memory~33157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1681_q\);

-- Location: FF_X24_Y13_N28
\memory|memory~1553\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1553_q\);

-- Location: FF_X22_Y15_N38
\memory|memory~1745\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1745_q\);

-- Location: LABCELL_X22_Y15_N36
\memory|memory~32821\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32821_combout\ = ( \memory|memory~1745_q\ & ( \memory|mar\(2) & ( (\memory|mar\(3)) # (\memory|memory~1617_q\) ) ) ) # ( !\memory|memory~1745_q\ & ( \memory|mar\(2) & ( (\memory|memory~1617_q\ & !\memory|mar\(3)) ) ) ) # ( 
-- \memory|memory~1745_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & ((\memory|memory~1553_q\))) # (\memory|mar\(3) & (\memory|memory~1681_q\)) ) ) ) # ( !\memory|memory~1745_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & ((\memory|memory~1553_q\))) # 
-- (\memory|mar\(3) & (\memory|memory~1681_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1617_q\,
	datab => \memory|ALT_INV_memory~1681_q\,
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_memory~1553_q\,
	datae => \memory|ALT_INV_memory~1745_q\,
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~32821_combout\);

-- Location: LABCELL_X24_Y9_N54
\memory|memory~1633feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1633feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~1633feeder_combout\);

-- Location: FF_X24_Y9_N55
\memory|memory~1633\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1633feeder_combout\,
	ena => \memory|memory~33181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1633_q\);

-- Location: FF_X11_Y13_N13
\memory|memory~1697\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1697_q\);

-- Location: FF_X16_Y15_N35
\memory|memory~1761\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1761_q\);

-- Location: FF_X22_Y17_N40
\memory|memory~1569\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1569_q\);

-- Location: LABCELL_X16_Y15_N33
\memory|memory~32822\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32822_combout\ = ( \memory|memory~1761_q\ & ( \memory|memory~1569_q\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2))) # (\memory|memory~1633_q\))) # (\memory|mar\(3) & (((\memory|mar\(2)) # (\memory|memory~1697_q\)))) ) ) ) # ( 
-- !\memory|memory~1761_q\ & ( \memory|memory~1569_q\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2))) # (\memory|memory~1633_q\))) # (\memory|mar\(3) & (((\memory|memory~1697_q\ & !\memory|mar\(2))))) ) ) ) # ( \memory|memory~1761_q\ & ( 
-- !\memory|memory~1569_q\ & ( (!\memory|mar\(3) & (\memory|memory~1633_q\ & ((\memory|mar\(2))))) # (\memory|mar\(3) & (((\memory|mar\(2)) # (\memory|memory~1697_q\)))) ) ) ) # ( !\memory|memory~1761_q\ & ( !\memory|memory~1569_q\ & ( (!\memory|mar\(3) & 
-- (\memory|memory~1633_q\ & ((\memory|mar\(2))))) # (\memory|mar\(3) & (((\memory|memory~1697_q\ & !\memory|mar\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(3),
	datab => \memory|ALT_INV_memory~1633_q\,
	datac => \memory|ALT_INV_memory~1697_q\,
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_memory~1761_q\,
	dataf => \memory|ALT_INV_memory~1569_q\,
	combout => \memory|memory~32822_combout\);

-- Location: LABCELL_X16_Y15_N12
\memory|memory~32824\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32824_combout\ = ( \memory|mar\(1) & ( \memory|memory~32822_combout\ & ( (!\memory|mar\(0)) # (\memory|memory~32823_combout\) ) ) ) # ( !\memory|mar\(1) & ( \memory|memory~32822_combout\ & ( (!\memory|mar\(0) & 
-- (\memory|memory~32820_combout\)) # (\memory|mar\(0) & ((\memory|memory~32821_combout\))) ) ) ) # ( \memory|mar\(1) & ( !\memory|memory~32822_combout\ & ( (\memory|mar\(0) & \memory|memory~32823_combout\) ) ) ) # ( !\memory|mar\(1) & ( 
-- !\memory|memory~32822_combout\ & ( (!\memory|mar\(0) & (\memory|memory~32820_combout\)) # (\memory|mar\(0) & ((\memory|memory~32821_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000100010001000100001010010111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_memory~32823_combout\,
	datac => \memory|ALT_INV_memory~32820_combout\,
	datad => \memory|ALT_INV_memory~32821_combout\,
	datae => \memory|ALT_INV_mar\(1),
	dataf => \memory|ALT_INV_memory~32822_combout\,
	combout => \memory|memory~32824_combout\);

-- Location: MLABCELL_X21_Y11_N18
\memory|memory~32830\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32830_combout\ = ( \memory|memory~32824_combout\ & ( \memory|mar\(5) & ( (!\memory|mar\(4)) # (\memory|memory~32829_combout\) ) ) ) # ( !\memory|memory~32824_combout\ & ( \memory|mar\(5) & ( (\memory|memory~32829_combout\ & \memory|mar\(4)) 
-- ) ) ) # ( \memory|memory~32824_combout\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & ((\memory|memory~32814_combout\))) # (\memory|mar\(4) & (\memory|memory~32819_combout\)) ) ) ) # ( !\memory|memory~32824_combout\ & ( !\memory|mar\(5) & ( 
-- (!\memory|mar\(4) & ((\memory|memory~32814_combout\))) # (\memory|mar\(4) & (\memory|memory~32819_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32819_combout\,
	datab => \memory|ALT_INV_memory~32829_combout\,
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_memory~32814_combout\,
	datae => \memory|ALT_INV_memory~32824_combout\,
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~32830_combout\);

-- Location: FF_X23_Y12_N52
\memory|memory~513\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~513_q\);

-- Location: FF_X24_Y10_N10
\memory|memory~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~545_q\);

-- Location: FF_X23_Y13_N23
\memory|memory~561\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~561_q\);

-- Location: LABCELL_X24_Y11_N6
\memory|memory~529feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~529feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~529feeder_combout\);

-- Location: FF_X24_Y11_N7
\memory|memory~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~529feeder_combout\,
	ena => \memory|memory~33265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~529_q\);

-- Location: LABCELL_X23_Y13_N21
\memory|memory~32833\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32833_combout\ = ( \memory|memory~561_q\ & ( \memory|memory~529_q\ & ( ((!\memory|mar\(1) & (\memory|memory~513_q\)) # (\memory|mar\(1) & ((\memory|memory~545_q\)))) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~561_q\ & ( 
-- \memory|memory~529_q\ & ( (!\memory|mar\(1) & (((\memory|mar\(0))) # (\memory|memory~513_q\))) # (\memory|mar\(1) & (((!\memory|mar\(0) & \memory|memory~545_q\)))) ) ) ) # ( \memory|memory~561_q\ & ( !\memory|memory~529_q\ & ( (!\memory|mar\(1) & 
-- (\memory|memory~513_q\ & (!\memory|mar\(0)))) # (\memory|mar\(1) & (((\memory|memory~545_q\) # (\memory|mar\(0))))) ) ) ) # ( !\memory|memory~561_q\ & ( !\memory|memory~529_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & (\memory|memory~513_q\)) # 
-- (\memory|mar\(1) & ((\memory|memory~545_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_memory~513_q\,
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_memory~545_q\,
	datae => \memory|ALT_INV_memory~561_q\,
	dataf => \memory|ALT_INV_memory~529_q\,
	combout => \memory|memory~32833_combout\);

-- Location: MLABCELL_X21_Y16_N42
\memory|memory~273feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~273feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~273feeder_combout\);

-- Location: FF_X21_Y16_N43
\memory|memory~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~273feeder_combout\,
	ena => \memory|memory~33252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~273_q\);

-- Location: LABCELL_X18_Y12_N30
\memory|memory~289feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~289feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~289feeder_combout\);

-- Location: FF_X18_Y12_N31
\memory|memory~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~289feeder_combout\,
	ena => \memory|memory~33256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~289_q\);

-- Location: FF_X22_Y16_N55
\memory|memory~257\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~257_q\);

-- Location: FF_X23_Y16_N56
\memory|memory~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~305_q\);

-- Location: LABCELL_X23_Y16_N54
\memory|memory~32832\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32832_combout\ = ( \memory|memory~305_q\ & ( \memory|mar\(1) & ( (\memory|mar\(0)) # (\memory|memory~289_q\) ) ) ) # ( !\memory|memory~305_q\ & ( \memory|mar\(1) & ( (\memory|memory~289_q\ & !\memory|mar\(0)) ) ) ) # ( \memory|memory~305_q\ 
-- & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & ((\memory|memory~257_q\))) # (\memory|mar\(0) & (\memory|memory~273_q\)) ) ) ) # ( !\memory|memory~305_q\ & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & ((\memory|memory~257_q\))) # (\memory|mar\(0) & 
-- (\memory|memory~273_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~273_q\,
	datab => \memory|ALT_INV_memory~289_q\,
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_memory~257_q\,
	datae => \memory|ALT_INV_memory~305_q\,
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~32832_combout\);

-- Location: FF_X24_Y14_N10
\memory|memory~769\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~769_q\);

-- Location: FF_X19_Y16_N58
\memory|memory~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~785_q\);

-- Location: FF_X19_Y14_N53
\memory|memory~817\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~817_q\);

-- Location: FF_X18_Y10_N40
\memory|memory~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~801_q\);

-- Location: LABCELL_X19_Y14_N51
\memory|memory~32834\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32834_combout\ = ( \memory|memory~817_q\ & ( \memory|memory~801_q\ & ( ((!\memory|mar\(0) & (\memory|memory~769_q\)) # (\memory|mar\(0) & ((\memory|memory~785_q\)))) # (\memory|mar\(1)) ) ) ) # ( !\memory|memory~817_q\ & ( 
-- \memory|memory~801_q\ & ( (!\memory|mar\(1) & ((!\memory|mar\(0) & (\memory|memory~769_q\)) # (\memory|mar\(0) & ((\memory|memory~785_q\))))) # (\memory|mar\(1) & (((!\memory|mar\(0))))) ) ) ) # ( \memory|memory~817_q\ & ( !\memory|memory~801_q\ & ( 
-- (!\memory|mar\(1) & ((!\memory|mar\(0) & (\memory|memory~769_q\)) # (\memory|mar\(0) & ((\memory|memory~785_q\))))) # (\memory|mar\(1) & (((\memory|mar\(0))))) ) ) ) # ( !\memory|memory~817_q\ & ( !\memory|memory~801_q\ & ( (!\memory|mar\(1) & 
-- ((!\memory|mar\(0) & (\memory|memory~769_q\)) # (\memory|mar\(0) & ((\memory|memory~785_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~769_q\,
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_memory~785_q\,
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_memory~817_q\,
	dataf => \memory|ALT_INV_memory~801_q\,
	combout => \memory|memory~32834_combout\);

-- Location: MLABCELL_X21_Y16_N48
\memory|memory~17feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~17feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~17feeder_combout\);

-- Location: FF_X21_Y16_N49
\memory|memory~17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~17feeder_combout\,
	ena => \memory|memory~33233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~17_q\);

-- Location: FF_X22_Y16_N13
\memory|memory~1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1_q\);

-- Location: FF_X19_Y15_N44
\memory|memory~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~49_q\);

-- Location: LABCELL_X18_Y12_N0
\memory|memory~33feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~33feeder_combout\);

-- Location: FF_X18_Y12_N2
\memory|memory~33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~33feeder_combout\,
	ena => \memory|memory~33234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~33_q\);

-- Location: LABCELL_X19_Y15_N42
\memory|memory~32831\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32831_combout\ = ( \memory|memory~49_q\ & ( \memory|memory~33_q\ & ( ((!\memory|mar\(0) & ((\memory|memory~1_q\))) # (\memory|mar\(0) & (\memory|memory~17_q\))) # (\memory|mar\(1)) ) ) ) # ( !\memory|memory~49_q\ & ( \memory|memory~33_q\ & 
-- ( (!\memory|mar\(1) & ((!\memory|mar\(0) & ((\memory|memory~1_q\))) # (\memory|mar\(0) & (\memory|memory~17_q\)))) # (\memory|mar\(1) & (!\memory|mar\(0))) ) ) ) # ( \memory|memory~49_q\ & ( !\memory|memory~33_q\ & ( (!\memory|mar\(1) & ((!\memory|mar\(0) 
-- & ((\memory|memory~1_q\))) # (\memory|mar\(0) & (\memory|memory~17_q\)))) # (\memory|mar\(1) & (\memory|mar\(0))) ) ) ) # ( !\memory|memory~49_q\ & ( !\memory|memory~33_q\ & ( (!\memory|mar\(1) & ((!\memory|mar\(0) & ((\memory|memory~1_q\))) # 
-- (\memory|mar\(0) & (\memory|memory~17_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_memory~17_q\,
	datad => \memory|ALT_INV_memory~1_q\,
	datae => \memory|ALT_INV_memory~49_q\,
	dataf => \memory|ALT_INV_memory~33_q\,
	combout => \memory|memory~32831_combout\);

-- Location: LABCELL_X23_Y13_N51
\memory|memory~32835\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32835_combout\ = ( \memory|mar\(5) & ( \memory|memory~32831_combout\ & ( (!\memory|mar\(4) & (\memory|memory~32833_combout\)) # (\memory|mar\(4) & ((\memory|memory~32834_combout\))) ) ) ) # ( !\memory|mar\(5) & ( 
-- \memory|memory~32831_combout\ & ( (!\memory|mar\(4)) # (\memory|memory~32832_combout\) ) ) ) # ( \memory|mar\(5) & ( !\memory|memory~32831_combout\ & ( (!\memory|mar\(4) & (\memory|memory~32833_combout\)) # (\memory|mar\(4) & 
-- ((\memory|memory~32834_combout\))) ) ) ) # ( !\memory|mar\(5) & ( !\memory|memory~32831_combout\ & ( (\memory|memory~32832_combout\ & \memory|mar\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010100000101111111110011111100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32833_combout\,
	datab => \memory|ALT_INV_memory~32832_combout\,
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_memory~32834_combout\,
	datae => \memory|ALT_INV_mar\(5),
	dataf => \memory|ALT_INV_memory~32831_combout\,
	combout => \memory|memory~32835_combout\);

-- Location: LABCELL_X16_Y16_N21
\memory|memory~337feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~337feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~337feeder_combout\);

-- Location: FF_X16_Y16_N22
\memory|memory~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~337feeder_combout\,
	ena => \memory|memory~33253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~337_q\);

-- Location: FF_X21_Y8_N56
\memory|memory~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~353_q\);

-- Location: FF_X23_Y16_N53
\memory|memory~369\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~369_q\);

-- Location: LABCELL_X27_Y14_N3
\memory|memory~321feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~321feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~321feeder_combout\);

-- Location: FF_X27_Y14_N4
\memory|memory~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~321feeder_combout\,
	ena => \memory|memory~33249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~321_q\);

-- Location: LABCELL_X23_Y16_N51
\memory|memory~32837\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32837_combout\ = ( \memory|memory~369_q\ & ( \memory|memory~321_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1)) # (\memory|memory~353_q\)))) # (\memory|mar\(0) & (((\memory|mar\(1))) # (\memory|memory~337_q\))) ) ) ) # ( 
-- !\memory|memory~369_q\ & ( \memory|memory~321_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1)) # (\memory|memory~353_q\)))) # (\memory|mar\(0) & (\memory|memory~337_q\ & ((!\memory|mar\(1))))) ) ) ) # ( \memory|memory~369_q\ & ( !\memory|memory~321_q\ & ( 
-- (!\memory|mar\(0) & (((\memory|memory~353_q\ & \memory|mar\(1))))) # (\memory|mar\(0) & (((\memory|mar\(1))) # (\memory|memory~337_q\))) ) ) ) # ( !\memory|memory~369_q\ & ( !\memory|memory~321_q\ & ( (!\memory|mar\(0) & (((\memory|memory~353_q\ & 
-- \memory|mar\(1))))) # (\memory|mar\(0) & (\memory|memory~337_q\ & ((!\memory|mar\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_memory~337_q\,
	datac => \memory|ALT_INV_memory~353_q\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~369_q\,
	dataf => \memory|ALT_INV_memory~321_q\,
	combout => \memory|memory~32837_combout\);

-- Location: FF_X21_Y8_N1
\memory|memory~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~97_q\);

-- Location: LABCELL_X27_Y14_N6
\memory|memory~65feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~65feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~65feeder_combout\);

-- Location: FF_X27_Y14_N7
\memory|memory~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~65feeder_combout\,
	ena => \memory|memory~33236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~65_q\);

-- Location: FF_X24_Y12_N47
\memory|memory~113\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~113_q\);

-- Location: LABCELL_X16_Y16_N24
\memory|memory~81feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~81feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~81feeder_combout\);

-- Location: FF_X16_Y16_N25
\memory|memory~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~81feeder_combout\,
	ena => \memory|memory~33237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~81_q\);

-- Location: LABCELL_X24_Y12_N45
\memory|memory~32836\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32836_combout\ = ( \memory|memory~113_q\ & ( \memory|memory~81_q\ & ( ((!\memory|mar\(1) & ((\memory|memory~65_q\))) # (\memory|mar\(1) & (\memory|memory~97_q\))) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~113_q\ & ( \memory|memory~81_q\ 
-- & ( (!\memory|mar\(1) & (((\memory|mar\(0)) # (\memory|memory~65_q\)))) # (\memory|mar\(1) & (\memory|memory~97_q\ & ((!\memory|mar\(0))))) ) ) ) # ( \memory|memory~113_q\ & ( !\memory|memory~81_q\ & ( (!\memory|mar\(1) & (((\memory|memory~65_q\ & 
-- !\memory|mar\(0))))) # (\memory|mar\(1) & (((\memory|mar\(0))) # (\memory|memory~97_q\))) ) ) ) # ( !\memory|memory~113_q\ & ( !\memory|memory~81_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~65_q\))) # (\memory|mar\(1) & 
-- (\memory|memory~97_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~97_q\,
	datab => \memory|ALT_INV_memory~65_q\,
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_memory~113_q\,
	dataf => \memory|ALT_INV_memory~81_q\,
	combout => \memory|memory~32836_combout\);

-- Location: FF_X18_Y10_N58
\memory|memory~865\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~865_q\);

-- Location: FF_X24_Y14_N40
\memory|memory~833\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~833_q\);

-- Location: FF_X28_Y13_N14
\memory|memory~881\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~881_q\);

-- Location: FF_X28_Y13_N32
\memory|memory~849\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~849_q\);

-- Location: MLABCELL_X28_Y13_N12
\memory|memory~32839\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32839_combout\ = ( \memory|memory~881_q\ & ( \memory|memory~849_q\ & ( ((!\memory|mar\(1) & ((\memory|memory~833_q\))) # (\memory|mar\(1) & (\memory|memory~865_q\))) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~881_q\ & ( 
-- \memory|memory~849_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~833_q\))) # (\memory|mar\(1) & (\memory|memory~865_q\)))) # (\memory|mar\(0) & (!\memory|mar\(1))) ) ) ) # ( \memory|memory~881_q\ & ( !\memory|memory~849_q\ & ( 
-- (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~833_q\))) # (\memory|mar\(1) & (\memory|memory~865_q\)))) # (\memory|mar\(0) & (\memory|mar\(1))) ) ) ) # ( !\memory|memory~881_q\ & ( !\memory|memory~849_q\ & ( (!\memory|mar\(0) & 
-- ((!\memory|mar\(1) & ((\memory|memory~833_q\))) # (\memory|mar\(1) & (\memory|memory~865_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_memory~865_q\,
	datad => \memory|ALT_INV_memory~833_q\,
	datae => \memory|ALT_INV_memory~881_q\,
	dataf => \memory|ALT_INV_memory~849_q\,
	combout => \memory|memory~32839_combout\);

-- Location: FF_X24_Y10_N1
\memory|memory~609\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~609_q\);

-- Location: LABCELL_X24_Y11_N33
\memory|memory~593feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~593feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~593feeder_combout\);

-- Location: FF_X24_Y11_N34
\memory|memory~593\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~593feeder_combout\,
	ena => \memory|memory~33269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~593_q\);

-- Location: FF_X27_Y11_N28
\memory|memory~577\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~577_q\);

-- Location: FF_X25_Y11_N7
\memory|memory~625\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~625_q\);

-- Location: MLABCELL_X28_Y11_N24
\memory|memory~32838\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32838_combout\ = ( \memory|memory~577_q\ & ( \memory|memory~625_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1))) # (\memory|memory~609_q\))) # (\memory|mar\(0) & (((\memory|mar\(1)) # (\memory|memory~593_q\)))) ) ) ) # ( 
-- !\memory|memory~577_q\ & ( \memory|memory~625_q\ & ( (!\memory|mar\(0) & (\memory|memory~609_q\ & ((\memory|mar\(1))))) # (\memory|mar\(0) & (((\memory|mar\(1)) # (\memory|memory~593_q\)))) ) ) ) # ( \memory|memory~577_q\ & ( !\memory|memory~625_q\ & ( 
-- (!\memory|mar\(0) & (((!\memory|mar\(1))) # (\memory|memory~609_q\))) # (\memory|mar\(0) & (((\memory|memory~593_q\ & !\memory|mar\(1))))) ) ) ) # ( !\memory|memory~577_q\ & ( !\memory|memory~625_q\ & ( (!\memory|mar\(0) & (\memory|memory~609_q\ & 
-- ((\memory|mar\(1))))) # (\memory|mar\(0) & (((\memory|memory~593_q\ & !\memory|mar\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010101011110010001000000101011101111010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_memory~609_q\,
	datac => \memory|ALT_INV_memory~593_q\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~577_q\,
	dataf => \memory|ALT_INV_memory~625_q\,
	combout => \memory|memory~32838_combout\);

-- Location: MLABCELL_X28_Y11_N18
\memory|memory~32840\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32840_combout\ = ( \memory|memory~32839_combout\ & ( \memory|memory~32838_combout\ & ( ((!\memory|mar\(4) & ((\memory|memory~32836_combout\))) # (\memory|mar\(4) & (\memory|memory~32837_combout\))) # (\memory|mar\(5)) ) ) ) # ( 
-- !\memory|memory~32839_combout\ & ( \memory|memory~32838_combout\ & ( (!\memory|mar\(4) & (((\memory|memory~32836_combout\) # (\memory|mar\(5))))) # (\memory|mar\(4) & (\memory|memory~32837_combout\ & (!\memory|mar\(5)))) ) ) ) # ( 
-- \memory|memory~32839_combout\ & ( !\memory|memory~32838_combout\ & ( (!\memory|mar\(4) & (((!\memory|mar\(5) & \memory|memory~32836_combout\)))) # (\memory|mar\(4) & (((\memory|mar\(5))) # (\memory|memory~32837_combout\))) ) ) ) # ( 
-- !\memory|memory~32839_combout\ & ( !\memory|memory~32838_combout\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & ((\memory|memory~32836_combout\))) # (\memory|mar\(4) & (\memory|memory~32837_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32837_combout\,
	datab => \memory|ALT_INV_mar\(4),
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_memory~32836_combout\,
	datae => \memory|ALT_INV_memory~32839_combout\,
	dataf => \memory|ALT_INV_memory~32838_combout\,
	combout => \memory|memory~32840_combout\);

-- Location: LABCELL_X24_Y16_N54
\memory|memory~465feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~465feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~465feeder_combout\);

-- Location: FF_X24_Y16_N55
\memory|memory~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~465feeder_combout\,
	ena => \memory|memory~33255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~465_q\);

-- Location: FF_X23_Y12_N46
\memory|memory~449\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~449_q\);

-- Location: FF_X29_Y13_N2
\memory|memory~497\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~497_q\);

-- Location: FF_X22_Y12_N22
\memory|memory~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~481_q\);

-- Location: LABCELL_X29_Y13_N0
\memory|memory~32847\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32847_combout\ = ( \memory|memory~497_q\ & ( \memory|memory~481_q\ & ( ((!\memory|mar\(0) & ((\memory|memory~449_q\))) # (\memory|mar\(0) & (\memory|memory~465_q\))) # (\memory|mar\(1)) ) ) ) # ( !\memory|memory~497_q\ & ( 
-- \memory|memory~481_q\ & ( (!\memory|mar\(1) & ((!\memory|mar\(0) & ((\memory|memory~449_q\))) # (\memory|mar\(0) & (\memory|memory~465_q\)))) # (\memory|mar\(1) & (((!\memory|mar\(0))))) ) ) ) # ( \memory|memory~497_q\ & ( !\memory|memory~481_q\ & ( 
-- (!\memory|mar\(1) & ((!\memory|mar\(0) & ((\memory|memory~449_q\))) # (\memory|mar\(0) & (\memory|memory~465_q\)))) # (\memory|mar\(1) & (((\memory|mar\(0))))) ) ) ) # ( !\memory|memory~497_q\ & ( !\memory|memory~481_q\ & ( (!\memory|mar\(1) & 
-- ((!\memory|mar\(0) & ((\memory|memory~449_q\))) # (\memory|mar\(0) & (\memory|memory~465_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~465_q\,
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_memory~449_q\,
	datae => \memory|ALT_INV_memory~497_q\,
	dataf => \memory|ALT_INV_memory~481_q\,
	combout => \memory|memory~32847_combout\);

-- Location: MLABCELL_X25_Y12_N30
\memory|memory~209feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~209feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~209feeder_combout\);

-- Location: FF_X25_Y12_N31
\memory|memory~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~209feeder_combout\,
	ena => \memory|memory~33245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~209_q\);

-- Location: FF_X22_Y12_N49
\memory|memory~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~225_q\);

-- Location: FF_X29_Y13_N44
\memory|memory~241\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~241_q\);

-- Location: MLABCELL_X25_Y12_N24
\memory|memory~193feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~193feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~193feeder_combout\);

-- Location: FF_X25_Y12_N25
\memory|memory~193\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~193feeder_combout\,
	ena => \memory|memory~33244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~193_q\);

-- Location: LABCELL_X29_Y13_N42
\memory|memory~32846\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32846_combout\ = ( \memory|memory~241_q\ & ( \memory|memory~193_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1)) # (\memory|memory~225_q\)))) # (\memory|mar\(0) & (((\memory|mar\(1))) # (\memory|memory~209_q\))) ) ) ) # ( 
-- !\memory|memory~241_q\ & ( \memory|memory~193_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1)) # (\memory|memory~225_q\)))) # (\memory|mar\(0) & (\memory|memory~209_q\ & ((!\memory|mar\(1))))) ) ) ) # ( \memory|memory~241_q\ & ( !\memory|memory~193_q\ & ( 
-- (!\memory|mar\(0) & (((\memory|memory~225_q\ & \memory|mar\(1))))) # (\memory|mar\(0) & (((\memory|mar\(1))) # (\memory|memory~209_q\))) ) ) ) # ( !\memory|memory~241_q\ & ( !\memory|memory~193_q\ & ( (!\memory|mar\(0) & (((\memory|memory~225_q\ & 
-- \memory|mar\(1))))) # (\memory|mar\(0) & (\memory|memory~209_q\ & ((!\memory|mar\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_memory~209_q\,
	datac => \memory|ALT_INV_memory~225_q\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~241_q\,
	dataf => \memory|ALT_INV_memory~193_q\,
	combout => \memory|memory~32846_combout\);

-- Location: LABCELL_X23_Y11_N57
\memory|memory~721feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~721feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~721feeder_combout\);

-- Location: FF_X23_Y11_N58
\memory|memory~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~721feeder_combout\,
	ena => \memory|memory~33277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~721_q\);

-- Location: LABCELL_X23_Y11_N27
\memory|memory~737feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~737feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~737feeder_combout\);

-- Location: FF_X23_Y11_N28
\memory|memory~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~737feeder_combout\,
	ena => \memory|memory~33278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~737_q\);

-- Location: FF_X29_Y13_N8
\memory|memory~753\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~753_q\);

-- Location: LABCELL_X23_Y11_N51
\memory|memory~705feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~705feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~705feeder_combout\);

-- Location: FF_X23_Y11_N52
\memory|memory~705\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~705feeder_combout\,
	ena => \memory|memory~33276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~705_q\);

-- Location: LABCELL_X29_Y13_N6
\memory|memory~32848\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32848_combout\ = ( \memory|memory~753_q\ & ( \memory|memory~705_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1)) # (\memory|memory~737_q\)))) # (\memory|mar\(0) & (((\memory|mar\(1))) # (\memory|memory~721_q\))) ) ) ) # ( 
-- !\memory|memory~753_q\ & ( \memory|memory~705_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1)) # (\memory|memory~737_q\)))) # (\memory|mar\(0) & (\memory|memory~721_q\ & ((!\memory|mar\(1))))) ) ) ) # ( \memory|memory~753_q\ & ( !\memory|memory~705_q\ & ( 
-- (!\memory|mar\(0) & (((\memory|memory~737_q\ & \memory|mar\(1))))) # (\memory|mar\(0) & (((\memory|mar\(1))) # (\memory|memory~721_q\))) ) ) ) # ( !\memory|memory~753_q\ & ( !\memory|memory~705_q\ & ( (!\memory|mar\(0) & (((\memory|memory~737_q\ & 
-- \memory|mar\(1))))) # (\memory|mar\(0) & (\memory|memory~721_q\ & ((!\memory|mar\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~721_q\,
	datab => \memory|ALT_INV_memory~737_q\,
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~753_q\,
	dataf => \memory|ALT_INV_memory~705_q\,
	combout => \memory|memory~32848_combout\);

-- Location: FF_X21_Y14_N53
\memory|memory~961\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~961_q\);

-- Location: FF_X21_Y14_N35
\memory|memory~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~977_q\);

-- Location: FF_X21_Y14_N2
\memory|memory~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~993_q\);

-- Location: FF_X21_Y13_N59
\memory|memory~1009\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1009_q\);

-- Location: MLABCELL_X21_Y14_N0
\memory|memory~32849\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32849_combout\ = ( \memory|memory~993_q\ & ( \memory|memory~1009_q\ & ( ((!\memory|mar\(0) & (\memory|memory~961_q\)) # (\memory|mar\(0) & ((\memory|memory~977_q\)))) # (\memory|mar\(1)) ) ) ) # ( !\memory|memory~993_q\ & ( 
-- \memory|memory~1009_q\ & ( (!\memory|mar\(0) & (\memory|memory~961_q\ & ((!\memory|mar\(1))))) # (\memory|mar\(0) & (((\memory|mar\(1)) # (\memory|memory~977_q\)))) ) ) ) # ( \memory|memory~993_q\ & ( !\memory|memory~1009_q\ & ( (!\memory|mar\(0) & 
-- (((\memory|mar\(1))) # (\memory|memory~961_q\))) # (\memory|mar\(0) & (((\memory|memory~977_q\ & !\memory|mar\(1))))) ) ) ) # ( !\memory|memory~993_q\ & ( !\memory|memory~1009_q\ & ( (!\memory|mar\(1) & ((!\memory|mar\(0) & (\memory|memory~961_q\)) # 
-- (\memory|mar\(0) & ((\memory|memory~977_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001111100110001000111001100110100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~961_q\,
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_memory~977_q\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~993_q\,
	dataf => \memory|ALT_INV_memory~1009_q\,
	combout => \memory|memory~32849_combout\);

-- Location: LABCELL_X29_Y13_N24
\memory|memory~32850\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32850_combout\ = ( \memory|memory~32849_combout\ & ( \memory|mar\(4) & ( (\memory|mar\(5)) # (\memory|memory~32847_combout\) ) ) ) # ( !\memory|memory~32849_combout\ & ( \memory|mar\(4) & ( (\memory|memory~32847_combout\ & !\memory|mar\(5)) 
-- ) ) ) # ( \memory|memory~32849_combout\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~32846_combout\)) # (\memory|mar\(5) & ((\memory|memory~32848_combout\))) ) ) ) # ( !\memory|memory~32849_combout\ & ( !\memory|mar\(4) & ( 
-- (!\memory|mar\(5) & (\memory|memory~32846_combout\)) # (\memory|mar\(5) & ((\memory|memory~32848_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32847_combout\,
	datab => \memory|ALT_INV_memory~32846_combout\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_memory~32848_combout\,
	datae => \memory|ALT_INV_memory~32849_combout\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~32850_combout\);

-- Location: FF_X25_Y10_N46
\memory|memory~177\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~177_q\);

-- Location: LABCELL_X23_Y8_N3
\memory|memory~433feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~433feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~433feeder_combout\);

-- Location: FF_X23_Y8_N4
\memory|memory~433\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~433feeder_combout\,
	ena => \memory|memory~33262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~433_q\);

-- Location: FF_X23_Y13_N46
\memory|memory~689\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~689_q\);

-- Location: FF_X24_Y8_N41
\memory|memory~945\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~945_q\);

-- Location: LABCELL_X24_Y8_N39
\memory|memory~32844\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32844_combout\ = ( \memory|memory~945_q\ & ( \memory|mar\(4) & ( (\memory|memory~433_q\) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~945_q\ & ( \memory|mar\(4) & ( (!\memory|mar\(5) & \memory|memory~433_q\) ) ) ) # ( \memory|memory~945_q\ 
-- & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~177_q\)) # (\memory|mar\(5) & ((\memory|memory~689_q\))) ) ) ) # ( !\memory|memory~945_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~177_q\)) # (\memory|mar\(5) & 
-- ((\memory|memory~689_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~177_q\,
	datac => \memory|ALT_INV_memory~433_q\,
	datad => \memory|ALT_INV_memory~689_q\,
	datae => \memory|ALT_INV_memory~945_q\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~32844_combout\);

-- Location: LABCELL_X11_Y10_N39
\memory|memory~657feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~657feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~657feeder_combout\);

-- Location: FF_X11_Y10_N40
\memory|memory~657\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~657feeder_combout\,
	ena => \memory|memory~33273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~657_q\);

-- Location: LABCELL_X16_Y12_N48
\memory|memory~145feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~145feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~145feeder_combout\);

-- Location: FF_X16_Y12_N49
\memory|memory~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~145feeder_combout\,
	ena => \memory|memory~33241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~145_q\);

-- Location: FF_X16_Y12_N23
\memory|memory~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~401_q\);

-- Location: FF_X15_Y12_N41
\memory|memory~913\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~913_q\);

-- Location: MLABCELL_X15_Y12_N39
\memory|memory~32842\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32842_combout\ = ( \memory|memory~913_q\ & ( \memory|mar\(4) & ( (\memory|memory~401_q\) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~913_q\ & ( \memory|mar\(4) & ( (!\memory|mar\(5) & \memory|memory~401_q\) ) ) ) # ( \memory|memory~913_q\ 
-- & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~145_q\))) # (\memory|mar\(5) & (\memory|memory~657_q\)) ) ) ) # ( !\memory|memory~913_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~145_q\))) # (\memory|mar\(5) & 
-- (\memory|memory~657_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~657_q\,
	datac => \memory|ALT_INV_memory~145_q\,
	datad => \memory|ALT_INV_memory~401_q\,
	datae => \memory|ALT_INV_memory~913_q\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~32842_combout\);

-- Location: FF_X19_Y10_N55
\memory|memory~673\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~673_q\);

-- Location: FF_X19_Y10_N13
\memory|memory~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~417_q\);

-- Location: FF_X22_Y10_N29
\memory|memory~929\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~929_q\);

-- Location: FF_X19_Y10_N43
\memory|memory~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~161_q\);

-- Location: LABCELL_X22_Y10_N27
\memory|memory~32843\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32843_combout\ = ( \memory|memory~929_q\ & ( \memory|memory~161_q\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4)) # (\memory|memory~417_q\)))) # (\memory|mar\(5) & (((\memory|mar\(4))) # (\memory|memory~673_q\))) ) ) ) # ( 
-- !\memory|memory~929_q\ & ( \memory|memory~161_q\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4)) # (\memory|memory~417_q\)))) # (\memory|mar\(5) & (\memory|memory~673_q\ & ((!\memory|mar\(4))))) ) ) ) # ( \memory|memory~929_q\ & ( !\memory|memory~161_q\ & ( 
-- (!\memory|mar\(5) & (((\memory|memory~417_q\ & \memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|mar\(4))) # (\memory|memory~673_q\))) ) ) ) # ( !\memory|memory~929_q\ & ( !\memory|memory~161_q\ & ( (!\memory|mar\(5) & (((\memory|memory~417_q\ & 
-- \memory|mar\(4))))) # (\memory|mar\(5) & (\memory|memory~673_q\ & ((!\memory|mar\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~673_q\,
	datab => \memory|ALT_INV_memory~417_q\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~929_q\,
	dataf => \memory|ALT_INV_memory~161_q\,
	combout => \memory|memory~32843_combout\);

-- Location: LABCELL_X27_Y12_N30
\memory|memory~129feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~129feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~129feeder_combout\);

-- Location: FF_X27_Y12_N31
\memory|memory~129\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~129feeder_combout\,
	ena => \memory|memory~33240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~129_q\);

-- Location: FF_X21_Y12_N49
\memory|memory~641\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~641_q\);

-- Location: FF_X28_Y12_N14
\memory|memory~897\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[1]~1_combout\,
	sload => VCC,
	ena => \memory|memory~33282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~897_q\);

-- Location: LABCELL_X27_Y12_N45
\memory|memory~385feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~385feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \memory|memory~385feeder_combout\);

-- Location: FF_X27_Y12_N46
\memory|memory~385\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~385feeder_combout\,
	ena => \memory|memory~33250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~385_q\);

-- Location: MLABCELL_X28_Y12_N12
\memory|memory~32841\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32841_combout\ = ( \memory|memory~897_q\ & ( \memory|memory~385_q\ & ( ((!\memory|mar\(5) & (\memory|memory~129_q\)) # (\memory|mar\(5) & ((\memory|memory~641_q\)))) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~897_q\ & ( 
-- \memory|memory~385_q\ & ( (!\memory|mar\(4) & ((!\memory|mar\(5) & (\memory|memory~129_q\)) # (\memory|mar\(5) & ((\memory|memory~641_q\))))) # (\memory|mar\(4) & (((!\memory|mar\(5))))) ) ) ) # ( \memory|memory~897_q\ & ( !\memory|memory~385_q\ & ( 
-- (!\memory|mar\(4) & ((!\memory|mar\(5) & (\memory|memory~129_q\)) # (\memory|mar\(5) & ((\memory|memory~641_q\))))) # (\memory|mar\(4) & (((\memory|mar\(5))))) ) ) ) # ( !\memory|memory~897_q\ & ( !\memory|memory~385_q\ & ( (!\memory|mar\(4) & 
-- ((!\memory|mar\(5) & (\memory|memory~129_q\)) # (\memory|mar\(5) & ((\memory|memory~641_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~129_q\,
	datab => \memory|ALT_INV_memory~641_q\,
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_memory~897_q\,
	dataf => \memory|ALT_INV_memory~385_q\,
	combout => \memory|memory~32841_combout\);

-- Location: MLABCELL_X25_Y12_N21
\memory|memory~32845\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32845_combout\ = ( \memory|mar\(0) & ( \memory|memory~32841_combout\ & ( (!\memory|mar\(1) & ((\memory|memory~32842_combout\))) # (\memory|mar\(1) & (\memory|memory~32844_combout\)) ) ) ) # ( !\memory|mar\(0) & ( 
-- \memory|memory~32841_combout\ & ( (!\memory|mar\(1)) # (\memory|memory~32843_combout\) ) ) ) # ( \memory|mar\(0) & ( !\memory|memory~32841_combout\ & ( (!\memory|mar\(1) & ((\memory|memory~32842_combout\))) # (\memory|mar\(1) & 
-- (\memory|memory~32844_combout\)) ) ) ) # ( !\memory|mar\(0) & ( !\memory|memory~32841_combout\ & ( (\memory|mar\(1) & \memory|memory~32843_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_memory~32844_combout\,
	datac => \memory|ALT_INV_memory~32842_combout\,
	datad => \memory|ALT_INV_memory~32843_combout\,
	datae => \memory|ALT_INV_mar\(0),
	dataf => \memory|ALT_INV_memory~32841_combout\,
	combout => \memory|memory~32845_combout\);

-- Location: LABCELL_X23_Y13_N0
\memory|memory~32851\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32851_combout\ = ( \memory|memory~32845_combout\ & ( \memory|mar\(3) & ( (!\memory|mar\(2)) # (\memory|memory~32850_combout\) ) ) ) # ( !\memory|memory~32845_combout\ & ( \memory|mar\(3) & ( (\memory|memory~32850_combout\ & \memory|mar\(2)) 
-- ) ) ) # ( \memory|memory~32845_combout\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & (\memory|memory~32835_combout\)) # (\memory|mar\(2) & ((\memory|memory~32840_combout\))) ) ) ) # ( !\memory|memory~32845_combout\ & ( !\memory|mar\(3) & ( 
-- (!\memory|mar\(2) & (\memory|memory~32835_combout\)) # (\memory|mar\(2) & ((\memory|memory~32840_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32835_combout\,
	datab => \memory|ALT_INV_memory~32840_combout\,
	datac => \memory|ALT_INV_memory~32850_combout\,
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_memory~32845_combout\,
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~32851_combout\);

-- Location: MLABCELL_X21_Y13_N24
\memory|sram_data_bus[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|sram_data_bus[1]~1_combout\ = ( \memory|mdr\(1) & ( (!\memory|data_bus~0_combout\) # ((!\memory|mar\(6) & ((\memory|memory~32851_combout\))) # (\memory|mar\(6) & (\memory|memory~32830_combout\))) ) ) # ( !\memory|mdr\(1) & ( 
-- (\memory|data_bus~0_combout\ & ((!\memory|mar\(6) & ((\memory|memory~32851_combout\))) # (\memory|mar\(6) & (\memory|memory~32830_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001110011011111110100000001001100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32830_combout\,
	datab => \memory|ALT_INV_data_bus~0_combout\,
	datac => \memory|ALT_INV_mar\(6),
	datad => \memory|ALT_INV_memory~32851_combout\,
	datae => \memory|ALT_INV_mdr\(1),
	combout => \memory|sram_data_bus[1]~1_combout\);

-- Location: LABCELL_X10_Y6_N39
\memory|mdr[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|mdr[1]~2_combout\ = ( \sys_clk~combout\ & ( \data_bus[1]~1_combout\ & ( \memory|sram_data_bus[1]~1_combout\ ) ) ) # ( !\sys_clk~combout\ & ( \data_bus[1]~1_combout\ & ( ((!sram_state(1) & sram_state(0))) # (\memory|sram_data_bus[1]~1_combout\) ) ) 
-- ) # ( \sys_clk~combout\ & ( !\data_bus[1]~1_combout\ & ( \memory|sram_data_bus[1]~1_combout\ ) ) ) # ( !\sys_clk~combout\ & ( !\data_bus[1]~1_combout\ & ( (\memory|sram_data_bus[1]~1_combout\ & ((!sram_state(0)) # (sram_state(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101000011110000111100101111001011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => ALT_INV_sram_state(0),
	datac => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	datae => \ALT_INV_sys_clk~combout\,
	dataf => \ALT_INV_data_bus[1]~1_combout\,
	combout => \memory|mdr[1]~2_combout\);

-- Location: LABCELL_X22_Y13_N39
\memory|mdr[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|mdr\(1) = ( \memory|mdr\(1) & ( (!\memory|mdr[1]~1_combout\) # (\memory|mdr[1]~2_combout\) ) ) # ( !\memory|mdr\(1) & ( (\memory|mdr[1]~2_combout\ & \memory|mdr[1]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \memory|ALT_INV_mdr[1]~2_combout\,
	datad => \memory|ALT_INV_mdr[1]~1_combout\,
	dataf => \memory|ALT_INV_mdr\(1),
	combout => \memory|mdr\(1));

-- Location: LABCELL_X22_Y13_N48
\data_bus[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[1]~1_combout\ = ( \memory|mdr\(1) & ( (!\Equal0~0_combout\) # (\state_mach|data_bus\(1)) ) ) # ( !\memory|mdr\(1) & ( (!\memory|data_bus~0_combout\ & ((!\Equal0~0_combout\) # (\state_mach|data_bus\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011001100110000001100110011110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \memory|ALT_INV_data_bus~0_combout\,
	datac => \ALT_INV_Equal0~0_combout\,
	datad => \state_mach|ALT_INV_data_bus\(1),
	dataf => \memory|ALT_INV_mdr\(1),
	combout => \data_bus[1]~1_combout\);

-- Location: FF_X22_Y13_N53
\hex_data[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \data_bus[1]~1_combout\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hex_data[0][1]~q\);

-- Location: MLABCELL_X28_Y13_N27
\hex0|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr6~0_combout\ = ( \hex_data[0][3]~q\ & ( \hex_data[0][1]~q\ & ( (!\hex_data[0][2]~q\ & \hex_data[0][0]~q\) ) ) ) # ( \hex_data[0][3]~q\ & ( !\hex_data[0][1]~q\ & ( (\hex_data[0][2]~q\ & \hex_data[0][0]~q\) ) ) ) # ( !\hex_data[0][3]~q\ & ( 
-- !\hex_data[0][1]~q\ & ( !\hex_data[0][2]~q\ $ (!\hex_data[0][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010000001010000010100000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_hex_data[0][2]~q\,
	datac => \ALT_INV_hex_data[0][0]~q\,
	datae => \ALT_INV_hex_data[0][3]~q\,
	dataf => \ALT_INV_hex_data[0][1]~q\,
	combout => \hex0|WideOr6~0_combout\);

-- Location: MLABCELL_X28_Y13_N42
\hex0|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr5~0_combout\ = ( \hex_data[0][3]~q\ & ( (!\hex_data[0][0]~q\ & ((\hex_data[0][2]~q\))) # (\hex_data[0][0]~q\ & (\hex_data[0][1]~q\)) ) ) # ( !\hex_data[0][3]~q\ & ( (\hex_data[0][2]~q\ & (!\hex_data[0][1]~q\ $ (!\hex_data[0][0]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110000111010001110100000110000001100001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_hex_data[0][1]~q\,
	datab => \ALT_INV_hex_data[0][0]~q\,
	datac => \ALT_INV_hex_data[0][2]~q\,
	datae => \ALT_INV_hex_data[0][3]~q\,
	combout => \hex0|WideOr5~0_combout\);

-- Location: MLABCELL_X28_Y13_N0
\hex0|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr4~0_combout\ = ( \hex_data[0][1]~q\ & ( (!\hex_data[0][2]~q\ & (!\hex_data[0][0]~q\ & !\hex_data[0][3]~q\)) # (\hex_data[0][2]~q\ & ((\hex_data[0][3]~q\))) ) ) # ( !\hex_data[0][1]~q\ & ( (!\hex_data[0][0]~q\ & (\hex_data[0][2]~q\ & 
-- \hex_data[0][3]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110011000000000011111100000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_hex_data[0][0]~q\,
	datac => \ALT_INV_hex_data[0][2]~q\,
	datad => \ALT_INV_hex_data[0][3]~q\,
	dataf => \ALT_INV_hex_data[0][1]~q\,
	combout => \hex0|WideOr4~0_combout\);

-- Location: MLABCELL_X28_Y13_N3
\hex0|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr3~0_combout\ = ( \hex_data[0][1]~q\ & ( (!\hex_data[0][2]~q\ & (!\hex_data[0][0]~q\ & \hex_data[0][3]~q\)) # (\hex_data[0][2]~q\ & (\hex_data[0][0]~q\)) ) ) # ( !\hex_data[0][1]~q\ & ( (!\hex_data[0][3]~q\ & (!\hex_data[0][2]~q\ $ 
-- (!\hex_data[0][0]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011000000000011001100000000000010001100110010001000110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_hex_data[0][2]~q\,
	datab => \ALT_INV_hex_data[0][0]~q\,
	datad => \ALT_INV_hex_data[0][3]~q\,
	dataf => \ALT_INV_hex_data[0][1]~q\,
	combout => \hex0|WideOr3~0_combout\);

-- Location: MLABCELL_X28_Y13_N18
\hex0|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr2~0_combout\ = ( \hex_data[0][1]~q\ & ( (\hex_data[0][0]~q\ & !\hex_data[0][3]~q\) ) ) # ( !\hex_data[0][1]~q\ & ( (!\hex_data[0][2]~q\ & (\hex_data[0][0]~q\)) # (\hex_data[0][2]~q\ & ((!\hex_data[0][3]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100110000001111110011000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_hex_data[0][0]~q\,
	datac => \ALT_INV_hex_data[0][2]~q\,
	datad => \ALT_INV_hex_data[0][3]~q\,
	dataf => \ALT_INV_hex_data[0][1]~q\,
	combout => \hex0|WideOr2~0_combout\);

-- Location: MLABCELL_X28_Y13_N21
\hex0|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr1~0_combout\ = ( \hex_data[0][1]~q\ & ( (!\hex_data[0][3]~q\ & ((!\hex_data[0][2]~q\) # (\hex_data[0][0]~q\))) ) ) # ( !\hex_data[0][1]~q\ & ( (\hex_data[0][0]~q\ & (!\hex_data[0][2]~q\ $ (\hex_data[0][3]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000010001001000100001000110111011000000001011101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_hex_data[0][2]~q\,
	datab => \ALT_INV_hex_data[0][0]~q\,
	datad => \ALT_INV_hex_data[0][3]~q\,
	dataf => \ALT_INV_hex_data[0][1]~q\,
	combout => \hex0|WideOr1~0_combout\);

-- Location: MLABCELL_X28_Y13_N48
\hex0|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex0|WideOr0~0_combout\ = ( \hex_data[0][3]~q\ & ( ((!\hex_data[0][2]~q\) # (\hex_data[0][0]~q\)) # (\hex_data[0][1]~q\) ) ) # ( !\hex_data[0][3]~q\ & ( (!\hex_data[0][1]~q\ & ((\hex_data[0][2]~q\))) # (\hex_data[0][1]~q\ & ((!\hex_data[0][0]~q\) # 
-- (!\hex_data[0][2]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111001011110111101111111011101011110010111101111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_hex_data[0][1]~q\,
	datab => \ALT_INV_hex_data[0][0]~q\,
	datac => \ALT_INV_hex_data[0][2]~q\,
	datae => \ALT_INV_hex_data[0][3]~q\,
	combout => \hex0|WideOr0~0_combout\);

-- Location: FF_X22_Y12_N4
\memory|memory~231\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~231_q\);

-- Location: FF_X25_Y12_N10
\memory|memory~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~199_q\);

-- Location: FF_X19_Y12_N17
\memory|memory~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~215_q\);

-- Location: FF_X19_Y12_N50
\memory|memory~247\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~247_q\);

-- Location: LABCELL_X19_Y12_N48
\memory|memory~33098\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33098_combout\ = ( \memory|memory~247_q\ & ( \memory|mar\(0) & ( (\memory|memory~215_q\) # (\memory|mar\(1)) ) ) ) # ( !\memory|memory~247_q\ & ( \memory|mar\(0) & ( (!\memory|mar\(1) & \memory|memory~215_q\) ) ) ) # ( \memory|memory~247_q\ 
-- & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~199_q\))) # (\memory|mar\(1) & (\memory|memory~231_q\)) ) ) ) # ( !\memory|memory~247_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~199_q\))) # (\memory|mar\(1) & 
-- (\memory|memory~231_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~231_q\,
	datab => \memory|ALT_INV_memory~199_q\,
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_memory~215_q\,
	datae => \memory|ALT_INV_memory~247_q\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~33098_combout\);

-- Location: FF_X23_Y11_N16
\memory|memory~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~711_q\);

-- Location: FF_X23_Y11_N35
\memory|memory~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~727_q\);

-- Location: FF_X23_Y14_N14
\memory|memory~759\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~759_q\);

-- Location: FF_X23_Y11_N40
\memory|memory~743\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~743_q\);

-- Location: LABCELL_X23_Y14_N12
\memory|memory~33100\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33100_combout\ = ( \memory|memory~759_q\ & ( \memory|memory~743_q\ & ( ((!\memory|mar\(0) & (\memory|memory~711_q\)) # (\memory|mar\(0) & ((\memory|memory~727_q\)))) # (\memory|mar\(1)) ) ) ) # ( !\memory|memory~759_q\ & ( 
-- \memory|memory~743_q\ & ( (!\memory|mar\(1) & ((!\memory|mar\(0) & (\memory|memory~711_q\)) # (\memory|mar\(0) & ((\memory|memory~727_q\))))) # (\memory|mar\(1) & (((!\memory|mar\(0))))) ) ) ) # ( \memory|memory~759_q\ & ( !\memory|memory~743_q\ & ( 
-- (!\memory|mar\(1) & ((!\memory|mar\(0) & (\memory|memory~711_q\)) # (\memory|mar\(0) & ((\memory|memory~727_q\))))) # (\memory|mar\(1) & (((\memory|mar\(0))))) ) ) ) # ( !\memory|memory~759_q\ & ( !\memory|memory~743_q\ & ( (!\memory|mar\(1) & 
-- ((!\memory|mar\(0) & (\memory|memory~711_q\)) # (\memory|mar\(0) & ((\memory|memory~727_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~711_q\,
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_memory~727_q\,
	datae => \memory|ALT_INV_memory~759_q\,
	dataf => \memory|ALT_INV_memory~743_q\,
	combout => \memory|memory~33100_combout\);

-- Location: FF_X21_Y13_N16
\memory|memory~1015\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1015_q\);

-- Location: LABCELL_X22_Y14_N24
\memory|memory~967feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~967feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~967feeder_combout\);

-- Location: FF_X22_Y14_N26
\memory|memory~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~967feeder_combout\,
	ena => \memory|memory~33283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~967_q\);

-- Location: FF_X24_Y16_N40
\memory|memory~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~983_q\);

-- Location: FF_X22_Y14_N20
\memory|memory~999\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~999_q\);

-- Location: LABCELL_X22_Y14_N18
\memory|memory~33101\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33101_combout\ = ( \memory|memory~999_q\ & ( \memory|mar\(1) & ( (!\memory|mar\(0)) # (\memory|memory~1015_q\) ) ) ) # ( !\memory|memory~999_q\ & ( \memory|mar\(1) & ( (\memory|memory~1015_q\ & \memory|mar\(0)) ) ) ) # ( 
-- \memory|memory~999_q\ & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & (\memory|memory~967_q\)) # (\memory|mar\(0) & ((\memory|memory~983_q\))) ) ) ) # ( !\memory|memory~999_q\ & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & (\memory|memory~967_q\)) # 
-- (\memory|mar\(0) & ((\memory|memory~983_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1015_q\,
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_memory~967_q\,
	datad => \memory|ALT_INV_memory~983_q\,
	datae => \memory|ALT_INV_memory~999_q\,
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~33101_combout\);

-- Location: FF_X24_Y16_N10
\memory|memory~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~471_q\);

-- Location: FF_X22_Y12_N46
\memory|memory~487\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~487_q\);

-- Location: FF_X23_Y14_N44
\memory|memory~503\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~503_q\);

-- Location: FF_X23_Y12_N34
\memory|memory~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~455_q\);

-- Location: LABCELL_X23_Y14_N42
\memory|memory~33099\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33099_combout\ = ( \memory|memory~503_q\ & ( \memory|memory~455_q\ & ( (!\memory|mar\(1) & (((!\memory|mar\(0))) # (\memory|memory~471_q\))) # (\memory|mar\(1) & (((\memory|memory~487_q\) # (\memory|mar\(0))))) ) ) ) # ( 
-- !\memory|memory~503_q\ & ( \memory|memory~455_q\ & ( (!\memory|mar\(1) & (((!\memory|mar\(0))) # (\memory|memory~471_q\))) # (\memory|mar\(1) & (((!\memory|mar\(0) & \memory|memory~487_q\)))) ) ) ) # ( \memory|memory~503_q\ & ( !\memory|memory~455_q\ & ( 
-- (!\memory|mar\(1) & (\memory|memory~471_q\ & (\memory|mar\(0)))) # (\memory|mar\(1) & (((\memory|memory~487_q\) # (\memory|mar\(0))))) ) ) ) # ( !\memory|memory~503_q\ & ( !\memory|memory~455_q\ & ( (!\memory|mar\(1) & (\memory|memory~471_q\ & 
-- (\memory|mar\(0)))) # (\memory|mar\(1) & (((!\memory|mar\(0) & \memory|memory~487_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~471_q\,
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_memory~487_q\,
	datae => \memory|ALT_INV_memory~503_q\,
	dataf => \memory|ALT_INV_memory~455_q\,
	combout => \memory|memory~33099_combout\);

-- Location: LABCELL_X22_Y14_N36
\memory|memory~33102\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33102_combout\ = ( \memory|mar\(5) & ( \memory|memory~33099_combout\ & ( (!\memory|mar\(4) & (\memory|memory~33100_combout\)) # (\memory|mar\(4) & ((\memory|memory~33101_combout\))) ) ) ) # ( !\memory|mar\(5) & ( 
-- \memory|memory~33099_combout\ & ( (\memory|mar\(4)) # (\memory|memory~33098_combout\) ) ) ) # ( \memory|mar\(5) & ( !\memory|memory~33099_combout\ & ( (!\memory|mar\(4) & (\memory|memory~33100_combout\)) # (\memory|mar\(4) & 
-- ((\memory|memory~33101_combout\))) ) ) ) # ( !\memory|mar\(5) & ( !\memory|memory~33099_combout\ & ( (\memory|memory~33098_combout\ & !\memory|mar\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33098_combout\,
	datab => \memory|ALT_INV_memory~33100_combout\,
	datac => \memory|ALT_INV_memory~33101_combout\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_mar\(5),
	dataf => \memory|ALT_INV_memory~33099_combout\,
	combout => \memory|memory~33102_combout\);

-- Location: FF_X28_Y13_N47
\memory|memory~855\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~855_q\);

-- Location: LABCELL_X18_Y10_N9
\memory|memory~871feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~871feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~871feeder_combout\);

-- Location: FF_X18_Y10_N11
\memory|memory~871\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~871feeder_combout\,
	ena => \memory|memory~33289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~871_q\);

-- Location: FF_X28_Y13_N56
\memory|memory~887\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~887_q\);

-- Location: FF_X22_Y13_N1
\memory|memory~839\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~839_q\);

-- Location: MLABCELL_X28_Y13_N54
\memory|memory~33091\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33091_combout\ = ( \memory|memory~887_q\ & ( \memory|memory~839_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1)) # (\memory|memory~871_q\)))) # (\memory|mar\(0) & (((\memory|mar\(1))) # (\memory|memory~855_q\))) ) ) ) # ( 
-- !\memory|memory~887_q\ & ( \memory|memory~839_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1)) # (\memory|memory~871_q\)))) # (\memory|mar\(0) & (\memory|memory~855_q\ & (!\memory|mar\(1)))) ) ) ) # ( \memory|memory~887_q\ & ( !\memory|memory~839_q\ & ( 
-- (!\memory|mar\(0) & (((\memory|mar\(1) & \memory|memory~871_q\)))) # (\memory|mar\(0) & (((\memory|mar\(1))) # (\memory|memory~855_q\))) ) ) ) # ( !\memory|memory~887_q\ & ( !\memory|memory~839_q\ & ( (!\memory|mar\(0) & (((\memory|mar\(1) & 
-- \memory|memory~871_q\)))) # (\memory|mar\(0) & (\memory|memory~855_q\ & (!\memory|mar\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_memory~855_q\,
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_memory~871_q\,
	datae => \memory|ALT_INV_memory~887_q\,
	dataf => \memory|ALT_INV_memory~839_q\,
	combout => \memory|memory~33091_combout\);

-- Location: LABCELL_X16_Y16_N15
\memory|memory~87feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~87feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~87feeder_combout\);

-- Location: FF_X16_Y16_N16
\memory|memory~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~87feeder_combout\,
	ena => \memory|memory~33237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~87_q\);

-- Location: MLABCELL_X21_Y8_N39
\memory|memory~103feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~103feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~103feeder_combout\);

-- Location: FF_X21_Y8_N41
\memory|memory~103\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~103feeder_combout\,
	ena => \memory|memory~33238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~103_q\);

-- Location: LABCELL_X27_Y14_N15
\memory|memory~71feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~71feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~71feeder_combout\);

-- Location: FF_X27_Y14_N16
\memory|memory~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~71feeder_combout\,
	ena => \memory|memory~33236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~71_q\);

-- Location: FF_X22_Y18_N20
\memory|memory~119\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~119_q\);

-- Location: LABCELL_X22_Y18_N18
\memory|memory~33088\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33088_combout\ = ( \memory|memory~119_q\ & ( \memory|mar\(1) & ( (\memory|mar\(0)) # (\memory|memory~103_q\) ) ) ) # ( !\memory|memory~119_q\ & ( \memory|mar\(1) & ( (\memory|memory~103_q\ & !\memory|mar\(0)) ) ) ) # ( \memory|memory~119_q\ 
-- & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & ((\memory|memory~71_q\))) # (\memory|mar\(0) & (\memory|memory~87_q\)) ) ) ) # ( !\memory|memory~119_q\ & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & ((\memory|memory~71_q\))) # (\memory|mar\(0) & 
-- (\memory|memory~87_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~87_q\,
	datab => \memory|ALT_INV_memory~103_q\,
	datac => \memory|ALT_INV_memory~71_q\,
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_memory~119_q\,
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~33088_combout\);

-- Location: LABCELL_X16_Y16_N39
\memory|memory~343feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~343feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~343feeder_combout\);

-- Location: FF_X16_Y16_N40
\memory|memory~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~343feeder_combout\,
	ena => \memory|memory~33253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~343_q\);

-- Location: LABCELL_X22_Y18_N12
\memory|memory~359feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~359feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~359feeder_combout\);

-- Location: FF_X22_Y18_N14
\memory|memory~359\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~359feeder_combout\,
	ena => \memory|memory~33257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~359_q\);

-- Location: FF_X22_Y18_N56
\memory|memory~375\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~375_q\);

-- Location: LABCELL_X27_Y14_N45
\memory|memory~327feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~327feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~327feeder_combout\);

-- Location: FF_X27_Y14_N46
\memory|memory~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~327feeder_combout\,
	ena => \memory|memory~33249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~327_q\);

-- Location: LABCELL_X22_Y18_N54
\memory|memory~33089\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33089_combout\ = ( \memory|memory~375_q\ & ( \memory|memory~327_q\ & ( (!\memory|mar\(1) & (((!\memory|mar\(0))) # (\memory|memory~343_q\))) # (\memory|mar\(1) & (((\memory|mar\(0)) # (\memory|memory~359_q\)))) ) ) ) # ( 
-- !\memory|memory~375_q\ & ( \memory|memory~327_q\ & ( (!\memory|mar\(1) & (((!\memory|mar\(0))) # (\memory|memory~343_q\))) # (\memory|mar\(1) & (((\memory|memory~359_q\ & !\memory|mar\(0))))) ) ) ) # ( \memory|memory~375_q\ & ( !\memory|memory~327_q\ & ( 
-- (!\memory|mar\(1) & (\memory|memory~343_q\ & ((\memory|mar\(0))))) # (\memory|mar\(1) & (((\memory|mar\(0)) # (\memory|memory~359_q\)))) ) ) ) # ( !\memory|memory~375_q\ & ( !\memory|memory~327_q\ & ( (!\memory|mar\(1) & (\memory|memory~343_q\ & 
-- ((\memory|mar\(0))))) # (\memory|mar\(1) & (((\memory|memory~359_q\ & !\memory|mar\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~343_q\,
	datab => \memory|ALT_INV_memory~359_q\,
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_memory~375_q\,
	dataf => \memory|ALT_INV_memory~327_q\,
	combout => \memory|memory~33089_combout\);

-- Location: FF_X24_Y11_N22
\memory|memory~599\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~599_q\);

-- Location: FF_X24_Y10_N55
\memory|memory~615\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~615_q\);

-- Location: FF_X22_Y11_N16
\memory|memory~583\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~583_q\);

-- Location: FF_X28_Y11_N14
\memory|memory~631\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~631_q\);

-- Location: MLABCELL_X28_Y11_N12
\memory|memory~33090\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33090_combout\ = ( \memory|memory~631_q\ & ( \memory|mar\(0) & ( (\memory|mar\(1)) # (\memory|memory~599_q\) ) ) ) # ( !\memory|memory~631_q\ & ( \memory|mar\(0) & ( (\memory|memory~599_q\ & !\memory|mar\(1)) ) ) ) # ( \memory|memory~631_q\ 
-- & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~583_q\))) # (\memory|mar\(1) & (\memory|memory~615_q\)) ) ) ) # ( !\memory|memory~631_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~583_q\))) # (\memory|mar\(1) & 
-- (\memory|memory~615_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~599_q\,
	datab => \memory|ALT_INV_memory~615_q\,
	datac => \memory|ALT_INV_memory~583_q\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~631_q\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~33090_combout\);

-- Location: LABCELL_X22_Y14_N33
\memory|memory~33092\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33092_combout\ = ( \memory|memory~33090_combout\ & ( \memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~33089_combout\))) # (\memory|mar\(5) & (\memory|memory~33091_combout\)) ) ) ) # ( !\memory|memory~33090_combout\ & ( 
-- \memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~33089_combout\))) # (\memory|mar\(5) & (\memory|memory~33091_combout\)) ) ) ) # ( \memory|memory~33090_combout\ & ( !\memory|mar\(4) & ( (\memory|mar\(5)) # (\memory|memory~33088_combout\) ) ) ) # ( 
-- !\memory|memory~33090_combout\ & ( !\memory|mar\(4) & ( (\memory|memory~33088_combout\ & !\memory|mar\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33091_combout\,
	datab => \memory|ALT_INV_memory~33088_combout\,
	datac => \memory|ALT_INV_memory~33089_combout\,
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_memory~33090_combout\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~33092_combout\);

-- Location: FF_X16_Y12_N4
\memory|memory~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~151_q\);

-- Location: FF_X16_Y12_N26
\memory|memory~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~407_q\);

-- Location: FF_X22_Y10_N50
\memory|memory~919\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~919_q\);

-- Location: FF_X16_Y12_N43
\memory|memory~663\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~663_q\);

-- Location: LABCELL_X22_Y10_N48
\memory|memory~33094\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33094_combout\ = ( \memory|memory~919_q\ & ( \memory|memory~663_q\ & ( ((!\memory|mar\(4) & (\memory|memory~151_q\)) # (\memory|mar\(4) & ((\memory|memory~407_q\)))) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~919_q\ & ( 
-- \memory|memory~663_q\ & ( (!\memory|mar\(4) & (((\memory|mar\(5))) # (\memory|memory~151_q\))) # (\memory|mar\(4) & (((\memory|memory~407_q\ & !\memory|mar\(5))))) ) ) ) # ( \memory|memory~919_q\ & ( !\memory|memory~663_q\ & ( (!\memory|mar\(4) & 
-- (\memory|memory~151_q\ & ((!\memory|mar\(5))))) # (\memory|mar\(4) & (((\memory|mar\(5)) # (\memory|memory~407_q\)))) ) ) ) # ( !\memory|memory~919_q\ & ( !\memory|memory~663_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~151_q\)) # 
-- (\memory|mar\(4) & ((\memory|memory~407_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~151_q\,
	datab => \memory|ALT_INV_memory~407_q\,
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_memory~919_q\,
	dataf => \memory|ALT_INV_memory~663_q\,
	combout => \memory|memory~33094_combout\);

-- Location: LABCELL_X27_Y12_N3
\memory|memory~135feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~135feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~135feeder_combout\);

-- Location: FF_X27_Y12_N4
\memory|memory~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~135feeder_combout\,
	ena => \memory|memory~33240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~135_q\);

-- Location: LABCELL_X27_Y12_N6
\memory|memory~391feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~391feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~391feeder_combout\);

-- Location: FF_X27_Y12_N7
\memory|memory~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~391feeder_combout\,
	ena => \memory|memory~33250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~391_q\);

-- Location: FF_X28_Y12_N2
\memory|memory~903\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~903_q\);

-- Location: FF_X27_Y12_N19
\memory|memory~647\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~647_q\);

-- Location: MLABCELL_X28_Y12_N0
\memory|memory~33093\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33093_combout\ = ( \memory|memory~903_q\ & ( \memory|memory~647_q\ & ( ((!\memory|mar\(4) & (\memory|memory~135_q\)) # (\memory|mar\(4) & ((\memory|memory~391_q\)))) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~903_q\ & ( 
-- \memory|memory~647_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~135_q\)) # (\memory|mar\(4) & ((\memory|memory~391_q\))))) # (\memory|mar\(5) & (((!\memory|mar\(4))))) ) ) ) # ( \memory|memory~903_q\ & ( !\memory|memory~647_q\ & ( 
-- (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~135_q\)) # (\memory|mar\(4) & ((\memory|memory~391_q\))))) # (\memory|mar\(5) & (((\memory|mar\(4))))) ) ) ) # ( !\memory|memory~903_q\ & ( !\memory|memory~647_q\ & ( (!\memory|mar\(5) & 
-- ((!\memory|mar\(4) & (\memory|memory~135_q\)) # (\memory|mar\(4) & ((\memory|memory~391_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~135_q\,
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_memory~391_q\,
	datae => \memory|ALT_INV_memory~903_q\,
	dataf => \memory|ALT_INV_memory~647_q\,
	combout => \memory|memory~33093_combout\);

-- Location: FF_X19_Y10_N22
\memory|memory~167\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~167_q\);

-- Location: FF_X19_Y10_N29
\memory|memory~679\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~679_q\);

-- Location: FF_X22_Y10_N20
\memory|memory~935\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~935_q\);

-- Location: FF_X19_Y10_N10
\memory|memory~423\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~423_q\);

-- Location: LABCELL_X22_Y10_N18
\memory|memory~33095\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33095_combout\ = ( \memory|memory~935_q\ & ( \memory|memory~423_q\ & ( ((!\memory|mar\(5) & (\memory|memory~167_q\)) # (\memory|mar\(5) & ((\memory|memory~679_q\)))) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~935_q\ & ( 
-- \memory|memory~423_q\ & ( (!\memory|mar\(4) & ((!\memory|mar\(5) & (\memory|memory~167_q\)) # (\memory|mar\(5) & ((\memory|memory~679_q\))))) # (\memory|mar\(4) & (((!\memory|mar\(5))))) ) ) ) # ( \memory|memory~935_q\ & ( !\memory|memory~423_q\ & ( 
-- (!\memory|mar\(4) & ((!\memory|mar\(5) & (\memory|memory~167_q\)) # (\memory|mar\(5) & ((\memory|memory~679_q\))))) # (\memory|mar\(4) & (((\memory|mar\(5))))) ) ) ) # ( !\memory|memory~935_q\ & ( !\memory|memory~423_q\ & ( (!\memory|mar\(4) & 
-- ((!\memory|mar\(5) & (\memory|memory~167_q\)) # (\memory|mar\(5) & ((\memory|memory~679_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_memory~167_q\,
	datac => \memory|ALT_INV_memory~679_q\,
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_memory~935_q\,
	dataf => \memory|ALT_INV_memory~423_q\,
	combout => \memory|memory~33095_combout\);

-- Location: LABCELL_X23_Y13_N30
\memory|memory~695feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~695feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~695feeder_combout\);

-- Location: FF_X23_Y13_N31
\memory|memory~695\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~695feeder_combout\,
	ena => \memory|memory~33275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~695_q\);

-- Location: MLABCELL_X25_Y10_N6
\memory|memory~183feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~183feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~183feeder_combout\);

-- Location: FF_X25_Y10_N7
\memory|memory~183\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~183feeder_combout\,
	ena => \memory|memory~33243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~183_q\);

-- Location: LABCELL_X23_Y8_N39
\memory|memory~439feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~439feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~439feeder_combout\);

-- Location: FF_X23_Y8_N40
\memory|memory~439\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~439feeder_combout\,
	ena => \memory|memory~33262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~439_q\);

-- Location: FF_X24_Y8_N44
\memory|memory~951\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~951_q\);

-- Location: LABCELL_X24_Y8_N42
\memory|memory~33096\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33096_combout\ = ( \memory|memory~951_q\ & ( \memory|mar\(4) & ( (\memory|memory~439_q\) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~951_q\ & ( \memory|mar\(4) & ( (!\memory|mar\(5) & \memory|memory~439_q\) ) ) ) # ( \memory|memory~951_q\ 
-- & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~183_q\))) # (\memory|mar\(5) & (\memory|memory~695_q\)) ) ) ) # ( !\memory|memory~951_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~183_q\))) # (\memory|mar\(5) & 
-- (\memory|memory~695_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~695_q\,
	datac => \memory|ALT_INV_memory~183_q\,
	datad => \memory|ALT_INV_memory~439_q\,
	datae => \memory|ALT_INV_memory~951_q\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~33096_combout\);

-- Location: MLABCELL_X25_Y11_N30
\memory|memory~33097\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33097_combout\ = ( \memory|memory~33096_combout\ & ( \memory|mar\(0) & ( (\memory|mar\(1)) # (\memory|memory~33094_combout\) ) ) ) # ( !\memory|memory~33096_combout\ & ( \memory|mar\(0) & ( (\memory|memory~33094_combout\ & !\memory|mar\(1)) 
-- ) ) ) # ( \memory|memory~33096_combout\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & (\memory|memory~33093_combout\)) # (\memory|mar\(1) & ((\memory|memory~33095_combout\))) ) ) ) # ( !\memory|memory~33096_combout\ & ( !\memory|mar\(0) & ( 
-- (!\memory|mar\(1) & (\memory|memory~33093_combout\)) # (\memory|mar\(1) & ((\memory|memory~33095_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33094_combout\,
	datab => \memory|ALT_INV_memory~33093_combout\,
	datac => \memory|ALT_INV_memory~33095_combout\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~33096_combout\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~33097_combout\);

-- Location: MLABCELL_X21_Y16_N3
\memory|memory~23feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~23feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~23feeder_combout\);

-- Location: FF_X21_Y16_N4
\memory|memory~23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~23feeder_combout\,
	ena => \memory|memory~33233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~23_q\);

-- Location: LABCELL_X18_Y12_N15
\memory|memory~39feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~39feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~39feeder_combout\);

-- Location: FF_X18_Y12_N16
\memory|memory~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~39feeder_combout\,
	ena => \memory|memory~33234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~39_q\);

-- Location: FF_X19_Y15_N59
\memory|memory~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~55_q\);

-- Location: FF_X22_Y16_N46
\memory|memory~7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~7_q\);

-- Location: LABCELL_X19_Y15_N57
\memory|memory~33083\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33083_combout\ = ( \memory|memory~55_q\ & ( \memory|memory~7_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1)) # (\memory|memory~39_q\)))) # (\memory|mar\(0) & (((\memory|mar\(1))) # (\memory|memory~23_q\))) ) ) ) # ( !\memory|memory~55_q\ & 
-- ( \memory|memory~7_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1)) # (\memory|memory~39_q\)))) # (\memory|mar\(0) & (\memory|memory~23_q\ & ((!\memory|mar\(1))))) ) ) ) # ( \memory|memory~55_q\ & ( !\memory|memory~7_q\ & ( (!\memory|mar\(0) & 
-- (((\memory|memory~39_q\ & \memory|mar\(1))))) # (\memory|mar\(0) & (((\memory|mar\(1))) # (\memory|memory~23_q\))) ) ) ) # ( !\memory|memory~55_q\ & ( !\memory|memory~7_q\ & ( (!\memory|mar\(0) & (((\memory|memory~39_q\ & \memory|mar\(1))))) # 
-- (\memory|mar\(0) & (\memory|memory~23_q\ & ((!\memory|mar\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~23_q\,
	datab => \memory|ALT_INV_memory~39_q\,
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~55_q\,
	dataf => \memory|ALT_INV_memory~7_q\,
	combout => \memory|memory~33083_combout\);

-- Location: LABCELL_X24_Y8_N12
\memory|memory~295feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~295feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~295feeder_combout\);

-- Location: FF_X24_Y8_N13
\memory|memory~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~295feeder_combout\,
	ena => \memory|memory~33256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~295_q\);

-- Location: MLABCELL_X21_Y16_N15
\memory|memory~279feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~279feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~279feeder_combout\);

-- Location: FF_X21_Y16_N16
\memory|memory~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~279feeder_combout\,
	ena => \memory|memory~33252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~279_q\);

-- Location: LABCELL_X22_Y16_N51
\memory|memory~263feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~263feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~263feeder_combout\);

-- Location: FF_X22_Y16_N52
\memory|memory~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~263feeder_combout\,
	ena => \memory|memory~33248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~263_q\);

-- Location: FF_X23_Y16_N23
\memory|memory~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~311_q\);

-- Location: LABCELL_X23_Y16_N21
\memory|memory~33084\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33084_combout\ = ( \memory|memory~311_q\ & ( \memory|mar\(1) & ( (\memory|memory~295_q\) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~311_q\ & ( \memory|mar\(1) & ( (!\memory|mar\(0) & \memory|memory~295_q\) ) ) ) # ( \memory|memory~311_q\ 
-- & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & ((\memory|memory~263_q\))) # (\memory|mar\(0) & (\memory|memory~279_q\)) ) ) ) # ( !\memory|memory~311_q\ & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & ((\memory|memory~263_q\))) # (\memory|mar\(0) & 
-- (\memory|memory~279_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_memory~295_q\,
	datac => \memory|ALT_INV_memory~279_q\,
	datad => \memory|ALT_INV_memory~263_q\,
	datae => \memory|ALT_INV_memory~311_q\,
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~33084_combout\);

-- Location: LABCELL_X18_Y10_N21
\memory|memory~807feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~807feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~807feeder_combout\);

-- Location: FF_X18_Y10_N22
\memory|memory~807\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~807feeder_combout\,
	ena => \memory|memory~33288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~807_q\);

-- Location: LABCELL_X18_Y14_N45
\memory|memory~791feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~791feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~791feeder_combout\);

-- Location: FF_X18_Y14_N47
\memory|memory~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~791feeder_combout\,
	ena => \memory|memory~33284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~791_q\);

-- Location: FF_X18_Y14_N29
\memory|memory~823\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~823_q\);

-- Location: LABCELL_X18_Y14_N15
\memory|memory~775feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~775feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~775feeder_combout\);

-- Location: FF_X18_Y14_N17
\memory|memory~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~775feeder_combout\,
	ena => \memory|memory~33280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~775_q\);

-- Location: LABCELL_X18_Y14_N27
\memory|memory~33086\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33086_combout\ = ( \memory|memory~823_q\ & ( \memory|memory~775_q\ & ( (!\memory|mar\(1) & (((!\memory|mar\(0)) # (\memory|memory~791_q\)))) # (\memory|mar\(1) & (((\memory|mar\(0))) # (\memory|memory~807_q\))) ) ) ) # ( 
-- !\memory|memory~823_q\ & ( \memory|memory~775_q\ & ( (!\memory|mar\(1) & (((!\memory|mar\(0)) # (\memory|memory~791_q\)))) # (\memory|mar\(1) & (\memory|memory~807_q\ & ((!\memory|mar\(0))))) ) ) ) # ( \memory|memory~823_q\ & ( !\memory|memory~775_q\ & ( 
-- (!\memory|mar\(1) & (((\memory|memory~791_q\ & \memory|mar\(0))))) # (\memory|mar\(1) & (((\memory|mar\(0))) # (\memory|memory~807_q\))) ) ) ) # ( !\memory|memory~823_q\ & ( !\memory|memory~775_q\ & ( (!\memory|mar\(1) & (((\memory|memory~791_q\ & 
-- \memory|mar\(0))))) # (\memory|mar\(1) & (\memory|memory~807_q\ & ((!\memory|mar\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_memory~807_q\,
	datac => \memory|ALT_INV_memory~791_q\,
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_memory~823_q\,
	dataf => \memory|ALT_INV_memory~775_q\,
	combout => \memory|memory~33086_combout\);

-- Location: FF_X23_Y12_N40
\memory|memory~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~519_q\);

-- Location: FF_X24_Y11_N40
\memory|memory~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~535_q\);

-- Location: FF_X23_Y13_N14
\memory|memory~567\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~567_q\);

-- Location: LABCELL_X23_Y13_N6
\memory|memory~551feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~551feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~551feeder_combout\);

-- Location: FF_X23_Y13_N8
\memory|memory~551\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~551feeder_combout\,
	ena => \memory|memory~33266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~551_q\);

-- Location: LABCELL_X23_Y13_N12
\memory|memory~33085\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33085_combout\ = ( \memory|memory~567_q\ & ( \memory|memory~551_q\ & ( ((!\memory|mar\(0) & (\memory|memory~519_q\)) # (\memory|mar\(0) & ((\memory|memory~535_q\)))) # (\memory|mar\(1)) ) ) ) # ( !\memory|memory~567_q\ & ( 
-- \memory|memory~551_q\ & ( (!\memory|mar\(1) & ((!\memory|mar\(0) & (\memory|memory~519_q\)) # (\memory|mar\(0) & ((\memory|memory~535_q\))))) # (\memory|mar\(1) & (((!\memory|mar\(0))))) ) ) ) # ( \memory|memory~567_q\ & ( !\memory|memory~551_q\ & ( 
-- (!\memory|mar\(1) & ((!\memory|mar\(0) & (\memory|memory~519_q\)) # (\memory|mar\(0) & ((\memory|memory~535_q\))))) # (\memory|mar\(1) & (((\memory|mar\(0))))) ) ) ) # ( !\memory|memory~567_q\ & ( !\memory|memory~551_q\ & ( (!\memory|mar\(1) & 
-- ((!\memory|mar\(0) & (\memory|memory~519_q\)) # (\memory|mar\(0) & ((\memory|memory~535_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~519_q\,
	datab => \memory|ALT_INV_memory~535_q\,
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_memory~567_q\,
	dataf => \memory|ALT_INV_memory~551_q\,
	combout => \memory|memory~33085_combout\);

-- Location: LABCELL_X23_Y13_N42
\memory|memory~33087\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33087_combout\ = ( \memory|mar\(5) & ( \memory|memory~33085_combout\ & ( (!\memory|mar\(4)) # (\memory|memory~33086_combout\) ) ) ) # ( !\memory|mar\(5) & ( \memory|memory~33085_combout\ & ( (!\memory|mar\(4) & 
-- (\memory|memory~33083_combout\)) # (\memory|mar\(4) & ((\memory|memory~33084_combout\))) ) ) ) # ( \memory|mar\(5) & ( !\memory|memory~33085_combout\ & ( (\memory|mar\(4) & \memory|memory~33086_combout\) ) ) ) # ( !\memory|mar\(5) & ( 
-- !\memory|memory~33085_combout\ & ( (!\memory|mar\(4) & (\memory|memory~33083_combout\)) # (\memory|mar\(4) & ((\memory|memory~33084_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000000011001101000111010001111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33083_combout\,
	datab => \memory|ALT_INV_mar\(4),
	datac => \memory|ALT_INV_memory~33084_combout\,
	datad => \memory|ALT_INV_memory~33086_combout\,
	datae => \memory|ALT_INV_mar\(5),
	dataf => \memory|ALT_INV_memory~33085_combout\,
	combout => \memory|memory~33087_combout\);

-- Location: LABCELL_X22_Y14_N6
\memory|memory~33103\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33103_combout\ = ( \memory|memory~33097_combout\ & ( \memory|memory~33087_combout\ & ( (!\memory|mar\(2)) # ((!\memory|mar\(3) & ((\memory|memory~33092_combout\))) # (\memory|mar\(3) & (\memory|memory~33102_combout\))) ) ) ) # ( 
-- !\memory|memory~33097_combout\ & ( \memory|memory~33087_combout\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3))))) # (\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~33092_combout\))) # (\memory|mar\(3) & (\memory|memory~33102_combout\)))) ) ) ) # ( 
-- \memory|memory~33097_combout\ & ( !\memory|memory~33087_combout\ & ( (!\memory|mar\(2) & (((\memory|mar\(3))))) # (\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~33092_combout\))) # (\memory|mar\(3) & (\memory|memory~33102_combout\)))) ) ) ) # ( 
-- !\memory|memory~33097_combout\ & ( !\memory|memory~33087_combout\ & ( (\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~33092_combout\))) # (\memory|mar\(3) & (\memory|memory~33102_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33102_combout\,
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_memory~33092_combout\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~33097_combout\,
	dataf => \memory|ALT_INV_memory~33087_combout\,
	combout => \memory|memory~33103_combout\);

-- Location: FF_X18_Y16_N19
\memory|memory~1175\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1175_q\);

-- Location: FF_X18_Y13_N40
\memory|memory~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1047_q\);

-- Location: FF_X15_Y13_N22
\memory|memory~1111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1111_q\);

-- Location: FF_X19_Y13_N14
\memory|memory~1239\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1239_q\);

-- Location: LABCELL_X19_Y13_N12
\memory|memory~33063\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33063_combout\ = ( \memory|memory~1239_q\ & ( \memory|mar\(2) & ( (\memory|memory~1111_q\) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~1239_q\ & ( \memory|mar\(2) & ( (!\memory|mar\(3) & \memory|memory~1111_q\) ) ) ) # ( 
-- \memory|memory~1239_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & ((\memory|memory~1047_q\))) # (\memory|mar\(3) & (\memory|memory~1175_q\)) ) ) ) # ( !\memory|memory~1239_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & ((\memory|memory~1047_q\))) # 
-- (\memory|mar\(3) & (\memory|memory~1175_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1175_q\,
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_memory~1047_q\,
	datad => \memory|ALT_INV_memory~1111_q\,
	datae => \memory|ALT_INV_memory~1239_q\,
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33063_combout\);

-- Location: FF_X27_Y11_N34
\memory|memory~1127\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1127_q\);

-- Location: FF_X17_Y11_N58
\memory|memory~1191\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1191_q\);

-- Location: FF_X17_Y11_N26
\memory|memory~1255\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1255_q\);

-- Location: MLABCELL_X25_Y16_N57
\memory|memory~1063feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1063feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~1063feeder_combout\);

-- Location: FF_X25_Y16_N58
\memory|memory~1063\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1063feeder_combout\,
	ena => \memory|memory~33169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1063_q\);

-- Location: LABCELL_X17_Y11_N24
\memory|memory~33064\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33064_combout\ = ( \memory|memory~1255_q\ & ( \memory|memory~1063_q\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3)) # (\memory|memory~1191_q\)))) # (\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~1127_q\))) ) ) ) # ( 
-- !\memory|memory~1255_q\ & ( \memory|memory~1063_q\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3)) # (\memory|memory~1191_q\)))) # (\memory|mar\(2) & (\memory|memory~1127_q\ & ((!\memory|mar\(3))))) ) ) ) # ( \memory|memory~1255_q\ & ( 
-- !\memory|memory~1063_q\ & ( (!\memory|mar\(2) & (((\memory|memory~1191_q\ & \memory|mar\(3))))) # (\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~1127_q\))) ) ) ) # ( !\memory|memory~1255_q\ & ( !\memory|memory~1063_q\ & ( (!\memory|mar\(2) & 
-- (((\memory|memory~1191_q\ & \memory|mar\(3))))) # (\memory|mar\(2) & (\memory|memory~1127_q\ & ((!\memory|mar\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1127_q\,
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_memory~1191_q\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~1255_q\,
	dataf => \memory|ALT_INV_memory~1063_q\,
	combout => \memory|memory~33064_combout\);

-- Location: FF_X19_Y13_N25
\memory|memory~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1031_q\);

-- Location: FF_X21_Y15_N52
\memory|memory~1159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1159_q\);

-- Location: MLABCELL_X21_Y9_N9
\memory|memory~1095feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1095feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~1095feeder_combout\);

-- Location: FF_X21_Y9_N10
\memory|memory~1095\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1095feeder_combout\,
	ena => \memory|memory~33113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1095_q\);

-- Location: FF_X19_Y13_N59
\memory|memory~1223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1223_q\);

-- Location: LABCELL_X19_Y13_N57
\memory|memory~33062\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33062_combout\ = ( \memory|memory~1223_q\ & ( \memory|mar\(2) & ( (\memory|memory~1095_q\) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~1223_q\ & ( \memory|mar\(2) & ( (!\memory|mar\(3) & \memory|memory~1095_q\) ) ) ) # ( 
-- \memory|memory~1223_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & (\memory|memory~1031_q\)) # (\memory|mar\(3) & ((\memory|memory~1159_q\))) ) ) ) # ( !\memory|memory~1223_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & (\memory|memory~1031_q\)) # 
-- (\memory|mar\(3) & ((\memory|memory~1159_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(3),
	datab => \memory|ALT_INV_memory~1031_q\,
	datac => \memory|ALT_INV_memory~1159_q\,
	datad => \memory|ALT_INV_memory~1095_q\,
	datae => \memory|ALT_INV_memory~1223_q\,
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33062_combout\);

-- Location: FF_X17_Y12_N58
\memory|memory~1207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1207_q\);

-- Location: FF_X27_Y13_N22
\memory|memory~1079\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1079_q\);

-- Location: FF_X27_Y13_N59
\memory|memory~1271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1271_q\);

-- Location: FF_X27_Y13_N14
\memory|memory~1143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1143_q\);

-- Location: LABCELL_X27_Y13_N57
\memory|memory~33065\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33065_combout\ = ( \memory|memory~1271_q\ & ( \memory|memory~1143_q\ & ( ((!\memory|mar\(3) & ((\memory|memory~1079_q\))) # (\memory|mar\(3) & (\memory|memory~1207_q\))) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~1271_q\ & ( 
-- \memory|memory~1143_q\ & ( (!\memory|mar\(3) & (((\memory|mar\(2)) # (\memory|memory~1079_q\)))) # (\memory|mar\(3) & (\memory|memory~1207_q\ & ((!\memory|mar\(2))))) ) ) ) # ( \memory|memory~1271_q\ & ( !\memory|memory~1143_q\ & ( (!\memory|mar\(3) & 
-- (((\memory|memory~1079_q\ & !\memory|mar\(2))))) # (\memory|mar\(3) & (((\memory|mar\(2))) # (\memory|memory~1207_q\))) ) ) ) # ( !\memory|memory~1271_q\ & ( !\memory|memory~1143_q\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~1079_q\))) 
-- # (\memory|mar\(3) & (\memory|memory~1207_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1207_q\,
	datab => \memory|ALT_INV_memory~1079_q\,
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_memory~1271_q\,
	dataf => \memory|ALT_INV_memory~1143_q\,
	combout => \memory|memory~33065_combout\);

-- Location: LABCELL_X19_Y13_N33
\memory|memory~33066\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33066_combout\ = ( \memory|memory~33062_combout\ & ( \memory|memory~33065_combout\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1)) # (\memory|memory~33064_combout\)))) # (\memory|mar\(0) & (((\memory|mar\(1))) # 
-- (\memory|memory~33063_combout\))) ) ) ) # ( !\memory|memory~33062_combout\ & ( \memory|memory~33065_combout\ & ( (!\memory|mar\(0) & (((\memory|memory~33064_combout\ & \memory|mar\(1))))) # (\memory|mar\(0) & (((\memory|mar\(1))) # 
-- (\memory|memory~33063_combout\))) ) ) ) # ( \memory|memory~33062_combout\ & ( !\memory|memory~33065_combout\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1)) # (\memory|memory~33064_combout\)))) # (\memory|mar\(0) & (\memory|memory~33063_combout\ & 
-- ((!\memory|mar\(1))))) ) ) ) # ( !\memory|memory~33062_combout\ & ( !\memory|memory~33065_combout\ & ( (!\memory|mar\(0) & (((\memory|memory~33064_combout\ & \memory|mar\(1))))) # (\memory|mar\(0) & (\memory|memory~33063_combout\ & ((!\memory|mar\(1))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_memory~33063_combout\,
	datac => \memory|ALT_INV_memory~33064_combout\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~33062_combout\,
	dataf => \memory|ALT_INV_memory~33065_combout\,
	combout => \memory|memory~33066_combout\);

-- Location: LABCELL_X23_Y17_N54
\memory|memory~1671feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1671feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~1671feeder_combout\);

-- Location: FF_X23_Y17_N56
\memory|memory~1671\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1671feeder_combout\,
	ena => \memory|memory~33125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1671_q\);

-- Location: LABCELL_X16_Y15_N21
\memory|memory~1735feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1735feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~1735feeder_combout\);

-- Location: FF_X16_Y15_N22
\memory|memory~1735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1735feeder_combout\,
	ena => \memory|memory~33133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1735_q\);

-- Location: FF_X25_Y13_N28
\memory|memory~1543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1543_q\);

-- Location: MLABCELL_X21_Y9_N36
\memory|memory~1607feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1607feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~1607feeder_combout\);

-- Location: FF_X21_Y9_N37
\memory|memory~1607\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1607feeder_combout\,
	ena => \memory|memory~33117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1607_q\);

-- Location: LABCELL_X23_Y9_N54
\memory|memory~33072\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33072_combout\ = ( \memory|memory~1543_q\ & ( \memory|memory~1607_q\ & ( (!\memory|mar\(3)) # ((!\memory|mar\(2) & (\memory|memory~1671_q\)) # (\memory|mar\(2) & ((\memory|memory~1735_q\)))) ) ) ) # ( !\memory|memory~1543_q\ & ( 
-- \memory|memory~1607_q\ & ( (!\memory|mar\(2) & (\memory|memory~1671_q\ & ((\memory|mar\(3))))) # (\memory|mar\(2) & (((!\memory|mar\(3)) # (\memory|memory~1735_q\)))) ) ) ) # ( \memory|memory~1543_q\ & ( !\memory|memory~1607_q\ & ( (!\memory|mar\(2) & 
-- (((!\memory|mar\(3))) # (\memory|memory~1671_q\))) # (\memory|mar\(2) & (((\memory|memory~1735_q\ & \memory|mar\(3))))) ) ) ) # ( !\memory|memory~1543_q\ & ( !\memory|memory~1607_q\ & ( (\memory|mar\(3) & ((!\memory|mar\(2) & (\memory|memory~1671_q\)) # 
-- (\memory|mar\(2) & ((\memory|memory~1735_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1671_q\,
	datab => \memory|ALT_INV_memory~1735_q\,
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~1543_q\,
	dataf => \memory|ALT_INV_memory~1607_q\,
	combout => \memory|memory~33072_combout\);

-- Location: FF_X22_Y17_N26
\memory|memory~1575\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1575_q\);

-- Location: LABCELL_X23_Y17_N48
\memory|memory~1703feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1703feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~1703feeder_combout\);

-- Location: FF_X23_Y17_N49
\memory|memory~1703\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1703feeder_combout\,
	ena => \memory|memory~33189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1703_q\);

-- Location: FF_X24_Y9_N23
\memory|memory~1639\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1639_q\);

-- Location: FF_X23_Y9_N50
\memory|memory~1767\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1767_q\);

-- Location: LABCELL_X23_Y9_N48
\memory|memory~33074\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33074_combout\ = ( \memory|memory~1767_q\ & ( \memory|mar\(2) & ( (\memory|mar\(3)) # (\memory|memory~1639_q\) ) ) ) # ( !\memory|memory~1767_q\ & ( \memory|mar\(2) & ( (\memory|memory~1639_q\ & !\memory|mar\(3)) ) ) ) # ( 
-- \memory|memory~1767_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & (\memory|memory~1575_q\)) # (\memory|mar\(3) & ((\memory|memory~1703_q\))) ) ) ) # ( !\memory|memory~1767_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & (\memory|memory~1575_q\)) # 
-- (\memory|mar\(3) & ((\memory|memory~1703_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1575_q\,
	datab => \memory|ALT_INV_memory~1703_q\,
	datac => \memory|ALT_INV_memory~1639_q\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~1767_q\,
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33074_combout\);

-- Location: LABCELL_X16_Y13_N54
\memory|memory~1655feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1655feeder_combout\ = \memory|sram_data_bus[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~1655feeder_combout\);

-- Location: FF_X16_Y13_N56
\memory|memory~1655\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1655feeder_combout\,
	ena => \memory|memory~33213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1655_q\);

-- Location: FF_X24_Y13_N7
\memory|memory~1719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1719_q\);

-- Location: FF_X24_Y13_N40
\memory|memory~1591\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1591_q\);

-- Location: FF_X22_Y15_N56
\memory|memory~1783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1783_q\);

-- Location: LABCELL_X22_Y15_N54
\memory|memory~33075\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33075_combout\ = ( \memory|memory~1783_q\ & ( \memory|mar\(2) & ( (\memory|mar\(3)) # (\memory|memory~1655_q\) ) ) ) # ( !\memory|memory~1783_q\ & ( \memory|mar\(2) & ( (\memory|memory~1655_q\ & !\memory|mar\(3)) ) ) ) # ( 
-- \memory|memory~1783_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & ((\memory|memory~1591_q\))) # (\memory|mar\(3) & (\memory|memory~1719_q\)) ) ) ) # ( !\memory|memory~1783_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & ((\memory|memory~1591_q\))) # 
-- (\memory|mar\(3) & (\memory|memory~1719_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1655_q\,
	datab => \memory|ALT_INV_memory~1719_q\,
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_memory~1591_q\,
	datae => \memory|ALT_INV_memory~1783_q\,
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33075_combout\);

-- Location: LABCELL_X23_Y9_N0
\memory|memory~1687feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1687feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~1687feeder_combout\);

-- Location: FF_X23_Y9_N2
\memory|memory~1687\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1687feeder_combout\,
	ena => \memory|memory~33157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1687_q\);

-- Location: LABCELL_X17_Y14_N57
\memory|memory~1623feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1623feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~1623feeder_combout\);

-- Location: FF_X17_Y14_N58
\memory|memory~1623\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1623feeder_combout\,
	ena => \memory|memory~33149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1623_q\);

-- Location: FF_X23_Y9_N8
\memory|memory~1751\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1751_q\);

-- Location: FF_X24_Y13_N52
\memory|memory~1559\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1559_q\);

-- Location: LABCELL_X23_Y9_N6
\memory|memory~33073\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33073_combout\ = ( \memory|memory~1751_q\ & ( \memory|memory~1559_q\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2)) # (\memory|memory~1623_q\)))) # (\memory|mar\(3) & (((\memory|mar\(2))) # (\memory|memory~1687_q\))) ) ) ) # ( 
-- !\memory|memory~1751_q\ & ( \memory|memory~1559_q\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2)) # (\memory|memory~1623_q\)))) # (\memory|mar\(3) & (\memory|memory~1687_q\ & (!\memory|mar\(2)))) ) ) ) # ( \memory|memory~1751_q\ & ( !\memory|memory~1559_q\ 
-- & ( (!\memory|mar\(3) & (((\memory|mar\(2) & \memory|memory~1623_q\)))) # (\memory|mar\(3) & (((\memory|mar\(2))) # (\memory|memory~1687_q\))) ) ) ) # ( !\memory|memory~1751_q\ & ( !\memory|memory~1559_q\ & ( (!\memory|mar\(3) & (((\memory|mar\(2) & 
-- \memory|memory~1623_q\)))) # (\memory|mar\(3) & (\memory|memory~1687_q\ & (!\memory|mar\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100000100110001111111010000110111001101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1687_q\,
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_memory~1623_q\,
	datae => \memory|ALT_INV_memory~1751_q\,
	dataf => \memory|ALT_INV_memory~1559_q\,
	combout => \memory|memory~33073_combout\);

-- Location: LABCELL_X23_Y9_N18
\memory|memory~33076\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33076_combout\ = ( \memory|memory~33075_combout\ & ( \memory|memory~33073_combout\ & ( ((!\memory|mar\(1) & (\memory|memory~33072_combout\)) # (\memory|mar\(1) & ((\memory|memory~33074_combout\)))) # (\memory|mar\(0)) ) ) ) # ( 
-- !\memory|memory~33075_combout\ & ( \memory|memory~33073_combout\ & ( (!\memory|mar\(1) & (((\memory|mar\(0))) # (\memory|memory~33072_combout\))) # (\memory|mar\(1) & (((\memory|memory~33074_combout\ & !\memory|mar\(0))))) ) ) ) # ( 
-- \memory|memory~33075_combout\ & ( !\memory|memory~33073_combout\ & ( (!\memory|mar\(1) & (\memory|memory~33072_combout\ & ((!\memory|mar\(0))))) # (\memory|mar\(1) & (((\memory|mar\(0)) # (\memory|memory~33074_combout\)))) ) ) ) # ( 
-- !\memory|memory~33075_combout\ & ( !\memory|memory~33073_combout\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & (\memory|memory~33072_combout\)) # (\memory|mar\(1) & ((\memory|memory~33074_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33072_combout\,
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_memory~33074_combout\,
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_memory~33075_combout\,
	dataf => \memory|ALT_INV_memory~33073_combout\,
	combout => \memory|memory~33076_combout\);

-- Location: FF_X16_Y14_N16
\memory|memory~1959\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1959_q\);

-- Location: FF_X16_Y14_N34
\memory|memory~1943\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1943_q\);

-- Location: FF_X19_Y17_N56
\memory|memory~1975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1975_q\);

-- Location: FF_X16_Y14_N40
\memory|memory~1927\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1927_q\);

-- Location: LABCELL_X19_Y17_N54
\memory|memory~33079\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33079_combout\ = ( \memory|memory~1975_q\ & ( \memory|memory~1927_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1))) # (\memory|memory~1959_q\))) # (\memory|mar\(0) & (((\memory|memory~1943_q\) # (\memory|mar\(1))))) ) ) ) # ( 
-- !\memory|memory~1975_q\ & ( \memory|memory~1927_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1))) # (\memory|memory~1959_q\))) # (\memory|mar\(0) & (((!\memory|mar\(1) & \memory|memory~1943_q\)))) ) ) ) # ( \memory|memory~1975_q\ & ( 
-- !\memory|memory~1927_q\ & ( (!\memory|mar\(0) & (\memory|memory~1959_q\ & (\memory|mar\(1)))) # (\memory|mar\(0) & (((\memory|memory~1943_q\) # (\memory|mar\(1))))) ) ) ) # ( !\memory|memory~1975_q\ & ( !\memory|memory~1927_q\ & ( (!\memory|mar\(0) & 
-- (\memory|memory~1959_q\ & (\memory|mar\(1)))) # (\memory|mar\(0) & (((!\memory|mar\(1) & \memory|memory~1943_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_memory~1959_q\,
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_memory~1943_q\,
	datae => \memory|ALT_INV_memory~1975_q\,
	dataf => \memory|ALT_INV_memory~1927_q\,
	combout => \memory|memory~33079_combout\);

-- Location: FF_X21_Y12_N7
\memory|memory~1879\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1879_q\);

-- Location: FF_X21_Y10_N2
\memory|memory~1863\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1863_q\);

-- Location: FF_X21_Y10_N37
\memory|memory~1895\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1895_q\);

-- Location: FF_X21_Y10_N32
\memory|memory~1911\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1911_q\);

-- Location: MLABCELL_X21_Y10_N30
\memory|memory~33078\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33078_combout\ = ( \memory|memory~1911_q\ & ( \memory|mar\(0) & ( (\memory|memory~1879_q\) # (\memory|mar\(1)) ) ) ) # ( !\memory|memory~1911_q\ & ( \memory|mar\(0) & ( (!\memory|mar\(1) & \memory|memory~1879_q\) ) ) ) # ( 
-- \memory|memory~1911_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & (\memory|memory~1863_q\)) # (\memory|mar\(1) & ((\memory|memory~1895_q\))) ) ) ) # ( !\memory|memory~1911_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & (\memory|memory~1863_q\)) # 
-- (\memory|mar\(1) & ((\memory|memory~1895_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_memory~1879_q\,
	datac => \memory|ALT_INV_memory~1863_q\,
	datad => \memory|ALT_INV_memory~1895_q\,
	datae => \memory|ALT_INV_memory~1911_q\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~33078_combout\);

-- Location: FF_X17_Y15_N34
\memory|memory~1991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1991_q\);

-- Location: FF_X17_Y15_N10
\memory|memory~2007\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2007_q\);

-- Location: FF_X17_Y15_N40
\memory|memory~2023\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2023_q\);

-- Location: FF_X19_Y17_N50
\memory|memory~2039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2039_q\);

-- Location: LABCELL_X19_Y17_N48
\memory|memory~33080\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33080_combout\ = ( \memory|memory~2039_q\ & ( \memory|mar\(0) & ( (\memory|mar\(1)) # (\memory|memory~2007_q\) ) ) ) # ( !\memory|memory~2039_q\ & ( \memory|mar\(0) & ( (\memory|memory~2007_q\ & !\memory|mar\(1)) ) ) ) # ( 
-- \memory|memory~2039_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & (\memory|memory~1991_q\)) # (\memory|mar\(1) & ((\memory|memory~2023_q\))) ) ) ) # ( !\memory|memory~2039_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & (\memory|memory~1991_q\)) # 
-- (\memory|mar\(1) & ((\memory|memory~2023_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1991_q\,
	datab => \memory|ALT_INV_memory~2007_q\,
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_memory~2023_q\,
	datae => \memory|ALT_INV_memory~2039_q\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~33080_combout\);

-- Location: LABCELL_X23_Y17_N18
\memory|memory~1815feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1815feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~1815feeder_combout\);

-- Location: FF_X23_Y17_N19
\memory|memory~1815\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1815feeder_combout\,
	ena => \memory|memory~33143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1815_q\);

-- Location: FF_X25_Y13_N10
\memory|memory~1799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1799_q\);

-- Location: FF_X22_Y17_N52
\memory|memory~1831\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1831_q\);

-- Location: FF_X19_Y17_N14
\memory|memory~1847\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1847_q\);

-- Location: LABCELL_X19_Y17_N12
\memory|memory~33077\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33077_combout\ = ( \memory|memory~1847_q\ & ( \memory|mar\(1) & ( (\memory|memory~1831_q\) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~1847_q\ & ( \memory|mar\(1) & ( (!\memory|mar\(0) & \memory|memory~1831_q\) ) ) ) # ( 
-- \memory|memory~1847_q\ & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & ((\memory|memory~1799_q\))) # (\memory|mar\(0) & (\memory|memory~1815_q\)) ) ) ) # ( !\memory|memory~1847_q\ & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & ((\memory|memory~1799_q\))) # 
-- (\memory|mar\(0) & (\memory|memory~1815_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_memory~1815_q\,
	datac => \memory|ALT_INV_memory~1799_q\,
	datad => \memory|ALT_INV_memory~1831_q\,
	datae => \memory|ALT_INV_memory~1847_q\,
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~33077_combout\);

-- Location: LABCELL_X19_Y17_N18
\memory|memory~33081\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33081_combout\ = ( \memory|mar\(2) & ( \memory|memory~33077_combout\ & ( (!\memory|mar\(3) & (\memory|memory~33078_combout\)) # (\memory|mar\(3) & ((\memory|memory~33080_combout\))) ) ) ) # ( !\memory|mar\(2) & ( 
-- \memory|memory~33077_combout\ & ( (!\memory|mar\(3)) # (\memory|memory~33079_combout\) ) ) ) # ( \memory|mar\(2) & ( !\memory|memory~33077_combout\ & ( (!\memory|mar\(3) & (\memory|memory~33078_combout\)) # (\memory|mar\(3) & 
-- ((\memory|memory~33080_combout\))) ) ) ) # ( !\memory|mar\(2) & ( !\memory|memory~33077_combout\ & ( (\memory|memory~33079_combout\ & \memory|mar\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33079_combout\,
	datab => \memory|ALT_INV_memory~33078_combout\,
	datac => \memory|ALT_INV_memory~33080_combout\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_memory~33077_combout\,
	combout => \memory|memory~33081_combout\);

-- Location: MLABCELL_X25_Y16_N9
\memory|memory~1319feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1319feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~1319feeder_combout\);

-- Location: FF_X25_Y16_N10
\memory|memory~1319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1319feeder_combout\,
	ena => \memory|memory~33171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1319_q\);

-- Location: FF_X23_Y15_N17
\memory|memory~1447\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1447_q\);

-- Location: MLABCELL_X25_Y16_N51
\memory|memory~1383feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1383feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~1383feeder_combout\);

-- Location: FF_X25_Y16_N52
\memory|memory~1383\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1383feeder_combout\,
	ena => \memory|memory~33179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1383_q\);

-- Location: FF_X23_Y15_N26
\memory|memory~1511\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1511_q\);

-- Location: LABCELL_X23_Y15_N24
\memory|memory~33069\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33069_combout\ = ( \memory|memory~1511_q\ & ( \memory|mar\(2) & ( (\memory|memory~1383_q\) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~1511_q\ & ( \memory|mar\(2) & ( (!\memory|mar\(3) & \memory|memory~1383_q\) ) ) ) # ( 
-- \memory|memory~1511_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & (\memory|memory~1319_q\)) # (\memory|mar\(3) & ((\memory|memory~1447_q\))) ) ) ) # ( !\memory|memory~1511_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & (\memory|memory~1319_q\)) # 
-- (\memory|mar\(3) & ((\memory|memory~1447_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1319_q\,
	datab => \memory|ALT_INV_memory~1447_q\,
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_memory~1383_q\,
	datae => \memory|ALT_INV_memory~1511_q\,
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33069_combout\);

-- Location: FF_X18_Y15_N37
\memory|memory~1463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1463_q\);

-- Location: FF_X16_Y13_N7
\memory|memory~1335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1335_q\);

-- Location: FF_X16_Y13_N28
\memory|memory~1399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1399_q\);

-- Location: FF_X22_Y15_N2
\memory|memory~1527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1527_q\);

-- Location: LABCELL_X22_Y15_N0
\memory|memory~33070\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33070_combout\ = ( \memory|memory~1527_q\ & ( \memory|mar\(2) & ( (\memory|memory~1399_q\) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~1527_q\ & ( \memory|mar\(2) & ( (!\memory|mar\(3) & \memory|memory~1399_q\) ) ) ) # ( 
-- \memory|memory~1527_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & ((\memory|memory~1335_q\))) # (\memory|mar\(3) & (\memory|memory~1463_q\)) ) ) ) # ( !\memory|memory~1527_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & ((\memory|memory~1335_q\))) # 
-- (\memory|mar\(3) & (\memory|memory~1463_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(3),
	datab => \memory|ALT_INV_memory~1463_q\,
	datac => \memory|ALT_INV_memory~1335_q\,
	datad => \memory|ALT_INV_memory~1399_q\,
	datae => \memory|ALT_INV_memory~1527_q\,
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33070_combout\);

-- Location: FF_X18_Y9_N10
\memory|memory~1431\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1431_q\);

-- Location: FF_X18_Y13_N43
\memory|memory~1303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1303_q\);

-- Location: LABCELL_X17_Y14_N45
\memory|memory~1367feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1367feeder_combout\ = ( \memory|sram_data_bus[7]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	combout => \memory|memory~1367feeder_combout\);

-- Location: FF_X17_Y14_N46
\memory|memory~1367\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1367feeder_combout\,
	ena => \memory|memory~33147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1367_q\);

-- Location: FF_X23_Y15_N20
\memory|memory~1495\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1495_q\);

-- Location: LABCELL_X23_Y15_N18
\memory|memory~33068\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33068_combout\ = ( \memory|memory~1495_q\ & ( \memory|mar\(2) & ( (\memory|memory~1367_q\) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~1495_q\ & ( \memory|mar\(2) & ( (!\memory|mar\(3) & \memory|memory~1367_q\) ) ) ) # ( 
-- \memory|memory~1495_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & ((\memory|memory~1303_q\))) # (\memory|mar\(3) & (\memory|memory~1431_q\)) ) ) ) # ( !\memory|memory~1495_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & ((\memory|memory~1303_q\))) # 
-- (\memory|mar\(3) & (\memory|memory~1431_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(3),
	datab => \memory|ALT_INV_memory~1431_q\,
	datac => \memory|ALT_INV_memory~1303_q\,
	datad => \memory|ALT_INV_memory~1367_q\,
	datae => \memory|ALT_INV_memory~1495_q\,
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33068_combout\);

-- Location: FF_X24_Y15_N32
\memory|memory~1287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1287_q\);

-- Location: FF_X21_Y15_N31
\memory|memory~1415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1415_q\);

-- Location: FF_X24_Y15_N5
\memory|memory~1479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1479_q\);

-- Location: FF_X24_Y15_N11
\memory|memory~1351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	ena => \memory|memory~33115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1351_q\);

-- Location: LABCELL_X24_Y15_N3
\memory|memory~33067\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33067_combout\ = ( \memory|memory~1479_q\ & ( \memory|memory~1351_q\ & ( ((!\memory|mar\(3) & (\memory|memory~1287_q\)) # (\memory|mar\(3) & ((\memory|memory~1415_q\)))) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~1479_q\ & ( 
-- \memory|memory~1351_q\ & ( (!\memory|mar\(3) & (((\memory|mar\(2))) # (\memory|memory~1287_q\))) # (\memory|mar\(3) & (((\memory|memory~1415_q\ & !\memory|mar\(2))))) ) ) ) # ( \memory|memory~1479_q\ & ( !\memory|memory~1351_q\ & ( (!\memory|mar\(3) & 
-- (\memory|memory~1287_q\ & ((!\memory|mar\(2))))) # (\memory|mar\(3) & (((\memory|mar\(2)) # (\memory|memory~1415_q\)))) ) ) ) # ( !\memory|memory~1479_q\ & ( !\memory|memory~1351_q\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & (\memory|memory~1287_q\)) # 
-- (\memory|mar\(3) & ((\memory|memory~1415_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(3),
	datab => \memory|ALT_INV_memory~1287_q\,
	datac => \memory|ALT_INV_memory~1415_q\,
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_memory~1479_q\,
	dataf => \memory|ALT_INV_memory~1351_q\,
	combout => \memory|memory~33067_combout\);

-- Location: LABCELL_X23_Y15_N42
\memory|memory~33071\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33071_combout\ = ( \memory|memory~33067_combout\ & ( \memory|mar\(1) & ( (!\memory|mar\(0) & (\memory|memory~33069_combout\)) # (\memory|mar\(0) & ((\memory|memory~33070_combout\))) ) ) ) # ( !\memory|memory~33067_combout\ & ( 
-- \memory|mar\(1) & ( (!\memory|mar\(0) & (\memory|memory~33069_combout\)) # (\memory|mar\(0) & ((\memory|memory~33070_combout\))) ) ) ) # ( \memory|memory~33067_combout\ & ( !\memory|mar\(1) & ( (!\memory|mar\(0)) # (\memory|memory~33068_combout\) ) ) ) # 
-- ( !\memory|memory~33067_combout\ & ( !\memory|mar\(1) & ( (\memory|memory~33068_combout\ & \memory|mar\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33069_combout\,
	datab => \memory|ALT_INV_memory~33070_combout\,
	datac => \memory|ALT_INV_memory~33068_combout\,
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_memory~33067_combout\,
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~33071_combout\);

-- Location: LABCELL_X18_Y15_N42
\memory|memory~33082\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33082_combout\ = ( \memory|memory~33071_combout\ & ( \memory|mar\(5) & ( (!\memory|mar\(4) & (\memory|memory~33076_combout\)) # (\memory|mar\(4) & ((\memory|memory~33081_combout\))) ) ) ) # ( !\memory|memory~33071_combout\ & ( 
-- \memory|mar\(5) & ( (!\memory|mar\(4) & (\memory|memory~33076_combout\)) # (\memory|mar\(4) & ((\memory|memory~33081_combout\))) ) ) ) # ( \memory|memory~33071_combout\ & ( !\memory|mar\(5) & ( (\memory|mar\(4)) # (\memory|memory~33066_combout\) ) ) ) # ( 
-- !\memory|memory~33071_combout\ & ( !\memory|mar\(5) & ( (\memory|memory~33066_combout\ & !\memory|mar\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33066_combout\,
	datab => \memory|ALT_INV_memory~33076_combout\,
	datac => \memory|ALT_INV_memory~33081_combout\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~33071_combout\,
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33082_combout\);

-- Location: MLABCELL_X21_Y13_N21
\memory|sram_data_bus[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|sram_data_bus[7]~7_combout\ = ( \memory|memory~33082_combout\ & ( \memory|data_bus~0_combout\ & ( (\memory|mar\(6)) # (\memory|memory~33103_combout\) ) ) ) # ( !\memory|memory~33082_combout\ & ( \memory|data_bus~0_combout\ & ( 
-- (\memory|memory~33103_combout\ & !\memory|mar\(6)) ) ) ) # ( \memory|memory~33082_combout\ & ( !\memory|data_bus~0_combout\ & ( \memory|mdr\(7) ) ) ) # ( !\memory|memory~33082_combout\ & ( !\memory|data_bus~0_combout\ & ( \memory|mdr\(7) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mdr\(7),
	datab => \memory|ALT_INV_memory~33103_combout\,
	datad => \memory|ALT_INV_mar\(6),
	datae => \memory|ALT_INV_memory~33082_combout\,
	dataf => \memory|ALT_INV_data_bus~0_combout\,
	combout => \memory|sram_data_bus[7]~7_combout\);

-- Location: MLABCELL_X21_Y13_N3
\memory|mdr[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|mdr[7]~8_combout\ = ( \sys_clk~combout\ & ( \memory|sram_data_bus[7]~7_combout\ ) ) # ( !\sys_clk~combout\ & ( (!sram_state(1) & ((!sram_state(0) & (\memory|sram_data_bus[7]~7_combout\)) # (sram_state(0) & ((\data_bus[7]~7_combout\))))) # 
-- (sram_state(1) & (((\memory|sram_data_bus[7]~7_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100101111000011010010111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => ALT_INV_sram_state(0),
	datac => \memory|ALT_INV_sram_data_bus[7]~7_combout\,
	datad => \ALT_INV_data_bus[7]~7_combout\,
	dataf => \ALT_INV_sys_clk~combout\,
	combout => \memory|mdr[7]~8_combout\);

-- Location: LABCELL_X22_Y13_N21
\memory|mdr[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|mdr\(7) = ( \memory|mdr\(7) & ( (!\memory|mdr[1]~1_combout\) # (\memory|mdr[7]~8_combout\) ) ) # ( !\memory|mdr\(7) & ( (\memory|mdr[7]~8_combout\ & \memory|mdr[1]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \memory|ALT_INV_mdr[7]~8_combout\,
	datad => \memory|ALT_INV_mdr[1]~1_combout\,
	dataf => \memory|ALT_INV_mdr\(7),
	combout => \memory|mdr\(7));

-- Location: LABCELL_X22_Y13_N18
\data_bus[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[7]~7_combout\ = (!\Equal0~0_combout\ & ((!\memory|data_bus~0_combout\) # (\memory|mdr\(7))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010100010101000101010001010100010101000101010001010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~0_combout\,
	datab => \memory|ALT_INV_mdr\(7),
	datac => \memory|ALT_INV_data_bus~0_combout\,
	combout => \data_bus[7]~7_combout\);

-- Location: FF_X22_Y13_N35
\hex_data[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \data_bus[7]~7_combout\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hex_data[1][3]~q\);

-- Location: LABCELL_X23_Y8_N9
\state_mach|data_bus[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|data_bus[6]~6_combout\ = ( !\state_mach|count\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_count\(6),
	combout => \state_mach|data_bus[6]~6_combout\);

-- Location: FF_X23_Y8_N11
\state_mach|data_bus[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \state_mach|data_bus[6]~6_combout\,
	ena => \state_mach|count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|data_bus\(6));

-- Location: FF_X17_Y12_N34
\memory|memory~1462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1462_q\);

-- Location: FF_X16_Y13_N13
\memory|memory~1398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1398_q\);

-- Location: FF_X17_Y13_N50
\memory|memory~1526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1526_q\);

-- Location: FF_X16_Y13_N37
\memory|memory~1334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1334_q\);

-- Location: LABCELL_X17_Y13_N48
\memory|memory~33036\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33036_combout\ = ( \memory|memory~1526_q\ & ( \memory|memory~1334_q\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3))) # (\memory|memory~1462_q\))) # (\memory|mar\(2) & (((\memory|mar\(3)) # (\memory|memory~1398_q\)))) ) ) ) # ( 
-- !\memory|memory~1526_q\ & ( \memory|memory~1334_q\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3))) # (\memory|memory~1462_q\))) # (\memory|mar\(2) & (((\memory|memory~1398_q\ & !\memory|mar\(3))))) ) ) ) # ( \memory|memory~1526_q\ & ( 
-- !\memory|memory~1334_q\ & ( (!\memory|mar\(2) & (\memory|memory~1462_q\ & ((\memory|mar\(3))))) # (\memory|mar\(2) & (((\memory|mar\(3)) # (\memory|memory~1398_q\)))) ) ) ) # ( !\memory|memory~1526_q\ & ( !\memory|memory~1334_q\ & ( (!\memory|mar\(2) & 
-- (\memory|memory~1462_q\ & ((\memory|mar\(3))))) # (\memory|mar\(2) & (((\memory|memory~1398_q\ & !\memory|mar\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1462_q\,
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_memory~1398_q\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~1526_q\,
	dataf => \memory|ALT_INV_memory~1334_q\,
	combout => \memory|memory~33036_combout\);

-- Location: LABCELL_X19_Y17_N36
\memory|memory~1974feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1974feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~1974feeder_combout\);

-- Location: FF_X19_Y17_N38
\memory|memory~1974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1974feeder_combout\,
	ena => \memory|memory~33223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1974_q\);

-- Location: LABCELL_X13_Y13_N15
\memory|memory~1910feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1910feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~1910feeder_combout\);

-- Location: FF_X13_Y13_N16
\memory|memory~1910\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1910feeder_combout\,
	ena => \memory|memory~33215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1910_q\);

-- Location: FF_X19_Y17_N44
\memory|memory~2038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2038_q\);

-- Location: LABCELL_X19_Y17_N6
\memory|memory~1846feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1846feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~1846feeder_combout\);

-- Location: FF_X19_Y17_N8
\memory|memory~1846\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1846feeder_combout\,
	ena => \memory|memory~33207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1846_q\);

-- Location: LABCELL_X19_Y17_N42
\memory|memory~33038\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33038_combout\ = ( \memory|memory~2038_q\ & ( \memory|memory~1846_q\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3))) # (\memory|memory~1974_q\))) # (\memory|mar\(2) & (((\memory|mar\(3)) # (\memory|memory~1910_q\)))) ) ) ) # ( 
-- !\memory|memory~2038_q\ & ( \memory|memory~1846_q\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3))) # (\memory|memory~1974_q\))) # (\memory|mar\(2) & (((\memory|memory~1910_q\ & !\memory|mar\(3))))) ) ) ) # ( \memory|memory~2038_q\ & ( 
-- !\memory|memory~1846_q\ & ( (!\memory|mar\(2) & (\memory|memory~1974_q\ & ((\memory|mar\(3))))) # (\memory|mar\(2) & (((\memory|mar\(3)) # (\memory|memory~1910_q\)))) ) ) ) # ( !\memory|memory~2038_q\ & ( !\memory|memory~1846_q\ & ( (!\memory|mar\(2) & 
-- (\memory|memory~1974_q\ & ((\memory|mar\(3))))) # (\memory|mar\(2) & (((\memory|memory~1910_q\ & !\memory|mar\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1974_q\,
	datab => \memory|ALT_INV_memory~1910_q\,
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~2038_q\,
	dataf => \memory|ALT_INV_memory~1846_q\,
	combout => \memory|memory~33038_combout\);

-- Location: FF_X24_Y13_N2
\memory|memory~1590\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1590_q\);

-- Location: FF_X16_Y13_N4
\memory|memory~1654\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1654_q\);

-- Location: FF_X17_Y13_N44
\memory|memory~1782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1782_q\);

-- Location: FF_X17_Y12_N38
\memory|memory~1718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1718_q\);

-- Location: LABCELL_X17_Y13_N42
\memory|memory~33037\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33037_combout\ = ( \memory|memory~1782_q\ & ( \memory|memory~1718_q\ & ( ((!\memory|mar\(2) & (\memory|memory~1590_q\)) # (\memory|mar\(2) & ((\memory|memory~1654_q\)))) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~1782_q\ & ( 
-- \memory|memory~1718_q\ & ( (!\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~1590_q\))) # (\memory|mar\(2) & (((\memory|memory~1654_q\ & !\memory|mar\(3))))) ) ) ) # ( \memory|memory~1782_q\ & ( !\memory|memory~1718_q\ & ( (!\memory|mar\(2) & 
-- (\memory|memory~1590_q\ & ((!\memory|mar\(3))))) # (\memory|mar\(2) & (((\memory|mar\(3)) # (\memory|memory~1654_q\)))) ) ) ) # ( !\memory|memory~1782_q\ & ( !\memory|memory~1718_q\ & ( (!\memory|mar\(3) & ((!\memory|mar\(2) & (\memory|memory~1590_q\)) # 
-- (\memory|mar\(2) & ((\memory|memory~1654_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1590_q\,
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_memory~1654_q\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~1782_q\,
	dataf => \memory|ALT_INV_memory~1718_q\,
	combout => \memory|memory~33037_combout\);

-- Location: LABCELL_X27_Y13_N18
\memory|memory~1078feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1078feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~1078feeder_combout\);

-- Location: FF_X27_Y13_N20
\memory|memory~1078\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1078feeder_combout\,
	ena => \memory|memory~33201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1078_q\);

-- Location: FF_X27_Y13_N47
\memory|memory~1142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1142_q\);

-- Location: FF_X17_Y12_N55
\memory|memory~1206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1206_q\);

-- Location: FF_X27_Y13_N26
\memory|memory~1270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1270_q\);

-- Location: LABCELL_X27_Y13_N24
\memory|memory~33035\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33035_combout\ = ( \memory|memory~1270_q\ & ( \memory|mar\(2) & ( (\memory|mar\(3)) # (\memory|memory~1142_q\) ) ) ) # ( !\memory|memory~1270_q\ & ( \memory|mar\(2) & ( (\memory|memory~1142_q\ & !\memory|mar\(3)) ) ) ) # ( 
-- \memory|memory~1270_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & (\memory|memory~1078_q\)) # (\memory|mar\(3) & ((\memory|memory~1206_q\))) ) ) ) # ( !\memory|memory~1270_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & (\memory|memory~1078_q\)) # 
-- (\memory|mar\(3) & ((\memory|memory~1206_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1078_q\,
	datab => \memory|ALT_INV_memory~1142_q\,
	datac => \memory|ALT_INV_memory~1206_q\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~1270_q\,
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33035_combout\);

-- Location: LABCELL_X17_Y13_N6
\memory|memory~33039\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33039_combout\ = ( \memory|memory~33035_combout\ & ( \memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~33036_combout\)) # (\memory|mar\(5) & ((\memory|memory~33038_combout\))) ) ) ) # ( !\memory|memory~33035_combout\ & ( 
-- \memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~33036_combout\)) # (\memory|mar\(5) & ((\memory|memory~33038_combout\))) ) ) ) # ( \memory|memory~33035_combout\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5)) # (\memory|memory~33037_combout\) ) ) ) # 
-- ( !\memory|memory~33035_combout\ & ( !\memory|mar\(4) & ( (\memory|mar\(5) & \memory|memory~33037_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33036_combout\,
	datab => \memory|ALT_INV_mar\(5),
	datac => \memory|ALT_INV_memory~33038_combout\,
	datad => \memory|ALT_INV_memory~33037_combout\,
	datae => \memory|ALT_INV_memory~33035_combout\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~33039_combout\);

-- Location: FF_X21_Y11_N22
\memory|memory~1238\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1238_q\);

-- Location: LABCELL_X16_Y15_N42
\memory|memory~1750feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1750feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~1750feeder_combout\);

-- Location: FF_X16_Y15_N44
\memory|memory~1750\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1750feeder_combout\,
	ena => \memory|memory~33165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1750_q\);

-- Location: FF_X19_Y9_N41
\memory|memory~1494\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1494_q\);

-- Location: FF_X19_Y9_N20
\memory|memory~2006\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2006_q\);

-- Location: LABCELL_X19_Y9_N18
\memory|memory~33028\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33028_combout\ = ( \memory|memory~2006_q\ & ( \memory|mar\(5) & ( (\memory|memory~1750_q\) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~2006_q\ & ( \memory|mar\(5) & ( (!\memory|mar\(4) & \memory|memory~1750_q\) ) ) ) # ( 
-- \memory|memory~2006_q\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & (\memory|memory~1238_q\)) # (\memory|mar\(4) & ((\memory|memory~1494_q\))) ) ) ) # ( !\memory|memory~2006_q\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & (\memory|memory~1238_q\)) # 
-- (\memory|mar\(4) & ((\memory|memory~1494_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1238_q\,
	datab => \memory|ALT_INV_mar\(4),
	datac => \memory|ALT_INV_memory~1750_q\,
	datad => \memory|ALT_INV_memory~1494_q\,
	datae => \memory|ALT_INV_memory~2006_q\,
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33028_combout\);

-- Location: FF_X17_Y14_N43
\memory|memory~1366\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1366_q\);

-- Location: MLABCELL_X21_Y12_N54
\memory|memory~1110feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1110feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~1110feeder_combout\);

-- Location: FF_X21_Y12_N56
\memory|memory~1110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1110feeder_combout\,
	ena => \memory|memory~33145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1110_q\);

-- Location: FF_X17_Y14_N7
\memory|memory~1622\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1622_q\);

-- Location: FF_X21_Y12_N26
\memory|memory~1878\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1878_q\);

-- Location: MLABCELL_X21_Y12_N24
\memory|memory~33026\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33026_combout\ = ( \memory|memory~1878_q\ & ( \memory|mar\(5) & ( (\memory|memory~1622_q\) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~1878_q\ & ( \memory|mar\(5) & ( (!\memory|mar\(4) & \memory|memory~1622_q\) ) ) ) # ( 
-- \memory|memory~1878_q\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & ((\memory|memory~1110_q\))) # (\memory|mar\(4) & (\memory|memory~1366_q\)) ) ) ) # ( !\memory|memory~1878_q\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & ((\memory|memory~1110_q\))) # 
-- (\memory|mar\(4) & (\memory|memory~1366_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_memory~1366_q\,
	datac => \memory|ALT_INV_memory~1110_q\,
	datad => \memory|ALT_INV_memory~1622_q\,
	datae => \memory|ALT_INV_memory~1878_q\,
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33026_combout\);

-- Location: FF_X18_Y13_N37
\memory|memory~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1046_q\);

-- Location: LABCELL_X22_Y8_N24
\memory|memory~1302feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1302feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~1302feeder_combout\);

-- Location: FF_X22_Y8_N25
\memory|memory~1302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1302feeder_combout\,
	ena => \memory|memory~33139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1302_q\);

-- Location: FF_X22_Y8_N2
\memory|memory~1814\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1814_q\);

-- Location: LABCELL_X22_Y8_N6
\memory|memory~1558feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1558feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~1558feeder_combout\);

-- Location: FF_X22_Y8_N8
\memory|memory~1558\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1558feeder_combout\,
	ena => \memory|memory~33141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1558_q\);

-- Location: LABCELL_X22_Y8_N0
\memory|memory~33025\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33025_combout\ = ( \memory|memory~1814_q\ & ( \memory|memory~1558_q\ & ( ((!\memory|mar\(4) & (\memory|memory~1046_q\)) # (\memory|mar\(4) & ((\memory|memory~1302_q\)))) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~1814_q\ & ( 
-- \memory|memory~1558_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~1046_q\)) # (\memory|mar\(4) & ((\memory|memory~1302_q\))))) # (\memory|mar\(5) & (((!\memory|mar\(4))))) ) ) ) # ( \memory|memory~1814_q\ & ( !\memory|memory~1558_q\ & ( 
-- (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~1046_q\)) # (\memory|mar\(4) & ((\memory|memory~1302_q\))))) # (\memory|mar\(5) & (((\memory|mar\(4))))) ) ) ) # ( !\memory|memory~1814_q\ & ( !\memory|memory~1558_q\ & ( (!\memory|mar\(5) & 
-- ((!\memory|mar\(4) & (\memory|memory~1046_q\)) # (\memory|mar\(4) & ((\memory|memory~1302_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1046_q\,
	datab => \memory|ALT_INV_memory~1302_q\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~1814_q\,
	dataf => \memory|ALT_INV_memory~1558_q\,
	combout => \memory|memory~33025_combout\);

-- Location: LABCELL_X23_Y9_N24
\memory|memory~1686feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1686feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~1686feeder_combout\);

-- Location: FF_X23_Y9_N25
\memory|memory~1686\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1686feeder_combout\,
	ena => \memory|memory~33157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1686_q\);

-- Location: FF_X18_Y9_N19
\memory|memory~1174\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1174_q\);

-- Location: FF_X18_Y9_N7
\memory|memory~1430\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1430_q\);

-- Location: FF_X19_Y9_N44
\memory|memory~1942\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1942_q\);

-- Location: LABCELL_X19_Y9_N42
\memory|memory~33027\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33027_combout\ = ( \memory|memory~1942_q\ & ( \memory|mar\(5) & ( (\memory|mar\(4)) # (\memory|memory~1686_q\) ) ) ) # ( !\memory|memory~1942_q\ & ( \memory|mar\(5) & ( (\memory|memory~1686_q\ & !\memory|mar\(4)) ) ) ) # ( 
-- \memory|memory~1942_q\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & (\memory|memory~1174_q\)) # (\memory|mar\(4) & ((\memory|memory~1430_q\))) ) ) ) # ( !\memory|memory~1942_q\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & (\memory|memory~1174_q\)) # 
-- (\memory|mar\(4) & ((\memory|memory~1430_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1686_q\,
	datab => \memory|ALT_INV_memory~1174_q\,
	datac => \memory|ALT_INV_memory~1430_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~1942_q\,
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33027_combout\);

-- Location: LABCELL_X19_Y9_N0
\memory|memory~33029\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33029_combout\ = ( \memory|memory~33025_combout\ & ( \memory|memory~33027_combout\ & ( (!\memory|mar\(2)) # ((!\memory|mar\(3) & ((\memory|memory~33026_combout\))) # (\memory|mar\(3) & (\memory|memory~33028_combout\))) ) ) ) # ( 
-- !\memory|memory~33025_combout\ & ( \memory|memory~33027_combout\ & ( (!\memory|mar\(2) & (\memory|mar\(3))) # (\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~33026_combout\))) # (\memory|mar\(3) & (\memory|memory~33028_combout\)))) ) ) ) # ( 
-- \memory|memory~33025_combout\ & ( !\memory|memory~33027_combout\ & ( (!\memory|mar\(2) & (!\memory|mar\(3))) # (\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~33026_combout\))) # (\memory|mar\(3) & (\memory|memory~33028_combout\)))) ) ) ) # ( 
-- !\memory|memory~33025_combout\ & ( !\memory|memory~33027_combout\ & ( (\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~33026_combout\))) # (\memory|mar\(3) & (\memory|memory~33028_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_memory~33028_combout\,
	datad => \memory|ALT_INV_memory~33026_combout\,
	datae => \memory|ALT_INV_memory~33025_combout\,
	dataf => \memory|ALT_INV_memory~33027_combout\,
	combout => \memory|memory~33029_combout\);

-- Location: FF_X22_Y17_N17
\memory|memory~1574\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1574_q\);

-- Location: MLABCELL_X25_Y16_N36
\memory|memory~1062feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1062feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~1062feeder_combout\);

-- Location: FF_X25_Y16_N37
\memory|memory~1062\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1062feeder_combout\,
	ena => \memory|memory~33169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1062_q\);

-- Location: MLABCELL_X25_Y16_N30
\memory|memory~1318feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1318feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~1318feeder_combout\);

-- Location: FF_X25_Y16_N31
\memory|memory~1318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1318feeder_combout\,
	ena => \memory|memory~33171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1318_q\);

-- Location: FF_X22_Y17_N8
\memory|memory~1830\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1830_q\);

-- Location: LABCELL_X22_Y17_N6
\memory|memory~33030\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33030_combout\ = ( \memory|memory~1830_q\ & ( \memory|mar\(4) & ( (\memory|memory~1318_q\) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~1830_q\ & ( \memory|mar\(4) & ( (!\memory|mar\(5) & \memory|memory~1318_q\) ) ) ) # ( 
-- \memory|memory~1830_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~1062_q\))) # (\memory|mar\(5) & (\memory|memory~1574_q\)) ) ) ) # ( !\memory|memory~1830_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~1062_q\))) # 
-- (\memory|mar\(5) & (\memory|memory~1574_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~1574_q\,
	datac => \memory|ALT_INV_memory~1062_q\,
	datad => \memory|ALT_INV_memory~1318_q\,
	datae => \memory|ALT_INV_memory~1830_q\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~33030_combout\);

-- Location: LABCELL_X11_Y13_N6
\memory|memory~1446feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1446feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~1446feeder_combout\);

-- Location: FF_X11_Y13_N8
\memory|memory~1446\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1446feeder_combout\,
	ena => \memory|memory~33187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1446_q\);

-- Location: FF_X11_Y13_N2
\memory|memory~1702\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1702_q\);

-- Location: FF_X11_Y13_N20
\memory|memory~1958\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1958_q\);

-- Location: LABCELL_X17_Y11_N36
\memory|memory~1190feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1190feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~1190feeder_combout\);

-- Location: FF_X17_Y11_N38
\memory|memory~1190\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1190feeder_combout\,
	ena => \memory|memory~33185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1190_q\);

-- Location: LABCELL_X11_Y13_N18
\memory|memory~33032\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33032_combout\ = ( \memory|memory~1958_q\ & ( \memory|memory~1190_q\ & ( (!\memory|mar\(4) & (((!\memory|mar\(5)) # (\memory|memory~1702_q\)))) # (\memory|mar\(4) & (((\memory|mar\(5))) # (\memory|memory~1446_q\))) ) ) ) # ( 
-- !\memory|memory~1958_q\ & ( \memory|memory~1190_q\ & ( (!\memory|mar\(4) & (((!\memory|mar\(5)) # (\memory|memory~1702_q\)))) # (\memory|mar\(4) & (\memory|memory~1446_q\ & ((!\memory|mar\(5))))) ) ) ) # ( \memory|memory~1958_q\ & ( 
-- !\memory|memory~1190_q\ & ( (!\memory|mar\(4) & (((\memory|memory~1702_q\ & \memory|mar\(5))))) # (\memory|mar\(4) & (((\memory|mar\(5))) # (\memory|memory~1446_q\))) ) ) ) # ( !\memory|memory~1958_q\ & ( !\memory|memory~1190_q\ & ( (!\memory|mar\(4) & 
-- (((\memory|memory~1702_q\ & \memory|mar\(5))))) # (\memory|mar\(4) & (\memory|memory~1446_q\ & ((!\memory|mar\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_memory~1446_q\,
	datac => \memory|ALT_INV_memory~1702_q\,
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_memory~1958_q\,
	dataf => \memory|ALT_INV_memory~1190_q\,
	combout => \memory|memory~33032_combout\);

-- Location: FF_X27_Y11_N52
\memory|memory~1126\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1126_q\);

-- Location: FF_X24_Y9_N26
\memory|memory~1382\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1382_q\);

-- Location: FF_X24_Y9_N14
\memory|memory~1894\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1894_q\);

-- Location: FF_X24_Y9_N44
\memory|memory~1638\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1638_q\);

-- Location: LABCELL_X24_Y9_N12
\memory|memory~33031\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33031_combout\ = ( \memory|memory~1894_q\ & ( \memory|memory~1638_q\ & ( ((!\memory|mar\(4) & (\memory|memory~1126_q\)) # (\memory|mar\(4) & ((\memory|memory~1382_q\)))) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~1894_q\ & ( 
-- \memory|memory~1638_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~1126_q\)) # (\memory|mar\(4) & ((\memory|memory~1382_q\))))) # (\memory|mar\(5) & (((!\memory|mar\(4))))) ) ) ) # ( \memory|memory~1894_q\ & ( !\memory|memory~1638_q\ & ( 
-- (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~1126_q\)) # (\memory|mar\(4) & ((\memory|memory~1382_q\))))) # (\memory|mar\(5) & (((\memory|mar\(4))))) ) ) ) # ( !\memory|memory~1894_q\ & ( !\memory|memory~1638_q\ & ( (!\memory|mar\(5) & 
-- ((!\memory|mar\(4) & (\memory|memory~1126_q\)) # (\memory|mar\(4) & ((\memory|memory~1382_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000011111101110111000011000111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1126_q\,
	datab => \memory|ALT_INV_mar\(5),
	datac => \memory|ALT_INV_memory~1382_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~1894_q\,
	dataf => \memory|ALT_INV_memory~1638_q\,
	combout => \memory|memory~33031_combout\);

-- Location: FF_X23_Y15_N49
\memory|memory~1510\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1510_q\);

-- Location: FF_X23_Y9_N55
\memory|memory~1766\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1766_q\);

-- Location: FF_X16_Y11_N14
\memory|memory~2022\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2022_q\);

-- Location: FF_X16_Y11_N8
\memory|memory~1254\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1254_q\);

-- Location: LABCELL_X16_Y11_N12
\memory|memory~33033\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33033_combout\ = ( \memory|memory~2022_q\ & ( \memory|memory~1254_q\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4))) # (\memory|memory~1510_q\))) # (\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~1766_q\)))) ) ) ) # ( 
-- !\memory|memory~2022_q\ & ( \memory|memory~1254_q\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4))) # (\memory|memory~1510_q\))) # (\memory|mar\(5) & (((\memory|memory~1766_q\ & !\memory|mar\(4))))) ) ) ) # ( \memory|memory~2022_q\ & ( 
-- !\memory|memory~1254_q\ & ( (!\memory|mar\(5) & (\memory|memory~1510_q\ & ((\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~1766_q\)))) ) ) ) # ( !\memory|memory~2022_q\ & ( !\memory|memory~1254_q\ & ( (!\memory|mar\(5) & 
-- (\memory|memory~1510_q\ & ((\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|memory~1766_q\ & !\memory|mar\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1510_q\,
	datab => \memory|ALT_INV_mar\(5),
	datac => \memory|ALT_INV_memory~1766_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~2022_q\,
	dataf => \memory|ALT_INV_memory~1254_q\,
	combout => \memory|memory~33033_combout\);

-- Location: LABCELL_X10_Y13_N18
\memory|memory~33034\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33034_combout\ = ( \memory|memory~33033_combout\ & ( \memory|mar\(2) & ( (\memory|memory~33031_combout\) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~33033_combout\ & ( \memory|mar\(2) & ( (!\memory|mar\(3) & \memory|memory~33031_combout\) 
-- ) ) ) # ( \memory|memory~33033_combout\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & (\memory|memory~33030_combout\)) # (\memory|mar\(3) & ((\memory|memory~33032_combout\))) ) ) ) # ( !\memory|memory~33033_combout\ & ( !\memory|mar\(2) & ( 
-- (!\memory|mar\(3) & (\memory|memory~33030_combout\)) # (\memory|mar\(3) & ((\memory|memory~33032_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33030_combout\,
	datab => \memory|ALT_INV_memory~33032_combout\,
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_memory~33031_combout\,
	datae => \memory|ALT_INV_memory~33033_combout\,
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33034_combout\);

-- Location: LABCELL_X12_Y13_N24
\memory|memory~1158feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1158feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~1158feeder_combout\);

-- Location: FF_X12_Y13_N26
\memory|memory~1158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1158feeder_combout\,
	ena => \memory|memory~33121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1158_q\);

-- Location: FF_X21_Y15_N2
\memory|memory~1414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1414_q\);

-- Location: FF_X12_Y13_N35
\memory|memory~1926\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1926_q\);

-- Location: LABCELL_X12_Y13_N6
\memory|memory~1670feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1670feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~1670feeder_combout\);

-- Location: FF_X12_Y13_N8
\memory|memory~1670\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1670feeder_combout\,
	ena => \memory|memory~33125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1670_q\);

-- Location: LABCELL_X12_Y13_N33
\memory|memory~33022\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33022_combout\ = ( \memory|memory~1926_q\ & ( \memory|memory~1670_q\ & ( ((!\memory|mar\(4) & (\memory|memory~1158_q\)) # (\memory|mar\(4) & ((\memory|memory~1414_q\)))) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~1926_q\ & ( 
-- \memory|memory~1670_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~1158_q\)) # (\memory|mar\(4) & ((\memory|memory~1414_q\))))) # (\memory|mar\(5) & (((!\memory|mar\(4))))) ) ) ) # ( \memory|memory~1926_q\ & ( !\memory|memory~1670_q\ & ( 
-- (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~1158_q\)) # (\memory|mar\(4) & ((\memory|memory~1414_q\))))) # (\memory|mar\(5) & (((\memory|mar\(4))))) ) ) ) # ( !\memory|memory~1926_q\ & ( !\memory|memory~1670_q\ & ( (!\memory|mar\(5) & 
-- ((!\memory|mar\(4) & (\memory|memory~1158_q\)) # (\memory|mar\(4) & ((\memory|memory~1414_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1158_q\,
	datab => \memory|ALT_INV_memory~1414_q\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~1926_q\,
	dataf => \memory|ALT_INV_memory~1670_q\,
	combout => \memory|memory~33022_combout\);

-- Location: FF_X27_Y15_N31
\memory|memory~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1030_q\);

-- Location: FF_X24_Y15_N25
\memory|memory~1286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1286_q\);

-- Location: FF_X25_Y13_N8
\memory|memory~1798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1798_q\);

-- Location: FF_X25_Y13_N41
\memory|memory~1542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1542_q\);

-- Location: MLABCELL_X25_Y13_N6
\memory|memory~33020\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33020_combout\ = ( \memory|memory~1798_q\ & ( \memory|memory~1542_q\ & ( ((!\memory|mar\(4) & (\memory|memory~1030_q\)) # (\memory|mar\(4) & ((\memory|memory~1286_q\)))) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~1798_q\ & ( 
-- \memory|memory~1542_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~1030_q\)) # (\memory|mar\(4) & ((\memory|memory~1286_q\))))) # (\memory|mar\(5) & (((!\memory|mar\(4))))) ) ) ) # ( \memory|memory~1798_q\ & ( !\memory|memory~1542_q\ & ( 
-- (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~1030_q\)) # (\memory|mar\(4) & ((\memory|memory~1286_q\))))) # (\memory|mar\(5) & (((\memory|mar\(4))))) ) ) ) # ( !\memory|memory~1798_q\ & ( !\memory|memory~1542_q\ & ( (!\memory|mar\(5) & 
-- ((!\memory|mar\(4) & (\memory|memory~1030_q\)) # (\memory|mar\(4) & ((\memory|memory~1286_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~1030_q\,
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_memory~1286_q\,
	datae => \memory|ALT_INV_memory~1798_q\,
	dataf => \memory|ALT_INV_memory~1542_q\,
	combout => \memory|memory~33020_combout\);

-- Location: FF_X21_Y9_N26
\memory|memory~1094\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1094_q\);

-- Location: FF_X17_Y14_N37
\memory|memory~1350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1350_q\);

-- Location: FF_X21_Y9_N56
\memory|memory~1606\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1606_q\);

-- Location: FF_X21_Y9_N20
\memory|memory~1862\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1862_q\);

-- Location: MLABCELL_X21_Y9_N18
\memory|memory~33021\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33021_combout\ = ( \memory|memory~1862_q\ & ( \memory|mar\(4) & ( (\memory|mar\(5)) # (\memory|memory~1350_q\) ) ) ) # ( !\memory|memory~1862_q\ & ( \memory|mar\(4) & ( (\memory|memory~1350_q\ & !\memory|mar\(5)) ) ) ) # ( 
-- \memory|memory~1862_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~1094_q\)) # (\memory|mar\(5) & ((\memory|memory~1606_q\))) ) ) ) # ( !\memory|memory~1862_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~1094_q\)) # 
-- (\memory|mar\(5) & ((\memory|memory~1606_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1094_q\,
	datab => \memory|ALT_INV_memory~1350_q\,
	datac => \memory|ALT_INV_memory~1606_q\,
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_memory~1862_q\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~33021_combout\);

-- Location: FF_X21_Y11_N35
\memory|memory~1222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1222_q\);

-- Location: FF_X24_Y15_N1
\memory|memory~1478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1478_q\);

-- Location: LABCELL_X16_Y15_N18
\memory|memory~1734feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1734feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~1734feeder_combout\);

-- Location: FF_X16_Y15_N19
\memory|memory~1734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1734feeder_combout\,
	ena => \memory|memory~33133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1734_q\);

-- Location: FF_X17_Y15_N32
\memory|memory~1990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1990_q\);

-- Location: LABCELL_X17_Y15_N30
\memory|memory~33023\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33023_combout\ = ( \memory|memory~1990_q\ & ( \memory|mar\(5) & ( (\memory|memory~1734_q\) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~1990_q\ & ( \memory|mar\(5) & ( (!\memory|mar\(4) & \memory|memory~1734_q\) ) ) ) # ( 
-- \memory|memory~1990_q\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & (\memory|memory~1222_q\)) # (\memory|mar\(4) & ((\memory|memory~1478_q\))) ) ) ) # ( !\memory|memory~1990_q\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & (\memory|memory~1222_q\)) # 
-- (\memory|mar\(4) & ((\memory|memory~1478_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1222_q\,
	datab => \memory|ALT_INV_mar\(4),
	datac => \memory|ALT_INV_memory~1478_q\,
	datad => \memory|ALT_INV_memory~1734_q\,
	datae => \memory|ALT_INV_memory~1990_q\,
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33023_combout\);

-- Location: LABCELL_X12_Y13_N18
\memory|memory~33024\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33024_combout\ = ( \memory|memory~33023_combout\ & ( \memory|mar\(2) & ( (\memory|memory~33021_combout\) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~33023_combout\ & ( \memory|mar\(2) & ( (!\memory|mar\(3) & \memory|memory~33021_combout\) 
-- ) ) ) # ( \memory|memory~33023_combout\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & ((\memory|memory~33020_combout\))) # (\memory|mar\(3) & (\memory|memory~33022_combout\)) ) ) ) # ( !\memory|memory~33023_combout\ & ( !\memory|mar\(2) & ( 
-- (!\memory|mar\(3) & ((\memory|memory~33020_combout\))) # (\memory|mar\(3) & (\memory|memory~33022_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33022_combout\,
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_memory~33020_combout\,
	datad => \memory|ALT_INV_memory~33021_combout\,
	datae => \memory|ALT_INV_memory~33023_combout\,
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~33024_combout\);

-- Location: LABCELL_X11_Y13_N3
\memory|memory~33040\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33040_combout\ = ( \memory|mar\(0) & ( \memory|memory~33024_combout\ & ( (!\memory|mar\(1) & ((\memory|memory~33029_combout\))) # (\memory|mar\(1) & (\memory|memory~33039_combout\)) ) ) ) # ( !\memory|mar\(0) & ( 
-- \memory|memory~33024_combout\ & ( (!\memory|mar\(1)) # (\memory|memory~33034_combout\) ) ) ) # ( \memory|mar\(0) & ( !\memory|memory~33024_combout\ & ( (!\memory|mar\(1) & ((\memory|memory~33029_combout\))) # (\memory|mar\(1) & 
-- (\memory|memory~33039_combout\)) ) ) ) # ( !\memory|mar\(0) & ( !\memory|memory~33024_combout\ & ( (\memory|memory~33034_combout\ & \memory|mar\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33039_combout\,
	datab => \memory|ALT_INV_memory~33029_combout\,
	datac => \memory|ALT_INV_memory~33034_combout\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_mar\(0),
	dataf => \memory|ALT_INV_memory~33024_combout\,
	combout => \memory|memory~33040_combout\);

-- Location: FF_X16_Y16_N10
\memory|memory~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~342_q\);

-- Location: LABCELL_X16_Y12_N21
\memory|memory~406feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~406feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~406feeder_combout\);

-- Location: FF_X16_Y12_N22
\memory|memory~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~406feeder_combout\,
	ena => \memory|memory~33254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~406_q\);

-- Location: FF_X24_Y16_N8
\memory|memory~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~470_q\);

-- Location: MLABCELL_X21_Y16_N33
\memory|memory~278feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~278feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~278feeder_combout\);

-- Location: FF_X21_Y16_N35
\memory|memory~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~278feeder_combout\,
	ena => \memory|memory~33252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~278_q\);

-- Location: LABCELL_X24_Y16_N6
\memory|memory~33047\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33047_combout\ = ( \memory|memory~470_q\ & ( \memory|memory~278_q\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3)) # ((\memory|memory~406_q\)))) # (\memory|mar\(2) & (((\memory|memory~342_q\)) # (\memory|mar\(3)))) ) ) ) # ( 
-- !\memory|memory~470_q\ & ( \memory|memory~278_q\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3)) # ((\memory|memory~406_q\)))) # (\memory|mar\(2) & (!\memory|mar\(3) & (\memory|memory~342_q\))) ) ) ) # ( \memory|memory~470_q\ & ( !\memory|memory~278_q\ & ( 
-- (!\memory|mar\(2) & (\memory|mar\(3) & ((\memory|memory~406_q\)))) # (\memory|mar\(2) & (((\memory|memory~342_q\)) # (\memory|mar\(3)))) ) ) ) # ( !\memory|memory~470_q\ & ( !\memory|memory~278_q\ & ( (!\memory|mar\(2) & (\memory|mar\(3) & 
-- ((\memory|memory~406_q\)))) # (\memory|mar\(2) & (!\memory|mar\(3) & (\memory|memory~342_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000101010011011110001100101011101001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_memory~342_q\,
	datad => \memory|ALT_INV_memory~406_q\,
	datae => \memory|ALT_INV_memory~470_q\,
	dataf => \memory|ALT_INV_memory~278_q\,
	combout => \memory|memory~33047_combout\);

-- Location: MLABCELL_X21_Y8_N15
\memory|memory~358feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~358feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~358feeder_combout\);

-- Location: FF_X21_Y8_N17
\memory|memory~358\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~358feeder_combout\,
	ena => \memory|memory~33257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~358_q\);

-- Location: FF_X22_Y12_N38
\memory|memory~422\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~422_q\);

-- Location: FF_X22_Y12_N44
\memory|memory~486\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~486_q\);

-- Location: FF_X18_Y12_N44
\memory|memory~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~294_q\);

-- Location: LABCELL_X22_Y12_N42
\memory|memory~33048\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33048_combout\ = ( \memory|memory~486_q\ & ( \memory|memory~294_q\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3)) # (\memory|memory~422_q\)))) # (\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~358_q\))) ) ) ) # ( 
-- !\memory|memory~486_q\ & ( \memory|memory~294_q\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3)) # (\memory|memory~422_q\)))) # (\memory|mar\(2) & (\memory|memory~358_q\ & ((!\memory|mar\(3))))) ) ) ) # ( \memory|memory~486_q\ & ( !\memory|memory~294_q\ & ( 
-- (!\memory|mar\(2) & (((\memory|memory~422_q\ & \memory|mar\(3))))) # (\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~358_q\))) ) ) ) # ( !\memory|memory~486_q\ & ( !\memory|memory~294_q\ & ( (!\memory|mar\(2) & (((\memory|memory~422_q\ & 
-- \memory|mar\(3))))) # (\memory|mar\(2) & (\memory|memory~358_q\ & ((!\memory|mar\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_memory~358_q\,
	datac => \memory|ALT_INV_memory~422_q\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~486_q\,
	dataf => \memory|ALT_INV_memory~294_q\,
	combout => \memory|memory~33048_combout\);

-- Location: FF_X23_Y16_N19
\memory|memory~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~310_q\);

-- Location: FF_X23_Y16_N49
\memory|memory~374\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~374_q\);

-- Location: LABCELL_X27_Y9_N15
\memory|memory~438feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~438feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~438feeder_combout\);

-- Location: FF_X27_Y9_N16
\memory|memory~438\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~438feeder_combout\,
	ena => \memory|memory~33262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~438_q\);

-- Location: FF_X23_Y14_N2
\memory|memory~502\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~502_q\);

-- Location: LABCELL_X23_Y14_N0
\memory|memory~33049\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33049_combout\ = ( \memory|memory~502_q\ & ( \memory|mar\(3) & ( (\memory|memory~438_q\) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~502_q\ & ( \memory|mar\(3) & ( (!\memory|mar\(2) & \memory|memory~438_q\) ) ) ) # ( \memory|memory~502_q\ 
-- & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & (\memory|memory~310_q\)) # (\memory|mar\(2) & ((\memory|memory~374_q\))) ) ) ) # ( !\memory|memory~502_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & (\memory|memory~310_q\)) # (\memory|mar\(2) & 
-- ((\memory|memory~374_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_memory~310_q\,
	datac => \memory|ALT_INV_memory~374_q\,
	datad => \memory|ALT_INV_memory~438_q\,
	datae => \memory|ALT_INV_memory~502_q\,
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~33049_combout\);

-- Location: FF_X27_Y12_N47
\memory|memory~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~390_q\);

-- Location: LABCELL_X27_Y14_N57
\memory|memory~326feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~326feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~326feeder_combout\);

-- Location: FF_X27_Y14_N58
\memory|memory~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~326feeder_combout\,
	ena => \memory|memory~33249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~326_q\);

-- Location: FF_X17_Y10_N8
\memory|memory~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~454_q\);

-- Location: FF_X22_Y16_N49
\memory|memory~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~262_q\);

-- Location: LABCELL_X17_Y10_N6
\memory|memory~33046\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33046_combout\ = ( \memory|memory~454_q\ & ( \memory|memory~262_q\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3))) # (\memory|memory~390_q\))) # (\memory|mar\(2) & (((\memory|mar\(3)) # (\memory|memory~326_q\)))) ) ) ) # ( 
-- !\memory|memory~454_q\ & ( \memory|memory~262_q\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3))) # (\memory|memory~390_q\))) # (\memory|mar\(2) & (((\memory|memory~326_q\ & !\memory|mar\(3))))) ) ) ) # ( \memory|memory~454_q\ & ( !\memory|memory~262_q\ & ( 
-- (!\memory|mar\(2) & (\memory|memory~390_q\ & ((\memory|mar\(3))))) # (\memory|mar\(2) & (((\memory|mar\(3)) # (\memory|memory~326_q\)))) ) ) ) # ( !\memory|memory~454_q\ & ( !\memory|memory~262_q\ & ( (!\memory|mar\(2) & (\memory|memory~390_q\ & 
-- ((\memory|mar\(3))))) # (\memory|mar\(2) & (((\memory|memory~326_q\ & !\memory|mar\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_memory~390_q\,
	datac => \memory|ALT_INV_memory~326_q\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~454_q\,
	dataf => \memory|ALT_INV_memory~262_q\,
	combout => \memory|memory~33046_combout\);

-- Location: LABCELL_X17_Y10_N51
\memory|memory~33050\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33050_combout\ = ( \memory|memory~33049_combout\ & ( \memory|memory~33046_combout\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1)) # (\memory|memory~33048_combout\)))) # (\memory|mar\(0) & (((\memory|mar\(1))) # 
-- (\memory|memory~33047_combout\))) ) ) ) # ( !\memory|memory~33049_combout\ & ( \memory|memory~33046_combout\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1)) # (\memory|memory~33048_combout\)))) # (\memory|mar\(0) & (\memory|memory~33047_combout\ & 
-- ((!\memory|mar\(1))))) ) ) ) # ( \memory|memory~33049_combout\ & ( !\memory|memory~33046_combout\ & ( (!\memory|mar\(0) & (((\memory|memory~33048_combout\ & \memory|mar\(1))))) # (\memory|mar\(0) & (((\memory|mar\(1))) # (\memory|memory~33047_combout\))) 
-- ) ) ) # ( !\memory|memory~33049_combout\ & ( !\memory|memory~33046_combout\ & ( (!\memory|mar\(0) & (((\memory|memory~33048_combout\ & \memory|mar\(1))))) # (\memory|mar\(0) & (\memory|memory~33047_combout\ & ((!\memory|mar\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_memory~33047_combout\,
	datac => \memory|ALT_INV_memory~33048_combout\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~33049_combout\,
	dataf => \memory|ALT_INV_memory~33046_combout\,
	combout => \memory|memory~33050_combout\);

-- Location: FF_X10_Y13_N49
\memory|memory~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~982_q\);

-- Location: FF_X10_Y13_N7
\memory|memory~1014\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1014_q\);

-- Location: FF_X22_Y14_N2
\memory|memory~998\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~998_q\);

-- Location: FF_X28_Y12_N28
\memory|memory~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~966_q\);

-- Location: LABCELL_X22_Y14_N0
\memory|memory~33059\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33059_combout\ = ( \memory|memory~998_q\ & ( \memory|memory~966_q\ & ( (!\memory|mar\(0)) # ((!\memory|mar\(1) & (\memory|memory~982_q\)) # (\memory|mar\(1) & ((\memory|memory~1014_q\)))) ) ) ) # ( !\memory|memory~998_q\ & ( 
-- \memory|memory~966_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1))))) # (\memory|mar\(0) & ((!\memory|mar\(1) & (\memory|memory~982_q\)) # (\memory|mar\(1) & ((\memory|memory~1014_q\))))) ) ) ) # ( \memory|memory~998_q\ & ( !\memory|memory~966_q\ & ( 
-- (!\memory|mar\(0) & (((\memory|mar\(1))))) # (\memory|mar\(0) & ((!\memory|mar\(1) & (\memory|memory~982_q\)) # (\memory|mar\(1) & ((\memory|memory~1014_q\))))) ) ) ) # ( !\memory|memory~998_q\ & ( !\memory|memory~966_q\ & ( (\memory|mar\(0) & 
-- ((!\memory|mar\(1) & (\memory|memory~982_q\)) # (\memory|mar\(1) & ((\memory|memory~1014_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~982_q\,
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_memory~1014_q\,
	datae => \memory|ALT_INV_memory~998_q\,
	dataf => \memory|ALT_INV_memory~966_q\,
	combout => \memory|memory~33059_combout\);

-- Location: FF_X22_Y10_N38
\memory|memory~918\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~918_q\);

-- Location: FF_X28_Y12_N53
\memory|memory~902\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~902_q\);

-- Location: FF_X22_Y10_N8
\memory|memory~934\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~934_q\);

-- Location: FF_X22_Y10_N14
\memory|memory~950\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~950_q\);

-- Location: LABCELL_X22_Y10_N12
\memory|memory~33058\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33058_combout\ = ( \memory|memory~950_q\ & ( \memory|mar\(1) & ( (\memory|memory~934_q\) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~950_q\ & ( \memory|mar\(1) & ( (!\memory|mar\(0) & \memory|memory~934_q\) ) ) ) # ( \memory|memory~950_q\ 
-- & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & ((\memory|memory~902_q\))) # (\memory|mar\(0) & (\memory|memory~918_q\)) ) ) ) # ( !\memory|memory~950_q\ & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & ((\memory|memory~902_q\))) # (\memory|mar\(0) & 
-- (\memory|memory~918_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~918_q\,
	datab => \memory|ALT_INV_memory~902_q\,
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_memory~934_q\,
	datae => \memory|ALT_INV_memory~950_q\,
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~33058_combout\);

-- Location: LABCELL_X18_Y14_N18
\memory|memory~774feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~774feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~774feeder_combout\);

-- Location: FF_X18_Y14_N19
\memory|memory~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~774feeder_combout\,
	ena => \memory|memory~33280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~774_q\);

-- Location: LABCELL_X18_Y10_N18
\memory|memory~806feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~806feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~806feeder_combout\);

-- Location: FF_X18_Y10_N20
\memory|memory~806\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~806feeder_combout\,
	ena => \memory|memory~33288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~806_q\);

-- Location: FF_X19_Y14_N56
\memory|memory~822\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~822_q\);

-- Location: FF_X19_Y16_N37
\memory|memory~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~790_q\);

-- Location: LABCELL_X19_Y14_N54
\memory|memory~33056\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33056_combout\ = ( \memory|memory~822_q\ & ( \memory|memory~790_q\ & ( ((!\memory|mar\(1) & (\memory|memory~774_q\)) # (\memory|mar\(1) & ((\memory|memory~806_q\)))) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~822_q\ & ( 
-- \memory|memory~790_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & (\memory|memory~774_q\)) # (\memory|mar\(1) & ((\memory|memory~806_q\))))) # (\memory|mar\(0) & (!\memory|mar\(1))) ) ) ) # ( \memory|memory~822_q\ & ( !\memory|memory~790_q\ & ( 
-- (!\memory|mar\(0) & ((!\memory|mar\(1) & (\memory|memory~774_q\)) # (\memory|mar\(1) & ((\memory|memory~806_q\))))) # (\memory|mar\(0) & (\memory|mar\(1))) ) ) ) # ( !\memory|memory~822_q\ & ( !\memory|memory~790_q\ & ( (!\memory|mar\(0) & 
-- ((!\memory|mar\(1) & (\memory|memory~774_q\)) # (\memory|mar\(1) & ((\memory|memory~806_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_memory~774_q\,
	datad => \memory|ALT_INV_memory~806_q\,
	datae => \memory|ALT_INV_memory~822_q\,
	dataf => \memory|ALT_INV_memory~790_q\,
	combout => \memory|memory~33056_combout\);

-- Location: FF_X28_Y12_N34
\memory|memory~838\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~838_q\);

-- Location: FF_X18_Y10_N25
\memory|memory~870\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~870_q\);

-- Location: FF_X23_Y8_N35
\memory|memory~886\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~886_q\);

-- Location: LABCELL_X23_Y5_N33
\memory|memory~854feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~854feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~854feeder_combout\);

-- Location: FF_X23_Y5_N34
\memory|memory~854\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~854feeder_combout\,
	ena => \memory|memory~33285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~854_q\);

-- Location: LABCELL_X23_Y8_N33
\memory|memory~33057\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33057_combout\ = ( \memory|memory~886_q\ & ( \memory|memory~854_q\ & ( ((!\memory|mar\(1) & (\memory|memory~838_q\)) # (\memory|mar\(1) & ((\memory|memory~870_q\)))) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~886_q\ & ( 
-- \memory|memory~854_q\ & ( (!\memory|mar\(1) & (((\memory|mar\(0))) # (\memory|memory~838_q\))) # (\memory|mar\(1) & (((\memory|memory~870_q\ & !\memory|mar\(0))))) ) ) ) # ( \memory|memory~886_q\ & ( !\memory|memory~854_q\ & ( (!\memory|mar\(1) & 
-- (\memory|memory~838_q\ & ((!\memory|mar\(0))))) # (\memory|mar\(1) & (((\memory|mar\(0)) # (\memory|memory~870_q\)))) ) ) ) # ( !\memory|memory~886_q\ & ( !\memory|memory~854_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & (\memory|memory~838_q\)) # 
-- (\memory|mar\(1) & ((\memory|memory~870_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~838_q\,
	datab => \memory|ALT_INV_memory~870_q\,
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_memory~886_q\,
	dataf => \memory|ALT_INV_memory~854_q\,
	combout => \memory|memory~33057_combout\);

-- Location: LABCELL_X22_Y10_N57
\memory|memory~33060\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33060_combout\ = ( \memory|memory~33056_combout\ & ( \memory|memory~33057_combout\ & ( (!\memory|mar\(3)) # ((!\memory|mar\(2) & ((\memory|memory~33058_combout\))) # (\memory|mar\(2) & (\memory|memory~33059_combout\))) ) ) ) # ( 
-- !\memory|memory~33056_combout\ & ( \memory|memory~33057_combout\ & ( (!\memory|mar\(2) & (((\memory|memory~33058_combout\ & \memory|mar\(3))))) # (\memory|mar\(2) & (((!\memory|mar\(3))) # (\memory|memory~33059_combout\))) ) ) ) # ( 
-- \memory|memory~33056_combout\ & ( !\memory|memory~33057_combout\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3)) # (\memory|memory~33058_combout\)))) # (\memory|mar\(2) & (\memory|memory~33059_combout\ & ((\memory|mar\(3))))) ) ) ) # ( 
-- !\memory|memory~33056_combout\ & ( !\memory|memory~33057_combout\ & ( (\memory|mar\(3) & ((!\memory|mar\(2) & ((\memory|memory~33058_combout\))) # (\memory|mar\(2) & (\memory|memory~33059_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101110011000001110100110011000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33059_combout\,
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_memory~33058_combout\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~33056_combout\,
	dataf => \memory|ALT_INV_memory~33057_combout\,
	combout => \memory|memory~33060_combout\);

-- Location: MLABCELL_X21_Y16_N0
\memory|memory~22feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~22feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~22feeder_combout\);

-- Location: FF_X21_Y16_N1
\memory|memory~22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~22feeder_combout\,
	ena => \memory|memory~33233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~22_q\);

-- Location: LABCELL_X16_Y12_N0
\memory|memory~150feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~150feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~150feeder_combout\);

-- Location: FF_X16_Y12_N2
\memory|memory~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~150feeder_combout\,
	ena => \memory|memory~33241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~150_q\);

-- Location: FF_X19_Y12_N26
\memory|memory~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~214_q\);

-- Location: FF_X16_Y16_N13
\memory|memory~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~86_q\);

-- Location: LABCELL_X19_Y12_N24
\memory|memory~33042\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33042_combout\ = ( \memory|memory~214_q\ & ( \memory|memory~86_q\ & ( ((!\memory|mar\(3) & (\memory|memory~22_q\)) # (\memory|mar\(3) & ((\memory|memory~150_q\)))) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~214_q\ & ( 
-- \memory|memory~86_q\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & (\memory|memory~22_q\)) # (\memory|mar\(3) & ((\memory|memory~150_q\))))) # (\memory|mar\(2) & (((!\memory|mar\(3))))) ) ) ) # ( \memory|memory~214_q\ & ( !\memory|memory~86_q\ & ( 
-- (!\memory|mar\(2) & ((!\memory|mar\(3) & (\memory|memory~22_q\)) # (\memory|mar\(3) & ((\memory|memory~150_q\))))) # (\memory|mar\(2) & (((\memory|mar\(3))))) ) ) ) # ( !\memory|memory~214_q\ & ( !\memory|memory~86_q\ & ( (!\memory|mar\(2) & 
-- ((!\memory|mar\(3) & (\memory|memory~22_q\)) # (\memory|mar\(3) & ((\memory|memory~150_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_memory~22_q\,
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_memory~150_q\,
	datae => \memory|ALT_INV_memory~214_q\,
	dataf => \memory|ALT_INV_memory~86_q\,
	combout => \memory|memory~33042_combout\);

-- Location: LABCELL_X27_Y14_N12
\memory|memory~70feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~70feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~70feeder_combout\);

-- Location: FF_X27_Y14_N13
\memory|memory~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~70feeder_combout\,
	ena => \memory|memory~33236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~70_q\);

-- Location: FF_X27_Y12_N1
\memory|memory~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~134_q\);

-- Location: FF_X25_Y12_N8
\memory|memory~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~198_q\);

-- Location: FF_X22_Y16_N43
\memory|memory~6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~6_q\);

-- Location: MLABCELL_X25_Y12_N6
\memory|memory~33041\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33041_combout\ = ( \memory|memory~198_q\ & ( \memory|memory~6_q\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2))) # (\memory|memory~70_q\))) # (\memory|mar\(3) & (((\memory|mar\(2)) # (\memory|memory~134_q\)))) ) ) ) # ( !\memory|memory~198_q\ 
-- & ( \memory|memory~6_q\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2))) # (\memory|memory~70_q\))) # (\memory|mar\(3) & (((\memory|memory~134_q\ & !\memory|mar\(2))))) ) ) ) # ( \memory|memory~198_q\ & ( !\memory|memory~6_q\ & ( (!\memory|mar\(3) & 
-- (\memory|memory~70_q\ & ((\memory|mar\(2))))) # (\memory|mar\(3) & (((\memory|mar\(2)) # (\memory|memory~134_q\)))) ) ) ) # ( !\memory|memory~198_q\ & ( !\memory|memory~6_q\ & ( (!\memory|mar\(3) & (\memory|memory~70_q\ & ((\memory|mar\(2))))) # 
-- (\memory|mar\(3) & (((\memory|memory~134_q\ & !\memory|mar\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~70_q\,
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_memory~134_q\,
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_memory~198_q\,
	dataf => \memory|ALT_INV_memory~6_q\,
	combout => \memory|memory~33041_combout\);

-- Location: LABCELL_X24_Y12_N30
\memory|memory~118feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~118feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~118feeder_combout\);

-- Location: FF_X24_Y12_N31
\memory|memory~118\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~118feeder_combout\,
	ena => \memory|memory~33239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~118_q\);

-- Location: FF_X25_Y10_N25
\memory|memory~182\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~182_q\);

-- Location: FF_X19_Y15_N56
\memory|memory~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~54_q\);

-- Location: FF_X19_Y12_N8
\memory|memory~246\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~246_q\);

-- Location: LABCELL_X19_Y12_N6
\memory|memory~33044\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33044_combout\ = ( \memory|memory~246_q\ & ( \memory|mar\(3) & ( (\memory|mar\(2)) # (\memory|memory~182_q\) ) ) ) # ( !\memory|memory~246_q\ & ( \memory|mar\(3) & ( (\memory|memory~182_q\ & !\memory|mar\(2)) ) ) ) # ( \memory|memory~246_q\ 
-- & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & ((\memory|memory~54_q\))) # (\memory|mar\(2) & (\memory|memory~118_q\)) ) ) ) # ( !\memory|memory~246_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & ((\memory|memory~54_q\))) # (\memory|mar\(2) & 
-- (\memory|memory~118_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~118_q\,
	datab => \memory|ALT_INV_memory~182_q\,
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_memory~54_q\,
	datae => \memory|ALT_INV_memory~246_q\,
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~33044_combout\);

-- Location: FF_X19_Y10_N19
\memory|memory~166\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~166_q\);

-- Location: MLABCELL_X21_Y8_N36
\memory|memory~102feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~102feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~102feeder_combout\);

-- Location: FF_X21_Y8_N37
\memory|memory~102\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~102feeder_combout\,
	ena => \memory|memory~33238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~102_q\);

-- Location: FF_X22_Y12_N2
\memory|memory~230\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~230_q\);

-- Location: FF_X18_Y12_N13
\memory|memory~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~38_q\);

-- Location: LABCELL_X22_Y12_N0
\memory|memory~33043\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33043_combout\ = ( \memory|memory~230_q\ & ( \memory|memory~38_q\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3))) # (\memory|memory~166_q\))) # (\memory|mar\(2) & (((\memory|mar\(3)) # (\memory|memory~102_q\)))) ) ) ) # ( 
-- !\memory|memory~230_q\ & ( \memory|memory~38_q\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3))) # (\memory|memory~166_q\))) # (\memory|mar\(2) & (((\memory|memory~102_q\ & !\memory|mar\(3))))) ) ) ) # ( \memory|memory~230_q\ & ( !\memory|memory~38_q\ & ( 
-- (!\memory|mar\(2) & (\memory|memory~166_q\ & ((\memory|mar\(3))))) # (\memory|mar\(2) & (((\memory|mar\(3)) # (\memory|memory~102_q\)))) ) ) ) # ( !\memory|memory~230_q\ & ( !\memory|memory~38_q\ & ( (!\memory|mar\(2) & (\memory|memory~166_q\ & 
-- ((\memory|mar\(3))))) # (\memory|mar\(2) & (((\memory|memory~102_q\ & !\memory|mar\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~166_q\,
	datab => \memory|ALT_INV_memory~102_q\,
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~230_q\,
	dataf => \memory|ALT_INV_memory~38_q\,
	combout => \memory|memory~33043_combout\);

-- Location: LABCELL_X19_Y12_N12
\memory|memory~33045\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33045_combout\ = ( \memory|memory~33043_combout\ & ( \memory|mar\(1) & ( (!\memory|mar\(0)) # (\memory|memory~33044_combout\) ) ) ) # ( !\memory|memory~33043_combout\ & ( \memory|mar\(1) & ( (\memory|mar\(0) & \memory|memory~33044_combout\) 
-- ) ) ) # ( \memory|memory~33043_combout\ & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & ((\memory|memory~33041_combout\))) # (\memory|mar\(0) & (\memory|memory~33042_combout\)) ) ) ) # ( !\memory|memory~33043_combout\ & ( !\memory|mar\(1) & ( 
-- (!\memory|mar\(0) & ((\memory|memory~33041_combout\))) # (\memory|mar\(0) & (\memory|memory~33042_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33042_combout\,
	datab => \memory|ALT_INV_memory~33041_combout\,
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_memory~33044_combout\,
	datae => \memory|ALT_INV_memory~33043_combout\,
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~33045_combout\);

-- Location: LABCELL_X24_Y11_N24
\memory|memory~534feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~534feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~534feeder_combout\);

-- Location: FF_X24_Y11_N25
\memory|memory~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~534feeder_combout\,
	ena => \memory|memory~33265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~534_q\);

-- Location: LABCELL_X24_Y11_N0
\memory|memory~598feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~598feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~598feeder_combout\);

-- Location: FF_X24_Y11_N1
\memory|memory~598\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~598feeder_combout\,
	ena => \memory|memory~33269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~598_q\);

-- Location: FF_X23_Y11_N32
\memory|memory~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~726_q\);

-- Location: LABCELL_X24_Y11_N54
\memory|memory~662feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~662feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~662feeder_combout\);

-- Location: FF_X24_Y11_N55
\memory|memory~662\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~662feeder_combout\,
	ena => \memory|memory~33273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~662_q\);

-- Location: LABCELL_X23_Y11_N30
\memory|memory~33052\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33052_combout\ = ( \memory|memory~726_q\ & ( \memory|memory~662_q\ & ( ((!\memory|mar\(2) & (\memory|memory~534_q\)) # (\memory|mar\(2) & ((\memory|memory~598_q\)))) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~726_q\ & ( 
-- \memory|memory~662_q\ & ( (!\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~534_q\))) # (\memory|mar\(2) & (((!\memory|mar\(3) & \memory|memory~598_q\)))) ) ) ) # ( \memory|memory~726_q\ & ( !\memory|memory~662_q\ & ( (!\memory|mar\(2) & 
-- (\memory|memory~534_q\ & (!\memory|mar\(3)))) # (\memory|mar\(2) & (((\memory|memory~598_q\) # (\memory|mar\(3))))) ) ) ) # ( !\memory|memory~726_q\ & ( !\memory|memory~662_q\ & ( (!\memory|mar\(3) & ((!\memory|mar\(2) & (\memory|memory~534_q\)) # 
-- (\memory|mar\(2) & ((\memory|memory~598_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~534_q\,
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_memory~598_q\,
	datae => \memory|ALT_INV_memory~726_q\,
	dataf => \memory|ALT_INV_memory~662_q\,
	combout => \memory|memory~33052_combout\);

-- Location: FF_X23_Y13_N28
\memory|memory~566\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~566_q\);

-- Location: FF_X23_Y13_N49
\memory|memory~694\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~694_q\);

-- Location: FF_X23_Y10_N8
\memory|memory~758\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~758_q\);

-- Location: FF_X28_Y11_N55
\memory|memory~630\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~630_q\);

-- Location: LABCELL_X23_Y10_N6
\memory|memory~33054\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33054_combout\ = ( \memory|memory~758_q\ & ( \memory|memory~630_q\ & ( ((!\memory|mar\(3) & (\memory|memory~566_q\)) # (\memory|mar\(3) & ((\memory|memory~694_q\)))) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~758_q\ & ( 
-- \memory|memory~630_q\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & (\memory|memory~566_q\)) # (\memory|mar\(3) & ((\memory|memory~694_q\))))) # (\memory|mar\(2) & (((!\memory|mar\(3))))) ) ) ) # ( \memory|memory~758_q\ & ( !\memory|memory~630_q\ & ( 
-- (!\memory|mar\(2) & ((!\memory|mar\(3) & (\memory|memory~566_q\)) # (\memory|mar\(3) & ((\memory|memory~694_q\))))) # (\memory|mar\(2) & (((\memory|mar\(3))))) ) ) ) # ( !\memory|memory~758_q\ & ( !\memory|memory~630_q\ & ( (!\memory|mar\(2) & 
-- ((!\memory|mar\(3) & (\memory|memory~566_q\)) # (\memory|mar\(3) & ((\memory|memory~694_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~566_q\,
	datab => \memory|ALT_INV_memory~694_q\,
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~758_q\,
	dataf => \memory|ALT_INV_memory~630_q\,
	combout => \memory|memory~33054_combout\);

-- Location: FF_X24_Y10_N37
\memory|memory~614\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~614_q\);

-- Location: FF_X23_Y10_N37
\memory|memory~550\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~550_q\);

-- Location: FF_X19_Y12_N20
\memory|memory~742\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~742_q\);

-- Location: FF_X18_Y12_N25
\memory|memory~678\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~678_q\);

-- Location: LABCELL_X19_Y12_N18
\memory|memory~33053\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33053_combout\ = ( \memory|memory~742_q\ & ( \memory|memory~678_q\ & ( ((!\memory|mar\(2) & ((\memory|memory~550_q\))) # (\memory|mar\(2) & (\memory|memory~614_q\))) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~742_q\ & ( 
-- \memory|memory~678_q\ & ( (!\memory|mar\(2) & (((\memory|memory~550_q\) # (\memory|mar\(3))))) # (\memory|mar\(2) & (\memory|memory~614_q\ & (!\memory|mar\(3)))) ) ) ) # ( \memory|memory~742_q\ & ( !\memory|memory~678_q\ & ( (!\memory|mar\(2) & 
-- (((!\memory|mar\(3) & \memory|memory~550_q\)))) # (\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~614_q\))) ) ) ) # ( !\memory|memory~742_q\ & ( !\memory|memory~678_q\ & ( (!\memory|mar\(3) & ((!\memory|mar\(2) & ((\memory|memory~550_q\))) # 
-- (\memory|mar\(2) & (\memory|memory~614_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_memory~614_q\,
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_memory~550_q\,
	datae => \memory|ALT_INV_memory~742_q\,
	dataf => \memory|ALT_INV_memory~678_q\,
	combout => \memory|memory~33053_combout\);

-- Location: MLABCELL_X21_Y12_N42
\memory|memory~646feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~646feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \memory|memory~646feeder_combout\);

-- Location: FF_X21_Y12_N43
\memory|memory~646\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~646feeder_combout\,
	ena => \memory|memory~33272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~646_q\);

-- Location: FF_X27_Y11_N56
\memory|memory~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~518_q\);

-- Location: FF_X23_Y10_N32
\memory|memory~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~710_q\);

-- Location: FF_X27_Y11_N1
\memory|memory~582\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	ena => \memory|memory~33268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~582_q\);

-- Location: LABCELL_X23_Y10_N30
\memory|memory~33051\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33051_combout\ = ( \memory|memory~710_q\ & ( \memory|memory~582_q\ & ( ((!\memory|mar\(3) & ((\memory|memory~518_q\))) # (\memory|mar\(3) & (\memory|memory~646_q\))) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~710_q\ & ( 
-- \memory|memory~582_q\ & ( (!\memory|mar\(3) & (((\memory|memory~518_q\) # (\memory|mar\(2))))) # (\memory|mar\(3) & (\memory|memory~646_q\ & (!\memory|mar\(2)))) ) ) ) # ( \memory|memory~710_q\ & ( !\memory|memory~582_q\ & ( (!\memory|mar\(3) & 
-- (((!\memory|mar\(2) & \memory|memory~518_q\)))) # (\memory|mar\(3) & (((\memory|mar\(2))) # (\memory|memory~646_q\))) ) ) ) # ( !\memory|memory~710_q\ & ( !\memory|memory~582_q\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~518_q\))) # 
-- (\memory|mar\(3) & (\memory|memory~646_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(3),
	datab => \memory|ALT_INV_memory~646_q\,
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_memory~518_q\,
	datae => \memory|ALT_INV_memory~710_q\,
	dataf => \memory|ALT_INV_memory~582_q\,
	combout => \memory|memory~33051_combout\);

-- Location: LABCELL_X23_Y10_N48
\memory|memory~33055\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33055_combout\ = ( \memory|memory~33053_combout\ & ( \memory|memory~33051_combout\ & ( (!\memory|mar\(0)) # ((!\memory|mar\(1) & (\memory|memory~33052_combout\)) # (\memory|mar\(1) & ((\memory|memory~33054_combout\)))) ) ) ) # ( 
-- !\memory|memory~33053_combout\ & ( \memory|memory~33051_combout\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1))))) # (\memory|mar\(0) & ((!\memory|mar\(1) & (\memory|memory~33052_combout\)) # (\memory|mar\(1) & ((\memory|memory~33054_combout\))))) ) ) ) # ( 
-- \memory|memory~33053_combout\ & ( !\memory|memory~33051_combout\ & ( (!\memory|mar\(0) & (((\memory|mar\(1))))) # (\memory|mar\(0) & ((!\memory|mar\(1) & (\memory|memory~33052_combout\)) # (\memory|mar\(1) & ((\memory|memory~33054_combout\))))) ) ) ) # ( 
-- !\memory|memory~33053_combout\ & ( !\memory|memory~33051_combout\ & ( (\memory|mar\(0) & ((!\memory|mar\(1) & (\memory|memory~33052_combout\)) # (\memory|mar\(1) & ((\memory|memory~33054_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33052_combout\,
	datab => \memory|ALT_INV_memory~33054_combout\,
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~33053_combout\,
	dataf => \memory|ALT_INV_memory~33051_combout\,
	combout => \memory|memory~33055_combout\);

-- Location: LABCELL_X17_Y10_N30
\memory|memory~33061\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33061_combout\ = ( \memory|memory~33055_combout\ & ( \memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~33050_combout\)) # (\memory|mar\(5) & ((\memory|memory~33060_combout\))) ) ) ) # ( !\memory|memory~33055_combout\ & ( 
-- \memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~33050_combout\)) # (\memory|mar\(5) & ((\memory|memory~33060_combout\))) ) ) ) # ( \memory|memory~33055_combout\ & ( !\memory|mar\(4) & ( (\memory|memory~33045_combout\) # (\memory|mar\(5)) ) ) ) # ( 
-- !\memory|memory~33055_combout\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & \memory|memory~33045_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33050_combout\,
	datab => \memory|ALT_INV_memory~33060_combout\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_memory~33045_combout\,
	datae => \memory|ALT_INV_memory~33055_combout\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~33061_combout\);

-- Location: LABCELL_X10_Y13_N36
\memory|sram_data_bus[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|sram_data_bus[6]~6_combout\ = ( \memory|mdr\(6) & ( (!\memory|data_bus~0_combout\) # ((!\memory|mar\(6) & ((\memory|memory~33061_combout\))) # (\memory|mar\(6) & (\memory|memory~33040_combout\))) ) ) # ( !\memory|mdr\(6) & ( 
-- (\memory|data_bus~0_combout\ & ((!\memory|mar\(6) & ((\memory|memory~33061_combout\))) # (\memory|mar\(6) & (\memory|memory~33040_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(6),
	datab => \memory|ALT_INV_data_bus~0_combout\,
	datac => \memory|ALT_INV_memory~33040_combout\,
	datad => \memory|ALT_INV_memory~33061_combout\,
	dataf => \memory|ALT_INV_mdr\(6),
	combout => \memory|sram_data_bus[6]~6_combout\);

-- Location: LABCELL_X22_Y13_N36
\memory|mdr[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|mdr[6]~7_combout\ = ( \data_bus[6]~6_combout\ & ( ((!\sys_clk~combout\ & (!sram_state(1) & sram_state(0)))) # (\memory|sram_data_bus[6]~6_combout\) ) ) # ( !\data_bus[6]~6_combout\ & ( (\memory|sram_data_bus[6]~6_combout\ & (((!sram_state(0)) # 
-- (sram_state(1))) # (\sys_clk~combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110111000000001111011100001000111111110000100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sys_clk~combout\,
	datab => ALT_INV_sram_state(1),
	datac => ALT_INV_sram_state(0),
	datad => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	dataf => \ALT_INV_data_bus[6]~6_combout\,
	combout => \memory|mdr[6]~7_combout\);

-- Location: LABCELL_X22_Y13_N51
\memory|mdr[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|mdr\(6) = ( \memory|mdr\(6) & ( (!\memory|mdr[1]~1_combout\) # (\memory|mdr[6]~7_combout\) ) ) # ( !\memory|mdr\(6) & ( (\memory|mdr[1]~1_combout\ & \memory|mdr[6]~7_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mdr[1]~1_combout\,
	datac => \memory|ALT_INV_mdr[6]~7_combout\,
	dataf => \memory|ALT_INV_mdr\(6),
	combout => \memory|mdr\(6));

-- Location: LABCELL_X22_Y13_N42
\data_bus[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[6]~6_combout\ = ( \memory|mdr\(6) & ( (!\Equal0~0_combout\) # (\state_mach|data_bus\(6)) ) ) # ( !\memory|mdr\(6) & ( (!\memory|data_bus~0_combout\ & ((!\Equal0~0_combout\) # (\state_mach|data_bus\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110010001100100011001000110010101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~0_combout\,
	datab => \memory|ALT_INV_data_bus~0_combout\,
	datac => \state_mach|ALT_INV_data_bus\(6),
	dataf => \memory|ALT_INV_mdr\(6),
	combout => \data_bus[6]~6_combout\);

-- Location: FF_X22_Y13_N41
\hex_data[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \data_bus[6]~6_combout\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hex_data[1][2]~q\);

-- Location: LABCELL_X18_Y11_N6
\memory|memory~1237feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1237feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1237feeder_combout\);

-- Location: FF_X18_Y11_N8
\memory|memory~1237\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1237feeder_combout\,
	ena => \memory|memory~33161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1237_q\);

-- Location: MLABCELL_X21_Y11_N48
\memory|memory~1221feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1221feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1221feeder_combout\);

-- Location: FF_X21_Y11_N50
\memory|memory~1221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1221feeder_combout\,
	ena => \memory|memory~33129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1221_q\);

-- Location: FF_X21_Y11_N56
\memory|memory~1253\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1253_q\);

-- Location: FF_X18_Y11_N41
\memory|memory~1269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1269_q\);

-- Location: LABCELL_X18_Y11_N39
\memory|memory~32993\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32993_combout\ = ( \memory|memory~1269_q\ & ( \memory|mar\(1) & ( (\memory|memory~1253_q\) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~1269_q\ & ( \memory|mar\(1) & ( (!\memory|mar\(0) & \memory|memory~1253_q\) ) ) ) # ( 
-- \memory|memory~1269_q\ & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & ((\memory|memory~1221_q\))) # (\memory|mar\(0) & (\memory|memory~1237_q\)) ) ) ) # ( !\memory|memory~1269_q\ & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & ((\memory|memory~1221_q\))) # 
-- (\memory|mar\(0) & (\memory|memory~1237_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_memory~1237_q\,
	datac => \memory|ALT_INV_memory~1221_q\,
	datad => \memory|ALT_INV_memory~1253_q\,
	datae => \memory|ALT_INV_memory~1269_q\,
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~32993_combout\);

-- Location: LABCELL_X16_Y15_N24
\memory|memory~1733feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1733feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1733feeder_combout\);

-- Location: FF_X16_Y15_N25
\memory|memory~1733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1733feeder_combout\,
	ena => \memory|memory~33133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1733_q\);

-- Location: FF_X16_Y15_N31
\memory|memory~1765\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1765_q\);

-- Location: FF_X22_Y15_N44
\memory|memory~1781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1781_q\);

-- Location: FF_X16_Y15_N43
\memory|memory~1749\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1749_q\);

-- Location: LABCELL_X22_Y15_N42
\memory|memory~32995\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32995_combout\ = ( \memory|memory~1781_q\ & ( \memory|memory~1749_q\ & ( ((!\memory|mar\(1) & (\memory|memory~1733_q\)) # (\memory|mar\(1) & ((\memory|memory~1765_q\)))) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~1781_q\ & ( 
-- \memory|memory~1749_q\ & ( (!\memory|mar\(1) & (((\memory|mar\(0))) # (\memory|memory~1733_q\))) # (\memory|mar\(1) & (((!\memory|mar\(0) & \memory|memory~1765_q\)))) ) ) ) # ( \memory|memory~1781_q\ & ( !\memory|memory~1749_q\ & ( (!\memory|mar\(1) & 
-- (\memory|memory~1733_q\ & (!\memory|mar\(0)))) # (\memory|mar\(1) & (((\memory|memory~1765_q\) # (\memory|mar\(0))))) ) ) ) # ( !\memory|memory~1781_q\ & ( !\memory|memory~1749_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & (\memory|memory~1733_q\)) # 
-- (\memory|mar\(1) & ((\memory|memory~1765_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_memory~1733_q\,
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_memory~1765_q\,
	datae => \memory|ALT_INV_memory~1781_q\,
	dataf => \memory|ALT_INV_memory~1749_q\,
	combout => \memory|memory~32995_combout\);

-- Location: FF_X17_Y15_N1
\memory|memory~2021\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2021_q\);

-- Location: FF_X17_Y15_N25
\memory|memory~1989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1989_q\);

-- Location: FF_X17_Y15_N19
\memory|memory~2005\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2005_q\);

-- Location: FF_X18_Y11_N32
\memory|memory~2037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2037_q\);

-- Location: LABCELL_X18_Y11_N30
\memory|memory~32996\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32996_combout\ = ( \memory|memory~2037_q\ & ( \memory|mar\(1) & ( (\memory|mar\(0)) # (\memory|memory~2021_q\) ) ) ) # ( !\memory|memory~2037_q\ & ( \memory|mar\(1) & ( (\memory|memory~2021_q\ & !\memory|mar\(0)) ) ) ) # ( 
-- \memory|memory~2037_q\ & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & (\memory|memory~1989_q\)) # (\memory|mar\(0) & ((\memory|memory~2005_q\))) ) ) ) # ( !\memory|memory~2037_q\ & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & (\memory|memory~1989_q\)) # 
-- (\memory|mar\(0) & ((\memory|memory~2005_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~2021_q\,
	datab => \memory|ALT_INV_memory~1989_q\,
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_memory~2005_q\,
	datae => \memory|ALT_INV_memory~2037_q\,
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~32996_combout\);

-- Location: FF_X19_Y11_N10
\memory|memory~1493\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1493_q\);

-- Location: LABCELL_X23_Y15_N51
\memory|memory~1509feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1509feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1509feeder_combout\);

-- Location: FF_X23_Y15_N52
\memory|memory~1509\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1509feeder_combout\,
	ena => \memory|memory~33195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1509_q\);

-- Location: FF_X22_Y15_N26
\memory|memory~1525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1525_q\);

-- Location: FF_X24_Y15_N55
\memory|memory~1477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1477_q\);

-- Location: LABCELL_X22_Y15_N24
\memory|memory~32994\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32994_combout\ = ( \memory|memory~1525_q\ & ( \memory|memory~1477_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1)) # (\memory|memory~1509_q\)))) # (\memory|mar\(0) & (((\memory|mar\(1))) # (\memory|memory~1493_q\))) ) ) ) # ( 
-- !\memory|memory~1525_q\ & ( \memory|memory~1477_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1)) # (\memory|memory~1509_q\)))) # (\memory|mar\(0) & (\memory|memory~1493_q\ & (!\memory|mar\(1)))) ) ) ) # ( \memory|memory~1525_q\ & ( !\memory|memory~1477_q\ 
-- & ( (!\memory|mar\(0) & (((\memory|mar\(1) & \memory|memory~1509_q\)))) # (\memory|mar\(0) & (((\memory|mar\(1))) # (\memory|memory~1493_q\))) ) ) ) # ( !\memory|memory~1525_q\ & ( !\memory|memory~1477_q\ & ( (!\memory|mar\(0) & (((\memory|mar\(1) & 
-- \memory|memory~1509_q\)))) # (\memory|mar\(0) & (\memory|memory~1493_q\ & (!\memory|mar\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010000101010001111110110000101110101011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_memory~1493_q\,
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_memory~1509_q\,
	datae => \memory|ALT_INV_memory~1525_q\,
	dataf => \memory|ALT_INV_memory~1477_q\,
	combout => \memory|memory~32994_combout\);

-- Location: LABCELL_X22_Y15_N48
\memory|memory~32997\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32997_combout\ = ( \memory|mar\(5) & ( \memory|memory~32994_combout\ & ( (!\memory|mar\(4) & (\memory|memory~32995_combout\)) # (\memory|mar\(4) & ((\memory|memory~32996_combout\))) ) ) ) # ( !\memory|mar\(5) & ( 
-- \memory|memory~32994_combout\ & ( (\memory|mar\(4)) # (\memory|memory~32993_combout\) ) ) ) # ( \memory|mar\(5) & ( !\memory|memory~32994_combout\ & ( (!\memory|mar\(4) & (\memory|memory~32995_combout\)) # (\memory|mar\(4) & 
-- ((\memory|memory~32996_combout\))) ) ) ) # ( !\memory|mar\(5) & ( !\memory|memory~32994_combout\ & ( (\memory|memory~32993_combout\ & !\memory|mar\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000001100000011111101011111010111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32993_combout\,
	datab => \memory|ALT_INV_memory~32995_combout\,
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_memory~32996_combout\,
	datae => \memory|ALT_INV_mar\(5),
	dataf => \memory|ALT_INV_memory~32994_combout\,
	combout => \memory|memory~32997_combout\);

-- Location: LABCELL_X24_Y9_N18
\memory|memory~1637feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1637feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1637feeder_combout\);

-- Location: FF_X24_Y9_N19
\memory|memory~1637\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1637feeder_combout\,
	ena => \memory|memory~33181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1637_q\);

-- Location: LABCELL_X17_Y14_N54
\memory|memory~1621feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1621feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1621feeder_combout\);

-- Location: FF_X17_Y14_N56
\memory|memory~1621\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1621feeder_combout\,
	ena => \memory|memory~33149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1621_q\);

-- Location: FF_X16_Y10_N8
\memory|memory~1653\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1653_q\);

-- Location: FF_X21_Y9_N40
\memory|memory~1605\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1605_q\);

-- Location: LABCELL_X16_Y10_N6
\memory|memory~32985\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32985_combout\ = ( \memory|memory~1653_q\ & ( \memory|memory~1605_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1))) # (\memory|memory~1637_q\))) # (\memory|mar\(0) & (((\memory|memory~1621_q\) # (\memory|mar\(1))))) ) ) ) # ( 
-- !\memory|memory~1653_q\ & ( \memory|memory~1605_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1))) # (\memory|memory~1637_q\))) # (\memory|mar\(0) & (((!\memory|mar\(1) & \memory|memory~1621_q\)))) ) ) ) # ( \memory|memory~1653_q\ & ( 
-- !\memory|memory~1605_q\ & ( (!\memory|mar\(0) & (\memory|memory~1637_q\ & (\memory|mar\(1)))) # (\memory|mar\(0) & (((\memory|memory~1621_q\) # (\memory|mar\(1))))) ) ) ) # ( !\memory|memory~1653_q\ & ( !\memory|memory~1605_q\ & ( (!\memory|mar\(0) & 
-- (\memory|memory~1637_q\ & (\memory|mar\(1)))) # (\memory|mar\(0) & (((!\memory|mar\(1) & \memory|memory~1621_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1637_q\,
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_memory~1621_q\,
	datae => \memory|ALT_INV_memory~1653_q\,
	dataf => \memory|ALT_INV_memory~1605_q\,
	combout => \memory|memory~32985_combout\);

-- Location: LABCELL_X27_Y11_N48
\memory|memory~1125feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1125feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1125feeder_combout\);

-- Location: FF_X27_Y11_N50
\memory|memory~1125\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1125feeder_combout\,
	ena => \memory|memory~33177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1125_q\);

-- Location: MLABCELL_X21_Y12_N57
\memory|memory~1109feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1109feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1109feeder_combout\);

-- Location: FF_X21_Y12_N58
\memory|memory~1109\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1109feeder_combout\,
	ena => \memory|memory~33145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1109_q\);

-- Location: FF_X27_Y13_N17
\memory|memory~1141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1141_q\);

-- Location: FF_X21_Y9_N7
\memory|memory~1093\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1093_q\);

-- Location: LABCELL_X27_Y13_N15
\memory|memory~32983\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32983_combout\ = ( \memory|memory~1141_q\ & ( \memory|memory~1093_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1)) # ((\memory|memory~1125_q\)))) # (\memory|mar\(0) & (((\memory|memory~1109_q\)) # (\memory|mar\(1)))) ) ) ) # ( 
-- !\memory|memory~1141_q\ & ( \memory|memory~1093_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1)) # ((\memory|memory~1125_q\)))) # (\memory|mar\(0) & (!\memory|mar\(1) & ((\memory|memory~1109_q\)))) ) ) ) # ( \memory|memory~1141_q\ & ( 
-- !\memory|memory~1093_q\ & ( (!\memory|mar\(0) & (\memory|mar\(1) & (\memory|memory~1125_q\))) # (\memory|mar\(0) & (((\memory|memory~1109_q\)) # (\memory|mar\(1)))) ) ) ) # ( !\memory|memory~1141_q\ & ( !\memory|memory~1093_q\ & ( (!\memory|mar\(0) & 
-- (\memory|mar\(1) & (\memory|memory~1125_q\))) # (\memory|mar\(0) & (!\memory|mar\(1) & ((\memory|memory~1109_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_memory~1125_q\,
	datad => \memory|ALT_INV_memory~1109_q\,
	datae => \memory|ALT_INV_memory~1141_q\,
	dataf => \memory|ALT_INV_memory~1093_q\,
	combout => \memory|memory~32983_combout\);

-- Location: MLABCELL_X21_Y10_N18
\memory|memory~1893feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1893feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1893feeder_combout\);

-- Location: FF_X21_Y10_N20
\memory|memory~1893\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1893feeder_combout\,
	ena => \memory|memory~33183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1893_q\);

-- Location: FF_X21_Y12_N28
\memory|memory~1877\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1877_q\);

-- Location: MLABCELL_X21_Y10_N51
\memory|memory~1861feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1861feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1861feeder_combout\);

-- Location: FF_X21_Y10_N52
\memory|memory~1861\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1861feeder_combout\,
	ena => \memory|memory~33119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1861_q\);

-- Location: FF_X21_Y10_N44
\memory|memory~1909\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1909_q\);

-- Location: MLABCELL_X21_Y10_N42
\memory|memory~32986\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32986_combout\ = ( \memory|memory~1909_q\ & ( \memory|mar\(0) & ( (\memory|mar\(1)) # (\memory|memory~1877_q\) ) ) ) # ( !\memory|memory~1909_q\ & ( \memory|mar\(0) & ( (\memory|memory~1877_q\ & !\memory|mar\(1)) ) ) ) # ( 
-- \memory|memory~1909_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~1861_q\))) # (\memory|mar\(1) & (\memory|memory~1893_q\)) ) ) ) # ( !\memory|memory~1909_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~1861_q\))) # 
-- (\memory|mar\(1) & (\memory|memory~1893_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1893_q\,
	datab => \memory|ALT_INV_memory~1877_q\,
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_memory~1861_q\,
	datae => \memory|ALT_INV_memory~1909_q\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~32986_combout\);

-- Location: LABCELL_X24_Y9_N33
\memory|memory~1381feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1381feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1381feeder_combout\);

-- Location: FF_X24_Y9_N34
\memory|memory~1381\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1381feeder_combout\,
	ena => \memory|memory~33179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1381_q\);

-- Location: FF_X24_Y15_N22
\memory|memory~1349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1349_q\);

-- Location: FF_X16_Y13_N26
\memory|memory~1397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1397_q\);

-- Location: LABCELL_X17_Y14_N27
\memory|memory~1365feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1365feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1365feeder_combout\);

-- Location: FF_X17_Y14_N28
\memory|memory~1365\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1365feeder_combout\,
	ena => \memory|memory~33147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1365_q\);

-- Location: LABCELL_X16_Y13_N24
\memory|memory~32984\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32984_combout\ = ( \memory|memory~1397_q\ & ( \memory|memory~1365_q\ & ( ((!\memory|mar\(1) & ((\memory|memory~1349_q\))) # (\memory|mar\(1) & (\memory|memory~1381_q\))) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~1397_q\ & ( 
-- \memory|memory~1365_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~1349_q\))) # (\memory|mar\(1) & (\memory|memory~1381_q\)))) # (\memory|mar\(0) & (!\memory|mar\(1))) ) ) ) # ( \memory|memory~1397_q\ & ( !\memory|memory~1365_q\ & ( 
-- (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~1349_q\))) # (\memory|mar\(1) & (\memory|memory~1381_q\)))) # (\memory|mar\(0) & (\memory|mar\(1))) ) ) ) # ( !\memory|memory~1397_q\ & ( !\memory|memory~1365_q\ & ( (!\memory|mar\(0) & 
-- ((!\memory|mar\(1) & ((\memory|memory~1349_q\))) # (\memory|mar\(1) & (\memory|memory~1381_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_memory~1381_q\,
	datad => \memory|ALT_INV_memory~1349_q\,
	datae => \memory|ALT_INV_memory~1397_q\,
	dataf => \memory|ALT_INV_memory~1365_q\,
	combout => \memory|memory~32984_combout\);

-- Location: LABCELL_X16_Y10_N15
\memory|memory~32987\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32987_combout\ = ( \memory|memory~32984_combout\ & ( \memory|mar\(5) & ( (!\memory|mar\(4) & (\memory|memory~32985_combout\)) # (\memory|mar\(4) & ((\memory|memory~32986_combout\))) ) ) ) # ( !\memory|memory~32984_combout\ & ( 
-- \memory|mar\(5) & ( (!\memory|mar\(4) & (\memory|memory~32985_combout\)) # (\memory|mar\(4) & ((\memory|memory~32986_combout\))) ) ) ) # ( \memory|memory~32984_combout\ & ( !\memory|mar\(5) & ( (\memory|memory~32983_combout\) # (\memory|mar\(4)) ) ) ) # ( 
-- !\memory|memory~32984_combout\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & \memory|memory~32983_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_memory~32985_combout\,
	datac => \memory|ALT_INV_memory~32983_combout\,
	datad => \memory|ALT_INV_memory~32986_combout\,
	datae => \memory|ALT_INV_memory~32984_combout\,
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~32987_combout\);

-- Location: FF_X17_Y11_N22
\memory|memory~1189\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1189_q\);

-- Location: LABCELL_X11_Y13_N15
\memory|memory~1701feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1701feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1701feeder_combout\);

-- Location: FF_X11_Y13_N17
\memory|memory~1701\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1701feeder_combout\,
	ena => \memory|memory~33189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1701_q\);

-- Location: LABCELL_X11_Y13_N57
\memory|memory~1445feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1445feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1445feeder_combout\);

-- Location: FF_X11_Y13_N58
\memory|memory~1445\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1445feeder_combout\,
	ena => \memory|memory~33187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1445_q\);

-- Location: FF_X11_Y13_N44
\memory|memory~1957\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1957_q\);

-- Location: LABCELL_X11_Y13_N42
\memory|memory~32990\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32990_combout\ = ( \memory|memory~1957_q\ & ( \memory|mar\(4) & ( (\memory|mar\(5)) # (\memory|memory~1445_q\) ) ) ) # ( !\memory|memory~1957_q\ & ( \memory|mar\(4) & ( (\memory|memory~1445_q\ & !\memory|mar\(5)) ) ) ) # ( 
-- \memory|memory~1957_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~1189_q\)) # (\memory|mar\(5) & ((\memory|memory~1701_q\))) ) ) ) # ( !\memory|memory~1957_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~1189_q\)) # 
-- (\memory|mar\(5) & ((\memory|memory~1701_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1189_q\,
	datab => \memory|ALT_INV_memory~1701_q\,
	datac => \memory|ALT_INV_memory~1445_q\,
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_memory~1957_q\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~32990_combout\);

-- Location: FF_X17_Y12_N53
\memory|memory~1205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1205_q\);

-- Location: FF_X17_Y12_N13
\memory|memory~1461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1461_q\);

-- Location: FF_X21_Y13_N32
\memory|memory~1973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1973_q\);

-- Location: FF_X24_Y13_N31
\memory|memory~1717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1717_q\);

-- Location: MLABCELL_X21_Y13_N30
\memory|memory~32991\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32991_combout\ = ( \memory|memory~1973_q\ & ( \memory|memory~1717_q\ & ( ((!\memory|mar\(4) & (\memory|memory~1205_q\)) # (\memory|mar\(4) & ((\memory|memory~1461_q\)))) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~1973_q\ & ( 
-- \memory|memory~1717_q\ & ( (!\memory|mar\(4) & (((\memory|mar\(5))) # (\memory|memory~1205_q\))) # (\memory|mar\(4) & (((!\memory|mar\(5) & \memory|memory~1461_q\)))) ) ) ) # ( \memory|memory~1973_q\ & ( !\memory|memory~1717_q\ & ( (!\memory|mar\(4) & 
-- (\memory|memory~1205_q\ & (!\memory|mar\(5)))) # (\memory|mar\(4) & (((\memory|memory~1461_q\) # (\memory|mar\(5))))) ) ) ) # ( !\memory|memory~1973_q\ & ( !\memory|memory~1717_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~1205_q\)) # 
-- (\memory|mar\(4) & ((\memory|memory~1461_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_memory~1205_q\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_memory~1461_q\,
	datae => \memory|ALT_INV_memory~1973_q\,
	dataf => \memory|ALT_INV_memory~1717_q\,
	combout => \memory|memory~32991_combout\);

-- Location: MLABCELL_X21_Y15_N57
\memory|memory~1413feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1413feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1413feeder_combout\);

-- Location: FF_X21_Y15_N59
\memory|memory~1413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1413feeder_combout\,
	ena => \memory|memory~33123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1413_q\);

-- Location: LABCELL_X12_Y13_N0
\memory|memory~1669feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1669feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1669feeder_combout\);

-- Location: FF_X12_Y13_N1
\memory|memory~1669\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1669feeder_combout\,
	ena => \memory|memory~33125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1669_q\);

-- Location: FF_X21_Y15_N47
\memory|memory~1925\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1925_q\);

-- Location: MLABCELL_X21_Y15_N48
\memory|memory~1157feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1157feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1157feeder_combout\);

-- Location: FF_X21_Y15_N50
\memory|memory~1157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1157feeder_combout\,
	ena => \memory|memory~33121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1157_q\);

-- Location: MLABCELL_X21_Y15_N45
\memory|memory~32988\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32988_combout\ = ( \memory|memory~1925_q\ & ( \memory|memory~1157_q\ & ( (!\memory|mar\(4) & (((!\memory|mar\(5)) # (\memory|memory~1669_q\)))) # (\memory|mar\(4) & (((\memory|mar\(5))) # (\memory|memory~1413_q\))) ) ) ) # ( 
-- !\memory|memory~1925_q\ & ( \memory|memory~1157_q\ & ( (!\memory|mar\(4) & (((!\memory|mar\(5)) # (\memory|memory~1669_q\)))) # (\memory|mar\(4) & (\memory|memory~1413_q\ & ((!\memory|mar\(5))))) ) ) ) # ( \memory|memory~1925_q\ & ( 
-- !\memory|memory~1157_q\ & ( (!\memory|mar\(4) & (((\memory|memory~1669_q\ & \memory|mar\(5))))) # (\memory|mar\(4) & (((\memory|mar\(5))) # (\memory|memory~1413_q\))) ) ) ) # ( !\memory|memory~1925_q\ & ( !\memory|memory~1157_q\ & ( (!\memory|mar\(4) & 
-- (((\memory|memory~1669_q\ & \memory|mar\(5))))) # (\memory|mar\(4) & (\memory|memory~1413_q\ & ((!\memory|mar\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_memory~1413_q\,
	datac => \memory|ALT_INV_memory~1669_q\,
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_memory~1925_q\,
	dataf => \memory|ALT_INV_memory~1157_q\,
	combout => \memory|memory~32988_combout\);

-- Location: FF_X18_Y9_N56
\memory|memory~1429\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1429_q\);

-- Location: FF_X18_Y9_N26
\memory|memory~1173\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1173_q\);

-- Location: FF_X18_Y9_N38
\memory|memory~1941\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1941_q\);

-- Location: FF_X23_Y9_N37
\memory|memory~1685\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1685_q\);

-- Location: LABCELL_X18_Y9_N36
\memory|memory~32989\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32989_combout\ = ( \memory|memory~1941_q\ & ( \memory|memory~1685_q\ & ( ((!\memory|mar\(4) & ((\memory|memory~1173_q\))) # (\memory|mar\(4) & (\memory|memory~1429_q\))) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~1941_q\ & ( 
-- \memory|memory~1685_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & ((\memory|memory~1173_q\))) # (\memory|mar\(4) & (\memory|memory~1429_q\)))) # (\memory|mar\(5) & (((!\memory|mar\(4))))) ) ) ) # ( \memory|memory~1941_q\ & ( !\memory|memory~1685_q\ & ( 
-- (!\memory|mar\(5) & ((!\memory|mar\(4) & ((\memory|memory~1173_q\))) # (\memory|mar\(4) & (\memory|memory~1429_q\)))) # (\memory|mar\(5) & (((\memory|mar\(4))))) ) ) ) # ( !\memory|memory~1941_q\ & ( !\memory|memory~1685_q\ & ( (!\memory|mar\(5) & 
-- ((!\memory|mar\(4) & ((\memory|memory~1173_q\))) # (\memory|mar\(4) & (\memory|memory~1429_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1429_q\,
	datab => \memory|ALT_INV_mar\(5),
	datac => \memory|ALT_INV_memory~1173_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~1941_q\,
	dataf => \memory|ALT_INV_memory~1685_q\,
	combout => \memory|memory~32989_combout\);

-- Location: LABCELL_X11_Y13_N30
\memory|memory~32992\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32992_combout\ = ( \memory|mar\(0) & ( \memory|memory~32989_combout\ & ( (!\memory|mar\(1)) # (\memory|memory~32991_combout\) ) ) ) # ( !\memory|mar\(0) & ( \memory|memory~32989_combout\ & ( (!\memory|mar\(1) & 
-- ((\memory|memory~32988_combout\))) # (\memory|mar\(1) & (\memory|memory~32990_combout\)) ) ) ) # ( \memory|mar\(0) & ( !\memory|memory~32989_combout\ & ( (\memory|mar\(1) & \memory|memory~32991_combout\) ) ) ) # ( !\memory|mar\(0) & ( 
-- !\memory|memory~32989_combout\ & ( (!\memory|mar\(1) & ((\memory|memory~32988_combout\))) # (\memory|mar\(1) & (\memory|memory~32990_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000001010000010100010001101110111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_memory~32990_combout\,
	datac => \memory|ALT_INV_memory~32991_combout\,
	datad => \memory|ALT_INV_memory~32988_combout\,
	datae => \memory|ALT_INV_mar\(0),
	dataf => \memory|ALT_INV_memory~32989_combout\,
	combout => \memory|memory~32992_combout\);

-- Location: LABCELL_X22_Y17_N27
\memory|memory~1573feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1573feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1573feeder_combout\);

-- Location: FF_X22_Y17_N28
\memory|memory~1573\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1573feeder_combout\,
	ena => \memory|memory~33173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1573_q\);

-- Location: FF_X24_Y13_N17
\memory|memory~1557\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1557_q\);

-- Location: FF_X25_Y13_N25
\memory|memory~1541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1541_q\);

-- Location: FF_X24_Y13_N38
\memory|memory~1589\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1589_q\);

-- Location: LABCELL_X24_Y13_N36
\memory|memory~32980\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32980_combout\ = ( \memory|memory~1589_q\ & ( \memory|mar\(0) & ( (\memory|mar\(1)) # (\memory|memory~1557_q\) ) ) ) # ( !\memory|memory~1589_q\ & ( \memory|mar\(0) & ( (\memory|memory~1557_q\ & !\memory|mar\(1)) ) ) ) # ( 
-- \memory|memory~1589_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~1541_q\))) # (\memory|mar\(1) & (\memory|memory~1573_q\)) ) ) ) # ( !\memory|memory~1589_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~1541_q\))) # 
-- (\memory|mar\(1) & (\memory|memory~1573_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1573_q\,
	datab => \memory|ALT_INV_memory~1557_q\,
	datac => \memory|ALT_INV_memory~1541_q\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~1589_q\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~32980_combout\);

-- Location: FF_X24_Y15_N52
\memory|memory~1285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1285_q\);

-- Location: LABCELL_X18_Y13_N57
\memory|memory~1301feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1301feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1301feeder_combout\);

-- Location: FF_X18_Y13_N59
\memory|memory~1301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1301feeder_combout\,
	ena => \memory|memory~33139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1301_q\);

-- Location: FF_X16_Y13_N32
\memory|memory~1333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1333_q\);

-- Location: MLABCELL_X25_Y16_N21
\memory|memory~1317feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1317feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1317feeder_combout\);

-- Location: FF_X25_Y16_N22
\memory|memory~1317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1317feeder_combout\,
	ena => \memory|memory~33171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1317_q\);

-- Location: LABCELL_X16_Y13_N30
\memory|memory~32979\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32979_combout\ = ( \memory|memory~1333_q\ & ( \memory|memory~1317_q\ & ( ((!\memory|mar\(0) & (\memory|memory~1285_q\)) # (\memory|mar\(0) & ((\memory|memory~1301_q\)))) # (\memory|mar\(1)) ) ) ) # ( !\memory|memory~1333_q\ & ( 
-- \memory|memory~1317_q\ & ( (!\memory|mar\(1) & ((!\memory|mar\(0) & (\memory|memory~1285_q\)) # (\memory|mar\(0) & ((\memory|memory~1301_q\))))) # (\memory|mar\(1) & (((!\memory|mar\(0))))) ) ) ) # ( \memory|memory~1333_q\ & ( !\memory|memory~1317_q\ & ( 
-- (!\memory|mar\(1) & ((!\memory|mar\(0) & (\memory|memory~1285_q\)) # (\memory|mar\(0) & ((\memory|memory~1301_q\))))) # (\memory|mar\(1) & (((\memory|mar\(0))))) ) ) ) # ( !\memory|memory~1333_q\ & ( !\memory|memory~1317_q\ & ( (!\memory|mar\(1) & 
-- ((!\memory|mar\(0) & (\memory|memory~1285_q\)) # (\memory|mar\(0) & ((\memory|memory~1301_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1285_q\,
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_memory~1301_q\,
	datae => \memory|ALT_INV_memory~1333_q\,
	dataf => \memory|ALT_INV_memory~1317_q\,
	combout => \memory|memory~32979_combout\);

-- Location: FF_X25_Y13_N22
\memory|memory~1797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1797_q\);

-- Location: LABCELL_X23_Y17_N39
\memory|memory~1813feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1813feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1813feeder_combout\);

-- Location: FF_X23_Y17_N40
\memory|memory~1813\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1813feeder_combout\,
	ena => \memory|memory~33143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1813_q\);

-- Location: LABCELL_X22_Y17_N48
\memory|memory~1829feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1829feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1829feeder_combout\);

-- Location: FF_X22_Y17_N50
\memory|memory~1829\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1829feeder_combout\,
	ena => \memory|memory~33175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1829_q\);

-- Location: FF_X22_Y17_N44
\memory|memory~1845\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1845_q\);

-- Location: LABCELL_X22_Y17_N42
\memory|memory~32981\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32981_combout\ = ( \memory|memory~1845_q\ & ( \memory|mar\(0) & ( (\memory|mar\(1)) # (\memory|memory~1813_q\) ) ) ) # ( !\memory|memory~1845_q\ & ( \memory|mar\(0) & ( (\memory|memory~1813_q\ & !\memory|mar\(1)) ) ) ) # ( 
-- \memory|memory~1845_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & (\memory|memory~1797_q\)) # (\memory|mar\(1) & ((\memory|memory~1829_q\))) ) ) ) # ( !\memory|memory~1845_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & (\memory|memory~1797_q\)) # 
-- (\memory|mar\(1) & ((\memory|memory~1829_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1797_q\,
	datab => \memory|ALT_INV_memory~1813_q\,
	datac => \memory|ALT_INV_memory~1829_q\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~1845_q\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~32981_combout\);

-- Location: MLABCELL_X25_Y16_N54
\memory|memory~1061feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1061feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1061feeder_combout\);

-- Location: FF_X25_Y16_N55
\memory|memory~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1061feeder_combout\,
	ena => \memory|memory~33169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1061_q\);

-- Location: LABCELL_X19_Y13_N9
\memory|memory~1029feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1029feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1029feeder_combout\);

-- Location: FF_X19_Y13_N10
\memory|memory~1029\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1029feeder_combout\,
	ena => \memory|memory~33105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1029_q\);

-- Location: FF_X27_Y13_N41
\memory|memory~1077\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1077_q\);

-- Location: LABCELL_X18_Y13_N27
\memory|memory~1045feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1045feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~1045feeder_combout\);

-- Location: FF_X18_Y13_N28
\memory|memory~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1045feeder_combout\,
	ena => \memory|memory~33137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1045_q\);

-- Location: LABCELL_X27_Y13_N39
\memory|memory~32978\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32978_combout\ = ( \memory|memory~1077_q\ & ( \memory|memory~1045_q\ & ( ((!\memory|mar\(1) & ((\memory|memory~1029_q\))) # (\memory|mar\(1) & (\memory|memory~1061_q\))) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~1077_q\ & ( 
-- \memory|memory~1045_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~1029_q\))) # (\memory|mar\(1) & (\memory|memory~1061_q\)))) # (\memory|mar\(0) & (!\memory|mar\(1))) ) ) ) # ( \memory|memory~1077_q\ & ( !\memory|memory~1045_q\ & ( 
-- (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~1029_q\))) # (\memory|mar\(1) & (\memory|memory~1061_q\)))) # (\memory|mar\(0) & (\memory|mar\(1))) ) ) ) # ( !\memory|memory~1077_q\ & ( !\memory|memory~1045_q\ & ( (!\memory|mar\(0) & 
-- ((!\memory|mar\(1) & ((\memory|memory~1029_q\))) # (\memory|mar\(1) & (\memory|memory~1061_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000100111001101101000110110011100101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_memory~1061_q\,
	datad => \memory|ALT_INV_memory~1029_q\,
	datae => \memory|ALT_INV_memory~1077_q\,
	dataf => \memory|ALT_INV_memory~1045_q\,
	combout => \memory|memory~32978_combout\);

-- Location: MLABCELL_X21_Y17_N30
\memory|memory~32982\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32982_combout\ = ( \memory|memory~32981_combout\ & ( \memory|memory~32978_combout\ & ( (!\memory|mar\(4) & (((!\memory|mar\(5))) # (\memory|memory~32980_combout\))) # (\memory|mar\(4) & (((\memory|memory~32979_combout\) # 
-- (\memory|mar\(5))))) ) ) ) # ( !\memory|memory~32981_combout\ & ( \memory|memory~32978_combout\ & ( (!\memory|mar\(4) & (((!\memory|mar\(5))) # (\memory|memory~32980_combout\))) # (\memory|mar\(4) & (((!\memory|mar\(5) & \memory|memory~32979_combout\)))) 
-- ) ) ) # ( \memory|memory~32981_combout\ & ( !\memory|memory~32978_combout\ & ( (!\memory|mar\(4) & (\memory|memory~32980_combout\ & (\memory|mar\(5)))) # (\memory|mar\(4) & (((\memory|memory~32979_combout\) # (\memory|mar\(5))))) ) ) ) # ( 
-- !\memory|memory~32981_combout\ & ( !\memory|memory~32978_combout\ & ( (!\memory|mar\(4) & (\memory|memory~32980_combout\ & (\memory|mar\(5)))) # (\memory|mar\(4) & (((!\memory|mar\(5) & \memory|memory~32979_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_memory~32980_combout\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_memory~32979_combout\,
	datae => \memory|ALT_INV_memory~32981_combout\,
	dataf => \memory|ALT_INV_memory~32978_combout\,
	combout => \memory|memory~32982_combout\);

-- Location: MLABCELL_X21_Y17_N24
\memory|memory~32998\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32998_combout\ = ( \memory|mar\(3) & ( \memory|memory~32982_combout\ & ( (!\memory|mar\(2) & ((\memory|memory~32992_combout\))) # (\memory|mar\(2) & (\memory|memory~32997_combout\)) ) ) ) # ( !\memory|mar\(3) & ( 
-- \memory|memory~32982_combout\ & ( (!\memory|mar\(2)) # (\memory|memory~32987_combout\) ) ) ) # ( \memory|mar\(3) & ( !\memory|memory~32982_combout\ & ( (!\memory|mar\(2) & ((\memory|memory~32992_combout\))) # (\memory|mar\(2) & 
-- (\memory|memory~32997_combout\)) ) ) ) # ( !\memory|mar\(3) & ( !\memory|memory~32982_combout\ & ( (\memory|mar\(2) & \memory|memory~32987_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_memory~32997_combout\,
	datac => \memory|ALT_INV_memory~32987_combout\,
	datad => \memory|ALT_INV_memory~32992_combout\,
	datae => \memory|ALT_INV_mar\(3),
	dataf => \memory|ALT_INV_memory~32982_combout\,
	combout => \memory|memory~32998_combout\);

-- Location: LABCELL_X19_Y10_N30
\memory|memory~421feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~421feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~421feeder_combout\);

-- Location: FF_X19_Y10_N32
\memory|memory~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~421feeder_combout\,
	ena => \memory|memory~33258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~421_q\);

-- Location: LABCELL_X19_Y10_N36
\memory|memory~677feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~677feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~677feeder_combout\);

-- Location: FF_X19_Y10_N38
\memory|memory~677\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~677feeder_combout\,
	ena => \memory|memory~33274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~677_q\);

-- Location: LABCELL_X19_Y10_N0
\memory|memory~165feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~165feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~165feeder_combout\);

-- Location: FF_X19_Y10_N2
\memory|memory~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~165feeder_combout\,
	ena => \memory|memory~33242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~165_q\);

-- Location: FF_X18_Y10_N50
\memory|memory~933\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~933_q\);

-- Location: LABCELL_X18_Y10_N48
\memory|memory~33011\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33011_combout\ = ( \memory|memory~933_q\ & ( \memory|mar\(5) & ( (\memory|mar\(4)) # (\memory|memory~677_q\) ) ) ) # ( !\memory|memory~933_q\ & ( \memory|mar\(5) & ( (\memory|memory~677_q\ & !\memory|mar\(4)) ) ) ) # ( \memory|memory~933_q\ 
-- & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & ((\memory|memory~165_q\))) # (\memory|mar\(4) & (\memory|memory~421_q\)) ) ) ) # ( !\memory|memory~933_q\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & ((\memory|memory~165_q\))) # (\memory|mar\(4) & 
-- (\memory|memory~421_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~421_q\,
	datab => \memory|ALT_INV_memory~677_q\,
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_memory~165_q\,
	datae => \memory|ALT_INV_memory~933_q\,
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33011_combout\);

-- Location: FF_X18_Y12_N37
\memory|memory~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~37_q\);

-- Location: FF_X18_Y12_N7
\memory|memory~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~293_q\);

-- Location: FF_X18_Y10_N47
\memory|memory~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~805_q\);

-- Location: LABCELL_X24_Y10_N33
\memory|memory~549feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~549feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~549feeder_combout\);

-- Location: FF_X24_Y10_N34
\memory|memory~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~549feeder_combout\,
	ena => \memory|memory~33266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~549_q\);

-- Location: LABCELL_X18_Y10_N45
\memory|memory~33009\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33009_combout\ = ( \memory|memory~805_q\ & ( \memory|memory~549_q\ & ( ((!\memory|mar\(4) & (\memory|memory~37_q\)) # (\memory|mar\(4) & ((\memory|memory~293_q\)))) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~805_q\ & ( 
-- \memory|memory~549_q\ & ( (!\memory|mar\(4) & (((\memory|mar\(5))) # (\memory|memory~37_q\))) # (\memory|mar\(4) & (((\memory|memory~293_q\ & !\memory|mar\(5))))) ) ) ) # ( \memory|memory~805_q\ & ( !\memory|memory~549_q\ & ( (!\memory|mar\(4) & 
-- (\memory|memory~37_q\ & ((!\memory|mar\(5))))) # (\memory|mar\(4) & (((\memory|mar\(5)) # (\memory|memory~293_q\)))) ) ) ) # ( !\memory|memory~805_q\ & ( !\memory|memory~549_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~37_q\)) # 
-- (\memory|mar\(4) & ((\memory|memory~293_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_memory~37_q\,
	datac => \memory|ALT_INV_memory~293_q\,
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_memory~805_q\,
	dataf => \memory|ALT_INV_memory~549_q\,
	combout => \memory|memory~33009_combout\);

-- Location: FF_X21_Y8_N19
\memory|memory~613\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~613_q\);

-- Location: MLABCELL_X21_Y8_N6
\memory|memory~357feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~357feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~357feeder_combout\);

-- Location: FF_X21_Y8_N7
\memory|memory~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~357feeder_combout\,
	ena => \memory|memory~33257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~357_q\);

-- Location: MLABCELL_X21_Y8_N24
\memory|memory~101feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~101feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~101feeder_combout\);

-- Location: FF_X21_Y8_N25
\memory|memory~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~101feeder_combout\,
	ena => \memory|memory~33238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~101_q\);

-- Location: FF_X18_Y10_N56
\memory|memory~869\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~869_q\);

-- Location: LABCELL_X18_Y10_N54
\memory|memory~33010\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33010_combout\ = ( \memory|memory~869_q\ & ( \memory|mar\(5) & ( (\memory|mar\(4)) # (\memory|memory~613_q\) ) ) ) # ( !\memory|memory~869_q\ & ( \memory|mar\(5) & ( (\memory|memory~613_q\ & !\memory|mar\(4)) ) ) ) # ( \memory|memory~869_q\ 
-- & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & ((\memory|memory~101_q\))) # (\memory|mar\(4) & (\memory|memory~357_q\)) ) ) ) # ( !\memory|memory~869_q\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & ((\memory|memory~101_q\))) # (\memory|mar\(4) & 
-- (\memory|memory~357_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~613_q\,
	datab => \memory|ALT_INV_memory~357_q\,
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_memory~101_q\,
	datae => \memory|ALT_INV_memory~869_q\,
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~33010_combout\);

-- Location: FF_X22_Y14_N50
\memory|memory~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~741_q\);

-- Location: FF_X22_Y12_N13
\memory|memory~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~229_q\);

-- Location: FF_X22_Y14_N56
\memory|memory~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~997_q\);

-- Location: FF_X22_Y12_N55
\memory|memory~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~485_q\);

-- Location: LABCELL_X22_Y14_N54
\memory|memory~33012\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33012_combout\ = ( \memory|memory~997_q\ & ( \memory|memory~485_q\ & ( ((!\memory|mar\(5) & ((\memory|memory~229_q\))) # (\memory|mar\(5) & (\memory|memory~741_q\))) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~997_q\ & ( 
-- \memory|memory~485_q\ & ( (!\memory|mar\(4) & ((!\memory|mar\(5) & ((\memory|memory~229_q\))) # (\memory|mar\(5) & (\memory|memory~741_q\)))) # (\memory|mar\(4) & (((!\memory|mar\(5))))) ) ) ) # ( \memory|memory~997_q\ & ( !\memory|memory~485_q\ & ( 
-- (!\memory|mar\(4) & ((!\memory|mar\(5) & ((\memory|memory~229_q\))) # (\memory|mar\(5) & (\memory|memory~741_q\)))) # (\memory|mar\(4) & (((\memory|mar\(5))))) ) ) ) # ( !\memory|memory~997_q\ & ( !\memory|memory~485_q\ & ( (!\memory|mar\(4) & 
-- ((!\memory|mar\(5) & ((\memory|memory~229_q\))) # (\memory|mar\(5) & (\memory|memory~741_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~741_q\,
	datab => \memory|ALT_INV_mar\(4),
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_memory~229_q\,
	datae => \memory|ALT_INV_memory~997_q\,
	dataf => \memory|ALT_INV_memory~485_q\,
	combout => \memory|memory~33012_combout\);

-- Location: LABCELL_X18_Y10_N27
\memory|memory~33013\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33013_combout\ = ( \memory|memory~33010_combout\ & ( \memory|memory~33012_combout\ & ( ((!\memory|mar\(3) & ((\memory|memory~33009_combout\))) # (\memory|mar\(3) & (\memory|memory~33011_combout\))) # (\memory|mar\(2)) ) ) ) # ( 
-- !\memory|memory~33010_combout\ & ( \memory|memory~33012_combout\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~33009_combout\))) # (\memory|mar\(3) & (\memory|memory~33011_combout\)))) # (\memory|mar\(2) & (((\memory|mar\(3))))) ) ) ) # ( 
-- \memory|memory~33010_combout\ & ( !\memory|memory~33012_combout\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~33009_combout\))) # (\memory|mar\(3) & (\memory|memory~33011_combout\)))) # (\memory|mar\(2) & (((!\memory|mar\(3))))) ) ) ) # ( 
-- !\memory|memory~33010_combout\ & ( !\memory|memory~33012_combout\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~33009_combout\))) # (\memory|mar\(3) & (\memory|memory~33011_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33011_combout\,
	datab => \memory|ALT_INV_memory~33009_combout\,
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~33010_combout\,
	dataf => \memory|ALT_INV_memory~33012_combout\,
	combout => \memory|memory~33013_combout\);

-- Location: LABCELL_X23_Y12_N9
\memory|memory~517feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~517feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~517feeder_combout\);

-- Location: FF_X23_Y12_N10
\memory|memory~517\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~517feeder_combout\,
	ena => \memory|memory~33264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~517_q\);

-- Location: LABCELL_X22_Y16_N0
\memory|memory~5feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~5feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~5feeder_combout\);

-- Location: FF_X22_Y16_N2
\memory|memory~5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~5feeder_combout\,
	ena => \memory|memory~33232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~5_q\);

-- Location: LABCELL_X22_Y16_N6
\memory|memory~261feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~261feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~261feeder_combout\);

-- Location: FF_X22_Y16_N8
\memory|memory~261\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~261feeder_combout\,
	ena => \memory|memory~33248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~261_q\);

-- Location: FF_X22_Y16_N26
\memory|memory~773\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~773_q\);

-- Location: LABCELL_X22_Y16_N24
\memory|memory~32999\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32999_combout\ = ( \memory|memory~773_q\ & ( \memory|mar\(4) & ( (\memory|memory~261_q\) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~773_q\ & ( \memory|mar\(4) & ( (!\memory|mar\(5) & \memory|memory~261_q\) ) ) ) # ( \memory|memory~773_q\ 
-- & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~5_q\))) # (\memory|mar\(5) & (\memory|memory~517_q\)) ) ) ) # ( !\memory|memory~773_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~5_q\))) # (\memory|mar\(5) & 
-- (\memory|memory~517_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~517_q\,
	datab => \memory|ALT_INV_mar\(5),
	datac => \memory|ALT_INV_memory~5_q\,
	datad => \memory|ALT_INV_memory~261_q\,
	datae => \memory|ALT_INV_memory~773_q\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~32999_combout\);

-- Location: FF_X25_Y12_N49
\memory|memory~197\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~197_q\);

-- Location: FF_X23_Y11_N22
\memory|memory~709\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~709_q\);

-- Location: FF_X28_Y12_N56
\memory|memory~965\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~965_q\);

-- Location: FF_X25_Y12_N37
\memory|memory~453\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~453_q\);

-- Location: MLABCELL_X28_Y12_N54
\memory|memory~33002\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33002_combout\ = ( \memory|memory~965_q\ & ( \memory|memory~453_q\ & ( ((!\memory|mar\(5) & (\memory|memory~197_q\)) # (\memory|mar\(5) & ((\memory|memory~709_q\)))) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~965_q\ & ( 
-- \memory|memory~453_q\ & ( (!\memory|mar\(5) & (((\memory|mar\(4))) # (\memory|memory~197_q\))) # (\memory|mar\(5) & (((!\memory|mar\(4) & \memory|memory~709_q\)))) ) ) ) # ( \memory|memory~965_q\ & ( !\memory|memory~453_q\ & ( (!\memory|mar\(5) & 
-- (\memory|memory~197_q\ & (!\memory|mar\(4)))) # (\memory|mar\(5) & (((\memory|memory~709_q\) # (\memory|mar\(4))))) ) ) ) # ( !\memory|memory~965_q\ & ( !\memory|memory~453_q\ & ( (!\memory|mar\(4) & ((!\memory|mar\(5) & (\memory|memory~197_q\)) # 
-- (\memory|mar\(5) & ((\memory|memory~709_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~197_q\,
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_memory~709_q\,
	datae => \memory|ALT_INV_memory~965_q\,
	dataf => \memory|ALT_INV_memory~453_q\,
	combout => \memory|memory~33002_combout\);

-- Location: LABCELL_X27_Y14_N36
\memory|memory~69feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~69feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~69feeder_combout\);

-- Location: FF_X27_Y14_N37
\memory|memory~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~69feeder_combout\,
	ena => \memory|memory~33236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~69_q\);

-- Location: LABCELL_X27_Y11_N18
\memory|memory~581feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~581feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~581feeder_combout\);

-- Location: FF_X27_Y11_N19
\memory|memory~581\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~581feeder_combout\,
	ena => \memory|memory~33268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~581_q\);

-- Location: FF_X28_Y12_N8
\memory|memory~837\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~837_q\);

-- Location: LABCELL_X27_Y14_N30
\memory|memory~325feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~325feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~325feeder_combout\);

-- Location: FF_X27_Y14_N31
\memory|memory~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~325feeder_combout\,
	ena => \memory|memory~33249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~325_q\);

-- Location: MLABCELL_X28_Y12_N6
\memory|memory~33000\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33000_combout\ = ( \memory|memory~837_q\ & ( \memory|memory~325_q\ & ( ((!\memory|mar\(5) & (\memory|memory~69_q\)) # (\memory|mar\(5) & ((\memory|memory~581_q\)))) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~837_q\ & ( 
-- \memory|memory~325_q\ & ( (!\memory|mar\(4) & ((!\memory|mar\(5) & (\memory|memory~69_q\)) # (\memory|mar\(5) & ((\memory|memory~581_q\))))) # (\memory|mar\(4) & (((!\memory|mar\(5))))) ) ) ) # ( \memory|memory~837_q\ & ( !\memory|memory~325_q\ & ( 
-- (!\memory|mar\(4) & ((!\memory|mar\(5) & (\memory|memory~69_q\)) # (\memory|mar\(5) & ((\memory|memory~581_q\))))) # (\memory|mar\(4) & (((\memory|mar\(5))))) ) ) ) # ( !\memory|memory~837_q\ & ( !\memory|memory~325_q\ & ( (!\memory|mar\(4) & 
-- ((!\memory|mar\(5) & (\memory|memory~69_q\)) # (\memory|mar\(5) & ((\memory|memory~581_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_memory~69_q\,
	datac => \memory|ALT_INV_memory~581_q\,
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_memory~837_q\,
	dataf => \memory|ALT_INV_memory~325_q\,
	combout => \memory|memory~33000_combout\);

-- Location: LABCELL_X27_Y12_N24
\memory|memory~133feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~133feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~133feeder_combout\);

-- Location: FF_X27_Y12_N25
\memory|memory~133\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~133feeder_combout\,
	ena => \memory|memory~33240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~133_q\);

-- Location: LABCELL_X27_Y12_N42
\memory|memory~389feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~389feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~389feeder_combout\);

-- Location: FF_X27_Y12_N43
\memory|memory~389\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~389feeder_combout\,
	ena => \memory|memory~33250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~389_q\);

-- Location: FF_X28_Y12_N50
\memory|memory~901\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~901_q\);

-- Location: LABCELL_X27_Y12_N36
\memory|memory~645feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~645feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~645feeder_combout\);

-- Location: FF_X27_Y12_N37
\memory|memory~645\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~645feeder_combout\,
	ena => \memory|memory~33272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~645_q\);

-- Location: MLABCELL_X28_Y12_N48
\memory|memory~33001\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33001_combout\ = ( \memory|memory~901_q\ & ( \memory|memory~645_q\ & ( ((!\memory|mar\(4) & (\memory|memory~133_q\)) # (\memory|mar\(4) & ((\memory|memory~389_q\)))) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~901_q\ & ( 
-- \memory|memory~645_q\ & ( (!\memory|mar\(4) & (((\memory|mar\(5))) # (\memory|memory~133_q\))) # (\memory|mar\(4) & (((!\memory|mar\(5) & \memory|memory~389_q\)))) ) ) ) # ( \memory|memory~901_q\ & ( !\memory|memory~645_q\ & ( (!\memory|mar\(4) & 
-- (\memory|memory~133_q\ & (!\memory|mar\(5)))) # (\memory|mar\(4) & (((\memory|memory~389_q\) # (\memory|mar\(5))))) ) ) ) # ( !\memory|memory~901_q\ & ( !\memory|memory~645_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~133_q\)) # 
-- (\memory|mar\(4) & ((\memory|memory~389_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_memory~133_q\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_memory~389_q\,
	datae => \memory|ALT_INV_memory~901_q\,
	dataf => \memory|ALT_INV_memory~645_q\,
	combout => \memory|memory~33001_combout\);

-- Location: MLABCELL_X28_Y12_N24
\memory|memory~33003\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33003_combout\ = ( \memory|mar\(2) & ( \memory|memory~33001_combout\ & ( (!\memory|mar\(3) & ((\memory|memory~33000_combout\))) # (\memory|mar\(3) & (\memory|memory~33002_combout\)) ) ) ) # ( !\memory|mar\(2) & ( 
-- \memory|memory~33001_combout\ & ( (\memory|mar\(3)) # (\memory|memory~32999_combout\) ) ) ) # ( \memory|mar\(2) & ( !\memory|memory~33001_combout\ & ( (!\memory|mar\(3) & ((\memory|memory~33000_combout\))) # (\memory|mar\(3) & 
-- (\memory|memory~33002_combout\)) ) ) ) # ( !\memory|mar\(2) & ( !\memory|memory~33001_combout\ & ( (\memory|memory~32999_combout\ & !\memory|mar\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000111100111101110111011101110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32999_combout\,
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_memory~33002_combout\,
	datad => \memory|ALT_INV_memory~33000_combout\,
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_memory~33001_combout\,
	combout => \memory|memory~33003_combout\);

-- Location: LABCELL_X19_Y15_N24
\memory|memory~53feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~53feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~53feeder_combout\);

-- Location: FF_X19_Y15_N25
\memory|memory~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~53feeder_combout\,
	ena => \memory|memory~33235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~53_q\);

-- Location: FF_X24_Y12_N56
\memory|memory~117\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~117_q\);

-- Location: FF_X24_Y12_N26
\memory|memory~245\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~245_q\);

-- Location: MLABCELL_X25_Y10_N54
\memory|memory~181feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~181feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~181feeder_combout\);

-- Location: FF_X25_Y10_N55
\memory|memory~181\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~181feeder_combout\,
	ena => \memory|memory~33243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~181_q\);

-- Location: LABCELL_X24_Y12_N24
\memory|memory~33014\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33014_combout\ = ( \memory|memory~245_q\ & ( \memory|memory~181_q\ & ( ((!\memory|mar\(2) & (\memory|memory~53_q\)) # (\memory|mar\(2) & ((\memory|memory~117_q\)))) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~245_q\ & ( 
-- \memory|memory~181_q\ & ( (!\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~53_q\))) # (\memory|mar\(2) & (((\memory|memory~117_q\ & !\memory|mar\(3))))) ) ) ) # ( \memory|memory~245_q\ & ( !\memory|memory~181_q\ & ( (!\memory|mar\(2) & 
-- (\memory|memory~53_q\ & ((!\memory|mar\(3))))) # (\memory|mar\(2) & (((\memory|mar\(3)) # (\memory|memory~117_q\)))) ) ) ) # ( !\memory|memory~245_q\ & ( !\memory|memory~181_q\ & ( (!\memory|mar\(3) & ((!\memory|mar\(2) & (\memory|memory~53_q\)) # 
-- (\memory|mar\(2) & ((\memory|memory~117_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~53_q\,
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_memory~117_q\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~245_q\,
	dataf => \memory|ALT_INV_memory~181_q\,
	combout => \memory|memory~33014_combout\);

-- Location: FF_X23_Y13_N19
\memory|memory~565\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~565_q\);

-- Location: FF_X28_Y11_N4
\memory|memory~629\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~629_q\);

-- Location: FF_X23_Y13_N56
\memory|memory~693\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~693_q\);

-- Location: FF_X29_Y13_N38
\memory|memory~757\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~757_q\);

-- Location: LABCELL_X29_Y13_N36
\memory|memory~33016\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33016_combout\ = ( \memory|memory~757_q\ & ( \memory|mar\(3) & ( (\memory|mar\(2)) # (\memory|memory~693_q\) ) ) ) # ( !\memory|memory~757_q\ & ( \memory|mar\(3) & ( (\memory|memory~693_q\ & !\memory|mar\(2)) ) ) ) # ( \memory|memory~757_q\ 
-- & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & (\memory|memory~565_q\)) # (\memory|mar\(2) & ((\memory|memory~629_q\))) ) ) ) # ( !\memory|memory~757_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & (\memory|memory~565_q\)) # (\memory|mar\(2) & 
-- ((\memory|memory~629_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~565_q\,
	datab => \memory|ALT_INV_memory~629_q\,
	datac => \memory|ALT_INV_memory~693_q\,
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_memory~757_q\,
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~33016_combout\);

-- Location: FF_X21_Y13_N37
\memory|memory~1013\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|sram_data_bus[5]~5_combout\,
	ena => \memory|memory~33295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1013_q\);

-- Location: FF_X19_Y14_N29
\memory|memory~821\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~821_q\);

-- Location: FF_X19_Y14_N2
\memory|memory~949\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~949_q\);

-- Location: FF_X19_Y14_N44
\memory|memory~885\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~885_q\);

-- Location: LABCELL_X19_Y14_N0
\memory|memory~33017\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33017_combout\ = ( \memory|memory~949_q\ & ( \memory|memory~885_q\ & ( (!\memory|mar\(3) & (((\memory|mar\(2)) # (\memory|memory~821_q\)))) # (\memory|mar\(3) & (((!\memory|mar\(2))) # (\memory|memory~1013_q\))) ) ) ) # ( 
-- !\memory|memory~949_q\ & ( \memory|memory~885_q\ & ( (!\memory|mar\(3) & (((\memory|mar\(2)) # (\memory|memory~821_q\)))) # (\memory|mar\(3) & (\memory|memory~1013_q\ & ((\memory|mar\(2))))) ) ) ) # ( \memory|memory~949_q\ & ( !\memory|memory~885_q\ & ( 
-- (!\memory|mar\(3) & (((\memory|memory~821_q\ & !\memory|mar\(2))))) # (\memory|mar\(3) & (((!\memory|mar\(2))) # (\memory|memory~1013_q\))) ) ) ) # ( !\memory|memory~949_q\ & ( !\memory|memory~885_q\ & ( (!\memory|mar\(3) & (((\memory|memory~821_q\ & 
-- !\memory|mar\(2))))) # (\memory|mar\(3) & (\memory|memory~1013_q\ & ((\memory|mar\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001010111110001000100001010101110110101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(3),
	datab => \memory|ALT_INV_memory~1013_q\,
	datac => \memory|ALT_INV_memory~821_q\,
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_memory~949_q\,
	dataf => \memory|ALT_INV_memory~885_q\,
	combout => \memory|memory~33017_combout\);

-- Location: LABCELL_X23_Y16_N30
\memory|memory~309feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~309feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~309feeder_combout\);

-- Location: FF_X23_Y16_N31
\memory|memory~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~309feeder_combout\,
	ena => \memory|memory~33260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~309_q\);

-- Location: LABCELL_X23_Y16_N24
\memory|memory~373feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~373feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~373feeder_combout\);

-- Location: FF_X23_Y16_N25
\memory|memory~373\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~373feeder_combout\,
	ena => \memory|memory~33261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~373_q\);

-- Location: FF_X29_Y13_N32
\memory|memory~501\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~501_q\);

-- Location: MLABCELL_X25_Y9_N42
\memory|memory~437feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~437feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~437feeder_combout\);

-- Location: FF_X25_Y9_N43
\memory|memory~437\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~437feeder_combout\,
	ena => \memory|memory~33262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~437_q\);

-- Location: LABCELL_X29_Y13_N30
\memory|memory~33015\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33015_combout\ = ( \memory|memory~501_q\ & ( \memory|memory~437_q\ & ( ((!\memory|mar\(2) & (\memory|memory~309_q\)) # (\memory|mar\(2) & ((\memory|memory~373_q\)))) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~501_q\ & ( 
-- \memory|memory~437_q\ & ( (!\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~309_q\))) # (\memory|mar\(2) & (((\memory|memory~373_q\ & !\memory|mar\(3))))) ) ) ) # ( \memory|memory~501_q\ & ( !\memory|memory~437_q\ & ( (!\memory|mar\(2) & 
-- (\memory|memory~309_q\ & ((!\memory|mar\(3))))) # (\memory|mar\(2) & (((\memory|mar\(3)) # (\memory|memory~373_q\)))) ) ) ) # ( !\memory|memory~501_q\ & ( !\memory|memory~437_q\ & ( (!\memory|mar\(3) & ((!\memory|mar\(2) & (\memory|memory~309_q\)) # 
-- (\memory|mar\(2) & ((\memory|memory~373_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~309_q\,
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_memory~373_q\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~501_q\,
	dataf => \memory|ALT_INV_memory~437_q\,
	combout => \memory|memory~33015_combout\);

-- Location: LABCELL_X29_Y13_N54
\memory|memory~33018\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33018_combout\ = ( \memory|mar\(5) & ( \memory|memory~33015_combout\ & ( (!\memory|mar\(4) & (\memory|memory~33016_combout\)) # (\memory|mar\(4) & ((\memory|memory~33017_combout\))) ) ) ) # ( !\memory|mar\(5) & ( 
-- \memory|memory~33015_combout\ & ( (\memory|mar\(4)) # (\memory|memory~33014_combout\) ) ) ) # ( \memory|mar\(5) & ( !\memory|memory~33015_combout\ & ( (!\memory|mar\(4) & (\memory|memory~33016_combout\)) # (\memory|mar\(4) & 
-- ((\memory|memory~33017_combout\))) ) ) ) # ( !\memory|mar\(5) & ( !\memory|memory~33015_combout\ & ( (\memory|memory~33014_combout\ & !\memory|mar\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000001100110000111101010101111111110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33014_combout\,
	datab => \memory|ALT_INV_memory~33016_combout\,
	datac => \memory|ALT_INV_memory~33017_combout\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_mar\(5),
	dataf => \memory|ALT_INV_memory~33015_combout\,
	combout => \memory|memory~33018_combout\);

-- Location: LABCELL_X19_Y15_N18
\memory|memory~533feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~533feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~533feeder_combout\);

-- Location: FF_X19_Y15_N19
\memory|memory~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~533feeder_combout\,
	ena => \memory|memory~33265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~533_q\);

-- Location: MLABCELL_X21_Y16_N18
\memory|memory~21feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~21feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~21feeder_combout\);

-- Location: FF_X21_Y16_N19
\memory|memory~21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~21feeder_combout\,
	ena => \memory|memory~33233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~21_q\);

-- Location: FF_X19_Y16_N35
\memory|memory~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~789_q\);

-- Location: MLABCELL_X21_Y16_N6
\memory|memory~277feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~277feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~277feeder_combout\);

-- Location: FF_X21_Y16_N7
\memory|memory~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~277feeder_combout\,
	ena => \memory|memory~33252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~277_q\);

-- Location: LABCELL_X19_Y16_N33
\memory|memory~33004\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33004_combout\ = ( \memory|memory~789_q\ & ( \memory|memory~277_q\ & ( ((!\memory|mar\(5) & ((\memory|memory~21_q\))) # (\memory|mar\(5) & (\memory|memory~533_q\))) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~789_q\ & ( 
-- \memory|memory~277_q\ & ( (!\memory|mar\(5) & (((\memory|memory~21_q\) # (\memory|mar\(4))))) # (\memory|mar\(5) & (\memory|memory~533_q\ & (!\memory|mar\(4)))) ) ) ) # ( \memory|memory~789_q\ & ( !\memory|memory~277_q\ & ( (!\memory|mar\(5) & 
-- (((!\memory|mar\(4) & \memory|memory~21_q\)))) # (\memory|mar\(5) & (((\memory|mar\(4))) # (\memory|memory~533_q\))) ) ) ) # ( !\memory|memory~789_q\ & ( !\memory|memory~277_q\ & ( (!\memory|mar\(4) & ((!\memory|mar\(5) & ((\memory|memory~21_q\))) # 
-- (\memory|mar\(5) & (\memory|memory~533_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~533_q\,
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_memory~21_q\,
	datae => \memory|ALT_INV_memory~789_q\,
	dataf => \memory|ALT_INV_memory~277_q\,
	combout => \memory|memory~33004_combout\);

-- Location: LABCELL_X24_Y16_N15
\memory|memory~213feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~213feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~213feeder_combout\);

-- Location: FF_X24_Y16_N17
\memory|memory~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~213feeder_combout\,
	ena => \memory|memory~33245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~213_q\);

-- Location: LABCELL_X24_Y16_N30
\memory|memory~469feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~469feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~469feeder_combout\);

-- Location: FF_X24_Y16_N32
\memory|memory~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~469feeder_combout\,
	ena => \memory|memory~33255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~469_q\);

-- Location: FF_X24_Y16_N38
\memory|memory~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~981_q\);

-- Location: LABCELL_X23_Y11_N9
\memory|memory~725feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~725feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~725feeder_combout\);

-- Location: FF_X23_Y11_N10
\memory|memory~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~725feeder_combout\,
	ena => \memory|memory~33277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~725_q\);

-- Location: LABCELL_X24_Y16_N36
\memory|memory~33007\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33007_combout\ = ( \memory|memory~981_q\ & ( \memory|memory~725_q\ & ( ((!\memory|mar\(4) & (\memory|memory~213_q\)) # (\memory|mar\(4) & ((\memory|memory~469_q\)))) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~981_q\ & ( 
-- \memory|memory~725_q\ & ( (!\memory|mar\(4) & (((\memory|mar\(5))) # (\memory|memory~213_q\))) # (\memory|mar\(4) & (((!\memory|mar\(5) & \memory|memory~469_q\)))) ) ) ) # ( \memory|memory~981_q\ & ( !\memory|memory~725_q\ & ( (!\memory|mar\(4) & 
-- (\memory|memory~213_q\ & (!\memory|mar\(5)))) # (\memory|mar\(4) & (((\memory|memory~469_q\) # (\memory|mar\(5))))) ) ) ) # ( !\memory|memory~981_q\ & ( !\memory|memory~725_q\ & ( (!\memory|mar\(5) & ((!\memory|mar\(4) & (\memory|memory~213_q\)) # 
-- (\memory|mar\(4) & ((\memory|memory~469_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(4),
	datab => \memory|ALT_INV_memory~213_q\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_memory~469_q\,
	datae => \memory|ALT_INV_memory~981_q\,
	dataf => \memory|ALT_INV_memory~725_q\,
	combout => \memory|memory~33007_combout\);

-- Location: FF_X16_Y12_N20
\memory|memory~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~405_q\);

-- Location: FF_X16_Y12_N56
\memory|memory~661\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~661_q\);

-- Location: FF_X19_Y16_N26
\memory|memory~917\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~917_q\);

-- Location: FF_X16_Y12_N13
\memory|memory~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~149_q\);

-- Location: LABCELL_X19_Y16_N24
\memory|memory~33006\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33006_combout\ = ( \memory|memory~917_q\ & ( \memory|memory~149_q\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4))) # (\memory|memory~405_q\))) # (\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~661_q\)))) ) ) ) # ( 
-- !\memory|memory~917_q\ & ( \memory|memory~149_q\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4))) # (\memory|memory~405_q\))) # (\memory|mar\(5) & (((\memory|memory~661_q\ & !\memory|mar\(4))))) ) ) ) # ( \memory|memory~917_q\ & ( !\memory|memory~149_q\ & ( 
-- (!\memory|mar\(5) & (\memory|memory~405_q\ & ((\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~661_q\)))) ) ) ) # ( !\memory|memory~917_q\ & ( !\memory|memory~149_q\ & ( (!\memory|mar\(5) & (\memory|memory~405_q\ & 
-- ((\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|memory~661_q\ & !\memory|mar\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~405_q\,
	datac => \memory|ALT_INV_memory~661_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~917_q\,
	dataf => \memory|ALT_INV_memory~149_q\,
	combout => \memory|memory~33006_combout\);

-- Location: FF_X16_Y16_N55
\memory|memory~597\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~597_q\);

-- Location: FF_X16_Y16_N43
\memory|memory~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~341_q\);

-- Location: LABCELL_X16_Y16_N48
\memory|memory~85feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~85feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \memory|memory~85feeder_combout\);

-- Location: FF_X16_Y16_N49
\memory|memory~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~85feeder_combout\,
	ena => \memory|memory~33237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~85_q\);

-- Location: FF_X19_Y16_N50
\memory|memory~853\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	ena => \memory|memory~33285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~853_q\);

-- Location: LABCELL_X19_Y16_N48
\memory|memory~33005\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33005_combout\ = ( \memory|memory~853_q\ & ( \memory|mar\(4) & ( (\memory|memory~341_q\) # (\memory|mar\(5)) ) ) ) # ( !\memory|memory~853_q\ & ( \memory|mar\(4) & ( (!\memory|mar\(5) & \memory|memory~341_q\) ) ) ) # ( \memory|memory~853_q\ 
-- & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~85_q\))) # (\memory|mar\(5) & (\memory|memory~597_q\)) ) ) ) # ( !\memory|memory~853_q\ & ( !\memory|mar\(4) & ( (!\memory|mar\(5) & ((\memory|memory~85_q\))) # (\memory|mar\(5) & 
-- (\memory|memory~597_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~597_q\,
	datac => \memory|ALT_INV_memory~341_q\,
	datad => \memory|ALT_INV_memory~85_q\,
	datae => \memory|ALT_INV_memory~853_q\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~33005_combout\);

-- Location: LABCELL_X19_Y16_N45
\memory|memory~33008\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33008_combout\ = ( \memory|mar\(2) & ( \memory|memory~33005_combout\ & ( (!\memory|mar\(3)) # (\memory|memory~33007_combout\) ) ) ) # ( !\memory|mar\(2) & ( \memory|memory~33005_combout\ & ( (!\memory|mar\(3) & 
-- (\memory|memory~33004_combout\)) # (\memory|mar\(3) & ((\memory|memory~33006_combout\))) ) ) ) # ( \memory|mar\(2) & ( !\memory|memory~33005_combout\ & ( (\memory|mar\(3) & \memory|memory~33007_combout\) ) ) ) # ( !\memory|mar\(2) & ( 
-- !\memory|memory~33005_combout\ & ( (!\memory|mar\(3) & (\memory|memory~33004_combout\)) # (\memory|mar\(3) & ((\memory|memory~33006_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33004_combout\,
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_memory~33007_combout\,
	datad => \memory|ALT_INV_memory~33006_combout\,
	datae => \memory|ALT_INV_mar\(2),
	dataf => \memory|ALT_INV_memory~33005_combout\,
	combout => \memory|memory~33008_combout\);

-- Location: LABCELL_X24_Y14_N27
\memory|memory~33019\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~33019_combout\ = ( \memory|mar\(1) & ( \memory|memory~33008_combout\ & ( (!\memory|mar\(0) & (\memory|memory~33013_combout\)) # (\memory|mar\(0) & ((\memory|memory~33018_combout\))) ) ) ) # ( !\memory|mar\(1) & ( 
-- \memory|memory~33008_combout\ & ( (\memory|mar\(0)) # (\memory|memory~33003_combout\) ) ) ) # ( \memory|mar\(1) & ( !\memory|memory~33008_combout\ & ( (!\memory|mar\(0) & (\memory|memory~33013_combout\)) # (\memory|mar\(0) & 
-- ((\memory|memory~33018_combout\))) ) ) ) # ( !\memory|mar\(1) & ( !\memory|memory~33008_combout\ & ( (\memory|memory~33003_combout\ & !\memory|mar\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~33013_combout\,
	datab => \memory|ALT_INV_memory~33003_combout\,
	datac => \memory|ALT_INV_memory~33018_combout\,
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_mar\(1),
	dataf => \memory|ALT_INV_memory~33008_combout\,
	combout => \memory|memory~33019_combout\);

-- Location: MLABCELL_X21_Y13_N36
\memory|sram_data_bus[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|sram_data_bus[5]~5_combout\ = ( \memory|mar\(6) & ( (!\memory|data_bus~0_combout\ & (\memory|mdr\(5))) # (\memory|data_bus~0_combout\ & ((\memory|memory~32998_combout\))) ) ) # ( !\memory|mar\(6) & ( (!\memory|data_bus~0_combout\ & 
-- (\memory|mdr\(5))) # (\memory|data_bus~0_combout\ & ((\memory|memory~33019_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mdr\(5),
	datab => \memory|ALT_INV_data_bus~0_combout\,
	datac => \memory|ALT_INV_memory~32998_combout\,
	datad => \memory|ALT_INV_memory~33019_combout\,
	dataf => \memory|ALT_INV_mar\(6),
	combout => \memory|sram_data_bus[5]~5_combout\);

-- Location: MLABCELL_X21_Y13_N45
\memory|mdr[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|mdr[5]~6_combout\ = ( \memory|sram_data_bus[5]~5_combout\ & ( sram_state(1) ) ) # ( \memory|sram_data_bus[5]~5_combout\ & ( !sram_state(1) & ( ((!sram_state(0)) # (\data_bus[5]~5_combout\)) # (\sys_clk~combout\) ) ) ) # ( 
-- !\memory|sram_data_bus[5]~5_combout\ & ( !sram_state(1) & ( (!\sys_clk~combout\ & (\data_bus[5]~5_combout\ & sram_state(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010111101111111011100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_sys_clk~combout\,
	datab => \ALT_INV_data_bus[5]~5_combout\,
	datac => ALT_INV_sram_state(0),
	datae => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	dataf => ALT_INV_sram_state(1),
	combout => \memory|mdr[5]~6_combout\);

-- Location: LABCELL_X22_Y13_N0
\memory|mdr[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|mdr\(5) = (!\memory|mdr[1]~1_combout\ & (\memory|mdr\(5))) # (\memory|mdr[1]~1_combout\ & ((\memory|mdr[5]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mdr\(5),
	datab => \memory|ALT_INV_mdr[5]~6_combout\,
	datac => \memory|ALT_INV_mdr[1]~1_combout\,
	combout => \memory|mdr\(5));

-- Location: LABCELL_X22_Y5_N30
\state_mach|data_bus[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|data_bus[5]~5_combout\ = ( !\state_mach|count\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_count\(5),
	combout => \state_mach|data_bus[5]~5_combout\);

-- Location: FF_X22_Y5_N32
\state_mach|data_bus[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \state_mach|data_bus[5]~5_combout\,
	ena => \state_mach|count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|data_bus\(5));

-- Location: LABCELL_X22_Y13_N3
\data_bus[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[5]~5_combout\ = ( \Equal0~0_combout\ & ( (\state_mach|data_bus\(5) & ((!\memory|data_bus~0_combout\) # (\memory|mdr\(5)))) ) ) # ( !\Equal0~0_combout\ & ( (!\memory|data_bus~0_combout\) # (\memory|mdr\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110101010100001111000001010000111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mdr\(5),
	datac => \state_mach|ALT_INV_data_bus\(5),
	datad => \memory|ALT_INV_data_bus~0_combout\,
	dataf => \ALT_INV_Equal0~0_combout\,
	combout => \data_bus[5]~5_combout\);

-- Location: FF_X22_Y13_N59
\hex_data[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \data_bus[5]~5_combout\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hex_data[1][1]~q\);

-- Location: FF_X25_Y12_N4
\memory|memory~196\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33244_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~196_q\);

-- Location: FF_X22_Y12_N10
\memory|memory~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33246_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~228_q\);

-- Location: FF_X25_Y12_N34
\memory|memory~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33245_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~212_q\);

-- Location: FF_X28_Y11_N32
\memory|memory~244\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33247_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~244_q\);

-- Location: MLABCELL_X28_Y11_N30
\memory|memory~32972\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32972_combout\ = ( \memory|memory~244_q\ & ( \memory|mar\(0) & ( (\memory|memory~212_q\) # (\memory|mar\(1)) ) ) ) # ( !\memory|memory~244_q\ & ( \memory|mar\(0) & ( (!\memory|mar\(1) & \memory|memory~212_q\) ) ) ) # ( \memory|memory~244_q\ 
-- & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & (\memory|memory~196_q\)) # (\memory|mar\(1) & ((\memory|memory~228_q\))) ) ) ) # ( !\memory|memory~244_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & (\memory|memory~196_q\)) # (\memory|mar\(1) & 
-- ((\memory|memory~228_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~196_q\,
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_memory~228_q\,
	datad => \memory|ALT_INV_memory~212_q\,
	datae => \memory|ALT_INV_memory~244_q\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~32972_combout\);

-- Location: FF_X22_Y12_N34
\memory|memory~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33259_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~484_q\);

-- Location: LABCELL_X23_Y12_N3
\memory|memory~452feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~452feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~452feeder_combout\);

-- Location: FF_X23_Y12_N4
\memory|memory~452\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~452feeder_combout\,
	ena => \memory|memory~33251_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~452_q\);

-- Location: FF_X24_Y16_N46
\memory|memory~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33255_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~468_q\);

-- Location: FF_X23_Y14_N26
\memory|memory~500\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33263_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~500_q\);

-- Location: LABCELL_X23_Y14_N24
\memory|memory~32973\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32973_combout\ = ( \memory|memory~500_q\ & ( \memory|mar\(0) & ( (\memory|mar\(1)) # (\memory|memory~468_q\) ) ) ) # ( !\memory|memory~500_q\ & ( \memory|mar\(0) & ( (\memory|memory~468_q\ & !\memory|mar\(1)) ) ) ) # ( \memory|memory~500_q\ 
-- & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~452_q\))) # (\memory|mar\(1) & (\memory|memory~484_q\)) ) ) ) # ( !\memory|memory~500_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~452_q\))) # (\memory|mar\(1) & 
-- (\memory|memory~484_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~484_q\,
	datab => \memory|ALT_INV_memory~452_q\,
	datac => \memory|ALT_INV_memory~468_q\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~500_q\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~32973_combout\);

-- Location: FF_X21_Y13_N28
\memory|memory~1012\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33295_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1012_q\);

-- Location: MLABCELL_X21_Y14_N27
\memory|memory~980feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~980feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~980feeder_combout\);

-- Location: FF_X21_Y14_N29
\memory|memory~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~980feeder_combout\,
	ena => \memory|memory~33287_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~980_q\);

-- Location: FF_X21_Y14_N44
\memory|memory~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33291_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~996_q\);

-- Location: FF_X21_Y14_N58
\memory|memory~964\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33283_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~964_q\);

-- Location: MLABCELL_X21_Y14_N42
\memory|memory~32975\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32975_combout\ = ( \memory|memory~996_q\ & ( \memory|memory~964_q\ & ( (!\memory|mar\(0)) # ((!\memory|mar\(1) & ((\memory|memory~980_q\))) # (\memory|mar\(1) & (\memory|memory~1012_q\))) ) ) ) # ( !\memory|memory~996_q\ & ( 
-- \memory|memory~964_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1))))) # (\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~980_q\))) # (\memory|mar\(1) & (\memory|memory~1012_q\)))) ) ) ) # ( \memory|memory~996_q\ & ( !\memory|memory~964_q\ & ( 
-- (!\memory|mar\(0) & (((\memory|mar\(1))))) # (\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~980_q\))) # (\memory|mar\(1) & (\memory|memory~1012_q\)))) ) ) ) # ( !\memory|memory~996_q\ & ( !\memory|memory~964_q\ & ( (\memory|mar\(0) & 
-- ((!\memory|mar\(1) & ((\memory|memory~980_q\))) # (\memory|mar\(1) & (\memory|memory~1012_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1012_q\,
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_memory~980_q\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~996_q\,
	dataf => \memory|ALT_INV_memory~964_q\,
	combout => \memory|memory~32975_combout\);

-- Location: LABCELL_X23_Y11_N36
\memory|memory~740feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~740feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~740feeder_combout\);

-- Location: FF_X23_Y11_N37
\memory|memory~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~740feeder_combout\,
	ena => \memory|memory~33278_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~740_q\);

-- Location: LABCELL_X23_Y11_N12
\memory|memory~708feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~708feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~708feeder_combout\);

-- Location: FF_X23_Y11_N14
\memory|memory~708\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~708feeder_combout\,
	ena => \memory|memory~33276_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~708_q\);

-- Location: LABCELL_X23_Y11_N6
\memory|memory~724feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~724feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~724feeder_combout\);

-- Location: FF_X23_Y11_N7
\memory|memory~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~724feeder_combout\,
	ena => \memory|memory~33277_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~724_q\);

-- Location: FF_X23_Y14_N56
\memory|memory~756\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33279_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~756_q\);

-- Location: LABCELL_X23_Y14_N54
\memory|memory~32974\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32974_combout\ = ( \memory|memory~756_q\ & ( \memory|mar\(0) & ( (\memory|memory~724_q\) # (\memory|mar\(1)) ) ) ) # ( !\memory|memory~756_q\ & ( \memory|mar\(0) & ( (!\memory|mar\(1) & \memory|memory~724_q\) ) ) ) # ( \memory|memory~756_q\ 
-- & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~708_q\))) # (\memory|mar\(1) & (\memory|memory~740_q\)) ) ) ) # ( !\memory|memory~756_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & ((\memory|memory~708_q\))) # (\memory|mar\(1) & 
-- (\memory|memory~740_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~740_q\,
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_memory~708_q\,
	datad => \memory|ALT_INV_memory~724_q\,
	datae => \memory|ALT_INV_memory~756_q\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~32974_combout\);

-- Location: MLABCELL_X25_Y15_N18
\memory|memory~32976\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32976_combout\ = ( \memory|memory~32974_combout\ & ( \memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~32973_combout\)) # (\memory|mar\(5) & ((\memory|memory~32975_combout\))) ) ) ) # ( !\memory|memory~32974_combout\ & ( 
-- \memory|mar\(4) & ( (!\memory|mar\(5) & (\memory|memory~32973_combout\)) # (\memory|mar\(5) & ((\memory|memory~32975_combout\))) ) ) ) # ( \memory|memory~32974_combout\ & ( !\memory|mar\(4) & ( (\memory|mar\(5)) # (\memory|memory~32972_combout\) ) ) ) # ( 
-- !\memory|memory~32974_combout\ & ( !\memory|mar\(4) & ( (\memory|memory~32972_combout\ & !\memory|mar\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32972_combout\,
	datab => \memory|ALT_INV_memory~32973_combout\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_memory~32975_combout\,
	datae => \memory|ALT_INV_memory~32974_combout\,
	dataf => \memory|ALT_INV_mar\(4),
	combout => \memory|memory~32976_combout\);

-- Location: FF_X24_Y10_N4
\memory|memory~612\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33270_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~612_q\);

-- Location: LABCELL_X24_Y11_N18
\memory|memory~596feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~596feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~596feeder_combout\);

-- Location: FF_X24_Y11_N19
\memory|memory~596\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~596feeder_combout\,
	ena => \memory|memory~33269_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~596_q\);

-- Location: FF_X28_Y11_N38
\memory|memory~628\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33271_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~628_q\);

-- Location: FF_X27_Y11_N37
\memory|memory~580\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33268_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~580_q\);

-- Location: MLABCELL_X28_Y11_N36
\memory|memory~32964\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32964_combout\ = ( \memory|memory~628_q\ & ( \memory|memory~580_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1))) # (\memory|memory~612_q\))) # (\memory|mar\(0) & (((\memory|mar\(1)) # (\memory|memory~596_q\)))) ) ) ) # ( 
-- !\memory|memory~628_q\ & ( \memory|memory~580_q\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1))) # (\memory|memory~612_q\))) # (\memory|mar\(0) & (((\memory|memory~596_q\ & !\memory|mar\(1))))) ) ) ) # ( \memory|memory~628_q\ & ( !\memory|memory~580_q\ & ( 
-- (!\memory|mar\(0) & (\memory|memory~612_q\ & ((\memory|mar\(1))))) # (\memory|mar\(0) & (((\memory|mar\(1)) # (\memory|memory~596_q\)))) ) ) ) # ( !\memory|memory~628_q\ & ( !\memory|memory~580_q\ & ( (!\memory|mar\(0) & (\memory|memory~612_q\ & 
-- ((\memory|mar\(1))))) # (\memory|mar\(0) & (((\memory|memory~596_q\ & !\memory|mar\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_memory~612_q\,
	datac => \memory|ALT_INV_memory~596_q\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~628_q\,
	dataf => \memory|ALT_INV_memory~580_q\,
	combout => \memory|memory~32964_combout\);

-- Location: LABCELL_X27_Y14_N42
\memory|memory~324feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~324feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~324feeder_combout\);

-- Location: FF_X27_Y14_N44
\memory|memory~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~324feeder_combout\,
	ena => \memory|memory~33249_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~324_q\);

-- Location: FF_X21_Y8_N13
\memory|memory~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33257_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~356_q\);

-- Location: FF_X22_Y18_N8
\memory|memory~372\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33261_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~372_q\);

-- Location: LABCELL_X16_Y16_N36
\memory|memory~340feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~340feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~340feeder_combout\);

-- Location: FF_X16_Y16_N37
\memory|memory~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~340feeder_combout\,
	ena => \memory|memory~33253_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~340_q\);

-- Location: LABCELL_X22_Y18_N6
\memory|memory~32963\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32963_combout\ = ( \memory|memory~372_q\ & ( \memory|memory~340_q\ & ( ((!\memory|mar\(1) & (\memory|memory~324_q\)) # (\memory|mar\(1) & ((\memory|memory~356_q\)))) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~372_q\ & ( 
-- \memory|memory~340_q\ & ( (!\memory|mar\(1) & (((\memory|memory~324_q\)) # (\memory|mar\(0)))) # (\memory|mar\(1) & (!\memory|mar\(0) & ((\memory|memory~356_q\)))) ) ) ) # ( \memory|memory~372_q\ & ( !\memory|memory~340_q\ & ( (!\memory|mar\(1) & 
-- (!\memory|mar\(0) & (\memory|memory~324_q\))) # (\memory|mar\(1) & (((\memory|memory~356_q\)) # (\memory|mar\(0)))) ) ) ) # ( !\memory|memory~372_q\ & ( !\memory|memory~340_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & (\memory|memory~324_q\)) # 
-- (\memory|mar\(1) & ((\memory|memory~356_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_memory~324_q\,
	datad => \memory|ALT_INV_memory~356_q\,
	datae => \memory|ALT_INV_memory~372_q\,
	dataf => \memory|ALT_INV_memory~340_q\,
	combout => \memory|memory~32963_combout\);

-- Location: FF_X18_Y16_N13
\memory|memory~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33237_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~84_q\);

-- Location: LABCELL_X27_Y14_N51
\memory|memory~68feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~68feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~68feeder_combout\);

-- Location: FF_X27_Y14_N52
\memory|memory~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~68feeder_combout\,
	ena => \memory|memory~33236_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~68_q\);

-- Location: FF_X22_Y18_N38
\memory|memory~116\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33239_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~116_q\);

-- Location: FF_X21_Y8_N47
\memory|memory~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33238_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~100_q\);

-- Location: LABCELL_X22_Y18_N36
\memory|memory~32962\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32962_combout\ = ( \memory|memory~116_q\ & ( \memory|memory~100_q\ & ( ((!\memory|mar\(0) & ((\memory|memory~68_q\))) # (\memory|mar\(0) & (\memory|memory~84_q\))) # (\memory|mar\(1)) ) ) ) # ( !\memory|memory~116_q\ & ( 
-- \memory|memory~100_q\ & ( (!\memory|mar\(0) & (((\memory|memory~68_q\) # (\memory|mar\(1))))) # (\memory|mar\(0) & (\memory|memory~84_q\ & (!\memory|mar\(1)))) ) ) ) # ( \memory|memory~116_q\ & ( !\memory|memory~100_q\ & ( (!\memory|mar\(0) & 
-- (((!\memory|mar\(1) & \memory|memory~68_q\)))) # (\memory|mar\(0) & (((\memory|mar\(1))) # (\memory|memory~84_q\))) ) ) ) # ( !\memory|memory~116_q\ & ( !\memory|memory~100_q\ & ( (!\memory|mar\(1) & ((!\memory|mar\(0) & ((\memory|memory~68_q\))) # 
-- (\memory|mar\(0) & (\memory|memory~84_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~84_q\,
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_mar\(1),
	datad => \memory|ALT_INV_memory~68_q\,
	datae => \memory|ALT_INV_memory~116_q\,
	dataf => \memory|ALT_INV_memory~100_q\,
	combout => \memory|memory~32962_combout\);

-- Location: FF_X24_Y14_N58
\memory|memory~836\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33281_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~836_q\);

-- Location: FF_X18_Y10_N10
\memory|memory~868\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33289_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~868_q\);

-- Location: FF_X28_Y13_N38
\memory|memory~884\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33293_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~884_q\);

-- Location: MLABCELL_X28_Y13_N6
\memory|memory~852feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~852feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~852feeder_combout\);

-- Location: FF_X28_Y13_N8
\memory|memory~852\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~852feeder_combout\,
	ena => \memory|memory~33285_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~852_q\);

-- Location: MLABCELL_X28_Y13_N36
\memory|memory~32965\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32965_combout\ = ( \memory|memory~884_q\ & ( \memory|memory~852_q\ & ( ((!\memory|mar\(1) & (\memory|memory~836_q\)) # (\memory|mar\(1) & ((\memory|memory~868_q\)))) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~884_q\ & ( 
-- \memory|memory~852_q\ & ( (!\memory|mar\(1) & (((\memory|mar\(0))) # (\memory|memory~836_q\))) # (\memory|mar\(1) & (((!\memory|mar\(0) & \memory|memory~868_q\)))) ) ) ) # ( \memory|memory~884_q\ & ( !\memory|memory~852_q\ & ( (!\memory|mar\(1) & 
-- (\memory|memory~836_q\ & (!\memory|mar\(0)))) # (\memory|mar\(1) & (((\memory|memory~868_q\) # (\memory|mar\(0))))) ) ) ) # ( !\memory|memory~884_q\ & ( !\memory|memory~852_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & (\memory|memory~836_q\)) # 
-- (\memory|mar\(1) & ((\memory|memory~868_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~836_q\,
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_memory~868_q\,
	datae => \memory|ALT_INV_memory~884_q\,
	dataf => \memory|ALT_INV_memory~852_q\,
	combout => \memory|memory~32965_combout\);

-- Location: LABCELL_X22_Y18_N51
\memory|memory~32966\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32966_combout\ = ( \memory|mar\(5) & ( \memory|memory~32965_combout\ & ( (\memory|mar\(4)) # (\memory|memory~32964_combout\) ) ) ) # ( !\memory|mar\(5) & ( \memory|memory~32965_combout\ & ( (!\memory|mar\(4) & 
-- ((\memory|memory~32962_combout\))) # (\memory|mar\(4) & (\memory|memory~32963_combout\)) ) ) ) # ( \memory|mar\(5) & ( !\memory|memory~32965_combout\ & ( (\memory|memory~32964_combout\ & !\memory|mar\(4)) ) ) ) # ( !\memory|mar\(5) & ( 
-- !\memory|memory~32965_combout\ & ( (!\memory|mar\(4) & ((\memory|memory~32962_combout\))) # (\memory|mar\(4) & (\memory|memory~32963_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100000101000000000011111100110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32964_combout\,
	datab => \memory|ALT_INV_memory~32963_combout\,
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_memory~32962_combout\,
	datae => \memory|ALT_INV_mar\(5),
	dataf => \memory|ALT_INV_memory~32965_combout\,
	combout => \memory|memory~32966_combout\);

-- Location: LABCELL_X27_Y12_N57
\memory|memory~644feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~644feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~644feeder_combout\);

-- Location: FF_X27_Y12_N58
\memory|memory~644\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~644feeder_combout\,
	ena => \memory|memory~33272_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~644_q\);

-- Location: LABCELL_X27_Y12_N15
\memory|memory~132feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~132feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~132feeder_combout\);

-- Location: FF_X27_Y12_N16
\memory|memory~132\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~132feeder_combout\,
	ena => \memory|memory~33240_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~132_q\);

-- Location: FF_X28_Y12_N41
\memory|memory~900\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33282_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~900_q\);

-- Location: LABCELL_X27_Y12_N51
\memory|memory~388feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~388feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~388feeder_combout\);

-- Location: FF_X27_Y12_N52
\memory|memory~388\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~388feeder_combout\,
	ena => \memory|memory~33250_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~388_q\);

-- Location: MLABCELL_X28_Y12_N39
\memory|memory~32967\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32967_combout\ = ( \memory|memory~900_q\ & ( \memory|memory~388_q\ & ( ((!\memory|mar\(5) & ((\memory|memory~132_q\))) # (\memory|mar\(5) & (\memory|memory~644_q\))) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~900_q\ & ( 
-- \memory|memory~388_q\ & ( (!\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~132_q\)))) # (\memory|mar\(5) & (\memory|memory~644_q\ & ((!\memory|mar\(4))))) ) ) ) # ( \memory|memory~900_q\ & ( !\memory|memory~388_q\ & ( (!\memory|mar\(5) & 
-- (((\memory|memory~132_q\ & !\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|mar\(4))) # (\memory|memory~644_q\))) ) ) ) # ( !\memory|memory~900_q\ & ( !\memory|memory~388_q\ & ( (!\memory|mar\(4) & ((!\memory|mar\(5) & ((\memory|memory~132_q\))) # 
-- (\memory|mar\(5) & (\memory|memory~644_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(5),
	datab => \memory|ALT_INV_memory~644_q\,
	datac => \memory|ALT_INV_memory~132_q\,
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~900_q\,
	dataf => \memory|ALT_INV_memory~388_q\,
	combout => \memory|memory~32967_combout\);

-- Location: LABCELL_X16_Y12_N33
\memory|memory~404feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~404feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~404feeder_combout\);

-- Location: FF_X16_Y12_N34
\memory|memory~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~404feeder_combout\,
	ena => \memory|memory~33254_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~404_q\);

-- Location: LABCELL_X16_Y12_N39
\memory|memory~660feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~660feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~660feeder_combout\);

-- Location: FF_X16_Y12_N40
\memory|memory~660\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~660feeder_combout\,
	ena => \memory|memory~33273_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~660_q\);

-- Location: FF_X22_Y10_N44
\memory|memory~916\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33286_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~916_q\);

-- Location: LABCELL_X16_Y12_N9
\memory|memory~148feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~148feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~148feeder_combout\);

-- Location: FF_X16_Y12_N10
\memory|memory~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~148feeder_combout\,
	ena => \memory|memory~33241_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~148_q\);

-- Location: LABCELL_X22_Y10_N42
\memory|memory~32968\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32968_combout\ = ( \memory|memory~916_q\ & ( \memory|memory~148_q\ & ( (!\memory|mar\(4) & (((!\memory|mar\(5)) # (\memory|memory~660_q\)))) # (\memory|mar\(4) & (((\memory|mar\(5))) # (\memory|memory~404_q\))) ) ) ) # ( 
-- !\memory|memory~916_q\ & ( \memory|memory~148_q\ & ( (!\memory|mar\(4) & (((!\memory|mar\(5)) # (\memory|memory~660_q\)))) # (\memory|mar\(4) & (\memory|memory~404_q\ & ((!\memory|mar\(5))))) ) ) ) # ( \memory|memory~916_q\ & ( !\memory|memory~148_q\ & ( 
-- (!\memory|mar\(4) & (((\memory|memory~660_q\ & \memory|mar\(5))))) # (\memory|mar\(4) & (((\memory|mar\(5))) # (\memory|memory~404_q\))) ) ) ) # ( !\memory|memory~916_q\ & ( !\memory|memory~148_q\ & ( (!\memory|mar\(4) & (((\memory|memory~660_q\ & 
-- \memory|mar\(5))))) # (\memory|mar\(4) & (\memory|memory~404_q\ & ((!\memory|mar\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~404_q\,
	datab => \memory|ALT_INV_memory~660_q\,
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_memory~916_q\,
	dataf => \memory|ALT_INV_memory~148_q\,
	combout => \memory|memory~32968_combout\);

-- Location: FF_X23_Y13_N4
\memory|memory~692\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33275_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~692_q\);

-- Location: FF_X25_Y9_N16
\memory|memory~436\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33262_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~436_q\);

-- Location: FF_X25_Y10_N50
\memory|memory~948\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33294_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~948_q\);

-- Location: MLABCELL_X25_Y10_N30
\memory|memory~180feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~180feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~180feeder_combout\);

-- Location: FF_X25_Y10_N32
\memory|memory~180\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~180feeder_combout\,
	ena => \memory|memory~33243_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~180_q\);

-- Location: MLABCELL_X25_Y10_N48
\memory|memory~32970\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32970_combout\ = ( \memory|memory~948_q\ & ( \memory|memory~180_q\ & ( (!\memory|mar\(4) & (((!\memory|mar\(5))) # (\memory|memory~692_q\))) # (\memory|mar\(4) & (((\memory|memory~436_q\) # (\memory|mar\(5))))) ) ) ) # ( 
-- !\memory|memory~948_q\ & ( \memory|memory~180_q\ & ( (!\memory|mar\(4) & (((!\memory|mar\(5))) # (\memory|memory~692_q\))) # (\memory|mar\(4) & (((!\memory|mar\(5) & \memory|memory~436_q\)))) ) ) ) # ( \memory|memory~948_q\ & ( !\memory|memory~180_q\ & ( 
-- (!\memory|mar\(4) & (\memory|memory~692_q\ & (\memory|mar\(5)))) # (\memory|mar\(4) & (((\memory|memory~436_q\) # (\memory|mar\(5))))) ) ) ) # ( !\memory|memory~948_q\ & ( !\memory|memory~180_q\ & ( (!\memory|mar\(4) & (\memory|memory~692_q\ & 
-- (\memory|mar\(5)))) # (\memory|mar\(4) & (((!\memory|mar\(5) & \memory|memory~436_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~692_q\,
	datab => \memory|ALT_INV_mar\(4),
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_memory~436_q\,
	datae => \memory|ALT_INV_memory~948_q\,
	dataf => \memory|ALT_INV_memory~180_q\,
	combout => \memory|memory~32970_combout\);

-- Location: LABCELL_X19_Y10_N51
\memory|memory~164feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~164feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~164feeder_combout\);

-- Location: FF_X19_Y10_N52
\memory|memory~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~164feeder_combout\,
	ena => \memory|memory~33242_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~164_q\);

-- Location: LABCELL_X19_Y10_N24
\memory|memory~676feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~676feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~676feeder_combout\);

-- Location: FF_X19_Y10_N25
\memory|memory~676\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~676feeder_combout\,
	ena => \memory|memory~33274_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~676_q\);

-- Location: FF_X22_Y10_N2
\memory|memory~932\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33290_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~932_q\);

-- Location: LABCELL_X19_Y10_N6
\memory|memory~420feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~420feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~420feeder_combout\);

-- Location: FF_X19_Y10_N7
\memory|memory~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~420feeder_combout\,
	ena => \memory|memory~33258_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~420_q\);

-- Location: LABCELL_X22_Y10_N0
\memory|memory~32969\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32969_combout\ = ( \memory|memory~932_q\ & ( \memory|memory~420_q\ & ( ((!\memory|mar\(5) & (\memory|memory~164_q\)) # (\memory|mar\(5) & ((\memory|memory~676_q\)))) # (\memory|mar\(4)) ) ) ) # ( !\memory|memory~932_q\ & ( 
-- \memory|memory~420_q\ & ( (!\memory|mar\(4) & ((!\memory|mar\(5) & (\memory|memory~164_q\)) # (\memory|mar\(5) & ((\memory|memory~676_q\))))) # (\memory|mar\(4) & (((!\memory|mar\(5))))) ) ) ) # ( \memory|memory~932_q\ & ( !\memory|memory~420_q\ & ( 
-- (!\memory|mar\(4) & ((!\memory|mar\(5) & (\memory|memory~164_q\)) # (\memory|mar\(5) & ((\memory|memory~676_q\))))) # (\memory|mar\(4) & (((\memory|mar\(5))))) ) ) ) # ( !\memory|memory~932_q\ & ( !\memory|memory~420_q\ & ( (!\memory|mar\(4) & 
-- ((!\memory|mar\(5) & (\memory|memory~164_q\)) # (\memory|mar\(5) & ((\memory|memory~676_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~164_q\,
	datab => \memory|ALT_INV_memory~676_q\,
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_mar\(5),
	datae => \memory|ALT_INV_memory~932_q\,
	dataf => \memory|ALT_INV_memory~420_q\,
	combout => \memory|memory~32969_combout\);

-- Location: LABCELL_X22_Y10_N33
\memory|memory~32971\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32971_combout\ = ( \memory|memory~32969_combout\ & ( \memory|mar\(0) & ( (!\memory|mar\(1) & (\memory|memory~32968_combout\)) # (\memory|mar\(1) & ((\memory|memory~32970_combout\))) ) ) ) # ( !\memory|memory~32969_combout\ & ( 
-- \memory|mar\(0) & ( (!\memory|mar\(1) & (\memory|memory~32968_combout\)) # (\memory|mar\(1) & ((\memory|memory~32970_combout\))) ) ) ) # ( \memory|memory~32969_combout\ & ( !\memory|mar\(0) & ( (\memory|mar\(1)) # (\memory|memory~32967_combout\) ) ) ) # ( 
-- !\memory|memory~32969_combout\ & ( !\memory|mar\(0) & ( (\memory|memory~32967_combout\ & !\memory|mar\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32967_combout\,
	datab => \memory|ALT_INV_memory~32968_combout\,
	datac => \memory|ALT_INV_memory~32970_combout\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~32969_combout\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~32971_combout\);

-- Location: MLABCELL_X21_Y16_N12
\memory|memory~276feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~276feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~276feeder_combout\);

-- Location: FF_X21_Y16_N13
\memory|memory~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~276feeder_combout\,
	ena => \memory|memory~33252_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~276_q\);

-- Location: LABCELL_X18_Y12_N45
\memory|memory~292feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~292feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~292feeder_combout\);

-- Location: FF_X18_Y12_N46
\memory|memory~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~292feeder_combout\,
	ena => \memory|memory~33256_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~292_q\);

-- Location: LABCELL_X22_Y16_N33
\memory|memory~260feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~260feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~260feeder_combout\);

-- Location: FF_X22_Y16_N34
\memory|memory~260\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~260feeder_combout\,
	ena => \memory|memory~33248_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~260_q\);

-- Location: FF_X23_Y16_N17
\memory|memory~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33260_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~308_q\);

-- Location: LABCELL_X23_Y16_N15
\memory|memory~32958\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32958_combout\ = ( \memory|memory~308_q\ & ( \memory|mar\(1) & ( (\memory|mar\(0)) # (\memory|memory~292_q\) ) ) ) # ( !\memory|memory~308_q\ & ( \memory|mar\(1) & ( (\memory|memory~292_q\ & !\memory|mar\(0)) ) ) ) # ( \memory|memory~308_q\ 
-- & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & ((\memory|memory~260_q\))) # (\memory|mar\(0) & (\memory|memory~276_q\)) ) ) ) # ( !\memory|memory~308_q\ & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & ((\memory|memory~260_q\))) # (\memory|mar\(0) & 
-- (\memory|memory~276_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~276_q\,
	datab => \memory|ALT_INV_memory~292_q\,
	datac => \memory|ALT_INV_memory~260_q\,
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_memory~308_q\,
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~32958_combout\);

-- Location: LABCELL_X23_Y12_N54
\memory|memory~516feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~516feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~516feeder_combout\);

-- Location: FF_X23_Y12_N55
\memory|memory~516\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~516feeder_combout\,
	ena => \memory|memory~33264_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~516_q\);

-- Location: LABCELL_X24_Y11_N36
\memory|memory~532feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~532feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~532feeder_combout\);

-- Location: FF_X24_Y11_N38
\memory|memory~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~532feeder_combout\,
	ena => \memory|memory~33265_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~532_q\);

-- Location: LABCELL_X23_Y13_N9
\memory|memory~548feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~548feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~548feeder_combout\);

-- Location: FF_X23_Y13_N11
\memory|memory~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~548feeder_combout\,
	ena => \memory|memory~33266_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~548_q\);

-- Location: FF_X23_Y13_N26
\memory|memory~564\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33267_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~564_q\);

-- Location: LABCELL_X23_Y13_N24
\memory|memory~32959\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32959_combout\ = ( \memory|memory~564_q\ & ( \memory|mar\(1) & ( (\memory|memory~548_q\) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~564_q\ & ( \memory|mar\(1) & ( (!\memory|mar\(0) & \memory|memory~548_q\) ) ) ) # ( \memory|memory~564_q\ 
-- & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & (\memory|memory~516_q\)) # (\memory|mar\(0) & ((\memory|memory~532_q\))) ) ) ) # ( !\memory|memory~564_q\ & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & (\memory|memory~516_q\)) # (\memory|mar\(0) & 
-- ((\memory|memory~532_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~516_q\,
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_memory~532_q\,
	datad => \memory|ALT_INV_memory~548_q\,
	datae => \memory|ALT_INV_memory~564_q\,
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~32959_combout\);

-- Location: FF_X19_Y16_N31
\memory|memory~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33284_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~788_q\);

-- Location: FF_X24_Y14_N16
\memory|memory~772\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33280_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~772_q\);

-- Location: FF_X19_Y14_N26
\memory|memory~820\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33292_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~820_q\);

-- Location: FF_X18_Y10_N43
\memory|memory~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33288_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~804_q\);

-- Location: LABCELL_X19_Y14_N24
\memory|memory~32960\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32960_combout\ = ( \memory|memory~820_q\ & ( \memory|memory~804_q\ & ( ((!\memory|mar\(0) & ((\memory|memory~772_q\))) # (\memory|mar\(0) & (\memory|memory~788_q\))) # (\memory|mar\(1)) ) ) ) # ( !\memory|memory~820_q\ & ( 
-- \memory|memory~804_q\ & ( (!\memory|mar\(0) & (((\memory|memory~772_q\)) # (\memory|mar\(1)))) # (\memory|mar\(0) & (!\memory|mar\(1) & (\memory|memory~788_q\))) ) ) ) # ( \memory|memory~820_q\ & ( !\memory|memory~804_q\ & ( (!\memory|mar\(0) & 
-- (!\memory|mar\(1) & ((\memory|memory~772_q\)))) # (\memory|mar\(0) & (((\memory|memory~788_q\)) # (\memory|mar\(1)))) ) ) ) # ( !\memory|memory~820_q\ & ( !\memory|memory~804_q\ & ( (!\memory|mar\(1) & ((!\memory|mar\(0) & ((\memory|memory~772_q\))) # 
-- (\memory|mar\(0) & (\memory|memory~788_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_memory~788_q\,
	datad => \memory|ALT_INV_memory~772_q\,
	datae => \memory|ALT_INV_memory~820_q\,
	dataf => \memory|ALT_INV_memory~804_q\,
	combout => \memory|memory~32960_combout\);

-- Location: LABCELL_X22_Y16_N39
\memory|memory~4feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~4feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~4feeder_combout\);

-- Location: FF_X22_Y16_N40
\memory|memory~4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~4feeder_combout\,
	ena => \memory|memory~33232_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~4_q\);

-- Location: FF_X18_Y12_N22
\memory|memory~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33234_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~36_q\);

-- Location: FF_X19_Y15_N5
\memory|memory~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33235_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~52_q\);

-- Location: MLABCELL_X21_Y16_N39
\memory|memory~20feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~20feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~20feeder_combout\);

-- Location: FF_X21_Y16_N41
\memory|memory~20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~20feeder_combout\,
	ena => \memory|memory~33233_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~20_q\);

-- Location: LABCELL_X19_Y15_N3
\memory|memory~32957\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32957_combout\ = ( \memory|memory~52_q\ & ( \memory|memory~20_q\ & ( ((!\memory|mar\(1) & (\memory|memory~4_q\)) # (\memory|mar\(1) & ((\memory|memory~36_q\)))) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~52_q\ & ( \memory|memory~20_q\ & 
-- ( (!\memory|mar\(1) & (((\memory|memory~4_q\)) # (\memory|mar\(0)))) # (\memory|mar\(1) & (!\memory|mar\(0) & ((\memory|memory~36_q\)))) ) ) ) # ( \memory|memory~52_q\ & ( !\memory|memory~20_q\ & ( (!\memory|mar\(1) & (!\memory|mar\(0) & 
-- (\memory|memory~4_q\))) # (\memory|mar\(1) & (((\memory|memory~36_q\)) # (\memory|mar\(0)))) ) ) ) # ( !\memory|memory~52_q\ & ( !\memory|memory~20_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & (\memory|memory~4_q\)) # (\memory|mar\(1) & 
-- ((\memory|memory~36_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_mar\(0),
	datac => \memory|ALT_INV_memory~4_q\,
	datad => \memory|ALT_INV_memory~36_q\,
	datae => \memory|ALT_INV_memory~52_q\,
	dataf => \memory|ALT_INV_memory~20_q\,
	combout => \memory|memory~32957_combout\);

-- Location: MLABCELL_X25_Y15_N12
\memory|memory~32961\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32961_combout\ = ( \memory|memory~32960_combout\ & ( \memory|memory~32957_combout\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4))) # (\memory|memory~32958_combout\))) # (\memory|mar\(5) & (((\memory|mar\(4)) # 
-- (\memory|memory~32959_combout\)))) ) ) ) # ( !\memory|memory~32960_combout\ & ( \memory|memory~32957_combout\ & ( (!\memory|mar\(5) & (((!\memory|mar\(4))) # (\memory|memory~32958_combout\))) # (\memory|mar\(5) & (((\memory|memory~32959_combout\ & 
-- !\memory|mar\(4))))) ) ) ) # ( \memory|memory~32960_combout\ & ( !\memory|memory~32957_combout\ & ( (!\memory|mar\(5) & (\memory|memory~32958_combout\ & ((\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|mar\(4)) # (\memory|memory~32959_combout\)))) ) 
-- ) ) # ( !\memory|memory~32960_combout\ & ( !\memory|memory~32957_combout\ & ( (!\memory|mar\(5) & (\memory|memory~32958_combout\ & ((\memory|mar\(4))))) # (\memory|mar\(5) & (((\memory|memory~32959_combout\ & !\memory|mar\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32958_combout\,
	datab => \memory|ALT_INV_memory~32959_combout\,
	datac => \memory|ALT_INV_mar\(5),
	datad => \memory|ALT_INV_mar\(4),
	datae => \memory|ALT_INV_memory~32960_combout\,
	dataf => \memory|ALT_INV_memory~32957_combout\,
	combout => \memory|memory~32961_combout\);

-- Location: MLABCELL_X25_Y15_N36
\memory|memory~32977\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32977_combout\ = ( \memory|memory~32971_combout\ & ( \memory|memory~32961_combout\ & ( (!\memory|mar\(2)) # ((!\memory|mar\(3) & ((\memory|memory~32966_combout\))) # (\memory|mar\(3) & (\memory|memory~32976_combout\))) ) ) ) # ( 
-- !\memory|memory~32971_combout\ & ( \memory|memory~32961_combout\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2)) # (\memory|memory~32966_combout\)))) # (\memory|mar\(3) & (\memory|memory~32976_combout\ & (\memory|mar\(2)))) ) ) ) # ( 
-- \memory|memory~32971_combout\ & ( !\memory|memory~32961_combout\ & ( (!\memory|mar\(3) & (((\memory|mar\(2) & \memory|memory~32966_combout\)))) # (\memory|mar\(3) & (((!\memory|mar\(2))) # (\memory|memory~32976_combout\))) ) ) ) # ( 
-- !\memory|memory~32971_combout\ & ( !\memory|memory~32961_combout\ & ( (\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~32966_combout\))) # (\memory|mar\(3) & (\memory|memory~32976_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101001100010011110111000001110011011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32976_combout\,
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_memory~32966_combout\,
	datae => \memory|ALT_INV_memory~32971_combout\,
	dataf => \memory|ALT_INV_memory~32961_combout\,
	combout => \memory|memory~32977_combout\);

-- Location: MLABCELL_X25_Y16_N3
\memory|memory~1060feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1060feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1060feeder_combout\);

-- Location: FF_X25_Y16_N4
\memory|memory~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1060feeder_combout\,
	ena => \memory|memory~33169_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1060_q\);

-- Location: LABCELL_X17_Y11_N0
\memory|memory~1188feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1188feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1188feeder_combout\);

-- Location: FF_X17_Y11_N1
\memory|memory~1188\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1188feeder_combout\,
	ena => \memory|memory~33185_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1188_q\);

-- Location: FF_X21_Y11_N2
\memory|memory~1252\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33193_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1252_q\);

-- Location: FF_X27_Y11_N32
\memory|memory~1124\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33177_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1124_q\);

-- Location: MLABCELL_X21_Y11_N0
\memory|memory~32938\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32938_combout\ = ( \memory|memory~1252_q\ & ( \memory|memory~1124_q\ & ( ((!\memory|mar\(3) & (\memory|memory~1060_q\)) # (\memory|mar\(3) & ((\memory|memory~1188_q\)))) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~1252_q\ & ( 
-- \memory|memory~1124_q\ & ( (!\memory|mar\(3) & (((\memory|mar\(2))) # (\memory|memory~1060_q\))) # (\memory|mar\(3) & (((\memory|memory~1188_q\ & !\memory|mar\(2))))) ) ) ) # ( \memory|memory~1252_q\ & ( !\memory|memory~1124_q\ & ( (!\memory|mar\(3) & 
-- (\memory|memory~1060_q\ & ((!\memory|mar\(2))))) # (\memory|mar\(3) & (((\memory|mar\(2)) # (\memory|memory~1188_q\)))) ) ) ) # ( !\memory|memory~1252_q\ & ( !\memory|memory~1124_q\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & (\memory|memory~1060_q\)) # 
-- (\memory|mar\(3) & ((\memory|memory~1188_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1060_q\,
	datab => \memory|ALT_INV_memory~1188_q\,
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_memory~1252_q\,
	dataf => \memory|ALT_INV_memory~1124_q\,
	combout => \memory|memory~32938_combout\);

-- Location: FF_X27_Y13_N7
\memory|memory~1140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33209_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1140_q\);

-- Location: FF_X27_Y13_N38
\memory|memory~1076\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33201_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1076_q\);

-- Location: FF_X18_Y11_N5
\memory|memory~1268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1268_q\);

-- Location: LABCELL_X17_Y12_N48
\memory|memory~1204feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1204feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1204feeder_combout\);

-- Location: FF_X17_Y12_N49
\memory|memory~1204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1204feeder_combout\,
	ena => \memory|memory~33217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1204_q\);

-- Location: LABCELL_X18_Y11_N3
\memory|memory~32939\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32939_combout\ = ( \memory|memory~1268_q\ & ( \memory|memory~1204_q\ & ( ((!\memory|mar\(2) & ((\memory|memory~1076_q\))) # (\memory|mar\(2) & (\memory|memory~1140_q\))) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~1268_q\ & ( 
-- \memory|memory~1204_q\ & ( (!\memory|mar\(2) & (((\memory|mar\(3)) # (\memory|memory~1076_q\)))) # (\memory|mar\(2) & (\memory|memory~1140_q\ & ((!\memory|mar\(3))))) ) ) ) # ( \memory|memory~1268_q\ & ( !\memory|memory~1204_q\ & ( (!\memory|mar\(2) & 
-- (((\memory|memory~1076_q\ & !\memory|mar\(3))))) # (\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~1140_q\))) ) ) ) # ( !\memory|memory~1268_q\ & ( !\memory|memory~1204_q\ & ( (!\memory|mar\(3) & ((!\memory|mar\(2) & ((\memory|memory~1076_q\))) 
-- # (\memory|mar\(2) & (\memory|memory~1140_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1140_q\,
	datab => \memory|ALT_INV_memory~1076_q\,
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~1268_q\,
	dataf => \memory|ALT_INV_memory~1204_q\,
	combout => \memory|memory~32939_combout\);

-- Location: MLABCELL_X21_Y9_N33
\memory|memory~1092feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1092feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1092feeder_combout\);

-- Location: FF_X21_Y9_N35
\memory|memory~1092\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1092feeder_combout\,
	ena => \memory|memory~33113_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1092_q\);

-- Location: LABCELL_X19_Y13_N42
\memory|memory~1028feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1028feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1028feeder_combout\);

-- Location: FF_X19_Y13_N44
\memory|memory~1028\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1028feeder_combout\,
	ena => \memory|memory~33105_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1028_q\);

-- Location: FF_X21_Y15_N25
\memory|memory~1156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33121_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1156_q\);

-- Location: FF_X19_Y13_N2
\memory|memory~1220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33129_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1220_q\);

-- Location: LABCELL_X19_Y13_N0
\memory|memory~32936\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32936_combout\ = ( \memory|memory~1220_q\ & ( \memory|mar\(2) & ( (\memory|mar\(3)) # (\memory|memory~1092_q\) ) ) ) # ( !\memory|memory~1220_q\ & ( \memory|mar\(2) & ( (\memory|memory~1092_q\ & !\memory|mar\(3)) ) ) ) # ( 
-- \memory|memory~1220_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & (\memory|memory~1028_q\)) # (\memory|mar\(3) & ((\memory|memory~1156_q\))) ) ) ) # ( !\memory|memory~1220_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & (\memory|memory~1028_q\)) # 
-- (\memory|mar\(3) & ((\memory|memory~1156_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1092_q\,
	datab => \memory|ALT_INV_memory~1028_q\,
	datac => \memory|ALT_INV_memory~1156_q\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~1220_q\,
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~32936_combout\);

-- Location: LABCELL_X18_Y9_N42
\memory|memory~1172feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1172feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1172feeder_combout\);

-- Location: FF_X18_Y9_N44
\memory|memory~1172\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1172feeder_combout\,
	ena => \memory|memory~33153_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1172_q\);

-- Location: FF_X18_Y13_N25
\memory|memory~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33137_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1044_q\);

-- Location: FF_X19_Y13_N20
\memory|memory~1236\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33161_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1236_q\);

-- Location: MLABCELL_X15_Y13_N30
\memory|memory~1108feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1108feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1108feeder_combout\);

-- Location: FF_X15_Y13_N31
\memory|memory~1108\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1108feeder_combout\,
	ena => \memory|memory~33145_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1108_q\);

-- Location: LABCELL_X19_Y13_N18
\memory|memory~32937\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32937_combout\ = ( \memory|memory~1236_q\ & ( \memory|memory~1108_q\ & ( ((!\memory|mar\(3) & ((\memory|memory~1044_q\))) # (\memory|mar\(3) & (\memory|memory~1172_q\))) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~1236_q\ & ( 
-- \memory|memory~1108_q\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~1044_q\))) # (\memory|mar\(3) & (\memory|memory~1172_q\)))) # (\memory|mar\(2) & (((!\memory|mar\(3))))) ) ) ) # ( \memory|memory~1236_q\ & ( !\memory|memory~1108_q\ & ( 
-- (!\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~1044_q\))) # (\memory|mar\(3) & (\memory|memory~1172_q\)))) # (\memory|mar\(2) & (((\memory|mar\(3))))) ) ) ) # ( !\memory|memory~1236_q\ & ( !\memory|memory~1108_q\ & ( (!\memory|mar\(2) & 
-- ((!\memory|mar\(3) & ((\memory|memory~1044_q\))) # (\memory|mar\(3) & (\memory|memory~1172_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1172_q\,
	datab => \memory|ALT_INV_memory~1044_q\,
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~1236_q\,
	dataf => \memory|ALT_INV_memory~1108_q\,
	combout => \memory|memory~32937_combout\);

-- Location: LABCELL_X19_Y13_N51
\memory|memory~32940\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32940_combout\ = ( \memory|memory~32936_combout\ & ( \memory|memory~32937_combout\ & ( (!\memory|mar\(1)) # ((!\memory|mar\(0) & (\memory|memory~32938_combout\)) # (\memory|mar\(0) & ((\memory|memory~32939_combout\)))) ) ) ) # ( 
-- !\memory|memory~32936_combout\ & ( \memory|memory~32937_combout\ & ( (!\memory|mar\(1) & (((\memory|mar\(0))))) # (\memory|mar\(1) & ((!\memory|mar\(0) & (\memory|memory~32938_combout\)) # (\memory|mar\(0) & ((\memory|memory~32939_combout\))))) ) ) ) # ( 
-- \memory|memory~32936_combout\ & ( !\memory|memory~32937_combout\ & ( (!\memory|mar\(1) & (((!\memory|mar\(0))))) # (\memory|mar\(1) & ((!\memory|mar\(0) & (\memory|memory~32938_combout\)) # (\memory|mar\(0) & ((\memory|memory~32939_combout\))))) ) ) ) # ( 
-- !\memory|memory~32936_combout\ & ( !\memory|memory~32937_combout\ & ( (\memory|mar\(1) & ((!\memory|mar\(0) & (\memory|memory~32938_combout\)) # (\memory|mar\(0) & ((\memory|memory~32939_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101101110110000010100010001101011111011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(1),
	datab => \memory|ALT_INV_memory~32938_combout\,
	datac => \memory|ALT_INV_memory~32939_combout\,
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_memory~32936_combout\,
	dataf => \memory|ALT_INV_memory~32937_combout\,
	combout => \memory|memory~32940_combout\);

-- Location: FF_X24_Y13_N34
\memory|memory~1716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1716_q\);

-- Location: FF_X24_Y13_N46
\memory|memory~1588\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33205_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1588_q\);

-- Location: FF_X18_Y15_N32
\memory|memory~1780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33229_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1780_q\);

-- Location: LABCELL_X16_Y13_N18
\memory|memory~1652feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1652feeder_combout\ = \memory|sram_data_bus[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1652feeder_combout\);

-- Location: FF_X16_Y13_N20
\memory|memory~1652\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1652feeder_combout\,
	ena => \memory|memory~33213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1652_q\);

-- Location: LABCELL_X18_Y15_N30
\memory|memory~32949\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32949_combout\ = ( \memory|memory~1780_q\ & ( \memory|memory~1652_q\ & ( ((!\memory|mar\(3) & ((\memory|memory~1588_q\))) # (\memory|mar\(3) & (\memory|memory~1716_q\))) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~1780_q\ & ( 
-- \memory|memory~1652_q\ & ( (!\memory|mar\(3) & (((\memory|memory~1588_q\) # (\memory|mar\(2))))) # (\memory|mar\(3) & (\memory|memory~1716_q\ & (!\memory|mar\(2)))) ) ) ) # ( \memory|memory~1780_q\ & ( !\memory|memory~1652_q\ & ( (!\memory|mar\(3) & 
-- (((!\memory|mar\(2) & \memory|memory~1588_q\)))) # (\memory|mar\(3) & (((\memory|mar\(2))) # (\memory|memory~1716_q\))) ) ) ) # ( !\memory|memory~1780_q\ & ( !\memory|memory~1652_q\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~1588_q\))) 
-- # (\memory|mar\(3) & (\memory|memory~1716_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1716_q\,
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_memory~1588_q\,
	datae => \memory|ALT_INV_memory~1780_q\,
	dataf => \memory|ALT_INV_memory~1652_q\,
	combout => \memory|memory~32949_combout\);

-- Location: LABCELL_X22_Y17_N12
\memory|memory~1572feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1572feeder_combout\ = \memory|sram_data_bus[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1572feeder_combout\);

-- Location: FF_X22_Y17_N14
\memory|memory~1572\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1572feeder_combout\,
	ena => \memory|memory~33173_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1572_q\);

-- Location: LABCELL_X24_Y9_N9
\memory|memory~1636feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1636feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1636feeder_combout\);

-- Location: FF_X24_Y9_N10
\memory|memory~1636\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1636feeder_combout\,
	ena => \memory|memory~33181_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1636_q\);

-- Location: FF_X16_Y15_N38
\memory|memory~1764\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33197_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1764_q\);

-- Location: LABCELL_X11_Y13_N51
\memory|memory~1700feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1700feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1700feeder_combout\);

-- Location: FF_X11_Y13_N52
\memory|memory~1700\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1700feeder_combout\,
	ena => \memory|memory~33189_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1700_q\);

-- Location: LABCELL_X16_Y15_N36
\memory|memory~32948\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32948_combout\ = ( \memory|memory~1764_q\ & ( \memory|memory~1700_q\ & ( ((!\memory|mar\(2) & (\memory|memory~1572_q\)) # (\memory|mar\(2) & ((\memory|memory~1636_q\)))) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~1764_q\ & ( 
-- \memory|memory~1700_q\ & ( (!\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~1572_q\))) # (\memory|mar\(2) & (((!\memory|mar\(3) & \memory|memory~1636_q\)))) ) ) ) # ( \memory|memory~1764_q\ & ( !\memory|memory~1700_q\ & ( (!\memory|mar\(2) & 
-- (\memory|memory~1572_q\ & (!\memory|mar\(3)))) # (\memory|mar\(2) & (((\memory|memory~1636_q\) # (\memory|mar\(3))))) ) ) ) # ( !\memory|memory~1764_q\ & ( !\memory|memory~1700_q\ & ( (!\memory|mar\(3) & ((!\memory|mar\(2) & (\memory|memory~1572_q\)) # 
-- (\memory|mar\(2) & ((\memory|memory~1636_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_memory~1572_q\,
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_memory~1636_q\,
	datae => \memory|ALT_INV_memory~1764_q\,
	dataf => \memory|ALT_INV_memory~1700_q\,
	combout => \memory|memory~32948_combout\);

-- Location: FF_X23_Y9_N28
\memory|memory~1684\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33157_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1684_q\);

-- Location: FF_X24_Y13_N49
\memory|memory~1556\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33141_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1556_q\);

-- Location: FF_X16_Y15_N59
\memory|memory~1748\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33165_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1748_q\);

-- Location: LABCELL_X17_Y14_N21
\memory|memory~1620feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1620feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1620feeder_combout\);

-- Location: FF_X17_Y14_N22
\memory|memory~1620\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1620feeder_combout\,
	ena => \memory|memory~33149_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1620_q\);

-- Location: LABCELL_X16_Y15_N57
\memory|memory~32947\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32947_combout\ = ( \memory|memory~1748_q\ & ( \memory|memory~1620_q\ & ( ((!\memory|mar\(3) & ((\memory|memory~1556_q\))) # (\memory|mar\(3) & (\memory|memory~1684_q\))) # (\memory|mar\(2)) ) ) ) # ( !\memory|memory~1748_q\ & ( 
-- \memory|memory~1620_q\ & ( (!\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~1556_q\))) # (\memory|mar\(3) & (\memory|memory~1684_q\)))) # (\memory|mar\(2) & (((!\memory|mar\(3))))) ) ) ) # ( \memory|memory~1748_q\ & ( !\memory|memory~1620_q\ & ( 
-- (!\memory|mar\(2) & ((!\memory|mar\(3) & ((\memory|memory~1556_q\))) # (\memory|mar\(3) & (\memory|memory~1684_q\)))) # (\memory|mar\(2) & (((\memory|mar\(3))))) ) ) ) # ( !\memory|memory~1748_q\ & ( !\memory|memory~1620_q\ & ( (!\memory|mar\(2) & 
-- ((!\memory|mar\(3) & ((\memory|memory~1556_q\))) # (\memory|mar\(3) & (\memory|memory~1684_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(2),
	datab => \memory|ALT_INV_memory~1684_q\,
	datac => \memory|ALT_INV_memory~1556_q\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~1748_q\,
	dataf => \memory|ALT_INV_memory~1620_q\,
	combout => \memory|memory~32947_combout\);

-- Location: MLABCELL_X21_Y9_N54
\memory|memory~1604feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1604feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1604feeder_combout\);

-- Location: FF_X21_Y9_N55
\memory|memory~1604\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1604feeder_combout\,
	ena => \memory|memory~33117_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1604_q\);

-- Location: LABCELL_X23_Y17_N45
\memory|memory~1668feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1668feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1668feeder_combout\);

-- Location: FF_X23_Y17_N46
\memory|memory~1668\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1668feeder_combout\,
	ena => \memory|memory~33125_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1668_q\);

-- Location: FF_X16_Y15_N5
\memory|memory~1732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33133_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1732_q\);

-- Location: MLABCELL_X25_Y13_N15
\memory|memory~1540feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1540feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1540feeder_combout\);

-- Location: FF_X25_Y13_N16
\memory|memory~1540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1540feeder_combout\,
	ena => \memory|memory~33109_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1540_q\);

-- Location: LABCELL_X16_Y15_N3
\memory|memory~32946\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32946_combout\ = ( \memory|memory~1732_q\ & ( \memory|memory~1540_q\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2))) # (\memory|memory~1604_q\))) # (\memory|mar\(3) & (((\memory|mar\(2)) # (\memory|memory~1668_q\)))) ) ) ) # ( 
-- !\memory|memory~1732_q\ & ( \memory|memory~1540_q\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2))) # (\memory|memory~1604_q\))) # (\memory|mar\(3) & (((\memory|memory~1668_q\ & !\memory|mar\(2))))) ) ) ) # ( \memory|memory~1732_q\ & ( 
-- !\memory|memory~1540_q\ & ( (!\memory|mar\(3) & (\memory|memory~1604_q\ & ((\memory|mar\(2))))) # (\memory|mar\(3) & (((\memory|mar\(2)) # (\memory|memory~1668_q\)))) ) ) ) # ( !\memory|memory~1732_q\ & ( !\memory|memory~1540_q\ & ( (!\memory|mar\(3) & 
-- (\memory|memory~1604_q\ & ((\memory|mar\(2))))) # (\memory|mar\(3) & (((\memory|memory~1668_q\ & !\memory|mar\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(3),
	datab => \memory|ALT_INV_memory~1604_q\,
	datac => \memory|ALT_INV_memory~1668_q\,
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_memory~1732_q\,
	dataf => \memory|ALT_INV_memory~1540_q\,
	combout => \memory|memory~32946_combout\);

-- Location: LABCELL_X17_Y15_N57
\memory|memory~32950\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32950_combout\ = ( \memory|memory~32947_combout\ & ( \memory|memory~32946_combout\ & ( (!\memory|mar\(1)) # ((!\memory|mar\(0) & ((\memory|memory~32948_combout\))) # (\memory|mar\(0) & (\memory|memory~32949_combout\))) ) ) ) # ( 
-- !\memory|memory~32947_combout\ & ( \memory|memory~32946_combout\ & ( (!\memory|mar\(0) & (((!\memory|mar\(1)) # (\memory|memory~32948_combout\)))) # (\memory|mar\(0) & (\memory|memory~32949_combout\ & ((\memory|mar\(1))))) ) ) ) # ( 
-- \memory|memory~32947_combout\ & ( !\memory|memory~32946_combout\ & ( (!\memory|mar\(0) & (((\memory|memory~32948_combout\ & \memory|mar\(1))))) # (\memory|mar\(0) & (((!\memory|mar\(1))) # (\memory|memory~32949_combout\))) ) ) ) # ( 
-- !\memory|memory~32947_combout\ & ( !\memory|memory~32946_combout\ & ( (\memory|mar\(1) & ((!\memory|mar\(0) & ((\memory|memory~32948_combout\))) # (\memory|mar\(0) & (\memory|memory~32949_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32949_combout\,
	datab => \memory|ALT_INV_memory~32948_combout\,
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~32947_combout\,
	dataf => \memory|ALT_INV_memory~32946_combout\,
	combout => \memory|memory~32950_combout\);

-- Location: FF_X21_Y15_N34
\memory|memory~1412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33123_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1412_q\);

-- Location: LABCELL_X24_Y15_N6
\memory|memory~1348feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1348feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1348feeder_combout\);

-- Location: FF_X24_Y15_N8
\memory|memory~1348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1348feeder_combout\,
	ena => \memory|memory~33115_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1348_q\);

-- Location: FF_X24_Y15_N47
\memory|memory~1476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1476_q\);

-- Location: LABCELL_X24_Y15_N48
\memory|memory~1284feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1284feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1284feeder_combout\);

-- Location: FF_X24_Y15_N50
\memory|memory~1284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1284feeder_combout\,
	ena => \memory|memory~33107_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1284_q\);

-- Location: LABCELL_X24_Y15_N45
\memory|memory~32941\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32941_combout\ = ( \memory|memory~1476_q\ & ( \memory|memory~1284_q\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2)) # (\memory|memory~1348_q\)))) # (\memory|mar\(3) & (((\memory|mar\(2))) # (\memory|memory~1412_q\))) ) ) ) # ( 
-- !\memory|memory~1476_q\ & ( \memory|memory~1284_q\ & ( (!\memory|mar\(3) & (((!\memory|mar\(2)) # (\memory|memory~1348_q\)))) # (\memory|mar\(3) & (\memory|memory~1412_q\ & ((!\memory|mar\(2))))) ) ) ) # ( \memory|memory~1476_q\ & ( 
-- !\memory|memory~1284_q\ & ( (!\memory|mar\(3) & (((\memory|memory~1348_q\ & \memory|mar\(2))))) # (\memory|mar\(3) & (((\memory|mar\(2))) # (\memory|memory~1412_q\))) ) ) ) # ( !\memory|memory~1476_q\ & ( !\memory|memory~1284_q\ & ( (!\memory|mar\(3) & 
-- (((\memory|memory~1348_q\ & \memory|mar\(2))))) # (\memory|mar\(3) & (\memory|memory~1412_q\ & ((!\memory|mar\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(3),
	datab => \memory|ALT_INV_memory~1412_q\,
	datac => \memory|ALT_INV_memory~1348_q\,
	datad => \memory|ALT_INV_mar\(2),
	datae => \memory|ALT_INV_memory~1476_q\,
	dataf => \memory|ALT_INV_memory~1284_q\,
	combout => \memory|memory~32941_combout\);

-- Location: LABCELL_X17_Y14_N24
\memory|memory~1364feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1364feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1364feeder_combout\);

-- Location: FF_X17_Y14_N25
\memory|memory~1364\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1364feeder_combout\,
	ena => \memory|memory~33147_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1364_q\);

-- Location: LABCELL_X18_Y9_N3
\memory|memory~1428feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1428feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1428feeder_combout\);

-- Location: FF_X18_Y9_N4
\memory|memory~1428\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1428feeder_combout\,
	ena => \memory|memory~33155_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1428_q\);

-- Location: FF_X18_Y13_N55
\memory|memory~1300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33139_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1300_q\);

-- Location: FF_X19_Y9_N50
\memory|memory~1492\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33163_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1492_q\);

-- Location: LABCELL_X19_Y9_N48
\memory|memory~32942\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32942_combout\ = ( \memory|memory~1492_q\ & ( \memory|mar\(3) & ( (\memory|mar\(2)) # (\memory|memory~1428_q\) ) ) ) # ( !\memory|memory~1492_q\ & ( \memory|mar\(3) & ( (\memory|memory~1428_q\ & !\memory|mar\(2)) ) ) ) # ( 
-- \memory|memory~1492_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & ((\memory|memory~1300_q\))) # (\memory|mar\(2) & (\memory|memory~1364_q\)) ) ) ) # ( !\memory|memory~1492_q\ & ( !\memory|mar\(3) & ( (!\memory|mar\(2) & ((\memory|memory~1300_q\))) # 
-- (\memory|mar\(2) & (\memory|memory~1364_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1364_q\,
	datab => \memory|ALT_INV_memory~1428_q\,
	datac => \memory|ALT_INV_mar\(2),
	datad => \memory|ALT_INV_memory~1300_q\,
	datae => \memory|ALT_INV_memory~1492_q\,
	dataf => \memory|ALT_INV_mar\(3),
	combout => \memory|memory~32942_combout\);

-- Location: FF_X16_Y13_N46
\memory|memory~1396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1396_q\);

-- Location: LABCELL_X17_Y12_N30
\memory|memory~1460feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1460feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1460feeder_combout\);

-- Location: FF_X17_Y12_N31
\memory|memory~1460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1460feeder_combout\,
	ena => \memory|memory~33219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1460_q\);

-- Location: FF_X17_Y13_N56
\memory|memory~1524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1524_q\);

-- Location: FF_X17_Y13_N14
\memory|memory~1332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33203_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1332_q\);

-- Location: LABCELL_X17_Y13_N54
\memory|memory~32944\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32944_combout\ = ( \memory|memory~1524_q\ & ( \memory|memory~1332_q\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3)) # (\memory|memory~1460_q\)))) # (\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~1396_q\))) ) ) ) # ( 
-- !\memory|memory~1524_q\ & ( \memory|memory~1332_q\ & ( (!\memory|mar\(2) & (((!\memory|mar\(3)) # (\memory|memory~1460_q\)))) # (\memory|mar\(2) & (\memory|memory~1396_q\ & ((!\memory|mar\(3))))) ) ) ) # ( \memory|memory~1524_q\ & ( 
-- !\memory|memory~1332_q\ & ( (!\memory|mar\(2) & (((\memory|memory~1460_q\ & \memory|mar\(3))))) # (\memory|mar\(2) & (((\memory|mar\(3))) # (\memory|memory~1396_q\))) ) ) ) # ( !\memory|memory~1524_q\ & ( !\memory|memory~1332_q\ & ( (!\memory|mar\(2) & 
-- (((\memory|memory~1460_q\ & \memory|mar\(3))))) # (\memory|mar\(2) & (\memory|memory~1396_q\ & ((!\memory|mar\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1396_q\,
	datab => \memory|ALT_INV_mar\(2),
	datac => \memory|ALT_INV_memory~1460_q\,
	datad => \memory|ALT_INV_mar\(3),
	datae => \memory|ALT_INV_memory~1524_q\,
	dataf => \memory|ALT_INV_memory~1332_q\,
	combout => \memory|memory~32944_combout\);

-- Location: MLABCELL_X25_Y16_N6
\memory|memory~1316feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1316feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1316feeder_combout\);

-- Location: FF_X25_Y16_N7
\memory|memory~1316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1316feeder_combout\,
	ena => \memory|memory~33171_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1316_q\);

-- Location: FF_X23_Y15_N14
\memory|memory~1444\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33187_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1444_q\);

-- Location: MLABCELL_X25_Y16_N48
\memory|memory~1380feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1380feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1380feeder_combout\);

-- Location: FF_X25_Y16_N49
\memory|memory~1380\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1380feeder_combout\,
	ena => \memory|memory~33179_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1380_q\);

-- Location: FF_X23_Y15_N8
\memory|memory~1508\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33195_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1508_q\);

-- Location: LABCELL_X23_Y15_N6
\memory|memory~32943\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32943_combout\ = ( \memory|memory~1508_q\ & ( \memory|mar\(2) & ( (\memory|memory~1380_q\) # (\memory|mar\(3)) ) ) ) # ( !\memory|memory~1508_q\ & ( \memory|mar\(2) & ( (!\memory|mar\(3) & \memory|memory~1380_q\) ) ) ) # ( 
-- \memory|memory~1508_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & (\memory|memory~1316_q\)) # (\memory|mar\(3) & ((\memory|memory~1444_q\))) ) ) ) # ( !\memory|memory~1508_q\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3) & (\memory|memory~1316_q\)) # 
-- (\memory|mar\(3) & ((\memory|memory~1444_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1316_q\,
	datab => \memory|ALT_INV_memory~1444_q\,
	datac => \memory|ALT_INV_mar\(3),
	datad => \memory|ALT_INV_memory~1380_q\,
	datae => \memory|ALT_INV_memory~1508_q\,
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~32943_combout\);

-- Location: LABCELL_X18_Y15_N24
\memory|memory~32945\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32945_combout\ = ( \memory|mar\(1) & ( \memory|memory~32943_combout\ & ( (!\memory|mar\(0)) # (\memory|memory~32944_combout\) ) ) ) # ( !\memory|mar\(1) & ( \memory|memory~32943_combout\ & ( (!\memory|mar\(0) & 
-- (\memory|memory~32941_combout\)) # (\memory|mar\(0) & ((\memory|memory~32942_combout\))) ) ) ) # ( \memory|mar\(1) & ( !\memory|memory~32943_combout\ & ( (\memory|memory~32944_combout\ & \memory|mar\(0)) ) ) ) # ( !\memory|mar\(1) & ( 
-- !\memory|memory~32943_combout\ & ( (!\memory|mar\(0) & (\memory|memory~32941_combout\)) # (\memory|mar\(0) & ((\memory|memory~32942_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32941_combout\,
	datab => \memory|ALT_INV_memory~32942_combout\,
	datac => \memory|ALT_INV_memory~32944_combout\,
	datad => \memory|ALT_INV_mar\(0),
	datae => \memory|ALT_INV_mar\(1),
	dataf => \memory|ALT_INV_memory~32943_combout\,
	combout => \memory|memory~32945_combout\);

-- Location: MLABCELL_X21_Y17_N51
\memory|memory~1956feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1956feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1956feeder_combout\);

-- Location: FF_X21_Y17_N52
\memory|memory~1956\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1956feeder_combout\,
	ena => \memory|memory~33191_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1956_q\);

-- Location: MLABCELL_X21_Y17_N45
\memory|memory~1940feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1940feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1940feeder_combout\);

-- Location: FF_X21_Y17_N46
\memory|memory~1940\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1940feeder_combout\,
	ena => \memory|memory~33159_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1940_q\);

-- Location: MLABCELL_X21_Y17_N39
\memory|memory~1924feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~1924feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~1924feeder_combout\);

-- Location: FF_X21_Y17_N40
\memory|memory~1924\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~1924feeder_combout\,
	ena => \memory|memory~33127_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1924_q\);

-- Location: FF_X19_Y17_N5
\memory|memory~1972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33223_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1972_q\);

-- Location: LABCELL_X19_Y17_N3
\memory|memory~32953\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32953_combout\ = ( \memory|memory~1972_q\ & ( \memory|mar\(1) & ( (\memory|memory~1956_q\) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~1972_q\ & ( \memory|mar\(1) & ( (!\memory|mar\(0) & \memory|memory~1956_q\) ) ) ) # ( 
-- \memory|memory~1972_q\ & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & ((\memory|memory~1924_q\))) # (\memory|mar\(0) & (\memory|memory~1940_q\)) ) ) ) # ( !\memory|memory~1972_q\ & ( !\memory|mar\(1) & ( (!\memory|mar\(0) & ((\memory|memory~1924_q\))) # 
-- (\memory|mar\(0) & (\memory|memory~1940_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mar\(0),
	datab => \memory|ALT_INV_memory~1956_q\,
	datac => \memory|ALT_INV_memory~1940_q\,
	datad => \memory|ALT_INV_memory~1924_q\,
	datae => \memory|ALT_INV_memory~1972_q\,
	dataf => \memory|ALT_INV_mar\(1),
	combout => \memory|memory~32953_combout\);

-- Location: FF_X17_Y15_N52
\memory|memory~1988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33135_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1988_q\);

-- Location: LABCELL_X17_Y15_N36
\memory|memory~2020feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~2020feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~2020feeder_combout\);

-- Location: FF_X17_Y15_N37
\memory|memory~2020\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~2020feeder_combout\,
	ena => \memory|memory~33199_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2020_q\);

-- Location: FF_X13_Y13_N50
\memory|memory~2036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33231_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2036_q\);

-- Location: LABCELL_X17_Y15_N6
\memory|memory~2004feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~2004feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \memory|memory~2004feeder_combout\);

-- Location: FF_X17_Y15_N8
\memory|memory~2004\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \memory|memory~2004feeder_combout\,
	ena => \memory|memory~33167_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~2004_q\);

-- Location: LABCELL_X13_Y13_N48
\memory|memory~32954\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32954_combout\ = ( \memory|memory~2036_q\ & ( \memory|memory~2004_q\ & ( ((!\memory|mar\(1) & (\memory|memory~1988_q\)) # (\memory|mar\(1) & ((\memory|memory~2020_q\)))) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~2036_q\ & ( 
-- \memory|memory~2004_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & (\memory|memory~1988_q\)) # (\memory|mar\(1) & ((\memory|memory~2020_q\))))) # (\memory|mar\(0) & (((!\memory|mar\(1))))) ) ) ) # ( \memory|memory~2036_q\ & ( !\memory|memory~2004_q\ & ( 
-- (!\memory|mar\(0) & ((!\memory|mar\(1) & (\memory|memory~1988_q\)) # (\memory|mar\(1) & ((\memory|memory~2020_q\))))) # (\memory|mar\(0) & (((\memory|mar\(1))))) ) ) ) # ( !\memory|memory~2036_q\ & ( !\memory|memory~2004_q\ & ( (!\memory|mar\(0) & 
-- ((!\memory|mar\(1) & (\memory|memory~1988_q\)) # (\memory|mar\(1) & ((\memory|memory~2020_q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1988_q\,
	datab => \memory|ALT_INV_memory~2020_q\,
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~2036_q\,
	dataf => \memory|ALT_INV_memory~2004_q\,
	combout => \memory|memory~32954_combout\);

-- Location: FF_X21_Y12_N1
\memory|memory~1876\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33151_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1876_q\);

-- Location: FF_X21_Y9_N4
\memory|memory~1860\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33119_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1860_q\);

-- Location: FF_X21_Y10_N41
\memory|memory~1892\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33183_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1892_q\);

-- Location: FF_X21_Y10_N11
\memory|memory~1908\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1908_q\);

-- Location: MLABCELL_X21_Y10_N9
\memory|memory~32952\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32952_combout\ = ( \memory|memory~1908_q\ & ( \memory|mar\(0) & ( (\memory|mar\(1)) # (\memory|memory~1876_q\) ) ) ) # ( !\memory|memory~1908_q\ & ( \memory|mar\(0) & ( (\memory|memory~1876_q\ & !\memory|mar\(1)) ) ) ) # ( 
-- \memory|memory~1908_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & (\memory|memory~1860_q\)) # (\memory|mar\(1) & ((\memory|memory~1892_q\))) ) ) ) # ( !\memory|memory~1908_q\ & ( !\memory|mar\(0) & ( (!\memory|mar\(1) & (\memory|memory~1860_q\)) # 
-- (\memory|mar\(1) & ((\memory|memory~1892_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1876_q\,
	datab => \memory|ALT_INV_memory~1860_q\,
	datac => \memory|ALT_INV_memory~1892_q\,
	datad => \memory|ALT_INV_mar\(1),
	datae => \memory|ALT_INV_memory~1908_q\,
	dataf => \memory|ALT_INV_mar\(0),
	combout => \memory|memory~32952_combout\);

-- Location: FF_X22_Y17_N22
\memory|memory~1828\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33175_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1828_q\);

-- Location: FF_X25_Y13_N20
\memory|memory~1796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33111_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1796_q\);

-- Location: FF_X13_Y13_N44
\memory|memory~1844\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33207_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1844_q\);

-- Location: FF_X15_Y13_N40
\memory|memory~1812\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \memory|sram_data_bus[4]~4_combout\,
	sload => VCC,
	ena => \memory|memory~33143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \memory|memory~1812_q\);

-- Location: LABCELL_X13_Y13_N42
\memory|memory~32951\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32951_combout\ = ( \memory|memory~1844_q\ & ( \memory|memory~1812_q\ & ( ((!\memory|mar\(1) & ((\memory|memory~1796_q\))) # (\memory|mar\(1) & (\memory|memory~1828_q\))) # (\memory|mar\(0)) ) ) ) # ( !\memory|memory~1844_q\ & ( 
-- \memory|memory~1812_q\ & ( (!\memory|mar\(1) & (((\memory|memory~1796_q\) # (\memory|mar\(0))))) # (\memory|mar\(1) & (\memory|memory~1828_q\ & (!\memory|mar\(0)))) ) ) ) # ( \memory|memory~1844_q\ & ( !\memory|memory~1812_q\ & ( (!\memory|mar\(1) & 
-- (((!\memory|mar\(0) & \memory|memory~1796_q\)))) # (\memory|mar\(1) & (((\memory|mar\(0))) # (\memory|memory~1828_q\))) ) ) ) # ( !\memory|memory~1844_q\ & ( !\memory|memory~1812_q\ & ( (!\memory|mar\(0) & ((!\memory|mar\(1) & ((\memory|memory~1796_q\))) 
-- # (\memory|mar\(1) & (\memory|memory~1828_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~1828_q\,
	datab => \memory|ALT_INV_mar\(1),
	datac => \memory|ALT_INV_mar\(0),
	datad => \memory|ALT_INV_memory~1796_q\,
	datae => \memory|ALT_INV_memory~1844_q\,
	dataf => \memory|ALT_INV_memory~1812_q\,
	combout => \memory|memory~32951_combout\);

-- Location: LABCELL_X13_Y13_N6
\memory|memory~32955\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32955_combout\ = ( \memory|memory~32951_combout\ & ( \memory|mar\(2) & ( (!\memory|mar\(3) & ((\memory|memory~32952_combout\))) # (\memory|mar\(3) & (\memory|memory~32954_combout\)) ) ) ) # ( !\memory|memory~32951_combout\ & ( 
-- \memory|mar\(2) & ( (!\memory|mar\(3) & ((\memory|memory~32952_combout\))) # (\memory|mar\(3) & (\memory|memory~32954_combout\)) ) ) ) # ( \memory|memory~32951_combout\ & ( !\memory|mar\(2) & ( (!\memory|mar\(3)) # (\memory|memory~32953_combout\) ) ) ) # 
-- ( !\memory|memory~32951_combout\ & ( !\memory|mar\(2) & ( (\memory|memory~32953_combout\ & \memory|mar\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32953_combout\,
	datab => \memory|ALT_INV_mar\(3),
	datac => \memory|ALT_INV_memory~32954_combout\,
	datad => \memory|ALT_INV_memory~32952_combout\,
	datae => \memory|ALT_INV_memory~32951_combout\,
	dataf => \memory|ALT_INV_mar\(2),
	combout => \memory|memory~32955_combout\);

-- Location: LABCELL_X18_Y15_N51
\memory|memory~32956\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|memory~32956_combout\ = ( \memory|memory~32955_combout\ & ( \memory|mar\(5) & ( (\memory|mar\(4)) # (\memory|memory~32950_combout\) ) ) ) # ( !\memory|memory~32955_combout\ & ( \memory|mar\(5) & ( (\memory|memory~32950_combout\ & !\memory|mar\(4)) 
-- ) ) ) # ( \memory|memory~32955_combout\ & ( !\memory|mar\(5) & ( (!\memory|mar\(4) & (\memory|memory~32940_combout\)) # (\memory|mar\(4) & ((\memory|memory~32945_combout\))) ) ) ) # ( !\memory|memory~32955_combout\ & ( !\memory|mar\(5) & ( 
-- (!\memory|mar\(4) & (\memory|memory~32940_combout\)) # (\memory|mar\(4) & ((\memory|memory~32945_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32940_combout\,
	datab => \memory|ALT_INV_memory~32950_combout\,
	datac => \memory|ALT_INV_mar\(4),
	datad => \memory|ALT_INV_memory~32945_combout\,
	datae => \memory|ALT_INV_memory~32955_combout\,
	dataf => \memory|ALT_INV_mar\(5),
	combout => \memory|memory~32956_combout\);

-- Location: LABCELL_X18_Y15_N6
\memory|sram_data_bus[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|sram_data_bus[4]~4_combout\ = ( \memory|mar\(6) & ( \memory|memory~32956_combout\ & ( (\memory|mdr\(4)) # (\memory|data_bus~0_combout\) ) ) ) # ( !\memory|mar\(6) & ( \memory|memory~32956_combout\ & ( (!\memory|data_bus~0_combout\ & 
-- ((\memory|mdr\(4)))) # (\memory|data_bus~0_combout\ & (\memory|memory~32977_combout\)) ) ) ) # ( \memory|mar\(6) & ( !\memory|memory~32956_combout\ & ( (!\memory|data_bus~0_combout\ & \memory|mdr\(4)) ) ) ) # ( !\memory|mar\(6) & ( 
-- !\memory|memory~32956_combout\ & ( (!\memory|data_bus~0_combout\ & ((\memory|mdr\(4)))) # (\memory|data_bus~0_combout\ & (\memory|memory~32977_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000011000000110000011101000111010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_memory~32977_combout\,
	datab => \memory|ALT_INV_data_bus~0_combout\,
	datac => \memory|ALT_INV_mdr\(4),
	datae => \memory|ALT_INV_mar\(6),
	dataf => \memory|ALT_INV_memory~32956_combout\,
	combout => \memory|sram_data_bus[4]~4_combout\);

-- Location: LABCELL_X17_Y12_N6
\memory|mdr[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|mdr[4]~5_combout\ = ( \sys_clk~combout\ & ( sram_state(0) & ( \memory|sram_data_bus[4]~4_combout\ ) ) ) # ( !\sys_clk~combout\ & ( sram_state(0) & ( (!sram_state(1) & (\data_bus[4]~4_combout\)) # (sram_state(1) & 
-- ((\memory|sram_data_bus[4]~4_combout\))) ) ) ) # ( \sys_clk~combout\ & ( !sram_state(0) & ( \memory|sram_data_bus[4]~4_combout\ ) ) ) # ( !\sys_clk~combout\ & ( !sram_state(0) & ( \memory|sram_data_bus[4]~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100100111001001110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_sram_state(1),
	datab => \ALT_INV_data_bus[4]~4_combout\,
	datac => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	datae => \ALT_INV_sys_clk~combout\,
	dataf => ALT_INV_sram_state(0),
	combout => \memory|mdr[4]~5_combout\);

-- Location: LABCELL_X22_Y13_N6
\memory|mdr[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \memory|mdr\(4) = ( \memory|mdr\(4) & ( (!\memory|mdr[1]~1_combout\) # (\memory|mdr[4]~5_combout\) ) ) # ( !\memory|mdr\(4) & ( (\memory|mdr[4]~5_combout\ & \memory|mdr[1]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mdr[4]~5_combout\,
	datac => \memory|ALT_INV_mdr[1]~1_combout\,
	dataf => \memory|ALT_INV_mdr\(4),
	combout => \memory|mdr\(4));

-- Location: LABCELL_X22_Y7_N48
\state_mach|data_bus[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \state_mach|data_bus[4]~4_combout\ = ( !\state_mach|count\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_count\(4),
	combout => \state_mach|data_bus[4]~4_combout\);

-- Location: FF_X22_Y7_N50
\state_mach|data_bus[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	d => \state_mach|data_bus[4]~4_combout\,
	ena => \state_mach|count[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \state_mach|data_bus\(4));

-- Location: LABCELL_X22_Y13_N9
\data_bus[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \data_bus[4]~4_combout\ = ( \Equal0~0_combout\ & ( (\state_mach|data_bus\(4) & ((!\memory|data_bus~0_combout\) # (\memory|mdr\(4)))) ) ) # ( !\Equal0~0_combout\ & ( (!\memory|data_bus~0_combout\) # (\memory|mdr\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001100000000111100110000000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \memory|ALT_INV_mdr\(4),
	datac => \memory|ALT_INV_data_bus~0_combout\,
	datad => \state_mach|ALT_INV_data_bus\(4),
	dataf => \ALT_INV_Equal0~0_combout\,
	combout => \data_bus[4]~4_combout\);

-- Location: FF_X22_Y13_N8
\hex_data[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \sys_clk~combout\,
	asdata => \data_bus[4]~4_combout\,
	sload => VCC,
	ena => \Decoder0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \hex_data[1][0]~q\);

-- Location: LABCELL_X23_Y5_N48
\hex1|WideOr6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|WideOr6~0_combout\ = ( \hex_data[1][1]~q\ & ( \hex_data[1][0]~q\ & ( (\hex_data[1][3]~q\ & !\hex_data[1][2]~q\) ) ) ) # ( !\hex_data[1][1]~q\ & ( \hex_data[1][0]~q\ & ( !\hex_data[1][3]~q\ $ (\hex_data[1][2]~q\) ) ) ) # ( !\hex_data[1][1]~q\ & ( 
-- !\hex_data[1][0]~q\ & ( (!\hex_data[1][3]~q\ & \hex_data[1][2]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000010100101101001010101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_hex_data[1][3]~q\,
	datac => \ALT_INV_hex_data[1][2]~q\,
	datae => \ALT_INV_hex_data[1][1]~q\,
	dataf => \ALT_INV_hex_data[1][0]~q\,
	combout => \hex1|WideOr6~0_combout\);

-- Location: LABCELL_X23_Y5_N21
\hex1|WideOr5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|WideOr5~0_combout\ = ( \hex_data[1][0]~q\ & ( (!\hex_data[1][3]~q\ & (!\hex_data[1][1]~q\ & \hex_data[1][2]~q\)) # (\hex_data[1][3]~q\ & (\hex_data[1][1]~q\)) ) ) # ( !\hex_data[1][0]~q\ & ( (\hex_data[1][2]~q\ & ((\hex_data[1][1]~q\) # 
-- (\hex_data[1][3]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000101101001010000010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_hex_data[1][3]~q\,
	datac => \ALT_INV_hex_data[1][1]~q\,
	datad => \ALT_INV_hex_data[1][2]~q\,
	dataf => \ALT_INV_hex_data[1][0]~q\,
	combout => \hex1|WideOr5~0_combout\);

-- Location: LABCELL_X23_Y5_N36
\hex1|WideOr4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|WideOr4~0_combout\ = ( \hex_data[1][1]~q\ & ( \hex_data[1][0]~q\ & ( (\hex_data[1][3]~q\ & \hex_data[1][2]~q\) ) ) ) # ( \hex_data[1][1]~q\ & ( !\hex_data[1][0]~q\ & ( !\hex_data[1][3]~q\ $ (\hex_data[1][2]~q\) ) ) ) # ( !\hex_data[1][1]~q\ & ( 
-- !\hex_data[1][0]~q\ & ( (\hex_data[1][3]~q\ & \hex_data[1][2]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101001011010010100000000000000000000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_hex_data[1][3]~q\,
	datac => \ALT_INV_hex_data[1][2]~q\,
	datae => \ALT_INV_hex_data[1][1]~q\,
	dataf => \ALT_INV_hex_data[1][0]~q\,
	combout => \hex1|WideOr4~0_combout\);

-- Location: LABCELL_X23_Y5_N9
\hex1|WideOr3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|WideOr3~0_combout\ = ( \hex_data[1][0]~q\ & ( (!\hex_data[1][1]~q\ & (!\hex_data[1][3]~q\ & !\hex_data[1][2]~q\)) # (\hex_data[1][1]~q\ & ((\hex_data[1][2]~q\))) ) ) # ( !\hex_data[1][0]~q\ & ( (!\hex_data[1][3]~q\ & (!\hex_data[1][1]~q\ & 
-- \hex_data[1][2]~q\)) # (\hex_data[1][3]~q\ & (\hex_data[1][1]~q\ & !\hex_data[1][2]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110100000000001011010000010100000000011111010000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_hex_data[1][3]~q\,
	datac => \ALT_INV_hex_data[1][1]~q\,
	datad => \ALT_INV_hex_data[1][2]~q\,
	dataf => \ALT_INV_hex_data[1][0]~q\,
	combout => \hex1|WideOr3~0_combout\);

-- Location: LABCELL_X23_Y5_N24
\hex1|WideOr2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|WideOr2~0_combout\ = ( \hex_data[1][1]~q\ & ( \hex_data[1][0]~q\ & ( !\hex_data[1][3]~q\ ) ) ) # ( !\hex_data[1][1]~q\ & ( \hex_data[1][0]~q\ & ( (!\hex_data[1][3]~q\) # (!\hex_data[1][2]~q\) ) ) ) # ( !\hex_data[1][1]~q\ & ( !\hex_data[1][0]~q\ & ( 
-- (!\hex_data[1][3]~q\ & \hex_data[1][2]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000011111010111110101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_hex_data[1][3]~q\,
	datac => \ALT_INV_hex_data[1][2]~q\,
	datae => \ALT_INV_hex_data[1][1]~q\,
	dataf => \ALT_INV_hex_data[1][0]~q\,
	combout => \hex1|WideOr2~0_combout\);

-- Location: LABCELL_X23_Y5_N45
\hex1|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|WideOr1~0_combout\ = ( \hex_data[1][0]~q\ & ( !\hex_data[1][3]~q\ $ (((!\hex_data[1][1]~q\ & \hex_data[1][2]~q\))) ) ) # ( !\hex_data[1][0]~q\ & ( (!\hex_data[1][3]~q\ & (\hex_data[1][1]~q\ & !\hex_data[1][2]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000010101010010110101010101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_hex_data[1][3]~q\,
	datac => \ALT_INV_hex_data[1][1]~q\,
	datad => \ALT_INV_hex_data[1][2]~q\,
	dataf => \ALT_INV_hex_data[1][0]~q\,
	combout => \hex1|WideOr1~0_combout\);

-- Location: LABCELL_X23_Y5_N12
\hex1|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \hex1|WideOr0~0_combout\ = ( \hex_data[1][1]~q\ & ( \hex_data[1][0]~q\ & ( (!\hex_data[1][2]~q\) # (\hex_data[1][3]~q\) ) ) ) # ( !\hex_data[1][1]~q\ & ( \hex_data[1][0]~q\ & ( (\hex_data[1][2]~q\) # (\hex_data[1][3]~q\) ) ) ) # ( \hex_data[1][1]~q\ & ( 
-- !\hex_data[1][0]~q\ ) ) # ( !\hex_data[1][1]~q\ & ( !\hex_data[1][0]~q\ & ( !\hex_data[1][3]~q\ $ (!\hex_data[1][2]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010111111111111111101011111010111111111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_hex_data[1][3]~q\,
	datac => \ALT_INV_hex_data[1][2]~q\,
	datae => \ALT_INV_hex_data[1][1]~q\,
	dataf => \ALT_INV_hex_data[1][0]~q\,
	combout => \hex1|WideOr0~0_combout\);

-- Location: IOIBUF_X11_Y0_N7
\altera_reserved_tms~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X13_Y0_N1
\altera_reserved_tck~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X13_Y0_N7
\altera_reserved_tdi~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X0_Y2_N3
altera_internal_jtag : cyclonev_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LABCELL_X7_Y2_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout\);

-- Location: LABCELL_X2_Y3_N45
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(13),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(12),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~11_combout\);

-- Location: LABCELL_X2_Y3_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state~11_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]~feeder_combout\);

-- Location: FF_X2_Y3_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[13]~feeder_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(13));

-- Location: LABCELL_X1_Y2_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(13),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\);

-- Location: FF_X1_Y2_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(14));

-- Location: LABCELL_X2_Y3_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\);

-- Location: FF_X2_Y3_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(9));

-- Location: LABCELL_X1_Y2_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\);

-- Location: FF_X1_Y2_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(10));

-- Location: LABCELL_X2_Y3_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(14),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(10),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(11),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~9_combout\);

-- Location: LABCELL_X2_Y3_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state~9_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]~feeder_combout\);

-- Location: FF_X2_Y3_N50
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[11]~feeder_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11));

-- Location: LABCELL_X1_Y2_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011001100110011001100000011000000110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(11),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\);

-- Location: FF_X1_Y2_N56
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(12));

-- Location: LABCELL_X2_Y3_N39
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(12),
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(14),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\);

-- Location: FF_X1_Y2_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(15));

-- Location: MLABCELL_X8_Y2_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100000000011101110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(5),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(7),
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\);

-- Location: FF_X8_Y2_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(8));

-- Location: LABCELL_X1_Y2_N45
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X1_Y2_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(0));

-- Location: LABCELL_X7_Y2_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X2_Y2_N34
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(1));

-- Location: LABCELL_X2_Y2_N33
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X2_Y2_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|tms_cnt\(2));

-- Location: LABCELL_X2_Y2_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110011001100110111001100110011011100110011001101110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(9),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_tms_cnt\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\);

-- Location: FF_X1_Y2_N59
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0));

-- Location: LABCELL_X2_Y3_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110111111101111111011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(15),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~1_combout\);

-- Location: LABCELL_X2_Y3_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]~feeder_combout\);

-- Location: FF_X2_Y3_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[1]~feeder_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(1));

-- Location: LABCELL_X1_Y3_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\);

-- Location: FF_X1_Y3_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(2));

-- Location: MLABCELL_X8_Y2_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(2),
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\);

-- Location: FF_X8_Y2_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3));

-- Location: MLABCELL_X8_Y2_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(7),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~4_combout\);

-- Location: MLABCELL_X8_Y2_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state~4_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]~feeder_combout\);

-- Location: FF_X8_Y2_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[4]~feeder_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(4));

-- Location: LABCELL_X1_Y2_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\);

-- Location: FF_X1_Y2_N38
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(5));

-- Location: LABCELL_X2_Y3_N57
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(5),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\);

-- Location: FF_X2_Y3_N44
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(6));

-- Location: LABCELL_X1_Y2_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\);

-- Location: FF_X1_Y2_N8
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(7));

-- Location: FF_X1_Y1_N20
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(9));

-- Location: LABCELL_X1_Y1_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(9),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X1_Y1_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8));

-- Location: FF_X1_Y1_N49
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(8),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(7));

-- Location: LABCELL_X1_Y1_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(7),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\);

-- Location: FF_X1_Y1_N55
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6));

-- Location: FF_X1_Y1_N53
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(5));

-- Location: LABCELL_X1_Y1_N33
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\);

-- Location: FF_X1_Y1_N34
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(4));

-- Location: LABCELL_X1_Y1_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X1_Y1_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(3));

-- Location: LABCELL_X1_Y1_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X1_Y1_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(2));

-- Location: LABCELL_X1_Y1_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X1_Y1_N37
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(1));

-- Location: LABCELL_X1_Y1_N51
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(9),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(6),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~0_combout\);

-- Location: LABCELL_X1_Y1_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X1_Y1_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg\(0));

-- Location: LABCELL_X1_Y1_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal0~0_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\);

-- Location: FF_X1_Y1_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal1~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\);

-- Location: LABCELL_X4_Y2_N45
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(7),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(5),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\);

-- Location: FF_X1_Y2_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg~q\);

-- Location: MLABCELL_X8_Y2_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(10),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2_combout\);

-- Location: LABCELL_X4_Y2_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~feeder_combout\);

-- Location: LABCELL_X16_Y8_N3
\~QIC_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):
-- \~QIC_CREATED_GND~I_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~QIC_CREATED_GND~I_combout\);

-- Location: FF_X4_Y2_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]~feeder_combout\,
	asdata => \~QIC_CREATED_GND~I_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10));

-- Location: LABCELL_X4_Y2_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000100010000000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(7),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(5),
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\);

-- Location: FF_X7_Y2_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]~q\);

-- Location: MLABCELL_X6_Y2_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][2]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~feeder_combout\);

-- Location: FF_X6_Y2_N56
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(3));

-- Location: FF_X7_Y2_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]~q\);

-- Location: MLABCELL_X6_Y2_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]~feeder_combout\);

-- Location: MLABCELL_X6_Y2_N51
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110100000000000011000000000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(10),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[3]~DUPLICATE_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout\);

-- Location: FF_X6_Y2_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]~feeder_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1));

-- Location: LABCELL_X4_Y2_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000101001100110000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg_proc~0_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\);

-- Location: FF_X6_Y2_N50
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(0));

-- Location: MLABCELL_X6_Y2_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~4_combout\);

-- Location: LABCELL_X7_Y2_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout\);

-- Location: FF_X7_Y2_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\);

-- Location: MLABCELL_X6_Y2_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][4]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~feeder_combout\);

-- Location: LABCELL_X7_Y2_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(5),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout\);

-- Location: FF_X7_Y2_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]~q\);

-- Location: MLABCELL_X6_Y2_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][5]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder_combout\);

-- Location: LABCELL_X7_Y2_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(6),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout\);

-- Location: FF_X7_Y2_N50
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]~q\);

-- Location: MLABCELL_X6_Y2_N45
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][6]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~feeder_combout\);

-- Location: FF_X7_Y2_N32
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\);

-- Location: MLABCELL_X6_Y2_N42
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][7]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder_combout\);

-- Location: LABCELL_X7_Y2_N39
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(8),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~feeder_combout\);

-- Location: FF_X7_Y2_N41
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]~q\);

-- Location: MLABCELL_X6_Y2_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][8]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder_combout\);

-- Location: FF_X7_Y2_N5
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]~q\);

-- Location: MLABCELL_X6_Y2_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][9]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~feeder_combout\);

-- Location: FF_X6_Y2_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]~feeder_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(10),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(9));

-- Location: FF_X6_Y2_N17
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]~feeder_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(9),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8));

-- Location: FF_X6_Y2_N44
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]~feeder_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(8),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(7));

-- Location: FF_X6_Y2_N47
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]~feeder_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(7),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6));

-- Location: FF_X6_Y2_N38
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~feeder_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(6),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5));

-- Location: FF_X6_Y2_N11
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]~feeder_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(5),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(4));

-- Location: MLABCELL_X6_Y2_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101000000010011000100000001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~5_combout\);

-- Location: LABCELL_X4_Y2_N57
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000101010001000000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[3]~DUPLICATE_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~3_combout\);

-- Location: LABCELL_X7_Y2_N45
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[3]~DUPLICATE_q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout\);

-- Location: FF_X7_Y2_N47
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]~q\);

-- Location: MLABCELL_X6_Y2_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[3]~4_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[3]~5_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg[0]~3_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout\);

-- Location: FF_X6_Y2_N55
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~6_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~DUPLICATE_q\);

-- Location: FF_X6_Y2_N32
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~feeder_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~DUPLICATE_q\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(2));

-- Location: LABCELL_X4_Y2_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000000000011111111110011111111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(10),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg_proc~0_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\);

-- Location: FF_X4_Y2_N41
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~0_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(1));

-- Location: LABCELL_X4_Y2_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(10),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~1_combout\);

-- Location: LABCELL_X4_Y2_N51
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000010000110111000001000011011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_reset_ena_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg[2]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\);

-- Location: FF_X2_Y2_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg\(2));

-- Location: LABCELL_X1_Y2_N33
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(2),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\);

-- Location: FF_X1_Y2_N35
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~q\);

-- Location: FF_X7_Y2_N38
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~feeder_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~q\);

-- Location: MLABCELL_X6_Y2_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~feeder_combout\);

-- Location: FF_X6_Y2_N2
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~feeder_combout\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(1),
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg\(0));

-- Location: LABCELL_X4_Y2_N42
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo_bypass_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\);

-- Location: FF_X4_Y2_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~q\);

-- Location: LABCELL_X1_Y3_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|clear_signal~combout\);

-- Location: LABCELL_X2_Y2_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4_combout\);

-- Location: LABCELL_X1_Y1_N42
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(2),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal0~0_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_jtag_ir_reg\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\);

-- Location: FF_X1_Y1_N44
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal0~1_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg~q\);

-- Location: LABCELL_X2_Y2_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100011111111100010001000100010001000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout\);

-- Location: FF_X2_Y2_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~4_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(0));

-- Location: LABCELL_X2_Y2_N51
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100110011001100110011001100111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5_combout\);

-- Location: FF_X2_Y2_N41
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~5_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(1));

-- Location: LABCELL_X2_Y2_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111110001111100011111000111101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0_combout\);

-- Location: FF_X2_Y2_N44
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~0_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(2));

-- Location: LABCELL_X1_Y2_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000011111111100000001111111101111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~2_combout\);

-- Location: LABCELL_X2_Y2_N24
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg~2_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~feeder_combout\);

-- Location: FF_X2_Y2_N26
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(3));

-- Location: LABCELL_X2_Y2_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000001111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(4),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg~3_combout\);

-- Location: LABCELL_X2_Y2_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~feeder_combout\);

-- Location: FF_X2_Y2_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg\(4));

-- Location: LABCELL_X2_Y2_N45
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0_combout\);

-- Location: LABCELL_X2_Y2_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111010010000000111101001000010100110000000001010011000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6_combout\);

-- Location: LABCELL_X4_Y2_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(10),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\);

-- Location: FF_X13_Y2_N56
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3));

-- Location: LABCELL_X4_Y2_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg[2]~1_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\);

-- Location: FF_X13_Y2_N37
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(3));

-- Location: LABCELL_X2_Y2_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011011110110001000000010000000011011000110110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~8_combout\);

-- Location: MLABCELL_X8_Y2_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0_combout\);

-- Location: LABCELL_X13_Y2_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(3),
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~8_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_proc~0_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg[0]~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\);

-- Location: LABCELL_X2_Y2_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\);

-- Location: FF_X13_Y2_N1
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~9_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(3));

-- Location: FF_X13_Y2_N58
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2));

-- Location: FF_X13_Y2_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(2));

-- Location: LABCELL_X13_Y2_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010100000101111100110011001100110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~6_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg[0]~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(2),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\);

-- Location: FF_X13_Y2_N23
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(2));

-- Location: LABCELL_X2_Y2_N57
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000101000000000000010100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~3_combout\);

-- Location: LABCELL_X2_Y2_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000010000001000000001000001000000100100000100000010010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~4_combout\);

-- Location: FF_X13_Y2_N7
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1));

-- Location: FF_X13_Y2_N28
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(1));

-- Location: LABCELL_X13_Y2_N42
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000010101010101000110011001100110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg[0]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~3_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~4_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_proc~0_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\);

-- Location: FF_X13_Y2_N43
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~5_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(1));

-- Location: LABCELL_X2_Y2_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001101011010000100110101101000000001110000000000000111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_mixer_addr_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~1_combout\);

-- Location: FF_X13_Y2_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(1),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg\(0));

-- Location: LABCELL_X13_Y2_N51
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_shift_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\);

-- Location: FF_X13_Y2_N52
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~feeder_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg\(0));

-- Location: LABCELL_X13_Y2_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001010001100110101111100110011000010100011001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg[0]~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg~1_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_proc~0_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_identity_contrib_update_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout\);

-- Location: FF_X13_Y2_N14
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg\(0));

-- Location: LABCELL_X4_Y2_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001111000000001100111100010000110111110001000011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo_bypass_reg~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_design_hash_reg\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~1_combout\);

-- Location: FF_X10_Y6_N7
\auto_signaltap_0|acq_trigger_in_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|data_bus\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(23));

-- Location: MLABCELL_X8_Y4_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]~feeder_combout\);

-- Location: LABCELL_X12_Y2_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][0]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\);

-- Location: FF_X12_Y2_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q\);

-- Location: LABCELL_X2_Y3_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010111000000000101011101010100010101110101010001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(15),
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~0_combout\);

-- Location: MLABCELL_X8_Y2_N45
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000110111001100100011011100110010001101110011001000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~1_combout\);

-- Location: LABCELL_X2_Y3_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena~0_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena~1_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena_proc~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\);

-- Location: FF_X4_Y2_N29
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena~2_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0_q\);

-- Location: LABCELL_X11_Y4_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\);

-- Location: FF_X8_Y4_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[173]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(173));

-- Location: MLABCELL_X8_Y4_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(173),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172]~feeder_combout\);

-- Location: FF_X8_Y4_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[172]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(172));

-- Location: MLABCELL_X8_Y4_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(172),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171]~feeder_combout\);

-- Location: FF_X8_Y4_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[171]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(171));

-- Location: FF_X8_Y4_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[170]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(171),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(170));

-- Location: FF_X8_Y4_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[169]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(170),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(169));

-- Location: MLABCELL_X8_Y4_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(169),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]~feeder_combout\);

-- Location: FF_X8_Y4_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[168]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(168));

-- Location: LABCELL_X7_Y4_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(168),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]~feeder_combout\);

-- Location: FF_X7_Y4_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[167]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(167));

-- Location: LABCELL_X7_Y4_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[166]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(167),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[166]~feeder_combout\);

-- Location: FF_X7_Y4_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[166]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[166]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(166));

-- Location: LABCELL_X7_Y4_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(166),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]~feeder_combout\);

-- Location: FF_X7_Y4_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]~DUPLICATE_q\);

-- Location: FF_X7_Y3_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[164]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]~DUPLICATE_q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(164));

-- Location: LABCELL_X7_Y4_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(164),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163]~feeder_combout\);

-- Location: FF_X7_Y4_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[163]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(163));

-- Location: LABCELL_X7_Y4_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(163),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162]~feeder_combout\);

-- Location: FF_X7_Y4_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[162]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(162));

-- Location: LABCELL_X7_Y4_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(162),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]~feeder_combout\);

-- Location: FF_X7_Y4_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[161]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(161));

-- Location: LABCELL_X7_Y4_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(161),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160]~feeder_combout\);

-- Location: FF_X7_Y4_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[160]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(160));

-- Location: LABCELL_X7_Y4_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(160),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]~feeder_combout\);

-- Location: FF_X7_Y4_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[159]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(159));

-- Location: LABCELL_X7_Y4_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(159),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158]~feeder_combout\);

-- Location: FF_X7_Y4_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[158]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(158));

-- Location: MLABCELL_X6_Y4_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(158),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157]~feeder_combout\);

-- Location: FF_X6_Y4_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[157]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(157));

-- Location: MLABCELL_X6_Y4_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(157),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]~feeder_combout\);

-- Location: FF_X6_Y4_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[156]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(156));

-- Location: FF_X12_Y4_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[155]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(156),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(155));

-- Location: MLABCELL_X6_Y4_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(155),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]~feeder_combout\);

-- Location: FF_X6_Y4_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[154]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(154));

-- Location: MLABCELL_X6_Y4_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(154),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153]~feeder_combout\);

-- Location: FF_X6_Y4_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[153]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(153));

-- Location: MLABCELL_X6_Y4_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[152]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(153),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[152]~feeder_combout\);

-- Location: FF_X6_Y4_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[152]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[152]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(152));

-- Location: MLABCELL_X6_Y4_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(152),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]~feeder_combout\);

-- Location: FF_X6_Y4_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[151]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(151));

-- Location: MLABCELL_X6_Y4_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(151),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150]~feeder_combout\);

-- Location: FF_X6_Y4_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[150]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(150));

-- Location: MLABCELL_X6_Y4_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(150),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]~feeder_combout\);

-- Location: FF_X6_Y4_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[149]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(149));

-- Location: MLABCELL_X6_Y4_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(149),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]~feeder_combout\);

-- Location: FF_X6_Y4_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[148]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(148));

-- Location: FF_X6_Y4_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[147]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(148),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(147));

-- Location: FF_X8_Y4_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[146]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(147),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(146));

-- Location: FF_X8_Y4_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[145]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(146),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(145));

-- Location: MLABCELL_X8_Y4_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(145),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]~feeder_combout\);

-- Location: FF_X8_Y4_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[144]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(144));

-- Location: FF_X9_Y2_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[143]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(144),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(143));

-- Location: LABCELL_X9_Y2_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[142]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(143),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[142]~feeder_combout\);

-- Location: FF_X9_Y2_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[142]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[142]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(142));

-- Location: LABCELL_X9_Y2_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(142),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]~feeder_combout\);

-- Location: FF_X9_Y2_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[141]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(141));

-- Location: FF_X9_Y2_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[140]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(141),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(140));

-- Location: LABCELL_X12_Y4_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(140),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]~feeder_combout\);

-- Location: FF_X12_Y4_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[139]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(139));

-- Location: LABCELL_X12_Y4_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(139),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]~feeder_combout\);

-- Location: FF_X12_Y4_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]~DUPLICATE_q\);

-- Location: FF_X11_Y2_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[137]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]~DUPLICATE_q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(137));

-- Location: FF_X10_Y2_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[136]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(137),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(136));

-- Location: FF_X7_Y3_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[135]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(136),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(135));

-- Location: LABCELL_X11_Y2_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(135),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134]~feeder_combout\);

-- Location: FF_X11_Y2_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[134]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(134));

-- Location: LABCELL_X12_Y4_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(134),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133]~feeder_combout\);

-- Location: FF_X12_Y4_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[133]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(133));

-- Location: LABCELL_X12_Y4_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(133),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder_combout\);

-- Location: FF_X12_Y4_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y2_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[131]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[132]~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[131]~feeder_combout\);

-- Location: FF_X9_Y2_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[131]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[131]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(131));

-- Location: LABCELL_X12_Y4_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(131),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]~feeder_combout\);

-- Location: FF_X12_Y4_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[130]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(130));

-- Location: LABCELL_X9_Y4_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(130),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129]~feeder_combout\);

-- Location: FF_X9_Y4_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[129]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(129));

-- Location: LABCELL_X9_Y2_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(129),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128]~feeder_combout\);

-- Location: FF_X9_Y2_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[128]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(128));

-- Location: LABCELL_X9_Y2_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[127]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(128),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[127]~feeder_combout\);

-- Location: FF_X9_Y2_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[127]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[127]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(127));

-- Location: LABCELL_X9_Y2_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(127),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]~feeder_combout\);

-- Location: FF_X9_Y2_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[126]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(126));

-- Location: LABCELL_X9_Y2_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(126),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125]~feeder_combout\);

-- Location: FF_X9_Y2_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[125]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(125));

-- Location: LABCELL_X9_Y2_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(125),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]~feeder_combout\);

-- Location: FF_X9_Y2_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[124]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(124));

-- Location: LABCELL_X9_Y2_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(124),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123]~feeder_combout\);

-- Location: FF_X9_Y2_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[123]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(123));

-- Location: LABCELL_X7_Y3_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(123),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122]~feeder_combout\);

-- Location: FF_X7_Y3_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[122]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(122));

-- Location: LABCELL_X7_Y3_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(122),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121]~feeder_combout\);

-- Location: FF_X7_Y3_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[121]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(121));

-- Location: FF_X9_Y3_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[120]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(121),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(120));

-- Location: FF_X9_Y3_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[119]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(120),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(119));

-- Location: LABCELL_X9_Y3_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(119),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118]~feeder_combout\);

-- Location: FF_X9_Y3_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[118]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(118));

-- Location: LABCELL_X9_Y3_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(118),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117]~feeder_combout\);

-- Location: FF_X9_Y3_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[117]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(117));

-- Location: LABCELL_X9_Y3_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(117),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]~feeder_combout\);

-- Location: FF_X9_Y3_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[116]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(116));

-- Location: LABCELL_X9_Y3_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(116),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]~feeder_combout\);

-- Location: FF_X9_Y3_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[115]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(115));

-- Location: LABCELL_X9_Y3_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(115),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114]~feeder_combout\);

-- Location: FF_X9_Y3_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[114]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(114));

-- Location: LABCELL_X12_Y3_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(114),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]~feeder_combout\);

-- Location: FF_X12_Y3_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[113]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(113));

-- Location: LABCELL_X11_Y2_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(113),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112]~feeder_combout\);

-- Location: FF_X11_Y2_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[112]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(112));

-- Location: LABCELL_X11_Y2_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(112),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]~feeder_combout\);

-- Location: FF_X11_Y2_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[111]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(111));

-- Location: FF_X12_Y2_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[110]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(111),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(110));

-- Location: LABCELL_X12_Y3_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(110),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109]~feeder_combout\);

-- Location: FF_X12_Y3_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[109]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(109));

-- Location: FF_X11_Y2_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[108]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(109),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(108));

-- Location: LABCELL_X11_Y2_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(108),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107]~feeder_combout\);

-- Location: FF_X11_Y2_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[107]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(107));

-- Location: LABCELL_X11_Y3_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(107),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106]~feeder_combout\);

-- Location: FF_X11_Y3_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[106]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(106));

-- Location: LABCELL_X11_Y3_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(106),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder_combout\);

-- Location: FF_X11_Y3_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[105]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(105));

-- Location: LABCELL_X11_Y3_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(105),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104]~feeder_combout\);

-- Location: FF_X11_Y3_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[104]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(104));

-- Location: LABCELL_X11_Y3_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(104),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103]~feeder_combout\);

-- Location: FF_X11_Y3_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[103]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(103));

-- Location: LABCELL_X11_Y3_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(103),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]~feeder_combout\);

-- Location: FF_X11_Y3_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[102]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(102));

-- Location: LABCELL_X11_Y3_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(102),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101]~feeder_combout\);

-- Location: FF_X11_Y3_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[101]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(101));

-- Location: LABCELL_X11_Y3_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(101),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]~feeder_combout\);

-- Location: FF_X11_Y3_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[100]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(100));

-- Location: LABCELL_X11_Y2_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(100),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]~feeder_combout\);

-- Location: FF_X11_Y2_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[99]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(99));

-- Location: LABCELL_X11_Y2_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(99),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder_combout\);

-- Location: FF_X11_Y2_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[98]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(98));

-- Location: LABCELL_X7_Y4_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(98),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]~feeder_combout\);

-- Location: FF_X7_Y4_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[97]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(97));

-- Location: LABCELL_X12_Y4_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(97),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder_combout\);

-- Location: FF_X12_Y4_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[96]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(96));

-- Location: MLABCELL_X8_Y3_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(96),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder_combout\);

-- Location: FF_X8_Y3_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[95]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(95));

-- Location: FF_X8_Y3_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(95),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(94));

-- Location: MLABCELL_X8_Y3_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(94),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder_combout\);

-- Location: FF_X8_Y3_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[93]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(93));

-- Location: FF_X8_Y3_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[92]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(93),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(92));

-- Location: FF_X8_Y3_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[91]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(92),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(91));

-- Location: FF_X8_Y3_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[90]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(91),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(90));

-- Location: MLABCELL_X8_Y3_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(90),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder_combout\);

-- Location: FF_X8_Y3_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[89]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(89));

-- Location: MLABCELL_X8_Y3_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(89),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder_combout\);

-- Location: FF_X8_Y3_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[88]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(88));

-- Location: MLABCELL_X8_Y3_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(88),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout\);

-- Location: FF_X8_Y3_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[87]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(87));

-- Location: FF_X8_Y3_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[86]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(87),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(86));

-- Location: MLABCELL_X8_Y3_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(86),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder_combout\);

-- Location: FF_X8_Y3_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[85]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(85));

-- Location: LABCELL_X11_Y3_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(85),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout\);

-- Location: FF_X11_Y3_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[84]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(84));

-- Location: MLABCELL_X8_Y3_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(84),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout\);

-- Location: FF_X8_Y3_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[83]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83));

-- Location: FF_X8_Y3_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[82]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(83),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(82));

-- Location: MLABCELL_X8_Y3_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(82),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder_combout\);

-- Location: FF_X8_Y3_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[81]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(81));

-- Location: FF_X3_Y4_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[80]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(81),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(80));

-- Location: MLABCELL_X3_Y4_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(80),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder_combout\);

-- Location: FF_X3_Y4_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[79]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(79));

-- Location: MLABCELL_X3_Y4_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(79),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\);

-- Location: FF_X3_Y4_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[78]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(78));

-- Location: MLABCELL_X3_Y4_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(78),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout\);

-- Location: FF_X3_Y4_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[77]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77));

-- Location: FF_X3_Y4_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[76]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(77),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(76));

-- Location: MLABCELL_X3_Y4_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(76),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\);

-- Location: FF_X3_Y4_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[75]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75));

-- Location: FF_X3_Y4_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(75),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(74));

-- Location: MLABCELL_X3_Y4_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(74),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder_combout\);

-- Location: FF_X3_Y4_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[73]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(73));

-- Location: MLABCELL_X3_Y4_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(73),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout\);

-- Location: FF_X3_Y4_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[72]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72));

-- Location: FF_X3_Y4_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[71]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(72),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(71));

-- Location: MLABCELL_X3_Y4_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(71),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout\);

-- Location: FF_X3_Y4_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[70]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70));

-- Location: FF_X3_Y4_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[69]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(70),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(69));

-- Location: FF_X8_Y7_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|holdff~q\);

-- Location: MLABCELL_X3_Y4_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000011101010111010111100010111000100111001001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(23),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(69),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(71),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(70),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\);

-- Location: FF_X3_Y4_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|regoutff~q\);

-- Location: LABCELL_X10_Y7_N54
\auto_signaltap_0|acq_trigger_in_reg[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[25]~feeder_combout\ = ( \state_mach|data_bus\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_data_bus\(6),
	combout => \auto_signaltap_0|acq_trigger_in_reg[25]~feeder_combout\);

-- Location: FF_X10_Y7_N56
\auto_signaltap_0|acq_trigger_in_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(25));

-- Location: FF_X3_Y4_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(25),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|holdff~q\);

-- Location: MLABCELL_X3_Y4_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000101011111010111110111010101110100011001000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(77),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(76),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_holdff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(75),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\);

-- Location: FF_X3_Y4_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|regoutff~q\);

-- Location: FF_X9_Y5_N50
\auto_signaltap_0|acq_trigger_in_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|data_bus\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(24));

-- Location: FF_X3_Y4_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|holdff~q\);

-- Location: MLABCELL_X3_Y4_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111000001010000010111110011111100110010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(73),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(72),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(74),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\);

-- Location: FF_X3_Y4_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|regoutff~q\);

-- Location: FF_X3_Y4_N29
\auto_signaltap_0|acq_trigger_in_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|db_state\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(26));

-- Location: FF_X7_Y4_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|holdff~q\);

-- Location: MLABCELL_X3_Y4_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000001110110100001101111011001100000011101101000011011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(80),
	datac => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(26),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(79),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(78),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\);

-- Location: FF_X3_Y4_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|regoutff~q\);

-- Location: LABCELL_X10_Y3_N6
\auto_signaltap_0|acq_trigger_in_reg[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout\ = ( \state_mach|db_state\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_db_state\(1),
	combout => \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout\);

-- Location: FF_X10_Y3_N8
\auto_signaltap_0|acq_trigger_in_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(27));

-- Location: FF_X8_Y3_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(27),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|holdff~q\);

-- Location: MLABCELL_X8_Y3_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000000101011110000111111110101010101011111010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(82),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(81),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(83),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\);

-- Location: FF_X8_Y3_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|regoutff~q\);

-- Location: FF_X8_Y3_N32
\auto_signaltap_0|acq_trigger_in_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|init_sram_state\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(28));

-- Location: FF_X8_Y3_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(28),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|holdff~q\);

-- Location: MLABCELL_X8_Y3_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011010000110101011101010110110011101100111011000010110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(84),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(85),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(86),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(28),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout\);

-- Location: FF_X8_Y3_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|regoutff~q\);

-- Location: MLABCELL_X8_Y4_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout\);

-- Location: LABCELL_X10_Y6_N9
\auto_signaltap_0|acq_trigger_in_reg[48]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[48]~feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[48]~feeder_combout\);

-- Location: FF_X10_Y6_N11
\auto_signaltap_0|acq_trigger_in_reg[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(48));

-- Location: FF_X8_Y4_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(48),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|holdff~q\);

-- Location: MLABCELL_X8_Y4_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000100110001111100010011000111000000111110101100000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|ALT_INV_holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(144),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(146),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(145),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(48),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0_combout\);

-- Location: FF_X8_Y4_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|regoutff~q\);

-- Location: LABCELL_X7_Y4_N39
\auto_signaltap_0|acq_trigger_in_reg[51]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[51]~feeder_combout\ = ( \memory|sram_data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[5]~5_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[51]~feeder_combout\);

-- Location: FF_X7_Y4_N41
\auto_signaltap_0|acq_trigger_in_reg[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[51]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(51));

-- Location: LABCELL_X7_Y4_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(51),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff~feeder_combout\);

-- Location: FF_X7_Y4_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|holdff~q\);

-- Location: MLABCELL_X6_Y4_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101110111011101110101010111011100000000011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(155),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|ALT_INV_holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(154),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(153),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(51),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0_combout\);

-- Location: FF_X6_Y4_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|regoutff~q\);

-- Location: LABCELL_X11_Y5_N15
\auto_signaltap_0|acq_trigger_in_reg[50]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[50]~feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[50]~feeder_combout\);

-- Location: FF_X11_Y5_N17
\auto_signaltap_0|acq_trigger_in_reg[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(50));

-- Location: FF_X6_Y4_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(50),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|holdff~q\);

-- Location: MLABCELL_X6_Y4_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000101010001111100010101000111110110011101000101011001110100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(152),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(151),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(150),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(50),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0_combout\);

-- Location: FF_X6_Y4_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|regoutff~q\);

-- Location: FF_X10_Y6_N2
\auto_signaltap_0|acq_trigger_in_reg[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|sram_data_bus[3]~3_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(49));

-- Location: FF_X6_Y4_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(49),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|holdff~q\);

-- Location: MLABCELL_X6_Y4_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101000100010001000110101010111111110000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(147),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|ALT_INV_holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(148),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(149),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(49),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0_combout\);

-- Location: FF_X6_Y4_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|regoutff~q\);

-- Location: FF_X6_Y4_N50
\auto_signaltap_0|acq_trigger_in_reg[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|sram_data_bus[6]~6_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(52));

-- Location: FF_X6_Y4_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(52),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|holdff~q\);

-- Location: MLABCELL_X6_Y4_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101110101011000010110000101110100000101000001110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(158),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|ALT_INV_holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(156),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(157),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(52),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0_combout\);

-- Location: FF_X8_Y4_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|p_match_out~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|regoutff~q\);

-- Location: MLABCELL_X6_Y4_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~5_combout\);

-- Location: FF_X11_Y3_N44
\auto_signaltap_0|acq_trigger_in_reg[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|mar\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(35));

-- Location: LABCELL_X10_Y3_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(35),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~feeder_combout\);

-- Location: FF_X10_Y3_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|holdff~q\);

-- Location: LABCELL_X11_Y3_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101101011111010111100000100000001000010011000100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(35),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|ALT_INV_holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(106),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(105),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(107),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y3_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|p_match_out~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|regoutff~q\);

-- Location: LABCELL_X12_Y3_N15
\auto_signaltap_0|acq_trigger_in_reg[37]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[37]~feeder_combout\ = ( \~QIC_CREATED_GND~I_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~QIC_CREATED_GND~I_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[37]~feeder_combout\);

-- Location: FF_X12_Y3_N17
\auto_signaltap_0|acq_trigger_in_reg[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(37));

-- Location: FF_X12_Y3_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(37),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|holdff~q\);

-- Location: LABCELL_X12_Y3_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101000100010001000110101111101011110000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(111),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|ALT_INV_holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(112),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(113),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(37),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0_combout\);

-- Location: FF_X12_Y3_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|regoutff~q\);

-- Location: LABCELL_X12_Y5_N27
\auto_signaltap_0|acq_trigger_in_reg[40]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[40]~feeder_combout\ = ( \memory|mdr\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_mdr\(2),
	combout => \auto_signaltap_0|acq_trigger_in_reg[40]~feeder_combout\);

-- Location: FF_X12_Y5_N29
\auto_signaltap_0|acq_trigger_in_reg[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(40));

-- Location: FF_X12_Y5_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(40),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|holdff~q\);

-- Location: LABCELL_X9_Y3_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011010101100011001101010110001111110001001000111111000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(121),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(122),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(120),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(40),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0_combout\);

-- Location: FF_X9_Y3_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|regoutff~q\);

-- Location: LABCELL_X9_Y3_N51
\auto_signaltap_0|acq_trigger_in_reg[39]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[39]~feeder_combout\ = ( \memory|mdr\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_mdr\(1),
	combout => \auto_signaltap_0|acq_trigger_in_reg[39]~feeder_combout\);

-- Location: FF_X9_Y3_N53
\auto_signaltap_0|acq_trigger_in_reg[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(39));

-- Location: FF_X9_Y3_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(39),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|holdff~q\);

-- Location: LABCELL_X9_Y3_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110011001111111111001111110011000000111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(119),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(118),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|ALT_INV_holdff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(117),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(39),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0_combout\);

-- Location: FF_X9_Y3_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|regoutff~q\);

-- Location: FF_X9_Y3_N8
\auto_signaltap_0|acq_trigger_in_reg[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|mdr\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(38));

-- Location: FF_X9_Y3_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(38),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|holdff~q\);

-- Location: LABCELL_X9_Y3_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011000010110000101100111011001111010101110101011101000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(115),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(114),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(116),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(38),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0_combout\);

-- Location: FF_X9_Y3_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|regoutff~q\);

-- Location: FF_X9_Y5_N16
\auto_signaltap_0|acq_trigger_in_reg[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|mar\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(36));

-- Location: FF_X10_Y5_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(36),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|holdff~q\);

-- Location: LABCELL_X12_Y3_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000101110101011101010101111101011110011001000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(110),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(109),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|ALT_INV_holdff~q\,
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(36),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(108),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0_combout\);

-- Location: FF_X12_Y3_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|regoutff~q\);

-- Location: LABCELL_X9_Y3_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout\);

-- Location: MLABCELL_X6_Y6_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\);

-- Location: FF_X6_Y6_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(0));

-- Location: FF_X10_Y4_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(1));

-- Location: LABCELL_X10_Y4_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\);

-- Location: FF_X10_Y4_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(2));

-- Location: LABCELL_X10_Y4_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout\);

-- Location: FF_X10_Y4_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg\(3));

-- Location: LABCELL_X10_Y4_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\);

-- Location: FF_X10_Y4_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q\);

-- Location: LABCELL_X7_Y4_N33
\auto_signaltap_0|acq_trigger_in_reg[54]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[54]~feeder_combout\ = ( sram_state(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sram_state(0),
	combout => \auto_signaltap_0|acq_trigger_in_reg[54]~feeder_combout\);

-- Location: FF_X7_Y4_N35
\auto_signaltap_0|acq_trigger_in_reg[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[54]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(54));

-- Location: LABCELL_X9_Y4_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(54),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff~feeder_combout\);

-- Location: FF_X9_Y4_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|holdff~q\);

-- Location: LABCELL_X7_Y4_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000100111111000000010000111111001001100011111100100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|ALT_INV_holdff~q\,
	datab => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(54),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(162),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(164),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(163),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0_combout\);

-- Location: FF_X7_Y4_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|regoutff~q\);

-- Location: FF_X8_Y4_N2
\auto_signaltap_0|acq_trigger_in_reg[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \sys_clk~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(57));

-- Location: FF_X8_Y4_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(57),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|holdff~q\);

-- Location: MLABCELL_X8_Y4_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110011010101100011001101010110001111110001001000111111000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(172),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(173),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(171),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(57),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0_combout\);

-- Location: FF_X8_Y4_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|regoutff~q\);

-- Location: FF_X7_Y4_N32
\auto_signaltap_0|acq_trigger_in_reg[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => sram_state(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(55));

-- Location: FF_X7_Y4_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(55),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|holdff~q\);

-- Location: FF_X7_Y4_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[165]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(165));

-- Location: LABCELL_X7_Y4_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101111000000001010111110101010000000001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(167),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|ALT_INV_holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(165),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(166),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(55),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0_combout\);

-- Location: FF_X8_Y4_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|p_match_out~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|regoutff~q\);

-- Location: FF_X8_Y4_N23
\auto_signaltap_0|acq_trigger_in_reg[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => sram_state(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(56));

-- Location: FF_X8_Y4_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(56),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|holdff~q\);

-- Location: MLABCELL_X8_Y4_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101101110111011101100000101000001010011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(168),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(169),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|ALT_INV_holdff~q\,
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(56),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(170),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0_combout\);

-- Location: FF_X8_Y4_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|regoutff~q\);

-- Location: MLABCELL_X8_Y4_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~4_combout\);

-- Location: FF_X12_Y5_N22
\auto_signaltap_0|acq_trigger_in_reg[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|mdr\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(43));

-- Location: FF_X12_Y4_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(43),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|holdff~q\);

-- Location: LABCELL_X12_Y4_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111110101111000000110000001111110101111101010100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(130),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|ALT_INV_holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(129),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(131),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(43),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0_combout\);

-- Location: FF_X12_Y4_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|regoutff~q\);

-- Location: LABCELL_X13_Y5_N12
\auto_signaltap_0|acq_trigger_in_reg[45]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[45]~feeder_combout\ = ( \memory|mdr\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_mdr\(7),
	combout => \auto_signaltap_0|acq_trigger_in_reg[45]~feeder_combout\);

-- Location: FF_X13_Y5_N14
\auto_signaltap_0|acq_trigger_in_reg[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[45]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(45));

-- Location: FF_X10_Y5_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(45),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|holdff~q\);

-- Location: LABCELL_X13_Y5_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000001100111111001111110000110011000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(45),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(137),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(135),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(136),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0_combout\);

-- Location: FF_X13_Y5_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|regoutff~q\);

-- Location: LABCELL_X12_Y5_N42
\auto_signaltap_0|acq_trigger_in_reg[41]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[41]~feeder_combout\ = ( \memory|mdr\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_mdr\(3),
	combout => \auto_signaltap_0|acq_trigger_in_reg[41]~feeder_combout\);

-- Location: FF_X12_Y5_N44
\auto_signaltap_0|acq_trigger_in_reg[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[41]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(41));

-- Location: LABCELL_X12_Y5_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(41),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff~feeder_combout\);

-- Location: FF_X12_Y5_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|holdff~q\);

-- Location: LABCELL_X9_Y2_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100000000110000000000110011111111110000001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(123),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|ALT_INV_holdff~q\,
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(41),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(125),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(124),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0_combout\);

-- Location: FF_X9_Y2_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|regoutff~q\);

-- Location: FF_X10_Y3_N58
\auto_signaltap_0|acq_trigger_in_reg[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|mdr\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(42));

-- Location: LABCELL_X10_Y3_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(42),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~feeder_combout\);

-- Location: FF_X10_Y3_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|holdff~q\);

-- Location: LABCELL_X9_Y2_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000000000000011000000001111111111110000110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|ALT_INV_holdff~q\,
	datac => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(42),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(126),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(128),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(127),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0_combout\);

-- Location: FF_X9_Y2_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|regoutff~q\);

-- Location: FF_X12_Y4_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[138]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(138));

-- Location: LABCELL_X12_Y5_N15
\auto_signaltap_0|acq_trigger_in_reg[46]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[46]~feeder_combout\ = ( \memory|sram_data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[0]~0_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[46]~feeder_combout\);

-- Location: FF_X12_Y5_N17
\auto_signaltap_0|acq_trigger_in_reg[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(46));

-- Location: FF_X10_Y4_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(46),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|holdff~q\);

-- Location: LABCELL_X12_Y4_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101101110111011101100000000010101010011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(138),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(139),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|ALT_INV_holdff~q\,
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(46),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(140),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0_combout\);

-- Location: FF_X12_Y4_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|regoutff~q\);

-- Location: FF_X12_Y4_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[132]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(132));

-- Location: FF_X11_Y5_N10
\auto_signaltap_0|acq_trigger_in_reg[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|mdr\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(44));

-- Location: FF_X13_Y5_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(44),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|holdff~q\);

-- Location: LABCELL_X12_Y4_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000110000111100110011001111000000111111111100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(132),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(134),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(133),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(44),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0_combout\);

-- Location: FF_X12_Y4_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|regoutff~q\);

-- Location: LABCELL_X12_Y4_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~3_combout\);

-- Location: FF_X11_Y5_N29
\auto_signaltap_0|acq_trigger_in_reg[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(53));

-- Location: FF_X7_Y4_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(53),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|holdff~q\);

-- Location: LABCELL_X7_Y4_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101000100010001000110101111101011110000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(159),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|ALT_INV_holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(160),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(161),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(53),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0_combout\);

-- Location: FF_X7_Y4_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|regoutff~q\);

-- Location: LABCELL_X9_Y2_N15
\auto_signaltap_0|acq_trigger_in_reg[47]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[47]~feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[47]~feeder_combout\);

-- Location: FF_X9_Y2_N17
\auto_signaltap_0|acq_trigger_in_reg[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(47));

-- Location: FF_X9_Y2_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(47),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|holdff~q\);

-- Location: LABCELL_X9_Y2_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101000100010001000110101010111111110000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(141),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|ALT_INV_holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(142),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(143),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(47),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0_combout\);

-- Location: FF_X9_Y2_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|regoutff~q\);

-- Location: MLABCELL_X8_Y4_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~5_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~2_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~4_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~3_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~6_combout\);

-- Location: FF_X10_Y5_N16
\auto_signaltap_0|acq_trigger_in_reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|mar\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(33));

-- Location: FF_X11_Y3_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(33),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|holdff~q\);

-- Location: LABCELL_X11_Y3_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010101001010101111101010101000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(33),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(101),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(99),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(100),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0_combout\);

-- Location: FF_X11_Y3_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|regoutff~q\);

-- Location: FF_X10_Y3_N26
\auto_signaltap_0|acq_trigger_in_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|init_sram_state\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(29));

-- Location: FF_X8_Y3_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|holdff~q\);

-- Location: MLABCELL_X8_Y3_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111110011110011111111001100000101001000100000010100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|ALT_INV_holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(88),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(87),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(29),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(89),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout\);

-- Location: FF_X8_Y3_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|regoutff~q\);

-- Location: LABCELL_X12_Y5_N51
\auto_signaltap_0|acq_trigger_in_reg[34]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[34]~feeder_combout\ = ( \memory|mar\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_mar\(4),
	combout => \auto_signaltap_0|acq_trigger_in_reg[34]~feeder_combout\);

-- Location: FF_X12_Y5_N53
\auto_signaltap_0|acq_trigger_in_reg[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(34));

-- Location: FF_X11_Y3_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(34),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|holdff~q\);

-- Location: LABCELL_X11_Y3_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111111110101010111111111000010100000111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|ALT_INV_holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(103),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(104),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(102),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(34),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0_combout\);

-- Location: FF_X11_Y3_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|regoutff~q\);

-- Location: LABCELL_X10_Y9_N24
\auto_signaltap_0|acq_trigger_in_reg[32]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[32]~feeder_combout\ = ( \memory|mar\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_mar\(2),
	combout => \auto_signaltap_0|acq_trigger_in_reg[32]~feeder_combout\);

-- Location: FF_X10_Y9_N25
\auto_signaltap_0|acq_trigger_in_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(32));

-- Location: FF_X10_Y7_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(32),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|holdff~q\);

-- Location: LABCELL_X10_Y6_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111110001110000001100000000110001001100011111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|ALT_INV_holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(96),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(98),
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(32),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(97),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y6_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|regoutff~q\);

-- Location: FF_X10_Y7_N1
\auto_signaltap_0|acq_trigger_in_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|mar\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(31));

-- Location: FF_X9_Y5_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(31),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|holdff~q\);

-- Location: MLABCELL_X8_Y3_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000001010100101000101111011011110000010101001010001011110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(31),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|ALT_INV_holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(95),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(94),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(93),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout\);

-- Location: FF_X8_Y3_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|regoutff~q\);

-- Location: FF_X9_Y5_N58
\auto_signaltap_0|acq_trigger_in_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|mar\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(30));

-- Location: MLABCELL_X8_Y8_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~feeder_combout\);

-- Location: FF_X8_Y8_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|holdff~q\);

-- Location: MLABCELL_X8_Y3_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000000000011101110011001111101110010001000111011101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(90),
	datab => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(30),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(92),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(91),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout\);

-- Location: FF_X8_Y3_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|regoutff~q\);

-- Location: LABCELL_X10_Y3_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout\);

-- Location: MLABCELL_X8_Y1_N33
\auto_signaltap_0|acq_trigger_in_reg[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout\ = ( \state_mach|addr_bus\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_addr_bus\(0),
	combout => \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout\);

-- Location: FF_X8_Y1_N35
\auto_signaltap_0|acq_trigger_in_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(11));

-- Location: FF_X8_Y1_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(11),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|holdff~q\);

-- Location: LABCELL_X7_Y3_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(69),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\);

-- Location: FF_X7_Y3_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[68]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(68));

-- Location: MLABCELL_X6_Y5_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(68),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout\);

-- Location: FF_X6_Y5_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[67]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(67));

-- Location: MLABCELL_X6_Y5_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(67),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout\);

-- Location: FF_X6_Y5_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[66]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(66));

-- Location: MLABCELL_X6_Y5_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(66),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\);

-- Location: FF_X6_Y5_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[65]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(65));

-- Location: MLABCELL_X6_Y5_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(65),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder_combout\);

-- Location: FF_X6_Y5_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[64]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(64));

-- Location: MLABCELL_X6_Y5_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(64),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\);

-- Location: FF_X6_Y5_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[63]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(63));

-- Location: MLABCELL_X6_Y5_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(63),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\);

-- Location: FF_X6_Y5_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[62]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(62));

-- Location: LABCELL_X11_Y2_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(62),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout\);

-- Location: FF_X11_Y2_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[61]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(61));

-- Location: LABCELL_X7_Y3_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(61),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\);

-- Location: FF_X7_Y3_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[60]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(60));

-- Location: LABCELL_X12_Y4_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(60),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout\);

-- Location: FF_X12_Y4_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[59]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(59));

-- Location: LABCELL_X12_Y4_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(59),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout\);

-- Location: FF_X12_Y4_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[58]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(58));

-- Location: LABCELL_X12_Y4_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(58),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\);

-- Location: FF_X12_Y4_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[57]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(57));

-- Location: LABCELL_X12_Y3_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(57),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout\);

-- Location: FF_X12_Y3_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[56]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56));

-- Location: FF_X12_Y2_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(56),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(55));

-- Location: LABCELL_X12_Y2_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(55),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\);

-- Location: FF_X12_Y2_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[54]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(54));

-- Location: LABCELL_X12_Y3_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(54),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout\);

-- Location: FF_X12_Y3_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[53]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53));

-- Location: FF_X9_Y2_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(53),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52));

-- Location: FF_X9_Y2_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(52),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51));

-- Location: FF_X11_Y2_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(51),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(50));

-- Location: LABCELL_X9_Y1_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(50),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout\);

-- Location: FF_X9_Y1_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[49]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(49));

-- Location: LABCELL_X9_Y1_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(49),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\);

-- Location: FF_X9_Y1_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[48]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(48));

-- Location: LABCELL_X9_Y1_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(48),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\);

-- Location: FF_X9_Y1_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[47]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47));

-- Location: FF_X12_Y2_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(47),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(46));

-- Location: LABCELL_X11_Y2_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(46),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout\);

-- Location: FF_X11_Y2_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[45]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(45));

-- Location: LABCELL_X12_Y2_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(45),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout\);

-- Location: FF_X12_Y2_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[44]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(44));

-- Location: LABCELL_X11_Y2_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(44),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout\);

-- Location: FF_X11_Y2_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[43]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(43));

-- Location: LABCELL_X12_Y2_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(43),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\);

-- Location: FF_X12_Y2_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[42]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(42));

-- Location: LABCELL_X12_Y2_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(42),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\);

-- Location: FF_X12_Y2_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[41]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(41));

-- Location: LABCELL_X12_Y2_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(41),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\);

-- Location: FF_X12_Y2_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~DUPLICATE_q\);

-- Location: FF_X11_Y2_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~DUPLICATE_q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(39));

-- Location: LABCELL_X11_Y2_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(39),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\);

-- Location: FF_X11_Y2_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[38]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(38));

-- Location: LABCELL_X9_Y1_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(38),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout\);

-- Location: FF_X9_Y1_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[37]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(37));

-- Location: LABCELL_X9_Y1_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(37),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout\);

-- Location: FF_X9_Y1_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[36]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(36));

-- Location: MLABCELL_X8_Y1_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(36),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\);

-- Location: FF_X8_Y1_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[35]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(35));

-- Location: MLABCELL_X8_Y1_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(35),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout\);

-- Location: FF_X8_Y1_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[34]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(34));

-- Location: MLABCELL_X8_Y1_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(34),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\);

-- Location: FF_X8_Y1_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[33]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33));

-- Location: MLABCELL_X8_Y1_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000111110001001100010011000111000000110000001111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(33),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(35),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(34),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\);

-- Location: FF_X8_Y1_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|regoutff~q\);

-- Location: FF_X12_Y3_N34
\auto_signaltap_0|acq_trigger_in_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|addr_bus\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(17));

-- Location: FF_X9_Y3_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|holdff~q\);

-- Location: LABCELL_X12_Y3_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110111001101110000001100000000001101000011011110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(53),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(51),
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(17),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(52),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\);

-- Location: FF_X12_Y3_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|regoutff~q\);

-- Location: FF_X4_Y5_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(33),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(32));

-- Location: LABCELL_X4_Y5_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(32),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout\);

-- Location: FF_X4_Y5_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[31]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(31));

-- Location: LABCELL_X4_Y5_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\);

-- Location: FF_X4_Y5_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[30]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(30));

-- Location: MLABCELL_X3_Y4_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\);

-- Location: FF_X3_Y4_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[29]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(29));

-- Location: LABCELL_X12_Y4_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(29),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\);

-- Location: FF_X12_Y4_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[28]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(28));

-- Location: LABCELL_X7_Y3_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(28),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout\);

-- Location: FF_X7_Y3_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[27]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27));

-- Location: FF_X3_Y5_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(27),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26));

-- Location: FF_X3_Y5_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(26),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25));

-- Location: FF_X3_Y5_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(25),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(24));

-- Location: MLABCELL_X3_Y5_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout\);

-- Location: FF_X3_Y5_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[23]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(23));

-- Location: MLABCELL_X3_Y5_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(23),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\);

-- Location: FF_X3_Y5_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[22]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22));

-- Location: FF_X3_Y5_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(22),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21));

-- Location: FF_X4_Y5_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(21),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(20));

-- Location: LABCELL_X4_Y5_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout\);

-- Location: FF_X4_Y5_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[19]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(19));

-- Location: LABCELL_X4_Y5_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout\);

-- Location: FF_X4_Y5_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[18]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(18));

-- Location: LABCELL_X4_Y5_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\);

-- Location: FF_X4_Y5_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(17));

-- Location: LABCELL_X4_Y5_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout\);

-- Location: FF_X4_Y5_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16));

-- Location: FF_X4_Y5_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(16),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(15));

-- Location: LABCELL_X4_Y5_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout\);

-- Location: FF_X4_Y5_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(14));

-- Location: LABCELL_X9_Y4_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout\);

-- Location: FF_X9_Y4_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~DUPLICATE_q\);

-- Location: FF_X9_Y4_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~DUPLICATE_q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12));

-- Location: FF_X9_Y4_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(12),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(11));

-- Location: LABCELL_X9_Y4_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\);

-- Location: FF_X9_Y4_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10));

-- Location: FF_X9_Y4_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(10),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9));

-- Location: FF_X9_Y4_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8));

-- Location: FF_X6_Y4_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7));

-- Location: FF_X9_Y5_N14
\auto_signaltap_0|acq_trigger_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \SW[9]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(2));

-- Location: FF_X9_Y4_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q\);

-- Location: FF_X9_Y4_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(6));

-- Location: LABCELL_X9_Y4_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000011101011110000001111110101010001001111010101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(7),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(6),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(8),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\);

-- Location: FF_X9_Y4_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q\);

-- Location: LABCELL_X10_Y2_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\);

-- Location: FF_X10_Y2_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5));

-- Location: FF_X10_Y2_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(4));

-- Location: FF_X10_Y2_N22
\auto_signaltap_0|acq_trigger_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \SW[8]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(1));

-- Location: FF_X10_Y2_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q\);

-- Location: LABCELL_X10_Y2_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\);

-- Location: FF_X10_Y2_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(3));

-- Location: LABCELL_X10_Y2_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010101111100010001010111110111010001100101011101000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(3),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y2_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q\);

-- Location: LABCELL_X10_Y3_N51
\auto_signaltap_0|acq_trigger_in_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout\ = ( \KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout\);

-- Location: FF_X10_Y3_N53
\auto_signaltap_0|acq_trigger_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(0));

-- Location: LABCELL_X10_Y3_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\);

-- Location: FF_X10_Y3_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q\);

-- Location: LABCELL_X10_Y2_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X10_Y2_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(2));

-- Location: LABCELL_X10_Y2_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\);

-- Location: FF_X10_Y2_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(1));

-- Location: LABCELL_X10_Y2_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\);

-- Location: FF_X10_Y2_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0));

-- Location: LABCELL_X10_Y2_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010100000100101011110010011011110101000001001010111100100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(2),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y2_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q\);

-- Location: FF_X9_Y4_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(13));

-- Location: LABCELL_X10_Y5_N36
\auto_signaltap_0|acq_trigger_in_reg[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout\ = ( \data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_data_bus[1]~1_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout\);

-- Location: FF_X10_Y5_N38
\auto_signaltap_0|acq_trigger_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(4));

-- Location: LABCELL_X9_Y4_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout\);

-- Location: FF_X9_Y4_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q\);

-- Location: LABCELL_X9_Y4_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100011001111100010001100111111011100010101001101110001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(13),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(12),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\);

-- Location: FF_X9_Y4_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q\);

-- Location: FF_X7_Y5_N32
\auto_signaltap_0|acq_trigger_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \data_bus[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(3));

-- Location: LABCELL_X10_Y4_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\);

-- Location: FF_X10_Y4_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q\);

-- Location: LABCELL_X10_Y4_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010000000100000001001011111010111110100011001000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(9),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(11),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\);

-- Location: FF_X10_Y4_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q\);

-- Location: LABCELL_X9_Y4_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~7_combout\);

-- Location: LABCELL_X12_Y3_N12
\auto_signaltap_0|acq_trigger_in_reg[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[18]~feeder_combout\ = ( \~QIC_CREATED_GND~I_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~QIC_CREATED_GND~I_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[18]~feeder_combout\);

-- Location: FF_X12_Y3_N14
\auto_signaltap_0|acq_trigger_in_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(18));

-- Location: LABCELL_X12_Y3_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout\);

-- Location: FF_X12_Y3_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|holdff~q\);

-- Location: LABCELL_X12_Y3_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000101110001011100000101111001011110011101000111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(56),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(54),
	datac => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(18),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(55),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\);

-- Location: FF_X12_Y3_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|regoutff~q\);

-- Location: FF_X6_Y5_N53
\auto_signaltap_0|acq_trigger_in_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|data_bus\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(22));

-- Location: MLABCELL_X6_Y5_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~feeder_combout\);

-- Location: FF_X6_Y5_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|holdff~q\);

-- Location: MLABCELL_X6_Y5_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110001010100100010101101111011001100010101001000101011011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(22),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(68),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(67),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(66),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\);

-- Location: FF_X6_Y5_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|regoutff~q\);

-- Location: LABCELL_X19_Y5_N0
\auto_signaltap_0|acq_trigger_in_reg[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout\ = ( \state_mach|data_bus\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_data_bus\(0),
	combout => \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout\);

-- Location: FF_X19_Y5_N2
\auto_signaltap_0|acq_trigger_in_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(19));

-- Location: LABCELL_X13_Y5_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder_combout\);

-- Location: FF_X13_Y5_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|holdff~q\);

-- Location: MLABCELL_X15_Y5_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101000100010001000110101111101011110000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(57),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(58),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(59),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(19),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\);

-- Location: FF_X15_Y5_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|regoutff~q\);

-- Location: MLABCELL_X8_Y9_N36
\auto_signaltap_0|acq_trigger_in_reg[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout\ = ( \state_mach|data_bus\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_data_bus\(1),
	combout => \auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout\);

-- Location: FF_X8_Y9_N37
\auto_signaltap_0|acq_trigger_in_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(20));

-- Location: LABCELL_X10_Y5_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout\);

-- Location: FF_X10_Y5_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|holdff~q\);

-- Location: MLABCELL_X6_Y5_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110011101100111011011101110111010000111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(62),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(61),
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(20),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(60),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\);

-- Location: FF_X6_Y5_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|regoutff~q\);

-- Location: FF_X6_Y5_N56
\auto_signaltap_0|acq_trigger_in_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|data_bus\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(21));

-- Location: FF_X6_Y5_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(21),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|holdff~q\);

-- Location: MLABCELL_X6_Y5_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011001110110000001100111011011101000011101101110100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(65),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(64),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(21),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(63),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\);

-- Location: FF_X6_Y5_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|regoutff~q\);

-- Location: MLABCELL_X6_Y5_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~9_combout\);

-- Location: FF_X10_Y5_N55
\auto_signaltap_0|acq_trigger_in_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|addr_bus\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(16));

-- Location: FF_X9_Y1_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|holdff~q\);

-- Location: LABCELL_X9_Y1_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110011001111111111001111110011000000111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(50),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(49),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_holdff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(48),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\);

-- Location: FF_X9_Y1_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|regoutff~q\);

-- Location: FF_X10_Y6_N29
\auto_signaltap_0|acq_trigger_in_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|addr_bus\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(14));

-- Location: FF_X10_Y6_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(14),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|holdff~q\);

-- Location: LABCELL_X12_Y2_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101100101010001010110000111011001011100011101100101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(44),
	datab => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(14),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(42),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(43),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\);

-- Location: FF_X12_Y2_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|regoutff~q\);

-- Location: FF_X9_Y5_N53
\auto_signaltap_0|acq_trigger_in_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|addr_bus\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(13));

-- Location: FF_X12_Y2_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|holdff~q\);

-- Location: FF_X12_Y2_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(40));

-- Location: FF_X11_Y2_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[40]~DUPLICATE_q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[39]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y2_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000110010100011001011111010101010001100101000110010111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(41),
	datab => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(13),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_holdff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(40),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs[39]~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\);

-- Location: FF_X12_Y2_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|regoutff~q\);

-- Location: LABCELL_X9_Y1_N33
\auto_signaltap_0|acq_trigger_in_reg[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[12]~feeder_combout\ = ( \state_mach|addr_bus\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_addr_bus\(1),
	combout => \auto_signaltap_0|acq_trigger_in_reg[12]~feeder_combout\);

-- Location: FF_X9_Y1_N35
\auto_signaltap_0|acq_trigger_in_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(12));

-- Location: FF_X9_Y1_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|holdff~q\);

-- Location: LABCELL_X9_Y1_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101100000000101110110011001111011101010101011101110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(37),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(36),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(38),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\);

-- Location: FF_X9_Y1_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|regoutff~q\);

-- Location: FF_X9_Y2_N14
\auto_signaltap_0|acq_trigger_in_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|addr_bus\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(15));

-- Location: FF_X12_Y2_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|holdff~q\);

-- Location: LABCELL_X12_Y2_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101100000000101110110011001111011101010101011101110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(46),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(45),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(47),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_holdff~q\,
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\);

-- Location: FF_X12_Y2_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|regoutff~q\);

-- Location: LABCELL_X12_Y2_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~10_combout\);

-- Location: LABCELL_X4_Y5_N36
\auto_signaltap_0|acq_trigger_in_reg[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout\ = ( \data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_data_bus[2]~2_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout\);

-- Location: FF_X4_Y5_N38
\auto_signaltap_0|acq_trigger_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(5));

-- Location: FF_X4_Y5_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q\);

-- Location: LABCELL_X4_Y5_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100010010101001111011011110000101000100101010011110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(17),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(15),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\);

-- Location: FF_X4_Y5_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q\);

-- Location: LABCELL_X4_Y5_N6
\auto_signaltap_0|acq_trigger_in_reg[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout\ = ( \data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_data_bus[3]~3_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout\);

-- Location: FF_X4_Y5_N8
\auto_signaltap_0|acq_trigger_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(6));

-- Location: LABCELL_X4_Y5_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout\);

-- Location: FF_X4_Y5_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|holdff~q\);

-- Location: LABCELL_X4_Y5_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000000011111111111100000011000000000000001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(18),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(6),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(19),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\);

-- Location: FF_X4_Y5_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|regoutff~q\);

-- Location: LABCELL_X9_Y5_N51
\auto_signaltap_0|acq_trigger_in_reg[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[9]~feeder_combout\ = \data_bus[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_data_bus[6]~6_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[9]~feeder_combout\);

-- Location: FF_X9_Y5_N52
\auto_signaltap_0|acq_trigger_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(9));

-- Location: LABCELL_X7_Y3_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout\);

-- Location: FF_X7_Y3_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|holdff~q\);

-- Location: LABCELL_X7_Y3_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010111011101000001011101110101110000011101010111000001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(29),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_holdff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(28),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(27),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\);

-- Location: FF_X7_Y3_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|regoutff~q\);

-- Location: FF_X4_Y5_N53
\auto_signaltap_0|acq_trigger_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \data_bus[7]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(10));

-- Location: FF_X4_Y5_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|holdff~q\);

-- Location: LABCELL_X4_Y5_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000101011111010111110111010101110100011001000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(32),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(31),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_holdff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(30),
	dataf => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\);

-- Location: FF_X4_Y5_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|regoutff~q\);

-- Location: MLABCELL_X6_Y5_N57
\auto_signaltap_0|acq_trigger_in_reg[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout\ = ( \data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_data_bus[4]~4_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout\);

-- Location: FF_X6_Y5_N59
\auto_signaltap_0|acq_trigger_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(7));

-- Location: FF_X3_Y5_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|holdff~q\);

-- Location: MLABCELL_X3_Y5_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000010110011110101011011000011010000101100111101010110110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(21),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(22),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(23),
	datad => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(7),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_holdff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\);

-- Location: FF_X3_Y5_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|regoutff~q\);

-- Location: MLABCELL_X3_Y5_N9
\auto_signaltap_0|acq_trigger_in_reg[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout\ = ( \data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_data_bus[5]~5_combout\,
	combout => \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout\);

-- Location: FF_X3_Y5_N10
\auto_signaltap_0|acq_trigger_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_trigger_in_reg[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_trigger_in_reg\(8));

-- Location: FF_X3_Y5_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_trigger_in_reg\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|holdff~q\);

-- Location: MLABCELL_X3_Y5_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100111111001111111100111111001100000101000001010010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_holdff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(25),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(24),
	datae => \auto_signaltap_0|ALT_INV_acq_trigger_in_reg\(8),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|ALT_INV_dffs\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\);

-- Location: FF_X3_Y5_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|p_match_out~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|regoutff~q\);

-- Location: LABCELL_X4_Y5_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|ALT_INV_regoutff~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|ALT_INV_regoutff~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|ALT_INV_regoutff~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|ALT_INV_regoutff~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~8_combout\);

-- Location: LABCELL_X10_Y4_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|ALT_INV_regoutff~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|ALT_INV_regoutff~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~7_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~9_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~10_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~8_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~11_combout\);

-- Location: LABCELL_X10_Y4_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000111110000111100001111000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|ALT_INV_run~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~1_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~11_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12_combout\);

-- Location: FF_X10_Y4_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q\);

-- Location: FF_X10_Y2_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9));

-- Location: FF_X10_Y2_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(8));

-- Location: LABCELL_X9_Y4_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\);

-- Location: FF_X9_Y4_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(7));

-- Location: LABCELL_X9_Y4_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\);

-- Location: FF_X9_Y4_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(6));

-- Location: LABCELL_X9_Y4_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\);

-- Location: FF_X9_Y4_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5));

-- Location: FF_X9_Y4_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(4));

-- Location: LABCELL_X9_Y4_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\);

-- Location: FF_X9_Y4_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(3));

-- Location: LABCELL_X9_Y4_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X9_Y4_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(2));

-- Location: LABCELL_X9_Y4_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\);

-- Location: FF_X9_Y4_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(1));

-- Location: LABCELL_X9_Y4_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout\);

-- Location: FF_X9_Y4_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y7_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10\);

-- Location: LABCELL_X9_Y6_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\);

-- Location: LABCELL_X10_Y3_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~feeder_combout\);

-- Location: FF_X10_Y3_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q\);

-- Location: LABCELL_X10_Y4_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000100000000000000000000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs[0]~DUPLICATE_q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\);

-- Location: FF_X9_Y6_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q\);

-- Location: MLABCELL_X8_Y7_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111010000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs[0]~DUPLICATE_q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~9_sumout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout\);

-- Location: LABCELL_X10_Y4_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\);

-- Location: FF_X8_Y7_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(7));

-- Location: MLABCELL_X8_Y7_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\);

-- Location: MLABCELL_X8_Y7_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\);

-- Location: MLABCELL_X8_Y7_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111001100110111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs[0]~DUPLICATE_q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~17_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout\);

-- Location: FF_X8_Y7_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(2));

-- Location: MLABCELL_X8_Y7_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter[3]~DUPLICATE_q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~21_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\);

-- Location: MLABCELL_X8_Y7_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000111111110111010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs[0]~DUPLICATE_q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout\);

-- Location: FF_X8_Y7_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y7_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~25_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\);

-- Location: MLABCELL_X8_Y7_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111111000011110111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs[0]~DUPLICATE_q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~25_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout\);

-- Location: FF_X8_Y7_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~7_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(4));

-- Location: MLABCELL_X8_Y7_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~26\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~29_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\);

-- Location: MLABCELL_X8_Y7_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010111111110010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs[0]~DUPLICATE_q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~29_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout\);

-- Location: FF_X8_Y7_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~8_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(5));

-- Location: MLABCELL_X8_Y7_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~30\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\);

-- Location: MLABCELL_X8_Y7_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011101110110011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs[0]~DUPLICATE_q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\);

-- Location: FF_X8_Y7_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(6));

-- Location: MLABCELL_X8_Y7_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_sumout\);

-- Location: MLABCELL_X8_Y7_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111011001110110011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs[0]~DUPLICATE_q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~5_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\);

-- Location: FF_X8_Y7_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7]~DUPLICATE_q\);

-- Location: FF_X6_Y6_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~DUPLICATE_q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(3));

-- Location: MLABCELL_X6_Y6_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|ALT_INV_dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\);

-- Location: FF_X6_Y6_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2));

-- Location: FF_X6_Y6_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1));

-- Location: FF_X6_Y6_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0));

-- Location: FF_X6_Y6_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6));

-- Location: FF_X6_Y6_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5));

-- Location: FF_X6_Y6_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4));

-- Location: FF_X6_Y6_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3));

-- Location: FF_X6_Y6_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2));

-- Location: FF_X6_Y6_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1));

-- Location: FF_X2_Y6_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0));

-- Location: MLABCELL_X6_Y6_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(1),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~9_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~10\);

-- Location: MLABCELL_X6_Y6_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~10\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~13_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14\);

-- Location: MLABCELL_X6_Y6_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~14\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~17_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18\);

-- Location: MLABCELL_X6_Y6_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~18\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~21_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22\);

-- Location: MLABCELL_X6_Y6_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~22\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~25_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26\);

-- Location: MLABCELL_X6_Y6_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~26\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~1_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2\);

-- Location: MLABCELL_X6_Y6_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~2\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add0~5_sumout\);

-- Location: LABCELL_X9_Y7_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~5_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~1_combout\);

-- Location: FF_X9_Y7_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(7));

-- Location: FF_X8_Y7_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y7_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~0_combout\);

-- Location: FF_X9_Y7_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(6));

-- Location: LABCELL_X9_Y7_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000110011000000110000000000110000001100110000001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter[7]~DUPLICATE_q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter[6]~DUPLICATE_q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~0_combout\);

-- Location: LABCELL_X9_Y7_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~13_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~3_combout\);

-- Location: FF_X9_Y7_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(2));

-- Location: LABCELL_X9_Y7_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~9_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~2_combout\);

-- Location: FF_X9_Y7_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(1));

-- Location: FF_X9_Y7_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(0));

-- Location: LABCELL_X9_Y7_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100100100100000010010010010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(1),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~1_combout\);

-- Location: FF_X9_Y4_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs\(0));

-- Location: LABCELL_X9_Y4_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~1_combout\);

-- Location: LABCELL_X9_Y7_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~25_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~6_combout\);

-- Location: FF_X9_Y7_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(5));

-- Location: LABCELL_X9_Y7_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~17_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~4_combout\);

-- Location: FF_X9_Y7_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(3));

-- Location: LABCELL_X9_Y7_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add0~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~5_combout\);

-- Location: FF_X9_Y7_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~5_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count\(4));

-- Location: FF_X8_Y7_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~6_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(3));

-- Location: LABCELL_X9_Y7_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010000000001000100000000000010001000000000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(5),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_modified_post_count\(4),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(4),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~2_combout\);

-- Location: LABCELL_X9_Y6_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000000000010001000000000001111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~1_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~1_combout\);

-- Location: FF_X8_Y7_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~3_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(0));

-- Location: MLABCELL_X8_Y7_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(4),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter[3]~DUPLICATE_q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(6),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout\);

-- Location: MLABCELL_X8_Y7_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011111100110111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs[0]~DUPLICATE_q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add3~13_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout\);

-- Location: FF_X8_Y7_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~4_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6]~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter\(1));

-- Location: LABCELL_X9_Y7_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter\(1),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_counter[7]~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout\);

-- Location: FF_X10_Y4_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~12_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~DUPLICATE_q\);

-- Location: LABCELL_X10_Y6_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000000000000111000000000000011101110000000001110111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|ALT_INV_dffs[0]~DUPLICATE_q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|ALT_INV_last_level_delayed~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|process_0~0_combout\);

-- Location: LABCELL_X9_Y6_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal1~3_combout\);

-- Location: MLABCELL_X8_Y6_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100111101000100010001000100010001001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\);

-- Location: FF_X8_Y6_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\);

-- Location: LABCELL_X9_Y6_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[0]~q\,
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\);

-- Location: FF_X8_Y6_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\);

-- Location: LABCELL_X9_Y6_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[1]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~22\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26\);

-- Location: MLABCELL_X8_Y6_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~25_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~feeder_combout\);

-- Location: FF_X8_Y6_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\);

-- Location: LABCELL_X9_Y6_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[2]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~26\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\);

-- Location: MLABCELL_X8_Y6_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~17_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~feeder_combout\);

-- Location: FF_X8_Y6_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\);

-- Location: LABCELL_X9_Y6_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[3]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\);

-- Location: FF_X8_Y6_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q\);

-- Location: LABCELL_X9_Y6_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[4]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\);

-- Location: FF_X8_Y6_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\);

-- Location: LABCELL_X9_Y6_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~DUPLICATE_q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\);

-- Location: MLABCELL_X8_Y6_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~feeder_combout\);

-- Location: FF_X8_Y6_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y6_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[6]~q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~14\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\);

-- Location: LABCELL_X9_Y6_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~1_sumout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~17_sumout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~9_sumout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~13_sumout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout\);

-- Location: LABCELL_X9_Y6_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~25_sumout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~21_sumout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout\);

-- Location: LABCELL_X9_Y6_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001111111100001000100010000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\);

-- Location: FF_X8_Y6_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\);

-- Location: FF_X8_Y6_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\);

-- Location: LABCELL_X9_Y6_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111111110000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\);

-- Location: FF_X8_Y6_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q\);

-- Location: LABCELL_X10_Y3_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\);

-- Location: FF_X10_Y3_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\);

-- Location: MLABCELL_X8_Y6_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_segment_shift_var~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~feeder_combout\);

-- Location: FF_X8_Y6_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q\);

-- Location: MLABCELL_X8_Y6_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000111100001111000011111111111011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\);

-- Location: FF_X8_Y6_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\);

-- Location: FF_X8_Y6_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed\(0));

-- Location: MLABCELL_X8_Y6_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010101000000000001010100000000000101010000000000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][2]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\);

-- Location: FF_X8_Y5_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q\);

-- Location: MLABCELL_X3_Y1_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout\);

-- Location: FF_X8_Y6_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y6_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000010100000101000000010000000100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][2]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:segment_shift_var~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\);

-- Location: FF_X8_Y5_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\);

-- Location: MLABCELL_X3_Y6_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X3_Y6_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\);

-- Location: LABCELL_X7_Y1_N42
\auto_signaltap_0|~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~GND~combout\);

-- Location: LABCELL_X2_Y1_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout\);

-- Location: MLABCELL_X3_Y6_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout\);

-- Location: MLABCELL_X3_Y6_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~1_sumout\);

-- Location: MLABCELL_X3_Y6_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010111111111111111110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout\);

-- Location: MLABCELL_X3_Y3_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: MLABCELL_X3_Y3_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\);

-- Location: LABCELL_X2_Y1_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][7]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~combout\);

-- Location: MLABCELL_X3_Y3_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: MLABCELL_X3_Y3_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\);

-- Location: FF_X3_Y3_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: MLABCELL_X3_Y3_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: MLABCELL_X3_Y3_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\);

-- Location: FF_X3_Y3_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: MLABCELL_X3_Y3_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: MLABCELL_X3_Y3_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\);

-- Location: FF_X3_Y3_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: MLABCELL_X3_Y3_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout\);

-- Location: MLABCELL_X3_Y3_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~1_sumout\);

-- Location: MLABCELL_X3_Y3_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\);

-- Location: FF_X3_Y3_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: MLABCELL_X3_Y3_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\);

-- Location: FF_X3_Y6_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|cout_actual~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: FF_X1_Y4_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit\(0),
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr\(0));

-- Location: FF_X3_Y1_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(0));

-- Location: LABCELL_X4_Y1_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout\);

-- Location: FF_X9_Y6_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\);

-- Location: FF_X9_Y6_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0));

-- Location: FF_X8_Y5_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q\);

-- Location: MLABCELL_X3_Y1_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout\);

-- Location: FF_X8_Y5_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(0),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\);

-- Location: FF_X3_Y1_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(1));

-- Location: LABCELL_X4_Y1_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout\);

-- Location: FF_X9_Y6_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\);

-- Location: FF_X8_Y7_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(1));

-- Location: MLABCELL_X8_Y5_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\);

-- Location: FF_X8_Y5_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q\);

-- Location: MLABCELL_X3_Y1_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout\);

-- Location: MLABCELL_X8_Y5_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\);

-- Location: FF_X8_Y5_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\);

-- Location: FF_X3_Y1_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(2));

-- Location: LABCELL_X4_Y1_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout\);

-- Location: LABCELL_X9_Y6_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout\);

-- Location: FF_X9_Y6_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\);

-- Location: FF_X7_Y6_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(2));

-- Location: MLABCELL_X8_Y5_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\);

-- Location: FF_X8_Y5_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q\);

-- Location: MLABCELL_X3_Y1_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout\);

-- Location: MLABCELL_X8_Y5_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\);

-- Location: FF_X8_Y5_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\);

-- Location: FF_X3_Y1_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(3));

-- Location: LABCELL_X4_Y1_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout\);

-- Location: LABCELL_X9_Y6_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\);

-- Location: FF_X9_Y6_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\);

-- Location: FF_X8_Y7_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(3));

-- Location: MLABCELL_X8_Y5_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\);

-- Location: FF_X8_Y5_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q\);

-- Location: MLABCELL_X3_Y1_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout\);

-- Location: MLABCELL_X8_Y5_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\);

-- Location: FF_X8_Y5_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\);

-- Location: FF_X3_Y1_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(4));

-- Location: LABCELL_X4_Y1_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout\);

-- Location: FF_X9_Y6_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\);

-- Location: FF_X9_Y5_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(4));

-- Location: MLABCELL_X8_Y5_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\);

-- Location: FF_X8_Y5_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q\);

-- Location: MLABCELL_X3_Y1_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout\);

-- Location: MLABCELL_X8_Y5_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout\);

-- Location: FF_X8_Y5_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\);

-- Location: FF_X3_Y1_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(5));

-- Location: LABCELL_X4_Y1_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout\);

-- Location: FF_X9_Y6_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\);

-- Location: FF_X8_Y8_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(5));

-- Location: MLABCELL_X8_Y5_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\);

-- Location: FF_X8_Y5_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q\);

-- Location: MLABCELL_X3_Y1_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout\);

-- Location: MLABCELL_X8_Y5_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\);

-- Location: FF_X8_Y5_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\);

-- Location: FF_X3_Y1_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(6));

-- Location: LABCELL_X4_Y1_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout\);

-- Location: FF_X9_Y6_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\);

-- Location: FF_X9_Y5_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed\(6));

-- Location: MLABCELL_X8_Y5_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\);

-- Location: FF_X8_Y5_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q\);

-- Location: MLABCELL_X3_Y1_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout\);

-- Location: MLABCELL_X8_Y5_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_last_trigger_address_delayed\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\);

-- Location: FF_X8_Y5_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\);

-- Location: FF_X3_Y1_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(7));

-- Location: LABCELL_X4_Y1_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout\);

-- Location: FF_X9_Y6_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(0));

-- Location: MLABCELL_X8_Y5_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\);

-- Location: FF_X8_Y5_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q\);

-- Location: MLABCELL_X3_Y1_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout\);

-- Location: MLABCELL_X8_Y5_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\);

-- Location: FF_X8_Y5_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\);

-- Location: FF_X3_Y1_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(8));

-- Location: LABCELL_X4_Y1_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout\);

-- Location: FF_X9_Y4_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(1));

-- Location: LABCELL_X11_Y4_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout\);

-- Location: FF_X11_Y4_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q\);

-- Location: MLABCELL_X3_Y1_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout\);

-- Location: LABCELL_X11_Y4_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\);

-- Location: FF_X11_Y4_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\);

-- Location: FF_X3_Y1_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(9));

-- Location: LABCELL_X4_Y1_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout\);

-- Location: FF_X10_Y5_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(2));

-- Location: LABCELL_X9_Y5_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\);

-- Location: FF_X9_Y5_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q\);

-- Location: MLABCELL_X3_Y1_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout\);

-- Location: LABCELL_X11_Y4_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_address_delayed\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout\);

-- Location: FF_X11_Y4_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\);

-- Location: FF_X3_Y1_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(10));

-- Location: LABCELL_X4_Y1_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout\);

-- Location: LABCELL_X11_Y4_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\);

-- Location: FF_X11_Y4_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3));

-- Location: FF_X11_Y4_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q\);

-- Location: MLABCELL_X3_Y1_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout\);

-- Location: FF_X11_Y4_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(3),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\);

-- Location: FF_X3_Y1_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(11));

-- Location: LABCELL_X4_Y1_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout\);

-- Location: FF_X10_Y5_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4));

-- Location: FF_X9_Y5_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q\);

-- Location: MLABCELL_X3_Y1_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout\);

-- Location: FF_X11_Y4_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(4),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\);

-- Location: FF_X3_Y1_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(12));

-- Location: LABCELL_X4_Y1_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout\);

-- Location: FF_X8_Y6_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q\);

-- Location: MLABCELL_X8_Y6_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:next_address[5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\);

-- Location: FF_X8_Y6_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5));

-- Location: FF_X8_Y5_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q\);

-- Location: MLABCELL_X3_Y1_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout\);

-- Location: FF_X8_Y5_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(5),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\);

-- Location: FF_X3_Y1_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(13));

-- Location: LABCELL_X4_Y1_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout\);

-- Location: FF_X9_Y6_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6));

-- Location: FF_X11_Y4_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q\);

-- Location: MLABCELL_X3_Y1_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_cells[1][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout\);

-- Location: FF_X11_Y4_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed\(6),
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\);

-- Location: FF_X3_Y1_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xraddr\(0),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq\(14));

-- Location: MLABCELL_X3_Y3_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111111111110000111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|ALT_INV_xq\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_offload_shift_ena~combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\);

-- Location: FF_X3_Y3_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14));

-- Location: MLABCELL_X3_Y3_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111101111111111111110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal3~0_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~combout\);

-- Location: FF_X4_Y1_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(14),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13));

-- Location: FF_X4_Y1_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(13),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12));

-- Location: FF_X4_Y1_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(12),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11));

-- Location: FF_X4_Y1_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(11),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10));

-- Location: FF_X4_Y1_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(10),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9));

-- Location: FF_X4_Y1_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8));

-- Location: FF_X4_Y1_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7));

-- Location: FF_X4_Y1_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6));

-- Location: FF_X4_Y1_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5));

-- Location: FF_X4_Y1_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4));

-- Location: FF_X4_Y1_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3));

-- Location: FF_X4_Y1_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2));

-- Location: FF_X4_Y1_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1));

-- Location: FF_X4_Y1_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_status_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs\(0));

-- Location: LABCELL_X2_Y6_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~DUPLICATE_q\,
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~1_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2\);

-- Location: LABCELL_X1_Y5_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~1_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder_combout\);

-- Location: LABCELL_X2_Y6_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~2\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~5_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6\);

-- Location: LABCELL_X1_Y5_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~5_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder_combout\);

-- Location: LABCELL_X2_Y6_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~6\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~121_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122\);

-- Location: LABCELL_X1_Y5_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~121_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder_combout\);

-- Location: LABCELL_X2_Y6_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~122\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~101_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102\);

-- Location: LABCELL_X1_Y5_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~101_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder_combout\);

-- Location: LABCELL_X2_Y6_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~102\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~93_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94\);

-- Location: LABCELL_X1_Y6_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~93_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder_combout\);

-- Location: LABCELL_X2_Y6_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~94\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~105_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106\);

-- Location: LABCELL_X1_Y6_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~105_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder_combout\);

-- Location: LABCELL_X2_Y6_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~106\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~117_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118\);

-- Location: LABCELL_X1_Y5_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~117_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder_combout\);

-- Location: LABCELL_X2_Y6_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(7),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~118\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~125_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126\);

-- Location: LABCELL_X1_Y5_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~125_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder_combout\);

-- Location: LABCELL_X2_Y6_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(8),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~126\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~77_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78\);

-- Location: LABCELL_X1_Y6_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~77_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder_combout\);

-- Location: LABCELL_X2_Y6_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(9),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~78\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~81_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82\);

-- Location: LABCELL_X1_Y6_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~81_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder_combout\);

-- Location: LABCELL_X2_Y6_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(10),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~82\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~45_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46\);

-- Location: LABCELL_X1_Y6_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~45_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder_combout\);

-- Location: LABCELL_X2_Y6_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(11),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~46\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~49_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50\);

-- Location: LABCELL_X1_Y6_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~49_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder_combout\);

-- Location: LABCELL_X2_Y6_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(12),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~50\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~97_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98\);

-- Location: LABCELL_X1_Y6_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~97_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder_combout\);

-- Location: LABCELL_X2_Y6_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(13),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~98\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~53_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54\);

-- Location: LABCELL_X1_Y6_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~53_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder_combout\);

-- Location: LABCELL_X2_Y6_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(14),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~54\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~57_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58\);

-- Location: LABCELL_X1_Y6_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~57_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder_combout\);

-- Location: LABCELL_X2_Y6_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(15),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~58\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~17_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18\);

-- Location: LABCELL_X1_Y6_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~17_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder_combout\);

-- Location: LABCELL_X2_Y6_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(16),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~18\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~21_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22\);

-- Location: LABCELL_X1_Y6_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~21_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder_combout\);

-- Location: LABCELL_X2_Y6_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(17),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~22\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~25_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26\);

-- Location: LABCELL_X1_Y6_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~25_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder_combout\);

-- Location: LABCELL_X2_Y6_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(18),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~26\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~29_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30\);

-- Location: LABCELL_X1_Y6_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~29_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder_combout\);

-- Location: LABCELL_X2_Y6_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(19),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~30\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~33_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~34\);

-- Location: LABCELL_X1_Y6_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~33_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder_combout\);

-- Location: LABCELL_X2_Y5_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(20),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~34\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~37_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38\);

-- Location: LABCELL_X1_Y5_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~37_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder_combout\);

-- Location: LABCELL_X2_Y5_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(21),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~38\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~61_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62\);

-- Location: LABCELL_X2_Y5_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~61_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder_combout\);

-- Location: LABCELL_X2_Y5_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(22),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~62\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~9_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10\);

-- Location: LABCELL_X1_Y5_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~9_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder_combout\);

-- Location: LABCELL_X2_Y5_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(23),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~10\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~13_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14\);

-- Location: LABCELL_X1_Y5_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~13_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder_combout\);

-- Location: LABCELL_X2_Y5_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(24),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~14\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~89_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90\);

-- Location: LABCELL_X1_Y5_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~89_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder_combout\);

-- Location: LABCELL_X2_Y5_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(25),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~90\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~41_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42\);

-- Location: LABCELL_X2_Y5_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~41_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder_combout\);

-- Location: LABCELL_X2_Y5_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(26),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~42\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~85_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86\);

-- Location: LABCELL_X2_Y5_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~85_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder_combout\);

-- Location: LABCELL_X2_Y5_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(27),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~86\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~73_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74\);

-- Location: LABCELL_X2_Y5_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~73_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder_combout\);

-- Location: LABCELL_X2_Y5_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(28),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~74\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~69_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70\);

-- Location: LABCELL_X2_Y5_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~69_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder_combout\);

-- Location: LABCELL_X2_Y5_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(29),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~70\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~65_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66\);

-- Location: LABCELL_X2_Y5_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~65_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder_combout\);

-- Location: LABCELL_X2_Y5_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(30),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~66\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~113_sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114\);

-- Location: LABCELL_X1_Y5_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~113_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder_combout\);

-- Location: LABCELL_X2_Y5_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(31),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~114\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|Add0~109_sumout\);

-- Location: LABCELL_X1_Y5_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_Add0~109_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder_combout\);

-- Location: LABCELL_X11_Y4_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][8]~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\);

-- Location: LABCELL_X11_Y4_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000001000000000000000000000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][8]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\);

-- Location: LABCELL_X1_Y6_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(25),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(10),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(14),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(13),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(11),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout\);

-- Location: LABCELL_X2_Y5_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(28),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(29),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(9),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(27),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(26),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout\);

-- Location: LABCELL_X1_Y5_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(23),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(22),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout\);

-- Location: FF_X1_Y5_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(0));

-- Location: LABCELL_X1_Y5_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(24),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(1),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(4),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout\);

-- Location: LABCELL_X1_Y6_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(17),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(18),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(16),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(20),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(19),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(15),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout\);

-- Location: LABCELL_X1_Y5_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(7),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(31),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(6),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(30),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout\);

-- Location: LABCELL_X1_Y5_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~4_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~1_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~5_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout\);

-- Location: LABCELL_X11_Y4_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111110111111101110111011111111111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][8]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~0_combout\);

-- Location: FF_X1_Y5_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~feeder_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31));

-- Location: FF_X1_Y5_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(31),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30));

-- Location: FF_X2_Y5_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(30),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29));

-- Location: FF_X2_Y5_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(29),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28));

-- Location: FF_X2_Y5_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(28),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27));

-- Location: FF_X2_Y5_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(27),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26));

-- Location: FF_X2_Y5_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(26),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25));

-- Location: FF_X1_Y5_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(25),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24));

-- Location: FF_X1_Y5_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(24),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23));

-- Location: FF_X1_Y5_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(23),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22));

-- Location: FF_X2_Y5_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(22),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21));

-- Location: FF_X1_Y5_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(21),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20));

-- Location: FF_X1_Y6_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(20),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19));

-- Location: FF_X1_Y6_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(19),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18));

-- Location: FF_X1_Y6_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(18),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17));

-- Location: FF_X1_Y6_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(17),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16));

-- Location: FF_X1_Y6_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(16),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15));

-- Location: FF_X1_Y6_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(15),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14));

-- Location: FF_X1_Y6_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(14),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13));

-- Location: FF_X1_Y6_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(13),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12));

-- Location: FF_X1_Y6_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(12),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11));

-- Location: FF_X1_Y6_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(11),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10));

-- Location: FF_X1_Y6_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(10),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9));

-- Location: FF_X1_Y6_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(9),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8));

-- Location: FF_X1_Y5_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(8),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7));

-- Location: FF_X1_Y5_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(7),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6));

-- Location: FF_X1_Y6_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(6),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5));

-- Location: FF_X1_Y6_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(5),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4));

-- Location: FF_X1_Y5_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(4),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3));

-- Location: FF_X1_Y5_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(3),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2));

-- Location: FF_X1_Y5_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(2),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1));

-- Location: FF_X1_Y5_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg\(1),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[24]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~DUPLICATE_q\);

-- Location: MLABCELL_X6_Y6_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000010100101111100100000011101010010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][8]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|ALT_INV_dffs\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_len_reg[0]~DUPLICATE_q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|ALT_INV_dffs\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout\);

-- Location: MLABCELL_X3_Y2_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\,
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout\);

-- Location: MLABCELL_X3_Y1_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~feeder_combout\);

-- Location: FF_X3_Y1_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q\);

-- Location: LABCELL_X2_Y1_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100010001000000010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][6]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout\);

-- Location: LABCELL_X2_Y1_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][6]~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\);

-- Location: LABCELL_X4_Y6_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000011000000010000001100000001000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][6]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\);

-- Location: FF_X2_Y1_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(16));

-- Location: LABCELL_X2_Y1_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111110101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][6]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\);

-- Location: FF_X2_Y1_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(15));

-- Location: LABCELL_X2_Y1_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110010001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(15),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][6]~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\);

-- Location: FF_X2_Y1_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(14));

-- Location: LABCELL_X2_Y1_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][6]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\);

-- Location: FF_X2_Y1_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(13));

-- Location: LABCELL_X2_Y1_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111110111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][6]~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\);

-- Location: FF_X2_Y1_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(12));

-- Location: LABCELL_X2_Y1_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][6]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\);

-- Location: FF_X2_Y1_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(11));

-- Location: LABCELL_X2_Y1_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111110111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][6]~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\);

-- Location: FF_X2_Y1_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(10));

-- Location: LABCELL_X2_Y1_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][6]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\);

-- Location: FF_X2_Y1_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(9));

-- Location: LABCELL_X2_Y1_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111110111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][6]~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\);

-- Location: FF_X2_Y1_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(8));

-- Location: LABCELL_X2_Y1_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][6]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\);

-- Location: FF_X2_Y1_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(7));

-- Location: LABCELL_X2_Y1_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111110111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][6]~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\);

-- Location: FF_X2_Y1_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(6));

-- Location: LABCELL_X2_Y1_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][6]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\);

-- Location: FF_X2_Y1_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(5));

-- Location: LABCELL_X2_Y1_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(5),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_current_segment_delayed\(0),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\);

-- Location: FF_X2_Y1_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(4));

-- Location: LABCELL_X2_Y1_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111110111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][6]~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\);

-- Location: FF_X2_Y1_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(3));

-- Location: LABCELL_X10_Y6_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~1_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout\);

-- Location: MLABCELL_X8_Y6_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal0~2_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\);

-- Location: FF_X8_Y6_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q\);

-- Location: MLABCELL_X8_Y6_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111111000000000101111100000000011111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:is_buffer_wrapped~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout\);

-- Location: LABCELL_X2_Y1_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(3),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_state_status[2]~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\);

-- Location: FF_X2_Y1_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(2));

-- Location: LABCELL_X2_Y1_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001110111010001110111011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(2),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_buffer_write_enable_delayed~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\);

-- Location: FF_X2_Y1_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(1));

-- Location: MLABCELL_X3_Y2_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_load_on~0_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:collecting_post_data_var~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\);

-- Location: FF_X3_Y2_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs\(0));

-- Location: LABCELL_X7_Y3_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][5]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout\);

-- Location: LABCELL_X10_Y2_N27
\auto_signaltap_0|acq_data_in_reg[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\ = ( \KEY[0]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_KEY[0]~input_o\,
	combout => \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\);

-- Location: FF_X10_Y2_N28
\auto_signaltap_0|acq_data_in_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(0));

-- Location: LABCELL_X10_Y2_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\);

-- Location: FF_X10_Y2_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\);

-- Location: FF_X10_Y2_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q\);

-- Location: LABCELL_X10_Y2_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\);

-- Location: FF_X10_Y2_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q\);

-- Location: LABCELL_X10_Y2_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][0]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\);

-- Location: FF_X10_Y2_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q\);

-- Location: LABCELL_X2_Y4_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X2_Y4_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][4]~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\);

-- Location: LABCELL_X1_Y4_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\);

-- Location: LABCELL_X1_Y4_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita0~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\);

-- Location: MLABCELL_X3_Y3_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][4]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena~combout\);

-- Location: LABCELL_X1_Y4_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: LABCELL_X1_Y4_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita1~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\);

-- Location: FF_X1_Y4_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X1_Y4_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\,
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LABCELL_X1_Y4_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\);

-- Location: FF_X1_Y4_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y4_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LABCELL_X1_Y4_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\);

-- Location: FF_X1_Y4_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X1_Y4_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LABCELL_X1_Y4_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\);

-- Location: FF_X1_Y4_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X1_Y4_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

-- Location: LABCELL_X1_Y4_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita5~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder_combout\);

-- Location: FF_X1_Y4_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[5]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(5));

-- Location: LABCELL_X1_Y4_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita5~1_sumout\);

-- Location: FF_X1_Y4_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X1_Y4_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout\);

-- Location: LABCELL_X1_Y4_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_comb_bita5~1_sumout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal1~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\);

-- Location: FF_X1_Y4_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0]~feeder_combout\,
	asdata => \auto_signaltap_0|~GND~combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_offload_shift_ena~combout\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|cout_actual~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X1_Y4_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000000001000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit[2]~DUPLICATE_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0_combout\);

-- Location: LABCELL_X1_Y4_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011111111111111111111111111111110111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][4]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_crc_rom_sr_ena~0_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][1]~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal0~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\);

-- Location: FF_X2_Y4_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(0));

-- Location: LABCELL_X2_Y4_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(1),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\);

-- Location: FF_X2_Y4_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~sumout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(1));

-- Location: LABCELL_X2_Y4_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(2),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\);

-- Location: LABCELL_X2_Y4_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita2~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\);

-- Location: FF_X2_Y4_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(2));

-- Location: LABCELL_X2_Y4_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(3),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\);

-- Location: LABCELL_X2_Y4_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita3~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\);

-- Location: FF_X2_Y4_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(3));

-- Location: LABCELL_X2_Y4_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(4),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\);

-- Location: LABCELL_X2_Y4_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita4~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\);

-- Location: FF_X2_Y4_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(4));

-- Location: LABCELL_X2_Y4_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(5),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~sumout\,
	cout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\);

-- Location: LABCELL_X2_Y4_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita5~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]~feeder_combout\);

-- Location: FF_X2_Y4_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(5));

-- Location: LABCELL_X2_Y4_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_reg_bit\(6),
	cin => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT\,
	sumout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~sumout\);

-- Location: LABCELL_X2_Y4_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|ALT_INV_counter_comb_bita6~sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder_combout\);

-- Location: FF_X2_Y4_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit\(6));

-- Location: FF_X10_Y2_N58
\auto_signaltap_0|acq_data_in_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \SW[8]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(1));

-- Location: FF_X10_Y3_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\);

-- Location: FF_X10_Y3_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\);

-- Location: FF_X10_Y3_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q\);

-- Location: LABCELL_X10_Y3_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][1]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\);

-- Location: FF_X10_Y3_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q\);

-- Location: LABCELL_X10_Y2_N39
\auto_signaltap_0|acq_data_in_reg[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\ = ( \SW[9]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_SW[9]~input_o\,
	combout => \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\);

-- Location: FF_X10_Y2_N41
\auto_signaltap_0|acq_data_in_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(2));

-- Location: FF_X10_Y2_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\);

-- Location: FF_X10_Y2_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q\);

-- Location: LABCELL_X10_Y2_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][2]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\);

-- Location: FF_X10_Y2_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\);

-- Location: FF_X7_Y3_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q\);

-- Location: LABCELL_X7_Y5_N51
\auto_signaltap_0|acq_data_in_reg[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\ = ( \data_bus[0]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_data_bus[0]~0_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\);

-- Location: FF_X7_Y5_N53
\auto_signaltap_0|acq_data_in_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(3));

-- Location: LABCELL_X7_Y5_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\);

-- Location: FF_X7_Y5_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\);

-- Location: FF_X7_Y5_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\);

-- Location: FF_X7_Y5_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q\);

-- Location: LABCELL_X7_Y5_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][3]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\);

-- Location: FF_X7_Y5_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q\);

-- Location: LABCELL_X7_Y5_N45
\auto_signaltap_0|acq_data_in_reg[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout\ = ( \data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_data_bus[1]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout\);

-- Location: FF_X7_Y5_N47
\auto_signaltap_0|acq_data_in_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(4));

-- Location: FF_X7_Y5_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q\);

-- Location: LABCELL_X7_Y5_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\);

-- Location: FF_X7_Y5_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\);

-- Location: FF_X7_Y5_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q\);

-- Location: LABCELL_X7_Y5_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][4]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\);

-- Location: FF_X7_Y5_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q\);

-- Location: LABCELL_X9_Y8_N51
\auto_signaltap_0|acq_data_in_reg[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\ = ( \data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_data_bus[2]~2_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\);

-- Location: FF_X9_Y8_N53
\auto_signaltap_0|acq_data_in_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(5));

-- Location: LABCELL_X9_Y8_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout\);

-- Location: FF_X9_Y8_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\);

-- Location: FF_X9_Y8_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q\);

-- Location: LABCELL_X9_Y8_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout\);

-- Location: FF_X9_Y8_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q\);

-- Location: LABCELL_X10_Y7_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\);

-- Location: FF_X10_Y7_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q\);

-- Location: LABCELL_X9_Y8_N21
\auto_signaltap_0|acq_data_in_reg[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\ = ( \data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_data_bus[3]~3_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\);

-- Location: FF_X9_Y8_N23
\auto_signaltap_0|acq_data_in_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(6));

-- Location: FF_X9_Y8_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\);

-- Location: FF_X9_Y8_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][6]~q\);

-- Location: LABCELL_X9_Y8_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][6]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout\);

-- Location: FF_X9_Y8_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\);

-- Location: FF_X9_Y8_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][6]~q\);

-- Location: MLABCELL_X6_Y5_N36
\auto_signaltap_0|acq_data_in_reg[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout\ = ( \data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_data_bus[4]~4_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout\);

-- Location: FF_X6_Y5_N37
\auto_signaltap_0|acq_data_in_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(7));

-- Location: FF_X13_Y5_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\);

-- Location: FF_X13_Y5_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][7]~q\);

-- Location: LABCELL_X13_Y5_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\);

-- Location: FF_X13_Y5_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][7]~q\);

-- Location: LABCELL_X9_Y5_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\);

-- Location: FF_X9_Y5_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][7]~q\);

-- Location: MLABCELL_X3_Y5_N15
\auto_signaltap_0|acq_data_in_reg[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\ = ( \data_bus[5]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_data_bus[5]~5_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\);

-- Location: FF_X3_Y5_N17
\auto_signaltap_0|acq_data_in_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(8));

-- Location: MLABCELL_X3_Y5_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\);

-- Location: FF_X3_Y5_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][8]~q\);

-- Location: LABCELL_X7_Y5_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout\);

-- Location: FF_X7_Y5_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][8]~q\);

-- Location: LABCELL_X7_Y5_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout\);

-- Location: FF_X7_Y5_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][8]~q\);

-- Location: LABCELL_X11_Y5_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][8]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\);

-- Location: FF_X11_Y5_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][8]~q\);

-- Location: MLABCELL_X8_Y8_N15
\auto_signaltap_0|acq_data_in_reg[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout\ = ( \data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_data_bus[6]~6_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout\);

-- Location: FF_X8_Y8_N17
\auto_signaltap_0|acq_data_in_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(9));

-- Location: MLABCELL_X8_Y8_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\);

-- Location: FF_X8_Y8_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][9]~q\);

-- Location: MLABCELL_X8_Y8_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\);

-- Location: FF_X8_Y8_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][9]~q\);

-- Location: LABCELL_X10_Y7_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout\);

-- Location: FF_X10_Y7_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][9]~q\);

-- Location: LABCELL_X10_Y6_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][9]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\);

-- Location: FF_X10_Y6_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][9]~q\);

-- Location: FF_X13_Y5_N5
\auto_signaltap_0|acq_data_in_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \data_bus[7]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(10));

-- Location: FF_X13_Y5_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(10),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][10]~q\);

-- Location: LABCELL_X13_Y5_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\);

-- Location: FF_X13_Y5_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\);

-- Location: FF_X12_Y5_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][10]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][10]~q\);

-- Location: LABCELL_X9_Y5_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][10]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\);

-- Location: FF_X9_Y5_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][10]~q\);

-- Location: MLABCELL_X8_Y1_N24
\auto_signaltap_0|acq_data_in_reg[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout\ = ( \state_mach|addr_bus\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_addr_bus\(0),
	combout => \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout\);

-- Location: FF_X8_Y1_N26
\auto_signaltap_0|acq_data_in_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(11));

-- Location: MLABCELL_X8_Y1_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\);

-- Location: FF_X8_Y1_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\);

-- Location: FF_X8_Y1_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][11]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][11]~q\);

-- Location: MLABCELL_X8_Y1_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout\);

-- Location: FF_X8_Y1_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][11]~q\);

-- Location: MLABCELL_X8_Y1_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][11]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout\);

-- Location: FF_X8_Y1_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][11]~q\);

-- Location: FF_X9_Y1_N2
\auto_signaltap_0|acq_data_in_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|addr_bus\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(12));

-- Location: FF_X9_Y1_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(12),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\);

-- Location: FF_X9_Y1_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][12]~q\);

-- Location: LABCELL_X9_Y1_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][12]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout\);

-- Location: FF_X9_Y1_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\);

-- Location: FF_X9_Y1_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][12]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][12]~q\);

-- Location: FF_X9_Y7_N28
\auto_signaltap_0|acq_data_in_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|addr_bus\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(13));

-- Location: FF_X10_Y7_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][13]~q\);

-- Location: LABCELL_X10_Y7_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\);

-- Location: FF_X10_Y7_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\);

-- Location: FF_X10_Y7_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][13]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][13]~q\);

-- Location: LABCELL_X10_Y3_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][13]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout\);

-- Location: FF_X10_Y3_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][13]~q\);

-- Location: FF_X10_Y7_N17
\auto_signaltap_0|acq_data_in_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|addr_bus\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(14));

-- Location: LABCELL_X10_Y7_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout\);

-- Location: FF_X10_Y7_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\);

-- Location: FF_X10_Y9_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][14]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][14]~q\);

-- Location: LABCELL_X10_Y9_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout\);

-- Location: FF_X10_Y9_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][14]~q\);

-- Location: LABCELL_X10_Y9_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][14]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout\);

-- Location: FF_X10_Y9_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][14]~q\);

-- Location: FF_X10_Y9_N49
\auto_signaltap_0|acq_data_in_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|addr_bus\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(15));

-- Location: FF_X10_Y9_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(15),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][15]~q\);

-- Location: LABCELL_X10_Y9_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][15]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout\);

-- Location: FF_X10_Y9_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\);

-- Location: FF_X10_Y9_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][15]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\);

-- Location: FF_X10_Y3_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][15]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][15]~q\);

-- Location: MLABCELL_X8_Y9_N12
\auto_signaltap_0|acq_data_in_reg[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout\ = ( \state_mach|addr_bus\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_addr_bus\(5),
	combout => \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout\);

-- Location: FF_X8_Y9_N14
\auto_signaltap_0|acq_data_in_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(16));

-- Location: MLABCELL_X8_Y9_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(16),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\);

-- Location: FF_X8_Y9_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][16]~q\);

-- Location: MLABCELL_X8_Y9_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout\);

-- Location: FF_X8_Y9_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][16]~q\);

-- Location: MLABCELL_X8_Y9_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout\);

-- Location: FF_X8_Y9_N53
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][16]~q\);

-- Location: MLABCELL_X8_Y9_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][16]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout\);

-- Location: FF_X8_Y9_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][16]~q\);

-- Location: LABCELL_X10_Y5_N12
\auto_signaltap_0|acq_data_in_reg[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout\ = ( \state_mach|addr_bus\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_addr_bus\(6),
	combout => \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout\);

-- Location: FF_X10_Y5_N14
\auto_signaltap_0|acq_data_in_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(17));

-- Location: LABCELL_X9_Y5_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(17),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout\);

-- Location: FF_X9_Y5_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\);

-- Location: FF_X10_Y5_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][17]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][17]~q\);

-- Location: MLABCELL_X8_Y8_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout\);

-- Location: FF_X8_Y8_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][17]~q\);

-- Location: MLABCELL_X8_Y8_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][17]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout\);

-- Location: FF_X8_Y8_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][17]~q\);

-- Location: LABCELL_X12_Y3_N51
\auto_signaltap_0|acq_data_in_reg[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[18]~feeder_combout\ = ( \~QIC_CREATED_GND~I_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~QIC_CREATED_GND~I_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[18]~feeder_combout\);

-- Location: FF_X12_Y3_N52
\auto_signaltap_0|acq_data_in_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(18));

-- Location: LABCELL_X10_Y5_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(18),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\);

-- Location: FF_X10_Y5_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][18]~q\);

-- Location: LABCELL_X9_Y5_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout\);

-- Location: FF_X9_Y5_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][18]~q\);

-- Location: LABCELL_X9_Y5_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][18]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout\);

-- Location: FF_X9_Y5_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\);

-- Location: FF_X9_Y5_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][18]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][18]~q\);

-- Location: FF_X15_Y5_N52
\auto_signaltap_0|acq_data_in_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|data_bus\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(19));

-- Location: FF_X12_Y5_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\);

-- Location: FF_X12_Y5_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][19]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\);

-- Location: FF_X16_Y5_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][19]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\);

-- Location: FF_X11_Y4_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][19]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][19]~q\);

-- Location: MLABCELL_X8_Y9_N33
\auto_signaltap_0|acq_data_in_reg[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout\ = ( \state_mach|data_bus\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_data_bus\(1),
	combout => \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout\);

-- Location: FF_X8_Y9_N35
\auto_signaltap_0|acq_data_in_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(20));

-- Location: MLABCELL_X8_Y9_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(20),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout\);

-- Location: FF_X8_Y9_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][20]~q\);

-- Location: MLABCELL_X8_Y9_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][20]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout\);

-- Location: FF_X8_Y9_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][20]~q\);

-- Location: MLABCELL_X8_Y9_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][20]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout\);

-- Location: FF_X8_Y9_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\);

-- Location: FF_X10_Y6_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][20]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][20]~q\);

-- Location: LABCELL_X10_Y5_N57
\auto_signaltap_0|acq_data_in_reg[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[21]~feeder_combout\ = ( \state_mach|data_bus\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_data_bus\(2),
	combout => \auto_signaltap_0|acq_data_in_reg[21]~feeder_combout\);

-- Location: FF_X10_Y5_N59
\auto_signaltap_0|acq_data_in_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(21));

-- Location: LABCELL_X10_Y5_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(21),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout\);

-- Location: FF_X10_Y5_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\);

-- Location: FF_X10_Y5_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][21]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\);

-- Location: FF_X10_Y5_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][21]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][21]~q\);

-- Location: LABCELL_X10_Y5_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][21]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout\);

-- Location: FF_X10_Y5_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][21]~q\);

-- Location: FF_X9_Y5_N7
\auto_signaltap_0|acq_data_in_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|data_bus\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(22));

-- Location: FF_X10_Y5_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(22),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][22]~q\);

-- Location: LABCELL_X10_Y5_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][22]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout\);

-- Location: FF_X10_Y5_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][22]~q\);

-- Location: LABCELL_X10_Y5_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][22]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout\);

-- Location: FF_X10_Y5_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][22]~q\);

-- Location: LABCELL_X9_Y5_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][22]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout\);

-- Location: FF_X9_Y5_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][22]~q\);

-- Location: FF_X13_Y5_N2
\auto_signaltap_0|acq_data_in_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|data_bus\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(23));

-- Location: FF_X13_Y5_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(23),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\);

-- Location: FF_X6_Y5_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][23]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\);

-- Location: FF_X6_Y5_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][23]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][23]~q\);

-- Location: MLABCELL_X6_Y5_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][23]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout\);

-- Location: FF_X6_Y5_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][23]~q\);

-- Location: FF_X7_Y3_N37
\auto_signaltap_0|acq_data_in_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|data_bus\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(24));

-- Location: MLABCELL_X8_Y8_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(24),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout\);

-- Location: FF_X8_Y8_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][24]~q\);

-- Location: MLABCELL_X8_Y8_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][24]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout\);

-- Location: FF_X8_Y8_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][24]~q\);

-- Location: MLABCELL_X8_Y8_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][24]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout\);

-- Location: FF_X8_Y8_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][24]~q\);

-- Location: MLABCELL_X8_Y8_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][24]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout\);

-- Location: FF_X8_Y8_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][24]~q\);

-- Location: LABCELL_X10_Y7_N18
\auto_signaltap_0|acq_data_in_reg[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[25]~feeder_combout\ = ( \state_mach|data_bus\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \state_mach|ALT_INV_data_bus\(6),
	combout => \auto_signaltap_0|acq_data_in_reg[25]~feeder_combout\);

-- Location: FF_X10_Y7_N19
\auto_signaltap_0|acq_data_in_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(25));

-- Location: MLABCELL_X8_Y8_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(25),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout\);

-- Location: FF_X8_Y8_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\);

-- Location: FF_X8_Y8_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][25]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][25]~q\);

-- Location: MLABCELL_X8_Y8_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][25]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout\);

-- Location: FF_X8_Y8_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\);

-- Location: FF_X8_Y8_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][25]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][25]~q\);

-- Location: FF_X9_Y5_N56
\auto_signaltap_0|acq_data_in_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|db_state\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(26));

-- Location: FF_X9_Y5_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(26),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][26]~q\);

-- Location: LABCELL_X10_Y5_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][26]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\);

-- Location: FF_X10_Y5_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][26]~q\);

-- Location: LABCELL_X9_Y5_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][26]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout\);

-- Location: FF_X9_Y5_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\);

-- Location: FF_X9_Y5_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][26]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][26]~q\);

-- Location: FF_X22_Y11_N8
\auto_signaltap_0|acq_data_in_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|db_state\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(27));

-- Location: LABCELL_X16_Y7_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(27),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout\);

-- Location: FF_X16_Y7_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][27]~q\);

-- Location: LABCELL_X12_Y6_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][27]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout\);

-- Location: FF_X12_Y6_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][27]~q\);

-- Location: MLABCELL_X15_Y5_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][27]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout\);

-- Location: FF_X15_Y5_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][27]~q\);

-- Location: LABCELL_X10_Y6_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][27]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout\);

-- Location: FF_X10_Y6_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][27]~q\);

-- Location: FF_X8_Y3_N16
\auto_signaltap_0|acq_data_in_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|init_sram_state\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(28));

-- Location: LABCELL_X11_Y5_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(28),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout\);

-- Location: FF_X11_Y5_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][28]~q\);

-- Location: LABCELL_X10_Y5_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][28]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder_combout\);

-- Location: FF_X10_Y5_N17
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~q\);

-- Location: FF_X10_Y5_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][28]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~q\);

-- Location: FF_X10_Y5_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][28]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][28]~q\);

-- Location: FF_X10_Y7_N5
\auto_signaltap_0|acq_data_in_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \state_mach|init_sram_state\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(29));

-- Location: FF_X10_Y7_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(29),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][29]~q\);

-- Location: LABCELL_X10_Y7_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][29]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder_combout\);

-- Location: FF_X10_Y7_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][29]~q\);

-- Location: LABCELL_X10_Y7_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][29]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout\);

-- Location: FF_X10_Y7_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][29]~q\);

-- Location: LABCELL_X10_Y7_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][29]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout\);

-- Location: FF_X10_Y7_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][29]~q\);

-- Location: LABCELL_X10_Y9_N33
\auto_signaltap_0|acq_data_in_reg[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[30]~feeder_combout\ = ( \memory|mar\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_mar\(0),
	combout => \auto_signaltap_0|acq_data_in_reg[30]~feeder_combout\);

-- Location: FF_X10_Y9_N35
\auto_signaltap_0|acq_data_in_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(30));

-- Location: LABCELL_X10_Y9_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(30),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout\);

-- Location: FF_X10_Y9_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~q\);

-- Location: FF_X10_Y9_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][30]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~q\);

-- Location: FF_X9_Y7_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][30]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~q\);

-- Location: FF_X9_Y5_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][30]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][30]~q\);

-- Location: FF_X10_Y9_N31
\auto_signaltap_0|acq_data_in_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|mar\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(31));

-- Location: LABCELL_X10_Y7_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(31),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout\);

-- Location: FF_X10_Y7_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~q\);

-- Location: FF_X10_Y9_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][31]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][31]~q\);

-- Location: LABCELL_X10_Y9_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][31]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout\);

-- Location: FF_X10_Y9_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~q\);

-- Location: FF_X6_Y5_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][31]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][31]~q\);

-- Location: LABCELL_X10_Y9_N15
\auto_signaltap_0|acq_data_in_reg[32]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[32]~feeder_combout\ = ( \memory|mar\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_mar\(2),
	combout => \auto_signaltap_0|acq_data_in_reg[32]~feeder_combout\);

-- Location: FF_X10_Y9_N17
\auto_signaltap_0|acq_data_in_reg[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(32));

-- Location: LABCELL_X10_Y9_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(32),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout\);

-- Location: FF_X10_Y9_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~q\);

-- Location: FF_X10_Y9_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][32]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][32]~q\);

-- Location: LABCELL_X10_Y9_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][32]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder_combout\);

-- Location: FF_X10_Y9_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][32]~q\);

-- Location: LABCELL_X10_Y9_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][32]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder_combout\);

-- Location: FF_X10_Y9_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][32]~q\);

-- Location: FF_X10_Y5_N26
\auto_signaltap_0|acq_data_in_reg[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|mar\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(33));

-- Location: LABCELL_X9_Y5_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(33),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout\);

-- Location: FF_X9_Y5_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][33]~q\);

-- Location: LABCELL_X9_Y5_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][33]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder_combout\);

-- Location: FF_X9_Y5_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][33]~q\);

-- Location: MLABCELL_X8_Y9_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][33]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder_combout\);

-- Location: FF_X8_Y9_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~q\);

-- Location: FF_X8_Y7_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][33]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][33]~q\);

-- Location: LABCELL_X10_Y9_N9
\auto_signaltap_0|acq_data_in_reg[34]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[34]~feeder_combout\ = ( \memory|mar\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_mar\(4),
	combout => \auto_signaltap_0|acq_data_in_reg[34]~feeder_combout\);

-- Location: FF_X10_Y9_N11
\auto_signaltap_0|acq_data_in_reg[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(34));

-- Location: LABCELL_X10_Y9_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(34),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder_combout\);

-- Location: FF_X10_Y9_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~q\);

-- Location: FF_X10_Y9_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][34]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][34]~q\);

-- Location: LABCELL_X10_Y9_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][34]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder_combout\);

-- Location: FF_X10_Y9_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~q\);

-- Location: FF_X9_Y7_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][34]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][34]~q\);

-- Location: FF_X11_Y3_N29
\auto_signaltap_0|acq_data_in_reg[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|mar\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(35));

-- Location: FF_X11_Y3_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(35),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~q\);

-- Location: FF_X11_Y3_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][35]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~q\);

-- Location: FF_X11_Y3_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][35]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][35]~q\);

-- Location: LABCELL_X10_Y3_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][35]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder_combout\);

-- Location: FF_X10_Y3_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][35]~q\);

-- Location: LABCELL_X10_Y5_N42
\auto_signaltap_0|acq_data_in_reg[36]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[36]~feeder_combout\ = \memory|mar\(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \memory|ALT_INV_mar\(6),
	combout => \auto_signaltap_0|acq_data_in_reg[36]~feeder_combout\);

-- Location: FF_X10_Y5_N43
\auto_signaltap_0|acq_data_in_reg[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(36));

-- Location: FF_X11_Y5_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(36),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][36]~q\);

-- Location: LABCELL_X9_Y5_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][36]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder_combout\);

-- Location: FF_X9_Y5_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~q\);

-- Location: FF_X10_Y5_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][36]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][36]~q\);

-- Location: LABCELL_X10_Y5_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][36]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder_combout\);

-- Location: FF_X10_Y5_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][36]~q\);

-- Location: FF_X10_Y3_N4
\auto_signaltap_0|acq_data_in_reg[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \~QIC_CREATED_GND~I_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(37));

-- Location: LABCELL_X11_Y5_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(37),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder_combout\);

-- Location: FF_X11_Y5_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][37]~q\);

-- Location: MLABCELL_X15_Y5_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][37]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder_combout\);

-- Location: FF_X15_Y5_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][37]~q\);

-- Location: LABCELL_X17_Y5_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][37]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder_combout\);

-- Location: FF_X17_Y5_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][37]~q\);

-- Location: LABCELL_X16_Y5_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][37]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder_combout\);

-- Location: FF_X16_Y5_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][37]~q\);

-- Location: FF_X10_Y8_N17
\auto_signaltap_0|acq_data_in_reg[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|mdr\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(38));

-- Location: LABCELL_X10_Y8_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(38),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder_combout\);

-- Location: FF_X10_Y8_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~q\);

-- Location: FF_X10_Y5_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][38]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][38]~q\);

-- Location: MLABCELL_X8_Y2_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][38]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder_combout\);

-- Location: FF_X8_Y2_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][38]~q\);

-- Location: MLABCELL_X8_Y2_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][38]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder_combout\);

-- Location: FF_X8_Y2_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][38]~q\);

-- Location: LABCELL_X9_Y3_N36
\auto_signaltap_0|acq_data_in_reg[39]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[39]~feeder_combout\ = ( \memory|mdr\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_mdr\(1),
	combout => \auto_signaltap_0|acq_data_in_reg[39]~feeder_combout\);

-- Location: FF_X9_Y3_N38
\auto_signaltap_0|acq_data_in_reg[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(39));

-- Location: FF_X9_Y3_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(39),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][39]~q\);

-- Location: LABCELL_X9_Y3_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][39]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder_combout\);

-- Location: FF_X9_Y3_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~q\);

-- Location: FF_X9_Y3_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][39]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][39]~q\);

-- Location: LABCELL_X9_Y3_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][39]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder_combout\);

-- Location: FF_X9_Y3_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][39]~q\);

-- Location: M10K_X5_Y3_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a584:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 58,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 58,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \clock_divider|div_clks\(20),
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X6_Y3_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a1\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a2\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a3\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a4\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a5\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder_combout\);

-- Location: LABCELL_X4_Y3_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a6\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a7\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a8\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a9\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a10\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a11\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a12\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a13\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a14\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a15\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a16\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a17\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a18\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder_combout\);

-- Location: MLABCELL_X6_Y3_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a19\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder_combout\);

-- Location: LABCELL_X4_Y3_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a20\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder_combout\);

-- Location: LABCELL_X4_Y3_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a21\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder_combout\);

-- Location: LABCELL_X4_Y3_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a22\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder_combout\);

-- Location: LABCELL_X4_Y3_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a23\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder_combout\);

-- Location: LABCELL_X4_Y3_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a24\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder_combout\);

-- Location: LABCELL_X4_Y3_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a25\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder_combout\);

-- Location: LABCELL_X4_Y3_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a26\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder_combout\);

-- Location: LABCELL_X4_Y3_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a27\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]~feeder_combout\);

-- Location: LABCELL_X4_Y3_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a28\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]~feeder_combout\);

-- Location: LABCELL_X4_Y3_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a29\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]~feeder_combout\);

-- Location: LABCELL_X4_Y3_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a30\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]~feeder_combout\);

-- Location: LABCELL_X4_Y3_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a31\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]~feeder_combout\);

-- Location: LABCELL_X4_Y3_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a32\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]~feeder_combout\);

-- Location: LABCELL_X4_Y3_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a33\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]~feeder_combout\);

-- Location: LABCELL_X4_Y3_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a34\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]~feeder_combout\);

-- Location: LABCELL_X4_Y3_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a35\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]~feeder_combout\);

-- Location: LABCELL_X4_Y3_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a36\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]~feeder_combout\);

-- Location: LABCELL_X4_Y3_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a37\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]~feeder_combout\);

-- Location: LABCELL_X4_Y3_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a38\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]~feeder_combout\);

-- Location: LABCELL_X4_Y4_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a39\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]~feeder_combout\);

-- Location: LABCELL_X12_Y5_N24
\auto_signaltap_0|acq_data_in_reg[40]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[40]~feeder_combout\ = ( \memory|mdr\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_mdr\(2),
	combout => \auto_signaltap_0|acq_data_in_reg[40]~feeder_combout\);

-- Location: FF_X12_Y5_N26
\auto_signaltap_0|acq_data_in_reg[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(40));

-- Location: LABCELL_X12_Y5_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(40),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder_combout\);

-- Location: FF_X12_Y5_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][40]~q\);

-- Location: LABCELL_X12_Y5_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][40]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder_combout\);

-- Location: FF_X12_Y5_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][40]~q\);

-- Location: LABCELL_X11_Y5_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][40]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder_combout\);

-- Location: FF_X11_Y5_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][40]~q\);

-- Location: LABCELL_X11_Y5_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][40]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder_combout\);

-- Location: FF_X11_Y5_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][40]~q\);

-- Location: FF_X10_Y5_N13
\auto_signaltap_0|acq_data_in_reg[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|mdr\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(41));

-- Location: FF_X9_Y1_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(41),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][41]~q\);

-- Location: LABCELL_X10_Y3_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][41]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder_combout\);

-- Location: FF_X10_Y3_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][41]~q\);

-- Location: LABCELL_X10_Y3_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][41]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder_combout\);

-- Location: FF_X10_Y3_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][41]~q\);

-- Location: LABCELL_X10_Y3_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][41]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder_combout\);

-- Location: FF_X10_Y3_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][41]~q\);

-- Location: LABCELL_X10_Y5_N3
\auto_signaltap_0|acq_data_in_reg[42]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[42]~feeder_combout\ = \memory|mdr\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \memory|ALT_INV_mdr\(4),
	combout => \auto_signaltap_0|acq_data_in_reg[42]~feeder_combout\);

-- Location: FF_X10_Y5_N5
\auto_signaltap_0|acq_data_in_reg[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(42));

-- Location: LABCELL_X9_Y5_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(42),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder_combout\);

-- Location: FF_X9_Y5_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~q\);

-- Location: FF_X12_Y5_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][42]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][42]~q\);

-- Location: LABCELL_X12_Y5_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][42]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder_combout\);

-- Location: FF_X12_Y5_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][42]~q\);

-- Location: LABCELL_X13_Y5_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][42]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder_combout\);

-- Location: FF_X13_Y5_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][42]~q\);

-- Location: FF_X12_Y5_N20
\auto_signaltap_0|acq_data_in_reg[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|mdr\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(43));

-- Location: LABCELL_X12_Y5_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(43),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder_combout\);

-- Location: FF_X12_Y5_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][43]~q\);

-- Location: LABCELL_X12_Y5_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][43]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder_combout\);

-- Location: FF_X12_Y5_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~q\);

-- Location: FF_X12_Y5_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][43]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][43]~q\);

-- Location: LABCELL_X9_Y5_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][43]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder_combout\);

-- Location: FF_X9_Y5_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][43]~q\);

-- Location: LABCELL_X10_Y13_N3
\auto_signaltap_0|acq_data_in_reg[44]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[44]~feeder_combout\ = ( \memory|mdr\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_mdr\(6),
	combout => \auto_signaltap_0|acq_data_in_reg[44]~feeder_combout\);

-- Location: FF_X10_Y13_N5
\auto_signaltap_0|acq_data_in_reg[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(44));

-- Location: FF_X10_Y13_N2
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(44),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~q\);

-- Location: FF_X10_Y13_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][44]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][44]~q\);

-- Location: LABCELL_X10_Y10_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][44]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder_combout\);

-- Location: FF_X10_Y10_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~q\);

-- Location: FF_X10_Y4_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][44]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][44]~q\);

-- Location: LABCELL_X13_Y5_N9
\auto_signaltap_0|acq_data_in_reg[45]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[45]~feeder_combout\ = ( \memory|mdr\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_mdr\(7),
	combout => \auto_signaltap_0|acq_data_in_reg[45]~feeder_combout\);

-- Location: FF_X13_Y5_N11
\auto_signaltap_0|acq_data_in_reg[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[45]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(45));

-- Location: LABCELL_X13_Y5_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(45),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~feeder_combout\);

-- Location: FF_X13_Y5_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][45]~q\);

-- Location: LABCELL_X13_Y5_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][45]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder_combout\);

-- Location: FF_X13_Y5_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][45]~q\);

-- Location: LABCELL_X12_Y5_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][45]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder_combout\);

-- Location: FF_X12_Y5_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][45]~q\);

-- Location: LABCELL_X13_Y5_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][45]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~feeder_combout\);

-- Location: FF_X13_Y5_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][45]~q\);

-- Location: FF_X9_Y5_N34
\auto_signaltap_0|acq_data_in_reg[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|sram_data_bus[0]~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(46));

-- Location: MLABCELL_X3_Y5_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(46),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder_combout\);

-- Location: FF_X3_Y5_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~q\);

-- Location: FF_X3_Y5_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][46]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][46]~q\);

-- Location: MLABCELL_X3_Y5_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][46]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder_combout\);

-- Location: FF_X3_Y5_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][46]~q\);

-- Location: MLABCELL_X3_Y5_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][46]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder_combout\);

-- Location: FF_X3_Y5_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][46]~q\);

-- Location: LABCELL_X9_Y4_N15
\auto_signaltap_0|acq_data_in_reg[47]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[47]~feeder_combout\ = ( \memory|sram_data_bus[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[1]~1_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[47]~feeder_combout\);

-- Location: FF_X9_Y4_N17
\auto_signaltap_0|acq_data_in_reg[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(47));

-- Location: MLABCELL_X8_Y1_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(47),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder_combout\);

-- Location: FF_X8_Y1_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~q\);

-- Location: FF_X8_Y1_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][47]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][47]~q\);

-- Location: MLABCELL_X8_Y1_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][47]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~feeder_combout\);

-- Location: FF_X8_Y1_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][47]~q\);

-- Location: MLABCELL_X8_Y1_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][47]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder_combout\);

-- Location: FF_X8_Y1_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][47]~q\);

-- Location: LABCELL_X11_Y5_N0
\auto_signaltap_0|acq_data_in_reg[48]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[48]~feeder_combout\ = ( \memory|sram_data_bus[2]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[2]~2_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[48]~feeder_combout\);

-- Location: FF_X11_Y5_N2
\auto_signaltap_0|acq_data_in_reg[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(48));

-- Location: FF_X11_Y5_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(48),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][48]~q\);

-- Location: LABCELL_X12_Y5_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][48]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder_combout\);

-- Location: FF_X12_Y5_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~q\);

-- Location: FF_X9_Y5_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][48]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~q\);

-- Location: FF_X9_Y4_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][48]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][48]~q\);

-- Location: LABCELL_X9_Y8_N18
\auto_signaltap_0|acq_data_in_reg[49]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[49]~feeder_combout\ = ( \memory|sram_data_bus[3]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[3]~3_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[49]~feeder_combout\);

-- Location: FF_X9_Y8_N20
\auto_signaltap_0|acq_data_in_reg[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[49]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(49));

-- Location: LABCELL_X9_Y8_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(49),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder_combout\);

-- Location: FF_X9_Y8_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][49]~q\);

-- Location: LABCELL_X9_Y8_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][49]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder_combout\);

-- Location: FF_X9_Y8_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~q\);

-- Location: FF_X9_Y8_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][49]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~q\);

-- Location: FF_X9_Y6_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][49]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][49]~q\);

-- Location: LABCELL_X11_Y5_N18
\auto_signaltap_0|acq_data_in_reg[50]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[50]~feeder_combout\ = ( \memory|sram_data_bus[4]~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[4]~4_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[50]~feeder_combout\);

-- Location: FF_X11_Y5_N20
\auto_signaltap_0|acq_data_in_reg[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(50));

-- Location: LABCELL_X11_Y5_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(50),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder_combout\);

-- Location: FF_X11_Y5_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~q\);

-- Location: FF_X11_Y5_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][50]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~q\);

-- Location: FF_X10_Y5_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][50]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][50]~q\);

-- Location: LABCELL_X10_Y5_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][50]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder_combout\);

-- Location: FF_X10_Y5_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][50]~q\);

-- Location: FF_X9_Y8_N50
\auto_signaltap_0|acq_data_in_reg[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|sram_data_bus[5]~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(51));

-- Location: LABCELL_X9_Y8_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(51),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder_combout\);

-- Location: FF_X9_Y8_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][51]~q\);

-- Location: LABCELL_X9_Y8_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][51]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder_combout\);

-- Location: FF_X9_Y8_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][51]~q\);

-- Location: LABCELL_X9_Y8_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][51]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder_combout\);

-- Location: FF_X9_Y8_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~q\);

-- Location: FF_X9_Y7_N26
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][51]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][51]~q\);

-- Location: LABCELL_X7_Y5_N0
\auto_signaltap_0|acq_data_in_reg[52]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[52]~feeder_combout\ = ( \memory|sram_data_bus[6]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \memory|ALT_INV_sram_data_bus[6]~6_combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[52]~feeder_combout\);

-- Location: FF_X7_Y5_N2
\auto_signaltap_0|acq_data_in_reg[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(52));

-- Location: FF_X7_Y5_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(52),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][52]~q\);

-- Location: LABCELL_X7_Y5_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][52]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder_combout\);

-- Location: FF_X7_Y5_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][52]~q\);

-- Location: LABCELL_X7_Y5_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][52]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder_combout\);

-- Location: FF_X7_Y5_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~q\);

-- Location: FF_X7_Y5_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][52]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][52]~q\);

-- Location: FF_X11_Y5_N26
\auto_signaltap_0|acq_data_in_reg[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \memory|sram_data_bus[7]~7_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(53));

-- Location: LABCELL_X11_Y5_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(53),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder_combout\);

-- Location: FF_X11_Y5_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~q\);

-- Location: FF_X11_Y5_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][53]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~q\);

-- Location: FF_X10_Y5_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][53]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][53]~q\);

-- Location: LABCELL_X10_Y5_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][53]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder_combout\);

-- Location: FF_X10_Y5_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][53]~q\);

-- Location: LABCELL_X10_Y5_N21
\auto_signaltap_0|acq_data_in_reg[54]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[54]~feeder_combout\ = sram_state(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_sram_state(0),
	combout => \auto_signaltap_0|acq_data_in_reg[54]~feeder_combout\);

-- Location: FF_X10_Y5_N22
\auto_signaltap_0|acq_data_in_reg[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[54]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(54));

-- Location: LABCELL_X7_Y5_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(54),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder_combout\);

-- Location: FF_X7_Y5_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~q\);

-- Location: FF_X7_Y5_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][54]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~q\);

-- Location: FF_X7_Y5_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][54]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54]~q\);

-- Location: FF_X7_Y5_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][54]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][54]~q\);

-- Location: FF_X8_Y4_N37
\auto_signaltap_0|acq_data_in_reg[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => sram_state(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(55));

-- Location: LABCELL_X11_Y5_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(55),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder_combout\);

-- Location: FF_X11_Y5_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][55]~q\);

-- Location: LABCELL_X11_Y5_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][55]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder_combout\);

-- Location: FF_X11_Y5_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~q\);

-- Location: FF_X11_Y5_N8
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][55]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][55]~q\);

-- Location: LABCELL_X11_Y5_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][55]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder_combout\);

-- Location: FF_X11_Y5_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][55]~q\);

-- Location: MLABCELL_X8_Y8_N54
\auto_signaltap_0|acq_data_in_reg[56]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[56]~feeder_combout\ = ( sram_state(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_sram_state(2),
	combout => \auto_signaltap_0|acq_data_in_reg[56]~feeder_combout\);

-- Location: FF_X8_Y8_N56
\auto_signaltap_0|acq_data_in_reg[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(56));

-- Location: FF_X8_Y8_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|acq_data_in_reg\(56),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][56]~q\);

-- Location: LABCELL_X12_Y5_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][56]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder_combout\);

-- Location: FF_X12_Y5_N23
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][56]~q\);

-- Location: LABCELL_X9_Y5_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[1][56]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder_combout\);

-- Location: FF_X9_Y5_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][56]~q\);

-- Location: LABCELL_X9_Y5_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][56]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder_combout\);

-- Location: FF_X9_Y5_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][56]~q\);

-- Location: LABCELL_X10_Y3_N33
\auto_signaltap_0|acq_data_in_reg[57]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|acq_data_in_reg[57]~feeder_combout\ = ( \sys_clk~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_sys_clk~combout\,
	combout => \auto_signaltap_0|acq_data_in_reg[57]~feeder_combout\);

-- Location: FF_X10_Y3_N35
\auto_signaltap_0|acq_data_in_reg[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|acq_data_in_reg[57]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|acq_data_in_reg\(57));

-- Location: LABCELL_X10_Y3_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|ALT_INV_acq_data_in_reg\(57),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder_combout\);

-- Location: FF_X10_Y3_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][57]~q\);

-- Location: LABCELL_X10_Y2_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[0][57]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder_combout\);

-- Location: FF_X10_Y2_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~q\);

-- Location: FF_X10_Y2_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][57]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][57]~q\);

-- Location: LABCELL_X10_Y2_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_acq_data_in_pipe_reg[2][57]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder_combout\);

-- Location: FF_X10_Y2_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][57]~q\);

-- Location: M10K_X5_Y4_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a584:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 7,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 40,
	port_a_last_address => 127,
	port_a_logical_ram_depth => 128,
	port_a_logical_ram_width => 58,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 7,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 40,
	port_b_last_address => 127,
	port_b_logical_ram_depth => 128,
	port_b_logical_ram_width => 58,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	portbre => VCC,
	clk0 => \clock_divider|div_clks\(20),
	clk1 => \altera_internal_jtag~TCKUTAP\,
	ena0 => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q\,
	ena1 => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]~q\,
	portadatain => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTAADDR_bus\,
	portbaddr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a40_PORTBDATAOUT_bus\);

-- Location: LABCELL_X4_Y4_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a40~portbdataout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40]~feeder_combout\);

-- Location: LABCELL_X4_Y4_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a41\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41]~feeder_combout\);

-- Location: LABCELL_X4_Y4_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a42\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42]~feeder_combout\);

-- Location: LABCELL_X4_Y4_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a43\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43]~feeder_combout\);

-- Location: LABCELL_X4_Y4_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a44\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44]~feeder_combout\);

-- Location: LABCELL_X4_Y4_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a45\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45]~feeder_combout\);

-- Location: LABCELL_X4_Y4_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a46\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46]~feeder_combout\);

-- Location: LABCELL_X4_Y4_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a47\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47]~feeder_combout\);

-- Location: LABCELL_X4_Y4_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a48\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48]~feeder_combout\);

-- Location: LABCELL_X4_Y4_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a49\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49]~feeder_combout\);

-- Location: LABCELL_X4_Y4_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a50\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50]~feeder_combout\);

-- Location: LABCELL_X4_Y4_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a51\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51]~feeder_combout\);

-- Location: LABCELL_X4_Y4_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[52]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a52\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[52]~feeder_combout\);

-- Location: LABCELL_X4_Y4_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[53]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a53\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[53]~feeder_combout\);

-- Location: LABCELL_X4_Y4_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a54\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54]~feeder_combout\);

-- Location: LABCELL_X4_Y4_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[55]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a55\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[55]~feeder_combout\);

-- Location: LABCELL_X4_Y4_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[56]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a56\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[56]~feeder_combout\);

-- Location: MLABCELL_X3_Y3_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][4]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal1~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ALT_INV_ram_block1a57\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\);

-- Location: FF_X3_Y3_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[57]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(57));

-- Location: MLABCELL_X3_Y3_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111011111111111111101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][4]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_Equal1~0_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~combout\);

-- Location: FF_X4_Y4_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[56]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(57),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(56));

-- Location: FF_X4_Y4_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[55]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(56),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(55));

-- Location: FF_X4_Y4_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[54]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(55),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(54));

-- Location: FF_X4_Y4_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[53]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[53]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(54),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(53));

-- Location: FF_X4_Y4_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[52]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[52]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(53),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(52));

-- Location: FF_X4_Y4_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[51]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(52),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(51));

-- Location: FF_X4_Y4_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(51),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(50));

-- Location: FF_X4_Y4_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[49]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(50),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(49));

-- Location: FF_X4_Y4_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[48]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(49),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(48));

-- Location: FF_X4_Y4_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(48),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(47));

-- Location: FF_X4_Y4_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[46]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(47),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(46));

-- Location: FF_X4_Y4_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(46),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(45));

-- Location: FF_X4_Y4_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[44]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(45),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(44));

-- Location: FF_X4_Y4_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(44),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(43));

-- Location: FF_X4_Y4_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[42]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(43),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(42));

-- Location: FF_X4_Y4_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[41]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(42),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(41));

-- Location: FF_X4_Y4_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[40]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(41),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(40));

-- Location: FF_X4_Y4_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[39]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(40),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(39));

-- Location: FF_X4_Y3_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[38]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(39),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(38));

-- Location: FF_X4_Y3_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[37]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(38),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(37));

-- Location: FF_X4_Y3_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[36]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(37),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(36));

-- Location: FF_X4_Y3_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[35]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(36),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(35));

-- Location: FF_X4_Y3_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[34]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(35),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(34));

-- Location: FF_X4_Y3_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(34),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(33));

-- Location: FF_X4_Y3_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[32]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(33),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(32));

-- Location: FF_X4_Y3_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[31]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(32),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(31));

-- Location: FF_X4_Y3_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[30]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(31),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(30));

-- Location: FF_X4_Y3_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[29]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(30),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(29));

-- Location: FF_X4_Y3_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[28]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(29),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(28));

-- Location: FF_X4_Y3_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[27]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(28),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(27));

-- Location: FF_X4_Y3_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[26]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(27),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(26));

-- Location: FF_X4_Y3_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[25]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(26),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(25));

-- Location: FF_X4_Y3_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[24]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(25),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(24));

-- Location: FF_X4_Y3_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[23]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(24),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(23));

-- Location: FF_X4_Y3_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[22]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(23),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(22));

-- Location: FF_X4_Y3_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[21]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(22),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(21));

-- Location: FF_X4_Y3_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(21),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(20));

-- Location: FF_X6_Y3_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(20),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(19));

-- Location: FF_X6_Y3_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(19),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(18));

-- Location: FF_X6_Y3_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(18),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(17));

-- Location: FF_X6_Y3_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(17),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(16));

-- Location: FF_X6_Y3_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(16),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(15));

-- Location: FF_X6_Y3_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(15),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(14));

-- Location: FF_X6_Y3_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[13]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(14),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13));

-- Location: FF_X6_Y3_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(13),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12));

-- Location: FF_X6_Y3_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(12),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11));

-- Location: FF_X6_Y3_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(11),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10));

-- Location: FF_X6_Y3_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(10),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9));

-- Location: FF_X6_Y3_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(9),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8));

-- Location: FF_X6_Y3_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(8),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7));

-- Location: FF_X4_Y3_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(7),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6));

-- Location: FF_X6_Y3_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5));

-- Location: FF_X6_Y3_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4));

-- Location: FF_X6_Y3_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3));

-- Location: FF_X6_Y3_N20
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2));

-- Location: FF_X6_Y3_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1));

-- Location: FF_X6_Y3_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ALT_INV_ram_shift_load~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs\(0));

-- Location: LABCELL_X7_Y6_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|ALT_INV_dffs\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout\);

-- Location: LABCELL_X7_Y6_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\);

-- Location: FF_X7_Y6_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(14));

-- Location: LABCELL_X7_Y6_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(14),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout\);

-- Location: FF_X7_Y6_N59
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(13));

-- Location: LABCELL_X7_Y6_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(13),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout\);

-- Location: FF_X7_Y6_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(12));

-- Location: LABCELL_X7_Y6_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout\);

-- Location: FF_X7_Y6_N5
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(11));

-- Location: LABCELL_X7_Y6_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout\);

-- Location: FF_X7_Y6_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(10));

-- Location: LABCELL_X7_Y6_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout\);

-- Location: FF_X7_Y6_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(9));

-- Location: LABCELL_X7_Y6_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout\);

-- Location: FF_X7_Y6_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(8));

-- Location: LABCELL_X7_Y6_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout\);

-- Location: LABCELL_X10_Y4_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_condition_delay_reg\(3),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_run~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\);

-- Location: FF_X10_Y4_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~17_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6));

-- Location: FF_X7_Y6_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(6),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(7));

-- Location: LABCELL_X7_Y6_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout\);

-- Location: FF_X10_Y4_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~13_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5));

-- Location: FF_X7_Y6_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(5),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(6));

-- Location: LABCELL_X7_Y6_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout\);

-- Location: FF_X10_Y4_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4));

-- Location: FF_X7_Y6_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(4),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(5));

-- Location: LABCELL_X7_Y6_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout\);

-- Location: LABCELL_X10_Y6_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Add2~5_sumout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout\);

-- Location: FF_X10_Y6_N56
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3));

-- Location: FF_X7_Y6_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(3),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(4));

-- Location: LABCELL_X7_Y6_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout\);

-- Location: FF_X10_Y4_N14
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2));

-- Location: FF_X7_Y6_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(2),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(3));

-- Location: LABCELL_X7_Y6_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout\);

-- Location: FF_X10_Y4_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~25_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1));

-- Location: FF_X7_Y6_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(1),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(2));

-- Location: LABCELL_X7_Y6_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout\);

-- Location: FF_X10_Y4_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~21_sumout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0));

-- Location: FF_X7_Y6_N35
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig\(0),
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(1));

-- Location: LABCELL_X7_Y6_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout\);

-- Location: MLABCELL_X8_Y6_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_collect_data~combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:done~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout\);

-- Location: FF_X8_Y6_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y6_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_final_trigger_set~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_Equal1~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_process_0~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_buffer_manager:base_address[0]~DUPLICATE_q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|ALT_INV_is_buffer_wrapped_once_sig~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\);

-- Location: FF_X10_Y6_N44
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock_divider|div_clks\(20),
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\);

-- Location: FF_X7_Y6_N50
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q\,
	clrn => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_reset_all~q\,
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs\(0));

-- Location: MLABCELL_X6_Y1_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001010100010101000100000000010101010101010101010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout\);

-- Location: LABCELL_X7_Y1_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100101110111000100011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~1_combout\);

-- Location: FF_X6_Y1_N31
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~DUPLICATE_q\);

-- Location: FF_X6_Y1_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y1_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010100101010001010100001010100010101001010100010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\);

-- Location: FF_X6_Y1_N41
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~2_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(1));

-- Location: MLABCELL_X6_Y1_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100010001100110010001000111100001010000011110000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\);

-- Location: FF_X6_Y1_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~3_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(2));

-- Location: FF_X6_Y1_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(0));

-- Location: MLABCELL_X6_Y1_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010101000100000101000001010101011001100101000001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\);

-- Location: FF_X6_Y1_N29
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter\(3));

-- Location: MLABCELL_X6_Y1_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000110010111110100011001000110010001100100011001000110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~2_combout\);

-- Location: MLABCELL_X6_Y1_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001000000000001100100000000011111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~1_combout\);

-- Location: LABCELL_X9_Y2_N9
\auto_signaltap_0|~VCC\ : cyclonev_lcell_comb
-- Equation(s):
-- \auto_signaltap_0|~VCC~combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \auto_signaltap_0|~VCC~combout\);

-- Location: LABCELL_X7_Y1_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~DUPLICATE_q\,
	datad => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	dataf => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~3_combout\);

-- Location: LABCELL_X7_Y1_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~DUPLICATE_q\,
	datad => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	dataf => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout\);

-- Location: LABCELL_X7_Y1_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~DUPLICATE_q\,
	datad => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	dataf => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~9_combout\);

-- Location: MLABCELL_X6_Y1_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datad => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datae => \auto_signaltap_0|ALT_INV_~GND~combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout\);

-- Location: MLABCELL_X6_Y1_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datad => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datae => \auto_signaltap_0|ALT_INV_~GND~combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout\);

-- Location: MLABCELL_X6_Y1_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011000010101001101110001010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[3]~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[3]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~12_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~13_combout\,
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\);

-- Location: MLABCELL_X6_Y1_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~5_combout\);

-- Location: FF_X6_Y1_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(3));

-- Location: MLABCELL_X6_Y1_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000000100100011000010011010101110001001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[3]~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[3]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~10_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~9_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\);

-- Location: FF_X6_Y1_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(2));

-- Location: LABCELL_X7_Y1_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000111111001101011111010111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~DUPLICATE_q\,
	datad => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	dataf => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout\);

-- Location: MLABCELL_X6_Y1_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datad => \auto_signaltap_0|ALT_INV_~GND~combout\,
	datae => \auto_signaltap_0|ALT_INV_~GND~combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout\);

-- Location: MLABCELL_X6_Y1_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001101000101011001110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[3]~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[3]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(2),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~7_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~6_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\);

-- Location: FF_X6_Y1_N16
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~8_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(1));

-- Location: MLABCELL_X6_Y1_N33
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter[1]~DUPLICATE_q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_word_counter\(0),
	datad => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	datae => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	dataf => \auto_signaltap_0|ALT_INV_~VCC~combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~0_combout\);

-- Location: MLABCELL_X6_Y1_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001101000110010101110100011001010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[3]~2_combout\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR[3]~1_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~3_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(1),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\);

-- Location: FF_X6_Y1_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR\(0));

-- Location: LABCELL_X7_Y6_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111101010000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|ALT_INV_dffs\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][4]~q\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|ALT_INV_WORD_SR\(0),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][5]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout\);

-- Location: MLABCELL_X6_Y6_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][3]~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][8]~q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][7]~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout\);

-- Location: MLABCELL_X3_Y2_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(0),
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout\);

-- Location: MLABCELL_X3_Y2_N30
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111101011111010111111111010010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][9]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\);

-- Location: MLABCELL_X3_Y2_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][9]~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\);

-- Location: MLABCELL_X3_Y2_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111110111111101111111011101111111111101110111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_LessThan0~6_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][9]~q\,
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout\);

-- Location: FF_X3_Y2_N32
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(12));

-- Location: FF_X3_Y2_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(12),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(11));

-- Location: MLABCELL_X3_Y2_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder_combout\);

-- Location: FF_X3_Y2_N46
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10]~feeder_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(10));

-- Location: FF_X3_Y2_N13
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(10),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(9));

-- Location: FF_X3_Y2_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(9),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8));

-- Location: FF_X3_Y2_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(8),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7));

-- Location: FF_X3_Y2_N34
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(7),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(6));

-- Location: MLABCELL_X3_Y2_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011111011000101011110101000011011000001001110101000010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][9]~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0),
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(6),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\);

-- Location: FF_X3_Y2_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5));

-- Location: FF_X3_Y2_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(5),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4));

-- Location: FF_X3_Y2_N38
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(4),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3));

-- Location: FF_X3_Y2_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(3),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2));

-- Location: FF_X3_Y2_N11
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(2),
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(1));

-- Location: MLABCELL_X3_Y2_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110001111111101100111000000010110011100000000100110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][9]~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~6_combout\,
	datad => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0),
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(1),
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\);

-- Location: FF_X3_Y2_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout\,
	sclr => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen~0_combout\,
	sload => VCC,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr[2]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr\(0));

-- Location: LABCELL_X4_Y6_N24
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(0),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout\);

-- Location: LABCELL_X4_Y6_N21
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(1),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout\);

-- Location: LABCELL_X4_Y6_N18
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(2),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout\);

-- Location: LABCELL_X4_Y6_N0
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout\);

-- Location: LABCELL_X4_Y6_N3
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(4),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout\);

-- Location: LABCELL_X4_Y6_N42
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(5),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout\);

-- Location: LABCELL_X4_Y6_N45
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(6),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout\);

-- Location: LABCELL_X4_Y6_N48
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(7),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout\);

-- Location: LABCELL_X4_Y6_N51
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(8),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout\);

-- Location: LABCELL_X4_Y6_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(9),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout\);

-- Location: LABCELL_X4_Y6_N57
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(10),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout\);

-- Location: LABCELL_X4_Y6_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(11),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout\);

-- Location: LABCELL_X4_Y6_N39
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|ALT_INV_lfsr\(12),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout\);

-- Location: LABCELL_X4_Y6_N9
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001101000011110000110100001111000011010000111100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\);

-- Location: LABCELL_X4_Y6_N12
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][9]~q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\);

-- Location: FF_X4_Y6_N10
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(15));

-- Location: LABCELL_X4_Y6_N6
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001101000011110000110100001111000011010000111100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(15),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\);

-- Location: FF_X4_Y6_N7
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(14));

-- Location: LABCELL_X4_Y6_N27
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110001001100110011000100110011001100010011001100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(14),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout\);

-- Location: FF_X4_Y6_N28
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~1_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(13));

-- Location: LABCELL_X4_Y6_N15
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_node_ena[1]~reg0_q\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout\);

-- Location: FF_X4_Y6_N40
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(13),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(12));

-- Location: FF_X4_Y6_N37
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(12),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(11));

-- Location: FF_X4_Y6_N58
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(11),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(10));

-- Location: FF_X4_Y6_N55
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(10),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(9));

-- Location: FF_X4_Y6_N52
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(9),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(8));

-- Location: FF_X4_Y6_N49
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(8),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(7));

-- Location: FF_X4_Y6_N47
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(7),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(6));

-- Location: FF_X4_Y6_N43
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(6),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(5));

-- Location: FF_X4_Y6_N4
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(5),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(4));

-- Location: FF_X4_Y6_N1
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(4),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(3));

-- Location: FF_X4_Y6_N19
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(3),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(2));

-- Location: FF_X4_Y6_N22
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(2),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(1));

-- Location: FF_X4_Y6_N25
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~feeder_combout\,
	asdata => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(1),
	sload => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_cdr~0_combout\,
	ena => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg\(0));

-- Location: MLABCELL_X3_Y1_N36
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|ALT_INV_dffs\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_bypass_reg_out~q\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~0_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_status_shift_enable~0_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout\);

-- Location: MLABCELL_X3_Y2_N54
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101111111110101010100110011010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_crc_val_shift_reg\(0),
	datab => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~3_combout\,
	datac => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~2_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irf_reg[1][9]~q\,
	datae => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~4_combout\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~1_combout\,
	combout => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout\);

-- Location: LABCELL_X4_Y2_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(10),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ALT_INV_tdo_internal~5_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~2_combout\);

-- Location: LABCELL_X1_Y3_N27
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3_combout\);

-- Location: LABCELL_X1_Y3_N45
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010000011100110101000001110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout\);

-- Location: FF_X1_Y3_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~3_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(1));

-- Location: LABCELL_X1_Y3_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100010001010101010101010101000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2_combout\);

-- Location: FF_X1_Y3_N52
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~2_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(2));

-- Location: LABCELL_X1_Y3_N33
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000010101010000000001010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0_combout\);

-- Location: FF_X1_Y3_N10
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~0_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(3));

-- Location: LABCELL_X1_Y3_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000001010000010100000101000001010000010100000101000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5_combout\);

-- Location: FF_X1_Y3_N38
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(4));

-- Location: LABCELL_X1_Y3_N6
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4_combout\);

-- Location: FF_X1_Y3_N41
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~4_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter\(0));

-- Location: LABCELL_X1_Y3_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~0_combout\);

-- Location: LABCELL_X1_Y3_N39
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000110000001100000011010000110110001100000011000000110100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(4),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~3_combout\);

-- Location: FF_X1_Y3_N37
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter~5_combout\,
	sload => VCC,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|word_counter[4]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y3_N33
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101111111110101010000000001010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter[4]~DUPLICATE_q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~6_combout\);

-- Location: LABCELL_X1_Y3_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~6_combout\,
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\);

-- Location: LABCELL_X1_Y3_N42
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_dr_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2_combout\);

-- Location: FF_X1_Y3_N31
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(3));

-- Location: LABCELL_X1_Y3_N12
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001010000000110011001100110010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(3),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_word_counter\(1),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\);

-- Location: FF_X1_Y3_N13
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~5_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(2));

-- Location: LABCELL_X1_Y3_N57
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000111111000000000011111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~3_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\);

-- Location: FF_X1_Y3_N58
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~4_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(1));

-- Location: LABCELL_X1_Y3_N54
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR~0_combout\,
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\);

-- Location: FF_X1_Y3_N55
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|WORD_SR\(0));

-- Location: LABCELL_X4_Y2_N9
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|Equal3~0_combout\);

-- Location: MLABCELL_X8_Y2_N39
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\);

-- Location: MLABCELL_X8_Y2_N0
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\);

-- Location: FF_X8_Y2_N40
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(3));

-- Location: MLABCELL_X8_Y2_N36
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(3),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\);

-- Location: FF_X8_Y2_N37
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(2));

-- Location: MLABCELL_X8_Y2_N18
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(2),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\);

-- Location: FF_X8_Y2_N19
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(1));

-- Location: MLABCELL_X8_Y2_N21
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(1),
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\);

-- Location: FF_X8_Y2_N22
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg\(0));

-- Location: LABCELL_X4_Y2_N3
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(0),
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(2),
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_hub_minor_ver_reg\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~0_combout\);

-- Location: LABCELL_X4_Y2_N30
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0111111100110011001111110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~1_combout\,
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~2_combout\,
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg|ALT_INV_WORD_SR\(0),
	datad => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_irsr_reg\(10),
	datae => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_Equal3~0_combout\,
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_virtual_ir_scan_reg~q\,
	datag => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~0_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~3_combout\);

-- Location: LABCELL_X1_Y2_N51
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~3_combout\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\);

-- Location: FF_X1_Y2_N53
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~7_combout\,
	clrn => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~q\);

-- Location: LABCELL_X1_Y2_N15
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_tdo~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell_combout\);

-- Location: LABCELL_X56_Y36_N0
\auto_hub|~GND\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;

-- Location: MLABCELL_X6_Y2_N57
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|ALT_INV_clr_reg~q\,
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell_combout\);

-- Location: LABCELL_X1_Y2_N48
\auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|ALT_INV_state\(0),
	combout => \auto_hub|jtag_hub_gen:sld_jtag_hub_inst|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: MLABCELL_X52_Y36_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


