

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_96_4_VITIS_LOOP_96_5'
================================================================
* Date:           Thu May 22 16:58:30 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                      |
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+
    |   119817|   119817|  1.198 ms|  1.198 ms|  119814|  119814|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_96_4_VITIS_LOOP_96_5  |   119815|   119815|        14|          6|          1|  19968|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 6, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.66>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [lstm_hls/rnn.cpp:96]   --->   Operation 17 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [lstm_hls/rnn.cpp:96]   --->   Operation 18 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 19 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add3730 = alloca i32 1"   --->   Operation 20 'alloca' 'add3730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln96 = store i8 0, i8 %r" [lstm_hls/rnn.cpp:96]   --->   Operation 22 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln96 = store i8 0, i8 %c" [lstm_hls/rnn.cpp:96]   --->   Operation 23 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc38"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i15 %indvar_flatten" [lstm_hls/rnn.cpp:96]   --->   Operation 25 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.94ns)   --->   "%icmp_ln96 = icmp_eq  i15 %indvar_flatten_load, i15 19968" [lstm_hls/rnn.cpp:96]   --->   Operation 26 'icmp' 'icmp_ln96' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.94ns)   --->   "%add_ln96_3 = add i15 %indvar_flatten_load, i15 1" [lstm_hls/rnn.cpp:96]   --->   Operation 27 'add' 'add_ln96_3' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96, void %for.inc41, void %for.inc.i.preheader.exitStub" [lstm_hls/rnn.cpp:96]   --->   Operation 28 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%c_load = load i8 %c" [lstm_hls/rnn.cpp:96]   --->   Operation 29 'load' 'c_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%r_load = load i8 %r" [lstm_hls/rnn.cpp:96]   --->   Operation 30 'load' 'r_load' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.91ns)   --->   "%add_ln96 = add i8 %r_load, i8 1" [lstm_hls/rnn.cpp:96]   --->   Operation 31 'add' 'add_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.91ns)   --->   "%icmp_ln96_1 = icmp_eq  i8 %c_load, i8 156" [lstm_hls/rnn.cpp:96]   --->   Operation 32 'icmp' 'icmp_ln96_1' <Predicate = (!icmp_ln96)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.24ns)   --->   "%select_ln96 = select i1 %icmp_ln96_1, i8 0, i8 %c_load" [lstm_hls/rnn.cpp:96]   --->   Operation 33 'select' 'select_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.24ns)   --->   "%select_ln96_1 = select i1 %icmp_ln96_1, i8 %add_ln96, i8 %r_load" [lstm_hls/rnn.cpp:96]   --->   Operation 34 'select' 'select_ln96_1' <Predicate = (!icmp_ln96)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.91ns)   --->   "%first_iter_0 = icmp_eq  i8 %select_ln96, i8 0" [lstm_hls/rnn.cpp:96]   --->   Operation 35 'icmp' 'first_iter_0' <Predicate = (!icmp_ln96)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %first_iter_0, void %for.inc38.split, void %for.first.iter.for.inc38" [lstm_hls/rnn.cpp:96]   --->   Operation 36 'br' 'br_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln96 = store i15 %add_ln96_3, i15 %indvar_flatten" [lstm_hls/rnn.cpp:96]   --->   Operation 37 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.29>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_96_4_VITIS_LOOP_96_5_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 19968, i64 19968, i64 19968"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i8 %select_ln96_1" [lstm_hls/rnn.cpp:96]   --->   Operation 40 'zext' 'zext_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%select_ln96_1_cast = zext i8 %select_ln96_1" [lstm_hls/rnn.cpp:96]   --->   Operation 41 'zext' 'select_ln96_1_cast' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (4.35ns)   --->   "%mul_ln96 = mul i15 %select_ln96_1_cast, i15 156" [lstm_hls/rnn.cpp:96]   --->   Operation 42 'mul' 'mul_ln96' <Predicate = (!icmp_ln96)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%gate_f_addr = getelementptr i32 %gate_f, i64 0, i64 %zext_ln96" [lstm_hls/rnn.cpp:96]   --->   Operation 43 'getelementptr' 'gate_f_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%gate_f_load = load i7 %gate_f_addr" [lstm_hls/rnn.cpp:96]   --->   Operation 44 'load' 'gate_f_load' <Predicate = (!icmp_ln96 & first_iter_0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln96_1 = zext i8 %select_ln96" [lstm_hls/rnn.cpp:96]   --->   Operation 45 'zext' 'zext_ln96_1' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln96_2 = zext i8 %select_ln96" [lstm_hls/rnn.cpp:96]   --->   Operation 46 'zext' 'zext_ln96_2' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.94ns)   --->   "%add_ln96_2 = add i15 %mul_ln96, i15 %zext_ln96_2" [lstm_hls/rnn.cpp:96]   --->   Operation 47 'add' 'add_ln96_2' <Predicate = (!icmp_ln96)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%vec_i_addr = getelementptr i32 %vec_i, i64 0, i64 %zext_ln96_1" [lstm_hls/rnn.cpp:96]   --->   Operation 48 'getelementptr' 'vec_i_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%vec_i_load = load i8 %vec_i_addr" [lstm_hls/rnn.cpp:96]   --->   Operation 49 'load' 'vec_i_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>
ST_2 : Operation 50 [1/1] (1.91ns)   --->   "%add_ln96_1 = add i8 %select_ln96, i8 1" [lstm_hls/rnn.cpp:96]   --->   Operation 50 'add' 'add_ln96_1' <Predicate = (!icmp_ln96)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.91ns)   --->   "%icmp_ln96_2 = icmp_eq  i8 %add_ln96_1, i8 156" [lstm_hls/rnn.cpp:96]   --->   Operation 51 'icmp' 'icmp_ln96_2' <Predicate = (!icmp_ln96)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln96 = br i1 %icmp_ln96_2, void %new.latch.for.inc38.split, void %last.iter.for.inc38.split" [lstm_hls/rnn.cpp:96]   --->   Operation 52 'br' 'br_ln96' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln96 = store i8 %select_ln96_1, i8 %r" [lstm_hls/rnn.cpp:96]   --->   Operation 53 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.58>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln96 = store i8 %add_ln96_1, i8 %c" [lstm_hls/rnn.cpp:96]   --->   Operation 54 'store' 'store_ln96' <Predicate = (!icmp_ln96)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 55 [1/2] ( I:3.25ns O:3.25ns )   --->   "%gate_f_load = load i7 %gate_f_addr" [lstm_hls/rnn.cpp:96]   --->   Operation 55 'load' 'gate_f_load' <Predicate = (!icmp_ln96 & first_iter_0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln96_3 = zext i15 %add_ln96_2" [lstm_hls/rnn.cpp:96]   --->   Operation 56 'zext' 'zext_ln96_3' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%Weight0_f_addr = getelementptr i32 %Weight0_f, i64 0, i64 %zext_ln96_3" [lstm_hls/rnn.cpp:96]   --->   Operation 57 'getelementptr' 'Weight0_f_addr' <Predicate = (!icmp_ln96)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (3.25ns)   --->   "%Weight0_f_load = load i15 %Weight0_f_addr" [lstm_hls/rnn.cpp:96]   --->   Operation 58 'load' 'Weight0_f_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 19968> <ROM>
ST_3 : Operation 59 [1/2] ( I:3.25ns O:3.25ns )   --->   "%vec_i_load = load i8 %vec_i_addr" [lstm_hls/rnn.cpp:96]   --->   Operation 59 'load' 'vec_i_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 156> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 60 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Weight0_f_load = load i15 %Weight0_f_addr" [lstm_hls/rnn.cpp:96]   --->   Operation 60 'load' 'Weight0_f_load' <Predicate = (!icmp_ln96)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 19968> <ROM>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 61 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %Weight0_f_load, i32 %vec_i_load" [lstm_hls/rnn.cpp:96]   --->   Operation 61 'fmul' 'mul1' <Predicate = (!icmp_ln96)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 62 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %Weight0_f_load, i32 %vec_i_load" [lstm_hls/rnn.cpp:96]   --->   Operation 62 'fmul' 'mul1' <Predicate = (!icmp_ln96)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 63 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %Weight0_f_load, i32 %vec_i_load" [lstm_hls/rnn.cpp:96]   --->   Operation 63 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 %gate_f_load, i32 %add3730" [lstm_hls/rnn.cpp:96]   --->   Operation 64 'store' 'store_ln96' <Predicate = (first_iter_0)> <Delay = 1.58>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc38.split" [lstm_hls/rnn.cpp:96]   --->   Operation 65 'br' 'br_ln96' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_8 : Operation 66 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %Weight0_f_load, i32 %vec_i_load" [lstm_hls/rnn.cpp:96]   --->   Operation 66 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln96)> <Delay = 1.58>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%add3730_load = load i32 %add3730" [lstm_hls/rnn.cpp:96]   --->   Operation 67 'load' 'add3730_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %add3730_load, i32 %mul1" [lstm_hls/rnn.cpp:96]   --->   Operation 68 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 69 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %add3730_load, i32 %mul1" [lstm_hls/rnn.cpp:96]   --->   Operation 69 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 70 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %add3730_load, i32 %mul1" [lstm_hls/rnn.cpp:96]   --->   Operation 70 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 71 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %add3730_load, i32 %mul1" [lstm_hls/rnn.cpp:96]   --->   Operation 71 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%specpipeline_ln96 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [lstm_hls/rnn.cpp:96]   --->   Operation 72 'specpipeline' 'specpipeline_ln96' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 73 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %add3730_load, i32 %mul1" [lstm_hls/rnn.cpp:96]   --->   Operation 73 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.25>
ST_14 : Operation 74 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln96 = store i32 %add1, i7 %gate_f_addr" [lstm_hls/rnn.cpp:96]   --->   Operation 74 'store' 'store_ln96' <Predicate = (icmp_ln96_2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_14 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln96 = br void %new.latch.for.inc38.split" [lstm_hls/rnn.cpp:96]   --->   Operation 75 'br' 'br_ln96' <Predicate = (icmp_ln96_2)> <Delay = 0.00>
ST_14 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln96 = store i32 %add1, i32 %add3730" [lstm_hls/rnn.cpp:96]   --->   Operation 76 'store' 'store_ln96' <Predicate = true> <Delay = 1.58>
ST_14 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc38" [lstm_hls/rnn.cpp:96]   --->   Operation 77 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.666ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln96', lstm_hls/rnn.cpp:96) of constant 0 on local variable 'c', lstm_hls/rnn.cpp:96 [10]  (1.588 ns)
	'load' operation 8 bit ('c_load', lstm_hls/rnn.cpp:96) on local variable 'c', lstm_hls/rnn.cpp:96 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln96_1', lstm_hls/rnn.cpp:96) [23]  (1.915 ns)
	'select' operation 8 bit ('select_ln96', lstm_hls/rnn.cpp:96) [24]  (1.248 ns)
	'icmp' operation 1 bit ('first_iter_0', lstm_hls/rnn.cpp:96) [26]  (1.915 ns)

 <State 2>: 6.294ns
The critical path consists of the following:
	'mul' operation 15 bit ('mul_ln96', lstm_hls/rnn.cpp:96) [29]  (4.350 ns)
	'add' operation 15 bit ('add_ln96_2', lstm_hls/rnn.cpp:96) [40]  (1.944 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('gate_f_load', lstm_hls/rnn.cpp:96) on array 'gate_f' [33]  (3.254 ns)

 <State 4>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Weight0_f_load', lstm_hls/rnn.cpp:96) on array 'Weight0_f' [44]  (3.254 ns)

 <State 5>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', lstm_hls/rnn.cpp:96) [47]  (5.702 ns)

 <State 6>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', lstm_hls/rnn.cpp:96) [47]  (5.702 ns)

 <State 7>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', lstm_hls/rnn.cpp:96) [47]  (5.702 ns)

 <State 8>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul1', lstm_hls/rnn.cpp:96) [47]  (5.702 ns)

 <State 9>: 7.256ns
The critical path consists of the following:
	'load' operation 32 bit ('add3730_load', lstm_hls/rnn.cpp:96) on local variable 'add3730' [37]  (0.000 ns)
	'fadd' operation 32 bit ('add1', lstm_hls/rnn.cpp:96) [48]  (7.256 ns)

 <State 10>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', lstm_hls/rnn.cpp:96) [48]  (7.256 ns)

 <State 11>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', lstm_hls/rnn.cpp:96) [48]  (7.256 ns)

 <State 12>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', lstm_hls/rnn.cpp:96) [48]  (7.256 ns)

 <State 13>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add1', lstm_hls/rnn.cpp:96) [48]  (7.256 ns)

 <State 14>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln96', lstm_hls/rnn.cpp:96) of variable 'add1', lstm_hls/rnn.cpp:96 on array 'gate_f' [53]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
