5 c 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd mbit_sel3.1.vcd -o mbit_sel3.1.cdd -v mbit_sel3.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" mbit_sel3.1.v 1 18 1
2 1 6 320033 1 0 1008 0 0 32 52 5 14 0 0 0 0 0 0
2 2 6 2e0030 1 0 1008 0 0 32 52 11 14 0 0 0 0 0 0
2 3 6 2c0034 2 24 1208 1 2 3 9 b
2 4 6 270028 1 0 1008 0 0 32 52 5 4 0 0 0 0 0 0
2 5 6 240025 1 0 1008 0 0 32 52 51 5 0 0 0 0 0 0
2 6 6 220029 2 24 1208 4 5 27 9 b
2 7 6 1c001e 1 0 1008 0 0 32 52 14 14 0 0 0 0 0 0
2 8 6 18001a 1 0 1008 0 0 32 52 14 15 0 0 0 0 0 0
2 9 6 16001f 2 24 1208 7 8 17 9 b
2 10 6 110012 1 0 1008 0 0 32 52 0 14 0 0 0 0 0 0
2 11 6 e000f 1 0 1008 0 0 32 52 1 14 0 0 0 0 0 0
2 12 6 c0013 2 24 1208 10 11 2 9 b
2 13 6 c001f 2 31 1208 9 12 19 26 5aaa 1eaa d2aa 87aa 612a
2 14 6 c0029 2 31 1208 6 13 46 26 3caa 5aaa 78aa 96aa b4aa d2aa f0aa a5aa 87aa 69aa 4baa 300a
2 15 6 c0034 2 31 1208 3 14 49 26 c3aa 96aa a5aa b4aa c3aa d2aa e1aa 78aa 5aaa 4baa 3caa a5aa 1002
2 16 6 b0035 2 26 1008 15 0 49 26 c3aa 96aa a5aa b4aa c3aa d2aa e1aa 78aa 5aaa 4baa 3caa a5aa 1002
2 17 6 70007 0 1 1400 0 0 49 9 a
2 18 6 70035 2 35 a 16 17
1 a 3 3000f 1 0 48 0 49 25 aa aa aa aa aa aa aa aa aa aa aa aa 2
1 b 4 3000f 1 0 127 0 128 25 aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa aa
4 18 f 18 18
3 1 main.$u0 "main.$u0" mbit_sel3.1.v 0 16 1
