INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MuhammetAliVarlik/AYBU/Vivado_Projects/LFSR32bit/LFSR32bit.srcs/sources_1/new/LFSR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MuhammetAliVarlik/AYBU/Vivado_Projects/LFSR32bit/LFSR32bit.srcs/sources_1/new/LFSR32bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LFSR32bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MuhammetAliVarlik/AYBU/Vivado_Projects/LFSR32bit/LFSR32bit.srcs/sim_1/new/LFSR32bitsSim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSFR32Sim
