# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/design_Lab1_2_1/design_Lab1_2_1.bd
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_Lab1_2_1 || ORIG_REF_NAME==design_Lab1_2_1}]

# IP: bd/design_Lab1_2_1/ip/design_Lab1_2_1_processing_system7_0_0/design_Lab1_2_1_processing_system7_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_Lab1_2_1_processing_system7_0_0 || ORIG_REF_NAME==design_Lab1_2_1_processing_system7_0_0}]

# IP: bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_0/design_Lab1_2_1_axi_gpio_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_Lab1_2_1_axi_gpio_0_0 || ORIG_REF_NAME==design_Lab1_2_1_axi_gpio_0_0}]

# IP: bd/design_Lab1_2_1/ip/design_Lab1_2_1_processing_system7_0_axi_periph_0/design_Lab1_2_1_processing_system7_0_axi_periph_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_Lab1_2_1_processing_system7_0_axi_periph_0 || ORIG_REF_NAME==design_Lab1_2_1_processing_system7_0_axi_periph_0}]

# IP: bd/design_Lab1_2_1/ip/design_Lab1_2_1_rst_processing_system7_0_100M_0/design_Lab1_2_1_rst_processing_system7_0_100M_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_Lab1_2_1_rst_processing_system7_0_100M_0 || ORIG_REF_NAME==design_Lab1_2_1_rst_processing_system7_0_100M_0}]

# IP: bd/design_Lab1_2_1/ip/design_Lab1_2_1_xbar_2/design_Lab1_2_1_xbar_2.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_Lab1_2_1_xbar_2 || ORIG_REF_NAME==design_Lab1_2_1_xbar_2}]

# IP: bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_1/design_Lab1_2_1_axi_gpio_0_1.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_Lab1_2_1_axi_gpio_0_1 || ORIG_REF_NAME==design_Lab1_2_1_axi_gpio_0_1}]

# IP: bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_2/design_Lab1_2_1_axi_gpio_0_2.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_Lab1_2_1_axi_gpio_0_2 || ORIG_REF_NAME==design_Lab1_2_1_axi_gpio_0_2}]

# IP: bd/design_Lab1_2_1/ip/design_Lab1_2_1_auto_pc_2/design_Lab1_2_1_auto_pc_2.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==design_Lab1_2_1_auto_pc_2 || ORIG_REF_NAME==design_Lab1_2_1_auto_pc_2}]

# XDC: bd/design_Lab1_2_1/ip/design_Lab1_2_1_processing_system7_0_0/design_Lab1_2_1_processing_system7_0_0.xdc
set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==design_Lab1_2_1_processing_system7_0_0 || ORIG_REF_NAME==design_Lab1_2_1_processing_system7_0_0}] {/inst }]/inst ]]

# XDC: bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_0/design_Lab1_2_1_axi_gpio_0_0_ooc.xdc

# XDC: bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_0/design_Lab1_2_1_axi_gpio_0_0.xdc
set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==design_Lab1_2_1_axi_gpio_0_0 || ORIG_REF_NAME==design_Lab1_2_1_axi_gpio_0_0}] {/U0 }]/U0 ]]

# XDC: bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_0/design_Lab1_2_1_axi_gpio_0_0_board.xdc
#dup# set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==design_Lab1_2_1_axi_gpio_0_0 || ORIG_REF_NAME==design_Lab1_2_1_axi_gpio_0_0}] {/U0 }]/U0 ]]

# XDC: bd/design_Lab1_2_1/ip/design_Lab1_2_1_rst_processing_system7_0_100M_0/design_Lab1_2_1_rst_processing_system7_0_100M_0.xdc
set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==design_Lab1_2_1_rst_processing_system7_0_100M_0 || ORIG_REF_NAME==design_Lab1_2_1_rst_processing_system7_0_100M_0}] {/U0 }]/U0 ]]

# XDC: bd/design_Lab1_2_1/ip/design_Lab1_2_1_rst_processing_system7_0_100M_0/design_Lab1_2_1_rst_processing_system7_0_100M_0_ooc.xdc

# XDC: bd/design_Lab1_2_1/ip/design_Lab1_2_1_rst_processing_system7_0_100M_0/design_Lab1_2_1_rst_processing_system7_0_100M_0_board.xdc
#dup# set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==design_Lab1_2_1_rst_processing_system7_0_100M_0 || ORIG_REF_NAME==design_Lab1_2_1_rst_processing_system7_0_100M_0}] {/U0 }]/U0 ]]

# XDC: bd/design_Lab1_2_1/ip/design_Lab1_2_1_xbar_2/design_Lab1_2_1_xbar_2_ooc.xdc

# XDC: bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_1/design_Lab1_2_1_axi_gpio_0_1_ooc.xdc

# XDC: bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_1/design_Lab1_2_1_axi_gpio_0_1.xdc
set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==design_Lab1_2_1_axi_gpio_0_1 || ORIG_REF_NAME==design_Lab1_2_1_axi_gpio_0_1}] {/U0 }]/U0 ]]

# XDC: bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_1/design_Lab1_2_1_axi_gpio_0_1_board.xdc
#dup# set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==design_Lab1_2_1_axi_gpio_0_1 || ORIG_REF_NAME==design_Lab1_2_1_axi_gpio_0_1}] {/U0 }]/U0 ]]

# XDC: bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_2/design_Lab1_2_1_axi_gpio_0_2_ooc.xdc

# XDC: bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_2/design_Lab1_2_1_axi_gpio_0_2.xdc
set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==design_Lab1_2_1_axi_gpio_0_2 || ORIG_REF_NAME==design_Lab1_2_1_axi_gpio_0_2}] {/U0 }]/U0 ]]

# XDC: bd/design_Lab1_2_1/ip/design_Lab1_2_1_axi_gpio_0_2/design_Lab1_2_1_axi_gpio_0_2_board.xdc
#dup# set_property DONT_TOUCH TRUE [get_cells [split [join [get_cells -hier -filter {REF_NAME==design_Lab1_2_1_axi_gpio_0_2 || ORIG_REF_NAME==design_Lab1_2_1_axi_gpio_0_2}] {/U0 }]/U0 ]]

# XDC: bd/design_Lab1_2_1/ip/design_Lab1_2_1_auto_pc_2/design_Lab1_2_1_auto_pc_2_ooc.xdc

# XDC: bd/design_Lab1_2_1/design_Lab1_2_1_ooc.xdc
