
11_DHT11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005088  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ec  08005228  08005228  00006228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005314  08005314  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005314  08005314  00006314  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800531c  0800531c  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800531c  0800531c  0000631c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005320  08005320  00006320  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005324  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000025c  20000068  0800538c  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002c4  0800538c  000072c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010877  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029df  00000000  00000000  0001790f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f28  00000000  00000000  0001a2f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bc9  00000000  00000000  0001b218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018686  00000000  00000000  0001bde1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001328a  00000000  00000000  00034467  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092607  00000000  00000000  000476f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d9cf8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000047ec  00000000  00000000  000d9d3c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000de528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005210 	.word	0x08005210

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08005210 	.word	0x08005210

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000290:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <lcd_command>:
#include"I2C_LCD.h"

extern I2C_HandleTypeDef hi2c1;

void lcd_command(uint8_t command)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af02      	add	r7, sp, #8
 80005b2:	4603      	mov	r3, r0
 80005b4:	71fb      	strb	r3, [r7, #7]
	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = command & 0xf0;
 80005b6:	79fb      	ldrb	r3, [r7, #7]
 80005b8:	f023 030f 	bic.w	r3, r3, #15
 80005bc:	73fb      	strb	r3, [r7, #15]
	low_nibble = (command << 4) & 0xf0;
 80005be:	79fb      	ldrb	r3, [r7, #7]
 80005c0:	011b      	lsls	r3, r3, #4
 80005c2:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x04 | 0x08;  //en = 1, rs = 0 , rw=0, backlight=1
 80005c4:	7bfb      	ldrb	r3, [r7, #15]
 80005c6:	f043 030c 	orr.w	r3, r3, #12
 80005ca:	b2db      	uxtb	r3, r3
 80005cc:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x00 | 0x08;  //en = 1, rs = 0 , rw=0, backlight=1
 80005ce:	7bfb      	ldrb	r3, [r7, #15]
 80005d0:	f043 0308 	orr.w	r3, r3, #8
 80005d4:	b2db      	uxtb	r3, r3
 80005d6:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x04 | 0x08;  //en = 1, rs = 0 , rw=0, backlight=1
 80005d8:	7bbb      	ldrb	r3, [r7, #14]
 80005da:	f043 030c 	orr.w	r3, r3, #12
 80005de:	b2db      	uxtb	r3, r3
 80005e0:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x00 | 0x08;  //en = 1, rs = 0 , rw=0, backlight=1
 80005e2:	7bbb      	ldrb	r3, [r7, #14]
 80005e4:	f043 0308 	orr.w	r3, r3, #8
 80005e8:	b2db      	uxtb	r3, r3
 80005ea:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS , i2c_buffer, 4, 100) != HAL_OK);
 80005ec:	bf00      	nop
 80005ee:	f107 0208 	add.w	r2, r7, #8
 80005f2:	2364      	movs	r3, #100	@ 0x64
 80005f4:	9300      	str	r3, [sp, #0]
 80005f6:	2304      	movs	r3, #4
 80005f8:	214e      	movs	r1, #78	@ 0x4e
 80005fa:	4805      	ldr	r0, [pc, #20]	@ (8000610 <lcd_command+0x64>)
 80005fc:	f001 fb42 	bl	8001c84 <HAL_I2C_Master_Transmit>
 8000600:	4603      	mov	r3, r0
 8000602:	2b00      	cmp	r3, #0
 8000604:	d1f3      	bne.n	80005ee <lcd_command+0x42>
}
 8000606:	bf00      	nop
 8000608:	bf00      	nop
 800060a:	3710      	adds	r7, #16
 800060c:	46bd      	mov	sp, r7
 800060e:	bd80      	pop	{r7, pc}
 8000610:	20000084 	.word	0x20000084

08000614 <lcd_data>:

void lcd_data(uint8_t data)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b086      	sub	sp, #24
 8000618:	af02      	add	r7, sp, #8
 800061a:	4603      	mov	r3, r0
 800061c:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = data & 0xf0;
 800061e:	79fb      	ldrb	r3, [r7, #7]
 8000620:	f023 030f 	bic.w	r3, r3, #15
 8000624:	73fb      	strb	r3, [r7, #15]
	low_nibble = (data << 4) & 0xf0;
 8000626:	79fb      	ldrb	r3, [r7, #7]
 8000628:	011b      	lsls	r3, r3, #4
 800062a:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x05 | 0x08;  //en = 1, rs = 0 , rw=0, backlight=1
 800062c:	7bfb      	ldrb	r3, [r7, #15]
 800062e:	f043 030d 	orr.w	r3, r3, #13
 8000632:	b2db      	uxtb	r3, r3
 8000634:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x01 | 0x08;  //en = 1, rs = 0 , rw=0, backlight=1
 8000636:	7bfb      	ldrb	r3, [r7, #15]
 8000638:	f043 0309 	orr.w	r3, r3, #9
 800063c:	b2db      	uxtb	r3, r3
 800063e:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x05 | 0x08;  //en = 1, rs = 0 , rw=0, backlight=1
 8000640:	7bbb      	ldrb	r3, [r7, #14]
 8000642:	f043 030d 	orr.w	r3, r3, #13
 8000646:	b2db      	uxtb	r3, r3
 8000648:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x01 | 0x08;  //en = 1, rs = 0 , rw=0, backlight=1
 800064a:	7bbb      	ldrb	r3, [r7, #14]
 800064c:	f043 0309 	orr.w	r3, r3, #9
 8000650:	b2db      	uxtb	r3, r3
 8000652:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS , i2c_buffer, 4, 100) != HAL_OK);
 8000654:	bf00      	nop
 8000656:	f107 0208 	add.w	r2, r7, #8
 800065a:	2364      	movs	r3, #100	@ 0x64
 800065c:	9300      	str	r3, [sp, #0]
 800065e:	2304      	movs	r3, #4
 8000660:	214e      	movs	r1, #78	@ 0x4e
 8000662:	4805      	ldr	r0, [pc, #20]	@ (8000678 <lcd_data+0x64>)
 8000664:	f001 fb0e 	bl	8001c84 <HAL_I2C_Master_Transmit>
 8000668:	4603      	mov	r3, r0
 800066a:	2b00      	cmp	r3, #0
 800066c:	d1f3      	bne.n	8000656 <lcd_data+0x42>
}
 800066e:	bf00      	nop
 8000670:	bf00      	nop
 8000672:	3710      	adds	r7, #16
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	20000084 	.word	0x20000084

0800067c <i2c_lcd_init>:




void i2c_lcd_init()
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
	HAL_Delay(50);
 8000680:	2032      	movs	r0, #50	@ 0x32
 8000682:	f000 fe3d 	bl	8001300 <HAL_Delay>
	lcd_command(0x33);
 8000686:	2033      	movs	r0, #51	@ 0x33
 8000688:	f7ff ff90 	bl	80005ac <lcd_command>
	HAL_Delay(5);
 800068c:	2005      	movs	r0, #5
 800068e:	f000 fe37 	bl	8001300 <HAL_Delay>
	lcd_command(0x32);
 8000692:	2032      	movs	r0, #50	@ 0x32
 8000694:	f7ff ff8a 	bl	80005ac <lcd_command>
	HAL_Delay(5);
 8000698:	2005      	movs	r0, #5
 800069a:	f000 fe31 	bl	8001300 <HAL_Delay>
	lcd_command(0x28);
 800069e:	2028      	movs	r0, #40	@ 0x28
 80006a0:	f7ff ff84 	bl	80005ac <lcd_command>
	HAL_Delay(5);
 80006a4:	2005      	movs	r0, #5
 80006a6:	f000 fe2b 	bl	8001300 <HAL_Delay>
	lcd_command(DISPLAY_ON);
 80006aa:	200c      	movs	r0, #12
 80006ac:	f7ff ff7e 	bl	80005ac <lcd_command>
	HAL_Delay(5);
 80006b0:	2005      	movs	r0, #5
 80006b2:	f000 fe25 	bl	8001300 <HAL_Delay>
	lcd_command(0x06);
 80006b6:	2006      	movs	r0, #6
 80006b8:	f7ff ff78 	bl	80005ac <lcd_command>
	HAL_Delay(5);
 80006bc:	2005      	movs	r0, #5
 80006be:	f000 fe1f 	bl	8001300 <HAL_Delay>
	lcd_command(CLEAR_DISPLAY);
 80006c2:	2001      	movs	r0, #1
 80006c4:	f7ff ff72 	bl	80005ac <lcd_command>
	HAL_Delay(2);
 80006c8:	2002      	movs	r0, #2
 80006ca:	f000 fe19 	bl	8001300 <HAL_Delay>

}
 80006ce:	bf00      	nop
 80006d0:	bd80      	pop	{r7, pc}

080006d2 <lcd_string>:

void lcd_string(char *str)
{
 80006d2:	b580      	push	{r7, lr}
 80006d4:	b082      	sub	sp, #8
 80006d6:	af00      	add	r7, sp, #0
 80006d8:	6078      	str	r0, [r7, #4]
	while(*str)lcd_data(*str++);
 80006da:	e006      	b.n	80006ea <lcd_string+0x18>
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	1c5a      	adds	r2, r3, #1
 80006e0:	607a      	str	r2, [r7, #4]
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	4618      	mov	r0, r3
 80006e6:	f7ff ff95 	bl	8000614 <lcd_data>
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	d1f4      	bne.n	80006dc <lcd_string+0xa>
}
 80006f2:	bf00      	nop
 80006f4:	bf00      	nop
 80006f6:	3708      	adds	r7, #8
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}

080006fc <move_cursor>:

void move_cursor(uint8_t row, uint8_t col)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b082      	sub	sp, #8
 8000700:	af00      	add	r7, sp, #0
 8000702:	4603      	mov	r3, r0
 8000704:	460a      	mov	r2, r1
 8000706:	71fb      	strb	r3, [r7, #7]
 8000708:	4613      	mov	r3, r2
 800070a:	71bb      	strb	r3, [r7, #6]
	lcd_command(0x80 | row <<6 | col);
 800070c:	79fb      	ldrb	r3, [r7, #7]
 800070e:	019b      	lsls	r3, r3, #6
 8000710:	b2da      	uxtb	r2, r3
 8000712:	79bb      	ldrb	r3, [r7, #6]
 8000714:	4313      	orrs	r3, r2
 8000716:	b2db      	uxtb	r3, r3
 8000718:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800071c:	b2db      	uxtb	r3, r3
 800071e:	4618      	mov	r0, r3
 8000720:	f7ff ff44 	bl	80005ac <lcd_command>
}
 8000724:	bf00      	nop
 8000726:	3708      	adds	r7, #8
 8000728:	46bd      	mov	sp, r7
 800072a:	bd80      	pop	{r7, pc}

0800072c <delay_us>:


#include "delay_us.h"

void delay_us(uint16_t us)
{
 800072c:	b480      	push	{r7}
 800072e:	b083      	sub	sp, #12
 8000730:	af00      	add	r7, sp, #0
 8000732:	4603      	mov	r3, r0
 8000734:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim11,0);
 8000736:	4b09      	ldr	r3, [pc, #36]	@ (800075c <delay_us+0x30>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	2200      	movs	r2, #0
 800073c:	625a      	str	r2, [r3, #36]	@ 0x24
	while((__HAL_TIM_GET_COUNTER(&htim11)) < us);
 800073e:	bf00      	nop
 8000740:	4b06      	ldr	r3, [pc, #24]	@ (800075c <delay_us+0x30>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000746:	88fb      	ldrh	r3, [r7, #6]
 8000748:	429a      	cmp	r2, r3
 800074a:	d3f9      	bcc.n	8000740 <delay_us+0x14>
}
 800074c:	bf00      	nop
 800074e:	bf00      	nop
 8000750:	370c      	adds	r7, #12
 8000752:	46bd      	mov	sp, r7
 8000754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop
 800075c:	200000e4 	.word	0x200000e4

08000760 <dht11Init>:
#include "dht11.h"


// DHT11 초기화
void dht11Init(DHT11 *dht, GPIO_TypeDef *port, uint16_t pin)
{
 8000760:	b480      	push	{r7}
 8000762:	b085      	sub	sp, #20
 8000764:	af00      	add	r7, sp, #0
 8000766:	60f8      	str	r0, [r7, #12]
 8000768:	60b9      	str	r1, [r7, #8]
 800076a:	4613      	mov	r3, r2
 800076c:	80fb      	strh	r3, [r7, #6]
	// 구조체의 포트와 핀번호 설정
	dht->port = port;
 800076e:	68fb      	ldr	r3, [r7, #12]
 8000770:	68ba      	ldr	r2, [r7, #8]
 8000772:	601a      	str	r2, [r3, #0]
	dht->pin  = pin;
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	88fa      	ldrh	r2, [r7, #6]
 8000778:	809a      	strh	r2, [r3, #4]
}
 800077a:	bf00      	nop
 800077c:	3714      	adds	r7, #20
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr

08000786 <dht11GpioMode>:

void dht11GpioMode(DHT11 *dht, uint8_t mode)
{
 8000786:	b580      	push	{r7, lr}
 8000788:	b088      	sub	sp, #32
 800078a:	af00      	add	r7, sp, #0
 800078c:	6078      	str	r0, [r7, #4]
 800078e:	460b      	mov	r3, r1
 8000790:	70fb      	strb	r3, [r7, #3]
	GPIO_InitTypeDef GPIO_InitStruct = {0};  //GPIOC 핀에 대한 구조체 선언 및 초기화
 8000792:	f107 030c 	add.w	r3, r7, #12
 8000796:	2200      	movs	r2, #0
 8000798:	601a      	str	r2, [r3, #0]
 800079a:	605a      	str	r2, [r3, #4]
 800079c:	609a      	str	r2, [r3, #8]
 800079e:	60da      	str	r2, [r3, #12]
 80007a0:	611a      	str	r2, [r3, #16]

	//출력모드 설정
	if(mode == OUTPUT)  //출력모드 설정
 80007a2:	78fb      	ldrb	r3, [r7, #3]
 80007a4:	2b01      	cmp	r3, #1
 80007a6:	d111      	bne.n	80007cc <dht11GpioMode+0x46>
	{
		  GPIO_InitStruct.Pin = dht->pin;  //핀번호를 우리가 지정한 구조체 멤버(핀)
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	889b      	ldrh	r3, [r3, #4]
 80007ac:	60fb      	str	r3, [r7, #12]
		  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ae:	2301      	movs	r3, #1
 80007b0:	613b      	str	r3, [r7, #16]
		  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b2:	2300      	movs	r3, #0
 80007b4:	617b      	str	r3, [r7, #20]
		  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007b6:	2300      	movs	r3, #0
 80007b8:	61bb      	str	r3, [r7, #24]
		  HAL_GPIO_Init(dht->port, &GPIO_InitStruct); //포트를 우리가 지정한 구조체 멤버(포트)
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	f107 020c 	add.w	r2, r7, #12
 80007c2:	4611      	mov	r1, r2
 80007c4:	4618      	mov	r0, r3
 80007c6:	f000 ff63 	bl	8001690 <HAL_GPIO_Init>
		 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;  //혹시 몰라서
		 HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
	}


}
 80007ca:	e013      	b.n	80007f4 <dht11GpioMode+0x6e>
	else if(mode == INPUT)  //입력모드 설정
 80007cc:	78fb      	ldrb	r3, [r7, #3]
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d110      	bne.n	80007f4 <dht11GpioMode+0x6e>
		 GPIO_InitStruct.Pin = dht->pin;
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	889b      	ldrh	r3, [r3, #4]
 80007d6:	60fb      	str	r3, [r7, #12]
		 GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007d8:	2300      	movs	r3, #0
 80007da:	613b      	str	r3, [r7, #16]
		 GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007dc:	2300      	movs	r3, #0
 80007de:	617b      	str	r3, [r7, #20]
		 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;  //혹시 몰라서
 80007e0:	2303      	movs	r3, #3
 80007e2:	61bb      	str	r3, [r7, #24]
		 HAL_GPIO_Init(dht->port, &GPIO_InitStruct);
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	f107 020c 	add.w	r2, r7, #12
 80007ec:	4611      	mov	r1, r2
 80007ee:	4618      	mov	r0, r3
 80007f0:	f000 ff4e 	bl	8001690 <HAL_GPIO_Init>
}
 80007f4:	bf00      	nop
 80007f6:	3720      	adds	r7, #32
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}

080007fc <dht11Read>:

//DHT11 데이터 읽기
uint8_t dht11Read(DHT11 *dht)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b090      	sub	sp, #64	@ 0x40
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
	bool ret =true;
 8000804:	2301      	movs	r3, #1
 8000806:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	uint16_t timeTick = 0;
 800080a:	2300      	movs	r3, #0
 800080c:	867b      	strh	r3, [r7, #50]	@ 0x32
	uint8_t pulse[40] = {0}; //40비트의 데이터를 저장할 배열
 800080e:	f107 0308 	add.w	r3, r7, #8
 8000812:	2228      	movs	r2, #40	@ 0x28
 8000814:	2100      	movs	r1, #0
 8000816:	4618      	mov	r0, r3
 8000818:	f003 fdc2 	bl	80043a0 <memset>

	//온습도 변수
	uint8_t humValue1 = 0, humValue2 = 0;
 800081c:	2300      	movs	r3, #0
 800081e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8000822:	2300      	movs	r3, #0
 8000824:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	uint8_t tempValue1 =0, tempValue2 = 0;
 8000828:	2300      	movs	r3, #0
 800082a:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
 800082e:	2300      	movs	r3, #0
 8000830:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	uint8_t parityValue = 0;          //체크썸
 8000834:	2300      	movs	r3, #0
 8000836:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

	HAL_TIM_Base_Start(&htim11);   //타이머 시작
 800083a:	48a4      	ldr	r0, [pc, #656]	@ (8000acc <dht11Read+0x2d0>)
 800083c:	f002 fa64 	bl	8002d08 <HAL_TIM_Base_Start>

	// 통신신호를 전송
	dht11GpioMode(dht, OUTPUT);     // 출력설정
 8000840:	2101      	movs	r1, #1
 8000842:	6878      	ldr	r0, [r7, #4]
 8000844:	f7ff ff9f 	bl	8000786 <dht11GpioMode>
	HAL_GPIO_WritePin(dht->port, dht->pin, 0);
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	6818      	ldr	r0, [r3, #0]
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	889b      	ldrh	r3, [r3, #4]
 8000850:	2200      	movs	r2, #0
 8000852:	4619      	mov	r1, r3
 8000854:	f001 f8b8 	bl	80019c8 <HAL_GPIO_WritePin>
	HAL_Delay(20);
 8000858:	2014      	movs	r0, #20
 800085a:	f000 fd51 	bl	8001300 <HAL_Delay>
	HAL_GPIO_WritePin(dht->port, dht->pin, 1);
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	6818      	ldr	r0, [r3, #0]
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	889b      	ldrh	r3, [r3, #4]
 8000866:	2201      	movs	r2, #1
 8000868:	4619      	mov	r1, r3
 800086a:	f001 f8ad 	bl	80019c8 <HAL_GPIO_WritePin>
	delay_us(30);
 800086e:	201e      	movs	r0, #30
 8000870:	f7ff ff5c 	bl	800072c <delay_us>
	dht11GpioMode(dht, INPUT);  //입력설정
 8000874:	2100      	movs	r1, #0
 8000876:	6878      	ldr	r0, [r7, #4]
 8000878:	f7ff ff85 	bl	8000786 <dht11GpioMode>

	//DHT11 응답신호 대기
	__HAL_TIM_SET_COUNTER(&htim11,0); //카운터 초기화
 800087c:	4b93      	ldr	r3, [pc, #588]	@ (8000acc <dht11Read+0x2d0>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	2200      	movs	r2, #0
 8000882:	625a      	str	r2, [r3, #36]	@ 0x24
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET)  //LOW 신호 대기
 8000884:	e008      	b.n	8000898 <dht11Read+0x9c>
	{
		if(__HAL_TIM_GET_COUNTER(&htim11) >100)  //100ms로 가면 너무길다 빠져 나올거야
 8000886:	4b91      	ldr	r3, [pc, #580]	@ (8000acc <dht11Read+0x2d0>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800088c:	2b64      	cmp	r3, #100	@ 0x64
 800088e:	d903      	bls.n	8000898 <dht11Read+0x9c>
		{
			printf("Low Signal Time Out\r\n");
 8000890:	488f      	ldr	r0, [pc, #572]	@ (8000ad0 <dht11Read+0x2d4>)
 8000892:	f003 fc83 	bl	800419c <puts>
			break;
 8000896:	e00a      	b.n	80008ae <dht11Read+0xb2>
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET)  //LOW 신호 대기
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681a      	ldr	r2, [r3, #0]
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	889b      	ldrh	r3, [r3, #4]
 80008a0:	4619      	mov	r1, r3
 80008a2:	4610      	mov	r0, r2
 80008a4:	f001 f878 	bl	8001998 <HAL_GPIO_ReadPin>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d0eb      	beq.n	8000886 <dht11Read+0x8a>
		}
	}

	__HAL_TIM_SET_COUNTER(&htim11,0);  //카운터 초기화
 80008ae:	4b87      	ldr	r3, [pc, #540]	@ (8000acc <dht11Read+0x2d0>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	2200      	movs	r2, #0
 80008b4:	625a      	str	r2, [r3, #36]	@ 0x24
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET)  //high 신호 대기
 80008b6:	e008      	b.n	80008ca <dht11Read+0xce>
	{
		if(__HAL_TIM_GET_COUNTER(&htim11) >100)  //100ms로 가면 너무길다 빠져 나올거야
 80008b8:	4b84      	ldr	r3, [pc, #528]	@ (8000acc <dht11Read+0x2d0>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008be:	2b64      	cmp	r3, #100	@ 0x64
 80008c0:	d903      	bls.n	80008ca <dht11Read+0xce>
		{
			printf("High Signal Time Out\r\n");
 80008c2:	4884      	ldr	r0, [pc, #528]	@ (8000ad4 <dht11Read+0x2d8>)
 80008c4:	f003 fc6a 	bl	800419c <puts>
			break;
 80008c8:	e00a      	b.n	80008e0 <dht11Read+0xe4>
	while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET)  //high 신호 대기
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	681a      	ldr	r2, [r3, #0]
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	889b      	ldrh	r3, [r3, #4]
 80008d2:	4619      	mov	r1, r3
 80008d4:	4610      	mov	r0, r2
 80008d6:	f001 f85f 	bl	8001998 <HAL_GPIO_ReadPin>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b01      	cmp	r3, #1
 80008de:	d0eb      	beq.n	80008b8 <dht11Read+0xbc>
		}
	}

	// 데이터 수신
	for(uint8_t i= 0; i <40; i++)  //40bit  loop
 80008e0:	2300      	movs	r3, #0
 80008e2:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 80008e6:	e03f      	b.n	8000968 <dht11Read+0x16c>
	{
		while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_RESET);  //50us 동안 대기
 80008e8:	bf00      	nop
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681a      	ldr	r2, [r3, #0]
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	889b      	ldrh	r3, [r3, #4]
 80008f2:	4619      	mov	r1, r3
 80008f4:	4610      	mov	r0, r2
 80008f6:	f001 f84f 	bl	8001998 <HAL_GPIO_ReadPin>
 80008fa:	4603      	mov	r3, r0
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	d0f4      	beq.n	80008ea <dht11Read+0xee>
		__HAL_TIM_SET_COUNTER(&htim11,0);
 8000900:	4b72      	ldr	r3, [pc, #456]	@ (8000acc <dht11Read+0x2d0>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	2200      	movs	r2, #0
 8000906:	625a      	str	r2, [r3, #36]	@ 0x24
		while(HAL_GPIO_ReadPin(dht->port, dht->pin) == GPIO_PIN_SET);
 8000908:	bf00      	nop
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	681a      	ldr	r2, [r3, #0]
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	889b      	ldrh	r3, [r3, #4]
 8000912:	4619      	mov	r1, r3
 8000914:	4610      	mov	r0, r2
 8000916:	f001 f83f 	bl	8001998 <HAL_GPIO_ReadPin>
 800091a:	4603      	mov	r3, r0
 800091c:	2b01      	cmp	r3, #1
 800091e:	d0f4      	beq.n	800090a <dht11Read+0x10e>
		{
			timeTick = __HAL_TIM_GET_COUNTER(&htim11);   //High signal  카운터 측정
 8000920:	4b6a      	ldr	r3, [pc, #424]	@ (8000acc <dht11Read+0x2d0>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000926:	867b      	strh	r3, [r7, #50]	@ 0x32
		}

	//신호 길이를 구분 0,1
		if (timeTick >20 && timeTick < 30)
 8000928:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800092a:	2b14      	cmp	r3, #20
 800092c:	d90a      	bls.n	8000944 <dht11Read+0x148>
 800092e:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000930:	2b1d      	cmp	r3, #29
 8000932:	d807      	bhi.n	8000944 <dht11Read+0x148>
		{
			pulse[i] = 0;
 8000934:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8000938:	3340      	adds	r3, #64	@ 0x40
 800093a:	443b      	add	r3, r7
 800093c:	2200      	movs	r2, #0
 800093e:	f803 2c38 	strb.w	r2, [r3, #-56]
 8000942:	e00c      	b.n	800095e <dht11Read+0x162>
		}
		else if (timeTick >65 && timeTick <85)
 8000944:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8000946:	2b41      	cmp	r3, #65	@ 0x41
 8000948:	d909      	bls.n	800095e <dht11Read+0x162>
 800094a:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800094c:	2b54      	cmp	r3, #84	@ 0x54
 800094e:	d806      	bhi.n	800095e <dht11Read+0x162>
		{
			pulse[i] = 1;
 8000950:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8000954:	3340      	adds	r3, #64	@ 0x40
 8000956:	443b      	add	r3, r7
 8000958:	2201      	movs	r2, #1
 800095a:	f803 2c38 	strb.w	r2, [r3, #-56]
	for(uint8_t i= 0; i <40; i++)  //40bit  loop
 800095e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8000962:	3301      	adds	r3, #1
 8000964:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
 8000968:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 800096c:	2b27      	cmp	r3, #39	@ 0x27
 800096e:	d9bb      	bls.n	80008e8 <dht11Read+0xec>
		}

	}
	HAL_TIM_Base_Stop(&htim11);   //저기 위에서 start가 되서 스탑시켜도 됨
 8000970:	4856      	ldr	r0, [pc, #344]	@ (8000acc <dht11Read+0x2d0>)
 8000972:	f002 fa23 	bl	8002dbc <HAL_TIM_Base_Stop>

	//온습도 데이터 처리
	for (uint8_t i = 0; i<8; i++) {humValue1 = (humValue1 << 1) + pulse[i]; }  //습도 상위 8비트
 8000976:	2300      	movs	r3, #0
 8000978:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 800097c:	e011      	b.n	80009a2 <dht11Read+0x1a6>
 800097e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8000982:	005b      	lsls	r3, r3, #1
 8000984:	b2da      	uxtb	r2, r3
 8000986:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800098a:	3340      	adds	r3, #64	@ 0x40
 800098c:	443b      	add	r3, r7
 800098e:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8000992:	4413      	add	r3, r2
 8000994:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8000998:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 800099c:	3301      	adds	r3, #1
 800099e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
 80009a2:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 80009a6:	2b07      	cmp	r3, #7
 80009a8:	d9e9      	bls.n	800097e <dht11Read+0x182>
	for (uint8_t i = 8; i<16; i++)
 80009aa:	2308      	movs	r3, #8
 80009ac:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80009b0:	e011      	b.n	80009d6 <dht11Read+0x1da>
	{
		humValue2 = (humValue2 << 1) + pulse[i]; //습도 상위 8비트
 80009b2:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80009b6:	005b      	lsls	r3, r3, #1
 80009b8:	b2da      	uxtb	r2, r3
 80009ba:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80009be:	3340      	adds	r3, #64	@ 0x40
 80009c0:	443b      	add	r3, r7
 80009c2:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 80009c6:	4413      	add	r3, r2
 80009c8:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	for (uint8_t i = 8; i<16; i++)
 80009cc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80009d0:	3301      	adds	r3, #1
 80009d2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80009d6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80009da:	2b0f      	cmp	r3, #15
 80009dc:	d9e9      	bls.n	80009b2 <dht11Read+0x1b6>
	}
	for (uint8_t i = 16; i<24; i++)
 80009de:	2310      	movs	r3, #16
 80009e0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 80009e4:	e011      	b.n	8000a0a <dht11Read+0x20e>
	{
		tempValue1 = (tempValue1 << 1) + pulse[i]; //습도 상위 8비트
 80009e6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80009ea:	005b      	lsls	r3, r3, #1
 80009ec:	b2da      	uxtb	r2, r3
 80009ee:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80009f2:	3340      	adds	r3, #64	@ 0x40
 80009f4:	443b      	add	r3, r7
 80009f6:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 80009fa:	4413      	add	r3, r2
 80009fc:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	for (uint8_t i = 16; i<24; i++)
 8000a00:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000a04:	3301      	adds	r3, #1
 8000a06:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
 8000a0a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000a0e:	2b17      	cmp	r3, #23
 8000a10:	d9e9      	bls.n	80009e6 <dht11Read+0x1ea>
	}
	for (uint8_t i = 24; i<32; i++)
 8000a12:	2318      	movs	r3, #24
 8000a14:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8000a18:	e011      	b.n	8000a3e <dht11Read+0x242>
	{
		tempValue2 = (tempValue2 << 1) + pulse[i]; //습도 상위 8비트
 8000a1a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000a1e:	005b      	lsls	r3, r3, #1
 8000a20:	b2da      	uxtb	r2, r3
 8000a22:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8000a26:	3340      	adds	r3, #64	@ 0x40
 8000a28:	443b      	add	r3, r7
 8000a2a:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8000a2e:	4413      	add	r3, r2
 8000a30:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
	for (uint8_t i = 24; i<32; i++)
 8000a34:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8000a38:	3301      	adds	r3, #1
 8000a3a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8000a3e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8000a42:	2b1f      	cmp	r3, #31
 8000a44:	d9e9      	bls.n	8000a1a <dht11Read+0x21e>
	}

	for(uint8_t i=32; i<40 ; i++) {parityValue = (parityValue <<1) + pulse[i];}   //check sum
 8000a46:	2320      	movs	r3, #32
 8000a48:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8000a4c:	e011      	b.n	8000a72 <dht11Read+0x276>
 8000a4e:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000a52:	005b      	lsls	r3, r3, #1
 8000a54:	b2da      	uxtb	r2, r3
 8000a56:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000a5a:	3340      	adds	r3, #64	@ 0x40
 8000a5c:	443b      	add	r3, r7
 8000a5e:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8000a62:	4413      	add	r3, r2
 8000a64:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
 8000a68:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000a6c:	3301      	adds	r3, #1
 8000a6e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8000a72:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000a76:	2b27      	cmp	r3, #39	@ 0x27
 8000a78:	d9e9      	bls.n	8000a4e <dht11Read+0x252>

	//우리의 구조체 멤버에 값을 입력
	dht->temperature = tempValue1;  //온도 데이터 저장
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8000a80:	719a      	strb	r2, [r3, #6]
	dht->humidity = humValue1;      //습도 데이터 저장
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8000a88:	71da      	strb	r2, [r3, #7]

	//데이터 무결성 검증
	uint8_t checksum = humValue1 + humValue2 + tempValue1 + tempValue2;
 8000a8a:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8000a8e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8000a92:	4413      	add	r3, r2
 8000a94:	b2da      	uxtb	r2, r3
 8000a96:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8000a9a:	4413      	add	r3, r2
 8000a9c:	b2da      	uxtb	r2, r3
 8000a9e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000aa2:	4413      	add	r3, r2
 8000aa4:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	if (checksum != parityValue)
 8000aa8:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8000aac:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000ab0:	429a      	cmp	r2, r3
 8000ab2:	d005      	beq.n	8000ac0 <dht11Read+0x2c4>
	{
		printf("check sum Error\n\r");
 8000ab4:	4808      	ldr	r0, [pc, #32]	@ (8000ad8 <dht11Read+0x2dc>)
 8000ab6:	f003 fb09 	bl	80040cc <iprintf>
		ret = false;
 8000aba:	2300      	movs	r3, #0
 8000abc:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	}

	return ret;
 8000ac0:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	3740      	adds	r7, #64	@ 0x40
 8000ac8:	46bd      	mov	sp, r7
 8000aca:	bd80      	pop	{r7, pc}
 8000acc:	200000e4 	.word	0x200000e4
 8000ad0:	08005228 	.word	0x08005228
 8000ad4:	08005240 	.word	0x08005240
 8000ad8:	08005258 	.word	0x08005258

08000adc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b08a      	sub	sp, #40	@ 0x28
 8000ae0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae2:	f107 0314 	add.w	r3, r7, #20
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	601a      	str	r2, [r3, #0]
 8000aea:	605a      	str	r2, [r3, #4]
 8000aec:	609a      	str	r2, [r3, #8]
 8000aee:	60da      	str	r2, [r3, #12]
 8000af0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000af2:	2300      	movs	r3, #0
 8000af4:	613b      	str	r3, [r7, #16]
 8000af6:	4b27      	ldr	r3, [pc, #156]	@ (8000b94 <MX_GPIO_Init+0xb8>)
 8000af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afa:	4a26      	ldr	r2, [pc, #152]	@ (8000b94 <MX_GPIO_Init+0xb8>)
 8000afc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b02:	4b24      	ldr	r3, [pc, #144]	@ (8000b94 <MX_GPIO_Init+0xb8>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b0a:	613b      	str	r3, [r7, #16]
 8000b0c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b0e:	2300      	movs	r3, #0
 8000b10:	60fb      	str	r3, [r7, #12]
 8000b12:	4b20      	ldr	r3, [pc, #128]	@ (8000b94 <MX_GPIO_Init+0xb8>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b16:	4a1f      	ldr	r2, [pc, #124]	@ (8000b94 <MX_GPIO_Init+0xb8>)
 8000b18:	f043 0301 	orr.w	r3, r3, #1
 8000b1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b1e:	4b1d      	ldr	r3, [pc, #116]	@ (8000b94 <MX_GPIO_Init+0xb8>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b22:	f003 0301 	and.w	r3, r3, #1
 8000b26:	60fb      	str	r3, [r7, #12]
 8000b28:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	60bb      	str	r3, [r7, #8]
 8000b2e:	4b19      	ldr	r3, [pc, #100]	@ (8000b94 <MX_GPIO_Init+0xb8>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b32:	4a18      	ldr	r2, [pc, #96]	@ (8000b94 <MX_GPIO_Init+0xb8>)
 8000b34:	f043 0304 	orr.w	r3, r3, #4
 8000b38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b3a:	4b16      	ldr	r3, [pc, #88]	@ (8000b94 <MX_GPIO_Init+0xb8>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3e:	f003 0304 	and.w	r3, r3, #4
 8000b42:	60bb      	str	r3, [r7, #8]
 8000b44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b46:	2300      	movs	r3, #0
 8000b48:	607b      	str	r3, [r7, #4]
 8000b4a:	4b12      	ldr	r3, [pc, #72]	@ (8000b94 <MX_GPIO_Init+0xb8>)
 8000b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4e:	4a11      	ldr	r2, [pc, #68]	@ (8000b94 <MX_GPIO_Init+0xb8>)
 8000b50:	f043 0302 	orr.w	r3, r3, #2
 8000b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b56:	4b0f      	ldr	r3, [pc, #60]	@ (8000b94 <MX_GPIO_Init+0xb8>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5a:	f003 0302 	and.w	r3, r3, #2
 8000b5e:	607b      	str	r3, [r7, #4]
 8000b60:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4|GPIO_PIN_11, GPIO_PIN_RESET);
 8000b62:	2200      	movs	r2, #0
 8000b64:	f44f 6101 	mov.w	r1, #2064	@ 0x810
 8000b68:	480b      	ldr	r0, [pc, #44]	@ (8000b98 <MX_GPIO_Init+0xbc>)
 8000b6a:	f000 ff2d 	bl	80019c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC4 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11;
 8000b6e:	f44f 6301 	mov.w	r3, #2064	@ 0x810
 8000b72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b74:	2301      	movs	r3, #1
 8000b76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b80:	f107 0314 	add.w	r3, r7, #20
 8000b84:	4619      	mov	r1, r3
 8000b86:	4804      	ldr	r0, [pc, #16]	@ (8000b98 <MX_GPIO_Init+0xbc>)
 8000b88:	f000 fd82 	bl	8001690 <HAL_GPIO_Init>

}
 8000b8c:	bf00      	nop
 8000b8e:	3728      	adds	r7, #40	@ 0x28
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	40023800 	.word	0x40023800
 8000b98:	40020800 	.word	0x40020800

08000b9c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000ba0:	4b12      	ldr	r3, [pc, #72]	@ (8000bec <MX_I2C1_Init+0x50>)
 8000ba2:	4a13      	ldr	r2, [pc, #76]	@ (8000bf0 <MX_I2C1_Init+0x54>)
 8000ba4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000ba6:	4b11      	ldr	r3, [pc, #68]	@ (8000bec <MX_I2C1_Init+0x50>)
 8000ba8:	4a12      	ldr	r2, [pc, #72]	@ (8000bf4 <MX_I2C1_Init+0x58>)
 8000baa:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000bac:	4b0f      	ldr	r3, [pc, #60]	@ (8000bec <MX_I2C1_Init+0x50>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8000bec <MX_I2C1_Init+0x50>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000bb8:	4b0c      	ldr	r3, [pc, #48]	@ (8000bec <MX_I2C1_Init+0x50>)
 8000bba:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000bbe:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000bc0:	4b0a      	ldr	r3, [pc, #40]	@ (8000bec <MX_I2C1_Init+0x50>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000bc6:	4b09      	ldr	r3, [pc, #36]	@ (8000bec <MX_I2C1_Init+0x50>)
 8000bc8:	2200      	movs	r2, #0
 8000bca:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bcc:	4b07      	ldr	r3, [pc, #28]	@ (8000bec <MX_I2C1_Init+0x50>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bd2:	4b06      	ldr	r3, [pc, #24]	@ (8000bec <MX_I2C1_Init+0x50>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000bd8:	4804      	ldr	r0, [pc, #16]	@ (8000bec <MX_I2C1_Init+0x50>)
 8000bda:	f000 ff0f 	bl	80019fc <HAL_I2C_Init>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000be4:	f000 f92e 	bl	8000e44 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000be8:	bf00      	nop
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	20000084 	.word	0x20000084
 8000bf0:	40005400 	.word	0x40005400
 8000bf4:	000186a0 	.word	0x000186a0

08000bf8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	b08a      	sub	sp, #40	@ 0x28
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c00:	f107 0314 	add.w	r3, r7, #20
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
 8000c0c:	60da      	str	r2, [r3, #12]
 8000c0e:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a19      	ldr	r2, [pc, #100]	@ (8000c7c <HAL_I2C_MspInit+0x84>)
 8000c16:	4293      	cmp	r3, r2
 8000c18:	d12c      	bne.n	8000c74 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	613b      	str	r3, [r7, #16]
 8000c1e:	4b18      	ldr	r3, [pc, #96]	@ (8000c80 <HAL_I2C_MspInit+0x88>)
 8000c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c22:	4a17      	ldr	r2, [pc, #92]	@ (8000c80 <HAL_I2C_MspInit+0x88>)
 8000c24:	f043 0302 	orr.w	r3, r3, #2
 8000c28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c2a:	4b15      	ldr	r3, [pc, #84]	@ (8000c80 <HAL_I2C_MspInit+0x88>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2e:	f003 0302 	and.w	r3, r3, #2
 8000c32:	613b      	str	r3, [r7, #16]
 8000c34:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c36:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c3a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c3c:	2312      	movs	r3, #18
 8000c3e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	2300      	movs	r3, #0
 8000c42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c44:	2303      	movs	r3, #3
 8000c46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c48:	2304      	movs	r3, #4
 8000c4a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c4c:	f107 0314 	add.w	r3, r7, #20
 8000c50:	4619      	mov	r1, r3
 8000c52:	480c      	ldr	r0, [pc, #48]	@ (8000c84 <HAL_I2C_MspInit+0x8c>)
 8000c54:	f000 fd1c 	bl	8001690 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c58:	2300      	movs	r3, #0
 8000c5a:	60fb      	str	r3, [r7, #12]
 8000c5c:	4b08      	ldr	r3, [pc, #32]	@ (8000c80 <HAL_I2C_MspInit+0x88>)
 8000c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c60:	4a07      	ldr	r2, [pc, #28]	@ (8000c80 <HAL_I2C_MspInit+0x88>)
 8000c62:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c66:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c68:	4b05      	ldr	r3, [pc, #20]	@ (8000c80 <HAL_I2C_MspInit+0x88>)
 8000c6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000c70:	60fb      	str	r3, [r7, #12]
 8000c72:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c74:	bf00      	nop
 8000c76:	3728      	adds	r7, #40	@ 0x28
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	40005400 	.word	0x40005400
 8000c80:	40023800 	.word	0x40023800
 8000c84:	40020400 	.word	0x40020400

08000c88 <_write>:

/* Private macro -------------------------------------------------------------*/
/* USER CODE BEGIN PM */

int _write(int file, unsigned char* p, int len)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b086      	sub	sp, #24
 8000c8c:	af00      	add	r7, sp, #0
 8000c8e:	60f8      	str	r0, [r7, #12]
 8000c90:	60b9      	str	r1, [r7, #8]
 8000c92:	607a      	str	r2, [r7, #4]
    HAL_StatusTypeDef status = HAL_UART_Transmit(&huart2, p, len, 100);
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	b29a      	uxth	r2, r3
 8000c98:	2364      	movs	r3, #100	@ 0x64
 8000c9a:	68b9      	ldr	r1, [r7, #8]
 8000c9c:	4807      	ldr	r0, [pc, #28]	@ (8000cbc <_write+0x34>)
 8000c9e:	f002 f98b 	bl	8002fb8 <HAL_UART_Transmit>
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	75fb      	strb	r3, [r7, #23]
    return (status == HAL_OK ? len : 0);
 8000ca6:	7dfb      	ldrb	r3, [r7, #23]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d101      	bne.n	8000cb0 <_write+0x28>
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	e000      	b.n	8000cb2 <_write+0x2a>
 8000cb0:	2300      	movs	r3, #0
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	3718      	adds	r7, #24
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	2000012c 	.word	0x2000012c

08000cc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b084      	sub	sp, #16
 8000cc4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cc6:	f000 faa9 	bl	800121c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cca:	f000 f853 	bl	8000d74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cce:	f7ff ff05 	bl	8000adc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000cd2:	f000 f9ff 	bl	80010d4 <MX_USART2_UART_Init>
  MX_TIM11_Init();
 8000cd6:	f000 f9b7 	bl	8001048 <MX_TIM11_Init>
  MX_I2C1_Init();
 8000cda:	f7ff ff5f 	bl	8000b9c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */


  dht11Init(&dht, GPIOC, GPIO_PIN_4);
 8000cde:	2210      	movs	r2, #16
 8000ce0:	491e      	ldr	r1, [pc, #120]	@ (8000d5c <main+0x9c>)
 8000ce2:	481f      	ldr	r0, [pc, #124]	@ (8000d60 <main+0xa0>)
 8000ce4:	f7ff fd3c 	bl	8000760 <dht11Init>
//lcd_string("good");

  while (1)
  {

	      if (dht11Read(&dht))
 8000ce8:	481d      	ldr	r0, [pc, #116]	@ (8000d60 <main+0xa0>)
 8000cea:	f7ff fd87 	bl	80007fc <dht11Read>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d029      	beq.n	8000d48 <main+0x88>
	      {
	          printf("Temperature: %d C, Humidity: %d %%\r\n", dht.temperature, dht.humidity);
 8000cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d60 <main+0xa0>)
 8000cf6:	799b      	ldrb	r3, [r3, #6]
 8000cf8:	4619      	mov	r1, r3
 8000cfa:	4b19      	ldr	r3, [pc, #100]	@ (8000d60 <main+0xa0>)
 8000cfc:	79db      	ldrb	r3, [r3, #7]
 8000cfe:	461a      	mov	r2, r3
 8000d00:	4818      	ldr	r0, [pc, #96]	@ (8000d64 <main+0xa4>)
 8000d02:	f003 f9e3 	bl	80040cc <iprintf>

	          char buffer[16];

	          move_cursor(0,0);
 8000d06:	2100      	movs	r1, #0
 8000d08:	2000      	movs	r0, #0
 8000d0a:	f7ff fcf7 	bl	80006fc <move_cursor>
	          sprintf(buffer, "Temp: %d C", dht.temperature);
 8000d0e:	4b14      	ldr	r3, [pc, #80]	@ (8000d60 <main+0xa0>)
 8000d10:	799b      	ldrb	r3, [r3, #6]
 8000d12:	461a      	mov	r2, r3
 8000d14:	463b      	mov	r3, r7
 8000d16:	4914      	ldr	r1, [pc, #80]	@ (8000d68 <main+0xa8>)
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f003 fa47 	bl	80041ac <siprintf>
	          lcd_string(buffer);
 8000d1e:	463b      	mov	r3, r7
 8000d20:	4618      	mov	r0, r3
 8000d22:	f7ff fcd6 	bl	80006d2 <lcd_string>

	          move_cursor(1,0);
 8000d26:	2100      	movs	r1, #0
 8000d28:	2001      	movs	r0, #1
 8000d2a:	f7ff fce7 	bl	80006fc <move_cursor>
	          sprintf(buffer, "Hum: %d %%", dht.humidity);
 8000d2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d60 <main+0xa0>)
 8000d30:	79db      	ldrb	r3, [r3, #7]
 8000d32:	461a      	mov	r2, r3
 8000d34:	463b      	mov	r3, r7
 8000d36:	490d      	ldr	r1, [pc, #52]	@ (8000d6c <main+0xac>)
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f003 fa37 	bl	80041ac <siprintf>
	          lcd_string(buffer);
 8000d3e:	463b      	mov	r3, r7
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff fcc6 	bl	80006d2 <lcd_string>
 8000d46:	e004      	b.n	8000d52 <main+0x92>
	      }
	      else
	      {
	    	  i2c_lcd_init();
 8000d48:	f7ff fc98 	bl	800067c <i2c_lcd_init>
	          printf("Failed read data from DHT11\n");
 8000d4c:	4808      	ldr	r0, [pc, #32]	@ (8000d70 <main+0xb0>)
 8000d4e:	f003 fa25 	bl	800419c <puts>
	      }

	      HAL_Delay(2000); // 2초마다 갱신
 8000d52:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000d56:	f000 fad3 	bl	8001300 <HAL_Delay>
	      if (dht11Read(&dht))
 8000d5a:	e7c5      	b.n	8000ce8 <main+0x28>
 8000d5c:	40020800 	.word	0x40020800
 8000d60:	200000d8 	.word	0x200000d8
 8000d64:	0800526c 	.word	0x0800526c
 8000d68:	08005294 	.word	0x08005294
 8000d6c:	080052a0 	.word	0x080052a0
 8000d70:	080052ac 	.word	0x080052ac

08000d74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b094      	sub	sp, #80	@ 0x50
 8000d78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d7a:	f107 0320 	add.w	r3, r7, #32
 8000d7e:	2230      	movs	r2, #48	@ 0x30
 8000d80:	2100      	movs	r1, #0
 8000d82:	4618      	mov	r0, r3
 8000d84:	f003 fb0c 	bl	80043a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d88:	f107 030c 	add.w	r3, r7, #12
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	601a      	str	r2, [r3, #0]
 8000d90:	605a      	str	r2, [r3, #4]
 8000d92:	609a      	str	r2, [r3, #8]
 8000d94:	60da      	str	r2, [r3, #12]
 8000d96:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d98:	2300      	movs	r3, #0
 8000d9a:	60bb      	str	r3, [r7, #8]
 8000d9c:	4b27      	ldr	r3, [pc, #156]	@ (8000e3c <SystemClock_Config+0xc8>)
 8000d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000da0:	4a26      	ldr	r2, [pc, #152]	@ (8000e3c <SystemClock_Config+0xc8>)
 8000da2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000da6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000da8:	4b24      	ldr	r3, [pc, #144]	@ (8000e3c <SystemClock_Config+0xc8>)
 8000daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000db0:	60bb      	str	r3, [r7, #8]
 8000db2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000db4:	2300      	movs	r3, #0
 8000db6:	607b      	str	r3, [r7, #4]
 8000db8:	4b21      	ldr	r3, [pc, #132]	@ (8000e40 <SystemClock_Config+0xcc>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	4a20      	ldr	r2, [pc, #128]	@ (8000e40 <SystemClock_Config+0xcc>)
 8000dbe:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000dc2:	6013      	str	r3, [r2, #0]
 8000dc4:	4b1e      	ldr	r3, [pc, #120]	@ (8000e40 <SystemClock_Config+0xcc>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000dcc:	607b      	str	r3, [r7, #4]
 8000dce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000dd0:	2301      	movs	r3, #1
 8000dd2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000dd4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000dd8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000dda:	2302      	movs	r3, #2
 8000ddc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000dde:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000de2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000de4:	2304      	movs	r3, #4
 8000de6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8000de8:	2364      	movs	r3, #100	@ 0x64
 8000dea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000dec:	2302      	movs	r3, #2
 8000dee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000df0:	2304      	movs	r3, #4
 8000df2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000df4:	f107 0320 	add.w	r3, r7, #32
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f001 fa9d 	bl	8002338 <HAL_RCC_OscConfig>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000e04:	f000 f81e 	bl	8000e44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e08:	230f      	movs	r3, #15
 8000e0a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e10:	2300      	movs	r3, #0
 8000e12:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e14:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e18:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000e1e:	f107 030c 	add.w	r3, r7, #12
 8000e22:	2103      	movs	r1, #3
 8000e24:	4618      	mov	r0, r3
 8000e26:	f001 fcff 	bl	8002828 <HAL_RCC_ClockConfig>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d001      	beq.n	8000e34 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000e30:	f000 f808 	bl	8000e44 <Error_Handler>
  }
}
 8000e34:	bf00      	nop
 8000e36:	3750      	adds	r7, #80	@ 0x50
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	40023800 	.word	0x40023800
 8000e40:	40007000 	.word	0x40007000

08000e44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e44:	b480      	push	{r7}
 8000e46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e48:	b672      	cpsid	i
}
 8000e4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e4c:	bf00      	nop
 8000e4e:	e7fd      	b.n	8000e4c <Error_Handler+0x8>

08000e50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000e56:	2300      	movs	r3, #0
 8000e58:	607b      	str	r3, [r7, #4]
 8000e5a:	4b10      	ldr	r3, [pc, #64]	@ (8000e9c <HAL_MspInit+0x4c>)
 8000e5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e5e:	4a0f      	ldr	r2, [pc, #60]	@ (8000e9c <HAL_MspInit+0x4c>)
 8000e60:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000e64:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e66:	4b0d      	ldr	r3, [pc, #52]	@ (8000e9c <HAL_MspInit+0x4c>)
 8000e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e6a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000e6e:	607b      	str	r3, [r7, #4]
 8000e70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e72:	2300      	movs	r3, #0
 8000e74:	603b      	str	r3, [r7, #0]
 8000e76:	4b09      	ldr	r3, [pc, #36]	@ (8000e9c <HAL_MspInit+0x4c>)
 8000e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e7a:	4a08      	ldr	r2, [pc, #32]	@ (8000e9c <HAL_MspInit+0x4c>)
 8000e7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e80:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e82:	4b06      	ldr	r3, [pc, #24]	@ (8000e9c <HAL_MspInit+0x4c>)
 8000e84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e8a:	603b      	str	r3, [r7, #0]
 8000e8c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e8e:	bf00      	nop
 8000e90:	370c      	adds	r7, #12
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop
 8000e9c:	40023800 	.word	0x40023800

08000ea0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ea4:	bf00      	nop
 8000ea6:	e7fd      	b.n	8000ea4 <NMI_Handler+0x4>

08000ea8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000eac:	bf00      	nop
 8000eae:	e7fd      	b.n	8000eac <HardFault_Handler+0x4>

08000eb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000eb0:	b480      	push	{r7}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000eb4:	bf00      	nop
 8000eb6:	e7fd      	b.n	8000eb4 <MemManage_Handler+0x4>

08000eb8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ebc:	bf00      	nop
 8000ebe:	e7fd      	b.n	8000ebc <BusFault_Handler+0x4>

08000ec0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ec0:	b480      	push	{r7}
 8000ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ec4:	bf00      	nop
 8000ec6:	e7fd      	b.n	8000ec4 <UsageFault_Handler+0x4>

08000ec8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ecc:	bf00      	nop
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr

08000ed6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ed6:	b480      	push	{r7}
 8000ed8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000eda:	bf00      	nop
 8000edc:	46bd      	mov	sp, r7
 8000ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee2:	4770      	bx	lr

08000ee4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ee8:	bf00      	nop
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr

08000ef2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ef6:	f000 f9e3 	bl	80012c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000efa:	bf00      	nop
 8000efc:	bd80      	pop	{r7, pc}
	...

08000f00 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000f04:	4802      	ldr	r0, [pc, #8]	@ (8000f10 <USART2_IRQHandler+0x10>)
 8000f06:	f002 f8e3 	bl	80030d0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000f0a:	bf00      	nop
 8000f0c:	bd80      	pop	{r7, pc}
 8000f0e:	bf00      	nop
 8000f10:	2000012c 	.word	0x2000012c

08000f14 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	60f8      	str	r0, [r7, #12]
 8000f1c:	60b9      	str	r1, [r7, #8]
 8000f1e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f20:	2300      	movs	r3, #0
 8000f22:	617b      	str	r3, [r7, #20]
 8000f24:	e00a      	b.n	8000f3c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f26:	f3af 8000 	nop.w
 8000f2a:	4601      	mov	r1, r0
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	1c5a      	adds	r2, r3, #1
 8000f30:	60ba      	str	r2, [r7, #8]
 8000f32:	b2ca      	uxtb	r2, r1
 8000f34:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f36:	697b      	ldr	r3, [r7, #20]
 8000f38:	3301      	adds	r3, #1
 8000f3a:	617b      	str	r3, [r7, #20]
 8000f3c:	697a      	ldr	r2, [r7, #20]
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	dbf0      	blt.n	8000f26 <_read+0x12>
  }

  return len;
 8000f44:	687b      	ldr	r3, [r7, #4]
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3718      	adds	r7, #24
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}

08000f4e <_close>:
  }
  return len;
}

int _close(int file)
{
 8000f4e:	b480      	push	{r7}
 8000f50:	b083      	sub	sp, #12
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f56:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	370c      	adds	r7, #12
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr

08000f66 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f66:	b480      	push	{r7}
 8000f68:	b083      	sub	sp, #12
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	6078      	str	r0, [r7, #4]
 8000f6e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f76:	605a      	str	r2, [r3, #4]
  return 0;
 8000f78:	2300      	movs	r3, #0
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr

08000f86 <_isatty>:

int _isatty(int file)
{
 8000f86:	b480      	push	{r7}
 8000f88:	b083      	sub	sp, #12
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f8e:	2301      	movs	r3, #1
}
 8000f90:	4618      	mov	r0, r3
 8000f92:	370c      	adds	r7, #12
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr

08000f9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	b085      	sub	sp, #20
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	60f8      	str	r0, [r7, #12]
 8000fa4:	60b9      	str	r1, [r7, #8]
 8000fa6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000fa8:	2300      	movs	r3, #0
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3714      	adds	r7, #20
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr
	...

08000fb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b086      	sub	sp, #24
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fc0:	4a14      	ldr	r2, [pc, #80]	@ (8001014 <_sbrk+0x5c>)
 8000fc2:	4b15      	ldr	r3, [pc, #84]	@ (8001018 <_sbrk+0x60>)
 8000fc4:	1ad3      	subs	r3, r2, r3
 8000fc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fc8:	697b      	ldr	r3, [r7, #20]
 8000fca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fcc:	4b13      	ldr	r3, [pc, #76]	@ (800101c <_sbrk+0x64>)
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	2b00      	cmp	r3, #0
 8000fd2:	d102      	bne.n	8000fda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fd4:	4b11      	ldr	r3, [pc, #68]	@ (800101c <_sbrk+0x64>)
 8000fd6:	4a12      	ldr	r2, [pc, #72]	@ (8001020 <_sbrk+0x68>)
 8000fd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fda:	4b10      	ldr	r3, [pc, #64]	@ (800101c <_sbrk+0x64>)
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	4413      	add	r3, r2
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	429a      	cmp	r2, r3
 8000fe6:	d207      	bcs.n	8000ff8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fe8:	f003 fa28 	bl	800443c <__errno>
 8000fec:	4603      	mov	r3, r0
 8000fee:	220c      	movs	r2, #12
 8000ff0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ff2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ff6:	e009      	b.n	800100c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ff8:	4b08      	ldr	r3, [pc, #32]	@ (800101c <_sbrk+0x64>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ffe:	4b07      	ldr	r3, [pc, #28]	@ (800101c <_sbrk+0x64>)
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	4413      	add	r3, r2
 8001006:	4a05      	ldr	r2, [pc, #20]	@ (800101c <_sbrk+0x64>)
 8001008:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800100a:	68fb      	ldr	r3, [r7, #12]
}
 800100c:	4618      	mov	r0, r3
 800100e:	3718      	adds	r7, #24
 8001010:	46bd      	mov	sp, r7
 8001012:	bd80      	pop	{r7, pc}
 8001014:	20020000 	.word	0x20020000
 8001018:	00000400 	.word	0x00000400
 800101c:	200000e0 	.word	0x200000e0
 8001020:	200002c8 	.word	0x200002c8

08001024 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001028:	4b06      	ldr	r3, [pc, #24]	@ (8001044 <SystemInit+0x20>)
 800102a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800102e:	4a05      	ldr	r2, [pc, #20]	@ (8001044 <SystemInit+0x20>)
 8001030:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001034:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001038:	bf00      	nop
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	e000ed00 	.word	0xe000ed00

08001048 <MX_TIM11_Init>:

TIM_HandleTypeDef htim11;

/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 800104c:	4b0e      	ldr	r3, [pc, #56]	@ (8001088 <MX_TIM11_Init+0x40>)
 800104e:	4a0f      	ldr	r2, [pc, #60]	@ (800108c <MX_TIM11_Init+0x44>)
 8001050:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 100-1 ;
 8001052:	4b0d      	ldr	r3, [pc, #52]	@ (8001088 <MX_TIM11_Init+0x40>)
 8001054:	2263      	movs	r2, #99	@ 0x63
 8001056:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001058:	4b0b      	ldr	r3, [pc, #44]	@ (8001088 <MX_TIM11_Init+0x40>)
 800105a:	2200      	movs	r2, #0
 800105c:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 800105e:	4b0a      	ldr	r3, [pc, #40]	@ (8001088 <MX_TIM11_Init+0x40>)
 8001060:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001064:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001066:	4b08      	ldr	r3, [pc, #32]	@ (8001088 <MX_TIM11_Init+0x40>)
 8001068:	2200      	movs	r2, #0
 800106a:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800106c:	4b06      	ldr	r3, [pc, #24]	@ (8001088 <MX_TIM11_Init+0x40>)
 800106e:	2200      	movs	r2, #0
 8001070:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001072:	4805      	ldr	r0, [pc, #20]	@ (8001088 <MX_TIM11_Init+0x40>)
 8001074:	f001 fdf8 	bl	8002c68 <HAL_TIM_Base_Init>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 800107e:	f7ff fee1 	bl	8000e44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001082:	bf00      	nop
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	200000e4 	.word	0x200000e4
 800108c:	40014800 	.word	0x40014800

08001090 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001090:	b480      	push	{r7}
 8001092:	b085      	sub	sp, #20
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM11)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a0b      	ldr	r2, [pc, #44]	@ (80010cc <HAL_TIM_Base_MspInit+0x3c>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d10d      	bne.n	80010be <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* TIM11 clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 80010a2:	2300      	movs	r3, #0
 80010a4:	60fb      	str	r3, [r7, #12]
 80010a6:	4b0a      	ldr	r3, [pc, #40]	@ (80010d0 <HAL_TIM_Base_MspInit+0x40>)
 80010a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010aa:	4a09      	ldr	r2, [pc, #36]	@ (80010d0 <HAL_TIM_Base_MspInit+0x40>)
 80010ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80010b0:	6453      	str	r3, [r2, #68]	@ 0x44
 80010b2:	4b07      	ldr	r3, [pc, #28]	@ (80010d0 <HAL_TIM_Base_MspInit+0x40>)
 80010b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010b6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80010ba:	60fb      	str	r3, [r7, #12]
 80010bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 80010be:	bf00      	nop
 80010c0:	3714      	adds	r7, #20
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop
 80010cc:	40014800 	.word	0x40014800
 80010d0:	40023800 	.word	0x40023800

080010d4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010d8:	4b11      	ldr	r3, [pc, #68]	@ (8001120 <MX_USART2_UART_Init+0x4c>)
 80010da:	4a12      	ldr	r2, [pc, #72]	@ (8001124 <MX_USART2_UART_Init+0x50>)
 80010dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80010de:	4b10      	ldr	r3, [pc, #64]	@ (8001120 <MX_USART2_UART_Init+0x4c>)
 80010e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001120 <MX_USART2_UART_Init+0x4c>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010ec:	4b0c      	ldr	r3, [pc, #48]	@ (8001120 <MX_USART2_UART_Init+0x4c>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001120 <MX_USART2_UART_Init+0x4c>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010f8:	4b09      	ldr	r3, [pc, #36]	@ (8001120 <MX_USART2_UART_Init+0x4c>)
 80010fa:	220c      	movs	r2, #12
 80010fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010fe:	4b08      	ldr	r3, [pc, #32]	@ (8001120 <MX_USART2_UART_Init+0x4c>)
 8001100:	2200      	movs	r2, #0
 8001102:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001104:	4b06      	ldr	r3, [pc, #24]	@ (8001120 <MX_USART2_UART_Init+0x4c>)
 8001106:	2200      	movs	r2, #0
 8001108:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800110a:	4805      	ldr	r0, [pc, #20]	@ (8001120 <MX_USART2_UART_Init+0x4c>)
 800110c:	f001 ff04 	bl	8002f18 <HAL_UART_Init>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001116:	f7ff fe95 	bl	8000e44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	2000012c 	.word	0x2000012c
 8001124:	40004400 	.word	0x40004400

08001128 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b08a      	sub	sp, #40	@ 0x28
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001130:	f107 0314 	add.w	r3, r7, #20
 8001134:	2200      	movs	r2, #0
 8001136:	601a      	str	r2, [r3, #0]
 8001138:	605a      	str	r2, [r3, #4]
 800113a:	609a      	str	r2, [r3, #8]
 800113c:	60da      	str	r2, [r3, #12]
 800113e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	4a1d      	ldr	r2, [pc, #116]	@ (80011bc <HAL_UART_MspInit+0x94>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d133      	bne.n	80011b2 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800114a:	2300      	movs	r3, #0
 800114c:	613b      	str	r3, [r7, #16]
 800114e:	4b1c      	ldr	r3, [pc, #112]	@ (80011c0 <HAL_UART_MspInit+0x98>)
 8001150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001152:	4a1b      	ldr	r2, [pc, #108]	@ (80011c0 <HAL_UART_MspInit+0x98>)
 8001154:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001158:	6413      	str	r3, [r2, #64]	@ 0x40
 800115a:	4b19      	ldr	r3, [pc, #100]	@ (80011c0 <HAL_UART_MspInit+0x98>)
 800115c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800115e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001162:	613b      	str	r3, [r7, #16]
 8001164:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	60fb      	str	r3, [r7, #12]
 800116a:	4b15      	ldr	r3, [pc, #84]	@ (80011c0 <HAL_UART_MspInit+0x98>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116e:	4a14      	ldr	r2, [pc, #80]	@ (80011c0 <HAL_UART_MspInit+0x98>)
 8001170:	f043 0301 	orr.w	r3, r3, #1
 8001174:	6313      	str	r3, [r2, #48]	@ 0x30
 8001176:	4b12      	ldr	r3, [pc, #72]	@ (80011c0 <HAL_UART_MspInit+0x98>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	f003 0301 	and.w	r3, r3, #1
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001182:	230c      	movs	r3, #12
 8001184:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001186:	2302      	movs	r3, #2
 8001188:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800118a:	2300      	movs	r3, #0
 800118c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800118e:	2303      	movs	r3, #3
 8001190:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001192:	2307      	movs	r3, #7
 8001194:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001196:	f107 0314 	add.w	r3, r7, #20
 800119a:	4619      	mov	r1, r3
 800119c:	4809      	ldr	r0, [pc, #36]	@ (80011c4 <HAL_UART_MspInit+0x9c>)
 800119e:	f000 fa77 	bl	8001690 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80011a2:	2200      	movs	r2, #0
 80011a4:	2100      	movs	r1, #0
 80011a6:	2026      	movs	r0, #38	@ 0x26
 80011a8:	f000 f9a9 	bl	80014fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80011ac:	2026      	movs	r0, #38	@ 0x26
 80011ae:	f000 f9c2 	bl	8001536 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80011b2:	bf00      	nop
 80011b4:	3728      	adds	r7, #40	@ 0x28
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40004400 	.word	0x40004400
 80011c0:	40023800 	.word	0x40023800
 80011c4:	40020000 	.word	0x40020000

080011c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80011c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001200 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80011cc:	f7ff ff2a 	bl	8001024 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011d0:	480c      	ldr	r0, [pc, #48]	@ (8001204 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011d2:	490d      	ldr	r1, [pc, #52]	@ (8001208 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011d4:	4a0d      	ldr	r2, [pc, #52]	@ (800120c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011d8:	e002      	b.n	80011e0 <LoopCopyDataInit>

080011da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011de:	3304      	adds	r3, #4

080011e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011e4:	d3f9      	bcc.n	80011da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001210 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011e8:	4c0a      	ldr	r4, [pc, #40]	@ (8001214 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011ec:	e001      	b.n	80011f2 <LoopFillZerobss>

080011ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011f0:	3204      	adds	r2, #4

080011f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011f4:	d3fb      	bcc.n	80011ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011f6:	f003 f927 	bl	8004448 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011fa:	f7ff fd61 	bl	8000cc0 <main>
  bx  lr    
 80011fe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001200:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001204:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001208:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800120c:	08005324 	.word	0x08005324
  ldr r2, =_sbss
 8001210:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001214:	200002c4 	.word	0x200002c4

08001218 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001218:	e7fe      	b.n	8001218 <ADC_IRQHandler>
	...

0800121c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001220:	4b0e      	ldr	r3, [pc, #56]	@ (800125c <HAL_Init+0x40>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a0d      	ldr	r2, [pc, #52]	@ (800125c <HAL_Init+0x40>)
 8001226:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800122a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800122c:	4b0b      	ldr	r3, [pc, #44]	@ (800125c <HAL_Init+0x40>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a0a      	ldr	r2, [pc, #40]	@ (800125c <HAL_Init+0x40>)
 8001232:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001236:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001238:	4b08      	ldr	r3, [pc, #32]	@ (800125c <HAL_Init+0x40>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	4a07      	ldr	r2, [pc, #28]	@ (800125c <HAL_Init+0x40>)
 800123e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001242:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001244:	2003      	movs	r0, #3
 8001246:	f000 f94f 	bl	80014e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800124a:	200f      	movs	r0, #15
 800124c:	f000 f808 	bl	8001260 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001250:	f7ff fdfe 	bl	8000e50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001254:	2300      	movs	r3, #0
}
 8001256:	4618      	mov	r0, r3
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	40023c00 	.word	0x40023c00

08001260 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b082      	sub	sp, #8
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001268:	4b12      	ldr	r3, [pc, #72]	@ (80012b4 <HAL_InitTick+0x54>)
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	4b12      	ldr	r3, [pc, #72]	@ (80012b8 <HAL_InitTick+0x58>)
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	4619      	mov	r1, r3
 8001272:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001276:	fbb3 f3f1 	udiv	r3, r3, r1
 800127a:	fbb2 f3f3 	udiv	r3, r2, r3
 800127e:	4618      	mov	r0, r3
 8001280:	f000 f967 	bl	8001552 <HAL_SYSTICK_Config>
 8001284:	4603      	mov	r3, r0
 8001286:	2b00      	cmp	r3, #0
 8001288:	d001      	beq.n	800128e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	e00e      	b.n	80012ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2b0f      	cmp	r3, #15
 8001292:	d80a      	bhi.n	80012aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001294:	2200      	movs	r2, #0
 8001296:	6879      	ldr	r1, [r7, #4]
 8001298:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800129c:	f000 f92f 	bl	80014fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012a0:	4a06      	ldr	r2, [pc, #24]	@ (80012bc <HAL_InitTick+0x5c>)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012a6:	2300      	movs	r3, #0
 80012a8:	e000      	b.n	80012ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
}
 80012ac:	4618      	mov	r0, r3
 80012ae:	3708      	adds	r7, #8
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}
 80012b4:	20000000 	.word	0x20000000
 80012b8:	20000008 	.word	0x20000008
 80012bc:	20000004 	.word	0x20000004

080012c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012c4:	4b06      	ldr	r3, [pc, #24]	@ (80012e0 <HAL_IncTick+0x20>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	461a      	mov	r2, r3
 80012ca:	4b06      	ldr	r3, [pc, #24]	@ (80012e4 <HAL_IncTick+0x24>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4413      	add	r3, r2
 80012d0:	4a04      	ldr	r2, [pc, #16]	@ (80012e4 <HAL_IncTick+0x24>)
 80012d2:	6013      	str	r3, [r2, #0]
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr
 80012de:	bf00      	nop
 80012e0:	20000008 	.word	0x20000008
 80012e4:	20000174 	.word	0x20000174

080012e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0
  return uwTick;
 80012ec:	4b03      	ldr	r3, [pc, #12]	@ (80012fc <HAL_GetTick+0x14>)
 80012ee:	681b      	ldr	r3, [r3, #0]
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	20000174 	.word	0x20000174

08001300 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001308:	f7ff ffee 	bl	80012e8 <HAL_GetTick>
 800130c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001318:	d005      	beq.n	8001326 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800131a:	4b0a      	ldr	r3, [pc, #40]	@ (8001344 <HAL_Delay+0x44>)
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	461a      	mov	r2, r3
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	4413      	add	r3, r2
 8001324:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001326:	bf00      	nop
 8001328:	f7ff ffde 	bl	80012e8 <HAL_GetTick>
 800132c:	4602      	mov	r2, r0
 800132e:	68bb      	ldr	r3, [r7, #8]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	68fa      	ldr	r2, [r7, #12]
 8001334:	429a      	cmp	r2, r3
 8001336:	d8f7      	bhi.n	8001328 <HAL_Delay+0x28>
  {
  }
}
 8001338:	bf00      	nop
 800133a:	bf00      	nop
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20000008 	.word	0x20000008

08001348 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	f003 0307 	and.w	r3, r3, #7
 8001356:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001358:	4b0c      	ldr	r3, [pc, #48]	@ (800138c <__NVIC_SetPriorityGrouping+0x44>)
 800135a:	68db      	ldr	r3, [r3, #12]
 800135c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800135e:	68ba      	ldr	r2, [r7, #8]
 8001360:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001364:	4013      	ands	r3, r2
 8001366:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800136c:	68bb      	ldr	r3, [r7, #8]
 800136e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001370:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001374:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001378:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800137a:	4a04      	ldr	r2, [pc, #16]	@ (800138c <__NVIC_SetPriorityGrouping+0x44>)
 800137c:	68bb      	ldr	r3, [r7, #8]
 800137e:	60d3      	str	r3, [r2, #12]
}
 8001380:	bf00      	nop
 8001382:	3714      	adds	r7, #20
 8001384:	46bd      	mov	sp, r7
 8001386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138a:	4770      	bx	lr
 800138c:	e000ed00 	.word	0xe000ed00

08001390 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001390:	b480      	push	{r7}
 8001392:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001394:	4b04      	ldr	r3, [pc, #16]	@ (80013a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001396:	68db      	ldr	r3, [r3, #12]
 8001398:	0a1b      	lsrs	r3, r3, #8
 800139a:	f003 0307 	and.w	r3, r3, #7
}
 800139e:	4618      	mov	r0, r3
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr
 80013a8:	e000ed00 	.word	0xe000ed00

080013ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	4603      	mov	r3, r0
 80013b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	db0b      	blt.n	80013d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013be:	79fb      	ldrb	r3, [r7, #7]
 80013c0:	f003 021f 	and.w	r2, r3, #31
 80013c4:	4907      	ldr	r1, [pc, #28]	@ (80013e4 <__NVIC_EnableIRQ+0x38>)
 80013c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ca:	095b      	lsrs	r3, r3, #5
 80013cc:	2001      	movs	r0, #1
 80013ce:	fa00 f202 	lsl.w	r2, r0, r2
 80013d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80013d6:	bf00      	nop
 80013d8:	370c      	adds	r7, #12
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	e000e100 	.word	0xe000e100

080013e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	4603      	mov	r3, r0
 80013f0:	6039      	str	r1, [r7, #0]
 80013f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	db0a      	blt.n	8001412 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013fc:	683b      	ldr	r3, [r7, #0]
 80013fe:	b2da      	uxtb	r2, r3
 8001400:	490c      	ldr	r1, [pc, #48]	@ (8001434 <__NVIC_SetPriority+0x4c>)
 8001402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001406:	0112      	lsls	r2, r2, #4
 8001408:	b2d2      	uxtb	r2, r2
 800140a:	440b      	add	r3, r1
 800140c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001410:	e00a      	b.n	8001428 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	b2da      	uxtb	r2, r3
 8001416:	4908      	ldr	r1, [pc, #32]	@ (8001438 <__NVIC_SetPriority+0x50>)
 8001418:	79fb      	ldrb	r3, [r7, #7]
 800141a:	f003 030f 	and.w	r3, r3, #15
 800141e:	3b04      	subs	r3, #4
 8001420:	0112      	lsls	r2, r2, #4
 8001422:	b2d2      	uxtb	r2, r2
 8001424:	440b      	add	r3, r1
 8001426:	761a      	strb	r2, [r3, #24]
}
 8001428:	bf00      	nop
 800142a:	370c      	adds	r7, #12
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr
 8001434:	e000e100 	.word	0xe000e100
 8001438:	e000ed00 	.word	0xe000ed00

0800143c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800143c:	b480      	push	{r7}
 800143e:	b089      	sub	sp, #36	@ 0x24
 8001440:	af00      	add	r7, sp, #0
 8001442:	60f8      	str	r0, [r7, #12]
 8001444:	60b9      	str	r1, [r7, #8]
 8001446:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	f003 0307 	and.w	r3, r3, #7
 800144e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001450:	69fb      	ldr	r3, [r7, #28]
 8001452:	f1c3 0307 	rsb	r3, r3, #7
 8001456:	2b04      	cmp	r3, #4
 8001458:	bf28      	it	cs
 800145a:	2304      	movcs	r3, #4
 800145c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800145e:	69fb      	ldr	r3, [r7, #28]
 8001460:	3304      	adds	r3, #4
 8001462:	2b06      	cmp	r3, #6
 8001464:	d902      	bls.n	800146c <NVIC_EncodePriority+0x30>
 8001466:	69fb      	ldr	r3, [r7, #28]
 8001468:	3b03      	subs	r3, #3
 800146a:	e000      	b.n	800146e <NVIC_EncodePriority+0x32>
 800146c:	2300      	movs	r3, #0
 800146e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001470:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001474:	69bb      	ldr	r3, [r7, #24]
 8001476:	fa02 f303 	lsl.w	r3, r2, r3
 800147a:	43da      	mvns	r2, r3
 800147c:	68bb      	ldr	r3, [r7, #8]
 800147e:	401a      	ands	r2, r3
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001484:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	fa01 f303 	lsl.w	r3, r1, r3
 800148e:	43d9      	mvns	r1, r3
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001494:	4313      	orrs	r3, r2
         );
}
 8001496:	4618      	mov	r0, r3
 8001498:	3724      	adds	r7, #36	@ 0x24
 800149a:	46bd      	mov	sp, r7
 800149c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a0:	4770      	bx	lr
	...

080014a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b082      	sub	sp, #8
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	3b01      	subs	r3, #1
 80014b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014b4:	d301      	bcc.n	80014ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014b6:	2301      	movs	r3, #1
 80014b8:	e00f      	b.n	80014da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014ba:	4a0a      	ldr	r2, [pc, #40]	@ (80014e4 <SysTick_Config+0x40>)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	3b01      	subs	r3, #1
 80014c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014c2:	210f      	movs	r1, #15
 80014c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014c8:	f7ff ff8e 	bl	80013e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014cc:	4b05      	ldr	r3, [pc, #20]	@ (80014e4 <SysTick_Config+0x40>)
 80014ce:	2200      	movs	r2, #0
 80014d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014d2:	4b04      	ldr	r3, [pc, #16]	@ (80014e4 <SysTick_Config+0x40>)
 80014d4:	2207      	movs	r2, #7
 80014d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014d8:	2300      	movs	r3, #0
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	e000e010 	.word	0xe000e010

080014e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	f7ff ff29 	bl	8001348 <__NVIC_SetPriorityGrouping>
}
 80014f6:	bf00      	nop
 80014f8:	3708      	adds	r7, #8
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}

080014fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014fe:	b580      	push	{r7, lr}
 8001500:	b086      	sub	sp, #24
 8001502:	af00      	add	r7, sp, #0
 8001504:	4603      	mov	r3, r0
 8001506:	60b9      	str	r1, [r7, #8]
 8001508:	607a      	str	r2, [r7, #4]
 800150a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800150c:	2300      	movs	r3, #0
 800150e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001510:	f7ff ff3e 	bl	8001390 <__NVIC_GetPriorityGrouping>
 8001514:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001516:	687a      	ldr	r2, [r7, #4]
 8001518:	68b9      	ldr	r1, [r7, #8]
 800151a:	6978      	ldr	r0, [r7, #20]
 800151c:	f7ff ff8e 	bl	800143c <NVIC_EncodePriority>
 8001520:	4602      	mov	r2, r0
 8001522:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001526:	4611      	mov	r1, r2
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff ff5d 	bl	80013e8 <__NVIC_SetPriority>
}
 800152e:	bf00      	nop
 8001530:	3718      	adds	r7, #24
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}

08001536 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001536:	b580      	push	{r7, lr}
 8001538:	b082      	sub	sp, #8
 800153a:	af00      	add	r7, sp, #0
 800153c:	4603      	mov	r3, r0
 800153e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001540:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001544:	4618      	mov	r0, r3
 8001546:	f7ff ff31 	bl	80013ac <__NVIC_EnableIRQ>
}
 800154a:	bf00      	nop
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}

08001552 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001552:	b580      	push	{r7, lr}
 8001554:	b082      	sub	sp, #8
 8001556:	af00      	add	r7, sp, #0
 8001558:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800155a:	6878      	ldr	r0, [r7, #4]
 800155c:	f7ff ffa2 	bl	80014a4 <SysTick_Config>
 8001560:	4603      	mov	r3, r0
}
 8001562:	4618      	mov	r0, r3
 8001564:	3708      	adds	r7, #8
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}

0800156a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800156a:	b580      	push	{r7, lr}
 800156c:	b084      	sub	sp, #16
 800156e:	af00      	add	r7, sp, #0
 8001570:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001576:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001578:	f7ff feb6 	bl	80012e8 <HAL_GetTick>
 800157c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001584:	b2db      	uxtb	r3, r3
 8001586:	2b02      	cmp	r3, #2
 8001588:	d008      	beq.n	800159c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2280      	movs	r2, #128	@ 0x80
 800158e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2200      	movs	r2, #0
 8001594:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001598:	2301      	movs	r3, #1
 800159a:	e052      	b.n	8001642 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	681a      	ldr	r2, [r3, #0]
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f022 0216 	bic.w	r2, r2, #22
 80015aa:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	695a      	ldr	r2, [r3, #20]
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80015ba:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d103      	bne.n	80015cc <HAL_DMA_Abort+0x62>
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d007      	beq.n	80015dc <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f022 0208 	bic.w	r2, r2, #8
 80015da:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f022 0201 	bic.w	r2, r2, #1
 80015ea:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80015ec:	e013      	b.n	8001616 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80015ee:	f7ff fe7b 	bl	80012e8 <HAL_GetTick>
 80015f2:	4602      	mov	r2, r0
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	1ad3      	subs	r3, r2, r3
 80015f8:	2b05      	cmp	r3, #5
 80015fa:	d90c      	bls.n	8001616 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2220      	movs	r2, #32
 8001600:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2203      	movs	r2, #3
 8001606:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2200      	movs	r2, #0
 800160e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001612:	2303      	movs	r3, #3
 8001614:	e015      	b.n	8001642 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 0301 	and.w	r3, r3, #1
 8001620:	2b00      	cmp	r3, #0
 8001622:	d1e4      	bne.n	80015ee <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001628:	223f      	movs	r2, #63	@ 0x3f
 800162a:	409a      	lsls	r2, r3
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2201      	movs	r2, #1
 8001634:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2200      	movs	r2, #0
 800163c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001640:	2300      	movs	r3, #0
}
 8001642:	4618      	mov	r0, r3
 8001644:	3710      	adds	r7, #16
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}

0800164a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800164a:	b480      	push	{r7}
 800164c:	b083      	sub	sp, #12
 800164e:	af00      	add	r7, sp, #0
 8001650:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001658:	b2db      	uxtb	r3, r3
 800165a:	2b02      	cmp	r3, #2
 800165c:	d004      	beq.n	8001668 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2280      	movs	r2, #128	@ 0x80
 8001662:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001664:	2301      	movs	r3, #1
 8001666:	e00c      	b.n	8001682 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2205      	movs	r2, #5
 800166c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	681a      	ldr	r2, [r3, #0]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f022 0201 	bic.w	r2, r2, #1
 800167e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001680:	2300      	movs	r3, #0
}
 8001682:	4618      	mov	r0, r3
 8001684:	370c      	adds	r7, #12
 8001686:	46bd      	mov	sp, r7
 8001688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168c:	4770      	bx	lr
	...

08001690 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001690:	b480      	push	{r7}
 8001692:	b089      	sub	sp, #36	@ 0x24
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
 8001698:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800169a:	2300      	movs	r3, #0
 800169c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800169e:	2300      	movs	r3, #0
 80016a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80016a2:	2300      	movs	r3, #0
 80016a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016a6:	2300      	movs	r3, #0
 80016a8:	61fb      	str	r3, [r7, #28]
 80016aa:	e159      	b.n	8001960 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80016ac:	2201      	movs	r2, #1
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016b6:	683b      	ldr	r3, [r7, #0]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	697a      	ldr	r2, [r7, #20]
 80016bc:	4013      	ands	r3, r2
 80016be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80016c0:	693a      	ldr	r2, [r7, #16]
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	429a      	cmp	r2, r3
 80016c6:	f040 8148 	bne.w	800195a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	f003 0303 	and.w	r3, r3, #3
 80016d2:	2b01      	cmp	r3, #1
 80016d4:	d005      	beq.n	80016e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016de:	2b02      	cmp	r3, #2
 80016e0:	d130      	bne.n	8001744 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	689b      	ldr	r3, [r3, #8]
 80016e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	2203      	movs	r2, #3
 80016ee:	fa02 f303 	lsl.w	r3, r2, r3
 80016f2:	43db      	mvns	r3, r3
 80016f4:	69ba      	ldr	r2, [r7, #24]
 80016f6:	4013      	ands	r3, r2
 80016f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	68da      	ldr	r2, [r3, #12]
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	005b      	lsls	r3, r3, #1
 8001702:	fa02 f303 	lsl.w	r3, r2, r3
 8001706:	69ba      	ldr	r2, [r7, #24]
 8001708:	4313      	orrs	r3, r2
 800170a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	69ba      	ldr	r2, [r7, #24]
 8001710:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001718:	2201      	movs	r2, #1
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	fa02 f303 	lsl.w	r3, r2, r3
 8001720:	43db      	mvns	r3, r3
 8001722:	69ba      	ldr	r2, [r7, #24]
 8001724:	4013      	ands	r3, r2
 8001726:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	091b      	lsrs	r3, r3, #4
 800172e:	f003 0201 	and.w	r2, r3, #1
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	fa02 f303 	lsl.w	r3, r2, r3
 8001738:	69ba      	ldr	r2, [r7, #24]
 800173a:	4313      	orrs	r3, r2
 800173c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	69ba      	ldr	r2, [r7, #24]
 8001742:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	f003 0303 	and.w	r3, r3, #3
 800174c:	2b03      	cmp	r3, #3
 800174e:	d017      	beq.n	8001780 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	68db      	ldr	r3, [r3, #12]
 8001754:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001756:	69fb      	ldr	r3, [r7, #28]
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	2203      	movs	r2, #3
 800175c:	fa02 f303 	lsl.w	r3, r2, r3
 8001760:	43db      	mvns	r3, r3
 8001762:	69ba      	ldr	r2, [r7, #24]
 8001764:	4013      	ands	r3, r2
 8001766:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	689a      	ldr	r2, [r3, #8]
 800176c:	69fb      	ldr	r3, [r7, #28]
 800176e:	005b      	lsls	r3, r3, #1
 8001770:	fa02 f303 	lsl.w	r3, r2, r3
 8001774:	69ba      	ldr	r2, [r7, #24]
 8001776:	4313      	orrs	r3, r2
 8001778:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	69ba      	ldr	r2, [r7, #24]
 800177e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001780:	683b      	ldr	r3, [r7, #0]
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	f003 0303 	and.w	r3, r3, #3
 8001788:	2b02      	cmp	r3, #2
 800178a:	d123      	bne.n	80017d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800178c:	69fb      	ldr	r3, [r7, #28]
 800178e:	08da      	lsrs	r2, r3, #3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	3208      	adds	r2, #8
 8001794:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001798:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800179a:	69fb      	ldr	r3, [r7, #28]
 800179c:	f003 0307 	and.w	r3, r3, #7
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	220f      	movs	r2, #15
 80017a4:	fa02 f303 	lsl.w	r3, r2, r3
 80017a8:	43db      	mvns	r3, r3
 80017aa:	69ba      	ldr	r2, [r7, #24]
 80017ac:	4013      	ands	r3, r2
 80017ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	691a      	ldr	r2, [r3, #16]
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	f003 0307 	and.w	r3, r3, #7
 80017ba:	009b      	lsls	r3, r3, #2
 80017bc:	fa02 f303 	lsl.w	r3, r2, r3
 80017c0:	69ba      	ldr	r2, [r7, #24]
 80017c2:	4313      	orrs	r3, r2
 80017c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017c6:	69fb      	ldr	r3, [r7, #28]
 80017c8:	08da      	lsrs	r2, r3, #3
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	3208      	adds	r2, #8
 80017ce:	69b9      	ldr	r1, [r7, #24]
 80017d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80017da:	69fb      	ldr	r3, [r7, #28]
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	2203      	movs	r2, #3
 80017e0:	fa02 f303 	lsl.w	r3, r2, r3
 80017e4:	43db      	mvns	r3, r3
 80017e6:	69ba      	ldr	r2, [r7, #24]
 80017e8:	4013      	ands	r3, r2
 80017ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f003 0203 	and.w	r2, r3, #3
 80017f4:	69fb      	ldr	r3, [r7, #28]
 80017f6:	005b      	lsls	r3, r3, #1
 80017f8:	fa02 f303 	lsl.w	r3, r2, r3
 80017fc:	69ba      	ldr	r2, [r7, #24]
 80017fe:	4313      	orrs	r3, r2
 8001800:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	69ba      	ldr	r2, [r7, #24]
 8001806:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001810:	2b00      	cmp	r3, #0
 8001812:	f000 80a2 	beq.w	800195a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	60fb      	str	r3, [r7, #12]
 800181a:	4b57      	ldr	r3, [pc, #348]	@ (8001978 <HAL_GPIO_Init+0x2e8>)
 800181c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800181e:	4a56      	ldr	r2, [pc, #344]	@ (8001978 <HAL_GPIO_Init+0x2e8>)
 8001820:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001824:	6453      	str	r3, [r2, #68]	@ 0x44
 8001826:	4b54      	ldr	r3, [pc, #336]	@ (8001978 <HAL_GPIO_Init+0x2e8>)
 8001828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800182a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800182e:	60fb      	str	r3, [r7, #12]
 8001830:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001832:	4a52      	ldr	r2, [pc, #328]	@ (800197c <HAL_GPIO_Init+0x2ec>)
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	089b      	lsrs	r3, r3, #2
 8001838:	3302      	adds	r3, #2
 800183a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800183e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001840:	69fb      	ldr	r3, [r7, #28]
 8001842:	f003 0303 	and.w	r3, r3, #3
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	220f      	movs	r2, #15
 800184a:	fa02 f303 	lsl.w	r3, r2, r3
 800184e:	43db      	mvns	r3, r3
 8001850:	69ba      	ldr	r2, [r7, #24]
 8001852:	4013      	ands	r3, r2
 8001854:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4a49      	ldr	r2, [pc, #292]	@ (8001980 <HAL_GPIO_Init+0x2f0>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d019      	beq.n	8001892 <HAL_GPIO_Init+0x202>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	4a48      	ldr	r2, [pc, #288]	@ (8001984 <HAL_GPIO_Init+0x2f4>)
 8001862:	4293      	cmp	r3, r2
 8001864:	d013      	beq.n	800188e <HAL_GPIO_Init+0x1fe>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	4a47      	ldr	r2, [pc, #284]	@ (8001988 <HAL_GPIO_Init+0x2f8>)
 800186a:	4293      	cmp	r3, r2
 800186c:	d00d      	beq.n	800188a <HAL_GPIO_Init+0x1fa>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	4a46      	ldr	r2, [pc, #280]	@ (800198c <HAL_GPIO_Init+0x2fc>)
 8001872:	4293      	cmp	r3, r2
 8001874:	d007      	beq.n	8001886 <HAL_GPIO_Init+0x1f6>
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	4a45      	ldr	r2, [pc, #276]	@ (8001990 <HAL_GPIO_Init+0x300>)
 800187a:	4293      	cmp	r3, r2
 800187c:	d101      	bne.n	8001882 <HAL_GPIO_Init+0x1f2>
 800187e:	2304      	movs	r3, #4
 8001880:	e008      	b.n	8001894 <HAL_GPIO_Init+0x204>
 8001882:	2307      	movs	r3, #7
 8001884:	e006      	b.n	8001894 <HAL_GPIO_Init+0x204>
 8001886:	2303      	movs	r3, #3
 8001888:	e004      	b.n	8001894 <HAL_GPIO_Init+0x204>
 800188a:	2302      	movs	r3, #2
 800188c:	e002      	b.n	8001894 <HAL_GPIO_Init+0x204>
 800188e:	2301      	movs	r3, #1
 8001890:	e000      	b.n	8001894 <HAL_GPIO_Init+0x204>
 8001892:	2300      	movs	r3, #0
 8001894:	69fa      	ldr	r2, [r7, #28]
 8001896:	f002 0203 	and.w	r2, r2, #3
 800189a:	0092      	lsls	r2, r2, #2
 800189c:	4093      	lsls	r3, r2
 800189e:	69ba      	ldr	r2, [r7, #24]
 80018a0:	4313      	orrs	r3, r2
 80018a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80018a4:	4935      	ldr	r1, [pc, #212]	@ (800197c <HAL_GPIO_Init+0x2ec>)
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	089b      	lsrs	r3, r3, #2
 80018aa:	3302      	adds	r3, #2
 80018ac:	69ba      	ldr	r2, [r7, #24]
 80018ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80018b2:	4b38      	ldr	r3, [pc, #224]	@ (8001994 <HAL_GPIO_Init+0x304>)
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018b8:	693b      	ldr	r3, [r7, #16]
 80018ba:	43db      	mvns	r3, r3
 80018bc:	69ba      	ldr	r2, [r7, #24]
 80018be:	4013      	ands	r3, r2
 80018c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d003      	beq.n	80018d6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80018ce:	69ba      	ldr	r2, [r7, #24]
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	4313      	orrs	r3, r2
 80018d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018d6:	4a2f      	ldr	r2, [pc, #188]	@ (8001994 <HAL_GPIO_Init+0x304>)
 80018d8:	69bb      	ldr	r3, [r7, #24]
 80018da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018dc:	4b2d      	ldr	r3, [pc, #180]	@ (8001994 <HAL_GPIO_Init+0x304>)
 80018de:	68db      	ldr	r3, [r3, #12]
 80018e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018e2:	693b      	ldr	r3, [r7, #16]
 80018e4:	43db      	mvns	r3, r3
 80018e6:	69ba      	ldr	r2, [r7, #24]
 80018e8:	4013      	ands	r3, r2
 80018ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	685b      	ldr	r3, [r3, #4]
 80018f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d003      	beq.n	8001900 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80018f8:	69ba      	ldr	r2, [r7, #24]
 80018fa:	693b      	ldr	r3, [r7, #16]
 80018fc:	4313      	orrs	r3, r2
 80018fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001900:	4a24      	ldr	r2, [pc, #144]	@ (8001994 <HAL_GPIO_Init+0x304>)
 8001902:	69bb      	ldr	r3, [r7, #24]
 8001904:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001906:	4b23      	ldr	r3, [pc, #140]	@ (8001994 <HAL_GPIO_Init+0x304>)
 8001908:	685b      	ldr	r3, [r3, #4]
 800190a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800190c:	693b      	ldr	r3, [r7, #16]
 800190e:	43db      	mvns	r3, r3
 8001910:	69ba      	ldr	r2, [r7, #24]
 8001912:	4013      	ands	r3, r2
 8001914:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800191e:	2b00      	cmp	r3, #0
 8001920:	d003      	beq.n	800192a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001922:	69ba      	ldr	r2, [r7, #24]
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	4313      	orrs	r3, r2
 8001928:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800192a:	4a1a      	ldr	r2, [pc, #104]	@ (8001994 <HAL_GPIO_Init+0x304>)
 800192c:	69bb      	ldr	r3, [r7, #24]
 800192e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001930:	4b18      	ldr	r3, [pc, #96]	@ (8001994 <HAL_GPIO_Init+0x304>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	43db      	mvns	r3, r3
 800193a:	69ba      	ldr	r2, [r7, #24]
 800193c:	4013      	ands	r3, r2
 800193e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001948:	2b00      	cmp	r3, #0
 800194a:	d003      	beq.n	8001954 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800194c:	69ba      	ldr	r2, [r7, #24]
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	4313      	orrs	r3, r2
 8001952:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001954:	4a0f      	ldr	r2, [pc, #60]	@ (8001994 <HAL_GPIO_Init+0x304>)
 8001956:	69bb      	ldr	r3, [r7, #24]
 8001958:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800195a:	69fb      	ldr	r3, [r7, #28]
 800195c:	3301      	adds	r3, #1
 800195e:	61fb      	str	r3, [r7, #28]
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	2b0f      	cmp	r3, #15
 8001964:	f67f aea2 	bls.w	80016ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001968:	bf00      	nop
 800196a:	bf00      	nop
 800196c:	3724      	adds	r7, #36	@ 0x24
 800196e:	46bd      	mov	sp, r7
 8001970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	40023800 	.word	0x40023800
 800197c:	40013800 	.word	0x40013800
 8001980:	40020000 	.word	0x40020000
 8001984:	40020400 	.word	0x40020400
 8001988:	40020800 	.word	0x40020800
 800198c:	40020c00 	.word	0x40020c00
 8001990:	40021000 	.word	0x40021000
 8001994:	40013c00 	.word	0x40013c00

08001998 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001998:	b480      	push	{r7}
 800199a:	b085      	sub	sp, #20
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
 80019a0:	460b      	mov	r3, r1
 80019a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	691a      	ldr	r2, [r3, #16]
 80019a8:	887b      	ldrh	r3, [r7, #2]
 80019aa:	4013      	ands	r3, r2
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d002      	beq.n	80019b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80019b0:	2301      	movs	r3, #1
 80019b2:	73fb      	strb	r3, [r7, #15]
 80019b4:	e001      	b.n	80019ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80019b6:	2300      	movs	r3, #0
 80019b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80019ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80019bc:	4618      	mov	r0, r3
 80019be:	3714      	adds	r7, #20
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	460b      	mov	r3, r1
 80019d2:	807b      	strh	r3, [r7, #2]
 80019d4:	4613      	mov	r3, r2
 80019d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80019d8:	787b      	ldrb	r3, [r7, #1]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d003      	beq.n	80019e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80019de:	887a      	ldrh	r2, [r7, #2]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80019e4:	e003      	b.n	80019ee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80019e6:	887b      	ldrh	r3, [r7, #2]
 80019e8:	041a      	lsls	r2, r3, #16
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	619a      	str	r2, [r3, #24]
}
 80019ee:	bf00      	nop
 80019f0:	370c      	adds	r7, #12
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr
	...

080019fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d101      	bne.n	8001a0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e12b      	b.n	8001c66 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a14:	b2db      	uxtb	r3, r3
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d106      	bne.n	8001a28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001a22:	6878      	ldr	r0, [r7, #4]
 8001a24:	f7ff f8e8 	bl	8000bf8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2224      	movs	r2, #36	@ 0x24
 8001a2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f022 0201 	bic.w	r2, r2, #1
 8001a3e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681a      	ldr	r2, [r3, #0]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001a4e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	681a      	ldr	r2, [r3, #0]
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001a5e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001a60:	f001 f8da 	bl	8002c18 <HAL_RCC_GetPCLK1Freq>
 8001a64:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	4a81      	ldr	r2, [pc, #516]	@ (8001c70 <HAL_I2C_Init+0x274>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d807      	bhi.n	8001a80 <HAL_I2C_Init+0x84>
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	4a80      	ldr	r2, [pc, #512]	@ (8001c74 <HAL_I2C_Init+0x278>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	bf94      	ite	ls
 8001a78:	2301      	movls	r3, #1
 8001a7a:	2300      	movhi	r3, #0
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	e006      	b.n	8001a8e <HAL_I2C_Init+0x92>
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	4a7d      	ldr	r2, [pc, #500]	@ (8001c78 <HAL_I2C_Init+0x27c>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	bf94      	ite	ls
 8001a88:	2301      	movls	r3, #1
 8001a8a:	2300      	movhi	r3, #0
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d001      	beq.n	8001a96 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e0e7      	b.n	8001c66 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	4a78      	ldr	r2, [pc, #480]	@ (8001c7c <HAL_I2C_Init+0x280>)
 8001a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a9e:	0c9b      	lsrs	r3, r3, #18
 8001aa0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	68ba      	ldr	r2, [r7, #8]
 8001ab2:	430a      	orrs	r2, r1
 8001ab4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	6a1b      	ldr	r3, [r3, #32]
 8001abc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	4a6a      	ldr	r2, [pc, #424]	@ (8001c70 <HAL_I2C_Init+0x274>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d802      	bhi.n	8001ad0 <HAL_I2C_Init+0xd4>
 8001aca:	68bb      	ldr	r3, [r7, #8]
 8001acc:	3301      	adds	r3, #1
 8001ace:	e009      	b.n	8001ae4 <HAL_I2C_Init+0xe8>
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001ad6:	fb02 f303 	mul.w	r3, r2, r3
 8001ada:	4a69      	ldr	r2, [pc, #420]	@ (8001c80 <HAL_I2C_Init+0x284>)
 8001adc:	fba2 2303 	umull	r2, r3, r2, r3
 8001ae0:	099b      	lsrs	r3, r3, #6
 8001ae2:	3301      	adds	r3, #1
 8001ae4:	687a      	ldr	r2, [r7, #4]
 8001ae6:	6812      	ldr	r2, [r2, #0]
 8001ae8:	430b      	orrs	r3, r1
 8001aea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	69db      	ldr	r3, [r3, #28]
 8001af2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001af6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	495c      	ldr	r1, [pc, #368]	@ (8001c70 <HAL_I2C_Init+0x274>)
 8001b00:	428b      	cmp	r3, r1
 8001b02:	d819      	bhi.n	8001b38 <HAL_I2C_Init+0x13c>
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	1e59      	subs	r1, r3, #1
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	005b      	lsls	r3, r3, #1
 8001b0e:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b12:	1c59      	adds	r1, r3, #1
 8001b14:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001b18:	400b      	ands	r3, r1
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d00a      	beq.n	8001b34 <HAL_I2C_Init+0x138>
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	1e59      	subs	r1, r3, #1
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	005b      	lsls	r3, r3, #1
 8001b28:	fbb1 f3f3 	udiv	r3, r1, r3
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b32:	e051      	b.n	8001bd8 <HAL_I2C_Init+0x1dc>
 8001b34:	2304      	movs	r3, #4
 8001b36:	e04f      	b.n	8001bd8 <HAL_I2C_Init+0x1dc>
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	689b      	ldr	r3, [r3, #8]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d111      	bne.n	8001b64 <HAL_I2C_Init+0x168>
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	1e58      	subs	r0, r3, #1
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	6859      	ldr	r1, [r3, #4]
 8001b48:	460b      	mov	r3, r1
 8001b4a:	005b      	lsls	r3, r3, #1
 8001b4c:	440b      	add	r3, r1
 8001b4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b52:	3301      	adds	r3, #1
 8001b54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	bf0c      	ite	eq
 8001b5c:	2301      	moveq	r3, #1
 8001b5e:	2300      	movne	r3, #0
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	e012      	b.n	8001b8a <HAL_I2C_Init+0x18e>
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	1e58      	subs	r0, r3, #1
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6859      	ldr	r1, [r3, #4]
 8001b6c:	460b      	mov	r3, r1
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	440b      	add	r3, r1
 8001b72:	0099      	lsls	r1, r3, #2
 8001b74:	440b      	add	r3, r1
 8001b76:	fbb0 f3f3 	udiv	r3, r0, r3
 8001b7a:	3301      	adds	r3, #1
 8001b7c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	bf0c      	ite	eq
 8001b84:	2301      	moveq	r3, #1
 8001b86:	2300      	movne	r3, #0
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d001      	beq.n	8001b92 <HAL_I2C_Init+0x196>
 8001b8e:	2301      	movs	r3, #1
 8001b90:	e022      	b.n	8001bd8 <HAL_I2C_Init+0x1dc>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d10e      	bne.n	8001bb8 <HAL_I2C_Init+0x1bc>
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	1e58      	subs	r0, r3, #1
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6859      	ldr	r1, [r3, #4]
 8001ba2:	460b      	mov	r3, r1
 8001ba4:	005b      	lsls	r3, r3, #1
 8001ba6:	440b      	add	r3, r1
 8001ba8:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bac:	3301      	adds	r3, #1
 8001bae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001bb6:	e00f      	b.n	8001bd8 <HAL_I2C_Init+0x1dc>
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	1e58      	subs	r0, r3, #1
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6859      	ldr	r1, [r3, #4]
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	440b      	add	r3, r1
 8001bc6:	0099      	lsls	r1, r3, #2
 8001bc8:	440b      	add	r3, r1
 8001bca:	fbb0 f3f3 	udiv	r3, r0, r3
 8001bce:	3301      	adds	r3, #1
 8001bd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001bd4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001bd8:	6879      	ldr	r1, [r7, #4]
 8001bda:	6809      	ldr	r1, [r1, #0]
 8001bdc:	4313      	orrs	r3, r2
 8001bde:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	69da      	ldr	r2, [r3, #28]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	6a1b      	ldr	r3, [r3, #32]
 8001bf2:	431a      	orrs	r2, r3
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	430a      	orrs	r2, r1
 8001bfa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	689b      	ldr	r3, [r3, #8]
 8001c02:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001c06:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001c0a:	687a      	ldr	r2, [r7, #4]
 8001c0c:	6911      	ldr	r1, [r2, #16]
 8001c0e:	687a      	ldr	r2, [r7, #4]
 8001c10:	68d2      	ldr	r2, [r2, #12]
 8001c12:	4311      	orrs	r1, r2
 8001c14:	687a      	ldr	r2, [r7, #4]
 8001c16:	6812      	ldr	r2, [r2, #0]
 8001c18:	430b      	orrs	r3, r1
 8001c1a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	68db      	ldr	r3, [r3, #12]
 8001c22:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	695a      	ldr	r2, [r3, #20]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	699b      	ldr	r3, [r3, #24]
 8001c2e:	431a      	orrs	r2, r3
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	430a      	orrs	r2, r1
 8001c36:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f042 0201 	orr.w	r2, r2, #1
 8001c46:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2220      	movs	r2, #32
 8001c52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	2200      	movs	r2, #0
 8001c5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001c64:	2300      	movs	r3, #0
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3710      	adds	r7, #16
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	000186a0 	.word	0x000186a0
 8001c74:	001e847f 	.word	0x001e847f
 8001c78:	003d08ff 	.word	0x003d08ff
 8001c7c:	431bde83 	.word	0x431bde83
 8001c80:	10624dd3 	.word	0x10624dd3

08001c84 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b088      	sub	sp, #32
 8001c88:	af02      	add	r7, sp, #8
 8001c8a:	60f8      	str	r0, [r7, #12]
 8001c8c:	607a      	str	r2, [r7, #4]
 8001c8e:	461a      	mov	r2, r3
 8001c90:	460b      	mov	r3, r1
 8001c92:	817b      	strh	r3, [r7, #10]
 8001c94:	4613      	mov	r3, r2
 8001c96:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001c98:	f7ff fb26 	bl	80012e8 <HAL_GetTick>
 8001c9c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	2b20      	cmp	r3, #32
 8001ca8:	f040 80e0 	bne.w	8001e6c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	9300      	str	r3, [sp, #0]
 8001cb0:	2319      	movs	r3, #25
 8001cb2:	2201      	movs	r2, #1
 8001cb4:	4970      	ldr	r1, [pc, #448]	@ (8001e78 <HAL_I2C_Master_Transmit+0x1f4>)
 8001cb6:	68f8      	ldr	r0, [r7, #12]
 8001cb8:	f000 f964 	bl	8001f84 <I2C_WaitOnFlagUntilTimeout>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	e0d3      	b.n	8001e6e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ccc:	2b01      	cmp	r3, #1
 8001cce:	d101      	bne.n	8001cd4 <HAL_I2C_Master_Transmit+0x50>
 8001cd0:	2302      	movs	r3, #2
 8001cd2:	e0cc      	b.n	8001e6e <HAL_I2C_Master_Transmit+0x1ea>
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 0301 	and.w	r3, r3, #1
 8001ce6:	2b01      	cmp	r3, #1
 8001ce8:	d007      	beq.n	8001cfa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	681a      	ldr	r2, [r3, #0]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f042 0201 	orr.w	r2, r2, #1
 8001cf8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	681a      	ldr	r2, [r3, #0]
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d08:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	2221      	movs	r2, #33	@ 0x21
 8001d0e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	2210      	movs	r2, #16
 8001d16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	687a      	ldr	r2, [r7, #4]
 8001d24:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	893a      	ldrh	r2, [r7, #8]
 8001d2a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d30:	b29a      	uxth	r2, r3
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	4a50      	ldr	r2, [pc, #320]	@ (8001e7c <HAL_I2C_Master_Transmit+0x1f8>)
 8001d3a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001d3c:	8979      	ldrh	r1, [r7, #10]
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	6a3a      	ldr	r2, [r7, #32]
 8001d42:	68f8      	ldr	r0, [r7, #12]
 8001d44:	f000 f89c 	bl	8001e80 <I2C_MasterRequestWrite>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001d4e:	2301      	movs	r3, #1
 8001d50:	e08d      	b.n	8001e6e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d52:	2300      	movs	r3, #0
 8001d54:	613b      	str	r3, [r7, #16]
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	695b      	ldr	r3, [r3, #20]
 8001d5c:	613b      	str	r3, [r7, #16]
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	613b      	str	r3, [r7, #16]
 8001d66:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001d68:	e066      	b.n	8001e38 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001d6a:	697a      	ldr	r2, [r7, #20]
 8001d6c:	6a39      	ldr	r1, [r7, #32]
 8001d6e:	68f8      	ldr	r0, [r7, #12]
 8001d70:	f000 fa22 	bl	80021b8 <I2C_WaitOnTXEFlagUntilTimeout>
 8001d74:	4603      	mov	r3, r0
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d00d      	beq.n	8001d96 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7e:	2b04      	cmp	r3, #4
 8001d80:	d107      	bne.n	8001d92 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d90:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
 8001d94:	e06b      	b.n	8001e6e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d9a:	781a      	ldrb	r2, [r3, #0]
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da6:	1c5a      	adds	r2, r3, #1
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001db0:	b29b      	uxth	r3, r3
 8001db2:	3b01      	subs	r3, #1
 8001db4:	b29a      	uxth	r2, r3
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	b29a      	uxth	r2, r3
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	695b      	ldr	r3, [r3, #20]
 8001dcc:	f003 0304 	and.w	r3, r3, #4
 8001dd0:	2b04      	cmp	r3, #4
 8001dd2:	d11b      	bne.n	8001e0c <HAL_I2C_Master_Transmit+0x188>
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d017      	beq.n	8001e0c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001de0:	781a      	ldrb	r2, [r3, #0]
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dec:	1c5a      	adds	r2, r3, #1
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001df6:	b29b      	uxth	r3, r3
 8001df8:	3b01      	subs	r3, #1
 8001dfa:	b29a      	uxth	r2, r3
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e04:	3b01      	subs	r3, #1
 8001e06:	b29a      	uxth	r2, r3
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001e0c:	697a      	ldr	r2, [r7, #20]
 8001e0e:	6a39      	ldr	r1, [r7, #32]
 8001e10:	68f8      	ldr	r0, [r7, #12]
 8001e12:	f000 fa19 	bl	8002248 <I2C_WaitOnBTFFlagUntilTimeout>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d00d      	beq.n	8001e38 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e20:	2b04      	cmp	r3, #4
 8001e22:	d107      	bne.n	8001e34 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e32:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001e34:	2301      	movs	r3, #1
 8001e36:	e01a      	b.n	8001e6e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d194      	bne.n	8001d6a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	681a      	ldr	r2, [r3, #0]
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	2220      	movs	r2, #32
 8001e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	2200      	movs	r2, #0
 8001e64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	e000      	b.n	8001e6e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001e6c:	2302      	movs	r3, #2
  }
}
 8001e6e:	4618      	mov	r0, r3
 8001e70:	3718      	adds	r7, #24
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bd80      	pop	{r7, pc}
 8001e76:	bf00      	nop
 8001e78:	00100002 	.word	0x00100002
 8001e7c:	ffff0000 	.word	0xffff0000

08001e80 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b088      	sub	sp, #32
 8001e84:	af02      	add	r7, sp, #8
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	607a      	str	r2, [r7, #4]
 8001e8a:	603b      	str	r3, [r7, #0]
 8001e8c:	460b      	mov	r3, r1
 8001e8e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e94:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	2b08      	cmp	r3, #8
 8001e9a:	d006      	beq.n	8001eaa <I2C_MasterRequestWrite+0x2a>
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	d003      	beq.n	8001eaa <I2C_MasterRequestWrite+0x2a>
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8001ea8:	d108      	bne.n	8001ebc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	681a      	ldr	r2, [r3, #0]
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001eb8:	601a      	str	r2, [r3, #0]
 8001eba:	e00b      	b.n	8001ed4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec0:	2b12      	cmp	r3, #18
 8001ec2:	d107      	bne.n	8001ed4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001ed2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001ed4:	683b      	ldr	r3, [r7, #0]
 8001ed6:	9300      	str	r3, [sp, #0]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2200      	movs	r2, #0
 8001edc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001ee0:	68f8      	ldr	r0, [r7, #12]
 8001ee2:	f000 f84f 	bl	8001f84 <I2C_WaitOnFlagUntilTimeout>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d00d      	beq.n	8001f08 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ef6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001efa:	d103      	bne.n	8001f04 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f02:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001f04:	2303      	movs	r3, #3
 8001f06:	e035      	b.n	8001f74 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	691b      	ldr	r3, [r3, #16]
 8001f0c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001f10:	d108      	bne.n	8001f24 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001f12:	897b      	ldrh	r3, [r7, #10]
 8001f14:	b2db      	uxtb	r3, r3
 8001f16:	461a      	mov	r2, r3
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8001f20:	611a      	str	r2, [r3, #16]
 8001f22:	e01b      	b.n	8001f5c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001f24:	897b      	ldrh	r3, [r7, #10]
 8001f26:	11db      	asrs	r3, r3, #7
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	f003 0306 	and.w	r3, r3, #6
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	f063 030f 	orn	r3, r3, #15
 8001f34:	b2da      	uxtb	r2, r3
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001f3c:	683b      	ldr	r3, [r7, #0]
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	490e      	ldr	r1, [pc, #56]	@ (8001f7c <I2C_MasterRequestWrite+0xfc>)
 8001f42:	68f8      	ldr	r0, [r7, #12]
 8001f44:	f000 f898 	bl	8002078 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e010      	b.n	8001f74 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001f52:	897b      	ldrh	r3, [r7, #10]
 8001f54:	b2da      	uxtb	r2, r3
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	687a      	ldr	r2, [r7, #4]
 8001f60:	4907      	ldr	r1, [pc, #28]	@ (8001f80 <I2C_MasterRequestWrite+0x100>)
 8001f62:	68f8      	ldr	r0, [r7, #12]
 8001f64:	f000 f888 	bl	8002078 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d001      	beq.n	8001f72 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e000      	b.n	8001f74 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001f72:	2300      	movs	r3, #0
}
 8001f74:	4618      	mov	r0, r3
 8001f76:	3718      	adds	r7, #24
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	bd80      	pop	{r7, pc}
 8001f7c:	00010008 	.word	0x00010008
 8001f80:	00010002 	.word	0x00010002

08001f84 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	603b      	str	r3, [r7, #0]
 8001f90:	4613      	mov	r3, r2
 8001f92:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f94:	e048      	b.n	8002028 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f96:	683b      	ldr	r3, [r7, #0]
 8001f98:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001f9c:	d044      	beq.n	8002028 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f9e:	f7ff f9a3 	bl	80012e8 <HAL_GetTick>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	69bb      	ldr	r3, [r7, #24]
 8001fa6:	1ad3      	subs	r3, r2, r3
 8001fa8:	683a      	ldr	r2, [r7, #0]
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d302      	bcc.n	8001fb4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d139      	bne.n	8002028 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8001fb4:	68bb      	ldr	r3, [r7, #8]
 8001fb6:	0c1b      	lsrs	r3, r3, #16
 8001fb8:	b2db      	uxtb	r3, r3
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d10d      	bne.n	8001fda <I2C_WaitOnFlagUntilTimeout+0x56>
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	695b      	ldr	r3, [r3, #20]
 8001fc4:	43da      	mvns	r2, r3
 8001fc6:	68bb      	ldr	r3, [r7, #8]
 8001fc8:	4013      	ands	r3, r2
 8001fca:	b29b      	uxth	r3, r3
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	bf0c      	ite	eq
 8001fd0:	2301      	moveq	r3, #1
 8001fd2:	2300      	movne	r3, #0
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	461a      	mov	r2, r3
 8001fd8:	e00c      	b.n	8001ff4 <I2C_WaitOnFlagUntilTimeout+0x70>
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	699b      	ldr	r3, [r3, #24]
 8001fe0:	43da      	mvns	r2, r3
 8001fe2:	68bb      	ldr	r3, [r7, #8]
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	b29b      	uxth	r3, r3
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	bf0c      	ite	eq
 8001fec:	2301      	moveq	r3, #1
 8001fee:	2300      	movne	r3, #0
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	79fb      	ldrb	r3, [r7, #7]
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d116      	bne.n	8002028 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	2220      	movs	r2, #32
 8002004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	2200      	movs	r2, #0
 800200c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002014:	f043 0220 	orr.w	r2, r3, #32
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	2200      	movs	r2, #0
 8002020:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002024:	2301      	movs	r3, #1
 8002026:	e023      	b.n	8002070 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	0c1b      	lsrs	r3, r3, #16
 800202c:	b2db      	uxtb	r3, r3
 800202e:	2b01      	cmp	r3, #1
 8002030:	d10d      	bne.n	800204e <I2C_WaitOnFlagUntilTimeout+0xca>
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	695b      	ldr	r3, [r3, #20]
 8002038:	43da      	mvns	r2, r3
 800203a:	68bb      	ldr	r3, [r7, #8]
 800203c:	4013      	ands	r3, r2
 800203e:	b29b      	uxth	r3, r3
 8002040:	2b00      	cmp	r3, #0
 8002042:	bf0c      	ite	eq
 8002044:	2301      	moveq	r3, #1
 8002046:	2300      	movne	r3, #0
 8002048:	b2db      	uxtb	r3, r3
 800204a:	461a      	mov	r2, r3
 800204c:	e00c      	b.n	8002068 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	699b      	ldr	r3, [r3, #24]
 8002054:	43da      	mvns	r2, r3
 8002056:	68bb      	ldr	r3, [r7, #8]
 8002058:	4013      	ands	r3, r2
 800205a:	b29b      	uxth	r3, r3
 800205c:	2b00      	cmp	r3, #0
 800205e:	bf0c      	ite	eq
 8002060:	2301      	moveq	r3, #1
 8002062:	2300      	movne	r3, #0
 8002064:	b2db      	uxtb	r3, r3
 8002066:	461a      	mov	r2, r3
 8002068:	79fb      	ldrb	r3, [r7, #7]
 800206a:	429a      	cmp	r2, r3
 800206c:	d093      	beq.n	8001f96 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800206e:	2300      	movs	r3, #0
}
 8002070:	4618      	mov	r0, r3
 8002072:	3710      	adds	r7, #16
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}

08002078 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b084      	sub	sp, #16
 800207c:	af00      	add	r7, sp, #0
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	607a      	str	r2, [r7, #4]
 8002084:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002086:	e071      	b.n	800216c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	695b      	ldr	r3, [r3, #20]
 800208e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002092:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002096:	d123      	bne.n	80020e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80020a6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80020b0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	2200      	movs	r2, #0
 80020b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	2220      	movs	r2, #32
 80020bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2200      	movs	r2, #0
 80020c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020cc:	f043 0204 	orr.w	r2, r3, #4
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	2200      	movs	r2, #0
 80020d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80020dc:	2301      	movs	r3, #1
 80020de:	e067      	b.n	80021b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80020e6:	d041      	beq.n	800216c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80020e8:	f7ff f8fe 	bl	80012e8 <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	687a      	ldr	r2, [r7, #4]
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d302      	bcc.n	80020fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d136      	bne.n	800216c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	0c1b      	lsrs	r3, r3, #16
 8002102:	b2db      	uxtb	r3, r3
 8002104:	2b01      	cmp	r3, #1
 8002106:	d10c      	bne.n	8002122 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	695b      	ldr	r3, [r3, #20]
 800210e:	43da      	mvns	r2, r3
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	4013      	ands	r3, r2
 8002114:	b29b      	uxth	r3, r3
 8002116:	2b00      	cmp	r3, #0
 8002118:	bf14      	ite	ne
 800211a:	2301      	movne	r3, #1
 800211c:	2300      	moveq	r3, #0
 800211e:	b2db      	uxtb	r3, r3
 8002120:	e00b      	b.n	800213a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002122:	68fb      	ldr	r3, [r7, #12]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	699b      	ldr	r3, [r3, #24]
 8002128:	43da      	mvns	r2, r3
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	4013      	ands	r3, r2
 800212e:	b29b      	uxth	r3, r3
 8002130:	2b00      	cmp	r3, #0
 8002132:	bf14      	ite	ne
 8002134:	2301      	movne	r3, #1
 8002136:	2300      	moveq	r3, #0
 8002138:	b2db      	uxtb	r3, r3
 800213a:	2b00      	cmp	r3, #0
 800213c:	d016      	beq.n	800216c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2200      	movs	r2, #0
 8002142:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	2220      	movs	r2, #32
 8002148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	2200      	movs	r2, #0
 8002150:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002158:	f043 0220 	orr.w	r2, r3, #32
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2200      	movs	r2, #0
 8002164:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002168:	2301      	movs	r3, #1
 800216a:	e021      	b.n	80021b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	0c1b      	lsrs	r3, r3, #16
 8002170:	b2db      	uxtb	r3, r3
 8002172:	2b01      	cmp	r3, #1
 8002174:	d10c      	bne.n	8002190 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	695b      	ldr	r3, [r3, #20]
 800217c:	43da      	mvns	r2, r3
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	4013      	ands	r3, r2
 8002182:	b29b      	uxth	r3, r3
 8002184:	2b00      	cmp	r3, #0
 8002186:	bf14      	ite	ne
 8002188:	2301      	movne	r3, #1
 800218a:	2300      	moveq	r3, #0
 800218c:	b2db      	uxtb	r3, r3
 800218e:	e00b      	b.n	80021a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	699b      	ldr	r3, [r3, #24]
 8002196:	43da      	mvns	r2, r3
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	4013      	ands	r3, r2
 800219c:	b29b      	uxth	r3, r3
 800219e:	2b00      	cmp	r3, #0
 80021a0:	bf14      	ite	ne
 80021a2:	2301      	movne	r3, #1
 80021a4:	2300      	moveq	r3, #0
 80021a6:	b2db      	uxtb	r3, r3
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	f47f af6d 	bne.w	8002088 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80021ae:	2300      	movs	r3, #0
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3710      	adds	r7, #16
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b084      	sub	sp, #16
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80021c4:	e034      	b.n	8002230 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80021c6:	68f8      	ldr	r0, [r7, #12]
 80021c8:	f000 f886 	bl	80022d8 <I2C_IsAcknowledgeFailed>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d001      	beq.n	80021d6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e034      	b.n	8002240 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021d6:	68bb      	ldr	r3, [r7, #8]
 80021d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80021dc:	d028      	beq.n	8002230 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021de:	f7ff f883 	bl	80012e8 <HAL_GetTick>
 80021e2:	4602      	mov	r2, r0
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	68ba      	ldr	r2, [r7, #8]
 80021ea:	429a      	cmp	r2, r3
 80021ec:	d302      	bcc.n	80021f4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80021ee:	68bb      	ldr	r3, [r7, #8]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d11d      	bne.n	8002230 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	695b      	ldr	r3, [r3, #20]
 80021fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021fe:	2b80      	cmp	r3, #128	@ 0x80
 8002200:	d016      	beq.n	8002230 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	2200      	movs	r2, #0
 8002206:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2220      	movs	r2, #32
 800220c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2200      	movs	r2, #0
 8002214:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800221c:	f043 0220 	orr.w	r2, r3, #32
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	2200      	movs	r2, #0
 8002228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800222c:	2301      	movs	r3, #1
 800222e:	e007      	b.n	8002240 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	695b      	ldr	r3, [r3, #20]
 8002236:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800223a:	2b80      	cmp	r3, #128	@ 0x80
 800223c:	d1c3      	bne.n	80021c6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800223e:	2300      	movs	r3, #0
}
 8002240:	4618      	mov	r0, r3
 8002242:	3710      	adds	r7, #16
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}

08002248 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	60f8      	str	r0, [r7, #12]
 8002250:	60b9      	str	r1, [r7, #8]
 8002252:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002254:	e034      	b.n	80022c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002256:	68f8      	ldr	r0, [r7, #12]
 8002258:	f000 f83e 	bl	80022d8 <I2C_IsAcknowledgeFailed>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e034      	b.n	80022d0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800226c:	d028      	beq.n	80022c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800226e:	f7ff f83b 	bl	80012e8 <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	68ba      	ldr	r2, [r7, #8]
 800227a:	429a      	cmp	r2, r3
 800227c:	d302      	bcc.n	8002284 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800227e:	68bb      	ldr	r3, [r7, #8]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d11d      	bne.n	80022c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	695b      	ldr	r3, [r3, #20]
 800228a:	f003 0304 	and.w	r3, r3, #4
 800228e:	2b04      	cmp	r3, #4
 8002290:	d016      	beq.n	80022c0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	2200      	movs	r2, #0
 8002296:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2220      	movs	r2, #32
 800229c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2200      	movs	r2, #0
 80022a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ac:	f043 0220 	orr.w	r2, r3, #32
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	2200      	movs	r2, #0
 80022b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e007      	b.n	80022d0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	695b      	ldr	r3, [r3, #20]
 80022c6:	f003 0304 	and.w	r3, r3, #4
 80022ca:	2b04      	cmp	r3, #4
 80022cc:	d1c3      	bne.n	8002256 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80022ce:	2300      	movs	r3, #0
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3710      	adds	r7, #16
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	695b      	ldr	r3, [r3, #20]
 80022e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022ee:	d11b      	bne.n	8002328 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80022f8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2200      	movs	r2, #0
 80022fe:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	2220      	movs	r2, #32
 8002304:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	2200      	movs	r2, #0
 800230c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002314:	f043 0204 	orr.w	r2, r3, #4
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2200      	movs	r2, #0
 8002320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e000      	b.n	800232a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002328:	2300      	movs	r3, #0
}
 800232a:	4618      	mov	r0, r3
 800232c:	370c      	adds	r7, #12
 800232e:	46bd      	mov	sp, r7
 8002330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002334:	4770      	bx	lr
	...

08002338 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b086      	sub	sp, #24
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d101      	bne.n	800234a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e267      	b.n	800281a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0301 	and.w	r3, r3, #1
 8002352:	2b00      	cmp	r3, #0
 8002354:	d075      	beq.n	8002442 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002356:	4b88      	ldr	r3, [pc, #544]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 8002358:	689b      	ldr	r3, [r3, #8]
 800235a:	f003 030c 	and.w	r3, r3, #12
 800235e:	2b04      	cmp	r3, #4
 8002360:	d00c      	beq.n	800237c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002362:	4b85      	ldr	r3, [pc, #532]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800236a:	2b08      	cmp	r3, #8
 800236c:	d112      	bne.n	8002394 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800236e:	4b82      	ldr	r3, [pc, #520]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002376:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800237a:	d10b      	bne.n	8002394 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800237c:	4b7e      	ldr	r3, [pc, #504]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002384:	2b00      	cmp	r3, #0
 8002386:	d05b      	beq.n	8002440 <HAL_RCC_OscConfig+0x108>
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	685b      	ldr	r3, [r3, #4]
 800238c:	2b00      	cmp	r3, #0
 800238e:	d157      	bne.n	8002440 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	e242      	b.n	800281a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800239c:	d106      	bne.n	80023ac <HAL_RCC_OscConfig+0x74>
 800239e:	4b76      	ldr	r3, [pc, #472]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	4a75      	ldr	r2, [pc, #468]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 80023a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023a8:	6013      	str	r3, [r2, #0]
 80023aa:	e01d      	b.n	80023e8 <HAL_RCC_OscConfig+0xb0>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	685b      	ldr	r3, [r3, #4]
 80023b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80023b4:	d10c      	bne.n	80023d0 <HAL_RCC_OscConfig+0x98>
 80023b6:	4b70      	ldr	r3, [pc, #448]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	4a6f      	ldr	r2, [pc, #444]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 80023bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80023c0:	6013      	str	r3, [r2, #0]
 80023c2:	4b6d      	ldr	r3, [pc, #436]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	4a6c      	ldr	r2, [pc, #432]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 80023c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023cc:	6013      	str	r3, [r2, #0]
 80023ce:	e00b      	b.n	80023e8 <HAL_RCC_OscConfig+0xb0>
 80023d0:	4b69      	ldr	r3, [pc, #420]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a68      	ldr	r2, [pc, #416]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 80023d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80023da:	6013      	str	r3, [r2, #0]
 80023dc:	4b66      	ldr	r3, [pc, #408]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	4a65      	ldr	r2, [pc, #404]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 80023e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80023e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d013      	beq.n	8002418 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023f0:	f7fe ff7a 	bl	80012e8 <HAL_GetTick>
 80023f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023f6:	e008      	b.n	800240a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023f8:	f7fe ff76 	bl	80012e8 <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	2b64      	cmp	r3, #100	@ 0x64
 8002404:	d901      	bls.n	800240a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e207      	b.n	800281a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800240a:	4b5b      	ldr	r3, [pc, #364]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002412:	2b00      	cmp	r3, #0
 8002414:	d0f0      	beq.n	80023f8 <HAL_RCC_OscConfig+0xc0>
 8002416:	e014      	b.n	8002442 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002418:	f7fe ff66 	bl	80012e8 <HAL_GetTick>
 800241c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800241e:	e008      	b.n	8002432 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002420:	f7fe ff62 	bl	80012e8 <HAL_GetTick>
 8002424:	4602      	mov	r2, r0
 8002426:	693b      	ldr	r3, [r7, #16]
 8002428:	1ad3      	subs	r3, r2, r3
 800242a:	2b64      	cmp	r3, #100	@ 0x64
 800242c:	d901      	bls.n	8002432 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800242e:	2303      	movs	r3, #3
 8002430:	e1f3      	b.n	800281a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002432:	4b51      	ldr	r3, [pc, #324]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800243a:	2b00      	cmp	r3, #0
 800243c:	d1f0      	bne.n	8002420 <HAL_RCC_OscConfig+0xe8>
 800243e:	e000      	b.n	8002442 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002440:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0302 	and.w	r3, r3, #2
 800244a:	2b00      	cmp	r3, #0
 800244c:	d063      	beq.n	8002516 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800244e:	4b4a      	ldr	r3, [pc, #296]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 8002450:	689b      	ldr	r3, [r3, #8]
 8002452:	f003 030c 	and.w	r3, r3, #12
 8002456:	2b00      	cmp	r3, #0
 8002458:	d00b      	beq.n	8002472 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800245a:	4b47      	ldr	r3, [pc, #284]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002462:	2b08      	cmp	r3, #8
 8002464:	d11c      	bne.n	80024a0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002466:	4b44      	ldr	r3, [pc, #272]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800246e:	2b00      	cmp	r3, #0
 8002470:	d116      	bne.n	80024a0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002472:	4b41      	ldr	r3, [pc, #260]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 0302 	and.w	r3, r3, #2
 800247a:	2b00      	cmp	r3, #0
 800247c:	d005      	beq.n	800248a <HAL_RCC_OscConfig+0x152>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	68db      	ldr	r3, [r3, #12]
 8002482:	2b01      	cmp	r3, #1
 8002484:	d001      	beq.n	800248a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
 8002488:	e1c7      	b.n	800281a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800248a:	4b3b      	ldr	r3, [pc, #236]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	691b      	ldr	r3, [r3, #16]
 8002496:	00db      	lsls	r3, r3, #3
 8002498:	4937      	ldr	r1, [pc, #220]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 800249a:	4313      	orrs	r3, r2
 800249c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800249e:	e03a      	b.n	8002516 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d020      	beq.n	80024ea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80024a8:	4b34      	ldr	r3, [pc, #208]	@ (800257c <HAL_RCC_OscConfig+0x244>)
 80024aa:	2201      	movs	r2, #1
 80024ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ae:	f7fe ff1b 	bl	80012e8 <HAL_GetTick>
 80024b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024b4:	e008      	b.n	80024c8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024b6:	f7fe ff17 	bl	80012e8 <HAL_GetTick>
 80024ba:	4602      	mov	r2, r0
 80024bc:	693b      	ldr	r3, [r7, #16]
 80024be:	1ad3      	subs	r3, r2, r3
 80024c0:	2b02      	cmp	r3, #2
 80024c2:	d901      	bls.n	80024c8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80024c4:	2303      	movs	r3, #3
 80024c6:	e1a8      	b.n	800281a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024c8:	4b2b      	ldr	r3, [pc, #172]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f003 0302 	and.w	r3, r3, #2
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d0f0      	beq.n	80024b6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024d4:	4b28      	ldr	r3, [pc, #160]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	691b      	ldr	r3, [r3, #16]
 80024e0:	00db      	lsls	r3, r3, #3
 80024e2:	4925      	ldr	r1, [pc, #148]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 80024e4:	4313      	orrs	r3, r2
 80024e6:	600b      	str	r3, [r1, #0]
 80024e8:	e015      	b.n	8002516 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024ea:	4b24      	ldr	r3, [pc, #144]	@ (800257c <HAL_RCC_OscConfig+0x244>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024f0:	f7fe fefa 	bl	80012e8 <HAL_GetTick>
 80024f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024f6:	e008      	b.n	800250a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024f8:	f7fe fef6 	bl	80012e8 <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	2b02      	cmp	r3, #2
 8002504:	d901      	bls.n	800250a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e187      	b.n	800281a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800250a:	4b1b      	ldr	r3, [pc, #108]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 0302 	and.w	r3, r3, #2
 8002512:	2b00      	cmp	r3, #0
 8002514:	d1f0      	bne.n	80024f8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0308 	and.w	r3, r3, #8
 800251e:	2b00      	cmp	r3, #0
 8002520:	d036      	beq.n	8002590 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	695b      	ldr	r3, [r3, #20]
 8002526:	2b00      	cmp	r3, #0
 8002528:	d016      	beq.n	8002558 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800252a:	4b15      	ldr	r3, [pc, #84]	@ (8002580 <HAL_RCC_OscConfig+0x248>)
 800252c:	2201      	movs	r2, #1
 800252e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002530:	f7fe feda 	bl	80012e8 <HAL_GetTick>
 8002534:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002536:	e008      	b.n	800254a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002538:	f7fe fed6 	bl	80012e8 <HAL_GetTick>
 800253c:	4602      	mov	r2, r0
 800253e:	693b      	ldr	r3, [r7, #16]
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	2b02      	cmp	r3, #2
 8002544:	d901      	bls.n	800254a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002546:	2303      	movs	r3, #3
 8002548:	e167      	b.n	800281a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800254a:	4b0b      	ldr	r3, [pc, #44]	@ (8002578 <HAL_RCC_OscConfig+0x240>)
 800254c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800254e:	f003 0302 	and.w	r3, r3, #2
 8002552:	2b00      	cmp	r3, #0
 8002554:	d0f0      	beq.n	8002538 <HAL_RCC_OscConfig+0x200>
 8002556:	e01b      	b.n	8002590 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002558:	4b09      	ldr	r3, [pc, #36]	@ (8002580 <HAL_RCC_OscConfig+0x248>)
 800255a:	2200      	movs	r2, #0
 800255c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800255e:	f7fe fec3 	bl	80012e8 <HAL_GetTick>
 8002562:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002564:	e00e      	b.n	8002584 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002566:	f7fe febf 	bl	80012e8 <HAL_GetTick>
 800256a:	4602      	mov	r2, r0
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	1ad3      	subs	r3, r2, r3
 8002570:	2b02      	cmp	r3, #2
 8002572:	d907      	bls.n	8002584 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002574:	2303      	movs	r3, #3
 8002576:	e150      	b.n	800281a <HAL_RCC_OscConfig+0x4e2>
 8002578:	40023800 	.word	0x40023800
 800257c:	42470000 	.word	0x42470000
 8002580:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002584:	4b88      	ldr	r3, [pc, #544]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 8002586:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002588:	f003 0302 	and.w	r3, r3, #2
 800258c:	2b00      	cmp	r3, #0
 800258e:	d1ea      	bne.n	8002566 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f003 0304 	and.w	r3, r3, #4
 8002598:	2b00      	cmp	r3, #0
 800259a:	f000 8097 	beq.w	80026cc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800259e:	2300      	movs	r3, #0
 80025a0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80025a2:	4b81      	ldr	r3, [pc, #516]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 80025a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d10f      	bne.n	80025ce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025ae:	2300      	movs	r3, #0
 80025b0:	60bb      	str	r3, [r7, #8]
 80025b2:	4b7d      	ldr	r3, [pc, #500]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 80025b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b6:	4a7c      	ldr	r2, [pc, #496]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 80025b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80025be:	4b7a      	ldr	r3, [pc, #488]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 80025c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025c6:	60bb      	str	r3, [r7, #8]
 80025c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025ca:	2301      	movs	r3, #1
 80025cc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025ce:	4b77      	ldr	r3, [pc, #476]	@ (80027ac <HAL_RCC_OscConfig+0x474>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d118      	bne.n	800260c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025da:	4b74      	ldr	r3, [pc, #464]	@ (80027ac <HAL_RCC_OscConfig+0x474>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	4a73      	ldr	r2, [pc, #460]	@ (80027ac <HAL_RCC_OscConfig+0x474>)
 80025e0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80025e4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025e6:	f7fe fe7f 	bl	80012e8 <HAL_GetTick>
 80025ea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025ec:	e008      	b.n	8002600 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025ee:	f7fe fe7b 	bl	80012e8 <HAL_GetTick>
 80025f2:	4602      	mov	r2, r0
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	1ad3      	subs	r3, r2, r3
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d901      	bls.n	8002600 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80025fc:	2303      	movs	r3, #3
 80025fe:	e10c      	b.n	800281a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002600:	4b6a      	ldr	r3, [pc, #424]	@ (80027ac <HAL_RCC_OscConfig+0x474>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002608:	2b00      	cmp	r3, #0
 800260a:	d0f0      	beq.n	80025ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	689b      	ldr	r3, [r3, #8]
 8002610:	2b01      	cmp	r3, #1
 8002612:	d106      	bne.n	8002622 <HAL_RCC_OscConfig+0x2ea>
 8002614:	4b64      	ldr	r3, [pc, #400]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 8002616:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002618:	4a63      	ldr	r2, [pc, #396]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 800261a:	f043 0301 	orr.w	r3, r3, #1
 800261e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002620:	e01c      	b.n	800265c <HAL_RCC_OscConfig+0x324>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	2b05      	cmp	r3, #5
 8002628:	d10c      	bne.n	8002644 <HAL_RCC_OscConfig+0x30c>
 800262a:	4b5f      	ldr	r3, [pc, #380]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 800262c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800262e:	4a5e      	ldr	r2, [pc, #376]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 8002630:	f043 0304 	orr.w	r3, r3, #4
 8002634:	6713      	str	r3, [r2, #112]	@ 0x70
 8002636:	4b5c      	ldr	r3, [pc, #368]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 8002638:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800263a:	4a5b      	ldr	r2, [pc, #364]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 800263c:	f043 0301 	orr.w	r3, r3, #1
 8002640:	6713      	str	r3, [r2, #112]	@ 0x70
 8002642:	e00b      	b.n	800265c <HAL_RCC_OscConfig+0x324>
 8002644:	4b58      	ldr	r3, [pc, #352]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 8002646:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002648:	4a57      	ldr	r2, [pc, #348]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 800264a:	f023 0301 	bic.w	r3, r3, #1
 800264e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002650:	4b55      	ldr	r3, [pc, #340]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 8002652:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002654:	4a54      	ldr	r2, [pc, #336]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 8002656:	f023 0304 	bic.w	r3, r3, #4
 800265a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	689b      	ldr	r3, [r3, #8]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d015      	beq.n	8002690 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002664:	f7fe fe40 	bl	80012e8 <HAL_GetTick>
 8002668:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800266a:	e00a      	b.n	8002682 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800266c:	f7fe fe3c 	bl	80012e8 <HAL_GetTick>
 8002670:	4602      	mov	r2, r0
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	f241 3288 	movw	r2, #5000	@ 0x1388
 800267a:	4293      	cmp	r3, r2
 800267c:	d901      	bls.n	8002682 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800267e:	2303      	movs	r3, #3
 8002680:	e0cb      	b.n	800281a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002682:	4b49      	ldr	r3, [pc, #292]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 8002684:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002686:	f003 0302 	and.w	r3, r3, #2
 800268a:	2b00      	cmp	r3, #0
 800268c:	d0ee      	beq.n	800266c <HAL_RCC_OscConfig+0x334>
 800268e:	e014      	b.n	80026ba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002690:	f7fe fe2a 	bl	80012e8 <HAL_GetTick>
 8002694:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002696:	e00a      	b.n	80026ae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002698:	f7fe fe26 	bl	80012e8 <HAL_GetTick>
 800269c:	4602      	mov	r2, r0
 800269e:	693b      	ldr	r3, [r7, #16]
 80026a0:	1ad3      	subs	r3, r2, r3
 80026a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d901      	bls.n	80026ae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e0b5      	b.n	800281a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026ae:	4b3e      	ldr	r3, [pc, #248]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 80026b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026b2:	f003 0302 	and.w	r3, r3, #2
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d1ee      	bne.n	8002698 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80026ba:	7dfb      	ldrb	r3, [r7, #23]
 80026bc:	2b01      	cmp	r3, #1
 80026be:	d105      	bne.n	80026cc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026c0:	4b39      	ldr	r3, [pc, #228]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 80026c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026c4:	4a38      	ldr	r2, [pc, #224]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 80026c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80026ca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	699b      	ldr	r3, [r3, #24]
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	f000 80a1 	beq.w	8002818 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80026d6:	4b34      	ldr	r3, [pc, #208]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 80026d8:	689b      	ldr	r3, [r3, #8]
 80026da:	f003 030c 	and.w	r3, r3, #12
 80026de:	2b08      	cmp	r3, #8
 80026e0:	d05c      	beq.n	800279c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	699b      	ldr	r3, [r3, #24]
 80026e6:	2b02      	cmp	r3, #2
 80026e8:	d141      	bne.n	800276e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026ea:	4b31      	ldr	r3, [pc, #196]	@ (80027b0 <HAL_RCC_OscConfig+0x478>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f0:	f7fe fdfa 	bl	80012e8 <HAL_GetTick>
 80026f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80026f6:	e008      	b.n	800270a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026f8:	f7fe fdf6 	bl	80012e8 <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	2b02      	cmp	r3, #2
 8002704:	d901      	bls.n	800270a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e087      	b.n	800281a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800270a:	4b27      	ldr	r3, [pc, #156]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002712:	2b00      	cmp	r3, #0
 8002714:	d1f0      	bne.n	80026f8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	69da      	ldr	r2, [r3, #28]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6a1b      	ldr	r3, [r3, #32]
 800271e:	431a      	orrs	r2, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002724:	019b      	lsls	r3, r3, #6
 8002726:	431a      	orrs	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800272c:	085b      	lsrs	r3, r3, #1
 800272e:	3b01      	subs	r3, #1
 8002730:	041b      	lsls	r3, r3, #16
 8002732:	431a      	orrs	r2, r3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002738:	061b      	lsls	r3, r3, #24
 800273a:	491b      	ldr	r1, [pc, #108]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 800273c:	4313      	orrs	r3, r2
 800273e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002740:	4b1b      	ldr	r3, [pc, #108]	@ (80027b0 <HAL_RCC_OscConfig+0x478>)
 8002742:	2201      	movs	r2, #1
 8002744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002746:	f7fe fdcf 	bl	80012e8 <HAL_GetTick>
 800274a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800274c:	e008      	b.n	8002760 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800274e:	f7fe fdcb 	bl	80012e8 <HAL_GetTick>
 8002752:	4602      	mov	r2, r0
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	2b02      	cmp	r3, #2
 800275a:	d901      	bls.n	8002760 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800275c:	2303      	movs	r3, #3
 800275e:	e05c      	b.n	800281a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002760:	4b11      	ldr	r3, [pc, #68]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002768:	2b00      	cmp	r3, #0
 800276a:	d0f0      	beq.n	800274e <HAL_RCC_OscConfig+0x416>
 800276c:	e054      	b.n	8002818 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800276e:	4b10      	ldr	r3, [pc, #64]	@ (80027b0 <HAL_RCC_OscConfig+0x478>)
 8002770:	2200      	movs	r2, #0
 8002772:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002774:	f7fe fdb8 	bl	80012e8 <HAL_GetTick>
 8002778:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800277a:	e008      	b.n	800278e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800277c:	f7fe fdb4 	bl	80012e8 <HAL_GetTick>
 8002780:	4602      	mov	r2, r0
 8002782:	693b      	ldr	r3, [r7, #16]
 8002784:	1ad3      	subs	r3, r2, r3
 8002786:	2b02      	cmp	r3, #2
 8002788:	d901      	bls.n	800278e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800278a:	2303      	movs	r3, #3
 800278c:	e045      	b.n	800281a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800278e:	4b06      	ldr	r3, [pc, #24]	@ (80027a8 <HAL_RCC_OscConfig+0x470>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002796:	2b00      	cmp	r3, #0
 8002798:	d1f0      	bne.n	800277c <HAL_RCC_OscConfig+0x444>
 800279a:	e03d      	b.n	8002818 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	699b      	ldr	r3, [r3, #24]
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d107      	bne.n	80027b4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	e038      	b.n	800281a <HAL_RCC_OscConfig+0x4e2>
 80027a8:	40023800 	.word	0x40023800
 80027ac:	40007000 	.word	0x40007000
 80027b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80027b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002824 <HAL_RCC_OscConfig+0x4ec>)
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	699b      	ldr	r3, [r3, #24]
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d028      	beq.n	8002814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d121      	bne.n	8002814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027da:	429a      	cmp	r2, r3
 80027dc:	d11a      	bne.n	8002814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80027de:	68fa      	ldr	r2, [r7, #12]
 80027e0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80027e4:	4013      	ands	r3, r2
 80027e6:	687a      	ldr	r2, [r7, #4]
 80027e8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80027ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d111      	bne.n	8002814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027fa:	085b      	lsrs	r3, r3, #1
 80027fc:	3b01      	subs	r3, #1
 80027fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002800:	429a      	cmp	r2, r3
 8002802:	d107      	bne.n	8002814 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800280e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002810:	429a      	cmp	r2, r3
 8002812:	d001      	beq.n	8002818 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002814:	2301      	movs	r3, #1
 8002816:	e000      	b.n	800281a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002818:	2300      	movs	r3, #0
}
 800281a:	4618      	mov	r0, r3
 800281c:	3718      	adds	r7, #24
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	40023800 	.word	0x40023800

08002828 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b084      	sub	sp, #16
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
 8002830:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d101      	bne.n	800283c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e0cc      	b.n	80029d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800283c:	4b68      	ldr	r3, [pc, #416]	@ (80029e0 <HAL_RCC_ClockConfig+0x1b8>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f003 0307 	and.w	r3, r3, #7
 8002844:	683a      	ldr	r2, [r7, #0]
 8002846:	429a      	cmp	r2, r3
 8002848:	d90c      	bls.n	8002864 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800284a:	4b65      	ldr	r3, [pc, #404]	@ (80029e0 <HAL_RCC_ClockConfig+0x1b8>)
 800284c:	683a      	ldr	r2, [r7, #0]
 800284e:	b2d2      	uxtb	r2, r2
 8002850:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002852:	4b63      	ldr	r3, [pc, #396]	@ (80029e0 <HAL_RCC_ClockConfig+0x1b8>)
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f003 0307 	and.w	r3, r3, #7
 800285a:	683a      	ldr	r2, [r7, #0]
 800285c:	429a      	cmp	r2, r3
 800285e:	d001      	beq.n	8002864 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002860:	2301      	movs	r3, #1
 8002862:	e0b8      	b.n	80029d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f003 0302 	and.w	r3, r3, #2
 800286c:	2b00      	cmp	r3, #0
 800286e:	d020      	beq.n	80028b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f003 0304 	and.w	r3, r3, #4
 8002878:	2b00      	cmp	r3, #0
 800287a:	d005      	beq.n	8002888 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800287c:	4b59      	ldr	r3, [pc, #356]	@ (80029e4 <HAL_RCC_ClockConfig+0x1bc>)
 800287e:	689b      	ldr	r3, [r3, #8]
 8002880:	4a58      	ldr	r2, [pc, #352]	@ (80029e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002882:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002886:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f003 0308 	and.w	r3, r3, #8
 8002890:	2b00      	cmp	r3, #0
 8002892:	d005      	beq.n	80028a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002894:	4b53      	ldr	r3, [pc, #332]	@ (80029e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002896:	689b      	ldr	r3, [r3, #8]
 8002898:	4a52      	ldr	r2, [pc, #328]	@ (80029e4 <HAL_RCC_ClockConfig+0x1bc>)
 800289a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800289e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80028a0:	4b50      	ldr	r3, [pc, #320]	@ (80029e4 <HAL_RCC_ClockConfig+0x1bc>)
 80028a2:	689b      	ldr	r3, [r3, #8]
 80028a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	494d      	ldr	r1, [pc, #308]	@ (80029e4 <HAL_RCC_ClockConfig+0x1bc>)
 80028ae:	4313      	orrs	r3, r2
 80028b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d044      	beq.n	8002948 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d107      	bne.n	80028d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028c6:	4b47      	ldr	r3, [pc, #284]	@ (80029e4 <HAL_RCC_ClockConfig+0x1bc>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ce:	2b00      	cmp	r3, #0
 80028d0:	d119      	bne.n	8002906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028d2:	2301      	movs	r3, #1
 80028d4:	e07f      	b.n	80029d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	2b02      	cmp	r3, #2
 80028dc:	d003      	beq.n	80028e6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80028e2:	2b03      	cmp	r3, #3
 80028e4:	d107      	bne.n	80028f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028e6:	4b3f      	ldr	r3, [pc, #252]	@ (80029e4 <HAL_RCC_ClockConfig+0x1bc>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d109      	bne.n	8002906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e06f      	b.n	80029d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028f6:	4b3b      	ldr	r3, [pc, #236]	@ (80029e4 <HAL_RCC_ClockConfig+0x1bc>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0302 	and.w	r3, r3, #2
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d101      	bne.n	8002906 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e067      	b.n	80029d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002906:	4b37      	ldr	r3, [pc, #220]	@ (80029e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	f023 0203 	bic.w	r2, r3, #3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	4934      	ldr	r1, [pc, #208]	@ (80029e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002914:	4313      	orrs	r3, r2
 8002916:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002918:	f7fe fce6 	bl	80012e8 <HAL_GetTick>
 800291c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800291e:	e00a      	b.n	8002936 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002920:	f7fe fce2 	bl	80012e8 <HAL_GetTick>
 8002924:	4602      	mov	r2, r0
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	1ad3      	subs	r3, r2, r3
 800292a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800292e:	4293      	cmp	r3, r2
 8002930:	d901      	bls.n	8002936 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002932:	2303      	movs	r3, #3
 8002934:	e04f      	b.n	80029d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002936:	4b2b      	ldr	r3, [pc, #172]	@ (80029e4 <HAL_RCC_ClockConfig+0x1bc>)
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	f003 020c 	and.w	r2, r3, #12
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	009b      	lsls	r3, r3, #2
 8002944:	429a      	cmp	r2, r3
 8002946:	d1eb      	bne.n	8002920 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002948:	4b25      	ldr	r3, [pc, #148]	@ (80029e0 <HAL_RCC_ClockConfig+0x1b8>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0307 	and.w	r3, r3, #7
 8002950:	683a      	ldr	r2, [r7, #0]
 8002952:	429a      	cmp	r2, r3
 8002954:	d20c      	bcs.n	8002970 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002956:	4b22      	ldr	r3, [pc, #136]	@ (80029e0 <HAL_RCC_ClockConfig+0x1b8>)
 8002958:	683a      	ldr	r2, [r7, #0]
 800295a:	b2d2      	uxtb	r2, r2
 800295c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800295e:	4b20      	ldr	r3, [pc, #128]	@ (80029e0 <HAL_RCC_ClockConfig+0x1b8>)
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0307 	and.w	r3, r3, #7
 8002966:	683a      	ldr	r2, [r7, #0]
 8002968:	429a      	cmp	r2, r3
 800296a:	d001      	beq.n	8002970 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e032      	b.n	80029d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f003 0304 	and.w	r3, r3, #4
 8002978:	2b00      	cmp	r3, #0
 800297a:	d008      	beq.n	800298e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800297c:	4b19      	ldr	r3, [pc, #100]	@ (80029e4 <HAL_RCC_ClockConfig+0x1bc>)
 800297e:	689b      	ldr	r3, [r3, #8]
 8002980:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	68db      	ldr	r3, [r3, #12]
 8002988:	4916      	ldr	r1, [pc, #88]	@ (80029e4 <HAL_RCC_ClockConfig+0x1bc>)
 800298a:	4313      	orrs	r3, r2
 800298c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f003 0308 	and.w	r3, r3, #8
 8002996:	2b00      	cmp	r3, #0
 8002998:	d009      	beq.n	80029ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800299a:	4b12      	ldr	r3, [pc, #72]	@ (80029e4 <HAL_RCC_ClockConfig+0x1bc>)
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	691b      	ldr	r3, [r3, #16]
 80029a6:	00db      	lsls	r3, r3, #3
 80029a8:	490e      	ldr	r1, [pc, #56]	@ (80029e4 <HAL_RCC_ClockConfig+0x1bc>)
 80029aa:	4313      	orrs	r3, r2
 80029ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80029ae:	f000 f821 	bl	80029f4 <HAL_RCC_GetSysClockFreq>
 80029b2:	4602      	mov	r2, r0
 80029b4:	4b0b      	ldr	r3, [pc, #44]	@ (80029e4 <HAL_RCC_ClockConfig+0x1bc>)
 80029b6:	689b      	ldr	r3, [r3, #8]
 80029b8:	091b      	lsrs	r3, r3, #4
 80029ba:	f003 030f 	and.w	r3, r3, #15
 80029be:	490a      	ldr	r1, [pc, #40]	@ (80029e8 <HAL_RCC_ClockConfig+0x1c0>)
 80029c0:	5ccb      	ldrb	r3, [r1, r3]
 80029c2:	fa22 f303 	lsr.w	r3, r2, r3
 80029c6:	4a09      	ldr	r2, [pc, #36]	@ (80029ec <HAL_RCC_ClockConfig+0x1c4>)
 80029c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80029ca:	4b09      	ldr	r3, [pc, #36]	@ (80029f0 <HAL_RCC_ClockConfig+0x1c8>)
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4618      	mov	r0, r3
 80029d0:	f7fe fc46 	bl	8001260 <HAL_InitTick>

  return HAL_OK;
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3710      	adds	r7, #16
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}
 80029de:	bf00      	nop
 80029e0:	40023c00 	.word	0x40023c00
 80029e4:	40023800 	.word	0x40023800
 80029e8:	080052c8 	.word	0x080052c8
 80029ec:	20000000 	.word	0x20000000
 80029f0:	20000004 	.word	0x20000004

080029f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80029f8:	b094      	sub	sp, #80	@ 0x50
 80029fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80029fc:	2300      	movs	r3, #0
 80029fe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002a00:	2300      	movs	r3, #0
 8002a02:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002a04:	2300      	movs	r3, #0
 8002a06:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a0c:	4b79      	ldr	r3, [pc, #484]	@ (8002bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f003 030c 	and.w	r3, r3, #12
 8002a14:	2b08      	cmp	r3, #8
 8002a16:	d00d      	beq.n	8002a34 <HAL_RCC_GetSysClockFreq+0x40>
 8002a18:	2b08      	cmp	r3, #8
 8002a1a:	f200 80e1 	bhi.w	8002be0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d002      	beq.n	8002a28 <HAL_RCC_GetSysClockFreq+0x34>
 8002a22:	2b04      	cmp	r3, #4
 8002a24:	d003      	beq.n	8002a2e <HAL_RCC_GetSysClockFreq+0x3a>
 8002a26:	e0db      	b.n	8002be0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a28:	4b73      	ldr	r3, [pc, #460]	@ (8002bf8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002a2a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a2c:	e0db      	b.n	8002be6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a2e:	4b73      	ldr	r3, [pc, #460]	@ (8002bfc <HAL_RCC_GetSysClockFreq+0x208>)
 8002a30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a32:	e0d8      	b.n	8002be6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a34:	4b6f      	ldr	r3, [pc, #444]	@ (8002bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002a3c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a3e:	4b6d      	ldr	r3, [pc, #436]	@ (8002bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d063      	beq.n	8002b12 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a4a:	4b6a      	ldr	r3, [pc, #424]	@ (8002bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a4c:	685b      	ldr	r3, [r3, #4]
 8002a4e:	099b      	lsrs	r3, r3, #6
 8002a50:	2200      	movs	r2, #0
 8002a52:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002a54:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002a58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a5c:	633b      	str	r3, [r7, #48]	@ 0x30
 8002a5e:	2300      	movs	r3, #0
 8002a60:	637b      	str	r3, [r7, #52]	@ 0x34
 8002a62:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002a66:	4622      	mov	r2, r4
 8002a68:	462b      	mov	r3, r5
 8002a6a:	f04f 0000 	mov.w	r0, #0
 8002a6e:	f04f 0100 	mov.w	r1, #0
 8002a72:	0159      	lsls	r1, r3, #5
 8002a74:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a78:	0150      	lsls	r0, r2, #5
 8002a7a:	4602      	mov	r2, r0
 8002a7c:	460b      	mov	r3, r1
 8002a7e:	4621      	mov	r1, r4
 8002a80:	1a51      	subs	r1, r2, r1
 8002a82:	6139      	str	r1, [r7, #16]
 8002a84:	4629      	mov	r1, r5
 8002a86:	eb63 0301 	sbc.w	r3, r3, r1
 8002a8a:	617b      	str	r3, [r7, #20]
 8002a8c:	f04f 0200 	mov.w	r2, #0
 8002a90:	f04f 0300 	mov.w	r3, #0
 8002a94:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002a98:	4659      	mov	r1, fp
 8002a9a:	018b      	lsls	r3, r1, #6
 8002a9c:	4651      	mov	r1, sl
 8002a9e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002aa2:	4651      	mov	r1, sl
 8002aa4:	018a      	lsls	r2, r1, #6
 8002aa6:	4651      	mov	r1, sl
 8002aa8:	ebb2 0801 	subs.w	r8, r2, r1
 8002aac:	4659      	mov	r1, fp
 8002aae:	eb63 0901 	sbc.w	r9, r3, r1
 8002ab2:	f04f 0200 	mov.w	r2, #0
 8002ab6:	f04f 0300 	mov.w	r3, #0
 8002aba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002abe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002ac2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002ac6:	4690      	mov	r8, r2
 8002ac8:	4699      	mov	r9, r3
 8002aca:	4623      	mov	r3, r4
 8002acc:	eb18 0303 	adds.w	r3, r8, r3
 8002ad0:	60bb      	str	r3, [r7, #8]
 8002ad2:	462b      	mov	r3, r5
 8002ad4:	eb49 0303 	adc.w	r3, r9, r3
 8002ad8:	60fb      	str	r3, [r7, #12]
 8002ada:	f04f 0200 	mov.w	r2, #0
 8002ade:	f04f 0300 	mov.w	r3, #0
 8002ae2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002ae6:	4629      	mov	r1, r5
 8002ae8:	024b      	lsls	r3, r1, #9
 8002aea:	4621      	mov	r1, r4
 8002aec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002af0:	4621      	mov	r1, r4
 8002af2:	024a      	lsls	r2, r1, #9
 8002af4:	4610      	mov	r0, r2
 8002af6:	4619      	mov	r1, r3
 8002af8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002afa:	2200      	movs	r2, #0
 8002afc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002afe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b00:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002b04:	f7fd fbbc 	bl	8000280 <__aeabi_uldivmod>
 8002b08:	4602      	mov	r2, r0
 8002b0a:	460b      	mov	r3, r1
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b10:	e058      	b.n	8002bc4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b12:	4b38      	ldr	r3, [pc, #224]	@ (8002bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b14:	685b      	ldr	r3, [r3, #4]
 8002b16:	099b      	lsrs	r3, r3, #6
 8002b18:	2200      	movs	r2, #0
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	4611      	mov	r1, r2
 8002b1e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002b22:	623b      	str	r3, [r7, #32]
 8002b24:	2300      	movs	r3, #0
 8002b26:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b28:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002b2c:	4642      	mov	r2, r8
 8002b2e:	464b      	mov	r3, r9
 8002b30:	f04f 0000 	mov.w	r0, #0
 8002b34:	f04f 0100 	mov.w	r1, #0
 8002b38:	0159      	lsls	r1, r3, #5
 8002b3a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002b3e:	0150      	lsls	r0, r2, #5
 8002b40:	4602      	mov	r2, r0
 8002b42:	460b      	mov	r3, r1
 8002b44:	4641      	mov	r1, r8
 8002b46:	ebb2 0a01 	subs.w	sl, r2, r1
 8002b4a:	4649      	mov	r1, r9
 8002b4c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002b50:	f04f 0200 	mov.w	r2, #0
 8002b54:	f04f 0300 	mov.w	r3, #0
 8002b58:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002b5c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002b60:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002b64:	ebb2 040a 	subs.w	r4, r2, sl
 8002b68:	eb63 050b 	sbc.w	r5, r3, fp
 8002b6c:	f04f 0200 	mov.w	r2, #0
 8002b70:	f04f 0300 	mov.w	r3, #0
 8002b74:	00eb      	lsls	r3, r5, #3
 8002b76:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002b7a:	00e2      	lsls	r2, r4, #3
 8002b7c:	4614      	mov	r4, r2
 8002b7e:	461d      	mov	r5, r3
 8002b80:	4643      	mov	r3, r8
 8002b82:	18e3      	adds	r3, r4, r3
 8002b84:	603b      	str	r3, [r7, #0]
 8002b86:	464b      	mov	r3, r9
 8002b88:	eb45 0303 	adc.w	r3, r5, r3
 8002b8c:	607b      	str	r3, [r7, #4]
 8002b8e:	f04f 0200 	mov.w	r2, #0
 8002b92:	f04f 0300 	mov.w	r3, #0
 8002b96:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002b9a:	4629      	mov	r1, r5
 8002b9c:	028b      	lsls	r3, r1, #10
 8002b9e:	4621      	mov	r1, r4
 8002ba0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ba4:	4621      	mov	r1, r4
 8002ba6:	028a      	lsls	r2, r1, #10
 8002ba8:	4610      	mov	r0, r2
 8002baa:	4619      	mov	r1, r3
 8002bac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002bae:	2200      	movs	r2, #0
 8002bb0:	61bb      	str	r3, [r7, #24]
 8002bb2:	61fa      	str	r2, [r7, #28]
 8002bb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002bb8:	f7fd fb62 	bl	8000280 <__aeabi_uldivmod>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	460b      	mov	r3, r1
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8002bf4 <HAL_RCC_GetSysClockFreq+0x200>)
 8002bc6:	685b      	ldr	r3, [r3, #4]
 8002bc8:	0c1b      	lsrs	r3, r3, #16
 8002bca:	f003 0303 	and.w	r3, r3, #3
 8002bce:	3301      	adds	r3, #1
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002bd4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002bd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002bd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bdc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002bde:	e002      	b.n	8002be6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002be0:	4b05      	ldr	r3, [pc, #20]	@ (8002bf8 <HAL_RCC_GetSysClockFreq+0x204>)
 8002be2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002be4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002be6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002be8:	4618      	mov	r0, r3
 8002bea:	3750      	adds	r7, #80	@ 0x50
 8002bec:	46bd      	mov	sp, r7
 8002bee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002bf2:	bf00      	nop
 8002bf4:	40023800 	.word	0x40023800
 8002bf8:	00f42400 	.word	0x00f42400
 8002bfc:	007a1200 	.word	0x007a1200

08002c00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c04:	4b03      	ldr	r3, [pc, #12]	@ (8002c14 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c06:	681b      	ldr	r3, [r3, #0]
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	20000000 	.word	0x20000000

08002c18 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c1c:	f7ff fff0 	bl	8002c00 <HAL_RCC_GetHCLKFreq>
 8002c20:	4602      	mov	r2, r0
 8002c22:	4b05      	ldr	r3, [pc, #20]	@ (8002c38 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c24:	689b      	ldr	r3, [r3, #8]
 8002c26:	0a9b      	lsrs	r3, r3, #10
 8002c28:	f003 0307 	and.w	r3, r3, #7
 8002c2c:	4903      	ldr	r1, [pc, #12]	@ (8002c3c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c2e:	5ccb      	ldrb	r3, [r1, r3]
 8002c30:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	40023800 	.word	0x40023800
 8002c3c:	080052d8 	.word	0x080052d8

08002c40 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c44:	f7ff ffdc 	bl	8002c00 <HAL_RCC_GetHCLKFreq>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	4b05      	ldr	r3, [pc, #20]	@ (8002c60 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c4c:	689b      	ldr	r3, [r3, #8]
 8002c4e:	0b5b      	lsrs	r3, r3, #13
 8002c50:	f003 0307 	and.w	r3, r3, #7
 8002c54:	4903      	ldr	r1, [pc, #12]	@ (8002c64 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c56:	5ccb      	ldrb	r3, [r1, r3]
 8002c58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	40023800 	.word	0x40023800
 8002c64:	080052d8 	.word	0x080052d8

08002c68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b082      	sub	sp, #8
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d101      	bne.n	8002c7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e041      	b.n	8002cfe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c80:	b2db      	uxtb	r3, r3
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d106      	bne.n	8002c94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002c8e:	6878      	ldr	r0, [r7, #4]
 8002c90:	f7fe f9fe 	bl	8001090 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	2202      	movs	r2, #2
 8002c98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	3304      	adds	r3, #4
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	4610      	mov	r0, r2
 8002ca8:	f000 f8b0 	bl	8002e0c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2201      	movs	r2, #1
 8002cb0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	2201      	movs	r2, #1
 8002cb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	2201      	movs	r2, #1
 8002cc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2201      	movs	r2, #1
 8002cc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2201      	movs	r2, #1
 8002cd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2201      	movs	r2, #1
 8002cd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2201      	movs	r2, #1
 8002ce0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	2201      	movs	r2, #1
 8002ce8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3708      	adds	r7, #8
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}
	...

08002d08 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b085      	sub	sp, #20
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d001      	beq.n	8002d20 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e03c      	b.n	8002d9a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2202      	movs	r2, #2
 8002d24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a1e      	ldr	r2, [pc, #120]	@ (8002da8 <HAL_TIM_Base_Start+0xa0>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d018      	beq.n	8002d64 <HAL_TIM_Base_Start+0x5c>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d3a:	d013      	beq.n	8002d64 <HAL_TIM_Base_Start+0x5c>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a1a      	ldr	r2, [pc, #104]	@ (8002dac <HAL_TIM_Base_Start+0xa4>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d00e      	beq.n	8002d64 <HAL_TIM_Base_Start+0x5c>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a19      	ldr	r2, [pc, #100]	@ (8002db0 <HAL_TIM_Base_Start+0xa8>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d009      	beq.n	8002d64 <HAL_TIM_Base_Start+0x5c>
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a17      	ldr	r2, [pc, #92]	@ (8002db4 <HAL_TIM_Base_Start+0xac>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d004      	beq.n	8002d64 <HAL_TIM_Base_Start+0x5c>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	4a16      	ldr	r2, [pc, #88]	@ (8002db8 <HAL_TIM_Base_Start+0xb0>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	d111      	bne.n	8002d88 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	f003 0307 	and.w	r3, r3, #7
 8002d6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2b06      	cmp	r3, #6
 8002d74:	d010      	beq.n	8002d98 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f042 0201 	orr.w	r2, r2, #1
 8002d84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002d86:	e007      	b.n	8002d98 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f042 0201 	orr.w	r2, r2, #1
 8002d96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002d98:	2300      	movs	r3, #0
}
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3714      	adds	r7, #20
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da4:	4770      	bx	lr
 8002da6:	bf00      	nop
 8002da8:	40010000 	.word	0x40010000
 8002dac:	40000400 	.word	0x40000400
 8002db0:	40000800 	.word	0x40000800
 8002db4:	40000c00 	.word	0x40000c00
 8002db8:	40014000 	.word	0x40014000

08002dbc <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	6a1a      	ldr	r2, [r3, #32]
 8002dca:	f241 1311 	movw	r3, #4369	@ 0x1111
 8002dce:	4013      	ands	r3, r2
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d10f      	bne.n	8002df4 <HAL_TIM_Base_Stop+0x38>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	6a1a      	ldr	r2, [r3, #32]
 8002dda:	f240 4344 	movw	r3, #1092	@ 0x444
 8002dde:	4013      	ands	r3, r2
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d107      	bne.n	8002df4 <HAL_TIM_Base_Stop+0x38>
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f022 0201 	bic.w	r2, r2, #1
 8002df2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2201      	movs	r2, #1
 8002df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8002dfc:	2300      	movs	r3, #0
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	370c      	adds	r7, #12
 8002e02:	46bd      	mov	sp, r7
 8002e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e08:	4770      	bx	lr
	...

08002e0c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	b085      	sub	sp, #20
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	4a37      	ldr	r2, [pc, #220]	@ (8002efc <TIM_Base_SetConfig+0xf0>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d00f      	beq.n	8002e44 <TIM_Base_SetConfig+0x38>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e2a:	d00b      	beq.n	8002e44 <TIM_Base_SetConfig+0x38>
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	4a34      	ldr	r2, [pc, #208]	@ (8002f00 <TIM_Base_SetConfig+0xf4>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	d007      	beq.n	8002e44 <TIM_Base_SetConfig+0x38>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	4a33      	ldr	r2, [pc, #204]	@ (8002f04 <TIM_Base_SetConfig+0xf8>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d003      	beq.n	8002e44 <TIM_Base_SetConfig+0x38>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	4a32      	ldr	r2, [pc, #200]	@ (8002f08 <TIM_Base_SetConfig+0xfc>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d108      	bne.n	8002e56 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e4a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002e4c:	683b      	ldr	r3, [r7, #0]
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	68fa      	ldr	r2, [r7, #12]
 8002e52:	4313      	orrs	r3, r2
 8002e54:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4a28      	ldr	r2, [pc, #160]	@ (8002efc <TIM_Base_SetConfig+0xf0>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d01b      	beq.n	8002e96 <TIM_Base_SetConfig+0x8a>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e64:	d017      	beq.n	8002e96 <TIM_Base_SetConfig+0x8a>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4a25      	ldr	r2, [pc, #148]	@ (8002f00 <TIM_Base_SetConfig+0xf4>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d013      	beq.n	8002e96 <TIM_Base_SetConfig+0x8a>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a24      	ldr	r2, [pc, #144]	@ (8002f04 <TIM_Base_SetConfig+0xf8>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d00f      	beq.n	8002e96 <TIM_Base_SetConfig+0x8a>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a23      	ldr	r2, [pc, #140]	@ (8002f08 <TIM_Base_SetConfig+0xfc>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d00b      	beq.n	8002e96 <TIM_Base_SetConfig+0x8a>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a22      	ldr	r2, [pc, #136]	@ (8002f0c <TIM_Base_SetConfig+0x100>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d007      	beq.n	8002e96 <TIM_Base_SetConfig+0x8a>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4a21      	ldr	r2, [pc, #132]	@ (8002f10 <TIM_Base_SetConfig+0x104>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d003      	beq.n	8002e96 <TIM_Base_SetConfig+0x8a>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4a20      	ldr	r2, [pc, #128]	@ (8002f14 <TIM_Base_SetConfig+0x108>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d108      	bne.n	8002ea8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e9c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	68fa      	ldr	r2, [r7, #12]
 8002ea4:	4313      	orrs	r3, r2
 8002ea6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	695b      	ldr	r3, [r3, #20]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	689a      	ldr	r2, [r3, #8]
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	681a      	ldr	r2, [r3, #0]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	4a0c      	ldr	r2, [pc, #48]	@ (8002efc <TIM_Base_SetConfig+0xf0>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d103      	bne.n	8002ed6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	691a      	ldr	r2, [r3, #16]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f043 0204 	orr.w	r2, r3, #4
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	68fa      	ldr	r2, [r7, #12]
 8002eec:	601a      	str	r2, [r3, #0]
}
 8002eee:	bf00      	nop
 8002ef0:	3714      	adds	r7, #20
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef8:	4770      	bx	lr
 8002efa:	bf00      	nop
 8002efc:	40010000 	.word	0x40010000
 8002f00:	40000400 	.word	0x40000400
 8002f04:	40000800 	.word	0x40000800
 8002f08:	40000c00 	.word	0x40000c00
 8002f0c:	40014000 	.word	0x40014000
 8002f10:	40014400 	.word	0x40014400
 8002f14:	40014800 	.word	0x40014800

08002f18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d101      	bne.n	8002f2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e042      	b.n	8002fb0 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d106      	bne.n	8002f44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002f3e:	6878      	ldr	r0, [r7, #4]
 8002f40:	f7fe f8f2 	bl	8001128 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2224      	movs	r2, #36	@ 0x24
 8002f48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	68da      	ldr	r2, [r3, #12]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002f5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002f5c:	6878      	ldr	r0, [r7, #4]
 8002f5e:	f000 fd7f 	bl	8003a60 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	691a      	ldr	r2, [r3, #16]
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002f70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	695a      	ldr	r2, [r3, #20]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002f80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	68da      	ldr	r2, [r3, #12]
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002f90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2220      	movs	r2, #32
 8002f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2220      	movs	r2, #32
 8002fa4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2200      	movs	r2, #0
 8002fac:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002fae:	2300      	movs	r3, #0
}
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	3708      	adds	r7, #8
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}

08002fb8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b08a      	sub	sp, #40	@ 0x28
 8002fbc:	af02      	add	r7, sp, #8
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	60b9      	str	r1, [r7, #8]
 8002fc2:	603b      	str	r3, [r7, #0]
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002fd2:	b2db      	uxtb	r3, r3
 8002fd4:	2b20      	cmp	r3, #32
 8002fd6:	d175      	bne.n	80030c4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002fd8:	68bb      	ldr	r3, [r7, #8]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d002      	beq.n	8002fe4 <HAL_UART_Transmit+0x2c>
 8002fde:	88fb      	ldrh	r3, [r7, #6]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d101      	bne.n	8002fe8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e06e      	b.n	80030c6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	2200      	movs	r2, #0
 8002fec:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	2221      	movs	r2, #33	@ 0x21
 8002ff2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002ff6:	f7fe f977 	bl	80012e8 <HAL_GetTick>
 8002ffa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	88fa      	ldrh	r2, [r7, #6]
 8003000:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	88fa      	ldrh	r2, [r7, #6]
 8003006:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003010:	d108      	bne.n	8003024 <HAL_UART_Transmit+0x6c>
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	691b      	ldr	r3, [r3, #16]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d104      	bne.n	8003024 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800301a:	2300      	movs	r3, #0
 800301c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	61bb      	str	r3, [r7, #24]
 8003022:	e003      	b.n	800302c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003028:	2300      	movs	r3, #0
 800302a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800302c:	e02e      	b.n	800308c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	9300      	str	r3, [sp, #0]
 8003032:	697b      	ldr	r3, [r7, #20]
 8003034:	2200      	movs	r2, #0
 8003036:	2180      	movs	r1, #128	@ 0x80
 8003038:	68f8      	ldr	r0, [r7, #12]
 800303a:	f000 fb1d 	bl	8003678 <UART_WaitOnFlagUntilTimeout>
 800303e:	4603      	mov	r3, r0
 8003040:	2b00      	cmp	r3, #0
 8003042:	d005      	beq.n	8003050 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2220      	movs	r2, #32
 8003048:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800304c:	2303      	movs	r3, #3
 800304e:	e03a      	b.n	80030c6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d10b      	bne.n	800306e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	881b      	ldrh	r3, [r3, #0]
 800305a:	461a      	mov	r2, r3
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003064:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003066:	69bb      	ldr	r3, [r7, #24]
 8003068:	3302      	adds	r3, #2
 800306a:	61bb      	str	r3, [r7, #24]
 800306c:	e007      	b.n	800307e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800306e:	69fb      	ldr	r3, [r7, #28]
 8003070:	781a      	ldrb	r2, [r3, #0]
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003078:	69fb      	ldr	r3, [r7, #28]
 800307a:	3301      	adds	r3, #1
 800307c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003082:	b29b      	uxth	r3, r3
 8003084:	3b01      	subs	r3, #1
 8003086:	b29a      	uxth	r2, r3
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003090:	b29b      	uxth	r3, r3
 8003092:	2b00      	cmp	r3, #0
 8003094:	d1cb      	bne.n	800302e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	9300      	str	r3, [sp, #0]
 800309a:	697b      	ldr	r3, [r7, #20]
 800309c:	2200      	movs	r2, #0
 800309e:	2140      	movs	r1, #64	@ 0x40
 80030a0:	68f8      	ldr	r0, [r7, #12]
 80030a2:	f000 fae9 	bl	8003678 <UART_WaitOnFlagUntilTimeout>
 80030a6:	4603      	mov	r3, r0
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d005      	beq.n	80030b8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2220      	movs	r2, #32
 80030b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80030b4:	2303      	movs	r3, #3
 80030b6:	e006      	b.n	80030c6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2220      	movs	r2, #32
 80030bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80030c0:	2300      	movs	r3, #0
 80030c2:	e000      	b.n	80030c6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80030c4:	2302      	movs	r3, #2
  }
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3720      	adds	r7, #32
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}
	...

080030d0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b0ba      	sub	sp, #232	@ 0xe8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	68db      	ldr	r3, [r3, #12]
 80030e8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	695b      	ldr	r3, [r3, #20]
 80030f2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 80030f6:	2300      	movs	r3, #0
 80030f8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 80030fc:	2300      	movs	r3, #0
 80030fe:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003102:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003106:	f003 030f 	and.w	r3, r3, #15
 800310a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800310e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003112:	2b00      	cmp	r3, #0
 8003114:	d10f      	bne.n	8003136 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003116:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800311a:	f003 0320 	and.w	r3, r3, #32
 800311e:	2b00      	cmp	r3, #0
 8003120:	d009      	beq.n	8003136 <HAL_UART_IRQHandler+0x66>
 8003122:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003126:	f003 0320 	and.w	r3, r3, #32
 800312a:	2b00      	cmp	r3, #0
 800312c:	d003      	beq.n	8003136 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800312e:	6878      	ldr	r0, [r7, #4]
 8003130:	f000 fbd7 	bl	80038e2 <UART_Receive_IT>
      return;
 8003134:	e273      	b.n	800361e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003136:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800313a:	2b00      	cmp	r3, #0
 800313c:	f000 80de 	beq.w	80032fc <HAL_UART_IRQHandler+0x22c>
 8003140:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003144:	f003 0301 	and.w	r3, r3, #1
 8003148:	2b00      	cmp	r3, #0
 800314a:	d106      	bne.n	800315a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800314c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003150:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003154:	2b00      	cmp	r3, #0
 8003156:	f000 80d1 	beq.w	80032fc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800315a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800315e:	f003 0301 	and.w	r3, r3, #1
 8003162:	2b00      	cmp	r3, #0
 8003164:	d00b      	beq.n	800317e <HAL_UART_IRQHandler+0xae>
 8003166:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800316a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800316e:	2b00      	cmp	r3, #0
 8003170:	d005      	beq.n	800317e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003176:	f043 0201 	orr.w	r2, r3, #1
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800317e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003182:	f003 0304 	and.w	r3, r3, #4
 8003186:	2b00      	cmp	r3, #0
 8003188:	d00b      	beq.n	80031a2 <HAL_UART_IRQHandler+0xd2>
 800318a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800318e:	f003 0301 	and.w	r3, r3, #1
 8003192:	2b00      	cmp	r3, #0
 8003194:	d005      	beq.n	80031a2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800319a:	f043 0202 	orr.w	r2, r3, #2
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80031a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031a6:	f003 0302 	and.w	r3, r3, #2
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d00b      	beq.n	80031c6 <HAL_UART_IRQHandler+0xf6>
 80031ae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80031b2:	f003 0301 	and.w	r3, r3, #1
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d005      	beq.n	80031c6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031be:	f043 0204 	orr.w	r2, r3, #4
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80031c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031ca:	f003 0308 	and.w	r3, r3, #8
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d011      	beq.n	80031f6 <HAL_UART_IRQHandler+0x126>
 80031d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031d6:	f003 0320 	and.w	r3, r3, #32
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d105      	bne.n	80031ea <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80031de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80031e2:	f003 0301 	and.w	r3, r3, #1
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d005      	beq.n	80031f6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031ee:	f043 0208 	orr.w	r2, r3, #8
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	f000 820a 	beq.w	8003614 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003200:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003204:	f003 0320 	and.w	r3, r3, #32
 8003208:	2b00      	cmp	r3, #0
 800320a:	d008      	beq.n	800321e <HAL_UART_IRQHandler+0x14e>
 800320c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003210:	f003 0320 	and.w	r3, r3, #32
 8003214:	2b00      	cmp	r3, #0
 8003216:	d002      	beq.n	800321e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003218:	6878      	ldr	r0, [r7, #4]
 800321a:	f000 fb62 	bl	80038e2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	695b      	ldr	r3, [r3, #20]
 8003224:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003228:	2b40      	cmp	r3, #64	@ 0x40
 800322a:	bf0c      	ite	eq
 800322c:	2301      	moveq	r3, #1
 800322e:	2300      	movne	r3, #0
 8003230:	b2db      	uxtb	r3, r3
 8003232:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800323a:	f003 0308 	and.w	r3, r3, #8
 800323e:	2b00      	cmp	r3, #0
 8003240:	d103      	bne.n	800324a <HAL_UART_IRQHandler+0x17a>
 8003242:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003246:	2b00      	cmp	r3, #0
 8003248:	d04f      	beq.n	80032ea <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800324a:	6878      	ldr	r0, [r7, #4]
 800324c:	f000 fa6d 	bl	800372a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	695b      	ldr	r3, [r3, #20]
 8003256:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800325a:	2b40      	cmp	r3, #64	@ 0x40
 800325c:	d141      	bne.n	80032e2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	3314      	adds	r3, #20
 8003264:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003268:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800326c:	e853 3f00 	ldrex	r3, [r3]
 8003270:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003274:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003278:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800327c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	3314      	adds	r3, #20
 8003286:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800328a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800328e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003292:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003296:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800329a:	e841 2300 	strex	r3, r2, [r1]
 800329e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80032a2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d1d9      	bne.n	800325e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d013      	beq.n	80032da <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032b6:	4a8a      	ldr	r2, [pc, #552]	@ (80034e0 <HAL_UART_IRQHandler+0x410>)
 80032b8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032be:	4618      	mov	r0, r3
 80032c0:	f7fe f9c3 	bl	800164a <HAL_DMA_Abort_IT>
 80032c4:	4603      	mov	r3, r0
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d016      	beq.n	80032f8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032d0:	687a      	ldr	r2, [r7, #4]
 80032d2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80032d4:	4610      	mov	r0, r2
 80032d6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032d8:	e00e      	b.n	80032f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f000 f9b6 	bl	800364c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032e0:	e00a      	b.n	80032f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f000 f9b2 	bl	800364c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032e8:	e006      	b.n	80032f8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f000 f9ae 	bl	800364c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2200      	movs	r2, #0
 80032f4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80032f6:	e18d      	b.n	8003614 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80032f8:	bf00      	nop
    return;
 80032fa:	e18b      	b.n	8003614 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003300:	2b01      	cmp	r3, #1
 8003302:	f040 8167 	bne.w	80035d4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003306:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800330a:	f003 0310 	and.w	r3, r3, #16
 800330e:	2b00      	cmp	r3, #0
 8003310:	f000 8160 	beq.w	80035d4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003314:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003318:	f003 0310 	and.w	r3, r3, #16
 800331c:	2b00      	cmp	r3, #0
 800331e:	f000 8159 	beq.w	80035d4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003322:	2300      	movs	r3, #0
 8003324:	60bb      	str	r3, [r7, #8]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	60bb      	str	r3, [r7, #8]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	60bb      	str	r3, [r7, #8]
 8003336:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	695b      	ldr	r3, [r3, #20]
 800333e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003342:	2b40      	cmp	r3, #64	@ 0x40
 8003344:	f040 80ce 	bne.w	80034e4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003354:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003358:	2b00      	cmp	r3, #0
 800335a:	f000 80a9 	beq.w	80034b0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003362:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003366:	429a      	cmp	r2, r3
 8003368:	f080 80a2 	bcs.w	80034b0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003372:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003378:	69db      	ldr	r3, [r3, #28]
 800337a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800337e:	f000 8088 	beq.w	8003492 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	330c      	adds	r3, #12
 8003388:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800338c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003390:	e853 3f00 	ldrex	r3, [r3]
 8003394:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003398:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800339c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80033a0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	330c      	adds	r3, #12
 80033aa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80033ae:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80033b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033b6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80033ba:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80033be:	e841 2300 	strex	r3, r2, [r1]
 80033c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80033c6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d1d9      	bne.n	8003382 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	3314      	adds	r3, #20
 80033d4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80033d8:	e853 3f00 	ldrex	r3, [r3]
 80033dc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80033de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80033e0:	f023 0301 	bic.w	r3, r3, #1
 80033e4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	3314      	adds	r3, #20
 80033ee:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80033f2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80033f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033f8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80033fa:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80033fe:	e841 2300 	strex	r3, r2, [r1]
 8003402:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003404:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003406:	2b00      	cmp	r3, #0
 8003408:	d1e1      	bne.n	80033ce <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	3314      	adds	r3, #20
 8003410:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003412:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003414:	e853 3f00 	ldrex	r3, [r3]
 8003418:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800341a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800341c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003420:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	3314      	adds	r3, #20
 800342a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800342e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003430:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003432:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003434:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003436:	e841 2300 	strex	r3, r2, [r1]
 800343a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800343c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800343e:	2b00      	cmp	r3, #0
 8003440:	d1e3      	bne.n	800340a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2220      	movs	r2, #32
 8003446:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	330c      	adds	r3, #12
 8003456:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003458:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800345a:	e853 3f00 	ldrex	r3, [r3]
 800345e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003460:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003462:	f023 0310 	bic.w	r3, r3, #16
 8003466:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	330c      	adds	r3, #12
 8003470:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003474:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003476:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003478:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800347a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800347c:	e841 2300 	strex	r3, r2, [r1]
 8003480:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003482:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003484:	2b00      	cmp	r3, #0
 8003486:	d1e3      	bne.n	8003450 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800348c:	4618      	mov	r0, r3
 800348e:	f7fe f86c 	bl	800156a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2202      	movs	r2, #2
 8003496:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80034a0:	b29b      	uxth	r3, r3
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	4619      	mov	r1, r3
 80034a8:	6878      	ldr	r0, [r7, #4]
 80034aa:	f000 f8d9 	bl	8003660 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80034ae:	e0b3      	b.n	8003618 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80034b4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80034b8:	429a      	cmp	r2, r3
 80034ba:	f040 80ad 	bne.w	8003618 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034c2:	69db      	ldr	r3, [r3, #28]
 80034c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034c8:	f040 80a6 	bne.w	8003618 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	2202      	movs	r2, #2
 80034d0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80034d6:	4619      	mov	r1, r3
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	f000 f8c1 	bl	8003660 <HAL_UARTEx_RxEventCallback>
      return;
 80034de:	e09b      	b.n	8003618 <HAL_UART_IRQHandler+0x548>
 80034e0:	080037f1 	.word	0x080037f1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	1ad3      	subs	r3, r2, r3
 80034f0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	f000 808e 	beq.w	800361c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003500:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003504:	2b00      	cmp	r3, #0
 8003506:	f000 8089 	beq.w	800361c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	330c      	adds	r3, #12
 8003510:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003512:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003514:	e853 3f00 	ldrex	r3, [r3]
 8003518:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800351a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800351c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003520:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	330c      	adds	r3, #12
 800352a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800352e:	647a      	str	r2, [r7, #68]	@ 0x44
 8003530:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003532:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003534:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003536:	e841 2300 	strex	r3, r2, [r1]
 800353a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800353c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800353e:	2b00      	cmp	r3, #0
 8003540:	d1e3      	bne.n	800350a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	3314      	adds	r3, #20
 8003548:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800354a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800354c:	e853 3f00 	ldrex	r3, [r3]
 8003550:	623b      	str	r3, [r7, #32]
   return(result);
 8003552:	6a3b      	ldr	r3, [r7, #32]
 8003554:	f023 0301 	bic.w	r3, r3, #1
 8003558:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	3314      	adds	r3, #20
 8003562:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003566:	633a      	str	r2, [r7, #48]	@ 0x30
 8003568:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800356a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800356c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800356e:	e841 2300 	strex	r3, r2, [r1]
 8003572:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003576:	2b00      	cmp	r3, #0
 8003578:	d1e3      	bne.n	8003542 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	2220      	movs	r2, #32
 800357e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	330c      	adds	r3, #12
 800358e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003590:	693b      	ldr	r3, [r7, #16]
 8003592:	e853 3f00 	ldrex	r3, [r3]
 8003596:	60fb      	str	r3, [r7, #12]
   return(result);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f023 0310 	bic.w	r3, r3, #16
 800359e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	330c      	adds	r3, #12
 80035a8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80035ac:	61fa      	str	r2, [r7, #28]
 80035ae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80035b0:	69b9      	ldr	r1, [r7, #24]
 80035b2:	69fa      	ldr	r2, [r7, #28]
 80035b4:	e841 2300 	strex	r3, r2, [r1]
 80035b8:	617b      	str	r3, [r7, #20]
   return(result);
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d1e3      	bne.n	8003588 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2202      	movs	r2, #2
 80035c4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80035c6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80035ca:	4619      	mov	r1, r3
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f000 f847 	bl	8003660 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80035d2:	e023      	b.n	800361c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80035d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d009      	beq.n	80035f4 <HAL_UART_IRQHandler+0x524>
 80035e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80035e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d003      	beq.n	80035f4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	f000 f910 	bl	8003812 <UART_Transmit_IT>
    return;
 80035f2:	e014      	b.n	800361e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80035f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80035f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d00e      	beq.n	800361e <HAL_UART_IRQHandler+0x54e>
 8003600:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003604:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003608:	2b00      	cmp	r3, #0
 800360a:	d008      	beq.n	800361e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f000 f950 	bl	80038b2 <UART_EndTransmit_IT>
    return;
 8003612:	e004      	b.n	800361e <HAL_UART_IRQHandler+0x54e>
    return;
 8003614:	bf00      	nop
 8003616:	e002      	b.n	800361e <HAL_UART_IRQHandler+0x54e>
      return;
 8003618:	bf00      	nop
 800361a:	e000      	b.n	800361e <HAL_UART_IRQHandler+0x54e>
      return;
 800361c:	bf00      	nop
  }
}
 800361e:	37e8      	adds	r7, #232	@ 0xe8
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}

08003624 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003624:	b480      	push	{r7}
 8003626:	b083      	sub	sp, #12
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800362c:	bf00      	nop
 800362e:	370c      	adds	r7, #12
 8003630:	46bd      	mov	sp, r7
 8003632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003636:	4770      	bx	lr

08003638 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003638:	b480      	push	{r7}
 800363a:	b083      	sub	sp, #12
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003640:	bf00      	nop
 8003642:	370c      	adds	r7, #12
 8003644:	46bd      	mov	sp, r7
 8003646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364a:	4770      	bx	lr

0800364c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800364c:	b480      	push	{r7}
 800364e:	b083      	sub	sp, #12
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003654:	bf00      	nop
 8003656:	370c      	adds	r7, #12
 8003658:	46bd      	mov	sp, r7
 800365a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800365e:	4770      	bx	lr

08003660 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003660:	b480      	push	{r7}
 8003662:	b083      	sub	sp, #12
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
 8003668:	460b      	mov	r3, r1
 800366a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800366c:	bf00      	nop
 800366e:	370c      	adds	r7, #12
 8003670:	46bd      	mov	sp, r7
 8003672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003676:	4770      	bx	lr

08003678 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b086      	sub	sp, #24
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	603b      	str	r3, [r7, #0]
 8003684:	4613      	mov	r3, r2
 8003686:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003688:	e03b      	b.n	8003702 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800368a:	6a3b      	ldr	r3, [r7, #32]
 800368c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003690:	d037      	beq.n	8003702 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003692:	f7fd fe29 	bl	80012e8 <HAL_GetTick>
 8003696:	4602      	mov	r2, r0
 8003698:	683b      	ldr	r3, [r7, #0]
 800369a:	1ad3      	subs	r3, r2, r3
 800369c:	6a3a      	ldr	r2, [r7, #32]
 800369e:	429a      	cmp	r2, r3
 80036a0:	d302      	bcc.n	80036a8 <UART_WaitOnFlagUntilTimeout+0x30>
 80036a2:	6a3b      	ldr	r3, [r7, #32]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d101      	bne.n	80036ac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80036a8:	2303      	movs	r3, #3
 80036aa:	e03a      	b.n	8003722 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	68db      	ldr	r3, [r3, #12]
 80036b2:	f003 0304 	and.w	r3, r3, #4
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d023      	beq.n	8003702 <UART_WaitOnFlagUntilTimeout+0x8a>
 80036ba:	68bb      	ldr	r3, [r7, #8]
 80036bc:	2b80      	cmp	r3, #128	@ 0x80
 80036be:	d020      	beq.n	8003702 <UART_WaitOnFlagUntilTimeout+0x8a>
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	2b40      	cmp	r3, #64	@ 0x40
 80036c4:	d01d      	beq.n	8003702 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0308 	and.w	r3, r3, #8
 80036d0:	2b08      	cmp	r3, #8
 80036d2:	d116      	bne.n	8003702 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80036d4:	2300      	movs	r3, #0
 80036d6:	617b      	str	r3, [r7, #20]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	617b      	str	r3, [r7, #20]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	617b      	str	r3, [r7, #20]
 80036e8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80036ea:	68f8      	ldr	r0, [r7, #12]
 80036ec:	f000 f81d 	bl	800372a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	2208      	movs	r2, #8
 80036f4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2200      	movs	r2, #0
 80036fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80036fe:	2301      	movs	r3, #1
 8003700:	e00f      	b.n	8003722 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681a      	ldr	r2, [r3, #0]
 8003708:	68bb      	ldr	r3, [r7, #8]
 800370a:	4013      	ands	r3, r2
 800370c:	68ba      	ldr	r2, [r7, #8]
 800370e:	429a      	cmp	r2, r3
 8003710:	bf0c      	ite	eq
 8003712:	2301      	moveq	r3, #1
 8003714:	2300      	movne	r3, #0
 8003716:	b2db      	uxtb	r3, r3
 8003718:	461a      	mov	r2, r3
 800371a:	79fb      	ldrb	r3, [r7, #7]
 800371c:	429a      	cmp	r2, r3
 800371e:	d0b4      	beq.n	800368a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003720:	2300      	movs	r3, #0
}
 8003722:	4618      	mov	r0, r3
 8003724:	3718      	adds	r7, #24
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}

0800372a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800372a:	b480      	push	{r7}
 800372c:	b095      	sub	sp, #84	@ 0x54
 800372e:	af00      	add	r7, sp, #0
 8003730:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	330c      	adds	r3, #12
 8003738:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800373a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800373c:	e853 3f00 	ldrex	r3, [r3]
 8003740:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003744:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003748:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	330c      	adds	r3, #12
 8003750:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003752:	643a      	str	r2, [r7, #64]	@ 0x40
 8003754:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003756:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003758:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800375a:	e841 2300 	strex	r3, r2, [r1]
 800375e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003762:	2b00      	cmp	r3, #0
 8003764:	d1e5      	bne.n	8003732 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	3314      	adds	r3, #20
 800376c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800376e:	6a3b      	ldr	r3, [r7, #32]
 8003770:	e853 3f00 	ldrex	r3, [r3]
 8003774:	61fb      	str	r3, [r7, #28]
   return(result);
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	f023 0301 	bic.w	r3, r3, #1
 800377c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	3314      	adds	r3, #20
 8003784:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003786:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003788:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800378a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800378c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800378e:	e841 2300 	strex	r3, r2, [r1]
 8003792:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003794:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003796:	2b00      	cmp	r3, #0
 8003798:	d1e5      	bne.n	8003766 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d119      	bne.n	80037d6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	330c      	adds	r3, #12
 80037a8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	e853 3f00 	ldrex	r3, [r3]
 80037b0:	60bb      	str	r3, [r7, #8]
   return(result);
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	f023 0310 	bic.w	r3, r3, #16
 80037b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	330c      	adds	r3, #12
 80037c0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80037c2:	61ba      	str	r2, [r7, #24]
 80037c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037c6:	6979      	ldr	r1, [r7, #20]
 80037c8:	69ba      	ldr	r2, [r7, #24]
 80037ca:	e841 2300 	strex	r3, r2, [r1]
 80037ce:	613b      	str	r3, [r7, #16]
   return(result);
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d1e5      	bne.n	80037a2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2220      	movs	r2, #32
 80037da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80037e4:	bf00      	nop
 80037e6:	3754      	adds	r7, #84	@ 0x54
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr

080037f0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2200      	movs	r2, #0
 8003802:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003804:	68f8      	ldr	r0, [r7, #12]
 8003806:	f7ff ff21 	bl	800364c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800380a:	bf00      	nop
 800380c:	3710      	adds	r7, #16
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}

08003812 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003812:	b480      	push	{r7}
 8003814:	b085      	sub	sp, #20
 8003816:	af00      	add	r7, sp, #0
 8003818:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003820:	b2db      	uxtb	r3, r3
 8003822:	2b21      	cmp	r3, #33	@ 0x21
 8003824:	d13e      	bne.n	80038a4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800382e:	d114      	bne.n	800385a <UART_Transmit_IT+0x48>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	691b      	ldr	r3, [r3, #16]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d110      	bne.n	800385a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6a1b      	ldr	r3, [r3, #32]
 800383c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	881b      	ldrh	r3, [r3, #0]
 8003842:	461a      	mov	r2, r3
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800384c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6a1b      	ldr	r3, [r3, #32]
 8003852:	1c9a      	adds	r2, r3, #2
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	621a      	str	r2, [r3, #32]
 8003858:	e008      	b.n	800386c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6a1b      	ldr	r3, [r3, #32]
 800385e:	1c59      	adds	r1, r3, #1
 8003860:	687a      	ldr	r2, [r7, #4]
 8003862:	6211      	str	r1, [r2, #32]
 8003864:	781a      	ldrb	r2, [r3, #0]
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003870:	b29b      	uxth	r3, r3
 8003872:	3b01      	subs	r3, #1
 8003874:	b29b      	uxth	r3, r3
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	4619      	mov	r1, r3
 800387a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800387c:	2b00      	cmp	r3, #0
 800387e:	d10f      	bne.n	80038a0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	68da      	ldr	r2, [r3, #12]
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800388e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	68da      	ldr	r2, [r3, #12]
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800389e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80038a0:	2300      	movs	r3, #0
 80038a2:	e000      	b.n	80038a6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80038a4:	2302      	movs	r3, #2
  }
}
 80038a6:	4618      	mov	r0, r3
 80038a8:	3714      	adds	r7, #20
 80038aa:	46bd      	mov	sp, r7
 80038ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b0:	4770      	bx	lr

080038b2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80038b2:	b580      	push	{r7, lr}
 80038b4:	b082      	sub	sp, #8
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	68da      	ldr	r2, [r3, #12]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038c8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2220      	movs	r2, #32
 80038ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f7ff fea6 	bl	8003624 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80038d8:	2300      	movs	r3, #0
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3708      	adds	r7, #8
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}

080038e2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80038e2:	b580      	push	{r7, lr}
 80038e4:	b08c      	sub	sp, #48	@ 0x30
 80038e6:	af00      	add	r7, sp, #0
 80038e8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80038ea:	2300      	movs	r3, #0
 80038ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 80038ee:	2300      	movs	r3, #0
 80038f0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	2b22      	cmp	r3, #34	@ 0x22
 80038fc:	f040 80aa 	bne.w	8003a54 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003908:	d115      	bne.n	8003936 <UART_Receive_IT+0x54>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	691b      	ldr	r3, [r3, #16]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d111      	bne.n	8003936 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003916:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	b29b      	uxth	r3, r3
 8003920:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003924:	b29a      	uxth	r2, r3
 8003926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003928:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800392e:	1c9a      	adds	r2, r3, #2
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	629a      	str	r2, [r3, #40]	@ 0x28
 8003934:	e024      	b.n	8003980 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800393a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003944:	d007      	beq.n	8003956 <UART_Receive_IT+0x74>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d10a      	bne.n	8003964 <UART_Receive_IT+0x82>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	691b      	ldr	r3, [r3, #16]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d106      	bne.n	8003964 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	b2da      	uxtb	r2, r3
 800395e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003960:	701a      	strb	r2, [r3, #0]
 8003962:	e008      	b.n	8003976 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	b2db      	uxtb	r3, r3
 800396c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003970:	b2da      	uxtb	r2, r3
 8003972:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003974:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800397a:	1c5a      	adds	r2, r3, #1
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003984:	b29b      	uxth	r3, r3
 8003986:	3b01      	subs	r3, #1
 8003988:	b29b      	uxth	r3, r3
 800398a:	687a      	ldr	r2, [r7, #4]
 800398c:	4619      	mov	r1, r3
 800398e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003990:	2b00      	cmp	r3, #0
 8003992:	d15d      	bne.n	8003a50 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	68da      	ldr	r2, [r3, #12]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f022 0220 	bic.w	r2, r2, #32
 80039a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	68da      	ldr	r2, [r3, #12]
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80039b2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	695a      	ldr	r2, [r3, #20]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f022 0201 	bic.w	r2, r2, #1
 80039c2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2220      	movs	r2, #32
 80039c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039d6:	2b01      	cmp	r3, #1
 80039d8:	d135      	bne.n	8003a46 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2200      	movs	r2, #0
 80039de:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	330c      	adds	r3, #12
 80039e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	e853 3f00 	ldrex	r3, [r3]
 80039ee:	613b      	str	r3, [r7, #16]
   return(result);
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	f023 0310 	bic.w	r3, r3, #16
 80039f6:	627b      	str	r3, [r7, #36]	@ 0x24
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	330c      	adds	r3, #12
 80039fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a00:	623a      	str	r2, [r7, #32]
 8003a02:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a04:	69f9      	ldr	r1, [r7, #28]
 8003a06:	6a3a      	ldr	r2, [r7, #32]
 8003a08:	e841 2300 	strex	r3, r2, [r1]
 8003a0c:	61bb      	str	r3, [r7, #24]
   return(result);
 8003a0e:	69bb      	ldr	r3, [r7, #24]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d1e5      	bne.n	80039e0 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 0310 	and.w	r3, r3, #16
 8003a1e:	2b10      	cmp	r3, #16
 8003a20:	d10a      	bne.n	8003a38 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003a22:	2300      	movs	r3, #0
 8003a24:	60fb      	str	r3, [r7, #12]
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	60fb      	str	r3, [r7, #12]
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	60fb      	str	r3, [r7, #12]
 8003a36:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003a3c:	4619      	mov	r1, r3
 8003a3e:	6878      	ldr	r0, [r7, #4]
 8003a40:	f7ff fe0e 	bl	8003660 <HAL_UARTEx_RxEventCallback>
 8003a44:	e002      	b.n	8003a4c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003a46:	6878      	ldr	r0, [r7, #4]
 8003a48:	f7ff fdf6 	bl	8003638 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	e002      	b.n	8003a56 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003a50:	2300      	movs	r3, #0
 8003a52:	e000      	b.n	8003a56 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003a54:	2302      	movs	r3, #2
  }
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	3730      	adds	r7, #48	@ 0x30
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
	...

08003a60 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003a60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a64:	b0c0      	sub	sp, #256	@ 0x100
 8003a66:	af00      	add	r7, sp, #0
 8003a68:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	691b      	ldr	r3, [r3, #16]
 8003a74:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a7c:	68d9      	ldr	r1, [r3, #12]
 8003a7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a82:	681a      	ldr	r2, [r3, #0]
 8003a84:	ea40 0301 	orr.w	r3, r0, r1
 8003a88:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003a8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a8e:	689a      	ldr	r2, [r3, #8]
 8003a90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a94:	691b      	ldr	r3, [r3, #16]
 8003a96:	431a      	orrs	r2, r3
 8003a98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a9c:	695b      	ldr	r3, [r3, #20]
 8003a9e:	431a      	orrs	r2, r3
 8003aa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aa4:	69db      	ldr	r3, [r3, #28]
 8003aa6:	4313      	orrs	r3, r2
 8003aa8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003ab8:	f021 010c 	bic.w	r1, r1, #12
 8003abc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ac0:	681a      	ldr	r2, [r3, #0]
 8003ac2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003ac6:	430b      	orrs	r3, r1
 8003ac8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003aca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	695b      	ldr	r3, [r3, #20]
 8003ad2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003ad6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ada:	6999      	ldr	r1, [r3, #24]
 8003adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ae0:	681a      	ldr	r2, [r3, #0]
 8003ae2:	ea40 0301 	orr.w	r3, r0, r1
 8003ae6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003aec:	681a      	ldr	r2, [r3, #0]
 8003aee:	4b8f      	ldr	r3, [pc, #572]	@ (8003d2c <UART_SetConfig+0x2cc>)
 8003af0:	429a      	cmp	r2, r3
 8003af2:	d005      	beq.n	8003b00 <UART_SetConfig+0xa0>
 8003af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	4b8d      	ldr	r3, [pc, #564]	@ (8003d30 <UART_SetConfig+0x2d0>)
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d104      	bne.n	8003b0a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003b00:	f7ff f89e 	bl	8002c40 <HAL_RCC_GetPCLK2Freq>
 8003b04:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003b08:	e003      	b.n	8003b12 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003b0a:	f7ff f885 	bl	8002c18 <HAL_RCC_GetPCLK1Freq>
 8003b0e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b16:	69db      	ldr	r3, [r3, #28]
 8003b18:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b1c:	f040 810c 	bne.w	8003d38 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003b20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b24:	2200      	movs	r2, #0
 8003b26:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003b2a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003b2e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003b32:	4622      	mov	r2, r4
 8003b34:	462b      	mov	r3, r5
 8003b36:	1891      	adds	r1, r2, r2
 8003b38:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003b3a:	415b      	adcs	r3, r3
 8003b3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003b3e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003b42:	4621      	mov	r1, r4
 8003b44:	eb12 0801 	adds.w	r8, r2, r1
 8003b48:	4629      	mov	r1, r5
 8003b4a:	eb43 0901 	adc.w	r9, r3, r1
 8003b4e:	f04f 0200 	mov.w	r2, #0
 8003b52:	f04f 0300 	mov.w	r3, #0
 8003b56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b62:	4690      	mov	r8, r2
 8003b64:	4699      	mov	r9, r3
 8003b66:	4623      	mov	r3, r4
 8003b68:	eb18 0303 	adds.w	r3, r8, r3
 8003b6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003b70:	462b      	mov	r3, r5
 8003b72:	eb49 0303 	adc.w	r3, r9, r3
 8003b76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003b7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003b86:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8003b8a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003b8e:	460b      	mov	r3, r1
 8003b90:	18db      	adds	r3, r3, r3
 8003b92:	653b      	str	r3, [r7, #80]	@ 0x50
 8003b94:	4613      	mov	r3, r2
 8003b96:	eb42 0303 	adc.w	r3, r2, r3
 8003b9a:	657b      	str	r3, [r7, #84]	@ 0x54
 8003b9c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003ba0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003ba4:	f7fc fb6c 	bl	8000280 <__aeabi_uldivmod>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	460b      	mov	r3, r1
 8003bac:	4b61      	ldr	r3, [pc, #388]	@ (8003d34 <UART_SetConfig+0x2d4>)
 8003bae:	fba3 2302 	umull	r2, r3, r3, r2
 8003bb2:	095b      	lsrs	r3, r3, #5
 8003bb4:	011c      	lsls	r4, r3, #4
 8003bb6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003bba:	2200      	movs	r2, #0
 8003bbc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003bc0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003bc4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003bc8:	4642      	mov	r2, r8
 8003bca:	464b      	mov	r3, r9
 8003bcc:	1891      	adds	r1, r2, r2
 8003bce:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003bd0:	415b      	adcs	r3, r3
 8003bd2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003bd4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003bd8:	4641      	mov	r1, r8
 8003bda:	eb12 0a01 	adds.w	sl, r2, r1
 8003bde:	4649      	mov	r1, r9
 8003be0:	eb43 0b01 	adc.w	fp, r3, r1
 8003be4:	f04f 0200 	mov.w	r2, #0
 8003be8:	f04f 0300 	mov.w	r3, #0
 8003bec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003bf0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003bf4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003bf8:	4692      	mov	sl, r2
 8003bfa:	469b      	mov	fp, r3
 8003bfc:	4643      	mov	r3, r8
 8003bfe:	eb1a 0303 	adds.w	r3, sl, r3
 8003c02:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003c06:	464b      	mov	r3, r9
 8003c08:	eb4b 0303 	adc.w	r3, fp, r3
 8003c0c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	2200      	movs	r2, #0
 8003c18:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c1c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003c20:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003c24:	460b      	mov	r3, r1
 8003c26:	18db      	adds	r3, r3, r3
 8003c28:	643b      	str	r3, [r7, #64]	@ 0x40
 8003c2a:	4613      	mov	r3, r2
 8003c2c:	eb42 0303 	adc.w	r3, r2, r3
 8003c30:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c32:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003c36:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003c3a:	f7fc fb21 	bl	8000280 <__aeabi_uldivmod>
 8003c3e:	4602      	mov	r2, r0
 8003c40:	460b      	mov	r3, r1
 8003c42:	4611      	mov	r1, r2
 8003c44:	4b3b      	ldr	r3, [pc, #236]	@ (8003d34 <UART_SetConfig+0x2d4>)
 8003c46:	fba3 2301 	umull	r2, r3, r3, r1
 8003c4a:	095b      	lsrs	r3, r3, #5
 8003c4c:	2264      	movs	r2, #100	@ 0x64
 8003c4e:	fb02 f303 	mul.w	r3, r2, r3
 8003c52:	1acb      	subs	r3, r1, r3
 8003c54:	00db      	lsls	r3, r3, #3
 8003c56:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003c5a:	4b36      	ldr	r3, [pc, #216]	@ (8003d34 <UART_SetConfig+0x2d4>)
 8003c5c:	fba3 2302 	umull	r2, r3, r3, r2
 8003c60:	095b      	lsrs	r3, r3, #5
 8003c62:	005b      	lsls	r3, r3, #1
 8003c64:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003c68:	441c      	add	r4, r3
 8003c6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c6e:	2200      	movs	r2, #0
 8003c70:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003c74:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003c78:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003c7c:	4642      	mov	r2, r8
 8003c7e:	464b      	mov	r3, r9
 8003c80:	1891      	adds	r1, r2, r2
 8003c82:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003c84:	415b      	adcs	r3, r3
 8003c86:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003c88:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003c8c:	4641      	mov	r1, r8
 8003c8e:	1851      	adds	r1, r2, r1
 8003c90:	6339      	str	r1, [r7, #48]	@ 0x30
 8003c92:	4649      	mov	r1, r9
 8003c94:	414b      	adcs	r3, r1
 8003c96:	637b      	str	r3, [r7, #52]	@ 0x34
 8003c98:	f04f 0200 	mov.w	r2, #0
 8003c9c:	f04f 0300 	mov.w	r3, #0
 8003ca0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003ca4:	4659      	mov	r1, fp
 8003ca6:	00cb      	lsls	r3, r1, #3
 8003ca8:	4651      	mov	r1, sl
 8003caa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cae:	4651      	mov	r1, sl
 8003cb0:	00ca      	lsls	r2, r1, #3
 8003cb2:	4610      	mov	r0, r2
 8003cb4:	4619      	mov	r1, r3
 8003cb6:	4603      	mov	r3, r0
 8003cb8:	4642      	mov	r2, r8
 8003cba:	189b      	adds	r3, r3, r2
 8003cbc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003cc0:	464b      	mov	r3, r9
 8003cc2:	460a      	mov	r2, r1
 8003cc4:	eb42 0303 	adc.w	r3, r2, r3
 8003cc8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003cd0:	685b      	ldr	r3, [r3, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003cd8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003cdc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003ce0:	460b      	mov	r3, r1
 8003ce2:	18db      	adds	r3, r3, r3
 8003ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	eb42 0303 	adc.w	r3, r2, r3
 8003cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003cf2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003cf6:	f7fc fac3 	bl	8000280 <__aeabi_uldivmod>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	460b      	mov	r3, r1
 8003cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8003d34 <UART_SetConfig+0x2d4>)
 8003d00:	fba3 1302 	umull	r1, r3, r3, r2
 8003d04:	095b      	lsrs	r3, r3, #5
 8003d06:	2164      	movs	r1, #100	@ 0x64
 8003d08:	fb01 f303 	mul.w	r3, r1, r3
 8003d0c:	1ad3      	subs	r3, r2, r3
 8003d0e:	00db      	lsls	r3, r3, #3
 8003d10:	3332      	adds	r3, #50	@ 0x32
 8003d12:	4a08      	ldr	r2, [pc, #32]	@ (8003d34 <UART_SetConfig+0x2d4>)
 8003d14:	fba2 2303 	umull	r2, r3, r2, r3
 8003d18:	095b      	lsrs	r3, r3, #5
 8003d1a:	f003 0207 	and.w	r2, r3, #7
 8003d1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4422      	add	r2, r4
 8003d26:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003d28:	e106      	b.n	8003f38 <UART_SetConfig+0x4d8>
 8003d2a:	bf00      	nop
 8003d2c:	40011000 	.word	0x40011000
 8003d30:	40011400 	.word	0x40011400
 8003d34:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003d38:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003d42:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003d46:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003d4a:	4642      	mov	r2, r8
 8003d4c:	464b      	mov	r3, r9
 8003d4e:	1891      	adds	r1, r2, r2
 8003d50:	6239      	str	r1, [r7, #32]
 8003d52:	415b      	adcs	r3, r3
 8003d54:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d56:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003d5a:	4641      	mov	r1, r8
 8003d5c:	1854      	adds	r4, r2, r1
 8003d5e:	4649      	mov	r1, r9
 8003d60:	eb43 0501 	adc.w	r5, r3, r1
 8003d64:	f04f 0200 	mov.w	r2, #0
 8003d68:	f04f 0300 	mov.w	r3, #0
 8003d6c:	00eb      	lsls	r3, r5, #3
 8003d6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003d72:	00e2      	lsls	r2, r4, #3
 8003d74:	4614      	mov	r4, r2
 8003d76:	461d      	mov	r5, r3
 8003d78:	4643      	mov	r3, r8
 8003d7a:	18e3      	adds	r3, r4, r3
 8003d7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003d80:	464b      	mov	r3, r9
 8003d82:	eb45 0303 	adc.w	r3, r5, r3
 8003d86:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003d8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d8e:	685b      	ldr	r3, [r3, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003d96:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003d9a:	f04f 0200 	mov.w	r2, #0
 8003d9e:	f04f 0300 	mov.w	r3, #0
 8003da2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003da6:	4629      	mov	r1, r5
 8003da8:	008b      	lsls	r3, r1, #2
 8003daa:	4621      	mov	r1, r4
 8003dac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003db0:	4621      	mov	r1, r4
 8003db2:	008a      	lsls	r2, r1, #2
 8003db4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003db8:	f7fc fa62 	bl	8000280 <__aeabi_uldivmod>
 8003dbc:	4602      	mov	r2, r0
 8003dbe:	460b      	mov	r3, r1
 8003dc0:	4b60      	ldr	r3, [pc, #384]	@ (8003f44 <UART_SetConfig+0x4e4>)
 8003dc2:	fba3 2302 	umull	r2, r3, r3, r2
 8003dc6:	095b      	lsrs	r3, r3, #5
 8003dc8:	011c      	lsls	r4, r3, #4
 8003dca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003dce:	2200      	movs	r2, #0
 8003dd0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003dd4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003dd8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003ddc:	4642      	mov	r2, r8
 8003dde:	464b      	mov	r3, r9
 8003de0:	1891      	adds	r1, r2, r2
 8003de2:	61b9      	str	r1, [r7, #24]
 8003de4:	415b      	adcs	r3, r3
 8003de6:	61fb      	str	r3, [r7, #28]
 8003de8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003dec:	4641      	mov	r1, r8
 8003dee:	1851      	adds	r1, r2, r1
 8003df0:	6139      	str	r1, [r7, #16]
 8003df2:	4649      	mov	r1, r9
 8003df4:	414b      	adcs	r3, r1
 8003df6:	617b      	str	r3, [r7, #20]
 8003df8:	f04f 0200 	mov.w	r2, #0
 8003dfc:	f04f 0300 	mov.w	r3, #0
 8003e00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003e04:	4659      	mov	r1, fp
 8003e06:	00cb      	lsls	r3, r1, #3
 8003e08:	4651      	mov	r1, sl
 8003e0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003e0e:	4651      	mov	r1, sl
 8003e10:	00ca      	lsls	r2, r1, #3
 8003e12:	4610      	mov	r0, r2
 8003e14:	4619      	mov	r1, r3
 8003e16:	4603      	mov	r3, r0
 8003e18:	4642      	mov	r2, r8
 8003e1a:	189b      	adds	r3, r3, r2
 8003e1c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003e20:	464b      	mov	r3, r9
 8003e22:	460a      	mov	r2, r1
 8003e24:	eb42 0303 	adc.w	r3, r2, r3
 8003e28:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003e2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	2200      	movs	r2, #0
 8003e34:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003e36:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003e38:	f04f 0200 	mov.w	r2, #0
 8003e3c:	f04f 0300 	mov.w	r3, #0
 8003e40:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003e44:	4649      	mov	r1, r9
 8003e46:	008b      	lsls	r3, r1, #2
 8003e48:	4641      	mov	r1, r8
 8003e4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003e4e:	4641      	mov	r1, r8
 8003e50:	008a      	lsls	r2, r1, #2
 8003e52:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003e56:	f7fc fa13 	bl	8000280 <__aeabi_uldivmod>
 8003e5a:	4602      	mov	r2, r0
 8003e5c:	460b      	mov	r3, r1
 8003e5e:	4611      	mov	r1, r2
 8003e60:	4b38      	ldr	r3, [pc, #224]	@ (8003f44 <UART_SetConfig+0x4e4>)
 8003e62:	fba3 2301 	umull	r2, r3, r3, r1
 8003e66:	095b      	lsrs	r3, r3, #5
 8003e68:	2264      	movs	r2, #100	@ 0x64
 8003e6a:	fb02 f303 	mul.w	r3, r2, r3
 8003e6e:	1acb      	subs	r3, r1, r3
 8003e70:	011b      	lsls	r3, r3, #4
 8003e72:	3332      	adds	r3, #50	@ 0x32
 8003e74:	4a33      	ldr	r2, [pc, #204]	@ (8003f44 <UART_SetConfig+0x4e4>)
 8003e76:	fba2 2303 	umull	r2, r3, r2, r3
 8003e7a:	095b      	lsrs	r3, r3, #5
 8003e7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e80:	441c      	add	r4, r3
 8003e82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003e86:	2200      	movs	r2, #0
 8003e88:	673b      	str	r3, [r7, #112]	@ 0x70
 8003e8a:	677a      	str	r2, [r7, #116]	@ 0x74
 8003e8c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003e90:	4642      	mov	r2, r8
 8003e92:	464b      	mov	r3, r9
 8003e94:	1891      	adds	r1, r2, r2
 8003e96:	60b9      	str	r1, [r7, #8]
 8003e98:	415b      	adcs	r3, r3
 8003e9a:	60fb      	str	r3, [r7, #12]
 8003e9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ea0:	4641      	mov	r1, r8
 8003ea2:	1851      	adds	r1, r2, r1
 8003ea4:	6039      	str	r1, [r7, #0]
 8003ea6:	4649      	mov	r1, r9
 8003ea8:	414b      	adcs	r3, r1
 8003eaa:	607b      	str	r3, [r7, #4]
 8003eac:	f04f 0200 	mov.w	r2, #0
 8003eb0:	f04f 0300 	mov.w	r3, #0
 8003eb4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003eb8:	4659      	mov	r1, fp
 8003eba:	00cb      	lsls	r3, r1, #3
 8003ebc:	4651      	mov	r1, sl
 8003ebe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ec2:	4651      	mov	r1, sl
 8003ec4:	00ca      	lsls	r2, r1, #3
 8003ec6:	4610      	mov	r0, r2
 8003ec8:	4619      	mov	r1, r3
 8003eca:	4603      	mov	r3, r0
 8003ecc:	4642      	mov	r2, r8
 8003ece:	189b      	adds	r3, r3, r2
 8003ed0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003ed2:	464b      	mov	r3, r9
 8003ed4:	460a      	mov	r2, r1
 8003ed6:	eb42 0303 	adc.w	r3, r2, r3
 8003eda:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003ee0:	685b      	ldr	r3, [r3, #4]
 8003ee2:	2200      	movs	r2, #0
 8003ee4:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ee6:	667a      	str	r2, [r7, #100]	@ 0x64
 8003ee8:	f04f 0200 	mov.w	r2, #0
 8003eec:	f04f 0300 	mov.w	r3, #0
 8003ef0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003ef4:	4649      	mov	r1, r9
 8003ef6:	008b      	lsls	r3, r1, #2
 8003ef8:	4641      	mov	r1, r8
 8003efa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003efe:	4641      	mov	r1, r8
 8003f00:	008a      	lsls	r2, r1, #2
 8003f02:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003f06:	f7fc f9bb 	bl	8000280 <__aeabi_uldivmod>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	460b      	mov	r3, r1
 8003f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8003f44 <UART_SetConfig+0x4e4>)
 8003f10:	fba3 1302 	umull	r1, r3, r3, r2
 8003f14:	095b      	lsrs	r3, r3, #5
 8003f16:	2164      	movs	r1, #100	@ 0x64
 8003f18:	fb01 f303 	mul.w	r3, r1, r3
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	011b      	lsls	r3, r3, #4
 8003f20:	3332      	adds	r3, #50	@ 0x32
 8003f22:	4a08      	ldr	r2, [pc, #32]	@ (8003f44 <UART_SetConfig+0x4e4>)
 8003f24:	fba2 2303 	umull	r2, r3, r2, r3
 8003f28:	095b      	lsrs	r3, r3, #5
 8003f2a:	f003 020f 	and.w	r2, r3, #15
 8003f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	4422      	add	r2, r4
 8003f36:	609a      	str	r2, [r3, #8]
}
 8003f38:	bf00      	nop
 8003f3a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003f3e:	46bd      	mov	sp, r7
 8003f40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f44:	51eb851f 	.word	0x51eb851f

08003f48 <std>:
 8003f48:	2300      	movs	r3, #0
 8003f4a:	b510      	push	{r4, lr}
 8003f4c:	4604      	mov	r4, r0
 8003f4e:	e9c0 3300 	strd	r3, r3, [r0]
 8003f52:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003f56:	6083      	str	r3, [r0, #8]
 8003f58:	8181      	strh	r1, [r0, #12]
 8003f5a:	6643      	str	r3, [r0, #100]	@ 0x64
 8003f5c:	81c2      	strh	r2, [r0, #14]
 8003f5e:	6183      	str	r3, [r0, #24]
 8003f60:	4619      	mov	r1, r3
 8003f62:	2208      	movs	r2, #8
 8003f64:	305c      	adds	r0, #92	@ 0x5c
 8003f66:	f000 fa1b 	bl	80043a0 <memset>
 8003f6a:	4b0d      	ldr	r3, [pc, #52]	@ (8003fa0 <std+0x58>)
 8003f6c:	6263      	str	r3, [r4, #36]	@ 0x24
 8003f6e:	4b0d      	ldr	r3, [pc, #52]	@ (8003fa4 <std+0x5c>)
 8003f70:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003f72:	4b0d      	ldr	r3, [pc, #52]	@ (8003fa8 <std+0x60>)
 8003f74:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003f76:	4b0d      	ldr	r3, [pc, #52]	@ (8003fac <std+0x64>)
 8003f78:	6323      	str	r3, [r4, #48]	@ 0x30
 8003f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8003fb0 <std+0x68>)
 8003f7c:	6224      	str	r4, [r4, #32]
 8003f7e:	429c      	cmp	r4, r3
 8003f80:	d006      	beq.n	8003f90 <std+0x48>
 8003f82:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003f86:	4294      	cmp	r4, r2
 8003f88:	d002      	beq.n	8003f90 <std+0x48>
 8003f8a:	33d0      	adds	r3, #208	@ 0xd0
 8003f8c:	429c      	cmp	r4, r3
 8003f8e:	d105      	bne.n	8003f9c <std+0x54>
 8003f90:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003f94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f98:	f000 ba7a 	b.w	8004490 <__retarget_lock_init_recursive>
 8003f9c:	bd10      	pop	{r4, pc}
 8003f9e:	bf00      	nop
 8003fa0:	080041f1 	.word	0x080041f1
 8003fa4:	08004213 	.word	0x08004213
 8003fa8:	0800424b 	.word	0x0800424b
 8003fac:	0800426f 	.word	0x0800426f
 8003fb0:	20000178 	.word	0x20000178

08003fb4 <stdio_exit_handler>:
 8003fb4:	4a02      	ldr	r2, [pc, #8]	@ (8003fc0 <stdio_exit_handler+0xc>)
 8003fb6:	4903      	ldr	r1, [pc, #12]	@ (8003fc4 <stdio_exit_handler+0x10>)
 8003fb8:	4803      	ldr	r0, [pc, #12]	@ (8003fc8 <stdio_exit_handler+0x14>)
 8003fba:	f000 b869 	b.w	8004090 <_fwalk_sglue>
 8003fbe:	bf00      	nop
 8003fc0:	2000000c 	.word	0x2000000c
 8003fc4:	08004fdd 	.word	0x08004fdd
 8003fc8:	2000001c 	.word	0x2000001c

08003fcc <cleanup_stdio>:
 8003fcc:	6841      	ldr	r1, [r0, #4]
 8003fce:	4b0c      	ldr	r3, [pc, #48]	@ (8004000 <cleanup_stdio+0x34>)
 8003fd0:	4299      	cmp	r1, r3
 8003fd2:	b510      	push	{r4, lr}
 8003fd4:	4604      	mov	r4, r0
 8003fd6:	d001      	beq.n	8003fdc <cleanup_stdio+0x10>
 8003fd8:	f001 f800 	bl	8004fdc <_fflush_r>
 8003fdc:	68a1      	ldr	r1, [r4, #8]
 8003fde:	4b09      	ldr	r3, [pc, #36]	@ (8004004 <cleanup_stdio+0x38>)
 8003fe0:	4299      	cmp	r1, r3
 8003fe2:	d002      	beq.n	8003fea <cleanup_stdio+0x1e>
 8003fe4:	4620      	mov	r0, r4
 8003fe6:	f000 fff9 	bl	8004fdc <_fflush_r>
 8003fea:	68e1      	ldr	r1, [r4, #12]
 8003fec:	4b06      	ldr	r3, [pc, #24]	@ (8004008 <cleanup_stdio+0x3c>)
 8003fee:	4299      	cmp	r1, r3
 8003ff0:	d004      	beq.n	8003ffc <cleanup_stdio+0x30>
 8003ff2:	4620      	mov	r0, r4
 8003ff4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ff8:	f000 bff0 	b.w	8004fdc <_fflush_r>
 8003ffc:	bd10      	pop	{r4, pc}
 8003ffe:	bf00      	nop
 8004000:	20000178 	.word	0x20000178
 8004004:	200001e0 	.word	0x200001e0
 8004008:	20000248 	.word	0x20000248

0800400c <global_stdio_init.part.0>:
 800400c:	b510      	push	{r4, lr}
 800400e:	4b0b      	ldr	r3, [pc, #44]	@ (800403c <global_stdio_init.part.0+0x30>)
 8004010:	4c0b      	ldr	r4, [pc, #44]	@ (8004040 <global_stdio_init.part.0+0x34>)
 8004012:	4a0c      	ldr	r2, [pc, #48]	@ (8004044 <global_stdio_init.part.0+0x38>)
 8004014:	601a      	str	r2, [r3, #0]
 8004016:	4620      	mov	r0, r4
 8004018:	2200      	movs	r2, #0
 800401a:	2104      	movs	r1, #4
 800401c:	f7ff ff94 	bl	8003f48 <std>
 8004020:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004024:	2201      	movs	r2, #1
 8004026:	2109      	movs	r1, #9
 8004028:	f7ff ff8e 	bl	8003f48 <std>
 800402c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004030:	2202      	movs	r2, #2
 8004032:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004036:	2112      	movs	r1, #18
 8004038:	f7ff bf86 	b.w	8003f48 <std>
 800403c:	200002b0 	.word	0x200002b0
 8004040:	20000178 	.word	0x20000178
 8004044:	08003fb5 	.word	0x08003fb5

08004048 <__sfp_lock_acquire>:
 8004048:	4801      	ldr	r0, [pc, #4]	@ (8004050 <__sfp_lock_acquire+0x8>)
 800404a:	f000 ba22 	b.w	8004492 <__retarget_lock_acquire_recursive>
 800404e:	bf00      	nop
 8004050:	200002b9 	.word	0x200002b9

08004054 <__sfp_lock_release>:
 8004054:	4801      	ldr	r0, [pc, #4]	@ (800405c <__sfp_lock_release+0x8>)
 8004056:	f000 ba1d 	b.w	8004494 <__retarget_lock_release_recursive>
 800405a:	bf00      	nop
 800405c:	200002b9 	.word	0x200002b9

08004060 <__sinit>:
 8004060:	b510      	push	{r4, lr}
 8004062:	4604      	mov	r4, r0
 8004064:	f7ff fff0 	bl	8004048 <__sfp_lock_acquire>
 8004068:	6a23      	ldr	r3, [r4, #32]
 800406a:	b11b      	cbz	r3, 8004074 <__sinit+0x14>
 800406c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004070:	f7ff bff0 	b.w	8004054 <__sfp_lock_release>
 8004074:	4b04      	ldr	r3, [pc, #16]	@ (8004088 <__sinit+0x28>)
 8004076:	6223      	str	r3, [r4, #32]
 8004078:	4b04      	ldr	r3, [pc, #16]	@ (800408c <__sinit+0x2c>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d1f5      	bne.n	800406c <__sinit+0xc>
 8004080:	f7ff ffc4 	bl	800400c <global_stdio_init.part.0>
 8004084:	e7f2      	b.n	800406c <__sinit+0xc>
 8004086:	bf00      	nop
 8004088:	08003fcd 	.word	0x08003fcd
 800408c:	200002b0 	.word	0x200002b0

08004090 <_fwalk_sglue>:
 8004090:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004094:	4607      	mov	r7, r0
 8004096:	4688      	mov	r8, r1
 8004098:	4614      	mov	r4, r2
 800409a:	2600      	movs	r6, #0
 800409c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80040a0:	f1b9 0901 	subs.w	r9, r9, #1
 80040a4:	d505      	bpl.n	80040b2 <_fwalk_sglue+0x22>
 80040a6:	6824      	ldr	r4, [r4, #0]
 80040a8:	2c00      	cmp	r4, #0
 80040aa:	d1f7      	bne.n	800409c <_fwalk_sglue+0xc>
 80040ac:	4630      	mov	r0, r6
 80040ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80040b2:	89ab      	ldrh	r3, [r5, #12]
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d907      	bls.n	80040c8 <_fwalk_sglue+0x38>
 80040b8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80040bc:	3301      	adds	r3, #1
 80040be:	d003      	beq.n	80040c8 <_fwalk_sglue+0x38>
 80040c0:	4629      	mov	r1, r5
 80040c2:	4638      	mov	r0, r7
 80040c4:	47c0      	blx	r8
 80040c6:	4306      	orrs	r6, r0
 80040c8:	3568      	adds	r5, #104	@ 0x68
 80040ca:	e7e9      	b.n	80040a0 <_fwalk_sglue+0x10>

080040cc <iprintf>:
 80040cc:	b40f      	push	{r0, r1, r2, r3}
 80040ce:	b507      	push	{r0, r1, r2, lr}
 80040d0:	4906      	ldr	r1, [pc, #24]	@ (80040ec <iprintf+0x20>)
 80040d2:	ab04      	add	r3, sp, #16
 80040d4:	6808      	ldr	r0, [r1, #0]
 80040d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80040da:	6881      	ldr	r1, [r0, #8]
 80040dc:	9301      	str	r3, [sp, #4]
 80040de:	f000 fc55 	bl	800498c <_vfiprintf_r>
 80040e2:	b003      	add	sp, #12
 80040e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80040e8:	b004      	add	sp, #16
 80040ea:	4770      	bx	lr
 80040ec:	20000018 	.word	0x20000018

080040f0 <_puts_r>:
 80040f0:	6a03      	ldr	r3, [r0, #32]
 80040f2:	b570      	push	{r4, r5, r6, lr}
 80040f4:	6884      	ldr	r4, [r0, #8]
 80040f6:	4605      	mov	r5, r0
 80040f8:	460e      	mov	r6, r1
 80040fa:	b90b      	cbnz	r3, 8004100 <_puts_r+0x10>
 80040fc:	f7ff ffb0 	bl	8004060 <__sinit>
 8004100:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004102:	07db      	lsls	r3, r3, #31
 8004104:	d405      	bmi.n	8004112 <_puts_r+0x22>
 8004106:	89a3      	ldrh	r3, [r4, #12]
 8004108:	0598      	lsls	r0, r3, #22
 800410a:	d402      	bmi.n	8004112 <_puts_r+0x22>
 800410c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800410e:	f000 f9c0 	bl	8004492 <__retarget_lock_acquire_recursive>
 8004112:	89a3      	ldrh	r3, [r4, #12]
 8004114:	0719      	lsls	r1, r3, #28
 8004116:	d502      	bpl.n	800411e <_puts_r+0x2e>
 8004118:	6923      	ldr	r3, [r4, #16]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d135      	bne.n	800418a <_puts_r+0x9a>
 800411e:	4621      	mov	r1, r4
 8004120:	4628      	mov	r0, r5
 8004122:	f000 f8e7 	bl	80042f4 <__swsetup_r>
 8004126:	b380      	cbz	r0, 800418a <_puts_r+0x9a>
 8004128:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800412c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800412e:	07da      	lsls	r2, r3, #31
 8004130:	d405      	bmi.n	800413e <_puts_r+0x4e>
 8004132:	89a3      	ldrh	r3, [r4, #12]
 8004134:	059b      	lsls	r3, r3, #22
 8004136:	d402      	bmi.n	800413e <_puts_r+0x4e>
 8004138:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800413a:	f000 f9ab 	bl	8004494 <__retarget_lock_release_recursive>
 800413e:	4628      	mov	r0, r5
 8004140:	bd70      	pop	{r4, r5, r6, pc}
 8004142:	2b00      	cmp	r3, #0
 8004144:	da04      	bge.n	8004150 <_puts_r+0x60>
 8004146:	69a2      	ldr	r2, [r4, #24]
 8004148:	429a      	cmp	r2, r3
 800414a:	dc17      	bgt.n	800417c <_puts_r+0x8c>
 800414c:	290a      	cmp	r1, #10
 800414e:	d015      	beq.n	800417c <_puts_r+0x8c>
 8004150:	6823      	ldr	r3, [r4, #0]
 8004152:	1c5a      	adds	r2, r3, #1
 8004154:	6022      	str	r2, [r4, #0]
 8004156:	7019      	strb	r1, [r3, #0]
 8004158:	68a3      	ldr	r3, [r4, #8]
 800415a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800415e:	3b01      	subs	r3, #1
 8004160:	60a3      	str	r3, [r4, #8]
 8004162:	2900      	cmp	r1, #0
 8004164:	d1ed      	bne.n	8004142 <_puts_r+0x52>
 8004166:	2b00      	cmp	r3, #0
 8004168:	da11      	bge.n	800418e <_puts_r+0x9e>
 800416a:	4622      	mov	r2, r4
 800416c:	210a      	movs	r1, #10
 800416e:	4628      	mov	r0, r5
 8004170:	f000 f881 	bl	8004276 <__swbuf_r>
 8004174:	3001      	adds	r0, #1
 8004176:	d0d7      	beq.n	8004128 <_puts_r+0x38>
 8004178:	250a      	movs	r5, #10
 800417a:	e7d7      	b.n	800412c <_puts_r+0x3c>
 800417c:	4622      	mov	r2, r4
 800417e:	4628      	mov	r0, r5
 8004180:	f000 f879 	bl	8004276 <__swbuf_r>
 8004184:	3001      	adds	r0, #1
 8004186:	d1e7      	bne.n	8004158 <_puts_r+0x68>
 8004188:	e7ce      	b.n	8004128 <_puts_r+0x38>
 800418a:	3e01      	subs	r6, #1
 800418c:	e7e4      	b.n	8004158 <_puts_r+0x68>
 800418e:	6823      	ldr	r3, [r4, #0]
 8004190:	1c5a      	adds	r2, r3, #1
 8004192:	6022      	str	r2, [r4, #0]
 8004194:	220a      	movs	r2, #10
 8004196:	701a      	strb	r2, [r3, #0]
 8004198:	e7ee      	b.n	8004178 <_puts_r+0x88>
	...

0800419c <puts>:
 800419c:	4b02      	ldr	r3, [pc, #8]	@ (80041a8 <puts+0xc>)
 800419e:	4601      	mov	r1, r0
 80041a0:	6818      	ldr	r0, [r3, #0]
 80041a2:	f7ff bfa5 	b.w	80040f0 <_puts_r>
 80041a6:	bf00      	nop
 80041a8:	20000018 	.word	0x20000018

080041ac <siprintf>:
 80041ac:	b40e      	push	{r1, r2, r3}
 80041ae:	b510      	push	{r4, lr}
 80041b0:	b09d      	sub	sp, #116	@ 0x74
 80041b2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80041b4:	9002      	str	r0, [sp, #8]
 80041b6:	9006      	str	r0, [sp, #24]
 80041b8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80041bc:	480a      	ldr	r0, [pc, #40]	@ (80041e8 <siprintf+0x3c>)
 80041be:	9107      	str	r1, [sp, #28]
 80041c0:	9104      	str	r1, [sp, #16]
 80041c2:	490a      	ldr	r1, [pc, #40]	@ (80041ec <siprintf+0x40>)
 80041c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80041c8:	9105      	str	r1, [sp, #20]
 80041ca:	2400      	movs	r4, #0
 80041cc:	a902      	add	r1, sp, #8
 80041ce:	6800      	ldr	r0, [r0, #0]
 80041d0:	9301      	str	r3, [sp, #4]
 80041d2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80041d4:	f000 fab4 	bl	8004740 <_svfiprintf_r>
 80041d8:	9b02      	ldr	r3, [sp, #8]
 80041da:	701c      	strb	r4, [r3, #0]
 80041dc:	b01d      	add	sp, #116	@ 0x74
 80041de:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041e2:	b003      	add	sp, #12
 80041e4:	4770      	bx	lr
 80041e6:	bf00      	nop
 80041e8:	20000018 	.word	0x20000018
 80041ec:	ffff0208 	.word	0xffff0208

080041f0 <__sread>:
 80041f0:	b510      	push	{r4, lr}
 80041f2:	460c      	mov	r4, r1
 80041f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041f8:	f000 f8fc 	bl	80043f4 <_read_r>
 80041fc:	2800      	cmp	r0, #0
 80041fe:	bfab      	itete	ge
 8004200:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004202:	89a3      	ldrhlt	r3, [r4, #12]
 8004204:	181b      	addge	r3, r3, r0
 8004206:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800420a:	bfac      	ite	ge
 800420c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800420e:	81a3      	strhlt	r3, [r4, #12]
 8004210:	bd10      	pop	{r4, pc}

08004212 <__swrite>:
 8004212:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004216:	461f      	mov	r7, r3
 8004218:	898b      	ldrh	r3, [r1, #12]
 800421a:	05db      	lsls	r3, r3, #23
 800421c:	4605      	mov	r5, r0
 800421e:	460c      	mov	r4, r1
 8004220:	4616      	mov	r6, r2
 8004222:	d505      	bpl.n	8004230 <__swrite+0x1e>
 8004224:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004228:	2302      	movs	r3, #2
 800422a:	2200      	movs	r2, #0
 800422c:	f000 f8d0 	bl	80043d0 <_lseek_r>
 8004230:	89a3      	ldrh	r3, [r4, #12]
 8004232:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004236:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800423a:	81a3      	strh	r3, [r4, #12]
 800423c:	4632      	mov	r2, r6
 800423e:	463b      	mov	r3, r7
 8004240:	4628      	mov	r0, r5
 8004242:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004246:	f000 b8e7 	b.w	8004418 <_write_r>

0800424a <__sseek>:
 800424a:	b510      	push	{r4, lr}
 800424c:	460c      	mov	r4, r1
 800424e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004252:	f000 f8bd 	bl	80043d0 <_lseek_r>
 8004256:	1c43      	adds	r3, r0, #1
 8004258:	89a3      	ldrh	r3, [r4, #12]
 800425a:	bf15      	itete	ne
 800425c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800425e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004262:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004266:	81a3      	strheq	r3, [r4, #12]
 8004268:	bf18      	it	ne
 800426a:	81a3      	strhne	r3, [r4, #12]
 800426c:	bd10      	pop	{r4, pc}

0800426e <__sclose>:
 800426e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004272:	f000 b89d 	b.w	80043b0 <_close_r>

08004276 <__swbuf_r>:
 8004276:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004278:	460e      	mov	r6, r1
 800427a:	4614      	mov	r4, r2
 800427c:	4605      	mov	r5, r0
 800427e:	b118      	cbz	r0, 8004288 <__swbuf_r+0x12>
 8004280:	6a03      	ldr	r3, [r0, #32]
 8004282:	b90b      	cbnz	r3, 8004288 <__swbuf_r+0x12>
 8004284:	f7ff feec 	bl	8004060 <__sinit>
 8004288:	69a3      	ldr	r3, [r4, #24]
 800428a:	60a3      	str	r3, [r4, #8]
 800428c:	89a3      	ldrh	r3, [r4, #12]
 800428e:	071a      	lsls	r2, r3, #28
 8004290:	d501      	bpl.n	8004296 <__swbuf_r+0x20>
 8004292:	6923      	ldr	r3, [r4, #16]
 8004294:	b943      	cbnz	r3, 80042a8 <__swbuf_r+0x32>
 8004296:	4621      	mov	r1, r4
 8004298:	4628      	mov	r0, r5
 800429a:	f000 f82b 	bl	80042f4 <__swsetup_r>
 800429e:	b118      	cbz	r0, 80042a8 <__swbuf_r+0x32>
 80042a0:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80042a4:	4638      	mov	r0, r7
 80042a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80042a8:	6823      	ldr	r3, [r4, #0]
 80042aa:	6922      	ldr	r2, [r4, #16]
 80042ac:	1a98      	subs	r0, r3, r2
 80042ae:	6963      	ldr	r3, [r4, #20]
 80042b0:	b2f6      	uxtb	r6, r6
 80042b2:	4283      	cmp	r3, r0
 80042b4:	4637      	mov	r7, r6
 80042b6:	dc05      	bgt.n	80042c4 <__swbuf_r+0x4e>
 80042b8:	4621      	mov	r1, r4
 80042ba:	4628      	mov	r0, r5
 80042bc:	f000 fe8e 	bl	8004fdc <_fflush_r>
 80042c0:	2800      	cmp	r0, #0
 80042c2:	d1ed      	bne.n	80042a0 <__swbuf_r+0x2a>
 80042c4:	68a3      	ldr	r3, [r4, #8]
 80042c6:	3b01      	subs	r3, #1
 80042c8:	60a3      	str	r3, [r4, #8]
 80042ca:	6823      	ldr	r3, [r4, #0]
 80042cc:	1c5a      	adds	r2, r3, #1
 80042ce:	6022      	str	r2, [r4, #0]
 80042d0:	701e      	strb	r6, [r3, #0]
 80042d2:	6962      	ldr	r2, [r4, #20]
 80042d4:	1c43      	adds	r3, r0, #1
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d004      	beq.n	80042e4 <__swbuf_r+0x6e>
 80042da:	89a3      	ldrh	r3, [r4, #12]
 80042dc:	07db      	lsls	r3, r3, #31
 80042de:	d5e1      	bpl.n	80042a4 <__swbuf_r+0x2e>
 80042e0:	2e0a      	cmp	r6, #10
 80042e2:	d1df      	bne.n	80042a4 <__swbuf_r+0x2e>
 80042e4:	4621      	mov	r1, r4
 80042e6:	4628      	mov	r0, r5
 80042e8:	f000 fe78 	bl	8004fdc <_fflush_r>
 80042ec:	2800      	cmp	r0, #0
 80042ee:	d0d9      	beq.n	80042a4 <__swbuf_r+0x2e>
 80042f0:	e7d6      	b.n	80042a0 <__swbuf_r+0x2a>
	...

080042f4 <__swsetup_r>:
 80042f4:	b538      	push	{r3, r4, r5, lr}
 80042f6:	4b29      	ldr	r3, [pc, #164]	@ (800439c <__swsetup_r+0xa8>)
 80042f8:	4605      	mov	r5, r0
 80042fa:	6818      	ldr	r0, [r3, #0]
 80042fc:	460c      	mov	r4, r1
 80042fe:	b118      	cbz	r0, 8004308 <__swsetup_r+0x14>
 8004300:	6a03      	ldr	r3, [r0, #32]
 8004302:	b90b      	cbnz	r3, 8004308 <__swsetup_r+0x14>
 8004304:	f7ff feac 	bl	8004060 <__sinit>
 8004308:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800430c:	0719      	lsls	r1, r3, #28
 800430e:	d422      	bmi.n	8004356 <__swsetup_r+0x62>
 8004310:	06da      	lsls	r2, r3, #27
 8004312:	d407      	bmi.n	8004324 <__swsetup_r+0x30>
 8004314:	2209      	movs	r2, #9
 8004316:	602a      	str	r2, [r5, #0]
 8004318:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800431c:	81a3      	strh	r3, [r4, #12]
 800431e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004322:	e033      	b.n	800438c <__swsetup_r+0x98>
 8004324:	0758      	lsls	r0, r3, #29
 8004326:	d512      	bpl.n	800434e <__swsetup_r+0x5a>
 8004328:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800432a:	b141      	cbz	r1, 800433e <__swsetup_r+0x4a>
 800432c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004330:	4299      	cmp	r1, r3
 8004332:	d002      	beq.n	800433a <__swsetup_r+0x46>
 8004334:	4628      	mov	r0, r5
 8004336:	f000 f8af 	bl	8004498 <_free_r>
 800433a:	2300      	movs	r3, #0
 800433c:	6363      	str	r3, [r4, #52]	@ 0x34
 800433e:	89a3      	ldrh	r3, [r4, #12]
 8004340:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004344:	81a3      	strh	r3, [r4, #12]
 8004346:	2300      	movs	r3, #0
 8004348:	6063      	str	r3, [r4, #4]
 800434a:	6923      	ldr	r3, [r4, #16]
 800434c:	6023      	str	r3, [r4, #0]
 800434e:	89a3      	ldrh	r3, [r4, #12]
 8004350:	f043 0308 	orr.w	r3, r3, #8
 8004354:	81a3      	strh	r3, [r4, #12]
 8004356:	6923      	ldr	r3, [r4, #16]
 8004358:	b94b      	cbnz	r3, 800436e <__swsetup_r+0x7a>
 800435a:	89a3      	ldrh	r3, [r4, #12]
 800435c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004360:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004364:	d003      	beq.n	800436e <__swsetup_r+0x7a>
 8004366:	4621      	mov	r1, r4
 8004368:	4628      	mov	r0, r5
 800436a:	f000 fe85 	bl	8005078 <__smakebuf_r>
 800436e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004372:	f013 0201 	ands.w	r2, r3, #1
 8004376:	d00a      	beq.n	800438e <__swsetup_r+0x9a>
 8004378:	2200      	movs	r2, #0
 800437a:	60a2      	str	r2, [r4, #8]
 800437c:	6962      	ldr	r2, [r4, #20]
 800437e:	4252      	negs	r2, r2
 8004380:	61a2      	str	r2, [r4, #24]
 8004382:	6922      	ldr	r2, [r4, #16]
 8004384:	b942      	cbnz	r2, 8004398 <__swsetup_r+0xa4>
 8004386:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800438a:	d1c5      	bne.n	8004318 <__swsetup_r+0x24>
 800438c:	bd38      	pop	{r3, r4, r5, pc}
 800438e:	0799      	lsls	r1, r3, #30
 8004390:	bf58      	it	pl
 8004392:	6962      	ldrpl	r2, [r4, #20]
 8004394:	60a2      	str	r2, [r4, #8]
 8004396:	e7f4      	b.n	8004382 <__swsetup_r+0x8e>
 8004398:	2000      	movs	r0, #0
 800439a:	e7f7      	b.n	800438c <__swsetup_r+0x98>
 800439c:	20000018 	.word	0x20000018

080043a0 <memset>:
 80043a0:	4402      	add	r2, r0
 80043a2:	4603      	mov	r3, r0
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d100      	bne.n	80043aa <memset+0xa>
 80043a8:	4770      	bx	lr
 80043aa:	f803 1b01 	strb.w	r1, [r3], #1
 80043ae:	e7f9      	b.n	80043a4 <memset+0x4>

080043b0 <_close_r>:
 80043b0:	b538      	push	{r3, r4, r5, lr}
 80043b2:	4d06      	ldr	r5, [pc, #24]	@ (80043cc <_close_r+0x1c>)
 80043b4:	2300      	movs	r3, #0
 80043b6:	4604      	mov	r4, r0
 80043b8:	4608      	mov	r0, r1
 80043ba:	602b      	str	r3, [r5, #0]
 80043bc:	f7fc fdc7 	bl	8000f4e <_close>
 80043c0:	1c43      	adds	r3, r0, #1
 80043c2:	d102      	bne.n	80043ca <_close_r+0x1a>
 80043c4:	682b      	ldr	r3, [r5, #0]
 80043c6:	b103      	cbz	r3, 80043ca <_close_r+0x1a>
 80043c8:	6023      	str	r3, [r4, #0]
 80043ca:	bd38      	pop	{r3, r4, r5, pc}
 80043cc:	200002b4 	.word	0x200002b4

080043d0 <_lseek_r>:
 80043d0:	b538      	push	{r3, r4, r5, lr}
 80043d2:	4d07      	ldr	r5, [pc, #28]	@ (80043f0 <_lseek_r+0x20>)
 80043d4:	4604      	mov	r4, r0
 80043d6:	4608      	mov	r0, r1
 80043d8:	4611      	mov	r1, r2
 80043da:	2200      	movs	r2, #0
 80043dc:	602a      	str	r2, [r5, #0]
 80043de:	461a      	mov	r2, r3
 80043e0:	f7fc fddc 	bl	8000f9c <_lseek>
 80043e4:	1c43      	adds	r3, r0, #1
 80043e6:	d102      	bne.n	80043ee <_lseek_r+0x1e>
 80043e8:	682b      	ldr	r3, [r5, #0]
 80043ea:	b103      	cbz	r3, 80043ee <_lseek_r+0x1e>
 80043ec:	6023      	str	r3, [r4, #0]
 80043ee:	bd38      	pop	{r3, r4, r5, pc}
 80043f0:	200002b4 	.word	0x200002b4

080043f4 <_read_r>:
 80043f4:	b538      	push	{r3, r4, r5, lr}
 80043f6:	4d07      	ldr	r5, [pc, #28]	@ (8004414 <_read_r+0x20>)
 80043f8:	4604      	mov	r4, r0
 80043fa:	4608      	mov	r0, r1
 80043fc:	4611      	mov	r1, r2
 80043fe:	2200      	movs	r2, #0
 8004400:	602a      	str	r2, [r5, #0]
 8004402:	461a      	mov	r2, r3
 8004404:	f7fc fd86 	bl	8000f14 <_read>
 8004408:	1c43      	adds	r3, r0, #1
 800440a:	d102      	bne.n	8004412 <_read_r+0x1e>
 800440c:	682b      	ldr	r3, [r5, #0]
 800440e:	b103      	cbz	r3, 8004412 <_read_r+0x1e>
 8004410:	6023      	str	r3, [r4, #0]
 8004412:	bd38      	pop	{r3, r4, r5, pc}
 8004414:	200002b4 	.word	0x200002b4

08004418 <_write_r>:
 8004418:	b538      	push	{r3, r4, r5, lr}
 800441a:	4d07      	ldr	r5, [pc, #28]	@ (8004438 <_write_r+0x20>)
 800441c:	4604      	mov	r4, r0
 800441e:	4608      	mov	r0, r1
 8004420:	4611      	mov	r1, r2
 8004422:	2200      	movs	r2, #0
 8004424:	602a      	str	r2, [r5, #0]
 8004426:	461a      	mov	r2, r3
 8004428:	f7fc fc2e 	bl	8000c88 <_write>
 800442c:	1c43      	adds	r3, r0, #1
 800442e:	d102      	bne.n	8004436 <_write_r+0x1e>
 8004430:	682b      	ldr	r3, [r5, #0]
 8004432:	b103      	cbz	r3, 8004436 <_write_r+0x1e>
 8004434:	6023      	str	r3, [r4, #0]
 8004436:	bd38      	pop	{r3, r4, r5, pc}
 8004438:	200002b4 	.word	0x200002b4

0800443c <__errno>:
 800443c:	4b01      	ldr	r3, [pc, #4]	@ (8004444 <__errno+0x8>)
 800443e:	6818      	ldr	r0, [r3, #0]
 8004440:	4770      	bx	lr
 8004442:	bf00      	nop
 8004444:	20000018 	.word	0x20000018

08004448 <__libc_init_array>:
 8004448:	b570      	push	{r4, r5, r6, lr}
 800444a:	4d0d      	ldr	r5, [pc, #52]	@ (8004480 <__libc_init_array+0x38>)
 800444c:	4c0d      	ldr	r4, [pc, #52]	@ (8004484 <__libc_init_array+0x3c>)
 800444e:	1b64      	subs	r4, r4, r5
 8004450:	10a4      	asrs	r4, r4, #2
 8004452:	2600      	movs	r6, #0
 8004454:	42a6      	cmp	r6, r4
 8004456:	d109      	bne.n	800446c <__libc_init_array+0x24>
 8004458:	4d0b      	ldr	r5, [pc, #44]	@ (8004488 <__libc_init_array+0x40>)
 800445a:	4c0c      	ldr	r4, [pc, #48]	@ (800448c <__libc_init_array+0x44>)
 800445c:	f000 fed8 	bl	8005210 <_init>
 8004460:	1b64      	subs	r4, r4, r5
 8004462:	10a4      	asrs	r4, r4, #2
 8004464:	2600      	movs	r6, #0
 8004466:	42a6      	cmp	r6, r4
 8004468:	d105      	bne.n	8004476 <__libc_init_array+0x2e>
 800446a:	bd70      	pop	{r4, r5, r6, pc}
 800446c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004470:	4798      	blx	r3
 8004472:	3601      	adds	r6, #1
 8004474:	e7ee      	b.n	8004454 <__libc_init_array+0xc>
 8004476:	f855 3b04 	ldr.w	r3, [r5], #4
 800447a:	4798      	blx	r3
 800447c:	3601      	adds	r6, #1
 800447e:	e7f2      	b.n	8004466 <__libc_init_array+0x1e>
 8004480:	0800531c 	.word	0x0800531c
 8004484:	0800531c 	.word	0x0800531c
 8004488:	0800531c 	.word	0x0800531c
 800448c:	08005320 	.word	0x08005320

08004490 <__retarget_lock_init_recursive>:
 8004490:	4770      	bx	lr

08004492 <__retarget_lock_acquire_recursive>:
 8004492:	4770      	bx	lr

08004494 <__retarget_lock_release_recursive>:
 8004494:	4770      	bx	lr
	...

08004498 <_free_r>:
 8004498:	b538      	push	{r3, r4, r5, lr}
 800449a:	4605      	mov	r5, r0
 800449c:	2900      	cmp	r1, #0
 800449e:	d041      	beq.n	8004524 <_free_r+0x8c>
 80044a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80044a4:	1f0c      	subs	r4, r1, #4
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	bfb8      	it	lt
 80044aa:	18e4      	addlt	r4, r4, r3
 80044ac:	f000 f8e0 	bl	8004670 <__malloc_lock>
 80044b0:	4a1d      	ldr	r2, [pc, #116]	@ (8004528 <_free_r+0x90>)
 80044b2:	6813      	ldr	r3, [r2, #0]
 80044b4:	b933      	cbnz	r3, 80044c4 <_free_r+0x2c>
 80044b6:	6063      	str	r3, [r4, #4]
 80044b8:	6014      	str	r4, [r2, #0]
 80044ba:	4628      	mov	r0, r5
 80044bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80044c0:	f000 b8dc 	b.w	800467c <__malloc_unlock>
 80044c4:	42a3      	cmp	r3, r4
 80044c6:	d908      	bls.n	80044da <_free_r+0x42>
 80044c8:	6820      	ldr	r0, [r4, #0]
 80044ca:	1821      	adds	r1, r4, r0
 80044cc:	428b      	cmp	r3, r1
 80044ce:	bf01      	itttt	eq
 80044d0:	6819      	ldreq	r1, [r3, #0]
 80044d2:	685b      	ldreq	r3, [r3, #4]
 80044d4:	1809      	addeq	r1, r1, r0
 80044d6:	6021      	streq	r1, [r4, #0]
 80044d8:	e7ed      	b.n	80044b6 <_free_r+0x1e>
 80044da:	461a      	mov	r2, r3
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	b10b      	cbz	r3, 80044e4 <_free_r+0x4c>
 80044e0:	42a3      	cmp	r3, r4
 80044e2:	d9fa      	bls.n	80044da <_free_r+0x42>
 80044e4:	6811      	ldr	r1, [r2, #0]
 80044e6:	1850      	adds	r0, r2, r1
 80044e8:	42a0      	cmp	r0, r4
 80044ea:	d10b      	bne.n	8004504 <_free_r+0x6c>
 80044ec:	6820      	ldr	r0, [r4, #0]
 80044ee:	4401      	add	r1, r0
 80044f0:	1850      	adds	r0, r2, r1
 80044f2:	4283      	cmp	r3, r0
 80044f4:	6011      	str	r1, [r2, #0]
 80044f6:	d1e0      	bne.n	80044ba <_free_r+0x22>
 80044f8:	6818      	ldr	r0, [r3, #0]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	6053      	str	r3, [r2, #4]
 80044fe:	4408      	add	r0, r1
 8004500:	6010      	str	r0, [r2, #0]
 8004502:	e7da      	b.n	80044ba <_free_r+0x22>
 8004504:	d902      	bls.n	800450c <_free_r+0x74>
 8004506:	230c      	movs	r3, #12
 8004508:	602b      	str	r3, [r5, #0]
 800450a:	e7d6      	b.n	80044ba <_free_r+0x22>
 800450c:	6820      	ldr	r0, [r4, #0]
 800450e:	1821      	adds	r1, r4, r0
 8004510:	428b      	cmp	r3, r1
 8004512:	bf04      	itt	eq
 8004514:	6819      	ldreq	r1, [r3, #0]
 8004516:	685b      	ldreq	r3, [r3, #4]
 8004518:	6063      	str	r3, [r4, #4]
 800451a:	bf04      	itt	eq
 800451c:	1809      	addeq	r1, r1, r0
 800451e:	6021      	streq	r1, [r4, #0]
 8004520:	6054      	str	r4, [r2, #4]
 8004522:	e7ca      	b.n	80044ba <_free_r+0x22>
 8004524:	bd38      	pop	{r3, r4, r5, pc}
 8004526:	bf00      	nop
 8004528:	200002c0 	.word	0x200002c0

0800452c <sbrk_aligned>:
 800452c:	b570      	push	{r4, r5, r6, lr}
 800452e:	4e0f      	ldr	r6, [pc, #60]	@ (800456c <sbrk_aligned+0x40>)
 8004530:	460c      	mov	r4, r1
 8004532:	6831      	ldr	r1, [r6, #0]
 8004534:	4605      	mov	r5, r0
 8004536:	b911      	cbnz	r1, 800453e <sbrk_aligned+0x12>
 8004538:	f000 fe16 	bl	8005168 <_sbrk_r>
 800453c:	6030      	str	r0, [r6, #0]
 800453e:	4621      	mov	r1, r4
 8004540:	4628      	mov	r0, r5
 8004542:	f000 fe11 	bl	8005168 <_sbrk_r>
 8004546:	1c43      	adds	r3, r0, #1
 8004548:	d103      	bne.n	8004552 <sbrk_aligned+0x26>
 800454a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800454e:	4620      	mov	r0, r4
 8004550:	bd70      	pop	{r4, r5, r6, pc}
 8004552:	1cc4      	adds	r4, r0, #3
 8004554:	f024 0403 	bic.w	r4, r4, #3
 8004558:	42a0      	cmp	r0, r4
 800455a:	d0f8      	beq.n	800454e <sbrk_aligned+0x22>
 800455c:	1a21      	subs	r1, r4, r0
 800455e:	4628      	mov	r0, r5
 8004560:	f000 fe02 	bl	8005168 <_sbrk_r>
 8004564:	3001      	adds	r0, #1
 8004566:	d1f2      	bne.n	800454e <sbrk_aligned+0x22>
 8004568:	e7ef      	b.n	800454a <sbrk_aligned+0x1e>
 800456a:	bf00      	nop
 800456c:	200002bc 	.word	0x200002bc

08004570 <_malloc_r>:
 8004570:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004574:	1ccd      	adds	r5, r1, #3
 8004576:	f025 0503 	bic.w	r5, r5, #3
 800457a:	3508      	adds	r5, #8
 800457c:	2d0c      	cmp	r5, #12
 800457e:	bf38      	it	cc
 8004580:	250c      	movcc	r5, #12
 8004582:	2d00      	cmp	r5, #0
 8004584:	4606      	mov	r6, r0
 8004586:	db01      	blt.n	800458c <_malloc_r+0x1c>
 8004588:	42a9      	cmp	r1, r5
 800458a:	d904      	bls.n	8004596 <_malloc_r+0x26>
 800458c:	230c      	movs	r3, #12
 800458e:	6033      	str	r3, [r6, #0]
 8004590:	2000      	movs	r0, #0
 8004592:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004596:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800466c <_malloc_r+0xfc>
 800459a:	f000 f869 	bl	8004670 <__malloc_lock>
 800459e:	f8d8 3000 	ldr.w	r3, [r8]
 80045a2:	461c      	mov	r4, r3
 80045a4:	bb44      	cbnz	r4, 80045f8 <_malloc_r+0x88>
 80045a6:	4629      	mov	r1, r5
 80045a8:	4630      	mov	r0, r6
 80045aa:	f7ff ffbf 	bl	800452c <sbrk_aligned>
 80045ae:	1c43      	adds	r3, r0, #1
 80045b0:	4604      	mov	r4, r0
 80045b2:	d158      	bne.n	8004666 <_malloc_r+0xf6>
 80045b4:	f8d8 4000 	ldr.w	r4, [r8]
 80045b8:	4627      	mov	r7, r4
 80045ba:	2f00      	cmp	r7, #0
 80045bc:	d143      	bne.n	8004646 <_malloc_r+0xd6>
 80045be:	2c00      	cmp	r4, #0
 80045c0:	d04b      	beq.n	800465a <_malloc_r+0xea>
 80045c2:	6823      	ldr	r3, [r4, #0]
 80045c4:	4639      	mov	r1, r7
 80045c6:	4630      	mov	r0, r6
 80045c8:	eb04 0903 	add.w	r9, r4, r3
 80045cc:	f000 fdcc 	bl	8005168 <_sbrk_r>
 80045d0:	4581      	cmp	r9, r0
 80045d2:	d142      	bne.n	800465a <_malloc_r+0xea>
 80045d4:	6821      	ldr	r1, [r4, #0]
 80045d6:	1a6d      	subs	r5, r5, r1
 80045d8:	4629      	mov	r1, r5
 80045da:	4630      	mov	r0, r6
 80045dc:	f7ff ffa6 	bl	800452c <sbrk_aligned>
 80045e0:	3001      	adds	r0, #1
 80045e2:	d03a      	beq.n	800465a <_malloc_r+0xea>
 80045e4:	6823      	ldr	r3, [r4, #0]
 80045e6:	442b      	add	r3, r5
 80045e8:	6023      	str	r3, [r4, #0]
 80045ea:	f8d8 3000 	ldr.w	r3, [r8]
 80045ee:	685a      	ldr	r2, [r3, #4]
 80045f0:	bb62      	cbnz	r2, 800464c <_malloc_r+0xdc>
 80045f2:	f8c8 7000 	str.w	r7, [r8]
 80045f6:	e00f      	b.n	8004618 <_malloc_r+0xa8>
 80045f8:	6822      	ldr	r2, [r4, #0]
 80045fa:	1b52      	subs	r2, r2, r5
 80045fc:	d420      	bmi.n	8004640 <_malloc_r+0xd0>
 80045fe:	2a0b      	cmp	r2, #11
 8004600:	d917      	bls.n	8004632 <_malloc_r+0xc2>
 8004602:	1961      	adds	r1, r4, r5
 8004604:	42a3      	cmp	r3, r4
 8004606:	6025      	str	r5, [r4, #0]
 8004608:	bf18      	it	ne
 800460a:	6059      	strne	r1, [r3, #4]
 800460c:	6863      	ldr	r3, [r4, #4]
 800460e:	bf08      	it	eq
 8004610:	f8c8 1000 	streq.w	r1, [r8]
 8004614:	5162      	str	r2, [r4, r5]
 8004616:	604b      	str	r3, [r1, #4]
 8004618:	4630      	mov	r0, r6
 800461a:	f000 f82f 	bl	800467c <__malloc_unlock>
 800461e:	f104 000b 	add.w	r0, r4, #11
 8004622:	1d23      	adds	r3, r4, #4
 8004624:	f020 0007 	bic.w	r0, r0, #7
 8004628:	1ac2      	subs	r2, r0, r3
 800462a:	bf1c      	itt	ne
 800462c:	1a1b      	subne	r3, r3, r0
 800462e:	50a3      	strne	r3, [r4, r2]
 8004630:	e7af      	b.n	8004592 <_malloc_r+0x22>
 8004632:	6862      	ldr	r2, [r4, #4]
 8004634:	42a3      	cmp	r3, r4
 8004636:	bf0c      	ite	eq
 8004638:	f8c8 2000 	streq.w	r2, [r8]
 800463c:	605a      	strne	r2, [r3, #4]
 800463e:	e7eb      	b.n	8004618 <_malloc_r+0xa8>
 8004640:	4623      	mov	r3, r4
 8004642:	6864      	ldr	r4, [r4, #4]
 8004644:	e7ae      	b.n	80045a4 <_malloc_r+0x34>
 8004646:	463c      	mov	r4, r7
 8004648:	687f      	ldr	r7, [r7, #4]
 800464a:	e7b6      	b.n	80045ba <_malloc_r+0x4a>
 800464c:	461a      	mov	r2, r3
 800464e:	685b      	ldr	r3, [r3, #4]
 8004650:	42a3      	cmp	r3, r4
 8004652:	d1fb      	bne.n	800464c <_malloc_r+0xdc>
 8004654:	2300      	movs	r3, #0
 8004656:	6053      	str	r3, [r2, #4]
 8004658:	e7de      	b.n	8004618 <_malloc_r+0xa8>
 800465a:	230c      	movs	r3, #12
 800465c:	6033      	str	r3, [r6, #0]
 800465e:	4630      	mov	r0, r6
 8004660:	f000 f80c 	bl	800467c <__malloc_unlock>
 8004664:	e794      	b.n	8004590 <_malloc_r+0x20>
 8004666:	6005      	str	r5, [r0, #0]
 8004668:	e7d6      	b.n	8004618 <_malloc_r+0xa8>
 800466a:	bf00      	nop
 800466c:	200002c0 	.word	0x200002c0

08004670 <__malloc_lock>:
 8004670:	4801      	ldr	r0, [pc, #4]	@ (8004678 <__malloc_lock+0x8>)
 8004672:	f7ff bf0e 	b.w	8004492 <__retarget_lock_acquire_recursive>
 8004676:	bf00      	nop
 8004678:	200002b8 	.word	0x200002b8

0800467c <__malloc_unlock>:
 800467c:	4801      	ldr	r0, [pc, #4]	@ (8004684 <__malloc_unlock+0x8>)
 800467e:	f7ff bf09 	b.w	8004494 <__retarget_lock_release_recursive>
 8004682:	bf00      	nop
 8004684:	200002b8 	.word	0x200002b8

08004688 <__ssputs_r>:
 8004688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800468c:	688e      	ldr	r6, [r1, #8]
 800468e:	461f      	mov	r7, r3
 8004690:	42be      	cmp	r6, r7
 8004692:	680b      	ldr	r3, [r1, #0]
 8004694:	4682      	mov	sl, r0
 8004696:	460c      	mov	r4, r1
 8004698:	4690      	mov	r8, r2
 800469a:	d82d      	bhi.n	80046f8 <__ssputs_r+0x70>
 800469c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80046a0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80046a4:	d026      	beq.n	80046f4 <__ssputs_r+0x6c>
 80046a6:	6965      	ldr	r5, [r4, #20]
 80046a8:	6909      	ldr	r1, [r1, #16]
 80046aa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80046ae:	eba3 0901 	sub.w	r9, r3, r1
 80046b2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80046b6:	1c7b      	adds	r3, r7, #1
 80046b8:	444b      	add	r3, r9
 80046ba:	106d      	asrs	r5, r5, #1
 80046bc:	429d      	cmp	r5, r3
 80046be:	bf38      	it	cc
 80046c0:	461d      	movcc	r5, r3
 80046c2:	0553      	lsls	r3, r2, #21
 80046c4:	d527      	bpl.n	8004716 <__ssputs_r+0x8e>
 80046c6:	4629      	mov	r1, r5
 80046c8:	f7ff ff52 	bl	8004570 <_malloc_r>
 80046cc:	4606      	mov	r6, r0
 80046ce:	b360      	cbz	r0, 800472a <__ssputs_r+0xa2>
 80046d0:	6921      	ldr	r1, [r4, #16]
 80046d2:	464a      	mov	r2, r9
 80046d4:	f000 fd58 	bl	8005188 <memcpy>
 80046d8:	89a3      	ldrh	r3, [r4, #12]
 80046da:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80046de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046e2:	81a3      	strh	r3, [r4, #12]
 80046e4:	6126      	str	r6, [r4, #16]
 80046e6:	6165      	str	r5, [r4, #20]
 80046e8:	444e      	add	r6, r9
 80046ea:	eba5 0509 	sub.w	r5, r5, r9
 80046ee:	6026      	str	r6, [r4, #0]
 80046f0:	60a5      	str	r5, [r4, #8]
 80046f2:	463e      	mov	r6, r7
 80046f4:	42be      	cmp	r6, r7
 80046f6:	d900      	bls.n	80046fa <__ssputs_r+0x72>
 80046f8:	463e      	mov	r6, r7
 80046fa:	6820      	ldr	r0, [r4, #0]
 80046fc:	4632      	mov	r2, r6
 80046fe:	4641      	mov	r1, r8
 8004700:	f000 fcf6 	bl	80050f0 <memmove>
 8004704:	68a3      	ldr	r3, [r4, #8]
 8004706:	1b9b      	subs	r3, r3, r6
 8004708:	60a3      	str	r3, [r4, #8]
 800470a:	6823      	ldr	r3, [r4, #0]
 800470c:	4433      	add	r3, r6
 800470e:	6023      	str	r3, [r4, #0]
 8004710:	2000      	movs	r0, #0
 8004712:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004716:	462a      	mov	r2, r5
 8004718:	f000 fd44 	bl	80051a4 <_realloc_r>
 800471c:	4606      	mov	r6, r0
 800471e:	2800      	cmp	r0, #0
 8004720:	d1e0      	bne.n	80046e4 <__ssputs_r+0x5c>
 8004722:	6921      	ldr	r1, [r4, #16]
 8004724:	4650      	mov	r0, sl
 8004726:	f7ff feb7 	bl	8004498 <_free_r>
 800472a:	230c      	movs	r3, #12
 800472c:	f8ca 3000 	str.w	r3, [sl]
 8004730:	89a3      	ldrh	r3, [r4, #12]
 8004732:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004736:	81a3      	strh	r3, [r4, #12]
 8004738:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800473c:	e7e9      	b.n	8004712 <__ssputs_r+0x8a>
	...

08004740 <_svfiprintf_r>:
 8004740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004744:	4698      	mov	r8, r3
 8004746:	898b      	ldrh	r3, [r1, #12]
 8004748:	061b      	lsls	r3, r3, #24
 800474a:	b09d      	sub	sp, #116	@ 0x74
 800474c:	4607      	mov	r7, r0
 800474e:	460d      	mov	r5, r1
 8004750:	4614      	mov	r4, r2
 8004752:	d510      	bpl.n	8004776 <_svfiprintf_r+0x36>
 8004754:	690b      	ldr	r3, [r1, #16]
 8004756:	b973      	cbnz	r3, 8004776 <_svfiprintf_r+0x36>
 8004758:	2140      	movs	r1, #64	@ 0x40
 800475a:	f7ff ff09 	bl	8004570 <_malloc_r>
 800475e:	6028      	str	r0, [r5, #0]
 8004760:	6128      	str	r0, [r5, #16]
 8004762:	b930      	cbnz	r0, 8004772 <_svfiprintf_r+0x32>
 8004764:	230c      	movs	r3, #12
 8004766:	603b      	str	r3, [r7, #0]
 8004768:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800476c:	b01d      	add	sp, #116	@ 0x74
 800476e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004772:	2340      	movs	r3, #64	@ 0x40
 8004774:	616b      	str	r3, [r5, #20]
 8004776:	2300      	movs	r3, #0
 8004778:	9309      	str	r3, [sp, #36]	@ 0x24
 800477a:	2320      	movs	r3, #32
 800477c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004780:	f8cd 800c 	str.w	r8, [sp, #12]
 8004784:	2330      	movs	r3, #48	@ 0x30
 8004786:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8004924 <_svfiprintf_r+0x1e4>
 800478a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800478e:	f04f 0901 	mov.w	r9, #1
 8004792:	4623      	mov	r3, r4
 8004794:	469a      	mov	sl, r3
 8004796:	f813 2b01 	ldrb.w	r2, [r3], #1
 800479a:	b10a      	cbz	r2, 80047a0 <_svfiprintf_r+0x60>
 800479c:	2a25      	cmp	r2, #37	@ 0x25
 800479e:	d1f9      	bne.n	8004794 <_svfiprintf_r+0x54>
 80047a0:	ebba 0b04 	subs.w	fp, sl, r4
 80047a4:	d00b      	beq.n	80047be <_svfiprintf_r+0x7e>
 80047a6:	465b      	mov	r3, fp
 80047a8:	4622      	mov	r2, r4
 80047aa:	4629      	mov	r1, r5
 80047ac:	4638      	mov	r0, r7
 80047ae:	f7ff ff6b 	bl	8004688 <__ssputs_r>
 80047b2:	3001      	adds	r0, #1
 80047b4:	f000 80a7 	beq.w	8004906 <_svfiprintf_r+0x1c6>
 80047b8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80047ba:	445a      	add	r2, fp
 80047bc:	9209      	str	r2, [sp, #36]	@ 0x24
 80047be:	f89a 3000 	ldrb.w	r3, [sl]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	f000 809f 	beq.w	8004906 <_svfiprintf_r+0x1c6>
 80047c8:	2300      	movs	r3, #0
 80047ca:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80047ce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80047d2:	f10a 0a01 	add.w	sl, sl, #1
 80047d6:	9304      	str	r3, [sp, #16]
 80047d8:	9307      	str	r3, [sp, #28]
 80047da:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80047de:	931a      	str	r3, [sp, #104]	@ 0x68
 80047e0:	4654      	mov	r4, sl
 80047e2:	2205      	movs	r2, #5
 80047e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047e8:	484e      	ldr	r0, [pc, #312]	@ (8004924 <_svfiprintf_r+0x1e4>)
 80047ea:	f7fb fcf9 	bl	80001e0 <memchr>
 80047ee:	9a04      	ldr	r2, [sp, #16]
 80047f0:	b9d8      	cbnz	r0, 800482a <_svfiprintf_r+0xea>
 80047f2:	06d0      	lsls	r0, r2, #27
 80047f4:	bf44      	itt	mi
 80047f6:	2320      	movmi	r3, #32
 80047f8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80047fc:	0711      	lsls	r1, r2, #28
 80047fe:	bf44      	itt	mi
 8004800:	232b      	movmi	r3, #43	@ 0x2b
 8004802:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004806:	f89a 3000 	ldrb.w	r3, [sl]
 800480a:	2b2a      	cmp	r3, #42	@ 0x2a
 800480c:	d015      	beq.n	800483a <_svfiprintf_r+0xfa>
 800480e:	9a07      	ldr	r2, [sp, #28]
 8004810:	4654      	mov	r4, sl
 8004812:	2000      	movs	r0, #0
 8004814:	f04f 0c0a 	mov.w	ip, #10
 8004818:	4621      	mov	r1, r4
 800481a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800481e:	3b30      	subs	r3, #48	@ 0x30
 8004820:	2b09      	cmp	r3, #9
 8004822:	d94b      	bls.n	80048bc <_svfiprintf_r+0x17c>
 8004824:	b1b0      	cbz	r0, 8004854 <_svfiprintf_r+0x114>
 8004826:	9207      	str	r2, [sp, #28]
 8004828:	e014      	b.n	8004854 <_svfiprintf_r+0x114>
 800482a:	eba0 0308 	sub.w	r3, r0, r8
 800482e:	fa09 f303 	lsl.w	r3, r9, r3
 8004832:	4313      	orrs	r3, r2
 8004834:	9304      	str	r3, [sp, #16]
 8004836:	46a2      	mov	sl, r4
 8004838:	e7d2      	b.n	80047e0 <_svfiprintf_r+0xa0>
 800483a:	9b03      	ldr	r3, [sp, #12]
 800483c:	1d19      	adds	r1, r3, #4
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	9103      	str	r1, [sp, #12]
 8004842:	2b00      	cmp	r3, #0
 8004844:	bfbb      	ittet	lt
 8004846:	425b      	neglt	r3, r3
 8004848:	f042 0202 	orrlt.w	r2, r2, #2
 800484c:	9307      	strge	r3, [sp, #28]
 800484e:	9307      	strlt	r3, [sp, #28]
 8004850:	bfb8      	it	lt
 8004852:	9204      	strlt	r2, [sp, #16]
 8004854:	7823      	ldrb	r3, [r4, #0]
 8004856:	2b2e      	cmp	r3, #46	@ 0x2e
 8004858:	d10a      	bne.n	8004870 <_svfiprintf_r+0x130>
 800485a:	7863      	ldrb	r3, [r4, #1]
 800485c:	2b2a      	cmp	r3, #42	@ 0x2a
 800485e:	d132      	bne.n	80048c6 <_svfiprintf_r+0x186>
 8004860:	9b03      	ldr	r3, [sp, #12]
 8004862:	1d1a      	adds	r2, r3, #4
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	9203      	str	r2, [sp, #12]
 8004868:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800486c:	3402      	adds	r4, #2
 800486e:	9305      	str	r3, [sp, #20]
 8004870:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8004934 <_svfiprintf_r+0x1f4>
 8004874:	7821      	ldrb	r1, [r4, #0]
 8004876:	2203      	movs	r2, #3
 8004878:	4650      	mov	r0, sl
 800487a:	f7fb fcb1 	bl	80001e0 <memchr>
 800487e:	b138      	cbz	r0, 8004890 <_svfiprintf_r+0x150>
 8004880:	9b04      	ldr	r3, [sp, #16]
 8004882:	eba0 000a 	sub.w	r0, r0, sl
 8004886:	2240      	movs	r2, #64	@ 0x40
 8004888:	4082      	lsls	r2, r0
 800488a:	4313      	orrs	r3, r2
 800488c:	3401      	adds	r4, #1
 800488e:	9304      	str	r3, [sp, #16]
 8004890:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004894:	4824      	ldr	r0, [pc, #144]	@ (8004928 <_svfiprintf_r+0x1e8>)
 8004896:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800489a:	2206      	movs	r2, #6
 800489c:	f7fb fca0 	bl	80001e0 <memchr>
 80048a0:	2800      	cmp	r0, #0
 80048a2:	d036      	beq.n	8004912 <_svfiprintf_r+0x1d2>
 80048a4:	4b21      	ldr	r3, [pc, #132]	@ (800492c <_svfiprintf_r+0x1ec>)
 80048a6:	bb1b      	cbnz	r3, 80048f0 <_svfiprintf_r+0x1b0>
 80048a8:	9b03      	ldr	r3, [sp, #12]
 80048aa:	3307      	adds	r3, #7
 80048ac:	f023 0307 	bic.w	r3, r3, #7
 80048b0:	3308      	adds	r3, #8
 80048b2:	9303      	str	r3, [sp, #12]
 80048b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048b6:	4433      	add	r3, r6
 80048b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80048ba:	e76a      	b.n	8004792 <_svfiprintf_r+0x52>
 80048bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80048c0:	460c      	mov	r4, r1
 80048c2:	2001      	movs	r0, #1
 80048c4:	e7a8      	b.n	8004818 <_svfiprintf_r+0xd8>
 80048c6:	2300      	movs	r3, #0
 80048c8:	3401      	adds	r4, #1
 80048ca:	9305      	str	r3, [sp, #20]
 80048cc:	4619      	mov	r1, r3
 80048ce:	f04f 0c0a 	mov.w	ip, #10
 80048d2:	4620      	mov	r0, r4
 80048d4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80048d8:	3a30      	subs	r2, #48	@ 0x30
 80048da:	2a09      	cmp	r2, #9
 80048dc:	d903      	bls.n	80048e6 <_svfiprintf_r+0x1a6>
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d0c6      	beq.n	8004870 <_svfiprintf_r+0x130>
 80048e2:	9105      	str	r1, [sp, #20]
 80048e4:	e7c4      	b.n	8004870 <_svfiprintf_r+0x130>
 80048e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80048ea:	4604      	mov	r4, r0
 80048ec:	2301      	movs	r3, #1
 80048ee:	e7f0      	b.n	80048d2 <_svfiprintf_r+0x192>
 80048f0:	ab03      	add	r3, sp, #12
 80048f2:	9300      	str	r3, [sp, #0]
 80048f4:	462a      	mov	r2, r5
 80048f6:	4b0e      	ldr	r3, [pc, #56]	@ (8004930 <_svfiprintf_r+0x1f0>)
 80048f8:	a904      	add	r1, sp, #16
 80048fa:	4638      	mov	r0, r7
 80048fc:	f3af 8000 	nop.w
 8004900:	1c42      	adds	r2, r0, #1
 8004902:	4606      	mov	r6, r0
 8004904:	d1d6      	bne.n	80048b4 <_svfiprintf_r+0x174>
 8004906:	89ab      	ldrh	r3, [r5, #12]
 8004908:	065b      	lsls	r3, r3, #25
 800490a:	f53f af2d 	bmi.w	8004768 <_svfiprintf_r+0x28>
 800490e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004910:	e72c      	b.n	800476c <_svfiprintf_r+0x2c>
 8004912:	ab03      	add	r3, sp, #12
 8004914:	9300      	str	r3, [sp, #0]
 8004916:	462a      	mov	r2, r5
 8004918:	4b05      	ldr	r3, [pc, #20]	@ (8004930 <_svfiprintf_r+0x1f0>)
 800491a:	a904      	add	r1, sp, #16
 800491c:	4638      	mov	r0, r7
 800491e:	f000 f9bb 	bl	8004c98 <_printf_i>
 8004922:	e7ed      	b.n	8004900 <_svfiprintf_r+0x1c0>
 8004924:	080052e0 	.word	0x080052e0
 8004928:	080052ea 	.word	0x080052ea
 800492c:	00000000 	.word	0x00000000
 8004930:	08004689 	.word	0x08004689
 8004934:	080052e6 	.word	0x080052e6

08004938 <__sfputc_r>:
 8004938:	6893      	ldr	r3, [r2, #8]
 800493a:	3b01      	subs	r3, #1
 800493c:	2b00      	cmp	r3, #0
 800493e:	b410      	push	{r4}
 8004940:	6093      	str	r3, [r2, #8]
 8004942:	da08      	bge.n	8004956 <__sfputc_r+0x1e>
 8004944:	6994      	ldr	r4, [r2, #24]
 8004946:	42a3      	cmp	r3, r4
 8004948:	db01      	blt.n	800494e <__sfputc_r+0x16>
 800494a:	290a      	cmp	r1, #10
 800494c:	d103      	bne.n	8004956 <__sfputc_r+0x1e>
 800494e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004952:	f7ff bc90 	b.w	8004276 <__swbuf_r>
 8004956:	6813      	ldr	r3, [r2, #0]
 8004958:	1c58      	adds	r0, r3, #1
 800495a:	6010      	str	r0, [r2, #0]
 800495c:	7019      	strb	r1, [r3, #0]
 800495e:	4608      	mov	r0, r1
 8004960:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004964:	4770      	bx	lr

08004966 <__sfputs_r>:
 8004966:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004968:	4606      	mov	r6, r0
 800496a:	460f      	mov	r7, r1
 800496c:	4614      	mov	r4, r2
 800496e:	18d5      	adds	r5, r2, r3
 8004970:	42ac      	cmp	r4, r5
 8004972:	d101      	bne.n	8004978 <__sfputs_r+0x12>
 8004974:	2000      	movs	r0, #0
 8004976:	e007      	b.n	8004988 <__sfputs_r+0x22>
 8004978:	f814 1b01 	ldrb.w	r1, [r4], #1
 800497c:	463a      	mov	r2, r7
 800497e:	4630      	mov	r0, r6
 8004980:	f7ff ffda 	bl	8004938 <__sfputc_r>
 8004984:	1c43      	adds	r3, r0, #1
 8004986:	d1f3      	bne.n	8004970 <__sfputs_r+0xa>
 8004988:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800498c <_vfiprintf_r>:
 800498c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004990:	460d      	mov	r5, r1
 8004992:	b09d      	sub	sp, #116	@ 0x74
 8004994:	4614      	mov	r4, r2
 8004996:	4698      	mov	r8, r3
 8004998:	4606      	mov	r6, r0
 800499a:	b118      	cbz	r0, 80049a4 <_vfiprintf_r+0x18>
 800499c:	6a03      	ldr	r3, [r0, #32]
 800499e:	b90b      	cbnz	r3, 80049a4 <_vfiprintf_r+0x18>
 80049a0:	f7ff fb5e 	bl	8004060 <__sinit>
 80049a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80049a6:	07d9      	lsls	r1, r3, #31
 80049a8:	d405      	bmi.n	80049b6 <_vfiprintf_r+0x2a>
 80049aa:	89ab      	ldrh	r3, [r5, #12]
 80049ac:	059a      	lsls	r2, r3, #22
 80049ae:	d402      	bmi.n	80049b6 <_vfiprintf_r+0x2a>
 80049b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80049b2:	f7ff fd6e 	bl	8004492 <__retarget_lock_acquire_recursive>
 80049b6:	89ab      	ldrh	r3, [r5, #12]
 80049b8:	071b      	lsls	r3, r3, #28
 80049ba:	d501      	bpl.n	80049c0 <_vfiprintf_r+0x34>
 80049bc:	692b      	ldr	r3, [r5, #16]
 80049be:	b99b      	cbnz	r3, 80049e8 <_vfiprintf_r+0x5c>
 80049c0:	4629      	mov	r1, r5
 80049c2:	4630      	mov	r0, r6
 80049c4:	f7ff fc96 	bl	80042f4 <__swsetup_r>
 80049c8:	b170      	cbz	r0, 80049e8 <_vfiprintf_r+0x5c>
 80049ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80049cc:	07dc      	lsls	r4, r3, #31
 80049ce:	d504      	bpl.n	80049da <_vfiprintf_r+0x4e>
 80049d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80049d4:	b01d      	add	sp, #116	@ 0x74
 80049d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049da:	89ab      	ldrh	r3, [r5, #12]
 80049dc:	0598      	lsls	r0, r3, #22
 80049de:	d4f7      	bmi.n	80049d0 <_vfiprintf_r+0x44>
 80049e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80049e2:	f7ff fd57 	bl	8004494 <__retarget_lock_release_recursive>
 80049e6:	e7f3      	b.n	80049d0 <_vfiprintf_r+0x44>
 80049e8:	2300      	movs	r3, #0
 80049ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80049ec:	2320      	movs	r3, #32
 80049ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80049f2:	f8cd 800c 	str.w	r8, [sp, #12]
 80049f6:	2330      	movs	r3, #48	@ 0x30
 80049f8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004ba8 <_vfiprintf_r+0x21c>
 80049fc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004a00:	f04f 0901 	mov.w	r9, #1
 8004a04:	4623      	mov	r3, r4
 8004a06:	469a      	mov	sl, r3
 8004a08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004a0c:	b10a      	cbz	r2, 8004a12 <_vfiprintf_r+0x86>
 8004a0e:	2a25      	cmp	r2, #37	@ 0x25
 8004a10:	d1f9      	bne.n	8004a06 <_vfiprintf_r+0x7a>
 8004a12:	ebba 0b04 	subs.w	fp, sl, r4
 8004a16:	d00b      	beq.n	8004a30 <_vfiprintf_r+0xa4>
 8004a18:	465b      	mov	r3, fp
 8004a1a:	4622      	mov	r2, r4
 8004a1c:	4629      	mov	r1, r5
 8004a1e:	4630      	mov	r0, r6
 8004a20:	f7ff ffa1 	bl	8004966 <__sfputs_r>
 8004a24:	3001      	adds	r0, #1
 8004a26:	f000 80a7 	beq.w	8004b78 <_vfiprintf_r+0x1ec>
 8004a2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004a2c:	445a      	add	r2, fp
 8004a2e:	9209      	str	r2, [sp, #36]	@ 0x24
 8004a30:	f89a 3000 	ldrb.w	r3, [sl]
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	f000 809f 	beq.w	8004b78 <_vfiprintf_r+0x1ec>
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004a40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a44:	f10a 0a01 	add.w	sl, sl, #1
 8004a48:	9304      	str	r3, [sp, #16]
 8004a4a:	9307      	str	r3, [sp, #28]
 8004a4c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004a50:	931a      	str	r3, [sp, #104]	@ 0x68
 8004a52:	4654      	mov	r4, sl
 8004a54:	2205      	movs	r2, #5
 8004a56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a5a:	4853      	ldr	r0, [pc, #332]	@ (8004ba8 <_vfiprintf_r+0x21c>)
 8004a5c:	f7fb fbc0 	bl	80001e0 <memchr>
 8004a60:	9a04      	ldr	r2, [sp, #16]
 8004a62:	b9d8      	cbnz	r0, 8004a9c <_vfiprintf_r+0x110>
 8004a64:	06d1      	lsls	r1, r2, #27
 8004a66:	bf44      	itt	mi
 8004a68:	2320      	movmi	r3, #32
 8004a6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004a6e:	0713      	lsls	r3, r2, #28
 8004a70:	bf44      	itt	mi
 8004a72:	232b      	movmi	r3, #43	@ 0x2b
 8004a74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004a78:	f89a 3000 	ldrb.w	r3, [sl]
 8004a7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a7e:	d015      	beq.n	8004aac <_vfiprintf_r+0x120>
 8004a80:	9a07      	ldr	r2, [sp, #28]
 8004a82:	4654      	mov	r4, sl
 8004a84:	2000      	movs	r0, #0
 8004a86:	f04f 0c0a 	mov.w	ip, #10
 8004a8a:	4621      	mov	r1, r4
 8004a8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a90:	3b30      	subs	r3, #48	@ 0x30
 8004a92:	2b09      	cmp	r3, #9
 8004a94:	d94b      	bls.n	8004b2e <_vfiprintf_r+0x1a2>
 8004a96:	b1b0      	cbz	r0, 8004ac6 <_vfiprintf_r+0x13a>
 8004a98:	9207      	str	r2, [sp, #28]
 8004a9a:	e014      	b.n	8004ac6 <_vfiprintf_r+0x13a>
 8004a9c:	eba0 0308 	sub.w	r3, r0, r8
 8004aa0:	fa09 f303 	lsl.w	r3, r9, r3
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	9304      	str	r3, [sp, #16]
 8004aa8:	46a2      	mov	sl, r4
 8004aaa:	e7d2      	b.n	8004a52 <_vfiprintf_r+0xc6>
 8004aac:	9b03      	ldr	r3, [sp, #12]
 8004aae:	1d19      	adds	r1, r3, #4
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	9103      	str	r1, [sp, #12]
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	bfbb      	ittet	lt
 8004ab8:	425b      	neglt	r3, r3
 8004aba:	f042 0202 	orrlt.w	r2, r2, #2
 8004abe:	9307      	strge	r3, [sp, #28]
 8004ac0:	9307      	strlt	r3, [sp, #28]
 8004ac2:	bfb8      	it	lt
 8004ac4:	9204      	strlt	r2, [sp, #16]
 8004ac6:	7823      	ldrb	r3, [r4, #0]
 8004ac8:	2b2e      	cmp	r3, #46	@ 0x2e
 8004aca:	d10a      	bne.n	8004ae2 <_vfiprintf_r+0x156>
 8004acc:	7863      	ldrb	r3, [r4, #1]
 8004ace:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ad0:	d132      	bne.n	8004b38 <_vfiprintf_r+0x1ac>
 8004ad2:	9b03      	ldr	r3, [sp, #12]
 8004ad4:	1d1a      	adds	r2, r3, #4
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	9203      	str	r2, [sp, #12]
 8004ada:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004ade:	3402      	adds	r4, #2
 8004ae0:	9305      	str	r3, [sp, #20]
 8004ae2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004bb8 <_vfiprintf_r+0x22c>
 8004ae6:	7821      	ldrb	r1, [r4, #0]
 8004ae8:	2203      	movs	r2, #3
 8004aea:	4650      	mov	r0, sl
 8004aec:	f7fb fb78 	bl	80001e0 <memchr>
 8004af0:	b138      	cbz	r0, 8004b02 <_vfiprintf_r+0x176>
 8004af2:	9b04      	ldr	r3, [sp, #16]
 8004af4:	eba0 000a 	sub.w	r0, r0, sl
 8004af8:	2240      	movs	r2, #64	@ 0x40
 8004afa:	4082      	lsls	r2, r0
 8004afc:	4313      	orrs	r3, r2
 8004afe:	3401      	adds	r4, #1
 8004b00:	9304      	str	r3, [sp, #16]
 8004b02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b06:	4829      	ldr	r0, [pc, #164]	@ (8004bac <_vfiprintf_r+0x220>)
 8004b08:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004b0c:	2206      	movs	r2, #6
 8004b0e:	f7fb fb67 	bl	80001e0 <memchr>
 8004b12:	2800      	cmp	r0, #0
 8004b14:	d03f      	beq.n	8004b96 <_vfiprintf_r+0x20a>
 8004b16:	4b26      	ldr	r3, [pc, #152]	@ (8004bb0 <_vfiprintf_r+0x224>)
 8004b18:	bb1b      	cbnz	r3, 8004b62 <_vfiprintf_r+0x1d6>
 8004b1a:	9b03      	ldr	r3, [sp, #12]
 8004b1c:	3307      	adds	r3, #7
 8004b1e:	f023 0307 	bic.w	r3, r3, #7
 8004b22:	3308      	adds	r3, #8
 8004b24:	9303      	str	r3, [sp, #12]
 8004b26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004b28:	443b      	add	r3, r7
 8004b2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8004b2c:	e76a      	b.n	8004a04 <_vfiprintf_r+0x78>
 8004b2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004b32:	460c      	mov	r4, r1
 8004b34:	2001      	movs	r0, #1
 8004b36:	e7a8      	b.n	8004a8a <_vfiprintf_r+0xfe>
 8004b38:	2300      	movs	r3, #0
 8004b3a:	3401      	adds	r4, #1
 8004b3c:	9305      	str	r3, [sp, #20]
 8004b3e:	4619      	mov	r1, r3
 8004b40:	f04f 0c0a 	mov.w	ip, #10
 8004b44:	4620      	mov	r0, r4
 8004b46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b4a:	3a30      	subs	r2, #48	@ 0x30
 8004b4c:	2a09      	cmp	r2, #9
 8004b4e:	d903      	bls.n	8004b58 <_vfiprintf_r+0x1cc>
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d0c6      	beq.n	8004ae2 <_vfiprintf_r+0x156>
 8004b54:	9105      	str	r1, [sp, #20]
 8004b56:	e7c4      	b.n	8004ae2 <_vfiprintf_r+0x156>
 8004b58:	fb0c 2101 	mla	r1, ip, r1, r2
 8004b5c:	4604      	mov	r4, r0
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e7f0      	b.n	8004b44 <_vfiprintf_r+0x1b8>
 8004b62:	ab03      	add	r3, sp, #12
 8004b64:	9300      	str	r3, [sp, #0]
 8004b66:	462a      	mov	r2, r5
 8004b68:	4b12      	ldr	r3, [pc, #72]	@ (8004bb4 <_vfiprintf_r+0x228>)
 8004b6a:	a904      	add	r1, sp, #16
 8004b6c:	4630      	mov	r0, r6
 8004b6e:	f3af 8000 	nop.w
 8004b72:	4607      	mov	r7, r0
 8004b74:	1c78      	adds	r0, r7, #1
 8004b76:	d1d6      	bne.n	8004b26 <_vfiprintf_r+0x19a>
 8004b78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004b7a:	07d9      	lsls	r1, r3, #31
 8004b7c:	d405      	bmi.n	8004b8a <_vfiprintf_r+0x1fe>
 8004b7e:	89ab      	ldrh	r3, [r5, #12]
 8004b80:	059a      	lsls	r2, r3, #22
 8004b82:	d402      	bmi.n	8004b8a <_vfiprintf_r+0x1fe>
 8004b84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004b86:	f7ff fc85 	bl	8004494 <__retarget_lock_release_recursive>
 8004b8a:	89ab      	ldrh	r3, [r5, #12]
 8004b8c:	065b      	lsls	r3, r3, #25
 8004b8e:	f53f af1f 	bmi.w	80049d0 <_vfiprintf_r+0x44>
 8004b92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004b94:	e71e      	b.n	80049d4 <_vfiprintf_r+0x48>
 8004b96:	ab03      	add	r3, sp, #12
 8004b98:	9300      	str	r3, [sp, #0]
 8004b9a:	462a      	mov	r2, r5
 8004b9c:	4b05      	ldr	r3, [pc, #20]	@ (8004bb4 <_vfiprintf_r+0x228>)
 8004b9e:	a904      	add	r1, sp, #16
 8004ba0:	4630      	mov	r0, r6
 8004ba2:	f000 f879 	bl	8004c98 <_printf_i>
 8004ba6:	e7e4      	b.n	8004b72 <_vfiprintf_r+0x1e6>
 8004ba8:	080052e0 	.word	0x080052e0
 8004bac:	080052ea 	.word	0x080052ea
 8004bb0:	00000000 	.word	0x00000000
 8004bb4:	08004967 	.word	0x08004967
 8004bb8:	080052e6 	.word	0x080052e6

08004bbc <_printf_common>:
 8004bbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bc0:	4616      	mov	r6, r2
 8004bc2:	4698      	mov	r8, r3
 8004bc4:	688a      	ldr	r2, [r1, #8]
 8004bc6:	690b      	ldr	r3, [r1, #16]
 8004bc8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	bfb8      	it	lt
 8004bd0:	4613      	movlt	r3, r2
 8004bd2:	6033      	str	r3, [r6, #0]
 8004bd4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004bd8:	4607      	mov	r7, r0
 8004bda:	460c      	mov	r4, r1
 8004bdc:	b10a      	cbz	r2, 8004be2 <_printf_common+0x26>
 8004bde:	3301      	adds	r3, #1
 8004be0:	6033      	str	r3, [r6, #0]
 8004be2:	6823      	ldr	r3, [r4, #0]
 8004be4:	0699      	lsls	r1, r3, #26
 8004be6:	bf42      	ittt	mi
 8004be8:	6833      	ldrmi	r3, [r6, #0]
 8004bea:	3302      	addmi	r3, #2
 8004bec:	6033      	strmi	r3, [r6, #0]
 8004bee:	6825      	ldr	r5, [r4, #0]
 8004bf0:	f015 0506 	ands.w	r5, r5, #6
 8004bf4:	d106      	bne.n	8004c04 <_printf_common+0x48>
 8004bf6:	f104 0a19 	add.w	sl, r4, #25
 8004bfa:	68e3      	ldr	r3, [r4, #12]
 8004bfc:	6832      	ldr	r2, [r6, #0]
 8004bfe:	1a9b      	subs	r3, r3, r2
 8004c00:	42ab      	cmp	r3, r5
 8004c02:	dc26      	bgt.n	8004c52 <_printf_common+0x96>
 8004c04:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004c08:	6822      	ldr	r2, [r4, #0]
 8004c0a:	3b00      	subs	r3, #0
 8004c0c:	bf18      	it	ne
 8004c0e:	2301      	movne	r3, #1
 8004c10:	0692      	lsls	r2, r2, #26
 8004c12:	d42b      	bmi.n	8004c6c <_printf_common+0xb0>
 8004c14:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004c18:	4641      	mov	r1, r8
 8004c1a:	4638      	mov	r0, r7
 8004c1c:	47c8      	blx	r9
 8004c1e:	3001      	adds	r0, #1
 8004c20:	d01e      	beq.n	8004c60 <_printf_common+0xa4>
 8004c22:	6823      	ldr	r3, [r4, #0]
 8004c24:	6922      	ldr	r2, [r4, #16]
 8004c26:	f003 0306 	and.w	r3, r3, #6
 8004c2a:	2b04      	cmp	r3, #4
 8004c2c:	bf02      	ittt	eq
 8004c2e:	68e5      	ldreq	r5, [r4, #12]
 8004c30:	6833      	ldreq	r3, [r6, #0]
 8004c32:	1aed      	subeq	r5, r5, r3
 8004c34:	68a3      	ldr	r3, [r4, #8]
 8004c36:	bf0c      	ite	eq
 8004c38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c3c:	2500      	movne	r5, #0
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	bfc4      	itt	gt
 8004c42:	1a9b      	subgt	r3, r3, r2
 8004c44:	18ed      	addgt	r5, r5, r3
 8004c46:	2600      	movs	r6, #0
 8004c48:	341a      	adds	r4, #26
 8004c4a:	42b5      	cmp	r5, r6
 8004c4c:	d11a      	bne.n	8004c84 <_printf_common+0xc8>
 8004c4e:	2000      	movs	r0, #0
 8004c50:	e008      	b.n	8004c64 <_printf_common+0xa8>
 8004c52:	2301      	movs	r3, #1
 8004c54:	4652      	mov	r2, sl
 8004c56:	4641      	mov	r1, r8
 8004c58:	4638      	mov	r0, r7
 8004c5a:	47c8      	blx	r9
 8004c5c:	3001      	adds	r0, #1
 8004c5e:	d103      	bne.n	8004c68 <_printf_common+0xac>
 8004c60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004c64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c68:	3501      	adds	r5, #1
 8004c6a:	e7c6      	b.n	8004bfa <_printf_common+0x3e>
 8004c6c:	18e1      	adds	r1, r4, r3
 8004c6e:	1c5a      	adds	r2, r3, #1
 8004c70:	2030      	movs	r0, #48	@ 0x30
 8004c72:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004c76:	4422      	add	r2, r4
 8004c78:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004c7c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004c80:	3302      	adds	r3, #2
 8004c82:	e7c7      	b.n	8004c14 <_printf_common+0x58>
 8004c84:	2301      	movs	r3, #1
 8004c86:	4622      	mov	r2, r4
 8004c88:	4641      	mov	r1, r8
 8004c8a:	4638      	mov	r0, r7
 8004c8c:	47c8      	blx	r9
 8004c8e:	3001      	adds	r0, #1
 8004c90:	d0e6      	beq.n	8004c60 <_printf_common+0xa4>
 8004c92:	3601      	adds	r6, #1
 8004c94:	e7d9      	b.n	8004c4a <_printf_common+0x8e>
	...

08004c98 <_printf_i>:
 8004c98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c9c:	7e0f      	ldrb	r7, [r1, #24]
 8004c9e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004ca0:	2f78      	cmp	r7, #120	@ 0x78
 8004ca2:	4691      	mov	r9, r2
 8004ca4:	4680      	mov	r8, r0
 8004ca6:	460c      	mov	r4, r1
 8004ca8:	469a      	mov	sl, r3
 8004caa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004cae:	d807      	bhi.n	8004cc0 <_printf_i+0x28>
 8004cb0:	2f62      	cmp	r7, #98	@ 0x62
 8004cb2:	d80a      	bhi.n	8004cca <_printf_i+0x32>
 8004cb4:	2f00      	cmp	r7, #0
 8004cb6:	f000 80d1 	beq.w	8004e5c <_printf_i+0x1c4>
 8004cba:	2f58      	cmp	r7, #88	@ 0x58
 8004cbc:	f000 80b8 	beq.w	8004e30 <_printf_i+0x198>
 8004cc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004cc4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004cc8:	e03a      	b.n	8004d40 <_printf_i+0xa8>
 8004cca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004cce:	2b15      	cmp	r3, #21
 8004cd0:	d8f6      	bhi.n	8004cc0 <_printf_i+0x28>
 8004cd2:	a101      	add	r1, pc, #4	@ (adr r1, 8004cd8 <_printf_i+0x40>)
 8004cd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004cd8:	08004d31 	.word	0x08004d31
 8004cdc:	08004d45 	.word	0x08004d45
 8004ce0:	08004cc1 	.word	0x08004cc1
 8004ce4:	08004cc1 	.word	0x08004cc1
 8004ce8:	08004cc1 	.word	0x08004cc1
 8004cec:	08004cc1 	.word	0x08004cc1
 8004cf0:	08004d45 	.word	0x08004d45
 8004cf4:	08004cc1 	.word	0x08004cc1
 8004cf8:	08004cc1 	.word	0x08004cc1
 8004cfc:	08004cc1 	.word	0x08004cc1
 8004d00:	08004cc1 	.word	0x08004cc1
 8004d04:	08004e43 	.word	0x08004e43
 8004d08:	08004d6f 	.word	0x08004d6f
 8004d0c:	08004dfd 	.word	0x08004dfd
 8004d10:	08004cc1 	.word	0x08004cc1
 8004d14:	08004cc1 	.word	0x08004cc1
 8004d18:	08004e65 	.word	0x08004e65
 8004d1c:	08004cc1 	.word	0x08004cc1
 8004d20:	08004d6f 	.word	0x08004d6f
 8004d24:	08004cc1 	.word	0x08004cc1
 8004d28:	08004cc1 	.word	0x08004cc1
 8004d2c:	08004e05 	.word	0x08004e05
 8004d30:	6833      	ldr	r3, [r6, #0]
 8004d32:	1d1a      	adds	r2, r3, #4
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	6032      	str	r2, [r6, #0]
 8004d38:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d3c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004d40:	2301      	movs	r3, #1
 8004d42:	e09c      	b.n	8004e7e <_printf_i+0x1e6>
 8004d44:	6833      	ldr	r3, [r6, #0]
 8004d46:	6820      	ldr	r0, [r4, #0]
 8004d48:	1d19      	adds	r1, r3, #4
 8004d4a:	6031      	str	r1, [r6, #0]
 8004d4c:	0606      	lsls	r6, r0, #24
 8004d4e:	d501      	bpl.n	8004d54 <_printf_i+0xbc>
 8004d50:	681d      	ldr	r5, [r3, #0]
 8004d52:	e003      	b.n	8004d5c <_printf_i+0xc4>
 8004d54:	0645      	lsls	r5, r0, #25
 8004d56:	d5fb      	bpl.n	8004d50 <_printf_i+0xb8>
 8004d58:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004d5c:	2d00      	cmp	r5, #0
 8004d5e:	da03      	bge.n	8004d68 <_printf_i+0xd0>
 8004d60:	232d      	movs	r3, #45	@ 0x2d
 8004d62:	426d      	negs	r5, r5
 8004d64:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d68:	4858      	ldr	r0, [pc, #352]	@ (8004ecc <_printf_i+0x234>)
 8004d6a:	230a      	movs	r3, #10
 8004d6c:	e011      	b.n	8004d92 <_printf_i+0xfa>
 8004d6e:	6821      	ldr	r1, [r4, #0]
 8004d70:	6833      	ldr	r3, [r6, #0]
 8004d72:	0608      	lsls	r0, r1, #24
 8004d74:	f853 5b04 	ldr.w	r5, [r3], #4
 8004d78:	d402      	bmi.n	8004d80 <_printf_i+0xe8>
 8004d7a:	0649      	lsls	r1, r1, #25
 8004d7c:	bf48      	it	mi
 8004d7e:	b2ad      	uxthmi	r5, r5
 8004d80:	2f6f      	cmp	r7, #111	@ 0x6f
 8004d82:	4852      	ldr	r0, [pc, #328]	@ (8004ecc <_printf_i+0x234>)
 8004d84:	6033      	str	r3, [r6, #0]
 8004d86:	bf14      	ite	ne
 8004d88:	230a      	movne	r3, #10
 8004d8a:	2308      	moveq	r3, #8
 8004d8c:	2100      	movs	r1, #0
 8004d8e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004d92:	6866      	ldr	r6, [r4, #4]
 8004d94:	60a6      	str	r6, [r4, #8]
 8004d96:	2e00      	cmp	r6, #0
 8004d98:	db05      	blt.n	8004da6 <_printf_i+0x10e>
 8004d9a:	6821      	ldr	r1, [r4, #0]
 8004d9c:	432e      	orrs	r6, r5
 8004d9e:	f021 0104 	bic.w	r1, r1, #4
 8004da2:	6021      	str	r1, [r4, #0]
 8004da4:	d04b      	beq.n	8004e3e <_printf_i+0x1a6>
 8004da6:	4616      	mov	r6, r2
 8004da8:	fbb5 f1f3 	udiv	r1, r5, r3
 8004dac:	fb03 5711 	mls	r7, r3, r1, r5
 8004db0:	5dc7      	ldrb	r7, [r0, r7]
 8004db2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004db6:	462f      	mov	r7, r5
 8004db8:	42bb      	cmp	r3, r7
 8004dba:	460d      	mov	r5, r1
 8004dbc:	d9f4      	bls.n	8004da8 <_printf_i+0x110>
 8004dbe:	2b08      	cmp	r3, #8
 8004dc0:	d10b      	bne.n	8004dda <_printf_i+0x142>
 8004dc2:	6823      	ldr	r3, [r4, #0]
 8004dc4:	07df      	lsls	r7, r3, #31
 8004dc6:	d508      	bpl.n	8004dda <_printf_i+0x142>
 8004dc8:	6923      	ldr	r3, [r4, #16]
 8004dca:	6861      	ldr	r1, [r4, #4]
 8004dcc:	4299      	cmp	r1, r3
 8004dce:	bfde      	ittt	le
 8004dd0:	2330      	movle	r3, #48	@ 0x30
 8004dd2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004dd6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004dda:	1b92      	subs	r2, r2, r6
 8004ddc:	6122      	str	r2, [r4, #16]
 8004dde:	f8cd a000 	str.w	sl, [sp]
 8004de2:	464b      	mov	r3, r9
 8004de4:	aa03      	add	r2, sp, #12
 8004de6:	4621      	mov	r1, r4
 8004de8:	4640      	mov	r0, r8
 8004dea:	f7ff fee7 	bl	8004bbc <_printf_common>
 8004dee:	3001      	adds	r0, #1
 8004df0:	d14a      	bne.n	8004e88 <_printf_i+0x1f0>
 8004df2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004df6:	b004      	add	sp, #16
 8004df8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004dfc:	6823      	ldr	r3, [r4, #0]
 8004dfe:	f043 0320 	orr.w	r3, r3, #32
 8004e02:	6023      	str	r3, [r4, #0]
 8004e04:	4832      	ldr	r0, [pc, #200]	@ (8004ed0 <_printf_i+0x238>)
 8004e06:	2778      	movs	r7, #120	@ 0x78
 8004e08:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004e0c:	6823      	ldr	r3, [r4, #0]
 8004e0e:	6831      	ldr	r1, [r6, #0]
 8004e10:	061f      	lsls	r7, r3, #24
 8004e12:	f851 5b04 	ldr.w	r5, [r1], #4
 8004e16:	d402      	bmi.n	8004e1e <_printf_i+0x186>
 8004e18:	065f      	lsls	r7, r3, #25
 8004e1a:	bf48      	it	mi
 8004e1c:	b2ad      	uxthmi	r5, r5
 8004e1e:	6031      	str	r1, [r6, #0]
 8004e20:	07d9      	lsls	r1, r3, #31
 8004e22:	bf44      	itt	mi
 8004e24:	f043 0320 	orrmi.w	r3, r3, #32
 8004e28:	6023      	strmi	r3, [r4, #0]
 8004e2a:	b11d      	cbz	r5, 8004e34 <_printf_i+0x19c>
 8004e2c:	2310      	movs	r3, #16
 8004e2e:	e7ad      	b.n	8004d8c <_printf_i+0xf4>
 8004e30:	4826      	ldr	r0, [pc, #152]	@ (8004ecc <_printf_i+0x234>)
 8004e32:	e7e9      	b.n	8004e08 <_printf_i+0x170>
 8004e34:	6823      	ldr	r3, [r4, #0]
 8004e36:	f023 0320 	bic.w	r3, r3, #32
 8004e3a:	6023      	str	r3, [r4, #0]
 8004e3c:	e7f6      	b.n	8004e2c <_printf_i+0x194>
 8004e3e:	4616      	mov	r6, r2
 8004e40:	e7bd      	b.n	8004dbe <_printf_i+0x126>
 8004e42:	6833      	ldr	r3, [r6, #0]
 8004e44:	6825      	ldr	r5, [r4, #0]
 8004e46:	6961      	ldr	r1, [r4, #20]
 8004e48:	1d18      	adds	r0, r3, #4
 8004e4a:	6030      	str	r0, [r6, #0]
 8004e4c:	062e      	lsls	r6, r5, #24
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	d501      	bpl.n	8004e56 <_printf_i+0x1be>
 8004e52:	6019      	str	r1, [r3, #0]
 8004e54:	e002      	b.n	8004e5c <_printf_i+0x1c4>
 8004e56:	0668      	lsls	r0, r5, #25
 8004e58:	d5fb      	bpl.n	8004e52 <_printf_i+0x1ba>
 8004e5a:	8019      	strh	r1, [r3, #0]
 8004e5c:	2300      	movs	r3, #0
 8004e5e:	6123      	str	r3, [r4, #16]
 8004e60:	4616      	mov	r6, r2
 8004e62:	e7bc      	b.n	8004dde <_printf_i+0x146>
 8004e64:	6833      	ldr	r3, [r6, #0]
 8004e66:	1d1a      	adds	r2, r3, #4
 8004e68:	6032      	str	r2, [r6, #0]
 8004e6a:	681e      	ldr	r6, [r3, #0]
 8004e6c:	6862      	ldr	r2, [r4, #4]
 8004e6e:	2100      	movs	r1, #0
 8004e70:	4630      	mov	r0, r6
 8004e72:	f7fb f9b5 	bl	80001e0 <memchr>
 8004e76:	b108      	cbz	r0, 8004e7c <_printf_i+0x1e4>
 8004e78:	1b80      	subs	r0, r0, r6
 8004e7a:	6060      	str	r0, [r4, #4]
 8004e7c:	6863      	ldr	r3, [r4, #4]
 8004e7e:	6123      	str	r3, [r4, #16]
 8004e80:	2300      	movs	r3, #0
 8004e82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004e86:	e7aa      	b.n	8004dde <_printf_i+0x146>
 8004e88:	6923      	ldr	r3, [r4, #16]
 8004e8a:	4632      	mov	r2, r6
 8004e8c:	4649      	mov	r1, r9
 8004e8e:	4640      	mov	r0, r8
 8004e90:	47d0      	blx	sl
 8004e92:	3001      	adds	r0, #1
 8004e94:	d0ad      	beq.n	8004df2 <_printf_i+0x15a>
 8004e96:	6823      	ldr	r3, [r4, #0]
 8004e98:	079b      	lsls	r3, r3, #30
 8004e9a:	d413      	bmi.n	8004ec4 <_printf_i+0x22c>
 8004e9c:	68e0      	ldr	r0, [r4, #12]
 8004e9e:	9b03      	ldr	r3, [sp, #12]
 8004ea0:	4298      	cmp	r0, r3
 8004ea2:	bfb8      	it	lt
 8004ea4:	4618      	movlt	r0, r3
 8004ea6:	e7a6      	b.n	8004df6 <_printf_i+0x15e>
 8004ea8:	2301      	movs	r3, #1
 8004eaa:	4632      	mov	r2, r6
 8004eac:	4649      	mov	r1, r9
 8004eae:	4640      	mov	r0, r8
 8004eb0:	47d0      	blx	sl
 8004eb2:	3001      	adds	r0, #1
 8004eb4:	d09d      	beq.n	8004df2 <_printf_i+0x15a>
 8004eb6:	3501      	adds	r5, #1
 8004eb8:	68e3      	ldr	r3, [r4, #12]
 8004eba:	9903      	ldr	r1, [sp, #12]
 8004ebc:	1a5b      	subs	r3, r3, r1
 8004ebe:	42ab      	cmp	r3, r5
 8004ec0:	dcf2      	bgt.n	8004ea8 <_printf_i+0x210>
 8004ec2:	e7eb      	b.n	8004e9c <_printf_i+0x204>
 8004ec4:	2500      	movs	r5, #0
 8004ec6:	f104 0619 	add.w	r6, r4, #25
 8004eca:	e7f5      	b.n	8004eb8 <_printf_i+0x220>
 8004ecc:	080052f1 	.word	0x080052f1
 8004ed0:	08005302 	.word	0x08005302

08004ed4 <__sflush_r>:
 8004ed4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004ed8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004edc:	0716      	lsls	r6, r2, #28
 8004ede:	4605      	mov	r5, r0
 8004ee0:	460c      	mov	r4, r1
 8004ee2:	d454      	bmi.n	8004f8e <__sflush_r+0xba>
 8004ee4:	684b      	ldr	r3, [r1, #4]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	dc02      	bgt.n	8004ef0 <__sflush_r+0x1c>
 8004eea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	dd48      	ble.n	8004f82 <__sflush_r+0xae>
 8004ef0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004ef2:	2e00      	cmp	r6, #0
 8004ef4:	d045      	beq.n	8004f82 <__sflush_r+0xae>
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004efc:	682f      	ldr	r7, [r5, #0]
 8004efe:	6a21      	ldr	r1, [r4, #32]
 8004f00:	602b      	str	r3, [r5, #0]
 8004f02:	d030      	beq.n	8004f66 <__sflush_r+0x92>
 8004f04:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004f06:	89a3      	ldrh	r3, [r4, #12]
 8004f08:	0759      	lsls	r1, r3, #29
 8004f0a:	d505      	bpl.n	8004f18 <__sflush_r+0x44>
 8004f0c:	6863      	ldr	r3, [r4, #4]
 8004f0e:	1ad2      	subs	r2, r2, r3
 8004f10:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004f12:	b10b      	cbz	r3, 8004f18 <__sflush_r+0x44>
 8004f14:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004f16:	1ad2      	subs	r2, r2, r3
 8004f18:	2300      	movs	r3, #0
 8004f1a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004f1c:	6a21      	ldr	r1, [r4, #32]
 8004f1e:	4628      	mov	r0, r5
 8004f20:	47b0      	blx	r6
 8004f22:	1c43      	adds	r3, r0, #1
 8004f24:	89a3      	ldrh	r3, [r4, #12]
 8004f26:	d106      	bne.n	8004f36 <__sflush_r+0x62>
 8004f28:	6829      	ldr	r1, [r5, #0]
 8004f2a:	291d      	cmp	r1, #29
 8004f2c:	d82b      	bhi.n	8004f86 <__sflush_r+0xb2>
 8004f2e:	4a2a      	ldr	r2, [pc, #168]	@ (8004fd8 <__sflush_r+0x104>)
 8004f30:	40ca      	lsrs	r2, r1
 8004f32:	07d6      	lsls	r6, r2, #31
 8004f34:	d527      	bpl.n	8004f86 <__sflush_r+0xb2>
 8004f36:	2200      	movs	r2, #0
 8004f38:	6062      	str	r2, [r4, #4]
 8004f3a:	04d9      	lsls	r1, r3, #19
 8004f3c:	6922      	ldr	r2, [r4, #16]
 8004f3e:	6022      	str	r2, [r4, #0]
 8004f40:	d504      	bpl.n	8004f4c <__sflush_r+0x78>
 8004f42:	1c42      	adds	r2, r0, #1
 8004f44:	d101      	bne.n	8004f4a <__sflush_r+0x76>
 8004f46:	682b      	ldr	r3, [r5, #0]
 8004f48:	b903      	cbnz	r3, 8004f4c <__sflush_r+0x78>
 8004f4a:	6560      	str	r0, [r4, #84]	@ 0x54
 8004f4c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004f4e:	602f      	str	r7, [r5, #0]
 8004f50:	b1b9      	cbz	r1, 8004f82 <__sflush_r+0xae>
 8004f52:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004f56:	4299      	cmp	r1, r3
 8004f58:	d002      	beq.n	8004f60 <__sflush_r+0x8c>
 8004f5a:	4628      	mov	r0, r5
 8004f5c:	f7ff fa9c 	bl	8004498 <_free_r>
 8004f60:	2300      	movs	r3, #0
 8004f62:	6363      	str	r3, [r4, #52]	@ 0x34
 8004f64:	e00d      	b.n	8004f82 <__sflush_r+0xae>
 8004f66:	2301      	movs	r3, #1
 8004f68:	4628      	mov	r0, r5
 8004f6a:	47b0      	blx	r6
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	1c50      	adds	r0, r2, #1
 8004f70:	d1c9      	bne.n	8004f06 <__sflush_r+0x32>
 8004f72:	682b      	ldr	r3, [r5, #0]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d0c6      	beq.n	8004f06 <__sflush_r+0x32>
 8004f78:	2b1d      	cmp	r3, #29
 8004f7a:	d001      	beq.n	8004f80 <__sflush_r+0xac>
 8004f7c:	2b16      	cmp	r3, #22
 8004f7e:	d11e      	bne.n	8004fbe <__sflush_r+0xea>
 8004f80:	602f      	str	r7, [r5, #0]
 8004f82:	2000      	movs	r0, #0
 8004f84:	e022      	b.n	8004fcc <__sflush_r+0xf8>
 8004f86:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f8a:	b21b      	sxth	r3, r3
 8004f8c:	e01b      	b.n	8004fc6 <__sflush_r+0xf2>
 8004f8e:	690f      	ldr	r7, [r1, #16]
 8004f90:	2f00      	cmp	r7, #0
 8004f92:	d0f6      	beq.n	8004f82 <__sflush_r+0xae>
 8004f94:	0793      	lsls	r3, r2, #30
 8004f96:	680e      	ldr	r6, [r1, #0]
 8004f98:	bf08      	it	eq
 8004f9a:	694b      	ldreq	r3, [r1, #20]
 8004f9c:	600f      	str	r7, [r1, #0]
 8004f9e:	bf18      	it	ne
 8004fa0:	2300      	movne	r3, #0
 8004fa2:	eba6 0807 	sub.w	r8, r6, r7
 8004fa6:	608b      	str	r3, [r1, #8]
 8004fa8:	f1b8 0f00 	cmp.w	r8, #0
 8004fac:	dde9      	ble.n	8004f82 <__sflush_r+0xae>
 8004fae:	6a21      	ldr	r1, [r4, #32]
 8004fb0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004fb2:	4643      	mov	r3, r8
 8004fb4:	463a      	mov	r2, r7
 8004fb6:	4628      	mov	r0, r5
 8004fb8:	47b0      	blx	r6
 8004fba:	2800      	cmp	r0, #0
 8004fbc:	dc08      	bgt.n	8004fd0 <__sflush_r+0xfc>
 8004fbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004fc2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004fc6:	81a3      	strh	r3, [r4, #12]
 8004fc8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004fcc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004fd0:	4407      	add	r7, r0
 8004fd2:	eba8 0800 	sub.w	r8, r8, r0
 8004fd6:	e7e7      	b.n	8004fa8 <__sflush_r+0xd4>
 8004fd8:	20400001 	.word	0x20400001

08004fdc <_fflush_r>:
 8004fdc:	b538      	push	{r3, r4, r5, lr}
 8004fde:	690b      	ldr	r3, [r1, #16]
 8004fe0:	4605      	mov	r5, r0
 8004fe2:	460c      	mov	r4, r1
 8004fe4:	b913      	cbnz	r3, 8004fec <_fflush_r+0x10>
 8004fe6:	2500      	movs	r5, #0
 8004fe8:	4628      	mov	r0, r5
 8004fea:	bd38      	pop	{r3, r4, r5, pc}
 8004fec:	b118      	cbz	r0, 8004ff6 <_fflush_r+0x1a>
 8004fee:	6a03      	ldr	r3, [r0, #32]
 8004ff0:	b90b      	cbnz	r3, 8004ff6 <_fflush_r+0x1a>
 8004ff2:	f7ff f835 	bl	8004060 <__sinit>
 8004ff6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d0f3      	beq.n	8004fe6 <_fflush_r+0xa>
 8004ffe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005000:	07d0      	lsls	r0, r2, #31
 8005002:	d404      	bmi.n	800500e <_fflush_r+0x32>
 8005004:	0599      	lsls	r1, r3, #22
 8005006:	d402      	bmi.n	800500e <_fflush_r+0x32>
 8005008:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800500a:	f7ff fa42 	bl	8004492 <__retarget_lock_acquire_recursive>
 800500e:	4628      	mov	r0, r5
 8005010:	4621      	mov	r1, r4
 8005012:	f7ff ff5f 	bl	8004ed4 <__sflush_r>
 8005016:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005018:	07da      	lsls	r2, r3, #31
 800501a:	4605      	mov	r5, r0
 800501c:	d4e4      	bmi.n	8004fe8 <_fflush_r+0xc>
 800501e:	89a3      	ldrh	r3, [r4, #12]
 8005020:	059b      	lsls	r3, r3, #22
 8005022:	d4e1      	bmi.n	8004fe8 <_fflush_r+0xc>
 8005024:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005026:	f7ff fa35 	bl	8004494 <__retarget_lock_release_recursive>
 800502a:	e7dd      	b.n	8004fe8 <_fflush_r+0xc>

0800502c <__swhatbuf_r>:
 800502c:	b570      	push	{r4, r5, r6, lr}
 800502e:	460c      	mov	r4, r1
 8005030:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005034:	2900      	cmp	r1, #0
 8005036:	b096      	sub	sp, #88	@ 0x58
 8005038:	4615      	mov	r5, r2
 800503a:	461e      	mov	r6, r3
 800503c:	da0d      	bge.n	800505a <__swhatbuf_r+0x2e>
 800503e:	89a3      	ldrh	r3, [r4, #12]
 8005040:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005044:	f04f 0100 	mov.w	r1, #0
 8005048:	bf14      	ite	ne
 800504a:	2340      	movne	r3, #64	@ 0x40
 800504c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005050:	2000      	movs	r0, #0
 8005052:	6031      	str	r1, [r6, #0]
 8005054:	602b      	str	r3, [r5, #0]
 8005056:	b016      	add	sp, #88	@ 0x58
 8005058:	bd70      	pop	{r4, r5, r6, pc}
 800505a:	466a      	mov	r2, sp
 800505c:	f000 f862 	bl	8005124 <_fstat_r>
 8005060:	2800      	cmp	r0, #0
 8005062:	dbec      	blt.n	800503e <__swhatbuf_r+0x12>
 8005064:	9901      	ldr	r1, [sp, #4]
 8005066:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800506a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800506e:	4259      	negs	r1, r3
 8005070:	4159      	adcs	r1, r3
 8005072:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005076:	e7eb      	b.n	8005050 <__swhatbuf_r+0x24>

08005078 <__smakebuf_r>:
 8005078:	898b      	ldrh	r3, [r1, #12]
 800507a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800507c:	079d      	lsls	r5, r3, #30
 800507e:	4606      	mov	r6, r0
 8005080:	460c      	mov	r4, r1
 8005082:	d507      	bpl.n	8005094 <__smakebuf_r+0x1c>
 8005084:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005088:	6023      	str	r3, [r4, #0]
 800508a:	6123      	str	r3, [r4, #16]
 800508c:	2301      	movs	r3, #1
 800508e:	6163      	str	r3, [r4, #20]
 8005090:	b003      	add	sp, #12
 8005092:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005094:	ab01      	add	r3, sp, #4
 8005096:	466a      	mov	r2, sp
 8005098:	f7ff ffc8 	bl	800502c <__swhatbuf_r>
 800509c:	9f00      	ldr	r7, [sp, #0]
 800509e:	4605      	mov	r5, r0
 80050a0:	4639      	mov	r1, r7
 80050a2:	4630      	mov	r0, r6
 80050a4:	f7ff fa64 	bl	8004570 <_malloc_r>
 80050a8:	b948      	cbnz	r0, 80050be <__smakebuf_r+0x46>
 80050aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80050ae:	059a      	lsls	r2, r3, #22
 80050b0:	d4ee      	bmi.n	8005090 <__smakebuf_r+0x18>
 80050b2:	f023 0303 	bic.w	r3, r3, #3
 80050b6:	f043 0302 	orr.w	r3, r3, #2
 80050ba:	81a3      	strh	r3, [r4, #12]
 80050bc:	e7e2      	b.n	8005084 <__smakebuf_r+0xc>
 80050be:	89a3      	ldrh	r3, [r4, #12]
 80050c0:	6020      	str	r0, [r4, #0]
 80050c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80050c6:	81a3      	strh	r3, [r4, #12]
 80050c8:	9b01      	ldr	r3, [sp, #4]
 80050ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80050ce:	b15b      	cbz	r3, 80050e8 <__smakebuf_r+0x70>
 80050d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80050d4:	4630      	mov	r0, r6
 80050d6:	f000 f837 	bl	8005148 <_isatty_r>
 80050da:	b128      	cbz	r0, 80050e8 <__smakebuf_r+0x70>
 80050dc:	89a3      	ldrh	r3, [r4, #12]
 80050de:	f023 0303 	bic.w	r3, r3, #3
 80050e2:	f043 0301 	orr.w	r3, r3, #1
 80050e6:	81a3      	strh	r3, [r4, #12]
 80050e8:	89a3      	ldrh	r3, [r4, #12]
 80050ea:	431d      	orrs	r5, r3
 80050ec:	81a5      	strh	r5, [r4, #12]
 80050ee:	e7cf      	b.n	8005090 <__smakebuf_r+0x18>

080050f0 <memmove>:
 80050f0:	4288      	cmp	r0, r1
 80050f2:	b510      	push	{r4, lr}
 80050f4:	eb01 0402 	add.w	r4, r1, r2
 80050f8:	d902      	bls.n	8005100 <memmove+0x10>
 80050fa:	4284      	cmp	r4, r0
 80050fc:	4623      	mov	r3, r4
 80050fe:	d807      	bhi.n	8005110 <memmove+0x20>
 8005100:	1e43      	subs	r3, r0, #1
 8005102:	42a1      	cmp	r1, r4
 8005104:	d008      	beq.n	8005118 <memmove+0x28>
 8005106:	f811 2b01 	ldrb.w	r2, [r1], #1
 800510a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800510e:	e7f8      	b.n	8005102 <memmove+0x12>
 8005110:	4402      	add	r2, r0
 8005112:	4601      	mov	r1, r0
 8005114:	428a      	cmp	r2, r1
 8005116:	d100      	bne.n	800511a <memmove+0x2a>
 8005118:	bd10      	pop	{r4, pc}
 800511a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800511e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005122:	e7f7      	b.n	8005114 <memmove+0x24>

08005124 <_fstat_r>:
 8005124:	b538      	push	{r3, r4, r5, lr}
 8005126:	4d07      	ldr	r5, [pc, #28]	@ (8005144 <_fstat_r+0x20>)
 8005128:	2300      	movs	r3, #0
 800512a:	4604      	mov	r4, r0
 800512c:	4608      	mov	r0, r1
 800512e:	4611      	mov	r1, r2
 8005130:	602b      	str	r3, [r5, #0]
 8005132:	f7fb ff18 	bl	8000f66 <_fstat>
 8005136:	1c43      	adds	r3, r0, #1
 8005138:	d102      	bne.n	8005140 <_fstat_r+0x1c>
 800513a:	682b      	ldr	r3, [r5, #0]
 800513c:	b103      	cbz	r3, 8005140 <_fstat_r+0x1c>
 800513e:	6023      	str	r3, [r4, #0]
 8005140:	bd38      	pop	{r3, r4, r5, pc}
 8005142:	bf00      	nop
 8005144:	200002b4 	.word	0x200002b4

08005148 <_isatty_r>:
 8005148:	b538      	push	{r3, r4, r5, lr}
 800514a:	4d06      	ldr	r5, [pc, #24]	@ (8005164 <_isatty_r+0x1c>)
 800514c:	2300      	movs	r3, #0
 800514e:	4604      	mov	r4, r0
 8005150:	4608      	mov	r0, r1
 8005152:	602b      	str	r3, [r5, #0]
 8005154:	f7fb ff17 	bl	8000f86 <_isatty>
 8005158:	1c43      	adds	r3, r0, #1
 800515a:	d102      	bne.n	8005162 <_isatty_r+0x1a>
 800515c:	682b      	ldr	r3, [r5, #0]
 800515e:	b103      	cbz	r3, 8005162 <_isatty_r+0x1a>
 8005160:	6023      	str	r3, [r4, #0]
 8005162:	bd38      	pop	{r3, r4, r5, pc}
 8005164:	200002b4 	.word	0x200002b4

08005168 <_sbrk_r>:
 8005168:	b538      	push	{r3, r4, r5, lr}
 800516a:	4d06      	ldr	r5, [pc, #24]	@ (8005184 <_sbrk_r+0x1c>)
 800516c:	2300      	movs	r3, #0
 800516e:	4604      	mov	r4, r0
 8005170:	4608      	mov	r0, r1
 8005172:	602b      	str	r3, [r5, #0]
 8005174:	f7fb ff20 	bl	8000fb8 <_sbrk>
 8005178:	1c43      	adds	r3, r0, #1
 800517a:	d102      	bne.n	8005182 <_sbrk_r+0x1a>
 800517c:	682b      	ldr	r3, [r5, #0]
 800517e:	b103      	cbz	r3, 8005182 <_sbrk_r+0x1a>
 8005180:	6023      	str	r3, [r4, #0]
 8005182:	bd38      	pop	{r3, r4, r5, pc}
 8005184:	200002b4 	.word	0x200002b4

08005188 <memcpy>:
 8005188:	440a      	add	r2, r1
 800518a:	4291      	cmp	r1, r2
 800518c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005190:	d100      	bne.n	8005194 <memcpy+0xc>
 8005192:	4770      	bx	lr
 8005194:	b510      	push	{r4, lr}
 8005196:	f811 4b01 	ldrb.w	r4, [r1], #1
 800519a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800519e:	4291      	cmp	r1, r2
 80051a0:	d1f9      	bne.n	8005196 <memcpy+0xe>
 80051a2:	bd10      	pop	{r4, pc}

080051a4 <_realloc_r>:
 80051a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80051a8:	4607      	mov	r7, r0
 80051aa:	4614      	mov	r4, r2
 80051ac:	460d      	mov	r5, r1
 80051ae:	b921      	cbnz	r1, 80051ba <_realloc_r+0x16>
 80051b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80051b4:	4611      	mov	r1, r2
 80051b6:	f7ff b9db 	b.w	8004570 <_malloc_r>
 80051ba:	b92a      	cbnz	r2, 80051c8 <_realloc_r+0x24>
 80051bc:	f7ff f96c 	bl	8004498 <_free_r>
 80051c0:	4625      	mov	r5, r4
 80051c2:	4628      	mov	r0, r5
 80051c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80051c8:	f000 f81a 	bl	8005200 <_malloc_usable_size_r>
 80051cc:	4284      	cmp	r4, r0
 80051ce:	4606      	mov	r6, r0
 80051d0:	d802      	bhi.n	80051d8 <_realloc_r+0x34>
 80051d2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80051d6:	d8f4      	bhi.n	80051c2 <_realloc_r+0x1e>
 80051d8:	4621      	mov	r1, r4
 80051da:	4638      	mov	r0, r7
 80051dc:	f7ff f9c8 	bl	8004570 <_malloc_r>
 80051e0:	4680      	mov	r8, r0
 80051e2:	b908      	cbnz	r0, 80051e8 <_realloc_r+0x44>
 80051e4:	4645      	mov	r5, r8
 80051e6:	e7ec      	b.n	80051c2 <_realloc_r+0x1e>
 80051e8:	42b4      	cmp	r4, r6
 80051ea:	4622      	mov	r2, r4
 80051ec:	4629      	mov	r1, r5
 80051ee:	bf28      	it	cs
 80051f0:	4632      	movcs	r2, r6
 80051f2:	f7ff ffc9 	bl	8005188 <memcpy>
 80051f6:	4629      	mov	r1, r5
 80051f8:	4638      	mov	r0, r7
 80051fa:	f7ff f94d 	bl	8004498 <_free_r>
 80051fe:	e7f1      	b.n	80051e4 <_realloc_r+0x40>

08005200 <_malloc_usable_size_r>:
 8005200:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005204:	1f18      	subs	r0, r3, #4
 8005206:	2b00      	cmp	r3, #0
 8005208:	bfbc      	itt	lt
 800520a:	580b      	ldrlt	r3, [r1, r0]
 800520c:	18c0      	addlt	r0, r0, r3
 800520e:	4770      	bx	lr

08005210 <_init>:
 8005210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005212:	bf00      	nop
 8005214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005216:	bc08      	pop	{r3}
 8005218:	469e      	mov	lr, r3
 800521a:	4770      	bx	lr

0800521c <_fini>:
 800521c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800521e:	bf00      	nop
 8005220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005222:	bc08      	pop	{r3}
 8005224:	469e      	mov	lr, r3
 8005226:	4770      	bx	lr
