//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-37061995
// Cuda compilation tools, release 13.1, V13.1.115
// Based on NVVM 21.0.0
//

.version 9.1
.target sm_120
.address_size 64

	// .globl	spike_classify_emit

.visible .entry spike_classify_emit(
	.param .u64 .ptr .align 1 spike_classify_emit_param_0,
	.param .u64 .ptr .align 1 spike_classify_emit_param_1,
	.param .u64 .ptr .align 1 spike_classify_emit_param_2,
	.param .u64 .ptr .align 1 spike_classify_emit_param_3,
	.param .u64 .ptr .align 1 spike_classify_emit_param_4,
	.param .u64 .ptr .align 1 spike_classify_emit_param_5,
	.param .u64 .ptr .align 1 spike_classify_emit_param_6,
	.param .f32 spike_classify_emit_param_7,
	.param .f32 spike_classify_emit_param_8,
	.param .f32 spike_classify_emit_param_9,
	.param .u32 spike_classify_emit_param_10,
	.param .u32 spike_classify_emit_param_11,
	.param .u32 spike_classify_emit_param_12,
	.param .f32 spike_classify_emit_param_13,
	.param .u32 spike_classify_emit_param_14,
	.param .u32 spike_classify_emit_param_15
)
{
	.reg .pred 	%p<6>;
	.reg .b32 	%r<32>;
	.reg .b64 	%rd<26>;

	ld.param.b64 	%rd1, [spike_classify_emit_param_0];
	ld.param.b64 	%rd2, [spike_classify_emit_param_1];
	ld.param.b64 	%rd3, [spike_classify_emit_param_2];
	ld.param.b64 	%rd4, [spike_classify_emit_param_3];
	ld.param.b64 	%rd5, [spike_classify_emit_param_5];
	ld.param.b64 	%rd6, [spike_classify_emit_param_6];
	ld.param.b32 	%r7, [spike_classify_emit_param_7];
	ld.param.b32 	%r8, [spike_classify_emit_param_8];
	ld.param.b32 	%r9, [spike_classify_emit_param_9];
	ld.param.b32 	%r10, [spike_classify_emit_param_10];
	ld.param.b32 	%r14, [spike_classify_emit_param_11];
	ld.param.b32 	%r11, [spike_classify_emit_param_12];
	ld.param.b32 	%r12, [spike_classify_emit_param_14];
	ld.param.b32 	%r13, [spike_classify_emit_param_15];
	mov.u32 	%r15, %ctaid.x;
	mov.u32 	%r16, %ntid.x;
	mov.u32 	%r17, %tid.x;
	mad.lo.s32 	%r1, %r15, %r16, %r17;
	setp.ge.u32 	%p1, %r1, %r14;
	@%p1 bra 	$L__BB0_5;
	cvta.to.global.u64 	%rd7, %rd1;
	cvta.to.global.u64 	%rd8, %rd3;
	mul.wide.u32 	%rd9, %r1, 4;
	add.s64 	%rd10, %rd7, %rd9;
	ld.global.nc.b32 	%r2, [%rd10];
	sub.ftz.f32 	%r3, %r9, %r2;
	add.s64 	%rd11, %rd8, %rd9;
	ld.global.nc.b32 	%r18, [%rd11];
	add.ftz.f32 	%r19, %r7, %r18;
	add.ftz.f32 	%r4, %r8, %r18;
	setp.le.ftz.f32 	%p2, %r3, %r19;
	@%p2 bra 	$L__BB0_5;
	cvta.to.global.u64 	%rd12, %rd4;
	add.s64 	%rd14, %rd12, %rd9;
	ld.global.nc.b32 	%r5, [%rd14];
	setp.leu.ftz.f32 	%p3, %r3, %r4;
	@%p3 bra 	$L__BB0_5;
	cvta.to.global.u64 	%rd15, %rd6;
	atom.global.add.u32 	%r6, [%rd15], 1;
	setp.ge.u32 	%p4, %r6, %r13;
	@%p4 bra 	$L__BB0_5;
	cvta.to.global.u64 	%rd16, %rd2;
	setp.lt.u32 	%p5, %r5, %r10;
	cvt.rn.f32.u32 	%r20, %r5;
	min.ftz.f32 	%r21, %r20, 0f41200000;
	fma.rn.ftz.f32 	%r22, %r21, 0f3F000000, 0f3F800000;
	selp.f32 	%r23, 0f3F800000, %r22, %p5;
	mul.ftz.f32 	%r24, %r3, %r23;
	mul.lo.s32 	%r25, %r1, 3;
	mul.wide.u32 	%rd17, %r25, 4;
	add.s64 	%rd18, %rd16, %rd17;
	ld.global.nc.b32 	%r26, [%rd18];
	add.s32 	%r27, %r25, 1;
	mul.wide.u32 	%rd19, %r27, 4;
	add.s64 	%rd20, %rd16, %rd19;
	ld.global.nc.b32 	%r28, [%rd20];
	add.s32 	%r29, %r25, 2;
	mul.wide.u32 	%rd21, %r29, 4;
	add.s64 	%rd22, %rd16, %rd21;
	ld.global.nc.b32 	%r30, [%rd22];
	selp.b32 	%r31, 0, %r5, %p5;
	cvta.to.global.u64 	%rd23, %rd5;
	mul.wide.u32 	%rd24, %r6, 92;
	add.s64 	%rd25, %rd23, %rd24;
	st.global.b32 	[%rd25], %r11;
	st.global.b32 	[%rd25+4], %r1;
	st.global.b32 	[%rd25+8], %r26;
	st.global.b32 	[%rd25+12], %r28;
	st.global.b32 	[%rd25+16], %r30;
	st.global.b32 	[%rd25+20], %r24;
	st.global.b32 	[%rd25+24], -1;
	st.global.b32 	[%rd25+28], -1;
	st.global.b32 	[%rd25+32], -1;
	st.global.b32 	[%rd25+36], -1;
	st.global.b32 	[%rd25+40], -1;
	st.global.b32 	[%rd25+44], -1;
	st.global.b32 	[%rd25+48], -1;
	st.global.b32 	[%rd25+52], -1;
	st.global.b32 	[%rd25+56], 0;
	st.global.b32 	[%rd25+60], 2;
	st.global.b32 	[%rd25+64], 0;
	st.global.b32 	[%rd25+68], -1;
	st.global.b32 	[%rd25+72], -1;
	st.global.b32 	[%rd25+76], %r2;
	st.global.b32 	[%rd25+80], 0;
	st.global.b32 	[%rd25+84], %r31;
	st.global.b32 	[%rd25+88], %r12;
$L__BB0_5:
	ret;

}
	// .globl	stdp_update_thresholds
.visible .entry stdp_update_thresholds(
	.param .u64 .ptr .align 1 stdp_update_thresholds_param_0,
	.param .u64 .ptr .align 1 stdp_update_thresholds_param_1,
	.param .u64 .ptr .align 1 stdp_update_thresholds_param_2,
	.param .f32 stdp_update_thresholds_param_3,
	.param .f32 stdp_update_thresholds_param_4,
	.param .f32 stdp_update_thresholds_param_5,
	.param .u32 stdp_update_thresholds_param_6,
	.param .u32 stdp_update_thresholds_param_7,
	.param .f32 stdp_update_thresholds_param_8
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<25>;
	.reg .b64 	%rd<12>;

	ld.param.b64 	%rd2, [stdp_update_thresholds_param_0];
	ld.param.b64 	%rd3, [stdp_update_thresholds_param_1];
	ld.param.b64 	%rd4, [stdp_update_thresholds_param_2];
	ld.param.b32 	%r7, [stdp_update_thresholds_param_3];
	ld.param.b32 	%r8, [stdp_update_thresholds_param_4];
	ld.param.b32 	%r9, [stdp_update_thresholds_param_5];
	ld.param.b32 	%r10, [stdp_update_thresholds_param_6];
	ld.param.b32 	%r12, [stdp_update_thresholds_param_7];
	ld.param.b32 	%r11, [stdp_update_thresholds_param_8];
	mov.u32 	%r13, %ctaid.x;
	mov.u32 	%r14, %ntid.x;
	mov.u32 	%r15, %tid.x;
	mad.lo.s32 	%r1, %r13, %r14, %r15;
	setp.ge.u32 	%p1, %r1, %r12;
	@%p1 bra 	$L__BB1_6;
	cvta.to.global.u64 	%rd5, %rd2;
	cvta.to.global.u64 	%rd6, %rd3;
	mul.wide.u32 	%rd7, %r1, 4;
	add.s64 	%rd8, %rd6, %rd7;
	ld.global.nc.b32 	%r16, [%rd8];
	sub.ftz.f32 	%r17, %r8, %r16;
	add.s64 	%rd1, %rd5, %rd7;
	ld.global.b32 	%r2, [%rd1];
	add.ftz.f32 	%r18, %r7, %r2;
	setp.le.ftz.f32 	%p2, %r17, %r18;
	@%p2 bra 	$L__BB1_6;
	cvta.to.global.u64 	%rd9, %rd4;
	add.s64 	%rd11, %rd9, %rd7;
	ld.global.nc.b32 	%r3, [%rd11];
	setp.ne.s32 	%p3, %r3, 0;
	@%p3 bra 	$L__BB1_4;
	add.ftz.f32 	%r24, %r9, %r2;
	bra.uni 	$L__BB1_5;
$L__BB1_4:
	setp.lt.u32 	%p4, %r3, %r10;
	fma.rn.ftz.f32 	%r19, %r9, 0fBF000000, %r2;
	selp.f32 	%r24, %r2, %r19, %p4;
$L__BB1_5:
	mul.ftz.f32 	%r20, %r11, 0fBF666666;
	mul.ftz.f32 	%r21, %r11, 0f40800000;
	max.ftz.f32 	%r22, %r24, %r20;
	min.ftz.f32 	%r23, %r22, %r21;
	st.global.b32 	[%rd1], %r23;
$L__BB1_6:
	ret;

}
	// .globl	reset_fused_buffers
.visible .entry reset_fused_buffers(
	.param .u64 .ptr .align 1 reset_fused_buffers_param_0,
	.param .u64 .ptr .align 1 reset_fused_buffers_param_1,
	.param .u32 reset_fused_buffers_param_2
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<8>;

	ld.param.b64 	%rd1, [reset_fused_buffers_param_0];
	ld.param.b64 	%rd2, [reset_fused_buffers_param_1];
	ld.param.b32 	%r2, [reset_fused_buffers_param_2];
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %ntid.x;
	mov.u32 	%r5, %tid.x;
	mad.lo.s32 	%r1, %r3, %r4, %r5;
	setp.ge.u32 	%p1, %r1, %r2;
	@%p1 bra 	$L__BB2_2;
	cvta.to.global.u64 	%rd3, %rd1;
	cvta.to.global.u64 	%rd4, %rd2;
	mul.wide.u32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd3, %rd5;
	st.global.b32 	[%rd6], 0;
	add.s64 	%rd7, %rd4, %rd5;
	st.global.b32 	[%rd7], 0;
$L__BB2_2:
	ret;

}
