<def f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='211' ll='214'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='238'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='249' c='_ZN4llvm18TargetRegisterInfoC1EPKNS_22TargetRegisterInfoDescEPKPKNS_19TargetRegisterClassES8_PKPKcPKNS_11LaneBitmaskESD_PKNS0_12RegClassInfoEj'/>
<size>8</size>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='209'>/// Extra information, not in MCRegisterDesc, about registers.
/// These are used by codegen, not by MC.</doc>
<mbr r='llvm::TargetRegisterInfoDesc::CostPerUse' o='0' t='unsigned int'/>
<mbr r='llvm::TargetRegisterInfoDesc::inAllocatableClass' o='32' t='bool'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='52' c='_ZN4llvm18TargetRegisterInfoC1EPKNS_22TargetRegisterInfoDescEPKPKNS_19TargetRegisterClassES8_PKPKcPKNS_11LaneBitmaskESD_PKNS0_12RegClassInfoEj'/>
<size>8</size>
