$date
	Sun Oct 23 09:28:25 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#543757
b1011 !
1"
#543758
b1011 &
b1011 %
1$
#543759
0"
#543762
b100010 &
b100010 %
#543766
b10001 &
b10001 %
#543770
b110100 &
b110100 %
#543774
b11010 &
b11010 %
#543778
b1101 &
b1101 %
#543782
b101000 &
b101000 %
#543786
b10100 &
b10100 %
#543790
b1010 &
b1010 %
#543794
b101 &
b101 %
#543798
b10000 &
b10000 %
#543802
b1000 &
b1000 %
#543806
b100 &
b100 %
#543810
b10 &
b10 %
#543814
b1 &
1#
b1 %
#543818
b0 &
b0 %
0#
0$
#1610964
b1 !
1"
#1610966
b1 &
b1 %
1$
#1610967
0"
#1610970
1#
#1610974
b0 &
0#
b0 %
0$
#2614678
b10001 &
b10001 %
1$
b10001 !
1"
#2614679
0"
#2614682
b110100 &
b110100 %
#2614686
b11010 &
b11010 %
#2614690
b1101 &
b1101 %
#2614694
b101000 &
b101000 %
#2614698
b10100 &
b10100 %
#2614702
b1010 &
b1010 %
#2614706
b101 &
b101 %
#2614710
b10000 &
b10000 %
#2614714
b1000 &
b1000 %
#2614718
b100 &
b100 %
#2614722
b10 &
b10 %
#2614726
b1 &
1#
b1 %
#2614730
b0 &
b0 %
0#
0$
#4500012
