// Seed: 1540655265
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output tri id_2,
    output wand id_3,
    input wire id_4#(1),
    input wire id_5,
    input supply1 id_6,
    input tri1 id_7
);
  assign id_2 = id_1;
  wire id_9, id_10;
  wire id_11;
endmodule
module module_1 (
    output wire id_0,
    output supply1 id_1,
    input tri1 id_2,
    input wire id_3,
    input tri1 id_4,
    input wire id_5,
    input uwire id_6,
    input tri0 id_7
);
  module_0(
      id_2, id_5, id_0, id_0, id_6, id_4, id_5, id_6
  );
endmodule
