// Seed: 2619992453
`define pp_0 0
`timescale 1ps / 1ps `timescale 1ps / 1 ps
module module_0;
  assign id_0 = id_0;
  always @(posedge 'h0) begin
    SystemTFIdentifier();
  end
  logic id_1;
  initial begin
    id_1 = id_1;
    SystemTFIdentifier(id_1, id_1);
  end
endmodule
