Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/dan/Desktop/rs_vhdl/RSDecoderTb_isim_beh.exe -prj /home/dan/Desktop/rs_vhdl/RSDecoderTb_beh.prj work.RSDecoderTb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/dan/Desktop/rs_vhdl/src/ReedSolomon_package.vhd" into library work
Parsing VHDL file "/home/dan/Desktop/rs_vhdl/src/datapath/Mux.vhd" into library work
Parsing VHDL file "/home/dan/Desktop/rs_vhdl/src/datapath/FullAdder.vhd" into library work
Parsing VHDL file "/home/dan/Desktop/rs_vhdl/src/datapath/SymbolPowerEncoder.vhd" into library work
Parsing VHDL file "/home/dan/Desktop/rs_vhdl/src/datapath/SymbolPowerDecoder.vhd" into library work
Parsing VHDL file "/home/dan/Desktop/rs_vhdl/src/datapath/AdderModulo.vhd" into library work
Parsing VHDL file "/home/dan/Desktop/rs_vhdl/src/datapath/SymbolRegister.vhd" into library work
Parsing VHDL file "/home/dan/Desktop/rs_vhdl/src/datapath/GfSum.vhd" into library work
Parsing VHDL file "/home/dan/Desktop/rs_vhdl/src/datapath/GfMul.vhd" into library work
Parsing VHDL file "/home/dan/Desktop/rs_vhdl/src/Decoder.vhd" into library work
Parsing VHDL file "/home/dan/Desktop/rs_vhdl/src/decoder_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 87708 KB
Fuse CPU Usage: 1030 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package reedsolomon_package
Compiling architecture rtl of entity SymbolRegister [symbolregister_default]
Compiling architecture rtl of entity SymbolPowerEncoder [symbolpowerencoder_default]
Compiling architecture rtl of entity FullAdder [fulladder_default]
Compiling architecture rtl of entity Mux [mux_default]
Compiling architecture rtl of entity AdderModulo [addermodulo_default]
Compiling architecture rtl of entity SymbolPowerDecoder [symbolpowerdecoder_default]
Compiling architecture rtl of entity GfMul [gfmul_default]
Compiling architecture rtl of entity GfSum [gfsum_default]
Compiling architecture rtl of entity RSDecoder [rsdecoder_default]
Compiling architecture sim of entity rsdecodertb
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 25 VHDL Units
Built simulation executable /home/dan/Desktop/rs_vhdl/RSDecoderTb_isim_beh.exe
Fuse Memory Usage: 665920 KB
Fuse CPU Usage: 1200 ms
GCC CPU Usage: 1290 ms
