library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity ROM is
	port(clk     : in std_logic;
		  address : in std_logic_vector(3 downto 0);
		  money   : in std_logic_vector(5 downto 0);
		  dataOut : out std_logic_vector(9 downto 0)
		  blocked : out std_logic);
end ROM;

architecture Behavioral of ROM is

	subtype TDataWord is std_logic_vector(9 downto 0);
	type TROM is array (0 to 10) of TDataWord;
	constant c_memory: TROM := ("0000000000", "0000000001", "0000000011", "0000000111",
	"0000001111", "0000011111", "0000111111", "0001111111", "0011111111", "0111111111", "1111111111");
begin 
process(clk)
	if(rising_edge(clk)) then 
		address <= unsigned(money)/"101";
		dataOut <= unsigned(address);
	end if;
end process;
end Behavioral;
	