
display_new.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000649c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005d8  0800662c  0800662c  0001662c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c04  08006c04  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08006c04  08006c04  00016c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c0c  08006c0c  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c0c  08006c0c  00016c0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006c10  08006c10  00016c10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08006c14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002e38  20000078  08006c8c  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002eb0  08006c8c  00022eb0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012487  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b83  00000000  00000000  0003252f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f70  00000000  00000000  000350b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000e78  00000000  00000000  00036028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002388f  00000000  00000000  00036ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014067  00000000  00000000  0005a72f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cd2a0  00000000  00000000  0006e796  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0013ba36  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004848  00000000  00000000  0013ba88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006614 	.word	0x08006614

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	08006614 	.word	0x08006614

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b974 	b.w	8000590 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	468e      	mov	lr, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14d      	bne.n	800036a <__udivmoddi4+0xaa>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4694      	mov	ip, r2
 80002d2:	d969      	bls.n	80003a8 <__udivmoddi4+0xe8>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b152      	cbz	r2, 80002f0 <__udivmoddi4+0x30>
 80002da:	fa01 f302 	lsl.w	r3, r1, r2
 80002de:	f1c2 0120 	rsb	r1, r2, #32
 80002e2:	fa20 f101 	lsr.w	r1, r0, r1
 80002e6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002ea:	ea41 0e03 	orr.w	lr, r1, r3
 80002ee:	4094      	lsls	r4, r2
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	0c21      	lsrs	r1, r4, #16
 80002f6:	fbbe f6f8 	udiv	r6, lr, r8
 80002fa:	fa1f f78c 	uxth.w	r7, ip
 80002fe:	fb08 e316 	mls	r3, r8, r6, lr
 8000302:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000306:	fb06 f107 	mul.w	r1, r6, r7
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f106 30ff 	add.w	r0, r6, #4294967295
 8000316:	f080 811f 	bcs.w	8000558 <__udivmoddi4+0x298>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 811c 	bls.w	8000558 <__udivmoddi4+0x298>
 8000320:	3e02      	subs	r6, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a5b      	subs	r3, r3, r1
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb3 f0f8 	udiv	r0, r3, r8
 800032c:	fb08 3310 	mls	r3, r8, r0, r3
 8000330:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000334:	fb00 f707 	mul.w	r7, r0, r7
 8000338:	42a7      	cmp	r7, r4
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x92>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 33ff 	add.w	r3, r0, #4294967295
 8000344:	f080 810a 	bcs.w	800055c <__udivmoddi4+0x29c>
 8000348:	42a7      	cmp	r7, r4
 800034a:	f240 8107 	bls.w	800055c <__udivmoddi4+0x29c>
 800034e:	4464      	add	r4, ip
 8000350:	3802      	subs	r0, #2
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	1be4      	subs	r4, r4, r7
 8000358:	2600      	movs	r6, #0
 800035a:	b11d      	cbz	r5, 8000364 <__udivmoddi4+0xa4>
 800035c:	40d4      	lsrs	r4, r2
 800035e:	2300      	movs	r3, #0
 8000360:	e9c5 4300 	strd	r4, r3, [r5]
 8000364:	4631      	mov	r1, r6
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d909      	bls.n	8000382 <__udivmoddi4+0xc2>
 800036e:	2d00      	cmp	r5, #0
 8000370:	f000 80ef 	beq.w	8000552 <__udivmoddi4+0x292>
 8000374:	2600      	movs	r6, #0
 8000376:	e9c5 0100 	strd	r0, r1, [r5]
 800037a:	4630      	mov	r0, r6
 800037c:	4631      	mov	r1, r6
 800037e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000382:	fab3 f683 	clz	r6, r3
 8000386:	2e00      	cmp	r6, #0
 8000388:	d14a      	bne.n	8000420 <__udivmoddi4+0x160>
 800038a:	428b      	cmp	r3, r1
 800038c:	d302      	bcc.n	8000394 <__udivmoddi4+0xd4>
 800038e:	4282      	cmp	r2, r0
 8000390:	f200 80f9 	bhi.w	8000586 <__udivmoddi4+0x2c6>
 8000394:	1a84      	subs	r4, r0, r2
 8000396:	eb61 0303 	sbc.w	r3, r1, r3
 800039a:	2001      	movs	r0, #1
 800039c:	469e      	mov	lr, r3
 800039e:	2d00      	cmp	r5, #0
 80003a0:	d0e0      	beq.n	8000364 <__udivmoddi4+0xa4>
 80003a2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003a6:	e7dd      	b.n	8000364 <__udivmoddi4+0xa4>
 80003a8:	b902      	cbnz	r2, 80003ac <__udivmoddi4+0xec>
 80003aa:	deff      	udf	#255	; 0xff
 80003ac:	fab2 f282 	clz	r2, r2
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f040 8092 	bne.w	80004da <__udivmoddi4+0x21a>
 80003b6:	eba1 010c 	sub.w	r1, r1, ip
 80003ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003be:	fa1f fe8c 	uxth.w	lr, ip
 80003c2:	2601      	movs	r6, #1
 80003c4:	0c20      	lsrs	r0, r4, #16
 80003c6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ca:	fb07 1113 	mls	r1, r7, r3, r1
 80003ce:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d2:	fb0e f003 	mul.w	r0, lr, r3
 80003d6:	4288      	cmp	r0, r1
 80003d8:	d908      	bls.n	80003ec <__udivmoddi4+0x12c>
 80003da:	eb1c 0101 	adds.w	r1, ip, r1
 80003de:	f103 38ff 	add.w	r8, r3, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x12a>
 80003e4:	4288      	cmp	r0, r1
 80003e6:	f200 80cb 	bhi.w	8000580 <__udivmoddi4+0x2c0>
 80003ea:	4643      	mov	r3, r8
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003f4:	fb07 1110 	mls	r1, r7, r0, r1
 80003f8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000400:	45a6      	cmp	lr, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x156>
 8000404:	eb1c 0404 	adds.w	r4, ip, r4
 8000408:	f100 31ff 	add.w	r1, r0, #4294967295
 800040c:	d202      	bcs.n	8000414 <__udivmoddi4+0x154>
 800040e:	45a6      	cmp	lr, r4
 8000410:	f200 80bb 	bhi.w	800058a <__udivmoddi4+0x2ca>
 8000414:	4608      	mov	r0, r1
 8000416:	eba4 040e 	sub.w	r4, r4, lr
 800041a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800041e:	e79c      	b.n	800035a <__udivmoddi4+0x9a>
 8000420:	f1c6 0720 	rsb	r7, r6, #32
 8000424:	40b3      	lsls	r3, r6
 8000426:	fa22 fc07 	lsr.w	ip, r2, r7
 800042a:	ea4c 0c03 	orr.w	ip, ip, r3
 800042e:	fa20 f407 	lsr.w	r4, r0, r7
 8000432:	fa01 f306 	lsl.w	r3, r1, r6
 8000436:	431c      	orrs	r4, r3
 8000438:	40f9      	lsrs	r1, r7
 800043a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800043e:	fa00 f306 	lsl.w	r3, r0, r6
 8000442:	fbb1 f8f9 	udiv	r8, r1, r9
 8000446:	0c20      	lsrs	r0, r4, #16
 8000448:	fa1f fe8c 	uxth.w	lr, ip
 800044c:	fb09 1118 	mls	r1, r9, r8, r1
 8000450:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000454:	fb08 f00e 	mul.w	r0, r8, lr
 8000458:	4288      	cmp	r0, r1
 800045a:	fa02 f206 	lsl.w	r2, r2, r6
 800045e:	d90b      	bls.n	8000478 <__udivmoddi4+0x1b8>
 8000460:	eb1c 0101 	adds.w	r1, ip, r1
 8000464:	f108 3aff 	add.w	sl, r8, #4294967295
 8000468:	f080 8088 	bcs.w	800057c <__udivmoddi4+0x2bc>
 800046c:	4288      	cmp	r0, r1
 800046e:	f240 8085 	bls.w	800057c <__udivmoddi4+0x2bc>
 8000472:	f1a8 0802 	sub.w	r8, r8, #2
 8000476:	4461      	add	r1, ip
 8000478:	1a09      	subs	r1, r1, r0
 800047a:	b2a4      	uxth	r4, r4
 800047c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000480:	fb09 1110 	mls	r1, r9, r0, r1
 8000484:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000488:	fb00 fe0e 	mul.w	lr, r0, lr
 800048c:	458e      	cmp	lr, r1
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1e2>
 8000490:	eb1c 0101 	adds.w	r1, ip, r1
 8000494:	f100 34ff 	add.w	r4, r0, #4294967295
 8000498:	d26c      	bcs.n	8000574 <__udivmoddi4+0x2b4>
 800049a:	458e      	cmp	lr, r1
 800049c:	d96a      	bls.n	8000574 <__udivmoddi4+0x2b4>
 800049e:	3802      	subs	r0, #2
 80004a0:	4461      	add	r1, ip
 80004a2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004a6:	fba0 9402 	umull	r9, r4, r0, r2
 80004aa:	eba1 010e 	sub.w	r1, r1, lr
 80004ae:	42a1      	cmp	r1, r4
 80004b0:	46c8      	mov	r8, r9
 80004b2:	46a6      	mov	lr, r4
 80004b4:	d356      	bcc.n	8000564 <__udivmoddi4+0x2a4>
 80004b6:	d053      	beq.n	8000560 <__udivmoddi4+0x2a0>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x212>
 80004ba:	ebb3 0208 	subs.w	r2, r3, r8
 80004be:	eb61 010e 	sbc.w	r1, r1, lr
 80004c2:	fa01 f707 	lsl.w	r7, r1, r7
 80004c6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ca:	40f1      	lsrs	r1, r6
 80004cc:	431f      	orrs	r7, r3
 80004ce:	e9c5 7100 	strd	r7, r1, [r5]
 80004d2:	2600      	movs	r6, #0
 80004d4:	4631      	mov	r1, r6
 80004d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004da:	f1c2 0320 	rsb	r3, r2, #32
 80004de:	40d8      	lsrs	r0, r3
 80004e0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004e4:	fa21 f303 	lsr.w	r3, r1, r3
 80004e8:	4091      	lsls	r1, r2
 80004ea:	4301      	orrs	r1, r0
 80004ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004f0:	fa1f fe8c 	uxth.w	lr, ip
 80004f4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004f8:	fb07 3610 	mls	r6, r7, r0, r3
 80004fc:	0c0b      	lsrs	r3, r1, #16
 80004fe:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000502:	fb00 f60e 	mul.w	r6, r0, lr
 8000506:	429e      	cmp	r6, r3
 8000508:	fa04 f402 	lsl.w	r4, r4, r2
 800050c:	d908      	bls.n	8000520 <__udivmoddi4+0x260>
 800050e:	eb1c 0303 	adds.w	r3, ip, r3
 8000512:	f100 38ff 	add.w	r8, r0, #4294967295
 8000516:	d22f      	bcs.n	8000578 <__udivmoddi4+0x2b8>
 8000518:	429e      	cmp	r6, r3
 800051a:	d92d      	bls.n	8000578 <__udivmoddi4+0x2b8>
 800051c:	3802      	subs	r0, #2
 800051e:	4463      	add	r3, ip
 8000520:	1b9b      	subs	r3, r3, r6
 8000522:	b289      	uxth	r1, r1
 8000524:	fbb3 f6f7 	udiv	r6, r3, r7
 8000528:	fb07 3316 	mls	r3, r7, r6, r3
 800052c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000530:	fb06 f30e 	mul.w	r3, r6, lr
 8000534:	428b      	cmp	r3, r1
 8000536:	d908      	bls.n	800054a <__udivmoddi4+0x28a>
 8000538:	eb1c 0101 	adds.w	r1, ip, r1
 800053c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000540:	d216      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000542:	428b      	cmp	r3, r1
 8000544:	d914      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000546:	3e02      	subs	r6, #2
 8000548:	4461      	add	r1, ip
 800054a:	1ac9      	subs	r1, r1, r3
 800054c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000550:	e738      	b.n	80003c4 <__udivmoddi4+0x104>
 8000552:	462e      	mov	r6, r5
 8000554:	4628      	mov	r0, r5
 8000556:	e705      	b.n	8000364 <__udivmoddi4+0xa4>
 8000558:	4606      	mov	r6, r0
 800055a:	e6e3      	b.n	8000324 <__udivmoddi4+0x64>
 800055c:	4618      	mov	r0, r3
 800055e:	e6f8      	b.n	8000352 <__udivmoddi4+0x92>
 8000560:	454b      	cmp	r3, r9
 8000562:	d2a9      	bcs.n	80004b8 <__udivmoddi4+0x1f8>
 8000564:	ebb9 0802 	subs.w	r8, r9, r2
 8000568:	eb64 0e0c 	sbc.w	lr, r4, ip
 800056c:	3801      	subs	r0, #1
 800056e:	e7a3      	b.n	80004b8 <__udivmoddi4+0x1f8>
 8000570:	4646      	mov	r6, r8
 8000572:	e7ea      	b.n	800054a <__udivmoddi4+0x28a>
 8000574:	4620      	mov	r0, r4
 8000576:	e794      	b.n	80004a2 <__udivmoddi4+0x1e2>
 8000578:	4640      	mov	r0, r8
 800057a:	e7d1      	b.n	8000520 <__udivmoddi4+0x260>
 800057c:	46d0      	mov	r8, sl
 800057e:	e77b      	b.n	8000478 <__udivmoddi4+0x1b8>
 8000580:	3b02      	subs	r3, #2
 8000582:	4461      	add	r1, ip
 8000584:	e732      	b.n	80003ec <__udivmoddi4+0x12c>
 8000586:	4630      	mov	r0, r6
 8000588:	e709      	b.n	800039e <__udivmoddi4+0xde>
 800058a:	4464      	add	r4, ip
 800058c:	3802      	subs	r0, #2
 800058e:	e742      	b.n	8000416 <__udivmoddi4+0x156>

08000590 <__aeabi_idiv0>:
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop

08000594 <Init_LCD>:
void ili9488_fillRect(uint16_t x1, uint16_t y1, uint16_t w, uint16_t h, uint16_t color);
void delay_ms(__IO uint32_t nCount1);
void ili9488_set_coordinates(uint16_t x1,uint16_t y1, uint16_t x2,uint16_t y2);

void Init_LCD()
{
 8000594:	b580      	push	{r7, lr}
 8000596:	af00      	add	r7, sp, #0
	interrupt_initialize_priorities();		// initialize IRQ
 8000598:	f000 f806 	bl	80005a8 <interrupt_initialize_priorities>
	//*****************************************************************************
		iopins_ini();							// initialize IO pins
 800059c:	f000 f80c 	bl	80005b8 <iopins_ini>

	//*****************************************************************************
		initialize_ili9488();					// initialize LCD
 80005a0:	f000 fa12 	bl	80009c8 <initialize_ili9488>
}
 80005a4:	bf00      	nop
 80005a6:	bd80      	pop	{r7, pc}

080005a8 <interrupt_initialize_priorities>:

void interrupt_initialize_priorities()
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4); //4 bits for preemp priority 0 bit for sub priority
 80005ac:	2003      	movs	r0, #3
 80005ae:	f002 fdb3 	bl	8003118 <HAL_NVIC_SetPriorityGrouping>
}
 80005b2:	bf00      	nop
 80005b4:	bd80      	pop	{r7, pc}
	...

080005b8 <iopins_ini>:

void iopins_ini()
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b098      	sub	sp, #96	; 0x60
 80005bc:	af00      	add	r7, sp, #0

	 __GPIOC_CLK_ENABLE();
 80005be:	2300      	movs	r3, #0
 80005c0:	64bb      	str	r3, [r7, #72]	; 0x48
 80005c2:	4bac      	ldr	r3, [pc, #688]	; (8000874 <iopins_ini+0x2bc>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c6:	4aab      	ldr	r2, [pc, #684]	; (8000874 <iopins_ini+0x2bc>)
 80005c8:	f043 0304 	orr.w	r3, r3, #4
 80005cc:	6313      	str	r3, [r2, #48]	; 0x30
 80005ce:	4ba9      	ldr	r3, [pc, #676]	; (8000874 <iopins_ini+0x2bc>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d2:	f003 0304 	and.w	r3, r3, #4
 80005d6:	64bb      	str	r3, [r7, #72]	; 0x48
 80005d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
	 __GPIOD_CLK_ENABLE();
 80005da:	2300      	movs	r3, #0
 80005dc:	647b      	str	r3, [r7, #68]	; 0x44
 80005de:	4ba5      	ldr	r3, [pc, #660]	; (8000874 <iopins_ini+0x2bc>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	4aa4      	ldr	r2, [pc, #656]	; (8000874 <iopins_ini+0x2bc>)
 80005e4:	f043 0308 	orr.w	r3, r3, #8
 80005e8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ea:	4ba2      	ldr	r3, [pc, #648]	; (8000874 <iopins_ini+0x2bc>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ee:	f003 0308 	and.w	r3, r3, #8
 80005f2:	647b      	str	r3, [r7, #68]	; 0x44
 80005f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
	 __GPIOA_CLK_ENABLE();
 80005f6:	2300      	movs	r3, #0
 80005f8:	643b      	str	r3, [r7, #64]	; 0x40
 80005fa:	4b9e      	ldr	r3, [pc, #632]	; (8000874 <iopins_ini+0x2bc>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fe:	4a9d      	ldr	r2, [pc, #628]	; (8000874 <iopins_ini+0x2bc>)
 8000600:	f043 0301 	orr.w	r3, r3, #1
 8000604:	6313      	str	r3, [r2, #48]	; 0x30
 8000606:	4b9b      	ldr	r3, [pc, #620]	; (8000874 <iopins_ini+0x2bc>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060a:	f003 0301 	and.w	r3, r3, #1
 800060e:	643b      	str	r3, [r7, #64]	; 0x40
 8000610:	6c3b      	ldr	r3, [r7, #64]	; 0x40
	 __GPIOB_CLK_ENABLE();
 8000612:	2300      	movs	r3, #0
 8000614:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000616:	4b97      	ldr	r3, [pc, #604]	; (8000874 <iopins_ini+0x2bc>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061a:	4a96      	ldr	r2, [pc, #600]	; (8000874 <iopins_ini+0x2bc>)
 800061c:	f043 0302 	orr.w	r3, r3, #2
 8000620:	6313      	str	r3, [r2, #48]	; 0x30
 8000622:	4b94      	ldr	r3, [pc, #592]	; (8000874 <iopins_ini+0x2bc>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000626:	f003 0302 	and.w	r3, r3, #2
 800062a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800062c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
	GPIO_InitTypeDef GPIO_InitStruct;

    BUZZER_PORT_RCC();
 800062e:	2300      	movs	r3, #0
 8000630:	63bb      	str	r3, [r7, #56]	; 0x38
 8000632:	4b90      	ldr	r3, [pc, #576]	; (8000874 <iopins_ini+0x2bc>)
 8000634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000636:	4a8f      	ldr	r2, [pc, #572]	; (8000874 <iopins_ini+0x2bc>)
 8000638:	f043 0308 	orr.w	r3, r3, #8
 800063c:	6313      	str	r3, [r2, #48]	; 0x30
 800063e:	4b8d      	ldr	r3, [pc, #564]	; (8000874 <iopins_ini+0x2bc>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000642:	f003 0308 	and.w	r3, r3, #8
 8000646:	63bb      	str	r3, [r7, #56]	; 0x38
 8000648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
	GPIO_InitStruct.Pin = BUZZER;
 800064a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800064e:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000650:	2301      	movs	r3, #1
 8000652:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000654:	2300      	movs	r3, #0
 8000656:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(BUZZER_PORT, &GPIO_InitStruct);
 8000658:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800065c:	4619      	mov	r1, r3
 800065e:	4886      	ldr	r0, [pc, #536]	; (8000878 <iopins_ini+0x2c0>)
 8000660:	f002 fe2e 	bl	80032c0 <HAL_GPIO_Init>

    RS485DIR_PORT_RCC();
 8000664:	2300      	movs	r3, #0
 8000666:	637b      	str	r3, [r7, #52]	; 0x34
 8000668:	4b82      	ldr	r3, [pc, #520]	; (8000874 <iopins_ini+0x2bc>)
 800066a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066c:	4a81      	ldr	r2, [pc, #516]	; (8000874 <iopins_ini+0x2bc>)
 800066e:	f043 0301 	orr.w	r3, r3, #1
 8000672:	6313      	str	r3, [r2, #48]	; 0x30
 8000674:	4b7f      	ldr	r3, [pc, #508]	; (8000874 <iopins_ini+0x2bc>)
 8000676:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000678:	f003 0301 	and.w	r3, r3, #1
 800067c:	637b      	str	r3, [r7, #52]	; 0x34
 800067e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
	GPIO_InitStruct.Pin = RS485DIR;
 8000680:	2302      	movs	r3, #2
 8000682:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000684:	2301      	movs	r3, #1
 8000686:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000688:	2300      	movs	r3, #0
 800068a:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(RS485DIR_PORT, &GPIO_InitStruct);
 800068c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000690:	4619      	mov	r1, r3
 8000692:	487a      	ldr	r0, [pc, #488]	; (800087c <iopins_ini+0x2c4>)
 8000694:	f002 fe14 	bl	80032c0 <HAL_GPIO_Init>
//	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
//	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//	 HAL_GPIO_Init(LCD_BACKLIGHT_PORT, &GPIO_InitStruct);
//	HAL_GPIO_WritePin(LCD_BACKLIGHT_PORT,LCD_BACKLIGHT);

    LCD_CS_PORT_RCC();
 8000698:	2300      	movs	r3, #0
 800069a:	633b      	str	r3, [r7, #48]	; 0x30
 800069c:	4b75      	ldr	r3, [pc, #468]	; (8000874 <iopins_ini+0x2bc>)
 800069e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a0:	4a74      	ldr	r2, [pc, #464]	; (8000874 <iopins_ini+0x2bc>)
 80006a2:	f043 0308 	orr.w	r3, r3, #8
 80006a6:	6313      	str	r3, [r2, #48]	; 0x30
 80006a8:	4b72      	ldr	r3, [pc, #456]	; (8000874 <iopins_ini+0x2bc>)
 80006aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ac:	f003 0308 	and.w	r3, r3, #8
 80006b0:	633b      	str	r3, [r7, #48]	; 0x30
 80006b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	GPIO_InitStruct.Pin = LCD_CS;
 80006b4:	2380      	movs	r3, #128	; 0x80
 80006b6:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b8:	2301      	movs	r3, #1
 80006ba:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006bc:	2303      	movs	r3, #3
 80006be:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(LCD_CS_PORT, &GPIO_InitStruct);
 80006c0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80006c4:	4619      	mov	r1, r3
 80006c6:	486c      	ldr	r0, [pc, #432]	; (8000878 <iopins_ini+0x2c0>)
 80006c8:	f002 fdfa 	bl	80032c0 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(LCD_CS_PORT,LCD_CS,GPIO_PIN_SET);
 80006cc:	2201      	movs	r2, #1
 80006ce:	2180      	movs	r1, #128	; 0x80
 80006d0:	4869      	ldr	r0, [pc, #420]	; (8000878 <iopins_ini+0x2c0>)
 80006d2:	f002 ff91 	bl	80035f8 <HAL_GPIO_WritePin>

    LCD_RES_PORT_RCC();
 80006d6:	2300      	movs	r3, #0
 80006d8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80006da:	4b66      	ldr	r3, [pc, #408]	; (8000874 <iopins_ini+0x2bc>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006de:	4a65      	ldr	r2, [pc, #404]	; (8000874 <iopins_ini+0x2bc>)
 80006e0:	f043 0301 	orr.w	r3, r3, #1
 80006e4:	6313      	str	r3, [r2, #48]	; 0x30
 80006e6:	4b63      	ldr	r3, [pc, #396]	; (8000874 <iopins_ini+0x2bc>)
 80006e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ea:	f003 0301 	and.w	r3, r3, #1
 80006ee:	62fb      	str	r3, [r7, #44]	; 0x2c
 80006f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Pin = LCD_RES;
 80006f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006f6:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f8:	2301      	movs	r3, #1
 80006fa:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed =GPIO_SPEED_FREQ_VERY_HIGH;
 80006fc:	2303      	movs	r3, #3
 80006fe:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(LCD_RES_PORT, &GPIO_InitStruct);
 8000700:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000704:	4619      	mov	r1, r3
 8000706:	485d      	ldr	r0, [pc, #372]	; (800087c <iopins_ini+0x2c4>)
 8000708:	f002 fdda 	bl	80032c0 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(LCD_RES_PORT,LCD_RES,GPIO_PIN_RESET);
 800070c:	2200      	movs	r2, #0
 800070e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000712:	485a      	ldr	r0, [pc, #360]	; (800087c <iopins_ini+0x2c4>)
 8000714:	f002 ff70 	bl	80035f8 <HAL_GPIO_WritePin>
	delay_ms(50);
 8000718:	2032      	movs	r0, #50	; 0x32
 800071a:	f000 f9cf 	bl	8000abc <delay_ms>
	HAL_GPIO_WritePin(LCD_RES_PORT,LCD_RES,GPIO_PIN_SET);
 800071e:	2201      	movs	r2, #1
 8000720:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000724:	4855      	ldr	r0, [pc, #340]	; (800087c <iopins_ini+0x2c4>)
 8000726:	f002 ff67 	bl	80035f8 <HAL_GPIO_WritePin>

    LCD_DCX_PORT_RCC();
 800072a:	2300      	movs	r3, #0
 800072c:	62bb      	str	r3, [r7, #40]	; 0x28
 800072e:	4b51      	ldr	r3, [pc, #324]	; (8000874 <iopins_ini+0x2bc>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	4a50      	ldr	r2, [pc, #320]	; (8000874 <iopins_ini+0x2bc>)
 8000734:	f043 0308 	orr.w	r3, r3, #8
 8000738:	6313      	str	r3, [r2, #48]	; 0x30
 800073a:	4b4e      	ldr	r3, [pc, #312]	; (8000874 <iopins_ini+0x2bc>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073e:	f003 0308 	and.w	r3, r3, #8
 8000742:	62bb      	str	r3, [r7, #40]	; 0x28
 8000744:	6abb      	ldr	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pin = LCD_DCX;
 8000746:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800074a:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800074c:	2301      	movs	r3, #1
 800074e:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed =GPIO_SPEED_FREQ_VERY_HIGH;
 8000750:	2303      	movs	r3, #3
 8000752:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(LCD_DCX_PORT, &GPIO_InitStruct);
 8000754:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000758:	4619      	mov	r1, r3
 800075a:	4847      	ldr	r0, [pc, #284]	; (8000878 <iopins_ini+0x2c0>)
 800075c:	f002 fdb0 	bl	80032c0 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(LCD_DCX_PORT,LCD_DCX,GPIO_PIN_SET);
 8000760:	2201      	movs	r2, #1
 8000762:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000766:	4844      	ldr	r0, [pc, #272]	; (8000878 <iopins_ini+0x2c0>)
 8000768:	f002 ff46 	bl	80035f8 <HAL_GPIO_WritePin>

    FLASH_CS_PORT_RCC();
 800076c:	2300      	movs	r3, #0
 800076e:	627b      	str	r3, [r7, #36]	; 0x24
 8000770:	4b40      	ldr	r3, [pc, #256]	; (8000874 <iopins_ini+0x2bc>)
 8000772:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000774:	4a3f      	ldr	r2, [pc, #252]	; (8000874 <iopins_ini+0x2bc>)
 8000776:	f043 0301 	orr.w	r3, r3, #1
 800077a:	6313      	str	r3, [r2, #48]	; 0x30
 800077c:	4b3d      	ldr	r3, [pc, #244]	; (8000874 <iopins_ini+0x2bc>)
 800077e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000780:	f003 0301 	and.w	r3, r3, #1
 8000784:	627b      	str	r3, [r7, #36]	; 0x24
 8000786:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Pin = FLASH_CS;
 8000788:	2310      	movs	r3, #16
 800078a:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800078c:	2301      	movs	r3, #1
 800078e:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed =GPIO_SPEED_FREQ_VERY_HIGH;
 8000790:	2303      	movs	r3, #3
 8000792:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(FLASH_CS_PORT, &GPIO_InitStruct);
 8000794:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000798:	4619      	mov	r1, r3
 800079a:	4838      	ldr	r0, [pc, #224]	; (800087c <iopins_ini+0x2c4>)
 800079c:	f002 fd90 	bl	80032c0 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(FLASH_CS_PORT,FLASH_CS,GPIO_PIN_SET);
 80007a0:	2201      	movs	r2, #1
 80007a2:	2110      	movs	r1, #16
 80007a4:	4835      	ldr	r0, [pc, #212]	; (800087c <iopins_ini+0x2c4>)
 80007a6:	f002 ff27 	bl	80035f8 <HAL_GPIO_WritePin>

    FLASH_WP_PORT_RCC();
 80007aa:	2300      	movs	r3, #0
 80007ac:	623b      	str	r3, [r7, #32]
 80007ae:	4b31      	ldr	r3, [pc, #196]	; (8000874 <iopins_ini+0x2bc>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	4a30      	ldr	r2, [pc, #192]	; (8000874 <iopins_ini+0x2bc>)
 80007b4:	f043 0304 	orr.w	r3, r3, #4
 80007b8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ba:	4b2e      	ldr	r3, [pc, #184]	; (8000874 <iopins_ini+0x2bc>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007be:	f003 0304 	and.w	r3, r3, #4
 80007c2:	623b      	str	r3, [r7, #32]
 80007c4:	6a3b      	ldr	r3, [r7, #32]
	GPIO_InitStruct.Pin = FLASH_WP;
 80007c6:	2310      	movs	r3, #16
 80007c8:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007ca:	2301      	movs	r3, #1
 80007cc:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ce:	2300      	movs	r3, #0
 80007d0:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(FLASH_WP_PORT, &GPIO_InitStruct);
 80007d2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80007d6:	4619      	mov	r1, r3
 80007d8:	4829      	ldr	r0, [pc, #164]	; (8000880 <iopins_ini+0x2c8>)
 80007da:	f002 fd71 	bl	80032c0 <HAL_GPIO_Init>
	 HAL_GPIO_WritePin(FLASH_WP_PORT,FLASH_WP,GPIO_PIN_RESET);
 80007de:	2200      	movs	r2, #0
 80007e0:	2110      	movs	r1, #16
 80007e2:	4827      	ldr	r0, [pc, #156]	; (8000880 <iopins_ini+0x2c8>)
 80007e4:	f002 ff08 	bl	80035f8 <HAL_GPIO_WritePin>

    FRAM_CS_PORT_RCC();
 80007e8:	2300      	movs	r3, #0
 80007ea:	61fb      	str	r3, [r7, #28]
 80007ec:	4b21      	ldr	r3, [pc, #132]	; (8000874 <iopins_ini+0x2bc>)
 80007ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f0:	4a20      	ldr	r2, [pc, #128]	; (8000874 <iopins_ini+0x2bc>)
 80007f2:	f043 0302 	orr.w	r3, r3, #2
 80007f6:	6313      	str	r3, [r2, #48]	; 0x30
 80007f8:	4b1e      	ldr	r3, [pc, #120]	; (8000874 <iopins_ini+0x2bc>)
 80007fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fc:	f003 0302 	and.w	r3, r3, #2
 8000800:	61fb      	str	r3, [r7, #28]
 8000802:	69fb      	ldr	r3, [r7, #28]
	GPIO_InitStruct.Pin = FRAM_CS;
 8000804:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000808:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800080a:	2301      	movs	r3, #1
 800080c:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed =GPIO_SPEED_FREQ_VERY_HIGH;
 800080e:	2303      	movs	r3, #3
 8000810:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(FRAM_CS_PORT, &GPIO_InitStruct);
 8000812:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000816:	4619      	mov	r1, r3
 8000818:	481a      	ldr	r0, [pc, #104]	; (8000884 <iopins_ini+0x2cc>)
 800081a:	f002 fd51 	bl	80032c0 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(FRAM_CS_PORT,FRAM_CS,GPIO_PIN_SET);
 800081e:	2201      	movs	r2, #1
 8000820:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000824:	4817      	ldr	r0, [pc, #92]	; (8000884 <iopins_ini+0x2cc>)
 8000826:	f002 fee7 	bl	80035f8 <HAL_GPIO_WritePin>

    FRAM_HOLD_PORT_RCC();
 800082a:	2300      	movs	r3, #0
 800082c:	61bb      	str	r3, [r7, #24]
 800082e:	4b11      	ldr	r3, [pc, #68]	; (8000874 <iopins_ini+0x2bc>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000832:	4a10      	ldr	r2, [pc, #64]	; (8000874 <iopins_ini+0x2bc>)
 8000834:	f043 0304 	orr.w	r3, r3, #4
 8000838:	6313      	str	r3, [r2, #48]	; 0x30
 800083a:	4b0e      	ldr	r3, [pc, #56]	; (8000874 <iopins_ini+0x2bc>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083e:	f003 0304 	and.w	r3, r3, #4
 8000842:	61bb      	str	r3, [r7, #24]
 8000844:	69bb      	ldr	r3, [r7, #24]
	GPIO_InitStruct.Pin = FRAM_HOLD;
 8000846:	2302      	movs	r3, #2
 8000848:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800084a:	2301      	movs	r3, #1
 800084c:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed =GPIO_SPEED_FREQ_VERY_HIGH;
 800084e:	2303      	movs	r3, #3
 8000850:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(FRAM_HOLD_PORT, &GPIO_InitStruct);
 8000852:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000856:	4619      	mov	r1, r3
 8000858:	4809      	ldr	r0, [pc, #36]	; (8000880 <iopins_ini+0x2c8>)
 800085a:	f002 fd31 	bl	80032c0 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(FRAM_HOLD_PORT,FRAM_HOLD,GPIO_PIN_SET);
 800085e:	2201      	movs	r2, #1
 8000860:	2102      	movs	r1, #2
 8000862:	4807      	ldr	r0, [pc, #28]	; (8000880 <iopins_ini+0x2c8>)
 8000864:	f002 fec8 	bl	80035f8 <HAL_GPIO_WritePin>

    FRAM_WP_PORT_RCC();
 8000868:	2300      	movs	r3, #0
 800086a:	617b      	str	r3, [r7, #20]
 800086c:	4b01      	ldr	r3, [pc, #4]	; (8000874 <iopins_ini+0x2bc>)
 800086e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000870:	e00a      	b.n	8000888 <iopins_ini+0x2d0>
 8000872:	bf00      	nop
 8000874:	40023800 	.word	0x40023800
 8000878:	40020c00 	.word	0x40020c00
 800087c:	40020000 	.word	0x40020000
 8000880:	40020800 	.word	0x40020800
 8000884:	40020400 	.word	0x40020400
 8000888:	4a4b      	ldr	r2, [pc, #300]	; (80009b8 <iopins_ini+0x400>)
 800088a:	f043 0304 	orr.w	r3, r3, #4
 800088e:	6313      	str	r3, [r2, #48]	; 0x30
 8000890:	4b49      	ldr	r3, [pc, #292]	; (80009b8 <iopins_ini+0x400>)
 8000892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000894:	f003 0304 	and.w	r3, r3, #4
 8000898:	617b      	str	r3, [r7, #20]
 800089a:	697b      	ldr	r3, [r7, #20]
	GPIO_InitStruct.Pin = FRAM_WP;
 800089c:	2301      	movs	r3, #1
 800089e:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a0:	2301      	movs	r3, #1
 80008a2:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a4:	2300      	movs	r3, #0
 80008a6:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(FRAM_WP_PORT, &GPIO_InitStruct);
 80008a8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80008ac:	4619      	mov	r1, r3
 80008ae:	4843      	ldr	r0, [pc, #268]	; (80009bc <iopins_ini+0x404>)
 80008b0:	f002 fd06 	bl	80032c0 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(FRAM_WP_PORT,FRAM_WP,GPIO_PIN_SET);
 80008b4:	2201      	movs	r2, #1
 80008b6:	2101      	movs	r1, #1
 80008b8:	4840      	ldr	r0, [pc, #256]	; (80009bc <iopins_ini+0x404>)
 80008ba:	f002 fe9d 	bl	80035f8 <HAL_GPIO_WritePin>


    LED_DBG_PORT_RCC();
 80008be:	2300      	movs	r3, #0
 80008c0:	613b      	str	r3, [r7, #16]
 80008c2:	4b3d      	ldr	r3, [pc, #244]	; (80009b8 <iopins_ini+0x400>)
 80008c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c6:	4a3c      	ldr	r2, [pc, #240]	; (80009b8 <iopins_ini+0x400>)
 80008c8:	f043 0302 	orr.w	r3, r3, #2
 80008cc:	6313      	str	r3, [r2, #48]	; 0x30
 80008ce:	4b3a      	ldr	r3, [pc, #232]	; (80009b8 <iopins_ini+0x400>)
 80008d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d2:	f003 0302 	and.w	r3, r3, #2
 80008d6:	613b      	str	r3, [r7, #16]
 80008d8:	693b      	ldr	r3, [r7, #16]
	GPIO_InitStruct.Pin = LED_DBG_1;
 80008da:	2308      	movs	r3, #8
 80008dc:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008de:	2301      	movs	r3, #1
 80008e0:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e2:	2300      	movs	r3, #0
 80008e4:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(LED_DBG_PORT, &GPIO_InitStruct);
 80008e6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80008ea:	4619      	mov	r1, r3
 80008ec:	4834      	ldr	r0, [pc, #208]	; (80009c0 <iopins_ini+0x408>)
 80008ee:	f002 fce7 	bl	80032c0 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(LED_DBG_PORT,LED_DBG_1,GPIO_PIN_SET);
 80008f2:	2201      	movs	r2, #1
 80008f4:	2108      	movs	r1, #8
 80008f6:	4832      	ldr	r0, [pc, #200]	; (80009c0 <iopins_ini+0x408>)
 80008f8:	f002 fe7e 	bl	80035f8 <HAL_GPIO_WritePin>


    BUTTON_0_PORT_RCC();
 80008fc:	2300      	movs	r3, #0
 80008fe:	60fb      	str	r3, [r7, #12]
 8000900:	4b2d      	ldr	r3, [pc, #180]	; (80009b8 <iopins_ini+0x400>)
 8000902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000904:	4a2c      	ldr	r2, [pc, #176]	; (80009b8 <iopins_ini+0x400>)
 8000906:	f043 0301 	orr.w	r3, r3, #1
 800090a:	6313      	str	r3, [r2, #48]	; 0x30
 800090c:	4b2a      	ldr	r3, [pc, #168]	; (80009b8 <iopins_ini+0x400>)
 800090e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000910:	f003 0301 	and.w	r3, r3, #1
 8000914:	60fb      	str	r3, [r7, #12]
 8000916:	68fb      	ldr	r3, [r7, #12]
	GPIO_InitStruct.Pin = BUTTON_0;
 8000918:	f44f 7380 	mov.w	r3, #256	; 0x100
 800091c:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800091e:	2300      	movs	r3, #0
 8000920:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Pull= GPIO_NOPULL;
 8000922:	2300      	movs	r3, #0
 8000924:	657b      	str	r3, [r7, #84]	; 0x54
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000926:	2300      	movs	r3, #0
 8000928:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(BUTTON_0_PORT, &GPIO_InitStruct);
 800092a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800092e:	4619      	mov	r1, r3
 8000930:	4824      	ldr	r0, [pc, #144]	; (80009c4 <iopins_ini+0x40c>)
 8000932:	f002 fcc5 	bl	80032c0 <HAL_GPIO_Init>

    BUTTON_1_PORT_RCC();
 8000936:	2300      	movs	r3, #0
 8000938:	60bb      	str	r3, [r7, #8]
 800093a:	4b1f      	ldr	r3, [pc, #124]	; (80009b8 <iopins_ini+0x400>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093e:	4a1e      	ldr	r2, [pc, #120]	; (80009b8 <iopins_ini+0x400>)
 8000940:	f043 0304 	orr.w	r3, r3, #4
 8000944:	6313      	str	r3, [r2, #48]	; 0x30
 8000946:	4b1c      	ldr	r3, [pc, #112]	; (80009b8 <iopins_ini+0x400>)
 8000948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800094a:	f003 0304 	and.w	r3, r3, #4
 800094e:	60bb      	str	r3, [r7, #8]
 8000950:	68bb      	ldr	r3, [r7, #8]
	GPIO_InitStruct.Pin = BUTTON_1;
 8000952:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000956:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000958:	2300      	movs	r3, #0
 800095a:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Pull= GPIO_NOPULL;
 800095c:	2300      	movs	r3, #0
 800095e:	657b      	str	r3, [r7, #84]	; 0x54
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000960:	2300      	movs	r3, #0
 8000962:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(BUTTON_1_PORT, &GPIO_InitStruct);
 8000964:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8000968:	4619      	mov	r1, r3
 800096a:	4814      	ldr	r0, [pc, #80]	; (80009bc <iopins_ini+0x404>)
 800096c:	f002 fca8 	bl	80032c0 <HAL_GPIO_Init>


    TOUCH_RESET_PORT_RCC();
 8000970:	2300      	movs	r3, #0
 8000972:	607b      	str	r3, [r7, #4]
 8000974:	4b10      	ldr	r3, [pc, #64]	; (80009b8 <iopins_ini+0x400>)
 8000976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000978:	4a0f      	ldr	r2, [pc, #60]	; (80009b8 <iopins_ini+0x400>)
 800097a:	f043 0302 	orr.w	r3, r3, #2
 800097e:	6313      	str	r3, [r2, #48]	; 0x30
 8000980:	4b0d      	ldr	r3, [pc, #52]	; (80009b8 <iopins_ini+0x400>)
 8000982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000984:	f003 0302 	and.w	r3, r3, #2
 8000988:	607b      	str	r3, [r7, #4]
 800098a:	687b      	ldr	r3, [r7, #4]
	GPIO_InitStruct.Pin = TOUCH_RESET;
 800098c:	2320      	movs	r3, #32
 800098e:	64fb      	str	r3, [r7, #76]	; 0x4c
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000990:	2301      	movs	r3, #1
 8000992:	653b      	str	r3, [r7, #80]	; 0x50
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000994:	2300      	movs	r3, #0
 8000996:	65bb      	str	r3, [r7, #88]	; 0x58
	 HAL_GPIO_Init(TOUCH_RESET_PORT, &GPIO_InitStruct);
 8000998:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800099c:	4619      	mov	r1, r3
 800099e:	4808      	ldr	r0, [pc, #32]	; (80009c0 <iopins_ini+0x408>)
 80009a0:	f002 fc8e 	bl	80032c0 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(TOUCH_RESET_PORT,TOUCH_RESET,GPIO_PIN_SET);
 80009a4:	2201      	movs	r2, #1
 80009a6:	2120      	movs	r1, #32
 80009a8:	4805      	ldr	r0, [pc, #20]	; (80009c0 <iopins_ini+0x408>)
 80009aa:	f002 fe25 	bl	80035f8 <HAL_GPIO_WritePin>
}
 80009ae:	bf00      	nop
 80009b0:	3760      	adds	r7, #96	; 0x60
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	40023800 	.word	0x40023800
 80009bc:	40020800 	.word	0x40020800
 80009c0:	40020400 	.word	0x40020400
 80009c4:	40020000 	.word	0x40020000

080009c8 <initialize_ili9488>:
//*****************************************************************************
void initialize_ili9488()
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b082      	sub	sp, #8
 80009cc:	af02      	add	r7, sp, #8
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 80009ce:	2200      	movs	r2, #0
 80009d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009d4:	4838      	ldr	r0, [pc, #224]	; (8000ab8 <initialize_ili9488+0xf0>)
 80009d6:	f002 fe0f 	bl	80035f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 80009da:	2200      	movs	r2, #0
 80009dc:	2180      	movs	r1, #128	; 0x80
 80009de:	4836      	ldr	r0, [pc, #216]	; (8000ab8 <initialize_ili9488+0xf0>)
 80009e0:	f002 fe0a 	bl	80035f8 <HAL_GPIO_WritePin>
	TFT_REG=0x0011;
 80009e4:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 80009e8:	2211      	movs	r2, #17
 80009ea:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_SET);
 80009ec:	2201      	movs	r2, #1
 80009ee:	2180      	movs	r1, #128	; 0x80
 80009f0:	4831      	ldr	r0, [pc, #196]	; (8000ab8 <initialize_ili9488+0xf0>)
 80009f2:	f002 fe01 	bl	80035f8 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 80009f6:	2200      	movs	r2, #0
 80009f8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009fc:	482e      	ldr	r0, [pc, #184]	; (8000ab8 <initialize_ili9488+0xf0>)
 80009fe:	f002 fdfb 	bl	80035f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS, GPIO_PIN_RESET);
 8000a02:	2200      	movs	r2, #0
 8000a04:	2180      	movs	r1, #128	; 0x80
 8000a06:	482c      	ldr	r0, [pc, #176]	; (8000ab8 <initialize_ili9488+0xf0>)
 8000a08:	f002 fdf6 	bl	80035f8 <HAL_GPIO_WritePin>
	TFT_REG=0x0029;
 8000a0c:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000a10:	2229      	movs	r2, #41	; 0x29
 8000a12:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS, GPIO_PIN_SET);
 8000a14:	2201      	movs	r2, #1
 8000a16:	2180      	movs	r1, #128	; 0x80
 8000a18:	4827      	ldr	r0, [pc, #156]	; (8000ab8 <initialize_ili9488+0xf0>)
 8000a1a:	f002 fded 	bl	80035f8 <HAL_GPIO_WritePin>


	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 8000a1e:	2200      	movs	r2, #0
 8000a20:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a24:	4824      	ldr	r0, [pc, #144]	; (8000ab8 <initialize_ili9488+0xf0>)
 8000a26:	f002 fde7 	bl	80035f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	2180      	movs	r1, #128	; 0x80
 8000a2e:	4822      	ldr	r0, [pc, #136]	; (8000ab8 <initialize_ili9488+0xf0>)
 8000a30:	f002 fde2 	bl	80035f8 <HAL_GPIO_WritePin>
	TFT_REG=0x003A;
 8000a34:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000a38:	223a      	movs	r2, #58	; 0x3a
 8000a3a:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_SET);
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a42:	481d      	ldr	r0, [pc, #116]	; (8000ab8 <initialize_ili9488+0xf0>)
 8000a44:	f002 fdd8 	bl	80035f8 <HAL_GPIO_WritePin>
	TFT_REG=0x0055;
 8000a48:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000a4c:	2255      	movs	r2, #85	; 0x55
 8000a4e:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS, GPIO_PIN_RESET);
 8000a50:	2200      	movs	r2, #0
 8000a52:	2180      	movs	r1, #128	; 0x80
 8000a54:	4818      	ldr	r0, [pc, #96]	; (8000ab8 <initialize_ili9488+0xf0>)
 8000a56:	f002 fdcf 	bl	80035f8 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a60:	4815      	ldr	r0, [pc, #84]	; (8000ab8 <initialize_ili9488+0xf0>)
 8000a62:	f002 fdc9 	bl	80035f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 8000a66:	2200      	movs	r2, #0
 8000a68:	2180      	movs	r1, #128	; 0x80
 8000a6a:	4813      	ldr	r0, [pc, #76]	; (8000ab8 <initialize_ili9488+0xf0>)
 8000a6c:	f002 fdc4 	bl	80035f8 <HAL_GPIO_WritePin>
	TFT_REG=0x0036;
 8000a70:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000a74:	2236      	movs	r2, #54	; 0x36
 8000a76:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_SET);
 8000a78:	2201      	movs	r2, #1
 8000a7a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a7e:	480e      	ldr	r0, [pc, #56]	; (8000ab8 <initialize_ili9488+0xf0>)
 8000a80:	f002 fdba 	bl	80035f8 <HAL_GPIO_WritePin>
	TFT_REG=0x00E8;
 8000a84:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000a88:	22e8      	movs	r2, #232	; 0xe8
 8000a8a:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	2180      	movs	r1, #128	; 0x80
 8000a90:	4809      	ldr	r0, [pc, #36]	; (8000ab8 <initialize_ili9488+0xf0>)
 8000a92:	f002 fdb1 	bl	80035f8 <HAL_GPIO_WritePin>

	delay_ms(100);
 8000a96:	2064      	movs	r0, #100	; 0x64
 8000a98:	f000 f810 	bl	8000abc <delay_ms>
	ili9488_fillRect(0,0,LCD_PIXEL_WIDTH,LCD_PIXEL_HEIGHT,ORANGE);
 8000a9c:	f64f 5320 	movw	r3, #64800	; 0xfd20
 8000aa0:	9300      	str	r3, [sp, #0]
 8000aa2:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000aa6:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000aaa:	2100      	movs	r1, #0
 8000aac:	2000      	movs	r0, #0
 8000aae:	f000 f81d 	bl	8000aec <ili9488_fillRect>
}
 8000ab2:	bf00      	nop
 8000ab4:	46bd      	mov	sp, r7
 8000ab6:	bd80      	pop	{r7, pc}
 8000ab8:	40020c00 	.word	0x40020c00

08000abc <delay_ms>:
void delay_ms(__IO uint32_t nCount1) {
 8000abc:	b480      	push	{r7}
 8000abe:	b085      	sub	sp, #20
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
	__IO uint32_t nCount=nCount1*23666;
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	f645 4272 	movw	r2, #23666	; 0x5c72
 8000aca:	fb02 f303 	mul.w	r3, r2, r3
 8000ace:	60fb      	str	r3, [r7, #12]
	while(nCount--) {
 8000ad0:	bf00      	nop
 8000ad2:	68fb      	ldr	r3, [r7, #12]
 8000ad4:	1e5a      	subs	r2, r3, #1
 8000ad6:	60fa      	str	r2, [r7, #12]
 8000ad8:	2b00      	cmp	r3, #0
 8000ada:	d1fa      	bne.n	8000ad2 <delay_ms+0x16>
  }
}
 8000adc:	bf00      	nop
 8000ade:	bf00      	nop
 8000ae0:	3714      	adds	r7, #20
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae8:	4770      	bx	lr
	...

08000aec <ili9488_fillRect>:
void ili9488_fillRect(uint16_t x1, uint16_t y1, uint16_t w, uint16_t h, uint16_t color)
{
 8000aec:	b590      	push	{r4, r7, lr}
 8000aee:	b085      	sub	sp, #20
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	4604      	mov	r4, r0
 8000af4:	4608      	mov	r0, r1
 8000af6:	4611      	mov	r1, r2
 8000af8:	461a      	mov	r2, r3
 8000afa:	4623      	mov	r3, r4
 8000afc:	80fb      	strh	r3, [r7, #6]
 8000afe:	4603      	mov	r3, r0
 8000b00:	80bb      	strh	r3, [r7, #4]
 8000b02:	460b      	mov	r3, r1
 8000b04:	807b      	strh	r3, [r7, #2]
 8000b06:	4613      	mov	r3, r2
 8000b08:	803b      	strh	r3, [r7, #0]
	uint32_t count = w * h;
 8000b0a:	887b      	ldrh	r3, [r7, #2]
 8000b0c:	883a      	ldrh	r2, [r7, #0]
 8000b0e:	fb02 f303 	mul.w	r3, r2, r3
 8000b12:	60bb      	str	r3, [r7, #8]
	ili9488_set_coordinates(x1, y1, (uint16_t) (x1 + w - 1), (uint16_t) (y1 + h - 1));
 8000b14:	88fa      	ldrh	r2, [r7, #6]
 8000b16:	887b      	ldrh	r3, [r7, #2]
 8000b18:	4413      	add	r3, r2
 8000b1a:	b29b      	uxth	r3, r3
 8000b1c:	3b01      	subs	r3, #1
 8000b1e:	b29c      	uxth	r4, r3
 8000b20:	88ba      	ldrh	r2, [r7, #4]
 8000b22:	883b      	ldrh	r3, [r7, #0]
 8000b24:	4413      	add	r3, r2
 8000b26:	b29b      	uxth	r3, r3
 8000b28:	3b01      	subs	r3, #1
 8000b2a:	b29b      	uxth	r3, r3
 8000b2c:	88b9      	ldrh	r1, [r7, #4]
 8000b2e:	88f8      	ldrh	r0, [r7, #6]
 8000b30:	4622      	mov	r2, r4
 8000b32:	f000 f82f 	bl	8000b94 <ili9488_set_coordinates>

	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 8000b36:	2200      	movs	r2, #0
 8000b38:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b3c:	4814      	ldr	r0, [pc, #80]	; (8000b90 <ili9488_fillRect+0xa4>)
 8000b3e:	f002 fd5b 	bl	80035f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 8000b42:	2200      	movs	r2, #0
 8000b44:	2180      	movs	r1, #128	; 0x80
 8000b46:	4812      	ldr	r0, [pc, #72]	; (8000b90 <ili9488_fillRect+0xa4>)
 8000b48:	f002 fd56 	bl	80035f8 <HAL_GPIO_WritePin>
	TFT_REG=0x002C;
 8000b4c:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000b50:	222c      	movs	r2, #44	; 0x2c
 8000b52:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_SET);
 8000b54:	2201      	movs	r2, #1
 8000b56:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b5a:	480d      	ldr	r0, [pc, #52]	; (8000b90 <ili9488_fillRect+0xa4>)
 8000b5c:	f002 fd4c 	bl	80035f8 <HAL_GPIO_WritePin>

	for(unsigned int i=0; i<count; i++)
 8000b60:	2300      	movs	r3, #0
 8000b62:	60fb      	str	r3, [r7, #12]
 8000b64:	e006      	b.n	8000b74 <ili9488_fillRect+0x88>
	{
		TFT_REG=color;
 8000b66:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000b6a:	8c3b      	ldrh	r3, [r7, #32]
 8000b6c:	8013      	strh	r3, [r2, #0]
	for(unsigned int i=0; i<count; i++)
 8000b6e:	68fb      	ldr	r3, [r7, #12]
 8000b70:	3301      	adds	r3, #1
 8000b72:	60fb      	str	r3, [r7, #12]
 8000b74:	68fa      	ldr	r2, [r7, #12]
 8000b76:	68bb      	ldr	r3, [r7, #8]
 8000b78:	429a      	cmp	r2, r3
 8000b7a:	d3f4      	bcc.n	8000b66 <ili9488_fillRect+0x7a>
	}
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_SET);
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	2180      	movs	r1, #128	; 0x80
 8000b80:	4803      	ldr	r0, [pc, #12]	; (8000b90 <ili9488_fillRect+0xa4>)
 8000b82:	f002 fd39 	bl	80035f8 <HAL_GPIO_WritePin>
}
 8000b86:	bf00      	nop
 8000b88:	3714      	adds	r7, #20
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	bd90      	pop	{r4, r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	40020c00 	.word	0x40020c00

08000b94 <ili9488_set_coordinates>:
void ili9488_set_coordinates(uint16_t x1,uint16_t y1, uint16_t x2, uint16_t y2)
{
 8000b94:	b590      	push	{r4, r7, lr}
 8000b96:	b083      	sub	sp, #12
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	4604      	mov	r4, r0
 8000b9c:	4608      	mov	r0, r1
 8000b9e:	4611      	mov	r1, r2
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	4623      	mov	r3, r4
 8000ba4:	80fb      	strh	r3, [r7, #6]
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	80bb      	strh	r3, [r7, #4]
 8000baa:	460b      	mov	r3, r1
 8000bac:	807b      	strh	r3, [r7, #2]
 8000bae:	4613      	mov	r3, r2
 8000bb0:	803b      	strh	r3, [r7, #0]
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bb8:	4832      	ldr	r0, [pc, #200]	; (8000c84 <ili9488_set_coordinates+0xf0>)
 8000bba:	f002 fd1d 	bl	80035f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	2180      	movs	r1, #128	; 0x80
 8000bc2:	4830      	ldr	r0, [pc, #192]	; (8000c84 <ili9488_set_coordinates+0xf0>)
 8000bc4:	f002 fd18 	bl	80035f8 <HAL_GPIO_WritePin>
	TFT_REG=0x002A;
 8000bc8:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000bcc:	222a      	movs	r2, #42	; 0x2a
 8000bce:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_SET);
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bd6:	482b      	ldr	r0, [pc, #172]	; (8000c84 <ili9488_set_coordinates+0xf0>)
 8000bd8:	f002 fd0e 	bl	80035f8 <HAL_GPIO_WritePin>
	TFT_REG=x1>>8;
 8000bdc:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000be0:	88fb      	ldrh	r3, [r7, #6]
 8000be2:	0a1b      	lsrs	r3, r3, #8
 8000be4:	b29b      	uxth	r3, r3
 8000be6:	8013      	strh	r3, [r2, #0]
	TFT_REG=x1&0xFF;
 8000be8:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000bec:	88fa      	ldrh	r2, [r7, #6]
 8000bee:	b2d2      	uxtb	r2, r2
 8000bf0:	b292      	uxth	r2, r2
 8000bf2:	801a      	strh	r2, [r3, #0]
	TFT_REG=x2>>8;
 8000bf4:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000bf8:	887b      	ldrh	r3, [r7, #2]
 8000bfa:	0a1b      	lsrs	r3, r3, #8
 8000bfc:	b29b      	uxth	r3, r3
 8000bfe:	8013      	strh	r3, [r2, #0]
	TFT_REG=x2&0xFF;
 8000c00:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000c04:	887a      	ldrh	r2, [r7, #2]
 8000c06:	b2d2      	uxtb	r2, r2
 8000c08:	b292      	uxth	r2, r2
 8000c0a:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_SET);
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	2180      	movs	r1, #128	; 0x80
 8000c10:	481c      	ldr	r0, [pc, #112]	; (8000c84 <ili9488_set_coordinates+0xf0>)
 8000c12:	f002 fcf1 	bl	80035f8 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_RESET);
 8000c16:	2200      	movs	r2, #0
 8000c18:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c1c:	4819      	ldr	r0, [pc, #100]	; (8000c84 <ili9488_set_coordinates+0xf0>)
 8000c1e:	f002 fceb 	bl	80035f8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_RESET);
 8000c22:	2200      	movs	r2, #0
 8000c24:	2180      	movs	r1, #128	; 0x80
 8000c26:	4817      	ldr	r0, [pc, #92]	; (8000c84 <ili9488_set_coordinates+0xf0>)
 8000c28:	f002 fce6 	bl	80035f8 <HAL_GPIO_WritePin>
	TFT_REG=0x002B;
 8000c2c:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000c30:	222b      	movs	r2, #43	; 0x2b
 8000c32:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_DCX_PORT, LCD_DCX,GPIO_PIN_SET);
 8000c34:	2201      	movs	r2, #1
 8000c36:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c3a:	4812      	ldr	r0, [pc, #72]	; (8000c84 <ili9488_set_coordinates+0xf0>)
 8000c3c:	f002 fcdc 	bl	80035f8 <HAL_GPIO_WritePin>
	TFT_REG=y1>>8;
 8000c40:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000c44:	88bb      	ldrh	r3, [r7, #4]
 8000c46:	0a1b      	lsrs	r3, r3, #8
 8000c48:	b29b      	uxth	r3, r3
 8000c4a:	8013      	strh	r3, [r2, #0]
	TFT_REG=y1&0xFF;
 8000c4c:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000c50:	88ba      	ldrh	r2, [r7, #4]
 8000c52:	b2d2      	uxtb	r2, r2
 8000c54:	b292      	uxth	r2, r2
 8000c56:	801a      	strh	r2, [r3, #0]
	TFT_REG=y2>>8;
 8000c58:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8000c5c:	883b      	ldrh	r3, [r7, #0]
 8000c5e:	0a1b      	lsrs	r3, r3, #8
 8000c60:	b29b      	uxth	r3, r3
 8000c62:	8013      	strh	r3, [r2, #0]
	TFT_REG=y2&0xFF;
 8000c64:	f04f 43c0 	mov.w	r3, #1610612736	; 0x60000000
 8000c68:	883a      	ldrh	r2, [r7, #0]
 8000c6a:	b2d2      	uxtb	r2, r2
 8000c6c:	b292      	uxth	r2, r2
 8000c6e:	801a      	strh	r2, [r3, #0]
	HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS,GPIO_PIN_SET);
 8000c70:	2201      	movs	r2, #1
 8000c72:	2180      	movs	r1, #128	; 0x80
 8000c74:	4803      	ldr	r0, [pc, #12]	; (8000c84 <ili9488_set_coordinates+0xf0>)
 8000c76:	f002 fcbf 	bl	80035f8 <HAL_GPIO_WritePin>
}
 8000c7a:	bf00      	nop
 8000c7c:	370c      	adds	r7, #12
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd90      	pop	{r4, r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40020c00 	.word	0x40020c00

08000c88 <configFromUart>:

/*
 * Attempts to read configuration data from UART and save them to external flash.
 * Returns: 0 when configuration successful, 1 when no configuration data detected on uart, 2 or greater when configuration failed
 */
int configFromUart(){
 8000c88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c8a:	f5ad 5d4b 	sub.w	sp, sp, #12992	; 0x32c0
 8000c8e:	b089      	sub	sp, #36	; 0x24
 8000c90:	af04      	add	r7, sp, #16

	char msg[128];

	int count = read_usart_message(msg, &huart1, sizeof(msg), NEWLINE);
 8000c92:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 8000c96:	f100 0028 	add.w	r0, r0, #40	; 0x28
 8000c9a:	230d      	movs	r3, #13
 8000c9c:	2280      	movs	r2, #128	; 0x80
 8000c9e:	49b2      	ldr	r1, [pc, #712]	; (8000f68 <configFromUart+0x2e0>)
 8000ca0:	f002 f87a 	bl	8002d98 <read_usart_message>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8000caa:	f102 0234 	add.w	r2, r2, #52	; 0x34
 8000cae:	6013      	str	r3, [r2, #0]



	if(count == 0){
 8000cb0:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8000cb4:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d105      	bne.n	8000cca <configFromUart+0x42>
		printf("[cl] No data on uart.\n\r");
 8000cbe:	48ab      	ldr	r0, [pc, #684]	; (8000f6c <configFromUart+0x2e4>)
 8000cc0:	f004 fc8e 	bl	80055e0 <iprintf>
		return 1;
 8000cc4:	2301      	movs	r3, #1
 8000cc6:	f000 be44 	b.w	8001952 <configFromUart+0xcca>
	}

	msg[count-1] = 0; //replace newline delimiter with null-termination
 8000cca:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8000cce:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	3b01      	subs	r3, #1
 8000cd6:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 8000cda:	f103 0310 	add.w	r3, r3, #16
 8000cde:	443b      	add	r3, r7
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	f803 2ca8 	strb.w	r2, [r3, #-168]

	char expectedFirstMsg[] = "config";
 8000ce6:	4aa2      	ldr	r2, [pc, #648]	; (8000f70 <configFromUart+0x2e8>)
 8000ce8:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 8000cec:	f103 0320 	add.w	r3, r3, #32
 8000cf0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000cf4:	6018      	str	r0, [r3, #0]
 8000cf6:	3304      	adds	r3, #4
 8000cf8:	8019      	strh	r1, [r3, #0]
 8000cfa:	3302      	adds	r3, #2
 8000cfc:	0c0a      	lsrs	r2, r1, #16
 8000cfe:	701a      	strb	r2, [r3, #0]

	if(strcmp(expectedFirstMsg, msg) != 0){
 8000d00:	f507 5248 	add.w	r2, r7, #12800	; 0x3200
 8000d04:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8000d08:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 8000d0c:	f103 0320 	add.w	r3, r3, #32
 8000d10:	4611      	mov	r1, r2
 8000d12:	4618      	mov	r0, r3
 8000d14:	f7ff fa5c 	bl	80001d0 <strcmp>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d00e      	beq.n	8000d3c <configFromUart+0xb4>
		printf("[cl] Unexpected first msg. Got %s, wanted %s.\n\r", msg, expectedFirstMsg);
 8000d1e:	f507 5248 	add.w	r2, r7, #12800	; 0x3200
 8000d22:	f102 0220 	add.w	r2, r2, #32
 8000d26:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 8000d2a:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8000d2e:	4619      	mov	r1, r3
 8000d30:	4890      	ldr	r0, [pc, #576]	; (8000f74 <configFromUart+0x2ec>)
 8000d32:	f004 fc55 	bl	80055e0 <iprintf>
		return 1;
 8000d36:	2301      	movs	r3, #1
 8000d38:	f000 be0b 	b.w	8001952 <configFromUart+0xcca>
	}

	UART_READ_STRING(); //read general config - number of screens
 8000d3c:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 8000d40:	f100 0028 	add.w	r0, r0, #40	; 0x28
 8000d44:	230d      	movs	r3, #13
 8000d46:	2280      	movs	r2, #128	; 0x80
 8000d48:	4987      	ldr	r1, [pc, #540]	; (8000f68 <configFromUart+0x2e0>)
 8000d4a:	f002 f825 	bl	8002d98 <read_usart_message>
 8000d4e:	4603      	mov	r3, r0
 8000d50:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8000d54:	f102 0234 	add.w	r2, r2, #52	; 0x34
 8000d58:	6013      	str	r3, [r2, #0]
 8000d5a:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8000d5e:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d0e9      	beq.n	8000d3c <configFromUart+0xb4>
 8000d68:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8000d6c:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	3b01      	subs	r3, #1
 8000d74:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 8000d78:	f103 0310 	add.w	r3, r3, #16
 8000d7c:	443b      	add	r3, r7
 8000d7e:	2200      	movs	r2, #0
 8000d80:	f803 2ca8 	strb.w	r2, [r3, #-168]

	int totalScreens = atoi(msg);
 8000d84:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 8000d88:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f004 fbe3 	bl	8005558 <atoi>
 8000d92:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8000d96:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8000d9a:	6018      	str	r0, [r3, #0]

	if(totalScreens < 1 || totalScreens >256){
 8000d9c:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8000da0:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	dd07      	ble.n	8000dba <configFromUart+0x132>
 8000daa:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8000dae:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000db8:	dd0a      	ble.n	8000dd0 <configFromUart+0x148>
		printf("[cl] Got %d, which is not a valid number of screens.\n\r", totalScreens);
 8000dba:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8000dbe:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8000dc2:	6819      	ldr	r1, [r3, #0]
 8000dc4:	486c      	ldr	r0, [pc, #432]	; (8000f78 <configFromUart+0x2f0>)
 8000dc6:	f004 fc0b 	bl	80055e0 <iprintf>
		return 2;
 8000dca:	2302      	movs	r3, #2
 8000dcc:	f000 bdc1 	b.w	8001952 <configFromUart+0xcca>
	}

	struct generalConfig gconf;

	memset(&gconf.screenSectors, 0, sizeof(gconf.screenSectors));
 8000dd0:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8000dd4:	f103 031c 	add.w	r3, r3, #28
 8000dd8:	3302      	adds	r3, #2
 8000dda:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000dde:	2100      	movs	r1, #0
 8000de0:	4618      	mov	r0, r3
 8000de2:	f004 fbf5 	bl	80055d0 <memset>
	gconf.totalScreens = totalScreens;
 8000de6:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8000dea:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	b2da      	uxtb	r2, r3
 8000df2:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8000df6:	f103 0310 	add.w	r3, r3, #16
 8000dfa:	f5a3 732d 	sub.w	r3, r3, #692	; 0x2b4
 8000dfe:	701a      	strb	r2, [r3, #0]

	printf("[cl] Ok, expecting %d screens worth of data.\n\r", totalScreens);
 8000e00:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8000e04:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8000e08:	6819      	ldr	r1, [r3, #0]
 8000e0a:	485c      	ldr	r0, [pc, #368]	; (8000f7c <configFromUart+0x2f4>)
 8000e0c:	f004 fbe8 	bl	80055e0 <iprintf>

	uint8_t currentScreenIndex = -1;
 8000e10:	23ff      	movs	r3, #255	; 0xff
 8000e12:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 8000e16:	f102 020f 	add.w	r2, r2, #15
 8000e1a:	7013      	strb	r3, [r2, #0]
	uint16_t currentSector = GENERAL_CONFIG_SECTOR;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 8000e22:	f102 020c 	add.w	r2, r2, #12
 8000e26:	8013      	strh	r3, [r2, #0]
	uint16_t currentScreenObjectsLeft = 0;
 8000e28:	2300      	movs	r3, #0
 8000e2a:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 8000e2e:	f102 020a 	add.w	r2, r2, #10
 8000e32:	8013      	strh	r3, [r2, #0]

	char screenStr[] = "screen";
 8000e34:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8000e38:	f103 0310 	add.w	r3, r3, #16
 8000e3c:	f5a3 732f 	sub.w	r3, r3, #700	; 0x2bc
 8000e40:	4a4f      	ldr	r2, [pc, #316]	; (8000f80 <configFromUart+0x2f8>)
 8000e42:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000e46:	6018      	str	r0, [r3, #0]
 8000e48:	3304      	adds	r3, #4
 8000e4a:	8019      	strh	r1, [r3, #0]
 8000e4c:	3302      	adds	r3, #2
 8000e4e:	0c0a      	lsrs	r2, r1, #16
 8000e50:	701a      	strb	r2, [r3, #0]

	#define MAX_DATA_SIZE 8192
	uint8_t sectorBuffer[SECTOR_SIZE]; //holds sector before writing to external flash
	int sectorBufferIndex = 0;
 8000e52:	2300      	movs	r3, #0
 8000e54:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 8000e58:	f102 0204 	add.w	r2, r2, #4
 8000e5c:	6013      	str	r3, [r2, #0]
	uint8_t dataBuffer[MAX_DATA_SIZE];
	int dataBufferIndex = 0;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 8000e64:	6013      	str	r3, [r2, #0]

	while(1){

		if(currentScreenIndex + 1 == totalScreens){
 8000e66:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8000e6a:	f103 030f 	add.w	r3, r3, #15
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	3301      	adds	r3, #1
 8000e72:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8000e76:	f102 0230 	add.w	r2, r2, #48	; 0x30
 8000e7a:	6812      	ldr	r2, [r2, #0]
 8000e7c:	429a      	cmp	r2, r3
 8000e7e:	d131      	bne.n	8000ee4 <configFromUart+0x25c>
			printf("[cl] All screens' data received.\n\r");
 8000e80:	4840      	ldr	r0, [pc, #256]	; (8000f84 <configFromUart+0x2fc>)
 8000e82:	f004 fbad 	bl	80055e0 <iprintf>
	}

	//all screens have been written.
	//Now save generic config, since sector address array has been completed:

	printf("Gconf screens %d \n\r", gconf.totalScreens);
 8000e86:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8000e8a:	f103 0310 	add.w	r3, r3, #16
 8000e8e:	f5a3 732d 	sub.w	r3, r3, #692	; 0x2b4
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	4619      	mov	r1, r3
 8000e96:	483c      	ldr	r0, [pc, #240]	; (8000f88 <configFromUart+0x300>)
 8000e98:	f004 fba2 	bl	80055e0 <iprintf>

	sectorBufferIndex = 0;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 8000ea2:	f102 0204 	add.w	r2, r2, #4
 8000ea6:	6013      	str	r3, [r2, #0]
	memcpy(sectorBuffer+sectorBufferIndex, (uint8_t *) &gconf, 100);//sizeof(gconf));
 8000ea8:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8000eac:	f103 0304 	add.w	r3, r3, #4
 8000eb0:	681a      	ldr	r2, [r3, #0]
 8000eb2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8000eb6:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8000eba:	3b1c      	subs	r3, #28
 8000ebc:	4413      	add	r3, r2
 8000ebe:	f507 5140 	add.w	r1, r7, #12288	; 0x3000
 8000ec2:	f101 011c 	add.w	r1, r1, #28
 8000ec6:	2264      	movs	r2, #100	; 0x64
 8000ec8:	4618      	mov	r0, r3
 8000eca:	f004 fb73 	bl	80055b4 <memcpy>

	printf("J ");
 8000ece:	482f      	ldr	r0, [pc, #188]	; (8000f8c <configFromUart+0x304>)
 8000ed0:	f004 fb86 	bl	80055e0 <iprintf>
	int j;
	for(j=0; j<sizeof(gconf); j++){
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8000eda:	f102 0238 	add.w	r2, r2, #56	; 0x38
 8000ede:	6013      	str	r3, [r2, #0]
 8000ee0:	f000 bd16 	b.w	8001910 <configFromUart+0xc88>
		UART_READ_STRING();
 8000ee4:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 8000ee8:	f100 0028 	add.w	r0, r0, #40	; 0x28
 8000eec:	230d      	movs	r3, #13
 8000eee:	2280      	movs	r2, #128	; 0x80
 8000ef0:	491d      	ldr	r1, [pc, #116]	; (8000f68 <configFromUart+0x2e0>)
 8000ef2:	f001 ff51 	bl	8002d98 <read_usart_message>
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8000efc:	f102 0234 	add.w	r2, r2, #52	; 0x34
 8000f00:	6013      	str	r3, [r2, #0]
 8000f02:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8000f06:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d0e9      	beq.n	8000ee4 <configFromUart+0x25c>
 8000f10:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8000f14:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	3b01      	subs	r3, #1
 8000f1c:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 8000f20:	f103 0310 	add.w	r3, r3, #16
 8000f24:	443b      	add	r3, r7
 8000f26:	2200      	movs	r2, #0
 8000f28:	f803 2ca8 	strb.w	r2, [r3, #-168]
		if(strcmp(screenStr, msg) != 0){
 8000f2c:	f507 5248 	add.w	r2, r7, #12800	; 0x3200
 8000f30:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8000f34:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8000f38:	f103 0314 	add.w	r3, r3, #20
 8000f3c:	4611      	mov	r1, r2
 8000f3e:	4618      	mov	r0, r3
 8000f40:	f7ff f946 	bl	80001d0 <strcmp>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d024      	beq.n	8000f94 <configFromUart+0x30c>
			printf("[cl] Unexpected input - wanted %s, got %s. \n\r",screenStr, msg);
 8000f4a:	f507 5248 	add.w	r2, r7, #12800	; 0x3200
 8000f4e:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8000f52:	f507 5340 	add.w	r3, r7, #12288	; 0x3000
 8000f56:	f103 0314 	add.w	r3, r3, #20
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	480c      	ldr	r0, [pc, #48]	; (8000f90 <configFromUart+0x308>)
 8000f5e:	f004 fb3f 	bl	80055e0 <iprintf>
			return 3;
 8000f62:	2303      	movs	r3, #3
 8000f64:	f000 bcf5 	b.w	8001952 <configFromUart+0xcca>
 8000f68:	20000198 	.word	0x20000198
 8000f6c:	08006648 	.word	0x08006648
 8000f70:	08006940 	.word	0x08006940
 8000f74:	08006660 	.word	0x08006660
 8000f78:	08006690 	.word	0x08006690
 8000f7c:	080066c8 	.word	0x080066c8
 8000f80:	08006948 	.word	0x08006948
 8000f84:	080066f8 	.word	0x080066f8
 8000f88:	0800671c 	.word	0x0800671c
 8000f8c:	08006730 	.word	0x08006730
 8000f90:	08006734 	.word	0x08006734
		UART_READ_STRING();
 8000f94:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 8000f98:	f100 0028 	add.w	r0, r0, #40	; 0x28
 8000f9c:	230d      	movs	r3, #13
 8000f9e:	2280      	movs	r2, #128	; 0x80
 8000fa0:	497a      	ldr	r1, [pc, #488]	; (800118c <configFromUart+0x504>)
 8000fa2:	f001 fef9 	bl	8002d98 <read_usart_message>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8000fac:	f102 0234 	add.w	r2, r2, #52	; 0x34
 8000fb0:	6013      	str	r3, [r2, #0]
 8000fb2:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8000fb6:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d0e9      	beq.n	8000f94 <configFromUart+0x30c>
 8000fc0:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8000fc4:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	3b01      	subs	r3, #1
 8000fcc:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 8000fd0:	f103 0310 	add.w	r3, r3, #16
 8000fd4:	443b      	add	r3, r7
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	f803 2ca8 	strb.w	r2, [r3, #-168]
		currentScreenObjectsLeft = atoi(msg);
 8000fdc:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 8000fe0:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f004 fab7 	bl	8005558 <atoi>
 8000fea:	4603      	mov	r3, r0
 8000fec:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 8000ff0:	f102 020a 	add.w	r2, r2, #10
 8000ff4:	8013      	strh	r3, [r2, #0]
		printf("[cl] Ok, expecting %d objects for current screen.\n\r", currentScreenObjectsLeft);
 8000ff6:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8000ffa:	f103 030a 	add.w	r3, r3, #10
 8000ffe:	881b      	ldrh	r3, [r3, #0]
 8001000:	4619      	mov	r1, r3
 8001002:	4863      	ldr	r0, [pc, #396]	; (8001190 <configFromUart+0x508>)
 8001004:	f004 faec 	bl	80055e0 <iprintf>
		screenVar.objectCount = currentScreenObjectsLeft;
 8001008:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 800100c:	f5a3 7330 	sub.w	r3, r3, #704	; 0x2c0
 8001010:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 8001014:	f102 020a 	add.w	r2, r2, #10
 8001018:	8812      	ldrh	r2, [r2, #0]
 800101a:	805a      	strh	r2, [r3, #2]
		screenVar.screenNumber = currentScreenIndex;
 800101c:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 8001020:	f5a3 7330 	sub.w	r3, r3, #704	; 0x2c0
 8001024:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 8001028:	f102 020f 	add.w	r2, r2, #15
 800102c:	7812      	ldrb	r2, [r2, #0]
 800102e:	701a      	strb	r2, [r3, #0]
		currentSector += 1; //begin new sector -- screens are sector-aligned for easier access
 8001030:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8001034:	f103 030c 	add.w	r3, r3, #12
 8001038:	881b      	ldrh	r3, [r3, #0]
 800103a:	3301      	adds	r3, #1
 800103c:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 8001040:	f102 020c 	add.w	r2, r2, #12
 8001044:	8013      	strh	r3, [r2, #0]
		currentScreenIndex += 1;
 8001046:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 800104a:	f103 030f 	add.w	r3, r3, #15
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	3301      	adds	r3, #1
 8001052:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 8001056:	f102 020f 	add.w	r2, r2, #15
 800105a:	7013      	strb	r3, [r2, #0]
		gconf.screenSectors[currentScreenIndex] = currentSector;
 800105c:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8001060:	f103 030f 	add.w	r3, r3, #15
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 800106a:	f102 0210 	add.w	r2, r2, #16
 800106e:	f5a2 722d 	sub.w	r2, r2, #692	; 0x2b4
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	4413      	add	r3, r2
 8001076:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 800107a:	f102 020c 	add.w	r2, r2, #12
 800107e:	8812      	ldrh	r2, [r2, #0]
 8001080:	805a      	strh	r2, [r3, #2]
		ext_flash_erase_4kB(currentSector*SECTOR_SIZE);
 8001082:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8001086:	f103 030c 	add.w	r3, r3, #12
 800108a:	881b      	ldrh	r3, [r3, #0]
 800108c:	031b      	lsls	r3, r3, #12
 800108e:	4618      	mov	r0, r3
 8001090:	f000 fd04 	bl	8001a9c <ext_flash_erase_4kB>
		memset(sectorBuffer, 0, SECTOR_SIZE);
 8001094:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8001098:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800109c:	3b1c      	subs	r3, #28
 800109e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80010a2:	2100      	movs	r1, #0
 80010a4:	4618      	mov	r0, r3
 80010a6:	f004 fa93 	bl	80055d0 <memset>
		sectorBufferIndex = 0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 80010b0:	f102 0204 	add.w	r2, r2, #4
 80010b4:	6013      	str	r3, [r2, #0]
		memcpy(sectorBuffer+sectorBufferIndex, (uint8_t *) &screenVar, sizeof(screenVar));
 80010b6:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80010ba:	f103 0304 	add.w	r3, r3, #4
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80010c4:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80010c8:	3b1c      	subs	r3, #28
 80010ca:	4413      	add	r3, r2
 80010cc:	f507 7234 	add.w	r2, r7, #720	; 0x2d0
 80010d0:	f5a2 7230 	sub.w	r2, r2, #704	; 0x2c0
 80010d4:	6812      	ldr	r2, [r2, #0]
 80010d6:	601a      	str	r2, [r3, #0]
		sectorBufferIndex += sizeof(screenVar);
 80010d8:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80010dc:	f103 0304 	add.w	r3, r3, #4
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	3304      	adds	r3, #4
 80010e4:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 80010e8:	f102 0204 	add.w	r2, r2, #4
 80010ec:	6013      	str	r3, [r2, #0]
		while(currentScreenObjectsLeft > 0){
 80010ee:	e3e0      	b.n	80018b2 <configFromUart+0xc2a>
			currentScreenObjectsLeft--;
 80010f0:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80010f4:	f103 030a 	add.w	r3, r3, #10
 80010f8:	881b      	ldrh	r3, [r3, #0]
 80010fa:	3b01      	subs	r3, #1
 80010fc:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 8001100:	f102 020a 	add.w	r2, r2, #10
 8001104:	8013      	strh	r3, [r2, #0]
			UART_READ_STRING();
 8001106:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 800110a:	f100 0028 	add.w	r0, r0, #40	; 0x28
 800110e:	230d      	movs	r3, #13
 8001110:	2280      	movs	r2, #128	; 0x80
 8001112:	491e      	ldr	r1, [pc, #120]	; (800118c <configFromUart+0x504>)
 8001114:	f001 fe40 	bl	8002d98 <read_usart_message>
 8001118:	4603      	mov	r3, r0
 800111a:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 800111e:	f102 0234 	add.w	r2, r2, #52	; 0x34
 8001122:	6013      	str	r3, [r2, #0]
 8001124:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001128:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d0e9      	beq.n	8001106 <configFromUart+0x47e>
 8001132:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001136:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	3b01      	subs	r3, #1
 800113e:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 8001142:	f103 0310 	add.w	r3, r3, #16
 8001146:	443b      	add	r3, r7
 8001148:	2200      	movs	r2, #0
 800114a:	f803 2ca8 	strb.w	r2, [r3, #-168]
			currentObject.objectType = parseTypeFromString(msg);
 800114e:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 8001152:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8001156:	4618      	mov	r0, r3
 8001158:	f000 fc4c 	bl	80019f4 <parseTypeFromString>
 800115c:	4603      	mov	r3, r0
 800115e:	461a      	mov	r2, r3
 8001160:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 8001164:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 8001168:	701a      	strb	r2, [r3, #0]
			if(currentObject.objectType == none){
 800116a:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 800116e:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d10f      	bne.n	8001198 <configFromUart+0x510>
				printf("[cl] Object type %s not recognized. \n\r", msg);
 8001178:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 800117c:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8001180:	4619      	mov	r1, r3
 8001182:	4804      	ldr	r0, [pc, #16]	; (8001194 <configFromUart+0x50c>)
 8001184:	f004 fa2c 	bl	80055e0 <iprintf>
				return 4;
 8001188:	2304      	movs	r3, #4
 800118a:	e3e2      	b.n	8001952 <configFromUart+0xcca>
 800118c:	20000198 	.word	0x20000198
 8001190:	08006764 	.word	0x08006764
 8001194:	08006798 	.word	0x08006798
			UART_READ_STRING();
 8001198:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 800119c:	f100 0028 	add.w	r0, r0, #40	; 0x28
 80011a0:	230d      	movs	r3, #13
 80011a2:	2280      	movs	r2, #128	; 0x80
 80011a4:	49ce      	ldr	r1, [pc, #824]	; (80014e0 <configFromUart+0x858>)
 80011a6:	f001 fdf7 	bl	8002d98 <read_usart_message>
 80011aa:	4603      	mov	r3, r0
 80011ac:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80011b0:	f102 0234 	add.w	r2, r2, #52	; 0x34
 80011b4:	6013      	str	r3, [r2, #0]
 80011b6:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80011ba:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d0e9      	beq.n	8001198 <configFromUart+0x510>
 80011c4:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80011c8:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	3b01      	subs	r3, #1
 80011d0:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 80011d4:	f103 0310 	add.w	r3, r3, #16
 80011d8:	443b      	add	r3, r7
 80011da:	2200      	movs	r2, #0
 80011dc:	f803 2ca8 	strb.w	r2, [r3, #-168]
			currentObject.objectId = (uint16_t) atoi(msg);
 80011e0:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 80011e4:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80011e8:	4618      	mov	r0, r3
 80011ea:	f004 f9b5 	bl	8005558 <atoi>
 80011ee:	4603      	mov	r3, r0
 80011f0:	b29a      	uxth	r2, r3
 80011f2:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 80011f6:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 80011fa:	805a      	strh	r2, [r3, #2]
			UART_READ_STRING();
 80011fc:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 8001200:	f100 0028 	add.w	r0, r0, #40	; 0x28
 8001204:	230d      	movs	r3, #13
 8001206:	2280      	movs	r2, #128	; 0x80
 8001208:	49b5      	ldr	r1, [pc, #724]	; (80014e0 <configFromUart+0x858>)
 800120a:	f001 fdc5 	bl	8002d98 <read_usart_message>
 800120e:	4603      	mov	r3, r0
 8001210:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8001214:	f102 0234 	add.w	r2, r2, #52	; 0x34
 8001218:	6013      	str	r3, [r2, #0]
 800121a:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 800121e:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d0e9      	beq.n	80011fc <configFromUart+0x574>
 8001228:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 800122c:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	3b01      	subs	r3, #1
 8001234:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 8001238:	f103 0310 	add.w	r3, r3, #16
 800123c:	443b      	add	r3, r7
 800123e:	2200      	movs	r2, #0
 8001240:	f803 2ca8 	strb.w	r2, [r3, #-168]
			currentObject.xstart = (uint16_t) atoi(msg);
 8001244:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 8001248:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800124c:	4618      	mov	r0, r3
 800124e:	f004 f983 	bl	8005558 <atoi>
 8001252:	4603      	mov	r3, r0
 8001254:	b29a      	uxth	r2, r3
 8001256:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 800125a:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 800125e:	809a      	strh	r2, [r3, #4]
			UART_READ_STRING();
 8001260:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 8001264:	f100 0028 	add.w	r0, r0, #40	; 0x28
 8001268:	230d      	movs	r3, #13
 800126a:	2280      	movs	r2, #128	; 0x80
 800126c:	499c      	ldr	r1, [pc, #624]	; (80014e0 <configFromUart+0x858>)
 800126e:	f001 fd93 	bl	8002d98 <read_usart_message>
 8001272:	4603      	mov	r3, r0
 8001274:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8001278:	f102 0234 	add.w	r2, r2, #52	; 0x34
 800127c:	6013      	str	r3, [r2, #0]
 800127e:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001282:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d0e9      	beq.n	8001260 <configFromUart+0x5d8>
 800128c:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001290:	f103 0334 	add.w	r3, r3, #52	; 0x34
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	3b01      	subs	r3, #1
 8001298:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 800129c:	f103 0310 	add.w	r3, r3, #16
 80012a0:	443b      	add	r3, r7
 80012a2:	2200      	movs	r2, #0
 80012a4:	f803 2ca8 	strb.w	r2, [r3, #-168]
			currentObject.ystart = (uint16_t) atoi(msg);
 80012a8:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 80012ac:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80012b0:	4618      	mov	r0, r3
 80012b2:	f004 f951 	bl	8005558 <atoi>
 80012b6:	4603      	mov	r3, r0
 80012b8:	b29a      	uxth	r2, r3
 80012ba:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 80012be:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 80012c2:	80da      	strh	r2, [r3, #6]
			UART_READ_STRING();
 80012c4:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 80012c8:	f100 0028 	add.w	r0, r0, #40	; 0x28
 80012cc:	230d      	movs	r3, #13
 80012ce:	2280      	movs	r2, #128	; 0x80
 80012d0:	4983      	ldr	r1, [pc, #524]	; (80014e0 <configFromUart+0x858>)
 80012d2:	f001 fd61 	bl	8002d98 <read_usart_message>
 80012d6:	4603      	mov	r3, r0
 80012d8:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80012dc:	f102 0234 	add.w	r2, r2, #52	; 0x34
 80012e0:	6013      	str	r3, [r2, #0]
 80012e2:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80012e6:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d0e9      	beq.n	80012c4 <configFromUart+0x63c>
 80012f0:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80012f4:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	3b01      	subs	r3, #1
 80012fc:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 8001300:	f103 0310 	add.w	r3, r3, #16
 8001304:	443b      	add	r3, r7
 8001306:	2200      	movs	r2, #0
 8001308:	f803 2ca8 	strb.w	r2, [r3, #-168]
			currentObject.xend = (uint16_t) atoi(msg);
 800130c:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 8001310:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8001314:	4618      	mov	r0, r3
 8001316:	f004 f91f 	bl	8005558 <atoi>
 800131a:	4603      	mov	r3, r0
 800131c:	b29a      	uxth	r2, r3
 800131e:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 8001322:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 8001326:	811a      	strh	r2, [r3, #8]
			UART_READ_STRING();
 8001328:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 800132c:	f100 0028 	add.w	r0, r0, #40	; 0x28
 8001330:	230d      	movs	r3, #13
 8001332:	2280      	movs	r2, #128	; 0x80
 8001334:	496a      	ldr	r1, [pc, #424]	; (80014e0 <configFromUart+0x858>)
 8001336:	f001 fd2f 	bl	8002d98 <read_usart_message>
 800133a:	4603      	mov	r3, r0
 800133c:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8001340:	f102 0234 	add.w	r2, r2, #52	; 0x34
 8001344:	6013      	str	r3, [r2, #0]
 8001346:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 800134a:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	2b00      	cmp	r3, #0
 8001352:	d0e9      	beq.n	8001328 <configFromUart+0x6a0>
 8001354:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001358:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	3b01      	subs	r3, #1
 8001360:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 8001364:	f103 0310 	add.w	r3, r3, #16
 8001368:	443b      	add	r3, r7
 800136a:	2200      	movs	r2, #0
 800136c:	f803 2ca8 	strb.w	r2, [r3, #-168]
			currentObject.yend = (uint16_t) atoi(msg);
 8001370:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 8001374:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8001378:	4618      	mov	r0, r3
 800137a:	f004 f8ed 	bl	8005558 <atoi>
 800137e:	4603      	mov	r3, r0
 8001380:	b29a      	uxth	r2, r3
 8001382:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 8001386:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 800138a:	815a      	strh	r2, [r3, #10]
			UART_READ_STRING();
 800138c:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 8001390:	f100 0028 	add.w	r0, r0, #40	; 0x28
 8001394:	230d      	movs	r3, #13
 8001396:	2280      	movs	r2, #128	; 0x80
 8001398:	4951      	ldr	r1, [pc, #324]	; (80014e0 <configFromUart+0x858>)
 800139a:	f001 fcfd 	bl	8002d98 <read_usart_message>
 800139e:	4603      	mov	r3, r0
 80013a0:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80013a4:	f102 0234 	add.w	r2, r2, #52	; 0x34
 80013a8:	6013      	str	r3, [r2, #0]
 80013aa:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80013ae:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d0e9      	beq.n	800138c <configFromUart+0x704>
 80013b8:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80013bc:	f103 0334 	add.w	r3, r3, #52	; 0x34
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	3b01      	subs	r3, #1
 80013c4:	f503 534b 	add.w	r3, r3, #12992	; 0x32c0
 80013c8:	f103 0310 	add.w	r3, r3, #16
 80013cc:	443b      	add	r3, r7
 80013ce:	2200      	movs	r2, #0
 80013d0:	f803 2ca8 	strb.w	r2, [r3, #-168]
			currentObject.dataLen = (uint16_t) atoi(msg);
 80013d4:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 80013d8:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80013dc:	4618      	mov	r0, r3
 80013de:	f004 f8bb 	bl	8005558 <atoi>
 80013e2:	4603      	mov	r3, r0
 80013e4:	b29a      	uxth	r2, r3
 80013e6:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 80013ea:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 80013ee:	819a      	strh	r2, [r3, #12]
			PRINT_OBJECT_HEADER(currentObject);
 80013f0:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 80013f4:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 80013f8:	781b      	ldrb	r3, [r3, #0]
 80013fa:	461c      	mov	r4, r3
 80013fc:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 8001400:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 8001404:	885b      	ldrh	r3, [r3, #2]
 8001406:	461d      	mov	r5, r3
 8001408:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 800140c:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 8001410:	889b      	ldrh	r3, [r3, #4]
 8001412:	461e      	mov	r6, r3
 8001414:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 8001418:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 800141c:	88db      	ldrh	r3, [r3, #6]
 800141e:	461a      	mov	r2, r3
 8001420:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 8001424:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 8001428:	891b      	ldrh	r3, [r3, #8]
 800142a:	4619      	mov	r1, r3
 800142c:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 8001430:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 8001434:	895b      	ldrh	r3, [r3, #10]
 8001436:	4618      	mov	r0, r3
 8001438:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 800143c:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 8001440:	899b      	ldrh	r3, [r3, #12]
 8001442:	9303      	str	r3, [sp, #12]
 8001444:	9002      	str	r0, [sp, #8]
 8001446:	9101      	str	r1, [sp, #4]
 8001448:	9200      	str	r2, [sp, #0]
 800144a:	4633      	mov	r3, r6
 800144c:	462a      	mov	r2, r5
 800144e:	4621      	mov	r1, r4
 8001450:	4824      	ldr	r0, [pc, #144]	; (80014e4 <configFromUart+0x85c>)
 8001452:	f004 f8c5 	bl	80055e0 <iprintf>
			if(currentObject.dataLen > MAX_DATA_SIZE){
 8001456:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 800145a:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 800145e:	899b      	ldrh	r3, [r3, #12]
 8001460:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001464:	d90a      	bls.n	800147c <configFromUart+0x7f4>
				printf("[cl] Object (id=%d) data too large. %d\n\r", currentObject.objectId);
 8001466:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 800146a:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 800146e:	885b      	ldrh	r3, [r3, #2]
 8001470:	4619      	mov	r1, r3
 8001472:	481d      	ldr	r0, [pc, #116]	; (80014e8 <configFromUart+0x860>)
 8001474:	f004 f8b4 	bl	80055e0 <iprintf>
				return 5;
 8001478:	2305      	movs	r3, #5
 800147a:	e219      	b.n	80018b0 <configFromUart+0xc28>
			int spaceLeft = SECTOR_SIZE - sectorBufferIndex;
 800147c:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8001480:	f103 0304 	add.w	r3, r3, #4
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 800148a:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 800148e:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8001492:	6013      	str	r3, [r2, #0]
			if(spaceLeft >= sizeof(currentObject)){
 8001494:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001498:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	2b0d      	cmp	r3, #13
 80014a0:	d924      	bls.n	80014ec <configFromUart+0x864>
				memcpy(sectorBuffer+sectorBufferIndex, (uint8_t *) &currentObject, sizeof(currentObject));
 80014a2:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80014a6:	f103 0304 	add.w	r3, r3, #4
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80014b0:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80014b4:	3b1c      	subs	r3, #28
 80014b6:	1898      	adds	r0, r3, r2
 80014b8:	f107 0310 	add.w	r3, r7, #16
 80014bc:	3b10      	subs	r3, #16
 80014be:	220e      	movs	r2, #14
 80014c0:	4619      	mov	r1, r3
 80014c2:	f004 f877 	bl	80055b4 <memcpy>
				sectorBufferIndex += sizeof(currentObject);
 80014c6:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80014ca:	f103 0304 	add.w	r3, r3, #4
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	330e      	adds	r3, #14
 80014d2:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 80014d6:	f102 0204 	add.w	r2, r2, #4
 80014da:	6013      	str	r3, [r2, #0]
 80014dc:	e094      	b.n	8001608 <configFromUart+0x980>
 80014de:	bf00      	nop
 80014e0:	20000198 	.word	0x20000198
 80014e4:	080067c0 	.word	0x080067c0
 80014e8:	080067fc 	.word	0x080067fc
				memcpy(sectorBuffer+sectorBufferIndex, (uint8_t *) &currentObject, spaceLeft);
 80014ec:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80014f0:	f103 0304 	add.w	r3, r3, #4
 80014f4:	681a      	ldr	r2, [r3, #0]
 80014f6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80014fa:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80014fe:	3b1c      	subs	r3, #28
 8001500:	1898      	adds	r0, r3, r2
 8001502:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001506:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	f107 0310 	add.w	r3, r7, #16
 8001510:	3b10      	subs	r3, #16
 8001512:	4619      	mov	r1, r3
 8001514:	f004 f84e 	bl	80055b4 <memcpy>
				ext_flash_write_multipage(currentSector*SECTOR_SIZE, sectorBuffer, SECTOR_SIZE);
 8001518:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 800151c:	f103 030c 	add.w	r3, r3, #12
 8001520:	881b      	ldrh	r3, [r3, #0]
 8001522:	031b      	lsls	r3, r3, #12
 8001524:	4618      	mov	r0, r3
 8001526:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800152a:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800152e:	3b1c      	subs	r3, #28
 8001530:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001534:	4619      	mov	r1, r3
 8001536:	f000 fbcb 	bl	8001cd0 <ext_flash_write_multipage>
				currentSector += 1;
 800153a:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 800153e:	f103 030c 	add.w	r3, r3, #12
 8001542:	881b      	ldrh	r3, [r3, #0]
 8001544:	3301      	adds	r3, #1
 8001546:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 800154a:	f102 020c 	add.w	r2, r2, #12
 800154e:	8013      	strh	r3, [r2, #0]
				if(currentSector > MAX_SECTOR){
 8001550:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8001554:	f103 030c 	add.w	r3, r3, #12
 8001558:	881b      	ldrh	r3, [r3, #0]
 800155a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800155e:	d30a      	bcc.n	8001576 <configFromUart+0x8ee>
					printf("[cl] External memory size exceeded trying to save header of object id %d\n\r", currentObject.objectId);
 8001560:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 8001564:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 8001568:	885b      	ldrh	r3, [r3, #2]
 800156a:	4619      	mov	r1, r3
 800156c:	48d6      	ldr	r0, [pc, #856]	; (80018c8 <configFromUart+0xc40>)
 800156e:	f004 f837 	bl	80055e0 <iprintf>
					return 6;
 8001572:	2306      	movs	r3, #6
 8001574:	e19c      	b.n	80018b0 <configFromUart+0xc28>
				ext_flash_erase_4kB(currentSector*SECTOR_SIZE);
 8001576:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 800157a:	f103 030c 	add.w	r3, r3, #12
 800157e:	881b      	ldrh	r3, [r3, #0]
 8001580:	031b      	lsls	r3, r3, #12
 8001582:	4618      	mov	r0, r3
 8001584:	f000 fa8a 	bl	8001a9c <ext_flash_erase_4kB>
				memset(sectorBuffer, 0, SECTOR_SIZE);
 8001588:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800158c:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001590:	3b1c      	subs	r3, #28
 8001592:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001596:	2100      	movs	r1, #0
 8001598:	4618      	mov	r0, r3
 800159a:	f004 f819 	bl	80055d0 <memset>
				sectorBufferIndex = 0;
 800159e:	2300      	movs	r3, #0
 80015a0:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 80015a4:	f102 0204 	add.w	r2, r2, #4
 80015a8:	6013      	str	r3, [r2, #0]
				memcpy(sectorBuffer+sectorBufferIndex, ((uint8_t *) &currentObject)+spaceLeft, (sizeof(currentObject) - spaceLeft));
 80015aa:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80015ae:	f103 0304 	add.w	r3, r3, #4
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80015b8:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80015bc:	3b1c      	subs	r3, #28
 80015be:	1898      	adds	r0, r3, r2
 80015c0:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80015c4:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	f107 0310 	add.w	r3, r7, #16
 80015ce:	3b10      	subs	r3, #16
 80015d0:	1899      	adds	r1, r3, r2
 80015d2:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80015d6:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f1c3 030e 	rsb	r3, r3, #14
 80015e0:	461a      	mov	r2, r3
 80015e2:	f003 ffe7 	bl	80055b4 <memcpy>
				sectorBufferIndex += (sizeof(currentObject) - spaceLeft);
 80015e6:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80015ea:	f103 0304 	add.w	r3, r3, #4
 80015ee:	681a      	ldr	r2, [r3, #0]
 80015f0:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80015f4:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	330e      	adds	r3, #14
 80015fe:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 8001602:	f102 0204 	add.w	r2, r2, #4
 8001606:	6013      	str	r3, [r2, #0]
			uint16_t objectDataBytesLeft = currentObject.dataLen;
 8001608:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 800160c:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 8001610:	899b      	ldrh	r3, [r3, #12]
 8001612:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8001616:	f102 023e 	add.w	r2, r2, #62	; 0x3e
 800161a:	8013      	strh	r3, [r2, #0]
			dataBufferIndex = 0;
 800161c:	2300      	movs	r3, #0
 800161e:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 8001622:	6013      	str	r3, [r2, #0]
			while(objectDataBytesLeft > 0){
 8001624:	e05c      	b.n	80016e0 <configFromUart+0xa58>
				do{count = read_usart_message(msg, &huart1, 2, NEWLINE);} while (count==0);
 8001626:	f507 5048 	add.w	r0, r7, #12800	; 0x3200
 800162a:	f100 0028 	add.w	r0, r0, #40	; 0x28
 800162e:	230d      	movs	r3, #13
 8001630:	2202      	movs	r2, #2
 8001632:	49a6      	ldr	r1, [pc, #664]	; (80018cc <configFromUart+0xc44>)
 8001634:	f001 fbb0 	bl	8002d98 <read_usart_message>
 8001638:	4603      	mov	r3, r0
 800163a:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 800163e:	f102 0234 	add.w	r2, r2, #52	; 0x34
 8001642:	6013      	str	r3, [r2, #0]
 8001644:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001648:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d0e9      	beq.n	8001626 <configFromUart+0x99e>
				if(count!=2){
 8001652:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001656:	f103 0334 	add.w	r3, r3, #52	; 0x34
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	2b02      	cmp	r3, #2
 800165e:	d00a      	beq.n	8001676 <configFromUart+0x9ee>
					printf("[cl] Error reading hex data of object with id %d \n\r", currentObject.objectId);
 8001660:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 8001664:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 8001668:	885b      	ldrh	r3, [r3, #2]
 800166a:	4619      	mov	r1, r3
 800166c:	4898      	ldr	r0, [pc, #608]	; (80018d0 <configFromUart+0xc48>)
 800166e:	f003 ffb7 	bl	80055e0 <iprintf>
					return 7;
 8001672:	2307      	movs	r3, #7
 8001674:	e11c      	b.n	80018b0 <configFromUart+0xc28>
				msg[2] = 0;
 8001676:	2300      	movs	r3, #0
 8001678:	f507 5248 	add.w	r2, r7, #12800	; 0x3200
 800167c:	f102 022a 	add.w	r2, r2, #42	; 0x2a
 8001680:	7013      	strb	r3, [r2, #0]
				uint8_t deHexedByte = (uint8_t) strtol(msg, NULL, 16);
 8001682:	f507 5348 	add.w	r3, r7, #12800	; 0x3200
 8001686:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800168a:	2210      	movs	r2, #16
 800168c:	2100      	movs	r1, #0
 800168e:	4618      	mov	r0, r3
 8001690:	f004 f840 	bl	8005714 <strtol>
 8001694:	4603      	mov	r3, r0
 8001696:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 800169a:	f102 022b 	add.w	r2, r2, #43	; 0x2b
 800169e:	7013      	strb	r3, [r2, #0]
				dataBuffer[dataBufferIndex] = deHexedByte;
 80016a0:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 80016a4:	f5a3 722f 	sub.w	r2, r3, #700	; 0x2bc
 80016a8:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	4413      	add	r3, r2
 80016b0:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80016b4:	f102 022b 	add.w	r2, r2, #43	; 0x2b
 80016b8:	7812      	ldrb	r2, [r2, #0]
 80016ba:	701a      	strb	r2, [r3, #0]
				dataBufferIndex++;
 80016bc:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	3301      	adds	r3, #1
 80016c4:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 80016c8:	6013      	str	r3, [r2, #0]
				objectDataBytesLeft--;
 80016ca:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80016ce:	f103 033e 	add.w	r3, r3, #62	; 0x3e
 80016d2:	881b      	ldrh	r3, [r3, #0]
 80016d4:	3b01      	subs	r3, #1
 80016d6:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80016da:	f102 023e 	add.w	r2, r2, #62	; 0x3e
 80016de:	8013      	strh	r3, [r2, #0]
			while(objectDataBytesLeft > 0){
 80016e0:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80016e4:	f103 033e 	add.w	r3, r3, #62	; 0x3e
 80016e8:	881b      	ldrh	r3, [r3, #0]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d19b      	bne.n	8001626 <configFromUart+0x99e>
			objectDataBytesLeft = currentObject.dataLen;
 80016ee:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 80016f2:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 80016f6:	899b      	ldrh	r3, [r3, #12]
 80016f8:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80016fc:	f102 023e 	add.w	r2, r2, #62	; 0x3e
 8001700:	8013      	strh	r3, [r2, #0]
			dataBufferIndex = 0;
 8001702:	2300      	movs	r3, #0
 8001704:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 8001708:	6013      	str	r3, [r2, #0]
			while(objectDataBytesLeft > 0){
 800170a:	e0c8      	b.n	800189e <configFromUart+0xc16>
				spaceLeft = SECTOR_SIZE - sectorBufferIndex;
 800170c:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8001710:	f103 0304 	add.w	r3, r3, #4
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 800171a:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 800171e:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8001722:	6013      	str	r3, [r2, #0]
				if(spaceLeft >= objectDataBytesLeft){
 8001724:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001728:	f103 033e 	add.w	r3, r3, #62	; 0x3e
 800172c:	881b      	ldrh	r3, [r3, #0]
 800172e:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8001732:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8001736:	6812      	ldr	r2, [r2, #0]
 8001738:	429a      	cmp	r2, r3
 800173a:	db30      	blt.n	800179e <configFromUart+0xb16>
					memcpy(sectorBuffer+sectorBufferIndex, dataBuffer + dataBufferIndex, objectDataBytesLeft);
 800173c:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8001740:	f103 0304 	add.w	r3, r3, #4
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800174a:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800174e:	3b1c      	subs	r3, #28
 8001750:	1898      	adds	r0, r3, r2
 8001752:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800175c:	3b3c      	subs	r3, #60	; 0x3c
 800175e:	4413      	add	r3, r2
 8001760:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8001764:	f102 023e 	add.w	r2, r2, #62	; 0x3e
 8001768:	8812      	ldrh	r2, [r2, #0]
 800176a:	4619      	mov	r1, r3
 800176c:	f003 ff22 	bl	80055b4 <memcpy>
					sectorBufferIndex += objectDataBytesLeft;
 8001770:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001774:	f103 033e 	add.w	r3, r3, #62	; 0x3e
 8001778:	881b      	ldrh	r3, [r3, #0]
 800177a:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 800177e:	f102 0204 	add.w	r2, r2, #4
 8001782:	6812      	ldr	r2, [r2, #0]
 8001784:	4413      	add	r3, r2
 8001786:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 800178a:	f102 0204 	add.w	r2, r2, #4
 800178e:	6013      	str	r3, [r2, #0]
					objectDataBytesLeft = 0;
 8001790:	2300      	movs	r3, #0
 8001792:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8001796:	f102 023e 	add.w	r2, r2, #62	; 0x3e
 800179a:	8013      	strh	r3, [r2, #0]
 800179c:	e07f      	b.n	800189e <configFromUart+0xc16>
					memcpy(sectorBuffer+sectorBufferIndex, dataBuffer + dataBufferIndex, spaceLeft);
 800179e:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80017a2:	f103 0304 	add.w	r3, r3, #4
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 80017ac:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80017b0:	3b1c      	subs	r3, #28
 80017b2:	1898      	adds	r0, r3, r2
 80017b4:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80017be:	3b3c      	subs	r3, #60	; 0x3c
 80017c0:	4413      	add	r3, r2
 80017c2:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80017c6:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80017ca:	6812      	ldr	r2, [r2, #0]
 80017cc:	4619      	mov	r1, r3
 80017ce:	f003 fef1 	bl	80055b4 <memcpy>
					dataBufferIndex += spaceLeft;
 80017d2:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80017d6:	681a      	ldr	r2, [r3, #0]
 80017d8:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80017dc:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	4413      	add	r3, r2
 80017e4:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 80017e8:	6013      	str	r3, [r2, #0]
					objectDataBytesLeft -= spaceLeft;
 80017ea:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80017ee:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	b29b      	uxth	r3, r3
 80017f6:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 80017fa:	f102 023e 	add.w	r2, r2, #62	; 0x3e
 80017fe:	8812      	ldrh	r2, [r2, #0]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 8001806:	f102 023e 	add.w	r2, r2, #62	; 0x3e
 800180a:	8013      	strh	r3, [r2, #0]
					ext_flash_write_multipage(currentSector*SECTOR_SIZE, sectorBuffer, SECTOR_SIZE);
 800180c:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8001810:	f103 030c 	add.w	r3, r3, #12
 8001814:	881b      	ldrh	r3, [r3, #0]
 8001816:	031b      	lsls	r3, r3, #12
 8001818:	4618      	mov	r0, r3
 800181a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800181e:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001822:	3b1c      	subs	r3, #28
 8001824:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001828:	4619      	mov	r1, r3
 800182a:	f000 fa51 	bl	8001cd0 <ext_flash_write_multipage>
					currentSector += 1;
 800182e:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8001832:	f103 030c 	add.w	r3, r3, #12
 8001836:	881b      	ldrh	r3, [r3, #0]
 8001838:	3301      	adds	r3, #1
 800183a:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 800183e:	f102 020c 	add.w	r2, r2, #12
 8001842:	8013      	strh	r3, [r2, #0]
					if(currentSector > MAX_SECTOR){
 8001844:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8001848:	f103 030c 	add.w	r3, r3, #12
 800184c:	881b      	ldrh	r3, [r3, #0]
 800184e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001852:	d30a      	bcc.n	800186a <configFromUart+0xbe2>
						printf("[cl] External memory size exceeded while trying to save data of object id %d\n\r", currentObject.objectId);
 8001854:	f507 7334 	add.w	r3, r7, #720	; 0x2d0
 8001858:	f5a3 7334 	sub.w	r3, r3, #720	; 0x2d0
 800185c:	885b      	ldrh	r3, [r3, #2]
 800185e:	4619      	mov	r1, r3
 8001860:	481c      	ldr	r0, [pc, #112]	; (80018d4 <configFromUart+0xc4c>)
 8001862:	f003 febd 	bl	80055e0 <iprintf>
						return 8;
 8001866:	2308      	movs	r3, #8
 8001868:	e022      	b.n	80018b0 <configFromUart+0xc28>
					ext_flash_erase_4kB(currentSector*SECTOR_SIZE);
 800186a:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 800186e:	f103 030c 	add.w	r3, r3, #12
 8001872:	881b      	ldrh	r3, [r3, #0]
 8001874:	031b      	lsls	r3, r3, #12
 8001876:	4618      	mov	r0, r3
 8001878:	f000 f910 	bl	8001a9c <ext_flash_erase_4kB>
					memset(sectorBuffer, 0, SECTOR_SIZE);
 800187c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 8001880:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001884:	3b1c      	subs	r3, #28
 8001886:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800188a:	2100      	movs	r1, #0
 800188c:	4618      	mov	r0, r3
 800188e:	f003 fe9f 	bl	80055d0 <memset>
					sectorBufferIndex = 0;
 8001892:	2300      	movs	r3, #0
 8001894:	f507 524b 	add.w	r2, r7, #12992	; 0x32c0
 8001898:	f102 0204 	add.w	r2, r2, #4
 800189c:	6013      	str	r3, [r2, #0]
			while(objectDataBytesLeft > 0){
 800189e:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80018a2:	f103 033e 	add.w	r3, r3, #62	; 0x3e
 80018a6:	881b      	ldrh	r3, [r3, #0]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	f47f af2f 	bne.w	800170c <configFromUart+0xa84>
 80018ae:	e000      	b.n	80018b2 <configFromUart+0xc2a>
			return 3;
 80018b0:	e04f      	b.n	8001952 <configFromUart+0xcca>
		while(currentScreenObjectsLeft > 0){
 80018b2:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 80018b6:	f103 030a 	add.w	r3, r3, #10
 80018ba:	881b      	ldrh	r3, [r3, #0]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	f47f ac17 	bne.w	80010f0 <configFromUart+0x468>
	while(1){
 80018c2:	f7ff bad0 	b.w	8000e66 <configFromUart+0x1de>
 80018c6:	bf00      	nop
 80018c8:	08006828 	.word	0x08006828
 80018cc:	20000198 	.word	0x20000198
 80018d0:	08006874 	.word	0x08006874
 80018d4:	080068a8 	.word	0x080068a8
		printf("%x ", sectorBuffer[j]);
 80018d8:	f507 530b 	add.w	r3, r7, #8896	; 0x22c0
 80018dc:	f103 0310 	add.w	r3, r3, #16
 80018e0:	f5a3 722f 	sub.w	r2, r3, #700	; 0x2bc
 80018e4:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80018e8:	f103 0338 	add.w	r3, r3, #56	; 0x38
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	4413      	add	r3, r2
 80018f0:	781b      	ldrb	r3, [r3, #0]
 80018f2:	4619      	mov	r1, r3
 80018f4:	481a      	ldr	r0, [pc, #104]	; (8001960 <configFromUart+0xcd8>)
 80018f6:	f003 fe73 	bl	80055e0 <iprintf>
	for(j=0; j<sizeof(gconf); j++){
 80018fa:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 80018fe:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	3301      	adds	r3, #1
 8001906:	f507 524a 	add.w	r2, r7, #12928	; 0x3280
 800190a:	f102 0238 	add.w	r2, r2, #56	; 0x38
 800190e:	6013      	str	r3, [r2, #0]
 8001910:	f507 534a 	add.w	r3, r7, #12928	; 0x3280
 8001914:	f103 0338 	add.w	r3, r3, #56	; 0x38
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f240 2201 	movw	r2, #513	; 0x201
 800191e:	4293      	cmp	r3, r2
 8001920:	d9da      	bls.n	80018d8 <configFromUart+0xc50>
	}

	ext_flash_erase_4kB(GENERAL_CONFIG_SECTOR*SECTOR_SIZE);
 8001922:	2000      	movs	r0, #0
 8001924:	f000 f8ba 	bl	8001a9c <ext_flash_erase_4kB>
	ext_flash_write_multipage(GENERAL_CONFIG_SECTOR*SECTOR_SIZE, sectorBuffer, sizeof(gconf));
 8001928:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800192c:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001930:	3b1c      	subs	r3, #28
 8001932:	f240 2202 	movw	r2, #514	; 0x202
 8001936:	4619      	mov	r1, r3
 8001938:	2000      	movs	r0, #0
 800193a:	f000 f9c9 	bl	8001cd0 <ext_flash_write_multipage>
	printf("[cl] Config from UART finished. Furthest sector written to: %d \n\r", currentSector);
 800193e:	f507 534b 	add.w	r3, r7, #12992	; 0x32c0
 8001942:	f103 030c 	add.w	r3, r3, #12
 8001946:	881b      	ldrh	r3, [r3, #0]
 8001948:	4619      	mov	r1, r3
 800194a:	4806      	ldr	r0, [pc, #24]	; (8001964 <configFromUart+0xcdc>)
 800194c:	f003 fe48 	bl	80055e0 <iprintf>

	return 0;
 8001950:	2300      	movs	r3, #0

}
 8001952:	4618      	mov	r0, r3
 8001954:	f507 574b 	add.w	r7, r7, #12992	; 0x32c0
 8001958:	3714      	adds	r7, #20
 800195a:	46bd      	mov	sp, r7
 800195c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800195e:	bf00      	nop
 8001960:	080068f8 	.word	0x080068f8
 8001964:	080068fc 	.word	0x080068fc

08001968 <readGeneralConfig>:

/*
 * Reads the general configuration struct from external flash into variable pointed at by @destination.
 */
void readGeneralConfig(struct generalConfig *destination){
 8001968:	b580      	push	{r7, lr}
 800196a:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 800196e:	af00      	add	r7, sp, #0
 8001970:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001974:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8001978:	6018      	str	r0, [r3, #0]
	uint8_t buffer[sizeof(struct generalConfig)];
	ext_flash_read(GENERAL_CONFIG_SECTOR*SECTOR_SIZE, buffer, sizeof(struct generalConfig));
 800197a:	f107 0308 	add.w	r3, r7, #8
 800197e:	f240 2202 	movw	r2, #514	; 0x202
 8001982:	4619      	mov	r1, r3
 8001984:	2000      	movs	r0, #0
 8001986:	f000 f8d8 	bl	8001b3a <ext_flash_read>
	int i;
	for(i = 0; i<sizeof(struct generalConfig); i++){
 800198a:	2300      	movs	r3, #0
 800198c:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 8001990:	e010      	b.n	80019b4 <readGeneralConfig+0x4c>
		printf("%x,", buffer[i]);
 8001992:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8001996:	f5a3 7202 	sub.w	r2, r3, #520	; 0x208
 800199a:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 800199e:	4413      	add	r3, r2
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	4619      	mov	r1, r3
 80019a4:	4811      	ldr	r0, [pc, #68]	; (80019ec <readGeneralConfig+0x84>)
 80019a6:	f003 fe1b 	bl	80055e0 <iprintf>
	for(i = 0; i<sizeof(struct generalConfig); i++){
 80019aa:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80019ae:	3301      	adds	r3, #1
 80019b0:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
 80019b4:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 80019b8:	f240 2201 	movw	r2, #513	; 0x201
 80019bc:	4293      	cmp	r3, r2
 80019be:	d9e8      	bls.n	8001992 <readGeneralConfig+0x2a>
	}
	printf("\n\r");
 80019c0:	480b      	ldr	r0, [pc, #44]	; (80019f0 <readGeneralConfig+0x88>)
 80019c2:	f003 fe0d 	bl	80055e0 <iprintf>
	*destination = *((struct generalConfig *) buffer);
 80019c6:	f107 0208 	add.w	r2, r7, #8
 80019ca:	f507 7304 	add.w	r3, r7, #528	; 0x210
 80019ce:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4618      	mov	r0, r3
 80019d6:	4611      	mov	r1, r2
 80019d8:	f240 2302 	movw	r3, #514	; 0x202
 80019dc:	461a      	mov	r2, r3
 80019de:	f003 fde9 	bl	80055b4 <memcpy>
}
 80019e2:	bf00      	nop
 80019e4:	f507 7704 	add.w	r7, r7, #528	; 0x210
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	08006950 	.word	0x08006950
 80019f0:	08006954 	.word	0x08006954

080019f4 <parseTypeFromString>:




objectType_t parseTypeFromString(char *str){
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b088      	sub	sp, #32
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
	const char *typeNames[] 	= 		{"rectangle", "button", "label"};
 80019fc:	4a19      	ldr	r2, [pc, #100]	; (8001a64 <parseTypeFromString+0x70>)
 80019fe:	f107 030c 	add.w	r3, r7, #12
 8001a02:	ca07      	ldmia	r2, {r0, r1, r2}
 8001a04:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	const objectType_t types[] 	= 		{rectangle, button, label};
 8001a08:	4a17      	ldr	r2, [pc, #92]	; (8001a68 <parseTypeFromString+0x74>)
 8001a0a:	f107 0308 	add.w	r3, r7, #8
 8001a0e:	6812      	ldr	r2, [r2, #0]
 8001a10:	4611      	mov	r1, r2
 8001a12:	8019      	strh	r1, [r3, #0]
 8001a14:	3302      	adds	r3, #2
 8001a16:	0c12      	lsrs	r2, r2, #16
 8001a18:	701a      	strb	r2, [r3, #0]

	int typeCount = 3;
 8001a1a:	2303      	movs	r3, #3
 8001a1c:	61bb      	str	r3, [r7, #24]
	int i;

	for(i=0; i<typeCount; i++){
 8001a1e:	2300      	movs	r3, #0
 8001a20:	61fb      	str	r3, [r7, #28]
 8001a22:	e015      	b.n	8001a50 <parseTypeFromString+0x5c>
		if(strcmp(typeNames[i], str) == 0){
 8001a24:	69fb      	ldr	r3, [r7, #28]
 8001a26:	009b      	lsls	r3, r3, #2
 8001a28:	3320      	adds	r3, #32
 8001a2a:	443b      	add	r3, r7
 8001a2c:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8001a30:	6879      	ldr	r1, [r7, #4]
 8001a32:	4618      	mov	r0, r3
 8001a34:	f7fe fbcc 	bl	80001d0 <strcmp>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d105      	bne.n	8001a4a <parseTypeFromString+0x56>
			return types[i];
 8001a3e:	f107 0208 	add.w	r2, r7, #8
 8001a42:	69fb      	ldr	r3, [r7, #28]
 8001a44:	4413      	add	r3, r2
 8001a46:	781b      	ldrb	r3, [r3, #0]
 8001a48:	e007      	b.n	8001a5a <parseTypeFromString+0x66>
	for(i=0; i<typeCount; i++){
 8001a4a:	69fb      	ldr	r3, [r7, #28]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	61fb      	str	r3, [r7, #28]
 8001a50:	69fa      	ldr	r2, [r7, #28]
 8001a52:	69bb      	ldr	r3, [r7, #24]
 8001a54:	429a      	cmp	r2, r3
 8001a56:	dbe5      	blt.n	8001a24 <parseTypeFromString+0x30>
		}
	}

	return none;
 8001a58:	2300      	movs	r3, #0
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3720      	adds	r7, #32
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	08006958 	.word	0x08006958
 8001a68:	08006964 	.word	0x08006964

08001a6c <flashCSSet>:
#include <string.h>

#define FLASHWRITE_DEBUG_PRINT 0


void flashCSSet(){
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 1);
 8001a70:	2201      	movs	r2, #1
 8001a72:	2110      	movs	r1, #16
 8001a74:	4802      	ldr	r0, [pc, #8]	; (8001a80 <flashCSSet+0x14>)
 8001a76:	f001 fdbf 	bl	80035f8 <HAL_GPIO_WritePin>
}
 8001a7a:	bf00      	nop
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	40020000 	.word	0x40020000

08001a84 <flashCSReset>:

void flashCSReset(){
 8001a84:	b580      	push	{r7, lr}
 8001a86:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, 0);
 8001a88:	2200      	movs	r2, #0
 8001a8a:	2110      	movs	r1, #16
 8001a8c:	4802      	ldr	r0, [pc, #8]	; (8001a98 <flashCSReset+0x14>)
 8001a8e:	f001 fdb3 	bl	80035f8 <HAL_GPIO_WritePin>
}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	40020000 	.word	0x40020000

08001a9c <ext_flash_erase_4kB>:
		}
	}
}

void ext_flash_erase_4kB(unsigned int address)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b084      	sub	sp, #16
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
	unsigned int i;

	printf("erase at %d \n\r", address);
 8001aa4:	6879      	ldr	r1, [r7, #4]
 8001aa6:	481a      	ldr	r0, [pc, #104]	; (8001b10 <ext_flash_erase_4kB+0x74>)
 8001aa8:	f003 fd9a 	bl	80055e0 <iprintf>

	ext_flash_wren();
 8001aac:	f000 f86c 	bl	8001b88 <ext_flash_wren>

	flashCSReset();
 8001ab0:	f7ff ffe8 	bl	8001a84 <flashCSReset>
	SPI1_Transfer(0x20);
 8001ab4:	2020      	movs	r0, #32
 8001ab6:	f000 fca7 	bl	8002408 <SPI1_Transfer>
	SPI1_Transfer((address>>16)&0xFF);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	0c1b      	lsrs	r3, r3, #16
 8001abe:	b2db      	uxtb	r3, r3
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	f000 fca1 	bl	8002408 <SPI1_Transfer>
	SPI1_Transfer((address>>8)&0xFF);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	0a1b      	lsrs	r3, r3, #8
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	4618      	mov	r0, r3
 8001ace:	f000 fc9b 	bl	8002408 <SPI1_Transfer>
	SPI1_Transfer(address&0xFF);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	b2db      	uxtb	r3, r3
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f000 fc96 	bl	8002408 <SPI1_Transfer>
	flashCSSet();
 8001adc:	f7ff ffc6 	bl	8001a6c <flashCSSet>

	for(i=0;i<1000;i++)
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	e00a      	b.n	8001afc <ext_flash_erase_4kB+0x60>
	{
		HAL_Delay(1);
 8001ae6:	2001      	movs	r0, #1
 8001ae8:	f001 fa22 	bl	8002f30 <HAL_Delay>
		if(ext_flash_read_status_register_1()==0x00)
 8001aec:	f000 f838 	bl	8001b60 <ext_flash_read_status_register_1>
 8001af0:	4603      	mov	r3, r0
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d007      	beq.n	8001b06 <ext_flash_erase_4kB+0x6a>
	for(i=0;i<1000;i++)
 8001af6:	68fb      	ldr	r3, [r7, #12]
 8001af8:	3301      	adds	r3, #1
 8001afa:	60fb      	str	r3, [r7, #12]
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001b02:	d3f0      	bcc.n	8001ae6 <ext_flash_erase_4kB+0x4a>
		{
			break;
		}
	}
}
 8001b04:	e000      	b.n	8001b08 <ext_flash_erase_4kB+0x6c>
			break;
 8001b06:	bf00      	nop
}
 8001b08:	bf00      	nop
 8001b0a:	3710      	adds	r7, #16
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	08006968 	.word	0x08006968

08001b14 <ext_flash_write>:




void ext_flash_write(unsigned int address, unsigned char *buff, unsigned int len)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b084      	sub	sp, #16
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	60f8      	str	r0, [r7, #12]
 8001b1c:	60b9      	str	r1, [r7, #8]
 8001b1e:	607a      	str	r2, [r7, #4]
	ext_flash_continuous_write_begin(address);
 8001b20:	68f8      	ldr	r0, [r7, #12]
 8001b22:	f000 f87c 	bl	8001c1e <ext_flash_continuous_write_begin>
	ext_flash_continuous_write_write(buff, len);
 8001b26:	6879      	ldr	r1, [r7, #4]
 8001b28:	68b8      	ldr	r0, [r7, #8]
 8001b2a:	f000 f898 	bl	8001c5e <ext_flash_continuous_write_write>
	ext_flash_continuous_write_finish();
 8001b2e:	f000 f8b1 	bl	8001c94 <ext_flash_continuous_write_finish>
}
 8001b32:	bf00      	nop
 8001b34:	3710      	adds	r7, #16
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <ext_flash_read>:
void ext_flash_read(unsigned int address, unsigned char *buff, unsigned int len)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b084      	sub	sp, #16
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	60f8      	str	r0, [r7, #12]
 8001b42:	60b9      	str	r1, [r7, #8]
 8001b44:	607a      	str	r2, [r7, #4]
	ext_flash_continuous_read_begin(address);
 8001b46:	68f8      	ldr	r0, [r7, #12]
 8001b48:	f000 f829 	bl	8001b9e <ext_flash_continuous_read_begin>
	ext_flash_continuous_read_read(buff, len);
 8001b4c:	6879      	ldr	r1, [r7, #4]
 8001b4e:	68b8      	ldr	r0, [r7, #8]
 8001b50:	f000 f843 	bl	8001bda <ext_flash_continuous_read_read>
	ext_flash_continuous_read_finish();
 8001b54:	f000 f85d 	bl	8001c12 <ext_flash_continuous_read_finish>
}
 8001b58:	bf00      	nop
 8001b5a:	3710      	adds	r7, #16
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <ext_flash_read_status_register_1>:

	return data;
}

unsigned char ext_flash_read_status_register_1()
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b082      	sub	sp, #8
 8001b64:	af00      	add	r7, sp, #0
	char data;
	flashCSReset();
 8001b66:	f7ff ff8d 	bl	8001a84 <flashCSReset>
	SPI1_Transfer(0x05);
 8001b6a:	2005      	movs	r0, #5
 8001b6c:	f000 fc4c 	bl	8002408 <SPI1_Transfer>
	data=SPI1_Transfer(0x00);
 8001b70:	2000      	movs	r0, #0
 8001b72:	f000 fc49 	bl	8002408 <SPI1_Transfer>
 8001b76:	4603      	mov	r3, r0
 8001b78:	71fb      	strb	r3, [r7, #7]
	flashCSSet();
 8001b7a:	f7ff ff77 	bl	8001a6c <flashCSSet>

	return data;
 8001b7e:	79fb      	ldrb	r3, [r7, #7]
}
 8001b80:	4618      	mov	r0, r3
 8001b82:	3708      	adds	r7, #8
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}

08001b88 <ext_flash_wren>:

void ext_flash_wren()
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
	flashCSReset();
 8001b8c:	f7ff ff7a 	bl	8001a84 <flashCSReset>
	SPI1_Transfer(0x06);
 8001b90:	2006      	movs	r0, #6
 8001b92:	f000 fc39 	bl	8002408 <SPI1_Transfer>
	flashCSSet();
 8001b96:	f7ff ff69 	bl	8001a6c <flashCSSet>
}
 8001b9a:	bf00      	nop
 8001b9c:	bd80      	pop	{r7, pc}

08001b9e <ext_flash_continuous_read_begin>:


//Continuous functions below keep conection open while reading, allowing for access to data not aligned to 4kB sectors
void ext_flash_continuous_read_begin(unsigned int address){
 8001b9e:	b580      	push	{r7, lr}
 8001ba0:	b082      	sub	sp, #8
 8001ba2:	af00      	add	r7, sp, #0
 8001ba4:	6078      	str	r0, [r7, #4]
	command[0]=0x03;
	command[1]=((char *)&address)[3];
	command[2]=((char *)&address)[2];
	command[3]=((char *)&address)[1];*/

	flashCSReset();
 8001ba6:	f7ff ff6d 	bl	8001a84 <flashCSReset>

	SPI1_Transfer(0x03);
 8001baa:	2003      	movs	r0, #3
 8001bac:	f000 fc2c 	bl	8002408 <SPI1_Transfer>
	SPI1_Transfer((address>>16)&0xFF);
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	0c1b      	lsrs	r3, r3, #16
 8001bb4:	b2db      	uxtb	r3, r3
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f000 fc26 	bl	8002408 <SPI1_Transfer>
	SPI1_Transfer((address>>8)&0xFF);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	0a1b      	lsrs	r3, r3, #8
 8001bc0:	b2db      	uxtb	r3, r3
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f000 fc20 	bl	8002408 <SPI1_Transfer>
	SPI1_Transfer(address&0xFF);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f000 fc1b 	bl	8002408 <SPI1_Transfer>
}
 8001bd2:	bf00      	nop
 8001bd4:	3708      	adds	r7, #8
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <ext_flash_continuous_read_read>:

void ext_flash_continuous_read_read(unsigned char *buff, unsigned int len){
 8001bda:	b590      	push	{r4, r7, lr}
 8001bdc:	b085      	sub	sp, #20
 8001bde:	af00      	add	r7, sp, #0
 8001be0:	6078      	str	r0, [r7, #4]
 8001be2:	6039      	str	r1, [r7, #0]
	for(unsigned int i = 0; i<len; i++){
 8001be4:	2300      	movs	r3, #0
 8001be6:	60fb      	str	r3, [r7, #12]
 8001be8:	e00a      	b.n	8001c00 <ext_flash_continuous_read_read+0x26>
		*(buff+i) = SPI1_Transfer(0x00);
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	18d4      	adds	r4, r2, r3
 8001bf0:	2000      	movs	r0, #0
 8001bf2:	f000 fc09 	bl	8002408 <SPI1_Transfer>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	7023      	strb	r3, [r4, #0]
	for(unsigned int i = 0; i<len; i++){
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	60fb      	str	r3, [r7, #12]
 8001c00:	68fa      	ldr	r2, [r7, #12]
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	429a      	cmp	r2, r3
 8001c06:	d3f0      	bcc.n	8001bea <ext_flash_continuous_read_read+0x10>
	}
}
 8001c08:	bf00      	nop
 8001c0a:	bf00      	nop
 8001c0c:	3714      	adds	r7, #20
 8001c0e:	46bd      	mov	sp, r7
 8001c10:	bd90      	pop	{r4, r7, pc}

08001c12 <ext_flash_continuous_read_finish>:
void ext_flash_continuous_read_skip(unsigned int len){
	for(unsigned int i = 0; i<len; i++){
			SPI1_Transfer(0x00);
	}
}
void ext_flash_continuous_read_finish(){
 8001c12:	b580      	push	{r7, lr}
 8001c14:	af00      	add	r7, sp, #0
	flashCSSet();
 8001c16:	f7ff ff29 	bl	8001a6c <flashCSSet>
}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}

08001c1e <ext_flash_continuous_write_begin>:

void ext_flash_continuous_write_begin(unsigned int address){
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b082      	sub	sp, #8
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	6078      	str	r0, [r7, #4]
	ext_flash_wren();
 8001c26:	f7ff ffaf 	bl	8001b88 <ext_flash_wren>
	flashCSReset();
 8001c2a:	f7ff ff2b 	bl	8001a84 <flashCSReset>
	SPI1_Transfer(0x02);
 8001c2e:	2002      	movs	r0, #2
 8001c30:	f000 fbea 	bl	8002408 <SPI1_Transfer>
	SPI1_Transfer((address>>16)&0xFF);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	0c1b      	lsrs	r3, r3, #16
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f000 fbe4 	bl	8002408 <SPI1_Transfer>
	SPI1_Transfer((address>>8)&0xFF);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	0a1b      	lsrs	r3, r3, #8
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	4618      	mov	r0, r3
 8001c48:	f000 fbde 	bl	8002408 <SPI1_Transfer>
	SPI1_Transfer(address&0xFF);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	4618      	mov	r0, r3
 8001c52:	f000 fbd9 	bl	8002408 <SPI1_Transfer>
	if(FLASHWRITE_DEBUG_PRINT){printf("FLASHWRITE @ %x :", address);};
}
 8001c56:	bf00      	nop
 8001c58:	3708      	adds	r7, #8
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <ext_flash_continuous_write_write>:
void ext_flash_continuous_write_write(unsigned char *buff, unsigned int len){
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b084      	sub	sp, #16
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
 8001c66:	6039      	str	r1, [r7, #0]
	unsigned int i;

	for(i=0;i<len;i++)
 8001c68:	2300      	movs	r3, #0
 8001c6a:	60fb      	str	r3, [r7, #12]
 8001c6c:	e009      	b.n	8001c82 <ext_flash_continuous_write_write+0x24>
		{
			SPI1_Transfer(buff[i]);
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	4413      	add	r3, r2
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	4618      	mov	r0, r3
 8001c78:	f000 fbc6 	bl	8002408 <SPI1_Transfer>
	for(i=0;i<len;i++)
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	3301      	adds	r3, #1
 8001c80:	60fb      	str	r3, [r7, #12]
 8001c82:	68fa      	ldr	r2, [r7, #12]
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	d3f1      	bcc.n	8001c6e <ext_flash_continuous_write_write+0x10>
			if(FLASHWRITE_DEBUG_PRINT){printf(" %x ", buff[i]);};
		}
	if(FLASHWRITE_DEBUG_PRINT){printf("\n\r");};
}
 8001c8a:	bf00      	nop
 8001c8c:	bf00      	nop
 8001c8e:	3710      	adds	r7, #16
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}

08001c94 <ext_flash_continuous_write_finish>:
void ext_flash_continuous_write_finish(){
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
	flashCSSet();
 8001c9a:	f7ff fee7 	bl	8001a6c <flashCSSet>
	unsigned int i;
	for(i=0;i<1000;i++)
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	607b      	str	r3, [r7, #4]
 8001ca2:	e00a      	b.n	8001cba <ext_flash_continuous_write_finish+0x26>
	{
		HAL_Delay(1);
 8001ca4:	2001      	movs	r0, #1
 8001ca6:	f001 f943 	bl	8002f30 <HAL_Delay>
		if(ext_flash_read_status_register_1()==0x00)
 8001caa:	f7ff ff59 	bl	8001b60 <ext_flash_read_status_register_1>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d007      	beq.n	8001cc4 <ext_flash_continuous_write_finish+0x30>
	for(i=0;i<1000;i++)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	3301      	adds	r3, #1
 8001cb8:	607b      	str	r3, [r7, #4]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001cc0:	d3f0      	bcc.n	8001ca4 <ext_flash_continuous_write_finish+0x10>
		{
			break;
		}
	}
}
 8001cc2:	e000      	b.n	8001cc6 <ext_flash_continuous_write_finish+0x32>
			break;
 8001cc4:	bf00      	nop
}
 8001cc6:	bf00      	nop
 8001cc8:	3708      	adds	r7, #8
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
	...

08001cd0 <ext_flash_write_multipage>:

}



void ext_flash_write_multipage(unsigned int address, unsigned char *buff, unsigned int len){
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b0c8      	sub	sp, #288	; 0x120
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001cda:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001cde:	6018      	str	r0, [r3, #0]
 8001ce0:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001ce4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001ce8:	6019      	str	r1, [r3, #0]
 8001cea:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001cee:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001cf2:	601a      	str	r2, [r3, #0]
	printf("Multipage write [%d]b@%d \n\r", len, address);
 8001cf4:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001cf8:	f5a3 728a 	sub.w	r2, r3, #276	; 0x114
 8001cfc:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001d00:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001d04:	6812      	ldr	r2, [r2, #0]
 8001d06:	6819      	ldr	r1, [r3, #0]
 8001d08:	4830      	ldr	r0, [pc, #192]	; (8001dcc <ext_flash_write_multipage+0xfc>)
 8001d0a:	f003 fc69 	bl	80055e0 <iprintf>
	unsigned char pageBuff[PAGE_SIZE];
	unsigned int bytesLeft = len;
 8001d0e:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001d12:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	unsigned int buffIndex = 0;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
	unsigned int addrIncrement = 0;
 8001d22:	2300      	movs	r3, #0
 8001d24:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118

	while(bytesLeft > 0){
 8001d28:	e045      	b.n	8001db6 <ext_flash_write_multipage+0xe6>
		if(bytesLeft <= PAGE_SIZE){
 8001d2a:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001d2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d32:	d812      	bhi.n	8001d5a <ext_flash_write_multipage+0x8a>
			memcpy(pageBuff, buff + buffIndex, bytesLeft);
 8001d34:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001d38:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001d3c:	681a      	ldr	r2, [r3, #0]
 8001d3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001d42:	18d1      	adds	r1, r2, r3
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f003 fc31 	bl	80055b4 <memcpy>
			bytesLeft = 0;
 8001d52:	2300      	movs	r3, #0
 8001d54:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001d58:	e018      	b.n	8001d8c <ext_flash_write_multipage+0xbc>
		}
		else{
			memcpy(pageBuff, buff + buffIndex, PAGE_SIZE);
 8001d5a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001d5e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8001d62:	681a      	ldr	r2, [r3, #0]
 8001d64:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001d68:	441a      	add	r2, r3
 8001d6a:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001d6e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001d72:	4618      	mov	r0, r3
 8001d74:	4611      	mov	r1, r2
 8001d76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d7a:	461a      	mov	r2, r3
 8001d7c:	f003 fc1a 	bl	80055b4 <memcpy>
			bytesLeft -= PAGE_SIZE;
 8001d80:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001d84:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8001d88:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
		}
		ext_flash_write(address + addrIncrement, pageBuff, PAGE_SIZE);
 8001d8c:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8001d90:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8001d94:	681a      	ldr	r2, [r3, #0]
 8001d96:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001d9a:	4413      	add	r3, r2
 8001d9c:	f107 0114 	add.w	r1, r7, #20
 8001da0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001da4:	4618      	mov	r0, r3
 8001da6:	f7ff feb5 	bl	8001b14 <ext_flash_write>
		addrIncrement += PAGE_SIZE;
 8001daa:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8001dae:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8001db2:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
	while(bytesLeft > 0){
 8001db6:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d1b5      	bne.n	8001d2a <ext_flash_write_multipage+0x5a>
	}

}
 8001dbe:	bf00      	nop
 8001dc0:	bf00      	nop
 8001dc2:	f507 7790 	add.w	r7, r7, #288	; 0x120
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	0800699c 	.word	0x0800699c

08001dd0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	f5ad 7d06 	sub.w	sp, sp, #536	; 0x218
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dd8:	f001 f838 	bl	8002e4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ddc:	f000 f878 	bl	8001ed0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001de0:	f000 f9e6 	bl	80021b0 <MX_GPIO_Init>
  MX_FSMC_Init();
 8001de4:	f000 fa90 	bl	8002308 <MX_FSMC_Init>
  MX_USART1_UART_Init();
 8001de8:	f000 f97e 	bl	80020e8 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001dec:	f000 f8da 	bl	8001fa4 <MX_I2C1_Init>
  MX_SPI3_Init();
 8001df0:	f000 f944 	bl	800207c <MX_SPI3_Init>
  MX_SPI1_Init();
 8001df4:	f000 f904 	bl	8002000 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8001df8:	f000 f9a8 	bl	800214c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  //enable uart interrupt
  Init_LCD();
 8001dfc:	f7fe fbca 	bl	8000594 <Init_LCD>
  static int blOn = 0;
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("Entering main loop\n\r");
 8001e00:	482e      	ldr	r0, [pc, #184]	; (8001ebc <main+0xec>)
 8001e02:	f003 fbed 	bl	80055e0 <iprintf>


  int loopNumber = 0;
 8001e06:	2300      	movs	r3, #0
 8001e08:	f8c7 3214 	str.w	r3, [r7, #532]	; 0x214

  struct generalConfig gConf;


  printf("sog: %d %d \n\r", sizeof(struct generalConfig), sizeof(gConf));
 8001e0c:	f240 2202 	movw	r2, #514	; 0x202
 8001e10:	f240 2102 	movw	r1, #514	; 0x202
 8001e14:	482a      	ldr	r0, [pc, #168]	; (8001ec0 <main+0xf0>)
 8001e16:	f003 fbe3 	bl	80055e0 <iprintf>


	//flashDemoLoop();
	//flashDemoPrintLast();

	configFromUart();
 8001e1a:	f7fe ff35 	bl	8000c88 <configFromUart>

	readGeneralConfig(&gConf);
 8001e1e:	1d3b      	adds	r3, r7, #4
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff fda1 	bl	8001968 <readGeneralConfig>


	printf("General config says there %d screens. \n\r", gConf.totalScreens);
 8001e26:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8001e2a:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8001e2e:	781b      	ldrb	r3, [r3, #0]
 8001e30:	4619      	mov	r1, r3
 8001e32:	4824      	ldr	r0, [pc, #144]	; (8001ec4 <main+0xf4>)
 8001e34:	f003 fbd4 	bl	80055e0 <iprintf>

	int i;
	for(i = 0; i<gConf.totalScreens;i++){
 8001e38:	2300      	movs	r3, #0
 8001e3a:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 8001e3e:	e013      	b.n	8001e68 <main+0x98>
		printf("> Screen %d saved at sector %d \n\r", i, gConf.screenSectors[i]);
 8001e40:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8001e44:	f5a3 7205 	sub.w	r2, r3, #532	; 0x214
 8001e48:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8001e4c:	005b      	lsls	r3, r3, #1
 8001e4e:	4413      	add	r3, r2
 8001e50:	885b      	ldrh	r3, [r3, #2]
 8001e52:	461a      	mov	r2, r3
 8001e54:	f8d7 1210 	ldr.w	r1, [r7, #528]	; 0x210
 8001e58:	481b      	ldr	r0, [pc, #108]	; (8001ec8 <main+0xf8>)
 8001e5a:	f003 fbc1 	bl	80055e0 <iprintf>
	for(i = 0; i<gConf.totalScreens;i++){
 8001e5e:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8001e62:	3301      	adds	r3, #1
 8001e64:	f8c7 3210 	str.w	r3, [r7, #528]	; 0x210
 8001e68:	f507 7306 	add.w	r3, r7, #536	; 0x218
 8001e6c:	f5a3 7305 	sub.w	r3, r3, #532	; 0x214
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	461a      	mov	r2, r3
 8001e74:	f8d7 3210 	ldr.w	r3, [r7, #528]	; 0x210
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	dbe1      	blt.n	8001e40 <main+0x70>





	int secSleep = 10;
 8001e7c:	230a      	movs	r3, #10
 8001e7e:	f8c7 320c 	str.w	r3, [r7, #524]	; 0x20c
	int msecSleep = 500;
 8001e82:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001e86:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
	printf("Sleeping %d.%d secs.  LN %d\r\n", secSleep, msecSleep, loopNumber++);
 8001e8a:	f8d7 3214 	ldr.w	r3, [r7, #532]	; 0x214
 8001e8e:	1c5a      	adds	r2, r3, #1
 8001e90:	f8c7 2214 	str.w	r2, [r7, #532]	; 0x214
 8001e94:	f8d7 2208 	ldr.w	r2, [r7, #520]	; 0x208
 8001e98:	f8d7 120c 	ldr.w	r1, [r7, #524]	; 0x20c
 8001e9c:	480b      	ldr	r0, [pc, #44]	; (8001ecc <main+0xfc>)
 8001e9e:	f003 fb9f 	bl	80055e0 <iprintf>
	HAL_Delay(1000*secSleep + msecSleep);
 8001ea2:	f8d7 320c 	ldr.w	r3, [r7, #524]	; 0x20c
 8001ea6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001eaa:	fb03 f202 	mul.w	r2, r3, r2
 8001eae:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8001eb2:	4413      	add	r3, r2
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f001 f83b 	bl	8002f30 <HAL_Delay>
  {
 8001eba:	e7ae      	b.n	8001e1a <main+0x4a>
 8001ebc:	080069b8 	.word	0x080069b8
 8001ec0:	080069d0 	.word	0x080069d0
 8001ec4:	080069e0 	.word	0x080069e0
 8001ec8:	08006a0c 	.word	0x08006a0c
 8001ecc:	08006a30 	.word	0x08006a30

08001ed0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b094      	sub	sp, #80	; 0x50
 8001ed4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ed6:	f107 0320 	add.w	r3, r7, #32
 8001eda:	2230      	movs	r2, #48	; 0x30
 8001edc:	2100      	movs	r1, #0
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f003 fb76 	bl	80055d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ee4:	f107 030c 	add.w	r3, r7, #12
 8001ee8:	2200      	movs	r2, #0
 8001eea:	601a      	str	r2, [r3, #0]
 8001eec:	605a      	str	r2, [r3, #4]
 8001eee:	609a      	str	r2, [r3, #8]
 8001ef0:	60da      	str	r2, [r3, #12]
 8001ef2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	60bb      	str	r3, [r7, #8]
 8001ef8:	4b28      	ldr	r3, [pc, #160]	; (8001f9c <SystemClock_Config+0xcc>)
 8001efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001efc:	4a27      	ldr	r2, [pc, #156]	; (8001f9c <SystemClock_Config+0xcc>)
 8001efe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f02:	6413      	str	r3, [r2, #64]	; 0x40
 8001f04:	4b25      	ldr	r3, [pc, #148]	; (8001f9c <SystemClock_Config+0xcc>)
 8001f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f0c:	60bb      	str	r3, [r7, #8]
 8001f0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f10:	2300      	movs	r3, #0
 8001f12:	607b      	str	r3, [r7, #4]
 8001f14:	4b22      	ldr	r3, [pc, #136]	; (8001fa0 <SystemClock_Config+0xd0>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a21      	ldr	r2, [pc, #132]	; (8001fa0 <SystemClock_Config+0xd0>)
 8001f1a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f1e:	6013      	str	r3, [r2, #0]
 8001f20:	4b1f      	ldr	r3, [pc, #124]	; (8001fa0 <SystemClock_Config+0xd0>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f28:	607b      	str	r3, [r7, #4]
 8001f2a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f30:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f34:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f36:	2302      	movs	r3, #2
 8001f38:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f3a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001f3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001f40:	2308      	movs	r3, #8
 8001f42:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001f44:	23a8      	movs	r3, #168	; 0xa8
 8001f46:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f48:	2302      	movs	r3, #2
 8001f4a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001f4c:	2304      	movs	r3, #4
 8001f4e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f50:	f107 0320 	add.w	r3, r7, #32
 8001f54:	4618      	mov	r0, r3
 8001f56:	f001 fcad 	bl	80038b4 <HAL_RCC_OscConfig>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001f60:	f000 fa4c 	bl	80023fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001f64:	230f      	movs	r3, #15
 8001f66:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001f68:	2302      	movs	r3, #2
 8001f6a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001f70:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001f74:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001f76:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f7a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001f7c:	f107 030c 	add.w	r3, r7, #12
 8001f80:	2105      	movs	r1, #5
 8001f82:	4618      	mov	r0, r3
 8001f84:	f001 ff0e 	bl	8003da4 <HAL_RCC_ClockConfig>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001f8e:	f000 fa35 	bl	80023fc <Error_Handler>
  }
}
 8001f92:	bf00      	nop
 8001f94:	3750      	adds	r7, #80	; 0x50
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	40023800 	.word	0x40023800
 8001fa0:	40007000 	.word	0x40007000

08001fa4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001fa8:	4b12      	ldr	r3, [pc, #72]	; (8001ff4 <MX_I2C1_Init+0x50>)
 8001faa:	4a13      	ldr	r2, [pc, #76]	; (8001ff8 <MX_I2C1_Init+0x54>)
 8001fac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001fae:	4b11      	ldr	r3, [pc, #68]	; (8001ff4 <MX_I2C1_Init+0x50>)
 8001fb0:	4a12      	ldr	r2, [pc, #72]	; (8001ffc <MX_I2C1_Init+0x58>)
 8001fb2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001fb4:	4b0f      	ldr	r3, [pc, #60]	; (8001ff4 <MX_I2C1_Init+0x50>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001fba:	4b0e      	ldr	r3, [pc, #56]	; (8001ff4 <MX_I2C1_Init+0x50>)
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001fc0:	4b0c      	ldr	r3, [pc, #48]	; (8001ff4 <MX_I2C1_Init+0x50>)
 8001fc2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001fc6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001fc8:	4b0a      	ldr	r3, [pc, #40]	; (8001ff4 <MX_I2C1_Init+0x50>)
 8001fca:	2200      	movs	r2, #0
 8001fcc:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001fce:	4b09      	ldr	r3, [pc, #36]	; (8001ff4 <MX_I2C1_Init+0x50>)
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001fd4:	4b07      	ldr	r3, [pc, #28]	; (8001ff4 <MX_I2C1_Init+0x50>)
 8001fd6:	2200      	movs	r2, #0
 8001fd8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001fda:	4b06      	ldr	r3, [pc, #24]	; (8001ff4 <MX_I2C1_Init+0x50>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001fe0:	4804      	ldr	r0, [pc, #16]	; (8001ff4 <MX_I2C1_Init+0x50>)
 8001fe2:	f001 fb23 	bl	800362c <HAL_I2C_Init>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001fec:	f000 fa06 	bl	80023fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ff0:	bf00      	nop
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	20000094 	.word	0x20000094
 8001ff8:	40005400 	.word	0x40005400
 8001ffc:	000186a0 	.word	0x000186a0

08002000 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002004:	4b1b      	ldr	r3, [pc, #108]	; (8002074 <MX_SPI1_Init+0x74>)
 8002006:	4a1c      	ldr	r2, [pc, #112]	; (8002078 <MX_SPI1_Init+0x78>)
 8002008:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800200a:	4b1a      	ldr	r3, [pc, #104]	; (8002074 <MX_SPI1_Init+0x74>)
 800200c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002010:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002012:	4b18      	ldr	r3, [pc, #96]	; (8002074 <MX_SPI1_Init+0x74>)
 8002014:	2200      	movs	r2, #0
 8002016:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002018:	4b16      	ldr	r3, [pc, #88]	; (8002074 <MX_SPI1_Init+0x74>)
 800201a:	2200      	movs	r2, #0
 800201c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800201e:	4b15      	ldr	r3, [pc, #84]	; (8002074 <MX_SPI1_Init+0x74>)
 8002020:	2202      	movs	r2, #2
 8002022:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002024:	4b13      	ldr	r3, [pc, #76]	; (8002074 <MX_SPI1_Init+0x74>)
 8002026:	2201      	movs	r2, #1
 8002028:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800202a:	4b12      	ldr	r3, [pc, #72]	; (8002074 <MX_SPI1_Init+0x74>)
 800202c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002030:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002032:	4b10      	ldr	r3, [pc, #64]	; (8002074 <MX_SPI1_Init+0x74>)
 8002034:	2200      	movs	r2, #0
 8002036:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002038:	4b0e      	ldr	r3, [pc, #56]	; (8002074 <MX_SPI1_Init+0x74>)
 800203a:	2200      	movs	r2, #0
 800203c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800203e:	4b0d      	ldr	r3, [pc, #52]	; (8002074 <MX_SPI1_Init+0x74>)
 8002040:	2200      	movs	r2, #0
 8002042:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002044:	4b0b      	ldr	r3, [pc, #44]	; (8002074 <MX_SPI1_Init+0x74>)
 8002046:	2200      	movs	r2, #0
 8002048:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800204a:	4b0a      	ldr	r3, [pc, #40]	; (8002074 <MX_SPI1_Init+0x74>)
 800204c:	220a      	movs	r2, #10
 800204e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002050:	4808      	ldr	r0, [pc, #32]	; (8002074 <MX_SPI1_Init+0x74>)
 8002052:	f002 f8c5 	bl	80041e0 <HAL_SPI_Init>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	d001      	beq.n	8002060 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800205c:	f000 f9ce 	bl	80023fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */
  __HAL_SPI_ENABLE(&hspi1);
 8002060:	4b04      	ldr	r3, [pc, #16]	; (8002074 <MX_SPI1_Init+0x74>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	681a      	ldr	r2, [r3, #0]
 8002066:	4b03      	ldr	r3, [pc, #12]	; (8002074 <MX_SPI1_Init+0x74>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800206e:	601a      	str	r2, [r3, #0]
  /* USER CODE END SPI1_Init 2 */

}
 8002070:	bf00      	nop
 8002072:	bd80      	pop	{r7, pc}
 8002074:	200000e8 	.word	0x200000e8
 8002078:	40013000 	.word	0x40013000

0800207c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002080:	4b17      	ldr	r3, [pc, #92]	; (80020e0 <MX_SPI3_Init+0x64>)
 8002082:	4a18      	ldr	r2, [pc, #96]	; (80020e4 <MX_SPI3_Init+0x68>)
 8002084:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002086:	4b16      	ldr	r3, [pc, #88]	; (80020e0 <MX_SPI3_Init+0x64>)
 8002088:	f44f 7282 	mov.w	r2, #260	; 0x104
 800208c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800208e:	4b14      	ldr	r3, [pc, #80]	; (80020e0 <MX_SPI3_Init+0x64>)
 8002090:	2200      	movs	r2, #0
 8002092:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8002094:	4b12      	ldr	r3, [pc, #72]	; (80020e0 <MX_SPI3_Init+0x64>)
 8002096:	2200      	movs	r2, #0
 8002098:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800209a:	4b11      	ldr	r3, [pc, #68]	; (80020e0 <MX_SPI3_Init+0x64>)
 800209c:	2200      	movs	r2, #0
 800209e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80020a0:	4b0f      	ldr	r3, [pc, #60]	; (80020e0 <MX_SPI3_Init+0x64>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80020a6:	4b0e      	ldr	r3, [pc, #56]	; (80020e0 <MX_SPI3_Init+0x64>)
 80020a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80020ac:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80020ae:	4b0c      	ldr	r3, [pc, #48]	; (80020e0 <MX_SPI3_Init+0x64>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80020b4:	4b0a      	ldr	r3, [pc, #40]	; (80020e0 <MX_SPI3_Init+0x64>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80020ba:	4b09      	ldr	r3, [pc, #36]	; (80020e0 <MX_SPI3_Init+0x64>)
 80020bc:	2200      	movs	r2, #0
 80020be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020c0:	4b07      	ldr	r3, [pc, #28]	; (80020e0 <MX_SPI3_Init+0x64>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80020c6:	4b06      	ldr	r3, [pc, #24]	; (80020e0 <MX_SPI3_Init+0x64>)
 80020c8:	220a      	movs	r2, #10
 80020ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80020cc:	4804      	ldr	r0, [pc, #16]	; (80020e0 <MX_SPI3_Init+0x64>)
 80020ce:	f002 f887 	bl	80041e0 <HAL_SPI_Init>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80020d8:	f000 f990 	bl	80023fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80020dc:	bf00      	nop
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	20000140 	.word	0x20000140
 80020e4:	40003c00 	.word	0x40003c00

080020e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80020ec:	4b15      	ldr	r3, [pc, #84]	; (8002144 <MX_USART1_UART_Init+0x5c>)
 80020ee:	4a16      	ldr	r2, [pc, #88]	; (8002148 <MX_USART1_UART_Init+0x60>)
 80020f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80020f2:	4b14      	ldr	r3, [pc, #80]	; (8002144 <MX_USART1_UART_Init+0x5c>)
 80020f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80020f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80020fa:	4b12      	ldr	r3, [pc, #72]	; (8002144 <MX_USART1_UART_Init+0x5c>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002100:	4b10      	ldr	r3, [pc, #64]	; (8002144 <MX_USART1_UART_Init+0x5c>)
 8002102:	2200      	movs	r2, #0
 8002104:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002106:	4b0f      	ldr	r3, [pc, #60]	; (8002144 <MX_USART1_UART_Init+0x5c>)
 8002108:	2200      	movs	r2, #0
 800210a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800210c:	4b0d      	ldr	r3, [pc, #52]	; (8002144 <MX_USART1_UART_Init+0x5c>)
 800210e:	220c      	movs	r2, #12
 8002110:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002112:	4b0c      	ldr	r3, [pc, #48]	; (8002144 <MX_USART1_UART_Init+0x5c>)
 8002114:	2200      	movs	r2, #0
 8002116:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002118:	4b0a      	ldr	r3, [pc, #40]	; (8002144 <MX_USART1_UART_Init+0x5c>)
 800211a:	2200      	movs	r2, #0
 800211c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800211e:	4809      	ldr	r0, [pc, #36]	; (8002144 <MX_USART1_UART_Init+0x5c>)
 8002120:	f002 f92f 	bl	8004382 <HAL_UART_Init>
 8002124:	4603      	mov	r3, r0
 8002126:	2b00      	cmp	r3, #0
 8002128:	d001      	beq.n	800212e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800212a:	f000 f967 	bl	80023fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_RXNE); //turn on rx interrupt forever
 800212e:	4b05      	ldr	r3, [pc, #20]	; (8002144 <MX_USART1_UART_Init+0x5c>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	68da      	ldr	r2, [r3, #12]
 8002134:	4b03      	ldr	r3, [pc, #12]	; (8002144 <MX_USART1_UART_Init+0x5c>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f042 0220 	orr.w	r2, r2, #32
 800213c:	60da      	str	r2, [r3, #12]
  /* USER CODE END USART1_Init 2 */

}
 800213e:	bf00      	nop
 8002140:	bd80      	pop	{r7, pc}
 8002142:	bf00      	nop
 8002144:	20000198 	.word	0x20000198
 8002148:	40011000 	.word	0x40011000

0800214c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002150:	4b15      	ldr	r3, [pc, #84]	; (80021a8 <MX_USART2_UART_Init+0x5c>)
 8002152:	4a16      	ldr	r2, [pc, #88]	; (80021ac <MX_USART2_UART_Init+0x60>)
 8002154:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002156:	4b14      	ldr	r3, [pc, #80]	; (80021a8 <MX_USART2_UART_Init+0x5c>)
 8002158:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800215c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800215e:	4b12      	ldr	r3, [pc, #72]	; (80021a8 <MX_USART2_UART_Init+0x5c>)
 8002160:	2200      	movs	r2, #0
 8002162:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002164:	4b10      	ldr	r3, [pc, #64]	; (80021a8 <MX_USART2_UART_Init+0x5c>)
 8002166:	2200      	movs	r2, #0
 8002168:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800216a:	4b0f      	ldr	r3, [pc, #60]	; (80021a8 <MX_USART2_UART_Init+0x5c>)
 800216c:	2200      	movs	r2, #0
 800216e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002170:	4b0d      	ldr	r3, [pc, #52]	; (80021a8 <MX_USART2_UART_Init+0x5c>)
 8002172:	220c      	movs	r2, #12
 8002174:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002176:	4b0c      	ldr	r3, [pc, #48]	; (80021a8 <MX_USART2_UART_Init+0x5c>)
 8002178:	2200      	movs	r2, #0
 800217a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800217c:	4b0a      	ldr	r3, [pc, #40]	; (80021a8 <MX_USART2_UART_Init+0x5c>)
 800217e:	2200      	movs	r2, #0
 8002180:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002182:	4809      	ldr	r0, [pc, #36]	; (80021a8 <MX_USART2_UART_Init+0x5c>)
 8002184:	f002 f8fd 	bl	8004382 <HAL_UART_Init>
 8002188:	4603      	mov	r3, r0
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800218e:	f000 f935 	bl	80023fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_RXNE); //turn on rx interrupt forever
 8002192:	4b05      	ldr	r3, [pc, #20]	; (80021a8 <MX_USART2_UART_Init+0x5c>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	68da      	ldr	r2, [r3, #12]
 8002198:	4b03      	ldr	r3, [pc, #12]	; (80021a8 <MX_USART2_UART_Init+0x5c>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f042 0220 	orr.w	r2, r2, #32
 80021a0:	60da      	str	r2, [r3, #12]
  /* USER CODE END USART2_Init 2 */

}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	200001dc 	.word	0x200001dc
 80021ac:	40004400 	.word	0x40004400

080021b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b08c      	sub	sp, #48	; 0x30
 80021b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b6:	f107 031c 	add.w	r3, r7, #28
 80021ba:	2200      	movs	r2, #0
 80021bc:	601a      	str	r2, [r3, #0]
 80021be:	605a      	str	r2, [r3, #4]
 80021c0:	609a      	str	r2, [r3, #8]
 80021c2:	60da      	str	r2, [r3, #12]
 80021c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80021c6:	2300      	movs	r3, #0
 80021c8:	61bb      	str	r3, [r7, #24]
 80021ca:	4b4c      	ldr	r3, [pc, #304]	; (80022fc <MX_GPIO_Init+0x14c>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ce:	4a4b      	ldr	r2, [pc, #300]	; (80022fc <MX_GPIO_Init+0x14c>)
 80021d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021d4:	6313      	str	r3, [r2, #48]	; 0x30
 80021d6:	4b49      	ldr	r3, [pc, #292]	; (80022fc <MX_GPIO_Init+0x14c>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021de:	61bb      	str	r3, [r7, #24]
 80021e0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021e2:	2300      	movs	r3, #0
 80021e4:	617b      	str	r3, [r7, #20]
 80021e6:	4b45      	ldr	r3, [pc, #276]	; (80022fc <MX_GPIO_Init+0x14c>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ea:	4a44      	ldr	r2, [pc, #272]	; (80022fc <MX_GPIO_Init+0x14c>)
 80021ec:	f043 0301 	orr.w	r3, r3, #1
 80021f0:	6313      	str	r3, [r2, #48]	; 0x30
 80021f2:	4b42      	ldr	r3, [pc, #264]	; (80022fc <MX_GPIO_Init+0x14c>)
 80021f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f6:	f003 0301 	and.w	r3, r3, #1
 80021fa:	617b      	str	r3, [r7, #20]
 80021fc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80021fe:	2300      	movs	r3, #0
 8002200:	613b      	str	r3, [r7, #16]
 8002202:	4b3e      	ldr	r3, [pc, #248]	; (80022fc <MX_GPIO_Init+0x14c>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002206:	4a3d      	ldr	r2, [pc, #244]	; (80022fc <MX_GPIO_Init+0x14c>)
 8002208:	f043 0310 	orr.w	r3, r3, #16
 800220c:	6313      	str	r3, [r2, #48]	; 0x30
 800220e:	4b3b      	ldr	r3, [pc, #236]	; (80022fc <MX_GPIO_Init+0x14c>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002212:	f003 0310 	and.w	r3, r3, #16
 8002216:	613b      	str	r3, [r7, #16]
 8002218:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800221a:	2300      	movs	r3, #0
 800221c:	60fb      	str	r3, [r7, #12]
 800221e:	4b37      	ldr	r3, [pc, #220]	; (80022fc <MX_GPIO_Init+0x14c>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002222:	4a36      	ldr	r2, [pc, #216]	; (80022fc <MX_GPIO_Init+0x14c>)
 8002224:	f043 0308 	orr.w	r3, r3, #8
 8002228:	6313      	str	r3, [r2, #48]	; 0x30
 800222a:	4b34      	ldr	r3, [pc, #208]	; (80022fc <MX_GPIO_Init+0x14c>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222e:	f003 0308 	and.w	r3, r3, #8
 8002232:	60fb      	str	r3, [r7, #12]
 8002234:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002236:	2300      	movs	r3, #0
 8002238:	60bb      	str	r3, [r7, #8]
 800223a:	4b30      	ldr	r3, [pc, #192]	; (80022fc <MX_GPIO_Init+0x14c>)
 800223c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223e:	4a2f      	ldr	r2, [pc, #188]	; (80022fc <MX_GPIO_Init+0x14c>)
 8002240:	f043 0304 	orr.w	r3, r3, #4
 8002244:	6313      	str	r3, [r2, #48]	; 0x30
 8002246:	4b2d      	ldr	r3, [pc, #180]	; (80022fc <MX_GPIO_Init+0x14c>)
 8002248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224a:	f003 0304 	and.w	r3, r3, #4
 800224e:	60bb      	str	r3, [r7, #8]
 8002250:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002252:	2300      	movs	r3, #0
 8002254:	607b      	str	r3, [r7, #4]
 8002256:	4b29      	ldr	r3, [pc, #164]	; (80022fc <MX_GPIO_Init+0x14c>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225a:	4a28      	ldr	r2, [pc, #160]	; (80022fc <MX_GPIO_Init+0x14c>)
 800225c:	f043 0302 	orr.w	r3, r3, #2
 8002260:	6313      	str	r3, [r2, #48]	; 0x30
 8002262:	4b26      	ldr	r3, [pc, #152]	; (80022fc <MX_GPIO_Init+0x14c>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002266:	f003 0302 	and.w	r3, r3, #2
 800226a:	607b      	str	r3, [r7, #4]
 800226c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|LCD_RES_Pin, GPIO_PIN_RESET);
 800226e:	2200      	movs	r2, #0
 8002270:	f241 0110 	movw	r1, #4112	; 0x1010
 8002274:	4822      	ldr	r0, [pc, #136]	; (8002300 <MX_GPIO_Init+0x150>)
 8002276:	f001 f9bf 	bl	80035f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 800227a:	2200      	movs	r2, #0
 800227c:	2108      	movs	r1, #8
 800227e:	4821      	ldr	r0, [pc, #132]	; (8002304 <MX_GPIO_Init+0x154>)
 8002280:	f001 f9ba 	bl	80035f8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002284:	2310      	movs	r3, #16
 8002286:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002288:	2301      	movs	r3, #1
 800228a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228c:	2300      	movs	r3, #0
 800228e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002290:	2300      	movs	r3, #0
 8002292:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002294:	f107 031c 	add.w	r3, r7, #28
 8002298:	4619      	mov	r1, r3
 800229a:	4819      	ldr	r0, [pc, #100]	; (8002300 <MX_GPIO_Init+0x150>)
 800229c:	f001 f810 	bl	80032c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA11 */
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 80022a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80022a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022a6:	2300      	movs	r3, #0
 80022a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022aa:	2300      	movs	r3, #0
 80022ac:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ae:	f107 031c 	add.w	r3, r7, #28
 80022b2:	4619      	mov	r1, r3
 80022b4:	4812      	ldr	r0, [pc, #72]	; (8002300 <MX_GPIO_Init+0x150>)
 80022b6:	f001 f803 	bl	80032c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_RES_Pin */
  GPIO_InitStruct.Pin = LCD_RES_Pin;
 80022ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022c0:	2301      	movs	r3, #1
 80022c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80022c4:	2301      	movs	r3, #1
 80022c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022c8:	2303      	movs	r3, #3
 80022ca:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LCD_RES_GPIO_Port, &GPIO_InitStruct);
 80022cc:	f107 031c 	add.w	r3, r7, #28
 80022d0:	4619      	mov	r1, r3
 80022d2:	480b      	ldr	r0, [pc, #44]	; (8002300 <MX_GPIO_Init+0x150>)
 80022d4:	f000 fff4 	bl	80032c0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80022d8:	2308      	movs	r3, #8
 80022da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022dc:	2301      	movs	r3, #1
 80022de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e0:	2300      	movs	r3, #0
 80022e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e4:	2300      	movs	r3, #0
 80022e6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022e8:	f107 031c 	add.w	r3, r7, #28
 80022ec:	4619      	mov	r1, r3
 80022ee:	4805      	ldr	r0, [pc, #20]	; (8002304 <MX_GPIO_Init+0x154>)
 80022f0:	f000 ffe6 	bl	80032c0 <HAL_GPIO_Init>

}
 80022f4:	bf00      	nop
 80022f6:	3730      	adds	r7, #48	; 0x30
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	40023800 	.word	0x40023800
 8002300:	40020000 	.word	0x40020000
 8002304:	40020400 	.word	0x40020400

08002308 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	b08e      	sub	sp, #56	; 0x38
 800230c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800230e:	f107 031c 	add.w	r3, r7, #28
 8002312:	2200      	movs	r2, #0
 8002314:	601a      	str	r2, [r3, #0]
 8002316:	605a      	str	r2, [r3, #4]
 8002318:	609a      	str	r2, [r3, #8]
 800231a:	60da      	str	r2, [r3, #12]
 800231c:	611a      	str	r2, [r3, #16]
 800231e:	615a      	str	r2, [r3, #20]
 8002320:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8002322:	463b      	mov	r3, r7
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	605a      	str	r2, [r3, #4]
 800232a:	609a      	str	r2, [r3, #8]
 800232c:	60da      	str	r2, [r3, #12]
 800232e:	611a      	str	r2, [r3, #16]
 8002330:	615a      	str	r2, [r3, #20]
 8002332:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8002334:	4b2f      	ldr	r3, [pc, #188]	; (80023f4 <MX_FSMC_Init+0xec>)
 8002336:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 800233a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 800233c:	4b2d      	ldr	r3, [pc, #180]	; (80023f4 <MX_FSMC_Init+0xec>)
 800233e:	4a2e      	ldr	r2, [pc, #184]	; (80023f8 <MX_FSMC_Init+0xf0>)
 8002340:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8002342:	4b2c      	ldr	r3, [pc, #176]	; (80023f4 <MX_FSMC_Init+0xec>)
 8002344:	2200      	movs	r2, #0
 8002346:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8002348:	4b2a      	ldr	r3, [pc, #168]	; (80023f4 <MX_FSMC_Init+0xec>)
 800234a:	2200      	movs	r2, #0
 800234c:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800234e:	4b29      	ldr	r3, [pc, #164]	; (80023f4 <MX_FSMC_Init+0xec>)
 8002350:	2200      	movs	r2, #0
 8002352:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8002354:	4b27      	ldr	r3, [pc, #156]	; (80023f4 <MX_FSMC_Init+0xec>)
 8002356:	2210      	movs	r2, #16
 8002358:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800235a:	4b26      	ldr	r3, [pc, #152]	; (80023f4 <MX_FSMC_Init+0xec>)
 800235c:	2200      	movs	r2, #0
 800235e:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8002360:	4b24      	ldr	r3, [pc, #144]	; (80023f4 <MX_FSMC_Init+0xec>)
 8002362:	2200      	movs	r2, #0
 8002364:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8002366:	4b23      	ldr	r3, [pc, #140]	; (80023f4 <MX_FSMC_Init+0xec>)
 8002368:	2200      	movs	r2, #0
 800236a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 800236c:	4b21      	ldr	r3, [pc, #132]	; (80023f4 <MX_FSMC_Init+0xec>)
 800236e:	2200      	movs	r2, #0
 8002370:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8002372:	4b20      	ldr	r3, [pc, #128]	; (80023f4 <MX_FSMC_Init+0xec>)
 8002374:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002378:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800237a:	4b1e      	ldr	r3, [pc, #120]	; (80023f4 <MX_FSMC_Init+0xec>)
 800237c:	2200      	movs	r2, #0
 800237e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8002380:	4b1c      	ldr	r3, [pc, #112]	; (80023f4 <MX_FSMC_Init+0xec>)
 8002382:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002386:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8002388:	4b1a      	ldr	r3, [pc, #104]	; (80023f4 <MX_FSMC_Init+0xec>)
 800238a:	2200      	movs	r2, #0
 800238c:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800238e:	4b19      	ldr	r3, [pc, #100]	; (80023f4 <MX_FSMC_Init+0xec>)
 8002390:	2200      	movs	r2, #0
 8002392:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8002394:	4b17      	ldr	r3, [pc, #92]	; (80023f4 <MX_FSMC_Init+0xec>)
 8002396:	2200      	movs	r2, #0
 8002398:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 2;
 800239a:	2302      	movs	r3, #2
 800239c:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800239e:	230f      	movs	r3, #15
 80023a0:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 4;
 80023a2:	2304      	movs	r3, #4
 80023a4:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 80023a6:	2300      	movs	r3, #0
 80023a8:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 80023aa:	2310      	movs	r3, #16
 80023ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 80023ae:	2311      	movs	r3, #17
 80023b0:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80023b2:	2300      	movs	r3, #0
 80023b4:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 15;
 80023b6:	230f      	movs	r3, #15
 80023b8:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80023ba:	230f      	movs	r3, #15
 80023bc:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 40;
 80023be:	2328      	movs	r3, #40	; 0x28
 80023c0:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 80023c2:	2300      	movs	r3, #0
 80023c4:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80023c6:	2310      	movs	r3, #16
 80023c8:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80023ca:	2311      	movs	r3, #17
 80023cc:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80023ce:	2300      	movs	r3, #0
 80023d0:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 80023d2:	463a      	mov	r2, r7
 80023d4:	f107 031c 	add.w	r3, r7, #28
 80023d8:	4619      	mov	r1, r3
 80023da:	4806      	ldr	r0, [pc, #24]	; (80023f4 <MX_FSMC_Init+0xec>)
 80023dc:	f001 ff89 	bl	80042f2 <HAL_SRAM_Init>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d001      	beq.n	80023ea <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80023e6:	f000 f809 	bl	80023fc <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80023ea:	bf00      	nop
 80023ec:	3738      	adds	r7, #56	; 0x38
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	20000220 	.word	0x20000220
 80023f8:	a0000104 	.word	0xa0000104

080023fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002400:	b672      	cpsid	i
}
 8002402:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002404:	e7fe      	b.n	8002404 <Error_Handler+0x8>
	...

08002408 <SPI1_Transfer>:
#include <stm32f4xx_hal_gpio.h>
#include <stdio.h>


uint8_t SPI1_Transfer(uint8_t data)
{
 8002408:	b480      	push	{r7}
 800240a:	b085      	sub	sp, #20
 800240c:	af00      	add	r7, sp, #0
 800240e:	4603      	mov	r3, r0
 8002410:	71fb      	strb	r3, [r7, #7]
	SPI_TypeDef *SPI1inst = hspi1.Instance;
 8002412:	4b12      	ldr	r3, [pc, #72]	; (800245c <SPI1_Transfer+0x54>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	60fb      	str	r3, [r7, #12]
    SPI1inst->DR = data;
 8002418:	79fa      	ldrb	r2, [r7, #7]
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	60da      	str	r2, [r3, #12]
    while (!(SPI1inst->SR & (SPI_FLAG_TXE)));
 800241e:	bf00      	nop
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	f003 0302 	and.w	r3, r3, #2
 8002428:	2b00      	cmp	r3, #0
 800242a:	d0f9      	beq.n	8002420 <SPI1_Transfer+0x18>
    while (!(SPI1inst->SR & (SPI_FLAG_RXNE)));
 800242c:	bf00      	nop
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	689b      	ldr	r3, [r3, #8]
 8002432:	f003 0301 	and.w	r3, r3, #1
 8002436:	2b00      	cmp	r3, #0
 8002438:	d0f9      	beq.n	800242e <SPI1_Transfer+0x26>
    while (SPI1inst->SR & (SPI_FLAG_BSY));
 800243a:	bf00      	nop
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002444:	2b00      	cmp	r3, #0
 8002446:	d1f9      	bne.n	800243c <SPI1_Transfer+0x34>
    return SPI1inst->DR;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	b2db      	uxtb	r3, r3
}
 800244e:	4618      	mov	r0, r3
 8002450:	3714      	adds	r7, #20
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	200000e8 	.word	0x200000e8

08002460 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002466:	2300      	movs	r3, #0
 8002468:	607b      	str	r3, [r7, #4]
 800246a:	4b10      	ldr	r3, [pc, #64]	; (80024ac <HAL_MspInit+0x4c>)
 800246c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800246e:	4a0f      	ldr	r2, [pc, #60]	; (80024ac <HAL_MspInit+0x4c>)
 8002470:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002474:	6453      	str	r3, [r2, #68]	; 0x44
 8002476:	4b0d      	ldr	r3, [pc, #52]	; (80024ac <HAL_MspInit+0x4c>)
 8002478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800247a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800247e:	607b      	str	r3, [r7, #4]
 8002480:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002482:	2300      	movs	r3, #0
 8002484:	603b      	str	r3, [r7, #0]
 8002486:	4b09      	ldr	r3, [pc, #36]	; (80024ac <HAL_MspInit+0x4c>)
 8002488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248a:	4a08      	ldr	r2, [pc, #32]	; (80024ac <HAL_MspInit+0x4c>)
 800248c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002490:	6413      	str	r3, [r2, #64]	; 0x40
 8002492:	4b06      	ldr	r3, [pc, #24]	; (80024ac <HAL_MspInit+0x4c>)
 8002494:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002496:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800249a:	603b      	str	r3, [r7, #0]
 800249c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800249e:	bf00      	nop
 80024a0:	370c      	adds	r7, #12
 80024a2:	46bd      	mov	sp, r7
 80024a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	40023800 	.word	0x40023800

080024b0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b08a      	sub	sp, #40	; 0x28
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80024b8:	f107 0314 	add.w	r3, r7, #20
 80024bc:	2200      	movs	r2, #0
 80024be:	601a      	str	r2, [r3, #0]
 80024c0:	605a      	str	r2, [r3, #4]
 80024c2:	609a      	str	r2, [r3, #8]
 80024c4:	60da      	str	r2, [r3, #12]
 80024c6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a19      	ldr	r2, [pc, #100]	; (8002534 <HAL_I2C_MspInit+0x84>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d12b      	bne.n	800252a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80024d2:	2300      	movs	r3, #0
 80024d4:	613b      	str	r3, [r7, #16]
 80024d6:	4b18      	ldr	r3, [pc, #96]	; (8002538 <HAL_I2C_MspInit+0x88>)
 80024d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024da:	4a17      	ldr	r2, [pc, #92]	; (8002538 <HAL_I2C_MspInit+0x88>)
 80024dc:	f043 0302 	orr.w	r3, r3, #2
 80024e0:	6313      	str	r3, [r2, #48]	; 0x30
 80024e2:	4b15      	ldr	r3, [pc, #84]	; (8002538 <HAL_I2C_MspInit+0x88>)
 80024e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	613b      	str	r3, [r7, #16]
 80024ec:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80024ee:	23c0      	movs	r3, #192	; 0xc0
 80024f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80024f2:	2312      	movs	r3, #18
 80024f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80024f6:	2301      	movs	r3, #1
 80024f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024fa:	2303      	movs	r3, #3
 80024fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80024fe:	2304      	movs	r3, #4
 8002500:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002502:	f107 0314 	add.w	r3, r7, #20
 8002506:	4619      	mov	r1, r3
 8002508:	480c      	ldr	r0, [pc, #48]	; (800253c <HAL_I2C_MspInit+0x8c>)
 800250a:	f000 fed9 	bl	80032c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800250e:	2300      	movs	r3, #0
 8002510:	60fb      	str	r3, [r7, #12]
 8002512:	4b09      	ldr	r3, [pc, #36]	; (8002538 <HAL_I2C_MspInit+0x88>)
 8002514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002516:	4a08      	ldr	r2, [pc, #32]	; (8002538 <HAL_I2C_MspInit+0x88>)
 8002518:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800251c:	6413      	str	r3, [r2, #64]	; 0x40
 800251e:	4b06      	ldr	r3, [pc, #24]	; (8002538 <HAL_I2C_MspInit+0x88>)
 8002520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002522:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002526:	60fb      	str	r3, [r7, #12]
 8002528:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800252a:	bf00      	nop
 800252c:	3728      	adds	r7, #40	; 0x28
 800252e:	46bd      	mov	sp, r7
 8002530:	bd80      	pop	{r7, pc}
 8002532:	bf00      	nop
 8002534:	40005400 	.word	0x40005400
 8002538:	40023800 	.word	0x40023800
 800253c:	40020400 	.word	0x40020400

08002540 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b08c      	sub	sp, #48	; 0x30
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002548:	f107 031c 	add.w	r3, r7, #28
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	605a      	str	r2, [r3, #4]
 8002552:	609a      	str	r2, [r3, #8]
 8002554:	60da      	str	r2, [r3, #12]
 8002556:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a41      	ldr	r2, [pc, #260]	; (8002664 <HAL_SPI_MspInit+0x124>)
 800255e:	4293      	cmp	r3, r2
 8002560:	d12c      	bne.n	80025bc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002562:	2300      	movs	r3, #0
 8002564:	61bb      	str	r3, [r7, #24]
 8002566:	4b40      	ldr	r3, [pc, #256]	; (8002668 <HAL_SPI_MspInit+0x128>)
 8002568:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800256a:	4a3f      	ldr	r2, [pc, #252]	; (8002668 <HAL_SPI_MspInit+0x128>)
 800256c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002570:	6453      	str	r3, [r2, #68]	; 0x44
 8002572:	4b3d      	ldr	r3, [pc, #244]	; (8002668 <HAL_SPI_MspInit+0x128>)
 8002574:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002576:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800257a:	61bb      	str	r3, [r7, #24]
 800257c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800257e:	2300      	movs	r3, #0
 8002580:	617b      	str	r3, [r7, #20]
 8002582:	4b39      	ldr	r3, [pc, #228]	; (8002668 <HAL_SPI_MspInit+0x128>)
 8002584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002586:	4a38      	ldr	r2, [pc, #224]	; (8002668 <HAL_SPI_MspInit+0x128>)
 8002588:	f043 0301 	orr.w	r3, r3, #1
 800258c:	6313      	str	r3, [r2, #48]	; 0x30
 800258e:	4b36      	ldr	r3, [pc, #216]	; (8002668 <HAL_SPI_MspInit+0x128>)
 8002590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002592:	f003 0301 	and.w	r3, r3, #1
 8002596:	617b      	str	r3, [r7, #20]
 8002598:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800259a:	23e0      	movs	r3, #224	; 0xe0
 800259c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800259e:	2302      	movs	r3, #2
 80025a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025a2:	2300      	movs	r3, #0
 80025a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025a6:	2303      	movs	r3, #3
 80025a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80025aa:	2305      	movs	r3, #5
 80025ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025ae:	f107 031c 	add.w	r3, r7, #28
 80025b2:	4619      	mov	r1, r3
 80025b4:	482d      	ldr	r0, [pc, #180]	; (800266c <HAL_SPI_MspInit+0x12c>)
 80025b6:	f000 fe83 	bl	80032c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 80025ba:	e04f      	b.n	800265c <HAL_SPI_MspInit+0x11c>
  else if(hspi->Instance==SPI3)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a2b      	ldr	r2, [pc, #172]	; (8002670 <HAL_SPI_MspInit+0x130>)
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d14a      	bne.n	800265c <HAL_SPI_MspInit+0x11c>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80025c6:	2300      	movs	r3, #0
 80025c8:	613b      	str	r3, [r7, #16]
 80025ca:	4b27      	ldr	r3, [pc, #156]	; (8002668 <HAL_SPI_MspInit+0x128>)
 80025cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ce:	4a26      	ldr	r2, [pc, #152]	; (8002668 <HAL_SPI_MspInit+0x128>)
 80025d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80025d4:	6413      	str	r3, [r2, #64]	; 0x40
 80025d6:	4b24      	ldr	r3, [pc, #144]	; (8002668 <HAL_SPI_MspInit+0x128>)
 80025d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80025de:	613b      	str	r3, [r7, #16]
 80025e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80025e2:	2300      	movs	r3, #0
 80025e4:	60fb      	str	r3, [r7, #12]
 80025e6:	4b20      	ldr	r3, [pc, #128]	; (8002668 <HAL_SPI_MspInit+0x128>)
 80025e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ea:	4a1f      	ldr	r2, [pc, #124]	; (8002668 <HAL_SPI_MspInit+0x128>)
 80025ec:	f043 0304 	orr.w	r3, r3, #4
 80025f0:	6313      	str	r3, [r2, #48]	; 0x30
 80025f2:	4b1d      	ldr	r3, [pc, #116]	; (8002668 <HAL_SPI_MspInit+0x128>)
 80025f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f6:	f003 0304 	and.w	r3, r3, #4
 80025fa:	60fb      	str	r3, [r7, #12]
 80025fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025fe:	2300      	movs	r3, #0
 8002600:	60bb      	str	r3, [r7, #8]
 8002602:	4b19      	ldr	r3, [pc, #100]	; (8002668 <HAL_SPI_MspInit+0x128>)
 8002604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002606:	4a18      	ldr	r2, [pc, #96]	; (8002668 <HAL_SPI_MspInit+0x128>)
 8002608:	f043 0302 	orr.w	r3, r3, #2
 800260c:	6313      	str	r3, [r2, #48]	; 0x30
 800260e:	4b16      	ldr	r3, [pc, #88]	; (8002668 <HAL_SPI_MspInit+0x128>)
 8002610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002612:	f003 0302 	and.w	r3, r3, #2
 8002616:	60bb      	str	r3, [r7, #8]
 8002618:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800261a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800261e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002620:	2302      	movs	r3, #2
 8002622:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002624:	2300      	movs	r3, #0
 8002626:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002628:	2303      	movs	r3, #3
 800262a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800262c:	2306      	movs	r3, #6
 800262e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002630:	f107 031c 	add.w	r3, r7, #28
 8002634:	4619      	mov	r1, r3
 8002636:	480f      	ldr	r0, [pc, #60]	; (8002674 <HAL_SPI_MspInit+0x134>)
 8002638:	f000 fe42 	bl	80032c0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800263c:	2330      	movs	r3, #48	; 0x30
 800263e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002640:	2302      	movs	r3, #2
 8002642:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002644:	2300      	movs	r3, #0
 8002646:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002648:	2303      	movs	r3, #3
 800264a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800264c:	2306      	movs	r3, #6
 800264e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002650:	f107 031c 	add.w	r3, r7, #28
 8002654:	4619      	mov	r1, r3
 8002656:	4808      	ldr	r0, [pc, #32]	; (8002678 <HAL_SPI_MspInit+0x138>)
 8002658:	f000 fe32 	bl	80032c0 <HAL_GPIO_Init>
}
 800265c:	bf00      	nop
 800265e:	3730      	adds	r7, #48	; 0x30
 8002660:	46bd      	mov	sp, r7
 8002662:	bd80      	pop	{r7, pc}
 8002664:	40013000 	.word	0x40013000
 8002668:	40023800 	.word	0x40023800
 800266c:	40020000 	.word	0x40020000
 8002670:	40003c00 	.word	0x40003c00
 8002674:	40020800 	.word	0x40020800
 8002678:	40020400 	.word	0x40020400

0800267c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b08c      	sub	sp, #48	; 0x30
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002684:	f107 031c 	add.w	r3, r7, #28
 8002688:	2200      	movs	r2, #0
 800268a:	601a      	str	r2, [r3, #0]
 800268c:	605a      	str	r2, [r3, #4]
 800268e:	609a      	str	r2, [r3, #8]
 8002690:	60da      	str	r2, [r3, #12]
 8002692:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a3a      	ldr	r2, [pc, #232]	; (8002784 <HAL_UART_MspInit+0x108>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d135      	bne.n	800270a <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800269e:	2300      	movs	r3, #0
 80026a0:	61bb      	str	r3, [r7, #24]
 80026a2:	4b39      	ldr	r3, [pc, #228]	; (8002788 <HAL_UART_MspInit+0x10c>)
 80026a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026a6:	4a38      	ldr	r2, [pc, #224]	; (8002788 <HAL_UART_MspInit+0x10c>)
 80026a8:	f043 0310 	orr.w	r3, r3, #16
 80026ac:	6453      	str	r3, [r2, #68]	; 0x44
 80026ae:	4b36      	ldr	r3, [pc, #216]	; (8002788 <HAL_UART_MspInit+0x10c>)
 80026b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026b2:	f003 0310 	and.w	r3, r3, #16
 80026b6:	61bb      	str	r3, [r7, #24]
 80026b8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ba:	2300      	movs	r3, #0
 80026bc:	617b      	str	r3, [r7, #20]
 80026be:	4b32      	ldr	r3, [pc, #200]	; (8002788 <HAL_UART_MspInit+0x10c>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c2:	4a31      	ldr	r2, [pc, #196]	; (8002788 <HAL_UART_MspInit+0x10c>)
 80026c4:	f043 0301 	orr.w	r3, r3, #1
 80026c8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ca:	4b2f      	ldr	r3, [pc, #188]	; (8002788 <HAL_UART_MspInit+0x10c>)
 80026cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ce:	f003 0301 	and.w	r3, r3, #1
 80026d2:	617b      	str	r3, [r7, #20]
 80026d4:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80026d6:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80026da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026dc:	2302      	movs	r3, #2
 80026de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026e0:	2300      	movs	r3, #0
 80026e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026e4:	2303      	movs	r3, #3
 80026e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80026e8:	2307      	movs	r3, #7
 80026ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026ec:	f107 031c 	add.w	r3, r7, #28
 80026f0:	4619      	mov	r1, r3
 80026f2:	4826      	ldr	r0, [pc, #152]	; (800278c <HAL_UART_MspInit+0x110>)
 80026f4:	f000 fde4 	bl	80032c0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80026f8:	2200      	movs	r2, #0
 80026fa:	2100      	movs	r1, #0
 80026fc:	2025      	movs	r0, #37	; 0x25
 80026fe:	f000 fd16 	bl	800312e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002702:	2025      	movs	r0, #37	; 0x25
 8002704:	f000 fd2f 	bl	8003166 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002708:	e038      	b.n	800277c <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART2)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4a20      	ldr	r2, [pc, #128]	; (8002790 <HAL_UART_MspInit+0x114>)
 8002710:	4293      	cmp	r3, r2
 8002712:	d133      	bne.n	800277c <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002714:	2300      	movs	r3, #0
 8002716:	613b      	str	r3, [r7, #16]
 8002718:	4b1b      	ldr	r3, [pc, #108]	; (8002788 <HAL_UART_MspInit+0x10c>)
 800271a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271c:	4a1a      	ldr	r2, [pc, #104]	; (8002788 <HAL_UART_MspInit+0x10c>)
 800271e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002722:	6413      	str	r3, [r2, #64]	; 0x40
 8002724:	4b18      	ldr	r3, [pc, #96]	; (8002788 <HAL_UART_MspInit+0x10c>)
 8002726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002728:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800272c:	613b      	str	r3, [r7, #16]
 800272e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002730:	2300      	movs	r3, #0
 8002732:	60fb      	str	r3, [r7, #12]
 8002734:	4b14      	ldr	r3, [pc, #80]	; (8002788 <HAL_UART_MspInit+0x10c>)
 8002736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002738:	4a13      	ldr	r2, [pc, #76]	; (8002788 <HAL_UART_MspInit+0x10c>)
 800273a:	f043 0301 	orr.w	r3, r3, #1
 800273e:	6313      	str	r3, [r2, #48]	; 0x30
 8002740:	4b11      	ldr	r3, [pc, #68]	; (8002788 <HAL_UART_MspInit+0x10c>)
 8002742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002744:	f003 0301 	and.w	r3, r3, #1
 8002748:	60fb      	str	r3, [r7, #12]
 800274a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800274c:	230c      	movs	r3, #12
 800274e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002750:	2302      	movs	r3, #2
 8002752:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002754:	2300      	movs	r3, #0
 8002756:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002758:	2303      	movs	r3, #3
 800275a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800275c:	2307      	movs	r3, #7
 800275e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002760:	f107 031c 	add.w	r3, r7, #28
 8002764:	4619      	mov	r1, r3
 8002766:	4809      	ldr	r0, [pc, #36]	; (800278c <HAL_UART_MspInit+0x110>)
 8002768:	f000 fdaa 	bl	80032c0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800276c:	2200      	movs	r2, #0
 800276e:	2100      	movs	r1, #0
 8002770:	2026      	movs	r0, #38	; 0x26
 8002772:	f000 fcdc 	bl	800312e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002776:	2026      	movs	r0, #38	; 0x26
 8002778:	f000 fcf5 	bl	8003166 <HAL_NVIC_EnableIRQ>
}
 800277c:	bf00      	nop
 800277e:	3730      	adds	r7, #48	; 0x30
 8002780:	46bd      	mov	sp, r7
 8002782:	bd80      	pop	{r7, pc}
 8002784:	40011000 	.word	0x40011000
 8002788:	40023800 	.word	0x40023800
 800278c:	40020000 	.word	0x40020000
 8002790:	40004400 	.word	0x40004400

08002794 <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8002794:	b580      	push	{r7, lr}
 8002796:	b086      	sub	sp, #24
 8002798:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 800279a:	1d3b      	adds	r3, r7, #4
 800279c:	2200      	movs	r2, #0
 800279e:	601a      	str	r2, [r3, #0]
 80027a0:	605a      	str	r2, [r3, #4]
 80027a2:	609a      	str	r2, [r3, #8]
 80027a4:	60da      	str	r2, [r3, #12]
 80027a6:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80027a8:	4b1c      	ldr	r3, [pc, #112]	; (800281c <HAL_FSMC_MspInit+0x88>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d131      	bne.n	8002814 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80027b0:	4b1a      	ldr	r3, [pc, #104]	; (800281c <HAL_FSMC_MspInit+0x88>)
 80027b2:	2201      	movs	r2, #1
 80027b4:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80027b6:	2300      	movs	r3, #0
 80027b8:	603b      	str	r3, [r7, #0]
 80027ba:	4b19      	ldr	r3, [pc, #100]	; (8002820 <HAL_FSMC_MspInit+0x8c>)
 80027bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027be:	4a18      	ldr	r2, [pc, #96]	; (8002820 <HAL_FSMC_MspInit+0x8c>)
 80027c0:	f043 0301 	orr.w	r3, r3, #1
 80027c4:	6393      	str	r3, [r2, #56]	; 0x38
 80027c6:	4b16      	ldr	r3, [pc, #88]	; (8002820 <HAL_FSMC_MspInit+0x8c>)
 80027c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027ca:	f003 0301 	and.w	r3, r3, #1
 80027ce:	603b      	str	r3, [r7, #0]
 80027d0:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80027d2:	f64f 7380 	movw	r3, #65408	; 0xff80
 80027d6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027d8:	2302      	movs	r3, #2
 80027da:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027dc:	2300      	movs	r3, #0
 80027de:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027e0:	2303      	movs	r3, #3
 80027e2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80027e4:	230c      	movs	r3, #12
 80027e6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80027e8:	1d3b      	adds	r3, r7, #4
 80027ea:	4619      	mov	r1, r3
 80027ec:	480d      	ldr	r0, [pc, #52]	; (8002824 <HAL_FSMC_MspInit+0x90>)
 80027ee:	f000 fd67 	bl	80032c0 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_13
 80027f2:	f24e 73b3 	movw	r3, #59315	; 0xe7b3
 80027f6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027f8:	2302      	movs	r3, #2
 80027fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027fc:	2300      	movs	r3, #0
 80027fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002800:	2303      	movs	r3, #3
 8002802:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8002804:	230c      	movs	r3, #12
 8002806:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002808:	1d3b      	adds	r3, r7, #4
 800280a:	4619      	mov	r1, r3
 800280c:	4806      	ldr	r0, [pc, #24]	; (8002828 <HAL_FSMC_MspInit+0x94>)
 800280e:	f000 fd57 	bl	80032c0 <HAL_GPIO_Init>
 8002812:	e000      	b.n	8002816 <HAL_FSMC_MspInit+0x82>
    return;
 8002814:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8002816:	3718      	adds	r7, #24
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	20000270 	.word	0x20000270
 8002820:	40023800 	.word	0x40023800
 8002824:	40021000 	.word	0x40021000
 8002828:	40020c00 	.word	0x40020c00

0800282c <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8002834:	f7ff ffae 	bl	8002794 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8002838:	bf00      	nop
 800283a:	3708      	adds	r7, #8
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}

08002840 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002844:	e7fe      	b.n	8002844 <NMI_Handler+0x4>

08002846 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002846:	b480      	push	{r7}
 8002848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800284a:	e7fe      	b.n	800284a <HardFault_Handler+0x4>

0800284c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002850:	e7fe      	b.n	8002850 <MemManage_Handler+0x4>

08002852 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002852:	b480      	push	{r7}
 8002854:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002856:	e7fe      	b.n	8002856 <BusFault_Handler+0x4>

08002858 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800285c:	e7fe      	b.n	800285c <UsageFault_Handler+0x4>

0800285e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800285e:	b480      	push	{r7}
 8002860:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002862:	bf00      	nop
 8002864:	46bd      	mov	sp, r7
 8002866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286a:	4770      	bx	lr

0800286c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800286c:	b480      	push	{r7}
 800286e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002870:	bf00      	nop
 8002872:	46bd      	mov	sp, r7
 8002874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002878:	4770      	bx	lr

0800287a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800287a:	b480      	push	{r7}
 800287c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800287e:	bf00      	nop
 8002880:	46bd      	mov	sp, r7
 8002882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002886:	4770      	bx	lr

08002888 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800288c:	f000 fb30 	bl	8002ef0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002890:	bf00      	nop
 8002892:	bd80      	pop	{r7, pc}

08002894 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b082      	sub	sp, #8
 8002898:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  static int ledVal = 0;
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, ledVal);
 800289a:	4b24      	ldr	r3, [pc, #144]	; (800292c <USART1_IRQHandler+0x98>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	b2db      	uxtb	r3, r3
 80028a0:	461a      	mov	r2, r3
 80028a2:	2108      	movs	r1, #8
 80028a4:	4822      	ldr	r0, [pc, #136]	; (8002930 <USART1_IRQHandler+0x9c>)
 80028a6:	f000 fea7 	bl	80035f8 <HAL_GPIO_WritePin>
  ledVal = !ledVal;
 80028aa:	4b20      	ldr	r3, [pc, #128]	; (800292c <USART1_IRQHandler+0x98>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	bf0c      	ite	eq
 80028b2:	2301      	moveq	r3, #1
 80028b4:	2300      	movne	r3, #0
 80028b6:	b2db      	uxtb	r3, r3
 80028b8:	461a      	mov	r2, r3
 80028ba:	4b1c      	ldr	r3, [pc, #112]	; (800292c <USART1_IRQHandler+0x98>)
 80028bc:	601a      	str	r2, [r3, #0]
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80028be:	481d      	ldr	r0, [pc, #116]	; (8002934 <USART1_IRQHandler+0xa0>)
 80028c0:	f001 fe3e 	bl	8004540 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  volatile unsigned int IIR;
  IIR = USART1->SR;
 80028c4:	4b1c      	ldr	r3, [pc, #112]	; (8002938 <USART1_IRQHandler+0xa4>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	603b      	str	r3, [r7, #0]
  if(IIR & UART_FLAG_RXNE){
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	f003 0320 	and.w	r3, r3, #32
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d009      	beq.n	80028e8 <USART1_IRQHandler+0x54>
  		//Read Data Register Not Empty
  		char t = USART1->DR; // the character from the USART1 data register is saved in t
 80028d4:	4b18      	ldr	r3, [pc, #96]	; (8002938 <USART1_IRQHandler+0xa4>)
 80028d6:	685b      	ldr	r3, [r3, #4]
 80028d8:	71fb      	strb	r3, [r7, #7]
  		put_in_rx_buffer(t,DBG_UART);
 80028da:	4b18      	ldr	r3, [pc, #96]	; (800293c <USART1_IRQHandler+0xa8>)
 80028dc:	681a      	ldr	r2, [r3, #0]
 80028de:	79fb      	ldrb	r3, [r7, #7]
 80028e0:	4611      	mov	r1, r2
 80028e2:	4618      	mov	r0, r3
 80028e4:	f000 f93c 	bl	8002b60 <put_in_rx_buffer>
      }
  if(IIR & UART_FLAG_TXE){
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d018      	beq.n	8002924 <USART1_IRQHandler+0x90>
  		if(wr_pointer_dbg==rd_pointer_dbg){
 80028f2:	4b13      	ldr	r3, [pc, #76]	; (8002940 <USART1_IRQHandler+0xac>)
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	4b13      	ldr	r3, [pc, #76]	; (8002944 <USART1_IRQHandler+0xb0>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d108      	bne.n	8002910 <USART1_IRQHandler+0x7c>
  			__HAL_UART_DISABLE_IT(&huart1, UART_IT_TXE); //whole message transmitted
 80028fe:	4b0d      	ldr	r3, [pc, #52]	; (8002934 <USART1_IRQHandler+0xa0>)
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	68da      	ldr	r2, [r3, #12]
 8002904:	4b0b      	ldr	r3, [pc, #44]	; (8002934 <USART1_IRQHandler+0xa0>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800290c:	60da      	str	r2, [r3, #12]
  		}
  	}


  /* USER CODE END USART1_IRQn 1 */
}
 800290e:	e009      	b.n	8002924 <USART1_IRQHandler+0x90>
  			DBG_UART->DR = get_from_tx_buffer(DBG_UART);
 8002910:	4b0a      	ldr	r3, [pc, #40]	; (800293c <USART1_IRQHandler+0xa8>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4618      	mov	r0, r3
 8002916:	f000 f975 	bl	8002c04 <get_from_tx_buffer>
 800291a:	4603      	mov	r3, r0
 800291c:	461a      	mov	r2, r3
 800291e:	4b07      	ldr	r3, [pc, #28]	; (800293c <USART1_IRQHandler+0xa8>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	605a      	str	r2, [r3, #4]
}
 8002924:	bf00      	nop
 8002926:	3708      	adds	r7, #8
 8002928:	46bd      	mov	sp, r7
 800292a:	bd80      	pop	{r7, pc}
 800292c:	20000274 	.word	0x20000274
 8002930:	40020400 	.word	0x40020400
 8002934:	20000198 	.word	0x20000198
 8002938:	40011000 	.word	0x40011000
 800293c:	20000008 	.word	0x20000008
 8002940:	20000a88 	.word	0x20000a88
 8002944:	20000a84 	.word	0x20000a84

08002948 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b082      	sub	sp, #8
 800294c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800294e:	481b      	ldr	r0, [pc, #108]	; (80029bc <USART2_IRQHandler+0x74>)
 8002950:	f001 fdf6 	bl	8004540 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  volatile unsigned int IIR;
  	IIR=USART2->SR;
 8002954:	4b1a      	ldr	r3, [pc, #104]	; (80029c0 <USART2_IRQHandler+0x78>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	603b      	str	r3, [r7, #0]
    if(IIR & UART_FLAG_RXNE){
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	f003 0320 	and.w	r3, r3, #32
 8002960:	2b00      	cmp	r3, #0
 8002962:	d009      	beq.n	8002978 <USART2_IRQHandler+0x30>
  		// check if the USART6 receive interrupt flag was set
  		char t = USART2->DR; // the character from the USART1 data register is saved in t
 8002964:	4b16      	ldr	r3, [pc, #88]	; (80029c0 <USART2_IRQHandler+0x78>)
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	71fb      	strb	r3, [r7, #7]
  		put_in_rx_buffer(t,RS485_UART);
 800296a:	4b16      	ldr	r3, [pc, #88]	; (80029c4 <USART2_IRQHandler+0x7c>)
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	79fb      	ldrb	r3, [r7, #7]
 8002970:	4611      	mov	r1, r2
 8002972:	4618      	mov	r0, r3
 8002974:	f000 f8f4 	bl	8002b60 <put_in_rx_buffer>
      }
  	if(IIR & UART_FLAG_TXE){
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800297e:	2b00      	cmp	r3, #0
 8002980:	d017      	beq.n	80029b2 <USART2_IRQHandler+0x6a>
  		if(wr_pointer_rs485==rd_pointer_rs485){
 8002982:	4b11      	ldr	r3, [pc, #68]	; (80029c8 <USART2_IRQHandler+0x80>)
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	4b11      	ldr	r3, [pc, #68]	; (80029cc <USART2_IRQHandler+0x84>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	429a      	cmp	r2, r3
 800298c:	d108      	bne.n	80029a0 <USART2_IRQHandler+0x58>
  			__HAL_UART_DISABLE_IT(&huart2, UART_IT_TXE);
 800298e:	4b0b      	ldr	r3, [pc, #44]	; (80029bc <USART2_IRQHandler+0x74>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	68da      	ldr	r2, [r3, #12]
 8002994:	4b09      	ldr	r3, [pc, #36]	; (80029bc <USART2_IRQHandler+0x74>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800299c:	60da      	str	r2, [r3, #12]
  			USART2->DR = get_from_tx_buffer(RS485_UART);
  		}
  	}

  /* USER CODE END USART2_IRQn 1 */
}
 800299e:	e008      	b.n	80029b2 <USART2_IRQHandler+0x6a>
  			USART2->DR = get_from_tx_buffer(RS485_UART);
 80029a0:	4b08      	ldr	r3, [pc, #32]	; (80029c4 <USART2_IRQHandler+0x7c>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f000 f92d 	bl	8002c04 <get_from_tx_buffer>
 80029aa:	4603      	mov	r3, r0
 80029ac:	461a      	mov	r2, r3
 80029ae:	4b04      	ldr	r3, [pc, #16]	; (80029c0 <USART2_IRQHandler+0x78>)
 80029b0:	605a      	str	r2, [r3, #4]
}
 80029b2:	bf00      	nop
 80029b4:	3708      	adds	r7, #8
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bd80      	pop	{r7, pc}
 80029ba:	bf00      	nop
 80029bc:	200001dc 	.word	0x200001dc
 80029c0:	40004400 	.word	0x40004400
 80029c4:	20000004 	.word	0x20000004
 80029c8:	20000680 	.word	0x20000680
 80029cc:	2000067c 	.word	0x2000067c

080029d0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b086      	sub	sp, #24
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029dc:	2300      	movs	r3, #0
 80029de:	617b      	str	r3, [r7, #20]
 80029e0:	e00a      	b.n	80029f8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80029e2:	f3af 8000 	nop.w
 80029e6:	4601      	mov	r1, r0
 80029e8:	68bb      	ldr	r3, [r7, #8]
 80029ea:	1c5a      	adds	r2, r3, #1
 80029ec:	60ba      	str	r2, [r7, #8]
 80029ee:	b2ca      	uxtb	r2, r1
 80029f0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029f2:	697b      	ldr	r3, [r7, #20]
 80029f4:	3301      	adds	r3, #1
 80029f6:	617b      	str	r3, [r7, #20]
 80029f8:	697a      	ldr	r2, [r7, #20]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	429a      	cmp	r2, r3
 80029fe:	dbf0      	blt.n	80029e2 <_read+0x12>
	}

return len;
 8002a00:	687b      	ldr	r3, [r7, #4]
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3718      	adds	r7, #24
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}

08002a0a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a0a:	b580      	push	{r7, lr}
 8002a0c:	b086      	sub	sp, #24
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	60f8      	str	r0, [r7, #12]
 8002a12:	60b9      	str	r1, [r7, #8]
 8002a14:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a16:	2300      	movs	r3, #0
 8002a18:	617b      	str	r3, [r7, #20]
 8002a1a:	e009      	b.n	8002a30 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	1c5a      	adds	r2, r3, #1
 8002a20:	60ba      	str	r2, [r7, #8]
 8002a22:	781b      	ldrb	r3, [r3, #0]
 8002a24:	4618      	mov	r0, r3
 8002a26:	f000 f889 	bl	8002b3c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	3301      	adds	r3, #1
 8002a2e:	617b      	str	r3, [r7, #20]
 8002a30:	697a      	ldr	r2, [r7, #20]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	429a      	cmp	r2, r3
 8002a36:	dbf1      	blt.n	8002a1c <_write+0x12>
	}
	return len;
 8002a38:	687b      	ldr	r3, [r7, #4]
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3718      	adds	r7, #24
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}

08002a42 <_close>:

int _close(int file)
{
 8002a42:	b480      	push	{r7}
 8002a44:	b083      	sub	sp, #12
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	6078      	str	r0, [r7, #4]
	return -1;
 8002a4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	370c      	adds	r7, #12
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr

08002a5a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a5a:	b480      	push	{r7}
 8002a5c:	b083      	sub	sp, #12
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	6078      	str	r0, [r7, #4]
 8002a62:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a6a:	605a      	str	r2, [r3, #4]
	return 0;
 8002a6c:	2300      	movs	r3, #0
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	370c      	adds	r7, #12
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr

08002a7a <_isatty>:

int _isatty(int file)
{
 8002a7a:	b480      	push	{r7}
 8002a7c:	b083      	sub	sp, #12
 8002a7e:	af00      	add	r7, sp, #0
 8002a80:	6078      	str	r0, [r7, #4]
	return 1;
 8002a82:	2301      	movs	r3, #1
}
 8002a84:	4618      	mov	r0, r3
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr

08002a90 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a90:	b480      	push	{r7}
 8002a92:	b085      	sub	sp, #20
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	60f8      	str	r0, [r7, #12]
 8002a98:	60b9      	str	r1, [r7, #8]
 8002a9a:	607a      	str	r2, [r7, #4]
	return 0;
 8002a9c:	2300      	movs	r3, #0
}
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	3714      	adds	r7, #20
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
	...

08002aac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ab4:	4a14      	ldr	r2, [pc, #80]	; (8002b08 <_sbrk+0x5c>)
 8002ab6:	4b15      	ldr	r3, [pc, #84]	; (8002b0c <_sbrk+0x60>)
 8002ab8:	1ad3      	subs	r3, r2, r3
 8002aba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002abc:	697b      	ldr	r3, [r7, #20]
 8002abe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002ac0:	4b13      	ldr	r3, [pc, #76]	; (8002b10 <_sbrk+0x64>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d102      	bne.n	8002ace <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ac8:	4b11      	ldr	r3, [pc, #68]	; (8002b10 <_sbrk+0x64>)
 8002aca:	4a12      	ldr	r2, [pc, #72]	; (8002b14 <_sbrk+0x68>)
 8002acc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002ace:	4b10      	ldr	r3, [pc, #64]	; (8002b10 <_sbrk+0x64>)
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	4413      	add	r3, r2
 8002ad6:	693a      	ldr	r2, [r7, #16]
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d207      	bcs.n	8002aec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002adc:	f002 fd40 	bl	8005560 <__errno>
 8002ae0:	4603      	mov	r3, r0
 8002ae2:	220c      	movs	r2, #12
 8002ae4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002ae6:	f04f 33ff 	mov.w	r3, #4294967295
 8002aea:	e009      	b.n	8002b00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002aec:	4b08      	ldr	r3, [pc, #32]	; (8002b10 <_sbrk+0x64>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002af2:	4b07      	ldr	r3, [pc, #28]	; (8002b10 <_sbrk+0x64>)
 8002af4:	681a      	ldr	r2, [r3, #0]
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4413      	add	r3, r2
 8002afa:	4a05      	ldr	r2, [pc, #20]	; (8002b10 <_sbrk+0x64>)
 8002afc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002afe:	68fb      	ldr	r3, [r7, #12]
}
 8002b00:	4618      	mov	r0, r3
 8002b02:	3718      	adds	r7, #24
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bd80      	pop	{r7, pc}
 8002b08:	20020000 	.word	0x20020000
 8002b0c:	00000400 	.word	0x00000400
 8002b10:	20000278 	.word	0x20000278
 8002b14:	20002eb0 	.word	0x20002eb0

08002b18 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b1c:	4b06      	ldr	r3, [pc, #24]	; (8002b38 <SystemInit+0x20>)
 8002b1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b22:	4a05      	ldr	r2, [pc, #20]	; (8002b38 <SystemInit+0x20>)
 8002b24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b2c:	bf00      	nop
 8002b2e:	46bd      	mov	sp, r7
 8002b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop
 8002b38:	e000ed00 	.word	0xe000ed00

08002b3c <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */

//redirect printf to uart1.
PUTCHAR_PROTOTYPE{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xffff);
 8002b44:	1d39      	adds	r1, r7, #4
 8002b46:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	4803      	ldr	r0, [pc, #12]	; (8002b5c <__io_putchar+0x20>)
 8002b4e:	f001 fc65 	bl	800441c <HAL_UART_Transmit>
	return ch;
 8002b52:	687b      	ldr	r3, [r7, #4]
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	3708      	adds	r7, #8
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	20000198 	.word	0x20000198

08002b60 <put_in_rx_buffer>:

void put_in_rx_buffer(char data, USART_TypeDef* USARTx)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	4603      	mov	r3, r0
 8002b68:	6039      	str	r1, [r7, #0]
 8002b6a:	71fb      	strb	r3, [r7, #7]
	if(USARTx == DBG_UART)
 8002b6c:	4b1d      	ldr	r3, [pc, #116]	; (8002be4 <put_in_rx_buffer+0x84>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	683a      	ldr	r2, [r7, #0]
 8002b72:	429a      	cmp	r2, r3
 8002b74:	d114      	bne.n	8002ba0 <put_in_rx_buffer+0x40>
	{
		if(SIO_RBUFLEN_DBG>=LEN_RX_BUFFER_DBG)
 8002b76:	4b1c      	ldr	r3, [pc, #112]	; (8002be8 <put_in_rx_buffer+0x88>)
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	4b1c      	ldr	r3, [pc, #112]	; (8002bec <put_in_rx_buffer+0x8c>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	1ad3      	subs	r3, r2, r3
 8002b80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b84:	d226      	bcs.n	8002bd4 <put_in_rx_buffer+0x74>
			{
				return;
			}
		rx_buffer_dbg[wr_pointer_rx_dbg & (LEN_RX_BUFFER_DBG - 1)]=data;
 8002b86:	4b18      	ldr	r3, [pc, #96]	; (8002be8 <put_in_rx_buffer+0x88>)
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002b8e:	4918      	ldr	r1, [pc, #96]	; (8002bf0 <put_in_rx_buffer+0x90>)
 8002b90:	79fa      	ldrb	r2, [r7, #7]
 8002b92:	54ca      	strb	r2, [r1, r3]
		wr_pointer_rx_dbg++;
 8002b94:	4b14      	ldr	r3, [pc, #80]	; (8002be8 <put_in_rx_buffer+0x88>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	3301      	adds	r3, #1
 8002b9a:	4a13      	ldr	r2, [pc, #76]	; (8002be8 <put_in_rx_buffer+0x88>)
 8002b9c:	6013      	str	r3, [r2, #0]
 8002b9e:	e01c      	b.n	8002bda <put_in_rx_buffer+0x7a>
	}
	else if(USARTx == RS485_UART)
 8002ba0:	4b14      	ldr	r3, [pc, #80]	; (8002bf4 <put_in_rx_buffer+0x94>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	683a      	ldr	r2, [r7, #0]
 8002ba6:	429a      	cmp	r2, r3
 8002ba8:	d117      	bne.n	8002bda <put_in_rx_buffer+0x7a>
	{
		if(SIO_RBUFLEN_RS485>=LEN_RX_BUFFER_RS485)
 8002baa:	4b13      	ldr	r3, [pc, #76]	; (8002bf8 <put_in_rx_buffer+0x98>)
 8002bac:	681a      	ldr	r2, [r3, #0]
 8002bae:	4b13      	ldr	r3, [pc, #76]	; (8002bfc <put_in_rx_buffer+0x9c>)
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	1ad3      	subs	r3, r2, r3
 8002bb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bb8:	d20e      	bcs.n	8002bd8 <put_in_rx_buffer+0x78>
			{
				return;
			}
		rx_buffer_rs485[wr_pointer_rx_rs485 & (LEN_RX_BUFFER_RS485 - 1)]=data;
 8002bba:	4b0f      	ldr	r3, [pc, #60]	; (8002bf8 <put_in_rx_buffer+0x98>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002bc2:	490f      	ldr	r1, [pc, #60]	; (8002c00 <put_in_rx_buffer+0xa0>)
 8002bc4:	79fa      	ldrb	r2, [r7, #7]
 8002bc6:	54ca      	strb	r2, [r1, r3]
		wr_pointer_rx_rs485++;
 8002bc8:	4b0b      	ldr	r3, [pc, #44]	; (8002bf8 <put_in_rx_buffer+0x98>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	3301      	adds	r3, #1
 8002bce:	4a0a      	ldr	r2, [pc, #40]	; (8002bf8 <put_in_rx_buffer+0x98>)
 8002bd0:	6013      	str	r3, [r2, #0]
 8002bd2:	e002      	b.n	8002bda <put_in_rx_buffer+0x7a>
				return;
 8002bd4:	bf00      	nop
 8002bd6:	e000      	b.n	8002bda <put_in_rx_buffer+0x7a>
				return;
 8002bd8:	bf00      	nop
	}
}
 8002bda:	370c      	adds	r7, #12
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr
 8002be4:	20000008 	.word	0x20000008
 8002be8:	20002e98 	.word	0x20002e98
 8002bec:	20002e94 	.word	0x20002e94
 8002bf0:	20000e94 	.word	0x20000e94
 8002bf4:	20000004 	.word	0x20000004
 8002bf8:	20000e90 	.word	0x20000e90
 8002bfc:	20000e8c 	.word	0x20000e8c
 8002c00:	20000a8c 	.word	0x20000a8c

08002c04 <get_from_tx_buffer>:
		tx_buffer_dbg[wr_pointer_dbg & (LEN_TX_BUFFER_DBG - 1)]=data;
		wr_pointer_dbg++;
	}
}
char get_from_tx_buffer(USART_TypeDef* USARTx)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b085      	sub	sp, #20
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
	char data;

	if(USARTx == RS485_UART)
 8002c0c:	4b14      	ldr	r3, [pc, #80]	; (8002c60 <get_from_tx_buffer+0x5c>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	687a      	ldr	r2, [r7, #4]
 8002c12:	429a      	cmp	r2, r3
 8002c14:	d10c      	bne.n	8002c30 <get_from_tx_buffer+0x2c>
	{

		data=tx_buffer_rs485[rd_pointer_rs485 & (LEN_TX_BUFFER_RS485-1)];
 8002c16:	4b13      	ldr	r3, [pc, #76]	; (8002c64 <get_from_tx_buffer+0x60>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c1e:	4a12      	ldr	r2, [pc, #72]	; (8002c68 <get_from_tx_buffer+0x64>)
 8002c20:	5cd3      	ldrb	r3, [r2, r3]
 8002c22:	73fb      	strb	r3, [r7, #15]
		rd_pointer_rs485++;
 8002c24:	4b0f      	ldr	r3, [pc, #60]	; (8002c64 <get_from_tx_buffer+0x60>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	3301      	adds	r3, #1
 8002c2a:	4a0e      	ldr	r2, [pc, #56]	; (8002c64 <get_from_tx_buffer+0x60>)
 8002c2c:	6013      	str	r3, [r2, #0]
 8002c2e:	e010      	b.n	8002c52 <get_from_tx_buffer+0x4e>
	}
	else if(USARTx == DBG_UART)
 8002c30:	4b0e      	ldr	r3, [pc, #56]	; (8002c6c <get_from_tx_buffer+0x68>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	687a      	ldr	r2, [r7, #4]
 8002c36:	429a      	cmp	r2, r3
 8002c38:	d10b      	bne.n	8002c52 <get_from_tx_buffer+0x4e>
	{

		data=tx_buffer_dbg[rd_pointer_dbg & (LEN_TX_BUFFER_DBG-1)];
 8002c3a:	4b0d      	ldr	r3, [pc, #52]	; (8002c70 <get_from_tx_buffer+0x6c>)
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c42:	4a0c      	ldr	r2, [pc, #48]	; (8002c74 <get_from_tx_buffer+0x70>)
 8002c44:	5cd3      	ldrb	r3, [r2, r3]
 8002c46:	73fb      	strb	r3, [r7, #15]
		rd_pointer_dbg++;
 8002c48:	4b09      	ldr	r3, [pc, #36]	; (8002c70 <get_from_tx_buffer+0x6c>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	4a08      	ldr	r2, [pc, #32]	; (8002c70 <get_from_tx_buffer+0x6c>)
 8002c50:	6013      	str	r3, [r2, #0]
	}
	return data;
 8002c52:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3714      	adds	r7, #20
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c5e:	4770      	bx	lr
 8002c60:	20000004 	.word	0x20000004
 8002c64:	2000067c 	.word	0x2000067c
 8002c68:	2000027c 	.word	0x2000027c
 8002c6c:	20000008 	.word	0x20000008
 8002c70:	20000a84 	.word	0x20000a84
 8002c74:	20000684 	.word	0x20000684

08002c78 <get_from_rx_buffer>:
char get_from_rx_buffer(USART_TypeDef* USARTx)
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b085      	sub	sp, #20
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
	char data;

	if(USARTx == RS485_UART)
 8002c80:	4b14      	ldr	r3, [pc, #80]	; (8002cd4 <get_from_rx_buffer+0x5c>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d10c      	bne.n	8002ca4 <get_from_rx_buffer+0x2c>
	{

		data=rx_buffer_rs485[rd_pointer_rx_rs485 & (LEN_RX_BUFFER_RS485-1)];
 8002c8a:	4b13      	ldr	r3, [pc, #76]	; (8002cd8 <get_from_rx_buffer+0x60>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002c92:	4a12      	ldr	r2, [pc, #72]	; (8002cdc <get_from_rx_buffer+0x64>)
 8002c94:	5cd3      	ldrb	r3, [r2, r3]
 8002c96:	73fb      	strb	r3, [r7, #15]
		rd_pointer_rx_rs485++;
 8002c98:	4b0f      	ldr	r3, [pc, #60]	; (8002cd8 <get_from_rx_buffer+0x60>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	4a0e      	ldr	r2, [pc, #56]	; (8002cd8 <get_from_rx_buffer+0x60>)
 8002ca0:	6013      	str	r3, [r2, #0]
 8002ca2:	e010      	b.n	8002cc6 <get_from_rx_buffer+0x4e>
	}
	else if(USARTx == DBG_UART)
 8002ca4:	4b0e      	ldr	r3, [pc, #56]	; (8002ce0 <get_from_rx_buffer+0x68>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d10b      	bne.n	8002cc6 <get_from_rx_buffer+0x4e>
	{

		data=rx_buffer_dbg[rd_pointer_rx_dbg & (LEN_RX_BUFFER_DBG-1)];
 8002cae:	4b0d      	ldr	r3, [pc, #52]	; (8002ce4 <get_from_rx_buffer+0x6c>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002cb6:	4a0c      	ldr	r2, [pc, #48]	; (8002ce8 <get_from_rx_buffer+0x70>)
 8002cb8:	5cd3      	ldrb	r3, [r2, r3]
 8002cba:	73fb      	strb	r3, [r7, #15]
		rd_pointer_rx_dbg++;
 8002cbc:	4b09      	ldr	r3, [pc, #36]	; (8002ce4 <get_from_rx_buffer+0x6c>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	4a08      	ldr	r2, [pc, #32]	; (8002ce4 <get_from_rx_buffer+0x6c>)
 8002cc4:	6013      	str	r3, [r2, #0]
	}
	return data;
 8002cc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cc8:	4618      	mov	r0, r3
 8002cca:	3714      	adds	r7, #20
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd2:	4770      	bx	lr
 8002cd4:	20000004 	.word	0x20000004
 8002cd8:	20000e8c 	.word	0x20000e8c
 8002cdc:	20000a8c 	.word	0x20000a8c
 8002ce0:	20000008 	.word	0x20000008
 8002ce4:	20002e94 	.word	0x20002e94
 8002ce8:	20000e94 	.word	0x20000e94

08002cec <usart_message_ready>:

	return 0;
}
//**************************************************************************************
char usart_message_ready(USART_TypeDef* USARTx, char delimiter)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b085      	sub	sp, #20
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
 8002cf4:	460b      	mov	r3, r1
 8002cf6:	70fb      	strb	r3, [r7, #3]
	if (USARTx == DBG_UART)
 8002cf8:	4b1f      	ldr	r3, [pc, #124]	; (8002d78 <usart_message_ready+0x8c>)
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	687a      	ldr	r2, [r7, #4]
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d117      	bne.n	8002d32 <usart_message_ready+0x46>
	{
		unsigned long tail = rd_pointer_rx_dbg;
 8002d02:	4b1e      	ldr	r3, [pc, #120]	; (8002d7c <usart_message_ready+0x90>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	60fb      	str	r3, [r7, #12]

		while ((wr_pointer_rx_dbg - tail) != 0)
 8002d08:	e00d      	b.n	8002d26 <usart_message_ready+0x3a>
		{
			if (rx_buffer_dbg[tail & (LEN_RX_BUFFER_DBG - 1)] == delimiter)
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002d10:	4a1b      	ldr	r2, [pc, #108]	; (8002d80 <usart_message_ready+0x94>)
 8002d12:	5cd3      	ldrb	r3, [r2, r3]
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	78fa      	ldrb	r2, [r7, #3]
 8002d18:	429a      	cmp	r2, r3
 8002d1a:	d101      	bne.n	8002d20 <usart_message_ready+0x34>
				return 1;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e025      	b.n	8002d6c <usart_message_ready+0x80>
			++tail;
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	3301      	adds	r3, #1
 8002d24:	60fb      	str	r3, [r7, #12]
		while ((wr_pointer_rx_dbg - tail) != 0)
 8002d26:	4b17      	ldr	r3, [pc, #92]	; (8002d84 <usart_message_ready+0x98>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	68fa      	ldr	r2, [r7, #12]
 8002d2c:	429a      	cmp	r2, r3
 8002d2e:	d1ec      	bne.n	8002d0a <usart_message_ready+0x1e>
 8002d30:	e01b      	b.n	8002d6a <usart_message_ready+0x7e>
		}
	}
	else if (USARTx == RS485_UART)
 8002d32:	4b15      	ldr	r3, [pc, #84]	; (8002d88 <usart_message_ready+0x9c>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	687a      	ldr	r2, [r7, #4]
 8002d38:	429a      	cmp	r2, r3
 8002d3a:	d116      	bne.n	8002d6a <usart_message_ready+0x7e>
	{
		unsigned long tail = rd_pointer_rx_rs485;
 8002d3c:	4b13      	ldr	r3, [pc, #76]	; (8002d8c <usart_message_ready+0xa0>)
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	60bb      	str	r3, [r7, #8]

		while ((wr_pointer_rx_rs485 - tail) != 0)
 8002d42:	e00d      	b.n	8002d60 <usart_message_ready+0x74>
		{
			if (rx_buffer_rs485[tail & (LEN_RX_BUFFER_RS485 - 1)] == delimiter)
 8002d44:	68bb      	ldr	r3, [r7, #8]
 8002d46:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d4a:	4a11      	ldr	r2, [pc, #68]	; (8002d90 <usart_message_ready+0xa4>)
 8002d4c:	5cd3      	ldrb	r3, [r2, r3]
 8002d4e:	b2db      	uxtb	r3, r3
 8002d50:	78fa      	ldrb	r2, [r7, #3]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d101      	bne.n	8002d5a <usart_message_ready+0x6e>
				return 1;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e008      	b.n	8002d6c <usart_message_ready+0x80>
			++tail;
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	60bb      	str	r3, [r7, #8]
		while ((wr_pointer_rx_rs485 - tail) != 0)
 8002d60:	4b0c      	ldr	r3, [pc, #48]	; (8002d94 <usart_message_ready+0xa8>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	68ba      	ldr	r2, [r7, #8]
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d1ec      	bne.n	8002d44 <usart_message_ready+0x58>
		}
	}
	return 0;
 8002d6a:	2300      	movs	r3, #0
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3714      	adds	r7, #20
 8002d70:	46bd      	mov	sp, r7
 8002d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d76:	4770      	bx	lr
 8002d78:	20000008 	.word	0x20000008
 8002d7c:	20002e94 	.word	0x20002e94
 8002d80:	20000e94 	.word	0x20000e94
 8002d84:	20002e98 	.word	0x20002e98
 8002d88:	20000004 	.word	0x20000004
 8002d8c:	20000e8c 	.word	0x20000e8c
 8002d90:	20000a8c 	.word	0x20000a8c
 8002d94:	20000e90 	.word	0x20000e90

08002d98 <read_usart_message>:
/*
 * Reads message from specified uart rx buffer into @dst until @delimiter character is encountered or @max_len exceeded.
 * Returns: number of characters read if successful, zero when there is no message ready to be read.
 */
unsigned int read_usart_message(char* dst, UART_HandleTypeDef* huart, int max_len, char delimiter)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b086      	sub	sp, #24
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	60f8      	str	r0, [r7, #12]
 8002da0:	60b9      	str	r1, [r7, #8]
 8002da2:	607a      	str	r2, [r7, #4]
 8002da4:	70fb      	strb	r3, [r7, #3]
	USART_TypeDef* USARTx = huart->Instance;
 8002da6:	68bb      	ldr	r3, [r7, #8]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	613b      	str	r3, [r7, #16]
	if (usart_message_ready(USARTx,delimiter))
 8002dac:	78fb      	ldrb	r3, [r7, #3]
 8002dae:	4619      	mov	r1, r3
 8002db0:	6938      	ldr	r0, [r7, #16]
 8002db2:	f7ff ff9b 	bl	8002cec <usart_message_ready>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d018      	beq.n	8002dee <read_usart_message+0x56>
	{
		int nr = 0;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	617b      	str	r3, [r7, #20]
		do
		{
			*dst = get_from_rx_buffer(USARTx);
 8002dc0:	6938      	ldr	r0, [r7, #16]
 8002dc2:	f7ff ff59 	bl	8002c78 <get_from_rx_buffer>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	461a      	mov	r2, r3
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	701a      	strb	r2, [r3, #0]
			++nr;
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	3301      	adds	r3, #1
 8002dd2:	617b      	str	r3, [r7, #20]
		} while (*dst++ != delimiter && nr < max_len);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	1c5a      	adds	r2, r3, #1
 8002dd8:	60fa      	str	r2, [r7, #12]
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	78fa      	ldrb	r2, [r7, #3]
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d003      	beq.n	8002dea <read_usart_message+0x52>
 8002de2:	697a      	ldr	r2, [r7, #20]
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	dbea      	blt.n	8002dc0 <read_usart_message+0x28>

		return nr;
 8002dea:	697b      	ldr	r3, [r7, #20]
 8002dec:	e000      	b.n	8002df0 <read_usart_message+0x58>
	}
	return 0;
 8002dee:	2300      	movs	r3, #0
}
 8002df0:	4618      	mov	r0, r3
 8002df2:	3718      	adds	r7, #24
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd80      	pop	{r7, pc}

08002df8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002df8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002e30 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002dfc:	480d      	ldr	r0, [pc, #52]	; (8002e34 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002dfe:	490e      	ldr	r1, [pc, #56]	; (8002e38 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002e00:	4a0e      	ldr	r2, [pc, #56]	; (8002e3c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002e02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e04:	e002      	b.n	8002e0c <LoopCopyDataInit>

08002e06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e0a:	3304      	adds	r3, #4

08002e0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e10:	d3f9      	bcc.n	8002e06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e12:	4a0b      	ldr	r2, [pc, #44]	; (8002e40 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002e14:	4c0b      	ldr	r4, [pc, #44]	; (8002e44 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002e16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e18:	e001      	b.n	8002e1e <LoopFillZerobss>

08002e1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e1c:	3204      	adds	r2, #4

08002e1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e20:	d3fb      	bcc.n	8002e1a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002e22:	f7ff fe79 	bl	8002b18 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002e26:	f002 fba1 	bl	800556c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002e2a:	f7fe ffd1 	bl	8001dd0 <main>
  bx  lr    
 8002e2e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002e30:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002e34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e38:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8002e3c:	08006c14 	.word	0x08006c14
  ldr r2, =_sbss
 8002e40:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002e44:	20002eb0 	.word	0x20002eb0

08002e48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002e48:	e7fe      	b.n	8002e48 <ADC_IRQHandler>
	...

08002e4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002e50:	4b0e      	ldr	r3, [pc, #56]	; (8002e8c <HAL_Init+0x40>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4a0d      	ldr	r2, [pc, #52]	; (8002e8c <HAL_Init+0x40>)
 8002e56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e5c:	4b0b      	ldr	r3, [pc, #44]	; (8002e8c <HAL_Init+0x40>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	4a0a      	ldr	r2, [pc, #40]	; (8002e8c <HAL_Init+0x40>)
 8002e62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e68:	4b08      	ldr	r3, [pc, #32]	; (8002e8c <HAL_Init+0x40>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	4a07      	ldr	r2, [pc, #28]	; (8002e8c <HAL_Init+0x40>)
 8002e6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e74:	2003      	movs	r0, #3
 8002e76:	f000 f94f 	bl	8003118 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e7a:	2000      	movs	r0, #0
 8002e7c:	f000 f808 	bl	8002e90 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e80:	f7ff faee 	bl	8002460 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	bf00      	nop
 8002e8c:	40023c00 	.word	0x40023c00

08002e90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e98:	4b12      	ldr	r3, [pc, #72]	; (8002ee4 <HAL_InitTick+0x54>)
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	4b12      	ldr	r3, [pc, #72]	; (8002ee8 <HAL_InitTick+0x58>)
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ea6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f000 f967 	bl	8003182 <HAL_SYSTICK_Config>
 8002eb4:	4603      	mov	r3, r0
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d001      	beq.n	8002ebe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e00e      	b.n	8002edc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	2b0f      	cmp	r3, #15
 8002ec2:	d80a      	bhi.n	8002eda <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	6879      	ldr	r1, [r7, #4]
 8002ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8002ecc:	f000 f92f 	bl	800312e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ed0:	4a06      	ldr	r2, [pc, #24]	; (8002eec <HAL_InitTick+0x5c>)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002ed6:	2300      	movs	r3, #0
 8002ed8:	e000      	b.n	8002edc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
}
 8002edc:	4618      	mov	r0, r3
 8002ede:	3708      	adds	r7, #8
 8002ee0:	46bd      	mov	sp, r7
 8002ee2:	bd80      	pop	{r7, pc}
 8002ee4:	20000000 	.word	0x20000000
 8002ee8:	20000010 	.word	0x20000010
 8002eec:	2000000c 	.word	0x2000000c

08002ef0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ef4:	4b06      	ldr	r3, [pc, #24]	; (8002f10 <HAL_IncTick+0x20>)
 8002ef6:	781b      	ldrb	r3, [r3, #0]
 8002ef8:	461a      	mov	r2, r3
 8002efa:	4b06      	ldr	r3, [pc, #24]	; (8002f14 <HAL_IncTick+0x24>)
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	4413      	add	r3, r2
 8002f00:	4a04      	ldr	r2, [pc, #16]	; (8002f14 <HAL_IncTick+0x24>)
 8002f02:	6013      	str	r3, [r2, #0]
}
 8002f04:	bf00      	nop
 8002f06:	46bd      	mov	sp, r7
 8002f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f0c:	4770      	bx	lr
 8002f0e:	bf00      	nop
 8002f10:	20000010 	.word	0x20000010
 8002f14:	20002e9c 	.word	0x20002e9c

08002f18 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  return uwTick;
 8002f1c:	4b03      	ldr	r3, [pc, #12]	; (8002f2c <HAL_GetTick+0x14>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	46bd      	mov	sp, r7
 8002f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f28:	4770      	bx	lr
 8002f2a:	bf00      	nop
 8002f2c:	20002e9c 	.word	0x20002e9c

08002f30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002f38:	f7ff ffee 	bl	8002f18 <HAL_GetTick>
 8002f3c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f48:	d005      	beq.n	8002f56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002f4a:	4b0a      	ldr	r3, [pc, #40]	; (8002f74 <HAL_Delay+0x44>)
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	461a      	mov	r2, r3
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	4413      	add	r3, r2
 8002f54:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002f56:	bf00      	nop
 8002f58:	f7ff ffde 	bl	8002f18 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	68fa      	ldr	r2, [r7, #12]
 8002f64:	429a      	cmp	r2, r3
 8002f66:	d8f7      	bhi.n	8002f58 <HAL_Delay+0x28>
  {
  }
}
 8002f68:	bf00      	nop
 8002f6a:	bf00      	nop
 8002f6c:	3710      	adds	r7, #16
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	20000010 	.word	0x20000010

08002f78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b085      	sub	sp, #20
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	f003 0307 	and.w	r3, r3, #7
 8002f86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f88:	4b0c      	ldr	r3, [pc, #48]	; (8002fbc <__NVIC_SetPriorityGrouping+0x44>)
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f8e:	68ba      	ldr	r2, [r7, #8]
 8002f90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f94:	4013      	ands	r3, r2
 8002f96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fa0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002fa4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fa8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002faa:	4a04      	ldr	r2, [pc, #16]	; (8002fbc <__NVIC_SetPriorityGrouping+0x44>)
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	60d3      	str	r3, [r2, #12]
}
 8002fb0:	bf00      	nop
 8002fb2:	3714      	adds	r7, #20
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr
 8002fbc:	e000ed00 	.word	0xe000ed00

08002fc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fc4:	4b04      	ldr	r3, [pc, #16]	; (8002fd8 <__NVIC_GetPriorityGrouping+0x18>)
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	0a1b      	lsrs	r3, r3, #8
 8002fca:	f003 0307 	and.w	r3, r3, #7
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr
 8002fd8:	e000ed00 	.word	0xe000ed00

08002fdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	db0b      	blt.n	8003006 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002fee:	79fb      	ldrb	r3, [r7, #7]
 8002ff0:	f003 021f 	and.w	r2, r3, #31
 8002ff4:	4907      	ldr	r1, [pc, #28]	; (8003014 <__NVIC_EnableIRQ+0x38>)
 8002ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ffa:	095b      	lsrs	r3, r3, #5
 8002ffc:	2001      	movs	r0, #1
 8002ffe:	fa00 f202 	lsl.w	r2, r0, r2
 8003002:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003006:	bf00      	nop
 8003008:	370c      	adds	r7, #12
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr
 8003012:	bf00      	nop
 8003014:	e000e100 	.word	0xe000e100

08003018 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003018:	b480      	push	{r7}
 800301a:	b083      	sub	sp, #12
 800301c:	af00      	add	r7, sp, #0
 800301e:	4603      	mov	r3, r0
 8003020:	6039      	str	r1, [r7, #0]
 8003022:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003024:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003028:	2b00      	cmp	r3, #0
 800302a:	db0a      	blt.n	8003042 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	b2da      	uxtb	r2, r3
 8003030:	490c      	ldr	r1, [pc, #48]	; (8003064 <__NVIC_SetPriority+0x4c>)
 8003032:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003036:	0112      	lsls	r2, r2, #4
 8003038:	b2d2      	uxtb	r2, r2
 800303a:	440b      	add	r3, r1
 800303c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003040:	e00a      	b.n	8003058 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	b2da      	uxtb	r2, r3
 8003046:	4908      	ldr	r1, [pc, #32]	; (8003068 <__NVIC_SetPriority+0x50>)
 8003048:	79fb      	ldrb	r3, [r7, #7]
 800304a:	f003 030f 	and.w	r3, r3, #15
 800304e:	3b04      	subs	r3, #4
 8003050:	0112      	lsls	r2, r2, #4
 8003052:	b2d2      	uxtb	r2, r2
 8003054:	440b      	add	r3, r1
 8003056:	761a      	strb	r2, [r3, #24]
}
 8003058:	bf00      	nop
 800305a:	370c      	adds	r7, #12
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr
 8003064:	e000e100 	.word	0xe000e100
 8003068:	e000ed00 	.word	0xe000ed00

0800306c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800306c:	b480      	push	{r7}
 800306e:	b089      	sub	sp, #36	; 0x24
 8003070:	af00      	add	r7, sp, #0
 8003072:	60f8      	str	r0, [r7, #12]
 8003074:	60b9      	str	r1, [r7, #8]
 8003076:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	f003 0307 	and.w	r3, r3, #7
 800307e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003080:	69fb      	ldr	r3, [r7, #28]
 8003082:	f1c3 0307 	rsb	r3, r3, #7
 8003086:	2b04      	cmp	r3, #4
 8003088:	bf28      	it	cs
 800308a:	2304      	movcs	r3, #4
 800308c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	3304      	adds	r3, #4
 8003092:	2b06      	cmp	r3, #6
 8003094:	d902      	bls.n	800309c <NVIC_EncodePriority+0x30>
 8003096:	69fb      	ldr	r3, [r7, #28]
 8003098:	3b03      	subs	r3, #3
 800309a:	e000      	b.n	800309e <NVIC_EncodePriority+0x32>
 800309c:	2300      	movs	r3, #0
 800309e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030a0:	f04f 32ff 	mov.w	r2, #4294967295
 80030a4:	69bb      	ldr	r3, [r7, #24]
 80030a6:	fa02 f303 	lsl.w	r3, r2, r3
 80030aa:	43da      	mvns	r2, r3
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	401a      	ands	r2, r3
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80030b4:	f04f 31ff 	mov.w	r1, #4294967295
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	fa01 f303 	lsl.w	r3, r1, r3
 80030be:	43d9      	mvns	r1, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030c4:	4313      	orrs	r3, r2
         );
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	3724      	adds	r7, #36	; 0x24
 80030ca:	46bd      	mov	sp, r7
 80030cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d0:	4770      	bx	lr
	...

080030d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b082      	sub	sp, #8
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	3b01      	subs	r3, #1
 80030e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030e4:	d301      	bcc.n	80030ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030e6:	2301      	movs	r3, #1
 80030e8:	e00f      	b.n	800310a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030ea:	4a0a      	ldr	r2, [pc, #40]	; (8003114 <SysTick_Config+0x40>)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	3b01      	subs	r3, #1
 80030f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030f2:	210f      	movs	r1, #15
 80030f4:	f04f 30ff 	mov.w	r0, #4294967295
 80030f8:	f7ff ff8e 	bl	8003018 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030fc:	4b05      	ldr	r3, [pc, #20]	; (8003114 <SysTick_Config+0x40>)
 80030fe:	2200      	movs	r2, #0
 8003100:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003102:	4b04      	ldr	r3, [pc, #16]	; (8003114 <SysTick_Config+0x40>)
 8003104:	2207      	movs	r2, #7
 8003106:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003108:	2300      	movs	r3, #0
}
 800310a:	4618      	mov	r0, r3
 800310c:	3708      	adds	r7, #8
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	e000e010 	.word	0xe000e010

08003118 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b082      	sub	sp, #8
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f7ff ff29 	bl	8002f78 <__NVIC_SetPriorityGrouping>
}
 8003126:	bf00      	nop
 8003128:	3708      	adds	r7, #8
 800312a:	46bd      	mov	sp, r7
 800312c:	bd80      	pop	{r7, pc}

0800312e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800312e:	b580      	push	{r7, lr}
 8003130:	b086      	sub	sp, #24
 8003132:	af00      	add	r7, sp, #0
 8003134:	4603      	mov	r3, r0
 8003136:	60b9      	str	r1, [r7, #8]
 8003138:	607a      	str	r2, [r7, #4]
 800313a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800313c:	2300      	movs	r3, #0
 800313e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003140:	f7ff ff3e 	bl	8002fc0 <__NVIC_GetPriorityGrouping>
 8003144:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003146:	687a      	ldr	r2, [r7, #4]
 8003148:	68b9      	ldr	r1, [r7, #8]
 800314a:	6978      	ldr	r0, [r7, #20]
 800314c:	f7ff ff8e 	bl	800306c <NVIC_EncodePriority>
 8003150:	4602      	mov	r2, r0
 8003152:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003156:	4611      	mov	r1, r2
 8003158:	4618      	mov	r0, r3
 800315a:	f7ff ff5d 	bl	8003018 <__NVIC_SetPriority>
}
 800315e:	bf00      	nop
 8003160:	3718      	adds	r7, #24
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}

08003166 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003166:	b580      	push	{r7, lr}
 8003168:	b082      	sub	sp, #8
 800316a:	af00      	add	r7, sp, #0
 800316c:	4603      	mov	r3, r0
 800316e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003170:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003174:	4618      	mov	r0, r3
 8003176:	f7ff ff31 	bl	8002fdc <__NVIC_EnableIRQ>
}
 800317a:	bf00      	nop
 800317c:	3708      	adds	r7, #8
 800317e:	46bd      	mov	sp, r7
 8003180:	bd80      	pop	{r7, pc}

08003182 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003182:	b580      	push	{r7, lr}
 8003184:	b082      	sub	sp, #8
 8003186:	af00      	add	r7, sp, #0
 8003188:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800318a:	6878      	ldr	r0, [r7, #4]
 800318c:	f7ff ffa2 	bl	80030d4 <SysTick_Config>
 8003190:	4603      	mov	r3, r0
}
 8003192:	4618      	mov	r0, r3
 8003194:	3708      	adds	r7, #8
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}

0800319a <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800319a:	b580      	push	{r7, lr}
 800319c:	b084      	sub	sp, #16
 800319e:	af00      	add	r7, sp, #0
 80031a0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031a6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80031a8:	f7ff feb6 	bl	8002f18 <HAL_GetTick>
 80031ac:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031b4:	b2db      	uxtb	r3, r3
 80031b6:	2b02      	cmp	r3, #2
 80031b8:	d008      	beq.n	80031cc <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2280      	movs	r2, #128	; 0x80
 80031be:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2200      	movs	r2, #0
 80031c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80031c8:	2301      	movs	r3, #1
 80031ca:	e052      	b.n	8003272 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	681a      	ldr	r2, [r3, #0]
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	f022 0216 	bic.w	r2, r2, #22
 80031da:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	695a      	ldr	r2, [r3, #20]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80031ea:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d103      	bne.n	80031fc <HAL_DMA_Abort+0x62>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d007      	beq.n	800320c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	681a      	ldr	r2, [r3, #0]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f022 0208 	bic.w	r2, r2, #8
 800320a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	681a      	ldr	r2, [r3, #0]
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	f022 0201 	bic.w	r2, r2, #1
 800321a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800321c:	e013      	b.n	8003246 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800321e:	f7ff fe7b 	bl	8002f18 <HAL_GetTick>
 8003222:	4602      	mov	r2, r0
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	1ad3      	subs	r3, r2, r3
 8003228:	2b05      	cmp	r3, #5
 800322a:	d90c      	bls.n	8003246 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2220      	movs	r2, #32
 8003230:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2203      	movs	r2, #3
 8003236:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2200      	movs	r2, #0
 800323e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003242:	2303      	movs	r3, #3
 8003244:	e015      	b.n	8003272 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 0301 	and.w	r3, r3, #1
 8003250:	2b00      	cmp	r3, #0
 8003252:	d1e4      	bne.n	800321e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003258:	223f      	movs	r2, #63	; 0x3f
 800325a:	409a      	lsls	r2, r3
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2200      	movs	r2, #0
 800326c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003270:	2300      	movs	r3, #0
}
 8003272:	4618      	mov	r0, r3
 8003274:	3710      	adds	r7, #16
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}

0800327a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800327a:	b480      	push	{r7}
 800327c:	b083      	sub	sp, #12
 800327e:	af00      	add	r7, sp, #0
 8003280:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003288:	b2db      	uxtb	r3, r3
 800328a:	2b02      	cmp	r3, #2
 800328c:	d004      	beq.n	8003298 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	2280      	movs	r2, #128	; 0x80
 8003292:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003294:	2301      	movs	r3, #1
 8003296:	e00c      	b.n	80032b2 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2205      	movs	r2, #5
 800329c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f022 0201 	bic.w	r2, r2, #1
 80032ae:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	370c      	adds	r7, #12
 80032b6:	46bd      	mov	sp, r7
 80032b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032bc:	4770      	bx	lr
	...

080032c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b089      	sub	sp, #36	; 0x24
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032ca:	2300      	movs	r3, #0
 80032cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80032ce:	2300      	movs	r3, #0
 80032d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80032d2:	2300      	movs	r3, #0
 80032d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032d6:	2300      	movs	r3, #0
 80032d8:	61fb      	str	r3, [r7, #28]
 80032da:	e16b      	b.n	80035b4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032dc:	2201      	movs	r2, #1
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	fa02 f303 	lsl.w	r3, r2, r3
 80032e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	697a      	ldr	r2, [r7, #20]
 80032ec:	4013      	ands	r3, r2
 80032ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80032f0:	693a      	ldr	r2, [r7, #16]
 80032f2:	697b      	ldr	r3, [r7, #20]
 80032f4:	429a      	cmp	r2, r3
 80032f6:	f040 815a 	bne.w	80035ae <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	f003 0303 	and.w	r3, r3, #3
 8003302:	2b01      	cmp	r3, #1
 8003304:	d005      	beq.n	8003312 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	685b      	ldr	r3, [r3, #4]
 800330a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800330e:	2b02      	cmp	r3, #2
 8003310:	d130      	bne.n	8003374 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	689b      	ldr	r3, [r3, #8]
 8003316:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	005b      	lsls	r3, r3, #1
 800331c:	2203      	movs	r2, #3
 800331e:	fa02 f303 	lsl.w	r3, r2, r3
 8003322:	43db      	mvns	r3, r3
 8003324:	69ba      	ldr	r2, [r7, #24]
 8003326:	4013      	ands	r3, r2
 8003328:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	68da      	ldr	r2, [r3, #12]
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	005b      	lsls	r3, r3, #1
 8003332:	fa02 f303 	lsl.w	r3, r2, r3
 8003336:	69ba      	ldr	r2, [r7, #24]
 8003338:	4313      	orrs	r3, r2
 800333a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	69ba      	ldr	r2, [r7, #24]
 8003340:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003348:	2201      	movs	r2, #1
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	fa02 f303 	lsl.w	r3, r2, r3
 8003350:	43db      	mvns	r3, r3
 8003352:	69ba      	ldr	r2, [r7, #24]
 8003354:	4013      	ands	r3, r2
 8003356:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003358:	683b      	ldr	r3, [r7, #0]
 800335a:	685b      	ldr	r3, [r3, #4]
 800335c:	091b      	lsrs	r3, r3, #4
 800335e:	f003 0201 	and.w	r2, r3, #1
 8003362:	69fb      	ldr	r3, [r7, #28]
 8003364:	fa02 f303 	lsl.w	r3, r2, r3
 8003368:	69ba      	ldr	r2, [r7, #24]
 800336a:	4313      	orrs	r3, r2
 800336c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	69ba      	ldr	r2, [r7, #24]
 8003372:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f003 0303 	and.w	r3, r3, #3
 800337c:	2b03      	cmp	r3, #3
 800337e:	d017      	beq.n	80033b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	68db      	ldr	r3, [r3, #12]
 8003384:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	005b      	lsls	r3, r3, #1
 800338a:	2203      	movs	r2, #3
 800338c:	fa02 f303 	lsl.w	r3, r2, r3
 8003390:	43db      	mvns	r3, r3
 8003392:	69ba      	ldr	r2, [r7, #24]
 8003394:	4013      	ands	r3, r2
 8003396:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	689a      	ldr	r2, [r3, #8]
 800339c:	69fb      	ldr	r3, [r7, #28]
 800339e:	005b      	lsls	r3, r3, #1
 80033a0:	fa02 f303 	lsl.w	r3, r2, r3
 80033a4:	69ba      	ldr	r2, [r7, #24]
 80033a6:	4313      	orrs	r3, r2
 80033a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	69ba      	ldr	r2, [r7, #24]
 80033ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	685b      	ldr	r3, [r3, #4]
 80033b4:	f003 0303 	and.w	r3, r3, #3
 80033b8:	2b02      	cmp	r3, #2
 80033ba:	d123      	bne.n	8003404 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	08da      	lsrs	r2, r3, #3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	3208      	adds	r2, #8
 80033c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80033c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80033ca:	69fb      	ldr	r3, [r7, #28]
 80033cc:	f003 0307 	and.w	r3, r3, #7
 80033d0:	009b      	lsls	r3, r3, #2
 80033d2:	220f      	movs	r2, #15
 80033d4:	fa02 f303 	lsl.w	r3, r2, r3
 80033d8:	43db      	mvns	r3, r3
 80033da:	69ba      	ldr	r2, [r7, #24]
 80033dc:	4013      	ands	r3, r2
 80033de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	691a      	ldr	r2, [r3, #16]
 80033e4:	69fb      	ldr	r3, [r7, #28]
 80033e6:	f003 0307 	and.w	r3, r3, #7
 80033ea:	009b      	lsls	r3, r3, #2
 80033ec:	fa02 f303 	lsl.w	r3, r2, r3
 80033f0:	69ba      	ldr	r2, [r7, #24]
 80033f2:	4313      	orrs	r3, r2
 80033f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80033f6:	69fb      	ldr	r3, [r7, #28]
 80033f8:	08da      	lsrs	r2, r3, #3
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	3208      	adds	r2, #8
 80033fe:	69b9      	ldr	r1, [r7, #24]
 8003400:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	005b      	lsls	r3, r3, #1
 800340e:	2203      	movs	r2, #3
 8003410:	fa02 f303 	lsl.w	r3, r2, r3
 8003414:	43db      	mvns	r3, r3
 8003416:	69ba      	ldr	r2, [r7, #24]
 8003418:	4013      	ands	r3, r2
 800341a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800341c:	683b      	ldr	r3, [r7, #0]
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	f003 0203 	and.w	r2, r3, #3
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	005b      	lsls	r3, r3, #1
 8003428:	fa02 f303 	lsl.w	r3, r2, r3
 800342c:	69ba      	ldr	r2, [r7, #24]
 800342e:	4313      	orrs	r3, r2
 8003430:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	69ba      	ldr	r2, [r7, #24]
 8003436:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	685b      	ldr	r3, [r3, #4]
 800343c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003440:	2b00      	cmp	r3, #0
 8003442:	f000 80b4 	beq.w	80035ae <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003446:	2300      	movs	r3, #0
 8003448:	60fb      	str	r3, [r7, #12]
 800344a:	4b60      	ldr	r3, [pc, #384]	; (80035cc <HAL_GPIO_Init+0x30c>)
 800344c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800344e:	4a5f      	ldr	r2, [pc, #380]	; (80035cc <HAL_GPIO_Init+0x30c>)
 8003450:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003454:	6453      	str	r3, [r2, #68]	; 0x44
 8003456:	4b5d      	ldr	r3, [pc, #372]	; (80035cc <HAL_GPIO_Init+0x30c>)
 8003458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800345a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800345e:	60fb      	str	r3, [r7, #12]
 8003460:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003462:	4a5b      	ldr	r2, [pc, #364]	; (80035d0 <HAL_GPIO_Init+0x310>)
 8003464:	69fb      	ldr	r3, [r7, #28]
 8003466:	089b      	lsrs	r3, r3, #2
 8003468:	3302      	adds	r3, #2
 800346a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800346e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003470:	69fb      	ldr	r3, [r7, #28]
 8003472:	f003 0303 	and.w	r3, r3, #3
 8003476:	009b      	lsls	r3, r3, #2
 8003478:	220f      	movs	r2, #15
 800347a:	fa02 f303 	lsl.w	r3, r2, r3
 800347e:	43db      	mvns	r3, r3
 8003480:	69ba      	ldr	r2, [r7, #24]
 8003482:	4013      	ands	r3, r2
 8003484:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a52      	ldr	r2, [pc, #328]	; (80035d4 <HAL_GPIO_Init+0x314>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d02b      	beq.n	80034e6 <HAL_GPIO_Init+0x226>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a51      	ldr	r2, [pc, #324]	; (80035d8 <HAL_GPIO_Init+0x318>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d025      	beq.n	80034e2 <HAL_GPIO_Init+0x222>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	4a50      	ldr	r2, [pc, #320]	; (80035dc <HAL_GPIO_Init+0x31c>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d01f      	beq.n	80034de <HAL_GPIO_Init+0x21e>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	4a4f      	ldr	r2, [pc, #316]	; (80035e0 <HAL_GPIO_Init+0x320>)
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d019      	beq.n	80034da <HAL_GPIO_Init+0x21a>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	4a4e      	ldr	r2, [pc, #312]	; (80035e4 <HAL_GPIO_Init+0x324>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d013      	beq.n	80034d6 <HAL_GPIO_Init+0x216>
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4a4d      	ldr	r2, [pc, #308]	; (80035e8 <HAL_GPIO_Init+0x328>)
 80034b2:	4293      	cmp	r3, r2
 80034b4:	d00d      	beq.n	80034d2 <HAL_GPIO_Init+0x212>
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	4a4c      	ldr	r2, [pc, #304]	; (80035ec <HAL_GPIO_Init+0x32c>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d007      	beq.n	80034ce <HAL_GPIO_Init+0x20e>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	4a4b      	ldr	r2, [pc, #300]	; (80035f0 <HAL_GPIO_Init+0x330>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d101      	bne.n	80034ca <HAL_GPIO_Init+0x20a>
 80034c6:	2307      	movs	r3, #7
 80034c8:	e00e      	b.n	80034e8 <HAL_GPIO_Init+0x228>
 80034ca:	2308      	movs	r3, #8
 80034cc:	e00c      	b.n	80034e8 <HAL_GPIO_Init+0x228>
 80034ce:	2306      	movs	r3, #6
 80034d0:	e00a      	b.n	80034e8 <HAL_GPIO_Init+0x228>
 80034d2:	2305      	movs	r3, #5
 80034d4:	e008      	b.n	80034e8 <HAL_GPIO_Init+0x228>
 80034d6:	2304      	movs	r3, #4
 80034d8:	e006      	b.n	80034e8 <HAL_GPIO_Init+0x228>
 80034da:	2303      	movs	r3, #3
 80034dc:	e004      	b.n	80034e8 <HAL_GPIO_Init+0x228>
 80034de:	2302      	movs	r3, #2
 80034e0:	e002      	b.n	80034e8 <HAL_GPIO_Init+0x228>
 80034e2:	2301      	movs	r3, #1
 80034e4:	e000      	b.n	80034e8 <HAL_GPIO_Init+0x228>
 80034e6:	2300      	movs	r3, #0
 80034e8:	69fa      	ldr	r2, [r7, #28]
 80034ea:	f002 0203 	and.w	r2, r2, #3
 80034ee:	0092      	lsls	r2, r2, #2
 80034f0:	4093      	lsls	r3, r2
 80034f2:	69ba      	ldr	r2, [r7, #24]
 80034f4:	4313      	orrs	r3, r2
 80034f6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034f8:	4935      	ldr	r1, [pc, #212]	; (80035d0 <HAL_GPIO_Init+0x310>)
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	089b      	lsrs	r3, r3, #2
 80034fe:	3302      	adds	r3, #2
 8003500:	69ba      	ldr	r2, [r7, #24]
 8003502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003506:	4b3b      	ldr	r3, [pc, #236]	; (80035f4 <HAL_GPIO_Init+0x334>)
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800350c:	693b      	ldr	r3, [r7, #16]
 800350e:	43db      	mvns	r3, r3
 8003510:	69ba      	ldr	r2, [r7, #24]
 8003512:	4013      	ands	r3, r2
 8003514:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003516:	683b      	ldr	r3, [r7, #0]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d003      	beq.n	800352a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003522:	69ba      	ldr	r2, [r7, #24]
 8003524:	693b      	ldr	r3, [r7, #16]
 8003526:	4313      	orrs	r3, r2
 8003528:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800352a:	4a32      	ldr	r2, [pc, #200]	; (80035f4 <HAL_GPIO_Init+0x334>)
 800352c:	69bb      	ldr	r3, [r7, #24]
 800352e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003530:	4b30      	ldr	r3, [pc, #192]	; (80035f4 <HAL_GPIO_Init+0x334>)
 8003532:	68db      	ldr	r3, [r3, #12]
 8003534:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003536:	693b      	ldr	r3, [r7, #16]
 8003538:	43db      	mvns	r3, r3
 800353a:	69ba      	ldr	r2, [r7, #24]
 800353c:	4013      	ands	r3, r2
 800353e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003548:	2b00      	cmp	r3, #0
 800354a:	d003      	beq.n	8003554 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	4313      	orrs	r3, r2
 8003552:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003554:	4a27      	ldr	r2, [pc, #156]	; (80035f4 <HAL_GPIO_Init+0x334>)
 8003556:	69bb      	ldr	r3, [r7, #24]
 8003558:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800355a:	4b26      	ldr	r3, [pc, #152]	; (80035f4 <HAL_GPIO_Init+0x334>)
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	43db      	mvns	r3, r3
 8003564:	69ba      	ldr	r2, [r7, #24]
 8003566:	4013      	ands	r3, r2
 8003568:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800356a:	683b      	ldr	r3, [r7, #0]
 800356c:	685b      	ldr	r3, [r3, #4]
 800356e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d003      	beq.n	800357e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003576:	69ba      	ldr	r2, [r7, #24]
 8003578:	693b      	ldr	r3, [r7, #16]
 800357a:	4313      	orrs	r3, r2
 800357c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800357e:	4a1d      	ldr	r2, [pc, #116]	; (80035f4 <HAL_GPIO_Init+0x334>)
 8003580:	69bb      	ldr	r3, [r7, #24]
 8003582:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003584:	4b1b      	ldr	r3, [pc, #108]	; (80035f4 <HAL_GPIO_Init+0x334>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	43db      	mvns	r3, r3
 800358e:	69ba      	ldr	r2, [r7, #24]
 8003590:	4013      	ands	r3, r2
 8003592:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800359c:	2b00      	cmp	r3, #0
 800359e:	d003      	beq.n	80035a8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	4313      	orrs	r3, r2
 80035a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80035a8:	4a12      	ldr	r2, [pc, #72]	; (80035f4 <HAL_GPIO_Init+0x334>)
 80035aa:	69bb      	ldr	r3, [r7, #24]
 80035ac:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035ae:	69fb      	ldr	r3, [r7, #28]
 80035b0:	3301      	adds	r3, #1
 80035b2:	61fb      	str	r3, [r7, #28]
 80035b4:	69fb      	ldr	r3, [r7, #28]
 80035b6:	2b0f      	cmp	r3, #15
 80035b8:	f67f ae90 	bls.w	80032dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80035bc:	bf00      	nop
 80035be:	bf00      	nop
 80035c0:	3724      	adds	r7, #36	; 0x24
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr
 80035ca:	bf00      	nop
 80035cc:	40023800 	.word	0x40023800
 80035d0:	40013800 	.word	0x40013800
 80035d4:	40020000 	.word	0x40020000
 80035d8:	40020400 	.word	0x40020400
 80035dc:	40020800 	.word	0x40020800
 80035e0:	40020c00 	.word	0x40020c00
 80035e4:	40021000 	.word	0x40021000
 80035e8:	40021400 	.word	0x40021400
 80035ec:	40021800 	.word	0x40021800
 80035f0:	40021c00 	.word	0x40021c00
 80035f4:	40013c00 	.word	0x40013c00

080035f8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
 8003600:	460b      	mov	r3, r1
 8003602:	807b      	strh	r3, [r7, #2]
 8003604:	4613      	mov	r3, r2
 8003606:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003608:	787b      	ldrb	r3, [r7, #1]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d003      	beq.n	8003616 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800360e:	887a      	ldrh	r2, [r7, #2]
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003614:	e003      	b.n	800361e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003616:	887b      	ldrh	r3, [r7, #2]
 8003618:	041a      	lsls	r2, r3, #16
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	619a      	str	r2, [r3, #24]
}
 800361e:	bf00      	nop
 8003620:	370c      	adds	r7, #12
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
	...

0800362c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	b084      	sub	sp, #16
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d101      	bne.n	800363e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e12b      	b.n	8003896 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003644:	b2db      	uxtb	r3, r3
 8003646:	2b00      	cmp	r3, #0
 8003648:	d106      	bne.n	8003658 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003652:	6878      	ldr	r0, [r7, #4]
 8003654:	f7fe ff2c 	bl	80024b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2224      	movs	r2, #36	; 0x24
 800365c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f022 0201 	bic.w	r2, r2, #1
 800366e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	681a      	ldr	r2, [r3, #0]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800367e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	681a      	ldr	r2, [r3, #0]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800368e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003690:	f000 fd7e 	bl	8004190 <HAL_RCC_GetPCLK1Freq>
 8003694:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	4a81      	ldr	r2, [pc, #516]	; (80038a0 <HAL_I2C_Init+0x274>)
 800369c:	4293      	cmp	r3, r2
 800369e:	d807      	bhi.n	80036b0 <HAL_I2C_Init+0x84>
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	4a80      	ldr	r2, [pc, #512]	; (80038a4 <HAL_I2C_Init+0x278>)
 80036a4:	4293      	cmp	r3, r2
 80036a6:	bf94      	ite	ls
 80036a8:	2301      	movls	r3, #1
 80036aa:	2300      	movhi	r3, #0
 80036ac:	b2db      	uxtb	r3, r3
 80036ae:	e006      	b.n	80036be <HAL_I2C_Init+0x92>
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	4a7d      	ldr	r2, [pc, #500]	; (80038a8 <HAL_I2C_Init+0x27c>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	bf94      	ite	ls
 80036b8:	2301      	movls	r3, #1
 80036ba:	2300      	movhi	r3, #0
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e0e7      	b.n	8003896 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	4a78      	ldr	r2, [pc, #480]	; (80038ac <HAL_I2C_Init+0x280>)
 80036ca:	fba2 2303 	umull	r2, r3, r2, r3
 80036ce:	0c9b      	lsrs	r3, r3, #18
 80036d0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	685b      	ldr	r3, [r3, #4]
 80036d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	68ba      	ldr	r2, [r7, #8]
 80036e2:	430a      	orrs	r2, r1
 80036e4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	6a1b      	ldr	r3, [r3, #32]
 80036ec:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	4a6a      	ldr	r2, [pc, #424]	; (80038a0 <HAL_I2C_Init+0x274>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d802      	bhi.n	8003700 <HAL_I2C_Init+0xd4>
 80036fa:	68bb      	ldr	r3, [r7, #8]
 80036fc:	3301      	adds	r3, #1
 80036fe:	e009      	b.n	8003714 <HAL_I2C_Init+0xe8>
 8003700:	68bb      	ldr	r3, [r7, #8]
 8003702:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003706:	fb02 f303 	mul.w	r3, r2, r3
 800370a:	4a69      	ldr	r2, [pc, #420]	; (80038b0 <HAL_I2C_Init+0x284>)
 800370c:	fba2 2303 	umull	r2, r3, r2, r3
 8003710:	099b      	lsrs	r3, r3, #6
 8003712:	3301      	adds	r3, #1
 8003714:	687a      	ldr	r2, [r7, #4]
 8003716:	6812      	ldr	r2, [r2, #0]
 8003718:	430b      	orrs	r3, r1
 800371a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	69db      	ldr	r3, [r3, #28]
 8003722:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003726:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	495c      	ldr	r1, [pc, #368]	; (80038a0 <HAL_I2C_Init+0x274>)
 8003730:	428b      	cmp	r3, r1
 8003732:	d819      	bhi.n	8003768 <HAL_I2C_Init+0x13c>
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	1e59      	subs	r1, r3, #1
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	005b      	lsls	r3, r3, #1
 800373e:	fbb1 f3f3 	udiv	r3, r1, r3
 8003742:	1c59      	adds	r1, r3, #1
 8003744:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003748:	400b      	ands	r3, r1
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00a      	beq.n	8003764 <HAL_I2C_Init+0x138>
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	1e59      	subs	r1, r3, #1
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	005b      	lsls	r3, r3, #1
 8003758:	fbb1 f3f3 	udiv	r3, r1, r3
 800375c:	3301      	adds	r3, #1
 800375e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003762:	e051      	b.n	8003808 <HAL_I2C_Init+0x1dc>
 8003764:	2304      	movs	r3, #4
 8003766:	e04f      	b.n	8003808 <HAL_I2C_Init+0x1dc>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d111      	bne.n	8003794 <HAL_I2C_Init+0x168>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	1e58      	subs	r0, r3, #1
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6859      	ldr	r1, [r3, #4]
 8003778:	460b      	mov	r3, r1
 800377a:	005b      	lsls	r3, r3, #1
 800377c:	440b      	add	r3, r1
 800377e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003782:	3301      	adds	r3, #1
 8003784:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003788:	2b00      	cmp	r3, #0
 800378a:	bf0c      	ite	eq
 800378c:	2301      	moveq	r3, #1
 800378e:	2300      	movne	r3, #0
 8003790:	b2db      	uxtb	r3, r3
 8003792:	e012      	b.n	80037ba <HAL_I2C_Init+0x18e>
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	1e58      	subs	r0, r3, #1
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6859      	ldr	r1, [r3, #4]
 800379c:	460b      	mov	r3, r1
 800379e:	009b      	lsls	r3, r3, #2
 80037a0:	440b      	add	r3, r1
 80037a2:	0099      	lsls	r1, r3, #2
 80037a4:	440b      	add	r3, r1
 80037a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80037aa:	3301      	adds	r3, #1
 80037ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	bf0c      	ite	eq
 80037b4:	2301      	moveq	r3, #1
 80037b6:	2300      	movne	r3, #0
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d001      	beq.n	80037c2 <HAL_I2C_Init+0x196>
 80037be:	2301      	movs	r3, #1
 80037c0:	e022      	b.n	8003808 <HAL_I2C_Init+0x1dc>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d10e      	bne.n	80037e8 <HAL_I2C_Init+0x1bc>
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	1e58      	subs	r0, r3, #1
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6859      	ldr	r1, [r3, #4]
 80037d2:	460b      	mov	r3, r1
 80037d4:	005b      	lsls	r3, r3, #1
 80037d6:	440b      	add	r3, r1
 80037d8:	fbb0 f3f3 	udiv	r3, r0, r3
 80037dc:	3301      	adds	r3, #1
 80037de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037e2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037e6:	e00f      	b.n	8003808 <HAL_I2C_Init+0x1dc>
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	1e58      	subs	r0, r3, #1
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6859      	ldr	r1, [r3, #4]
 80037f0:	460b      	mov	r3, r1
 80037f2:	009b      	lsls	r3, r3, #2
 80037f4:	440b      	add	r3, r1
 80037f6:	0099      	lsls	r1, r3, #2
 80037f8:	440b      	add	r3, r1
 80037fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80037fe:	3301      	adds	r3, #1
 8003800:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003804:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003808:	6879      	ldr	r1, [r7, #4]
 800380a:	6809      	ldr	r1, [r1, #0]
 800380c:	4313      	orrs	r3, r2
 800380e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	69da      	ldr	r2, [r3, #28]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6a1b      	ldr	r3, [r3, #32]
 8003822:	431a      	orrs	r2, r3
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	430a      	orrs	r2, r1
 800382a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	689b      	ldr	r3, [r3, #8]
 8003832:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003836:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	6911      	ldr	r1, [r2, #16]
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	68d2      	ldr	r2, [r2, #12]
 8003842:	4311      	orrs	r1, r2
 8003844:	687a      	ldr	r2, [r7, #4]
 8003846:	6812      	ldr	r2, [r2, #0]
 8003848:	430b      	orrs	r3, r1
 800384a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	68db      	ldr	r3, [r3, #12]
 8003852:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	695a      	ldr	r2, [r3, #20]
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	699b      	ldr	r3, [r3, #24]
 800385e:	431a      	orrs	r2, r3
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	430a      	orrs	r2, r1
 8003866:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f042 0201 	orr.w	r2, r2, #1
 8003876:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2200      	movs	r2, #0
 800387c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2220      	movs	r2, #32
 8003882:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	2200      	movs	r2, #0
 800388a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3710      	adds	r7, #16
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	000186a0 	.word	0x000186a0
 80038a4:	001e847f 	.word	0x001e847f
 80038a8:	003d08ff 	.word	0x003d08ff
 80038ac:	431bde83 	.word	0x431bde83
 80038b0:	10624dd3 	.word	0x10624dd3

080038b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b086      	sub	sp, #24
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d101      	bne.n	80038c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e267      	b.n	8003d96 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0301 	and.w	r3, r3, #1
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d075      	beq.n	80039be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80038d2:	4b88      	ldr	r3, [pc, #544]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 80038d4:	689b      	ldr	r3, [r3, #8]
 80038d6:	f003 030c 	and.w	r3, r3, #12
 80038da:	2b04      	cmp	r3, #4
 80038dc:	d00c      	beq.n	80038f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038de:	4b85      	ldr	r3, [pc, #532]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80038e6:	2b08      	cmp	r3, #8
 80038e8:	d112      	bne.n	8003910 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80038ea:	4b82      	ldr	r3, [pc, #520]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038f6:	d10b      	bne.n	8003910 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80038f8:	4b7e      	ldr	r3, [pc, #504]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003900:	2b00      	cmp	r3, #0
 8003902:	d05b      	beq.n	80039bc <HAL_RCC_OscConfig+0x108>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d157      	bne.n	80039bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800390c:	2301      	movs	r3, #1
 800390e:	e242      	b.n	8003d96 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003918:	d106      	bne.n	8003928 <HAL_RCC_OscConfig+0x74>
 800391a:	4b76      	ldr	r3, [pc, #472]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a75      	ldr	r2, [pc, #468]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 8003920:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003924:	6013      	str	r3, [r2, #0]
 8003926:	e01d      	b.n	8003964 <HAL_RCC_OscConfig+0xb0>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003930:	d10c      	bne.n	800394c <HAL_RCC_OscConfig+0x98>
 8003932:	4b70      	ldr	r3, [pc, #448]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4a6f      	ldr	r2, [pc, #444]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 8003938:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800393c:	6013      	str	r3, [r2, #0]
 800393e:	4b6d      	ldr	r3, [pc, #436]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4a6c      	ldr	r2, [pc, #432]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 8003944:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003948:	6013      	str	r3, [r2, #0]
 800394a:	e00b      	b.n	8003964 <HAL_RCC_OscConfig+0xb0>
 800394c:	4b69      	ldr	r3, [pc, #420]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a68      	ldr	r2, [pc, #416]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 8003952:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003956:	6013      	str	r3, [r2, #0]
 8003958:	4b66      	ldr	r3, [pc, #408]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	4a65      	ldr	r2, [pc, #404]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 800395e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003962:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d013      	beq.n	8003994 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800396c:	f7ff fad4 	bl	8002f18 <HAL_GetTick>
 8003970:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003972:	e008      	b.n	8003986 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003974:	f7ff fad0 	bl	8002f18 <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	2b64      	cmp	r3, #100	; 0x64
 8003980:	d901      	bls.n	8003986 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e207      	b.n	8003d96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003986:	4b5b      	ldr	r3, [pc, #364]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d0f0      	beq.n	8003974 <HAL_RCC_OscConfig+0xc0>
 8003992:	e014      	b.n	80039be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003994:	f7ff fac0 	bl	8002f18 <HAL_GetTick>
 8003998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800399a:	e008      	b.n	80039ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800399c:	f7ff fabc 	bl	8002f18 <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	2b64      	cmp	r3, #100	; 0x64
 80039a8:	d901      	bls.n	80039ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e1f3      	b.n	8003d96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039ae:	4b51      	ldr	r3, [pc, #324]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d1f0      	bne.n	800399c <HAL_RCC_OscConfig+0xe8>
 80039ba:	e000      	b.n	80039be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 0302 	and.w	r3, r3, #2
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d063      	beq.n	8003a92 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80039ca:	4b4a      	ldr	r3, [pc, #296]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f003 030c 	and.w	r3, r3, #12
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d00b      	beq.n	80039ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039d6:	4b47      	ldr	r3, [pc, #284]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80039de:	2b08      	cmp	r3, #8
 80039e0:	d11c      	bne.n	8003a1c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039e2:	4b44      	ldr	r3, [pc, #272]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d116      	bne.n	8003a1c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80039ee:	4b41      	ldr	r3, [pc, #260]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d005      	beq.n	8003a06 <HAL_RCC_OscConfig+0x152>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	68db      	ldr	r3, [r3, #12]
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d001      	beq.n	8003a06 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a02:	2301      	movs	r3, #1
 8003a04:	e1c7      	b.n	8003d96 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a06:	4b3b      	ldr	r3, [pc, #236]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	691b      	ldr	r3, [r3, #16]
 8003a12:	00db      	lsls	r3, r3, #3
 8003a14:	4937      	ldr	r1, [pc, #220]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 8003a16:	4313      	orrs	r3, r2
 8003a18:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a1a:	e03a      	b.n	8003a92 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	68db      	ldr	r3, [r3, #12]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d020      	beq.n	8003a66 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a24:	4b34      	ldr	r3, [pc, #208]	; (8003af8 <HAL_RCC_OscConfig+0x244>)
 8003a26:	2201      	movs	r2, #1
 8003a28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a2a:	f7ff fa75 	bl	8002f18 <HAL_GetTick>
 8003a2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a30:	e008      	b.n	8003a44 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a32:	f7ff fa71 	bl	8002f18 <HAL_GetTick>
 8003a36:	4602      	mov	r2, r0
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	1ad3      	subs	r3, r2, r3
 8003a3c:	2b02      	cmp	r3, #2
 8003a3e:	d901      	bls.n	8003a44 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a40:	2303      	movs	r3, #3
 8003a42:	e1a8      	b.n	8003d96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a44:	4b2b      	ldr	r3, [pc, #172]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0302 	and.w	r3, r3, #2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d0f0      	beq.n	8003a32 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a50:	4b28      	ldr	r3, [pc, #160]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	691b      	ldr	r3, [r3, #16]
 8003a5c:	00db      	lsls	r3, r3, #3
 8003a5e:	4925      	ldr	r1, [pc, #148]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 8003a60:	4313      	orrs	r3, r2
 8003a62:	600b      	str	r3, [r1, #0]
 8003a64:	e015      	b.n	8003a92 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a66:	4b24      	ldr	r3, [pc, #144]	; (8003af8 <HAL_RCC_OscConfig+0x244>)
 8003a68:	2200      	movs	r2, #0
 8003a6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a6c:	f7ff fa54 	bl	8002f18 <HAL_GetTick>
 8003a70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a72:	e008      	b.n	8003a86 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003a74:	f7ff fa50 	bl	8002f18 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	693b      	ldr	r3, [r7, #16]
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	2b02      	cmp	r3, #2
 8003a80:	d901      	bls.n	8003a86 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003a82:	2303      	movs	r3, #3
 8003a84:	e187      	b.n	8003d96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a86:	4b1b      	ldr	r3, [pc, #108]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d1f0      	bne.n	8003a74 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f003 0308 	and.w	r3, r3, #8
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d036      	beq.n	8003b0c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	695b      	ldr	r3, [r3, #20]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d016      	beq.n	8003ad4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003aa6:	4b15      	ldr	r3, [pc, #84]	; (8003afc <HAL_RCC_OscConfig+0x248>)
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aac:	f7ff fa34 	bl	8002f18 <HAL_GetTick>
 8003ab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ab2:	e008      	b.n	8003ac6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ab4:	f7ff fa30 	bl	8002f18 <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d901      	bls.n	8003ac6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e167      	b.n	8003d96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ac6:	4b0b      	ldr	r3, [pc, #44]	; (8003af4 <HAL_RCC_OscConfig+0x240>)
 8003ac8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003aca:	f003 0302 	and.w	r3, r3, #2
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d0f0      	beq.n	8003ab4 <HAL_RCC_OscConfig+0x200>
 8003ad2:	e01b      	b.n	8003b0c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003ad4:	4b09      	ldr	r3, [pc, #36]	; (8003afc <HAL_RCC_OscConfig+0x248>)
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ada:	f7ff fa1d 	bl	8002f18 <HAL_GetTick>
 8003ade:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ae0:	e00e      	b.n	8003b00 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ae2:	f7ff fa19 	bl	8002f18 <HAL_GetTick>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	1ad3      	subs	r3, r2, r3
 8003aec:	2b02      	cmp	r3, #2
 8003aee:	d907      	bls.n	8003b00 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003af0:	2303      	movs	r3, #3
 8003af2:	e150      	b.n	8003d96 <HAL_RCC_OscConfig+0x4e2>
 8003af4:	40023800 	.word	0x40023800
 8003af8:	42470000 	.word	0x42470000
 8003afc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b00:	4b88      	ldr	r3, [pc, #544]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003b02:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b04:	f003 0302 	and.w	r3, r3, #2
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d1ea      	bne.n	8003ae2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f003 0304 	and.w	r3, r3, #4
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	f000 8097 	beq.w	8003c48 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b1e:	4b81      	ldr	r3, [pc, #516]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d10f      	bne.n	8003b4a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	60bb      	str	r3, [r7, #8]
 8003b2e:	4b7d      	ldr	r3, [pc, #500]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b32:	4a7c      	ldr	r2, [pc, #496]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003b34:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b38:	6413      	str	r3, [r2, #64]	; 0x40
 8003b3a:	4b7a      	ldr	r3, [pc, #488]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b42:	60bb      	str	r3, [r7, #8]
 8003b44:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b46:	2301      	movs	r3, #1
 8003b48:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b4a:	4b77      	ldr	r3, [pc, #476]	; (8003d28 <HAL_RCC_OscConfig+0x474>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d118      	bne.n	8003b88 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b56:	4b74      	ldr	r3, [pc, #464]	; (8003d28 <HAL_RCC_OscConfig+0x474>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a73      	ldr	r2, [pc, #460]	; (8003d28 <HAL_RCC_OscConfig+0x474>)
 8003b5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b60:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b62:	f7ff f9d9 	bl	8002f18 <HAL_GetTick>
 8003b66:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b68:	e008      	b.n	8003b7c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b6a:	f7ff f9d5 	bl	8002f18 <HAL_GetTick>
 8003b6e:	4602      	mov	r2, r0
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	1ad3      	subs	r3, r2, r3
 8003b74:	2b02      	cmp	r3, #2
 8003b76:	d901      	bls.n	8003b7c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003b78:	2303      	movs	r3, #3
 8003b7a:	e10c      	b.n	8003d96 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b7c:	4b6a      	ldr	r3, [pc, #424]	; (8003d28 <HAL_RCC_OscConfig+0x474>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d0f0      	beq.n	8003b6a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	689b      	ldr	r3, [r3, #8]
 8003b8c:	2b01      	cmp	r3, #1
 8003b8e:	d106      	bne.n	8003b9e <HAL_RCC_OscConfig+0x2ea>
 8003b90:	4b64      	ldr	r3, [pc, #400]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003b92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b94:	4a63      	ldr	r2, [pc, #396]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003b96:	f043 0301 	orr.w	r3, r3, #1
 8003b9a:	6713      	str	r3, [r2, #112]	; 0x70
 8003b9c:	e01c      	b.n	8003bd8 <HAL_RCC_OscConfig+0x324>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	689b      	ldr	r3, [r3, #8]
 8003ba2:	2b05      	cmp	r3, #5
 8003ba4:	d10c      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x30c>
 8003ba6:	4b5f      	ldr	r3, [pc, #380]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003ba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003baa:	4a5e      	ldr	r2, [pc, #376]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003bac:	f043 0304 	orr.w	r3, r3, #4
 8003bb0:	6713      	str	r3, [r2, #112]	; 0x70
 8003bb2:	4b5c      	ldr	r3, [pc, #368]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003bb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bb6:	4a5b      	ldr	r2, [pc, #364]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003bb8:	f043 0301 	orr.w	r3, r3, #1
 8003bbc:	6713      	str	r3, [r2, #112]	; 0x70
 8003bbe:	e00b      	b.n	8003bd8 <HAL_RCC_OscConfig+0x324>
 8003bc0:	4b58      	ldr	r3, [pc, #352]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003bc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bc4:	4a57      	ldr	r2, [pc, #348]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003bc6:	f023 0301 	bic.w	r3, r3, #1
 8003bca:	6713      	str	r3, [r2, #112]	; 0x70
 8003bcc:	4b55      	ldr	r3, [pc, #340]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003bce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003bd0:	4a54      	ldr	r2, [pc, #336]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003bd2:	f023 0304 	bic.w	r3, r3, #4
 8003bd6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d015      	beq.n	8003c0c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003be0:	f7ff f99a 	bl	8002f18 <HAL_GetTick>
 8003be4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003be6:	e00a      	b.n	8003bfe <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003be8:	f7ff f996 	bl	8002f18 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	693b      	ldr	r3, [r7, #16]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d901      	bls.n	8003bfe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003bfa:	2303      	movs	r3, #3
 8003bfc:	e0cb      	b.n	8003d96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003bfe:	4b49      	ldr	r3, [pc, #292]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003c00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c02:	f003 0302 	and.w	r3, r3, #2
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d0ee      	beq.n	8003be8 <HAL_RCC_OscConfig+0x334>
 8003c0a:	e014      	b.n	8003c36 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c0c:	f7ff f984 	bl	8002f18 <HAL_GetTick>
 8003c10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c12:	e00a      	b.n	8003c2a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c14:	f7ff f980 	bl	8002f18 <HAL_GetTick>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	693b      	ldr	r3, [r7, #16]
 8003c1c:	1ad3      	subs	r3, r2, r3
 8003c1e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d901      	bls.n	8003c2a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c26:	2303      	movs	r3, #3
 8003c28:	e0b5      	b.n	8003d96 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c2a:	4b3e      	ldr	r3, [pc, #248]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003c2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c2e:	f003 0302 	and.w	r3, r3, #2
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d1ee      	bne.n	8003c14 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c36:	7dfb      	ldrb	r3, [r7, #23]
 8003c38:	2b01      	cmp	r3, #1
 8003c3a:	d105      	bne.n	8003c48 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c3c:	4b39      	ldr	r3, [pc, #228]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c40:	4a38      	ldr	r2, [pc, #224]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003c42:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c46:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	699b      	ldr	r3, [r3, #24]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	f000 80a1 	beq.w	8003d94 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c52:	4b34      	ldr	r3, [pc, #208]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	f003 030c 	and.w	r3, r3, #12
 8003c5a:	2b08      	cmp	r3, #8
 8003c5c:	d05c      	beq.n	8003d18 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	699b      	ldr	r3, [r3, #24]
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d141      	bne.n	8003cea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c66:	4b31      	ldr	r3, [pc, #196]	; (8003d2c <HAL_RCC_OscConfig+0x478>)
 8003c68:	2200      	movs	r2, #0
 8003c6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c6c:	f7ff f954 	bl	8002f18 <HAL_GetTick>
 8003c70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c72:	e008      	b.n	8003c86 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c74:	f7ff f950 	bl	8002f18 <HAL_GetTick>
 8003c78:	4602      	mov	r2, r0
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	1ad3      	subs	r3, r2, r3
 8003c7e:	2b02      	cmp	r3, #2
 8003c80:	d901      	bls.n	8003c86 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003c82:	2303      	movs	r3, #3
 8003c84:	e087      	b.n	8003d96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c86:	4b27      	ldr	r3, [pc, #156]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d1f0      	bne.n	8003c74 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	69da      	ldr	r2, [r3, #28]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6a1b      	ldr	r3, [r3, #32]
 8003c9a:	431a      	orrs	r2, r3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ca0:	019b      	lsls	r3, r3, #6
 8003ca2:	431a      	orrs	r2, r3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ca8:	085b      	lsrs	r3, r3, #1
 8003caa:	3b01      	subs	r3, #1
 8003cac:	041b      	lsls	r3, r3, #16
 8003cae:	431a      	orrs	r2, r3
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cb4:	061b      	lsls	r3, r3, #24
 8003cb6:	491b      	ldr	r1, [pc, #108]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cbc:	4b1b      	ldr	r3, [pc, #108]	; (8003d2c <HAL_RCC_OscConfig+0x478>)
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cc2:	f7ff f929 	bl	8002f18 <HAL_GetTick>
 8003cc6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cc8:	e008      	b.n	8003cdc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cca:	f7ff f925 	bl	8002f18 <HAL_GetTick>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	1ad3      	subs	r3, r2, r3
 8003cd4:	2b02      	cmp	r3, #2
 8003cd6:	d901      	bls.n	8003cdc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003cd8:	2303      	movs	r3, #3
 8003cda:	e05c      	b.n	8003d96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cdc:	4b11      	ldr	r3, [pc, #68]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d0f0      	beq.n	8003cca <HAL_RCC_OscConfig+0x416>
 8003ce8:	e054      	b.n	8003d94 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cea:	4b10      	ldr	r3, [pc, #64]	; (8003d2c <HAL_RCC_OscConfig+0x478>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cf0:	f7ff f912 	bl	8002f18 <HAL_GetTick>
 8003cf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cf6:	e008      	b.n	8003d0a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cf8:	f7ff f90e 	bl	8002f18 <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d901      	bls.n	8003d0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003d06:	2303      	movs	r3, #3
 8003d08:	e045      	b.n	8003d96 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d0a:	4b06      	ldr	r3, [pc, #24]	; (8003d24 <HAL_RCC_OscConfig+0x470>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d1f0      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x444>
 8003d16:	e03d      	b.n	8003d94 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	699b      	ldr	r3, [r3, #24]
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d107      	bne.n	8003d30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e038      	b.n	8003d96 <HAL_RCC_OscConfig+0x4e2>
 8003d24:	40023800 	.word	0x40023800
 8003d28:	40007000 	.word	0x40007000
 8003d2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d30:	4b1b      	ldr	r3, [pc, #108]	; (8003da0 <HAL_RCC_OscConfig+0x4ec>)
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	699b      	ldr	r3, [r3, #24]
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d028      	beq.n	8003d90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d121      	bne.n	8003d90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d11a      	bne.n	8003d90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d5a:	68fa      	ldr	r2, [r7, #12]
 8003d5c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003d60:	4013      	ands	r3, r2
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003d66:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d111      	bne.n	8003d90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d76:	085b      	lsrs	r3, r3, #1
 8003d78:	3b01      	subs	r3, #1
 8003d7a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d107      	bne.n	8003d90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d8a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d8c:	429a      	cmp	r2, r3
 8003d8e:	d001      	beq.n	8003d94 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e000      	b.n	8003d96 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003d94:	2300      	movs	r3, #0
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3718      	adds	r7, #24
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	40023800 	.word	0x40023800

08003da4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b084      	sub	sp, #16
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
 8003dac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d101      	bne.n	8003db8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	e0cc      	b.n	8003f52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003db8:	4b68      	ldr	r3, [pc, #416]	; (8003f5c <HAL_RCC_ClockConfig+0x1b8>)
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f003 0307 	and.w	r3, r3, #7
 8003dc0:	683a      	ldr	r2, [r7, #0]
 8003dc2:	429a      	cmp	r2, r3
 8003dc4:	d90c      	bls.n	8003de0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dc6:	4b65      	ldr	r3, [pc, #404]	; (8003f5c <HAL_RCC_ClockConfig+0x1b8>)
 8003dc8:	683a      	ldr	r2, [r7, #0]
 8003dca:	b2d2      	uxtb	r2, r2
 8003dcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003dce:	4b63      	ldr	r3, [pc, #396]	; (8003f5c <HAL_RCC_ClockConfig+0x1b8>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0307 	and.w	r3, r3, #7
 8003dd6:	683a      	ldr	r2, [r7, #0]
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d001      	beq.n	8003de0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e0b8      	b.n	8003f52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0302 	and.w	r3, r3, #2
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d020      	beq.n	8003e2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f003 0304 	and.w	r3, r3, #4
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d005      	beq.n	8003e04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003df8:	4b59      	ldr	r3, [pc, #356]	; (8003f60 <HAL_RCC_ClockConfig+0x1bc>)
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	4a58      	ldr	r2, [pc, #352]	; (8003f60 <HAL_RCC_ClockConfig+0x1bc>)
 8003dfe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003e02:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f003 0308 	and.w	r3, r3, #8
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d005      	beq.n	8003e1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e10:	4b53      	ldr	r3, [pc, #332]	; (8003f60 <HAL_RCC_ClockConfig+0x1bc>)
 8003e12:	689b      	ldr	r3, [r3, #8]
 8003e14:	4a52      	ldr	r2, [pc, #328]	; (8003f60 <HAL_RCC_ClockConfig+0x1bc>)
 8003e16:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003e1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e1c:	4b50      	ldr	r3, [pc, #320]	; (8003f60 <HAL_RCC_ClockConfig+0x1bc>)
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	494d      	ldr	r1, [pc, #308]	; (8003f60 <HAL_RCC_ClockConfig+0x1bc>)
 8003e2a:	4313      	orrs	r3, r2
 8003e2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f003 0301 	and.w	r3, r3, #1
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d044      	beq.n	8003ec4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	685b      	ldr	r3, [r3, #4]
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d107      	bne.n	8003e52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e42:	4b47      	ldr	r3, [pc, #284]	; (8003f60 <HAL_RCC_ClockConfig+0x1bc>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d119      	bne.n	8003e82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e07f      	b.n	8003f52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	685b      	ldr	r3, [r3, #4]
 8003e56:	2b02      	cmp	r3, #2
 8003e58:	d003      	beq.n	8003e62 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e5e:	2b03      	cmp	r3, #3
 8003e60:	d107      	bne.n	8003e72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e62:	4b3f      	ldr	r3, [pc, #252]	; (8003f60 <HAL_RCC_ClockConfig+0x1bc>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d109      	bne.n	8003e82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e06f      	b.n	8003f52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e72:	4b3b      	ldr	r3, [pc, #236]	; (8003f60 <HAL_RCC_ClockConfig+0x1bc>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f003 0302 	and.w	r3, r3, #2
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d101      	bne.n	8003e82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	e067      	b.n	8003f52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003e82:	4b37      	ldr	r3, [pc, #220]	; (8003f60 <HAL_RCC_ClockConfig+0x1bc>)
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	f023 0203 	bic.w	r2, r3, #3
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	4934      	ldr	r1, [pc, #208]	; (8003f60 <HAL_RCC_ClockConfig+0x1bc>)
 8003e90:	4313      	orrs	r3, r2
 8003e92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003e94:	f7ff f840 	bl	8002f18 <HAL_GetTick>
 8003e98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e9a:	e00a      	b.n	8003eb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e9c:	f7ff f83c 	bl	8002f18 <HAL_GetTick>
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	1ad3      	subs	r3, r2, r3
 8003ea6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d901      	bls.n	8003eb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e04f      	b.n	8003f52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eb2:	4b2b      	ldr	r3, [pc, #172]	; (8003f60 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	f003 020c 	and.w	r2, r3, #12
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	009b      	lsls	r3, r3, #2
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d1eb      	bne.n	8003e9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ec4:	4b25      	ldr	r3, [pc, #148]	; (8003f5c <HAL_RCC_ClockConfig+0x1b8>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0307 	and.w	r3, r3, #7
 8003ecc:	683a      	ldr	r2, [r7, #0]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d20c      	bcs.n	8003eec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003ed2:	4b22      	ldr	r3, [pc, #136]	; (8003f5c <HAL_RCC_ClockConfig+0x1b8>)
 8003ed4:	683a      	ldr	r2, [r7, #0]
 8003ed6:	b2d2      	uxtb	r2, r2
 8003ed8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eda:	4b20      	ldr	r3, [pc, #128]	; (8003f5c <HAL_RCC_ClockConfig+0x1b8>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f003 0307 	and.w	r3, r3, #7
 8003ee2:	683a      	ldr	r2, [r7, #0]
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d001      	beq.n	8003eec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e032      	b.n	8003f52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 0304 	and.w	r3, r3, #4
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d008      	beq.n	8003f0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003ef8:	4b19      	ldr	r3, [pc, #100]	; (8003f60 <HAL_RCC_ClockConfig+0x1bc>)
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	68db      	ldr	r3, [r3, #12]
 8003f04:	4916      	ldr	r1, [pc, #88]	; (8003f60 <HAL_RCC_ClockConfig+0x1bc>)
 8003f06:	4313      	orrs	r3, r2
 8003f08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	f003 0308 	and.w	r3, r3, #8
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d009      	beq.n	8003f2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f16:	4b12      	ldr	r3, [pc, #72]	; (8003f60 <HAL_RCC_ClockConfig+0x1bc>)
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	691b      	ldr	r3, [r3, #16]
 8003f22:	00db      	lsls	r3, r3, #3
 8003f24:	490e      	ldr	r1, [pc, #56]	; (8003f60 <HAL_RCC_ClockConfig+0x1bc>)
 8003f26:	4313      	orrs	r3, r2
 8003f28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003f2a:	f000 f821 	bl	8003f70 <HAL_RCC_GetSysClockFreq>
 8003f2e:	4602      	mov	r2, r0
 8003f30:	4b0b      	ldr	r3, [pc, #44]	; (8003f60 <HAL_RCC_ClockConfig+0x1bc>)
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	091b      	lsrs	r3, r3, #4
 8003f36:	f003 030f 	and.w	r3, r3, #15
 8003f3a:	490a      	ldr	r1, [pc, #40]	; (8003f64 <HAL_RCC_ClockConfig+0x1c0>)
 8003f3c:	5ccb      	ldrb	r3, [r1, r3]
 8003f3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003f42:	4a09      	ldr	r2, [pc, #36]	; (8003f68 <HAL_RCC_ClockConfig+0x1c4>)
 8003f44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003f46:	4b09      	ldr	r3, [pc, #36]	; (8003f6c <HAL_RCC_ClockConfig+0x1c8>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	f7fe ffa0 	bl	8002e90 <HAL_InitTick>

  return HAL_OK;
 8003f50:	2300      	movs	r3, #0
}
 8003f52:	4618      	mov	r0, r3
 8003f54:	3710      	adds	r7, #16
 8003f56:	46bd      	mov	sp, r7
 8003f58:	bd80      	pop	{r7, pc}
 8003f5a:	bf00      	nop
 8003f5c:	40023c00 	.word	0x40023c00
 8003f60:	40023800 	.word	0x40023800
 8003f64:	08006a50 	.word	0x08006a50
 8003f68:	20000000 	.word	0x20000000
 8003f6c:	2000000c 	.word	0x2000000c

08003f70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f74:	b094      	sub	sp, #80	; 0x50
 8003f76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	647b      	str	r3, [r7, #68]	; 0x44
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f80:	2300      	movs	r3, #0
 8003f82:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003f84:	2300      	movs	r3, #0
 8003f86:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f88:	4b79      	ldr	r3, [pc, #484]	; (8004170 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f8a:	689b      	ldr	r3, [r3, #8]
 8003f8c:	f003 030c 	and.w	r3, r3, #12
 8003f90:	2b08      	cmp	r3, #8
 8003f92:	d00d      	beq.n	8003fb0 <HAL_RCC_GetSysClockFreq+0x40>
 8003f94:	2b08      	cmp	r3, #8
 8003f96:	f200 80e1 	bhi.w	800415c <HAL_RCC_GetSysClockFreq+0x1ec>
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d002      	beq.n	8003fa4 <HAL_RCC_GetSysClockFreq+0x34>
 8003f9e:	2b04      	cmp	r3, #4
 8003fa0:	d003      	beq.n	8003faa <HAL_RCC_GetSysClockFreq+0x3a>
 8003fa2:	e0db      	b.n	800415c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fa4:	4b73      	ldr	r3, [pc, #460]	; (8004174 <HAL_RCC_GetSysClockFreq+0x204>)
 8003fa6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003fa8:	e0db      	b.n	8004162 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003faa:	4b72      	ldr	r3, [pc, #456]	; (8004174 <HAL_RCC_GetSysClockFreq+0x204>)
 8003fac:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003fae:	e0d8      	b.n	8004162 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fb0:	4b6f      	ldr	r3, [pc, #444]	; (8004170 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003fb8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fba:	4b6d      	ldr	r3, [pc, #436]	; (8004170 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d063      	beq.n	800408e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fc6:	4b6a      	ldr	r3, [pc, #424]	; (8004170 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fc8:	685b      	ldr	r3, [r3, #4]
 8003fca:	099b      	lsrs	r3, r3, #6
 8003fcc:	2200      	movs	r2, #0
 8003fce:	63bb      	str	r3, [r7, #56]	; 0x38
 8003fd0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003fd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003fd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fd8:	633b      	str	r3, [r7, #48]	; 0x30
 8003fda:	2300      	movs	r3, #0
 8003fdc:	637b      	str	r3, [r7, #52]	; 0x34
 8003fde:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003fe2:	4622      	mov	r2, r4
 8003fe4:	462b      	mov	r3, r5
 8003fe6:	f04f 0000 	mov.w	r0, #0
 8003fea:	f04f 0100 	mov.w	r1, #0
 8003fee:	0159      	lsls	r1, r3, #5
 8003ff0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ff4:	0150      	lsls	r0, r2, #5
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	460b      	mov	r3, r1
 8003ffa:	4621      	mov	r1, r4
 8003ffc:	1a51      	subs	r1, r2, r1
 8003ffe:	6139      	str	r1, [r7, #16]
 8004000:	4629      	mov	r1, r5
 8004002:	eb63 0301 	sbc.w	r3, r3, r1
 8004006:	617b      	str	r3, [r7, #20]
 8004008:	f04f 0200 	mov.w	r2, #0
 800400c:	f04f 0300 	mov.w	r3, #0
 8004010:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004014:	4659      	mov	r1, fp
 8004016:	018b      	lsls	r3, r1, #6
 8004018:	4651      	mov	r1, sl
 800401a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800401e:	4651      	mov	r1, sl
 8004020:	018a      	lsls	r2, r1, #6
 8004022:	4651      	mov	r1, sl
 8004024:	ebb2 0801 	subs.w	r8, r2, r1
 8004028:	4659      	mov	r1, fp
 800402a:	eb63 0901 	sbc.w	r9, r3, r1
 800402e:	f04f 0200 	mov.w	r2, #0
 8004032:	f04f 0300 	mov.w	r3, #0
 8004036:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800403a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800403e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004042:	4690      	mov	r8, r2
 8004044:	4699      	mov	r9, r3
 8004046:	4623      	mov	r3, r4
 8004048:	eb18 0303 	adds.w	r3, r8, r3
 800404c:	60bb      	str	r3, [r7, #8]
 800404e:	462b      	mov	r3, r5
 8004050:	eb49 0303 	adc.w	r3, r9, r3
 8004054:	60fb      	str	r3, [r7, #12]
 8004056:	f04f 0200 	mov.w	r2, #0
 800405a:	f04f 0300 	mov.w	r3, #0
 800405e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004062:	4629      	mov	r1, r5
 8004064:	028b      	lsls	r3, r1, #10
 8004066:	4621      	mov	r1, r4
 8004068:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800406c:	4621      	mov	r1, r4
 800406e:	028a      	lsls	r2, r1, #10
 8004070:	4610      	mov	r0, r2
 8004072:	4619      	mov	r1, r3
 8004074:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004076:	2200      	movs	r2, #0
 8004078:	62bb      	str	r3, [r7, #40]	; 0x28
 800407a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800407c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004080:	f7fc f906 	bl	8000290 <__aeabi_uldivmod>
 8004084:	4602      	mov	r2, r0
 8004086:	460b      	mov	r3, r1
 8004088:	4613      	mov	r3, r2
 800408a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800408c:	e058      	b.n	8004140 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800408e:	4b38      	ldr	r3, [pc, #224]	; (8004170 <HAL_RCC_GetSysClockFreq+0x200>)
 8004090:	685b      	ldr	r3, [r3, #4]
 8004092:	099b      	lsrs	r3, r3, #6
 8004094:	2200      	movs	r2, #0
 8004096:	4618      	mov	r0, r3
 8004098:	4611      	mov	r1, r2
 800409a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800409e:	623b      	str	r3, [r7, #32]
 80040a0:	2300      	movs	r3, #0
 80040a2:	627b      	str	r3, [r7, #36]	; 0x24
 80040a4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80040a8:	4642      	mov	r2, r8
 80040aa:	464b      	mov	r3, r9
 80040ac:	f04f 0000 	mov.w	r0, #0
 80040b0:	f04f 0100 	mov.w	r1, #0
 80040b4:	0159      	lsls	r1, r3, #5
 80040b6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040ba:	0150      	lsls	r0, r2, #5
 80040bc:	4602      	mov	r2, r0
 80040be:	460b      	mov	r3, r1
 80040c0:	4641      	mov	r1, r8
 80040c2:	ebb2 0a01 	subs.w	sl, r2, r1
 80040c6:	4649      	mov	r1, r9
 80040c8:	eb63 0b01 	sbc.w	fp, r3, r1
 80040cc:	f04f 0200 	mov.w	r2, #0
 80040d0:	f04f 0300 	mov.w	r3, #0
 80040d4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80040d8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80040dc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80040e0:	ebb2 040a 	subs.w	r4, r2, sl
 80040e4:	eb63 050b 	sbc.w	r5, r3, fp
 80040e8:	f04f 0200 	mov.w	r2, #0
 80040ec:	f04f 0300 	mov.w	r3, #0
 80040f0:	00eb      	lsls	r3, r5, #3
 80040f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040f6:	00e2      	lsls	r2, r4, #3
 80040f8:	4614      	mov	r4, r2
 80040fa:	461d      	mov	r5, r3
 80040fc:	4643      	mov	r3, r8
 80040fe:	18e3      	adds	r3, r4, r3
 8004100:	603b      	str	r3, [r7, #0]
 8004102:	464b      	mov	r3, r9
 8004104:	eb45 0303 	adc.w	r3, r5, r3
 8004108:	607b      	str	r3, [r7, #4]
 800410a:	f04f 0200 	mov.w	r2, #0
 800410e:	f04f 0300 	mov.w	r3, #0
 8004112:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004116:	4629      	mov	r1, r5
 8004118:	028b      	lsls	r3, r1, #10
 800411a:	4621      	mov	r1, r4
 800411c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004120:	4621      	mov	r1, r4
 8004122:	028a      	lsls	r2, r1, #10
 8004124:	4610      	mov	r0, r2
 8004126:	4619      	mov	r1, r3
 8004128:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800412a:	2200      	movs	r2, #0
 800412c:	61bb      	str	r3, [r7, #24]
 800412e:	61fa      	str	r2, [r7, #28]
 8004130:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004134:	f7fc f8ac 	bl	8000290 <__aeabi_uldivmod>
 8004138:	4602      	mov	r2, r0
 800413a:	460b      	mov	r3, r1
 800413c:	4613      	mov	r3, r2
 800413e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004140:	4b0b      	ldr	r3, [pc, #44]	; (8004170 <HAL_RCC_GetSysClockFreq+0x200>)
 8004142:	685b      	ldr	r3, [r3, #4]
 8004144:	0c1b      	lsrs	r3, r3, #16
 8004146:	f003 0303 	and.w	r3, r3, #3
 800414a:	3301      	adds	r3, #1
 800414c:	005b      	lsls	r3, r3, #1
 800414e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004150:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004152:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004154:	fbb2 f3f3 	udiv	r3, r2, r3
 8004158:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800415a:	e002      	b.n	8004162 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800415c:	4b05      	ldr	r3, [pc, #20]	; (8004174 <HAL_RCC_GetSysClockFreq+0x204>)
 800415e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004160:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004162:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004164:	4618      	mov	r0, r3
 8004166:	3750      	adds	r7, #80	; 0x50
 8004168:	46bd      	mov	sp, r7
 800416a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800416e:	bf00      	nop
 8004170:	40023800 	.word	0x40023800
 8004174:	00f42400 	.word	0x00f42400

08004178 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004178:	b480      	push	{r7}
 800417a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800417c:	4b03      	ldr	r3, [pc, #12]	; (800418c <HAL_RCC_GetHCLKFreq+0x14>)
 800417e:	681b      	ldr	r3, [r3, #0]
}
 8004180:	4618      	mov	r0, r3
 8004182:	46bd      	mov	sp, r7
 8004184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004188:	4770      	bx	lr
 800418a:	bf00      	nop
 800418c:	20000000 	.word	0x20000000

08004190 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004194:	f7ff fff0 	bl	8004178 <HAL_RCC_GetHCLKFreq>
 8004198:	4602      	mov	r2, r0
 800419a:	4b05      	ldr	r3, [pc, #20]	; (80041b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	0a9b      	lsrs	r3, r3, #10
 80041a0:	f003 0307 	and.w	r3, r3, #7
 80041a4:	4903      	ldr	r1, [pc, #12]	; (80041b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041a6:	5ccb      	ldrb	r3, [r1, r3]
 80041a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	bd80      	pop	{r7, pc}
 80041b0:	40023800 	.word	0x40023800
 80041b4:	08006a60 	.word	0x08006a60

080041b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80041bc:	f7ff ffdc 	bl	8004178 <HAL_RCC_GetHCLKFreq>
 80041c0:	4602      	mov	r2, r0
 80041c2:	4b05      	ldr	r3, [pc, #20]	; (80041d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041c4:	689b      	ldr	r3, [r3, #8]
 80041c6:	0b5b      	lsrs	r3, r3, #13
 80041c8:	f003 0307 	and.w	r3, r3, #7
 80041cc:	4903      	ldr	r1, [pc, #12]	; (80041dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80041ce:	5ccb      	ldrb	r3, [r1, r3]
 80041d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	40023800 	.word	0x40023800
 80041dc:	08006a60 	.word	0x08006a60

080041e0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b082      	sub	sp, #8
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d101      	bne.n	80041f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80041ee:	2301      	movs	r3, #1
 80041f0:	e07b      	b.n	80042ea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d108      	bne.n	800420c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	685b      	ldr	r3, [r3, #4]
 80041fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004202:	d009      	beq.n	8004218 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2200      	movs	r2, #0
 8004208:	61da      	str	r2, [r3, #28]
 800420a:	e005      	b.n	8004218 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2200      	movs	r2, #0
 8004210:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2200      	movs	r2, #0
 800421c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004224:	b2db      	uxtb	r3, r3
 8004226:	2b00      	cmp	r3, #0
 8004228:	d106      	bne.n	8004238 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	2200      	movs	r2, #0
 800422e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f7fe f984 	bl	8002540 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2202      	movs	r2, #2
 800423c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	681a      	ldr	r2, [r3, #0]
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800424e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	685b      	ldr	r3, [r3, #4]
 8004254:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	689b      	ldr	r3, [r3, #8]
 800425c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004260:	431a      	orrs	r2, r3
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	68db      	ldr	r3, [r3, #12]
 8004266:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800426a:	431a      	orrs	r2, r3
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	691b      	ldr	r3, [r3, #16]
 8004270:	f003 0302 	and.w	r3, r3, #2
 8004274:	431a      	orrs	r2, r3
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	695b      	ldr	r3, [r3, #20]
 800427a:	f003 0301 	and.w	r3, r3, #1
 800427e:	431a      	orrs	r2, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	699b      	ldr	r3, [r3, #24]
 8004284:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004288:	431a      	orrs	r2, r3
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	69db      	ldr	r3, [r3, #28]
 800428e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004292:	431a      	orrs	r2, r3
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6a1b      	ldr	r3, [r3, #32]
 8004298:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800429c:	ea42 0103 	orr.w	r1, r2, r3
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042a4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	430a      	orrs	r2, r1
 80042ae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	699b      	ldr	r3, [r3, #24]
 80042b4:	0c1b      	lsrs	r3, r3, #16
 80042b6:	f003 0104 	and.w	r1, r3, #4
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042be:	f003 0210 	and.w	r2, r3, #16
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	430a      	orrs	r2, r1
 80042c8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	69da      	ldr	r2, [r3, #28]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042d8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2200      	movs	r2, #0
 80042de:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80042e8:	2300      	movs	r3, #0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3708      	adds	r7, #8
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}

080042f2 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b084      	sub	sp, #16
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	60f8      	str	r0, [r7, #12]
 80042fa:	60b9      	str	r1, [r7, #8]
 80042fc:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	2b00      	cmp	r3, #0
 8004302:	d101      	bne.n	8004308 <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	e038      	b.n	800437a <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 800430e:	b2db      	uxtb	r3, r3
 8004310:	2b00      	cmp	r3, #0
 8004312:	d106      	bne.n	8004322 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800431c:	68f8      	ldr	r0, [r7, #12]
 800431e:	f7fe fa85 	bl	800282c <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681a      	ldr	r2, [r3, #0]
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	3308      	adds	r3, #8
 800432a:	4619      	mov	r1, r3
 800432c:	4610      	mov	r0, r2
 800432e:	f001 f83b 	bl	80053a8 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6818      	ldr	r0, [r3, #0]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	689b      	ldr	r3, [r3, #8]
 800433a:	461a      	mov	r2, r3
 800433c:	68b9      	ldr	r1, [r7, #8]
 800433e:	f001 f89d 	bl	800547c <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	6858      	ldr	r0, [r3, #4]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	689a      	ldr	r2, [r3, #8]
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800434e:	6879      	ldr	r1, [r7, #4]
 8004350:	f001 f8ca 	bl	80054e8 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	68fa      	ldr	r2, [r7, #12]
 800435a:	6892      	ldr	r2, [r2, #8]
 800435c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	68fa      	ldr	r2, [r7, #12]
 8004366:	6892      	ldr	r2, [r2, #8]
 8004368:	f041 0101 	orr.w	r1, r1, #1
 800436c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49

  return HAL_OK;
 8004378:	2300      	movs	r3, #0
}
 800437a:	4618      	mov	r0, r3
 800437c:	3710      	adds	r7, #16
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}

08004382 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004382:	b580      	push	{r7, lr}
 8004384:	b082      	sub	sp, #8
 8004386:	af00      	add	r7, sp, #0
 8004388:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d101      	bne.n	8004394 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e03f      	b.n	8004414 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800439a:	b2db      	uxtb	r3, r3
 800439c:	2b00      	cmp	r3, #0
 800439e:	d106      	bne.n	80043ae <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	f7fe f967 	bl	800267c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2224      	movs	r2, #36	; 0x24
 80043b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68da      	ldr	r2, [r3, #12]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043c4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f000 fd7a 	bl	8004ec0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	691a      	ldr	r2, [r3, #16]
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80043da:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	695a      	ldr	r2, [r3, #20]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80043ea:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	68da      	ldr	r2, [r3, #12]
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80043fa:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2220      	movs	r2, #32
 8004406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2220      	movs	r2, #32
 800440e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004412:	2300      	movs	r3, #0
}
 8004414:	4618      	mov	r0, r3
 8004416:	3708      	adds	r7, #8
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}

0800441c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b08a      	sub	sp, #40	; 0x28
 8004420:	af02      	add	r7, sp, #8
 8004422:	60f8      	str	r0, [r7, #12]
 8004424:	60b9      	str	r1, [r7, #8]
 8004426:	603b      	str	r3, [r7, #0]
 8004428:	4613      	mov	r3, r2
 800442a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800442c:	2300      	movs	r3, #0
 800442e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004436:	b2db      	uxtb	r3, r3
 8004438:	2b20      	cmp	r3, #32
 800443a:	d17c      	bne.n	8004536 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d002      	beq.n	8004448 <HAL_UART_Transmit+0x2c>
 8004442:	88fb      	ldrh	r3, [r7, #6]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d101      	bne.n	800444c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e075      	b.n	8004538 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004452:	2b01      	cmp	r3, #1
 8004454:	d101      	bne.n	800445a <HAL_UART_Transmit+0x3e>
 8004456:	2302      	movs	r3, #2
 8004458:	e06e      	b.n	8004538 <HAL_UART_Transmit+0x11c>
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2201      	movs	r2, #1
 800445e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	2200      	movs	r2, #0
 8004466:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	2221      	movs	r2, #33	; 0x21
 800446c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004470:	f7fe fd52 	bl	8002f18 <HAL_GetTick>
 8004474:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	88fa      	ldrh	r2, [r7, #6]
 800447a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	88fa      	ldrh	r2, [r7, #6]
 8004480:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	689b      	ldr	r3, [r3, #8]
 8004486:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800448a:	d108      	bne.n	800449e <HAL_UART_Transmit+0x82>
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	691b      	ldr	r3, [r3, #16]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d104      	bne.n	800449e <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004494:	2300      	movs	r3, #0
 8004496:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004498:	68bb      	ldr	r3, [r7, #8]
 800449a:	61bb      	str	r3, [r7, #24]
 800449c:	e003      	b.n	80044a6 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80044a2:	2300      	movs	r3, #0
 80044a4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2200      	movs	r2, #0
 80044aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80044ae:	e02a      	b.n	8004506 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	9300      	str	r3, [sp, #0]
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	2200      	movs	r2, #0
 80044b8:	2180      	movs	r1, #128	; 0x80
 80044ba:	68f8      	ldr	r0, [r7, #12]
 80044bc:	f000 faf8 	bl	8004ab0 <UART_WaitOnFlagUntilTimeout>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d001      	beq.n	80044ca <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e036      	b.n	8004538 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d10b      	bne.n	80044e8 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80044d0:	69bb      	ldr	r3, [r7, #24]
 80044d2:	881b      	ldrh	r3, [r3, #0]
 80044d4:	461a      	mov	r2, r3
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044de:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	3302      	adds	r3, #2
 80044e4:	61bb      	str	r3, [r7, #24]
 80044e6:	e007      	b.n	80044f8 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80044e8:	69fb      	ldr	r3, [r7, #28]
 80044ea:	781a      	ldrb	r2, [r3, #0]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	3301      	adds	r3, #1
 80044f6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044fc:	b29b      	uxth	r3, r3
 80044fe:	3b01      	subs	r3, #1
 8004500:	b29a      	uxth	r2, r3
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800450a:	b29b      	uxth	r3, r3
 800450c:	2b00      	cmp	r3, #0
 800450e:	d1cf      	bne.n	80044b0 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	9300      	str	r3, [sp, #0]
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	2200      	movs	r2, #0
 8004518:	2140      	movs	r1, #64	; 0x40
 800451a:	68f8      	ldr	r0, [r7, #12]
 800451c:	f000 fac8 	bl	8004ab0 <UART_WaitOnFlagUntilTimeout>
 8004520:	4603      	mov	r3, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	d001      	beq.n	800452a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004526:	2303      	movs	r3, #3
 8004528:	e006      	b.n	8004538 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2220      	movs	r2, #32
 800452e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004532:	2300      	movs	r3, #0
 8004534:	e000      	b.n	8004538 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004536:	2302      	movs	r3, #2
  }
}
 8004538:	4618      	mov	r0, r3
 800453a:	3720      	adds	r7, #32
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}

08004540 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b0ba      	sub	sp, #232	; 0xe8
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	68db      	ldr	r3, [r3, #12]
 8004558:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	695b      	ldr	r3, [r3, #20]
 8004562:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004566:	2300      	movs	r3, #0
 8004568:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800456c:	2300      	movs	r3, #0
 800456e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004572:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004576:	f003 030f 	and.w	r3, r3, #15
 800457a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800457e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004582:	2b00      	cmp	r3, #0
 8004584:	d10f      	bne.n	80045a6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800458a:	f003 0320 	and.w	r3, r3, #32
 800458e:	2b00      	cmp	r3, #0
 8004590:	d009      	beq.n	80045a6 <HAL_UART_IRQHandler+0x66>
 8004592:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004596:	f003 0320 	and.w	r3, r3, #32
 800459a:	2b00      	cmp	r3, #0
 800459c:	d003      	beq.n	80045a6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f000 fbd3 	bl	8004d4a <UART_Receive_IT>
      return;
 80045a4:	e256      	b.n	8004a54 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80045a6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	f000 80de 	beq.w	800476c <HAL_UART_IRQHandler+0x22c>
 80045b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80045b4:	f003 0301 	and.w	r3, r3, #1
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d106      	bne.n	80045ca <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80045bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045c0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	f000 80d1 	beq.w	800476c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80045ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045ce:	f003 0301 	and.w	r3, r3, #1
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d00b      	beq.n	80045ee <HAL_UART_IRQHandler+0xae>
 80045d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80045da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d005      	beq.n	80045ee <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e6:	f043 0201 	orr.w	r2, r3, #1
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80045ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80045f2:	f003 0304 	and.w	r3, r3, #4
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d00b      	beq.n	8004612 <HAL_UART_IRQHandler+0xd2>
 80045fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	2b00      	cmp	r3, #0
 8004604:	d005      	beq.n	8004612 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460a:	f043 0202 	orr.w	r2, r3, #2
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004612:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004616:	f003 0302 	and.w	r3, r3, #2
 800461a:	2b00      	cmp	r3, #0
 800461c:	d00b      	beq.n	8004636 <HAL_UART_IRQHandler+0xf6>
 800461e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004622:	f003 0301 	and.w	r3, r3, #1
 8004626:	2b00      	cmp	r3, #0
 8004628:	d005      	beq.n	8004636 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800462e:	f043 0204 	orr.w	r2, r3, #4
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004636:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800463a:	f003 0308 	and.w	r3, r3, #8
 800463e:	2b00      	cmp	r3, #0
 8004640:	d011      	beq.n	8004666 <HAL_UART_IRQHandler+0x126>
 8004642:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004646:	f003 0320 	and.w	r3, r3, #32
 800464a:	2b00      	cmp	r3, #0
 800464c:	d105      	bne.n	800465a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800464e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004652:	f003 0301 	and.w	r3, r3, #1
 8004656:	2b00      	cmp	r3, #0
 8004658:	d005      	beq.n	8004666 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800465e:	f043 0208 	orr.w	r2, r3, #8
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800466a:	2b00      	cmp	r3, #0
 800466c:	f000 81ed 	beq.w	8004a4a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004670:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004674:	f003 0320 	and.w	r3, r3, #32
 8004678:	2b00      	cmp	r3, #0
 800467a:	d008      	beq.n	800468e <HAL_UART_IRQHandler+0x14e>
 800467c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004680:	f003 0320 	and.w	r3, r3, #32
 8004684:	2b00      	cmp	r3, #0
 8004686:	d002      	beq.n	800468e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f000 fb5e 	bl	8004d4a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	695b      	ldr	r3, [r3, #20]
 8004694:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004698:	2b40      	cmp	r3, #64	; 0x40
 800469a:	bf0c      	ite	eq
 800469c:	2301      	moveq	r3, #1
 800469e:	2300      	movne	r3, #0
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046aa:	f003 0308 	and.w	r3, r3, #8
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d103      	bne.n	80046ba <HAL_UART_IRQHandler+0x17a>
 80046b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d04f      	beq.n	800475a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f000 fa66 	bl	8004b8c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	695b      	ldr	r3, [r3, #20]
 80046c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046ca:	2b40      	cmp	r3, #64	; 0x40
 80046cc:	d141      	bne.n	8004752 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	3314      	adds	r3, #20
 80046d4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80046dc:	e853 3f00 	ldrex	r3, [r3]
 80046e0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80046e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80046e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80046ec:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	3314      	adds	r3, #20
 80046f6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80046fa:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80046fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004702:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004706:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800470a:	e841 2300 	strex	r3, r2, [r1]
 800470e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004712:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d1d9      	bne.n	80046ce <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800471e:	2b00      	cmp	r3, #0
 8004720:	d013      	beq.n	800474a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004726:	4a7d      	ldr	r2, [pc, #500]	; (800491c <HAL_UART_IRQHandler+0x3dc>)
 8004728:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800472e:	4618      	mov	r0, r3
 8004730:	f7fe fda3 	bl	800327a <HAL_DMA_Abort_IT>
 8004734:	4603      	mov	r3, r0
 8004736:	2b00      	cmp	r3, #0
 8004738:	d016      	beq.n	8004768 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800473e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004740:	687a      	ldr	r2, [r7, #4]
 8004742:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004744:	4610      	mov	r0, r2
 8004746:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004748:	e00e      	b.n	8004768 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800474a:	6878      	ldr	r0, [r7, #4]
 800474c:	f000 f99a 	bl	8004a84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004750:	e00a      	b.n	8004768 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f000 f996 	bl	8004a84 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004758:	e006      	b.n	8004768 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f000 f992 	bl	8004a84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2200      	movs	r2, #0
 8004764:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8004766:	e170      	b.n	8004a4a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004768:	bf00      	nop
    return;
 800476a:	e16e      	b.n	8004a4a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004770:	2b01      	cmp	r3, #1
 8004772:	f040 814a 	bne.w	8004a0a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004776:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800477a:	f003 0310 	and.w	r3, r3, #16
 800477e:	2b00      	cmp	r3, #0
 8004780:	f000 8143 	beq.w	8004a0a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004784:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004788:	f003 0310 	and.w	r3, r3, #16
 800478c:	2b00      	cmp	r3, #0
 800478e:	f000 813c 	beq.w	8004a0a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004792:	2300      	movs	r3, #0
 8004794:	60bb      	str	r3, [r7, #8]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	60bb      	str	r3, [r7, #8]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	60bb      	str	r3, [r7, #8]
 80047a6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	695b      	ldr	r3, [r3, #20]
 80047ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047b2:	2b40      	cmp	r3, #64	; 0x40
 80047b4:	f040 80b4 	bne.w	8004920 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80047c4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	f000 8140 	beq.w	8004a4e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80047d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80047d6:	429a      	cmp	r2, r3
 80047d8:	f080 8139 	bcs.w	8004a4e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80047e2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047e8:	69db      	ldr	r3, [r3, #28]
 80047ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80047ee:	f000 8088 	beq.w	8004902 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	330c      	adds	r3, #12
 80047f8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047fc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004800:	e853 3f00 	ldrex	r3, [r3]
 8004804:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004808:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800480c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004810:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	330c      	adds	r3, #12
 800481a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800481e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004822:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004826:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800482a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800482e:	e841 2300 	strex	r3, r2, [r1]
 8004832:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004836:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800483a:	2b00      	cmp	r3, #0
 800483c:	d1d9      	bne.n	80047f2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	3314      	adds	r3, #20
 8004844:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004846:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004848:	e853 3f00 	ldrex	r3, [r3]
 800484c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800484e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004850:	f023 0301 	bic.w	r3, r3, #1
 8004854:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	3314      	adds	r3, #20
 800485e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004862:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004866:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004868:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800486a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800486e:	e841 2300 	strex	r3, r2, [r1]
 8004872:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004874:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004876:	2b00      	cmp	r3, #0
 8004878:	d1e1      	bne.n	800483e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	3314      	adds	r3, #20
 8004880:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004882:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004884:	e853 3f00 	ldrex	r3, [r3]
 8004888:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800488a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800488c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004890:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	3314      	adds	r3, #20
 800489a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800489e:	66fa      	str	r2, [r7, #108]	; 0x6c
 80048a0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048a2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80048a4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80048a6:	e841 2300 	strex	r3, r2, [r1]
 80048aa:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80048ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	d1e3      	bne.n	800487a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2220      	movs	r2, #32
 80048b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	330c      	adds	r3, #12
 80048c6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048ca:	e853 3f00 	ldrex	r3, [r3]
 80048ce:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80048d0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80048d2:	f023 0310 	bic.w	r3, r3, #16
 80048d6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	330c      	adds	r3, #12
 80048e0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80048e4:	65ba      	str	r2, [r7, #88]	; 0x58
 80048e6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048e8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80048ea:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80048ec:	e841 2300 	strex	r3, r2, [r1]
 80048f0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80048f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d1e3      	bne.n	80048c0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048fc:	4618      	mov	r0, r3
 80048fe:	f7fe fc4c 	bl	800319a <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800490a:	b29b      	uxth	r3, r3
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	b29b      	uxth	r3, r3
 8004910:	4619      	mov	r1, r3
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	f000 f8c0 	bl	8004a98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004918:	e099      	b.n	8004a4e <HAL_UART_IRQHandler+0x50e>
 800491a:	bf00      	nop
 800491c:	08004c53 	.word	0x08004c53
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004928:	b29b      	uxth	r3, r3
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004934:	b29b      	uxth	r3, r3
 8004936:	2b00      	cmp	r3, #0
 8004938:	f000 808b 	beq.w	8004a52 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800493c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004940:	2b00      	cmp	r3, #0
 8004942:	f000 8086 	beq.w	8004a52 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	330c      	adds	r3, #12
 800494c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800494e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004950:	e853 3f00 	ldrex	r3, [r3]
 8004954:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004956:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004958:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800495c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	330c      	adds	r3, #12
 8004966:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800496a:	647a      	str	r2, [r7, #68]	; 0x44
 800496c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800496e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004970:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004972:	e841 2300 	strex	r3, r2, [r1]
 8004976:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004978:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800497a:	2b00      	cmp	r3, #0
 800497c:	d1e3      	bne.n	8004946 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	3314      	adds	r3, #20
 8004984:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004986:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004988:	e853 3f00 	ldrex	r3, [r3]
 800498c:	623b      	str	r3, [r7, #32]
   return(result);
 800498e:	6a3b      	ldr	r3, [r7, #32]
 8004990:	f023 0301 	bic.w	r3, r3, #1
 8004994:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	3314      	adds	r3, #20
 800499e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80049a2:	633a      	str	r2, [r7, #48]	; 0x30
 80049a4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049a6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80049a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049aa:	e841 2300 	strex	r3, r2, [r1]
 80049ae:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80049b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d1e3      	bne.n	800497e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2220      	movs	r2, #32
 80049ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	330c      	adds	r3, #12
 80049ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	e853 3f00 	ldrex	r3, [r3]
 80049d2:	60fb      	str	r3, [r7, #12]
   return(result);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f023 0310 	bic.w	r3, r3, #16
 80049da:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	330c      	adds	r3, #12
 80049e4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80049e8:	61fa      	str	r2, [r7, #28]
 80049ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049ec:	69b9      	ldr	r1, [r7, #24]
 80049ee:	69fa      	ldr	r2, [r7, #28]
 80049f0:	e841 2300 	strex	r3, r2, [r1]
 80049f4:	617b      	str	r3, [r7, #20]
   return(result);
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d1e3      	bne.n	80049c4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80049fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004a00:	4619      	mov	r1, r3
 8004a02:	6878      	ldr	r0, [r7, #4]
 8004a04:	f000 f848 	bl	8004a98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004a08:	e023      	b.n	8004a52 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004a0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d009      	beq.n	8004a2a <HAL_UART_IRQHandler+0x4ea>
 8004a16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d003      	beq.n	8004a2a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f000 f929 	bl	8004c7a <UART_Transmit_IT>
    return;
 8004a28:	e014      	b.n	8004a54 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004a2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004a2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d00e      	beq.n	8004a54 <HAL_UART_IRQHandler+0x514>
 8004a36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004a3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d008      	beq.n	8004a54 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004a42:	6878      	ldr	r0, [r7, #4]
 8004a44:	f000 f969 	bl	8004d1a <UART_EndTransmit_IT>
    return;
 8004a48:	e004      	b.n	8004a54 <HAL_UART_IRQHandler+0x514>
    return;
 8004a4a:	bf00      	nop
 8004a4c:	e002      	b.n	8004a54 <HAL_UART_IRQHandler+0x514>
      return;
 8004a4e:	bf00      	nop
 8004a50:	e000      	b.n	8004a54 <HAL_UART_IRQHandler+0x514>
      return;
 8004a52:	bf00      	nop
  }
}
 8004a54:	37e8      	adds	r7, #232	; 0xe8
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop

08004a5c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004a64:	bf00      	nop
 8004a66:	370c      	adds	r7, #12
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr

08004a70 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b083      	sub	sp, #12
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004a78:	bf00      	nop
 8004a7a:	370c      	adds	r7, #12
 8004a7c:	46bd      	mov	sp, r7
 8004a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a82:	4770      	bx	lr

08004a84 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004a84:	b480      	push	{r7}
 8004a86:	b083      	sub	sp, #12
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004a8c:	bf00      	nop
 8004a8e:	370c      	adds	r7, #12
 8004a90:	46bd      	mov	sp, r7
 8004a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a96:	4770      	bx	lr

08004a98 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	6078      	str	r0, [r7, #4]
 8004aa0:	460b      	mov	r3, r1
 8004aa2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004aa4:	bf00      	nop
 8004aa6:	370c      	adds	r7, #12
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aae:	4770      	bx	lr

08004ab0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	b090      	sub	sp, #64	; 0x40
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	60f8      	str	r0, [r7, #12]
 8004ab8:	60b9      	str	r1, [r7, #8]
 8004aba:	603b      	str	r3, [r7, #0]
 8004abc:	4613      	mov	r3, r2
 8004abe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ac0:	e050      	b.n	8004b64 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ac2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ac8:	d04c      	beq.n	8004b64 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004aca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d007      	beq.n	8004ae0 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ad0:	f7fe fa22 	bl	8002f18 <HAL_GetTick>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	1ad3      	subs	r3, r2, r3
 8004ada:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004adc:	429a      	cmp	r2, r3
 8004ade:	d241      	bcs.n	8004b64 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	330c      	adds	r3, #12
 8004ae6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aea:	e853 3f00 	ldrex	r3, [r3]
 8004aee:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004af6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	330c      	adds	r3, #12
 8004afe:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004b00:	637a      	str	r2, [r7, #52]	; 0x34
 8004b02:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b04:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004b06:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004b08:	e841 2300 	strex	r3, r2, [r1]
 8004b0c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004b0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d1e5      	bne.n	8004ae0 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	3314      	adds	r3, #20
 8004b1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	e853 3f00 	ldrex	r3, [r3]
 8004b22:	613b      	str	r3, [r7, #16]
   return(result);
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	f023 0301 	bic.w	r3, r3, #1
 8004b2a:	63bb      	str	r3, [r7, #56]	; 0x38
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	3314      	adds	r3, #20
 8004b32:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004b34:	623a      	str	r2, [r7, #32]
 8004b36:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b38:	69f9      	ldr	r1, [r7, #28]
 8004b3a:	6a3a      	ldr	r2, [r7, #32]
 8004b3c:	e841 2300 	strex	r3, r2, [r1]
 8004b40:	61bb      	str	r3, [r7, #24]
   return(result);
 8004b42:	69bb      	ldr	r3, [r7, #24]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d1e5      	bne.n	8004b14 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	2220      	movs	r2, #32
 8004b4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2220      	movs	r2, #32
 8004b54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004b60:	2303      	movs	r3, #3
 8004b62:	e00f      	b.n	8004b84 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	4013      	ands	r3, r2
 8004b6e:	68ba      	ldr	r2, [r7, #8]
 8004b70:	429a      	cmp	r2, r3
 8004b72:	bf0c      	ite	eq
 8004b74:	2301      	moveq	r3, #1
 8004b76:	2300      	movne	r3, #0
 8004b78:	b2db      	uxtb	r3, r3
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	79fb      	ldrb	r3, [r7, #7]
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d09f      	beq.n	8004ac2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004b82:	2300      	movs	r3, #0
}
 8004b84:	4618      	mov	r0, r3
 8004b86:	3740      	adds	r7, #64	; 0x40
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}

08004b8c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b095      	sub	sp, #84	; 0x54
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	330c      	adds	r3, #12
 8004b9a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b9e:	e853 3f00 	ldrex	r3, [r3]
 8004ba2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004ba4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ba6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004baa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	330c      	adds	r3, #12
 8004bb2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004bb4:	643a      	str	r2, [r7, #64]	; 0x40
 8004bb6:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bb8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004bba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004bbc:	e841 2300 	strex	r3, r2, [r1]
 8004bc0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d1e5      	bne.n	8004b94 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	3314      	adds	r3, #20
 8004bce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bd0:	6a3b      	ldr	r3, [r7, #32]
 8004bd2:	e853 3f00 	ldrex	r3, [r3]
 8004bd6:	61fb      	str	r3, [r7, #28]
   return(result);
 8004bd8:	69fb      	ldr	r3, [r7, #28]
 8004bda:	f023 0301 	bic.w	r3, r3, #1
 8004bde:	64bb      	str	r3, [r7, #72]	; 0x48
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	3314      	adds	r3, #20
 8004be6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004be8:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004bea:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bec:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004bee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004bf0:	e841 2300 	strex	r3, r2, [r1]
 8004bf4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d1e5      	bne.n	8004bc8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d119      	bne.n	8004c38 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	330c      	adds	r3, #12
 8004c0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	e853 3f00 	ldrex	r3, [r3]
 8004c12:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	f023 0310 	bic.w	r3, r3, #16
 8004c1a:	647b      	str	r3, [r7, #68]	; 0x44
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	330c      	adds	r3, #12
 8004c22:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004c24:	61ba      	str	r2, [r7, #24]
 8004c26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c28:	6979      	ldr	r1, [r7, #20]
 8004c2a:	69ba      	ldr	r2, [r7, #24]
 8004c2c:	e841 2300 	strex	r3, r2, [r1]
 8004c30:	613b      	str	r3, [r7, #16]
   return(result);
 8004c32:	693b      	ldr	r3, [r7, #16]
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d1e5      	bne.n	8004c04 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2220      	movs	r2, #32
 8004c3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2200      	movs	r2, #0
 8004c44:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004c46:	bf00      	nop
 8004c48:	3754      	adds	r7, #84	; 0x54
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c50:	4770      	bx	lr

08004c52 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c52:	b580      	push	{r7, lr}
 8004c54:	b084      	sub	sp, #16
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c5e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	2200      	movs	r2, #0
 8004c64:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004c6c:	68f8      	ldr	r0, [r7, #12]
 8004c6e:	f7ff ff09 	bl	8004a84 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004c72:	bf00      	nop
 8004c74:	3710      	adds	r7, #16
 8004c76:	46bd      	mov	sp, r7
 8004c78:	bd80      	pop	{r7, pc}

08004c7a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004c7a:	b480      	push	{r7}
 8004c7c:	b085      	sub	sp, #20
 8004c7e:	af00      	add	r7, sp, #0
 8004c80:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c88:	b2db      	uxtb	r3, r3
 8004c8a:	2b21      	cmp	r3, #33	; 0x21
 8004c8c:	d13e      	bne.n	8004d0c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	689b      	ldr	r3, [r3, #8]
 8004c92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c96:	d114      	bne.n	8004cc2 <UART_Transmit_IT+0x48>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	691b      	ldr	r3, [r3, #16]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d110      	bne.n	8004cc2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6a1b      	ldr	r3, [r3, #32]
 8004ca4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	881b      	ldrh	r3, [r3, #0]
 8004caa:	461a      	mov	r2, r3
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cb4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6a1b      	ldr	r3, [r3, #32]
 8004cba:	1c9a      	adds	r2, r3, #2
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	621a      	str	r2, [r3, #32]
 8004cc0:	e008      	b.n	8004cd4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6a1b      	ldr	r3, [r3, #32]
 8004cc6:	1c59      	adds	r1, r3, #1
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	6211      	str	r1, [r2, #32]
 8004ccc:	781a      	ldrb	r2, [r3, #0]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004cd8:	b29b      	uxth	r3, r3
 8004cda:	3b01      	subs	r3, #1
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	687a      	ldr	r2, [r7, #4]
 8004ce0:	4619      	mov	r1, r3
 8004ce2:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d10f      	bne.n	8004d08 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	68da      	ldr	r2, [r3, #12]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004cf6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	68da      	ldr	r2, [r3, #12]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d06:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	e000      	b.n	8004d0e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004d0c:	2302      	movs	r3, #2
  }
}
 8004d0e:	4618      	mov	r0, r3
 8004d10:	3714      	adds	r7, #20
 8004d12:	46bd      	mov	sp, r7
 8004d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d18:	4770      	bx	lr

08004d1a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d1a:	b580      	push	{r7, lr}
 8004d1c:	b082      	sub	sp, #8
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	68da      	ldr	r2, [r3, #12]
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d30:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	2220      	movs	r2, #32
 8004d36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004d3a:	6878      	ldr	r0, [r7, #4]
 8004d3c:	f7ff fe8e 	bl	8004a5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004d40:	2300      	movs	r3, #0
}
 8004d42:	4618      	mov	r0, r3
 8004d44:	3708      	adds	r7, #8
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}

08004d4a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004d4a:	b580      	push	{r7, lr}
 8004d4c:	b08c      	sub	sp, #48	; 0x30
 8004d4e:	af00      	add	r7, sp, #0
 8004d50:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004d58:	b2db      	uxtb	r3, r3
 8004d5a:	2b22      	cmp	r3, #34	; 0x22
 8004d5c:	f040 80ab 	bne.w	8004eb6 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	689b      	ldr	r3, [r3, #8]
 8004d64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d68:	d117      	bne.n	8004d9a <UART_Receive_IT+0x50>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	691b      	ldr	r3, [r3, #16]
 8004d6e:	2b00      	cmp	r3, #0
 8004d70:	d113      	bne.n	8004d9a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004d72:	2300      	movs	r3, #0
 8004d74:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d7a:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	685b      	ldr	r3, [r3, #4]
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d88:	b29a      	uxth	r2, r3
 8004d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d8c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d92:	1c9a      	adds	r2, r3, #2
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	629a      	str	r2, [r3, #40]	; 0x28
 8004d98:	e026      	b.n	8004de8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d9e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004da0:	2300      	movs	r3, #0
 8004da2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dac:	d007      	beq.n	8004dbe <UART_Receive_IT+0x74>
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	689b      	ldr	r3, [r3, #8]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d10a      	bne.n	8004dcc <UART_Receive_IT+0x82>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	691b      	ldr	r3, [r3, #16]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d106      	bne.n	8004dcc <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	b2da      	uxtb	r2, r3
 8004dc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004dc8:	701a      	strb	r2, [r3, #0]
 8004dca:	e008      	b.n	8004dde <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	b2db      	uxtb	r3, r3
 8004dd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004dd8:	b2da      	uxtb	r2, r3
 8004dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ddc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004de2:	1c5a      	adds	r2, r3, #1
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	3b01      	subs	r3, #1
 8004df0:	b29b      	uxth	r3, r3
 8004df2:	687a      	ldr	r2, [r7, #4]
 8004df4:	4619      	mov	r1, r3
 8004df6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d15a      	bne.n	8004eb2 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	68da      	ldr	r2, [r3, #12]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f022 0220 	bic.w	r2, r2, #32
 8004e0a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	68da      	ldr	r2, [r3, #12]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004e1a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	695a      	ldr	r2, [r3, #20]
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	f022 0201 	bic.w	r2, r2, #1
 8004e2a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2220      	movs	r2, #32
 8004e30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	d135      	bne.n	8004ea8 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	330c      	adds	r3, #12
 8004e48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	e853 3f00 	ldrex	r3, [r3]
 8004e50:	613b      	str	r3, [r7, #16]
   return(result);
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	f023 0310 	bic.w	r3, r3, #16
 8004e58:	627b      	str	r3, [r7, #36]	; 0x24
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	330c      	adds	r3, #12
 8004e60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e62:	623a      	str	r2, [r7, #32]
 8004e64:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e66:	69f9      	ldr	r1, [r7, #28]
 8004e68:	6a3a      	ldr	r2, [r7, #32]
 8004e6a:	e841 2300 	strex	r3, r2, [r1]
 8004e6e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004e70:	69bb      	ldr	r3, [r7, #24]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d1e5      	bne.n	8004e42 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f003 0310 	and.w	r3, r3, #16
 8004e80:	2b10      	cmp	r3, #16
 8004e82:	d10a      	bne.n	8004e9a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004e84:	2300      	movs	r3, #0
 8004e86:	60fb      	str	r3, [r7, #12]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	60fb      	str	r3, [r7, #12]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	60fb      	str	r3, [r7, #12]
 8004e98:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004e9e:	4619      	mov	r1, r3
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f7ff fdf9 	bl	8004a98 <HAL_UARTEx_RxEventCallback>
 8004ea6:	e002      	b.n	8004eae <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004ea8:	6878      	ldr	r0, [r7, #4]
 8004eaa:	f7ff fde1 	bl	8004a70 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004eae:	2300      	movs	r3, #0
 8004eb0:	e002      	b.n	8004eb8 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	e000      	b.n	8004eb8 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004eb6:	2302      	movs	r3, #2
  }
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3730      	adds	r7, #48	; 0x30
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}

08004ec0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ec0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ec4:	b0c0      	sub	sp, #256	; 0x100
 8004ec6:	af00      	add	r7, sp, #0
 8004ec8:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	691b      	ldr	r3, [r3, #16]
 8004ed4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004edc:	68d9      	ldr	r1, [r3, #12]
 8004ede:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ee2:	681a      	ldr	r2, [r3, #0]
 8004ee4:	ea40 0301 	orr.w	r3, r0, r1
 8004ee8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004eea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004eee:	689a      	ldr	r2, [r3, #8]
 8004ef0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	431a      	orrs	r2, r3
 8004ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004efc:	695b      	ldr	r3, [r3, #20]
 8004efe:	431a      	orrs	r2, r3
 8004f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f04:	69db      	ldr	r3, [r3, #28]
 8004f06:	4313      	orrs	r3, r2
 8004f08:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	68db      	ldr	r3, [r3, #12]
 8004f14:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004f18:	f021 010c 	bic.w	r1, r1, #12
 8004f1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004f26:	430b      	orrs	r3, r1
 8004f28:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	695b      	ldr	r3, [r3, #20]
 8004f32:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004f36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f3a:	6999      	ldr	r1, [r3, #24]
 8004f3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f40:	681a      	ldr	r2, [r3, #0]
 8004f42:	ea40 0301 	orr.w	r3, r0, r1
 8004f46:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	4b8f      	ldr	r3, [pc, #572]	; (800518c <UART_SetConfig+0x2cc>)
 8004f50:	429a      	cmp	r2, r3
 8004f52:	d005      	beq.n	8004f60 <UART_SetConfig+0xa0>
 8004f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	4b8d      	ldr	r3, [pc, #564]	; (8005190 <UART_SetConfig+0x2d0>)
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d104      	bne.n	8004f6a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004f60:	f7ff f92a 	bl	80041b8 <HAL_RCC_GetPCLK2Freq>
 8004f64:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004f68:	e003      	b.n	8004f72 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004f6a:	f7ff f911 	bl	8004190 <HAL_RCC_GetPCLK1Freq>
 8004f6e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f76:	69db      	ldr	r3, [r3, #28]
 8004f78:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f7c:	f040 810c 	bne.w	8005198 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004f80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f84:	2200      	movs	r2, #0
 8004f86:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004f8a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004f8e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004f92:	4622      	mov	r2, r4
 8004f94:	462b      	mov	r3, r5
 8004f96:	1891      	adds	r1, r2, r2
 8004f98:	65b9      	str	r1, [r7, #88]	; 0x58
 8004f9a:	415b      	adcs	r3, r3
 8004f9c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004f9e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004fa2:	4621      	mov	r1, r4
 8004fa4:	eb12 0801 	adds.w	r8, r2, r1
 8004fa8:	4629      	mov	r1, r5
 8004faa:	eb43 0901 	adc.w	r9, r3, r1
 8004fae:	f04f 0200 	mov.w	r2, #0
 8004fb2:	f04f 0300 	mov.w	r3, #0
 8004fb6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004fba:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004fbe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004fc2:	4690      	mov	r8, r2
 8004fc4:	4699      	mov	r9, r3
 8004fc6:	4623      	mov	r3, r4
 8004fc8:	eb18 0303 	adds.w	r3, r8, r3
 8004fcc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004fd0:	462b      	mov	r3, r5
 8004fd2:	eb49 0303 	adc.w	r3, r9, r3
 8004fd6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004fda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fde:	685b      	ldr	r3, [r3, #4]
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004fe6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004fea:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004fee:	460b      	mov	r3, r1
 8004ff0:	18db      	adds	r3, r3, r3
 8004ff2:	653b      	str	r3, [r7, #80]	; 0x50
 8004ff4:	4613      	mov	r3, r2
 8004ff6:	eb42 0303 	adc.w	r3, r2, r3
 8004ffa:	657b      	str	r3, [r7, #84]	; 0x54
 8004ffc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005000:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005004:	f7fb f944 	bl	8000290 <__aeabi_uldivmod>
 8005008:	4602      	mov	r2, r0
 800500a:	460b      	mov	r3, r1
 800500c:	4b61      	ldr	r3, [pc, #388]	; (8005194 <UART_SetConfig+0x2d4>)
 800500e:	fba3 2302 	umull	r2, r3, r3, r2
 8005012:	095b      	lsrs	r3, r3, #5
 8005014:	011c      	lsls	r4, r3, #4
 8005016:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800501a:	2200      	movs	r2, #0
 800501c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005020:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005024:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005028:	4642      	mov	r2, r8
 800502a:	464b      	mov	r3, r9
 800502c:	1891      	adds	r1, r2, r2
 800502e:	64b9      	str	r1, [r7, #72]	; 0x48
 8005030:	415b      	adcs	r3, r3
 8005032:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005034:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005038:	4641      	mov	r1, r8
 800503a:	eb12 0a01 	adds.w	sl, r2, r1
 800503e:	4649      	mov	r1, r9
 8005040:	eb43 0b01 	adc.w	fp, r3, r1
 8005044:	f04f 0200 	mov.w	r2, #0
 8005048:	f04f 0300 	mov.w	r3, #0
 800504c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005050:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005054:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005058:	4692      	mov	sl, r2
 800505a:	469b      	mov	fp, r3
 800505c:	4643      	mov	r3, r8
 800505e:	eb1a 0303 	adds.w	r3, sl, r3
 8005062:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005066:	464b      	mov	r3, r9
 8005068:	eb4b 0303 	adc.w	r3, fp, r3
 800506c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	2200      	movs	r2, #0
 8005078:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800507c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005080:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005084:	460b      	mov	r3, r1
 8005086:	18db      	adds	r3, r3, r3
 8005088:	643b      	str	r3, [r7, #64]	; 0x40
 800508a:	4613      	mov	r3, r2
 800508c:	eb42 0303 	adc.w	r3, r2, r3
 8005090:	647b      	str	r3, [r7, #68]	; 0x44
 8005092:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005096:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800509a:	f7fb f8f9 	bl	8000290 <__aeabi_uldivmod>
 800509e:	4602      	mov	r2, r0
 80050a0:	460b      	mov	r3, r1
 80050a2:	4611      	mov	r1, r2
 80050a4:	4b3b      	ldr	r3, [pc, #236]	; (8005194 <UART_SetConfig+0x2d4>)
 80050a6:	fba3 2301 	umull	r2, r3, r3, r1
 80050aa:	095b      	lsrs	r3, r3, #5
 80050ac:	2264      	movs	r2, #100	; 0x64
 80050ae:	fb02 f303 	mul.w	r3, r2, r3
 80050b2:	1acb      	subs	r3, r1, r3
 80050b4:	00db      	lsls	r3, r3, #3
 80050b6:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80050ba:	4b36      	ldr	r3, [pc, #216]	; (8005194 <UART_SetConfig+0x2d4>)
 80050bc:	fba3 2302 	umull	r2, r3, r3, r2
 80050c0:	095b      	lsrs	r3, r3, #5
 80050c2:	005b      	lsls	r3, r3, #1
 80050c4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80050c8:	441c      	add	r4, r3
 80050ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050ce:	2200      	movs	r2, #0
 80050d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80050d4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80050d8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80050dc:	4642      	mov	r2, r8
 80050de:	464b      	mov	r3, r9
 80050e0:	1891      	adds	r1, r2, r2
 80050e2:	63b9      	str	r1, [r7, #56]	; 0x38
 80050e4:	415b      	adcs	r3, r3
 80050e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80050e8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80050ec:	4641      	mov	r1, r8
 80050ee:	1851      	adds	r1, r2, r1
 80050f0:	6339      	str	r1, [r7, #48]	; 0x30
 80050f2:	4649      	mov	r1, r9
 80050f4:	414b      	adcs	r3, r1
 80050f6:	637b      	str	r3, [r7, #52]	; 0x34
 80050f8:	f04f 0200 	mov.w	r2, #0
 80050fc:	f04f 0300 	mov.w	r3, #0
 8005100:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005104:	4659      	mov	r1, fp
 8005106:	00cb      	lsls	r3, r1, #3
 8005108:	4651      	mov	r1, sl
 800510a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800510e:	4651      	mov	r1, sl
 8005110:	00ca      	lsls	r2, r1, #3
 8005112:	4610      	mov	r0, r2
 8005114:	4619      	mov	r1, r3
 8005116:	4603      	mov	r3, r0
 8005118:	4642      	mov	r2, r8
 800511a:	189b      	adds	r3, r3, r2
 800511c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005120:	464b      	mov	r3, r9
 8005122:	460a      	mov	r2, r1
 8005124:	eb42 0303 	adc.w	r3, r2, r3
 8005128:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800512c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005138:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800513c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005140:	460b      	mov	r3, r1
 8005142:	18db      	adds	r3, r3, r3
 8005144:	62bb      	str	r3, [r7, #40]	; 0x28
 8005146:	4613      	mov	r3, r2
 8005148:	eb42 0303 	adc.w	r3, r2, r3
 800514c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800514e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005152:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005156:	f7fb f89b 	bl	8000290 <__aeabi_uldivmod>
 800515a:	4602      	mov	r2, r0
 800515c:	460b      	mov	r3, r1
 800515e:	4b0d      	ldr	r3, [pc, #52]	; (8005194 <UART_SetConfig+0x2d4>)
 8005160:	fba3 1302 	umull	r1, r3, r3, r2
 8005164:	095b      	lsrs	r3, r3, #5
 8005166:	2164      	movs	r1, #100	; 0x64
 8005168:	fb01 f303 	mul.w	r3, r1, r3
 800516c:	1ad3      	subs	r3, r2, r3
 800516e:	00db      	lsls	r3, r3, #3
 8005170:	3332      	adds	r3, #50	; 0x32
 8005172:	4a08      	ldr	r2, [pc, #32]	; (8005194 <UART_SetConfig+0x2d4>)
 8005174:	fba2 2303 	umull	r2, r3, r2, r3
 8005178:	095b      	lsrs	r3, r3, #5
 800517a:	f003 0207 	and.w	r2, r3, #7
 800517e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4422      	add	r2, r4
 8005186:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005188:	e105      	b.n	8005396 <UART_SetConfig+0x4d6>
 800518a:	bf00      	nop
 800518c:	40011000 	.word	0x40011000
 8005190:	40011400 	.word	0x40011400
 8005194:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005198:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800519c:	2200      	movs	r2, #0
 800519e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80051a2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80051a6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80051aa:	4642      	mov	r2, r8
 80051ac:	464b      	mov	r3, r9
 80051ae:	1891      	adds	r1, r2, r2
 80051b0:	6239      	str	r1, [r7, #32]
 80051b2:	415b      	adcs	r3, r3
 80051b4:	627b      	str	r3, [r7, #36]	; 0x24
 80051b6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80051ba:	4641      	mov	r1, r8
 80051bc:	1854      	adds	r4, r2, r1
 80051be:	4649      	mov	r1, r9
 80051c0:	eb43 0501 	adc.w	r5, r3, r1
 80051c4:	f04f 0200 	mov.w	r2, #0
 80051c8:	f04f 0300 	mov.w	r3, #0
 80051cc:	00eb      	lsls	r3, r5, #3
 80051ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80051d2:	00e2      	lsls	r2, r4, #3
 80051d4:	4614      	mov	r4, r2
 80051d6:	461d      	mov	r5, r3
 80051d8:	4643      	mov	r3, r8
 80051da:	18e3      	adds	r3, r4, r3
 80051dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80051e0:	464b      	mov	r3, r9
 80051e2:	eb45 0303 	adc.w	r3, r5, r3
 80051e6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80051ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	2200      	movs	r2, #0
 80051f2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80051f6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80051fa:	f04f 0200 	mov.w	r2, #0
 80051fe:	f04f 0300 	mov.w	r3, #0
 8005202:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005206:	4629      	mov	r1, r5
 8005208:	008b      	lsls	r3, r1, #2
 800520a:	4621      	mov	r1, r4
 800520c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005210:	4621      	mov	r1, r4
 8005212:	008a      	lsls	r2, r1, #2
 8005214:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005218:	f7fb f83a 	bl	8000290 <__aeabi_uldivmod>
 800521c:	4602      	mov	r2, r0
 800521e:	460b      	mov	r3, r1
 8005220:	4b60      	ldr	r3, [pc, #384]	; (80053a4 <UART_SetConfig+0x4e4>)
 8005222:	fba3 2302 	umull	r2, r3, r3, r2
 8005226:	095b      	lsrs	r3, r3, #5
 8005228:	011c      	lsls	r4, r3, #4
 800522a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800522e:	2200      	movs	r2, #0
 8005230:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005234:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005238:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800523c:	4642      	mov	r2, r8
 800523e:	464b      	mov	r3, r9
 8005240:	1891      	adds	r1, r2, r2
 8005242:	61b9      	str	r1, [r7, #24]
 8005244:	415b      	adcs	r3, r3
 8005246:	61fb      	str	r3, [r7, #28]
 8005248:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800524c:	4641      	mov	r1, r8
 800524e:	1851      	adds	r1, r2, r1
 8005250:	6139      	str	r1, [r7, #16]
 8005252:	4649      	mov	r1, r9
 8005254:	414b      	adcs	r3, r1
 8005256:	617b      	str	r3, [r7, #20]
 8005258:	f04f 0200 	mov.w	r2, #0
 800525c:	f04f 0300 	mov.w	r3, #0
 8005260:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005264:	4659      	mov	r1, fp
 8005266:	00cb      	lsls	r3, r1, #3
 8005268:	4651      	mov	r1, sl
 800526a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800526e:	4651      	mov	r1, sl
 8005270:	00ca      	lsls	r2, r1, #3
 8005272:	4610      	mov	r0, r2
 8005274:	4619      	mov	r1, r3
 8005276:	4603      	mov	r3, r0
 8005278:	4642      	mov	r2, r8
 800527a:	189b      	adds	r3, r3, r2
 800527c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005280:	464b      	mov	r3, r9
 8005282:	460a      	mov	r2, r1
 8005284:	eb42 0303 	adc.w	r3, r2, r3
 8005288:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800528c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	2200      	movs	r2, #0
 8005294:	67bb      	str	r3, [r7, #120]	; 0x78
 8005296:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005298:	f04f 0200 	mov.w	r2, #0
 800529c:	f04f 0300 	mov.w	r3, #0
 80052a0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80052a4:	4649      	mov	r1, r9
 80052a6:	008b      	lsls	r3, r1, #2
 80052a8:	4641      	mov	r1, r8
 80052aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052ae:	4641      	mov	r1, r8
 80052b0:	008a      	lsls	r2, r1, #2
 80052b2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80052b6:	f7fa ffeb 	bl	8000290 <__aeabi_uldivmod>
 80052ba:	4602      	mov	r2, r0
 80052bc:	460b      	mov	r3, r1
 80052be:	4b39      	ldr	r3, [pc, #228]	; (80053a4 <UART_SetConfig+0x4e4>)
 80052c0:	fba3 1302 	umull	r1, r3, r3, r2
 80052c4:	095b      	lsrs	r3, r3, #5
 80052c6:	2164      	movs	r1, #100	; 0x64
 80052c8:	fb01 f303 	mul.w	r3, r1, r3
 80052cc:	1ad3      	subs	r3, r2, r3
 80052ce:	011b      	lsls	r3, r3, #4
 80052d0:	3332      	adds	r3, #50	; 0x32
 80052d2:	4a34      	ldr	r2, [pc, #208]	; (80053a4 <UART_SetConfig+0x4e4>)
 80052d4:	fba2 2303 	umull	r2, r3, r2, r3
 80052d8:	095b      	lsrs	r3, r3, #5
 80052da:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052de:	441c      	add	r4, r3
 80052e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80052e4:	2200      	movs	r2, #0
 80052e6:	673b      	str	r3, [r7, #112]	; 0x70
 80052e8:	677a      	str	r2, [r7, #116]	; 0x74
 80052ea:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80052ee:	4642      	mov	r2, r8
 80052f0:	464b      	mov	r3, r9
 80052f2:	1891      	adds	r1, r2, r2
 80052f4:	60b9      	str	r1, [r7, #8]
 80052f6:	415b      	adcs	r3, r3
 80052f8:	60fb      	str	r3, [r7, #12]
 80052fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80052fe:	4641      	mov	r1, r8
 8005300:	1851      	adds	r1, r2, r1
 8005302:	6039      	str	r1, [r7, #0]
 8005304:	4649      	mov	r1, r9
 8005306:	414b      	adcs	r3, r1
 8005308:	607b      	str	r3, [r7, #4]
 800530a:	f04f 0200 	mov.w	r2, #0
 800530e:	f04f 0300 	mov.w	r3, #0
 8005312:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005316:	4659      	mov	r1, fp
 8005318:	00cb      	lsls	r3, r1, #3
 800531a:	4651      	mov	r1, sl
 800531c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005320:	4651      	mov	r1, sl
 8005322:	00ca      	lsls	r2, r1, #3
 8005324:	4610      	mov	r0, r2
 8005326:	4619      	mov	r1, r3
 8005328:	4603      	mov	r3, r0
 800532a:	4642      	mov	r2, r8
 800532c:	189b      	adds	r3, r3, r2
 800532e:	66bb      	str	r3, [r7, #104]	; 0x68
 8005330:	464b      	mov	r3, r9
 8005332:	460a      	mov	r2, r1
 8005334:	eb42 0303 	adc.w	r3, r2, r3
 8005338:	66fb      	str	r3, [r7, #108]	; 0x6c
 800533a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800533e:	685b      	ldr	r3, [r3, #4]
 8005340:	2200      	movs	r2, #0
 8005342:	663b      	str	r3, [r7, #96]	; 0x60
 8005344:	667a      	str	r2, [r7, #100]	; 0x64
 8005346:	f04f 0200 	mov.w	r2, #0
 800534a:	f04f 0300 	mov.w	r3, #0
 800534e:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005352:	4649      	mov	r1, r9
 8005354:	008b      	lsls	r3, r1, #2
 8005356:	4641      	mov	r1, r8
 8005358:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800535c:	4641      	mov	r1, r8
 800535e:	008a      	lsls	r2, r1, #2
 8005360:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005364:	f7fa ff94 	bl	8000290 <__aeabi_uldivmod>
 8005368:	4602      	mov	r2, r0
 800536a:	460b      	mov	r3, r1
 800536c:	4b0d      	ldr	r3, [pc, #52]	; (80053a4 <UART_SetConfig+0x4e4>)
 800536e:	fba3 1302 	umull	r1, r3, r3, r2
 8005372:	095b      	lsrs	r3, r3, #5
 8005374:	2164      	movs	r1, #100	; 0x64
 8005376:	fb01 f303 	mul.w	r3, r1, r3
 800537a:	1ad3      	subs	r3, r2, r3
 800537c:	011b      	lsls	r3, r3, #4
 800537e:	3332      	adds	r3, #50	; 0x32
 8005380:	4a08      	ldr	r2, [pc, #32]	; (80053a4 <UART_SetConfig+0x4e4>)
 8005382:	fba2 2303 	umull	r2, r3, r2, r3
 8005386:	095b      	lsrs	r3, r3, #5
 8005388:	f003 020f 	and.w	r2, r3, #15
 800538c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	4422      	add	r2, r4
 8005394:	609a      	str	r2, [r3, #8]
}
 8005396:	bf00      	nop
 8005398:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800539c:	46bd      	mov	sp, r7
 800539e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053a2:	bf00      	nop
 80053a4:	51eb851f 	.word	0x51eb851f

080053a8 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 80053a8:	b480      	push	{r7}
 80053aa:	b087      	sub	sp, #28
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	681a      	ldr	r2, [r3, #0]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053bc:	683a      	ldr	r2, [r7, #0]
 80053be:	6812      	ldr	r2, [r2, #0]
 80053c0:	f023 0101 	bic.w	r1, r3, #1
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80053ca:	683b      	ldr	r3, [r7, #0]
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	2b08      	cmp	r3, #8
 80053d0:	d102      	bne.n	80053d8 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80053d2:	2340      	movs	r3, #64	; 0x40
 80053d4:	617b      	str	r3, [r7, #20]
 80053d6:	e001      	b.n	80053dc <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 80053d8:	2300      	movs	r3, #0
 80053da:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 80053e8:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 80053ee:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 80053f4:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 80053fa:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 80053fc:	683b      	ldr	r3, [r7, #0]
 80053fe:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8005400:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8005406:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8005408:	683b      	ldr	r3, [r7, #0]
 800540a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 800540c:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 8005412:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8005418:	431a      	orrs	r2, r3
              Init->WriteBurst);
 800541a:	683b      	ldr	r3, [r7, #0]
 800541c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 800541e:	4313      	orrs	r3, r2
 8005420:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	699b      	ldr	r3, [r3, #24]
 8005426:	693a      	ldr	r2, [r7, #16]
 8005428:	4313      	orrs	r3, r2
 800542a:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005430:	693a      	ldr	r2, [r7, #16]
 8005432:	4313      	orrs	r3, r2
 8005434:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8005436:	4b10      	ldr	r3, [pc, #64]	; (8005478 <FSMC_NORSRAM_Init+0xd0>)
 8005438:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005440:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8005448:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	43db      	mvns	r3, r3
 8005458:	ea02 0103 	and.w	r1, r2, r3
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	4319      	orrs	r1, r3
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 800546a:	2300      	movs	r3, #0
}
 800546c:	4618      	mov	r0, r3
 800546e:	371c      	adds	r7, #28
 8005470:	46bd      	mov	sp, r7
 8005472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005476:	4770      	bx	lr
 8005478:	0008fb7f 	.word	0x0008fb7f

0800547c <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800547c:	b480      	push	{r7}
 800547e:	b085      	sub	sp, #20
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	1c5a      	adds	r2, r3, #1
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005492:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	681a      	ldr	r2, [r3, #0]
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	685b      	ldr	r3, [r3, #4]
 800549e:	011b      	lsls	r3, r3, #4
 80054a0:	431a      	orrs	r2, r3
 80054a2:	68bb      	ldr	r3, [r7, #8]
 80054a4:	689b      	ldr	r3, [r3, #8]
 80054a6:	021b      	lsls	r3, r3, #8
 80054a8:	431a      	orrs	r2, r3
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	68db      	ldr	r3, [r3, #12]
 80054ae:	041b      	lsls	r3, r3, #16
 80054b0:	431a      	orrs	r2, r3
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	691b      	ldr	r3, [r3, #16]
 80054b6:	3b01      	subs	r3, #1
 80054b8:	051b      	lsls	r3, r3, #20
 80054ba:	431a      	orrs	r2, r3
 80054bc:	68bb      	ldr	r3, [r7, #8]
 80054be:	695b      	ldr	r3, [r3, #20]
 80054c0:	3b02      	subs	r3, #2
 80054c2:	061b      	lsls	r3, r3, #24
 80054c4:	431a      	orrs	r2, r3
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	699b      	ldr	r3, [r3, #24]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	687a      	ldr	r2, [r7, #4]
 80054ce:	3201      	adds	r2, #1
 80054d0:	4319      	orrs	r1, r3
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif
  return HAL_OK;
 80054d8:	2300      	movs	r3, #0
}
 80054da:	4618      	mov	r0, r3
 80054dc:	3714      	adds	r7, #20
 80054de:	46bd      	mov	sp, r7
 80054e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e4:	4770      	bx	lr
	...

080054e8 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                   uint32_t ExtendedMode)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b085      	sub	sp, #20
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	60f8      	str	r0, [r7, #12]
 80054f0:	60b9      	str	r1, [r7, #8]
 80054f2:	607a      	str	r2, [r7, #4]
 80054f4:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80054f6:	683b      	ldr	r3, [r7, #0]
 80054f8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80054fc:	d11d      	bne.n	800553a <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	687a      	ldr	r2, [r7, #4]
 8005502:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005506:	4b13      	ldr	r3, [pc, #76]	; (8005554 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8005508:	4013      	ands	r3, r2
 800550a:	68ba      	ldr	r2, [r7, #8]
 800550c:	6811      	ldr	r1, [r2, #0]
 800550e:	68ba      	ldr	r2, [r7, #8]
 8005510:	6852      	ldr	r2, [r2, #4]
 8005512:	0112      	lsls	r2, r2, #4
 8005514:	4311      	orrs	r1, r2
 8005516:	68ba      	ldr	r2, [r7, #8]
 8005518:	6892      	ldr	r2, [r2, #8]
 800551a:	0212      	lsls	r2, r2, #8
 800551c:	4311      	orrs	r1, r2
 800551e:	68ba      	ldr	r2, [r7, #8]
 8005520:	6992      	ldr	r2, [r2, #24]
 8005522:	4311      	orrs	r1, r2
 8005524:	68ba      	ldr	r2, [r7, #8]
 8005526:	68d2      	ldr	r2, [r2, #12]
 8005528:	0412      	lsls	r2, r2, #16
 800552a:	430a      	orrs	r2, r1
 800552c:	ea43 0102 	orr.w	r1, r3, r2
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005538:	e005      	b.n	8005546 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	687a      	ldr	r2, [r7, #4]
 800553e:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8005542:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8005546:	2300      	movs	r3, #0
}
 8005548:	4618      	mov	r0, r3
 800554a:	3714      	adds	r7, #20
 800554c:	46bd      	mov	sp, r7
 800554e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005552:	4770      	bx	lr
 8005554:	cff00000 	.word	0xcff00000

08005558 <atoi>:
 8005558:	220a      	movs	r2, #10
 800555a:	2100      	movs	r1, #0
 800555c:	f000 b8da 	b.w	8005714 <strtol>

08005560 <__errno>:
 8005560:	4b01      	ldr	r3, [pc, #4]	; (8005568 <__errno+0x8>)
 8005562:	6818      	ldr	r0, [r3, #0]
 8005564:	4770      	bx	lr
 8005566:	bf00      	nop
 8005568:	20000014 	.word	0x20000014

0800556c <__libc_init_array>:
 800556c:	b570      	push	{r4, r5, r6, lr}
 800556e:	4d0d      	ldr	r5, [pc, #52]	; (80055a4 <__libc_init_array+0x38>)
 8005570:	4c0d      	ldr	r4, [pc, #52]	; (80055a8 <__libc_init_array+0x3c>)
 8005572:	1b64      	subs	r4, r4, r5
 8005574:	10a4      	asrs	r4, r4, #2
 8005576:	2600      	movs	r6, #0
 8005578:	42a6      	cmp	r6, r4
 800557a:	d109      	bne.n	8005590 <__libc_init_array+0x24>
 800557c:	4d0b      	ldr	r5, [pc, #44]	; (80055ac <__libc_init_array+0x40>)
 800557e:	4c0c      	ldr	r4, [pc, #48]	; (80055b0 <__libc_init_array+0x44>)
 8005580:	f001 f848 	bl	8006614 <_init>
 8005584:	1b64      	subs	r4, r4, r5
 8005586:	10a4      	asrs	r4, r4, #2
 8005588:	2600      	movs	r6, #0
 800558a:	42a6      	cmp	r6, r4
 800558c:	d105      	bne.n	800559a <__libc_init_array+0x2e>
 800558e:	bd70      	pop	{r4, r5, r6, pc}
 8005590:	f855 3b04 	ldr.w	r3, [r5], #4
 8005594:	4798      	blx	r3
 8005596:	3601      	adds	r6, #1
 8005598:	e7ee      	b.n	8005578 <__libc_init_array+0xc>
 800559a:	f855 3b04 	ldr.w	r3, [r5], #4
 800559e:	4798      	blx	r3
 80055a0:	3601      	adds	r6, #1
 80055a2:	e7f2      	b.n	800558a <__libc_init_array+0x1e>
 80055a4:	08006c0c 	.word	0x08006c0c
 80055a8:	08006c0c 	.word	0x08006c0c
 80055ac:	08006c0c 	.word	0x08006c0c
 80055b0:	08006c10 	.word	0x08006c10

080055b4 <memcpy>:
 80055b4:	440a      	add	r2, r1
 80055b6:	4291      	cmp	r1, r2
 80055b8:	f100 33ff 	add.w	r3, r0, #4294967295
 80055bc:	d100      	bne.n	80055c0 <memcpy+0xc>
 80055be:	4770      	bx	lr
 80055c0:	b510      	push	{r4, lr}
 80055c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055ca:	4291      	cmp	r1, r2
 80055cc:	d1f9      	bne.n	80055c2 <memcpy+0xe>
 80055ce:	bd10      	pop	{r4, pc}

080055d0 <memset>:
 80055d0:	4402      	add	r2, r0
 80055d2:	4603      	mov	r3, r0
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d100      	bne.n	80055da <memset+0xa>
 80055d8:	4770      	bx	lr
 80055da:	f803 1b01 	strb.w	r1, [r3], #1
 80055de:	e7f9      	b.n	80055d4 <memset+0x4>

080055e0 <iprintf>:
 80055e0:	b40f      	push	{r0, r1, r2, r3}
 80055e2:	4b0a      	ldr	r3, [pc, #40]	; (800560c <iprintf+0x2c>)
 80055e4:	b513      	push	{r0, r1, r4, lr}
 80055e6:	681c      	ldr	r4, [r3, #0]
 80055e8:	b124      	cbz	r4, 80055f4 <iprintf+0x14>
 80055ea:	69a3      	ldr	r3, [r4, #24]
 80055ec:	b913      	cbnz	r3, 80055f4 <iprintf+0x14>
 80055ee:	4620      	mov	r0, r4
 80055f0:	f000 fa74 	bl	8005adc <__sinit>
 80055f4:	ab05      	add	r3, sp, #20
 80055f6:	9a04      	ldr	r2, [sp, #16]
 80055f8:	68a1      	ldr	r1, [r4, #8]
 80055fa:	9301      	str	r3, [sp, #4]
 80055fc:	4620      	mov	r0, r4
 80055fe:	f000 fc7d 	bl	8005efc <_vfiprintf_r>
 8005602:	b002      	add	sp, #8
 8005604:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005608:	b004      	add	sp, #16
 800560a:	4770      	bx	lr
 800560c:	20000014 	.word	0x20000014

08005610 <_strtol_l.constprop.0>:
 8005610:	2b01      	cmp	r3, #1
 8005612:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005616:	d001      	beq.n	800561c <_strtol_l.constprop.0+0xc>
 8005618:	2b24      	cmp	r3, #36	; 0x24
 800561a:	d906      	bls.n	800562a <_strtol_l.constprop.0+0x1a>
 800561c:	f7ff ffa0 	bl	8005560 <__errno>
 8005620:	2316      	movs	r3, #22
 8005622:	6003      	str	r3, [r0, #0]
 8005624:	2000      	movs	r0, #0
 8005626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800562a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8005710 <_strtol_l.constprop.0+0x100>
 800562e:	460d      	mov	r5, r1
 8005630:	462e      	mov	r6, r5
 8005632:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005636:	f814 700c 	ldrb.w	r7, [r4, ip]
 800563a:	f017 0708 	ands.w	r7, r7, #8
 800563e:	d1f7      	bne.n	8005630 <_strtol_l.constprop.0+0x20>
 8005640:	2c2d      	cmp	r4, #45	; 0x2d
 8005642:	d132      	bne.n	80056aa <_strtol_l.constprop.0+0x9a>
 8005644:	782c      	ldrb	r4, [r5, #0]
 8005646:	2701      	movs	r7, #1
 8005648:	1cb5      	adds	r5, r6, #2
 800564a:	2b00      	cmp	r3, #0
 800564c:	d05b      	beq.n	8005706 <_strtol_l.constprop.0+0xf6>
 800564e:	2b10      	cmp	r3, #16
 8005650:	d109      	bne.n	8005666 <_strtol_l.constprop.0+0x56>
 8005652:	2c30      	cmp	r4, #48	; 0x30
 8005654:	d107      	bne.n	8005666 <_strtol_l.constprop.0+0x56>
 8005656:	782c      	ldrb	r4, [r5, #0]
 8005658:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800565c:	2c58      	cmp	r4, #88	; 0x58
 800565e:	d14d      	bne.n	80056fc <_strtol_l.constprop.0+0xec>
 8005660:	786c      	ldrb	r4, [r5, #1]
 8005662:	2310      	movs	r3, #16
 8005664:	3502      	adds	r5, #2
 8005666:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800566a:	f108 38ff 	add.w	r8, r8, #4294967295
 800566e:	f04f 0c00 	mov.w	ip, #0
 8005672:	fbb8 f9f3 	udiv	r9, r8, r3
 8005676:	4666      	mov	r6, ip
 8005678:	fb03 8a19 	mls	sl, r3, r9, r8
 800567c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8005680:	f1be 0f09 	cmp.w	lr, #9
 8005684:	d816      	bhi.n	80056b4 <_strtol_l.constprop.0+0xa4>
 8005686:	4674      	mov	r4, lr
 8005688:	42a3      	cmp	r3, r4
 800568a:	dd24      	ble.n	80056d6 <_strtol_l.constprop.0+0xc6>
 800568c:	f1bc 0f00 	cmp.w	ip, #0
 8005690:	db1e      	blt.n	80056d0 <_strtol_l.constprop.0+0xc0>
 8005692:	45b1      	cmp	r9, r6
 8005694:	d31c      	bcc.n	80056d0 <_strtol_l.constprop.0+0xc0>
 8005696:	d101      	bne.n	800569c <_strtol_l.constprop.0+0x8c>
 8005698:	45a2      	cmp	sl, r4
 800569a:	db19      	blt.n	80056d0 <_strtol_l.constprop.0+0xc0>
 800569c:	fb06 4603 	mla	r6, r6, r3, r4
 80056a0:	f04f 0c01 	mov.w	ip, #1
 80056a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80056a8:	e7e8      	b.n	800567c <_strtol_l.constprop.0+0x6c>
 80056aa:	2c2b      	cmp	r4, #43	; 0x2b
 80056ac:	bf04      	itt	eq
 80056ae:	782c      	ldrbeq	r4, [r5, #0]
 80056b0:	1cb5      	addeq	r5, r6, #2
 80056b2:	e7ca      	b.n	800564a <_strtol_l.constprop.0+0x3a>
 80056b4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80056b8:	f1be 0f19 	cmp.w	lr, #25
 80056bc:	d801      	bhi.n	80056c2 <_strtol_l.constprop.0+0xb2>
 80056be:	3c37      	subs	r4, #55	; 0x37
 80056c0:	e7e2      	b.n	8005688 <_strtol_l.constprop.0+0x78>
 80056c2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80056c6:	f1be 0f19 	cmp.w	lr, #25
 80056ca:	d804      	bhi.n	80056d6 <_strtol_l.constprop.0+0xc6>
 80056cc:	3c57      	subs	r4, #87	; 0x57
 80056ce:	e7db      	b.n	8005688 <_strtol_l.constprop.0+0x78>
 80056d0:	f04f 3cff 	mov.w	ip, #4294967295
 80056d4:	e7e6      	b.n	80056a4 <_strtol_l.constprop.0+0x94>
 80056d6:	f1bc 0f00 	cmp.w	ip, #0
 80056da:	da05      	bge.n	80056e8 <_strtol_l.constprop.0+0xd8>
 80056dc:	2322      	movs	r3, #34	; 0x22
 80056de:	6003      	str	r3, [r0, #0]
 80056e0:	4646      	mov	r6, r8
 80056e2:	b942      	cbnz	r2, 80056f6 <_strtol_l.constprop.0+0xe6>
 80056e4:	4630      	mov	r0, r6
 80056e6:	e79e      	b.n	8005626 <_strtol_l.constprop.0+0x16>
 80056e8:	b107      	cbz	r7, 80056ec <_strtol_l.constprop.0+0xdc>
 80056ea:	4276      	negs	r6, r6
 80056ec:	2a00      	cmp	r2, #0
 80056ee:	d0f9      	beq.n	80056e4 <_strtol_l.constprop.0+0xd4>
 80056f0:	f1bc 0f00 	cmp.w	ip, #0
 80056f4:	d000      	beq.n	80056f8 <_strtol_l.constprop.0+0xe8>
 80056f6:	1e69      	subs	r1, r5, #1
 80056f8:	6011      	str	r1, [r2, #0]
 80056fa:	e7f3      	b.n	80056e4 <_strtol_l.constprop.0+0xd4>
 80056fc:	2430      	movs	r4, #48	; 0x30
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d1b1      	bne.n	8005666 <_strtol_l.constprop.0+0x56>
 8005702:	2308      	movs	r3, #8
 8005704:	e7af      	b.n	8005666 <_strtol_l.constprop.0+0x56>
 8005706:	2c30      	cmp	r4, #48	; 0x30
 8005708:	d0a5      	beq.n	8005656 <_strtol_l.constprop.0+0x46>
 800570a:	230a      	movs	r3, #10
 800570c:	e7ab      	b.n	8005666 <_strtol_l.constprop.0+0x56>
 800570e:	bf00      	nop
 8005710:	08006a6d 	.word	0x08006a6d

08005714 <strtol>:
 8005714:	4613      	mov	r3, r2
 8005716:	460a      	mov	r2, r1
 8005718:	4601      	mov	r1, r0
 800571a:	4802      	ldr	r0, [pc, #8]	; (8005724 <strtol+0x10>)
 800571c:	6800      	ldr	r0, [r0, #0]
 800571e:	f7ff bf77 	b.w	8005610 <_strtol_l.constprop.0>
 8005722:	bf00      	nop
 8005724:	20000014 	.word	0x20000014

08005728 <__swbuf_r>:
 8005728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800572a:	460e      	mov	r6, r1
 800572c:	4614      	mov	r4, r2
 800572e:	4605      	mov	r5, r0
 8005730:	b118      	cbz	r0, 800573a <__swbuf_r+0x12>
 8005732:	6983      	ldr	r3, [r0, #24]
 8005734:	b90b      	cbnz	r3, 800573a <__swbuf_r+0x12>
 8005736:	f000 f9d1 	bl	8005adc <__sinit>
 800573a:	4b21      	ldr	r3, [pc, #132]	; (80057c0 <__swbuf_r+0x98>)
 800573c:	429c      	cmp	r4, r3
 800573e:	d12b      	bne.n	8005798 <__swbuf_r+0x70>
 8005740:	686c      	ldr	r4, [r5, #4]
 8005742:	69a3      	ldr	r3, [r4, #24]
 8005744:	60a3      	str	r3, [r4, #8]
 8005746:	89a3      	ldrh	r3, [r4, #12]
 8005748:	071a      	lsls	r2, r3, #28
 800574a:	d52f      	bpl.n	80057ac <__swbuf_r+0x84>
 800574c:	6923      	ldr	r3, [r4, #16]
 800574e:	b36b      	cbz	r3, 80057ac <__swbuf_r+0x84>
 8005750:	6923      	ldr	r3, [r4, #16]
 8005752:	6820      	ldr	r0, [r4, #0]
 8005754:	1ac0      	subs	r0, r0, r3
 8005756:	6963      	ldr	r3, [r4, #20]
 8005758:	b2f6      	uxtb	r6, r6
 800575a:	4283      	cmp	r3, r0
 800575c:	4637      	mov	r7, r6
 800575e:	dc04      	bgt.n	800576a <__swbuf_r+0x42>
 8005760:	4621      	mov	r1, r4
 8005762:	4628      	mov	r0, r5
 8005764:	f000 f926 	bl	80059b4 <_fflush_r>
 8005768:	bb30      	cbnz	r0, 80057b8 <__swbuf_r+0x90>
 800576a:	68a3      	ldr	r3, [r4, #8]
 800576c:	3b01      	subs	r3, #1
 800576e:	60a3      	str	r3, [r4, #8]
 8005770:	6823      	ldr	r3, [r4, #0]
 8005772:	1c5a      	adds	r2, r3, #1
 8005774:	6022      	str	r2, [r4, #0]
 8005776:	701e      	strb	r6, [r3, #0]
 8005778:	6963      	ldr	r3, [r4, #20]
 800577a:	3001      	adds	r0, #1
 800577c:	4283      	cmp	r3, r0
 800577e:	d004      	beq.n	800578a <__swbuf_r+0x62>
 8005780:	89a3      	ldrh	r3, [r4, #12]
 8005782:	07db      	lsls	r3, r3, #31
 8005784:	d506      	bpl.n	8005794 <__swbuf_r+0x6c>
 8005786:	2e0a      	cmp	r6, #10
 8005788:	d104      	bne.n	8005794 <__swbuf_r+0x6c>
 800578a:	4621      	mov	r1, r4
 800578c:	4628      	mov	r0, r5
 800578e:	f000 f911 	bl	80059b4 <_fflush_r>
 8005792:	b988      	cbnz	r0, 80057b8 <__swbuf_r+0x90>
 8005794:	4638      	mov	r0, r7
 8005796:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005798:	4b0a      	ldr	r3, [pc, #40]	; (80057c4 <__swbuf_r+0x9c>)
 800579a:	429c      	cmp	r4, r3
 800579c:	d101      	bne.n	80057a2 <__swbuf_r+0x7a>
 800579e:	68ac      	ldr	r4, [r5, #8]
 80057a0:	e7cf      	b.n	8005742 <__swbuf_r+0x1a>
 80057a2:	4b09      	ldr	r3, [pc, #36]	; (80057c8 <__swbuf_r+0xa0>)
 80057a4:	429c      	cmp	r4, r3
 80057a6:	bf08      	it	eq
 80057a8:	68ec      	ldreq	r4, [r5, #12]
 80057aa:	e7ca      	b.n	8005742 <__swbuf_r+0x1a>
 80057ac:	4621      	mov	r1, r4
 80057ae:	4628      	mov	r0, r5
 80057b0:	f000 f80c 	bl	80057cc <__swsetup_r>
 80057b4:	2800      	cmp	r0, #0
 80057b6:	d0cb      	beq.n	8005750 <__swbuf_r+0x28>
 80057b8:	f04f 37ff 	mov.w	r7, #4294967295
 80057bc:	e7ea      	b.n	8005794 <__swbuf_r+0x6c>
 80057be:	bf00      	nop
 80057c0:	08006b90 	.word	0x08006b90
 80057c4:	08006bb0 	.word	0x08006bb0
 80057c8:	08006b70 	.word	0x08006b70

080057cc <__swsetup_r>:
 80057cc:	4b32      	ldr	r3, [pc, #200]	; (8005898 <__swsetup_r+0xcc>)
 80057ce:	b570      	push	{r4, r5, r6, lr}
 80057d0:	681d      	ldr	r5, [r3, #0]
 80057d2:	4606      	mov	r6, r0
 80057d4:	460c      	mov	r4, r1
 80057d6:	b125      	cbz	r5, 80057e2 <__swsetup_r+0x16>
 80057d8:	69ab      	ldr	r3, [r5, #24]
 80057da:	b913      	cbnz	r3, 80057e2 <__swsetup_r+0x16>
 80057dc:	4628      	mov	r0, r5
 80057de:	f000 f97d 	bl	8005adc <__sinit>
 80057e2:	4b2e      	ldr	r3, [pc, #184]	; (800589c <__swsetup_r+0xd0>)
 80057e4:	429c      	cmp	r4, r3
 80057e6:	d10f      	bne.n	8005808 <__swsetup_r+0x3c>
 80057e8:	686c      	ldr	r4, [r5, #4]
 80057ea:	89a3      	ldrh	r3, [r4, #12]
 80057ec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80057f0:	0719      	lsls	r1, r3, #28
 80057f2:	d42c      	bmi.n	800584e <__swsetup_r+0x82>
 80057f4:	06dd      	lsls	r5, r3, #27
 80057f6:	d411      	bmi.n	800581c <__swsetup_r+0x50>
 80057f8:	2309      	movs	r3, #9
 80057fa:	6033      	str	r3, [r6, #0]
 80057fc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005800:	81a3      	strh	r3, [r4, #12]
 8005802:	f04f 30ff 	mov.w	r0, #4294967295
 8005806:	e03e      	b.n	8005886 <__swsetup_r+0xba>
 8005808:	4b25      	ldr	r3, [pc, #148]	; (80058a0 <__swsetup_r+0xd4>)
 800580a:	429c      	cmp	r4, r3
 800580c:	d101      	bne.n	8005812 <__swsetup_r+0x46>
 800580e:	68ac      	ldr	r4, [r5, #8]
 8005810:	e7eb      	b.n	80057ea <__swsetup_r+0x1e>
 8005812:	4b24      	ldr	r3, [pc, #144]	; (80058a4 <__swsetup_r+0xd8>)
 8005814:	429c      	cmp	r4, r3
 8005816:	bf08      	it	eq
 8005818:	68ec      	ldreq	r4, [r5, #12]
 800581a:	e7e6      	b.n	80057ea <__swsetup_r+0x1e>
 800581c:	0758      	lsls	r0, r3, #29
 800581e:	d512      	bpl.n	8005846 <__swsetup_r+0x7a>
 8005820:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005822:	b141      	cbz	r1, 8005836 <__swsetup_r+0x6a>
 8005824:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005828:	4299      	cmp	r1, r3
 800582a:	d002      	beq.n	8005832 <__swsetup_r+0x66>
 800582c:	4630      	mov	r0, r6
 800582e:	f000 fa5b 	bl	8005ce8 <_free_r>
 8005832:	2300      	movs	r3, #0
 8005834:	6363      	str	r3, [r4, #52]	; 0x34
 8005836:	89a3      	ldrh	r3, [r4, #12]
 8005838:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800583c:	81a3      	strh	r3, [r4, #12]
 800583e:	2300      	movs	r3, #0
 8005840:	6063      	str	r3, [r4, #4]
 8005842:	6923      	ldr	r3, [r4, #16]
 8005844:	6023      	str	r3, [r4, #0]
 8005846:	89a3      	ldrh	r3, [r4, #12]
 8005848:	f043 0308 	orr.w	r3, r3, #8
 800584c:	81a3      	strh	r3, [r4, #12]
 800584e:	6923      	ldr	r3, [r4, #16]
 8005850:	b94b      	cbnz	r3, 8005866 <__swsetup_r+0x9a>
 8005852:	89a3      	ldrh	r3, [r4, #12]
 8005854:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005858:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800585c:	d003      	beq.n	8005866 <__swsetup_r+0x9a>
 800585e:	4621      	mov	r1, r4
 8005860:	4630      	mov	r0, r6
 8005862:	f000 fa01 	bl	8005c68 <__smakebuf_r>
 8005866:	89a0      	ldrh	r0, [r4, #12]
 8005868:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800586c:	f010 0301 	ands.w	r3, r0, #1
 8005870:	d00a      	beq.n	8005888 <__swsetup_r+0xbc>
 8005872:	2300      	movs	r3, #0
 8005874:	60a3      	str	r3, [r4, #8]
 8005876:	6963      	ldr	r3, [r4, #20]
 8005878:	425b      	negs	r3, r3
 800587a:	61a3      	str	r3, [r4, #24]
 800587c:	6923      	ldr	r3, [r4, #16]
 800587e:	b943      	cbnz	r3, 8005892 <__swsetup_r+0xc6>
 8005880:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005884:	d1ba      	bne.n	80057fc <__swsetup_r+0x30>
 8005886:	bd70      	pop	{r4, r5, r6, pc}
 8005888:	0781      	lsls	r1, r0, #30
 800588a:	bf58      	it	pl
 800588c:	6963      	ldrpl	r3, [r4, #20]
 800588e:	60a3      	str	r3, [r4, #8]
 8005890:	e7f4      	b.n	800587c <__swsetup_r+0xb0>
 8005892:	2000      	movs	r0, #0
 8005894:	e7f7      	b.n	8005886 <__swsetup_r+0xba>
 8005896:	bf00      	nop
 8005898:	20000014 	.word	0x20000014
 800589c:	08006b90 	.word	0x08006b90
 80058a0:	08006bb0 	.word	0x08006bb0
 80058a4:	08006b70 	.word	0x08006b70

080058a8 <__sflush_r>:
 80058a8:	898a      	ldrh	r2, [r1, #12]
 80058aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058ae:	4605      	mov	r5, r0
 80058b0:	0710      	lsls	r0, r2, #28
 80058b2:	460c      	mov	r4, r1
 80058b4:	d458      	bmi.n	8005968 <__sflush_r+0xc0>
 80058b6:	684b      	ldr	r3, [r1, #4]
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	dc05      	bgt.n	80058c8 <__sflush_r+0x20>
 80058bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80058be:	2b00      	cmp	r3, #0
 80058c0:	dc02      	bgt.n	80058c8 <__sflush_r+0x20>
 80058c2:	2000      	movs	r0, #0
 80058c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80058c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80058ca:	2e00      	cmp	r6, #0
 80058cc:	d0f9      	beq.n	80058c2 <__sflush_r+0x1a>
 80058ce:	2300      	movs	r3, #0
 80058d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80058d4:	682f      	ldr	r7, [r5, #0]
 80058d6:	602b      	str	r3, [r5, #0]
 80058d8:	d032      	beq.n	8005940 <__sflush_r+0x98>
 80058da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80058dc:	89a3      	ldrh	r3, [r4, #12]
 80058de:	075a      	lsls	r2, r3, #29
 80058e0:	d505      	bpl.n	80058ee <__sflush_r+0x46>
 80058e2:	6863      	ldr	r3, [r4, #4]
 80058e4:	1ac0      	subs	r0, r0, r3
 80058e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80058e8:	b10b      	cbz	r3, 80058ee <__sflush_r+0x46>
 80058ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80058ec:	1ac0      	subs	r0, r0, r3
 80058ee:	2300      	movs	r3, #0
 80058f0:	4602      	mov	r2, r0
 80058f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80058f4:	6a21      	ldr	r1, [r4, #32]
 80058f6:	4628      	mov	r0, r5
 80058f8:	47b0      	blx	r6
 80058fa:	1c43      	adds	r3, r0, #1
 80058fc:	89a3      	ldrh	r3, [r4, #12]
 80058fe:	d106      	bne.n	800590e <__sflush_r+0x66>
 8005900:	6829      	ldr	r1, [r5, #0]
 8005902:	291d      	cmp	r1, #29
 8005904:	d82c      	bhi.n	8005960 <__sflush_r+0xb8>
 8005906:	4a2a      	ldr	r2, [pc, #168]	; (80059b0 <__sflush_r+0x108>)
 8005908:	40ca      	lsrs	r2, r1
 800590a:	07d6      	lsls	r6, r2, #31
 800590c:	d528      	bpl.n	8005960 <__sflush_r+0xb8>
 800590e:	2200      	movs	r2, #0
 8005910:	6062      	str	r2, [r4, #4]
 8005912:	04d9      	lsls	r1, r3, #19
 8005914:	6922      	ldr	r2, [r4, #16]
 8005916:	6022      	str	r2, [r4, #0]
 8005918:	d504      	bpl.n	8005924 <__sflush_r+0x7c>
 800591a:	1c42      	adds	r2, r0, #1
 800591c:	d101      	bne.n	8005922 <__sflush_r+0x7a>
 800591e:	682b      	ldr	r3, [r5, #0]
 8005920:	b903      	cbnz	r3, 8005924 <__sflush_r+0x7c>
 8005922:	6560      	str	r0, [r4, #84]	; 0x54
 8005924:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005926:	602f      	str	r7, [r5, #0]
 8005928:	2900      	cmp	r1, #0
 800592a:	d0ca      	beq.n	80058c2 <__sflush_r+0x1a>
 800592c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005930:	4299      	cmp	r1, r3
 8005932:	d002      	beq.n	800593a <__sflush_r+0x92>
 8005934:	4628      	mov	r0, r5
 8005936:	f000 f9d7 	bl	8005ce8 <_free_r>
 800593a:	2000      	movs	r0, #0
 800593c:	6360      	str	r0, [r4, #52]	; 0x34
 800593e:	e7c1      	b.n	80058c4 <__sflush_r+0x1c>
 8005940:	6a21      	ldr	r1, [r4, #32]
 8005942:	2301      	movs	r3, #1
 8005944:	4628      	mov	r0, r5
 8005946:	47b0      	blx	r6
 8005948:	1c41      	adds	r1, r0, #1
 800594a:	d1c7      	bne.n	80058dc <__sflush_r+0x34>
 800594c:	682b      	ldr	r3, [r5, #0]
 800594e:	2b00      	cmp	r3, #0
 8005950:	d0c4      	beq.n	80058dc <__sflush_r+0x34>
 8005952:	2b1d      	cmp	r3, #29
 8005954:	d001      	beq.n	800595a <__sflush_r+0xb2>
 8005956:	2b16      	cmp	r3, #22
 8005958:	d101      	bne.n	800595e <__sflush_r+0xb6>
 800595a:	602f      	str	r7, [r5, #0]
 800595c:	e7b1      	b.n	80058c2 <__sflush_r+0x1a>
 800595e:	89a3      	ldrh	r3, [r4, #12]
 8005960:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005964:	81a3      	strh	r3, [r4, #12]
 8005966:	e7ad      	b.n	80058c4 <__sflush_r+0x1c>
 8005968:	690f      	ldr	r7, [r1, #16]
 800596a:	2f00      	cmp	r7, #0
 800596c:	d0a9      	beq.n	80058c2 <__sflush_r+0x1a>
 800596e:	0793      	lsls	r3, r2, #30
 8005970:	680e      	ldr	r6, [r1, #0]
 8005972:	bf08      	it	eq
 8005974:	694b      	ldreq	r3, [r1, #20]
 8005976:	600f      	str	r7, [r1, #0]
 8005978:	bf18      	it	ne
 800597a:	2300      	movne	r3, #0
 800597c:	eba6 0807 	sub.w	r8, r6, r7
 8005980:	608b      	str	r3, [r1, #8]
 8005982:	f1b8 0f00 	cmp.w	r8, #0
 8005986:	dd9c      	ble.n	80058c2 <__sflush_r+0x1a>
 8005988:	6a21      	ldr	r1, [r4, #32]
 800598a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800598c:	4643      	mov	r3, r8
 800598e:	463a      	mov	r2, r7
 8005990:	4628      	mov	r0, r5
 8005992:	47b0      	blx	r6
 8005994:	2800      	cmp	r0, #0
 8005996:	dc06      	bgt.n	80059a6 <__sflush_r+0xfe>
 8005998:	89a3      	ldrh	r3, [r4, #12]
 800599a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800599e:	81a3      	strh	r3, [r4, #12]
 80059a0:	f04f 30ff 	mov.w	r0, #4294967295
 80059a4:	e78e      	b.n	80058c4 <__sflush_r+0x1c>
 80059a6:	4407      	add	r7, r0
 80059a8:	eba8 0800 	sub.w	r8, r8, r0
 80059ac:	e7e9      	b.n	8005982 <__sflush_r+0xda>
 80059ae:	bf00      	nop
 80059b0:	20400001 	.word	0x20400001

080059b4 <_fflush_r>:
 80059b4:	b538      	push	{r3, r4, r5, lr}
 80059b6:	690b      	ldr	r3, [r1, #16]
 80059b8:	4605      	mov	r5, r0
 80059ba:	460c      	mov	r4, r1
 80059bc:	b913      	cbnz	r3, 80059c4 <_fflush_r+0x10>
 80059be:	2500      	movs	r5, #0
 80059c0:	4628      	mov	r0, r5
 80059c2:	bd38      	pop	{r3, r4, r5, pc}
 80059c4:	b118      	cbz	r0, 80059ce <_fflush_r+0x1a>
 80059c6:	6983      	ldr	r3, [r0, #24]
 80059c8:	b90b      	cbnz	r3, 80059ce <_fflush_r+0x1a>
 80059ca:	f000 f887 	bl	8005adc <__sinit>
 80059ce:	4b14      	ldr	r3, [pc, #80]	; (8005a20 <_fflush_r+0x6c>)
 80059d0:	429c      	cmp	r4, r3
 80059d2:	d11b      	bne.n	8005a0c <_fflush_r+0x58>
 80059d4:	686c      	ldr	r4, [r5, #4]
 80059d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d0ef      	beq.n	80059be <_fflush_r+0xa>
 80059de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80059e0:	07d0      	lsls	r0, r2, #31
 80059e2:	d404      	bmi.n	80059ee <_fflush_r+0x3a>
 80059e4:	0599      	lsls	r1, r3, #22
 80059e6:	d402      	bmi.n	80059ee <_fflush_r+0x3a>
 80059e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80059ea:	f000 f915 	bl	8005c18 <__retarget_lock_acquire_recursive>
 80059ee:	4628      	mov	r0, r5
 80059f0:	4621      	mov	r1, r4
 80059f2:	f7ff ff59 	bl	80058a8 <__sflush_r>
 80059f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80059f8:	07da      	lsls	r2, r3, #31
 80059fa:	4605      	mov	r5, r0
 80059fc:	d4e0      	bmi.n	80059c0 <_fflush_r+0xc>
 80059fe:	89a3      	ldrh	r3, [r4, #12]
 8005a00:	059b      	lsls	r3, r3, #22
 8005a02:	d4dd      	bmi.n	80059c0 <_fflush_r+0xc>
 8005a04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005a06:	f000 f908 	bl	8005c1a <__retarget_lock_release_recursive>
 8005a0a:	e7d9      	b.n	80059c0 <_fflush_r+0xc>
 8005a0c:	4b05      	ldr	r3, [pc, #20]	; (8005a24 <_fflush_r+0x70>)
 8005a0e:	429c      	cmp	r4, r3
 8005a10:	d101      	bne.n	8005a16 <_fflush_r+0x62>
 8005a12:	68ac      	ldr	r4, [r5, #8]
 8005a14:	e7df      	b.n	80059d6 <_fflush_r+0x22>
 8005a16:	4b04      	ldr	r3, [pc, #16]	; (8005a28 <_fflush_r+0x74>)
 8005a18:	429c      	cmp	r4, r3
 8005a1a:	bf08      	it	eq
 8005a1c:	68ec      	ldreq	r4, [r5, #12]
 8005a1e:	e7da      	b.n	80059d6 <_fflush_r+0x22>
 8005a20:	08006b90 	.word	0x08006b90
 8005a24:	08006bb0 	.word	0x08006bb0
 8005a28:	08006b70 	.word	0x08006b70

08005a2c <std>:
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	b510      	push	{r4, lr}
 8005a30:	4604      	mov	r4, r0
 8005a32:	e9c0 3300 	strd	r3, r3, [r0]
 8005a36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005a3a:	6083      	str	r3, [r0, #8]
 8005a3c:	8181      	strh	r1, [r0, #12]
 8005a3e:	6643      	str	r3, [r0, #100]	; 0x64
 8005a40:	81c2      	strh	r2, [r0, #14]
 8005a42:	6183      	str	r3, [r0, #24]
 8005a44:	4619      	mov	r1, r3
 8005a46:	2208      	movs	r2, #8
 8005a48:	305c      	adds	r0, #92	; 0x5c
 8005a4a:	f7ff fdc1 	bl	80055d0 <memset>
 8005a4e:	4b05      	ldr	r3, [pc, #20]	; (8005a64 <std+0x38>)
 8005a50:	6263      	str	r3, [r4, #36]	; 0x24
 8005a52:	4b05      	ldr	r3, [pc, #20]	; (8005a68 <std+0x3c>)
 8005a54:	62a3      	str	r3, [r4, #40]	; 0x28
 8005a56:	4b05      	ldr	r3, [pc, #20]	; (8005a6c <std+0x40>)
 8005a58:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005a5a:	4b05      	ldr	r3, [pc, #20]	; (8005a70 <std+0x44>)
 8005a5c:	6224      	str	r4, [r4, #32]
 8005a5e:	6323      	str	r3, [r4, #48]	; 0x30
 8005a60:	bd10      	pop	{r4, pc}
 8005a62:	bf00      	nop
 8005a64:	080064a5 	.word	0x080064a5
 8005a68:	080064c7 	.word	0x080064c7
 8005a6c:	080064ff 	.word	0x080064ff
 8005a70:	08006523 	.word	0x08006523

08005a74 <_cleanup_r>:
 8005a74:	4901      	ldr	r1, [pc, #4]	; (8005a7c <_cleanup_r+0x8>)
 8005a76:	f000 b8af 	b.w	8005bd8 <_fwalk_reent>
 8005a7a:	bf00      	nop
 8005a7c:	080059b5 	.word	0x080059b5

08005a80 <__sfmoreglue>:
 8005a80:	b570      	push	{r4, r5, r6, lr}
 8005a82:	2268      	movs	r2, #104	; 0x68
 8005a84:	1e4d      	subs	r5, r1, #1
 8005a86:	4355      	muls	r5, r2
 8005a88:	460e      	mov	r6, r1
 8005a8a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005a8e:	f000 f997 	bl	8005dc0 <_malloc_r>
 8005a92:	4604      	mov	r4, r0
 8005a94:	b140      	cbz	r0, 8005aa8 <__sfmoreglue+0x28>
 8005a96:	2100      	movs	r1, #0
 8005a98:	e9c0 1600 	strd	r1, r6, [r0]
 8005a9c:	300c      	adds	r0, #12
 8005a9e:	60a0      	str	r0, [r4, #8]
 8005aa0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005aa4:	f7ff fd94 	bl	80055d0 <memset>
 8005aa8:	4620      	mov	r0, r4
 8005aaa:	bd70      	pop	{r4, r5, r6, pc}

08005aac <__sfp_lock_acquire>:
 8005aac:	4801      	ldr	r0, [pc, #4]	; (8005ab4 <__sfp_lock_acquire+0x8>)
 8005aae:	f000 b8b3 	b.w	8005c18 <__retarget_lock_acquire_recursive>
 8005ab2:	bf00      	nop
 8005ab4:	20002ea1 	.word	0x20002ea1

08005ab8 <__sfp_lock_release>:
 8005ab8:	4801      	ldr	r0, [pc, #4]	; (8005ac0 <__sfp_lock_release+0x8>)
 8005aba:	f000 b8ae 	b.w	8005c1a <__retarget_lock_release_recursive>
 8005abe:	bf00      	nop
 8005ac0:	20002ea1 	.word	0x20002ea1

08005ac4 <__sinit_lock_acquire>:
 8005ac4:	4801      	ldr	r0, [pc, #4]	; (8005acc <__sinit_lock_acquire+0x8>)
 8005ac6:	f000 b8a7 	b.w	8005c18 <__retarget_lock_acquire_recursive>
 8005aca:	bf00      	nop
 8005acc:	20002ea2 	.word	0x20002ea2

08005ad0 <__sinit_lock_release>:
 8005ad0:	4801      	ldr	r0, [pc, #4]	; (8005ad8 <__sinit_lock_release+0x8>)
 8005ad2:	f000 b8a2 	b.w	8005c1a <__retarget_lock_release_recursive>
 8005ad6:	bf00      	nop
 8005ad8:	20002ea2 	.word	0x20002ea2

08005adc <__sinit>:
 8005adc:	b510      	push	{r4, lr}
 8005ade:	4604      	mov	r4, r0
 8005ae0:	f7ff fff0 	bl	8005ac4 <__sinit_lock_acquire>
 8005ae4:	69a3      	ldr	r3, [r4, #24]
 8005ae6:	b11b      	cbz	r3, 8005af0 <__sinit+0x14>
 8005ae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005aec:	f7ff bff0 	b.w	8005ad0 <__sinit_lock_release>
 8005af0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005af4:	6523      	str	r3, [r4, #80]	; 0x50
 8005af6:	4b13      	ldr	r3, [pc, #76]	; (8005b44 <__sinit+0x68>)
 8005af8:	4a13      	ldr	r2, [pc, #76]	; (8005b48 <__sinit+0x6c>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	62a2      	str	r2, [r4, #40]	; 0x28
 8005afe:	42a3      	cmp	r3, r4
 8005b00:	bf04      	itt	eq
 8005b02:	2301      	moveq	r3, #1
 8005b04:	61a3      	streq	r3, [r4, #24]
 8005b06:	4620      	mov	r0, r4
 8005b08:	f000 f820 	bl	8005b4c <__sfp>
 8005b0c:	6060      	str	r0, [r4, #4]
 8005b0e:	4620      	mov	r0, r4
 8005b10:	f000 f81c 	bl	8005b4c <__sfp>
 8005b14:	60a0      	str	r0, [r4, #8]
 8005b16:	4620      	mov	r0, r4
 8005b18:	f000 f818 	bl	8005b4c <__sfp>
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	60e0      	str	r0, [r4, #12]
 8005b20:	2104      	movs	r1, #4
 8005b22:	6860      	ldr	r0, [r4, #4]
 8005b24:	f7ff ff82 	bl	8005a2c <std>
 8005b28:	68a0      	ldr	r0, [r4, #8]
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	2109      	movs	r1, #9
 8005b2e:	f7ff ff7d 	bl	8005a2c <std>
 8005b32:	68e0      	ldr	r0, [r4, #12]
 8005b34:	2202      	movs	r2, #2
 8005b36:	2112      	movs	r1, #18
 8005b38:	f7ff ff78 	bl	8005a2c <std>
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	61a3      	str	r3, [r4, #24]
 8005b40:	e7d2      	b.n	8005ae8 <__sinit+0xc>
 8005b42:	bf00      	nop
 8005b44:	08006a68 	.word	0x08006a68
 8005b48:	08005a75 	.word	0x08005a75

08005b4c <__sfp>:
 8005b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b4e:	4607      	mov	r7, r0
 8005b50:	f7ff ffac 	bl	8005aac <__sfp_lock_acquire>
 8005b54:	4b1e      	ldr	r3, [pc, #120]	; (8005bd0 <__sfp+0x84>)
 8005b56:	681e      	ldr	r6, [r3, #0]
 8005b58:	69b3      	ldr	r3, [r6, #24]
 8005b5a:	b913      	cbnz	r3, 8005b62 <__sfp+0x16>
 8005b5c:	4630      	mov	r0, r6
 8005b5e:	f7ff ffbd 	bl	8005adc <__sinit>
 8005b62:	3648      	adds	r6, #72	; 0x48
 8005b64:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005b68:	3b01      	subs	r3, #1
 8005b6a:	d503      	bpl.n	8005b74 <__sfp+0x28>
 8005b6c:	6833      	ldr	r3, [r6, #0]
 8005b6e:	b30b      	cbz	r3, 8005bb4 <__sfp+0x68>
 8005b70:	6836      	ldr	r6, [r6, #0]
 8005b72:	e7f7      	b.n	8005b64 <__sfp+0x18>
 8005b74:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005b78:	b9d5      	cbnz	r5, 8005bb0 <__sfp+0x64>
 8005b7a:	4b16      	ldr	r3, [pc, #88]	; (8005bd4 <__sfp+0x88>)
 8005b7c:	60e3      	str	r3, [r4, #12]
 8005b7e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005b82:	6665      	str	r5, [r4, #100]	; 0x64
 8005b84:	f000 f847 	bl	8005c16 <__retarget_lock_init_recursive>
 8005b88:	f7ff ff96 	bl	8005ab8 <__sfp_lock_release>
 8005b8c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005b90:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005b94:	6025      	str	r5, [r4, #0]
 8005b96:	61a5      	str	r5, [r4, #24]
 8005b98:	2208      	movs	r2, #8
 8005b9a:	4629      	mov	r1, r5
 8005b9c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005ba0:	f7ff fd16 	bl	80055d0 <memset>
 8005ba4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005ba8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005bac:	4620      	mov	r0, r4
 8005bae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005bb0:	3468      	adds	r4, #104	; 0x68
 8005bb2:	e7d9      	b.n	8005b68 <__sfp+0x1c>
 8005bb4:	2104      	movs	r1, #4
 8005bb6:	4638      	mov	r0, r7
 8005bb8:	f7ff ff62 	bl	8005a80 <__sfmoreglue>
 8005bbc:	4604      	mov	r4, r0
 8005bbe:	6030      	str	r0, [r6, #0]
 8005bc0:	2800      	cmp	r0, #0
 8005bc2:	d1d5      	bne.n	8005b70 <__sfp+0x24>
 8005bc4:	f7ff ff78 	bl	8005ab8 <__sfp_lock_release>
 8005bc8:	230c      	movs	r3, #12
 8005bca:	603b      	str	r3, [r7, #0]
 8005bcc:	e7ee      	b.n	8005bac <__sfp+0x60>
 8005bce:	bf00      	nop
 8005bd0:	08006a68 	.word	0x08006a68
 8005bd4:	ffff0001 	.word	0xffff0001

08005bd8 <_fwalk_reent>:
 8005bd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005bdc:	4606      	mov	r6, r0
 8005bde:	4688      	mov	r8, r1
 8005be0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005be4:	2700      	movs	r7, #0
 8005be6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005bea:	f1b9 0901 	subs.w	r9, r9, #1
 8005bee:	d505      	bpl.n	8005bfc <_fwalk_reent+0x24>
 8005bf0:	6824      	ldr	r4, [r4, #0]
 8005bf2:	2c00      	cmp	r4, #0
 8005bf4:	d1f7      	bne.n	8005be6 <_fwalk_reent+0xe>
 8005bf6:	4638      	mov	r0, r7
 8005bf8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005bfc:	89ab      	ldrh	r3, [r5, #12]
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d907      	bls.n	8005c12 <_fwalk_reent+0x3a>
 8005c02:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005c06:	3301      	adds	r3, #1
 8005c08:	d003      	beq.n	8005c12 <_fwalk_reent+0x3a>
 8005c0a:	4629      	mov	r1, r5
 8005c0c:	4630      	mov	r0, r6
 8005c0e:	47c0      	blx	r8
 8005c10:	4307      	orrs	r7, r0
 8005c12:	3568      	adds	r5, #104	; 0x68
 8005c14:	e7e9      	b.n	8005bea <_fwalk_reent+0x12>

08005c16 <__retarget_lock_init_recursive>:
 8005c16:	4770      	bx	lr

08005c18 <__retarget_lock_acquire_recursive>:
 8005c18:	4770      	bx	lr

08005c1a <__retarget_lock_release_recursive>:
 8005c1a:	4770      	bx	lr

08005c1c <__swhatbuf_r>:
 8005c1c:	b570      	push	{r4, r5, r6, lr}
 8005c1e:	460e      	mov	r6, r1
 8005c20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c24:	2900      	cmp	r1, #0
 8005c26:	b096      	sub	sp, #88	; 0x58
 8005c28:	4614      	mov	r4, r2
 8005c2a:	461d      	mov	r5, r3
 8005c2c:	da08      	bge.n	8005c40 <__swhatbuf_r+0x24>
 8005c2e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8005c32:	2200      	movs	r2, #0
 8005c34:	602a      	str	r2, [r5, #0]
 8005c36:	061a      	lsls	r2, r3, #24
 8005c38:	d410      	bmi.n	8005c5c <__swhatbuf_r+0x40>
 8005c3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c3e:	e00e      	b.n	8005c5e <__swhatbuf_r+0x42>
 8005c40:	466a      	mov	r2, sp
 8005c42:	f000 fc95 	bl	8006570 <_fstat_r>
 8005c46:	2800      	cmp	r0, #0
 8005c48:	dbf1      	blt.n	8005c2e <__swhatbuf_r+0x12>
 8005c4a:	9a01      	ldr	r2, [sp, #4]
 8005c4c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005c50:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005c54:	425a      	negs	r2, r3
 8005c56:	415a      	adcs	r2, r3
 8005c58:	602a      	str	r2, [r5, #0]
 8005c5a:	e7ee      	b.n	8005c3a <__swhatbuf_r+0x1e>
 8005c5c:	2340      	movs	r3, #64	; 0x40
 8005c5e:	2000      	movs	r0, #0
 8005c60:	6023      	str	r3, [r4, #0]
 8005c62:	b016      	add	sp, #88	; 0x58
 8005c64:	bd70      	pop	{r4, r5, r6, pc}
	...

08005c68 <__smakebuf_r>:
 8005c68:	898b      	ldrh	r3, [r1, #12]
 8005c6a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005c6c:	079d      	lsls	r5, r3, #30
 8005c6e:	4606      	mov	r6, r0
 8005c70:	460c      	mov	r4, r1
 8005c72:	d507      	bpl.n	8005c84 <__smakebuf_r+0x1c>
 8005c74:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005c78:	6023      	str	r3, [r4, #0]
 8005c7a:	6123      	str	r3, [r4, #16]
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	6163      	str	r3, [r4, #20]
 8005c80:	b002      	add	sp, #8
 8005c82:	bd70      	pop	{r4, r5, r6, pc}
 8005c84:	ab01      	add	r3, sp, #4
 8005c86:	466a      	mov	r2, sp
 8005c88:	f7ff ffc8 	bl	8005c1c <__swhatbuf_r>
 8005c8c:	9900      	ldr	r1, [sp, #0]
 8005c8e:	4605      	mov	r5, r0
 8005c90:	4630      	mov	r0, r6
 8005c92:	f000 f895 	bl	8005dc0 <_malloc_r>
 8005c96:	b948      	cbnz	r0, 8005cac <__smakebuf_r+0x44>
 8005c98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c9c:	059a      	lsls	r2, r3, #22
 8005c9e:	d4ef      	bmi.n	8005c80 <__smakebuf_r+0x18>
 8005ca0:	f023 0303 	bic.w	r3, r3, #3
 8005ca4:	f043 0302 	orr.w	r3, r3, #2
 8005ca8:	81a3      	strh	r3, [r4, #12]
 8005caa:	e7e3      	b.n	8005c74 <__smakebuf_r+0xc>
 8005cac:	4b0d      	ldr	r3, [pc, #52]	; (8005ce4 <__smakebuf_r+0x7c>)
 8005cae:	62b3      	str	r3, [r6, #40]	; 0x28
 8005cb0:	89a3      	ldrh	r3, [r4, #12]
 8005cb2:	6020      	str	r0, [r4, #0]
 8005cb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005cb8:	81a3      	strh	r3, [r4, #12]
 8005cba:	9b00      	ldr	r3, [sp, #0]
 8005cbc:	6163      	str	r3, [r4, #20]
 8005cbe:	9b01      	ldr	r3, [sp, #4]
 8005cc0:	6120      	str	r0, [r4, #16]
 8005cc2:	b15b      	cbz	r3, 8005cdc <__smakebuf_r+0x74>
 8005cc4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005cc8:	4630      	mov	r0, r6
 8005cca:	f000 fc63 	bl	8006594 <_isatty_r>
 8005cce:	b128      	cbz	r0, 8005cdc <__smakebuf_r+0x74>
 8005cd0:	89a3      	ldrh	r3, [r4, #12]
 8005cd2:	f023 0303 	bic.w	r3, r3, #3
 8005cd6:	f043 0301 	orr.w	r3, r3, #1
 8005cda:	81a3      	strh	r3, [r4, #12]
 8005cdc:	89a0      	ldrh	r0, [r4, #12]
 8005cde:	4305      	orrs	r5, r0
 8005ce0:	81a5      	strh	r5, [r4, #12]
 8005ce2:	e7cd      	b.n	8005c80 <__smakebuf_r+0x18>
 8005ce4:	08005a75 	.word	0x08005a75

08005ce8 <_free_r>:
 8005ce8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005cea:	2900      	cmp	r1, #0
 8005cec:	d044      	beq.n	8005d78 <_free_r+0x90>
 8005cee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005cf2:	9001      	str	r0, [sp, #4]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	f1a1 0404 	sub.w	r4, r1, #4
 8005cfa:	bfb8      	it	lt
 8005cfc:	18e4      	addlt	r4, r4, r3
 8005cfe:	f000 fc6b 	bl	80065d8 <__malloc_lock>
 8005d02:	4a1e      	ldr	r2, [pc, #120]	; (8005d7c <_free_r+0x94>)
 8005d04:	9801      	ldr	r0, [sp, #4]
 8005d06:	6813      	ldr	r3, [r2, #0]
 8005d08:	b933      	cbnz	r3, 8005d18 <_free_r+0x30>
 8005d0a:	6063      	str	r3, [r4, #4]
 8005d0c:	6014      	str	r4, [r2, #0]
 8005d0e:	b003      	add	sp, #12
 8005d10:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005d14:	f000 bc66 	b.w	80065e4 <__malloc_unlock>
 8005d18:	42a3      	cmp	r3, r4
 8005d1a:	d908      	bls.n	8005d2e <_free_r+0x46>
 8005d1c:	6825      	ldr	r5, [r4, #0]
 8005d1e:	1961      	adds	r1, r4, r5
 8005d20:	428b      	cmp	r3, r1
 8005d22:	bf01      	itttt	eq
 8005d24:	6819      	ldreq	r1, [r3, #0]
 8005d26:	685b      	ldreq	r3, [r3, #4]
 8005d28:	1949      	addeq	r1, r1, r5
 8005d2a:	6021      	streq	r1, [r4, #0]
 8005d2c:	e7ed      	b.n	8005d0a <_free_r+0x22>
 8005d2e:	461a      	mov	r2, r3
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	b10b      	cbz	r3, 8005d38 <_free_r+0x50>
 8005d34:	42a3      	cmp	r3, r4
 8005d36:	d9fa      	bls.n	8005d2e <_free_r+0x46>
 8005d38:	6811      	ldr	r1, [r2, #0]
 8005d3a:	1855      	adds	r5, r2, r1
 8005d3c:	42a5      	cmp	r5, r4
 8005d3e:	d10b      	bne.n	8005d58 <_free_r+0x70>
 8005d40:	6824      	ldr	r4, [r4, #0]
 8005d42:	4421      	add	r1, r4
 8005d44:	1854      	adds	r4, r2, r1
 8005d46:	42a3      	cmp	r3, r4
 8005d48:	6011      	str	r1, [r2, #0]
 8005d4a:	d1e0      	bne.n	8005d0e <_free_r+0x26>
 8005d4c:	681c      	ldr	r4, [r3, #0]
 8005d4e:	685b      	ldr	r3, [r3, #4]
 8005d50:	6053      	str	r3, [r2, #4]
 8005d52:	4421      	add	r1, r4
 8005d54:	6011      	str	r1, [r2, #0]
 8005d56:	e7da      	b.n	8005d0e <_free_r+0x26>
 8005d58:	d902      	bls.n	8005d60 <_free_r+0x78>
 8005d5a:	230c      	movs	r3, #12
 8005d5c:	6003      	str	r3, [r0, #0]
 8005d5e:	e7d6      	b.n	8005d0e <_free_r+0x26>
 8005d60:	6825      	ldr	r5, [r4, #0]
 8005d62:	1961      	adds	r1, r4, r5
 8005d64:	428b      	cmp	r3, r1
 8005d66:	bf04      	itt	eq
 8005d68:	6819      	ldreq	r1, [r3, #0]
 8005d6a:	685b      	ldreq	r3, [r3, #4]
 8005d6c:	6063      	str	r3, [r4, #4]
 8005d6e:	bf04      	itt	eq
 8005d70:	1949      	addeq	r1, r1, r5
 8005d72:	6021      	streq	r1, [r4, #0]
 8005d74:	6054      	str	r4, [r2, #4]
 8005d76:	e7ca      	b.n	8005d0e <_free_r+0x26>
 8005d78:	b003      	add	sp, #12
 8005d7a:	bd30      	pop	{r4, r5, pc}
 8005d7c:	20002ea4 	.word	0x20002ea4

08005d80 <sbrk_aligned>:
 8005d80:	b570      	push	{r4, r5, r6, lr}
 8005d82:	4e0e      	ldr	r6, [pc, #56]	; (8005dbc <sbrk_aligned+0x3c>)
 8005d84:	460c      	mov	r4, r1
 8005d86:	6831      	ldr	r1, [r6, #0]
 8005d88:	4605      	mov	r5, r0
 8005d8a:	b911      	cbnz	r1, 8005d92 <sbrk_aligned+0x12>
 8005d8c:	f000 fb7a 	bl	8006484 <_sbrk_r>
 8005d90:	6030      	str	r0, [r6, #0]
 8005d92:	4621      	mov	r1, r4
 8005d94:	4628      	mov	r0, r5
 8005d96:	f000 fb75 	bl	8006484 <_sbrk_r>
 8005d9a:	1c43      	adds	r3, r0, #1
 8005d9c:	d00a      	beq.n	8005db4 <sbrk_aligned+0x34>
 8005d9e:	1cc4      	adds	r4, r0, #3
 8005da0:	f024 0403 	bic.w	r4, r4, #3
 8005da4:	42a0      	cmp	r0, r4
 8005da6:	d007      	beq.n	8005db8 <sbrk_aligned+0x38>
 8005da8:	1a21      	subs	r1, r4, r0
 8005daa:	4628      	mov	r0, r5
 8005dac:	f000 fb6a 	bl	8006484 <_sbrk_r>
 8005db0:	3001      	adds	r0, #1
 8005db2:	d101      	bne.n	8005db8 <sbrk_aligned+0x38>
 8005db4:	f04f 34ff 	mov.w	r4, #4294967295
 8005db8:	4620      	mov	r0, r4
 8005dba:	bd70      	pop	{r4, r5, r6, pc}
 8005dbc:	20002ea8 	.word	0x20002ea8

08005dc0 <_malloc_r>:
 8005dc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dc4:	1ccd      	adds	r5, r1, #3
 8005dc6:	f025 0503 	bic.w	r5, r5, #3
 8005dca:	3508      	adds	r5, #8
 8005dcc:	2d0c      	cmp	r5, #12
 8005dce:	bf38      	it	cc
 8005dd0:	250c      	movcc	r5, #12
 8005dd2:	2d00      	cmp	r5, #0
 8005dd4:	4607      	mov	r7, r0
 8005dd6:	db01      	blt.n	8005ddc <_malloc_r+0x1c>
 8005dd8:	42a9      	cmp	r1, r5
 8005dda:	d905      	bls.n	8005de8 <_malloc_r+0x28>
 8005ddc:	230c      	movs	r3, #12
 8005dde:	603b      	str	r3, [r7, #0]
 8005de0:	2600      	movs	r6, #0
 8005de2:	4630      	mov	r0, r6
 8005de4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005de8:	4e2e      	ldr	r6, [pc, #184]	; (8005ea4 <_malloc_r+0xe4>)
 8005dea:	f000 fbf5 	bl	80065d8 <__malloc_lock>
 8005dee:	6833      	ldr	r3, [r6, #0]
 8005df0:	461c      	mov	r4, r3
 8005df2:	bb34      	cbnz	r4, 8005e42 <_malloc_r+0x82>
 8005df4:	4629      	mov	r1, r5
 8005df6:	4638      	mov	r0, r7
 8005df8:	f7ff ffc2 	bl	8005d80 <sbrk_aligned>
 8005dfc:	1c43      	adds	r3, r0, #1
 8005dfe:	4604      	mov	r4, r0
 8005e00:	d14d      	bne.n	8005e9e <_malloc_r+0xde>
 8005e02:	6834      	ldr	r4, [r6, #0]
 8005e04:	4626      	mov	r6, r4
 8005e06:	2e00      	cmp	r6, #0
 8005e08:	d140      	bne.n	8005e8c <_malloc_r+0xcc>
 8005e0a:	6823      	ldr	r3, [r4, #0]
 8005e0c:	4631      	mov	r1, r6
 8005e0e:	4638      	mov	r0, r7
 8005e10:	eb04 0803 	add.w	r8, r4, r3
 8005e14:	f000 fb36 	bl	8006484 <_sbrk_r>
 8005e18:	4580      	cmp	r8, r0
 8005e1a:	d13a      	bne.n	8005e92 <_malloc_r+0xd2>
 8005e1c:	6821      	ldr	r1, [r4, #0]
 8005e1e:	3503      	adds	r5, #3
 8005e20:	1a6d      	subs	r5, r5, r1
 8005e22:	f025 0503 	bic.w	r5, r5, #3
 8005e26:	3508      	adds	r5, #8
 8005e28:	2d0c      	cmp	r5, #12
 8005e2a:	bf38      	it	cc
 8005e2c:	250c      	movcc	r5, #12
 8005e2e:	4629      	mov	r1, r5
 8005e30:	4638      	mov	r0, r7
 8005e32:	f7ff ffa5 	bl	8005d80 <sbrk_aligned>
 8005e36:	3001      	adds	r0, #1
 8005e38:	d02b      	beq.n	8005e92 <_malloc_r+0xd2>
 8005e3a:	6823      	ldr	r3, [r4, #0]
 8005e3c:	442b      	add	r3, r5
 8005e3e:	6023      	str	r3, [r4, #0]
 8005e40:	e00e      	b.n	8005e60 <_malloc_r+0xa0>
 8005e42:	6822      	ldr	r2, [r4, #0]
 8005e44:	1b52      	subs	r2, r2, r5
 8005e46:	d41e      	bmi.n	8005e86 <_malloc_r+0xc6>
 8005e48:	2a0b      	cmp	r2, #11
 8005e4a:	d916      	bls.n	8005e7a <_malloc_r+0xba>
 8005e4c:	1961      	adds	r1, r4, r5
 8005e4e:	42a3      	cmp	r3, r4
 8005e50:	6025      	str	r5, [r4, #0]
 8005e52:	bf18      	it	ne
 8005e54:	6059      	strne	r1, [r3, #4]
 8005e56:	6863      	ldr	r3, [r4, #4]
 8005e58:	bf08      	it	eq
 8005e5a:	6031      	streq	r1, [r6, #0]
 8005e5c:	5162      	str	r2, [r4, r5]
 8005e5e:	604b      	str	r3, [r1, #4]
 8005e60:	4638      	mov	r0, r7
 8005e62:	f104 060b 	add.w	r6, r4, #11
 8005e66:	f000 fbbd 	bl	80065e4 <__malloc_unlock>
 8005e6a:	f026 0607 	bic.w	r6, r6, #7
 8005e6e:	1d23      	adds	r3, r4, #4
 8005e70:	1af2      	subs	r2, r6, r3
 8005e72:	d0b6      	beq.n	8005de2 <_malloc_r+0x22>
 8005e74:	1b9b      	subs	r3, r3, r6
 8005e76:	50a3      	str	r3, [r4, r2]
 8005e78:	e7b3      	b.n	8005de2 <_malloc_r+0x22>
 8005e7a:	6862      	ldr	r2, [r4, #4]
 8005e7c:	42a3      	cmp	r3, r4
 8005e7e:	bf0c      	ite	eq
 8005e80:	6032      	streq	r2, [r6, #0]
 8005e82:	605a      	strne	r2, [r3, #4]
 8005e84:	e7ec      	b.n	8005e60 <_malloc_r+0xa0>
 8005e86:	4623      	mov	r3, r4
 8005e88:	6864      	ldr	r4, [r4, #4]
 8005e8a:	e7b2      	b.n	8005df2 <_malloc_r+0x32>
 8005e8c:	4634      	mov	r4, r6
 8005e8e:	6876      	ldr	r6, [r6, #4]
 8005e90:	e7b9      	b.n	8005e06 <_malloc_r+0x46>
 8005e92:	230c      	movs	r3, #12
 8005e94:	603b      	str	r3, [r7, #0]
 8005e96:	4638      	mov	r0, r7
 8005e98:	f000 fba4 	bl	80065e4 <__malloc_unlock>
 8005e9c:	e7a1      	b.n	8005de2 <_malloc_r+0x22>
 8005e9e:	6025      	str	r5, [r4, #0]
 8005ea0:	e7de      	b.n	8005e60 <_malloc_r+0xa0>
 8005ea2:	bf00      	nop
 8005ea4:	20002ea4 	.word	0x20002ea4

08005ea8 <__sfputc_r>:
 8005ea8:	6893      	ldr	r3, [r2, #8]
 8005eaa:	3b01      	subs	r3, #1
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	b410      	push	{r4}
 8005eb0:	6093      	str	r3, [r2, #8]
 8005eb2:	da08      	bge.n	8005ec6 <__sfputc_r+0x1e>
 8005eb4:	6994      	ldr	r4, [r2, #24]
 8005eb6:	42a3      	cmp	r3, r4
 8005eb8:	db01      	blt.n	8005ebe <__sfputc_r+0x16>
 8005eba:	290a      	cmp	r1, #10
 8005ebc:	d103      	bne.n	8005ec6 <__sfputc_r+0x1e>
 8005ebe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ec2:	f7ff bc31 	b.w	8005728 <__swbuf_r>
 8005ec6:	6813      	ldr	r3, [r2, #0]
 8005ec8:	1c58      	adds	r0, r3, #1
 8005eca:	6010      	str	r0, [r2, #0]
 8005ecc:	7019      	strb	r1, [r3, #0]
 8005ece:	4608      	mov	r0, r1
 8005ed0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ed4:	4770      	bx	lr

08005ed6 <__sfputs_r>:
 8005ed6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ed8:	4606      	mov	r6, r0
 8005eda:	460f      	mov	r7, r1
 8005edc:	4614      	mov	r4, r2
 8005ede:	18d5      	adds	r5, r2, r3
 8005ee0:	42ac      	cmp	r4, r5
 8005ee2:	d101      	bne.n	8005ee8 <__sfputs_r+0x12>
 8005ee4:	2000      	movs	r0, #0
 8005ee6:	e007      	b.n	8005ef8 <__sfputs_r+0x22>
 8005ee8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005eec:	463a      	mov	r2, r7
 8005eee:	4630      	mov	r0, r6
 8005ef0:	f7ff ffda 	bl	8005ea8 <__sfputc_r>
 8005ef4:	1c43      	adds	r3, r0, #1
 8005ef6:	d1f3      	bne.n	8005ee0 <__sfputs_r+0xa>
 8005ef8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005efc <_vfiprintf_r>:
 8005efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f00:	460d      	mov	r5, r1
 8005f02:	b09d      	sub	sp, #116	; 0x74
 8005f04:	4614      	mov	r4, r2
 8005f06:	4698      	mov	r8, r3
 8005f08:	4606      	mov	r6, r0
 8005f0a:	b118      	cbz	r0, 8005f14 <_vfiprintf_r+0x18>
 8005f0c:	6983      	ldr	r3, [r0, #24]
 8005f0e:	b90b      	cbnz	r3, 8005f14 <_vfiprintf_r+0x18>
 8005f10:	f7ff fde4 	bl	8005adc <__sinit>
 8005f14:	4b89      	ldr	r3, [pc, #548]	; (800613c <_vfiprintf_r+0x240>)
 8005f16:	429d      	cmp	r5, r3
 8005f18:	d11b      	bne.n	8005f52 <_vfiprintf_r+0x56>
 8005f1a:	6875      	ldr	r5, [r6, #4]
 8005f1c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005f1e:	07d9      	lsls	r1, r3, #31
 8005f20:	d405      	bmi.n	8005f2e <_vfiprintf_r+0x32>
 8005f22:	89ab      	ldrh	r3, [r5, #12]
 8005f24:	059a      	lsls	r2, r3, #22
 8005f26:	d402      	bmi.n	8005f2e <_vfiprintf_r+0x32>
 8005f28:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005f2a:	f7ff fe75 	bl	8005c18 <__retarget_lock_acquire_recursive>
 8005f2e:	89ab      	ldrh	r3, [r5, #12]
 8005f30:	071b      	lsls	r3, r3, #28
 8005f32:	d501      	bpl.n	8005f38 <_vfiprintf_r+0x3c>
 8005f34:	692b      	ldr	r3, [r5, #16]
 8005f36:	b9eb      	cbnz	r3, 8005f74 <_vfiprintf_r+0x78>
 8005f38:	4629      	mov	r1, r5
 8005f3a:	4630      	mov	r0, r6
 8005f3c:	f7ff fc46 	bl	80057cc <__swsetup_r>
 8005f40:	b1c0      	cbz	r0, 8005f74 <_vfiprintf_r+0x78>
 8005f42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005f44:	07dc      	lsls	r4, r3, #31
 8005f46:	d50e      	bpl.n	8005f66 <_vfiprintf_r+0x6a>
 8005f48:	f04f 30ff 	mov.w	r0, #4294967295
 8005f4c:	b01d      	add	sp, #116	; 0x74
 8005f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f52:	4b7b      	ldr	r3, [pc, #492]	; (8006140 <_vfiprintf_r+0x244>)
 8005f54:	429d      	cmp	r5, r3
 8005f56:	d101      	bne.n	8005f5c <_vfiprintf_r+0x60>
 8005f58:	68b5      	ldr	r5, [r6, #8]
 8005f5a:	e7df      	b.n	8005f1c <_vfiprintf_r+0x20>
 8005f5c:	4b79      	ldr	r3, [pc, #484]	; (8006144 <_vfiprintf_r+0x248>)
 8005f5e:	429d      	cmp	r5, r3
 8005f60:	bf08      	it	eq
 8005f62:	68f5      	ldreq	r5, [r6, #12]
 8005f64:	e7da      	b.n	8005f1c <_vfiprintf_r+0x20>
 8005f66:	89ab      	ldrh	r3, [r5, #12]
 8005f68:	0598      	lsls	r0, r3, #22
 8005f6a:	d4ed      	bmi.n	8005f48 <_vfiprintf_r+0x4c>
 8005f6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005f6e:	f7ff fe54 	bl	8005c1a <__retarget_lock_release_recursive>
 8005f72:	e7e9      	b.n	8005f48 <_vfiprintf_r+0x4c>
 8005f74:	2300      	movs	r3, #0
 8005f76:	9309      	str	r3, [sp, #36]	; 0x24
 8005f78:	2320      	movs	r3, #32
 8005f7a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005f7e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005f82:	2330      	movs	r3, #48	; 0x30
 8005f84:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006148 <_vfiprintf_r+0x24c>
 8005f88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005f8c:	f04f 0901 	mov.w	r9, #1
 8005f90:	4623      	mov	r3, r4
 8005f92:	469a      	mov	sl, r3
 8005f94:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005f98:	b10a      	cbz	r2, 8005f9e <_vfiprintf_r+0xa2>
 8005f9a:	2a25      	cmp	r2, #37	; 0x25
 8005f9c:	d1f9      	bne.n	8005f92 <_vfiprintf_r+0x96>
 8005f9e:	ebba 0b04 	subs.w	fp, sl, r4
 8005fa2:	d00b      	beq.n	8005fbc <_vfiprintf_r+0xc0>
 8005fa4:	465b      	mov	r3, fp
 8005fa6:	4622      	mov	r2, r4
 8005fa8:	4629      	mov	r1, r5
 8005faa:	4630      	mov	r0, r6
 8005fac:	f7ff ff93 	bl	8005ed6 <__sfputs_r>
 8005fb0:	3001      	adds	r0, #1
 8005fb2:	f000 80aa 	beq.w	800610a <_vfiprintf_r+0x20e>
 8005fb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005fb8:	445a      	add	r2, fp
 8005fba:	9209      	str	r2, [sp, #36]	; 0x24
 8005fbc:	f89a 3000 	ldrb.w	r3, [sl]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	f000 80a2 	beq.w	800610a <_vfiprintf_r+0x20e>
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8005fcc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005fd0:	f10a 0a01 	add.w	sl, sl, #1
 8005fd4:	9304      	str	r3, [sp, #16]
 8005fd6:	9307      	str	r3, [sp, #28]
 8005fd8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005fdc:	931a      	str	r3, [sp, #104]	; 0x68
 8005fde:	4654      	mov	r4, sl
 8005fe0:	2205      	movs	r2, #5
 8005fe2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005fe6:	4858      	ldr	r0, [pc, #352]	; (8006148 <_vfiprintf_r+0x24c>)
 8005fe8:	f7fa f902 	bl	80001f0 <memchr>
 8005fec:	9a04      	ldr	r2, [sp, #16]
 8005fee:	b9d8      	cbnz	r0, 8006028 <_vfiprintf_r+0x12c>
 8005ff0:	06d1      	lsls	r1, r2, #27
 8005ff2:	bf44      	itt	mi
 8005ff4:	2320      	movmi	r3, #32
 8005ff6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ffa:	0713      	lsls	r3, r2, #28
 8005ffc:	bf44      	itt	mi
 8005ffe:	232b      	movmi	r3, #43	; 0x2b
 8006000:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006004:	f89a 3000 	ldrb.w	r3, [sl]
 8006008:	2b2a      	cmp	r3, #42	; 0x2a
 800600a:	d015      	beq.n	8006038 <_vfiprintf_r+0x13c>
 800600c:	9a07      	ldr	r2, [sp, #28]
 800600e:	4654      	mov	r4, sl
 8006010:	2000      	movs	r0, #0
 8006012:	f04f 0c0a 	mov.w	ip, #10
 8006016:	4621      	mov	r1, r4
 8006018:	f811 3b01 	ldrb.w	r3, [r1], #1
 800601c:	3b30      	subs	r3, #48	; 0x30
 800601e:	2b09      	cmp	r3, #9
 8006020:	d94e      	bls.n	80060c0 <_vfiprintf_r+0x1c4>
 8006022:	b1b0      	cbz	r0, 8006052 <_vfiprintf_r+0x156>
 8006024:	9207      	str	r2, [sp, #28]
 8006026:	e014      	b.n	8006052 <_vfiprintf_r+0x156>
 8006028:	eba0 0308 	sub.w	r3, r0, r8
 800602c:	fa09 f303 	lsl.w	r3, r9, r3
 8006030:	4313      	orrs	r3, r2
 8006032:	9304      	str	r3, [sp, #16]
 8006034:	46a2      	mov	sl, r4
 8006036:	e7d2      	b.n	8005fde <_vfiprintf_r+0xe2>
 8006038:	9b03      	ldr	r3, [sp, #12]
 800603a:	1d19      	adds	r1, r3, #4
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	9103      	str	r1, [sp, #12]
 8006040:	2b00      	cmp	r3, #0
 8006042:	bfbb      	ittet	lt
 8006044:	425b      	neglt	r3, r3
 8006046:	f042 0202 	orrlt.w	r2, r2, #2
 800604a:	9307      	strge	r3, [sp, #28]
 800604c:	9307      	strlt	r3, [sp, #28]
 800604e:	bfb8      	it	lt
 8006050:	9204      	strlt	r2, [sp, #16]
 8006052:	7823      	ldrb	r3, [r4, #0]
 8006054:	2b2e      	cmp	r3, #46	; 0x2e
 8006056:	d10c      	bne.n	8006072 <_vfiprintf_r+0x176>
 8006058:	7863      	ldrb	r3, [r4, #1]
 800605a:	2b2a      	cmp	r3, #42	; 0x2a
 800605c:	d135      	bne.n	80060ca <_vfiprintf_r+0x1ce>
 800605e:	9b03      	ldr	r3, [sp, #12]
 8006060:	1d1a      	adds	r2, r3, #4
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	9203      	str	r2, [sp, #12]
 8006066:	2b00      	cmp	r3, #0
 8006068:	bfb8      	it	lt
 800606a:	f04f 33ff 	movlt.w	r3, #4294967295
 800606e:	3402      	adds	r4, #2
 8006070:	9305      	str	r3, [sp, #20]
 8006072:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006158 <_vfiprintf_r+0x25c>
 8006076:	7821      	ldrb	r1, [r4, #0]
 8006078:	2203      	movs	r2, #3
 800607a:	4650      	mov	r0, sl
 800607c:	f7fa f8b8 	bl	80001f0 <memchr>
 8006080:	b140      	cbz	r0, 8006094 <_vfiprintf_r+0x198>
 8006082:	2340      	movs	r3, #64	; 0x40
 8006084:	eba0 000a 	sub.w	r0, r0, sl
 8006088:	fa03 f000 	lsl.w	r0, r3, r0
 800608c:	9b04      	ldr	r3, [sp, #16]
 800608e:	4303      	orrs	r3, r0
 8006090:	3401      	adds	r4, #1
 8006092:	9304      	str	r3, [sp, #16]
 8006094:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006098:	482c      	ldr	r0, [pc, #176]	; (800614c <_vfiprintf_r+0x250>)
 800609a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800609e:	2206      	movs	r2, #6
 80060a0:	f7fa f8a6 	bl	80001f0 <memchr>
 80060a4:	2800      	cmp	r0, #0
 80060a6:	d03f      	beq.n	8006128 <_vfiprintf_r+0x22c>
 80060a8:	4b29      	ldr	r3, [pc, #164]	; (8006150 <_vfiprintf_r+0x254>)
 80060aa:	bb1b      	cbnz	r3, 80060f4 <_vfiprintf_r+0x1f8>
 80060ac:	9b03      	ldr	r3, [sp, #12]
 80060ae:	3307      	adds	r3, #7
 80060b0:	f023 0307 	bic.w	r3, r3, #7
 80060b4:	3308      	adds	r3, #8
 80060b6:	9303      	str	r3, [sp, #12]
 80060b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80060ba:	443b      	add	r3, r7
 80060bc:	9309      	str	r3, [sp, #36]	; 0x24
 80060be:	e767      	b.n	8005f90 <_vfiprintf_r+0x94>
 80060c0:	fb0c 3202 	mla	r2, ip, r2, r3
 80060c4:	460c      	mov	r4, r1
 80060c6:	2001      	movs	r0, #1
 80060c8:	e7a5      	b.n	8006016 <_vfiprintf_r+0x11a>
 80060ca:	2300      	movs	r3, #0
 80060cc:	3401      	adds	r4, #1
 80060ce:	9305      	str	r3, [sp, #20]
 80060d0:	4619      	mov	r1, r3
 80060d2:	f04f 0c0a 	mov.w	ip, #10
 80060d6:	4620      	mov	r0, r4
 80060d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80060dc:	3a30      	subs	r2, #48	; 0x30
 80060de:	2a09      	cmp	r2, #9
 80060e0:	d903      	bls.n	80060ea <_vfiprintf_r+0x1ee>
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d0c5      	beq.n	8006072 <_vfiprintf_r+0x176>
 80060e6:	9105      	str	r1, [sp, #20]
 80060e8:	e7c3      	b.n	8006072 <_vfiprintf_r+0x176>
 80060ea:	fb0c 2101 	mla	r1, ip, r1, r2
 80060ee:	4604      	mov	r4, r0
 80060f0:	2301      	movs	r3, #1
 80060f2:	e7f0      	b.n	80060d6 <_vfiprintf_r+0x1da>
 80060f4:	ab03      	add	r3, sp, #12
 80060f6:	9300      	str	r3, [sp, #0]
 80060f8:	462a      	mov	r2, r5
 80060fa:	4b16      	ldr	r3, [pc, #88]	; (8006154 <_vfiprintf_r+0x258>)
 80060fc:	a904      	add	r1, sp, #16
 80060fe:	4630      	mov	r0, r6
 8006100:	f3af 8000 	nop.w
 8006104:	4607      	mov	r7, r0
 8006106:	1c78      	adds	r0, r7, #1
 8006108:	d1d6      	bne.n	80060b8 <_vfiprintf_r+0x1bc>
 800610a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800610c:	07d9      	lsls	r1, r3, #31
 800610e:	d405      	bmi.n	800611c <_vfiprintf_r+0x220>
 8006110:	89ab      	ldrh	r3, [r5, #12]
 8006112:	059a      	lsls	r2, r3, #22
 8006114:	d402      	bmi.n	800611c <_vfiprintf_r+0x220>
 8006116:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006118:	f7ff fd7f 	bl	8005c1a <__retarget_lock_release_recursive>
 800611c:	89ab      	ldrh	r3, [r5, #12]
 800611e:	065b      	lsls	r3, r3, #25
 8006120:	f53f af12 	bmi.w	8005f48 <_vfiprintf_r+0x4c>
 8006124:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006126:	e711      	b.n	8005f4c <_vfiprintf_r+0x50>
 8006128:	ab03      	add	r3, sp, #12
 800612a:	9300      	str	r3, [sp, #0]
 800612c:	462a      	mov	r2, r5
 800612e:	4b09      	ldr	r3, [pc, #36]	; (8006154 <_vfiprintf_r+0x258>)
 8006130:	a904      	add	r1, sp, #16
 8006132:	4630      	mov	r0, r6
 8006134:	f000 f880 	bl	8006238 <_printf_i>
 8006138:	e7e4      	b.n	8006104 <_vfiprintf_r+0x208>
 800613a:	bf00      	nop
 800613c:	08006b90 	.word	0x08006b90
 8006140:	08006bb0 	.word	0x08006bb0
 8006144:	08006b70 	.word	0x08006b70
 8006148:	08006bd0 	.word	0x08006bd0
 800614c:	08006bda 	.word	0x08006bda
 8006150:	00000000 	.word	0x00000000
 8006154:	08005ed7 	.word	0x08005ed7
 8006158:	08006bd6 	.word	0x08006bd6

0800615c <_printf_common>:
 800615c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006160:	4616      	mov	r6, r2
 8006162:	4699      	mov	r9, r3
 8006164:	688a      	ldr	r2, [r1, #8]
 8006166:	690b      	ldr	r3, [r1, #16]
 8006168:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800616c:	4293      	cmp	r3, r2
 800616e:	bfb8      	it	lt
 8006170:	4613      	movlt	r3, r2
 8006172:	6033      	str	r3, [r6, #0]
 8006174:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006178:	4607      	mov	r7, r0
 800617a:	460c      	mov	r4, r1
 800617c:	b10a      	cbz	r2, 8006182 <_printf_common+0x26>
 800617e:	3301      	adds	r3, #1
 8006180:	6033      	str	r3, [r6, #0]
 8006182:	6823      	ldr	r3, [r4, #0]
 8006184:	0699      	lsls	r1, r3, #26
 8006186:	bf42      	ittt	mi
 8006188:	6833      	ldrmi	r3, [r6, #0]
 800618a:	3302      	addmi	r3, #2
 800618c:	6033      	strmi	r3, [r6, #0]
 800618e:	6825      	ldr	r5, [r4, #0]
 8006190:	f015 0506 	ands.w	r5, r5, #6
 8006194:	d106      	bne.n	80061a4 <_printf_common+0x48>
 8006196:	f104 0a19 	add.w	sl, r4, #25
 800619a:	68e3      	ldr	r3, [r4, #12]
 800619c:	6832      	ldr	r2, [r6, #0]
 800619e:	1a9b      	subs	r3, r3, r2
 80061a0:	42ab      	cmp	r3, r5
 80061a2:	dc26      	bgt.n	80061f2 <_printf_common+0x96>
 80061a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80061a8:	1e13      	subs	r3, r2, #0
 80061aa:	6822      	ldr	r2, [r4, #0]
 80061ac:	bf18      	it	ne
 80061ae:	2301      	movne	r3, #1
 80061b0:	0692      	lsls	r2, r2, #26
 80061b2:	d42b      	bmi.n	800620c <_printf_common+0xb0>
 80061b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80061b8:	4649      	mov	r1, r9
 80061ba:	4638      	mov	r0, r7
 80061bc:	47c0      	blx	r8
 80061be:	3001      	adds	r0, #1
 80061c0:	d01e      	beq.n	8006200 <_printf_common+0xa4>
 80061c2:	6823      	ldr	r3, [r4, #0]
 80061c4:	68e5      	ldr	r5, [r4, #12]
 80061c6:	6832      	ldr	r2, [r6, #0]
 80061c8:	f003 0306 	and.w	r3, r3, #6
 80061cc:	2b04      	cmp	r3, #4
 80061ce:	bf08      	it	eq
 80061d0:	1aad      	subeq	r5, r5, r2
 80061d2:	68a3      	ldr	r3, [r4, #8]
 80061d4:	6922      	ldr	r2, [r4, #16]
 80061d6:	bf0c      	ite	eq
 80061d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80061dc:	2500      	movne	r5, #0
 80061de:	4293      	cmp	r3, r2
 80061e0:	bfc4      	itt	gt
 80061e2:	1a9b      	subgt	r3, r3, r2
 80061e4:	18ed      	addgt	r5, r5, r3
 80061e6:	2600      	movs	r6, #0
 80061e8:	341a      	adds	r4, #26
 80061ea:	42b5      	cmp	r5, r6
 80061ec:	d11a      	bne.n	8006224 <_printf_common+0xc8>
 80061ee:	2000      	movs	r0, #0
 80061f0:	e008      	b.n	8006204 <_printf_common+0xa8>
 80061f2:	2301      	movs	r3, #1
 80061f4:	4652      	mov	r2, sl
 80061f6:	4649      	mov	r1, r9
 80061f8:	4638      	mov	r0, r7
 80061fa:	47c0      	blx	r8
 80061fc:	3001      	adds	r0, #1
 80061fe:	d103      	bne.n	8006208 <_printf_common+0xac>
 8006200:	f04f 30ff 	mov.w	r0, #4294967295
 8006204:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006208:	3501      	adds	r5, #1
 800620a:	e7c6      	b.n	800619a <_printf_common+0x3e>
 800620c:	18e1      	adds	r1, r4, r3
 800620e:	1c5a      	adds	r2, r3, #1
 8006210:	2030      	movs	r0, #48	; 0x30
 8006212:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006216:	4422      	add	r2, r4
 8006218:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800621c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006220:	3302      	adds	r3, #2
 8006222:	e7c7      	b.n	80061b4 <_printf_common+0x58>
 8006224:	2301      	movs	r3, #1
 8006226:	4622      	mov	r2, r4
 8006228:	4649      	mov	r1, r9
 800622a:	4638      	mov	r0, r7
 800622c:	47c0      	blx	r8
 800622e:	3001      	adds	r0, #1
 8006230:	d0e6      	beq.n	8006200 <_printf_common+0xa4>
 8006232:	3601      	adds	r6, #1
 8006234:	e7d9      	b.n	80061ea <_printf_common+0x8e>
	...

08006238 <_printf_i>:
 8006238:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800623c:	7e0f      	ldrb	r7, [r1, #24]
 800623e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006240:	2f78      	cmp	r7, #120	; 0x78
 8006242:	4691      	mov	r9, r2
 8006244:	4680      	mov	r8, r0
 8006246:	460c      	mov	r4, r1
 8006248:	469a      	mov	sl, r3
 800624a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800624e:	d807      	bhi.n	8006260 <_printf_i+0x28>
 8006250:	2f62      	cmp	r7, #98	; 0x62
 8006252:	d80a      	bhi.n	800626a <_printf_i+0x32>
 8006254:	2f00      	cmp	r7, #0
 8006256:	f000 80d8 	beq.w	800640a <_printf_i+0x1d2>
 800625a:	2f58      	cmp	r7, #88	; 0x58
 800625c:	f000 80a3 	beq.w	80063a6 <_printf_i+0x16e>
 8006260:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006264:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006268:	e03a      	b.n	80062e0 <_printf_i+0xa8>
 800626a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800626e:	2b15      	cmp	r3, #21
 8006270:	d8f6      	bhi.n	8006260 <_printf_i+0x28>
 8006272:	a101      	add	r1, pc, #4	; (adr r1, 8006278 <_printf_i+0x40>)
 8006274:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006278:	080062d1 	.word	0x080062d1
 800627c:	080062e5 	.word	0x080062e5
 8006280:	08006261 	.word	0x08006261
 8006284:	08006261 	.word	0x08006261
 8006288:	08006261 	.word	0x08006261
 800628c:	08006261 	.word	0x08006261
 8006290:	080062e5 	.word	0x080062e5
 8006294:	08006261 	.word	0x08006261
 8006298:	08006261 	.word	0x08006261
 800629c:	08006261 	.word	0x08006261
 80062a0:	08006261 	.word	0x08006261
 80062a4:	080063f1 	.word	0x080063f1
 80062a8:	08006315 	.word	0x08006315
 80062ac:	080063d3 	.word	0x080063d3
 80062b0:	08006261 	.word	0x08006261
 80062b4:	08006261 	.word	0x08006261
 80062b8:	08006413 	.word	0x08006413
 80062bc:	08006261 	.word	0x08006261
 80062c0:	08006315 	.word	0x08006315
 80062c4:	08006261 	.word	0x08006261
 80062c8:	08006261 	.word	0x08006261
 80062cc:	080063db 	.word	0x080063db
 80062d0:	682b      	ldr	r3, [r5, #0]
 80062d2:	1d1a      	adds	r2, r3, #4
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	602a      	str	r2, [r5, #0]
 80062d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80062dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80062e0:	2301      	movs	r3, #1
 80062e2:	e0a3      	b.n	800642c <_printf_i+0x1f4>
 80062e4:	6820      	ldr	r0, [r4, #0]
 80062e6:	6829      	ldr	r1, [r5, #0]
 80062e8:	0606      	lsls	r6, r0, #24
 80062ea:	f101 0304 	add.w	r3, r1, #4
 80062ee:	d50a      	bpl.n	8006306 <_printf_i+0xce>
 80062f0:	680e      	ldr	r6, [r1, #0]
 80062f2:	602b      	str	r3, [r5, #0]
 80062f4:	2e00      	cmp	r6, #0
 80062f6:	da03      	bge.n	8006300 <_printf_i+0xc8>
 80062f8:	232d      	movs	r3, #45	; 0x2d
 80062fa:	4276      	negs	r6, r6
 80062fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006300:	485e      	ldr	r0, [pc, #376]	; (800647c <_printf_i+0x244>)
 8006302:	230a      	movs	r3, #10
 8006304:	e019      	b.n	800633a <_printf_i+0x102>
 8006306:	680e      	ldr	r6, [r1, #0]
 8006308:	602b      	str	r3, [r5, #0]
 800630a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800630e:	bf18      	it	ne
 8006310:	b236      	sxthne	r6, r6
 8006312:	e7ef      	b.n	80062f4 <_printf_i+0xbc>
 8006314:	682b      	ldr	r3, [r5, #0]
 8006316:	6820      	ldr	r0, [r4, #0]
 8006318:	1d19      	adds	r1, r3, #4
 800631a:	6029      	str	r1, [r5, #0]
 800631c:	0601      	lsls	r1, r0, #24
 800631e:	d501      	bpl.n	8006324 <_printf_i+0xec>
 8006320:	681e      	ldr	r6, [r3, #0]
 8006322:	e002      	b.n	800632a <_printf_i+0xf2>
 8006324:	0646      	lsls	r6, r0, #25
 8006326:	d5fb      	bpl.n	8006320 <_printf_i+0xe8>
 8006328:	881e      	ldrh	r6, [r3, #0]
 800632a:	4854      	ldr	r0, [pc, #336]	; (800647c <_printf_i+0x244>)
 800632c:	2f6f      	cmp	r7, #111	; 0x6f
 800632e:	bf0c      	ite	eq
 8006330:	2308      	moveq	r3, #8
 8006332:	230a      	movne	r3, #10
 8006334:	2100      	movs	r1, #0
 8006336:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800633a:	6865      	ldr	r5, [r4, #4]
 800633c:	60a5      	str	r5, [r4, #8]
 800633e:	2d00      	cmp	r5, #0
 8006340:	bfa2      	ittt	ge
 8006342:	6821      	ldrge	r1, [r4, #0]
 8006344:	f021 0104 	bicge.w	r1, r1, #4
 8006348:	6021      	strge	r1, [r4, #0]
 800634a:	b90e      	cbnz	r6, 8006350 <_printf_i+0x118>
 800634c:	2d00      	cmp	r5, #0
 800634e:	d04d      	beq.n	80063ec <_printf_i+0x1b4>
 8006350:	4615      	mov	r5, r2
 8006352:	fbb6 f1f3 	udiv	r1, r6, r3
 8006356:	fb03 6711 	mls	r7, r3, r1, r6
 800635a:	5dc7      	ldrb	r7, [r0, r7]
 800635c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006360:	4637      	mov	r7, r6
 8006362:	42bb      	cmp	r3, r7
 8006364:	460e      	mov	r6, r1
 8006366:	d9f4      	bls.n	8006352 <_printf_i+0x11a>
 8006368:	2b08      	cmp	r3, #8
 800636a:	d10b      	bne.n	8006384 <_printf_i+0x14c>
 800636c:	6823      	ldr	r3, [r4, #0]
 800636e:	07de      	lsls	r6, r3, #31
 8006370:	d508      	bpl.n	8006384 <_printf_i+0x14c>
 8006372:	6923      	ldr	r3, [r4, #16]
 8006374:	6861      	ldr	r1, [r4, #4]
 8006376:	4299      	cmp	r1, r3
 8006378:	bfde      	ittt	le
 800637a:	2330      	movle	r3, #48	; 0x30
 800637c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006380:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006384:	1b52      	subs	r2, r2, r5
 8006386:	6122      	str	r2, [r4, #16]
 8006388:	f8cd a000 	str.w	sl, [sp]
 800638c:	464b      	mov	r3, r9
 800638e:	aa03      	add	r2, sp, #12
 8006390:	4621      	mov	r1, r4
 8006392:	4640      	mov	r0, r8
 8006394:	f7ff fee2 	bl	800615c <_printf_common>
 8006398:	3001      	adds	r0, #1
 800639a:	d14c      	bne.n	8006436 <_printf_i+0x1fe>
 800639c:	f04f 30ff 	mov.w	r0, #4294967295
 80063a0:	b004      	add	sp, #16
 80063a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063a6:	4835      	ldr	r0, [pc, #212]	; (800647c <_printf_i+0x244>)
 80063a8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80063ac:	6829      	ldr	r1, [r5, #0]
 80063ae:	6823      	ldr	r3, [r4, #0]
 80063b0:	f851 6b04 	ldr.w	r6, [r1], #4
 80063b4:	6029      	str	r1, [r5, #0]
 80063b6:	061d      	lsls	r5, r3, #24
 80063b8:	d514      	bpl.n	80063e4 <_printf_i+0x1ac>
 80063ba:	07df      	lsls	r7, r3, #31
 80063bc:	bf44      	itt	mi
 80063be:	f043 0320 	orrmi.w	r3, r3, #32
 80063c2:	6023      	strmi	r3, [r4, #0]
 80063c4:	b91e      	cbnz	r6, 80063ce <_printf_i+0x196>
 80063c6:	6823      	ldr	r3, [r4, #0]
 80063c8:	f023 0320 	bic.w	r3, r3, #32
 80063cc:	6023      	str	r3, [r4, #0]
 80063ce:	2310      	movs	r3, #16
 80063d0:	e7b0      	b.n	8006334 <_printf_i+0xfc>
 80063d2:	6823      	ldr	r3, [r4, #0]
 80063d4:	f043 0320 	orr.w	r3, r3, #32
 80063d8:	6023      	str	r3, [r4, #0]
 80063da:	2378      	movs	r3, #120	; 0x78
 80063dc:	4828      	ldr	r0, [pc, #160]	; (8006480 <_printf_i+0x248>)
 80063de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80063e2:	e7e3      	b.n	80063ac <_printf_i+0x174>
 80063e4:	0659      	lsls	r1, r3, #25
 80063e6:	bf48      	it	mi
 80063e8:	b2b6      	uxthmi	r6, r6
 80063ea:	e7e6      	b.n	80063ba <_printf_i+0x182>
 80063ec:	4615      	mov	r5, r2
 80063ee:	e7bb      	b.n	8006368 <_printf_i+0x130>
 80063f0:	682b      	ldr	r3, [r5, #0]
 80063f2:	6826      	ldr	r6, [r4, #0]
 80063f4:	6961      	ldr	r1, [r4, #20]
 80063f6:	1d18      	adds	r0, r3, #4
 80063f8:	6028      	str	r0, [r5, #0]
 80063fa:	0635      	lsls	r5, r6, #24
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	d501      	bpl.n	8006404 <_printf_i+0x1cc>
 8006400:	6019      	str	r1, [r3, #0]
 8006402:	e002      	b.n	800640a <_printf_i+0x1d2>
 8006404:	0670      	lsls	r0, r6, #25
 8006406:	d5fb      	bpl.n	8006400 <_printf_i+0x1c8>
 8006408:	8019      	strh	r1, [r3, #0]
 800640a:	2300      	movs	r3, #0
 800640c:	6123      	str	r3, [r4, #16]
 800640e:	4615      	mov	r5, r2
 8006410:	e7ba      	b.n	8006388 <_printf_i+0x150>
 8006412:	682b      	ldr	r3, [r5, #0]
 8006414:	1d1a      	adds	r2, r3, #4
 8006416:	602a      	str	r2, [r5, #0]
 8006418:	681d      	ldr	r5, [r3, #0]
 800641a:	6862      	ldr	r2, [r4, #4]
 800641c:	2100      	movs	r1, #0
 800641e:	4628      	mov	r0, r5
 8006420:	f7f9 fee6 	bl	80001f0 <memchr>
 8006424:	b108      	cbz	r0, 800642a <_printf_i+0x1f2>
 8006426:	1b40      	subs	r0, r0, r5
 8006428:	6060      	str	r0, [r4, #4]
 800642a:	6863      	ldr	r3, [r4, #4]
 800642c:	6123      	str	r3, [r4, #16]
 800642e:	2300      	movs	r3, #0
 8006430:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006434:	e7a8      	b.n	8006388 <_printf_i+0x150>
 8006436:	6923      	ldr	r3, [r4, #16]
 8006438:	462a      	mov	r2, r5
 800643a:	4649      	mov	r1, r9
 800643c:	4640      	mov	r0, r8
 800643e:	47d0      	blx	sl
 8006440:	3001      	adds	r0, #1
 8006442:	d0ab      	beq.n	800639c <_printf_i+0x164>
 8006444:	6823      	ldr	r3, [r4, #0]
 8006446:	079b      	lsls	r3, r3, #30
 8006448:	d413      	bmi.n	8006472 <_printf_i+0x23a>
 800644a:	68e0      	ldr	r0, [r4, #12]
 800644c:	9b03      	ldr	r3, [sp, #12]
 800644e:	4298      	cmp	r0, r3
 8006450:	bfb8      	it	lt
 8006452:	4618      	movlt	r0, r3
 8006454:	e7a4      	b.n	80063a0 <_printf_i+0x168>
 8006456:	2301      	movs	r3, #1
 8006458:	4632      	mov	r2, r6
 800645a:	4649      	mov	r1, r9
 800645c:	4640      	mov	r0, r8
 800645e:	47d0      	blx	sl
 8006460:	3001      	adds	r0, #1
 8006462:	d09b      	beq.n	800639c <_printf_i+0x164>
 8006464:	3501      	adds	r5, #1
 8006466:	68e3      	ldr	r3, [r4, #12]
 8006468:	9903      	ldr	r1, [sp, #12]
 800646a:	1a5b      	subs	r3, r3, r1
 800646c:	42ab      	cmp	r3, r5
 800646e:	dcf2      	bgt.n	8006456 <_printf_i+0x21e>
 8006470:	e7eb      	b.n	800644a <_printf_i+0x212>
 8006472:	2500      	movs	r5, #0
 8006474:	f104 0619 	add.w	r6, r4, #25
 8006478:	e7f5      	b.n	8006466 <_printf_i+0x22e>
 800647a:	bf00      	nop
 800647c:	08006be1 	.word	0x08006be1
 8006480:	08006bf2 	.word	0x08006bf2

08006484 <_sbrk_r>:
 8006484:	b538      	push	{r3, r4, r5, lr}
 8006486:	4d06      	ldr	r5, [pc, #24]	; (80064a0 <_sbrk_r+0x1c>)
 8006488:	2300      	movs	r3, #0
 800648a:	4604      	mov	r4, r0
 800648c:	4608      	mov	r0, r1
 800648e:	602b      	str	r3, [r5, #0]
 8006490:	f7fc fb0c 	bl	8002aac <_sbrk>
 8006494:	1c43      	adds	r3, r0, #1
 8006496:	d102      	bne.n	800649e <_sbrk_r+0x1a>
 8006498:	682b      	ldr	r3, [r5, #0]
 800649a:	b103      	cbz	r3, 800649e <_sbrk_r+0x1a>
 800649c:	6023      	str	r3, [r4, #0]
 800649e:	bd38      	pop	{r3, r4, r5, pc}
 80064a0:	20002eac 	.word	0x20002eac

080064a4 <__sread>:
 80064a4:	b510      	push	{r4, lr}
 80064a6:	460c      	mov	r4, r1
 80064a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064ac:	f000 f8a0 	bl	80065f0 <_read_r>
 80064b0:	2800      	cmp	r0, #0
 80064b2:	bfab      	itete	ge
 80064b4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80064b6:	89a3      	ldrhlt	r3, [r4, #12]
 80064b8:	181b      	addge	r3, r3, r0
 80064ba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80064be:	bfac      	ite	ge
 80064c0:	6563      	strge	r3, [r4, #84]	; 0x54
 80064c2:	81a3      	strhlt	r3, [r4, #12]
 80064c4:	bd10      	pop	{r4, pc}

080064c6 <__swrite>:
 80064c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064ca:	461f      	mov	r7, r3
 80064cc:	898b      	ldrh	r3, [r1, #12]
 80064ce:	05db      	lsls	r3, r3, #23
 80064d0:	4605      	mov	r5, r0
 80064d2:	460c      	mov	r4, r1
 80064d4:	4616      	mov	r6, r2
 80064d6:	d505      	bpl.n	80064e4 <__swrite+0x1e>
 80064d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064dc:	2302      	movs	r3, #2
 80064de:	2200      	movs	r2, #0
 80064e0:	f000 f868 	bl	80065b4 <_lseek_r>
 80064e4:	89a3      	ldrh	r3, [r4, #12]
 80064e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80064ea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80064ee:	81a3      	strh	r3, [r4, #12]
 80064f0:	4632      	mov	r2, r6
 80064f2:	463b      	mov	r3, r7
 80064f4:	4628      	mov	r0, r5
 80064f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80064fa:	f000 b817 	b.w	800652c <_write_r>

080064fe <__sseek>:
 80064fe:	b510      	push	{r4, lr}
 8006500:	460c      	mov	r4, r1
 8006502:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006506:	f000 f855 	bl	80065b4 <_lseek_r>
 800650a:	1c43      	adds	r3, r0, #1
 800650c:	89a3      	ldrh	r3, [r4, #12]
 800650e:	bf15      	itete	ne
 8006510:	6560      	strne	r0, [r4, #84]	; 0x54
 8006512:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006516:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800651a:	81a3      	strheq	r3, [r4, #12]
 800651c:	bf18      	it	ne
 800651e:	81a3      	strhne	r3, [r4, #12]
 8006520:	bd10      	pop	{r4, pc}

08006522 <__sclose>:
 8006522:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006526:	f000 b813 	b.w	8006550 <_close_r>
	...

0800652c <_write_r>:
 800652c:	b538      	push	{r3, r4, r5, lr}
 800652e:	4d07      	ldr	r5, [pc, #28]	; (800654c <_write_r+0x20>)
 8006530:	4604      	mov	r4, r0
 8006532:	4608      	mov	r0, r1
 8006534:	4611      	mov	r1, r2
 8006536:	2200      	movs	r2, #0
 8006538:	602a      	str	r2, [r5, #0]
 800653a:	461a      	mov	r2, r3
 800653c:	f7fc fa65 	bl	8002a0a <_write>
 8006540:	1c43      	adds	r3, r0, #1
 8006542:	d102      	bne.n	800654a <_write_r+0x1e>
 8006544:	682b      	ldr	r3, [r5, #0]
 8006546:	b103      	cbz	r3, 800654a <_write_r+0x1e>
 8006548:	6023      	str	r3, [r4, #0]
 800654a:	bd38      	pop	{r3, r4, r5, pc}
 800654c:	20002eac 	.word	0x20002eac

08006550 <_close_r>:
 8006550:	b538      	push	{r3, r4, r5, lr}
 8006552:	4d06      	ldr	r5, [pc, #24]	; (800656c <_close_r+0x1c>)
 8006554:	2300      	movs	r3, #0
 8006556:	4604      	mov	r4, r0
 8006558:	4608      	mov	r0, r1
 800655a:	602b      	str	r3, [r5, #0]
 800655c:	f7fc fa71 	bl	8002a42 <_close>
 8006560:	1c43      	adds	r3, r0, #1
 8006562:	d102      	bne.n	800656a <_close_r+0x1a>
 8006564:	682b      	ldr	r3, [r5, #0]
 8006566:	b103      	cbz	r3, 800656a <_close_r+0x1a>
 8006568:	6023      	str	r3, [r4, #0]
 800656a:	bd38      	pop	{r3, r4, r5, pc}
 800656c:	20002eac 	.word	0x20002eac

08006570 <_fstat_r>:
 8006570:	b538      	push	{r3, r4, r5, lr}
 8006572:	4d07      	ldr	r5, [pc, #28]	; (8006590 <_fstat_r+0x20>)
 8006574:	2300      	movs	r3, #0
 8006576:	4604      	mov	r4, r0
 8006578:	4608      	mov	r0, r1
 800657a:	4611      	mov	r1, r2
 800657c:	602b      	str	r3, [r5, #0]
 800657e:	f7fc fa6c 	bl	8002a5a <_fstat>
 8006582:	1c43      	adds	r3, r0, #1
 8006584:	d102      	bne.n	800658c <_fstat_r+0x1c>
 8006586:	682b      	ldr	r3, [r5, #0]
 8006588:	b103      	cbz	r3, 800658c <_fstat_r+0x1c>
 800658a:	6023      	str	r3, [r4, #0]
 800658c:	bd38      	pop	{r3, r4, r5, pc}
 800658e:	bf00      	nop
 8006590:	20002eac 	.word	0x20002eac

08006594 <_isatty_r>:
 8006594:	b538      	push	{r3, r4, r5, lr}
 8006596:	4d06      	ldr	r5, [pc, #24]	; (80065b0 <_isatty_r+0x1c>)
 8006598:	2300      	movs	r3, #0
 800659a:	4604      	mov	r4, r0
 800659c:	4608      	mov	r0, r1
 800659e:	602b      	str	r3, [r5, #0]
 80065a0:	f7fc fa6b 	bl	8002a7a <_isatty>
 80065a4:	1c43      	adds	r3, r0, #1
 80065a6:	d102      	bne.n	80065ae <_isatty_r+0x1a>
 80065a8:	682b      	ldr	r3, [r5, #0]
 80065aa:	b103      	cbz	r3, 80065ae <_isatty_r+0x1a>
 80065ac:	6023      	str	r3, [r4, #0]
 80065ae:	bd38      	pop	{r3, r4, r5, pc}
 80065b0:	20002eac 	.word	0x20002eac

080065b4 <_lseek_r>:
 80065b4:	b538      	push	{r3, r4, r5, lr}
 80065b6:	4d07      	ldr	r5, [pc, #28]	; (80065d4 <_lseek_r+0x20>)
 80065b8:	4604      	mov	r4, r0
 80065ba:	4608      	mov	r0, r1
 80065bc:	4611      	mov	r1, r2
 80065be:	2200      	movs	r2, #0
 80065c0:	602a      	str	r2, [r5, #0]
 80065c2:	461a      	mov	r2, r3
 80065c4:	f7fc fa64 	bl	8002a90 <_lseek>
 80065c8:	1c43      	adds	r3, r0, #1
 80065ca:	d102      	bne.n	80065d2 <_lseek_r+0x1e>
 80065cc:	682b      	ldr	r3, [r5, #0]
 80065ce:	b103      	cbz	r3, 80065d2 <_lseek_r+0x1e>
 80065d0:	6023      	str	r3, [r4, #0]
 80065d2:	bd38      	pop	{r3, r4, r5, pc}
 80065d4:	20002eac 	.word	0x20002eac

080065d8 <__malloc_lock>:
 80065d8:	4801      	ldr	r0, [pc, #4]	; (80065e0 <__malloc_lock+0x8>)
 80065da:	f7ff bb1d 	b.w	8005c18 <__retarget_lock_acquire_recursive>
 80065de:	bf00      	nop
 80065e0:	20002ea0 	.word	0x20002ea0

080065e4 <__malloc_unlock>:
 80065e4:	4801      	ldr	r0, [pc, #4]	; (80065ec <__malloc_unlock+0x8>)
 80065e6:	f7ff bb18 	b.w	8005c1a <__retarget_lock_release_recursive>
 80065ea:	bf00      	nop
 80065ec:	20002ea0 	.word	0x20002ea0

080065f0 <_read_r>:
 80065f0:	b538      	push	{r3, r4, r5, lr}
 80065f2:	4d07      	ldr	r5, [pc, #28]	; (8006610 <_read_r+0x20>)
 80065f4:	4604      	mov	r4, r0
 80065f6:	4608      	mov	r0, r1
 80065f8:	4611      	mov	r1, r2
 80065fa:	2200      	movs	r2, #0
 80065fc:	602a      	str	r2, [r5, #0]
 80065fe:	461a      	mov	r2, r3
 8006600:	f7fc f9e6 	bl	80029d0 <_read>
 8006604:	1c43      	adds	r3, r0, #1
 8006606:	d102      	bne.n	800660e <_read_r+0x1e>
 8006608:	682b      	ldr	r3, [r5, #0]
 800660a:	b103      	cbz	r3, 800660e <_read_r+0x1e>
 800660c:	6023      	str	r3, [r4, #0]
 800660e:	bd38      	pop	{r3, r4, r5, pc}
 8006610:	20002eac 	.word	0x20002eac

08006614 <_init>:
 8006614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006616:	bf00      	nop
 8006618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800661a:	bc08      	pop	{r3}
 800661c:	469e      	mov	lr, r3
 800661e:	4770      	bx	lr

08006620 <_fini>:
 8006620:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006622:	bf00      	nop
 8006624:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006626:	bc08      	pop	{r3}
 8006628:	469e      	mov	lr, r3
 800662a:	4770      	bx	lr
