
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/DATA/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v
Parsing SystemVerilog input from `/home/zhigang/DATA/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v' to AST representation.
Generating RTLIL representation for module `\wrapper_norm'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: wrapper_norm        
Automatically selected wrapper_norm as design top module.

2.2. Analyzing design hierarchy..
Top module:  \wrapper_norm

2.3. Analyzing design hierarchy..
Top module:  \wrapper_norm
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v:27$1 in module wrapper_norm.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 4 redundant assignments.
Promoted 5 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\wrapper_norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v:27$1'.
     1/4: $0\addin_2[15:0]
     2/4: $0\addin_1[15:0]
     3/4: $0\din_2_reg[15:0]
     4/4: $0\din_1_reg[15:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\wrapper_norm.\din_1_reg' using process `\wrapper_norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v:27$1'.
  created $dff cell `$procdff$21' with positive edge clock.
Creating register for signal `\wrapper_norm.\din_2_reg' using process `\wrapper_norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v:27$1'.
  created $dff cell `$procdff$22' with positive edge clock.
Creating register for signal `\wrapper_norm.\din_1_tmp1' using process `\wrapper_norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v:27$1'.
  created $dff cell `$procdff$23' with positive edge clock.
Creating register for signal `\wrapper_norm.\din_2_tmp1' using process `\wrapper_norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v:27$1'.
  created $dff cell `$procdff$24' with positive edge clock.
Creating register for signal `\wrapper_norm.\din_1_tmp2' using process `\wrapper_norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v:27$1'.
  created $dff cell `$procdff$25' with positive edge clock.
Creating register for signal `\wrapper_norm.\din_2_tmp2' using process `\wrapper_norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v:27$1'.
  created $dff cell `$procdff$26' with positive edge clock.
Creating register for signal `\wrapper_norm.\addin_1' using process `\wrapper_norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v:27$1'.
  created $dff cell `$procdff$27' with positive edge clock.
Creating register for signal `\wrapper_norm.\addin_2' using process `\wrapper_norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v:27$1'.
  created $dff cell `$procdff$28' with positive edge clock.
Creating register for signal `\wrapper_norm.\add_out' using process `\wrapper_norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v:27$1'.
  created $dff cell `$procdff$29' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\wrapper_norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v:27$1'.
Removing empty process `wrapper_norm.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v:27$1'.
Cleaned up 3 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_norm.
<suppressed ~5 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_norm.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_norm'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$13: \din_1_reg -> { 1'0 \din_1_reg [14:0] }
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_norm.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_norm'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$21 ($dff) from module wrapper_norm (D = \din_1, Q = \din_1_reg).
Adding EN signal on $procdff$22 ($dff) from module wrapper_norm (D = \din_2, Q = \din_2_reg).
Adding SRST signal on $procdff$27 ($dff) from module wrapper_norm (D = $sub$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/stereovision1_submodules/wrapper_norm.v:49$4_Y [15], Q = \addin_1 [15], rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_norm..
Removed 4 unused cells and 18 unused wires.
<suppressed ~5 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_norm.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \wrapper_norm..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~2 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \wrapper_norm.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\wrapper_norm'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \wrapper_norm..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module wrapper_norm.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== wrapper_norm ===

   Number of wires:                 21
   Number of wire bits:            292
   Number of public wires:          15
   Number of public wire bits:     195
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $add                            2
     $dff                            7
     $dffe                           2
     $mux                            2
     $sdff                           1
     $sub                            2
     my_wrapper_divider              2

End of script. Logfile hash: 697415ad9b, CPU: user 0.02s system 0.00s, MEM: 11.49 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 39% 4x opt_expr (0 sec), 19% 2x read_verilog (0 sec), ...
