// Seed: 3343704965
module module_0;
  wire id_2;
  wire id_3;
endmodule
module module_0 (
    id_1,
    module_1,
    id_2
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4 = id_4;
  always @(id_1 or id_2) begin
    #1 id_3 = 1;
    cover (1'd0);
  end
  module_0();
  always_comb @(1) begin
    id_3 <= 1;
  end
  assign {(1), 1} = "";
  always id_2 <= 1'b0;
  assign id_3 = 1;
endmodule
