ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1


   1              		.cpu cortex-m0
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 0
  10              		.eabi_attribute 18, 4
  11              		.file	"lz4.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.LZ4_isAligned,"ax",%progbits
  16              		.align	1
  17              		.arch armv6s-m
  18              		.syntax unified
  19              		.code	16
  20              		.thumb_func
  21              		.fpu softvfp
  23              	LZ4_isAligned:
  24              	.LVL0:
  25              	.LFB0:
  26              		.file 1 "Core/Src/lz4.c"
   1:Core/Src/lz4.c **** /*
   2:Core/Src/lz4.c ****    LZ4 - Fast LZ compression algorithm
   3:Core/Src/lz4.c ****    Copyright (C) 2011-2020, Yann Collet.
   4:Core/Src/lz4.c **** 
   5:Core/Src/lz4.c ****    BSD 2-Clause License (http://www.opensource.org/licenses/bsd-license.php)
   6:Core/Src/lz4.c **** 
   7:Core/Src/lz4.c ****    Redistribution and use in source and binary forms, with or without
   8:Core/Src/lz4.c ****    modification, are permitted provided that the following conditions are
   9:Core/Src/lz4.c ****    met:
  10:Core/Src/lz4.c **** 
  11:Core/Src/lz4.c ****        * Redistributions of source code must retain the above copyright
  12:Core/Src/lz4.c ****    notice, this list of conditions and the following disclaimer.
  13:Core/Src/lz4.c ****        * Redistributions in binary form must reproduce the above
  14:Core/Src/lz4.c ****    copyright notice, this list of conditions and the following disclaimer
  15:Core/Src/lz4.c ****    in the documentation and/or other materials provided with the
  16:Core/Src/lz4.c ****    distribution.
  17:Core/Src/lz4.c **** 
  18:Core/Src/lz4.c ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
  19:Core/Src/lz4.c ****    "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
  20:Core/Src/lz4.c ****    LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
  21:Core/Src/lz4.c ****    A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
  22:Core/Src/lz4.c ****    OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
  23:Core/Src/lz4.c ****    SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
  24:Core/Src/lz4.c ****    LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
  25:Core/Src/lz4.c ****    DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
  26:Core/Src/lz4.c ****    THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
  27:Core/Src/lz4.c ****    (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  28:Core/Src/lz4.c ****    OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  29:Core/Src/lz4.c **** 
  30:Core/Src/lz4.c ****    You can contact the author at :
  31:Core/Src/lz4.c ****     - LZ4 homepage : http://www.lz4.org
  32:Core/Src/lz4.c ****     - LZ4 source repository : https://github.com/lz4/lz4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 2


  33:Core/Src/lz4.c **** */
  34:Core/Src/lz4.c **** 
  35:Core/Src/lz4.c **** /*-************************************
  36:Core/Src/lz4.c **** *  Tuning parameters
  37:Core/Src/lz4.c **** **************************************/
  38:Core/Src/lz4.c **** /*
  39:Core/Src/lz4.c ****  * LZ4_HEAPMODE :
  40:Core/Src/lz4.c ****  * Select how default compression functions will allocate memory for their hash table,
  41:Core/Src/lz4.c ****  * in memory stack (0:default, fastest), or in memory heap (1:requires malloc()).
  42:Core/Src/lz4.c ****  */
  43:Core/Src/lz4.c **** #ifndef LZ4_HEAPMODE
  44:Core/Src/lz4.c **** #  define LZ4_HEAPMODE 0
  45:Core/Src/lz4.c **** #endif
  46:Core/Src/lz4.c **** 
  47:Core/Src/lz4.c **** /*
  48:Core/Src/lz4.c ****  * LZ4_ACCELERATION_DEFAULT :
  49:Core/Src/lz4.c ****  * Select "acceleration" for LZ4_compress_fast() when parameter value <= 0
  50:Core/Src/lz4.c ****  */
  51:Core/Src/lz4.c **** #define LZ4_ACCELERATION_DEFAULT 1
  52:Core/Src/lz4.c **** /*
  53:Core/Src/lz4.c ****  * LZ4_ACCELERATION_MAX :
  54:Core/Src/lz4.c ****  * Any "acceleration" value higher than this threshold
  55:Core/Src/lz4.c ****  * get treated as LZ4_ACCELERATION_MAX instead (fix #876)
  56:Core/Src/lz4.c ****  */
  57:Core/Src/lz4.c **** #define LZ4_ACCELERATION_MAX 65537
  58:Core/Src/lz4.c **** 
  59:Core/Src/lz4.c **** 
  60:Core/Src/lz4.c **** /*-************************************
  61:Core/Src/lz4.c **** *  CPU Feature Detection
  62:Core/Src/lz4.c **** **************************************/
  63:Core/Src/lz4.c **** /* LZ4_FORCE_MEMORY_ACCESS
  64:Core/Src/lz4.c ****  * By default, access to unaligned memory is controlled by `memcpy()`, which is safe and portable.
  65:Core/Src/lz4.c ****  * Unfortunately, on some target/compiler combinations, the generated assembly is sub-optimal.
  66:Core/Src/lz4.c ****  * The below switch allow to select different access method for improved performance.
  67:Core/Src/lz4.c ****  * Method 0 (default) : use `memcpy()`. Safe and portable.
  68:Core/Src/lz4.c ****  * Method 1 : `__packed` statement. It depends on compiler extension (ie, not portable).
  69:Core/Src/lz4.c ****  *            This method is safe if your compiler supports it, and *generally* as fast or faster t
  70:Core/Src/lz4.c ****  * Method 2 : direct access. This method is portable but violate C standard.
  71:Core/Src/lz4.c ****  *            It can generate buggy code on targets which assembly generation depends on alignment.
  72:Core/Src/lz4.c ****  *            But in some circumstances, it's the only known way to get the most performance (ie GC
  73:Core/Src/lz4.c ****  * See https://fastcompression.blogspot.fr/2015/08/accessing-unaligned-memory.html for details.
  74:Core/Src/lz4.c ****  * Prefer these methods in priority order (0 > 1 > 2)
  75:Core/Src/lz4.c ****  */
  76:Core/Src/lz4.c **** #ifndef LZ4_FORCE_MEMORY_ACCESS   /* can be defined externally */
  77:Core/Src/lz4.c **** #  if defined(__GNUC__) && \
  78:Core/Src/lz4.c ****   ( defined(__ARM_ARCH_6__) || defined(__ARM_ARCH_6J__) || defined(__ARM_ARCH_6K__) \
  79:Core/Src/lz4.c ****   || defined(__ARM_ARCH_6Z__) || defined(__ARM_ARCH_6ZK__) || defined(__ARM_ARCH_6T2__) )
  80:Core/Src/lz4.c **** #    define LZ4_FORCE_MEMORY_ACCESS 2
  81:Core/Src/lz4.c **** #  elif (defined(__INTEL_COMPILER) && !defined(_WIN32)) || defined(__GNUC__)
  82:Core/Src/lz4.c **** #    define LZ4_FORCE_MEMORY_ACCESS 1
  83:Core/Src/lz4.c **** #  endif
  84:Core/Src/lz4.c **** #endif
  85:Core/Src/lz4.c **** 
  86:Core/Src/lz4.c **** /*
  87:Core/Src/lz4.c ****  * LZ4_FORCE_SW_BITCOUNT
  88:Core/Src/lz4.c ****  * Define this parameter if your target system or compiler does not support hardware bit count
  89:Core/Src/lz4.c ****  */
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 3


  90:Core/Src/lz4.c **** #if defined(_MSC_VER) && defined(_WIN32_WCE)   /* Visual Studio for WinCE doesn't support Hardware 
  91:Core/Src/lz4.c **** #  undef  LZ4_FORCE_SW_BITCOUNT  /* avoid double def */
  92:Core/Src/lz4.c **** #  define LZ4_FORCE_SW_BITCOUNT
  93:Core/Src/lz4.c **** #endif
  94:Core/Src/lz4.c **** 
  95:Core/Src/lz4.c **** 
  96:Core/Src/lz4.c **** 
  97:Core/Src/lz4.c **** /*-************************************
  98:Core/Src/lz4.c **** *  Dependency
  99:Core/Src/lz4.c **** **************************************/
 100:Core/Src/lz4.c **** /*
 101:Core/Src/lz4.c ****  * LZ4_SRC_INCLUDED:
 102:Core/Src/lz4.c ****  * Amalgamation flag, whether lz4.c is included
 103:Core/Src/lz4.c ****  */
 104:Core/Src/lz4.c **** #ifndef LZ4_SRC_INCLUDED
 105:Core/Src/lz4.c **** #  define LZ4_SRC_INCLUDED 1
 106:Core/Src/lz4.c **** #endif
 107:Core/Src/lz4.c **** 
 108:Core/Src/lz4.c **** #ifndef LZ4_STATIC_LINKING_ONLY
 109:Core/Src/lz4.c **** #define LZ4_STATIC_LINKING_ONLY
 110:Core/Src/lz4.c **** #endif
 111:Core/Src/lz4.c **** 
 112:Core/Src/lz4.c **** #ifndef LZ4_DISABLE_DEPRECATE_WARNINGS
 113:Core/Src/lz4.c **** #define LZ4_DISABLE_DEPRECATE_WARNINGS /* due to LZ4_decompress_safe_withPrefix64k */
 114:Core/Src/lz4.c **** #endif
 115:Core/Src/lz4.c **** 
 116:Core/Src/lz4.c **** #define LZ4_STATIC_LINKING_ONLY  /* LZ4_DISTANCE_MAX */
 117:Core/Src/lz4.c **** #include "lz4.h"
 118:Core/Src/lz4.c **** /* see also "memory routines" below */
 119:Core/Src/lz4.c **** 
 120:Core/Src/lz4.c **** 
 121:Core/Src/lz4.c **** /*-************************************
 122:Core/Src/lz4.c **** *  Compiler Options
 123:Core/Src/lz4.c **** **************************************/
 124:Core/Src/lz4.c **** #if defined(_MSC_VER) && (_MSC_VER >= 1400)  /* Visual Studio 2005+ */
 125:Core/Src/lz4.c **** #  include <intrin.h>               /* only present in VS2005+ */
 126:Core/Src/lz4.c **** #  pragma warning(disable : 4127)   /* disable: C4127: conditional expression is constant */
 127:Core/Src/lz4.c **** #  pragma warning(disable : 6237)   /* disable: C6237: conditional expression is always 0 */
 128:Core/Src/lz4.c **** #endif  /* _MSC_VER */
 129:Core/Src/lz4.c **** 
 130:Core/Src/lz4.c **** #ifndef LZ4_FORCE_INLINE
 131:Core/Src/lz4.c **** #  ifdef _MSC_VER    /* Visual Studio */
 132:Core/Src/lz4.c **** #    define LZ4_FORCE_INLINE static __forceinline
 133:Core/Src/lz4.c **** #  else
 134:Core/Src/lz4.c **** #    if defined (__cplusplus) || defined (__STDC_VERSION__) && __STDC_VERSION__ >= 199901L   /* C99
 135:Core/Src/lz4.c **** #      ifdef __GNUC__
 136:Core/Src/lz4.c **** #        define LZ4_FORCE_INLINE static inline __attribute__((always_inline))
 137:Core/Src/lz4.c **** #      else
 138:Core/Src/lz4.c **** #        define LZ4_FORCE_INLINE static inline
 139:Core/Src/lz4.c **** #      endif
 140:Core/Src/lz4.c **** #    else
 141:Core/Src/lz4.c **** #      define LZ4_FORCE_INLINE static
 142:Core/Src/lz4.c **** #    endif /* __STDC_VERSION__ */
 143:Core/Src/lz4.c **** #  endif  /* _MSC_VER */
 144:Core/Src/lz4.c **** #endif /* LZ4_FORCE_INLINE */
 145:Core/Src/lz4.c **** 
 146:Core/Src/lz4.c **** /* LZ4_FORCE_O2 and LZ4_FORCE_INLINE
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 4


 147:Core/Src/lz4.c ****  * gcc on ppc64le generates an unrolled SIMDized loop for LZ4_wildCopy8,
 148:Core/Src/lz4.c ****  * together with a simple 8-byte copy loop as a fall-back path.
 149:Core/Src/lz4.c ****  * However, this optimization hurts the decompression speed by >30%,
 150:Core/Src/lz4.c ****  * because the execution does not go to the optimized loop
 151:Core/Src/lz4.c ****  * for typical compressible data, and all of the preamble checks
 152:Core/Src/lz4.c ****  * before going to the fall-back path become useless overhead.
 153:Core/Src/lz4.c ****  * This optimization happens only with the -O3 flag, and -O2 generates
 154:Core/Src/lz4.c ****  * a simple 8-byte copy loop.
 155:Core/Src/lz4.c ****  * With gcc on ppc64le, all of the LZ4_decompress_* and LZ4_wildCopy8
 156:Core/Src/lz4.c ****  * functions are annotated with __attribute__((optimize("O2"))),
 157:Core/Src/lz4.c ****  * and also LZ4_wildCopy8 is forcibly inlined, so that the O2 attribute
 158:Core/Src/lz4.c ****  * of LZ4_wildCopy8 does not affect the compression speed.
 159:Core/Src/lz4.c ****  */
 160:Core/Src/lz4.c **** #if defined(__PPC64__) && defined(__LITTLE_ENDIAN__) && defined(__GNUC__) && !defined(__clang__)
 161:Core/Src/lz4.c **** #  define LZ4_FORCE_O2  __attribute__((optimize("O2")))
 162:Core/Src/lz4.c **** #  undef LZ4_FORCE_INLINE
 163:Core/Src/lz4.c **** #  define LZ4_FORCE_INLINE  static __inline __attribute__((optimize("O2"),always_inline))
 164:Core/Src/lz4.c **** #else
 165:Core/Src/lz4.c **** #  define LZ4_FORCE_O2
 166:Core/Src/lz4.c **** #endif
 167:Core/Src/lz4.c **** 
 168:Core/Src/lz4.c **** #if (defined(__GNUC__) && (__GNUC__ >= 3)) || (defined(__INTEL_COMPILER) && (__INTEL_COMPILER >= 80
 169:Core/Src/lz4.c **** #  define expect(expr,value)    (__builtin_expect ((expr),(value)) )
 170:Core/Src/lz4.c **** #else
 171:Core/Src/lz4.c **** #  define expect(expr,value)    (expr)
 172:Core/Src/lz4.c **** #endif
 173:Core/Src/lz4.c **** 
 174:Core/Src/lz4.c **** #ifndef likely
 175:Core/Src/lz4.c **** #define likely(expr)     expect((expr) != 0, 1)
 176:Core/Src/lz4.c **** #endif
 177:Core/Src/lz4.c **** #ifndef unlikely
 178:Core/Src/lz4.c **** #define unlikely(expr)   expect((expr) != 0, 0)
 179:Core/Src/lz4.c **** #endif
 180:Core/Src/lz4.c **** 
 181:Core/Src/lz4.c **** /* Should the alignment test prove unreliable, for some reason,
 182:Core/Src/lz4.c ****  * it can be disabled by setting LZ4_ALIGN_TEST to 0 */
 183:Core/Src/lz4.c **** #ifndef LZ4_ALIGN_TEST  /* can be externally provided */
 184:Core/Src/lz4.c **** # define LZ4_ALIGN_TEST 1
 185:Core/Src/lz4.c **** #endif
 186:Core/Src/lz4.c **** 
 187:Core/Src/lz4.c **** 
 188:Core/Src/lz4.c **** /*-************************************
 189:Core/Src/lz4.c **** *  Memory routines
 190:Core/Src/lz4.c **** **************************************/
 191:Core/Src/lz4.c **** 
 192:Core/Src/lz4.c **** /*! LZ4_STATIC_LINKING_ONLY_DISABLE_MEMORY_ALLOCATION :
 193:Core/Src/lz4.c ****  *  Disable relatively high-level LZ4/HC functions that use dynamic memory
 194:Core/Src/lz4.c ****  *  allocation functions (malloc(), calloc(), free()).
 195:Core/Src/lz4.c ****  *
 196:Core/Src/lz4.c ****  *  Note that this is a compile-time switch. And since it disables
 197:Core/Src/lz4.c ****  *  public/stable LZ4 v1 API functions, we don't recommend using this
 198:Core/Src/lz4.c ****  *  symbol to generate a library for distribution.
 199:Core/Src/lz4.c ****  *
 200:Core/Src/lz4.c ****  *  The following public functions are removed when this symbol is defined.
 201:Core/Src/lz4.c ****  *  - lz4   : LZ4_createStream, LZ4_freeStream,
 202:Core/Src/lz4.c ****  *            LZ4_createStreamDecode, LZ4_freeStreamDecode, LZ4_create (deprecated)
 203:Core/Src/lz4.c ****  *  - lz4hc : LZ4_createStreamHC, LZ4_freeStreamHC,
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 5


 204:Core/Src/lz4.c ****  *            LZ4_createHC (deprecated), LZ4_freeHC  (deprecated)
 205:Core/Src/lz4.c ****  *  - lz4frame, lz4file : All LZ4F_* functions
 206:Core/Src/lz4.c ****  */
 207:Core/Src/lz4.c **** #if defined(LZ4_STATIC_LINKING_ONLY_DISABLE_MEMORY_ALLOCATION)
 208:Core/Src/lz4.c **** #  define ALLOC(s)          lz4_error_memory_allocation_is_disabled
 209:Core/Src/lz4.c **** #  define ALLOC_AND_ZERO(s) lz4_error_memory_allocation_is_disabled
 210:Core/Src/lz4.c **** #  define FREEMEM(p)        lz4_error_memory_allocation_is_disabled
 211:Core/Src/lz4.c **** #elif defined(LZ4_USER_MEMORY_FUNCTIONS)
 212:Core/Src/lz4.c **** /* memory management functions can be customized by user project.
 213:Core/Src/lz4.c ****  * Below functions must exist somewhere in the Project
 214:Core/Src/lz4.c ****  * and be available at link time */
 215:Core/Src/lz4.c **** void* LZ4_malloc(size_t s);
 216:Core/Src/lz4.c **** void* LZ4_calloc(size_t n, size_t s);
 217:Core/Src/lz4.c **** void  LZ4_free(void* p);
 218:Core/Src/lz4.c **** # define ALLOC(s)          LZ4_malloc(s)
 219:Core/Src/lz4.c **** # define ALLOC_AND_ZERO(s) LZ4_calloc(1,s)
 220:Core/Src/lz4.c **** # define FREEMEM(p)        LZ4_free(p)
 221:Core/Src/lz4.c **** #else
 222:Core/Src/lz4.c **** # include <stdlib.h>   /* malloc, calloc, free */
 223:Core/Src/lz4.c **** # define ALLOC(s)          malloc(s)
 224:Core/Src/lz4.c **** # define ALLOC_AND_ZERO(s) calloc(1,s)
 225:Core/Src/lz4.c **** # define FREEMEM(p)        free(p)
 226:Core/Src/lz4.c **** #endif
 227:Core/Src/lz4.c **** 
 228:Core/Src/lz4.c **** #if ! LZ4_FREESTANDING
 229:Core/Src/lz4.c **** #  include <string.h>   /* memset, memcpy */
 230:Core/Src/lz4.c **** #endif
 231:Core/Src/lz4.c **** #if !defined(LZ4_memset)
 232:Core/Src/lz4.c **** #  define LZ4_memset(p,v,s) memset((p),(v),(s))
 233:Core/Src/lz4.c **** #endif
 234:Core/Src/lz4.c **** #define MEM_INIT(p,v,s)   LZ4_memset((p),(v),(s))
 235:Core/Src/lz4.c **** 
 236:Core/Src/lz4.c **** 
 237:Core/Src/lz4.c **** /*-************************************
 238:Core/Src/lz4.c **** *  Common Constants
 239:Core/Src/lz4.c **** **************************************/
 240:Core/Src/lz4.c **** #define MINMATCH 4
 241:Core/Src/lz4.c **** 
 242:Core/Src/lz4.c **** #define WILDCOPYLENGTH 8
 243:Core/Src/lz4.c **** #define LASTLITERALS   5   /* see ../doc/lz4_Block_format.md#parsing-restrictions */
 244:Core/Src/lz4.c **** #define MFLIMIT       12   /* see ../doc/lz4_Block_format.md#parsing-restrictions */
 245:Core/Src/lz4.c **** #define MATCH_SAFEGUARD_DISTANCE  ((2*WILDCOPYLENGTH) - MINMATCH)   /* ensure it's possible to writ
 246:Core/Src/lz4.c **** #define FASTLOOP_SAFE_DISTANCE 64
 247:Core/Src/lz4.c **** static const int LZ4_minLength = (MFLIMIT+1);
 248:Core/Src/lz4.c **** 
 249:Core/Src/lz4.c **** #define KB *(1 <<10)
 250:Core/Src/lz4.c **** #define MB *(1 <<20)
 251:Core/Src/lz4.c **** #define GB *(1U<<30)
 252:Core/Src/lz4.c **** 
 253:Core/Src/lz4.c **** #define LZ4_DISTANCE_ABSOLUTE_MAX 65535
 254:Core/Src/lz4.c **** #if (LZ4_DISTANCE_MAX > LZ4_DISTANCE_ABSOLUTE_MAX)   /* max supported by LZ4 format */
 255:Core/Src/lz4.c **** #  error "LZ4_DISTANCE_MAX is too big : must be <= 65535"
 256:Core/Src/lz4.c **** #endif
 257:Core/Src/lz4.c **** 
 258:Core/Src/lz4.c **** #define ML_BITS  4
 259:Core/Src/lz4.c **** #define ML_MASK  ((1U<<ML_BITS)-1)
 260:Core/Src/lz4.c **** #define RUN_BITS (8-ML_BITS)
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 6


 261:Core/Src/lz4.c **** #define RUN_MASK ((1U<<RUN_BITS)-1)
 262:Core/Src/lz4.c **** 
 263:Core/Src/lz4.c **** 
 264:Core/Src/lz4.c **** /*-************************************
 265:Core/Src/lz4.c **** *  Error detection
 266:Core/Src/lz4.c **** **************************************/
 267:Core/Src/lz4.c **** #if defined(LZ4_DEBUG) && (LZ4_DEBUG>=1)
 268:Core/Src/lz4.c **** #  include <assert.h>
 269:Core/Src/lz4.c **** #else
 270:Core/Src/lz4.c **** #  ifndef assert
 271:Core/Src/lz4.c **** #    define assert(condition) ((void)0)
 272:Core/Src/lz4.c **** #  endif
 273:Core/Src/lz4.c **** #endif
 274:Core/Src/lz4.c **** 
 275:Core/Src/lz4.c **** #define LZ4_STATIC_ASSERT(c)   { enum { LZ4_static_assert = 1/(int)(!!(c)) }; }   /* use after vari
 276:Core/Src/lz4.c **** 
 277:Core/Src/lz4.c **** #if defined(LZ4_DEBUG) && (LZ4_DEBUG>=2)
 278:Core/Src/lz4.c **** #  include <stdio.h>
 279:Core/Src/lz4.c ****    static int g_debuglog_enable = 1;
 280:Core/Src/lz4.c **** #  define DEBUGLOG(l, ...) {                          \
 281:Core/Src/lz4.c ****         if ((g_debuglog_enable) && (l<=LZ4_DEBUG)) {  \
 282:Core/Src/lz4.c ****             fprintf(stderr, __FILE__  " %i: ", __LINE__); \
 283:Core/Src/lz4.c ****             fprintf(stderr, __VA_ARGS__);             \
 284:Core/Src/lz4.c ****             fprintf(stderr, " \n");                   \
 285:Core/Src/lz4.c ****     }   }
 286:Core/Src/lz4.c **** #else
 287:Core/Src/lz4.c **** #  define DEBUGLOG(l, ...) {}    /* disabled */
 288:Core/Src/lz4.c **** #endif
 289:Core/Src/lz4.c **** 
 290:Core/Src/lz4.c **** static int LZ4_isAligned(const void* ptr, size_t alignment)
 291:Core/Src/lz4.c **** {
  27              		.loc 1 291 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 292:Core/Src/lz4.c ****     return ((size_t)ptr & (alignment -1)) == 0;
  32              		.loc 1 292 5 view .LVU1
  33              		.loc 1 292 38 is_stmt 0 view .LVU2
  34 0000 0139     		subs	r1, r1, #1
  35              	.LVL1:
  36              		.loc 1 292 25 view .LVU3
  37 0002 0840     		ands	r0, r1
  38              	.LVL2:
  39              		.loc 1 292 43 view .LVU4
  40 0004 4342     		rsbs	r3, r0, #0
  41 0006 5841     		adcs	r0, r0, r3
 293:Core/Src/lz4.c **** }
  42              		.loc 1 293 1 view .LVU5
  43              		@ sp needed
  44 0008 7047     		bx	lr
  45              		.cfi_endproc
  46              	.LFE0:
  48              		.section	.text.LZ4_isLittleEndian,"ax",%progbits
  49              		.align	1
  50              		.syntax unified
  51              		.code	16
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 7


  52              		.thumb_func
  53              		.fpu softvfp
  55              	LZ4_isLittleEndian:
  56              	.LFB1:
 294:Core/Src/lz4.c **** 
 295:Core/Src/lz4.c **** 
 296:Core/Src/lz4.c **** /*-************************************
 297:Core/Src/lz4.c **** *  Types
 298:Core/Src/lz4.c **** **************************************/
 299:Core/Src/lz4.c **** #include <limits.h>
 300:Core/Src/lz4.c **** #if defined(__cplusplus) || (defined (__STDC_VERSION__) && (__STDC_VERSION__ >= 199901L) /* C99 */)
 301:Core/Src/lz4.c **** # include <stdint.h>
 302:Core/Src/lz4.c ****   typedef  uint8_t BYTE;
 303:Core/Src/lz4.c ****   typedef uint16_t U16;
 304:Core/Src/lz4.c ****   typedef uint32_t U32;
 305:Core/Src/lz4.c ****   typedef  int32_t S32;
 306:Core/Src/lz4.c ****   typedef uint64_t U64;
 307:Core/Src/lz4.c ****   typedef uintptr_t uptrval;
 308:Core/Src/lz4.c **** #else
 309:Core/Src/lz4.c **** # if UINT_MAX != 4294967295UL
 310:Core/Src/lz4.c **** #   error "LZ4 code (when not C++ or C99) assumes that sizeof(int) == 4"
 311:Core/Src/lz4.c **** # endif
 312:Core/Src/lz4.c ****   typedef unsigned char       BYTE;
 313:Core/Src/lz4.c ****   typedef unsigned short      U16;
 314:Core/Src/lz4.c ****   typedef unsigned int        U32;
 315:Core/Src/lz4.c ****   typedef   signed int        S32;
 316:Core/Src/lz4.c ****   typedef unsigned long long  U64;
 317:Core/Src/lz4.c ****   typedef size_t              uptrval;   /* generally true, except OpenVMS-64 */
 318:Core/Src/lz4.c **** #endif
 319:Core/Src/lz4.c **** 
 320:Core/Src/lz4.c **** #if defined(__x86_64__)
 321:Core/Src/lz4.c ****   typedef U64    reg_t;   /* 64-bits in x32 mode */
 322:Core/Src/lz4.c **** #else
 323:Core/Src/lz4.c ****   typedef size_t reg_t;   /* 32-bits in x32 mode */
 324:Core/Src/lz4.c **** #endif
 325:Core/Src/lz4.c **** 
 326:Core/Src/lz4.c **** typedef enum {
 327:Core/Src/lz4.c ****     notLimited = 0,
 328:Core/Src/lz4.c ****     limitedOutput = 1,
 329:Core/Src/lz4.c ****     fillOutput = 2
 330:Core/Src/lz4.c **** } limitedOutput_directive;
 331:Core/Src/lz4.c **** 
 332:Core/Src/lz4.c **** 
 333:Core/Src/lz4.c **** /*-************************************
 334:Core/Src/lz4.c **** *  Reading and writing into memory
 335:Core/Src/lz4.c **** **************************************/
 336:Core/Src/lz4.c **** 
 337:Core/Src/lz4.c **** /**
 338:Core/Src/lz4.c ****  * LZ4 relies on memcpy with a constant size being inlined. In freestanding
 339:Core/Src/lz4.c ****  * environments, the compiler can't assume the implementation of memcpy() is
 340:Core/Src/lz4.c ****  * standard compliant, so it can't apply its specialized memcpy() inlining
 341:Core/Src/lz4.c ****  * logic. When possible, use __builtin_memcpy() to tell the compiler to analyze
 342:Core/Src/lz4.c ****  * memcpy() as if it were standard compliant, so it can inline it in freestanding
 343:Core/Src/lz4.c ****  * environments. This is needed when decompressing the Linux Kernel, for example.
 344:Core/Src/lz4.c ****  */
 345:Core/Src/lz4.c **** #if !defined(LZ4_memcpy)
 346:Core/Src/lz4.c **** #  if defined(__GNUC__) && (__GNUC__ >= 4)
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 8


 347:Core/Src/lz4.c **** #    define LZ4_memcpy(dst, src, size) __builtin_memcpy(dst, src, size)
 348:Core/Src/lz4.c **** #  else
 349:Core/Src/lz4.c **** #    define LZ4_memcpy(dst, src, size) memcpy(dst, src, size)
 350:Core/Src/lz4.c **** #  endif
 351:Core/Src/lz4.c **** #endif
 352:Core/Src/lz4.c **** 
 353:Core/Src/lz4.c **** #if !defined(LZ4_memmove)
 354:Core/Src/lz4.c **** #  if defined(__GNUC__) && (__GNUC__ >= 4)
 355:Core/Src/lz4.c **** #    define LZ4_memmove __builtin_memmove
 356:Core/Src/lz4.c **** #  else
 357:Core/Src/lz4.c **** #    define LZ4_memmove memmove
 358:Core/Src/lz4.c **** #  endif
 359:Core/Src/lz4.c **** #endif
 360:Core/Src/lz4.c **** 
 361:Core/Src/lz4.c **** static unsigned LZ4_isLittleEndian(void)
 362:Core/Src/lz4.c **** {
  57              		.loc 1 362 1 is_stmt 1 view -0
  58              		.cfi_startproc
  59              		@ args = 0, pretend = 0, frame = 0
  60              		@ frame_needed = 0, uses_anonymous_args = 0
  61              		@ link register save eliminated.
 363:Core/Src/lz4.c ****     const union { U32 u; BYTE c[4]; } one = { 1 };   /* don't use static : performance detrimental 
  62              		.loc 1 363 5 view .LVU7
 364:Core/Src/lz4.c ****     return one.c[0];
  63              		.loc 1 364 5 view .LVU8
 365:Core/Src/lz4.c **** }
  64              		.loc 1 365 1 is_stmt 0 view .LVU9
  65 0000 0120     		movs	r0, #1
  66              		@ sp needed
  67 0002 7047     		bx	lr
  68              		.cfi_endproc
  69              	.LFE1:
  71              		.section	.text.LZ4_read16,"ax",%progbits
  72              		.align	1
  73              		.syntax unified
  74              		.code	16
  75              		.thumb_func
  76              		.fpu softvfp
  78              	LZ4_read16:
  79              	.LVL3:
  80              	.LFB2:
 366:Core/Src/lz4.c **** 
 367:Core/Src/lz4.c **** 
 368:Core/Src/lz4.c **** #if defined(LZ4_FORCE_MEMORY_ACCESS) && (LZ4_FORCE_MEMORY_ACCESS==2)
 369:Core/Src/lz4.c **** /* lie to the compiler about data alignment; use with caution */
 370:Core/Src/lz4.c **** 
 371:Core/Src/lz4.c **** static U16 LZ4_read16(const void* memPtr) { return *(const U16*) memPtr; }
 372:Core/Src/lz4.c **** static U32 LZ4_read32(const void* memPtr) { return *(const U32*) memPtr; }
 373:Core/Src/lz4.c **** static reg_t LZ4_read_ARCH(const void* memPtr) { return *(const reg_t*) memPtr; }
 374:Core/Src/lz4.c **** 
 375:Core/Src/lz4.c **** static void LZ4_write16(void* memPtr, U16 value) { *(U16*)memPtr = value; }
 376:Core/Src/lz4.c **** static void LZ4_write32(void* memPtr, U32 value) { *(U32*)memPtr = value; }
 377:Core/Src/lz4.c **** 
 378:Core/Src/lz4.c **** #elif defined(LZ4_FORCE_MEMORY_ACCESS) && (LZ4_FORCE_MEMORY_ACCESS==1)
 379:Core/Src/lz4.c **** 
 380:Core/Src/lz4.c **** /* __pack instructions are safer, but compiler specific, hence potentially problematic for some com
 381:Core/Src/lz4.c **** /* currently only defined for gcc and icc */
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 9


 382:Core/Src/lz4.c **** typedef struct { U16 u16; } __attribute__((packed)) LZ4_unalign16;
 383:Core/Src/lz4.c **** typedef struct { U32 u32; } __attribute__((packed)) LZ4_unalign32;
 384:Core/Src/lz4.c **** typedef struct { reg_t uArch; } __attribute__((packed)) LZ4_unalignST;
 385:Core/Src/lz4.c **** 
 386:Core/Src/lz4.c **** static U16 LZ4_read16(const void* ptr) { return ((const LZ4_unalign16*)ptr)->u16; }
  81              		.loc 1 386 40 is_stmt 1 view -0
  82              		.cfi_startproc
  83              		@ args = 0, pretend = 0, frame = 0
  84              		@ frame_needed = 0, uses_anonymous_args = 0
  85              		@ link register save eliminated.
  86              		.loc 1 386 42 view .LVU11
  87              		.loc 1 386 76 is_stmt 0 view .LVU12
  88 0000 0378     		ldrb	r3, [r0]
  89 0002 4078     		ldrb	r0, [r0, #1]
  90              	.LVL4:
  91              		.loc 1 386 76 view .LVU13
  92 0004 0002     		lsls	r0, r0, #8
  93 0006 1843     		orrs	r0, r3
  94              		.loc 1 386 83 view .LVU14
  95              		@ sp needed
  96 0008 7047     		bx	lr
  97              		.cfi_endproc
  98              	.LFE2:
 100              		.section	.text.LZ4_read32,"ax",%progbits
 101              		.align	1
 102              		.syntax unified
 103              		.code	16
 104              		.thumb_func
 105              		.fpu softvfp
 107              	LZ4_read32:
 108              	.LVL5:
 109              	.LFB3:
 387:Core/Src/lz4.c **** static U32 LZ4_read32(const void* ptr) { return ((const LZ4_unalign32*)ptr)->u32; }
 110              		.loc 1 387 40 is_stmt 1 view -0
 111              		.cfi_startproc
 112              		@ args = 0, pretend = 0, frame = 0
 113              		@ frame_needed = 0, uses_anonymous_args = 0
 114              		@ link register save eliminated.
 115              		.loc 1 387 42 view .LVU16
 116              		.loc 1 387 76 is_stmt 0 view .LVU17
 117 0000 0178     		ldrb	r1, [r0]
 118 0002 4278     		ldrb	r2, [r0, #1]
 119 0004 1202     		lsls	r2, r2, #8
 120 0006 1143     		orrs	r1, r2
 121 0008 8378     		ldrb	r3, [r0, #2]
 122 000a 1B04     		lsls	r3, r3, #16
 123 000c 0B43     		orrs	r3, r1
 124 000e C078     		ldrb	r0, [r0, #3]
 125              	.LVL6:
 126              		.loc 1 387 76 view .LVU18
 127 0010 0006     		lsls	r0, r0, #24
 128 0012 1843     		orrs	r0, r3
 129              		.loc 1 387 83 view .LVU19
 130              		@ sp needed
 131 0014 7047     		bx	lr
 132              		.cfi_endproc
 133              	.LFE3:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 10


 135              		.section	.text.LZ4_read_ARCH,"ax",%progbits
 136              		.align	1
 137              		.syntax unified
 138              		.code	16
 139              		.thumb_func
 140              		.fpu softvfp
 142              	LZ4_read_ARCH:
 143              	.LVL7:
 144              	.LFB4:
 388:Core/Src/lz4.c **** static reg_t LZ4_read_ARCH(const void* ptr) { return ((const LZ4_unalignST*)ptr)->uArch; }
 145              		.loc 1 388 45 is_stmt 1 view -0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149              		@ link register save eliminated.
 150              		.loc 1 388 47 view .LVU21
 151              		.loc 1 388 81 is_stmt 0 view .LVU22
 152 0000 0178     		ldrb	r1, [r0]
 153 0002 4278     		ldrb	r2, [r0, #1]
 154 0004 1202     		lsls	r2, r2, #8
 155 0006 1143     		orrs	r1, r2
 156 0008 8378     		ldrb	r3, [r0, #2]
 157 000a 1B04     		lsls	r3, r3, #16
 158 000c 0B43     		orrs	r3, r1
 159 000e C078     		ldrb	r0, [r0, #3]
 160              	.LVL8:
 161              		.loc 1 388 81 view .LVU23
 162 0010 0006     		lsls	r0, r0, #24
 163 0012 1843     		orrs	r0, r3
 164              		.loc 1 388 90 view .LVU24
 165              		@ sp needed
 166 0014 7047     		bx	lr
 167              		.cfi_endproc
 168              	.LFE4:
 170              		.section	.text.LZ4_write16,"ax",%progbits
 171              		.align	1
 172              		.syntax unified
 173              		.code	16
 174              		.thumb_func
 175              		.fpu softvfp
 177              	LZ4_write16:
 178              	.LVL9:
 179              	.LFB5:
 389:Core/Src/lz4.c **** 
 390:Core/Src/lz4.c **** static void LZ4_write16(void* memPtr, U16 value) { ((LZ4_unalign16*)memPtr)->u16 = value; }
 180              		.loc 1 390 50 is_stmt 1 view -0
 181              		.cfi_startproc
 182              		@ args = 0, pretend = 0, frame = 0
 183              		@ frame_needed = 0, uses_anonymous_args = 0
 184              		@ link register save eliminated.
 185              		.loc 1 390 52 view .LVU26
 186              		.loc 1 390 82 is_stmt 0 view .LVU27
 187 0000 0170     		strb	r1, [r0]
 188 0002 090A     		lsrs	r1, r1, #8
 189              	.LVL10:
 190              		.loc 1 390 82 view .LVU28
 191 0004 4170     		strb	r1, [r0, #1]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 11


 192              		.loc 1 390 91 view .LVU29
 193              		@ sp needed
 194 0006 7047     		bx	lr
 195              		.cfi_endproc
 196              	.LFE5:
 198              		.section	.text.LZ4_write32,"ax",%progbits
 199              		.align	1
 200              		.syntax unified
 201              		.code	16
 202              		.thumb_func
 203              		.fpu softvfp
 205              	LZ4_write32:
 206              	.LVL11:
 207              	.LFB6:
 391:Core/Src/lz4.c **** static void LZ4_write32(void* memPtr, U32 value) { ((LZ4_unalign32*)memPtr)->u32 = value; }
 208              		.loc 1 391 50 is_stmt 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		@ link register save eliminated.
 213              		.loc 1 391 52 view .LVU31
 214              		.loc 1 391 82 is_stmt 0 view .LVU32
 215 0000 0170     		strb	r1, [r0]
 216 0002 0B0A     		lsrs	r3, r1, #8
 217 0004 4370     		strb	r3, [r0, #1]
 218 0006 0B0C     		lsrs	r3, r1, #16
 219 0008 8370     		strb	r3, [r0, #2]
 220 000a 090E     		lsrs	r1, r1, #24
 221              	.LVL12:
 222              		.loc 1 391 82 view .LVU33
 223 000c C170     		strb	r1, [r0, #3]
 224              		.loc 1 391 91 view .LVU34
 225              		@ sp needed
 226 000e 7047     		bx	lr
 227              		.cfi_endproc
 228              	.LFE6:
 230              		.section	.text.LZ4_readLE16,"ax",%progbits
 231              		.align	1
 232              		.syntax unified
 233              		.code	16
 234              		.thumb_func
 235              		.fpu softvfp
 237              	LZ4_readLE16:
 238              	.LVL13:
 239              	.LFB7:
 392:Core/Src/lz4.c **** 
 393:Core/Src/lz4.c **** #else  /* safe and portable access using memcpy() */
 394:Core/Src/lz4.c **** 
 395:Core/Src/lz4.c **** static U16 LZ4_read16(const void* memPtr)
 396:Core/Src/lz4.c **** {
 397:Core/Src/lz4.c ****     U16 val; LZ4_memcpy(&val, memPtr, sizeof(val)); return val;
 398:Core/Src/lz4.c **** }
 399:Core/Src/lz4.c **** 
 400:Core/Src/lz4.c **** static U32 LZ4_read32(const void* memPtr)
 401:Core/Src/lz4.c **** {
 402:Core/Src/lz4.c ****     U32 val; LZ4_memcpy(&val, memPtr, sizeof(val)); return val;
 403:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 12


 404:Core/Src/lz4.c **** 
 405:Core/Src/lz4.c **** static reg_t LZ4_read_ARCH(const void* memPtr)
 406:Core/Src/lz4.c **** {
 407:Core/Src/lz4.c ****     reg_t val; LZ4_memcpy(&val, memPtr, sizeof(val)); return val;
 408:Core/Src/lz4.c **** }
 409:Core/Src/lz4.c **** 
 410:Core/Src/lz4.c **** static void LZ4_write16(void* memPtr, U16 value)
 411:Core/Src/lz4.c **** {
 412:Core/Src/lz4.c ****     LZ4_memcpy(memPtr, &value, sizeof(value));
 413:Core/Src/lz4.c **** }
 414:Core/Src/lz4.c **** 
 415:Core/Src/lz4.c **** static void LZ4_write32(void* memPtr, U32 value)
 416:Core/Src/lz4.c **** {
 417:Core/Src/lz4.c ****     LZ4_memcpy(memPtr, &value, sizeof(value));
 418:Core/Src/lz4.c **** }
 419:Core/Src/lz4.c **** 
 420:Core/Src/lz4.c **** #endif /* LZ4_FORCE_MEMORY_ACCESS */
 421:Core/Src/lz4.c **** 
 422:Core/Src/lz4.c **** 
 423:Core/Src/lz4.c **** static U16 LZ4_readLE16(const void* memPtr)
 424:Core/Src/lz4.c **** {
 240              		.loc 1 424 1 is_stmt 1 view -0
 241              		.cfi_startproc
 242              		@ args = 0, pretend = 0, frame = 0
 243              		@ frame_needed = 0, uses_anonymous_args = 0
 244              		.loc 1 424 1 is_stmt 0 view .LVU36
 245 0000 10B5     		push	{r4, lr}
 246              		.cfi_def_cfa_offset 8
 247              		.cfi_offset 4, -8
 248              		.cfi_offset 14, -4
 249 0002 0400     		movs	r4, r0
 425:Core/Src/lz4.c ****     if (LZ4_isLittleEndian()) {
 250              		.loc 1 425 5 is_stmt 1 view .LVU37
 251              		.loc 1 425 9 is_stmt 0 view .LVU38
 252 0004 FFF7FEFF 		bl	LZ4_isLittleEndian
 253              	.LVL14:
 254              		.loc 1 425 8 view .LVU39
 255 0008 0028     		cmp	r0, #0
 256 000a 03D0     		beq	.L9
 426:Core/Src/lz4.c ****         return LZ4_read16(memPtr);
 257              		.loc 1 426 9 is_stmt 1 view .LVU40
 258              		.loc 1 426 16 is_stmt 0 view .LVU41
 259 000c 2000     		movs	r0, r4
 260 000e FFF7FEFF 		bl	LZ4_read16
 261              	.LVL15:
 262              	.L10:
 427:Core/Src/lz4.c ****     } else {
 428:Core/Src/lz4.c ****         const BYTE* p = (const BYTE*)memPtr;
 429:Core/Src/lz4.c ****         return (U16)((U16)p[0] + (p[1]<<8));
 430:Core/Src/lz4.c ****     }
 431:Core/Src/lz4.c **** }
 263              		.loc 1 431 1 view .LVU42
 264              		@ sp needed
 265              	.LVL16:
 266              		.loc 1 431 1 view .LVU43
 267 0012 10BD     		pop	{r4, pc}
 268              	.LVL17:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 13


 269              	.L9:
 270              	.LBB2991:
 428:Core/Src/lz4.c ****         return (U16)((U16)p[0] + (p[1]<<8));
 271              		.loc 1 428 9 is_stmt 1 view .LVU44
 429:Core/Src/lz4.c ****     }
 272              		.loc 1 429 9 view .LVU45
 429:Core/Src/lz4.c ****     }
 273              		.loc 1 429 28 is_stmt 0 view .LVU46
 274 0014 2078     		ldrb	r0, [r4]
 429:Core/Src/lz4.c ****     }
 275              		.loc 1 429 36 view .LVU47
 276 0016 6378     		ldrb	r3, [r4, #1]
 429:Core/Src/lz4.c ****     }
 277              		.loc 1 429 39 view .LVU48
 278 0018 1B02     		lsls	r3, r3, #8
 429:Core/Src/lz4.c ****     }
 279              		.loc 1 429 16 view .LVU49
 280 001a C018     		adds	r0, r0, r3
 281 001c 80B2     		uxth	r0, r0
 282 001e F8E7     		b	.L10
 283              	.LBE2991:
 284              		.cfi_endproc
 285              	.LFE7:
 287              		.section	.text.LZ4_writeLE16,"ax",%progbits
 288              		.align	1
 289              		.syntax unified
 290              		.code	16
 291              		.thumb_func
 292              		.fpu softvfp
 294              	LZ4_writeLE16:
 295              	.LVL18:
 296              	.LFB8:
 432:Core/Src/lz4.c **** 
 433:Core/Src/lz4.c **** static void LZ4_writeLE16(void* memPtr, U16 value)
 434:Core/Src/lz4.c **** {
 297              		.loc 1 434 1 is_stmt 1 view -0
 298              		.cfi_startproc
 299              		@ args = 0, pretend = 0, frame = 0
 300              		@ frame_needed = 0, uses_anonymous_args = 0
 301              		.loc 1 434 1 is_stmt 0 view .LVU51
 302 0000 70B5     		push	{r4, r5, r6, lr}
 303              		.cfi_def_cfa_offset 16
 304              		.cfi_offset 4, -16
 305              		.cfi_offset 5, -12
 306              		.cfi_offset 6, -8
 307              		.cfi_offset 14, -4
 308 0002 0500     		movs	r5, r0
 309 0004 0C00     		movs	r4, r1
 435:Core/Src/lz4.c ****     if (LZ4_isLittleEndian()) {
 310              		.loc 1 435 5 is_stmt 1 view .LVU52
 311              		.loc 1 435 9 is_stmt 0 view .LVU53
 312 0006 FFF7FEFF 		bl	LZ4_isLittleEndian
 313              	.LVL19:
 314              		.loc 1 435 8 view .LVU54
 315 000a 0028     		cmp	r0, #0
 316 000c 03D1     		bne	.L14
 317              	.LBB2992:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 14


 436:Core/Src/lz4.c ****         LZ4_write16(memPtr, value);
 437:Core/Src/lz4.c ****     } else {
 438:Core/Src/lz4.c ****         BYTE* p = (BYTE*)memPtr;
 318              		.loc 1 438 9 is_stmt 1 view .LVU55
 319              	.LVL20:
 439:Core/Src/lz4.c ****         p[0] = (BYTE) value;
 320              		.loc 1 439 9 view .LVU56
 321              		.loc 1 439 14 is_stmt 0 view .LVU57
 322 000e 2C70     		strb	r4, [r5]
 440:Core/Src/lz4.c ****         p[1] = (BYTE)(value>>8);
 323              		.loc 1 440 9 is_stmt 1 view .LVU58
 324              		.loc 1 440 16 is_stmt 0 view .LVU59
 325 0010 240A     		lsrs	r4, r4, #8
 326              		.loc 1 440 14 view .LVU60
 327 0012 6C70     		strb	r4, [r5, #1]
 328              	.LVL21:
 329              	.L11:
 330              		.loc 1 440 14 view .LVU61
 331              	.LBE2992:
 441:Core/Src/lz4.c ****     }
 442:Core/Src/lz4.c **** }
 332              		.loc 1 442 1 view .LVU62
 333              		@ sp needed
 334              	.LVL22:
 335              		.loc 1 442 1 view .LVU63
 336 0014 70BD     		pop	{r4, r5, r6, pc}
 337              	.LVL23:
 338              	.L14:
 436:Core/Src/lz4.c ****     } else {
 339              		.loc 1 436 9 is_stmt 1 view .LVU64
 340 0016 2100     		movs	r1, r4
 341 0018 2800     		movs	r0, r5
 342 001a FFF7FEFF 		bl	LZ4_write16
 343              	.LVL24:
 344 001e F9E7     		b	.L11
 345              		.cfi_endproc
 346              	.LFE8:
 348              		.section	.text.LZ4_getPositionOnHash,"ax",%progbits
 349              		.align	1
 350              		.syntax unified
 351              		.code	16
 352              		.thumb_func
 353              		.fpu softvfp
 355              	LZ4_getPositionOnHash:
 356              	.LVL25:
 357              	.LFB24:
 443:Core/Src/lz4.c **** 
 444:Core/Src/lz4.c **** /* customized variant of memcpy, which can overwrite up to 8 bytes beyond dstEnd */
 445:Core/Src/lz4.c **** LZ4_FORCE_INLINE
 446:Core/Src/lz4.c **** void LZ4_wildCopy8(void* dstPtr, const void* srcPtr, void* dstEnd)
 447:Core/Src/lz4.c **** {
 448:Core/Src/lz4.c ****     BYTE* d = (BYTE*)dstPtr;
 449:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 450:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 451:Core/Src/lz4.c **** 
 452:Core/Src/lz4.c ****     do { LZ4_memcpy(d,s,8); d+=8; s+=8; } while (d<e);
 453:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 15


 454:Core/Src/lz4.c **** 
 455:Core/Src/lz4.c **** static const unsigned inc32table[8] = {0, 1, 2,  1,  0,  4, 4, 4};
 456:Core/Src/lz4.c **** static const int      dec64table[8] = {0, 0, 0, -1, -4,  1, 2, 3};
 457:Core/Src/lz4.c **** 
 458:Core/Src/lz4.c **** 
 459:Core/Src/lz4.c **** #ifndef LZ4_FAST_DEC_LOOP
 460:Core/Src/lz4.c **** #  if defined __i386__ || defined _M_IX86 || defined __x86_64__ || defined _M_X64
 461:Core/Src/lz4.c **** #    define LZ4_FAST_DEC_LOOP 1
 462:Core/Src/lz4.c **** #  elif defined(__aarch64__) && defined(__APPLE__)
 463:Core/Src/lz4.c **** #    define LZ4_FAST_DEC_LOOP 1
 464:Core/Src/lz4.c **** #  elif defined(__aarch64__) && !defined(__clang__)
 465:Core/Src/lz4.c ****      /* On non-Apple aarch64, we disable this optimization for clang because
 466:Core/Src/lz4.c ****       * on certain mobile chipsets, performance is reduced with clang. For
 467:Core/Src/lz4.c ****       * more information refer to https://github.com/lz4/lz4/pull/707 */
 468:Core/Src/lz4.c **** #    define LZ4_FAST_DEC_LOOP 1
 469:Core/Src/lz4.c **** #  else
 470:Core/Src/lz4.c **** #    define LZ4_FAST_DEC_LOOP 0
 471:Core/Src/lz4.c **** #  endif
 472:Core/Src/lz4.c **** #endif
 473:Core/Src/lz4.c **** 
 474:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
 475:Core/Src/lz4.c **** 
 476:Core/Src/lz4.c **** LZ4_FORCE_INLINE void
 477:Core/Src/lz4.c **** LZ4_memcpy_using_offset_base(BYTE* dstPtr, const BYTE* srcPtr, BYTE* dstEnd, const size_t offset)
 478:Core/Src/lz4.c **** {
 479:Core/Src/lz4.c ****     assert(srcPtr + offset == dstPtr);
 480:Core/Src/lz4.c ****     if (offset < 8) {
 481:Core/Src/lz4.c ****         LZ4_write32(dstPtr, 0);   /* silence an msan warning when offset==0 */
 482:Core/Src/lz4.c ****         dstPtr[0] = srcPtr[0];
 483:Core/Src/lz4.c ****         dstPtr[1] = srcPtr[1];
 484:Core/Src/lz4.c ****         dstPtr[2] = srcPtr[2];
 485:Core/Src/lz4.c ****         dstPtr[3] = srcPtr[3];
 486:Core/Src/lz4.c ****         srcPtr += inc32table[offset];
 487:Core/Src/lz4.c ****         LZ4_memcpy(dstPtr+4, srcPtr, 4);
 488:Core/Src/lz4.c ****         srcPtr -= dec64table[offset];
 489:Core/Src/lz4.c ****         dstPtr += 8;
 490:Core/Src/lz4.c ****     } else {
 491:Core/Src/lz4.c ****         LZ4_memcpy(dstPtr, srcPtr, 8);
 492:Core/Src/lz4.c ****         dstPtr += 8;
 493:Core/Src/lz4.c ****         srcPtr += 8;
 494:Core/Src/lz4.c ****     }
 495:Core/Src/lz4.c **** 
 496:Core/Src/lz4.c ****     LZ4_wildCopy8(dstPtr, srcPtr, dstEnd);
 497:Core/Src/lz4.c **** }
 498:Core/Src/lz4.c **** 
 499:Core/Src/lz4.c **** /* customized variant of memcpy, which can overwrite up to 32 bytes beyond dstEnd
 500:Core/Src/lz4.c ****  * this version copies two times 16 bytes (instead of one time 32 bytes)
 501:Core/Src/lz4.c ****  * because it must be compatible with offsets >= 16. */
 502:Core/Src/lz4.c **** LZ4_FORCE_INLINE void
 503:Core/Src/lz4.c **** LZ4_wildCopy32(void* dstPtr, const void* srcPtr, void* dstEnd)
 504:Core/Src/lz4.c **** {
 505:Core/Src/lz4.c ****     BYTE* d = (BYTE*)dstPtr;
 506:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 507:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 508:Core/Src/lz4.c **** 
 509:Core/Src/lz4.c ****     do { LZ4_memcpy(d,s,16); LZ4_memcpy(d+16,s+16,16); d+=32; s+=32; } while (d<e);
 510:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 16


 511:Core/Src/lz4.c **** 
 512:Core/Src/lz4.c **** /* LZ4_memcpy_using_offset()  presumes :
 513:Core/Src/lz4.c ****  * - dstEnd >= dstPtr + MINMATCH
 514:Core/Src/lz4.c ****  * - there is at least 8 bytes available to write after dstEnd */
 515:Core/Src/lz4.c **** LZ4_FORCE_INLINE void
 516:Core/Src/lz4.c **** LZ4_memcpy_using_offset(BYTE* dstPtr, const BYTE* srcPtr, BYTE* dstEnd, const size_t offset)
 517:Core/Src/lz4.c **** {
 518:Core/Src/lz4.c ****     BYTE v[8];
 519:Core/Src/lz4.c **** 
 520:Core/Src/lz4.c ****     assert(dstEnd >= dstPtr + MINMATCH);
 521:Core/Src/lz4.c **** 
 522:Core/Src/lz4.c ****     switch(offset) {
 523:Core/Src/lz4.c ****     case 1:
 524:Core/Src/lz4.c ****         MEM_INIT(v, *srcPtr, 8);
 525:Core/Src/lz4.c ****         break;
 526:Core/Src/lz4.c ****     case 2:
 527:Core/Src/lz4.c ****         LZ4_memcpy(v, srcPtr, 2);
 528:Core/Src/lz4.c ****         LZ4_memcpy(&v[2], srcPtr, 2);
 529:Core/Src/lz4.c **** #if defined(_MSC_VER) && (_MSC_VER <= 1933) /* MSVC 2022 ver 17.3 or earlier */
 530:Core/Src/lz4.c **** #  pragma warning(push)
 531:Core/Src/lz4.c **** #  pragma warning(disable : 6385) /* warning C6385: Reading invalid data from 'v'. */
 532:Core/Src/lz4.c **** #endif
 533:Core/Src/lz4.c ****         LZ4_memcpy(&v[4], v, 4);
 534:Core/Src/lz4.c **** #if defined(_MSC_VER) && (_MSC_VER <= 1933) /* MSVC 2022 ver 17.3 or earlier */
 535:Core/Src/lz4.c **** #  pragma warning(pop)
 536:Core/Src/lz4.c **** #endif
 537:Core/Src/lz4.c ****         break;
 538:Core/Src/lz4.c ****     case 4:
 539:Core/Src/lz4.c ****         LZ4_memcpy(v, srcPtr, 4);
 540:Core/Src/lz4.c ****         LZ4_memcpy(&v[4], srcPtr, 4);
 541:Core/Src/lz4.c ****         break;
 542:Core/Src/lz4.c ****     default:
 543:Core/Src/lz4.c ****         LZ4_memcpy_using_offset_base(dstPtr, srcPtr, dstEnd, offset);
 544:Core/Src/lz4.c ****         return;
 545:Core/Src/lz4.c ****     }
 546:Core/Src/lz4.c **** 
 547:Core/Src/lz4.c ****     LZ4_memcpy(dstPtr, v, 8);
 548:Core/Src/lz4.c ****     dstPtr += 8;
 549:Core/Src/lz4.c ****     while (dstPtr < dstEnd) {
 550:Core/Src/lz4.c ****         LZ4_memcpy(dstPtr, v, 8);
 551:Core/Src/lz4.c ****         dstPtr += 8;
 552:Core/Src/lz4.c ****     }
 553:Core/Src/lz4.c **** }
 554:Core/Src/lz4.c **** #endif
 555:Core/Src/lz4.c **** 
 556:Core/Src/lz4.c **** 
 557:Core/Src/lz4.c **** /*-************************************
 558:Core/Src/lz4.c **** *  Common functions
 559:Core/Src/lz4.c **** **************************************/
 560:Core/Src/lz4.c **** static unsigned LZ4_NbCommonBytes (reg_t val)
 561:Core/Src/lz4.c **** {
 562:Core/Src/lz4.c ****     assert(val != 0);
 563:Core/Src/lz4.c ****     if (LZ4_isLittleEndian()) {
 564:Core/Src/lz4.c ****         if (sizeof(val) == 8) {
 565:Core/Src/lz4.c **** #       if defined(_MSC_VER) && (_MSC_VER >= 1800) && (defined(_M_AMD64) && !defined(_M_ARM64EC)) &
 566:Core/Src/lz4.c **** /*-************************************************************************************************
 567:Core/Src/lz4.c **** * ARM64EC is a Microsoft-designed ARM64 ABI compatible with AMD64 applications on ARM64 Windows 11.
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 17


 568:Core/Src/lz4.c **** * The ARM64EC ABI does not support AVX/AVX2/AVX512 instructions, nor their relevant intrinsics
 569:Core/Src/lz4.c **** * including _tzcnt_u64. Therefore, we need to neuter the _tzcnt_u64 code path for ARM64EC.
 570:Core/Src/lz4.c **** ***************************************************************************************************
 571:Core/Src/lz4.c **** #         if defined(__clang__) && (__clang_major__ < 10)
 572:Core/Src/lz4.c ****             /* Avoid undefined clang-cl intrinsics issue.
 573:Core/Src/lz4.c ****              * See https://github.com/lz4/lz4/pull/1017 for details. */
 574:Core/Src/lz4.c ****             return (unsigned)__builtin_ia32_tzcnt_u64(val) >> 3;
 575:Core/Src/lz4.c **** #         else
 576:Core/Src/lz4.c ****             /* x64 CPUS without BMI support interpret `TZCNT` as `REP BSF` */
 577:Core/Src/lz4.c ****             return (unsigned)_tzcnt_u64(val) >> 3;
 578:Core/Src/lz4.c **** #         endif
 579:Core/Src/lz4.c **** #       elif defined(_MSC_VER) && defined(_WIN64) && !defined(LZ4_FORCE_SW_BITCOUNT)
 580:Core/Src/lz4.c ****             unsigned long r = 0;
 581:Core/Src/lz4.c ****             _BitScanForward64(&r, (U64)val);
 582:Core/Src/lz4.c ****             return (unsigned)r >> 3;
 583:Core/Src/lz4.c **** #       elif (defined(__clang__) || (defined(__GNUC__) && ((__GNUC__ > 3) || \
 584:Core/Src/lz4.c ****                             ((__GNUC__ == 3) && (__GNUC_MINOR__ >= 4))))) && \
 585:Core/Src/lz4.c ****                                         !defined(LZ4_FORCE_SW_BITCOUNT)
 586:Core/Src/lz4.c ****             return (unsigned)__builtin_ctzll((U64)val) >> 3;
 587:Core/Src/lz4.c **** #       else
 588:Core/Src/lz4.c ****             const U64 m = 0x0101010101010101ULL;
 589:Core/Src/lz4.c ****             val ^= val - 1;
 590:Core/Src/lz4.c ****             return (unsigned)(((U64)((val & (m - 1)) * m)) >> 56);
 591:Core/Src/lz4.c **** #       endif
 592:Core/Src/lz4.c ****         } else /* 32 bits */ {
 593:Core/Src/lz4.c **** #       if defined(_MSC_VER) && (_MSC_VER >= 1400) && !defined(LZ4_FORCE_SW_BITCOUNT)
 594:Core/Src/lz4.c ****             unsigned long r;
 595:Core/Src/lz4.c ****             _BitScanForward(&r, (U32)val);
 596:Core/Src/lz4.c ****             return (unsigned)r >> 3;
 597:Core/Src/lz4.c **** #       elif (defined(__clang__) || (defined(__GNUC__) && ((__GNUC__ > 3) || \
 598:Core/Src/lz4.c ****                             ((__GNUC__ == 3) && (__GNUC_MINOR__ >= 4))))) && \
 599:Core/Src/lz4.c ****                         !defined(__TINYC__) && !defined(LZ4_FORCE_SW_BITCOUNT)
 600:Core/Src/lz4.c ****             return (unsigned)__builtin_ctz((U32)val) >> 3;
 601:Core/Src/lz4.c **** #       else
 602:Core/Src/lz4.c ****             const U32 m = 0x01010101;
 603:Core/Src/lz4.c ****             return (unsigned)((((val - 1) ^ val) & (m - 1)) * m) >> 24;
 604:Core/Src/lz4.c **** #       endif
 605:Core/Src/lz4.c ****         }
 606:Core/Src/lz4.c ****     } else   /* Big Endian CPU */ {
 607:Core/Src/lz4.c ****         if (sizeof(val)==8) {
 608:Core/Src/lz4.c **** #       if (defined(__clang__) || (defined(__GNUC__) && ((__GNUC__ > 3) || \
 609:Core/Src/lz4.c ****                             ((__GNUC__ == 3) && (__GNUC_MINOR__ >= 4))))) && \
 610:Core/Src/lz4.c ****                         !defined(__TINYC__) && !defined(LZ4_FORCE_SW_BITCOUNT)
 611:Core/Src/lz4.c ****             return (unsigned)__builtin_clzll((U64)val) >> 3;
 612:Core/Src/lz4.c **** #       else
 613:Core/Src/lz4.c **** #if 1
 614:Core/Src/lz4.c ****             /* this method is probably faster,
 615:Core/Src/lz4.c ****              * but adds a 128 bytes lookup table */
 616:Core/Src/lz4.c ****             static const unsigned char ctz7_tab[128] = {
 617:Core/Src/lz4.c ****                 7, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
 618:Core/Src/lz4.c ****                 4, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
 619:Core/Src/lz4.c ****                 5, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
 620:Core/Src/lz4.c ****                 4, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
 621:Core/Src/lz4.c ****                 6, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
 622:Core/Src/lz4.c ****                 4, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
 623:Core/Src/lz4.c ****                 5, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
 624:Core/Src/lz4.c ****                 4, 0, 1, 0, 2, 0, 1, 0, 3, 0, 1, 0, 2, 0, 1, 0,
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 18


 625:Core/Src/lz4.c ****             };
 626:Core/Src/lz4.c ****             U64 const mask = 0x0101010101010101ULL;
 627:Core/Src/lz4.c ****             U64 const t = (((val >> 8) - mask) | val) & mask;
 628:Core/Src/lz4.c ****             return ctz7_tab[(t * 0x0080402010080402ULL) >> 57];
 629:Core/Src/lz4.c **** #else
 630:Core/Src/lz4.c ****             /* this method doesn't consume memory space like the previous one,
 631:Core/Src/lz4.c ****              * but it contains several branches,
 632:Core/Src/lz4.c ****              * that may end up slowing execution */
 633:Core/Src/lz4.c ****             static const U32 by32 = sizeof(val)*4;  /* 32 on 64 bits (goal), 16 on 32 bits.
 634:Core/Src/lz4.c ****             Just to avoid some static analyzer complaining about shift by 32 on 32-bits target.
 635:Core/Src/lz4.c ****             Note that this code path is never triggered in 32-bits mode. */
 636:Core/Src/lz4.c ****             unsigned r;
 637:Core/Src/lz4.c ****             if (!(val>>by32)) { r=4; } else { r=0; val>>=by32; }
 638:Core/Src/lz4.c ****             if (!(val>>16)) { r+=2; val>>=8; } else { val>>=24; }
 639:Core/Src/lz4.c ****             r += (!val);
 640:Core/Src/lz4.c ****             return r;
 641:Core/Src/lz4.c **** #endif
 642:Core/Src/lz4.c **** #       endif
 643:Core/Src/lz4.c ****         } else /* 32 bits */ {
 644:Core/Src/lz4.c **** #       if (defined(__clang__) || (defined(__GNUC__) && ((__GNUC__ > 3) || \
 645:Core/Src/lz4.c ****                             ((__GNUC__ == 3) && (__GNUC_MINOR__ >= 4))))) && \
 646:Core/Src/lz4.c ****                                         !defined(LZ4_FORCE_SW_BITCOUNT)
 647:Core/Src/lz4.c ****             return (unsigned)__builtin_clz((U32)val) >> 3;
 648:Core/Src/lz4.c **** #       else
 649:Core/Src/lz4.c ****             val >>= 8;
 650:Core/Src/lz4.c ****             val = ((((val + 0x00FFFF00) | 0x00FFFFFF) + val) |
 651:Core/Src/lz4.c ****               (val + 0x00FF0000)) >> 24;
 652:Core/Src/lz4.c ****             return (unsigned)val ^ 3;
 653:Core/Src/lz4.c **** #       endif
 654:Core/Src/lz4.c ****         }
 655:Core/Src/lz4.c ****     }
 656:Core/Src/lz4.c **** }
 657:Core/Src/lz4.c **** 
 658:Core/Src/lz4.c **** 
 659:Core/Src/lz4.c **** #define STEPSIZE sizeof(reg_t)
 660:Core/Src/lz4.c **** LZ4_FORCE_INLINE
 661:Core/Src/lz4.c **** unsigned LZ4_count(const BYTE* pIn, const BYTE* pMatch, const BYTE* pInLimit)
 662:Core/Src/lz4.c **** {
 663:Core/Src/lz4.c ****     const BYTE* const pStart = pIn;
 664:Core/Src/lz4.c **** 
 665:Core/Src/lz4.c ****     if (likely(pIn < pInLimit-(STEPSIZE-1))) {
 666:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 667:Core/Src/lz4.c ****         if (!diff) {
 668:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 669:Core/Src/lz4.c ****         } else {
 670:Core/Src/lz4.c ****             return LZ4_NbCommonBytes(diff);
 671:Core/Src/lz4.c ****     }   }
 672:Core/Src/lz4.c **** 
 673:Core/Src/lz4.c ****     while (likely(pIn < pInLimit-(STEPSIZE-1))) {
 674:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 675:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 676:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 677:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 678:Core/Src/lz4.c ****     }
 679:Core/Src/lz4.c **** 
 680:Core/Src/lz4.c ****     if ((STEPSIZE==8) && (pIn<(pInLimit-3)) && (LZ4_read32(pMatch) == LZ4_read32(pIn))) { pIn+=4; p
 681:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 19


 682:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 683:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 684:Core/Src/lz4.c **** }
 685:Core/Src/lz4.c **** 
 686:Core/Src/lz4.c **** 
 687:Core/Src/lz4.c **** #ifndef LZ4_COMMONDEFS_ONLY
 688:Core/Src/lz4.c **** /*-************************************
 689:Core/Src/lz4.c **** *  Local Constants
 690:Core/Src/lz4.c **** **************************************/
 691:Core/Src/lz4.c **** static const int LZ4_64Klimit = ((64 KB) + (MFLIMIT-1));
 692:Core/Src/lz4.c **** static const U32 LZ4_skipTrigger = 6;  /* Increase this value ==> compression run slower on incompr
 693:Core/Src/lz4.c **** 
 694:Core/Src/lz4.c **** 
 695:Core/Src/lz4.c **** /*-************************************
 696:Core/Src/lz4.c **** *  Local Structures and types
 697:Core/Src/lz4.c **** **************************************/
 698:Core/Src/lz4.c **** typedef enum { clearedTable = 0, byPtr, byU32, byU16 } tableType_t;
 699:Core/Src/lz4.c **** 
 700:Core/Src/lz4.c **** /**
 701:Core/Src/lz4.c ****  * This enum distinguishes several different modes of accessing previous
 702:Core/Src/lz4.c ****  * content in the stream.
 703:Core/Src/lz4.c ****  *
 704:Core/Src/lz4.c ****  * - noDict        : There is no preceding content.
 705:Core/Src/lz4.c ****  * - withPrefix64k : Table entries up to ctx->dictSize before the current blob
 706:Core/Src/lz4.c ****  *                   blob being compressed are valid and refer to the preceding
 707:Core/Src/lz4.c ****  *                   content (of length ctx->dictSize), which is available
 708:Core/Src/lz4.c ****  *                   contiguously preceding in memory the content currently
 709:Core/Src/lz4.c ****  *                   being compressed.
 710:Core/Src/lz4.c ****  * - usingExtDict  : Like withPrefix64k, but the preceding content is somewhere
 711:Core/Src/lz4.c ****  *                   else in memory, starting at ctx->dictionary with length
 712:Core/Src/lz4.c ****  *                   ctx->dictSize.
 713:Core/Src/lz4.c ****  * - usingDictCtx  : Everything concerning the preceding content is
 714:Core/Src/lz4.c ****  *                   in a separate context, pointed to by ctx->dictCtx.
 715:Core/Src/lz4.c ****  *                   ctx->dictionary, ctx->dictSize, and table entries
 716:Core/Src/lz4.c ****  *                   in the current context that refer to positions
 717:Core/Src/lz4.c ****  *                   preceding the beginning of the current compression are
 718:Core/Src/lz4.c ****  *                   ignored. Instead, ctx->dictCtx->dictionary and ctx->dictCtx
 719:Core/Src/lz4.c ****  *                   ->dictSize describe the location and size of the preceding
 720:Core/Src/lz4.c ****  *                   content, and matches are found by looking in the ctx
 721:Core/Src/lz4.c ****  *                   ->dictCtx->hashTable.
 722:Core/Src/lz4.c ****  */
 723:Core/Src/lz4.c **** typedef enum { noDict = 0, withPrefix64k, usingExtDict, usingDictCtx } dict_directive;
 724:Core/Src/lz4.c **** typedef enum { noDictIssue = 0, dictSmall } dictIssue_directive;
 725:Core/Src/lz4.c **** 
 726:Core/Src/lz4.c **** 
 727:Core/Src/lz4.c **** /*-************************************
 728:Core/Src/lz4.c **** *  Local Utils
 729:Core/Src/lz4.c **** **************************************/
 730:Core/Src/lz4.c **** int LZ4_versionNumber (void) { return LZ4_VERSION_NUMBER; }
 731:Core/Src/lz4.c **** const char* LZ4_versionString(void) { return LZ4_VERSION_STRING; }
 732:Core/Src/lz4.c **** int LZ4_compressBound(int isize)  { return LZ4_COMPRESSBOUND(isize); }
 733:Core/Src/lz4.c **** int LZ4_sizeofState(void) { return sizeof(LZ4_stream_t); }
 734:Core/Src/lz4.c **** 
 735:Core/Src/lz4.c **** 
 736:Core/Src/lz4.c **** /*-****************************************
 737:Core/Src/lz4.c **** *  Internal Definitions, used only in Tests
 738:Core/Src/lz4.c **** *******************************************/
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 20


 739:Core/Src/lz4.c **** #if defined (__cplusplus)
 740:Core/Src/lz4.c **** extern "C" {
 741:Core/Src/lz4.c **** #endif
 742:Core/Src/lz4.c **** 
 743:Core/Src/lz4.c **** int LZ4_compress_forceExtDict (LZ4_stream_t* LZ4_dict, const char* source, char* dest, int srcSize)
 744:Core/Src/lz4.c **** 
 745:Core/Src/lz4.c **** int LZ4_decompress_safe_forceExtDict(const char* source, char* dest,
 746:Core/Src/lz4.c ****                                      int compressedSize, int maxOutputSize,
 747:Core/Src/lz4.c ****                                      const void* dictStart, size_t dictSize);
 748:Core/Src/lz4.c **** int LZ4_decompress_safe_partial_forceExtDict(const char* source, char* dest,
 749:Core/Src/lz4.c ****                                      int compressedSize, int targetOutputSize, int dstCapacity,
 750:Core/Src/lz4.c ****                                      const void* dictStart, size_t dictSize);
 751:Core/Src/lz4.c **** #if defined (__cplusplus)
 752:Core/Src/lz4.c **** }
 753:Core/Src/lz4.c **** #endif
 754:Core/Src/lz4.c **** 
 755:Core/Src/lz4.c **** /*-******************************
 756:Core/Src/lz4.c **** *  Compression functions
 757:Core/Src/lz4.c **** ********************************/
 758:Core/Src/lz4.c **** LZ4_FORCE_INLINE U32 LZ4_hash4(U32 sequence, tableType_t const tableType)
 759:Core/Src/lz4.c **** {
 760:Core/Src/lz4.c ****     if (tableType == byU16)
 761:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 762:Core/Src/lz4.c ****     else
 763:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-LZ4_HASHLOG));
 764:Core/Src/lz4.c **** }
 765:Core/Src/lz4.c **** 
 766:Core/Src/lz4.c **** LZ4_FORCE_INLINE U32 LZ4_hash5(U64 sequence, tableType_t const tableType)
 767:Core/Src/lz4.c **** {
 768:Core/Src/lz4.c ****     const U32 hashLog = (tableType == byU16) ? LZ4_HASHLOG+1 : LZ4_HASHLOG;
 769:Core/Src/lz4.c ****     if (LZ4_isLittleEndian()) {
 770:Core/Src/lz4.c ****         const U64 prime5bytes = 889523592379ULL;
 771:Core/Src/lz4.c ****         return (U32)(((sequence << 24) * prime5bytes) >> (64 - hashLog));
 772:Core/Src/lz4.c ****     } else {
 773:Core/Src/lz4.c ****         const U64 prime8bytes = 11400714785074694791ULL;
 774:Core/Src/lz4.c ****         return (U32)(((sequence >> 24) * prime8bytes) >> (64 - hashLog));
 775:Core/Src/lz4.c ****     }
 776:Core/Src/lz4.c **** }
 777:Core/Src/lz4.c **** 
 778:Core/Src/lz4.c **** LZ4_FORCE_INLINE U32 LZ4_hashPosition(const void* const p, tableType_t const tableType)
 779:Core/Src/lz4.c **** {
 780:Core/Src/lz4.c ****     if ((sizeof(reg_t)==8) && (tableType != byU16)) return LZ4_hash5(LZ4_read_ARCH(p), tableType);
 781:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 782:Core/Src/lz4.c **** }
 783:Core/Src/lz4.c **** 
 784:Core/Src/lz4.c **** LZ4_FORCE_INLINE void LZ4_clearHash(U32 h, void* tableBase, tableType_t const tableType)
 785:Core/Src/lz4.c **** {
 786:Core/Src/lz4.c ****     switch (tableType)
 787:Core/Src/lz4.c ****     {
 788:Core/Src/lz4.c ****     default: /* fallthrough */
 789:Core/Src/lz4.c ****     case clearedTable: { /* illegal! */ assert(0); return; }
 790:Core/Src/lz4.c ****     case byPtr: { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = NULL; return; }
 791:Core/Src/lz4.c ****     case byU32: { U32* hashTable = (U32*) tableBase; hashTable[h] = 0; return; }
 792:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; hashTable[h] = 0; return; }
 793:Core/Src/lz4.c ****     }
 794:Core/Src/lz4.c **** }
 795:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 21


 796:Core/Src/lz4.c **** LZ4_FORCE_INLINE void LZ4_putIndexOnHash(U32 idx, U32 h, void* tableBase, tableType_t const tableTy
 797:Core/Src/lz4.c **** {
 798:Core/Src/lz4.c ****     switch (tableType)
 799:Core/Src/lz4.c ****     {
 800:Core/Src/lz4.c ****     default: /* fallthrough */
 801:Core/Src/lz4.c ****     case clearedTable: /* fallthrough */
 802:Core/Src/lz4.c ****     case byPtr: { /* illegal! */ assert(0); return; }
 803:Core/Src/lz4.c ****     case byU32: { U32* hashTable = (U32*) tableBase; hashTable[h] = idx; return; }
 804:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 805:Core/Src/lz4.c ****     }
 806:Core/Src/lz4.c **** }
 807:Core/Src/lz4.c **** 
 808:Core/Src/lz4.c **** LZ4_FORCE_INLINE void LZ4_putPositionOnHash(const BYTE* p, U32 h,
 809:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 810:Core/Src/lz4.c **** {
 811:Core/Src/lz4.c ****     assert(tableType == byPtr); (void)tableType;
 812:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 813:Core/Src/lz4.c **** }
 814:Core/Src/lz4.c **** 
 815:Core/Src/lz4.c **** LZ4_FORCE_INLINE void LZ4_putPosition(const BYTE* p, void* tableBase, tableType_t tableType)
 816:Core/Src/lz4.c **** {
 817:Core/Src/lz4.c ****     U32 const h = LZ4_hashPosition(p, tableType);
 818:Core/Src/lz4.c ****     LZ4_putPositionOnHash(p, h, tableBase, tableType);
 819:Core/Src/lz4.c **** }
 820:Core/Src/lz4.c **** 
 821:Core/Src/lz4.c **** /* LZ4_getIndexOnHash() :
 822:Core/Src/lz4.c ****  * Index of match position registered in hash table.
 823:Core/Src/lz4.c ****  * hash position must be calculated by using base+index, or dictBase+index.
 824:Core/Src/lz4.c ****  * Assumption 1 : only valid if tableType == byU32 or byU16.
 825:Core/Src/lz4.c ****  * Assumption 2 : h is presumed valid (within limits of hash table)
 826:Core/Src/lz4.c ****  */
 827:Core/Src/lz4.c **** LZ4_FORCE_INLINE U32 LZ4_getIndexOnHash(U32 h, const void* tableBase, tableType_t tableType)
 828:Core/Src/lz4.c **** {
 829:Core/Src/lz4.c ****     LZ4_STATIC_ASSERT(LZ4_MEMORY_USAGE > 2);
 830:Core/Src/lz4.c ****     if (tableType == byU32) {
 831:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 832:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 833:Core/Src/lz4.c ****         return hashTable[h];
 834:Core/Src/lz4.c ****     }
 835:Core/Src/lz4.c ****     if (tableType == byU16) {
 836:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 837:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 838:Core/Src/lz4.c ****         return hashTable[h];
 839:Core/Src/lz4.c ****     }
 840:Core/Src/lz4.c ****     assert(0); return 0;  /* forbidden case */
 841:Core/Src/lz4.c **** }
 842:Core/Src/lz4.c **** 
 843:Core/Src/lz4.c **** static const BYTE* LZ4_getPositionOnHash(U32 h, const void* tableBase, tableType_t tableType)
 844:Core/Src/lz4.c **** {
 358              		.loc 1 844 1 view -0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 0
 361              		@ frame_needed = 0, uses_anonymous_args = 0
 362              		@ link register save eliminated.
 845:Core/Src/lz4.c ****     assert(tableType == byPtr); (void)tableType;
 363              		.loc 1 845 5 view .LVU66
 364              		.loc 1 845 33 view .LVU67
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 22


 365              	.LBB2993:
 846:Core/Src/lz4.c ****     { const BYTE* const* hashTable = (const BYTE* const*) tableBase; return hashTable[h]; }
 366              		.loc 1 846 7 view .LVU68
 367              		.loc 1 846 70 view .LVU69
 368              		.loc 1 846 86 is_stmt 0 view .LVU70
 369 0000 8000     		lsls	r0, r0, #2
 370              	.LVL26:
 371              		.loc 1 846 86 view .LVU71
 372 0002 4058     		ldr	r0, [r0, r1]
 373              	.LBE2993:
 847:Core/Src/lz4.c **** }
 374              		.loc 1 847 1 view .LVU72
 375              		@ sp needed
 376 0004 7047     		bx	lr
 377              		.cfi_endproc
 378              	.LFE24:
 380              		.section	.text.LZ4_stream_t_alignment,"ax",%progbits
 381              		.align	1
 382              		.syntax unified
 383              		.code	16
 384              		.thumb_func
 385              		.fpu softvfp
 387              	LZ4_stream_t_alignment:
 388              	.LFB36:
 848:Core/Src/lz4.c **** 
 849:Core/Src/lz4.c **** LZ4_FORCE_INLINE const BYTE*
 850:Core/Src/lz4.c **** LZ4_getPosition(const BYTE* p,
 851:Core/Src/lz4.c ****                 const void* tableBase, tableType_t tableType)
 852:Core/Src/lz4.c **** {
 853:Core/Src/lz4.c ****     U32 const h = LZ4_hashPosition(p, tableType);
 854:Core/Src/lz4.c ****     return LZ4_getPositionOnHash(h, tableBase, tableType);
 855:Core/Src/lz4.c **** }
 856:Core/Src/lz4.c **** 
 857:Core/Src/lz4.c **** LZ4_FORCE_INLINE void
 858:Core/Src/lz4.c **** LZ4_prepareTable(LZ4_stream_t_internal* const cctx,
 859:Core/Src/lz4.c ****            const int inputSize,
 860:Core/Src/lz4.c ****            const tableType_t tableType) {
 861:Core/Src/lz4.c ****     /* If the table hasn't been used, it's guaranteed to be zeroed out, and is
 862:Core/Src/lz4.c ****      * therefore safe to use no matter what mode we're in. Otherwise, we figure
 863:Core/Src/lz4.c ****      * out if it's safe to leave as is or whether it needs to be reset.
 864:Core/Src/lz4.c ****      */
 865:Core/Src/lz4.c ****     if ((tableType_t)cctx->tableType != clearedTable) {
 866:Core/Src/lz4.c ****         assert(inputSize >= 0);
 867:Core/Src/lz4.c ****         if ((tableType_t)cctx->tableType != tableType
 868:Core/Src/lz4.c ****           || ((tableType == byU16) && cctx->currentOffset + (unsigned)inputSize >= 0xFFFFU)
 869:Core/Src/lz4.c ****           || ((tableType == byU32) && cctx->currentOffset > 1 GB)
 870:Core/Src/lz4.c ****           || tableType == byPtr
 871:Core/Src/lz4.c ****           || inputSize >= 4 KB)
 872:Core/Src/lz4.c ****         {
 873:Core/Src/lz4.c ****             DEBUGLOG(4, "LZ4_prepareTable: Resetting table in %p", cctx);
 874:Core/Src/lz4.c ****             MEM_INIT(cctx->hashTable, 0, LZ4_HASHTABLESIZE);
 875:Core/Src/lz4.c ****             cctx->currentOffset = 0;
 876:Core/Src/lz4.c ****             cctx->tableType = (U32)clearedTable;
 877:Core/Src/lz4.c ****         } else {
 878:Core/Src/lz4.c ****             DEBUGLOG(4, "LZ4_prepareTable: Re-use hash table (no reset)");
 879:Core/Src/lz4.c ****         }
 880:Core/Src/lz4.c ****     }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 23


 881:Core/Src/lz4.c **** 
 882:Core/Src/lz4.c ****     /* Adding a gap, so all previous entries are > LZ4_DISTANCE_MAX back,
 883:Core/Src/lz4.c ****      * is faster than compressing without a gap.
 884:Core/Src/lz4.c ****      * However, compressing with currentOffset == 0 is faster still,
 885:Core/Src/lz4.c ****      * so we preserve that case.
 886:Core/Src/lz4.c ****      */
 887:Core/Src/lz4.c ****     if (cctx->currentOffset != 0 && tableType == byU32) {
 888:Core/Src/lz4.c ****         DEBUGLOG(5, "LZ4_prepareTable: adding 64KB to currentOffset");
 889:Core/Src/lz4.c ****         cctx->currentOffset += 64 KB;
 890:Core/Src/lz4.c ****     }
 891:Core/Src/lz4.c **** 
 892:Core/Src/lz4.c ****     /* Finally, clear history */
 893:Core/Src/lz4.c ****     cctx->dictCtx = NULL;
 894:Core/Src/lz4.c ****     cctx->dictionary = NULL;
 895:Core/Src/lz4.c ****     cctx->dictSize = 0;
 896:Core/Src/lz4.c **** }
 897:Core/Src/lz4.c **** 
 898:Core/Src/lz4.c **** /** LZ4_compress_generic() :
 899:Core/Src/lz4.c ****  *  inlined, to ensure branches are decided at compilation time.
 900:Core/Src/lz4.c ****  *  Presumed already validated at this stage:
 901:Core/Src/lz4.c ****  *  - source != NULL
 902:Core/Src/lz4.c ****  *  - inputSize > 0
 903:Core/Src/lz4.c ****  */
 904:Core/Src/lz4.c **** LZ4_FORCE_INLINE int LZ4_compress_generic_validated(
 905:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 906:Core/Src/lz4.c ****                  const char* const source,
 907:Core/Src/lz4.c ****                  char* const dest,
 908:Core/Src/lz4.c ****                  const int inputSize,
 909:Core/Src/lz4.c ****                  int*  inputConsumed, /* only written when outputDirective == fillOutput */
 910:Core/Src/lz4.c ****                  const int maxOutputSize,
 911:Core/Src/lz4.c ****                  const limitedOutput_directive outputDirective,
 912:Core/Src/lz4.c ****                  const tableType_t tableType,
 913:Core/Src/lz4.c ****                  const dict_directive dictDirective,
 914:Core/Src/lz4.c ****                  const dictIssue_directive dictIssue,
 915:Core/Src/lz4.c ****                  const int acceleration)
 916:Core/Src/lz4.c **** {
 917:Core/Src/lz4.c ****     int result;
 918:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 919:Core/Src/lz4.c **** 
 920:Core/Src/lz4.c ****     U32 const startIndex = cctx->currentOffset;
 921:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 922:Core/Src/lz4.c ****     const BYTE* lowLimit;
 923:Core/Src/lz4.c **** 
 924:Core/Src/lz4.c ****     const LZ4_stream_t_internal* dictCtx = (const LZ4_stream_t_internal*) cctx->dictCtx;
 925:Core/Src/lz4.c ****     const BYTE* const dictionary =
 926:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
 927:Core/Src/lz4.c ****     const U32 dictSize =
 928:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
 929:Core/Src/lz4.c ****     const U32 dictDelta = (dictDirective == usingDictCtx) ? startIndex - dictCtx->currentOffset : 0
 930:Core/Src/lz4.c **** 
 931:Core/Src/lz4.c ****     int const maybe_extMem = (dictDirective == usingExtDict) || (dictDirective == usingDictCtx);
 932:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
 933:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 934:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 935:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 936:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 937:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 24


 938:Core/Src/lz4.c **** 
 939:Core/Src/lz4.c ****     /* the dictCtx currentOffset is indexed on the start of the dictionary,
 940:Core/Src/lz4.c ****      * while a dictionary in the current context precedes the currentOffset */
 941:Core/Src/lz4.c ****     const BYTE* dictBase = (dictionary == NULL) ? NULL :
 942:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 943:Core/Src/lz4.c ****                             dictionary + dictSize - dictCtx->currentOffset :
 944:Core/Src/lz4.c ****                             dictionary + dictSize - startIndex;
 945:Core/Src/lz4.c **** 
 946:Core/Src/lz4.c ****     BYTE* op = (BYTE*) dest;
 947:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 948:Core/Src/lz4.c **** 
 949:Core/Src/lz4.c ****     U32 offset = 0;
 950:Core/Src/lz4.c ****     U32 forwardH;
 951:Core/Src/lz4.c **** 
 952:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic_validated: srcSize=%i, tableType=%u", inputSize, tableType);
 953:Core/Src/lz4.c ****     assert(ip != NULL);
 954:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 955:Core/Src/lz4.c ****      * as having dirty context, since no action was taken yet */
 956:Core/Src/lz4.c ****     if (outputDirective == fillOutput && maxOutputSize < 1) { return 0; } /* Impossible to store an
 957:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 958:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 959:Core/Src/lz4.c ****     assert(acceleration >= 1);
 960:Core/Src/lz4.c **** 
 961:Core/Src/lz4.c ****     lowLimit = (const BYTE*)source - (dictDirective == withPrefix64k ? dictSize : 0);
 962:Core/Src/lz4.c **** 
 963:Core/Src/lz4.c ****     /* Update context state */
 964:Core/Src/lz4.c ****     if (dictDirective == usingDictCtx) {
 965:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 966:Core/Src/lz4.c ****         /* Instead, they use the block we just compressed. */
 967:Core/Src/lz4.c ****         cctx->dictCtx = NULL;
 968:Core/Src/lz4.c ****         cctx->dictSize = (U32)inputSize;
 969:Core/Src/lz4.c ****     } else {
 970:Core/Src/lz4.c ****         cctx->dictSize += (U32)inputSize;
 971:Core/Src/lz4.c ****     }
 972:Core/Src/lz4.c ****     cctx->currentOffset += (U32)inputSize;
 973:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 974:Core/Src/lz4.c **** 
 975:Core/Src/lz4.c ****     if (inputSize<LZ4_minLength) goto _last_literals;        /* Input too small, no compression (al
 976:Core/Src/lz4.c **** 
 977:Core/Src/lz4.c ****     /* First Byte */
 978:Core/Src/lz4.c ****     {   U32 const h = LZ4_hashPosition(ip, tableType);
 979:Core/Src/lz4.c ****         if (tableType == byPtr) {
 980:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 981:Core/Src/lz4.c ****         } else {
 982:Core/Src/lz4.c ****             LZ4_putIndexOnHash(startIndex, h, cctx->hashTable, tableType);
 983:Core/Src/lz4.c ****     }   }
 984:Core/Src/lz4.c ****     ip++; forwardH = LZ4_hashPosition(ip, tableType);
 985:Core/Src/lz4.c **** 
 986:Core/Src/lz4.c ****     /* Main Loop */
 987:Core/Src/lz4.c ****     for ( ; ; ) {
 988:Core/Src/lz4.c ****         const BYTE* match;
 989:Core/Src/lz4.c ****         BYTE* token;
 990:Core/Src/lz4.c ****         const BYTE* filledIp;
 991:Core/Src/lz4.c **** 
 992:Core/Src/lz4.c ****         /* Find a match */
 993:Core/Src/lz4.c ****         if (tableType == byPtr) {
 994:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 25


 995:Core/Src/lz4.c ****             int step = 1;
 996:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 997:Core/Src/lz4.c ****             do {
 998:Core/Src/lz4.c ****                 U32 const h = forwardH;
 999:Core/Src/lz4.c ****                 ip = forwardIp;
1000:Core/Src/lz4.c ****                 forwardIp += step;
1001:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
1002:Core/Src/lz4.c **** 
1003:Core/Src/lz4.c ****                 if (unlikely(forwardIp > mflimitPlusOne)) goto _last_literals;
1004:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
1005:Core/Src/lz4.c **** 
1006:Core/Src/lz4.c ****                 match = LZ4_getPositionOnHash(h, cctx->hashTable, tableType);
1007:Core/Src/lz4.c ****                 forwardH = LZ4_hashPosition(forwardIp, tableType);
1008:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
1009:Core/Src/lz4.c **** 
1010:Core/Src/lz4.c ****             } while ( (match+LZ4_DISTANCE_MAX < ip)
1011:Core/Src/lz4.c ****                    || (LZ4_read32(match) != LZ4_read32(ip)) );
1012:Core/Src/lz4.c **** 
1013:Core/Src/lz4.c ****         } else {   /* byU32, byU16 */
1014:Core/Src/lz4.c **** 
1015:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
1016:Core/Src/lz4.c ****             int step = 1;
1017:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
1018:Core/Src/lz4.c ****             do {
1019:Core/Src/lz4.c ****                 U32 const h = forwardH;
1020:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
1021:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
1022:Core/Src/lz4.c ****                 assert(matchIndex <= current);
1023:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
1024:Core/Src/lz4.c ****                 ip = forwardIp;
1025:Core/Src/lz4.c ****                 forwardIp += step;
1026:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
1027:Core/Src/lz4.c **** 
1028:Core/Src/lz4.c ****                 if (unlikely(forwardIp > mflimitPlusOne)) goto _last_literals;
1029:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
1030:Core/Src/lz4.c **** 
1031:Core/Src/lz4.c ****                 if (dictDirective == usingDictCtx) {
1032:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
1033:Core/Src/lz4.c ****                         /* there was no match, try the dictionary */
1034:Core/Src/lz4.c ****                         assert(tableType == byU32);
1035:Core/Src/lz4.c ****                         matchIndex = LZ4_getIndexOnHash(h, dictCtx->hashTable, byU32);
1036:Core/Src/lz4.c ****                         match = dictBase + matchIndex;
1037:Core/Src/lz4.c ****                         matchIndex += dictDelta;   /* make dictCtx index comparable with current co
1038:Core/Src/lz4.c ****                         lowLimit = dictionary;
1039:Core/Src/lz4.c ****                     } else {
1040:Core/Src/lz4.c ****                         match = base + matchIndex;
1041:Core/Src/lz4.c ****                         lowLimit = (const BYTE*)source;
1042:Core/Src/lz4.c ****                     }
1043:Core/Src/lz4.c ****                 } else if (dictDirective == usingExtDict) {
1044:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
1045:Core/Src/lz4.c ****                         DEBUGLOG(7, "extDict candidate: matchIndex=%5u  <  startIndex=%5u", matchIn
1046:Core/Src/lz4.c ****                         assert(startIndex - matchIndex >= MINMATCH);
1047:Core/Src/lz4.c ****                         assert(dictBase);
1048:Core/Src/lz4.c ****                         match = dictBase + matchIndex;
1049:Core/Src/lz4.c ****                         lowLimit = dictionary;
1050:Core/Src/lz4.c ****                     } else {
1051:Core/Src/lz4.c ****                         match = base + matchIndex;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 26


1052:Core/Src/lz4.c ****                         lowLimit = (const BYTE*)source;
1053:Core/Src/lz4.c ****                     }
1054:Core/Src/lz4.c ****                 } else {   /* single continuous memory segment */
1055:Core/Src/lz4.c ****                     match = base + matchIndex;
1056:Core/Src/lz4.c ****                 }
1057:Core/Src/lz4.c ****                 forwardH = LZ4_hashPosition(forwardIp, tableType);
1058:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
1059:Core/Src/lz4.c **** 
1060:Core/Src/lz4.c ****                 DEBUGLOG(7, "candidate at pos=%u  (offset=%u \n", matchIndex, current - matchIndex)
1061:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
1062:Core/Src/lz4.c ****                 assert(matchIndex < current);
1063:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
1064:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
1065:Core/Src/lz4.c ****                     continue;
1066:Core/Src/lz4.c ****                 } /* too far */
1067:Core/Src/lz4.c ****                 assert((current - matchIndex) <= LZ4_DISTANCE_MAX);  /* match now expected within d
1068:Core/Src/lz4.c **** 
1069:Core/Src/lz4.c ****                 if (LZ4_read32(match) == LZ4_read32(ip)) {
1070:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
1071:Core/Src/lz4.c ****                     break;   /* match found */
1072:Core/Src/lz4.c ****                 }
1073:Core/Src/lz4.c **** 
1074:Core/Src/lz4.c ****             } while(1);
1075:Core/Src/lz4.c ****         }
1076:Core/Src/lz4.c **** 
1077:Core/Src/lz4.c ****         /* Catch up */
1078:Core/Src/lz4.c ****         filledIp = ip;
1079:Core/Src/lz4.c ****         while (((ip>anchor) & (match > lowLimit)) && (unlikely(ip[-1]==match[-1]))) { ip--; match--
1080:Core/Src/lz4.c **** 
1081:Core/Src/lz4.c ****         /* Encode Literals */
1082:Core/Src/lz4.c ****         {   unsigned const litLength = (unsigned)(ip - anchor);
1083:Core/Src/lz4.c ****             token = op++;
1084:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
1085:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
1086:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
1087:Core/Src/lz4.c ****             }
1088:Core/Src/lz4.c ****             if ((outputDirective == fillOutput) &&
1089:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
1090:Core/Src/lz4.c ****                 op--;
1091:Core/Src/lz4.c ****                 goto _last_literals;
1092:Core/Src/lz4.c ****             }
1093:Core/Src/lz4.c ****             if (litLength >= RUN_MASK) {
1094:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
1095:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
1096:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
1097:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
1098:Core/Src/lz4.c ****             }
1099:Core/Src/lz4.c ****             else *token = (BYTE)(litLength<<ML_BITS);
1100:Core/Src/lz4.c **** 
1101:Core/Src/lz4.c ****             /* Copy Literals */
1102:Core/Src/lz4.c ****             LZ4_wildCopy8(op, anchor, op+litLength);
1103:Core/Src/lz4.c ****             op+=litLength;
1104:Core/Src/lz4.c ****             DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
1105:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
1106:Core/Src/lz4.c ****         }
1107:Core/Src/lz4.c **** 
1108:Core/Src/lz4.c **** _next_match:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 27


1109:Core/Src/lz4.c ****         /* at this stage, the following variables must be correctly set :
1110:Core/Src/lz4.c ****          * - ip : at start of LZ operation
1111:Core/Src/lz4.c ****          * - match : at start of previous pattern occurrence; can be within current prefix, or with
1112:Core/Src/lz4.c ****          * - offset : if maybe_ext_memSegment==1 (constant)
1113:Core/Src/lz4.c ****          * - lowLimit : must be == dictionary to mean "match is within extDict"; must be == source 
1114:Core/Src/lz4.c ****          * - token and *token : position to write 4-bits for match length; higher 4-bits for litera
1115:Core/Src/lz4.c ****          */
1116:Core/Src/lz4.c **** 
1117:Core/Src/lz4.c ****         if ((outputDirective == fillOutput) &&
1118:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
1119:Core/Src/lz4.c ****             /* the match was too close to the end, rewind and go to last literals */
1120:Core/Src/lz4.c ****             op = token;
1121:Core/Src/lz4.c ****             goto _last_literals;
1122:Core/Src/lz4.c ****         }
1123:Core/Src/lz4.c **** 
1124:Core/Src/lz4.c ****         /* Encode Offset */
1125:Core/Src/lz4.c ****         if (maybe_extMem) {   /* static test */
1126:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
1127:Core/Src/lz4.c ****             assert(offset <= LZ4_DISTANCE_MAX && offset > 0);
1128:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)offset); op+=2;
1129:Core/Src/lz4.c ****         } else  {
1130:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (same segment)", (U32)(ip - match));
1131:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
1132:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)(ip - match)); op+=2;
1133:Core/Src/lz4.c ****         }
1134:Core/Src/lz4.c **** 
1135:Core/Src/lz4.c ****         /* Encode MatchLength */
1136:Core/Src/lz4.c ****         {   unsigned matchCode;
1137:Core/Src/lz4.c **** 
1138:Core/Src/lz4.c ****             if ( (dictDirective==usingExtDict || dictDirective==usingDictCtx)
1139:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
1140:Core/Src/lz4.c ****                 const BYTE* limit = ip + (dictEnd-match);
1141:Core/Src/lz4.c ****                 assert(dictEnd > match);
1142:Core/Src/lz4.c ****                 if (limit > matchlimit) limit = matchlimit;
1143:Core/Src/lz4.c ****                 matchCode = LZ4_count(ip+MINMATCH, match+MINMATCH, limit);
1144:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
1145:Core/Src/lz4.c ****                 if (ip==limit) {
1146:Core/Src/lz4.c ****                     unsigned const more = LZ4_count(limit, (const BYTE*)source, matchlimit);
1147:Core/Src/lz4.c ****                     matchCode += more;
1148:Core/Src/lz4.c ****                     ip += more;
1149:Core/Src/lz4.c ****                 }
1150:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u starting in extDict", matchCode+MINMA
1151:Core/Src/lz4.c ****             } else {
1152:Core/Src/lz4.c ****                 matchCode = LZ4_count(ip+MINMATCH, match+MINMATCH, matchlimit);
1153:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
1154:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
1155:Core/Src/lz4.c ****             }
1156:Core/Src/lz4.c **** 
1157:Core/Src/lz4.c ****             if ((outputDirective) &&    /* Check output buffer overflow */
1158:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
1159:Core/Src/lz4.c ****                 if (outputDirective == fillOutput) {
1160:Core/Src/lz4.c ****                     /* Match description too long : reduce it */
1161:Core/Src/lz4.c ****                     U32 newMatchCode = 15 /* in token */ - 1 /* to avoid needing a zero byte */ + (
1162:Core/Src/lz4.c ****                     ip -= matchCode - newMatchCode;
1163:Core/Src/lz4.c ****                     assert(newMatchCode < matchCode);
1164:Core/Src/lz4.c ****                     matchCode = newMatchCode;
1165:Core/Src/lz4.c ****                     if (unlikely(ip <= filledIp)) {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 28


1166:Core/Src/lz4.c ****                         /* We have already filled up to filledIp so if ip ends up less than filledI
1167:Core/Src/lz4.c ****                          * we have positions in the hash table beyond the current position. This is
1168:Core/Src/lz4.c ****                          * a problem if we reuse the hash table. So we have to remove these positio
1169:Core/Src/lz4.c ****                          * from the hash table.
1170:Core/Src/lz4.c ****                          */
1171:Core/Src/lz4.c ****                         const BYTE* ptr;
1172:Core/Src/lz4.c ****                         DEBUGLOG(5, "Clearing %u positions", (U32)(filledIp - ip));
1173:Core/Src/lz4.c ****                         for (ptr = ip; ptr <= filledIp; ++ptr) {
1174:Core/Src/lz4.c ****                             U32 const h = LZ4_hashPosition(ptr, tableType);
1175:Core/Src/lz4.c ****                             LZ4_clearHash(h, cctx->hashTable, tableType);
1176:Core/Src/lz4.c ****                         }
1177:Core/Src/lz4.c ****                     }
1178:Core/Src/lz4.c ****                 } else {
1179:Core/Src/lz4.c ****                     assert(outputDirective == limitedOutput);
1180:Core/Src/lz4.c ****                     return 0;   /* cannot compress within `dst` budget. Stored indexes in hash tabl
1181:Core/Src/lz4.c ****                 }
1182:Core/Src/lz4.c ****             }
1183:Core/Src/lz4.c ****             if (matchCode >= ML_MASK) {
1184:Core/Src/lz4.c ****                 *token += ML_MASK;
1185:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
1186:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
1187:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
1188:Core/Src/lz4.c ****                     op+=4;
1189:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
1190:Core/Src/lz4.c ****                     matchCode -= 4*255;
1191:Core/Src/lz4.c ****                 }
1192:Core/Src/lz4.c ****                 op += matchCode / 255;
1193:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
1194:Core/Src/lz4.c ****             } else
1195:Core/Src/lz4.c ****                 *token += (BYTE)(matchCode);
1196:Core/Src/lz4.c ****         }
1197:Core/Src/lz4.c ****         /* Ensure we have enough space for the last literals. */
1198:Core/Src/lz4.c ****         assert(!(outputDirective == fillOutput && op + 1 + LASTLITERALS > olimit));
1199:Core/Src/lz4.c **** 
1200:Core/Src/lz4.c ****         anchor = ip;
1201:Core/Src/lz4.c **** 
1202:Core/Src/lz4.c ****         /* Test end of chunk */
1203:Core/Src/lz4.c ****         if (ip >= mflimitPlusOne) break;
1204:Core/Src/lz4.c **** 
1205:Core/Src/lz4.c ****         /* Fill table */
1206:Core/Src/lz4.c ****         {   U32 const h = LZ4_hashPosition(ip-2, tableType);
1207:Core/Src/lz4.c ****             if (tableType == byPtr) {
1208:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
1209:Core/Src/lz4.c ****             } else {
1210:Core/Src/lz4.c ****                 U32 const idx = (U32)((ip-2) - base);
1211:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
1212:Core/Src/lz4.c ****         }   }
1213:Core/Src/lz4.c **** 
1214:Core/Src/lz4.c ****         /* Test next position */
1215:Core/Src/lz4.c ****         if (tableType == byPtr) {
1216:Core/Src/lz4.c **** 
1217:Core/Src/lz4.c ****             match = LZ4_getPosition(ip, cctx->hashTable, tableType);
1218:Core/Src/lz4.c ****             LZ4_putPosition(ip, cctx->hashTable, tableType);
1219:Core/Src/lz4.c ****             if ( (match+LZ4_DISTANCE_MAX >= ip)
1220:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) )
1221:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
1222:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 29


1223:Core/Src/lz4.c ****         } else {   /* byU32, byU16 */
1224:Core/Src/lz4.c **** 
1225:Core/Src/lz4.c ****             U32 const h = LZ4_hashPosition(ip, tableType);
1226:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
1227:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
1228:Core/Src/lz4.c ****             assert(matchIndex < current);
1229:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
1230:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
1231:Core/Src/lz4.c ****                     /* there was no match, try the dictionary */
1232:Core/Src/lz4.c ****                     assert(tableType == byU32);
1233:Core/Src/lz4.c ****                     matchIndex = LZ4_getIndexOnHash(h, dictCtx->hashTable, byU32);
1234:Core/Src/lz4.c ****                     match = dictBase + matchIndex;
1235:Core/Src/lz4.c ****                     lowLimit = dictionary;   /* required for match length counter */
1236:Core/Src/lz4.c ****                     matchIndex += dictDelta;
1237:Core/Src/lz4.c ****                 } else {
1238:Core/Src/lz4.c ****                     match = base + matchIndex;
1239:Core/Src/lz4.c ****                     lowLimit = (const BYTE*)source;  /* required for match length counter */
1240:Core/Src/lz4.c ****                 }
1241:Core/Src/lz4.c ****             } else if (dictDirective==usingExtDict) {
1242:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
1243:Core/Src/lz4.c ****                     assert(dictBase);
1244:Core/Src/lz4.c ****                     match = dictBase + matchIndex;
1245:Core/Src/lz4.c ****                     lowLimit = dictionary;   /* required for match length counter */
1246:Core/Src/lz4.c ****                 } else {
1247:Core/Src/lz4.c ****                     match = base + matchIndex;
1248:Core/Src/lz4.c ****                     lowLimit = (const BYTE*)source;   /* required for match length counter */
1249:Core/Src/lz4.c ****                 }
1250:Core/Src/lz4.c ****             } else {   /* single memory segment */
1251:Core/Src/lz4.c ****                 match = base + matchIndex;
1252:Core/Src/lz4.c ****             }
1253:Core/Src/lz4.c ****             LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
1254:Core/Src/lz4.c ****             assert(matchIndex < current);
1255:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
1256:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
1257:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
1258:Core/Src/lz4.c ****                 token=op++;
1259:Core/Src/lz4.c ****                 *token=0;
1260:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
1261:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
1262:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
1263:Core/Src/lz4.c ****                 goto _next_match;
1264:Core/Src/lz4.c ****             }
1265:Core/Src/lz4.c ****         }
1266:Core/Src/lz4.c **** 
1267:Core/Src/lz4.c ****         /* Prepare next loop */
1268:Core/Src/lz4.c ****         forwardH = LZ4_hashPosition(++ip, tableType);
1269:Core/Src/lz4.c **** 
1270:Core/Src/lz4.c ****     }
1271:Core/Src/lz4.c **** 
1272:Core/Src/lz4.c **** _last_literals:
1273:Core/Src/lz4.c ****     /* Encode Last Literals */
1274:Core/Src/lz4.c ****     {   size_t lastRun = (size_t)(iend - anchor);
1275:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
1276:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
1277:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
1278:Core/Src/lz4.c ****                 /* adapt lastRun to fill 'dst' */
1279:Core/Src/lz4.c ****                 assert(olimit >= op);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 30


1280:Core/Src/lz4.c ****                 lastRun  = (size_t)(olimit-op) - 1/*token*/;
1281:Core/Src/lz4.c ****                 lastRun -= (lastRun + 256 - RUN_MASK) / 256;  /*additional length tokens*/
1282:Core/Src/lz4.c ****             } else {
1283:Core/Src/lz4.c ****                 assert(outputDirective == limitedOutput);
1284:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
1285:Core/Src/lz4.c ****             }
1286:Core/Src/lz4.c ****         }
1287:Core/Src/lz4.c ****         DEBUGLOG(6, "Final literal run : %i literals", (int)lastRun);
1288:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
1289:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
1290:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
1291:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
1292:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
1293:Core/Src/lz4.c ****         } else {
1294:Core/Src/lz4.c ****             *op++ = (BYTE)(lastRun<<ML_BITS);
1295:Core/Src/lz4.c ****         }
1296:Core/Src/lz4.c ****         LZ4_memcpy(op, anchor, lastRun);
1297:Core/Src/lz4.c ****         ip = anchor + lastRun;
1298:Core/Src/lz4.c ****         op += lastRun;
1299:Core/Src/lz4.c ****     }
1300:Core/Src/lz4.c **** 
1301:Core/Src/lz4.c ****     if (outputDirective == fillOutput) {
1302:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
1303:Core/Src/lz4.c ****     }
1304:Core/Src/lz4.c ****     result = (int)(((char*)op) - dest);
1305:Core/Src/lz4.c ****     assert(result > 0);
1306:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
1307:Core/Src/lz4.c ****     return result;
1308:Core/Src/lz4.c **** }
1309:Core/Src/lz4.c **** 
1310:Core/Src/lz4.c **** /** LZ4_compress_generic() :
1311:Core/Src/lz4.c ****  *  inlined, to ensure branches are decided at compilation time;
1312:Core/Src/lz4.c ****  *  takes care of src == (NULL, 0)
1313:Core/Src/lz4.c ****  *  and forward the rest to LZ4_compress_generic_validated */
1314:Core/Src/lz4.c **** LZ4_FORCE_INLINE int LZ4_compress_generic(
1315:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
1316:Core/Src/lz4.c ****                  const char* const src,
1317:Core/Src/lz4.c ****                  char* const dst,
1318:Core/Src/lz4.c ****                  const int srcSize,
1319:Core/Src/lz4.c ****                  int *inputConsumed, /* only written when outputDirective == fillOutput */
1320:Core/Src/lz4.c ****                  const int dstCapacity,
1321:Core/Src/lz4.c ****                  const limitedOutput_directive outputDirective,
1322:Core/Src/lz4.c ****                  const tableType_t tableType,
1323:Core/Src/lz4.c ****                  const dict_directive dictDirective,
1324:Core/Src/lz4.c ****                  const dictIssue_directive dictIssue,
1325:Core/Src/lz4.c ****                  const int acceleration)
1326:Core/Src/lz4.c **** {
1327:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: srcSize=%i, dstCapacity=%i",
1328:Core/Src/lz4.c ****                 srcSize, dstCapacity);
1329:Core/Src/lz4.c **** 
1330:Core/Src/lz4.c ****     if ((U32)srcSize > (U32)LZ4_MAX_INPUT_SIZE) { return 0; }  /* Unsupported srcSize, too large (o
1331:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
1332:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
1333:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
1334:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
1335:Core/Src/lz4.c ****         assert(dst != NULL);
1336:Core/Src/lz4.c ****         dst[0] = 0;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 31


1337:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
1338:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
1339:Core/Src/lz4.c ****             *inputConsumed = 0;
1340:Core/Src/lz4.c ****         }
1341:Core/Src/lz4.c ****         return 1;
1342:Core/Src/lz4.c ****     }
1343:Core/Src/lz4.c ****     assert(src != NULL);
1344:Core/Src/lz4.c **** 
1345:Core/Src/lz4.c ****     return LZ4_compress_generic_validated(cctx, src, dst, srcSize,
1346:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
1347:Core/Src/lz4.c ****                 dstCapacity, outputDirective,
1348:Core/Src/lz4.c ****                 tableType, dictDirective, dictIssue, acceleration);
1349:Core/Src/lz4.c **** }
1350:Core/Src/lz4.c **** 
1351:Core/Src/lz4.c **** 
1352:Core/Src/lz4.c **** int LZ4_compress_fast_extState(void* state, const char* source, char* dest, int inputSize, int maxO
1353:Core/Src/lz4.c **** {
1354:Core/Src/lz4.c ****     LZ4_stream_t_internal* const ctx = & LZ4_initStream(state, sizeof(LZ4_stream_t)) -> internal_do
1355:Core/Src/lz4.c ****     assert(ctx != NULL);
1356:Core/Src/lz4.c ****     if (acceleration < 1) acceleration = LZ4_ACCELERATION_DEFAULT;
1357:Core/Src/lz4.c ****     if (acceleration > LZ4_ACCELERATION_MAX) acceleration = LZ4_ACCELERATION_MAX;
1358:Core/Src/lz4.c ****     if (maxOutputSize >= LZ4_compressBound(inputSize)) {
1359:Core/Src/lz4.c ****         if (inputSize < LZ4_64Klimit) {
1360:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, 0, notLimited, byU16, n
1361:Core/Src/lz4.c ****         } else {
1362:Core/Src/lz4.c ****             const tableType_t tableType = ((sizeof(void*)==4) && ((uptrval)source > LZ4_DISTANCE_MA
1363:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, 0, notLimited, tableTyp
1364:Core/Src/lz4.c ****         }
1365:Core/Src/lz4.c ****     } else {
1366:Core/Src/lz4.c ****         if (inputSize < LZ4_64Klimit) {
1367:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, maxOutputSize, limitedO
1368:Core/Src/lz4.c ****         } else {
1369:Core/Src/lz4.c ****             const tableType_t tableType = ((sizeof(void*)==4) && ((uptrval)source > LZ4_DISTANCE_MA
1370:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, maxOutputSize, limitedO
1371:Core/Src/lz4.c ****         }
1372:Core/Src/lz4.c ****     }
1373:Core/Src/lz4.c **** }
1374:Core/Src/lz4.c **** 
1375:Core/Src/lz4.c **** /**
1376:Core/Src/lz4.c ****  * LZ4_compress_fast_extState_fastReset() :
1377:Core/Src/lz4.c ****  * A variant of LZ4_compress_fast_extState().
1378:Core/Src/lz4.c ****  *
1379:Core/Src/lz4.c ****  * Using this variant avoids an expensive initialization step. It is only safe
1380:Core/Src/lz4.c ****  * to call if the state buffer is known to be correctly initialized already
1381:Core/Src/lz4.c ****  * (see comment in lz4.h on LZ4_resetStream_fast() for a definition of
1382:Core/Src/lz4.c ****  * "correctly initialized").
1383:Core/Src/lz4.c ****  */
1384:Core/Src/lz4.c **** int LZ4_compress_fast_extState_fastReset(void* state, const char* src, char* dst, int srcSize, int 
1385:Core/Src/lz4.c **** {
1386:Core/Src/lz4.c ****     LZ4_stream_t_internal* ctx = &((LZ4_stream_t*)state)->internal_donotuse;
1387:Core/Src/lz4.c ****     if (acceleration < 1) acceleration = LZ4_ACCELERATION_DEFAULT;
1388:Core/Src/lz4.c ****     if (acceleration > LZ4_ACCELERATION_MAX) acceleration = LZ4_ACCELERATION_MAX;
1389:Core/Src/lz4.c **** 
1390:Core/Src/lz4.c ****     if (dstCapacity >= LZ4_compressBound(srcSize)) {
1391:Core/Src/lz4.c ****         if (srcSize < LZ4_64Klimit) {
1392:Core/Src/lz4.c ****             const tableType_t tableType = byU16;
1393:Core/Src/lz4.c ****             LZ4_prepareTable(ctx, srcSize, tableType);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 32


1394:Core/Src/lz4.c ****             if (ctx->currentOffset) {
1395:Core/Src/lz4.c ****                 return LZ4_compress_generic(ctx, src, dst, srcSize, NULL, 0, notLimited, tableType,
1396:Core/Src/lz4.c ****             } else {
1397:Core/Src/lz4.c ****                 return LZ4_compress_generic(ctx, src, dst, srcSize, NULL, 0, notLimited, tableType,
1398:Core/Src/lz4.c ****             }
1399:Core/Src/lz4.c ****         } else {
1400:Core/Src/lz4.c ****             const tableType_t tableType = ((sizeof(void*)==4) && ((uptrval)src > LZ4_DISTANCE_MAX))
1401:Core/Src/lz4.c ****             LZ4_prepareTable(ctx, srcSize, tableType);
1402:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, src, dst, srcSize, NULL, 0, notLimited, tableType, noD
1403:Core/Src/lz4.c ****         }
1404:Core/Src/lz4.c ****     } else {
1405:Core/Src/lz4.c ****         if (srcSize < LZ4_64Klimit) {
1406:Core/Src/lz4.c ****             const tableType_t tableType = byU16;
1407:Core/Src/lz4.c ****             LZ4_prepareTable(ctx, srcSize, tableType);
1408:Core/Src/lz4.c ****             if (ctx->currentOffset) {
1409:Core/Src/lz4.c ****                 return LZ4_compress_generic(ctx, src, dst, srcSize, NULL, dstCapacity, limitedOutpu
1410:Core/Src/lz4.c ****             } else {
1411:Core/Src/lz4.c ****                 return LZ4_compress_generic(ctx, src, dst, srcSize, NULL, dstCapacity, limitedOutpu
1412:Core/Src/lz4.c ****             }
1413:Core/Src/lz4.c ****         } else {
1414:Core/Src/lz4.c ****             const tableType_t tableType = ((sizeof(void*)==4) && ((uptrval)src > LZ4_DISTANCE_MAX))
1415:Core/Src/lz4.c ****             LZ4_prepareTable(ctx, srcSize, tableType);
1416:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, src, dst, srcSize, NULL, dstCapacity, limitedOutput, t
1417:Core/Src/lz4.c ****         }
1418:Core/Src/lz4.c ****     }
1419:Core/Src/lz4.c **** }
1420:Core/Src/lz4.c **** 
1421:Core/Src/lz4.c **** 
1422:Core/Src/lz4.c **** int LZ4_compress_fast(const char* source, char* dest, int inputSize, int maxOutputSize, int acceler
1423:Core/Src/lz4.c **** {
1424:Core/Src/lz4.c ****     int result;
1425:Core/Src/lz4.c **** #if (LZ4_HEAPMODE)
1426:Core/Src/lz4.c ****     LZ4_stream_t* ctxPtr = (LZ4_stream_t*)ALLOC(sizeof(LZ4_stream_t));   /* malloc-calloc always pr
1427:Core/Src/lz4.c ****     if (ctxPtr == NULL) return 0;
1428:Core/Src/lz4.c **** #else
1429:Core/Src/lz4.c ****     LZ4_stream_t ctx;
1430:Core/Src/lz4.c ****     LZ4_stream_t* const ctxPtr = &ctx;
1431:Core/Src/lz4.c **** #endif
1432:Core/Src/lz4.c ****     result = LZ4_compress_fast_extState(ctxPtr, source, dest, inputSize, maxOutputSize, acceleratio
1433:Core/Src/lz4.c **** 
1434:Core/Src/lz4.c **** #if (LZ4_HEAPMODE)
1435:Core/Src/lz4.c ****     FREEMEM(ctxPtr);
1436:Core/Src/lz4.c **** #endif
1437:Core/Src/lz4.c ****     return result;
1438:Core/Src/lz4.c **** }
1439:Core/Src/lz4.c **** 
1440:Core/Src/lz4.c **** 
1441:Core/Src/lz4.c **** int LZ4_compress_default(const char* src, char* dst, int srcSize, int maxOutputSize)
1442:Core/Src/lz4.c **** {
1443:Core/Src/lz4.c ****     return LZ4_compress_fast(src, dst, srcSize, maxOutputSize, 1);
1444:Core/Src/lz4.c **** }
1445:Core/Src/lz4.c **** 
1446:Core/Src/lz4.c **** 
1447:Core/Src/lz4.c **** /* Note!: This function leaves the stream in an unclean/broken state!
1448:Core/Src/lz4.c ****  * It is not safe to subsequently use the same state with a _fastReset() or
1449:Core/Src/lz4.c ****  * _continue() call without resetting it. */
1450:Core/Src/lz4.c **** static int LZ4_compress_destSize_extState (LZ4_stream_t* state, const char* src, char* dst, int* sr
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 33


1451:Core/Src/lz4.c **** {
1452:Core/Src/lz4.c ****     void* const s = LZ4_initStream(state, sizeof (*state));
1453:Core/Src/lz4.c ****     assert(s != NULL); (void)s;
1454:Core/Src/lz4.c **** 
1455:Core/Src/lz4.c ****     if (targetDstSize >= LZ4_compressBound(*srcSizePtr)) {  /* compression success is guaranteed */
1456:Core/Src/lz4.c ****         return LZ4_compress_fast_extState(state, src, dst, *srcSizePtr, targetDstSize, 1);
1457:Core/Src/lz4.c ****     } else {
1458:Core/Src/lz4.c ****         if (*srcSizePtr < LZ4_64Klimit) {
1459:Core/Src/lz4.c ****             return LZ4_compress_generic(&state->internal_donotuse, src, dst, *srcSizePtr, srcSizePt
1460:Core/Src/lz4.c ****         } else {
1461:Core/Src/lz4.c ****             tableType_t const addrMode = ((sizeof(void*)==4) && ((uptrval)src > LZ4_DISTANCE_MAX)) 
1462:Core/Src/lz4.c ****             return LZ4_compress_generic(&state->internal_donotuse, src, dst, *srcSizePtr, srcSizePt
1463:Core/Src/lz4.c ****     }   }
1464:Core/Src/lz4.c **** }
1465:Core/Src/lz4.c **** 
1466:Core/Src/lz4.c **** 
1467:Core/Src/lz4.c **** int LZ4_compress_destSize(const char* src, char* dst, int* srcSizePtr, int targetDstSize)
1468:Core/Src/lz4.c **** {
1469:Core/Src/lz4.c **** #if (LZ4_HEAPMODE)
1470:Core/Src/lz4.c ****     LZ4_stream_t* ctx = (LZ4_stream_t*)ALLOC(sizeof(LZ4_stream_t));   /* malloc-calloc always prope
1471:Core/Src/lz4.c ****     if (ctx == NULL) return 0;
1472:Core/Src/lz4.c **** #else
1473:Core/Src/lz4.c ****     LZ4_stream_t ctxBody;
1474:Core/Src/lz4.c ****     LZ4_stream_t* ctx = &ctxBody;
1475:Core/Src/lz4.c **** #endif
1476:Core/Src/lz4.c **** 
1477:Core/Src/lz4.c ****     int result = LZ4_compress_destSize_extState(ctx, src, dst, srcSizePtr, targetDstSize);
1478:Core/Src/lz4.c **** 
1479:Core/Src/lz4.c **** #if (LZ4_HEAPMODE)
1480:Core/Src/lz4.c ****     FREEMEM(ctx);
1481:Core/Src/lz4.c **** #endif
1482:Core/Src/lz4.c ****     return result;
1483:Core/Src/lz4.c **** }
1484:Core/Src/lz4.c **** 
1485:Core/Src/lz4.c **** 
1486:Core/Src/lz4.c **** 
1487:Core/Src/lz4.c **** /*-******************************
1488:Core/Src/lz4.c **** *  Streaming functions
1489:Core/Src/lz4.c **** ********************************/
1490:Core/Src/lz4.c **** 
1491:Core/Src/lz4.c **** #if !defined(LZ4_STATIC_LINKING_ONLY_DISABLE_MEMORY_ALLOCATION)
1492:Core/Src/lz4.c **** LZ4_stream_t* LZ4_createStream(void)
1493:Core/Src/lz4.c **** {
1494:Core/Src/lz4.c ****     LZ4_stream_t* const lz4s = (LZ4_stream_t*)ALLOC(sizeof(LZ4_stream_t));
1495:Core/Src/lz4.c ****     LZ4_STATIC_ASSERT(sizeof(LZ4_stream_t) >= sizeof(LZ4_stream_t_internal));
1496:Core/Src/lz4.c ****     DEBUGLOG(4, "LZ4_createStream %p", lz4s);
1497:Core/Src/lz4.c ****     if (lz4s == NULL) return NULL;
1498:Core/Src/lz4.c ****     LZ4_initStream(lz4s, sizeof(*lz4s));
1499:Core/Src/lz4.c ****     return lz4s;
1500:Core/Src/lz4.c **** }
1501:Core/Src/lz4.c **** #endif
1502:Core/Src/lz4.c **** 
1503:Core/Src/lz4.c **** static size_t LZ4_stream_t_alignment(void)
1504:Core/Src/lz4.c **** {
 389              		.loc 1 1504 1 is_stmt 1 view -0
 390              		.cfi_startproc
 391              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 34


 392              		@ frame_needed = 0, uses_anonymous_args = 0
 393              		@ link register save eliminated.
1505:Core/Src/lz4.c **** #if LZ4_ALIGN_TEST
1506:Core/Src/lz4.c ****     typedef struct { char c; LZ4_stream_t t; } t_a;
 394              		.loc 1 1506 5 view .LVU74
1507:Core/Src/lz4.c ****     return sizeof(t_a) - sizeof(LZ4_stream_t);
 395              		.loc 1 1507 5 view .LVU75
1508:Core/Src/lz4.c **** #else
1509:Core/Src/lz4.c ****     return 1;  /* effectively disabled */
1510:Core/Src/lz4.c **** #endif
1511:Core/Src/lz4.c **** }
 396              		.loc 1 1511 1 is_stmt 0 view .LVU76
 397 0000 0420     		movs	r0, #4
 398              		@ sp needed
 399 0002 7047     		bx	lr
 400              		.cfi_endproc
 401              	.LFE36:
 403              		.section	.text.LZ4_renormDictT,"ax",%progbits
 404              		.align	1
 405              		.syntax unified
 406              		.code	16
 407              		.thumb_func
 408              		.fpu softvfp
 410              	LZ4_renormDictT:
 411              	.LVL27:
 412              	.LFB43:
1512:Core/Src/lz4.c **** 
1513:Core/Src/lz4.c **** LZ4_stream_t* LZ4_initStream (void* buffer, size_t size)
1514:Core/Src/lz4.c **** {
1515:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_initStream");
1516:Core/Src/lz4.c ****     if (buffer == NULL) { return NULL; }
1517:Core/Src/lz4.c ****     if (size < sizeof(LZ4_stream_t)) { return NULL; }
1518:Core/Src/lz4.c ****     if (!LZ4_isAligned(buffer, LZ4_stream_t_alignment())) return NULL;
1519:Core/Src/lz4.c ****     MEM_INIT(buffer, 0, sizeof(LZ4_stream_t_internal));
1520:Core/Src/lz4.c ****     return (LZ4_stream_t*)buffer;
1521:Core/Src/lz4.c **** }
1522:Core/Src/lz4.c **** 
1523:Core/Src/lz4.c **** /* resetStream is now deprecated,
1524:Core/Src/lz4.c ****  * prefer initStream() which is more general */
1525:Core/Src/lz4.c **** void LZ4_resetStream (LZ4_stream_t* LZ4_stream)
1526:Core/Src/lz4.c **** {
1527:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_resetStream (ctx:%p)", LZ4_stream);
1528:Core/Src/lz4.c ****     MEM_INIT(LZ4_stream, 0, sizeof(LZ4_stream_t_internal));
1529:Core/Src/lz4.c **** }
1530:Core/Src/lz4.c **** 
1531:Core/Src/lz4.c **** void LZ4_resetStream_fast(LZ4_stream_t* ctx) {
1532:Core/Src/lz4.c ****     LZ4_prepareTable(&(ctx->internal_donotuse), 0, byU32);
1533:Core/Src/lz4.c **** }
1534:Core/Src/lz4.c **** 
1535:Core/Src/lz4.c **** #if !defined(LZ4_STATIC_LINKING_ONLY_DISABLE_MEMORY_ALLOCATION)
1536:Core/Src/lz4.c **** int LZ4_freeStream (LZ4_stream_t* LZ4_stream)
1537:Core/Src/lz4.c **** {
1538:Core/Src/lz4.c ****     if (!LZ4_stream) return 0;   /* support free on NULL */
1539:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_freeStream %p", LZ4_stream);
1540:Core/Src/lz4.c ****     FREEMEM(LZ4_stream);
1541:Core/Src/lz4.c ****     return (0);
1542:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 35


1543:Core/Src/lz4.c **** #endif
1544:Core/Src/lz4.c **** 
1545:Core/Src/lz4.c **** 
1546:Core/Src/lz4.c **** #define HASH_UNIT sizeof(reg_t)
1547:Core/Src/lz4.c **** int LZ4_loadDict (LZ4_stream_t* LZ4_dict, const char* dictionary, int dictSize)
1548:Core/Src/lz4.c **** {
1549:Core/Src/lz4.c ****     LZ4_stream_t_internal* dict = &LZ4_dict->internal_donotuse;
1550:Core/Src/lz4.c ****     const tableType_t tableType = byU32;
1551:Core/Src/lz4.c ****     const BYTE* p = (const BYTE*)dictionary;
1552:Core/Src/lz4.c ****     const BYTE* const dictEnd = p + dictSize;
1553:Core/Src/lz4.c ****     U32 idx32;
1554:Core/Src/lz4.c **** 
1555:Core/Src/lz4.c ****     DEBUGLOG(4, "LZ4_loadDict (%i bytes from %p into %p)", dictSize, dictionary, LZ4_dict);
1556:Core/Src/lz4.c **** 
1557:Core/Src/lz4.c ****     /* It's necessary to reset the context,
1558:Core/Src/lz4.c ****      * and not just continue it with prepareTable()
1559:Core/Src/lz4.c ****      * to avoid any risk of generating overflowing matchIndex
1560:Core/Src/lz4.c ****      * when compressing using this dictionary */
1561:Core/Src/lz4.c ****     LZ4_resetStream(LZ4_dict);
1562:Core/Src/lz4.c **** 
1563:Core/Src/lz4.c ****     /* We always increment the offset by 64 KB, since, if the dict is longer,
1564:Core/Src/lz4.c ****      * we truncate it to the last 64k, and if it's shorter, we still want to
1565:Core/Src/lz4.c ****      * advance by a whole window length so we can provide the guarantee that
1566:Core/Src/lz4.c ****      * there are only valid offsets in the window, which allows an optimization
1567:Core/Src/lz4.c ****      * in LZ4_compress_fast_continue() where it uses noDictIssue even when the
1568:Core/Src/lz4.c ****      * dictionary isn't a full 64k. */
1569:Core/Src/lz4.c ****     dict->currentOffset += 64 KB;
1570:Core/Src/lz4.c **** 
1571:Core/Src/lz4.c ****     if (dictSize < (int)HASH_UNIT) {
1572:Core/Src/lz4.c ****         return 0;
1573:Core/Src/lz4.c ****     }
1574:Core/Src/lz4.c **** 
1575:Core/Src/lz4.c ****     if ((dictEnd - p) > 64 KB) p = dictEnd - 64 KB;
1576:Core/Src/lz4.c ****     dict->dictionary = p;
1577:Core/Src/lz4.c ****     dict->dictSize = (U32)(dictEnd - p);
1578:Core/Src/lz4.c ****     dict->tableType = (U32)tableType;
1579:Core/Src/lz4.c ****     idx32 = dict->currentOffset - dict->dictSize;
1580:Core/Src/lz4.c **** 
1581:Core/Src/lz4.c ****     while (p <= dictEnd-HASH_UNIT) {
1582:Core/Src/lz4.c ****         U32 const h = LZ4_hashPosition(p, tableType);
1583:Core/Src/lz4.c ****         LZ4_putIndexOnHash(idx32, h, dict->hashTable, tableType);
1584:Core/Src/lz4.c ****         p+=3; idx32+=3;
1585:Core/Src/lz4.c ****     }
1586:Core/Src/lz4.c **** 
1587:Core/Src/lz4.c ****     return (int)dict->dictSize;
1588:Core/Src/lz4.c **** }
1589:Core/Src/lz4.c **** 
1590:Core/Src/lz4.c **** void LZ4_attach_dictionary(LZ4_stream_t* workingStream, const LZ4_stream_t* dictionaryStream)
1591:Core/Src/lz4.c **** {
1592:Core/Src/lz4.c ****     const LZ4_stream_t_internal* dictCtx = (dictionaryStream == NULL) ? NULL :
1593:Core/Src/lz4.c ****         &(dictionaryStream->internal_donotuse);
1594:Core/Src/lz4.c **** 
1595:Core/Src/lz4.c ****     DEBUGLOG(4, "LZ4_attach_dictionary (%p, %p, size %u)",
1596:Core/Src/lz4.c ****              workingStream, dictionaryStream,
1597:Core/Src/lz4.c ****              dictCtx != NULL ? dictCtx->dictSize : 0);
1598:Core/Src/lz4.c **** 
1599:Core/Src/lz4.c ****     if (dictCtx != NULL) {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 36


1600:Core/Src/lz4.c ****         /* If the current offset is zero, we will never look in the
1601:Core/Src/lz4.c ****          * external dictionary context, since there is no value a table
1602:Core/Src/lz4.c ****          * entry can take that indicate a miss. In that case, we need
1603:Core/Src/lz4.c ****          * to bump the offset to something non-zero.
1604:Core/Src/lz4.c ****          */
1605:Core/Src/lz4.c ****         if (workingStream->internal_donotuse.currentOffset == 0) {
1606:Core/Src/lz4.c ****             workingStream->internal_donotuse.currentOffset = 64 KB;
1607:Core/Src/lz4.c ****         }
1608:Core/Src/lz4.c **** 
1609:Core/Src/lz4.c ****         /* Don't actually attach an empty dictionary.
1610:Core/Src/lz4.c ****          */
1611:Core/Src/lz4.c ****         if (dictCtx->dictSize == 0) {
1612:Core/Src/lz4.c ****             dictCtx = NULL;
1613:Core/Src/lz4.c ****         }
1614:Core/Src/lz4.c ****     }
1615:Core/Src/lz4.c ****     workingStream->internal_donotuse.dictCtx = dictCtx;
1616:Core/Src/lz4.c **** }
1617:Core/Src/lz4.c **** 
1618:Core/Src/lz4.c **** 
1619:Core/Src/lz4.c **** static void LZ4_renormDictT(LZ4_stream_t_internal* LZ4_dict, int nextSize)
1620:Core/Src/lz4.c **** {
 413              		.loc 1 1620 1 is_stmt 1 view -0
 414              		.cfi_startproc
 415              		@ args = 0, pretend = 0, frame = 0
 416              		@ frame_needed = 0, uses_anonymous_args = 0
 417              		.loc 1 1620 1 is_stmt 0 view .LVU78
 418 0000 70B5     		push	{r4, r5, r6, lr}
 419              		.cfi_def_cfa_offset 16
 420              		.cfi_offset 4, -16
 421              		.cfi_offset 5, -12
 422              		.cfi_offset 6, -8
 423              		.cfi_offset 14, -4
1621:Core/Src/lz4.c ****     assert(nextSize >= 0);
 424              		.loc 1 1621 5 is_stmt 1 view .LVU79
1622:Core/Src/lz4.c ****     if (LZ4_dict->currentOffset + (unsigned)nextSize > 0x80000000) {   /* potential ptrdiff_t overf
 425              		.loc 1 1622 5 view .LVU80
 426              		.loc 1 1622 17 is_stmt 0 view .LVU81
 427 0002 194B     		ldr	r3, .L25
 428 0004 C258     		ldr	r2, [r0, r3]
 429              		.loc 1 1622 33 view .LVU82
 430 0006 5318     		adds	r3, r2, r1
 431              		.loc 1 1622 8 view .LVU83
 432 0008 8021     		movs	r1, #128
 433              	.LVL28:
 434              		.loc 1 1622 8 view .LVU84
 435 000a 0906     		lsls	r1, r1, #24
 436 000c 8B42     		cmp	r3, r1
 437 000e 29D9     		bls	.L17
 438              	.LBB2994:
1623:Core/Src/lz4.c ****         /* rescale hash table */
1624:Core/Src/lz4.c ****         U32 const delta = LZ4_dict->currentOffset - 64 KB;
 439              		.loc 1 1624 9 is_stmt 1 view .LVU85
 440              		.loc 1 1624 19 is_stmt 0 view .LVU86
 441 0010 164B     		ldr	r3, .L25+4
 442 0012 D118     		adds	r1, r2, r3
 443              	.LVL29:
1625:Core/Src/lz4.c ****         const BYTE* dictEnd = LZ4_dict->dictionary + LZ4_dict->dictSize;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 37


 444              		.loc 1 1625 9 is_stmt 1 view .LVU87
 445              		.loc 1 1625 39 is_stmt 0 view .LVU88
 446 0014 8023     		movs	r3, #128
 447 0016 DB01     		lsls	r3, r3, #7
 448 0018 C558     		ldr	r5, [r0, r3]
 449              		.loc 1 1625 62 view .LVU89
 450 001a 154B     		ldr	r3, .L25+8
 451 001c C658     		ldr	r6, [r0, r3]
 452              	.LVL30:
1626:Core/Src/lz4.c ****         int i;
 453              		.loc 1 1626 9 is_stmt 1 view .LVU90
1627:Core/Src/lz4.c ****         DEBUGLOG(4, "LZ4_renormDictT");
 454              		.loc 1 1627 9 view .LVU91
 455              		.loc 1 1627 39 view .LVU92
1628:Core/Src/lz4.c ****         for (i=0; i<LZ4_HASH_SIZE_U32; i++) {
 456              		.loc 1 1628 9 view .LVU93
 457              		.loc 1 1628 15 is_stmt 0 view .LVU94
 458 001e 0023     		movs	r3, #0
 459              		.loc 1 1628 9 view .LVU95
 460 0020 03E0     		b	.L19
 461              	.LVL31:
 462              	.L20:
1629:Core/Src/lz4.c ****             if (LZ4_dict->hashTable[i] < delta) LZ4_dict->hashTable[i]=0;
1630:Core/Src/lz4.c ****             else LZ4_dict->hashTable[i] -= delta;
 463              		.loc 1 1630 18 is_stmt 1 view .LVU96
 464              		.loc 1 1630 41 is_stmt 0 view .LVU97
 465 0022 9C00     		lsls	r4, r3, #2
 466 0024 521A     		subs	r2, r2, r1
 467 0026 2250     		str	r2, [r4, r0]
 468              	.L21:
1628:Core/Src/lz4.c ****         for (i=0; i<LZ4_HASH_SIZE_U32; i++) {
 469              		.loc 1 1628 40 is_stmt 1 discriminator 2 view .LVU98
1628:Core/Src/lz4.c ****         for (i=0; i<LZ4_HASH_SIZE_U32; i++) {
 470              		.loc 1 1628 41 is_stmt 0 discriminator 2 view .LVU99
 471 0028 0133     		adds	r3, r3, #1
 472              	.LVL32:
 473              	.L19:
1628:Core/Src/lz4.c ****         for (i=0; i<LZ4_HASH_SIZE_U32; i++) {
 474              		.loc 1 1628 19 is_stmt 1 discriminator 1 view .LVU100
1628:Core/Src/lz4.c ****         for (i=0; i<LZ4_HASH_SIZE_U32; i++) {
 475              		.loc 1 1628 9 is_stmt 0 discriminator 1 view .LVU101
 476 002a 8022     		movs	r2, #128
 477 002c 5201     		lsls	r2, r2, #5
 478 002e 9342     		cmp	r3, r2
 479 0030 07DA     		bge	.L24
1629:Core/Src/lz4.c ****             if (LZ4_dict->hashTable[i] < delta) LZ4_dict->hashTable[i]=0;
 480              		.loc 1 1629 13 is_stmt 1 view .LVU102
1629:Core/Src/lz4.c ****             if (LZ4_dict->hashTable[i] < delta) LZ4_dict->hashTable[i]=0;
 481              		.loc 1 1629 36 is_stmt 0 view .LVU103
 482 0032 9A00     		lsls	r2, r3, #2
 483 0034 1258     		ldr	r2, [r2, r0]
1629:Core/Src/lz4.c ****             if (LZ4_dict->hashTable[i] < delta) LZ4_dict->hashTable[i]=0;
 484              		.loc 1 1629 16 view .LVU104
 485 0036 8A42     		cmp	r2, r1
 486 0038 F3D2     		bcs	.L20
1629:Core/Src/lz4.c ****             if (LZ4_dict->hashTable[i] < delta) LZ4_dict->hashTable[i]=0;
 487              		.loc 1 1629 49 is_stmt 1 discriminator 1 view .LVU105
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 38


1629:Core/Src/lz4.c ****             if (LZ4_dict->hashTable[i] < delta) LZ4_dict->hashTable[i]=0;
 488              		.loc 1 1629 71 is_stmt 0 discriminator 1 view .LVU106
 489 003a 9A00     		lsls	r2, r3, #2
 490 003c 0024     		movs	r4, #0
 491 003e 1450     		str	r4, [r2, r0]
 492 0040 F2E7     		b	.L21
 493              	.L24:
1631:Core/Src/lz4.c ****         }
1632:Core/Src/lz4.c ****         LZ4_dict->currentOffset = 64 KB;
 494              		.loc 1 1632 9 is_stmt 1 view .LVU107
 495              		.loc 1 1632 33 is_stmt 0 view .LVU108
 496 0042 8023     		movs	r3, #128
 497              	.LVL33:
 498              		.loc 1 1632 33 view .LVU109
 499 0044 5B02     		lsls	r3, r3, #9
 500 0046 084A     		ldr	r2, .L25
 501 0048 8350     		str	r3, [r0, r2]
1633:Core/Src/lz4.c ****         if (LZ4_dict->dictSize > 64 KB) LZ4_dict->dictSize = 64 KB;
 502              		.loc 1 1633 9 is_stmt 1 view .LVU110
 503              		.loc 1 1633 12 is_stmt 0 view .LVU111
 504 004a 9E42     		cmp	r6, r3
 505 004c 03D9     		bls	.L23
 506              		.loc 1 1633 41 is_stmt 1 discriminator 1 view .LVU112
 507              		.loc 1 1633 60 is_stmt 0 discriminator 1 view .LVU113
 508 004e 084B     		ldr	r3, .L25+8
 509 0050 8022     		movs	r2, #128
 510 0052 5202     		lsls	r2, r2, #9
 511 0054 C250     		str	r2, [r0, r3]
 512              	.L23:
1634:Core/Src/lz4.c ****         LZ4_dict->dictionary = dictEnd - LZ4_dict->dictSize;
 513              		.loc 1 1634 9 is_stmt 1 view .LVU114
 514              		.loc 1 1634 50 is_stmt 0 view .LVU115
 515 0056 064B     		ldr	r3, .L25+8
 516 0058 C358     		ldr	r3, [r0, r3]
 517              		.loc 1 1634 40 view .LVU116
 518 005a F31A     		subs	r3, r6, r3
 519 005c EB18     		adds	r3, r5, r3
 520              		.loc 1 1634 30 view .LVU117
 521 005e 8022     		movs	r2, #128
 522 0060 D201     		lsls	r2, r2, #7
 523 0062 8350     		str	r3, [r0, r2]
 524              	.LVL34:
 525              	.L17:
 526              		.loc 1 1634 30 view .LVU118
 527              	.LBE2994:
1635:Core/Src/lz4.c ****     }
1636:Core/Src/lz4.c **** }
 528              		.loc 1 1636 1 view .LVU119
 529              		@ sp needed
 530 0064 70BD     		pop	{r4, r5, r6, pc}
 531              	.L26:
 532 0066 C046     		.align	2
 533              	.L25:
 534 0068 08400000 		.word	16392
 535 006c 0000FFFF 		.word	-65536
 536 0070 10400000 		.word	16400
 537              		.cfi_endproc
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 39


 538              	.LFE43:
 540              		.global	__ctzsi2
 541              		.global	__clzsi2
 542              		.section	.text.LZ4_NbCommonBytes,"ax",%progbits
 543              		.align	1
 544              		.syntax unified
 545              		.code	16
 546              		.thumb_func
 547              		.fpu softvfp
 549              	LZ4_NbCommonBytes:
 550              	.LVL35:
 551              	.LFB10:
 561:Core/Src/lz4.c ****     assert(val != 0);
 552              		.loc 1 561 1 is_stmt 1 view -0
 553              		.cfi_startproc
 554              		@ args = 0, pretend = 0, frame = 0
 555              		@ frame_needed = 0, uses_anonymous_args = 0
 561:Core/Src/lz4.c ****     assert(val != 0);
 556              		.loc 1 561 1 is_stmt 0 view .LVU121
 557 0000 10B5     		push	{r4, lr}
 558              		.cfi_def_cfa_offset 8
 559              		.cfi_offset 4, -8
 560              		.cfi_offset 14, -4
 561 0002 0400     		movs	r4, r0
 562:Core/Src/lz4.c ****     if (LZ4_isLittleEndian()) {
 562              		.loc 1 562 5 is_stmt 1 view .LVU122
 563:Core/Src/lz4.c ****         if (sizeof(val) == 8) {
 563              		.loc 1 563 5 view .LVU123
 563:Core/Src/lz4.c ****         if (sizeof(val) == 8) {
 564              		.loc 1 563 9 is_stmt 0 view .LVU124
 565 0004 FFF7FEFF 		bl	LZ4_isLittleEndian
 566              	.LVL36:
 563:Core/Src/lz4.c ****         if (sizeof(val) == 8) {
 567              		.loc 1 563 8 view .LVU125
 568 0008 0028     		cmp	r0, #0
 569 000a 04D0     		beq	.L28
 564:Core/Src/lz4.c **** #       if defined(_MSC_VER) && (_MSC_VER >= 1800) && (defined(_M_AMD64) && !defined(_M_ARM64EC)) &
 570              		.loc 1 564 9 is_stmt 1 view .LVU126
 600:Core/Src/lz4.c **** #       else
 571              		.loc 1 600 13 view .LVU127
 600:Core/Src/lz4.c **** #       else
 572              		.loc 1 600 30 is_stmt 0 view .LVU128
 573 000c 2000     		movs	r0, r4
 574 000e FFF7FEFF 		bl	__ctzsi2
 575              	.LVL37:
 600:Core/Src/lz4.c **** #       else
 576              		.loc 1 600 54 view .LVU129
 577 0012 C008     		lsrs	r0, r0, #3
 578              	.L27:
 656:Core/Src/lz4.c **** 
 579              		.loc 1 656 1 view .LVU130
 580              		@ sp needed
 581              	.LVL38:
 656:Core/Src/lz4.c **** 
 582              		.loc 1 656 1 view .LVU131
 583 0014 10BD     		pop	{r4, pc}
 584              	.LVL39:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 40


 585              	.L28:
 607:Core/Src/lz4.c **** #       if (defined(__clang__) || (defined(__GNUC__) && ((__GNUC__ > 3) || \
 586              		.loc 1 607 9 is_stmt 1 view .LVU132
 647:Core/Src/lz4.c **** #       else
 587              		.loc 1 647 13 view .LVU133
 647:Core/Src/lz4.c **** #       else
 588              		.loc 1 647 30 is_stmt 0 view .LVU134
 589 0016 2000     		movs	r0, r4
 590 0018 FFF7FEFF 		bl	__clzsi2
 591              	.LVL40:
 647:Core/Src/lz4.c **** #       else
 592              		.loc 1 647 54 view .LVU135
 593 001c C008     		lsrs	r0, r0, #3
 594 001e F9E7     		b	.L27
 595              		.cfi_endproc
 596              	.LFE10:
 598              		.section	.text.LZ4_decompress_safe_partial_withPrefix64k,"ax",%progbits
 599              		.align	1
 600              		.syntax unified
 601              		.code	16
 602              		.thumb_func
 603              		.fpu softvfp
 605              	LZ4_decompress_safe_partial_withPrefix64k:
 606              	.LVL41:
 607              	.LFB55:
1637:Core/Src/lz4.c **** 
1638:Core/Src/lz4.c **** 
1639:Core/Src/lz4.c **** int LZ4_compress_fast_continue (LZ4_stream_t* LZ4_stream,
1640:Core/Src/lz4.c ****                                 const char* source, char* dest,
1641:Core/Src/lz4.c ****                                 int inputSize, int maxOutputSize,
1642:Core/Src/lz4.c ****                                 int acceleration)
1643:Core/Src/lz4.c **** {
1644:Core/Src/lz4.c ****     const tableType_t tableType = byU32;
1645:Core/Src/lz4.c ****     LZ4_stream_t_internal* const streamPtr = &LZ4_stream->internal_donotuse;
1646:Core/Src/lz4.c ****     const char* dictEnd = streamPtr->dictSize ? (const char*)streamPtr->dictionary + streamPtr->dic
1647:Core/Src/lz4.c **** 
1648:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_fast_continue (inputSize=%i, dictSize=%u)", inputSize, streamPtr->dic
1649:Core/Src/lz4.c **** 
1650:Core/Src/lz4.c ****     LZ4_renormDictT(streamPtr, inputSize);   /* fix index overflow */
1651:Core/Src/lz4.c ****     if (acceleration < 1) acceleration = LZ4_ACCELERATION_DEFAULT;
1652:Core/Src/lz4.c ****     if (acceleration > LZ4_ACCELERATION_MAX) acceleration = LZ4_ACCELERATION_MAX;
1653:Core/Src/lz4.c **** 
1654:Core/Src/lz4.c ****     /* invalidate tiny dictionaries */
1655:Core/Src/lz4.c ****     if ( (streamPtr->dictSize < 4)     /* tiny dictionary : not enough for a hash */
1656:Core/Src/lz4.c ****       && (dictEnd != source)           /* prefix mode */
1657:Core/Src/lz4.c ****       && (inputSize > 0)               /* tolerance : don't lose history, in case next invocation w
1658:Core/Src/lz4.c ****       && (streamPtr->dictCtx == NULL)  /* usingDictCtx */
1659:Core/Src/lz4.c ****       ) {
1660:Core/Src/lz4.c ****         DEBUGLOG(5, "LZ4_compress_fast_continue: dictSize(%u) at addr:%p is too small", streamPtr->
1661:Core/Src/lz4.c ****         /* remove dictionary existence from history, to employ faster prefix mode */
1662:Core/Src/lz4.c ****         streamPtr->dictSize = 0;
1663:Core/Src/lz4.c ****         streamPtr->dictionary = (const BYTE*)source;
1664:Core/Src/lz4.c ****         dictEnd = source;
1665:Core/Src/lz4.c ****     }
1666:Core/Src/lz4.c **** 
1667:Core/Src/lz4.c ****     /* Check overlapping input/dictionary space */
1668:Core/Src/lz4.c ****     {   const char* const sourceEnd = source + inputSize;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 41


1669:Core/Src/lz4.c ****         if ((sourceEnd > (const char*)streamPtr->dictionary) && (sourceEnd < dictEnd)) {
1670:Core/Src/lz4.c ****             streamPtr->dictSize = (U32)(dictEnd - sourceEnd);
1671:Core/Src/lz4.c ****             if (streamPtr->dictSize > 64 KB) streamPtr->dictSize = 64 KB;
1672:Core/Src/lz4.c ****             if (streamPtr->dictSize < 4) streamPtr->dictSize = 0;
1673:Core/Src/lz4.c ****             streamPtr->dictionary = (const BYTE*)dictEnd - streamPtr->dictSize;
1674:Core/Src/lz4.c ****         }
1675:Core/Src/lz4.c ****     }
1676:Core/Src/lz4.c **** 
1677:Core/Src/lz4.c ****     /* prefix mode : source data follows dictionary */
1678:Core/Src/lz4.c ****     if (dictEnd == source) {
1679:Core/Src/lz4.c ****         if ((streamPtr->dictSize < 64 KB) && (streamPtr->dictSize < streamPtr->currentOffset))
1680:Core/Src/lz4.c ****             return LZ4_compress_generic(streamPtr, source, dest, inputSize, NULL, maxOutputSize, li
1681:Core/Src/lz4.c ****         else
1682:Core/Src/lz4.c ****             return LZ4_compress_generic(streamPtr, source, dest, inputSize, NULL, maxOutputSize, li
1683:Core/Src/lz4.c ****     }
1684:Core/Src/lz4.c **** 
1685:Core/Src/lz4.c ****     /* external dictionary mode */
1686:Core/Src/lz4.c ****     {   int result;
1687:Core/Src/lz4.c ****         if (streamPtr->dictCtx) {
1688:Core/Src/lz4.c ****             /* We depend here on the fact that dictCtx'es (produced by
1689:Core/Src/lz4.c ****              * LZ4_loadDict) guarantee that their tables contain no references
1690:Core/Src/lz4.c ****              * to offsets between dictCtx->currentOffset - 64 KB and
1691:Core/Src/lz4.c ****              * dictCtx->currentOffset - dictCtx->dictSize. This makes it safe
1692:Core/Src/lz4.c ****              * to use noDictIssue even when the dict isn't a full 64 KB.
1693:Core/Src/lz4.c ****              */
1694:Core/Src/lz4.c ****             if (inputSize > 4 KB) {
1695:Core/Src/lz4.c ****                 /* For compressing large blobs, it is faster to pay the setup
1696:Core/Src/lz4.c ****                  * cost to copy the dictionary's tables into the active context,
1697:Core/Src/lz4.c ****                  * so that the compression loop is only looking into one table.
1698:Core/Src/lz4.c ****                  */
1699:Core/Src/lz4.c ****                 LZ4_memcpy(streamPtr, streamPtr->dictCtx, sizeof(*streamPtr));
1700:Core/Src/lz4.c ****                 result = LZ4_compress_generic(streamPtr, source, dest, inputSize, NULL, maxOutputSi
1701:Core/Src/lz4.c ****             } else {
1702:Core/Src/lz4.c ****                 result = LZ4_compress_generic(streamPtr, source, dest, inputSize, NULL, maxOutputSi
1703:Core/Src/lz4.c ****             }
1704:Core/Src/lz4.c ****         } else {  /* small data <= 4 KB */
1705:Core/Src/lz4.c ****             if ((streamPtr->dictSize < 64 KB) && (streamPtr->dictSize < streamPtr->currentOffset)) 
1706:Core/Src/lz4.c ****                 result = LZ4_compress_generic(streamPtr, source, dest, inputSize, NULL, maxOutputSi
1707:Core/Src/lz4.c ****             } else {
1708:Core/Src/lz4.c ****                 result = LZ4_compress_generic(streamPtr, source, dest, inputSize, NULL, maxOutputSi
1709:Core/Src/lz4.c ****             }
1710:Core/Src/lz4.c ****         }
1711:Core/Src/lz4.c ****         streamPtr->dictionary = (const BYTE*)source;
1712:Core/Src/lz4.c ****         streamPtr->dictSize = (U32)inputSize;
1713:Core/Src/lz4.c ****         return result;
1714:Core/Src/lz4.c ****     }
1715:Core/Src/lz4.c **** }
1716:Core/Src/lz4.c **** 
1717:Core/Src/lz4.c **** 
1718:Core/Src/lz4.c **** /* Hidden debug function, to force-test external dictionary mode */
1719:Core/Src/lz4.c **** int LZ4_compress_forceExtDict (LZ4_stream_t* LZ4_dict, const char* source, char* dest, int srcSize)
1720:Core/Src/lz4.c **** {
1721:Core/Src/lz4.c ****     LZ4_stream_t_internal* streamPtr = &LZ4_dict->internal_donotuse;
1722:Core/Src/lz4.c ****     int result;
1723:Core/Src/lz4.c **** 
1724:Core/Src/lz4.c ****     LZ4_renormDictT(streamPtr, srcSize);
1725:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 42


1726:Core/Src/lz4.c ****     if ((streamPtr->dictSize < 64 KB) && (streamPtr->dictSize < streamPtr->currentOffset)) {
1727:Core/Src/lz4.c ****         result = LZ4_compress_generic(streamPtr, source, dest, srcSize, NULL, 0, notLimited, byU32,
1728:Core/Src/lz4.c ****     } else {
1729:Core/Src/lz4.c ****         result = LZ4_compress_generic(streamPtr, source, dest, srcSize, NULL, 0, notLimited, byU32,
1730:Core/Src/lz4.c ****     }
1731:Core/Src/lz4.c **** 
1732:Core/Src/lz4.c ****     streamPtr->dictionary = (const BYTE*)source;
1733:Core/Src/lz4.c ****     streamPtr->dictSize = (U32)srcSize;
1734:Core/Src/lz4.c **** 
1735:Core/Src/lz4.c ****     return result;
1736:Core/Src/lz4.c **** }
1737:Core/Src/lz4.c **** 
1738:Core/Src/lz4.c **** 
1739:Core/Src/lz4.c **** /*! LZ4_saveDict() :
1740:Core/Src/lz4.c ****  *  If previously compressed data block is not guaranteed to remain available at its memory locatio
1741:Core/Src/lz4.c ****  *  save it into a safer place (char* safeBuffer).
1742:Core/Src/lz4.c ****  *  Note : no need to call LZ4_loadDict() afterwards, dictionary is immediately usable,
1743:Core/Src/lz4.c ****  *         one can therefore call LZ4_compress_fast_continue() right after.
1744:Core/Src/lz4.c ****  * @return : saved dictionary size in bytes (necessarily <= dictSize), or 0 if error.
1745:Core/Src/lz4.c ****  */
1746:Core/Src/lz4.c **** int LZ4_saveDict (LZ4_stream_t* LZ4_dict, char* safeBuffer, int dictSize)
1747:Core/Src/lz4.c **** {
1748:Core/Src/lz4.c ****     LZ4_stream_t_internal* const dict = &LZ4_dict->internal_donotuse;
1749:Core/Src/lz4.c **** 
1750:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_saveDict : dictSize=%i, safeBuffer=%p", dictSize, safeBuffer);
1751:Core/Src/lz4.c **** 
1752:Core/Src/lz4.c ****     if ((U32)dictSize > 64 KB) { dictSize = 64 KB; } /* useless to define a dictionary > 64 KB */
1753:Core/Src/lz4.c ****     if ((U32)dictSize > dict->dictSize) { dictSize = (int)dict->dictSize; }
1754:Core/Src/lz4.c **** 
1755:Core/Src/lz4.c ****     if (safeBuffer == NULL) assert(dictSize == 0);
1756:Core/Src/lz4.c ****     if (dictSize > 0) {
1757:Core/Src/lz4.c ****         const BYTE* const previousDictEnd = dict->dictionary + dict->dictSize;
1758:Core/Src/lz4.c ****         assert(dict->dictionary);
1759:Core/Src/lz4.c ****         LZ4_memmove(safeBuffer, previousDictEnd - dictSize, (size_t)dictSize);
1760:Core/Src/lz4.c ****     }
1761:Core/Src/lz4.c **** 
1762:Core/Src/lz4.c ****     dict->dictionary = (const BYTE*)safeBuffer;
1763:Core/Src/lz4.c ****     dict->dictSize = (U32)dictSize;
1764:Core/Src/lz4.c **** 
1765:Core/Src/lz4.c ****     return dictSize;
1766:Core/Src/lz4.c **** }
1767:Core/Src/lz4.c **** 
1768:Core/Src/lz4.c **** 
1769:Core/Src/lz4.c **** 
1770:Core/Src/lz4.c **** /*-*******************************
1771:Core/Src/lz4.c ****  *  Decompression functions
1772:Core/Src/lz4.c ****  ********************************/
1773:Core/Src/lz4.c **** 
1774:Core/Src/lz4.c **** typedef enum { decode_full_block = 0, partial_decode = 1 } earlyEnd_directive;
1775:Core/Src/lz4.c **** 
1776:Core/Src/lz4.c **** #undef MIN
1777:Core/Src/lz4.c **** #define MIN(a,b)    ( (a) < (b) ? (a) : (b) )
1778:Core/Src/lz4.c **** 
1779:Core/Src/lz4.c **** 
1780:Core/Src/lz4.c **** /* variant for decompress_unsafe()
1781:Core/Src/lz4.c ****  * does not know end of input
1782:Core/Src/lz4.c ****  * presumes input is well formed
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 43


1783:Core/Src/lz4.c ****  * note : will consume at least one byte */
1784:Core/Src/lz4.c **** size_t read_long_length_no_check(const BYTE** pp)
1785:Core/Src/lz4.c **** {
1786:Core/Src/lz4.c ****     size_t b, l = 0;
1787:Core/Src/lz4.c ****     do { b = **pp; (*pp)++; l += b; } while (b==255);
1788:Core/Src/lz4.c ****     DEBUGLOG(6, "read_long_length_no_check: +length=%zu using %zu input bytes", l, l/255 + 1)
1789:Core/Src/lz4.c ****     return l;
1790:Core/Src/lz4.c **** }
1791:Core/Src/lz4.c **** 
1792:Core/Src/lz4.c **** /* core decoder variant for LZ4_decompress_fast*()
1793:Core/Src/lz4.c ****  * for legacy support only : these entry points are deprecated.
1794:Core/Src/lz4.c ****  * - Presumes input is correctly formed (no defense vs malformed inputs)
1795:Core/Src/lz4.c ****  * - Does not know input size (presume input buffer is "large enough")
1796:Core/Src/lz4.c ****  * - Decompress a full block (only)
1797:Core/Src/lz4.c ****  * @return : nb of bytes read from input.
1798:Core/Src/lz4.c ****  * Note : this variant is not optimized for speed, just for maintenance.
1799:Core/Src/lz4.c ****  *        the goal is to remove support of decompress_fast*() variants by v2.0
1800:Core/Src/lz4.c **** **/
1801:Core/Src/lz4.c **** LZ4_FORCE_INLINE int
1802:Core/Src/lz4.c **** LZ4_decompress_unsafe_generic(
1803:Core/Src/lz4.c ****                  const BYTE* const istart,
1804:Core/Src/lz4.c ****                  BYTE* const ostart,
1805:Core/Src/lz4.c ****                  int decompressedSize,
1806:Core/Src/lz4.c **** 
1807:Core/Src/lz4.c ****                  size_t prefixSize,
1808:Core/Src/lz4.c ****                  const BYTE* const dictStart,  /* only if dict==usingExtDict */
1809:Core/Src/lz4.c ****                  const size_t dictSize         /* note: =0 if dictStart==NULL */
1810:Core/Src/lz4.c ****                  )
1811:Core/Src/lz4.c **** {
1812:Core/Src/lz4.c ****     const BYTE* ip = istart;
1813:Core/Src/lz4.c ****     BYTE* op = (BYTE*)ostart;
1814:Core/Src/lz4.c ****     BYTE* const oend = ostart + decompressedSize;
1815:Core/Src/lz4.c ****     const BYTE* const prefixStart = ostart - prefixSize;
1816:Core/Src/lz4.c **** 
1817:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_decompress_unsafe_generic");
1818:Core/Src/lz4.c ****     if (dictStart == NULL) assert(dictSize == 0);
1819:Core/Src/lz4.c **** 
1820:Core/Src/lz4.c ****     while (1) {
1821:Core/Src/lz4.c ****         /* start new sequence */
1822:Core/Src/lz4.c ****         unsigned token = *ip++;
1823:Core/Src/lz4.c **** 
1824:Core/Src/lz4.c ****         /* literals */
1825:Core/Src/lz4.c ****         {   size_t ll = token >> ML_BITS;
1826:Core/Src/lz4.c ****             if (ll==15) {
1827:Core/Src/lz4.c ****                 /* long literal length */
1828:Core/Src/lz4.c ****                 ll += read_long_length_no_check(&ip);
1829:Core/Src/lz4.c ****             }
1830:Core/Src/lz4.c ****             if ((size_t)(oend-op) < ll) return -1; /* output buffer overflow */
1831:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
1832:Core/Src/lz4.c ****             op += ll;
1833:Core/Src/lz4.c ****             ip += ll;
1834:Core/Src/lz4.c ****             if ((size_t)(oend-op) < MFLIMIT) {
1835:Core/Src/lz4.c ****                 if (op==oend) break;  /* end of block */
1836:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: literals end at distance %zi from end of block", oend-op);
1837:Core/Src/lz4.c ****                 /* incorrect end of block :
1838:Core/Src/lz4.c ****                  * last match must start at least MFLIMIT==12 bytes before end of output block */
1839:Core/Src/lz4.c ****                 return -1;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 44


1840:Core/Src/lz4.c ****         }   }
1841:Core/Src/lz4.c **** 
1842:Core/Src/lz4.c ****         /* match */
1843:Core/Src/lz4.c ****         {   size_t ml = token & 15;
1844:Core/Src/lz4.c ****             size_t const offset = LZ4_readLE16(ip);
1845:Core/Src/lz4.c ****             ip+=2;
1846:Core/Src/lz4.c **** 
1847:Core/Src/lz4.c ****             if (ml==15) {
1848:Core/Src/lz4.c ****                 /* long literal length */
1849:Core/Src/lz4.c ****                 ml += read_long_length_no_check(&ip);
1850:Core/Src/lz4.c ****             }
1851:Core/Src/lz4.c ****             ml += MINMATCH;
1852:Core/Src/lz4.c **** 
1853:Core/Src/lz4.c ****             if ((size_t)(oend-op) < ml) return -1; /* output buffer overflow */
1854:Core/Src/lz4.c **** 
1855:Core/Src/lz4.c ****             {   const BYTE* match = op - offset;
1856:Core/Src/lz4.c **** 
1857:Core/Src/lz4.c ****                 /* out of range */
1858:Core/Src/lz4.c ****                 if (offset > (size_t)(op - prefixStart) + dictSize) {
1859:Core/Src/lz4.c ****                     DEBUGLOG(6, "offset out of range");
1860:Core/Src/lz4.c ****                     return -1;
1861:Core/Src/lz4.c ****                 }
1862:Core/Src/lz4.c **** 
1863:Core/Src/lz4.c ****                 /* check special case : extDict */
1864:Core/Src/lz4.c ****                 if (offset > (size_t)(op - prefixStart)) {
1865:Core/Src/lz4.c ****                     /* extDict scenario */
1866:Core/Src/lz4.c ****                     const BYTE* const dictEnd = dictStart + dictSize;
1867:Core/Src/lz4.c ****                     const BYTE* extMatch = dictEnd - (offset - (size_t)(op-prefixStart));
1868:Core/Src/lz4.c ****                     size_t const extml = (size_t)(dictEnd - extMatch);
1869:Core/Src/lz4.c ****                     if (extml > ml) {
1870:Core/Src/lz4.c ****                         /* match entirely within extDict */
1871:Core/Src/lz4.c ****                         LZ4_memmove(op, extMatch, ml);
1872:Core/Src/lz4.c ****                         op += ml;
1873:Core/Src/lz4.c ****                         ml = 0;
1874:Core/Src/lz4.c ****                     } else {
1875:Core/Src/lz4.c ****                         /* match split between extDict & prefix */
1876:Core/Src/lz4.c ****                         LZ4_memmove(op, extMatch, extml);
1877:Core/Src/lz4.c ****                         op += extml;
1878:Core/Src/lz4.c ****                         ml -= extml;
1879:Core/Src/lz4.c ****                     }
1880:Core/Src/lz4.c ****                     match = prefixStart;
1881:Core/Src/lz4.c ****                 }
1882:Core/Src/lz4.c **** 
1883:Core/Src/lz4.c ****                 /* match copy - slow variant, supporting overlap copy */
1884:Core/Src/lz4.c ****                 {   size_t u;
1885:Core/Src/lz4.c ****                     for (u=0; u<ml; u++) {
1886:Core/Src/lz4.c ****                         op[u] = match[u];
1887:Core/Src/lz4.c ****             }   }   }
1888:Core/Src/lz4.c ****             op += ml;
1889:Core/Src/lz4.c ****             if ((size_t)(oend-op) < LASTLITERALS) {
1890:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
1891:Core/Src/lz4.c ****                 /* incorrect end of block :
1892:Core/Src/lz4.c ****                  * last match must stop at least LASTLITERALS==5 bytes before end of output block *
1893:Core/Src/lz4.c ****                 return -1;
1894:Core/Src/lz4.c ****             }
1895:Core/Src/lz4.c ****         } /* match */
1896:Core/Src/lz4.c ****     } /* main loop */
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 45


1897:Core/Src/lz4.c ****     return (int)(ip - istart);
1898:Core/Src/lz4.c **** }
1899:Core/Src/lz4.c **** 
1900:Core/Src/lz4.c **** 
1901:Core/Src/lz4.c **** /* Read the variable-length literal or match length.
1902:Core/Src/lz4.c ****  *
1903:Core/Src/lz4.c ****  * @ip : input pointer
1904:Core/Src/lz4.c ****  * @ilimit : position after which if length is not decoded, the input is necessarily corrupted.
1905:Core/Src/lz4.c ****  * @initial_check - check ip >= ipmax before start of loop.  Returns initial_error if so.
1906:Core/Src/lz4.c ****  * @error (output) - error code.  Must be set to 0 before call.
1907:Core/Src/lz4.c **** **/
1908:Core/Src/lz4.c **** typedef size_t Rvl_t;
1909:Core/Src/lz4.c **** static const Rvl_t rvl_error = (Rvl_t)(-1);
1910:Core/Src/lz4.c **** LZ4_FORCE_INLINE Rvl_t
1911:Core/Src/lz4.c **** read_variable_length(const BYTE** ip, const BYTE* ilimit,
1912:Core/Src/lz4.c ****                      int initial_check)
1913:Core/Src/lz4.c **** {
1914:Core/Src/lz4.c ****     Rvl_t s, length = 0;
1915:Core/Src/lz4.c ****     assert(ip != NULL);
1916:Core/Src/lz4.c ****     assert(*ip !=  NULL);
1917:Core/Src/lz4.c ****     assert(ilimit != NULL);
1918:Core/Src/lz4.c ****     if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
1919:Core/Src/lz4.c ****         return rvl_error;
1920:Core/Src/lz4.c ****     }
1921:Core/Src/lz4.c ****     do {
1922:Core/Src/lz4.c ****         s = **ip;
1923:Core/Src/lz4.c ****         (*ip)++;
1924:Core/Src/lz4.c ****         length += s;
1925:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
1926:Core/Src/lz4.c ****             return rvl_error;
1927:Core/Src/lz4.c ****         }
1928:Core/Src/lz4.c ****         /* accumulator overflow detection (32-bit mode only) */
1929:Core/Src/lz4.c ****         if ((sizeof(length)<8) && unlikely(length > ((Rvl_t)(-1)/2)) ) {
1930:Core/Src/lz4.c ****             return rvl_error;
1931:Core/Src/lz4.c ****         }
1932:Core/Src/lz4.c ****     } while (s==255);
1933:Core/Src/lz4.c **** 
1934:Core/Src/lz4.c ****     return length;
1935:Core/Src/lz4.c **** }
1936:Core/Src/lz4.c **** 
1937:Core/Src/lz4.c **** /*! LZ4_decompress_generic() :
1938:Core/Src/lz4.c ****  *  This generic decompression function covers all use cases.
1939:Core/Src/lz4.c ****  *  It shall be instantiated several times, using different sets of directives.
1940:Core/Src/lz4.c ****  *  Note that it is important for performance that this function really get inlined,
1941:Core/Src/lz4.c ****  *  in order to remove useless branches during compilation optimization.
1942:Core/Src/lz4.c ****  */
1943:Core/Src/lz4.c **** LZ4_FORCE_INLINE int
1944:Core/Src/lz4.c **** LZ4_decompress_generic(
1945:Core/Src/lz4.c ****                  const char* const src,
1946:Core/Src/lz4.c ****                  char* const dst,
1947:Core/Src/lz4.c ****                  int srcSize,
1948:Core/Src/lz4.c ****                  int outputSize,         /* If endOnInput==endOnInputSize, this value is `dstCapaci
1949:Core/Src/lz4.c **** 
1950:Core/Src/lz4.c ****                  earlyEnd_directive partialDecoding,  /* full, partial */
1951:Core/Src/lz4.c ****                  dict_directive dict,                 /* noDict, withPrefix64k, usingExtDict */
1952:Core/Src/lz4.c ****                  const BYTE* const lowPrefix,  /* always <= dst, == dst when no prefix */
1953:Core/Src/lz4.c ****                  const BYTE* const dictStart,  /* only if dict==usingExtDict */
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 46


1954:Core/Src/lz4.c ****                  const size_t dictSize         /* note : = 0 if noDict */
1955:Core/Src/lz4.c ****                  )
1956:Core/Src/lz4.c **** {
1957:Core/Src/lz4.c ****     if ((src == NULL) || (outputSize < 0)) { return -1; }
1958:Core/Src/lz4.c **** 
1959:Core/Src/lz4.c ****     {   const BYTE* ip = (const BYTE*) src;
1960:Core/Src/lz4.c ****         const BYTE* const iend = ip + srcSize;
1961:Core/Src/lz4.c **** 
1962:Core/Src/lz4.c ****         BYTE* op = (BYTE*) dst;
1963:Core/Src/lz4.c ****         BYTE* const oend = op + outputSize;
1964:Core/Src/lz4.c ****         BYTE* cpy;
1965:Core/Src/lz4.c **** 
1966:Core/Src/lz4.c ****         const BYTE* const dictEnd = (dictStart == NULL) ? NULL : dictStart + dictSize;
1967:Core/Src/lz4.c **** 
1968:Core/Src/lz4.c ****         const int checkOffset = (dictSize < (int)(64 KB));
1969:Core/Src/lz4.c **** 
1970:Core/Src/lz4.c **** 
1971:Core/Src/lz4.c ****         /* Set up the "end" pointers for the shortcut. */
1972:Core/Src/lz4.c ****         const BYTE* const shortiend = iend - 14 /*maxLL*/ - 2 /*offset*/;
1973:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
1974:Core/Src/lz4.c **** 
1975:Core/Src/lz4.c ****         const BYTE* match;
1976:Core/Src/lz4.c ****         size_t offset;
1977:Core/Src/lz4.c ****         unsigned token;
1978:Core/Src/lz4.c ****         size_t length;
1979:Core/Src/lz4.c **** 
1980:Core/Src/lz4.c **** 
1981:Core/Src/lz4.c ****         DEBUGLOG(5, "LZ4_decompress_generic (srcSize:%i, dstSize:%i)", srcSize, outputSize);
1982:Core/Src/lz4.c **** 
1983:Core/Src/lz4.c ****         /* Special cases */
1984:Core/Src/lz4.c ****         assert(lowPrefix <= op);
1985:Core/Src/lz4.c ****         if (unlikely(outputSize==0)) {
1986:Core/Src/lz4.c ****             /* Empty output buffer */
1987:Core/Src/lz4.c ****             if (partialDecoding) return 0;
1988:Core/Src/lz4.c ****             return ((srcSize==1) && (*ip==0)) ? 0 : -1;
1989:Core/Src/lz4.c ****         }
1990:Core/Src/lz4.c ****         if (unlikely(srcSize==0)) { return -1; }
1991:Core/Src/lz4.c **** 
1992:Core/Src/lz4.c ****     /* LZ4_FAST_DEC_LOOP:
1993:Core/Src/lz4.c ****      * designed for modern OoO performance cpus,
1994:Core/Src/lz4.c ****      * where copying reliably 32-bytes is preferable to an unpredictable branch.
1995:Core/Src/lz4.c ****      * note : fast loop may show a regression for some client arm chips. */
1996:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
1997:Core/Src/lz4.c ****         if ((oend - op) < FASTLOOP_SAFE_DISTANCE) {
1998:Core/Src/lz4.c ****             DEBUGLOG(6, "skip fast decode loop");
1999:Core/Src/lz4.c ****             goto safe_decode;
2000:Core/Src/lz4.c ****         }
2001:Core/Src/lz4.c **** 
2002:Core/Src/lz4.c ****         /* Fast loop : decode sequences as long as output < oend-FASTLOOP_SAFE_DISTANCE */
2003:Core/Src/lz4.c ****         DEBUGLOG(6, "using fast decode loop");
2004:Core/Src/lz4.c ****         while (1) {
2005:Core/Src/lz4.c ****             /* Main fastloop assertion: We can always wildcopy FASTLOOP_SAFE_DISTANCE */
2006:Core/Src/lz4.c ****             assert(oend - op >= FASTLOOP_SAFE_DISTANCE);
2007:Core/Src/lz4.c ****             assert(ip < iend);
2008:Core/Src/lz4.c ****             token = *ip++;
2009:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
2010:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 47


2011:Core/Src/lz4.c ****             /* decode literal length */
2012:Core/Src/lz4.c ****             if (length == RUN_MASK) {
2013:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
2014:Core/Src/lz4.c ****                 if (addl == rvl_error) {
2015:Core/Src/lz4.c ****                     DEBUGLOG(6, "error reading long literal length");
2016:Core/Src/lz4.c ****                     goto _output_error;
2017:Core/Src/lz4.c ****                 }
2018:Core/Src/lz4.c ****                 length += addl;
2019:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overfl
2020:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
2021:Core/Src/lz4.c **** 
2022:Core/Src/lz4.c ****                 /* copy literals */
2023:Core/Src/lz4.c ****                 cpy = op+length;
2024:Core/Src/lz4.c ****                 LZ4_STATIC_ASSERT(MFLIMIT >= WILDCOPYLENGTH);
2025:Core/Src/lz4.c ****                 if ((cpy>oend-32) || (ip+length>iend-32)) { goto safe_literal_copy; }
2026:Core/Src/lz4.c ****                 LZ4_wildCopy32(op, ip, cpy);
2027:Core/Src/lz4.c ****                 ip += length; op = cpy;
2028:Core/Src/lz4.c ****             } else {
2029:Core/Src/lz4.c ****                 cpy = op+length;
2030:Core/Src/lz4.c ****                 DEBUGLOG(7, "copy %u bytes in a 16-bytes stripe", (unsigned)length);
2031:Core/Src/lz4.c ****                 /* We don't need to check oend, since we check it once for each loop below */
2032:Core/Src/lz4.c ****                 if (ip > iend-(16 + 1/*max lit + offset + nextToken*/)) { goto safe_literal_copy; }
2033:Core/Src/lz4.c ****                 /* Literals can only be <= 14, but hope compilers optimize better when copy by a re
2034:Core/Src/lz4.c ****                 LZ4_memcpy(op, ip, 16);
2035:Core/Src/lz4.c ****                 ip += length; op = cpy;
2036:Core/Src/lz4.c ****             }
2037:Core/Src/lz4.c **** 
2038:Core/Src/lz4.c ****             /* get offset */
2039:Core/Src/lz4.c ****             offset = LZ4_readLE16(ip); ip+=2;
2040:Core/Src/lz4.c ****             DEBUGLOG(6, " offset = %zu", offset);
2041:Core/Src/lz4.c ****             match = op - offset;
2042:Core/Src/lz4.c ****             assert(match <= op);  /* overflow check */
2043:Core/Src/lz4.c **** 
2044:Core/Src/lz4.c ****             /* get matchlength */
2045:Core/Src/lz4.c ****             length = token & ML_MASK;
2046:Core/Src/lz4.c **** 
2047:Core/Src/lz4.c ****             if (length == ML_MASK) {
2048:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
2049:Core/Src/lz4.c ****                 if (addl == rvl_error) {
2050:Core/Src/lz4.c ****                     DEBUGLOG(6, "error reading long match length");
2051:Core/Src/lz4.c ****                     goto _output_error;
2052:Core/Src/lz4.c ****                 }
2053:Core/Src/lz4.c ****                 length += addl;
2054:Core/Src/lz4.c ****                 length += MINMATCH;
2055:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)op)) { goto _output_error; } /* overflow
2056:Core/Src/lz4.c ****                 if ((checkOffset) && (unlikely(match + dictSize < lowPrefix))) {
2057:Core/Src/lz4.c ****                     DEBUGLOG(6, "Error : offset outside buffers");
2058:Core/Src/lz4.c ****                     goto _output_error;
2059:Core/Src/lz4.c ****                 }
2060:Core/Src/lz4.c ****                 if (op + length >= oend - FASTLOOP_SAFE_DISTANCE) {
2061:Core/Src/lz4.c ****                     goto safe_match_copy;
2062:Core/Src/lz4.c ****                 }
2063:Core/Src/lz4.c ****             } else {
2064:Core/Src/lz4.c ****                 length += MINMATCH;
2065:Core/Src/lz4.c ****                 if (op + length >= oend - FASTLOOP_SAFE_DISTANCE) {
2066:Core/Src/lz4.c ****                     goto safe_match_copy;
2067:Core/Src/lz4.c ****                 }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 48


2068:Core/Src/lz4.c **** 
2069:Core/Src/lz4.c ****                 /* Fastpath check: skip LZ4_wildCopy32 when true */
2070:Core/Src/lz4.c ****                 if ((dict == withPrefix64k) || (match >= lowPrefix)) {
2071:Core/Src/lz4.c ****                     if (offset >= 8) {
2072:Core/Src/lz4.c ****                         assert(match >= lowPrefix);
2073:Core/Src/lz4.c ****                         assert(match <= op);
2074:Core/Src/lz4.c ****                         assert(op + 18 <= oend);
2075:Core/Src/lz4.c **** 
2076:Core/Src/lz4.c ****                         LZ4_memcpy(op, match, 8);
2077:Core/Src/lz4.c ****                         LZ4_memcpy(op+8, match+8, 8);
2078:Core/Src/lz4.c ****                         LZ4_memcpy(op+16, match+16, 2);
2079:Core/Src/lz4.c ****                         op += length;
2080:Core/Src/lz4.c ****                         continue;
2081:Core/Src/lz4.c ****             }   }   }
2082:Core/Src/lz4.c **** 
2083:Core/Src/lz4.c ****             if ( checkOffset && (unlikely(match + dictSize < lowPrefix)) ) {
2084:Core/Src/lz4.c ****                 DEBUGLOG(6, "Error : pos=%zi, offset=%zi => outside buffers", op-lowPrefix, op-matc
2085:Core/Src/lz4.c ****                 goto _output_error;
2086:Core/Src/lz4.c ****             }
2087:Core/Src/lz4.c ****             /* match starting within external dictionary */
2088:Core/Src/lz4.c ****             if ((dict==usingExtDict) && (match < lowPrefix)) {
2089:Core/Src/lz4.c ****                 assert(dictEnd != NULL);
2090:Core/Src/lz4.c ****                 if (unlikely(op+length > oend-LASTLITERALS)) {
2091:Core/Src/lz4.c ****                     if (partialDecoding) {
2092:Core/Src/lz4.c ****                         DEBUGLOG(7, "partialDecoding: dictionary match, close to dstEnd");
2093:Core/Src/lz4.c ****                         length = MIN(length, (size_t)(oend-op));
2094:Core/Src/lz4.c ****                     } else {
2095:Core/Src/lz4.c ****                         DEBUGLOG(6, "end-of-block condition violated")
2096:Core/Src/lz4.c ****                         goto _output_error;
2097:Core/Src/lz4.c ****                 }   }
2098:Core/Src/lz4.c **** 
2099:Core/Src/lz4.c ****                 if (length <= (size_t)(lowPrefix-match)) {
2100:Core/Src/lz4.c ****                     /* match fits entirely within external dictionary : just copy */
2101:Core/Src/lz4.c ****                     LZ4_memmove(op, dictEnd - (lowPrefix-match), length);
2102:Core/Src/lz4.c ****                     op += length;
2103:Core/Src/lz4.c ****                 } else {
2104:Core/Src/lz4.c ****                     /* match stretches into both external dictionary and current block */
2105:Core/Src/lz4.c ****                     size_t const copySize = (size_t)(lowPrefix - match);
2106:Core/Src/lz4.c ****                     size_t const restSize = length - copySize;
2107:Core/Src/lz4.c ****                     LZ4_memcpy(op, dictEnd - copySize, copySize);
2108:Core/Src/lz4.c ****                     op += copySize;
2109:Core/Src/lz4.c ****                     if (restSize > (size_t)(op - lowPrefix)) {  /* overlap copy */
2110:Core/Src/lz4.c ****                         BYTE* const endOfMatch = op + restSize;
2111:Core/Src/lz4.c ****                         const BYTE* copyFrom = lowPrefix;
2112:Core/Src/lz4.c ****                         while (op < endOfMatch) { *op++ = *copyFrom++; }
2113:Core/Src/lz4.c ****                     } else {
2114:Core/Src/lz4.c ****                         LZ4_memcpy(op, lowPrefix, restSize);
2115:Core/Src/lz4.c ****                         op += restSize;
2116:Core/Src/lz4.c ****                 }   }
2117:Core/Src/lz4.c ****                 continue;
2118:Core/Src/lz4.c ****             }
2119:Core/Src/lz4.c **** 
2120:Core/Src/lz4.c ****             /* copy match within block */
2121:Core/Src/lz4.c ****             cpy = op + length;
2122:Core/Src/lz4.c **** 
2123:Core/Src/lz4.c ****             assert((op <= oend) && (oend-op >= 32));
2124:Core/Src/lz4.c ****             if (unlikely(offset<16)) {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 49


2125:Core/Src/lz4.c ****                 LZ4_memcpy_using_offset(op, match, cpy, offset);
2126:Core/Src/lz4.c ****             } else {
2127:Core/Src/lz4.c ****                 LZ4_wildCopy32(op, match, cpy);
2128:Core/Src/lz4.c ****             }
2129:Core/Src/lz4.c **** 
2130:Core/Src/lz4.c ****             op = cpy;   /* wildcopy correction */
2131:Core/Src/lz4.c ****         }
2132:Core/Src/lz4.c ****     safe_decode:
2133:Core/Src/lz4.c **** #endif
2134:Core/Src/lz4.c **** 
2135:Core/Src/lz4.c ****         /* Main Loop : decode remaining sequences where output < FASTLOOP_SAFE_DISTANCE */
2136:Core/Src/lz4.c ****         DEBUGLOG(6, "using safe decode loop");
2137:Core/Src/lz4.c ****         while (1) {
2138:Core/Src/lz4.c ****             assert(ip < iend);
2139:Core/Src/lz4.c ****             token = *ip++;
2140:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
2141:Core/Src/lz4.c **** 
2142:Core/Src/lz4.c ****             /* A two-stage shortcut for the most common case:
2143:Core/Src/lz4.c ****              * 1) If the literal length is 0..14, and there is enough space,
2144:Core/Src/lz4.c ****              * enter the shortcut and copy 16 bytes on behalf of the literals
2145:Core/Src/lz4.c ****              * (in the fast mode, only 8 bytes can be safely copied this way).
2146:Core/Src/lz4.c ****              * 2) Further if the match length is 4..18, copy 18 bytes in a similar
2147:Core/Src/lz4.c ****              * manner; but we ensure that there's enough space in the output for
2148:Core/Src/lz4.c ****              * those 18 bytes earlier, upon entering the shortcut (in other words,
2149:Core/Src/lz4.c ****              * there is a combined check for both stages).
2150:Core/Src/lz4.c ****              */
2151:Core/Src/lz4.c ****             if ( (length != RUN_MASK)
2152:Core/Src/lz4.c ****                 /* strictly "less than" on input, to re-enter the loop with at least one byte */
2153:Core/Src/lz4.c ****               && likely((ip < shortiend) & (op <= shortoend)) ) {
2154:Core/Src/lz4.c ****                 /* Copy the literals */
2155:Core/Src/lz4.c ****                 LZ4_memcpy(op, ip, 16);
2156:Core/Src/lz4.c ****                 op += length; ip += length;
2157:Core/Src/lz4.c **** 
2158:Core/Src/lz4.c ****                 /* The second stage: prepare for match copying, decode full info.
2159:Core/Src/lz4.c ****                  * If it doesn't work out, the info won't be wasted. */
2160:Core/Src/lz4.c ****                 length = token & ML_MASK; /* match length */
2161:Core/Src/lz4.c ****                 offset = LZ4_readLE16(ip); ip += 2;
2162:Core/Src/lz4.c ****                 match = op - offset;
2163:Core/Src/lz4.c ****                 assert(match <= op); /* check overflow */
2164:Core/Src/lz4.c **** 
2165:Core/Src/lz4.c ****                 /* Do not deal with overlapping matches. */
2166:Core/Src/lz4.c ****                 if ( (length != ML_MASK)
2167:Core/Src/lz4.c ****                   && (offset >= 8)
2168:Core/Src/lz4.c ****                   && (dict==withPrefix64k || match >= lowPrefix) ) {
2169:Core/Src/lz4.c ****                     /* Copy the match. */
2170:Core/Src/lz4.c ****                     LZ4_memcpy(op + 0, match + 0, 8);
2171:Core/Src/lz4.c ****                     LZ4_memcpy(op + 8, match + 8, 8);
2172:Core/Src/lz4.c ****                     LZ4_memcpy(op +16, match +16, 2);
2173:Core/Src/lz4.c ****                     op += length + MINMATCH;
2174:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
2175:Core/Src/lz4.c ****                     continue;
2176:Core/Src/lz4.c ****                 }
2177:Core/Src/lz4.c **** 
2178:Core/Src/lz4.c ****                 /* The second stage didn't work out, but the info is ready.
2179:Core/Src/lz4.c ****                  * Propel it right to the point of match copying. */
2180:Core/Src/lz4.c ****                 goto _copy_match;
2181:Core/Src/lz4.c ****             }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 50


2182:Core/Src/lz4.c **** 
2183:Core/Src/lz4.c ****             /* decode literal length */
2184:Core/Src/lz4.c ****             if (length == RUN_MASK) {
2185:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
2186:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
2187:Core/Src/lz4.c ****                 length += addl;
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overfl
2189:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
2190:Core/Src/lz4.c ****             }
2191:Core/Src/lz4.c **** 
2192:Core/Src/lz4.c ****             /* copy literals */
2193:Core/Src/lz4.c ****             cpy = op+length;
2194:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
2195:Core/Src/lz4.c ****         safe_literal_copy:
2196:Core/Src/lz4.c **** #endif
2197:Core/Src/lz4.c ****             LZ4_STATIC_ASSERT(MFLIMIT >= WILDCOPYLENGTH);
2198:Core/Src/lz4.c ****             if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
2199:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
2200:Core/Src/lz4.c ****                  * In the normal scenario, decoding a full block, it must be the last sequence,
2201:Core/Src/lz4.c ****                  * otherwise it's an error (invalid input or dimensions).
2202:Core/Src/lz4.c ****                  * In partialDecoding scenario, it's necessary to ensure there is no buffer overflo
2203:Core/Src/lz4.c ****                  */
2204:Core/Src/lz4.c ****                 if (partialDecoding) {
2205:Core/Src/lz4.c ****                     /* Since we are partial decoding we may be in this block because of the output 
2206:Core/Src/lz4.c ****                      * restriction, which is not valid since the output buffer is allowed to be und
2207:Core/Src/lz4.c ****                      */
2208:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: copying literals, close to input or output end")
2209:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: literal length = %u", (unsigned)length);
2210:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: remaining space in dstBuffer : %i", (int)(oend - 
2211:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: remaining space in srcBuffer : %i", (int)(iend - 
2212:Core/Src/lz4.c ****                     /* Finishing in the middle of a literals segment,
2213:Core/Src/lz4.c ****                      * due to lack of input.
2214:Core/Src/lz4.c ****                      */
2215:Core/Src/lz4.c ****                     if (ip+length > iend) {
2216:Core/Src/lz4.c ****                         length = (size_t)(iend-ip);
2217:Core/Src/lz4.c ****                         cpy = op + length;
2218:Core/Src/lz4.c ****                     }
2219:Core/Src/lz4.c ****                     /* Finishing in the middle of a literals segment,
2220:Core/Src/lz4.c ****                      * due to lack of output space.
2221:Core/Src/lz4.c ****                      */
2222:Core/Src/lz4.c ****                     if (cpy > oend) {
2223:Core/Src/lz4.c ****                         cpy = oend;
2224:Core/Src/lz4.c ****                         assert(op<=oend);
2225:Core/Src/lz4.c ****                         length = (size_t)(oend-op);
2226:Core/Src/lz4.c ****                     }
2227:Core/Src/lz4.c ****                 } else {
2228:Core/Src/lz4.c ****                      /* We must be on the last sequence (or invalid) because of the parsing limitat
2229:Core/Src/lz4.c ****                       * so check that we exactly consume the input and don't overrun the output buf
2230:Core/Src/lz4.c ****                       */
2231:Core/Src/lz4.c ****                     if ((ip+length != iend) || (cpy > oend)) {
2232:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
2233:Core/Src/lz4.c ****                         DEBUGLOG(6, "ip(%p) + length(%i) = %p != iend (%p)", ip, (int)length, ip+le
2234:Core/Src/lz4.c ****                         DEBUGLOG(6, "or cpy(%p) > oend(%p)", cpy, oend);
2235:Core/Src/lz4.c ****                         goto _output_error;
2236:Core/Src/lz4.c ****                     }
2237:Core/Src/lz4.c ****                 }
2238:Core/Src/lz4.c ****                 LZ4_memmove(op, ip, length);  /* supports overlapping memory regions, for in-place 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 51


2239:Core/Src/lz4.c ****                 ip += length;
2240:Core/Src/lz4.c ****                 op += length;
2241:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
2242:Core/Src/lz4.c ****                  * When partialDecoding, it is EOF if we've either
2243:Core/Src/lz4.c ****                  * filled the output buffer or
2244:Core/Src/lz4.c ****                  * can't proceed with reading an offset for following match.
2245:Core/Src/lz4.c ****                  */
2246:Core/Src/lz4.c ****                 if (!partialDecoding || (cpy == oend) || (ip >= (iend-2))) {
2247:Core/Src/lz4.c ****                     break;
2248:Core/Src/lz4.c ****                 }
2249:Core/Src/lz4.c ****             } else {
2250:Core/Src/lz4.c ****                 LZ4_wildCopy8(op, ip, cpy);   /* can overwrite up to 8 bytes beyond cpy */
2251:Core/Src/lz4.c ****                 ip += length; op = cpy;
2252:Core/Src/lz4.c ****             }
2253:Core/Src/lz4.c **** 
2254:Core/Src/lz4.c ****             /* get offset */
2255:Core/Src/lz4.c ****             offset = LZ4_readLE16(ip); ip+=2;
2256:Core/Src/lz4.c ****             match = op - offset;
2257:Core/Src/lz4.c **** 
2258:Core/Src/lz4.c ****             /* get matchlength */
2259:Core/Src/lz4.c ****             length = token & ML_MASK;
2260:Core/Src/lz4.c **** 
2261:Core/Src/lz4.c ****     _copy_match:
2262:Core/Src/lz4.c ****             if (length == ML_MASK) {
2263:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
2264:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
2265:Core/Src/lz4.c ****                 length += addl;
2266:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow d
2267:Core/Src/lz4.c ****             }
2268:Core/Src/lz4.c ****             length += MINMATCH;
2269:Core/Src/lz4.c **** 
2270:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
2271:Core/Src/lz4.c ****         safe_match_copy:
2272:Core/Src/lz4.c **** #endif
2273:Core/Src/lz4.c ****             if ((checkOffset) && (unlikely(match + dictSize < lowPrefix))) goto _output_error;   /*
2274:Core/Src/lz4.c ****             /* match starting within external dictionary */
2275:Core/Src/lz4.c ****             if ((dict==usingExtDict) && (match < lowPrefix)) {
2276:Core/Src/lz4.c ****                 assert(dictEnd != NULL);
2277:Core/Src/lz4.c ****                 if (unlikely(op+length > oend-LASTLITERALS)) {
2278:Core/Src/lz4.c ****                     if (partialDecoding) length = MIN(length, (size_t)(oend-op));
2279:Core/Src/lz4.c ****                     else goto _output_error;   /* doesn't respect parsing restriction */
2280:Core/Src/lz4.c ****                 }
2281:Core/Src/lz4.c **** 
2282:Core/Src/lz4.c ****                 if (length <= (size_t)(lowPrefix-match)) {
2283:Core/Src/lz4.c ****                     /* match fits entirely within external dictionary : just copy */
2284:Core/Src/lz4.c ****                     LZ4_memmove(op, dictEnd - (lowPrefix-match), length);
2285:Core/Src/lz4.c ****                     op += length;
2286:Core/Src/lz4.c ****                 } else {
2287:Core/Src/lz4.c ****                     /* match stretches into both external dictionary and current block */
2288:Core/Src/lz4.c ****                     size_t const copySize = (size_t)(lowPrefix - match);
2289:Core/Src/lz4.c ****                     size_t const restSize = length - copySize;
2290:Core/Src/lz4.c ****                     LZ4_memcpy(op, dictEnd - copySize, copySize);
2291:Core/Src/lz4.c ****                     op += copySize;
2292:Core/Src/lz4.c ****                     if (restSize > (size_t)(op - lowPrefix)) {  /* overlap copy */
2293:Core/Src/lz4.c ****                         BYTE* const endOfMatch = op + restSize;
2294:Core/Src/lz4.c ****                         const BYTE* copyFrom = lowPrefix;
2295:Core/Src/lz4.c ****                         while (op < endOfMatch) *op++ = *copyFrom++;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 52


2296:Core/Src/lz4.c ****                     } else {
2297:Core/Src/lz4.c ****                         LZ4_memcpy(op, lowPrefix, restSize);
2298:Core/Src/lz4.c ****                         op += restSize;
2299:Core/Src/lz4.c ****                 }   }
2300:Core/Src/lz4.c ****                 continue;
2301:Core/Src/lz4.c ****             }
2302:Core/Src/lz4.c ****             assert(match >= lowPrefix);
2303:Core/Src/lz4.c **** 
2304:Core/Src/lz4.c ****             /* copy match within block */
2305:Core/Src/lz4.c ****             cpy = op + length;
2306:Core/Src/lz4.c **** 
2307:Core/Src/lz4.c ****             /* partialDecoding : may end anywhere within the block */
2308:Core/Src/lz4.c ****             assert(op<=oend);
2309:Core/Src/lz4.c ****             if (partialDecoding && (cpy > oend-MATCH_SAFEGUARD_DISTANCE)) {
2310:Core/Src/lz4.c ****                 size_t const mlen = MIN(length, (size_t)(oend-op));
2311:Core/Src/lz4.c ****                 const BYTE* const matchEnd = match + mlen;
2312:Core/Src/lz4.c ****                 BYTE* const copyEnd = op + mlen;
2313:Core/Src/lz4.c ****                 if (matchEnd > op) {   /* overlap copy */
2314:Core/Src/lz4.c ****                     while (op < copyEnd) { *op++ = *match++; }
2315:Core/Src/lz4.c ****                 } else {
2316:Core/Src/lz4.c ****                     LZ4_memcpy(op, match, mlen);
2317:Core/Src/lz4.c ****                 }
2318:Core/Src/lz4.c ****                 op = copyEnd;
2319:Core/Src/lz4.c ****                 if (op == oend) { break; }
2320:Core/Src/lz4.c ****                 continue;
2321:Core/Src/lz4.c ****             }
2322:Core/Src/lz4.c **** 
2323:Core/Src/lz4.c ****             if (unlikely(offset<8)) {
2324:Core/Src/lz4.c ****                 LZ4_write32(op, 0);   /* silence msan warning when offset==0 */
2325:Core/Src/lz4.c ****                 op[0] = match[0];
2326:Core/Src/lz4.c ****                 op[1] = match[1];
2327:Core/Src/lz4.c ****                 op[2] = match[2];
2328:Core/Src/lz4.c ****                 op[3] = match[3];
2329:Core/Src/lz4.c ****                 match += inc32table[offset];
2330:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
2331:Core/Src/lz4.c ****                 match -= dec64table[offset];
2332:Core/Src/lz4.c ****             } else {
2333:Core/Src/lz4.c ****                 LZ4_memcpy(op, match, 8);
2334:Core/Src/lz4.c ****                 match += 8;
2335:Core/Src/lz4.c ****             }
2336:Core/Src/lz4.c ****             op += 8;
2337:Core/Src/lz4.c **** 
2338:Core/Src/lz4.c ****             if (unlikely(cpy > oend-MATCH_SAFEGUARD_DISTANCE)) {
2339:Core/Src/lz4.c ****                 BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
2340:Core/Src/lz4.c ****                 if (cpy > oend-LASTLITERALS) { goto _output_error; } /* Error : last LASTLITERALS b
2341:Core/Src/lz4.c ****                 if (op < oCopyLimit) {
2342:Core/Src/lz4.c ****                     LZ4_wildCopy8(op, match, oCopyLimit);
2343:Core/Src/lz4.c ****                     match += oCopyLimit - op;
2344:Core/Src/lz4.c ****                     op = oCopyLimit;
2345:Core/Src/lz4.c ****                 }
2346:Core/Src/lz4.c ****                 while (op < cpy) { *op++ = *match++; }
2347:Core/Src/lz4.c ****             } else {
2348:Core/Src/lz4.c ****                 LZ4_memcpy(op, match, 8);
2349:Core/Src/lz4.c ****                 if (length > 16)  { LZ4_wildCopy8(op+8, match+8, cpy); }
2350:Core/Src/lz4.c ****             }
2351:Core/Src/lz4.c ****             op = cpy;   /* wildcopy correction */
2352:Core/Src/lz4.c ****         }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 53


2353:Core/Src/lz4.c **** 
2354:Core/Src/lz4.c ****         /* end of decoding */
2355:Core/Src/lz4.c ****         DEBUGLOG(5, "decoded %i bytes", (int) (((char*)op)-dst));
2356:Core/Src/lz4.c ****         return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
2357:Core/Src/lz4.c **** 
2358:Core/Src/lz4.c ****         /* Overflow error detected */
2359:Core/Src/lz4.c ****     _output_error:
2360:Core/Src/lz4.c ****         return (int) (-(((const char*)ip)-src))-1;
2361:Core/Src/lz4.c ****     }
2362:Core/Src/lz4.c **** }
2363:Core/Src/lz4.c **** 
2364:Core/Src/lz4.c **** 
2365:Core/Src/lz4.c **** /*===== Instantiate the API decoding functions. =====*/
2366:Core/Src/lz4.c **** 
2367:Core/Src/lz4.c **** LZ4_FORCE_O2
2368:Core/Src/lz4.c **** int LZ4_decompress_safe(const char* source, char* dest, int compressedSize, int maxDecompressedSize
2369:Core/Src/lz4.c **** {
2370:Core/Src/lz4.c ****     return LZ4_decompress_generic(source, dest, compressedSize, maxDecompressedSize,
2371:Core/Src/lz4.c ****                                   decode_full_block, noDict,
2372:Core/Src/lz4.c ****                                   (BYTE*)dest, NULL, 0);
2373:Core/Src/lz4.c **** }
2374:Core/Src/lz4.c **** 
2375:Core/Src/lz4.c **** LZ4_FORCE_O2
2376:Core/Src/lz4.c **** int LZ4_decompress_safe_partial(const char* src, char* dst, int compressedSize, int targetOutputSiz
2377:Core/Src/lz4.c **** {
2378:Core/Src/lz4.c ****     dstCapacity = MIN(targetOutputSize, dstCapacity);
2379:Core/Src/lz4.c ****     return LZ4_decompress_generic(src, dst, compressedSize, dstCapacity,
2380:Core/Src/lz4.c ****                                   partial_decode,
2381:Core/Src/lz4.c ****                                   noDict, (BYTE*)dst, NULL, 0);
2382:Core/Src/lz4.c **** }
2383:Core/Src/lz4.c **** 
2384:Core/Src/lz4.c **** LZ4_FORCE_O2
2385:Core/Src/lz4.c **** int LZ4_decompress_fast(const char* source, char* dest, int originalSize)
2386:Core/Src/lz4.c **** {
2387:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_decompress_fast");
2388:Core/Src/lz4.c ****     return LZ4_decompress_unsafe_generic(
2389:Core/Src/lz4.c ****                 (const BYTE*)source, (BYTE*)dest, originalSize,
2390:Core/Src/lz4.c ****                 0, NULL, 0);
2391:Core/Src/lz4.c **** }
2392:Core/Src/lz4.c **** 
2393:Core/Src/lz4.c **** /*===== Instantiate a few more decoding cases, used more than once. =====*/
2394:Core/Src/lz4.c **** 
2395:Core/Src/lz4.c **** LZ4_FORCE_O2 /* Exported, an obsolete API function. */
2396:Core/Src/lz4.c **** int LZ4_decompress_safe_withPrefix64k(const char* source, char* dest, int compressedSize, int maxOu
2397:Core/Src/lz4.c **** {
2398:Core/Src/lz4.c ****     return LZ4_decompress_generic(source, dest, compressedSize, maxOutputSize,
2399:Core/Src/lz4.c ****                                   decode_full_block, withPrefix64k,
2400:Core/Src/lz4.c ****                                   (BYTE*)dest - 64 KB, NULL, 0);
2401:Core/Src/lz4.c **** }
2402:Core/Src/lz4.c **** 
2403:Core/Src/lz4.c **** LZ4_FORCE_O2
2404:Core/Src/lz4.c **** static int LZ4_decompress_safe_partial_withPrefix64k(const char* source, char* dest, int compressed
2405:Core/Src/lz4.c **** {
 608              		.loc 1 2405 1 is_stmt 1 view -0
 609              		.cfi_startproc
 610              		@ args = 4, pretend = 0, frame = 24
 611              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 54


 612              		.loc 1 2405 1 is_stmt 0 view .LVU137
 613 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 614              		.cfi_def_cfa_offset 20
 615              		.cfi_offset 4, -20
 616              		.cfi_offset 5, -16
 617              		.cfi_offset 6, -12
 618              		.cfi_offset 7, -8
 619              		.cfi_offset 14, -4
 620 0002 DE46     		mov	lr, fp
 621 0004 5746     		mov	r7, r10
 622 0006 4E46     		mov	r6, r9
 623 0008 4546     		mov	r5, r8
 624 000a E0B5     		push	{r5, r6, r7, lr}
 625              		.cfi_def_cfa_offset 36
 626              		.cfi_offset 8, -36
 627              		.cfi_offset 9, -32
 628              		.cfi_offset 10, -28
 629              		.cfi_offset 11, -24
 630 000c 87B0     		sub	sp, sp, #28
 631              		.cfi_def_cfa_offset 64
 632 000e 0590     		str	r0, [sp, #20]
 633 0010 0491     		str	r1, [sp, #16]
2406:Core/Src/lz4.c ****     dstCapacity = MIN(targetOutputSize, dstCapacity);
 634              		.loc 1 2406 5 is_stmt 1 view .LVU138
 635              		.loc 1 2406 17 is_stmt 0 view .LVU139
 636 0012 1099     		ldr	r1, [sp, #64]
 637              	.LVL42:
 638              		.loc 1 2406 17 view .LVU140
 639 0014 9942     		cmp	r1, r3
 640 0016 00DD     		ble	.L31
 641 0018 1900     		movs	r1, r3
 642              	.L31:
 643              	.LVL43:
2407:Core/Src/lz4.c ****     return LZ4_decompress_generic(source, dest, compressedSize, dstCapacity,
 644              		.loc 1 2407 5 is_stmt 1 view .LVU141
 645              		.loc 1 2407 12 is_stmt 0 view .LVU142
 646 001a 049E     		ldr	r6, [sp, #16]
 647 001c 3300     		movs	r3, r6
 648              	.LVL44:
 649              		.loc 1 2407 12 view .LVU143
 650 001e A948     		ldr	r0, .L82
 651              	.LVL45:
 652              		.loc 1 2407 12 view .LVU144
 653 0020 8446     		mov	ip, r0
 654 0022 6344     		add	r3, r3, ip
 655 0024 0293     		str	r3, [sp, #8]
 656              	.LVL46:
 657              	.LBB2995:
 658              	.LBI2995:
1944:Core/Src/lz4.c ****                  const char* const src,
 659              		.loc 1 1944 1 is_stmt 1 view .LVU145
 660              	.LBB2996:
1957:Core/Src/lz4.c **** 
 661              		.loc 1 1957 5 view .LVU146
1957:Core/Src/lz4.c **** 
 662              		.loc 1 1957 8 is_stmt 0 view .LVU147
 663 0026 059D     		ldr	r5, [sp, #20]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 55


 664 0028 002D     		cmp	r5, #0
 665 002a 00D1     		bne	.LCB529
 666 002c 3EE1     		b	.L61	@long jump
 667              	.LCB529:
1957:Core/Src/lz4.c **** 
 668              		.loc 1 1957 23 view .LVU148
 669 002e 0029     		cmp	r1, #0
 670 0030 00DA     		bge	.LCB531
 671 0032 3EE1     		b	.L62	@long jump
 672              	.LCB531:
 673              	.LBB2997:
1959:Core/Src/lz4.c ****         const BYTE* const iend = ip + srcSize;
 674              		.loc 1 1959 9 is_stmt 1 view .LVU149
 675              	.LVL47:
1960:Core/Src/lz4.c **** 
 676              		.loc 1 1960 9 view .LVU150
1960:Core/Src/lz4.c **** 
 677              		.loc 1 1960 27 is_stmt 0 view .LVU151
 678 0034 AB46     		mov	fp, r5
 679 0036 9344     		add	fp, fp, r2
 680              	.LVL48:
1962:Core/Src/lz4.c ****         BYTE* const oend = op + outputSize;
 681              		.loc 1 1962 9 is_stmt 1 view .LVU152
1963:Core/Src/lz4.c ****         BYTE* cpy;
 682              		.loc 1 1963 9 view .LVU153
1963:Core/Src/lz4.c ****         BYTE* cpy;
 683              		.loc 1 1963 21 is_stmt 0 view .LVU154
 684 0038 B046     		mov	r8, r6
 685 003a 8844     		add	r8, r8, r1
 686              	.LVL49:
1964:Core/Src/lz4.c **** 
 687              		.loc 1 1964 9 is_stmt 1 view .LVU155
1966:Core/Src/lz4.c **** 
 688              		.loc 1 1966 9 view .LVU156
1968:Core/Src/lz4.c **** 
 689              		.loc 1 1968 9 view .LVU157
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 690              		.loc 1 1972 9 view .LVU158
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 691              		.loc 1 1972 27 is_stmt 0 view .LVU159
 692 003c 1023     		movs	r3, #16
 693              	.LVL50:
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 694              		.loc 1 1972 27 view .LVU160
 695 003e 5B42     		rsbs	r3, r3, #0
 696 0040 5B44     		add	r3, r3, fp
 697 0042 0093     		str	r3, [sp]
 698              	.LVL51:
1973:Core/Src/lz4.c **** 
 699              		.loc 1 1973 9 is_stmt 1 view .LVU161
1973:Core/Src/lz4.c **** 
 700              		.loc 1 1973 27 is_stmt 0 view .LVU162
 701 0044 2023     		movs	r3, #32
 702              	.LVL52:
1973:Core/Src/lz4.c **** 
 703              		.loc 1 1973 27 view .LVU163
 704 0046 5B42     		rsbs	r3, r3, #0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 56


 705 0048 4344     		add	r3, r3, r8
 706 004a 0193     		str	r3, [sp, #4]
 707              	.LVL53:
1975:Core/Src/lz4.c ****         size_t offset;
 708              		.loc 1 1975 9 is_stmt 1 view .LVU164
1976:Core/Src/lz4.c ****         unsigned token;
 709              		.loc 1 1976 9 view .LVU165
1977:Core/Src/lz4.c ****         size_t length;
 710              		.loc 1 1977 9 view .LVU166
1978:Core/Src/lz4.c **** 
 711              		.loc 1 1978 9 view .LVU167
1981:Core/Src/lz4.c **** 
 712              		.loc 1 1981 9 view .LVU168
1981:Core/Src/lz4.c **** 
 713              		.loc 1 1981 92 view .LVU169
1984:Core/Src/lz4.c ****         if (unlikely(outputSize==0)) {
 714              		.loc 1 1984 9 view .LVU170
1985:Core/Src/lz4.c ****             /* Empty output buffer */
 715              		.loc 1 1985 9 view .LVU171
1985:Core/Src/lz4.c ****             /* Empty output buffer */
 716              		.loc 1 1985 12 is_stmt 0 view .LVU172
 717 004c 0029     		cmp	r1, #0
 718 004e 00D1     		bne	.LCB575
 719 0050 32E1     		b	.L63	@long jump
 720              	.LCB575:
1990:Core/Src/lz4.c **** 
 721              		.loc 1 1990 9 is_stmt 1 view .LVU173
1990:Core/Src/lz4.c **** 
 722              		.loc 1 1990 12 is_stmt 0 view .LVU174
 723 0052 002A     		cmp	r2, #0
 724 0054 00D1     		bne	.LCB580
 725 0056 31E1     		b	.L64	@long jump
 726              	.LCB580:
 727              	.LVL54:
 728              	.L33:
2136:Core/Src/lz4.c ****         while (1) {
 729              		.loc 1 2136 9 is_stmt 1 view .LVU175
2136:Core/Src/lz4.c ****         while (1) {
 730              		.loc 1 2136 46 view .LVU176
2137:Core/Src/lz4.c ****             assert(ip < iend);
 731              		.loc 1 2137 9 view .LVU177
2138:Core/Src/lz4.c ****             token = *ip++;
 732              		.loc 1 2138 13 view .LVU178
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 733              		.loc 1 2139 13 view .LVU179
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 734              		.loc 1 2139 24 is_stmt 0 view .LVU180
 735 0058 6C1C     		adds	r4, r5, #1
 736              	.LVL55:
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 737              		.loc 1 2139 21 view .LVU181
 738 005a 2B78     		ldrb	r3, [r5]
 739 005c 9946     		mov	r9, r3
 740              	.LVL56:
2140:Core/Src/lz4.c **** 
 741              		.loc 1 2140 13 is_stmt 1 view .LVU182
2140:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 57


 742              		.loc 1 2140 20 is_stmt 0 view .LVU183
 743 005e 1D09     		lsrs	r5, r3, #4
 744              	.LVL57:
2151:Core/Src/lz4.c ****                 /* strictly "less than" on input, to re-enter the loop with at least one byte */
 745              		.loc 1 2151 13 is_stmt 1 view .LVU184
2151:Core/Src/lz4.c ****                 /* strictly "less than" on input, to re-enter the loop with at least one byte */
 746              		.loc 1 2151 16 is_stmt 0 view .LVU185
 747 0060 0F2D     		cmp	r5, #15
 748 0062 33D0     		beq	.L34
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 749              		.loc 1 2153 18 view .LVU186
 750 0064 009B     		ldr	r3, [sp]
 751              	.LVL58:
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 752              		.loc 1 2153 18 view .LVU187
 753 0066 9C42     		cmp	r4, r3
 754 0068 9241     		sbcs	r2, r2, r2
 755 006a 5242     		rsbs	r2, r2, #0
 756 006c 0023     		movs	r3, #0
 757 006e 0199     		ldr	r1, [sp, #4]
 758 0070 B142     		cmp	r1, r6
 759 0072 5B41     		adcs	r3, r3, r3
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 760              		.loc 1 2153 15 view .LVU188
 761 0074 1342     		tst	r3, r2
 762 0076 29D0     		beq	.L34
2155:Core/Src/lz4.c ****                 op += length; ip += length;
 763              		.loc 1 2155 17 is_stmt 1 view .LVU189
 764 0078 1022     		movs	r2, #16
 765 007a 2100     		movs	r1, r4
 766 007c 3000     		movs	r0, r6
 767 007e FFF7FEFF 		bl	memcpy
 768              	.LVL59:
2156:Core/Src/lz4.c **** 
 769              		.loc 1 2156 17 view .LVU190
2156:Core/Src/lz4.c **** 
 770              		.loc 1 2156 20 is_stmt 0 view .LVU191
 771 0082 7719     		adds	r7, r6, r5
 772              	.LVL60:
2156:Core/Src/lz4.c **** 
 773              		.loc 1 2156 31 is_stmt 1 view .LVU192
2156:Core/Src/lz4.c **** 
 774              		.loc 1 2156 34 is_stmt 0 view .LVU193
 775 0084 6519     		adds	r5, r4, r5
 776              	.LVL61:
2160:Core/Src/lz4.c ****                 offset = LZ4_readLE16(ip); ip += 2;
 777              		.loc 1 2160 17 is_stmt 1 view .LVU194
2160:Core/Src/lz4.c ****                 offset = LZ4_readLE16(ip); ip += 2;
 778              		.loc 1 2160 24 is_stmt 0 view .LVU195
 779 0086 0F26     		movs	r6, #15
 780 0088 4B46     		mov	r3, r9
 781 008a 1E40     		ands	r6, r3
 782              	.LVL62:
2161:Core/Src/lz4.c ****                 match = op - offset;
 783              		.loc 1 2161 17 is_stmt 1 view .LVU196
2161:Core/Src/lz4.c ****                 match = op - offset;
 784              		.loc 1 2161 26 is_stmt 0 view .LVU197
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 58


 785 008c 2800     		movs	r0, r5
 786 008e FFF7FEFF 		bl	LZ4_readLE16
 787              	.LVL63:
2161:Core/Src/lz4.c ****                 match = op - offset;
 788              		.loc 1 2161 24 view .LVU198
 789 0092 8246     		mov	r10, r0
 790              	.LVL64:
2161:Core/Src/lz4.c ****                 match = op - offset;
 791              		.loc 1 2161 44 is_stmt 1 view .LVU199
2161:Core/Src/lz4.c ****                 match = op - offset;
 792              		.loc 1 2161 47 is_stmt 0 view .LVU200
 793 0094 0235     		adds	r5, r5, #2
 794              	.LVL65:
2162:Core/Src/lz4.c ****                 assert(match <= op); /* check overflow */
 795              		.loc 1 2162 17 is_stmt 1 view .LVU201
2162:Core/Src/lz4.c ****                 assert(match <= op); /* check overflow */
 796              		.loc 1 2162 23 is_stmt 0 view .LVU202
 797 0096 3C1A     		subs	r4, r7, r0
 798              	.LVL66:
2163:Core/Src/lz4.c **** 
 799              		.loc 1 2163 17 is_stmt 1 view .LVU203
2166:Core/Src/lz4.c ****                   && (offset >= 8)
 800              		.loc 1 2166 17 view .LVU204
2166:Core/Src/lz4.c ****                   && (offset >= 8)
 801              		.loc 1 2166 20 is_stmt 0 view .LVU205
 802 0098 0F2E     		cmp	r6, #15
 803 009a 4BD0     		beq	.L35
2167:Core/Src/lz4.c ****                   && (dict==withPrefix64k || match >= lowPrefix) ) {
 804              		.loc 1 2167 19 view .LVU206
 805 009c 0728     		cmp	r0, #7
 806 009e 49D9     		bls	.L35
2170:Core/Src/lz4.c ****                     LZ4_memcpy(op + 8, match + 8, 8);
 807              		.loc 1 2170 21 is_stmt 1 view .LVU207
 808 00a0 0822     		movs	r2, #8
 809 00a2 2100     		movs	r1, r4
 810 00a4 3800     		movs	r0, r7
 811              	.LVL67:
2170:Core/Src/lz4.c ****                     LZ4_memcpy(op + 8, match + 8, 8);
 812              		.loc 1 2170 21 is_stmt 0 view .LVU208
 813 00a6 FFF7FEFF 		bl	memcpy
 814              	.LVL68:
2171:Core/Src/lz4.c ****                     LZ4_memcpy(op +16, match +16, 2);
 815              		.loc 1 2171 21 is_stmt 1 view .LVU209
 816 00aa 3800     		movs	r0, r7
 817 00ac 0830     		adds	r0, r0, #8
 818 00ae 2100     		movs	r1, r4
 819 00b0 0831     		adds	r1, r1, #8
 820 00b2 0822     		movs	r2, #8
 821 00b4 FFF7FEFF 		bl	memcpy
 822              	.LVL69:
2172:Core/Src/lz4.c ****                     op += length + MINMATCH;
 823              		.loc 1 2172 21 view .LVU210
 824 00b8 3800     		movs	r0, r7
 825 00ba 1030     		adds	r0, r0, #16
 826 00bc 2100     		movs	r1, r4
 827 00be 1031     		adds	r1, r1, #16
 828 00c0 0222     		movs	r2, #2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 59


 829 00c2 FFF7FEFF 		bl	memcpy
 830              	.LVL70:
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 831              		.loc 1 2173 21 view .LVU211
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 832              		.loc 1 2173 24 is_stmt 0 view .LVU212
 833 00c6 0436     		adds	r6, r6, #4
 834              	.LVL71:
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 835              		.loc 1 2173 24 view .LVU213
 836 00c8 BE19     		adds	r6, r7, r6
 837              	.LVL72:
2175:Core/Src/lz4.c ****                 }
 838              		.loc 1 2175 21 is_stmt 1 view .LVU214
 839 00ca C5E7     		b	.L33
 840              	.LVL73:
 841              	.L34:
2184:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 842              		.loc 1 2184 13 view .LVU215
2184:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 843              		.loc 1 2184 16 is_stmt 0 view .LVU216
 844 00cc 0F2D     		cmp	r5, #15
 845 00ce 58D0     		beq	.L78
 846              	.L37:
2193:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
 847              		.loc 1 2193 13 is_stmt 1 view .LVU217
2193:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
 848              		.loc 1 2193 17 is_stmt 0 view .LVU218
 849 00d0 7319     		adds	r3, r6, r5
 850 00d2 9A46     		mov	r10, r3
 851              	.LVL74:
 852              	.LBB2998:
2197:Core/Src/lz4.c ****             if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
 853              		.loc 1 2197 13 is_stmt 1 view .LVU219
 854              	.LBE2998:
2197:Core/Src/lz4.c ****             if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
 855              		.loc 1 2197 57 view .LVU220
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 856              		.loc 1 2198 13 view .LVU221
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 857              		.loc 1 2198 26 is_stmt 0 view .LVU222
 858 00d4 4346     		mov	r3, r8
 859              	.LVL75:
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 860              		.loc 1 2198 26 view .LVU223
 861 00d6 0C3B     		subs	r3, r3, #12
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 862              		.loc 1 2198 16 view .LVU224
 863 00d8 9A45     		cmp	r10, r3
 864 00da 05D8     		bhi	.L43
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 865              		.loc 1 2198 42 view .LVU225
 866 00dc 6219     		adds	r2, r4, r5
 867 00de 0392     		str	r2, [sp, #12]
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 868              		.loc 1 2198 54 view .LVU226
 869 00e0 5B46     		mov	r3, fp
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 60


 870 00e2 083B     		subs	r3, r3, #8
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 871              		.loc 1 2198 36 view .LVU227
 872 00e4 9A42     		cmp	r2, r3
 873 00e6 6ED9     		bls	.L74
 874              	.L43:
2204:Core/Src/lz4.c ****                     /* Since we are partial decoding we may be in this block because of the output 
 875              		.loc 1 2204 17 is_stmt 1 view .LVU228
2208:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: literal length = %u", (unsigned)length);
 876              		.loc 1 2208 21 view .LVU229
2209:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: remaining space in dstBuffer : %i", (int)(oend - 
 877              		.loc 1 2209 21 view .LVU230
2209:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: remaining space in dstBuffer : %i", (int)(oend - 
 878              		.loc 1 2209 90 view .LVU231
2210:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: remaining space in srcBuffer : %i", (int)(iend - 
 879              		.loc 1 2210 21 view .LVU232
2210:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: remaining space in srcBuffer : %i", (int)(iend - 
 880              		.loc 1 2210 104 view .LVU233
2211:Core/Src/lz4.c ****                     /* Finishing in the middle of a literals segment,
 881              		.loc 1 2211 21 view .LVU234
2211:Core/Src/lz4.c ****                     /* Finishing in the middle of a literals segment,
 882              		.loc 1 2211 104 view .LVU235
2215:Core/Src/lz4.c ****                         length = (size_t)(iend-ip);
 883              		.loc 1 2215 21 view .LVU236
2215:Core/Src/lz4.c ****                         length = (size_t)(iend-ip);
 884              		.loc 1 2215 27 is_stmt 0 view .LVU237
 885 00e8 6319     		adds	r3, r4, r5
2215:Core/Src/lz4.c ****                         length = (size_t)(iend-ip);
 886              		.loc 1 2215 24 view .LVU238
 887 00ea 9B45     		cmp	fp, r3
 888 00ec 03D2     		bcs	.L45
2216:Core/Src/lz4.c ****                         cpy = op + length;
 889              		.loc 1 2216 25 is_stmt 1 view .LVU239
2216:Core/Src/lz4.c ****                         cpy = op + length;
 890              		.loc 1 2216 47 is_stmt 0 view .LVU240
 891 00ee 5B46     		mov	r3, fp
 892 00f0 1D1B     		subs	r5, r3, r4
 893              	.LVL76:
2217:Core/Src/lz4.c ****                     }
 894              		.loc 1 2217 25 is_stmt 1 view .LVU241
2217:Core/Src/lz4.c ****                     }
 895              		.loc 1 2217 29 is_stmt 0 view .LVU242
 896 00f2 7319     		adds	r3, r6, r5
 897 00f4 9A46     		mov	r10, r3
 898              	.LVL77:
 899              	.L45:
2222:Core/Src/lz4.c ****                         cpy = oend;
 900              		.loc 1 2222 21 is_stmt 1 view .LVU243
2222:Core/Src/lz4.c ****                         cpy = oend;
 901              		.loc 1 2222 24 is_stmt 0 view .LVU244
 902 00f6 D045     		cmp	r8, r10
 903 00f8 02D2     		bcs	.L46
2223:Core/Src/lz4.c ****                         assert(op<=oend);
 904              		.loc 1 2223 25 is_stmt 1 view .LVU245
 905              	.LVL78:
2224:Core/Src/lz4.c ****                         length = (size_t)(oend-op);
 906              		.loc 1 2224 25 view .LVU246
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 61


2225:Core/Src/lz4.c ****                     }
 907              		.loc 1 2225 25 view .LVU247
2225:Core/Src/lz4.c ****                     }
 908              		.loc 1 2225 47 is_stmt 0 view .LVU248
 909 00fa 4346     		mov	r3, r8
 910 00fc 9D1B     		subs	r5, r3, r6
 911              	.LVL79:
2223:Core/Src/lz4.c ****                         assert(op<=oend);
 912              		.loc 1 2223 29 view .LVU249
 913 00fe C246     		mov	r10, r8
 914              	.LVL80:
 915              	.L46:
2238:Core/Src/lz4.c ****                 ip += length;
 916              		.loc 1 2238 17 is_stmt 1 view .LVU250
 917 0100 2A00     		movs	r2, r5
 918 0102 2100     		movs	r1, r4
 919 0104 3000     		movs	r0, r6
 920 0106 FFF7FEFF 		bl	memmove
 921              	.LVL81:
2239:Core/Src/lz4.c ****                 op += length;
 922              		.loc 1 2239 17 view .LVU251
2239:Core/Src/lz4.c ****                 op += length;
 923              		.loc 1 2239 20 is_stmt 0 view .LVU252
 924 010a 6219     		adds	r2, r4, r5
 925 010c 0392     		str	r2, [sp, #12]
 926              	.LVL82:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 927              		.loc 1 2240 17 is_stmt 1 view .LVU253
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 928              		.loc 1 2240 20 is_stmt 0 view .LVU254
 929 010e 7719     		adds	r7, r6, r5
 930              	.LVL83:
2246:Core/Src/lz4.c ****                     break;
 931              		.loc 1 2246 17 is_stmt 1 view .LVU255
2246:Core/Src/lz4.c ****                     break;
 932              		.loc 1 2246 38 is_stmt 0 view .LVU256
 933 0110 D045     		cmp	r8, r10
 934 0112 00D1     		bne	.LCB791
 935 0114 C4E0     		b	.L69	@long jump
 936              	.LCB791:
2246:Core/Src/lz4.c ****                     break;
 937              		.loc 1 2246 70 view .LVU257
 938 0116 5B46     		mov	r3, fp
 939 0118 023B     		subs	r3, r3, #2
2246:Core/Src/lz4.c ****                     break;
 940              		.loc 1 2246 55 view .LVU258
 941 011a 9A42     		cmp	r2, r3
 942 011c 00D3     		bcc	.LCB797
 943 011e C1E0     		b	.L79	@long jump
 944              	.LCB797:
 945              	.LVL84:
 946              	.L48:
2255:Core/Src/lz4.c ****             match = op - offset;
 947              		.loc 1 2255 13 is_stmt 1 view .LVU259
2255:Core/Src/lz4.c ****             match = op - offset;
 948              		.loc 1 2255 22 is_stmt 0 view .LVU260
 949 0120 039D     		ldr	r5, [sp, #12]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 62


 950 0122 2800     		movs	r0, r5
 951 0124 FFF7FEFF 		bl	LZ4_readLE16
 952              	.LVL85:
2255:Core/Src/lz4.c ****             match = op - offset;
 953              		.loc 1 2255 20 view .LVU261
 954 0128 8246     		mov	r10, r0
 955              	.LVL86:
2255:Core/Src/lz4.c ****             match = op - offset;
 956              		.loc 1 2255 40 is_stmt 1 view .LVU262
2255:Core/Src/lz4.c ****             match = op - offset;
 957              		.loc 1 2255 42 is_stmt 0 view .LVU263
 958 012a 0235     		adds	r5, r5, #2
 959              	.LVL87:
2256:Core/Src/lz4.c **** 
 960              		.loc 1 2256 13 is_stmt 1 view .LVU264
2256:Core/Src/lz4.c **** 
 961              		.loc 1 2256 19 is_stmt 0 view .LVU265
 962 012c 3C1A     		subs	r4, r7, r0
 963              	.LVL88:
2259:Core/Src/lz4.c **** 
 964              		.loc 1 2259 13 is_stmt 1 view .LVU266
2259:Core/Src/lz4.c **** 
 965              		.loc 1 2259 20 is_stmt 0 view .LVU267
 966 012e 0F26     		movs	r6, #15
 967 0130 4B46     		mov	r3, r9
 968 0132 1E40     		ands	r6, r3
 969              	.LVL89:
 970              	.L35:
2262:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 971              		.loc 1 2262 13 is_stmt 1 view .LVU268
2262:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 972              		.loc 1 2262 16 is_stmt 0 view .LVU269
 973 0134 0F2E     		cmp	r6, #15
 974 0136 52D0     		beq	.L80
 975              	.L49:
2268:Core/Src/lz4.c **** 
 976              		.loc 1 2268 13 is_stmt 1 view .LVU270
2268:Core/Src/lz4.c **** 
 977              		.loc 1 2268 20 is_stmt 0 view .LVU271
 978 0138 331D     		adds	r3, r6, #4
 979 013a 9946     		mov	r9, r3
 980              	.LVL90:
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 981              		.loc 1 2273 13 is_stmt 1 view .LVU272
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 982              		.loc 1 2273 31 is_stmt 0 view .LVU273
 983 013c 029B     		ldr	r3, [sp, #8]
 984              	.LVL91:
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 985              		.loc 1 2273 31 view .LVU274
 986 013e 9C42     		cmp	r4, r3
 987 0140 62D3     		bcc	.L42
2275:Core/Src/lz4.c ****                 assert(dictEnd != NULL);
 988              		.loc 1 2275 13 is_stmt 1 view .LVU275
2302:Core/Src/lz4.c **** 
 989              		.loc 1 2302 13 view .LVU276
2305:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 63


 990              		.loc 1 2305 13 view .LVU277
2305:Core/Src/lz4.c **** 
 991              		.loc 1 2305 17 is_stmt 0 view .LVU278
 992 0142 4B46     		mov	r3, r9
 993 0144 FE18     		adds	r6, r7, r3
 994              	.LVL92:
2308:Core/Src/lz4.c ****             if (partialDecoding && (cpy > oend-MATCH_SAFEGUARD_DISTANCE)) {
 995              		.loc 1 2308 13 is_stmt 1 view .LVU279
2309:Core/Src/lz4.c ****                 size_t const mlen = MIN(length, (size_t)(oend-op));
 996              		.loc 1 2309 13 view .LVU280
2309:Core/Src/lz4.c ****                 size_t const mlen = MIN(length, (size_t)(oend-op));
 997              		.loc 1 2309 47 is_stmt 0 view .LVU281
 998 0146 4346     		mov	r3, r8
 999 0148 0C3B     		subs	r3, r3, #12
2309:Core/Src/lz4.c ****                 size_t const mlen = MIN(length, (size_t)(oend-op));
 1000              		.loc 1 2309 33 view .LVU282
 1001 014a 9E42     		cmp	r6, r3
 1002 014c 6AD9     		bls	.L52
 1003              	.LBB2999:
2310:Core/Src/lz4.c ****                 const BYTE* const matchEnd = match + mlen;
 1004              		.loc 1 2310 17 is_stmt 1 view .LVU283
2310:Core/Src/lz4.c ****                 const BYTE* const matchEnd = match + mlen;
 1005              		.loc 1 2310 37 is_stmt 0 view .LVU284
 1006 014e 4346     		mov	r3, r8
 1007 0150 DB1B     		subs	r3, r3, r7
2310:Core/Src/lz4.c ****                 const BYTE* const matchEnd = match + mlen;
 1008              		.loc 1 2310 30 view .LVU285
 1009 0152 4A46     		mov	r2, r9
 1010 0154 9A42     		cmp	r2, r3
 1011 0156 00D9     		bls	.L53
 1012 0158 1A00     		movs	r2, r3
 1013              	.L53:
 1014              	.LVL93:
2311:Core/Src/lz4.c ****                 BYTE* const copyEnd = op + mlen;
 1015              		.loc 1 2311 17 is_stmt 1 view .LVU286
2311:Core/Src/lz4.c ****                 BYTE* const copyEnd = op + mlen;
 1016              		.loc 1 2311 35 is_stmt 0 view .LVU287
 1017 015a A318     		adds	r3, r4, r2
2312:Core/Src/lz4.c ****                 if (matchEnd > op) {   /* overlap copy */
 1018              		.loc 1 2312 17 is_stmt 1 view .LVU288
2312:Core/Src/lz4.c ****                 if (matchEnd > op) {   /* overlap copy */
 1019              		.loc 1 2312 29 is_stmt 0 view .LVU289
 1020 015c BE18     		adds	r6, r7, r2
 1021              	.LVL94:
2313:Core/Src/lz4.c ****                     while (op < copyEnd) { *op++ = *match++; }
 1022              		.loc 1 2313 17 is_stmt 1 view .LVU290
2313:Core/Src/lz4.c ****                     while (op < copyEnd) { *op++ = *match++; }
 1023              		.loc 1 2313 20 is_stmt 0 view .LVU291
 1024 015e 9F42     		cmp	r7, r3
 1025 0160 5DD3     		bcc	.L54
2316:Core/Src/lz4.c ****                 }
 1026              		.loc 1 2316 21 is_stmt 1 view .LVU292
 1027 0162 2100     		movs	r1, r4
 1028 0164 3800     		movs	r0, r7
 1029              	.LVL95:
2316:Core/Src/lz4.c ****                 }
 1030              		.loc 1 2316 21 is_stmt 0 view .LVU293
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 64


 1031 0166 FFF7FEFF 		bl	memcpy
 1032              	.LVL96:
 1033              	.L57:
2318:Core/Src/lz4.c ****                 if (op == oend) { break; }
 1034              		.loc 1 2318 17 is_stmt 1 view .LVU294
2319:Core/Src/lz4.c ****                 continue;
 1035              		.loc 1 2319 17 view .LVU295
2319:Core/Src/lz4.c ****                 continue;
 1036              		.loc 1 2319 20 is_stmt 0 view .LVU296
 1037 016a B045     		cmp	r8, r6
 1038 016c 00D0     		beq	.LCB912
 1039 016e 73E7     		b	.L33	@long jump
 1040              	.LCB912:
 1041              	.LVL97:
 1042              	.L47:
2319:Core/Src/lz4.c ****                 continue;
 1043              		.loc 1 2319 20 view .LVU297
 1044              	.LBE2999:
2355:Core/Src/lz4.c ****         return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 1045              		.loc 1 2355 9 is_stmt 1 view .LVU298
2355:Core/Src/lz4.c ****         return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 1046              		.loc 1 2355 65 view .LVU299
2356:Core/Src/lz4.c **** 
 1047              		.loc 1 2356 9 view .LVU300
2356:Core/Src/lz4.c **** 
 1048              		.loc 1 2356 16 is_stmt 0 view .LVU301
 1049 0170 049B     		ldr	r3, [sp, #16]
 1050 0172 F01A     		subs	r0, r6, r3
 1051              	.LVL98:
 1052              	.L30:
2356:Core/Src/lz4.c **** 
 1053              		.loc 1 2356 16 view .LVU302
 1054              	.LBE2997:
 1055              	.LBE2996:
 1056              	.LBE2995:
2408:Core/Src/lz4.c ****                                   partial_decode, withPrefix64k,
2409:Core/Src/lz4.c ****                                   (BYTE*)dest - 64 KB, NULL, 0);
2410:Core/Src/lz4.c **** }
 1057              		.loc 1 2410 1 view .LVU303
 1058 0174 07B0     		add	sp, sp, #28
 1059              		@ sp needed
 1060 0176 F0BC     		pop	{r4, r5, r6, r7}
 1061 0178 BB46     		mov	fp, r7
 1062 017a B246     		mov	r10, r6
 1063 017c A946     		mov	r9, r5
 1064 017e A046     		mov	r8, r4
 1065 0180 F0BD     		pop	{r4, r5, r6, r7, pc}
 1066              	.LVL99:
 1067              	.L78:
 1068              	.LBB3022:
 1069              	.LBB3021:
 1070              	.LBB3019:
 1071              	.LBB3000:
2185:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 1072              		.loc 1 2185 17 is_stmt 1 view .LVU304
2185:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 1073              		.loc 1 2185 37 is_stmt 0 view .LVU305
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 65


 1074 0182 5946     		mov	r1, fp
 1075 0184 0F39     		subs	r1, r1, #15
 1076              	.LVL100:
 1077              	.LBB3001:
 1078              	.LBI3001:
1911:Core/Src/lz4.c ****                      int initial_check)
 1079              		.loc 1 1911 1 is_stmt 1 view .LVU306
 1080              	.LBB3002:
1914:Core/Src/lz4.c ****     assert(ip != NULL);
 1081              		.loc 1 1914 5 view .LVU307
1915:Core/Src/lz4.c ****     assert(*ip !=  NULL);
 1082              		.loc 1 1915 5 view .LVU308
1916:Core/Src/lz4.c ****     assert(ilimit != NULL);
 1083              		.loc 1 1916 5 view .LVU309
1917:Core/Src/lz4.c ****     if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 1084              		.loc 1 1917 5 view .LVU310
1918:Core/Src/lz4.c ****         return rvl_error;
 1085              		.loc 1 1918 5 view .LVU311
1918:Core/Src/lz4.c ****         return rvl_error;
 1086              		.loc 1 1918 23 is_stmt 0 view .LVU312
 1087 0186 8C42     		cmp	r4, r1
 1088 0188 1BD2     		bcs	.L38
 1089 018a 0023     		movs	r3, #0
 1090              	.LVL101:
 1091              	.L40:
1921:Core/Src/lz4.c ****         s = **ip;
 1092              		.loc 1 1921 5 is_stmt 1 view .LVU313
1922:Core/Src/lz4.c ****         (*ip)++;
 1093              		.loc 1 1922 9 view .LVU314
1922:Core/Src/lz4.c ****         (*ip)++;
 1094              		.loc 1 1922 13 is_stmt 0 view .LVU315
 1095 018c 2278     		ldrb	r2, [r4]
 1096              	.LVL102:
1923:Core/Src/lz4.c ****         length += s;
 1097              		.loc 1 1923 9 is_stmt 1 view .LVU316
1923:Core/Src/lz4.c ****         length += s;
 1098              		.loc 1 1923 14 is_stmt 0 view .LVU317
 1099 018e 0134     		adds	r4, r4, #1
 1100              	.LVL103:
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 1101              		.loc 1 1924 9 is_stmt 1 view .LVU318
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 1102              		.loc 1 1924 16 is_stmt 0 view .LVU319
 1103 0190 9B18     		adds	r3, r3, r2
 1104              	.LVL104:
1925:Core/Src/lz4.c ****             return rvl_error;
 1105              		.loc 1 1925 9 is_stmt 1 view .LVU320
1925:Core/Src/lz4.c ****             return rvl_error;
 1106              		.loc 1 1925 12 is_stmt 0 view .LVU321
 1107 0192 A142     		cmp	r1, r4
 1108 0194 04D3     		bcc	.L65
1929:Core/Src/lz4.c ****             return rvl_error;
 1109              		.loc 1 1929 9 is_stmt 1 view .LVU322
1929:Core/Src/lz4.c ****             return rvl_error;
 1110              		.loc 1 1929 12 is_stmt 0 view .LVU323
 1111 0196 002B     		cmp	r3, #0
 1112 0198 10DB     		blt	.L66
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 66


1932:Core/Src/lz4.c **** 
 1113              		.loc 1 1932 13 is_stmt 1 view .LVU324
1932:Core/Src/lz4.c **** 
 1114              		.loc 1 1932 5 is_stmt 0 view .LVU325
 1115 019a FF2A     		cmp	r2, #255
 1116 019c F6D0     		beq	.L40
 1117 019e 01E0     		b	.L39
 1118              	.L65:
1926:Core/Src/lz4.c ****         }
 1119              		.loc 1 1926 20 view .LVU326
 1120 01a0 0123     		movs	r3, #1
 1121              	.LVL105:
1926:Core/Src/lz4.c ****         }
 1122              		.loc 1 1926 20 view .LVU327
 1123 01a2 5B42     		rsbs	r3, r3, #0
 1124              	.L39:
 1125              	.LVL106:
1926:Core/Src/lz4.c ****         }
 1126              		.loc 1 1926 20 view .LVU328
 1127              	.LBE3002:
 1128              	.LBE3001:
2186:Core/Src/lz4.c ****                 length += addl;
 1129              		.loc 1 2186 17 is_stmt 1 view .LVU329
2186:Core/Src/lz4.c ****                 length += addl;
 1130              		.loc 1 2186 20 is_stmt 0 view .LVU330
 1131 01a4 5A1C     		adds	r2, r3, #1
 1132 01a6 0CD0     		beq	.L38
2187:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overfl
 1133              		.loc 1 2187 17 is_stmt 1 view .LVU331
2187:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overfl
 1134              		.loc 1 2187 24 is_stmt 0 view .LVU332
 1135 01a8 ED18     		adds	r5, r5, r3
 1136              	.LVL107:
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 1137              		.loc 1 2188 17 is_stmt 1 view .LVU333
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 1138              		.loc 1 2188 21 is_stmt 0 view .LVU334
 1139 01aa AB19     		adds	r3, r5, r6
 1140              	.LVL108:
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 1141              		.loc 1 2188 20 view .LVU335
 1142 01ac 9E42     		cmp	r6, r3
 1143 01ae 7BD8     		bhi	.L67
2189:Core/Src/lz4.c ****             }
 1144              		.loc 1 2189 17 is_stmt 1 view .LVU336
2189:Core/Src/lz4.c ****             }
 1145              		.loc 1 2189 21 is_stmt 0 view .LVU337
 1146 01b0 2B19     		adds	r3, r5, r4
2189:Core/Src/lz4.c ****             }
 1147              		.loc 1 2189 20 view .LVU338
 1148 01b2 9C42     		cmp	r4, r3
 1149 01b4 00D8     		bhi	.LCB1080
 1150 01b6 8BE7     		b	.L37	@long jump
 1151              	.LCB1080:
 1152 01b8 2500     		movs	r5, r4
 1153              	.LVL109:
2189:Core/Src/lz4.c ****             }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 67


 1154              		.loc 1 2189 20 view .LVU339
 1155 01ba 25E0     		b	.L42
 1156              	.LVL110:
 1157              	.L66:
 1158              	.LBB3004:
 1159              	.LBB3003:
1930:Core/Src/lz4.c ****         }
 1160              		.loc 1 1930 20 view .LVU340
 1161 01bc 0123     		movs	r3, #1
 1162              	.LVL111:
1930:Core/Src/lz4.c ****         }
 1163              		.loc 1 1930 20 view .LVU341
 1164 01be 5B42     		rsbs	r3, r3, #0
 1165 01c0 F0E7     		b	.L39
 1166              	.LVL112:
 1167              	.L38:
1930:Core/Src/lz4.c ****         }
 1168              		.loc 1 1930 20 view .LVU342
 1169              	.LBE3003:
 1170              	.LBE3004:
2186:Core/Src/lz4.c ****                 length += addl;
 1171              		.loc 1 2186 42 is_stmt 1 view .LVU343
 1172 01c2 2500     		movs	r5, r4
 1173              	.LVL113:
2186:Core/Src/lz4.c ****                 length += addl;
 1174              		.loc 1 2186 42 is_stmt 0 view .LVU344
 1175 01c4 20E0     		b	.L42
 1176              	.LVL114:
 1177              	.L74:
2186:Core/Src/lz4.c ****                 length += addl;
 1178              		.loc 1 2186 42 view .LVU345
 1179 01c6 5546     		mov	r5, r10
 1180              	.LVL115:
 1181              	.L44:
2186:Core/Src/lz4.c ****                 length += addl;
 1182              		.loc 1 2186 42 view .LVU346
 1183              	.LBE3000:
 1184              	.LBB3005:
 1185              	.LBB3006:
 452:Core/Src/lz4.c **** }
 1186              		.loc 1 452 5 is_stmt 1 view .LVU347
 452:Core/Src/lz4.c **** }
 1187              		.loc 1 452 10 view .LVU348
 1188 01c8 0822     		movs	r2, #8
 1189 01ca 2100     		movs	r1, r4
 1190 01cc 3000     		movs	r0, r6
 1191 01ce FFF7FEFF 		bl	memcpy
 1192              	.LVL116:
 452:Core/Src/lz4.c **** }
 1193              		.loc 1 452 29 view .LVU349
 452:Core/Src/lz4.c **** }
 1194              		.loc 1 452 30 is_stmt 0 view .LVU350
 1195 01d2 0836     		adds	r6, r6, #8
 1196              	.LVL117:
 452:Core/Src/lz4.c **** }
 1197              		.loc 1 452 35 is_stmt 1 view .LVU351
 452:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 68


 1198              		.loc 1 452 36 is_stmt 0 view .LVU352
 1199 01d4 0834     		adds	r4, r4, #8
 1200              	.LVL118:
 452:Core/Src/lz4.c **** }
 1201              		.loc 1 452 49 is_stmt 1 view .LVU353
 452:Core/Src/lz4.c **** }
 1202              		.loc 1 452 5 is_stmt 0 view .LVU354
 1203 01d6 B542     		cmp	r5, r6
 1204 01d8 F6D8     		bhi	.L44
 1205              	.LBE3006:
 1206              	.LBE3005:
2251:Core/Src/lz4.c ****             }
 1207              		.loc 1 2251 34 view .LVU355
 1208 01da 2F00     		movs	r7, r5
 1209 01dc A0E7     		b	.L48
 1210              	.LVL119:
 1211              	.L80:
 1212              	.LBB3007:
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 1213              		.loc 1 2263 17 is_stmt 1 view .LVU356
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 1214              		.loc 1 2263 37 is_stmt 0 view .LVU357
 1215 01de 5B46     		mov	r3, fp
 1216 01e0 191F     		subs	r1, r3, #4
 1217              	.LVL120:
 1218              	.LBB3008:
 1219              	.LBI3008:
1911:Core/Src/lz4.c ****                      int initial_check)
 1220              		.loc 1 1911 1 is_stmt 1 view .LVU358
 1221              	.LBB3009:
1914:Core/Src/lz4.c ****     assert(ip != NULL);
 1222              		.loc 1 1914 5 view .LVU359
1915:Core/Src/lz4.c ****     assert(*ip !=  NULL);
 1223              		.loc 1 1915 5 view .LVU360
1916:Core/Src/lz4.c ****     assert(ilimit != NULL);
 1224              		.loc 1 1916 5 view .LVU361
1917:Core/Src/lz4.c ****     if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 1225              		.loc 1 1917 5 view .LVU362
1918:Core/Src/lz4.c ****         return rvl_error;
 1226              		.loc 1 1918 5 view .LVU363
 1227              	.LBE3009:
 1228              	.LBE3008:
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 1229              		.loc 1 2263 37 is_stmt 0 view .LVU364
 1230 01e2 0023     		movs	r3, #0
 1231              	.LVL121:
 1232              	.L51:
 1233              	.LBB3012:
 1234              	.LBB3010:
1921:Core/Src/lz4.c ****         s = **ip;
 1235              		.loc 1 1921 5 is_stmt 1 view .LVU365
1922:Core/Src/lz4.c ****         (*ip)++;
 1236              		.loc 1 1922 9 view .LVU366
1922:Core/Src/lz4.c ****         (*ip)++;
 1237              		.loc 1 1922 13 is_stmt 0 view .LVU367
 1238 01e4 2A78     		ldrb	r2, [r5]
 1239              	.LVL122:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 69


1923:Core/Src/lz4.c ****         length += s;
 1240              		.loc 1 1923 9 is_stmt 1 view .LVU368
1923:Core/Src/lz4.c ****         length += s;
 1241              		.loc 1 1923 14 is_stmt 0 view .LVU369
 1242 01e6 0135     		adds	r5, r5, #1
 1243              	.LVL123:
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 1244              		.loc 1 1924 9 is_stmt 1 view .LVU370
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 1245              		.loc 1 1924 16 is_stmt 0 view .LVU371
 1246 01e8 9B18     		adds	r3, r3, r2
 1247              	.LVL124:
1925:Core/Src/lz4.c ****             return rvl_error;
 1248              		.loc 1 1925 9 is_stmt 1 view .LVU372
1925:Core/Src/lz4.c ****             return rvl_error;
 1249              		.loc 1 1925 12 is_stmt 0 view .LVU373
 1250 01ea A942     		cmp	r1, r5
 1251 01ec 04D3     		bcc	.L71
1929:Core/Src/lz4.c ****             return rvl_error;
 1252              		.loc 1 1929 9 is_stmt 1 view .LVU374
1929:Core/Src/lz4.c ****             return rvl_error;
 1253              		.loc 1 1929 12 is_stmt 0 view .LVU375
 1254 01ee 002B     		cmp	r3, #0
 1255 01f0 0EDB     		blt	.L72
1932:Core/Src/lz4.c **** 
 1256              		.loc 1 1932 13 is_stmt 1 view .LVU376
1932:Core/Src/lz4.c **** 
 1257              		.loc 1 1932 5 is_stmt 0 view .LVU377
 1258 01f2 FF2A     		cmp	r2, #255
 1259 01f4 F6D0     		beq	.L51
 1260 01f6 01E0     		b	.L50
 1261              	.L71:
1926:Core/Src/lz4.c ****         }
 1262              		.loc 1 1926 20 view .LVU378
 1263 01f8 0123     		movs	r3, #1
 1264              	.LVL125:
1926:Core/Src/lz4.c ****         }
 1265              		.loc 1 1926 20 view .LVU379
 1266 01fa 5B42     		rsbs	r3, r3, #0
 1267              	.L50:
 1268              	.LVL126:
1926:Core/Src/lz4.c ****         }
 1269              		.loc 1 1926 20 view .LVU380
 1270              	.LBE3010:
 1271              	.LBE3012:
2264:Core/Src/lz4.c ****                 length += addl;
 1272              		.loc 1 2264 17 is_stmt 1 view .LVU381
2264:Core/Src/lz4.c ****                 length += addl;
 1273              		.loc 1 2264 20 is_stmt 0 view .LVU382
 1274 01fc 5A1C     		adds	r2, r3, #1
 1275 01fe 03D0     		beq	.L42
2265:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow d
 1276              		.loc 1 2265 17 is_stmt 1 view .LVU383
2265:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow d
 1277              		.loc 1 2265 24 is_stmt 0 view .LVU384
 1278 0200 F618     		adds	r6, r6, r3
 1279              	.LVL127:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 70


2266:Core/Src/lz4.c ****             }
 1280              		.loc 1 2266 17 is_stmt 1 view .LVU385
2266:Core/Src/lz4.c ****             }
 1281              		.loc 1 2266 21 is_stmt 0 view .LVU386
 1282 0202 F319     		adds	r3, r6, r7
 1283              	.LVL128:
2266:Core/Src/lz4.c ****             }
 1284              		.loc 1 2266 20 view .LVU387
 1285 0204 9F42     		cmp	r7, r3
 1286 0206 97D9     		bls	.L49
 1287              	.LVL129:
 1288              	.L42:
2266:Core/Src/lz4.c ****             }
 1289              		.loc 1 2266 20 view .LVU388
 1290              	.LBE3007:
2360:Core/Src/lz4.c ****     }
 1291              		.loc 1 2360 9 is_stmt 1 view .LVU389
2360:Core/Src/lz4.c ****     }
 1292              		.loc 1 2360 16 is_stmt 0 view .LVU390
 1293 0208 059B     		ldr	r3, [sp, #20]
 1294 020a 581B     		subs	r0, r3, r5
2360:Core/Src/lz4.c ****     }
 1295              		.loc 1 2360 48 view .LVU391
 1296 020c 0138     		subs	r0, r0, #1
 1297 020e B1E7     		b	.L30
 1298              	.LVL130:
 1299              	.L72:
 1300              	.LBB3014:
 1301              	.LBB3013:
 1302              	.LBB3011:
1930:Core/Src/lz4.c ****         }
 1303              		.loc 1 1930 20 view .LVU392
 1304 0210 0123     		movs	r3, #1
 1305              	.LVL131:
1930:Core/Src/lz4.c ****         }
 1306              		.loc 1 1930 20 view .LVU393
 1307 0212 5B42     		rsbs	r3, r3, #0
 1308 0214 F2E7     		b	.L50
 1309              	.LVL132:
 1310              	.L56:
1930:Core/Src/lz4.c ****         }
 1311              		.loc 1 1930 20 view .LVU394
 1312              	.LBE3011:
 1313              	.LBE3013:
 1314              	.LBE3014:
 1315              	.LBB3015:
2314:Core/Src/lz4.c ****                 } else {
 1316              		.loc 1 2314 44 is_stmt 1 view .LVU395
2314:Core/Src/lz4.c ****                 } else {
 1317              		.loc 1 2314 52 is_stmt 0 view .LVU396
 1318 0216 2378     		ldrb	r3, [r4]
2314:Core/Src/lz4.c ****                 } else {
 1319              		.loc 1 2314 50 view .LVU397
 1320 0218 3B70     		strb	r3, [r7]
2314:Core/Src/lz4.c ****                 } else {
 1321              		.loc 1 2314 58 view .LVU398
 1322 021a 0134     		adds	r4, r4, #1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 71


 1323              	.LVL133:
2314:Core/Src/lz4.c ****                 } else {
 1324              		.loc 1 2314 47 view .LVU399
 1325 021c 0137     		adds	r7, r7, #1
 1326              	.LVL134:
 1327              	.L54:
2314:Core/Src/lz4.c ****                 } else {
 1328              		.loc 1 2314 27 is_stmt 1 view .LVU400
 1329 021e BE42     		cmp	r6, r7
 1330 0220 F9D8     		bhi	.L56
2314:Core/Src/lz4.c ****                 } else {
 1331              		.loc 1 2314 27 is_stmt 0 view .LVU401
 1332 0222 A2E7     		b	.L57
 1333              	.LVL135:
 1334              	.L52:
2314:Core/Src/lz4.c ****                 } else {
 1335              		.loc 1 2314 27 view .LVU402
 1336              	.LBE3015:
2323:Core/Src/lz4.c ****                 LZ4_write32(op, 0);   /* silence msan warning when offset==0 */
 1337              		.loc 1 2323 13 is_stmt 1 view .LVU403
2323:Core/Src/lz4.c ****                 LZ4_write32(op, 0);   /* silence msan warning when offset==0 */
 1338              		.loc 1 2323 16 is_stmt 0 view .LVU404
 1339 0224 5346     		mov	r3, r10
 1340 0226 072B     		cmp	r3, #7
 1341 0228 1BD9     		bls	.L81
2333:Core/Src/lz4.c ****                 match += 8;
 1342              		.loc 1 2333 17 is_stmt 1 view .LVU405
 1343 022a 0822     		movs	r2, #8
 1344 022c 2100     		movs	r1, r4
 1345 022e 3800     		movs	r0, r7
 1346              	.LVL136:
2333:Core/Src/lz4.c ****                 match += 8;
 1347              		.loc 1 2333 17 is_stmt 0 view .LVU406
 1348 0230 FFF7FEFF 		bl	memcpy
 1349              	.LVL137:
2334:Core/Src/lz4.c ****             }
 1350              		.loc 1 2334 17 is_stmt 1 view .LVU407
2334:Core/Src/lz4.c ****             }
 1351              		.loc 1 2334 23 is_stmt 0 view .LVU408
 1352 0234 0834     		adds	r4, r4, #8
 1353              	.LVL138:
 1354              	.L59:
2336:Core/Src/lz4.c **** 
 1355              		.loc 1 2336 13 is_stmt 1 view .LVU409
2336:Core/Src/lz4.c **** 
 1356              		.loc 1 2336 16 is_stmt 0 view .LVU410
 1357 0236 3800     		movs	r0, r7
 1358 0238 0830     		adds	r0, r0, #8
 1359              	.LVL139:
2338:Core/Src/lz4.c ****                 BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 1360              		.loc 1 2338 13 is_stmt 1 view .LVU411
2348:Core/Src/lz4.c ****                 if (length > 16)  { LZ4_wildCopy8(op+8, match+8, cpy); }
 1361              		.loc 1 2348 17 view .LVU412
 1362 023a 0822     		movs	r2, #8
 1363 023c 2100     		movs	r1, r4
 1364 023e FFF7FEFF 		bl	memcpy
 1365              	.LVL140:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 72


2349:Core/Src/lz4.c ****             }
 1366              		.loc 1 2349 17 view .LVU413
2349:Core/Src/lz4.c ****             }
 1367              		.loc 1 2349 20 is_stmt 0 view .LVU414
 1368 0242 4B46     		mov	r3, r9
 1369 0244 102B     		cmp	r3, #16
 1370 0246 00D8     		bhi	.LCB1385
 1371 0248 06E7     		b	.L33	@long jump
 1372              	.LCB1385:
 1373              	.LVL141:
2349:Core/Src/lz4.c ****             }
 1374              		.loc 1 2349 37 is_stmt 1 view .LVU415
2349:Core/Src/lz4.c ****             }
 1375              		.loc 1 2349 53 is_stmt 0 view .LVU416
 1376 024a 1037     		adds	r7, r7, #16
2349:Core/Src/lz4.c ****             }
 1377              		.loc 1 2349 62 view .LVU417
 1378 024c 0834     		adds	r4, r4, #8
 1379              	.LVL142:
 1380              	.LBB3016:
 1381              	.LBI3016:
 446:Core/Src/lz4.c **** {
 1382              		.loc 1 446 6 is_stmt 1 view .LVU418
 1383              	.LBB3017:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 1384              		.loc 1 448 5 view .LVU419
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 1385              		.loc 1 449 5 view .LVU420
 450:Core/Src/lz4.c **** 
 1386              		.loc 1 450 5 view .LVU421
 1387              	.L60:
 452:Core/Src/lz4.c **** }
 1388              		.loc 1 452 5 view .LVU422
 452:Core/Src/lz4.c **** }
 1389              		.loc 1 452 10 view .LVU423
 1390 024e 0822     		movs	r2, #8
 1391 0250 2100     		movs	r1, r4
 1392 0252 3800     		movs	r0, r7
 1393 0254 FFF7FEFF 		bl	memcpy
 1394              	.LVL143:
 452:Core/Src/lz4.c **** }
 1395              		.loc 1 452 29 view .LVU424
 452:Core/Src/lz4.c **** }
 1396              		.loc 1 452 30 is_stmt 0 view .LVU425
 1397 0258 0837     		adds	r7, r7, #8
 1398              	.LVL144:
 452:Core/Src/lz4.c **** }
 1399              		.loc 1 452 35 is_stmt 1 view .LVU426
 452:Core/Src/lz4.c **** }
 1400              		.loc 1 452 36 is_stmt 0 view .LVU427
 1401 025a 0834     		adds	r4, r4, #8
 1402              	.LVL145:
 452:Core/Src/lz4.c **** }
 1403              		.loc 1 452 49 is_stmt 1 view .LVU428
 452:Core/Src/lz4.c **** }
 1404              		.loc 1 452 5 is_stmt 0 view .LVU429
 1405 025c BE42     		cmp	r6, r7
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 73


 1406 025e F6D8     		bhi	.L60
 1407 0260 FAE6     		b	.L33
 1408              	.LVL146:
 1409              	.L81:
 452:Core/Src/lz4.c **** }
 1410              		.loc 1 452 5 view .LVU430
 1411              	.LBE3017:
 1412              	.LBE3016:
2324:Core/Src/lz4.c ****                 op[0] = match[0];
 1413              		.loc 1 2324 17 is_stmt 1 view .LVU431
 1414 0262 0021     		movs	r1, #0
 1415 0264 3800     		movs	r0, r7
 1416              	.LVL147:
2324:Core/Src/lz4.c ****                 op[0] = match[0];
 1417              		.loc 1 2324 17 is_stmt 0 view .LVU432
 1418 0266 FFF7FEFF 		bl	LZ4_write32
 1419              	.LVL148:
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 1420              		.loc 1 2325 17 is_stmt 1 view .LVU433
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 1421              		.loc 1 2325 30 is_stmt 0 view .LVU434
 1422 026a 2378     		ldrb	r3, [r4]
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 1423              		.loc 1 2325 23 view .LVU435
 1424 026c 3B70     		strb	r3, [r7]
2326:Core/Src/lz4.c ****                 op[2] = match[2];
 1425              		.loc 1 2326 17 is_stmt 1 view .LVU436
2326:Core/Src/lz4.c ****                 op[2] = match[2];
 1426              		.loc 1 2326 23 is_stmt 0 view .LVU437
 1427 026e 6378     		ldrb	r3, [r4, #1]
 1428 0270 7B70     		strb	r3, [r7, #1]
2327:Core/Src/lz4.c ****                 op[3] = match[3];
 1429              		.loc 1 2327 17 is_stmt 1 view .LVU438
2327:Core/Src/lz4.c ****                 op[3] = match[3];
 1430              		.loc 1 2327 23 is_stmt 0 view .LVU439
 1431 0272 A378     		ldrb	r3, [r4, #2]
 1432 0274 BB70     		strb	r3, [r7, #2]
2328:Core/Src/lz4.c ****                 match += inc32table[offset];
 1433              		.loc 1 2328 17 is_stmt 1 view .LVU440
2328:Core/Src/lz4.c ****                 match += inc32table[offset];
 1434              		.loc 1 2328 23 is_stmt 0 view .LVU441
 1435 0276 E378     		ldrb	r3, [r4, #3]
 1436 0278 FB70     		strb	r3, [r7, #3]
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 1437              		.loc 1 2329 17 is_stmt 1 view .LVU442
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 1438              		.loc 1 2329 36 is_stmt 0 view .LVU443
 1439 027a 5346     		mov	r3, r10
 1440 027c 9B00     		lsls	r3, r3, #2
 1441 027e 1A00     		movs	r2, r3
 1442 0280 114B     		ldr	r3, .L82+4
 1443 0282 0392     		str	r2, [sp, #12]
 1444 0284 D158     		ldr	r1, [r2, r3]
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 1445              		.loc 1 2329 23 view .LVU444
 1446 0286 A246     		mov	r10, r4
 1447              	.LVL149:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 74


2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 1448              		.loc 1 2329 23 view .LVU445
 1449 0288 8A44     		add	r10, r10, r1
 1450              	.LVL150:
2330:Core/Src/lz4.c ****                 match -= dec64table[offset];
 1451              		.loc 1 2330 17 is_stmt 1 view .LVU446
 1452 028a 381D     		adds	r0, r7, #4
 1453 028c 0422     		movs	r2, #4
 1454 028e 5146     		mov	r1, r10
 1455 0290 FFF7FEFF 		bl	memcpy
 1456              	.LVL151:
2331:Core/Src/lz4.c ****             } else {
 1457              		.loc 1 2331 17 view .LVU447
2331:Core/Src/lz4.c ****             } else {
 1458              		.loc 1 2331 36 is_stmt 0 view .LVU448
 1459 0294 0D4B     		ldr	r3, .L82+8
 1460 0296 039A     		ldr	r2, [sp, #12]
 1461 0298 D458     		ldr	r4, [r2, r3]
2331:Core/Src/lz4.c ****             } else {
 1462              		.loc 1 2331 23 view .LVU449
 1463 029a 5346     		mov	r3, r10
 1464 029c 1C1B     		subs	r4, r3, r4
 1465              	.LVL152:
2331:Core/Src/lz4.c ****             } else {
 1466              		.loc 1 2331 23 view .LVU450
 1467 029e CAE7     		b	.L59
 1468              	.LVL153:
 1469              	.L69:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 1470              		.loc 1 2240 20 view .LVU451
 1471 02a0 3E00     		movs	r6, r7
 1472 02a2 65E7     		b	.L47
 1473              	.L79:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 1474              		.loc 1 2240 20 view .LVU452
 1475 02a4 3E00     		movs	r6, r7
 1476 02a6 63E7     		b	.L47
 1477              	.LVL154:
 1478              	.L67:
 1479              	.LBB3018:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 1480              		.loc 1 2240 20 view .LVU453
 1481 02a8 2500     		movs	r5, r4
 1482              	.LVL155:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 1483              		.loc 1 2240 20 view .LVU454
 1484 02aa ADE7     		b	.L42
 1485              	.LVL156:
 1486              	.L61:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 1487              		.loc 1 2240 20 view .LVU455
 1488              	.LBE3018:
 1489              	.LBE3019:
1957:Core/Src/lz4.c **** 
 1490              		.loc 1 1957 53 view .LVU456
 1491 02ac 0120     		movs	r0, #1
 1492 02ae 4042     		rsbs	r0, r0, #0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 75


 1493 02b0 60E7     		b	.L30
 1494              	.L62:
 1495 02b2 0120     		movs	r0, #1
 1496 02b4 4042     		rsbs	r0, r0, #0
 1497 02b6 5DE7     		b	.L30
 1498              	.LVL157:
 1499              	.L63:
 1500              	.LBB3020:
1987:Core/Src/lz4.c ****             return ((srcSize==1) && (*ip==0)) ? 0 : -1;
 1501              		.loc 1 1987 41 view .LVU457
 1502 02b8 0020     		movs	r0, #0
 1503 02ba 5BE7     		b	.L30
 1504              	.L64:
1990:Core/Src/lz4.c **** 
 1505              		.loc 1 1990 44 view .LVU458
 1506 02bc 0120     		movs	r0, #1
 1507 02be 4042     		rsbs	r0, r0, #0
 1508              	.LVL158:
1990:Core/Src/lz4.c **** 
 1509              		.loc 1 1990 44 view .LVU459
 1510              	.LBE3020:
 1511              	.LBE3021:
 1512              	.LBE3022:
2407:Core/Src/lz4.c ****                                   partial_decode, withPrefix64k,
 1513              		.loc 1 2407 12 view .LVU460
 1514 02c0 58E7     		b	.L30
 1515              	.L83:
 1516 02c2 C046     		.align	2
 1517              	.L82:
 1518 02c4 0000FFFF 		.word	-65536
 1519 02c8 00000000 		.word	.LANCHOR0
 1520 02cc 00000000 		.word	.LANCHOR1
 1521              		.cfi_endproc
 1522              	.LFE55:
 1524              		.section	.text.LZ4_decompress_safe_withSmallPrefix,"ax",%progbits
 1525              		.align	1
 1526              		.syntax unified
 1527              		.code	16
 1528              		.thumb_func
 1529              		.fpu softvfp
 1531              	LZ4_decompress_safe_withSmallPrefix:
 1532              	.LVL159:
 1533              	.LFB57:
2411:Core/Src/lz4.c **** 
2412:Core/Src/lz4.c **** /* Another obsolete API function, paired with the previous one. */
2413:Core/Src/lz4.c **** int LZ4_decompress_fast_withPrefix64k(const char* source, char* dest, int originalSize)
2414:Core/Src/lz4.c **** {
2415:Core/Src/lz4.c ****     return LZ4_decompress_unsafe_generic(
2416:Core/Src/lz4.c ****                 (const BYTE*)source, (BYTE*)dest, originalSize,
2417:Core/Src/lz4.c ****                 64 KB, NULL, 0);
2418:Core/Src/lz4.c **** }
2419:Core/Src/lz4.c **** 
2420:Core/Src/lz4.c **** LZ4_FORCE_O2
2421:Core/Src/lz4.c **** static int LZ4_decompress_safe_withSmallPrefix(const char* source, char* dest, int compressedSize, 
2422:Core/Src/lz4.c ****                                                size_t prefixSize)
2423:Core/Src/lz4.c **** {
 1534              		.loc 1 2423 1 is_stmt 1 view -0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 76


 1535              		.cfi_startproc
 1536              		@ args = 4, pretend = 0, frame = 32
 1537              		@ frame_needed = 0, uses_anonymous_args = 0
 1538              		.loc 1 2423 1 is_stmt 0 view .LVU462
 1539 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1540              		.cfi_def_cfa_offset 20
 1541              		.cfi_offset 4, -20
 1542              		.cfi_offset 5, -16
 1543              		.cfi_offset 6, -12
 1544              		.cfi_offset 7, -8
 1545              		.cfi_offset 14, -4
 1546 0002 DE46     		mov	lr, fp
 1547 0004 5746     		mov	r7, r10
 1548 0006 4E46     		mov	r6, r9
 1549 0008 4546     		mov	r5, r8
 1550 000a E0B5     		push	{r5, r6, r7, lr}
 1551              		.cfi_def_cfa_offset 36
 1552              		.cfi_offset 8, -36
 1553              		.cfi_offset 9, -32
 1554              		.cfi_offset 10, -28
 1555              		.cfi_offset 11, -24
 1556 000c 89B0     		sub	sp, sp, #36
 1557              		.cfi_def_cfa_offset 72
 1558 000e 0590     		str	r0, [sp, #20]
 1559 0010 0291     		str	r1, [sp, #8]
2424:Core/Src/lz4.c ****     return LZ4_decompress_generic(source, dest, compressedSize, maxOutputSize,
 1560              		.loc 1 2424 5 is_stmt 1 view .LVU463
 1561              		.loc 1 2424 12 is_stmt 0 view .LVU464
 1562 0012 129C     		ldr	r4, [sp, #72]
 1563 0014 0C1B     		subs	r4, r1, r4
 1564 0016 0194     		str	r4, [sp, #4]
 1565              	.LVL160:
 1566              	.LBB3023:
 1567              	.LBI3023:
1944:Core/Src/lz4.c ****                  const char* const src,
 1568              		.loc 1 1944 1 is_stmt 1 view .LVU465
 1569              	.LBB3024:
1957:Core/Src/lz4.c **** 
 1570              		.loc 1 1957 5 view .LVU466
1957:Core/Src/lz4.c **** 
 1571              		.loc 1 1957 8 is_stmt 0 view .LVU467
 1572 0018 0028     		cmp	r0, #0
 1573 001a 00D1     		bne	.LCB1658
 1574 001c 55E1     		b	.L110	@long jump
 1575              	.LCB1658:
1957:Core/Src/lz4.c **** 
 1576              		.loc 1 1957 23 view .LVU468
 1577 001e 002B     		cmp	r3, #0
 1578 0020 00DA     		bge	.LCB1660
 1579 0022 55E1     		b	.L111	@long jump
 1580              	.LCB1660:
 1581              	.LBB3025:
1959:Core/Src/lz4.c ****         const BYTE* const iend = ip + srcSize;
 1582              		.loc 1 1959 9 is_stmt 1 view .LVU469
 1583              	.LVL161:
1960:Core/Src/lz4.c **** 
 1584              		.loc 1 1960 9 view .LVU470
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 77


1960:Core/Src/lz4.c **** 
 1585              		.loc 1 1960 27 is_stmt 0 view .LVU471
 1586 0024 8246     		mov	r10, r0
 1587 0026 9244     		add	r10, r10, r2
 1588              	.LVL162:
1962:Core/Src/lz4.c ****         BYTE* const oend = op + outputSize;
 1589              		.loc 1 1962 9 is_stmt 1 view .LVU472
1963:Core/Src/lz4.c ****         BYTE* cpy;
 1590              		.loc 1 1963 9 view .LVU473
1963:Core/Src/lz4.c ****         BYTE* cpy;
 1591              		.loc 1 1963 21 is_stmt 0 view .LVU474
 1592 0028 8846     		mov	r8, r1
 1593 002a 9844     		add	r8, r8, r3
 1594              	.LVL163:
1964:Core/Src/lz4.c **** 
 1595              		.loc 1 1964 9 is_stmt 1 view .LVU475
1966:Core/Src/lz4.c **** 
 1596              		.loc 1 1966 9 view .LVU476
1968:Core/Src/lz4.c **** 
 1597              		.loc 1 1968 9 view .LVU477
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 1598              		.loc 1 1972 9 view .LVU478
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 1599              		.loc 1 1972 27 is_stmt 0 view .LVU479
 1600 002c 1021     		movs	r1, #16
 1601              	.LVL164:
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 1602              		.loc 1 1972 27 view .LVU480
 1603 002e 4942     		rsbs	r1, r1, #0
 1604 0030 5144     		add	r1, r1, r10
 1605 0032 0391     		str	r1, [sp, #12]
 1606              	.LVL165:
1973:Core/Src/lz4.c **** 
 1607              		.loc 1 1973 9 is_stmt 1 view .LVU481
1973:Core/Src/lz4.c **** 
 1608              		.loc 1 1973 27 is_stmt 0 view .LVU482
 1609 0034 2021     		movs	r1, #32
 1610              	.LVL166:
1973:Core/Src/lz4.c **** 
 1611              		.loc 1 1973 27 view .LVU483
 1612 0036 4942     		rsbs	r1, r1, #0
 1613 0038 4144     		add	r1, r1, r8
 1614 003a 0491     		str	r1, [sp, #16]
 1615              	.LVL167:
1975:Core/Src/lz4.c ****         size_t offset;
 1616              		.loc 1 1975 9 is_stmt 1 view .LVU484
1976:Core/Src/lz4.c ****         unsigned token;
 1617              		.loc 1 1976 9 view .LVU485
1977:Core/Src/lz4.c ****         size_t length;
 1618              		.loc 1 1977 9 view .LVU486
1978:Core/Src/lz4.c **** 
 1619              		.loc 1 1978 9 view .LVU487
1981:Core/Src/lz4.c **** 
 1620              		.loc 1 1981 9 view .LVU488
1981:Core/Src/lz4.c **** 
 1621              		.loc 1 1981 92 view .LVU489
1984:Core/Src/lz4.c ****         if (unlikely(outputSize==0)) {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 78


 1622              		.loc 1 1984 9 view .LVU490
1985:Core/Src/lz4.c ****             /* Empty output buffer */
 1623              		.loc 1 1985 9 view .LVU491
1985:Core/Src/lz4.c ****             /* Empty output buffer */
 1624              		.loc 1 1985 12 is_stmt 0 view .LVU492
 1625 003c 002B     		cmp	r3, #0
 1626 003e 5DD0     		beq	.L129
1990:Core/Src/lz4.c **** 
 1627              		.loc 1 1990 9 is_stmt 1 view .LVU493
1990:Core/Src/lz4.c **** 
 1628              		.loc 1 1990 12 is_stmt 0 view .LVU494
 1629 0040 002A     		cmp	r2, #0
 1630 0042 00D1     		bne	.LCB1711
 1631 0044 49E1     		b	.L114	@long jump
 1632              	.LCB1711:
1959:Core/Src/lz4.c ****         const BYTE* const iend = ip + srcSize;
 1633              		.loc 1 1959 21 view .LVU495
 1634 0046 059C     		ldr	r4, [sp, #20]
 1635              	.LVL168:
1962:Core/Src/lz4.c ****         BYTE* const oend = op + outputSize;
 1636              		.loc 1 1962 15 view .LVU496
 1637 0048 029D     		ldr	r5, [sp, #8]
 1638              	.LVL169:
 1639              	.L87:
2136:Core/Src/lz4.c ****         while (1) {
 1640              		.loc 1 2136 9 is_stmt 1 view .LVU497
2136:Core/Src/lz4.c ****         while (1) {
 1641              		.loc 1 2136 46 view .LVU498
2137:Core/Src/lz4.c ****             assert(ip < iend);
 1642              		.loc 1 2137 9 view .LVU499
2138:Core/Src/lz4.c ****             token = *ip++;
 1643              		.loc 1 2138 13 view .LVU500
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 1644              		.loc 1 2139 13 view .LVU501
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 1645              		.loc 1 2139 24 is_stmt 0 view .LVU502
 1646 004a 661C     		adds	r6, r4, #1
 1647              	.LVL170:
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 1648              		.loc 1 2139 21 view .LVU503
 1649 004c 2378     		ldrb	r3, [r4]
 1650 004e 9B46     		mov	fp, r3
 1651              	.LVL171:
2140:Core/Src/lz4.c **** 
 1652              		.loc 1 2140 13 is_stmt 1 view .LVU504
2140:Core/Src/lz4.c **** 
 1653              		.loc 1 2140 20 is_stmt 0 view .LVU505
 1654 0050 1F09     		lsrs	r7, r3, #4
 1655              	.LVL172:
2151:Core/Src/lz4.c ****                 /* strictly "less than" on input, to re-enter the loop with at least one byte */
 1656              		.loc 1 2151 13 is_stmt 1 view .LVU506
2151:Core/Src/lz4.c ****                 /* strictly "less than" on input, to re-enter the loop with at least one byte */
 1657              		.loc 1 2151 16 is_stmt 0 view .LVU507
 1658 0052 0F2F     		cmp	r7, #15
 1659 0054 74D0     		beq	.L88
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 1660              		.loc 1 2153 18 view .LVU508
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 79


 1661 0056 039B     		ldr	r3, [sp, #12]
 1662              	.LVL173:
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 1663              		.loc 1 2153 18 view .LVU509
 1664 0058 9E42     		cmp	r6, r3
 1665 005a 9241     		sbcs	r2, r2, r2
 1666 005c 5242     		rsbs	r2, r2, #0
 1667 005e 0023     		movs	r3, #0
 1668 0060 0499     		ldr	r1, [sp, #16]
 1669 0062 A942     		cmp	r1, r5
 1670 0064 5B41     		adcs	r3, r3, r3
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 1671              		.loc 1 2153 15 view .LVU510
 1672 0066 1342     		tst	r3, r2
 1673 0068 6AD0     		beq	.L88
2155:Core/Src/lz4.c ****                 op += length; ip += length;
 1674              		.loc 1 2155 17 is_stmt 1 view .LVU511
 1675 006a 1022     		movs	r2, #16
 1676 006c 3100     		movs	r1, r6
 1677 006e 2800     		movs	r0, r5
 1678 0070 FFF7FEFF 		bl	memcpy
 1679              	.LVL174:
2156:Core/Src/lz4.c **** 
 1680              		.loc 1 2156 17 view .LVU512
2156:Core/Src/lz4.c **** 
 1681              		.loc 1 2156 20 is_stmt 0 view .LVU513
 1682 0074 A946     		mov	r9, r5
 1683 0076 B944     		add	r9, r9, r7
 1684              	.LVL175:
2156:Core/Src/lz4.c **** 
 1685              		.loc 1 2156 31 is_stmt 1 view .LVU514
2156:Core/Src/lz4.c **** 
 1686              		.loc 1 2156 34 is_stmt 0 view .LVU515
 1687 0078 F419     		adds	r4, r6, r7
 1688              	.LVL176:
2160:Core/Src/lz4.c ****                 offset = LZ4_readLE16(ip); ip += 2;
 1689              		.loc 1 2160 17 is_stmt 1 view .LVU516
2160:Core/Src/lz4.c ****                 offset = LZ4_readLE16(ip); ip += 2;
 1690              		.loc 1 2160 24 is_stmt 0 view .LVU517
 1691 007a 0F25     		movs	r5, #15
 1692 007c 5B46     		mov	r3, fp
 1693 007e 1D40     		ands	r5, r3
 1694              	.LVL177:
2161:Core/Src/lz4.c ****                 match = op - offset;
 1695              		.loc 1 2161 17 is_stmt 1 view .LVU518
2161:Core/Src/lz4.c ****                 match = op - offset;
 1696              		.loc 1 2161 26 is_stmt 0 view .LVU519
 1697 0080 2000     		movs	r0, r4
 1698 0082 FFF7FEFF 		bl	LZ4_readLE16
 1699              	.LVL178:
2161:Core/Src/lz4.c ****                 match = op - offset;
 1700              		.loc 1 2161 24 view .LVU520
 1701 0086 0700     		movs	r7, r0
 1702              	.LVL179:
2161:Core/Src/lz4.c ****                 match = op - offset;
 1703              		.loc 1 2161 44 is_stmt 1 view .LVU521
2161:Core/Src/lz4.c ****                 match = op - offset;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 80


 1704              		.loc 1 2161 47 is_stmt 0 view .LVU522
 1705 0088 0234     		adds	r4, r4, #2
 1706              	.LVL180:
2162:Core/Src/lz4.c ****                 assert(match <= op); /* check overflow */
 1707              		.loc 1 2162 17 is_stmt 1 view .LVU523
2162:Core/Src/lz4.c ****                 assert(match <= op); /* check overflow */
 1708              		.loc 1 2162 23 is_stmt 0 view .LVU524
 1709 008a 4B46     		mov	r3, r9
 1710 008c 1E1A     		subs	r6, r3, r0
 1711              	.LVL181:
2163:Core/Src/lz4.c **** 
 1712              		.loc 1 2163 17 is_stmt 1 view .LVU525
2166:Core/Src/lz4.c ****                   && (offset >= 8)
 1713              		.loc 1 2166 17 view .LVU526
2166:Core/Src/lz4.c ****                   && (offset >= 8)
 1714              		.loc 1 2166 20 is_stmt 0 view .LVU527
 1715 008e 0F2D     		cmp	r5, #15
 1716 0090 04D0     		beq	.L89
2167:Core/Src/lz4.c ****                   && (dict==withPrefix64k || match >= lowPrefix) ) {
 1717              		.loc 1 2167 19 view .LVU528
 1718 0092 0728     		cmp	r0, #7
 1719 0094 02D9     		bls	.L89
2168:Core/Src/lz4.c ****                     /* Copy the match. */
 1720              		.loc 1 2168 43 view .LVU529
 1721 0096 019B     		ldr	r3, [sp, #4]
 1722 0098 B342     		cmp	r3, r6
 1723 009a 3BD9     		bls	.L130
 1724              	.L89:
2262:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 1725              		.loc 1 2262 13 is_stmt 1 view .LVU530
2262:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 1726              		.loc 1 2262 16 is_stmt 0 view .LVU531
 1727 009c 0F2D     		cmp	r5, #15
 1728 009e 00D1     		bne	.LCB1813
 1729 00a0 A9E0     		b	.L131	@long jump
 1730              	.LCB1813:
 1731              	.L99:
2268:Core/Src/lz4.c **** 
 1732              		.loc 1 2268 13 is_stmt 1 view .LVU532
2268:Core/Src/lz4.c **** 
 1733              		.loc 1 2268 20 is_stmt 0 view .LVU533
 1734 00a2 2B1D     		adds	r3, r5, #4
 1735 00a4 9B46     		mov	fp, r3
 1736              	.LVL182:
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 1737              		.loc 1 2273 13 is_stmt 1 view .LVU534
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 1738              		.loc 1 2273 31 is_stmt 0 view .LVU535
 1739 00a6 019B     		ldr	r3, [sp, #4]
 1740              	.LVL183:
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 1741              		.loc 1 2273 31 view .LVU536
 1742 00a8 9E42     		cmp	r6, r3
 1743 00aa 00D2     		bcs	.LCB1833
 1744 00ac BAE0     		b	.L96	@long jump
 1745              	.LCB1833:
2275:Core/Src/lz4.c ****                 assert(dictEnd != NULL);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 81


 1746              		.loc 1 2275 13 is_stmt 1 view .LVU537
2302:Core/Src/lz4.c **** 
 1747              		.loc 1 2302 13 view .LVU538
2305:Core/Src/lz4.c **** 
 1748              		.loc 1 2305 13 view .LVU539
2305:Core/Src/lz4.c **** 
 1749              		.loc 1 2305 17 is_stmt 0 view .LVU540
 1750 00ae 4D46     		mov	r5, r9
 1751 00b0 5D44     		add	r5, r5, fp
 1752              	.LVL184:
2308:Core/Src/lz4.c ****             if (partialDecoding && (cpy > oend-MATCH_SAFEGUARD_DISTANCE)) {
 1753              		.loc 1 2308 13 is_stmt 1 view .LVU541
2309:Core/Src/lz4.c ****                 size_t const mlen = MIN(length, (size_t)(oend-op));
 1754              		.loc 1 2309 13 view .LVU542
2323:Core/Src/lz4.c ****                 LZ4_write32(op, 0);   /* silence msan warning when offset==0 */
 1755              		.loc 1 2323 13 view .LVU543
2323:Core/Src/lz4.c ****                 LZ4_write32(op, 0);   /* silence msan warning when offset==0 */
 1756              		.loc 1 2323 16 is_stmt 0 view .LVU544
 1757 00b2 072F     		cmp	r7, #7
 1758 00b4 00D8     		bhi	.LCB1849
 1759 00b6 BCE0     		b	.L132	@long jump
 1760              	.LCB1849:
2333:Core/Src/lz4.c ****                 match += 8;
 1761              		.loc 1 2333 17 is_stmt 1 view .LVU545
 1762 00b8 0822     		movs	r2, #8
 1763 00ba 3100     		movs	r1, r6
 1764 00bc 4846     		mov	r0, r9
 1765              	.LVL185:
2333:Core/Src/lz4.c ****                 match += 8;
 1766              		.loc 1 2333 17 is_stmt 0 view .LVU546
 1767 00be FFF7FEFF 		bl	memcpy
 1768              	.LVL186:
2334:Core/Src/lz4.c ****             }
 1769              		.loc 1 2334 17 is_stmt 1 view .LVU547
2334:Core/Src/lz4.c ****             }
 1770              		.loc 1 2334 23 is_stmt 0 view .LVU548
 1771 00c2 0836     		adds	r6, r6, #8
 1772              	.LVL187:
 1773              	.L103:
2336:Core/Src/lz4.c **** 
 1774              		.loc 1 2336 13 is_stmt 1 view .LVU549
2336:Core/Src/lz4.c **** 
 1775              		.loc 1 2336 16 is_stmt 0 view .LVU550
 1776 00c4 4F46     		mov	r7, r9
 1777 00c6 0837     		adds	r7, r7, #8
 1778              	.LVL188:
2338:Core/Src/lz4.c ****                 BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 1779              		.loc 1 2338 13 is_stmt 1 view .LVU551
2338:Core/Src/lz4.c ****                 BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 1780              		.loc 1 2338 17 is_stmt 0 view .LVU552
 1781 00c8 4346     		mov	r3, r8
 1782 00ca 0C3B     		subs	r3, r3, #12
2338:Core/Src/lz4.c ****                 BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 1783              		.loc 1 2338 16 view .LVU553
 1784 00cc AB42     		cmp	r3, r5
 1785 00ce 00D2     		bcs	.LCB1875
 1786 00d0 C9E0     		b	.L133	@long jump
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 82


 1787              	.LCB1875:
2348:Core/Src/lz4.c ****                 if (length > 16)  { LZ4_wildCopy8(op+8, match+8, cpy); }
 1788              		.loc 1 2348 17 is_stmt 1 view .LVU554
 1789 00d2 0822     		movs	r2, #8
 1790 00d4 3100     		movs	r1, r6
 1791 00d6 3800     		movs	r0, r7
 1792 00d8 FFF7FEFF 		bl	memcpy
 1793              	.LVL189:
2349:Core/Src/lz4.c ****             }
 1794              		.loc 1 2349 17 view .LVU555
2349:Core/Src/lz4.c ****             }
 1795              		.loc 1 2349 20 is_stmt 0 view .LVU556
 1796 00dc 5B46     		mov	r3, fp
 1797 00de 102B     		cmp	r3, #16
 1798 00e0 B3D9     		bls	.L87
 1799              	.LVL190:
2349:Core/Src/lz4.c ****             }
 1800              		.loc 1 2349 37 is_stmt 1 view .LVU557
2349:Core/Src/lz4.c ****             }
 1801              		.loc 1 2349 53 is_stmt 0 view .LVU558
 1802 00e2 4F46     		mov	r7, r9
 1803              	.LVL191:
2349:Core/Src/lz4.c ****             }
 1804              		.loc 1 2349 53 view .LVU559
 1805 00e4 1037     		adds	r7, r7, #16
 1806              	.LVL192:
2349:Core/Src/lz4.c ****             }
 1807              		.loc 1 2349 62 view .LVU560
 1808 00e6 0836     		adds	r6, r6, #8
 1809              	.LVL193:
 1810              	.LBB3026:
 1811              	.LBI3026:
 446:Core/Src/lz4.c **** {
 1812              		.loc 1 446 6 is_stmt 1 view .LVU561
 1813              	.LBB3027:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 1814              		.loc 1 448 5 view .LVU562
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 1815              		.loc 1 449 5 view .LVU563
 450:Core/Src/lz4.c **** 
 1816              		.loc 1 450 5 view .LVU564
 1817              	.L109:
 452:Core/Src/lz4.c **** }
 1818              		.loc 1 452 5 view .LVU565
 452:Core/Src/lz4.c **** }
 1819              		.loc 1 452 10 view .LVU566
 1820 00e8 0822     		movs	r2, #8
 1821 00ea 3100     		movs	r1, r6
 1822 00ec 3800     		movs	r0, r7
 1823 00ee FFF7FEFF 		bl	memcpy
 1824              	.LVL194:
 452:Core/Src/lz4.c **** }
 1825              		.loc 1 452 29 view .LVU567
 452:Core/Src/lz4.c **** }
 1826              		.loc 1 452 30 is_stmt 0 view .LVU568
 1827 00f2 0837     		adds	r7, r7, #8
 1828              	.LVL195:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 83


 452:Core/Src/lz4.c **** }
 1829              		.loc 1 452 35 is_stmt 1 view .LVU569
 452:Core/Src/lz4.c **** }
 1830              		.loc 1 452 36 is_stmt 0 view .LVU570
 1831 00f4 0836     		adds	r6, r6, #8
 1832              	.LVL196:
 452:Core/Src/lz4.c **** }
 1833              		.loc 1 452 49 is_stmt 1 view .LVU571
 452:Core/Src/lz4.c **** }
 1834              		.loc 1 452 5 is_stmt 0 view .LVU572
 1835 00f6 BD42     		cmp	r5, r7
 1836 00f8 F6D8     		bhi	.L109
 1837 00fa A6E7     		b	.L87
 1838              	.LVL197:
 1839              	.L129:
 452:Core/Src/lz4.c **** }
 1840              		.loc 1 452 5 view .LVU573
 1841              	.LBE3027:
 1842              	.LBE3026:
1987:Core/Src/lz4.c ****             return ((srcSize==1) && (*ip==0)) ? 0 : -1;
 1843              		.loc 1 1987 13 is_stmt 1 view .LVU574
1988:Core/Src/lz4.c ****         }
 1844              		.loc 1 1988 13 view .LVU575
1988:Core/Src/lz4.c ****         }
 1845              		.loc 1 1988 51 is_stmt 0 view .LVU576
 1846 00fc 012A     		cmp	r2, #1
 1847 00fe 02D0     		beq	.L134
 1848 0100 0120     		movs	r0, #1
 1849              	.LVL198:
1988:Core/Src/lz4.c ****         }
 1850              		.loc 1 1988 51 view .LVU577
 1851 0102 4042     		rsbs	r0, r0, #0
 1852 0104 38E0     		b	.L84
 1853              	.LVL199:
 1854              	.L134:
1988:Core/Src/lz4.c ****         }
 1855              		.loc 1 1988 38 view .LVU578
 1856 0106 0378     		ldrb	r3, [r0]
 1857              	.LVL200:
1988:Core/Src/lz4.c ****         }
 1858              		.loc 1 1988 34 view .LVU579
 1859 0108 002B     		cmp	r3, #0
 1860 010a 00D1     		bne	.LCB1985
 1861 010c E3E0     		b	.L113	@long jump
 1862              	.LCB1985:
1988:Core/Src/lz4.c ****         }
 1863              		.loc 1 1988 51 view .LVU580
 1864 010e 0120     		movs	r0, #1
 1865              	.LVL201:
1988:Core/Src/lz4.c ****         }
 1866              		.loc 1 1988 51 view .LVU581
 1867 0110 4042     		rsbs	r0, r0, #0
 1868 0112 31E0     		b	.L84
 1869              	.LVL202:
 1870              	.L130:
2170:Core/Src/lz4.c ****                     LZ4_memcpy(op + 8, match + 8, 8);
 1871              		.loc 1 2170 21 is_stmt 1 view .LVU582
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 84


 1872 0114 0822     		movs	r2, #8
 1873 0116 3100     		movs	r1, r6
 1874 0118 4846     		mov	r0, r9
 1875              	.LVL203:
2170:Core/Src/lz4.c ****                     LZ4_memcpy(op + 8, match + 8, 8);
 1876              		.loc 1 2170 21 is_stmt 0 view .LVU583
 1877 011a FFF7FEFF 		bl	memcpy
 1878              	.LVL204:
2171:Core/Src/lz4.c ****                     LZ4_memcpy(op +16, match +16, 2);
 1879              		.loc 1 2171 21 is_stmt 1 view .LVU584
 1880 011e 4846     		mov	r0, r9
 1881 0120 0830     		adds	r0, r0, #8
 1882 0122 3100     		movs	r1, r6
 1883 0124 0831     		adds	r1, r1, #8
 1884 0126 0822     		movs	r2, #8
 1885 0128 FFF7FEFF 		bl	memcpy
 1886              	.LVL205:
2172:Core/Src/lz4.c ****                     op += length + MINMATCH;
 1887              		.loc 1 2172 21 view .LVU585
 1888 012c 4846     		mov	r0, r9
 1889 012e 1030     		adds	r0, r0, #16
 1890 0130 3100     		movs	r1, r6
 1891 0132 1031     		adds	r1, r1, #16
 1892 0134 0222     		movs	r2, #2
 1893 0136 FFF7FEFF 		bl	memcpy
 1894              	.LVL206:
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 1895              		.loc 1 2173 21 view .LVU586
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 1896              		.loc 1 2173 24 is_stmt 0 view .LVU587
 1897 013a 0435     		adds	r5, r5, #4
 1898              	.LVL207:
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 1899              		.loc 1 2173 24 view .LVU588
 1900 013c 4D44     		add	r5, r5, r9
 1901              	.LVL208:
2175:Core/Src/lz4.c ****                 }
 1902              		.loc 1 2175 21 is_stmt 1 view .LVU589
 1903 013e 84E7     		b	.L87
 1904              	.LVL209:
 1905              	.L88:
2184:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 1906              		.loc 1 2184 13 view .LVU590
2184:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 1907              		.loc 1 2184 16 is_stmt 0 view .LVU591
 1908 0140 0F2F     		cmp	r7, #15
 1909 0142 20D0     		beq	.L135
 1910              	.L91:
2193:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
 1911              		.loc 1 2193 13 is_stmt 1 view .LVU592
2193:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
 1912              		.loc 1 2193 17 is_stmt 0 view .LVU593
 1913 0144 EB19     		adds	r3, r5, r7
 1914 0146 9946     		mov	r9, r3
 1915              	.LVL210:
 1916              	.LBB3028:
2197:Core/Src/lz4.c ****             if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 85


 1917              		.loc 1 2197 13 is_stmt 1 view .LVU594
 1918              	.LBE3028:
2197:Core/Src/lz4.c ****             if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
 1919              		.loc 1 2197 57 view .LVU595
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 1920              		.loc 1 2198 13 view .LVU596
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 1921              		.loc 1 2198 26 is_stmt 0 view .LVU597
 1922 0148 4346     		mov	r3, r8
 1923              	.LVL211:
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 1924              		.loc 1 2198 26 view .LVU598
 1925 014a 0C3B     		subs	r3, r3, #12
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 1926              		.loc 1 2198 16 view .LVU599
 1927 014c 9945     		cmp	r9, r3
 1928 014e 04D8     		bhi	.L97
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 1929              		.loc 1 2198 42 view .LVU600
 1930 0150 F419     		adds	r4, r6, r7
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 1931              		.loc 1 2198 54 view .LVU601
 1932 0152 5346     		mov	r3, r10
 1933 0154 083B     		subs	r3, r3, #8
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 1934              		.loc 1 2198 36 view .LVU602
 1935 0156 9C42     		cmp	r4, r3
 1936 0158 37D9     		bls	.L123
 1937              	.L97:
2204:Core/Src/lz4.c ****                     /* Since we are partial decoding we may be in this block because of the output 
 1938              		.loc 1 2204 17 is_stmt 1 view .LVU603
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 1939              		.loc 1 2231 21 view .LVU604
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 1940              		.loc 1 2231 28 is_stmt 0 view .LVU605
 1941 015a F319     		adds	r3, r6, r7
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 1942              		.loc 1 2231 24 view .LVU606
 1943 015c 9A45     		cmp	r10, r3
 1944 015e 00D0     		beq	.LCB2079
 1945 0160 AFE0     		b	.L119	@long jump
 1946              	.LCB2079:
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 1947              		.loc 1 2231 45 view .LVU607
 1948 0162 C845     		cmp	r8, r9
 1949 0164 00D2     		bcs	.LCB2081
 1950 0166 AEE0     		b	.L120	@long jump
 1951              	.LCB2081:
2238:Core/Src/lz4.c ****                 ip += length;
 1952              		.loc 1 2238 17 is_stmt 1 view .LVU608
 1953 0168 3A00     		movs	r2, r7
 1954 016a 3100     		movs	r1, r6
 1955 016c 2800     		movs	r0, r5
 1956 016e FFF7FEFF 		bl	memmove
 1957              	.LVL212:
2239:Core/Src/lz4.c ****                 op += length;
 1958              		.loc 1 2239 17 view .LVU609
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 86


2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 1959              		.loc 1 2240 17 view .LVU610
2246:Core/Src/lz4.c ****                     break;
 1960              		.loc 1 2246 17 view .LVU611
2355:Core/Src/lz4.c ****         return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 1961              		.loc 1 2355 9 view .LVU612
2355:Core/Src/lz4.c ****         return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 1962              		.loc 1 2355 65 view .LVU613
2356:Core/Src/lz4.c **** 
 1963              		.loc 1 2356 9 view .LVU614
2356:Core/Src/lz4.c **** 
 1964              		.loc 1 2356 16 is_stmt 0 view .LVU615
 1965 0172 4B46     		mov	r3, r9
 1966 0174 029A     		ldr	r2, [sp, #8]
 1967 0176 981A     		subs	r0, r3, r2
 1968              	.LVL213:
 1969              	.L84:
2356:Core/Src/lz4.c **** 
 1970              		.loc 1 2356 16 view .LVU616
 1971              	.LBE3025:
 1972              	.LBE3024:
 1973              	.LBE3023:
2425:Core/Src/lz4.c ****                                   decode_full_block, noDict,
2426:Core/Src/lz4.c ****                                   (BYTE*)dest-prefixSize, NULL, 0);
2427:Core/Src/lz4.c **** }
 1974              		.loc 1 2427 1 view .LVU617
 1975 0178 09B0     		add	sp, sp, #36
 1976              		@ sp needed
 1977 017a F0BC     		pop	{r4, r5, r6, r7}
 1978 017c BB46     		mov	fp, r7
 1979 017e B246     		mov	r10, r6
 1980 0180 A946     		mov	r9, r5
 1981 0182 A046     		mov	r8, r4
 1982 0184 F0BD     		pop	{r4, r5, r6, r7, pc}
 1983              	.LVL214:
 1984              	.L135:
 1985              	.LBB3051:
 1986              	.LBB3050:
 1987              	.LBB3048:
 1988              	.LBB3029:
2185:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 1989              		.loc 1 2185 17 is_stmt 1 view .LVU618
2185:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 1990              		.loc 1 2185 37 is_stmt 0 view .LVU619
 1991 0186 5146     		mov	r1, r10
 1992 0188 0F39     		subs	r1, r1, #15
 1993              	.LVL215:
 1994              	.LBB3030:
 1995              	.LBI3030:
1911:Core/Src/lz4.c ****                      int initial_check)
 1996              		.loc 1 1911 1 is_stmt 1 view .LVU620
 1997              	.LBB3031:
1914:Core/Src/lz4.c ****     assert(ip != NULL);
 1998              		.loc 1 1914 5 view .LVU621
1915:Core/Src/lz4.c ****     assert(*ip !=  NULL);
 1999              		.loc 1 1915 5 view .LVU622
1916:Core/Src/lz4.c ****     assert(ilimit != NULL);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 87


 2000              		.loc 1 1916 5 view .LVU623
1917:Core/Src/lz4.c ****     if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 2001              		.loc 1 1917 5 view .LVU624
1918:Core/Src/lz4.c ****         return rvl_error;
 2002              		.loc 1 1918 5 view .LVU625
1918:Core/Src/lz4.c ****         return rvl_error;
 2003              		.loc 1 1918 23 is_stmt 0 view .LVU626
 2004 018a 8E42     		cmp	r6, r1
 2005 018c 1BD2     		bcs	.L92
 2006 018e 0023     		movs	r3, #0
 2007              	.LVL216:
 2008              	.L94:
1921:Core/Src/lz4.c ****         s = **ip;
 2009              		.loc 1 1921 5 is_stmt 1 view .LVU627
1922:Core/Src/lz4.c ****         (*ip)++;
 2010              		.loc 1 1922 9 view .LVU628
1922:Core/Src/lz4.c ****         (*ip)++;
 2011              		.loc 1 1922 13 is_stmt 0 view .LVU629
 2012 0190 3278     		ldrb	r2, [r6]
 2013              	.LVL217:
1923:Core/Src/lz4.c ****         length += s;
 2014              		.loc 1 1923 9 is_stmt 1 view .LVU630
1923:Core/Src/lz4.c ****         length += s;
 2015              		.loc 1 1923 14 is_stmt 0 view .LVU631
 2016 0192 0136     		adds	r6, r6, #1
 2017              	.LVL218:
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 2018              		.loc 1 1924 9 is_stmt 1 view .LVU632
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 2019              		.loc 1 1924 16 is_stmt 0 view .LVU633
 2020 0194 9B18     		adds	r3, r3, r2
 2021              	.LVL219:
1925:Core/Src/lz4.c ****             return rvl_error;
 2022              		.loc 1 1925 9 is_stmt 1 view .LVU634
1925:Core/Src/lz4.c ****             return rvl_error;
 2023              		.loc 1 1925 12 is_stmt 0 view .LVU635
 2024 0196 B142     		cmp	r1, r6
 2025 0198 04D3     		bcc	.L115
1929:Core/Src/lz4.c ****             return rvl_error;
 2026              		.loc 1 1929 9 is_stmt 1 view .LVU636
1929:Core/Src/lz4.c ****             return rvl_error;
 2027              		.loc 1 1929 12 is_stmt 0 view .LVU637
 2028 019a 002B     		cmp	r3, #0
 2029 019c 10DB     		blt	.L116
1932:Core/Src/lz4.c **** 
 2030              		.loc 1 1932 13 is_stmt 1 view .LVU638
1932:Core/Src/lz4.c **** 
 2031              		.loc 1 1932 5 is_stmt 0 view .LVU639
 2032 019e FF2A     		cmp	r2, #255
 2033 01a0 F6D0     		beq	.L94
 2034 01a2 01E0     		b	.L93
 2035              	.L115:
1926:Core/Src/lz4.c ****         }
 2036              		.loc 1 1926 20 view .LVU640
 2037 01a4 0123     		movs	r3, #1
 2038              	.LVL220:
1926:Core/Src/lz4.c ****         }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 88


 2039              		.loc 1 1926 20 view .LVU641
 2040 01a6 5B42     		rsbs	r3, r3, #0
 2041              	.L93:
 2042              	.LVL221:
1926:Core/Src/lz4.c ****         }
 2043              		.loc 1 1926 20 view .LVU642
 2044              	.LBE3031:
 2045              	.LBE3030:
2186:Core/Src/lz4.c ****                 length += addl;
 2046              		.loc 1 2186 17 is_stmt 1 view .LVU643
2186:Core/Src/lz4.c ****                 length += addl;
 2047              		.loc 1 2186 20 is_stmt 0 view .LVU644
 2048 01a8 5A1C     		adds	r2, r3, #1
 2049 01aa 0CD0     		beq	.L92
2187:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overfl
 2050              		.loc 1 2187 17 is_stmt 1 view .LVU645
2187:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overfl
 2051              		.loc 1 2187 24 is_stmt 0 view .LVU646
 2052 01ac FF18     		adds	r7, r7, r3
 2053              	.LVL222:
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 2054              		.loc 1 2188 17 is_stmt 1 view .LVU647
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 2055              		.loc 1 2188 21 is_stmt 0 view .LVU648
 2056 01ae 7B19     		adds	r3, r7, r5
 2057              	.LVL223:
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 2058              		.loc 1 2188 20 view .LVU649
 2059 01b0 9D42     		cmp	r5, r3
 2060 01b2 00D9     		bls	.LCB2248
 2061 01b4 83E0     		b	.L117	@long jump
 2062              	.LCB2248:
2189:Core/Src/lz4.c ****             }
 2063              		.loc 1 2189 17 is_stmt 1 view .LVU650
2189:Core/Src/lz4.c ****             }
 2064              		.loc 1 2189 21 is_stmt 0 view .LVU651
 2065 01b6 BB19     		adds	r3, r7, r6
2189:Core/Src/lz4.c ****             }
 2066              		.loc 1 2189 20 view .LVU652
 2067 01b8 9E42     		cmp	r6, r3
 2068 01ba C3D9     		bls	.L91
 2069 01bc 3400     		movs	r4, r6
 2070 01be 31E0     		b	.L96
 2071              	.LVL224:
 2072              	.L116:
 2073              	.LBB3033:
 2074              	.LBB3032:
1930:Core/Src/lz4.c ****         }
 2075              		.loc 1 1930 20 view .LVU653
 2076 01c0 0123     		movs	r3, #1
 2077              	.LVL225:
1930:Core/Src/lz4.c ****         }
 2078              		.loc 1 1930 20 view .LVU654
 2079 01c2 5B42     		rsbs	r3, r3, #0
 2080 01c4 F0E7     		b	.L93
 2081              	.LVL226:
 2082              	.L92:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 89


1930:Core/Src/lz4.c ****         }
 2083              		.loc 1 1930 20 view .LVU655
 2084              	.LBE3032:
 2085              	.LBE3033:
2186:Core/Src/lz4.c ****                 length += addl;
 2086              		.loc 1 2186 42 is_stmt 1 view .LVU656
 2087 01c6 3400     		movs	r4, r6
 2088 01c8 2CE0     		b	.L96
 2089              	.LVL227:
 2090              	.L123:
2186:Core/Src/lz4.c ****                 length += addl;
 2091              		.loc 1 2186 42 is_stmt 0 view .LVU657
 2092 01ca 4F46     		mov	r7, r9
 2093              	.LVL228:
 2094              	.L98:
2186:Core/Src/lz4.c ****                 length += addl;
 2095              		.loc 1 2186 42 view .LVU658
 2096              	.LBE3029:
 2097              	.LBB3034:
 2098              	.LBB3035:
 452:Core/Src/lz4.c **** }
 2099              		.loc 1 452 5 is_stmt 1 view .LVU659
 452:Core/Src/lz4.c **** }
 2100              		.loc 1 452 10 view .LVU660
 2101 01cc 0822     		movs	r2, #8
 2102 01ce 3100     		movs	r1, r6
 2103 01d0 2800     		movs	r0, r5
 2104 01d2 FFF7FEFF 		bl	memcpy
 2105              	.LVL229:
 452:Core/Src/lz4.c **** }
 2106              		.loc 1 452 29 view .LVU661
 452:Core/Src/lz4.c **** }
 2107              		.loc 1 452 30 is_stmt 0 view .LVU662
 2108 01d6 0835     		adds	r5, r5, #8
 2109              	.LVL230:
 452:Core/Src/lz4.c **** }
 2110              		.loc 1 452 35 is_stmt 1 view .LVU663
 452:Core/Src/lz4.c **** }
 2111              		.loc 1 452 36 is_stmt 0 view .LVU664
 2112 01d8 0836     		adds	r6, r6, #8
 2113              	.LVL231:
 452:Core/Src/lz4.c **** }
 2114              		.loc 1 452 49 is_stmt 1 view .LVU665
 452:Core/Src/lz4.c **** }
 2115              		.loc 1 452 5 is_stmt 0 view .LVU666
 2116 01da AF42     		cmp	r7, r5
 2117 01dc F6D8     		bhi	.L98
 2118              	.LBE3035:
 2119              	.LBE3034:
2255:Core/Src/lz4.c ****             match = op - offset;
 2120              		.loc 1 2255 22 view .LVU667
 2121 01de B946     		mov	r9, r7
 2122              	.LVL232:
2255:Core/Src/lz4.c ****             match = op - offset;
 2123              		.loc 1 2255 13 is_stmt 1 view .LVU668
2255:Core/Src/lz4.c ****             match = op - offset;
 2124              		.loc 1 2255 22 is_stmt 0 view .LVU669
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 90


 2125 01e0 2000     		movs	r0, r4
 2126 01e2 FFF7FEFF 		bl	LZ4_readLE16
 2127              	.LVL233:
2255:Core/Src/lz4.c ****             match = op - offset;
 2128              		.loc 1 2255 20 view .LVU670
 2129 01e6 0700     		movs	r7, r0
 2130              	.LVL234:
2255:Core/Src/lz4.c ****             match = op - offset;
 2131              		.loc 1 2255 40 is_stmt 1 view .LVU671
2255:Core/Src/lz4.c ****             match = op - offset;
 2132              		.loc 1 2255 42 is_stmt 0 view .LVU672
 2133 01e8 0234     		adds	r4, r4, #2
 2134              	.LVL235:
2256:Core/Src/lz4.c **** 
 2135              		.loc 1 2256 13 is_stmt 1 view .LVU673
2256:Core/Src/lz4.c **** 
 2136              		.loc 1 2256 19 is_stmt 0 view .LVU674
 2137 01ea 4B46     		mov	r3, r9
 2138 01ec 1E1A     		subs	r6, r3, r0
 2139              	.LVL236:
2259:Core/Src/lz4.c **** 
 2140              		.loc 1 2259 13 is_stmt 1 view .LVU675
2259:Core/Src/lz4.c **** 
 2141              		.loc 1 2259 20 is_stmt 0 view .LVU676
 2142 01ee 0F25     		movs	r5, #15
 2143 01f0 5B46     		mov	r3, fp
 2144 01f2 1D40     		ands	r5, r3
 2145              	.LVL237:
2259:Core/Src/lz4.c **** 
 2146              		.loc 1 2259 20 view .LVU677
 2147 01f4 52E7     		b	.L89
 2148              	.LVL238:
 2149              	.L131:
 2150              	.LBB3036:
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 2151              		.loc 1 2263 17 is_stmt 1 view .LVU678
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 2152              		.loc 1 2263 37 is_stmt 0 view .LVU679
 2153 01f6 5346     		mov	r3, r10
 2154 01f8 191F     		subs	r1, r3, #4
 2155              	.LVL239:
 2156              	.LBB3037:
 2157              	.LBI3037:
1911:Core/Src/lz4.c ****                      int initial_check)
 2158              		.loc 1 1911 1 is_stmt 1 view .LVU680
 2159              	.LBB3038:
1914:Core/Src/lz4.c ****     assert(ip != NULL);
 2160              		.loc 1 1914 5 view .LVU681
1915:Core/Src/lz4.c ****     assert(*ip !=  NULL);
 2161              		.loc 1 1915 5 view .LVU682
1916:Core/Src/lz4.c ****     assert(ilimit != NULL);
 2162              		.loc 1 1916 5 view .LVU683
1917:Core/Src/lz4.c ****     if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 2163              		.loc 1 1917 5 view .LVU684
1918:Core/Src/lz4.c ****         return rvl_error;
 2164              		.loc 1 1918 5 view .LVU685
 2165              	.LBE3038:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 91


 2166              	.LBE3037:
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 2167              		.loc 1 2263 37 is_stmt 0 view .LVU686
 2168 01fa 0023     		movs	r3, #0
 2169              	.LVL240:
 2170              	.L101:
 2171              	.LBB3041:
 2172              	.LBB3039:
1921:Core/Src/lz4.c ****         s = **ip;
 2173              		.loc 1 1921 5 is_stmt 1 view .LVU687
1922:Core/Src/lz4.c ****         (*ip)++;
 2174              		.loc 1 1922 9 view .LVU688
1922:Core/Src/lz4.c ****         (*ip)++;
 2175              		.loc 1 1922 13 is_stmt 0 view .LVU689
 2176 01fc 2278     		ldrb	r2, [r4]
 2177              	.LVL241:
1923:Core/Src/lz4.c ****         length += s;
 2178              		.loc 1 1923 9 is_stmt 1 view .LVU690
1923:Core/Src/lz4.c ****         length += s;
 2179              		.loc 1 1923 14 is_stmt 0 view .LVU691
 2180 01fe 0134     		adds	r4, r4, #1
 2181              	.LVL242:
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 2182              		.loc 1 1924 9 is_stmt 1 view .LVU692
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 2183              		.loc 1 1924 16 is_stmt 0 view .LVU693
 2184 0200 9B18     		adds	r3, r3, r2
 2185              	.LVL243:
1925:Core/Src/lz4.c ****             return rvl_error;
 2186              		.loc 1 1925 9 is_stmt 1 view .LVU694
1925:Core/Src/lz4.c ****             return rvl_error;
 2187              		.loc 1 1925 12 is_stmt 0 view .LVU695
 2188 0202 A142     		cmp	r1, r4
 2189 0204 04D3     		bcc	.L121
1929:Core/Src/lz4.c ****             return rvl_error;
 2190              		.loc 1 1929 9 is_stmt 1 view .LVU696
1929:Core/Src/lz4.c ****             return rvl_error;
 2191              		.loc 1 1929 12 is_stmt 0 view .LVU697
 2192 0206 002B     		cmp	r3, #0
 2193 0208 10DB     		blt	.L122
1932:Core/Src/lz4.c **** 
 2194              		.loc 1 1932 13 is_stmt 1 view .LVU698
1932:Core/Src/lz4.c **** 
 2195              		.loc 1 1932 5 is_stmt 0 view .LVU699
 2196 020a FF2A     		cmp	r2, #255
 2197 020c F6D0     		beq	.L101
 2198 020e 01E0     		b	.L100
 2199              	.L121:
1926:Core/Src/lz4.c ****         }
 2200              		.loc 1 1926 20 view .LVU700
 2201 0210 0123     		movs	r3, #1
 2202              	.LVL244:
1926:Core/Src/lz4.c ****         }
 2203              		.loc 1 1926 20 view .LVU701
 2204 0212 5B42     		rsbs	r3, r3, #0
 2205              	.L100:
 2206              	.LVL245:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 92


1926:Core/Src/lz4.c ****         }
 2207              		.loc 1 1926 20 view .LVU702
 2208              	.LBE3039:
 2209              	.LBE3041:
2264:Core/Src/lz4.c ****                 length += addl;
 2210              		.loc 1 2264 17 is_stmt 1 view .LVU703
2264:Core/Src/lz4.c ****                 length += addl;
 2211              		.loc 1 2264 20 is_stmt 0 view .LVU704
 2212 0214 5A1C     		adds	r2, r3, #1
 2213 0216 05D0     		beq	.L96
2265:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow d
 2214              		.loc 1 2265 17 is_stmt 1 view .LVU705
2265:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow d
 2215              		.loc 1 2265 24 is_stmt 0 view .LVU706
 2216 0218 ED18     		adds	r5, r5, r3
 2217              	.LVL246:
2266:Core/Src/lz4.c ****             }
 2218              		.loc 1 2266 17 is_stmt 1 view .LVU707
2266:Core/Src/lz4.c ****             }
 2219              		.loc 1 2266 21 is_stmt 0 view .LVU708
 2220 021a 4B46     		mov	r3, r9
 2221              	.LVL247:
2266:Core/Src/lz4.c ****             }
 2222              		.loc 1 2266 21 view .LVU709
 2223 021c EB18     		adds	r3, r5, r3
2266:Core/Src/lz4.c ****             }
 2224              		.loc 1 2266 20 view .LVU710
 2225 021e 9945     		cmp	r9, r3
 2226 0220 00D8     		bhi	.LCB2449
 2227 0222 3EE7     		b	.L99	@long jump
 2228              	.LCB2449:
 2229              	.LVL248:
 2230              	.L96:
2266:Core/Src/lz4.c ****             }
 2231              		.loc 1 2266 20 view .LVU711
 2232              	.LBE3036:
2360:Core/Src/lz4.c ****     }
 2233              		.loc 1 2360 9 is_stmt 1 view .LVU712
2360:Core/Src/lz4.c ****     }
 2234              		.loc 1 2360 16 is_stmt 0 view .LVU713
 2235 0224 059B     		ldr	r3, [sp, #20]
 2236 0226 181B     		subs	r0, r3, r4
2360:Core/Src/lz4.c ****     }
 2237              		.loc 1 2360 48 view .LVU714
 2238 0228 0138     		subs	r0, r0, #1
 2239 022a A5E7     		b	.L84
 2240              	.LVL249:
 2241              	.L122:
 2242              	.LBB3043:
 2243              	.LBB3042:
 2244              	.LBB3040:
1930:Core/Src/lz4.c ****         }
 2245              		.loc 1 1930 20 view .LVU715
 2246 022c 0123     		movs	r3, #1
 2247              	.LVL250:
1930:Core/Src/lz4.c ****         }
 2248              		.loc 1 1930 20 view .LVU716
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 93


 2249 022e 5B42     		rsbs	r3, r3, #0
 2250 0230 F0E7     		b	.L100
 2251              	.LVL251:
 2252              	.L132:
1930:Core/Src/lz4.c ****         }
 2253              		.loc 1 1930 20 view .LVU717
 2254              	.LBE3040:
 2255              	.LBE3042:
 2256              	.LBE3043:
2324:Core/Src/lz4.c ****                 op[0] = match[0];
 2257              		.loc 1 2324 17 is_stmt 1 view .LVU718
 2258 0232 0021     		movs	r1, #0
 2259 0234 4846     		mov	r0, r9
 2260              	.LVL252:
2324:Core/Src/lz4.c ****                 op[0] = match[0];
 2261              		.loc 1 2324 17 is_stmt 0 view .LVU719
 2262 0236 FFF7FEFF 		bl	LZ4_write32
 2263              	.LVL253:
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 2264              		.loc 1 2325 17 is_stmt 1 view .LVU720
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 2265              		.loc 1 2325 30 is_stmt 0 view .LVU721
 2266 023a 3378     		ldrb	r3, [r6]
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 2267              		.loc 1 2325 23 view .LVU722
 2268 023c 4A46     		mov	r2, r9
 2269 023e 1370     		strb	r3, [r2]
2326:Core/Src/lz4.c ****                 op[2] = match[2];
 2270              		.loc 1 2326 17 is_stmt 1 view .LVU723
2326:Core/Src/lz4.c ****                 op[2] = match[2];
 2271              		.loc 1 2326 23 is_stmt 0 view .LVU724
 2272 0240 7378     		ldrb	r3, [r6, #1]
 2273 0242 5370     		strb	r3, [r2, #1]
2327:Core/Src/lz4.c ****                 op[3] = match[3];
 2274              		.loc 1 2327 17 is_stmt 1 view .LVU725
2327:Core/Src/lz4.c ****                 op[3] = match[3];
 2275              		.loc 1 2327 23 is_stmt 0 view .LVU726
 2276 0244 B378     		ldrb	r3, [r6, #2]
 2277 0246 9370     		strb	r3, [r2, #2]
2328:Core/Src/lz4.c ****                 match += inc32table[offset];
 2278              		.loc 1 2328 17 is_stmt 1 view .LVU727
2328:Core/Src/lz4.c ****                 match += inc32table[offset];
 2279              		.loc 1 2328 23 is_stmt 0 view .LVU728
 2280 0248 F378     		ldrb	r3, [r6, #3]
 2281 024a D370     		strb	r3, [r2, #3]
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 2282              		.loc 1 2329 17 is_stmt 1 view .LVU729
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 2283              		.loc 1 2329 36 is_stmt 0 view .LVU730
 2284 024c BF00     		lsls	r7, r7, #2
 2285              	.LVL254:
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 2286              		.loc 1 2329 36 view .LVU731
 2287 024e 244B     		ldr	r3, .L136
 2288 0250 F958     		ldr	r1, [r7, r3]
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 2289              		.loc 1 2329 23 view .LVU732
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 94


 2290 0252 7618     		adds	r6, r6, r1
 2291              	.LVL255:
2330:Core/Src/lz4.c ****                 match -= dec64table[offset];
 2292              		.loc 1 2330 17 is_stmt 1 view .LVU733
 2293 0254 101D     		adds	r0, r2, #4
 2294 0256 0422     		movs	r2, #4
 2295 0258 3100     		movs	r1, r6
 2296 025a FFF7FEFF 		bl	memcpy
 2297              	.LVL256:
2331:Core/Src/lz4.c ****             } else {
 2298              		.loc 1 2331 17 view .LVU734
2331:Core/Src/lz4.c ****             } else {
 2299              		.loc 1 2331 36 is_stmt 0 view .LVU735
 2300 025e 214B     		ldr	r3, .L136+4
 2301 0260 F958     		ldr	r1, [r7, r3]
2331:Core/Src/lz4.c ****             } else {
 2302              		.loc 1 2331 23 view .LVU736
 2303 0262 761A     		subs	r6, r6, r1
 2304              	.LVL257:
2331:Core/Src/lz4.c ****             } else {
 2305              		.loc 1 2331 23 view .LVU737
 2306 0264 2EE7     		b	.L103
 2307              	.LVL258:
 2308              	.L133:
 2309              	.LBB3044:
2339:Core/Src/lz4.c ****                 if (cpy > oend-LASTLITERALS) { goto _output_error; } /* Error : last LASTLITERALS b
 2310              		.loc 1 2339 17 is_stmt 1 view .LVU738
2339:Core/Src/lz4.c ****                 if (cpy > oend-LASTLITERALS) { goto _output_error; } /* Error : last LASTLITERALS b
 2311              		.loc 1 2339 29 is_stmt 0 view .LVU739
 2312 0266 4346     		mov	r3, r8
 2313 0268 DA1F     		subs	r2, r3, #7
 2314 026a 0692     		str	r2, [sp, #24]
 2315              	.LVL259:
2340:Core/Src/lz4.c ****                 if (op < oCopyLimit) {
 2316              		.loc 1 2340 17 is_stmt 1 view .LVU740
2340:Core/Src/lz4.c ****                 if (op < oCopyLimit) {
 2317              		.loc 1 2340 31 is_stmt 0 view .LVU741
 2318 026c 053B     		subs	r3, r3, #5
2340:Core/Src/lz4.c ****                 if (op < oCopyLimit) {
 2319              		.loc 1 2340 20 view .LVU742
 2320 026e 9D42     		cmp	r5, r3
 2321 0270 D8D8     		bhi	.L96
2341:Core/Src/lz4.c ****                     LZ4_wildCopy8(op, match, oCopyLimit);
 2322              		.loc 1 2341 17 is_stmt 1 view .LVU743
2341:Core/Src/lz4.c ****                     LZ4_wildCopy8(op, match, oCopyLimit);
 2323              		.loc 1 2341 20 is_stmt 0 view .LVU744
 2324 0272 9742     		cmp	r7, r2
 2325 0274 20D2     		bcs	.L107
 2326              	.LBB3045:
 2327              	.LBB3046:
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 2328              		.loc 1 449 17 view .LVU745
 2329 0276 B346     		mov	fp, r6
 2330              	.LVL260:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 2331              		.loc 1 448 11 view .LVU746
 2332 0278 5346     		mov	r3, r10
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 95


 2333 027a 0793     		str	r3, [sp, #28]
 2334 027c B246     		mov	r10, r6
 2335 027e 1600     		movs	r6, r2
 2336              	.LVL261:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 2337              		.loc 1 448 11 view .LVU747
 2338 0280 2300     		movs	r3, r4
 2339 0282 3C00     		movs	r4, r7
 2340              	.LVL262:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 2341              		.loc 1 448 11 view .LVU748
 2342 0284 A946     		mov	r9, r5
 2343 0286 5D46     		mov	r5, fp
 2344              	.LVL263:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 2345              		.loc 1 448 11 view .LVU749
 2346 0288 9B46     		mov	fp, r3
 2347              	.LVL264:
 2348              	.L106:
 452:Core/Src/lz4.c **** }
 2349              		.loc 1 452 5 is_stmt 1 view .LVU750
 452:Core/Src/lz4.c **** }
 2350              		.loc 1 452 10 view .LVU751
 2351 028a 0822     		movs	r2, #8
 2352 028c 2900     		movs	r1, r5
 2353 028e 2000     		movs	r0, r4
 2354 0290 FFF7FEFF 		bl	memcpy
 2355              	.LVL265:
 452:Core/Src/lz4.c **** }
 2356              		.loc 1 452 29 view .LVU752
 452:Core/Src/lz4.c **** }
 2357              		.loc 1 452 30 is_stmt 0 view .LVU753
 2358 0294 0834     		adds	r4, r4, #8
 2359              	.LVL266:
 452:Core/Src/lz4.c **** }
 2360              		.loc 1 452 35 is_stmt 1 view .LVU754
 452:Core/Src/lz4.c **** }
 2361              		.loc 1 452 36 is_stmt 0 view .LVU755
 2362 0296 0835     		adds	r5, r5, #8
 2363              	.LVL267:
 452:Core/Src/lz4.c **** }
 2364              		.loc 1 452 49 is_stmt 1 view .LVU756
 452:Core/Src/lz4.c **** }
 2365              		.loc 1 452 5 is_stmt 0 view .LVU757
 2366 0298 A642     		cmp	r6, r4
 2367 029a F6D8     		bhi	.L106
 2368              	.LBE3046:
 2369              	.LBE3045:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 2370              		.loc 1 2343 41 view .LVU758
 2371 029c 4D46     		mov	r5, r9
 2372              	.LVL268:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 2373              		.loc 1 2343 41 view .LVU759
 2374 029e 5646     		mov	r6, r10
 2375              	.LVL269:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 96


 2376              		.loc 1 2343 41 view .LVU760
 2377 02a0 079B     		ldr	r3, [sp, #28]
 2378 02a2 9A46     		mov	r10, r3
 2379              	.LVL270:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 2380              		.loc 1 2343 41 view .LVU761
 2381 02a4 5C46     		mov	r4, fp
 2382              	.LVL271:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 2383              		.loc 1 2343 21 is_stmt 1 view .LVU762
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 2384              		.loc 1 2343 41 is_stmt 0 view .LVU763
 2385 02a6 069B     		ldr	r3, [sp, #24]
 2386 02a8 DF1B     		subs	r7, r3, r7
 2387              	.LVL272:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 2388              		.loc 1 2343 27 view .LVU764
 2389 02aa F619     		adds	r6, r6, r7
 2390              	.LVL273:
2344:Core/Src/lz4.c ****                 }
 2391              		.loc 1 2344 21 is_stmt 1 view .LVU765
2344:Core/Src/lz4.c ****                 }
 2392              		.loc 1 2344 24 is_stmt 0 view .LVU766
 2393 02ac 1F00     		movs	r7, r3
 2394 02ae 03E0     		b	.L107
 2395              	.LVL274:
 2396              	.L108:
2346:Core/Src/lz4.c ****             } else {
 2397              		.loc 1 2346 36 is_stmt 1 view .LVU767
2346:Core/Src/lz4.c ****             } else {
 2398              		.loc 1 2346 44 is_stmt 0 view .LVU768
 2399 02b0 3378     		ldrb	r3, [r6]
2346:Core/Src/lz4.c ****             } else {
 2400              		.loc 1 2346 42 view .LVU769
 2401 02b2 3B70     		strb	r3, [r7]
2346:Core/Src/lz4.c ****             } else {
 2402              		.loc 1 2346 50 view .LVU770
 2403 02b4 0136     		adds	r6, r6, #1
 2404              	.LVL275:
2346:Core/Src/lz4.c ****             } else {
 2405              		.loc 1 2346 39 view .LVU771
 2406 02b6 0137     		adds	r7, r7, #1
 2407              	.LVL276:
 2408              	.L107:
2346:Core/Src/lz4.c ****             } else {
 2409              		.loc 1 2346 23 is_stmt 1 view .LVU772
 2410 02b8 BD42     		cmp	r5, r7
 2411 02ba F9D8     		bhi	.L108
2346:Core/Src/lz4.c ****             } else {
 2412              		.loc 1 2346 23 is_stmt 0 view .LVU773
 2413 02bc C5E6     		b	.L87
 2414              	.LVL277:
 2415              	.L117:
2346:Core/Src/lz4.c ****             } else {
 2416              		.loc 1 2346 23 view .LVU774
 2417              	.LBE3044:
 2418              	.LBB3047:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 97


 2419 02be 3400     		movs	r4, r6
 2420 02c0 B0E7     		b	.L96
 2421              	.LVL278:
 2422              	.L119:
2346:Core/Src/lz4.c ****             } else {
 2423              		.loc 1 2346 23 view .LVU775
 2424              	.LBE3047:
 2425 02c2 3400     		movs	r4, r6
 2426 02c4 AEE7     		b	.L96
 2427              	.L120:
2346:Core/Src/lz4.c ****             } else {
 2428              		.loc 1 2346 23 view .LVU776
 2429 02c6 3400     		movs	r4, r6
 2430 02c8 ACE7     		b	.L96
 2431              	.LVL279:
 2432              	.L110:
2346:Core/Src/lz4.c ****             } else {
 2433              		.loc 1 2346 23 view .LVU777
 2434              	.LBE3048:
1957:Core/Src/lz4.c **** 
 2435              		.loc 1 1957 53 view .LVU778
 2436 02ca 0120     		movs	r0, #1
 2437              	.LVL280:
1957:Core/Src/lz4.c **** 
 2438              		.loc 1 1957 53 view .LVU779
 2439 02cc 4042     		rsbs	r0, r0, #0
 2440 02ce 53E7     		b	.L84
 2441              	.LVL281:
 2442              	.L111:
1957:Core/Src/lz4.c **** 
 2443              		.loc 1 1957 53 view .LVU780
 2444 02d0 0120     		movs	r0, #1
 2445              	.LVL282:
1957:Core/Src/lz4.c **** 
 2446              		.loc 1 1957 53 view .LVU781
 2447 02d2 4042     		rsbs	r0, r0, #0
 2448 02d4 50E7     		b	.L84
 2449              	.LVL283:
 2450              	.L113:
 2451              	.LBB3049:
1988:Core/Src/lz4.c ****         }
 2452              		.loc 1 1988 51 view .LVU782
 2453 02d6 0020     		movs	r0, #0
 2454              	.LVL284:
1988:Core/Src/lz4.c ****         }
 2455              		.loc 1 1988 51 view .LVU783
 2456 02d8 4EE7     		b	.L84
 2457              	.LVL285:
 2458              	.L114:
1990:Core/Src/lz4.c **** 
 2459              		.loc 1 1990 44 view .LVU784
 2460 02da 0120     		movs	r0, #1
 2461              	.LVL286:
1990:Core/Src/lz4.c **** 
 2462              		.loc 1 1990 44 view .LVU785
 2463 02dc 4042     		rsbs	r0, r0, #0
 2464              	.LVL287:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 98


1990:Core/Src/lz4.c **** 
 2465              		.loc 1 1990 44 view .LVU786
 2466              	.LBE3049:
 2467              	.LBE3050:
 2468              	.LBE3051:
2424:Core/Src/lz4.c ****                                   decode_full_block, noDict,
 2469              		.loc 1 2424 12 view .LVU787
 2470 02de 4BE7     		b	.L84
 2471              	.L137:
 2472              		.align	2
 2473              	.L136:
 2474 02e0 00000000 		.word	.LANCHOR0
 2475 02e4 00000000 		.word	.LANCHOR1
 2476              		.cfi_endproc
 2477              	.LFE57:
 2479              		.section	.text.LZ4_decompress_safe_partial_withSmallPrefix,"ax",%progbits
 2480              		.align	1
 2481              		.syntax unified
 2482              		.code	16
 2483              		.thumb_func
 2484              		.fpu softvfp
 2486              	LZ4_decompress_safe_partial_withSmallPrefix:
 2487              	.LVL288:
 2488              	.LFB58:
2428:Core/Src/lz4.c **** 
2429:Core/Src/lz4.c **** LZ4_FORCE_O2
2430:Core/Src/lz4.c **** static int LZ4_decompress_safe_partial_withSmallPrefix(const char* source, char* dest, int compress
2431:Core/Src/lz4.c ****                                                size_t prefixSize)
2432:Core/Src/lz4.c **** {
 2489              		.loc 1 2432 1 is_stmt 1 view -0
 2490              		.cfi_startproc
 2491              		@ args = 8, pretend = 0, frame = 24
 2492              		@ frame_needed = 0, uses_anonymous_args = 0
 2493              		.loc 1 2432 1 is_stmt 0 view .LVU789
 2494 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 2495              		.cfi_def_cfa_offset 20
 2496              		.cfi_offset 4, -20
 2497              		.cfi_offset 5, -16
 2498              		.cfi_offset 6, -12
 2499              		.cfi_offset 7, -8
 2500              		.cfi_offset 14, -4
 2501 0002 DE46     		mov	lr, fp
 2502 0004 5746     		mov	r7, r10
 2503 0006 4E46     		mov	r6, r9
 2504 0008 4546     		mov	r5, r8
 2505 000a E0B5     		push	{r5, r6, r7, lr}
 2506              		.cfi_def_cfa_offset 36
 2507              		.cfi_offset 8, -36
 2508              		.cfi_offset 9, -32
 2509              		.cfi_offset 10, -28
 2510              		.cfi_offset 11, -24
 2511 000c 87B0     		sub	sp, sp, #28
 2512              		.cfi_def_cfa_offset 64
 2513 000e 0590     		str	r0, [sp, #20]
 2514 0010 0391     		str	r1, [sp, #12]
2433:Core/Src/lz4.c ****     dstCapacity = MIN(targetOutputSize, dstCapacity);
 2515              		.loc 1 2433 5 is_stmt 1 view .LVU790
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 99


 2516              		.loc 1 2433 17 is_stmt 0 view .LVU791
 2517 0012 1099     		ldr	r1, [sp, #64]
 2518              	.LVL289:
 2519              		.loc 1 2433 17 view .LVU792
 2520 0014 9942     		cmp	r1, r3
 2521 0016 00DD     		ble	.L139
 2522 0018 1900     		movs	r1, r3
 2523              	.L139:
 2524              	.LVL290:
2434:Core/Src/lz4.c ****     return LZ4_decompress_generic(source, dest, compressedSize, dstCapacity,
 2525              		.loc 1 2434 5 is_stmt 1 view .LVU793
 2526              		.loc 1 2434 12 is_stmt 0 view .LVU794
 2527 001a 039C     		ldr	r4, [sp, #12]
 2528 001c 119B     		ldr	r3, [sp, #68]
 2529              	.LVL291:
 2530              		.loc 1 2434 12 view .LVU795
 2531 001e E31A     		subs	r3, r4, r3
 2532 0020 0093     		str	r3, [sp]
 2533              	.LVL292:
 2534              	.LBB3052:
 2535              	.LBI3052:
1944:Core/Src/lz4.c ****                  const char* const src,
 2536              		.loc 1 1944 1 is_stmt 1 view .LVU796
 2537              	.LBB3053:
1957:Core/Src/lz4.c **** 
 2538              		.loc 1 1957 5 view .LVU797
1957:Core/Src/lz4.c **** 
 2539              		.loc 1 1957 8 is_stmt 0 view .LVU798
 2540 0022 059E     		ldr	r6, [sp, #20]
 2541 0024 002E     		cmp	r6, #0
 2542 0026 00D1     		bne	.LCB2860
 2543 0028 41E1     		b	.L169	@long jump
 2544              	.LCB2860:
1957:Core/Src/lz4.c **** 
 2545              		.loc 1 1957 23 view .LVU799
 2546 002a 0029     		cmp	r1, #0
 2547 002c 00DA     		bge	.LCB2862
 2548 002e 41E1     		b	.L170	@long jump
 2549              	.LCB2862:
 2550              	.LBB3054:
1959:Core/Src/lz4.c ****         const BYTE* const iend = ip + srcSize;
 2551              		.loc 1 1959 9 is_stmt 1 view .LVU800
 2552              	.LVL293:
1960:Core/Src/lz4.c **** 
 2553              		.loc 1 1960 9 view .LVU801
1960:Core/Src/lz4.c **** 
 2554              		.loc 1 1960 27 is_stmt 0 view .LVU802
 2555 0030 B346     		mov	fp, r6
 2556 0032 9344     		add	fp, fp, r2
 2557              	.LVL294:
1962:Core/Src/lz4.c ****         BYTE* const oend = op + outputSize;
 2558              		.loc 1 1962 9 is_stmt 1 view .LVU803
1963:Core/Src/lz4.c ****         BYTE* cpy;
 2559              		.loc 1 1963 9 view .LVU804
1963:Core/Src/lz4.c ****         BYTE* cpy;
 2560              		.loc 1 1963 21 is_stmt 0 view .LVU805
 2561 0034 A046     		mov	r8, r4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 100


 2562 0036 8844     		add	r8, r8, r1
 2563              	.LVL295:
1964:Core/Src/lz4.c **** 
 2564              		.loc 1 1964 9 is_stmt 1 view .LVU806
1966:Core/Src/lz4.c **** 
 2565              		.loc 1 1966 9 view .LVU807
1968:Core/Src/lz4.c **** 
 2566              		.loc 1 1968 9 view .LVU808
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 2567              		.loc 1 1972 9 view .LVU809
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 2568              		.loc 1 1972 27 is_stmt 0 view .LVU810
 2569 0038 1023     		movs	r3, #16
 2570              	.LVL296:
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 2571              		.loc 1 1972 27 view .LVU811
 2572 003a 5B42     		rsbs	r3, r3, #0
 2573 003c 5B44     		add	r3, r3, fp
 2574 003e 0193     		str	r3, [sp, #4]
 2575              	.LVL297:
1973:Core/Src/lz4.c **** 
 2576              		.loc 1 1973 9 is_stmt 1 view .LVU812
1973:Core/Src/lz4.c **** 
 2577              		.loc 1 1973 27 is_stmt 0 view .LVU813
 2578 0040 2023     		movs	r3, #32
 2579              	.LVL298:
1973:Core/Src/lz4.c **** 
 2580              		.loc 1 1973 27 view .LVU814
 2581 0042 5B42     		rsbs	r3, r3, #0
 2582 0044 4344     		add	r3, r3, r8
 2583 0046 0293     		str	r3, [sp, #8]
 2584              	.LVL299:
1975:Core/Src/lz4.c ****         size_t offset;
 2585              		.loc 1 1975 9 is_stmt 1 view .LVU815
1976:Core/Src/lz4.c ****         unsigned token;
 2586              		.loc 1 1976 9 view .LVU816
1977:Core/Src/lz4.c ****         size_t length;
 2587              		.loc 1 1977 9 view .LVU817
1978:Core/Src/lz4.c **** 
 2588              		.loc 1 1978 9 view .LVU818
1981:Core/Src/lz4.c **** 
 2589              		.loc 1 1981 9 view .LVU819
1981:Core/Src/lz4.c **** 
 2590              		.loc 1 1981 92 view .LVU820
1984:Core/Src/lz4.c ****         if (unlikely(outputSize==0)) {
 2591              		.loc 1 1984 9 view .LVU821
1985:Core/Src/lz4.c ****             /* Empty output buffer */
 2592              		.loc 1 1985 9 view .LVU822
1985:Core/Src/lz4.c ****             /* Empty output buffer */
 2593              		.loc 1 1985 12 is_stmt 0 view .LVU823
 2594 0048 0029     		cmp	r1, #0
 2595 004a 00D1     		bne	.LCB2906
 2596 004c 35E1     		b	.L171	@long jump
 2597              	.LCB2906:
1990:Core/Src/lz4.c **** 
 2598              		.loc 1 1990 9 is_stmt 1 view .LVU824
1990:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 101


 2599              		.loc 1 1990 12 is_stmt 0 view .LVU825
 2600 004e 002A     		cmp	r2, #0
 2601 0050 00D1     		bne	.LCB2911
 2602 0052 34E1     		b	.L172	@long jump
 2603              	.LCB2911:
 2604              	.LVL300:
 2605              	.L141:
2136:Core/Src/lz4.c ****         while (1) {
 2606              		.loc 1 2136 9 is_stmt 1 view .LVU826
2136:Core/Src/lz4.c ****         while (1) {
 2607              		.loc 1 2136 46 view .LVU827
2137:Core/Src/lz4.c ****             assert(ip < iend);
 2608              		.loc 1 2137 9 view .LVU828
2138:Core/Src/lz4.c ****             token = *ip++;
 2609              		.loc 1 2138 13 view .LVU829
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 2610              		.loc 1 2139 13 view .LVU830
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 2611              		.loc 1 2139 24 is_stmt 0 view .LVU831
 2612 0054 751C     		adds	r5, r6, #1
 2613              	.LVL301:
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 2614              		.loc 1 2139 21 view .LVU832
 2615 0056 3378     		ldrb	r3, [r6]
 2616 0058 9946     		mov	r9, r3
 2617              	.LVL302:
2140:Core/Src/lz4.c **** 
 2618              		.loc 1 2140 13 is_stmt 1 view .LVU833
2140:Core/Src/lz4.c **** 
 2619              		.loc 1 2140 20 is_stmt 0 view .LVU834
 2620 005a 1E09     		lsrs	r6, r3, #4
 2621              	.LVL303:
2151:Core/Src/lz4.c ****                 /* strictly "less than" on input, to re-enter the loop with at least one byte */
 2622              		.loc 1 2151 13 is_stmt 1 view .LVU835
2151:Core/Src/lz4.c ****                 /* strictly "less than" on input, to re-enter the loop with at least one byte */
 2623              		.loc 1 2151 16 is_stmt 0 view .LVU836
 2624 005c 0F2E     		cmp	r6, #15
 2625 005e 36D0     		beq	.L142
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 2626              		.loc 1 2153 18 view .LVU837
 2627 0060 019B     		ldr	r3, [sp, #4]
 2628              	.LVL304:
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 2629              		.loc 1 2153 18 view .LVU838
 2630 0062 9D42     		cmp	r5, r3
 2631 0064 9241     		sbcs	r2, r2, r2
 2632 0066 5242     		rsbs	r2, r2, #0
 2633 0068 0023     		movs	r3, #0
 2634 006a 0299     		ldr	r1, [sp, #8]
 2635 006c A142     		cmp	r1, r4
 2636 006e 5B41     		adcs	r3, r3, r3
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 2637              		.loc 1 2153 15 view .LVU839
 2638 0070 1342     		tst	r3, r2
 2639 0072 2CD0     		beq	.L142
2155:Core/Src/lz4.c ****                 op += length; ip += length;
 2640              		.loc 1 2155 17 is_stmt 1 view .LVU840
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 102


 2641 0074 1022     		movs	r2, #16
 2642 0076 2900     		movs	r1, r5
 2643 0078 2000     		movs	r0, r4
 2644 007a FFF7FEFF 		bl	memcpy
 2645              	.LVL305:
2156:Core/Src/lz4.c **** 
 2646              		.loc 1 2156 17 view .LVU841
2156:Core/Src/lz4.c **** 
 2647              		.loc 1 2156 20 is_stmt 0 view .LVU842
 2648 007e A719     		adds	r7, r4, r6
 2649              	.LVL306:
2156:Core/Src/lz4.c **** 
 2650              		.loc 1 2156 31 is_stmt 1 view .LVU843
2156:Core/Src/lz4.c **** 
 2651              		.loc 1 2156 34 is_stmt 0 view .LVU844
 2652 0080 AE19     		adds	r6, r5, r6
 2653              	.LVL307:
2160:Core/Src/lz4.c ****                 offset = LZ4_readLE16(ip); ip += 2;
 2654              		.loc 1 2160 17 is_stmt 1 view .LVU845
2160:Core/Src/lz4.c ****                 offset = LZ4_readLE16(ip); ip += 2;
 2655              		.loc 1 2160 24 is_stmt 0 view .LVU846
 2656 0082 0F24     		movs	r4, #15
 2657 0084 4B46     		mov	r3, r9
 2658 0086 1C40     		ands	r4, r3
 2659              	.LVL308:
2161:Core/Src/lz4.c ****                 match = op - offset;
 2660              		.loc 1 2161 17 is_stmt 1 view .LVU847
2161:Core/Src/lz4.c ****                 match = op - offset;
 2661              		.loc 1 2161 26 is_stmt 0 view .LVU848
 2662 0088 3000     		movs	r0, r6
 2663 008a FFF7FEFF 		bl	LZ4_readLE16
 2664              	.LVL309:
2161:Core/Src/lz4.c ****                 match = op - offset;
 2665              		.loc 1 2161 24 view .LVU849
 2666 008e 8246     		mov	r10, r0
 2667              	.LVL310:
2161:Core/Src/lz4.c ****                 match = op - offset;
 2668              		.loc 1 2161 44 is_stmt 1 view .LVU850
2161:Core/Src/lz4.c ****                 match = op - offset;
 2669              		.loc 1 2161 47 is_stmt 0 view .LVU851
 2670 0090 0236     		adds	r6, r6, #2
 2671              	.LVL311:
2162:Core/Src/lz4.c ****                 assert(match <= op); /* check overflow */
 2672              		.loc 1 2162 17 is_stmt 1 view .LVU852
2162:Core/Src/lz4.c ****                 assert(match <= op); /* check overflow */
 2673              		.loc 1 2162 23 is_stmt 0 view .LVU853
 2674 0092 3D1A     		subs	r5, r7, r0
 2675              	.LVL312:
2163:Core/Src/lz4.c **** 
 2676              		.loc 1 2163 17 is_stmt 1 view .LVU854
2166:Core/Src/lz4.c ****                   && (offset >= 8)
 2677              		.loc 1 2166 17 view .LVU855
2166:Core/Src/lz4.c ****                   && (offset >= 8)
 2678              		.loc 1 2166 20 is_stmt 0 view .LVU856
 2679 0094 0F2C     		cmp	r4, #15
 2680 0096 4ED0     		beq	.L143
2167:Core/Src/lz4.c ****                   && (dict==withPrefix64k || match >= lowPrefix) ) {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 103


 2681              		.loc 1 2167 19 view .LVU857
 2682 0098 0728     		cmp	r0, #7
 2683 009a 4CD9     		bls	.L143
2168:Core/Src/lz4.c ****                     /* Copy the match. */
 2684              		.loc 1 2168 43 view .LVU858
 2685 009c 009B     		ldr	r3, [sp]
 2686 009e AB42     		cmp	r3, r5
 2687 00a0 49D8     		bhi	.L143
2170:Core/Src/lz4.c ****                     LZ4_memcpy(op + 8, match + 8, 8);
 2688              		.loc 1 2170 21 is_stmt 1 view .LVU859
 2689 00a2 0822     		movs	r2, #8
 2690 00a4 2900     		movs	r1, r5
 2691 00a6 3800     		movs	r0, r7
 2692              	.LVL313:
2170:Core/Src/lz4.c ****                     LZ4_memcpy(op + 8, match + 8, 8);
 2693              		.loc 1 2170 21 is_stmt 0 view .LVU860
 2694 00a8 FFF7FEFF 		bl	memcpy
 2695              	.LVL314:
2171:Core/Src/lz4.c ****                     LZ4_memcpy(op +16, match +16, 2);
 2696              		.loc 1 2171 21 is_stmt 1 view .LVU861
 2697 00ac 3800     		movs	r0, r7
 2698 00ae 0830     		adds	r0, r0, #8
 2699 00b0 2900     		movs	r1, r5
 2700 00b2 0831     		adds	r1, r1, #8
 2701 00b4 0822     		movs	r2, #8
 2702 00b6 FFF7FEFF 		bl	memcpy
 2703              	.LVL315:
2172:Core/Src/lz4.c ****                     op += length + MINMATCH;
 2704              		.loc 1 2172 21 view .LVU862
 2705 00ba 3800     		movs	r0, r7
 2706 00bc 1030     		adds	r0, r0, #16
 2707 00be 2900     		movs	r1, r5
 2708 00c0 1031     		adds	r1, r1, #16
 2709 00c2 0222     		movs	r2, #2
 2710 00c4 FFF7FEFF 		bl	memcpy
 2711              	.LVL316:
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 2712              		.loc 1 2173 21 view .LVU863
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 2713              		.loc 1 2173 24 is_stmt 0 view .LVU864
 2714 00c8 0434     		adds	r4, r4, #4
 2715              	.LVL317:
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 2716              		.loc 1 2173 24 view .LVU865
 2717 00ca 3C19     		adds	r4, r7, r4
 2718              	.LVL318:
2175:Core/Src/lz4.c ****                 }
 2719              		.loc 1 2175 21 is_stmt 1 view .LVU866
 2720 00cc C2E7     		b	.L141
 2721              	.LVL319:
 2722              	.L142:
2184:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 2723              		.loc 1 2184 13 view .LVU867
2184:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 2724              		.loc 1 2184 16 is_stmt 0 view .LVU868
 2725 00ce 0F2E     		cmp	r6, #15
 2726 00d0 58D0     		beq	.L186
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 104


 2727              	.L145:
2193:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
 2728              		.loc 1 2193 13 is_stmt 1 view .LVU869
2193:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
 2729              		.loc 1 2193 17 is_stmt 0 view .LVU870
 2730 00d2 A319     		adds	r3, r4, r6
 2731 00d4 9A46     		mov	r10, r3
 2732              	.LVL320:
 2733              	.LBB3055:
2197:Core/Src/lz4.c ****             if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
 2734              		.loc 1 2197 13 is_stmt 1 view .LVU871
 2735              	.LBE3055:
2197:Core/Src/lz4.c ****             if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
 2736              		.loc 1 2197 57 view .LVU872
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 2737              		.loc 1 2198 13 view .LVU873
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 2738              		.loc 1 2198 26 is_stmt 0 view .LVU874
 2739 00d6 4346     		mov	r3, r8
 2740              	.LVL321:
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 2741              		.loc 1 2198 26 view .LVU875
 2742 00d8 0C3B     		subs	r3, r3, #12
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 2743              		.loc 1 2198 16 view .LVU876
 2744 00da 9A45     		cmp	r10, r3
 2745 00dc 05D8     		bhi	.L151
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 2746              		.loc 1 2198 42 view .LVU877
 2747 00de AA19     		adds	r2, r5, r6
 2748 00e0 0492     		str	r2, [sp, #16]
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 2749              		.loc 1 2198 54 view .LVU878
 2750 00e2 5B46     		mov	r3, fp
 2751 00e4 083B     		subs	r3, r3, #8
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 2752              		.loc 1 2198 36 view .LVU879
 2753 00e6 9A42     		cmp	r2, r3
 2754 00e8 6ED9     		bls	.L182
 2755              	.L151:
2204:Core/Src/lz4.c ****                     /* Since we are partial decoding we may be in this block because of the output 
 2756              		.loc 1 2204 17 is_stmt 1 view .LVU880
2208:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: literal length = %u", (unsigned)length);
 2757              		.loc 1 2208 21 view .LVU881
2209:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: remaining space in dstBuffer : %i", (int)(oend - 
 2758              		.loc 1 2209 21 view .LVU882
2209:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: remaining space in dstBuffer : %i", (int)(oend - 
 2759              		.loc 1 2209 90 view .LVU883
2210:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: remaining space in srcBuffer : %i", (int)(iend - 
 2760              		.loc 1 2210 21 view .LVU884
2210:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: remaining space in srcBuffer : %i", (int)(iend - 
 2761              		.loc 1 2210 104 view .LVU885
2211:Core/Src/lz4.c ****                     /* Finishing in the middle of a literals segment,
 2762              		.loc 1 2211 21 view .LVU886
2211:Core/Src/lz4.c ****                     /* Finishing in the middle of a literals segment,
 2763              		.loc 1 2211 104 view .LVU887
2215:Core/Src/lz4.c ****                         length = (size_t)(iend-ip);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 105


 2764              		.loc 1 2215 21 view .LVU888
2215:Core/Src/lz4.c ****                         length = (size_t)(iend-ip);
 2765              		.loc 1 2215 27 is_stmt 0 view .LVU889
 2766 00ea AB19     		adds	r3, r5, r6
2215:Core/Src/lz4.c ****                         length = (size_t)(iend-ip);
 2767              		.loc 1 2215 24 view .LVU890
 2768 00ec 9B45     		cmp	fp, r3
 2769 00ee 03D2     		bcs	.L153
2216:Core/Src/lz4.c ****                         cpy = op + length;
 2770              		.loc 1 2216 25 is_stmt 1 view .LVU891
2216:Core/Src/lz4.c ****                         cpy = op + length;
 2771              		.loc 1 2216 47 is_stmt 0 view .LVU892
 2772 00f0 5B46     		mov	r3, fp
 2773 00f2 5E1B     		subs	r6, r3, r5
 2774              	.LVL322:
2217:Core/Src/lz4.c ****                     }
 2775              		.loc 1 2217 25 is_stmt 1 view .LVU893
2217:Core/Src/lz4.c ****                     }
 2776              		.loc 1 2217 29 is_stmt 0 view .LVU894
 2777 00f4 A319     		adds	r3, r4, r6
 2778 00f6 9A46     		mov	r10, r3
 2779              	.LVL323:
 2780              	.L153:
2222:Core/Src/lz4.c ****                         cpy = oend;
 2781              		.loc 1 2222 21 is_stmt 1 view .LVU895
2222:Core/Src/lz4.c ****                         cpy = oend;
 2782              		.loc 1 2222 24 is_stmt 0 view .LVU896
 2783 00f8 D045     		cmp	r8, r10
 2784 00fa 02D2     		bcs	.L154
2223:Core/Src/lz4.c ****                         assert(op<=oend);
 2785              		.loc 1 2223 25 is_stmt 1 view .LVU897
 2786              	.LVL324:
2224:Core/Src/lz4.c ****                         length = (size_t)(oend-op);
 2787              		.loc 1 2224 25 view .LVU898
2225:Core/Src/lz4.c ****                     }
 2788              		.loc 1 2225 25 view .LVU899
2225:Core/Src/lz4.c ****                     }
 2789              		.loc 1 2225 47 is_stmt 0 view .LVU900
 2790 00fc 4346     		mov	r3, r8
 2791 00fe 1E1B     		subs	r6, r3, r4
 2792              	.LVL325:
2223:Core/Src/lz4.c ****                         assert(op<=oend);
 2793              		.loc 1 2223 29 view .LVU901
 2794 0100 C246     		mov	r10, r8
 2795              	.LVL326:
 2796              	.L154:
2238:Core/Src/lz4.c ****                 ip += length;
 2797              		.loc 1 2238 17 is_stmt 1 view .LVU902
 2798 0102 3200     		movs	r2, r6
 2799 0104 2900     		movs	r1, r5
 2800 0106 2000     		movs	r0, r4
 2801 0108 FFF7FEFF 		bl	memmove
 2802              	.LVL327:
2239:Core/Src/lz4.c ****                 op += length;
 2803              		.loc 1 2239 17 view .LVU903
2239:Core/Src/lz4.c ****                 op += length;
 2804              		.loc 1 2239 20 is_stmt 0 view .LVU904
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 106


 2805 010c AA19     		adds	r2, r5, r6
 2806 010e 0492     		str	r2, [sp, #16]
 2807              	.LVL328:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 2808              		.loc 1 2240 17 is_stmt 1 view .LVU905
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 2809              		.loc 1 2240 20 is_stmt 0 view .LVU906
 2810 0110 A719     		adds	r7, r4, r6
 2811              	.LVL329:
2246:Core/Src/lz4.c ****                     break;
 2812              		.loc 1 2246 17 is_stmt 1 view .LVU907
2246:Core/Src/lz4.c ****                     break;
 2813              		.loc 1 2246 38 is_stmt 0 view .LVU908
 2814 0112 D045     		cmp	r8, r10
 2815 0114 00D1     		bne	.LCB3127
 2816 0116 C4E0     		b	.L177	@long jump
 2817              	.LCB3127:
2246:Core/Src/lz4.c ****                     break;
 2818              		.loc 1 2246 70 view .LVU909
 2819 0118 5B46     		mov	r3, fp
 2820 011a 023B     		subs	r3, r3, #2
2246:Core/Src/lz4.c ****                     break;
 2821              		.loc 1 2246 55 view .LVU910
 2822 011c 9A42     		cmp	r2, r3
 2823 011e 00D3     		bcc	.LCB3133
 2824 0120 C1E0     		b	.L187	@long jump
 2825              	.LCB3133:
 2826              	.LVL330:
 2827              	.L156:
2255:Core/Src/lz4.c ****             match = op - offset;
 2828              		.loc 1 2255 13 is_stmt 1 view .LVU911
2255:Core/Src/lz4.c ****             match = op - offset;
 2829              		.loc 1 2255 22 is_stmt 0 view .LVU912
 2830 0122 049E     		ldr	r6, [sp, #16]
 2831 0124 3000     		movs	r0, r6
 2832 0126 FFF7FEFF 		bl	LZ4_readLE16
 2833              	.LVL331:
2255:Core/Src/lz4.c ****             match = op - offset;
 2834              		.loc 1 2255 20 view .LVU913
 2835 012a 8246     		mov	r10, r0
 2836              	.LVL332:
2255:Core/Src/lz4.c ****             match = op - offset;
 2837              		.loc 1 2255 40 is_stmt 1 view .LVU914
2255:Core/Src/lz4.c ****             match = op - offset;
 2838              		.loc 1 2255 42 is_stmt 0 view .LVU915
 2839 012c 0236     		adds	r6, r6, #2
 2840              	.LVL333:
2256:Core/Src/lz4.c **** 
 2841              		.loc 1 2256 13 is_stmt 1 view .LVU916
2256:Core/Src/lz4.c **** 
 2842              		.loc 1 2256 19 is_stmt 0 view .LVU917
 2843 012e 3D1A     		subs	r5, r7, r0
 2844              	.LVL334:
2259:Core/Src/lz4.c **** 
 2845              		.loc 1 2259 13 is_stmt 1 view .LVU918
2259:Core/Src/lz4.c **** 
 2846              		.loc 1 2259 20 is_stmt 0 view .LVU919
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 107


 2847 0130 0F24     		movs	r4, #15
 2848 0132 4B46     		mov	r3, r9
 2849 0134 1C40     		ands	r4, r3
 2850              	.LVL335:
 2851              	.L143:
2262:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 2852              		.loc 1 2262 13 is_stmt 1 view .LVU920
2262:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 2853              		.loc 1 2262 16 is_stmt 0 view .LVU921
 2854 0136 0F2C     		cmp	r4, #15
 2855 0138 52D0     		beq	.L188
 2856              	.L157:
2268:Core/Src/lz4.c **** 
 2857              		.loc 1 2268 13 is_stmt 1 view .LVU922
2268:Core/Src/lz4.c **** 
 2858              		.loc 1 2268 20 is_stmt 0 view .LVU923
 2859 013a 231D     		adds	r3, r4, #4
 2860 013c 9946     		mov	r9, r3
 2861              	.LVL336:
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 2862              		.loc 1 2273 13 is_stmt 1 view .LVU924
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 2863              		.loc 1 2273 31 is_stmt 0 view .LVU925
 2864 013e 009B     		ldr	r3, [sp]
 2865              	.LVL337:
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 2866              		.loc 1 2273 31 view .LVU926
 2867 0140 9D42     		cmp	r5, r3
 2868 0142 62D3     		bcc	.L150
2275:Core/Src/lz4.c ****                 assert(dictEnd != NULL);
 2869              		.loc 1 2275 13 is_stmt 1 view .LVU927
2302:Core/Src/lz4.c **** 
 2870              		.loc 1 2302 13 view .LVU928
2305:Core/Src/lz4.c **** 
 2871              		.loc 1 2305 13 view .LVU929
2305:Core/Src/lz4.c **** 
 2872              		.loc 1 2305 17 is_stmt 0 view .LVU930
 2873 0144 4B46     		mov	r3, r9
 2874 0146 FC18     		adds	r4, r7, r3
 2875              	.LVL338:
2308:Core/Src/lz4.c ****             if (partialDecoding && (cpy > oend-MATCH_SAFEGUARD_DISTANCE)) {
 2876              		.loc 1 2308 13 is_stmt 1 view .LVU931
2309:Core/Src/lz4.c ****                 size_t const mlen = MIN(length, (size_t)(oend-op));
 2877              		.loc 1 2309 13 view .LVU932
2309:Core/Src/lz4.c ****                 size_t const mlen = MIN(length, (size_t)(oend-op));
 2878              		.loc 1 2309 47 is_stmt 0 view .LVU933
 2879 0148 4346     		mov	r3, r8
 2880 014a 0C3B     		subs	r3, r3, #12
2309:Core/Src/lz4.c ****                 size_t const mlen = MIN(length, (size_t)(oend-op));
 2881              		.loc 1 2309 33 view .LVU934
 2882 014c 9C42     		cmp	r4, r3
 2883 014e 6AD9     		bls	.L160
 2884              	.LBB3056:
2310:Core/Src/lz4.c ****                 const BYTE* const matchEnd = match + mlen;
 2885              		.loc 1 2310 17 is_stmt 1 view .LVU935
2310:Core/Src/lz4.c ****                 const BYTE* const matchEnd = match + mlen;
 2886              		.loc 1 2310 37 is_stmt 0 view .LVU936
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 108


 2887 0150 4346     		mov	r3, r8
 2888 0152 DB1B     		subs	r3, r3, r7
2310:Core/Src/lz4.c ****                 const BYTE* const matchEnd = match + mlen;
 2889              		.loc 1 2310 30 view .LVU937
 2890 0154 4A46     		mov	r2, r9
 2891 0156 9A42     		cmp	r2, r3
 2892 0158 00D9     		bls	.L161
 2893 015a 1A00     		movs	r2, r3
 2894              	.L161:
 2895              	.LVL339:
2311:Core/Src/lz4.c ****                 BYTE* const copyEnd = op + mlen;
 2896              		.loc 1 2311 17 is_stmt 1 view .LVU938
2311:Core/Src/lz4.c ****                 BYTE* const copyEnd = op + mlen;
 2897              		.loc 1 2311 35 is_stmt 0 view .LVU939
 2898 015c AB18     		adds	r3, r5, r2
2312:Core/Src/lz4.c ****                 if (matchEnd > op) {   /* overlap copy */
 2899              		.loc 1 2312 17 is_stmt 1 view .LVU940
2312:Core/Src/lz4.c ****                 if (matchEnd > op) {   /* overlap copy */
 2900              		.loc 1 2312 29 is_stmt 0 view .LVU941
 2901 015e BC18     		adds	r4, r7, r2
 2902              	.LVL340:
2313:Core/Src/lz4.c ****                     while (op < copyEnd) { *op++ = *match++; }
 2903              		.loc 1 2313 17 is_stmt 1 view .LVU942
2313:Core/Src/lz4.c ****                     while (op < copyEnd) { *op++ = *match++; }
 2904              		.loc 1 2313 20 is_stmt 0 view .LVU943
 2905 0160 9F42     		cmp	r7, r3
 2906 0162 5DD3     		bcc	.L162
2316:Core/Src/lz4.c ****                 }
 2907              		.loc 1 2316 21 is_stmt 1 view .LVU944
 2908 0164 2900     		movs	r1, r5
 2909 0166 3800     		movs	r0, r7
 2910              	.LVL341:
2316:Core/Src/lz4.c ****                 }
 2911              		.loc 1 2316 21 is_stmt 0 view .LVU945
 2912 0168 FFF7FEFF 		bl	memcpy
 2913              	.LVL342:
 2914              	.L165:
2318:Core/Src/lz4.c ****                 if (op == oend) { break; }
 2915              		.loc 1 2318 17 is_stmt 1 view .LVU946
2319:Core/Src/lz4.c ****                 continue;
 2916              		.loc 1 2319 17 view .LVU947
2319:Core/Src/lz4.c ****                 continue;
 2917              		.loc 1 2319 20 is_stmt 0 view .LVU948
 2918 016c A045     		cmp	r8, r4
 2919 016e 00D0     		beq	.LCB3248
 2920 0170 70E7     		b	.L141	@long jump
 2921              	.LCB3248:
 2922              	.LVL343:
 2923              	.L155:
2319:Core/Src/lz4.c ****                 continue;
 2924              		.loc 1 2319 20 view .LVU949
 2925              	.LBE3056:
2355:Core/Src/lz4.c ****         return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 2926              		.loc 1 2355 9 is_stmt 1 view .LVU950
2355:Core/Src/lz4.c ****         return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 2927              		.loc 1 2355 65 view .LVU951
2356:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 109


 2928              		.loc 1 2356 9 view .LVU952
2356:Core/Src/lz4.c **** 
 2929              		.loc 1 2356 16 is_stmt 0 view .LVU953
 2930 0172 039B     		ldr	r3, [sp, #12]
 2931 0174 E01A     		subs	r0, r4, r3
 2932              	.LVL344:
 2933              	.L138:
2356:Core/Src/lz4.c **** 
 2934              		.loc 1 2356 16 view .LVU954
 2935              	.LBE3054:
 2936              	.LBE3053:
 2937              	.LBE3052:
2435:Core/Src/lz4.c ****                                   partial_decode, noDict,
2436:Core/Src/lz4.c ****                                   (BYTE*)dest-prefixSize, NULL, 0);
2437:Core/Src/lz4.c **** }
 2938              		.loc 1 2437 1 view .LVU955
 2939 0176 07B0     		add	sp, sp, #28
 2940              		@ sp needed
 2941 0178 F0BC     		pop	{r4, r5, r6, r7}
 2942 017a BB46     		mov	fp, r7
 2943 017c B246     		mov	r10, r6
 2944 017e A946     		mov	r9, r5
 2945 0180 A046     		mov	r8, r4
 2946 0182 F0BD     		pop	{r4, r5, r6, r7, pc}
 2947              	.LVL345:
 2948              	.L186:
 2949              	.LBB3079:
 2950              	.LBB3078:
 2951              	.LBB3076:
 2952              	.LBB3057:
2185:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 2953              		.loc 1 2185 17 is_stmt 1 view .LVU956
2185:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 2954              		.loc 1 2185 37 is_stmt 0 view .LVU957
 2955 0184 5946     		mov	r1, fp
 2956 0186 0F39     		subs	r1, r1, #15
 2957              	.LVL346:
 2958              	.LBB3058:
 2959              	.LBI3058:
1911:Core/Src/lz4.c ****                      int initial_check)
 2960              		.loc 1 1911 1 is_stmt 1 view .LVU958
 2961              	.LBB3059:
1914:Core/Src/lz4.c ****     assert(ip != NULL);
 2962              		.loc 1 1914 5 view .LVU959
1915:Core/Src/lz4.c ****     assert(*ip !=  NULL);
 2963              		.loc 1 1915 5 view .LVU960
1916:Core/Src/lz4.c ****     assert(ilimit != NULL);
 2964              		.loc 1 1916 5 view .LVU961
1917:Core/Src/lz4.c ****     if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 2965              		.loc 1 1917 5 view .LVU962
1918:Core/Src/lz4.c ****         return rvl_error;
 2966              		.loc 1 1918 5 view .LVU963
1918:Core/Src/lz4.c ****         return rvl_error;
 2967              		.loc 1 1918 23 is_stmt 0 view .LVU964
 2968 0188 8D42     		cmp	r5, r1
 2969 018a 1BD2     		bcs	.L146
 2970 018c 0023     		movs	r3, #0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 110


 2971              	.LVL347:
 2972              	.L148:
1921:Core/Src/lz4.c ****         s = **ip;
 2973              		.loc 1 1921 5 is_stmt 1 view .LVU965
1922:Core/Src/lz4.c ****         (*ip)++;
 2974              		.loc 1 1922 9 view .LVU966
1922:Core/Src/lz4.c ****         (*ip)++;
 2975              		.loc 1 1922 13 is_stmt 0 view .LVU967
 2976 018e 2A78     		ldrb	r2, [r5]
 2977              	.LVL348:
1923:Core/Src/lz4.c ****         length += s;
 2978              		.loc 1 1923 9 is_stmt 1 view .LVU968
1923:Core/Src/lz4.c ****         length += s;
 2979              		.loc 1 1923 14 is_stmt 0 view .LVU969
 2980 0190 0135     		adds	r5, r5, #1
 2981              	.LVL349:
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 2982              		.loc 1 1924 9 is_stmt 1 view .LVU970
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 2983              		.loc 1 1924 16 is_stmt 0 view .LVU971
 2984 0192 9B18     		adds	r3, r3, r2
 2985              	.LVL350:
1925:Core/Src/lz4.c ****             return rvl_error;
 2986              		.loc 1 1925 9 is_stmt 1 view .LVU972
1925:Core/Src/lz4.c ****             return rvl_error;
 2987              		.loc 1 1925 12 is_stmt 0 view .LVU973
 2988 0194 A942     		cmp	r1, r5
 2989 0196 04D3     		bcc	.L173
1929:Core/Src/lz4.c ****             return rvl_error;
 2990              		.loc 1 1929 9 is_stmt 1 view .LVU974
1929:Core/Src/lz4.c ****             return rvl_error;
 2991              		.loc 1 1929 12 is_stmt 0 view .LVU975
 2992 0198 002B     		cmp	r3, #0
 2993 019a 10DB     		blt	.L174
1932:Core/Src/lz4.c **** 
 2994              		.loc 1 1932 13 is_stmt 1 view .LVU976
1932:Core/Src/lz4.c **** 
 2995              		.loc 1 1932 5 is_stmt 0 view .LVU977
 2996 019c FF2A     		cmp	r2, #255
 2997 019e F6D0     		beq	.L148
 2998 01a0 01E0     		b	.L147
 2999              	.L173:
1926:Core/Src/lz4.c ****         }
 3000              		.loc 1 1926 20 view .LVU978
 3001 01a2 0123     		movs	r3, #1
 3002              	.LVL351:
1926:Core/Src/lz4.c ****         }
 3003              		.loc 1 1926 20 view .LVU979
 3004 01a4 5B42     		rsbs	r3, r3, #0
 3005              	.L147:
 3006              	.LVL352:
1926:Core/Src/lz4.c ****         }
 3007              		.loc 1 1926 20 view .LVU980
 3008              	.LBE3059:
 3009              	.LBE3058:
2186:Core/Src/lz4.c ****                 length += addl;
 3010              		.loc 1 2186 17 is_stmt 1 view .LVU981
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 111


2186:Core/Src/lz4.c ****                 length += addl;
 3011              		.loc 1 2186 20 is_stmt 0 view .LVU982
 3012 01a6 5A1C     		adds	r2, r3, #1
 3013 01a8 0CD0     		beq	.L146
2187:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overfl
 3014              		.loc 1 2187 17 is_stmt 1 view .LVU983
2187:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overfl
 3015              		.loc 1 2187 24 is_stmt 0 view .LVU984
 3016 01aa F618     		adds	r6, r6, r3
 3017              	.LVL353:
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 3018              		.loc 1 2188 17 is_stmt 1 view .LVU985
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 3019              		.loc 1 2188 21 is_stmt 0 view .LVU986
 3020 01ac 3319     		adds	r3, r6, r4
 3021              	.LVL354:
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 3022              		.loc 1 2188 20 view .LVU987
 3023 01ae 9C42     		cmp	r4, r3
 3024 01b0 7BD8     		bhi	.L175
2189:Core/Src/lz4.c ****             }
 3025              		.loc 1 2189 17 is_stmt 1 view .LVU988
2189:Core/Src/lz4.c ****             }
 3026              		.loc 1 2189 21 is_stmt 0 view .LVU989
 3027 01b2 7319     		adds	r3, r6, r5
2189:Core/Src/lz4.c ****             }
 3028              		.loc 1 2189 20 view .LVU990
 3029 01b4 9D42     		cmp	r5, r3
 3030 01b6 00D8     		bhi	.LCB3416
 3031 01b8 8BE7     		b	.L145	@long jump
 3032              	.LCB3416:
 3033 01ba 2E00     		movs	r6, r5
 3034              	.LVL355:
2189:Core/Src/lz4.c ****             }
 3035              		.loc 1 2189 20 view .LVU991
 3036 01bc 25E0     		b	.L150
 3037              	.LVL356:
 3038              	.L174:
 3039              	.LBB3061:
 3040              	.LBB3060:
1930:Core/Src/lz4.c ****         }
 3041              		.loc 1 1930 20 view .LVU992
 3042 01be 0123     		movs	r3, #1
 3043              	.LVL357:
1930:Core/Src/lz4.c ****         }
 3044              		.loc 1 1930 20 view .LVU993
 3045 01c0 5B42     		rsbs	r3, r3, #0
 3046 01c2 F0E7     		b	.L147
 3047              	.LVL358:
 3048              	.L146:
1930:Core/Src/lz4.c ****         }
 3049              		.loc 1 1930 20 view .LVU994
 3050              	.LBE3060:
 3051              	.LBE3061:
2186:Core/Src/lz4.c ****                 length += addl;
 3052              		.loc 1 2186 42 is_stmt 1 view .LVU995
 3053 01c4 2E00     		movs	r6, r5
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 112


 3054              	.LVL359:
2186:Core/Src/lz4.c ****                 length += addl;
 3055              		.loc 1 2186 42 is_stmt 0 view .LVU996
 3056 01c6 20E0     		b	.L150
 3057              	.LVL360:
 3058              	.L182:
2186:Core/Src/lz4.c ****                 length += addl;
 3059              		.loc 1 2186 42 view .LVU997
 3060 01c8 5646     		mov	r6, r10
 3061              	.LVL361:
 3062              	.L152:
2186:Core/Src/lz4.c ****                 length += addl;
 3063              		.loc 1 2186 42 view .LVU998
 3064              	.LBE3057:
 3065              	.LBB3062:
 3066              	.LBB3063:
 452:Core/Src/lz4.c **** }
 3067              		.loc 1 452 5 is_stmt 1 view .LVU999
 452:Core/Src/lz4.c **** }
 3068              		.loc 1 452 10 view .LVU1000
 3069 01ca 0822     		movs	r2, #8
 3070 01cc 2900     		movs	r1, r5
 3071 01ce 2000     		movs	r0, r4
 3072 01d0 FFF7FEFF 		bl	memcpy
 3073              	.LVL362:
 452:Core/Src/lz4.c **** }
 3074              		.loc 1 452 29 view .LVU1001
 452:Core/Src/lz4.c **** }
 3075              		.loc 1 452 30 is_stmt 0 view .LVU1002
 3076 01d4 0834     		adds	r4, r4, #8
 3077              	.LVL363:
 452:Core/Src/lz4.c **** }
 3078              		.loc 1 452 35 is_stmt 1 view .LVU1003
 452:Core/Src/lz4.c **** }
 3079              		.loc 1 452 36 is_stmt 0 view .LVU1004
 3080 01d6 0835     		adds	r5, r5, #8
 3081              	.LVL364:
 452:Core/Src/lz4.c **** }
 3082              		.loc 1 452 49 is_stmt 1 view .LVU1005
 452:Core/Src/lz4.c **** }
 3083              		.loc 1 452 5 is_stmt 0 view .LVU1006
 3084 01d8 A642     		cmp	r6, r4
 3085 01da F6D8     		bhi	.L152
 3086              	.LBE3063:
 3087              	.LBE3062:
2251:Core/Src/lz4.c ****             }
 3088              		.loc 1 2251 34 view .LVU1007
 3089 01dc 3700     		movs	r7, r6
 3090 01de A0E7     		b	.L156
 3091              	.LVL365:
 3092              	.L188:
 3093              	.LBB3064:
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 3094              		.loc 1 2263 17 is_stmt 1 view .LVU1008
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 3095              		.loc 1 2263 37 is_stmt 0 view .LVU1009
 3096 01e0 5B46     		mov	r3, fp
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 113


 3097 01e2 191F     		subs	r1, r3, #4
 3098              	.LVL366:
 3099              	.LBB3065:
 3100              	.LBI3065:
1911:Core/Src/lz4.c ****                      int initial_check)
 3101              		.loc 1 1911 1 is_stmt 1 view .LVU1010
 3102              	.LBB3066:
1914:Core/Src/lz4.c ****     assert(ip != NULL);
 3103              		.loc 1 1914 5 view .LVU1011
1915:Core/Src/lz4.c ****     assert(*ip !=  NULL);
 3104              		.loc 1 1915 5 view .LVU1012
1916:Core/Src/lz4.c ****     assert(ilimit != NULL);
 3105              		.loc 1 1916 5 view .LVU1013
1917:Core/Src/lz4.c ****     if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 3106              		.loc 1 1917 5 view .LVU1014
1918:Core/Src/lz4.c ****         return rvl_error;
 3107              		.loc 1 1918 5 view .LVU1015
 3108              	.LBE3066:
 3109              	.LBE3065:
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 3110              		.loc 1 2263 37 is_stmt 0 view .LVU1016
 3111 01e4 0023     		movs	r3, #0
 3112              	.LVL367:
 3113              	.L159:
 3114              	.LBB3069:
 3115              	.LBB3067:
1921:Core/Src/lz4.c ****         s = **ip;
 3116              		.loc 1 1921 5 is_stmt 1 view .LVU1017
1922:Core/Src/lz4.c ****         (*ip)++;
 3117              		.loc 1 1922 9 view .LVU1018
1922:Core/Src/lz4.c ****         (*ip)++;
 3118              		.loc 1 1922 13 is_stmt 0 view .LVU1019
 3119 01e6 3278     		ldrb	r2, [r6]
 3120              	.LVL368:
1923:Core/Src/lz4.c ****         length += s;
 3121              		.loc 1 1923 9 is_stmt 1 view .LVU1020
1923:Core/Src/lz4.c ****         length += s;
 3122              		.loc 1 1923 14 is_stmt 0 view .LVU1021
 3123 01e8 0136     		adds	r6, r6, #1
 3124              	.LVL369:
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 3125              		.loc 1 1924 9 is_stmt 1 view .LVU1022
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 3126              		.loc 1 1924 16 is_stmt 0 view .LVU1023
 3127 01ea 9B18     		adds	r3, r3, r2
 3128              	.LVL370:
1925:Core/Src/lz4.c ****             return rvl_error;
 3129              		.loc 1 1925 9 is_stmt 1 view .LVU1024
1925:Core/Src/lz4.c ****             return rvl_error;
 3130              		.loc 1 1925 12 is_stmt 0 view .LVU1025
 3131 01ec B142     		cmp	r1, r6
 3132 01ee 04D3     		bcc	.L179
1929:Core/Src/lz4.c ****             return rvl_error;
 3133              		.loc 1 1929 9 is_stmt 1 view .LVU1026
1929:Core/Src/lz4.c ****             return rvl_error;
 3134              		.loc 1 1929 12 is_stmt 0 view .LVU1027
 3135 01f0 002B     		cmp	r3, #0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 114


 3136 01f2 0EDB     		blt	.L180
1932:Core/Src/lz4.c **** 
 3137              		.loc 1 1932 13 is_stmt 1 view .LVU1028
1932:Core/Src/lz4.c **** 
 3138              		.loc 1 1932 5 is_stmt 0 view .LVU1029
 3139 01f4 FF2A     		cmp	r2, #255
 3140 01f6 F6D0     		beq	.L159
 3141 01f8 01E0     		b	.L158
 3142              	.L179:
1926:Core/Src/lz4.c ****         }
 3143              		.loc 1 1926 20 view .LVU1030
 3144 01fa 0123     		movs	r3, #1
 3145              	.LVL371:
1926:Core/Src/lz4.c ****         }
 3146              		.loc 1 1926 20 view .LVU1031
 3147 01fc 5B42     		rsbs	r3, r3, #0
 3148              	.L158:
 3149              	.LVL372:
1926:Core/Src/lz4.c ****         }
 3150              		.loc 1 1926 20 view .LVU1032
 3151              	.LBE3067:
 3152              	.LBE3069:
2264:Core/Src/lz4.c ****                 length += addl;
 3153              		.loc 1 2264 17 is_stmt 1 view .LVU1033
2264:Core/Src/lz4.c ****                 length += addl;
 3154              		.loc 1 2264 20 is_stmt 0 view .LVU1034
 3155 01fe 5A1C     		adds	r2, r3, #1
 3156 0200 03D0     		beq	.L150
2265:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow d
 3157              		.loc 1 2265 17 is_stmt 1 view .LVU1035
2265:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow d
 3158              		.loc 1 2265 24 is_stmt 0 view .LVU1036
 3159 0202 E418     		adds	r4, r4, r3
 3160              	.LVL373:
2266:Core/Src/lz4.c ****             }
 3161              		.loc 1 2266 17 is_stmt 1 view .LVU1037
2266:Core/Src/lz4.c ****             }
 3162              		.loc 1 2266 21 is_stmt 0 view .LVU1038
 3163 0204 E319     		adds	r3, r4, r7
 3164              	.LVL374:
2266:Core/Src/lz4.c ****             }
 3165              		.loc 1 2266 20 view .LVU1039
 3166 0206 9F42     		cmp	r7, r3
 3167 0208 97D9     		bls	.L157
 3168              	.LVL375:
 3169              	.L150:
2266:Core/Src/lz4.c ****             }
 3170              		.loc 1 2266 20 view .LVU1040
 3171              	.LBE3064:
2360:Core/Src/lz4.c ****     }
 3172              		.loc 1 2360 9 is_stmt 1 view .LVU1041
2360:Core/Src/lz4.c ****     }
 3173              		.loc 1 2360 16 is_stmt 0 view .LVU1042
 3174 020a 059B     		ldr	r3, [sp, #20]
 3175 020c 981B     		subs	r0, r3, r6
2360:Core/Src/lz4.c ****     }
 3176              		.loc 1 2360 48 view .LVU1043
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 115


 3177 020e 0138     		subs	r0, r0, #1
 3178 0210 B1E7     		b	.L138
 3179              	.LVL376:
 3180              	.L180:
 3181              	.LBB3071:
 3182              	.LBB3070:
 3183              	.LBB3068:
1930:Core/Src/lz4.c ****         }
 3184              		.loc 1 1930 20 view .LVU1044
 3185 0212 0123     		movs	r3, #1
 3186              	.LVL377:
1930:Core/Src/lz4.c ****         }
 3187              		.loc 1 1930 20 view .LVU1045
 3188 0214 5B42     		rsbs	r3, r3, #0
 3189 0216 F2E7     		b	.L158
 3190              	.LVL378:
 3191              	.L164:
1930:Core/Src/lz4.c ****         }
 3192              		.loc 1 1930 20 view .LVU1046
 3193              	.LBE3068:
 3194              	.LBE3070:
 3195              	.LBE3071:
 3196              	.LBB3072:
2314:Core/Src/lz4.c ****                 } else {
 3197              		.loc 1 2314 44 is_stmt 1 view .LVU1047
2314:Core/Src/lz4.c ****                 } else {
 3198              		.loc 1 2314 52 is_stmt 0 view .LVU1048
 3199 0218 2B78     		ldrb	r3, [r5]
2314:Core/Src/lz4.c ****                 } else {
 3200              		.loc 1 2314 50 view .LVU1049
 3201 021a 3B70     		strb	r3, [r7]
2314:Core/Src/lz4.c ****                 } else {
 3202              		.loc 1 2314 58 view .LVU1050
 3203 021c 0135     		adds	r5, r5, #1
 3204              	.LVL379:
2314:Core/Src/lz4.c ****                 } else {
 3205              		.loc 1 2314 47 view .LVU1051
 3206 021e 0137     		adds	r7, r7, #1
 3207              	.LVL380:
 3208              	.L162:
2314:Core/Src/lz4.c ****                 } else {
 3209              		.loc 1 2314 27 is_stmt 1 view .LVU1052
 3210 0220 BC42     		cmp	r4, r7
 3211 0222 F9D8     		bhi	.L164
2314:Core/Src/lz4.c ****                 } else {
 3212              		.loc 1 2314 27 is_stmt 0 view .LVU1053
 3213 0224 A2E7     		b	.L165
 3214              	.LVL381:
 3215              	.L160:
2314:Core/Src/lz4.c ****                 } else {
 3216              		.loc 1 2314 27 view .LVU1054
 3217              	.LBE3072:
2323:Core/Src/lz4.c ****                 LZ4_write32(op, 0);   /* silence msan warning when offset==0 */
 3218              		.loc 1 2323 13 is_stmt 1 view .LVU1055
2323:Core/Src/lz4.c ****                 LZ4_write32(op, 0);   /* silence msan warning when offset==0 */
 3219              		.loc 1 2323 16 is_stmt 0 view .LVU1056
 3220 0226 5346     		mov	r3, r10
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 116


 3221 0228 072B     		cmp	r3, #7
 3222 022a 1BD9     		bls	.L189
2333:Core/Src/lz4.c ****                 match += 8;
 3223              		.loc 1 2333 17 is_stmt 1 view .LVU1057
 3224 022c 0822     		movs	r2, #8
 3225 022e 2900     		movs	r1, r5
 3226 0230 3800     		movs	r0, r7
 3227              	.LVL382:
2333:Core/Src/lz4.c ****                 match += 8;
 3228              		.loc 1 2333 17 is_stmt 0 view .LVU1058
 3229 0232 FFF7FEFF 		bl	memcpy
 3230              	.LVL383:
2334:Core/Src/lz4.c ****             }
 3231              		.loc 1 2334 17 is_stmt 1 view .LVU1059
2334:Core/Src/lz4.c ****             }
 3232              		.loc 1 2334 23 is_stmt 0 view .LVU1060
 3233 0236 0835     		adds	r5, r5, #8
 3234              	.LVL384:
 3235              	.L167:
2336:Core/Src/lz4.c **** 
 3236              		.loc 1 2336 13 is_stmt 1 view .LVU1061
2336:Core/Src/lz4.c **** 
 3237              		.loc 1 2336 16 is_stmt 0 view .LVU1062
 3238 0238 3800     		movs	r0, r7
 3239 023a 0830     		adds	r0, r0, #8
 3240              	.LVL385:
2338:Core/Src/lz4.c ****                 BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 3241              		.loc 1 2338 13 is_stmt 1 view .LVU1063
2348:Core/Src/lz4.c ****                 if (length > 16)  { LZ4_wildCopy8(op+8, match+8, cpy); }
 3242              		.loc 1 2348 17 view .LVU1064
 3243 023c 0822     		movs	r2, #8
 3244 023e 2900     		movs	r1, r5
 3245 0240 FFF7FEFF 		bl	memcpy
 3246              	.LVL386:
2349:Core/Src/lz4.c ****             }
 3247              		.loc 1 2349 17 view .LVU1065
2349:Core/Src/lz4.c ****             }
 3248              		.loc 1 2349 20 is_stmt 0 view .LVU1066
 3249 0244 4B46     		mov	r3, r9
 3250 0246 102B     		cmp	r3, #16
 3251 0248 00D8     		bhi	.LCB3721
 3252 024a 03E7     		b	.L141	@long jump
 3253              	.LCB3721:
 3254              	.LVL387:
2349:Core/Src/lz4.c ****             }
 3255              		.loc 1 2349 37 is_stmt 1 view .LVU1067
2349:Core/Src/lz4.c ****             }
 3256              		.loc 1 2349 53 is_stmt 0 view .LVU1068
 3257 024c 1037     		adds	r7, r7, #16
2349:Core/Src/lz4.c ****             }
 3258              		.loc 1 2349 62 view .LVU1069
 3259 024e 0835     		adds	r5, r5, #8
 3260              	.LVL388:
 3261              	.LBB3073:
 3262              	.LBI3073:
 446:Core/Src/lz4.c **** {
 3263              		.loc 1 446 6 is_stmt 1 view .LVU1070
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 117


 3264              	.LBB3074:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 3265              		.loc 1 448 5 view .LVU1071
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 3266              		.loc 1 449 5 view .LVU1072
 450:Core/Src/lz4.c **** 
 3267              		.loc 1 450 5 view .LVU1073
 3268              	.L168:
 452:Core/Src/lz4.c **** }
 3269              		.loc 1 452 5 view .LVU1074
 452:Core/Src/lz4.c **** }
 3270              		.loc 1 452 10 view .LVU1075
 3271 0250 0822     		movs	r2, #8
 3272 0252 2900     		movs	r1, r5
 3273 0254 3800     		movs	r0, r7
 3274 0256 FFF7FEFF 		bl	memcpy
 3275              	.LVL389:
 452:Core/Src/lz4.c **** }
 3276              		.loc 1 452 29 view .LVU1076
 452:Core/Src/lz4.c **** }
 3277              		.loc 1 452 30 is_stmt 0 view .LVU1077
 3278 025a 0837     		adds	r7, r7, #8
 3279              	.LVL390:
 452:Core/Src/lz4.c **** }
 3280              		.loc 1 452 35 is_stmt 1 view .LVU1078
 452:Core/Src/lz4.c **** }
 3281              		.loc 1 452 36 is_stmt 0 view .LVU1079
 3282 025c 0835     		adds	r5, r5, #8
 3283              	.LVL391:
 452:Core/Src/lz4.c **** }
 3284              		.loc 1 452 49 is_stmt 1 view .LVU1080
 452:Core/Src/lz4.c **** }
 3285              		.loc 1 452 5 is_stmt 0 view .LVU1081
 3286 025e BC42     		cmp	r4, r7
 3287 0260 F6D8     		bhi	.L168
 3288 0262 F7E6     		b	.L141
 3289              	.LVL392:
 3290              	.L189:
 452:Core/Src/lz4.c **** }
 3291              		.loc 1 452 5 view .LVU1082
 3292              	.LBE3074:
 3293              	.LBE3073:
2324:Core/Src/lz4.c ****                 op[0] = match[0];
 3294              		.loc 1 2324 17 is_stmt 1 view .LVU1083
 3295 0264 0021     		movs	r1, #0
 3296 0266 3800     		movs	r0, r7
 3297              	.LVL393:
2324:Core/Src/lz4.c ****                 op[0] = match[0];
 3298              		.loc 1 2324 17 is_stmt 0 view .LVU1084
 3299 0268 FFF7FEFF 		bl	LZ4_write32
 3300              	.LVL394:
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 3301              		.loc 1 2325 17 is_stmt 1 view .LVU1085
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 3302              		.loc 1 2325 30 is_stmt 0 view .LVU1086
 3303 026c 2B78     		ldrb	r3, [r5]
2325:Core/Src/lz4.c ****                 op[1] = match[1];
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 118


 3304              		.loc 1 2325 23 view .LVU1087
 3305 026e 3B70     		strb	r3, [r7]
2326:Core/Src/lz4.c ****                 op[2] = match[2];
 3306              		.loc 1 2326 17 is_stmt 1 view .LVU1088
2326:Core/Src/lz4.c ****                 op[2] = match[2];
 3307              		.loc 1 2326 23 is_stmt 0 view .LVU1089
 3308 0270 6B78     		ldrb	r3, [r5, #1]
 3309 0272 7B70     		strb	r3, [r7, #1]
2327:Core/Src/lz4.c ****                 op[3] = match[3];
 3310              		.loc 1 2327 17 is_stmt 1 view .LVU1090
2327:Core/Src/lz4.c ****                 op[3] = match[3];
 3311              		.loc 1 2327 23 is_stmt 0 view .LVU1091
 3312 0274 AB78     		ldrb	r3, [r5, #2]
 3313 0276 BB70     		strb	r3, [r7, #2]
2328:Core/Src/lz4.c ****                 match += inc32table[offset];
 3314              		.loc 1 2328 17 is_stmt 1 view .LVU1092
2328:Core/Src/lz4.c ****                 match += inc32table[offset];
 3315              		.loc 1 2328 23 is_stmt 0 view .LVU1093
 3316 0278 EB78     		ldrb	r3, [r5, #3]
 3317 027a FB70     		strb	r3, [r7, #3]
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 3318              		.loc 1 2329 17 is_stmt 1 view .LVU1094
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 3319              		.loc 1 2329 36 is_stmt 0 view .LVU1095
 3320 027c 5346     		mov	r3, r10
 3321 027e 9B00     		lsls	r3, r3, #2
 3322 0280 1A00     		movs	r2, r3
 3323 0282 104B     		ldr	r3, .L190
 3324 0284 0492     		str	r2, [sp, #16]
 3325 0286 D158     		ldr	r1, [r2, r3]
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 3326              		.loc 1 2329 23 view .LVU1096
 3327 0288 AA46     		mov	r10, r5
 3328              	.LVL395:
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 3329              		.loc 1 2329 23 view .LVU1097
 3330 028a 8A44     		add	r10, r10, r1
 3331              	.LVL396:
2330:Core/Src/lz4.c ****                 match -= dec64table[offset];
 3332              		.loc 1 2330 17 is_stmt 1 view .LVU1098
 3333 028c 381D     		adds	r0, r7, #4
 3334 028e 0422     		movs	r2, #4
 3335 0290 5146     		mov	r1, r10
 3336 0292 FFF7FEFF 		bl	memcpy
 3337              	.LVL397:
2331:Core/Src/lz4.c ****             } else {
 3338              		.loc 1 2331 17 view .LVU1099
2331:Core/Src/lz4.c ****             } else {
 3339              		.loc 1 2331 36 is_stmt 0 view .LVU1100
 3340 0296 0C4B     		ldr	r3, .L190+4
 3341 0298 049A     		ldr	r2, [sp, #16]
 3342 029a D558     		ldr	r5, [r2, r3]
2331:Core/Src/lz4.c ****             } else {
 3343              		.loc 1 2331 23 view .LVU1101
 3344 029c 5346     		mov	r3, r10
 3345 029e 5D1B     		subs	r5, r3, r5
 3346              	.LVL398:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 119


2331:Core/Src/lz4.c ****             } else {
 3347              		.loc 1 2331 23 view .LVU1102
 3348 02a0 CAE7     		b	.L167
 3349              	.LVL399:
 3350              	.L177:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 3351              		.loc 1 2240 20 view .LVU1103
 3352 02a2 3C00     		movs	r4, r7
 3353 02a4 65E7     		b	.L155
 3354              	.L187:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 3355              		.loc 1 2240 20 view .LVU1104
 3356 02a6 3C00     		movs	r4, r7
 3357 02a8 63E7     		b	.L155
 3358              	.LVL400:
 3359              	.L175:
 3360              	.LBB3075:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 3361              		.loc 1 2240 20 view .LVU1105
 3362 02aa 2E00     		movs	r6, r5
 3363              	.LVL401:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 3364              		.loc 1 2240 20 view .LVU1106
 3365 02ac ADE7     		b	.L150
 3366              	.LVL402:
 3367              	.L169:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 3368              		.loc 1 2240 20 view .LVU1107
 3369              	.LBE3075:
 3370              	.LBE3076:
1957:Core/Src/lz4.c **** 
 3371              		.loc 1 1957 53 view .LVU1108
 3372 02ae 0120     		movs	r0, #1
 3373              	.LVL403:
1957:Core/Src/lz4.c **** 
 3374              		.loc 1 1957 53 view .LVU1109
 3375 02b0 4042     		rsbs	r0, r0, #0
 3376 02b2 60E7     		b	.L138
 3377              	.LVL404:
 3378              	.L170:
1957:Core/Src/lz4.c **** 
 3379              		.loc 1 1957 53 view .LVU1110
 3380 02b4 0120     		movs	r0, #1
 3381              	.LVL405:
1957:Core/Src/lz4.c **** 
 3382              		.loc 1 1957 53 view .LVU1111
 3383 02b6 4042     		rsbs	r0, r0, #0
 3384 02b8 5DE7     		b	.L138
 3385              	.LVL406:
 3386              	.L171:
 3387              	.LBB3077:
1987:Core/Src/lz4.c ****             return ((srcSize==1) && (*ip==0)) ? 0 : -1;
 3388              		.loc 1 1987 41 view .LVU1112
 3389 02ba 0020     		movs	r0, #0
 3390              	.LVL407:
1987:Core/Src/lz4.c ****             return ((srcSize==1) && (*ip==0)) ? 0 : -1;
 3391              		.loc 1 1987 41 view .LVU1113
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 120


 3392 02bc 5BE7     		b	.L138
 3393              	.LVL408:
 3394              	.L172:
1990:Core/Src/lz4.c **** 
 3395              		.loc 1 1990 44 view .LVU1114
 3396 02be 0120     		movs	r0, #1
 3397              	.LVL409:
1990:Core/Src/lz4.c **** 
 3398              		.loc 1 1990 44 view .LVU1115
 3399 02c0 4042     		rsbs	r0, r0, #0
 3400              	.LVL410:
1990:Core/Src/lz4.c **** 
 3401              		.loc 1 1990 44 view .LVU1116
 3402              	.LBE3077:
 3403              	.LBE3078:
 3404              	.LBE3079:
2434:Core/Src/lz4.c ****                                   partial_decode, noDict,
 3405              		.loc 1 2434 12 view .LVU1117
 3406 02c2 58E7     		b	.L138
 3407              	.L191:
 3408              		.align	2
 3409              	.L190:
 3410 02c4 00000000 		.word	.LANCHOR0
 3411 02c8 00000000 		.word	.LANCHOR1
 3412              		.cfi_endproc
 3413              	.LFE58:
 3415              		.section	.text.LZ4_versionNumber,"ax",%progbits
 3416              		.align	1
 3417              		.global	LZ4_versionNumber
 3418              		.syntax unified
 3419              		.code	16
 3420              		.thumb_func
 3421              		.fpu softvfp
 3423              	LZ4_versionNumber:
 3424              	.LFB12:
 730:Core/Src/lz4.c **** const char* LZ4_versionString(void) { return LZ4_VERSION_STRING; }
 3425              		.loc 1 730 30 is_stmt 1 view -0
 3426              		.cfi_startproc
 3427              		@ args = 0, pretend = 0, frame = 0
 3428              		@ frame_needed = 0, uses_anonymous_args = 0
 3429              		@ link register save eliminated.
 730:Core/Src/lz4.c **** const char* LZ4_versionString(void) { return LZ4_VERSION_STRING; }
 3430              		.loc 1 730 32 view .LVU1119
 730:Core/Src/lz4.c **** const char* LZ4_versionString(void) { return LZ4_VERSION_STRING; }
 3431              		.loc 1 730 59 is_stmt 0 view .LVU1120
 3432 0000 0048     		ldr	r0, .L193
 3433              		@ sp needed
 3434 0002 7047     		bx	lr
 3435              	.L194:
 3436              		.align	2
 3437              	.L193:
 3438 0004 982A0000 		.word	10904
 3439              		.cfi_endproc
 3440              	.LFE12:
 3442              		.section	.rodata.LZ4_versionString.str1.4,"aMS",%progbits,1
 3443              		.align	2
 3444              	.LC6:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 121


 3445 0000 312E392E 		.ascii	"1.9.4\000"
 3445      3400
 3446              		.section	.text.LZ4_versionString,"ax",%progbits
 3447              		.align	1
 3448              		.global	LZ4_versionString
 3449              		.syntax unified
 3450              		.code	16
 3451              		.thumb_func
 3452              		.fpu softvfp
 3454              	LZ4_versionString:
 3455              	.LFB13:
 731:Core/Src/lz4.c **** int LZ4_compressBound(int isize)  { return LZ4_COMPRESSBOUND(isize); }
 3456              		.loc 1 731 37 is_stmt 1 view -0
 3457              		.cfi_startproc
 3458              		@ args = 0, pretend = 0, frame = 0
 3459              		@ frame_needed = 0, uses_anonymous_args = 0
 3460              		@ link register save eliminated.
 731:Core/Src/lz4.c **** int LZ4_compressBound(int isize)  { return LZ4_COMPRESSBOUND(isize); }
 3461              		.loc 1 731 39 view .LVU1122
 731:Core/Src/lz4.c **** int LZ4_compressBound(int isize)  { return LZ4_COMPRESSBOUND(isize); }
 3462              		.loc 1 731 66 is_stmt 0 view .LVU1123
 3463 0000 0048     		ldr	r0, .L196
 3464              		@ sp needed
 3465 0002 7047     		bx	lr
 3466              	.L197:
 3467              		.align	2
 3468              	.L196:
 3469 0004 00000000 		.word	.LC6
 3470              		.cfi_endproc
 3471              	.LFE13:
 3473              		.global	__aeabi_idiv
 3474              		.section	.text.LZ4_compressBound,"ax",%progbits
 3475              		.align	1
 3476              		.global	LZ4_compressBound
 3477              		.syntax unified
 3478              		.code	16
 3479              		.thumb_func
 3480              		.fpu softvfp
 3482              	LZ4_compressBound:
 3483              	.LVL411:
 3484              	.LFB14:
 732:Core/Src/lz4.c **** int LZ4_sizeofState(void) { return sizeof(LZ4_stream_t); }
 3485              		.loc 1 732 35 is_stmt 1 view -0
 3486              		.cfi_startproc
 3487              		@ args = 0, pretend = 0, frame = 0
 3488              		@ frame_needed = 0, uses_anonymous_args = 0
 732:Core/Src/lz4.c **** int LZ4_sizeofState(void) { return sizeof(LZ4_stream_t); }
 3489              		.loc 1 732 35 is_stmt 0 view .LVU1125
 3490 0000 10B5     		push	{r4, lr}
 3491              		.cfi_def_cfa_offset 8
 3492              		.cfi_offset 4, -8
 3493              		.cfi_offset 14, -4
 3494 0002 0400     		movs	r4, r0
 732:Core/Src/lz4.c **** int LZ4_sizeofState(void) { return sizeof(LZ4_stream_t); }
 3495              		.loc 1 732 37 is_stmt 1 view .LVU1126
 732:Core/Src/lz4.c **** int LZ4_sizeofState(void) { return sizeof(LZ4_stream_t); }
 3496              		.loc 1 732 44 is_stmt 0 view .LVU1127
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 122


 3497 0004 FC23     		movs	r3, #252
 3498 0006 DB05     		lsls	r3, r3, #23
 3499 0008 9842     		cmp	r0, r3
 3500 000a 05D8     		bhi	.L200
 732:Core/Src/lz4.c **** int LZ4_sizeofState(void) { return sizeof(LZ4_stream_t); }
 3501              		.loc 1 732 44 discriminator 1 view .LVU1128
 3502 000c FF21     		movs	r1, #255
 3503 000e FFF7FEFF 		bl	__aeabi_idiv
 3504              	.LVL412:
 732:Core/Src/lz4.c **** int LZ4_sizeofState(void) { return sizeof(LZ4_stream_t); }
 3505              		.loc 1 732 44 discriminator 1 view .LVU1129
 3506 0012 0019     		adds	r0, r0, r4
 3507 0014 1030     		adds	r0, r0, #16
 3508              	.L198:
 732:Core/Src/lz4.c **** int LZ4_sizeofState(void) { return sizeof(LZ4_stream_t); }
 3509              		.loc 1 732 70 view .LVU1130
 3510              		@ sp needed
 3511              	.LVL413:
 732:Core/Src/lz4.c **** int LZ4_sizeofState(void) { return sizeof(LZ4_stream_t); }
 3512              		.loc 1 732 70 view .LVU1131
 3513 0016 10BD     		pop	{r4, pc}
 3514              	.LVL414:
 3515              	.L200:
 732:Core/Src/lz4.c **** int LZ4_sizeofState(void) { return sizeof(LZ4_stream_t); }
 3516              		.loc 1 732 44 view .LVU1132
 3517 0018 0020     		movs	r0, #0
 3518              	.LVL415:
 732:Core/Src/lz4.c **** int LZ4_sizeofState(void) { return sizeof(LZ4_stream_t); }
 3519              		.loc 1 732 44 view .LVU1133
 3520 001a FCE7     		b	.L198
 3521              		.cfi_endproc
 3522              	.LFE14:
 3524              		.section	.text.LZ4_sizeofState,"ax",%progbits
 3525              		.align	1
 3526              		.global	LZ4_sizeofState
 3527              		.syntax unified
 3528              		.code	16
 3529              		.thumb_func
 3530              		.fpu softvfp
 3532              	LZ4_sizeofState:
 3533              	.LFB15:
 733:Core/Src/lz4.c **** 
 3534              		.loc 1 733 27 is_stmt 1 view -0
 3535              		.cfi_startproc
 3536              		@ args = 0, pretend = 0, frame = 0
 3537              		@ frame_needed = 0, uses_anonymous_args = 0
 3538              		@ link register save eliminated.
 733:Core/Src/lz4.c **** 
 3539              		.loc 1 733 29 view .LVU1135
 733:Core/Src/lz4.c **** 
 3540              		.loc 1 733 58 is_stmt 0 view .LVU1136
 3541 0000 0048     		ldr	r0, .L202
 3542              		@ sp needed
 3543 0002 7047     		bx	lr
 3544              	.L203:
 3545              		.align	2
 3546              	.L202:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 123


 3547 0004 20400000 		.word	16416
 3548              		.cfi_endproc
 3549              	.LFE15:
 3551              		.global	__aeabi_uidiv
 3552              		.global	__aeabi_uidivmod
 3553              		.section	.text.LZ4_compress_fast_extState_fastReset,"ax",%progbits
 3554              		.align	1
 3555              		.global	LZ4_compress_fast_extState_fastReset
 3556              		.syntax unified
 3557              		.code	16
 3558              		.thumb_func
 3559              		.fpu softvfp
 3561              	LZ4_compress_fast_extState_fastReset:
 3562              	.LVL416:
 3563              	.LFB30:
1385:Core/Src/lz4.c ****     LZ4_stream_t_internal* ctx = &((LZ4_stream_t*)state)->internal_donotuse;
 3564              		.loc 1 1385 1 is_stmt 1 view -0
 3565              		.cfi_startproc
 3566              		@ args = 8, pretend = 0, frame = 56
 3567              		@ frame_needed = 0, uses_anonymous_args = 0
1385:Core/Src/lz4.c ****     LZ4_stream_t_internal* ctx = &((LZ4_stream_t*)state)->internal_donotuse;
 3568              		.loc 1 1385 1 is_stmt 0 view .LVU1138
 3569 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 3570              		.cfi_def_cfa_offset 20
 3571              		.cfi_offset 4, -20
 3572              		.cfi_offset 5, -16
 3573              		.cfi_offset 6, -12
 3574              		.cfi_offset 7, -8
 3575              		.cfi_offset 14, -4
 3576 0002 DE46     		mov	lr, fp
 3577 0004 5746     		mov	r7, r10
 3578 0006 4E46     		mov	r6, r9
 3579 0008 4546     		mov	r5, r8
 3580 000a E0B5     		push	{r5, r6, r7, lr}
 3581              		.cfi_def_cfa_offset 36
 3582              		.cfi_offset 8, -36
 3583              		.cfi_offset 9, -32
 3584              		.cfi_offset 10, -28
 3585              		.cfi_offset 11, -24
 3586 000c 8FB0     		sub	sp, sp, #60
 3587              		.cfi_def_cfa_offset 96
 3588 000e 8346     		mov	fp, r0
 3589 0010 0191     		str	r1, [sp, #4]
 3590 0012 0292     		str	r2, [sp, #8]
 3591 0014 1C00     		movs	r4, r3
1386:Core/Src/lz4.c ****     if (acceleration < 1) acceleration = LZ4_ACCELERATION_DEFAULT;
 3592              		.loc 1 1386 5 is_stmt 1 view .LVU1139
 3593              	.LVL417:
1387:Core/Src/lz4.c ****     if (acceleration > LZ4_ACCELERATION_MAX) acceleration = LZ4_ACCELERATION_MAX;
 3594              		.loc 1 1387 5 view .LVU1140
1387:Core/Src/lz4.c ****     if (acceleration > LZ4_ACCELERATION_MAX) acceleration = LZ4_ACCELERATION_MAX;
 3595              		.loc 1 1387 8 is_stmt 0 view .LVU1141
 3596 0016 199B     		ldr	r3, [sp, #100]
 3597              	.LVL418:
1387:Core/Src/lz4.c ****     if (acceleration > LZ4_ACCELERATION_MAX) acceleration = LZ4_ACCELERATION_MAX;
 3598              		.loc 1 1387 8 view .LVU1142
 3599 0018 002B     		cmp	r3, #0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 124


 3600 001a 06DD     		ble	.L496
 3601              	.LVL419:
1388:Core/Src/lz4.c **** 
 3602              		.loc 1 1388 5 is_stmt 1 view .LVU1143
1388:Core/Src/lz4.c **** 
 3603              		.loc 1 1388 8 is_stmt 0 view .LVU1144
 3604 001c D44B     		ldr	r3, .L631
 3605              	.LVL420:
1388:Core/Src/lz4.c **** 
 3606              		.loc 1 1388 8 view .LVU1145
 3607 001e 199A     		ldr	r2, [sp, #100]
 3608              	.LVL421:
1388:Core/Src/lz4.c **** 
 3609              		.loc 1 1388 8 view .LVU1146
 3610 0020 9A42     		cmp	r2, r3
 3611 0022 04DD     		ble	.L205
1388:Core/Src/lz4.c **** 
 3612              		.loc 1 1388 59 view .LVU1147
 3613 0024 D24B     		ldr	r3, .L631
 3614 0026 1993     		str	r3, [sp, #100]
 3615              	.LVL422:
1388:Core/Src/lz4.c **** 
 3616              		.loc 1 1388 59 view .LVU1148
 3617 0028 01E0     		b	.L205
 3618              	.LVL423:
 3619              	.L496:
1387:Core/Src/lz4.c ****     if (acceleration > LZ4_ACCELERATION_MAX) acceleration = LZ4_ACCELERATION_MAX;
 3620              		.loc 1 1387 40 view .LVU1149
 3621 002a 0123     		movs	r3, #1
 3622 002c 1993     		str	r3, [sp, #100]
 3623              	.LVL424:
 3624              	.L205:
1390:Core/Src/lz4.c ****         if (srcSize < LZ4_64Klimit) {
 3625              		.loc 1 1390 5 is_stmt 1 view .LVU1150
1390:Core/Src/lz4.c ****         if (srcSize < LZ4_64Klimit) {
 3626              		.loc 1 1390 24 is_stmt 0 view .LVU1151
 3627 002e 2000     		movs	r0, r4
 3628              	.LVL425:
1390:Core/Src/lz4.c ****         if (srcSize < LZ4_64Klimit) {
 3629              		.loc 1 1390 24 view .LVU1152
 3630 0030 FFF7FEFF 		bl	LZ4_compressBound
 3631              	.LVL426:
1390:Core/Src/lz4.c ****         if (srcSize < LZ4_64Klimit) {
 3632              		.loc 1 1390 8 view .LVU1153
 3633 0034 189B     		ldr	r3, [sp, #96]
 3634 0036 9842     		cmp	r0, r3
 3635 0038 01DD     		ble	.LCB4123
 3636 003a 00F0E9FF 		bl	.L206	@far jump
 3637              	.LCB4123:
1391:Core/Src/lz4.c ****             const tableType_t tableType = byU16;
 3638              		.loc 1 1391 9 is_stmt 1 view .LVU1154
1391:Core/Src/lz4.c ****             const tableType_t tableType = byU16;
 3639              		.loc 1 1391 12 is_stmt 0 view .LVU1155
 3640 003e CD4B     		ldr	r3, .L631+4
 3641 0040 9C42     		cmp	r4, r3
 3642 0042 01DD     		ble	.LCB4127
 3643 0044 00F01CFC 		bl	.L207	@far jump
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 125


 3644              	.LCB4127:
 3645              	.LBB3080:
1392:Core/Src/lz4.c ****             LZ4_prepareTable(ctx, srcSize, tableType);
 3646              		.loc 1 1392 13 is_stmt 1 view .LVU1156
 3647              	.LVL427:
1393:Core/Src/lz4.c ****             if (ctx->currentOffset) {
 3648              		.loc 1 1393 13 view .LVU1157
 3649              	.LBB3081:
 3650              	.LBI3081:
 858:Core/Src/lz4.c ****            const int inputSize,
 3651              		.loc 1 858 1 view .LVU1158
 3652              	.LBB3082:
 865:Core/Src/lz4.c ****         assert(inputSize >= 0);
 3653              		.loc 1 865 5 view .LVU1159
 865:Core/Src/lz4.c ****         assert(inputSize >= 0);
 3654              		.loc 1 865 9 is_stmt 0 view .LVU1160
 3655 0048 CB4B     		ldr	r3, .L631+8
 3656 004a 5A46     		mov	r2, fp
 3657 004c D35C     		ldrb	r3, [r2, r3]
 865:Core/Src/lz4.c ****         assert(inputSize >= 0);
 3658              		.loc 1 865 8 view .LVU1161
 3659 004e 002B     		cmp	r3, #0
 3660 0050 17D0     		beq	.L208
 3661              	.LVL428:
 866:Core/Src/lz4.c ****         if ((tableType_t)cctx->tableType != tableType
 3662              		.loc 1 866 9 is_stmt 1 view .LVU1162
 867:Core/Src/lz4.c ****           || ((tableType == byU16) && cctx->currentOffset + (unsigned)inputSize >= 0xFFFFU)
 3663              		.loc 1 867 9 view .LVU1163
 867:Core/Src/lz4.c ****           || ((tableType == byU16) && cctx->currentOffset + (unsigned)inputSize >= 0xFFFFU)
 3664              		.loc 1 867 12 is_stmt 0 view .LVU1164
 3665 0052 032B     		cmp	r3, #3
 3666 0054 09D1     		bne	.L209
 868:Core/Src/lz4.c ****           || ((tableType == byU32) && cctx->currentOffset > 1 GB)
 3667              		.loc 1 868 43 view .LVU1165
 3668 0056 C94B     		ldr	r3, .L631+12
 3669 0058 D358     		ldr	r3, [r2, r3]
 868:Core/Src/lz4.c ****           || ((tableType == byU32) && cctx->currentOffset > 1 GB)
 3670              		.loc 1 868 59 view .LVU1166
 3671 005a 1B19     		adds	r3, r3, r4
 868:Core/Src/lz4.c ****           || ((tableType == byU32) && cctx->currentOffset > 1 GB)
 3672              		.loc 1 868 36 view .LVU1167
 3673 005c C84A     		ldr	r2, .L631+16
 3674              	.LVL429:
 868:Core/Src/lz4.c ****           || ((tableType == byU32) && cctx->currentOffset > 1 GB)
 3675              		.loc 1 868 36 view .LVU1168
 3676 005e 9342     		cmp	r3, r2
 3677 0060 03D8     		bhi	.L209
 871:Core/Src/lz4.c ****         {
 3678              		.loc 1 871 11 view .LVU1169
 3679 0062 8023     		movs	r3, #128
 3680 0064 5B01     		lsls	r3, r3, #5
 3681 0066 9C42     		cmp	r4, r3
 3682 0068 0BDB     		blt	.L208
 3683              	.L209:
 873:Core/Src/lz4.c ****             MEM_INIT(cctx->hashTable, 0, LZ4_HASHTABLESIZE);
 3684              		.loc 1 873 13 is_stmt 1 view .LVU1170
 873:Core/Src/lz4.c ****             MEM_INIT(cctx->hashTable, 0, LZ4_HASHTABLESIZE);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 126


 3685              		.loc 1 873 73 view .LVU1171
 874:Core/Src/lz4.c ****             cctx->currentOffset = 0;
 3686              		.loc 1 874 13 view .LVU1172
 3687 006a 8022     		movs	r2, #128
 3688 006c D201     		lsls	r2, r2, #7
 3689 006e 0021     		movs	r1, #0
 3690 0070 5846     		mov	r0, fp
 3691 0072 FFF7FEFF 		bl	memset
 3692              	.LVL430:
 875:Core/Src/lz4.c ****             cctx->tableType = (U32)clearedTable;
 3693              		.loc 1 875 13 view .LVU1173
 875:Core/Src/lz4.c ****             cctx->tableType = (U32)clearedTable;
 3694              		.loc 1 875 33 is_stmt 0 view .LVU1174
 3695 0076 0023     		movs	r3, #0
 3696 0078 C04A     		ldr	r2, .L631+12
 3697 007a 5946     		mov	r1, fp
 3698 007c 8B50     		str	r3, [r1, r2]
 876:Core/Src/lz4.c ****         } else {
 3699              		.loc 1 876 13 is_stmt 1 view .LVU1175
 876:Core/Src/lz4.c ****         } else {
 3700              		.loc 1 876 29 is_stmt 0 view .LVU1176
 3701 007e BE4A     		ldr	r2, .L631+8
 3702 0080 8B50     		str	r3, [r1, r2]
 3703              	.L208:
 887:Core/Src/lz4.c ****         DEBUGLOG(5, "LZ4_prepareTable: adding 64KB to currentOffset");
 3704              		.loc 1 887 5 is_stmt 1 view .LVU1177
 887:Core/Src/lz4.c ****         DEBUGLOG(5, "LZ4_prepareTable: adding 64KB to currentOffset");
 3705              		.loc 1 887 13 is_stmt 0 view .LVU1178
 3706 0082 BE4B     		ldr	r3, .L631+12
 3707 0084 5A46     		mov	r2, fp
 3708 0086 D358     		ldr	r3, [r2, r3]
 3709 0088 9A46     		mov	r10, r3
 893:Core/Src/lz4.c ****     cctx->dictionary = NULL;
 3710              		.loc 1 893 5 is_stmt 1 view .LVU1179
 893:Core/Src/lz4.c ****     cctx->dictionary = NULL;
 3711              		.loc 1 893 19 is_stmt 0 view .LVU1180
 3712 008a 0023     		movs	r3, #0
 3713 008c BD4A     		ldr	r2, .L631+20
 3714 008e 5946     		mov	r1, fp
 3715 0090 8B50     		str	r3, [r1, r2]
 894:Core/Src/lz4.c ****     cctx->dictSize = 0;
 3716              		.loc 1 894 5 is_stmt 1 view .LVU1181
 894:Core/Src/lz4.c ****     cctx->dictSize = 0;
 3717              		.loc 1 894 22 is_stmt 0 view .LVU1182
 3718 0092 043A     		subs	r2, r2, #4
 3719 0094 8B50     		str	r3, [r1, r2]
 895:Core/Src/lz4.c **** }
 3720              		.loc 1 895 5 is_stmt 1 view .LVU1183
 895:Core/Src/lz4.c **** }
 3721              		.loc 1 895 20 is_stmt 0 view .LVU1184
 3722 0096 BC4A     		ldr	r2, .L631+24
 3723 0098 8B50     		str	r3, [r1, r2]
 3724              	.LVL431:
 895:Core/Src/lz4.c **** }
 3725              		.loc 1 895 20 view .LVU1185
 3726              	.LBE3082:
 3727              	.LBE3081:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 127


1394:Core/Src/lz4.c ****                 return LZ4_compress_generic(ctx, src, dst, srcSize, NULL, 0, notLimited, tableType,
 3728              		.loc 1 1394 13 is_stmt 1 view .LVU1186
1394:Core/Src/lz4.c ****                 return LZ4_compress_generic(ctx, src, dst, srcSize, NULL, 0, notLimited, tableType,
 3729              		.loc 1 1394 16 is_stmt 0 view .LVU1187
 3730 009a 5346     		mov	r3, r10
 3731 009c 002B     		cmp	r3, #0
 3732 009e 00D1     		bne	.LCB4212
 3733 00a0 01E2     		b	.L210	@long jump
 3734              	.LCB4212:
 3735              	.LVL432:
1395:Core/Src/lz4.c ****             } else {
 3736              		.loc 1 1395 17 is_stmt 1 view .LVU1188
 3737              	.LBB3083:
 3738              	.LBI3083:
1314:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 3739              		.loc 1 1314 22 view .LVU1189
 3740              	.LBB3084:
1327:Core/Src/lz4.c ****                 srcSize, dstCapacity);
 3741              		.loc 1 1327 5 view .LVU1190
1328:Core/Src/lz4.c **** 
 3742              		.loc 1 1328 38 view .LVU1191
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 3743              		.loc 1 1330 5 view .LVU1192
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 3744              		.loc 1 1330 8 is_stmt 0 view .LVU1193
 3745 00a2 FC23     		movs	r3, #252
 3746 00a4 DB05     		lsls	r3, r3, #23
 3747 00a6 9C42     		cmp	r4, r3
 3748 00a8 00D9     		bls	.LCB4236
 3749 00aa F8E1     		b	.L498	@long jump
 3750              	.LCB4236:
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 3751              		.loc 1 1331 5 is_stmt 1 view .LVU1194
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 3752              		.loc 1 1331 8 is_stmt 0 view .LVU1195
 3753 00ac 002C     		cmp	r4, #0
 3754 00ae 06D1     		bne	.L212
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 3755              		.loc 1 1332 9 is_stmt 1 view .LVU1196
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 3756              		.loc 1 1333 9 view .LVU1197
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 3757              		.loc 1 1333 49 view .LVU1198
1334:Core/Src/lz4.c ****         assert(dst != NULL);
 3758              		.loc 1 1334 9 view .LVU1199
1335:Core/Src/lz4.c ****         dst[0] = 0;
 3759              		.loc 1 1335 9 view .LVU1200
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 3760              		.loc 1 1336 9 view .LVU1201
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 3761              		.loc 1 1336 16 is_stmt 0 view .LVU1202
 3762 00b0 0023     		movs	r3, #0
 3763 00b2 029A     		ldr	r2, [sp, #8]
 3764 00b4 1370     		strb	r3, [r2]
1337:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
 3765              		.loc 1 1337 9 is_stmt 1 view .LVU1203
1341:Core/Src/lz4.c ****     }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 128


 3766              		.loc 1 1341 9 view .LVU1204
1341:Core/Src/lz4.c ****     }
 3767              		.loc 1 1341 16 is_stmt 0 view .LVU1205
 3768 00b6 0133     		adds	r3, r3, #1
 3769 00b8 9A46     		mov	r10, r3
 3770 00ba 00F09EFF 		bl	.L204	@ far jump
 3771              	.L212:
1343:Core/Src/lz4.c **** 
 3772              		.loc 1 1343 5 is_stmt 1 view .LVU1206
1345:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
 3773              		.loc 1 1345 5 view .LVU1207
 3774              	.LVL433:
 3775              	.LBB3085:
 3776              	.LBI3085:
 904:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 3777              		.loc 1 904 22 view .LVU1208
 3778              	.LBB3086:
 917:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 3779              		.loc 1 917 5 view .LVU1209
 918:Core/Src/lz4.c **** 
 3780              		.loc 1 918 5 view .LVU1210
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 3781              		.loc 1 920 5 view .LVU1211
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 3782              		.loc 1 921 5 view .LVU1212
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 3783              		.loc 1 921 17 is_stmt 0 view .LVU1213
 3784 00be 0199     		ldr	r1, [sp, #4]
 3785              	.LVL434:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 3786              		.loc 1 921 17 view .LVU1214
 3787 00c0 5346     		mov	r3, r10
 3788 00c2 CB1A     		subs	r3, r1, r3
 3789 00c4 0593     		str	r3, [sp, #20]
 3790              	.LVL435:
 922:Core/Src/lz4.c **** 
 3791              		.loc 1 922 5 is_stmt 1 view .LVU1215
 924:Core/Src/lz4.c ****     const BYTE* const dictionary =
 3792              		.loc 1 924 5 view .LVU1216
 925:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
 3793              		.loc 1 925 5 view .LVU1217
 927:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
 3794              		.loc 1 927 5 view .LVU1218
 929:Core/Src/lz4.c **** 
 3795              		.loc 1 929 5 view .LVU1219
 931:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
 3796              		.loc 1 931 5 view .LVU1220
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 3797              		.loc 1 932 5 view .LVU1221
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 3798              		.loc 1 933 5 view .LVU1222
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 3799              		.loc 1 934 5 view .LVU1223
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 3800              		.loc 1 935 5 view .LVU1224
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 3801              		.loc 1 935 23 is_stmt 0 view .LVU1225
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 129


 3802 00c6 0E00     		movs	r6, r1
 3803 00c8 8C46     		mov	ip, r1
 3804 00ca A444     		add	ip, ip, r4
 3805 00cc 6346     		mov	r3, ip
 3806              	.LVL436:
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 3807              		.loc 1 935 23 view .LVU1226
 3808 00ce 0893     		str	r3, [sp, #32]
 3809              	.LVL437:
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 3810              		.loc 1 936 5 is_stmt 1 view .LVU1227
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 3811              		.loc 1 936 23 is_stmt 0 view .LVU1228
 3812 00d0 6246     		mov	r2, ip
 3813 00d2 0B3A     		subs	r2, r2, #11
 3814 00d4 0492     		str	r2, [sp, #16]
 3815              	.LVL438:
 937:Core/Src/lz4.c **** 
 3816              		.loc 1 937 5 is_stmt 1 view .LVU1229
 937:Core/Src/lz4.c **** 
 3817              		.loc 1 937 23 is_stmt 0 view .LVU1230
 3818 00d6 053B     		subs	r3, r3, #5
 3819              	.LVL439:
 937:Core/Src/lz4.c **** 
 3820              		.loc 1 937 23 view .LVU1231
 3821 00d8 0B93     		str	r3, [sp, #44]
 3822              	.LVL440:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 3823              		.loc 1 941 5 is_stmt 1 view .LVU1232
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 3824              		.loc 1 946 5 view .LVU1233
 947:Core/Src/lz4.c **** 
 3825              		.loc 1 947 5 view .LVU1234
 949:Core/Src/lz4.c ****     U32 forwardH;
 3826              		.loc 1 949 5 view .LVU1235
 950:Core/Src/lz4.c **** 
 3827              		.loc 1 950 5 view .LVU1236
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 3828              		.loc 1 952 5 view .LVU1237
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 3829              		.loc 1 952 98 view .LVU1238
 953:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 3830              		.loc 1 953 5 view .LVU1239
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 3831              		.loc 1 956 5 view .LVU1240
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 3832              		.loc 1 957 5 view .LVU1241
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 3833              		.loc 1 958 5 view .LVU1242
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 3834              		.loc 1 958 27 view .LVU1243
 959:Core/Src/lz4.c **** 
 3835              		.loc 1 959 5 view .LVU1244
 961:Core/Src/lz4.c **** 
 3836              		.loc 1 961 5 view .LVU1245
 964:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 3837              		.loc 1 964 5 view .LVU1246
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 130


 970:Core/Src/lz4.c ****     }
 3838              		.loc 1 970 9 view .LVU1247
 970:Core/Src/lz4.c ****     }
 3839              		.loc 1 970 24 is_stmt 0 view .LVU1248
 3840 00da AB4B     		ldr	r3, .L631+24
 3841              	.LVL441:
 970:Core/Src/lz4.c ****     }
 3842              		.loc 1 970 24 view .LVU1249
 3843 00dc 5A46     		mov	r2, fp
 3844              	.LVL442:
 970:Core/Src/lz4.c ****     }
 3845              		.loc 1 970 24 view .LVU1250
 3846 00de D450     		str	r4, [r2, r3]
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 3847              		.loc 1 972 5 is_stmt 1 view .LVU1251
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 3848              		.loc 1 972 25 is_stmt 0 view .LVU1252
 3849 00e0 5346     		mov	r3, r10
 3850 00e2 1A19     		adds	r2, r3, r4
 3851 00e4 A54B     		ldr	r3, .L631+12
 3852 00e6 5846     		mov	r0, fp
 3853 00e8 C250     		str	r2, [r0, r3]
 973:Core/Src/lz4.c **** 
 3854              		.loc 1 973 5 is_stmt 1 view .LVU1253
 973:Core/Src/lz4.c **** 
 3855              		.loc 1 973 21 is_stmt 0 view .LVU1254
 3856 00ea A34B     		ldr	r3, .L631+8
 3857 00ec 0322     		movs	r2, #3
 3858 00ee C250     		str	r2, [r0, r3]
 975:Core/Src/lz4.c **** 
 3859              		.loc 1 975 5 is_stmt 1 view .LVU1255
 975:Core/Src/lz4.c **** 
 3860              		.loc 1 975 8 is_stmt 0 view .LVU1256
 3861 00f0 0C2C     		cmp	r4, #12
 3862 00f2 00DC     		bgt	.LCB4363
 3863 00f4 A8E1     		b	.L499	@long jump
 3864              	.LCB4363:
 3865              	.LVL443:
 3866              	.LBB3087:
 978:Core/Src/lz4.c ****         if (tableType == byPtr) {
 3867              		.loc 1 978 9 is_stmt 1 view .LVU1257
 3868              	.LBB3088:
 3869              	.LBI3088:
 778:Core/Src/lz4.c **** {
 3870              		.loc 1 778 22 view .LVU1258
 3871              	.LBB3089:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 3872              		.loc 1 780 5 view .LVU1259
 781:Core/Src/lz4.c **** }
 3873              		.loc 1 781 5 view .LVU1260
 781:Core/Src/lz4.c **** }
 3874              		.loc 1 781 12 is_stmt 0 view .LVU1261
 3875 00f6 0800     		movs	r0, r1
 3876              	.LVL444:
 781:Core/Src/lz4.c **** }
 3877              		.loc 1 781 12 view .LVU1262
 3878 00f8 FFF7FEFF 		bl	LZ4_read32
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 131


 3879              	.LVL445:
 3880              	.LBB3090:
 3881              	.LBI3090:
 758:Core/Src/lz4.c **** {
 3882              		.loc 1 758 22 is_stmt 1 view .LVU1263
 3883              	.LBB3091:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 3884              		.loc 1 760 5 view .LVU1264
 761:Core/Src/lz4.c ****     else
 3885              		.loc 1 761 9 view .LVU1265
 761:Core/Src/lz4.c ****     else
 3886              		.loc 1 761 27 is_stmt 0 view .LVU1266
 3887 00fc 8300     		lsls	r3, r0, #2
 3888 00fe 1B18     		adds	r3, r3, r0
 3889 0100 5B01     		lsls	r3, r3, #5
 3890 0102 1B1A     		subs	r3, r3, r0
 3891 0104 5A01     		lsls	r2, r3, #5
 3892 0106 9B18     		adds	r3, r3, r2
 3893 0108 9B00     		lsls	r3, r3, #2
 3894 010a 1B1A     		subs	r3, r3, r0
 3895 010c 5A01     		lsls	r2, r3, #5
 3896 010e D21A     		subs	r2, r2, r3
 3897 0110 1302     		lsls	r3, r2, #8
 3898 0112 9B1A     		subs	r3, r3, r2
 3899 0114 1B01     		lsls	r3, r3, #4
 3900 0116 1818     		adds	r0, r3, r0
 3901              	.LVL446:
 761:Core/Src/lz4.c ****     else
 3902              		.loc 1 761 42 view .LVU1267
 3903 0118 C00C     		lsrs	r0, r0, #19
 3904              	.LVL447:
 761:Core/Src/lz4.c ****     else
 3905              		.loc 1 761 42 view .LVU1268
 3906              	.LBE3091:
 3907              	.LBE3090:
 3908              	.LBE3089:
 3909              	.LBE3088:
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 3910              		.loc 1 979 9 is_stmt 1 view .LVU1269
 982:Core/Src/lz4.c ****     }   }
 3911              		.loc 1 982 13 view .LVU1270
 3912              	.LBB3092:
 3913              	.LBI3092:
 796:Core/Src/lz4.c **** {
 3914              		.loc 1 796 23 view .LVU1271
 3915              	.LBE3092:
 3916              	.LBE3087:
 3917              	.LBE3086:
 3918              	.LBE3085:
 3919              	.LBE3084:
 3920              	.LBE3083:
 3921              	.LBE3080:
 798:Core/Src/lz4.c ****     {
 3922              		.loc 1 798 5 view .LVU1272
 3923              	.LBB3317:
 3924              	.LBB3194:
 3925              	.LBB3188:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 132


 3926              	.LBB3182:
 3927              	.LBB3176:
 3928              	.LBB3095:
 3929              	.LBB3094:
 3930              	.LBB3093:
 804:Core/Src/lz4.c ****     }
 3931              		.loc 1 804 19 view .LVU1273
 804:Core/Src/lz4.c ****     }
 3932              		.loc 1 804 54 view .LVU1274
 804:Core/Src/lz4.c ****     }
 3933              		.loc 1 804 75 view .LVU1275
 804:Core/Src/lz4.c ****     }
 3934              		.loc 1 804 84 is_stmt 0 view .LVU1276
 3935 011a 4000     		lsls	r0, r0, #1
 3936              	.LVL448:
 804:Core/Src/lz4.c ****     }
 3937              		.loc 1 804 88 view .LVU1277
 3938 011c 5B46     		mov	r3, fp
 804:Core/Src/lz4.c ****     }
 3939              		.loc 1 804 88 view .LVU1278
 3940 011e 5246     		mov	r2, r10
 804:Core/Src/lz4.c ****     }
 3941              		.loc 1 804 88 view .LVU1279
 3942 0120 1A52     		strh	r2, [r3, r0]
 804:Core/Src/lz4.c ****     }
 3943              		.loc 1 804 100 is_stmt 1 view .LVU1280
 3944              	.LVL449:
 804:Core/Src/lz4.c ****     }
 3945              		.loc 1 804 100 is_stmt 0 view .LVU1281
 3946              	.LBE3093:
 3947              	.LBE3094:
 3948              	.LBE3095:
 984:Core/Src/lz4.c **** 
 3949              		.loc 1 984 5 is_stmt 1 view .LVU1282
 984:Core/Src/lz4.c **** 
 3950              		.loc 1 984 7 is_stmt 0 view .LVU1283
 3951 0122 751C     		adds	r5, r6, #1
 3952              	.LVL450:
 984:Core/Src/lz4.c **** 
 3953              		.loc 1 984 11 is_stmt 1 view .LVU1284
 3954              	.LBB3096:
 3955              	.LBI3096:
 778:Core/Src/lz4.c **** {
 3956              		.loc 1 778 22 view .LVU1285
 3957              	.LBB3097:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 3958              		.loc 1 780 5 view .LVU1286
 781:Core/Src/lz4.c **** }
 3959              		.loc 1 781 5 view .LVU1287
 781:Core/Src/lz4.c **** }
 3960              		.loc 1 781 12 is_stmt 0 view .LVU1288
 3961 0124 2800     		movs	r0, r5
 3962 0126 FFF7FEFF 		bl	LZ4_read32
 3963              	.LVL451:
 3964              	.LBB3098:
 3965              	.LBI3098:
 758:Core/Src/lz4.c **** {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 133


 3966              		.loc 1 758 22 is_stmt 1 view .LVU1289
 3967              	.LBB3099:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 3968              		.loc 1 760 5 view .LVU1290
 761:Core/Src/lz4.c ****     else
 3969              		.loc 1 761 9 view .LVU1291
 761:Core/Src/lz4.c ****     else
 3970              		.loc 1 761 27 is_stmt 0 view .LVU1292
 3971 012a 8300     		lsls	r3, r0, #2
 3972 012c 1B18     		adds	r3, r3, r0
 3973 012e 5B01     		lsls	r3, r3, #5
 3974 0130 1B1A     		subs	r3, r3, r0
 3975 0132 5A01     		lsls	r2, r3, #5
 3976 0134 9B18     		adds	r3, r3, r2
 3977 0136 9B00     		lsls	r3, r3, #2
 3978 0138 1B1A     		subs	r3, r3, r0
 3979 013a 5C01     		lsls	r4, r3, #5
 3980              	.LVL452:
 761:Core/Src/lz4.c ****     else
 3981              		.loc 1 761 27 view .LVU1293
 3982 013c E31A     		subs	r3, r4, r3
 3983 013e 1C02     		lsls	r4, r3, #8
 3984 0140 E41A     		subs	r4, r4, r3
 3985 0142 2401     		lsls	r4, r4, #4
 3986 0144 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 3987              		.loc 1 761 42 view .LVU1294
 3988 0146 E40C     		lsrs	r4, r4, #19
 3989 0148 029B     		ldr	r3, [sp, #8]
 3990 014a 0A93     		str	r3, [sp, #40]
 3991 014c 0996     		str	r6, [sp, #36]
 3992 014e 5346     		mov	r3, r10
 3993 0150 0793     		str	r3, [sp, #28]
 3994              	.LVL453:
 3995              	.L237:
 761:Core/Src/lz4.c ****     else
 3996              		.loc 1 761 42 view .LVU1295
 3997              	.LBE3099:
 3998              	.LBE3098:
 3999              	.LBE3097:
 4000              	.LBE3096:
 987:Core/Src/lz4.c ****         const BYTE* match;
 4001              		.loc 1 987 5 is_stmt 1 view .LVU1296
 4002              	.LBB3100:
 988:Core/Src/lz4.c ****         BYTE* token;
 4003              		.loc 1 988 9 view .LVU1297
 989:Core/Src/lz4.c ****         const BYTE* filledIp;
 4004              		.loc 1 989 9 view .LVU1298
 990:Core/Src/lz4.c **** 
 4005              		.loc 1 990 9 view .LVU1299
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 4006              		.loc 1 993 9 view .LVU1300
 4007              	.LBB3101:
1015:Core/Src/lz4.c ****             int step = 1;
 4008              		.loc 1 1015 13 view .LVU1301
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 4009              		.loc 1 1016 13 view .LVU1302
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 134


1017:Core/Src/lz4.c ****             do {
 4010              		.loc 1 1017 13 view .LVU1303
1017:Core/Src/lz4.c ****             do {
 4011              		.loc 1 1017 17 is_stmt 0 view .LVU1304
 4012 0152 199B     		ldr	r3, [sp, #100]
 4013 0154 9B01     		lsls	r3, r3, #6
 4014 0156 0393     		str	r3, [sp, #12]
 4015              	.LVL454:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 4016              		.loc 1 1016 17 view .LVU1305
 4017 0158 0126     		movs	r6, #1
 4018              	.LVL455:
 4019              	.L214:
1018:Core/Src/lz4.c ****                 U32 const h = forwardH;
 4020              		.loc 1 1018 13 is_stmt 1 view .LVU1306
 4021              	.LBB3102:
1019:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
 4022              		.loc 1 1019 17 view .LVU1307
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 4023              		.loc 1 1020 17 view .LVU1308
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 4024              		.loc 1 1020 53 is_stmt 0 view .LVU1309
 4025 015a 059A     		ldr	r2, [sp, #20]
 4026 015c AB1A     		subs	r3, r5, r2
 4027 015e 9946     		mov	r9, r3
 4028              	.LVL456:
1021:Core/Src/lz4.c ****                 assert(matchIndex <= current);
 4029              		.loc 1 1021 17 is_stmt 1 view .LVU1310
 4030              	.LBB3103:
 4031              	.LBI3103:
 827:Core/Src/lz4.c **** {
 4032              		.loc 1 827 22 view .LVU1311
 4033              	.LBB3104:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 4034              		.loc 1 829 5 view .LVU1312
 4035              	.LBE3104:
 4036              	.LBE3103:
 4037              	.LBE3102:
 4038              	.LBE3101:
 4039              	.LBE3100:
 4040              	.LBE3176:
 4041              	.LBE3182:
 4042              	.LBE3188:
 4043              	.LBE3194:
 4044              	.LBE3317:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 4045              		.loc 1 829 44 view .LVU1313
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 4046              		.loc 1 830 5 view .LVU1314
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 4047              		.loc 1 835 5 view .LVU1315
 4048              	.LBB3318:
 4049              	.LBB3195:
 4050              	.LBB3189:
 4051              	.LBB3183:
 4052              	.LBB3177:
 4053              	.LBB3165:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 135


 4054              	.LBB3116:
 4055              	.LBB3114:
 4056              	.LBB3106:
 4057              	.LBB3105:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 4058              		.loc 1 836 9 view .LVU1316
 837:Core/Src/lz4.c ****         return hashTable[h];
 4059              		.loc 1 837 9 view .LVU1317
 838:Core/Src/lz4.c ****     }
 4060              		.loc 1 838 9 view .LVU1318
 838:Core/Src/lz4.c ****     }
 4061              		.loc 1 838 25 is_stmt 0 view .LVU1319
 4062 0160 6400     		lsls	r4, r4, #1
 4063              	.LVL457:
 838:Core/Src/lz4.c ****     }
 4064              		.loc 1 838 25 view .LVU1320
 4065 0162 A046     		mov	r8, r4
 4066 0164 D844     		add	r8, r8, fp
 4067 0166 5B46     		mov	r3, fp
 4068              	.LVL458:
 838:Core/Src/lz4.c ****     }
 4069              		.loc 1 838 25 view .LVU1321
 4070 0168 1F5B     		ldrh	r7, [r3, r4]
 4071              	.LVL459:
 838:Core/Src/lz4.c ****     }
 4072              		.loc 1 838 25 view .LVU1322
 4073              	.LBE3105:
 4074              	.LBE3106:
1022:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
 4075              		.loc 1 1022 17 is_stmt 1 view .LVU1323
1023:Core/Src/lz4.c ****                 ip = forwardIp;
 4076              		.loc 1 1023 17 view .LVU1324
1024:Core/Src/lz4.c ****                 forwardIp += step;
 4077              		.loc 1 1024 17 view .LVU1325
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 4078              		.loc 1 1025 17 view .LVU1326
 4079 016a 0695     		str	r5, [sp, #24]
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 4080              		.loc 1 1025 27 is_stmt 0 view .LVU1327
 4081 016c AD19     		adds	r5, r5, r6
 4082              	.LVL460:
1026:Core/Src/lz4.c **** 
 4083              		.loc 1 1026 17 is_stmt 1 view .LVU1328
 4084 016e 039B     		ldr	r3, [sp, #12]
1026:Core/Src/lz4.c **** 
 4085              		.loc 1 1026 22 is_stmt 0 view .LVU1329
 4086 0170 9E11     		asrs	r6, r3, #6
 4087              	.LVL461:
1026:Core/Src/lz4.c **** 
 4088              		.loc 1 1026 22 view .LVU1330
 4089 0172 0133     		adds	r3, r3, #1
 4090 0174 0393     		str	r3, [sp, #12]
 4091              	.LVL462:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 4092              		.loc 1 1028 17 is_stmt 1 view .LVU1331
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 4093              		.loc 1 1028 20 is_stmt 0 view .LVU1332
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 136


 4094 0176 049B     		ldr	r3, [sp, #16]
 4095              	.LVL463:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 4096              		.loc 1 1028 20 view .LVU1333
 4097 0178 AB42     		cmp	r3, r5
 4098 017a 00D2     		bcs	.LCB4658
 4099 017c 68E1     		b	.L213	@long jump
 4100              	.LCB4658:
1029:Core/Src/lz4.c **** 
 4101              		.loc 1 1029 17 is_stmt 1 view .LVU1334
1031:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 4102              		.loc 1 1031 17 view .LVU1335
1043:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 4103              		.loc 1 1043 24 view .LVU1336
1055:Core/Src/lz4.c ****                 }
 4104              		.loc 1 1055 21 view .LVU1337
1055:Core/Src/lz4.c ****                 }
 4105              		.loc 1 1055 27 is_stmt 0 view .LVU1338
 4106 017e 9246     		mov	r10, r2
 4107 0180 BA44     		add	r10, r10, r7
 4108              	.LVL464:
1057:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
 4109              		.loc 1 1057 17 is_stmt 1 view .LVU1339
 4110              	.LBB3107:
 4111              	.LBI3107:
 778:Core/Src/lz4.c **** {
 4112              		.loc 1 778 22 view .LVU1340
 4113              	.LBB3108:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 4114              		.loc 1 780 5 view .LVU1341
 781:Core/Src/lz4.c **** }
 4115              		.loc 1 781 5 view .LVU1342
 781:Core/Src/lz4.c **** }
 4116              		.loc 1 781 12 is_stmt 0 view .LVU1343
 4117 0182 2800     		movs	r0, r5
 4118 0184 FFF7FEFF 		bl	LZ4_read32
 4119              	.LVL465:
 4120              	.LBB3109:
 4121              	.LBI3109:
 758:Core/Src/lz4.c **** {
 4122              		.loc 1 758 22 is_stmt 1 view .LVU1344
 4123              	.LBB3110:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 4124              		.loc 1 760 5 view .LVU1345
 761:Core/Src/lz4.c ****     else
 4125              		.loc 1 761 9 view .LVU1346
 761:Core/Src/lz4.c ****     else
 4126              		.loc 1 761 27 is_stmt 0 view .LVU1347
 4127 0188 8300     		lsls	r3, r0, #2
 4128 018a 1B18     		adds	r3, r3, r0
 4129 018c 5B01     		lsls	r3, r3, #5
 4130 018e 1B1A     		subs	r3, r3, r0
 4131 0190 5A01     		lsls	r2, r3, #5
 4132 0192 9B18     		adds	r3, r3, r2
 4133 0194 9B00     		lsls	r3, r3, #2
 4134 0196 1B1A     		subs	r3, r3, r0
 4135 0198 5C01     		lsls	r4, r3, #5
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 137


 4136 019a E31A     		subs	r3, r4, r3
 4137 019c 1C02     		lsls	r4, r3, #8
 4138 019e E41A     		subs	r4, r4, r3
 4139 01a0 2401     		lsls	r4, r4, #4
 4140 01a2 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 4141              		.loc 1 761 42 view .LVU1348
 4142 01a4 E40C     		lsrs	r4, r4, #19
 4143              	.LVL466:
 761:Core/Src/lz4.c ****     else
 4144              		.loc 1 761 42 view .LVU1349
 4145              	.LBE3110:
 4146              	.LBE3109:
 4147              	.LBE3108:
 4148              	.LBE3107:
1058:Core/Src/lz4.c **** 
 4149              		.loc 1 1058 17 is_stmt 1 view .LVU1350
 4150              	.LBB3111:
 4151              	.LBI3111:
 796:Core/Src/lz4.c **** {
 4152              		.loc 1 796 23 view .LVU1351
 4153              	.LBE3111:
 4154              	.LBE3114:
 4155              	.LBE3116:
 4156              	.LBE3165:
 4157              	.LBE3177:
 4158              	.LBE3183:
 4159              	.LBE3189:
 4160              	.LBE3195:
 4161              	.LBE3318:
 798:Core/Src/lz4.c ****     {
 4162              		.loc 1 798 5 view .LVU1352
 4163              	.LBB3319:
 4164              	.LBB3196:
 4165              	.LBB3190:
 4166              	.LBB3184:
 4167              	.LBB3178:
 4168              	.LBB3166:
 4169              	.LBB3117:
 4170              	.LBB3115:
 4171              	.LBB3113:
 4172              	.LBB3112:
 804:Core/Src/lz4.c ****     }
 4173              		.loc 1 804 19 view .LVU1353
 804:Core/Src/lz4.c ****     }
 4174              		.loc 1 804 54 view .LVU1354
 804:Core/Src/lz4.c ****     }
 4175              		.loc 1 804 75 view .LVU1355
 804:Core/Src/lz4.c ****     }
 4176              		.loc 1 804 88 is_stmt 0 view .LVU1356
 4177 01a6 4346     		mov	r3, r8
 4178 01a8 4A46     		mov	r2, r9
 4179 01aa 1A80     		strh	r2, [r3]
 804:Core/Src/lz4.c ****     }
 4180              		.loc 1 804 100 is_stmt 1 view .LVU1357
 4181              	.LVL467:
 804:Core/Src/lz4.c ****     }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 138


 4182              		.loc 1 804 100 is_stmt 0 view .LVU1358
 4183              	.LBE3112:
 4184              	.LBE3113:
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 4185              		.loc 1 1060 17 is_stmt 1 view .LVU1359
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 4186              		.loc 1 1060 100 view .LVU1360
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 4187              		.loc 1 1061 17 view .LVU1361
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 4188              		.loc 1 1061 46 is_stmt 0 view .LVU1362
 4189 01ac 079B     		ldr	r3, [sp, #28]
 4190 01ae BB42     		cmp	r3, r7
 4191 01b0 D3D8     		bhi	.L214
1062:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
 4192              		.loc 1 1062 17 is_stmt 1 view .LVU1363
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 4193              		.loc 1 1063 17 view .LVU1364
1067:Core/Src/lz4.c **** 
 4194              		.loc 1 1067 17 view .LVU1365
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 4195              		.loc 1 1069 17 view .LVU1366
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 4196              		.loc 1 1069 21 is_stmt 0 view .LVU1367
 4197 01b2 5046     		mov	r0, r10
 4198 01b4 FFF7FEFF 		bl	LZ4_read32
 4199              	.LVL468:
 4200 01b8 0700     		movs	r7, r0
 4201              	.LVL469:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 4202              		.loc 1 1069 42 view .LVU1368
 4203 01ba 0698     		ldr	r0, [sp, #24]
 4204 01bc FFF7FEFF 		bl	LZ4_read32
 4205              	.LVL470:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 4206              		.loc 1 1069 20 view .LVU1369
 4207 01c0 8742     		cmp	r7, r0
 4208 01c2 CAD1     		bne	.L214
 4209 01c4 5746     		mov	r7, r10
 4210 01c6 069B     		ldr	r3, [sp, #24]
 4211 01c8 1900     		movs	r1, r3
 4212              	.LVL471:
 4213              	.L215:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 4214              		.loc 1 1069 20 view .LVU1370
 4215              	.LBE3115:
 4216              	.LBE3117:
1079:Core/Src/lz4.c **** 
 4217              		.loc 1 1079 15 is_stmt 1 view .LVU1371
1079:Core/Src/lz4.c **** 
 4218              		.loc 1 1079 29 is_stmt 0 view .LVU1372
 4219 01ca 099B     		ldr	r3, [sp, #36]
 4220 01cc 9C46     		mov	ip, r3
 4221 01ce 8C45     		cmp	ip, r1
 4222 01d0 9B41     		sbcs	r3, r3, r3
 4223 01d2 5B42     		rsbs	r3, r3, #0
 4224 01d4 019A     		ldr	r2, [sp, #4]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 139


 4225 01d6 9446     		mov	ip, r2
 4226 01d8 BC45     		cmp	ip, r7
 4227 01da 9241     		sbcs	r2, r2, r2
 4228 01dc 5242     		rsbs	r2, r2, #0
1079:Core/Src/lz4.c **** 
 4229              		.loc 1 1079 15 view .LVU1373
 4230 01de 1A42     		tst	r2, r3
 4231 01e0 05D0     		beq	.L216
1079:Core/Src/lz4.c **** 
 4232              		.loc 1 1079 55 view .LVU1374
 4233 01e2 4B1E     		subs	r3, r1, #1
 4234 01e4 1A78     		ldrb	r2, [r3]
 4235 01e6 7B1E     		subs	r3, r7, #1
 4236 01e8 1B78     		ldrb	r3, [r3]
1079:Core/Src/lz4.c **** 
 4237              		.loc 1 1079 51 view .LVU1375
 4238 01ea 9A42     		cmp	r2, r3
 4239 01ec 1AD0     		beq	.L217
 4240              	.L216:
 4241              	.LBB3118:
1082:Core/Src/lz4.c ****             token = op++;
 4242              		.loc 1 1082 54 view .LVU1376
 4243 01ee 8A46     		mov	r10, r1
1082:Core/Src/lz4.c ****             token = op++;
 4244              		.loc 1 1082 13 is_stmt 1 view .LVU1377
1082:Core/Src/lz4.c ****             token = op++;
 4245              		.loc 1 1082 54 is_stmt 0 view .LVU1378
 4246 01f0 099A     		ldr	r2, [sp, #36]
 4247 01f2 8D1A     		subs	r5, r1, r2
 4248              	.LVL472:
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 4249              		.loc 1 1083 13 is_stmt 1 view .LVU1379
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 4250              		.loc 1 1083 23 is_stmt 0 view .LVU1380
 4251 01f4 0A9B     		ldr	r3, [sp, #40]
 4252 01f6 5C1C     		adds	r4, r3, #1
 4253              	.LVL473:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 4254              		.loc 1 1084 13 is_stmt 1 view .LVU1381
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 4255              		.loc 1 1088 13 view .LVU1382
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 4256              		.loc 1 1093 13 view .LVU1383
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 4257              		.loc 1 1093 16 is_stmt 0 view .LVU1384
 4258 01f8 0E2D     		cmp	r5, #14
 4259 01fa 16D8     		bhi	.L550
1099:Core/Src/lz4.c **** 
 4260              		.loc 1 1099 18 is_stmt 1 view .LVU1385
1099:Core/Src/lz4.c **** 
 4261              		.loc 1 1099 27 is_stmt 0 view .LVU1386
 4262 01fc 2B01     		lsls	r3, r5, #4
 4263              	.LVL474:
1099:Core/Src/lz4.c **** 
 4264              		.loc 1 1099 25 view .LVU1387
 4265 01fe 0A9A     		ldr	r2, [sp, #40]
 4266 0200 1370     		strb	r3, [r2]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 140


 4267              	.LVL475:
 4268              	.L221:
1102:Core/Src/lz4.c ****             op+=litLength;
 4269              		.loc 1 1102 13 is_stmt 1 view .LVU1388
1102:Core/Src/lz4.c ****             op+=litLength;
 4270              		.loc 1 1102 41 is_stmt 0 view .LVU1389
 4271 0202 6519     		adds	r5, r4, r5
 4272              	.LVL476:
 4273              	.LBB3119:
 4274              	.LBI3119:
 446:Core/Src/lz4.c **** {
 4275              		.loc 1 446 6 is_stmt 1 view .LVU1390
 4276              	.LBB3120:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 4277              		.loc 1 448 5 view .LVU1391
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 4278              		.loc 1 449 5 view .LVU1392
 450:Core/Src/lz4.c **** 
 4279              		.loc 1 450 5 view .LVU1393
 450:Core/Src/lz4.c **** 
 4280              		.loc 1 450 5 is_stmt 0 view .LVU1394
 4281              	.LBE3120:
 4282              	.LBE3119:
1102:Core/Src/lz4.c ****             op+=litLength;
 4283              		.loc 1 1102 41 view .LVU1395
 4284 0204 099E     		ldr	r6, [sp, #36]
 4285              	.LVL477:
 4286              	.L222:
 4287              	.LBB3122:
 4288              	.LBB3121:
 452:Core/Src/lz4.c **** }
 4289              		.loc 1 452 5 is_stmt 1 view .LVU1396
 452:Core/Src/lz4.c **** }
 4290              		.loc 1 452 10 view .LVU1397
 4291 0206 0822     		movs	r2, #8
 4292 0208 3100     		movs	r1, r6
 4293 020a 2000     		movs	r0, r4
 4294 020c FFF7FEFF 		bl	memcpy
 4295              	.LVL478:
 452:Core/Src/lz4.c **** }
 4296              		.loc 1 452 29 view .LVU1398
 452:Core/Src/lz4.c **** }
 4297              		.loc 1 452 30 is_stmt 0 view .LVU1399
 4298 0210 0834     		adds	r4, r4, #8
 4299              	.LVL479:
 452:Core/Src/lz4.c **** }
 4300              		.loc 1 452 35 is_stmt 1 view .LVU1400
 452:Core/Src/lz4.c **** }
 4301              		.loc 1 452 36 is_stmt 0 view .LVU1401
 4302 0212 0836     		adds	r6, r6, #8
 4303              	.LVL480:
 452:Core/Src/lz4.c **** }
 4304              		.loc 1 452 49 is_stmt 1 view .LVU1402
 452:Core/Src/lz4.c **** }
 4305              		.loc 1 452 5 is_stmt 0 view .LVU1403
 4306 0214 A542     		cmp	r5, r4
 4307 0216 F6D8     		bhi	.L222
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 141


 4308 0218 B846     		mov	r8, r7
 4309 021a 5646     		mov	r6, r10
 4310              	.LVL481:
 452:Core/Src/lz4.c **** }
 4311              		.loc 1 452 5 view .LVU1404
 4312 021c 0A9F     		ldr	r7, [sp, #40]
 4313              	.LVL482:
 452:Core/Src/lz4.c **** }
 4314              		.loc 1 452 5 view .LVU1405
 4315 021e 5B46     		mov	r3, fp
 4316 0220 0393     		str	r3, [sp, #12]
 4317              	.LVL483:
 452:Core/Src/lz4.c **** }
 4318              		.loc 1 452 5 view .LVU1406
 4319 0222 64E0     		b	.L236
 4320              	.LVL484:
 4321              	.L217:
 452:Core/Src/lz4.c **** }
 4322              		.loc 1 452 5 view .LVU1407
 4323              	.LBE3121:
 4324              	.LBE3122:
 4325              	.LBE3118:
1079:Core/Src/lz4.c **** 
 4326              		.loc 1 1079 87 is_stmt 1 view .LVU1408
1079:Core/Src/lz4.c **** 
 4327              		.loc 1 1079 89 is_stmt 0 view .LVU1409
 4328 0224 0139     		subs	r1, r1, #1
 4329              	.LVL485:
1079:Core/Src/lz4.c **** 
 4330              		.loc 1 1079 93 is_stmt 1 view .LVU1410
1079:Core/Src/lz4.c **** 
 4331              		.loc 1 1079 98 is_stmt 0 view .LVU1411
 4332 0226 013F     		subs	r7, r7, #1
 4333              	.LVL486:
1079:Core/Src/lz4.c **** 
 4334              		.loc 1 1079 98 view .LVU1412
 4335 0228 CFE7     		b	.L215
 4336              	.LVL487:
 4337              	.L550:
 4338              	.LBB3124:
 4339              	.LBB3123:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 4340              		.loc 1 1094 17 is_stmt 1 view .LVU1413
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 4341              		.loc 1 1094 43 is_stmt 0 view .LVU1414
 4342 022a 2B00     		movs	r3, r5
 4343              	.LVL488:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 4344              		.loc 1 1094 43 view .LVU1415
 4345 022c 0F3B     		subs	r3, r3, #15
 4346              	.LVL489:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 4347              		.loc 1 1095 17 is_stmt 1 view .LVU1416
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 4348              		.loc 1 1095 24 is_stmt 0 view .LVU1417
 4349 022e F022     		movs	r2, #240
 4350 0230 0A99     		ldr	r1, [sp, #40]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 142


 4351              	.LVL490:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 4352              		.loc 1 1095 24 view .LVU1418
 4353 0232 0A70     		strb	r2, [r1]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 4354              		.loc 1 1096 17 is_stmt 1 view .LVU1419
 4355 0234 03E0     		b	.L219
 4356              	.L220:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 4357              		.loc 1 1096 46 view .LVU1420
 4358              	.LVL491:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 4359              		.loc 1 1096 52 is_stmt 0 view .LVU1421
 4360 0236 FF22     		movs	r2, #255
 4361 0238 2270     		strb	r2, [r4]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 4362              		.loc 1 1096 36 is_stmt 1 view .LVU1422
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 4363              		.loc 1 1096 39 is_stmt 0 view .LVU1423
 4364 023a FF3B     		subs	r3, r3, #255
 4365              	.LVL492:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 4366              		.loc 1 1096 49 view .LVU1424
 4367 023c 0134     		adds	r4, r4, #1
 4368              	.LVL493:
 4369              	.L219:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 4370              		.loc 1 1096 23 is_stmt 1 view .LVU1425
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 4371              		.loc 1 1096 17 is_stmt 0 view .LVU1426
 4372 023e FE2B     		cmp	r3, #254
 4373 0240 F9DC     		bgt	.L220
1097:Core/Src/lz4.c ****             }
 4374              		.loc 1 1097 17 is_stmt 1 view .LVU1427
 4375              	.LVL494:
1097:Core/Src/lz4.c ****             }
 4376              		.loc 1 1097 23 is_stmt 0 view .LVU1428
 4377 0242 2370     		strb	r3, [r4]
1097:Core/Src/lz4.c ****             }
 4378              		.loc 1 1097 20 view .LVU1429
 4379 0244 0134     		adds	r4, r4, #1
 4380              	.LVL495:
1097:Core/Src/lz4.c ****             }
 4381              		.loc 1 1097 20 view .LVU1430
 4382              	.LBE3123:
 4383 0246 DCE7     		b	.L221
 4384              	.LVL496:
 4385              	.L224:
1097:Core/Src/lz4.c ****             }
 4386              		.loc 1 1097 20 view .LVU1431
 4387              	.LBE3124:
 4388              	.LBB3125:
 4389              	.LBB3126:
 4390              	.LBB3127:
 4391              	.LBB3128:
 670:Core/Src/lz4.c ****     }   }
 4392              		.loc 1 670 13 is_stmt 1 view .LVU1432
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 143


 670:Core/Src/lz4.c ****     }   }
 4393              		.loc 1 670 20 is_stmt 0 view .LVU1433
 4394 0248 FFF7FEFF 		bl	LZ4_NbCommonBytes
 4395              	.LVL497:
 670:Core/Src/lz4.c ****     }   }
 4396              		.loc 1 670 20 view .LVU1434
 4397 024c 0400     		movs	r4, r0
 4398              	.LVL498:
 4399              	.L225:
 670:Core/Src/lz4.c ****     }   }
 4400              		.loc 1 670 20 view .LVU1435
 4401              	.LBE3128:
 4402              	.LBE3127:
 4403              	.LBE3126:
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 4404              		.loc 1 1153 17 is_stmt 1 view .LVU1436
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 4405              		.loc 1 1153 20 is_stmt 0 view .LVU1437
 4406 024e 231D     		adds	r3, r4, #4
 4407 0250 F618     		adds	r6, r6, r3
 4408              	.LVL499:
1154:Core/Src/lz4.c ****             }
 4409              		.loc 1 1154 17 is_stmt 1 view .LVU1438
1154:Core/Src/lz4.c ****             }
 4410              		.loc 1 1154 84 view .LVU1439
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 4411              		.loc 1 1157 13 view .LVU1440
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 4412              		.loc 1 1183 13 view .LVU1441
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 4413              		.loc 1 1183 16 is_stmt 0 view .LVU1442
 4414 0252 0E2C     		cmp	r4, #14
 4415 0254 00D9     		bls	.LCB5054
 4416 0256 BCE0     		b	.L551	@long jump
 4417              	.LCB5054:
1195:Core/Src/lz4.c ****         }
 4418              		.loc 1 1195 17 is_stmt 1 view .LVU1443
1195:Core/Src/lz4.c ****         }
 4419              		.loc 1 1195 27 is_stmt 0 view .LVU1444
 4420 0258 E4B2     		uxtb	r4, r4
 4421              	.LVL500:
1195:Core/Src/lz4.c ****         }
 4422              		.loc 1 1195 24 view .LVU1445
 4423 025a 3878     		ldrb	r0, [r7]
 4424 025c 2418     		adds	r4, r4, r0
 4425 025e 3C70     		strb	r4, [r7]
 4426 0260 2F00     		movs	r7, r5
 4427              	.LVL501:
 4428              	.L234:
1195:Core/Src/lz4.c ****         }
 4429              		.loc 1 1195 24 view .LVU1446
 4430              	.LBE3125:
1198:Core/Src/lz4.c **** 
 4431              		.loc 1 1198 9 is_stmt 1 view .LVU1447
1200:Core/Src/lz4.c **** 
 4432              		.loc 1 1200 9 view .LVU1448
1203:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 144


 4433              		.loc 1 1203 9 view .LVU1449
1203:Core/Src/lz4.c **** 
 4434              		.loc 1 1203 12 is_stmt 0 view .LVU1450
 4435 0262 049B     		ldr	r3, [sp, #16]
 4436 0264 B342     		cmp	r3, r6
 4437 0266 00D8     		bhi	.LCB5076
 4438 0268 FEE0     		b	.L501	@long jump
 4439              	.LCB5076:
 4440              	.LBB3134:
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 4441              		.loc 1 1206 13 is_stmt 1 view .LVU1451
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 4442              		.loc 1 1206 46 is_stmt 0 view .LVU1452
 4443 026a B41E     		subs	r4, r6, #2
 4444              	.LVL502:
 4445              	.LBB3135:
 4446              	.LBI3135:
 778:Core/Src/lz4.c **** {
 4447              		.loc 1 778 22 is_stmt 1 view .LVU1453
 4448              	.LBB3136:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 4449              		.loc 1 780 5 view .LVU1454
 781:Core/Src/lz4.c **** }
 4450              		.loc 1 781 5 view .LVU1455
 781:Core/Src/lz4.c **** }
 4451              		.loc 1 781 12 is_stmt 0 view .LVU1456
 4452 026c 2000     		movs	r0, r4
 4453 026e FFF7FEFF 		bl	LZ4_read32
 4454              	.LVL503:
 4455              	.LBB3137:
 4456              	.LBI3137:
 758:Core/Src/lz4.c **** {
 4457              		.loc 1 758 22 is_stmt 1 view .LVU1457
 4458              	.LBB3138:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 4459              		.loc 1 760 5 view .LVU1458
 761:Core/Src/lz4.c ****     else
 4460              		.loc 1 761 9 view .LVU1459
 761:Core/Src/lz4.c ****     else
 4461              		.loc 1 761 27 is_stmt 0 view .LVU1460
 4462 0272 8300     		lsls	r3, r0, #2
 4463 0274 1B18     		adds	r3, r3, r0
 4464 0276 5B01     		lsls	r3, r3, #5
 4465 0278 1B1A     		subs	r3, r3, r0
 4466 027a 5A01     		lsls	r2, r3, #5
 4467 027c 9B18     		adds	r3, r3, r2
 4468 027e 9B00     		lsls	r3, r3, #2
 4469 0280 1B1A     		subs	r3, r3, r0
 4470 0282 5A01     		lsls	r2, r3, #5
 4471 0284 D21A     		subs	r2, r2, r3
 4472 0286 1302     		lsls	r3, r2, #8
 4473 0288 9B1A     		subs	r3, r3, r2
 4474 028a 1B01     		lsls	r3, r3, #4
 4475 028c 1818     		adds	r0, r3, r0
 4476              	.LVL504:
 761:Core/Src/lz4.c ****     else
 4477              		.loc 1 761 42 view .LVU1461
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 145


 4478 028e C00C     		lsrs	r0, r0, #19
 4479              	.LVL505:
 761:Core/Src/lz4.c ****     else
 4480              		.loc 1 761 42 view .LVU1462
 4481              	.LBE3138:
 4482              	.LBE3137:
 4483              	.LBE3136:
 4484              	.LBE3135:
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 4485              		.loc 1 1207 13 is_stmt 1 view .LVU1463
 4486              	.LBB3139:
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 4487              		.loc 1 1210 17 view .LVU1464
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 4488              		.loc 1 1210 46 is_stmt 0 view .LVU1465
 4489 0290 059D     		ldr	r5, [sp, #20]
 4490 0292 641B     		subs	r4, r4, r5
 4491              	.LVL506:
1211:Core/Src/lz4.c ****         }   }
 4492              		.loc 1 1211 17 is_stmt 1 view .LVU1466
 4493              	.LBB3140:
 4494              	.LBI3140:
 796:Core/Src/lz4.c **** {
 4495              		.loc 1 796 23 view .LVU1467
 4496              	.LBE3140:
 4497              	.LBE3139:
 4498              	.LBE3134:
 4499              	.LBE3166:
 4500              	.LBE3178:
 4501              	.LBE3184:
 4502              	.LBE3190:
 4503              	.LBE3196:
 4504              	.LBE3319:
 798:Core/Src/lz4.c ****     {
 4505              		.loc 1 798 5 view .LVU1468
 4506              	.LBB3320:
 4507              	.LBB3197:
 4508              	.LBB3191:
 4509              	.LBB3185:
 4510              	.LBB3179:
 4511              	.LBB3167:
 4512              	.LBB3144:
 4513              	.LBB3143:
 4514              	.LBB3142:
 4515              	.LBB3141:
 804:Core/Src/lz4.c ****     }
 4516              		.loc 1 804 19 view .LVU1469
 804:Core/Src/lz4.c ****     }
 4517              		.loc 1 804 54 view .LVU1470
 804:Core/Src/lz4.c ****     }
 4518              		.loc 1 804 75 view .LVU1471
 804:Core/Src/lz4.c ****     }
 4519              		.loc 1 804 84 is_stmt 0 view .LVU1472
 4520 0294 4000     		lsls	r0, r0, #1
 4521              	.LVL507:
 804:Core/Src/lz4.c ****     }
 4522              		.loc 1 804 88 view .LVU1473
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 146


 4523 0296 0399     		ldr	r1, [sp, #12]
 4524 0298 0C52     		strh	r4, [r1, r0]
 804:Core/Src/lz4.c ****     }
 4525              		.loc 1 804 100 is_stmt 1 view .LVU1474
 4526              	.LVL508:
 804:Core/Src/lz4.c ****     }
 4527              		.loc 1 804 100 is_stmt 0 view .LVU1475
 4528              	.LBE3141:
 4529              	.LBE3142:
 4530              	.LBE3143:
 4531              	.LBE3144:
1215:Core/Src/lz4.c **** 
 4532              		.loc 1 1215 9 is_stmt 1 view .LVU1476
 4533              	.LBB3145:
1225:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
 4534              		.loc 1 1225 13 view .LVU1477
 4535              	.LBB3146:
 4536              	.LBI3146:
 778:Core/Src/lz4.c **** {
 4537              		.loc 1 778 22 view .LVU1478
 4538              	.LBB3147:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 4539              		.loc 1 780 5 view .LVU1479
 781:Core/Src/lz4.c **** }
 4540              		.loc 1 781 5 view .LVU1480
 781:Core/Src/lz4.c **** }
 4541              		.loc 1 781 12 is_stmt 0 view .LVU1481
 4542 029a 3000     		movs	r0, r6
 4543 029c FFF7FEFF 		bl	LZ4_read32
 4544              	.LVL509:
 4545              	.LBB3148:
 4546              	.LBI3148:
 758:Core/Src/lz4.c **** {
 4547              		.loc 1 758 22 is_stmt 1 view .LVU1482
 4548              	.LBB3149:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 4549              		.loc 1 760 5 view .LVU1483
 761:Core/Src/lz4.c ****     else
 4550              		.loc 1 761 9 view .LVU1484
 761:Core/Src/lz4.c ****     else
 4551              		.loc 1 761 27 is_stmt 0 view .LVU1485
 4552 02a0 8300     		lsls	r3, r0, #2
 4553 02a2 1B18     		adds	r3, r3, r0
 4554 02a4 5B01     		lsls	r3, r3, #5
 4555 02a6 1B1A     		subs	r3, r3, r0
 4556 02a8 5A01     		lsls	r2, r3, #5
 4557 02aa 9B18     		adds	r3, r3, r2
 4558 02ac 9B00     		lsls	r3, r3, #2
 4559 02ae 1B1A     		subs	r3, r3, r0
 4560 02b0 5A01     		lsls	r2, r3, #5
 4561 02b2 D21A     		subs	r2, r2, r3
 4562 02b4 1302     		lsls	r3, r2, #8
 4563 02b6 9B1A     		subs	r3, r3, r2
 4564 02b8 1B01     		lsls	r3, r3, #4
 4565 02ba 1818     		adds	r0, r3, r0
 4566              	.LVL510:
 761:Core/Src/lz4.c ****     else
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 147


 4567              		.loc 1 761 42 view .LVU1486
 4568 02bc C00C     		lsrs	r0, r0, #19
 4569              	.LVL511:
 761:Core/Src/lz4.c ****     else
 4570              		.loc 1 761 42 view .LVU1487
 4571              	.LBE3149:
 4572              	.LBE3148:
 4573              	.LBE3147:
 4574              	.LBE3146:
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 4575              		.loc 1 1226 13 is_stmt 1 view .LVU1488
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 4576              		.loc 1 1226 41 is_stmt 0 view .LVU1489
 4577 02be 731B     		subs	r3, r6, r5
 4578              	.LVL512:
1227:Core/Src/lz4.c ****             assert(matchIndex < current);
 4579              		.loc 1 1227 13 is_stmt 1 view .LVU1490
 4580              	.LBB3150:
 4581              	.LBI3150:
 827:Core/Src/lz4.c **** {
 4582              		.loc 1 827 22 view .LVU1491
 4583              	.LBB3151:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 4584              		.loc 1 829 5 view .LVU1492
 4585              	.LBE3151:
 4586              	.LBE3150:
 4587              	.LBE3145:
 4588              	.LBE3167:
 4589              	.LBE3179:
 4590              	.LBE3185:
 4591              	.LBE3191:
 4592              	.LBE3197:
 4593              	.LBE3320:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 4594              		.loc 1 829 44 view .LVU1493
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 4595              		.loc 1 830 5 view .LVU1494
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 4596              		.loc 1 835 5 view .LVU1495
 4597              	.LBB3321:
 4598              	.LBB3198:
 4599              	.LBB3192:
 4600              	.LBB3186:
 4601              	.LBB3180:
 4602              	.LBB3168:
 4603              	.LBB3157:
 4604              	.LBB3153:
 4605              	.LBB3152:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 4606              		.loc 1 836 9 view .LVU1496
 837:Core/Src/lz4.c ****         return hashTable[h];
 4607              		.loc 1 837 9 view .LVU1497
 838:Core/Src/lz4.c ****     }
 4608              		.loc 1 838 9 view .LVU1498
 838:Core/Src/lz4.c ****     }
 4609              		.loc 1 838 25 is_stmt 0 view .LVU1499
 4610 02c0 4000     		lsls	r0, r0, #1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 148


 4611              	.LVL513:
 838:Core/Src/lz4.c ****     }
 4612              		.loc 1 838 25 view .LVU1500
 4613 02c2 0399     		ldr	r1, [sp, #12]
 4614 02c4 0A5A     		ldrh	r2, [r1, r0]
 4615              	.LVL514:
 838:Core/Src/lz4.c ****     }
 4616              		.loc 1 838 25 view .LVU1501
 4617              	.LBE3152:
 4618              	.LBE3153:
1228:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
 4619              		.loc 1 1228 13 is_stmt 1 view .LVU1502
1229:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 4620              		.loc 1 1229 13 view .LVU1503
1241:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 4621              		.loc 1 1241 20 view .LVU1504
1251:Core/Src/lz4.c ****             }
 4622              		.loc 1 1251 17 view .LVU1505
1251:Core/Src/lz4.c ****             }
 4623              		.loc 1 1251 23 is_stmt 0 view .LVU1506
 4624 02c6 A846     		mov	r8, r5
 4625 02c8 9044     		add	r8, r8, r2
 4626              	.LVL515:
1253:Core/Src/lz4.c ****             assert(matchIndex < current);
 4627              		.loc 1 1253 13 is_stmt 1 view .LVU1507
 4628              	.LBB3154:
 4629              	.LBI3154:
 796:Core/Src/lz4.c **** {
 4630              		.loc 1 796 23 view .LVU1508
 4631              	.LBE3154:
 4632              	.LBE3157:
 4633              	.LBE3168:
 4634              	.LBE3180:
 4635              	.LBE3186:
 4636              	.LBE3192:
 4637              	.LBE3198:
 4638              	.LBE3321:
 798:Core/Src/lz4.c ****     {
 4639              		.loc 1 798 5 view .LVU1509
 4640              	.LBB3322:
 4641              	.LBB3199:
 4642              	.LBB3193:
 4643              	.LBB3187:
 4644              	.LBB3181:
 4645              	.LBB3169:
 4646              	.LBB3158:
 4647              	.LBB3156:
 4648              	.LBB3155:
 804:Core/Src/lz4.c ****     }
 4649              		.loc 1 804 19 view .LVU1510
 804:Core/Src/lz4.c ****     }
 4650              		.loc 1 804 54 view .LVU1511
 804:Core/Src/lz4.c ****     }
 4651              		.loc 1 804 75 view .LVU1512
 804:Core/Src/lz4.c ****     }
 4652              		.loc 1 804 88 is_stmt 0 view .LVU1513
 4653 02ca 0B52     		strh	r3, [r1, r0]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 149


 804:Core/Src/lz4.c ****     }
 4654              		.loc 1 804 100 is_stmt 1 view .LVU1514
 4655              	.LVL516:
 804:Core/Src/lz4.c ****     }
 4656              		.loc 1 804 100 is_stmt 0 view .LVU1515
 4657              	.LBE3155:
 4658              	.LBE3156:
1254:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
 4659              		.loc 1 1254 13 is_stmt 1 view .LVU1516
1255:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
 4660              		.loc 1 1255 13 view .LVU1517
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 4661              		.loc 1 1256 15 is_stmt 0 view .LVU1518
 4662 02cc 079B     		ldr	r3, [sp, #28]
 4663 02ce 9342     		cmp	r3, r2
 4664 02d0 00D9     		bls	.LCB5322
 4665 02d2 A1E0     		b	.L235	@long jump
 4666              	.LCB5322:
1257:Core/Src/lz4.c ****                 token=op++;
 4667              		.loc 1 1257 19 view .LVU1519
 4668 02d4 4046     		mov	r0, r8
 4669 02d6 FFF7FEFF 		bl	LZ4_read32
 4670              	.LVL517:
1257:Core/Src/lz4.c ****                 token=op++;
 4671              		.loc 1 1257 19 view .LVU1520
 4672 02da 0400     		movs	r4, r0
 4673              	.LVL518:
1257:Core/Src/lz4.c ****                 token=op++;
 4674              		.loc 1 1257 40 view .LVU1521
 4675 02dc 3000     		movs	r0, r6
 4676 02de FFF7FEFF 		bl	LZ4_read32
 4677              	.LVL519:
1257:Core/Src/lz4.c ****                 token=op++;
 4678              		.loc 1 1257 15 view .LVU1522
 4679 02e2 8442     		cmp	r4, r0
 4680 02e4 00D0     		beq	.LCB5332
 4681 02e6 97E0     		b	.L235	@long jump
 4682              	.LCB5332:
1258:Core/Src/lz4.c ****                 *token=0;
 4683              		.loc 1 1258 17 is_stmt 1 view .LVU1523
1258:Core/Src/lz4.c ****                 *token=0;
 4684              		.loc 1 1258 25 is_stmt 0 view .LVU1524
 4685 02e8 7D1C     		adds	r5, r7, #1
 4686              	.LVL520:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 4687              		.loc 1 1259 17 is_stmt 1 view .LVU1525
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 4688              		.loc 1 1259 23 is_stmt 0 view .LVU1526
 4689 02ea 0023     		movs	r3, #0
 4690 02ec 3B70     		strb	r3, [r7]
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 4691              		.loc 1 1260 17 is_stmt 1 view .LVU1527
1261:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
 4692              		.loc 1 1261 17 view .LVU1528
1262:Core/Src/lz4.c ****                 goto _next_match;
 4693              		.loc 1 1262 97 view .LVU1529
1263:Core/Src/lz4.c ****             }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 150


 4694              		.loc 1 1263 17 view .LVU1530
 4695              	.LVL521:
 4696              	.L236:
1263:Core/Src/lz4.c ****             }
 4697              		.loc 1 1263 17 is_stmt 0 view .LVU1531
 4698              	.LBE3158:
 4699              	.LBB3159:
1104:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
 4700              		.loc 1 1104 13 is_stmt 1 view .LVU1532
1105:Core/Src/lz4.c ****         }
 4701              		.loc 1 1105 101 view .LVU1533
 4702              	.LBE3159:
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 4703              		.loc 1 1117 9 view .LVU1534
1125:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
 4704              		.loc 1 1125 9 view .LVU1535
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 4705              		.loc 1 1130 13 view .LVU1536
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 4706              		.loc 1 1130 90 view .LVU1537
1131:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)(ip - match)); op+=2;
 4707              		.loc 1 1131 13 view .LVU1538
1132:Core/Src/lz4.c ****         }
 4708              		.loc 1 1132 13 view .LVU1539
1132:Core/Src/lz4.c ****         }
 4709              		.loc 1 1132 40 is_stmt 0 view .LVU1540
 4710 02ee 4346     		mov	r3, r8
 4711 02f0 F11A     		subs	r1, r6, r3
1132:Core/Src/lz4.c ****         }
 4712              		.loc 1 1132 13 view .LVU1541
 4713 02f2 89B2     		uxth	r1, r1
 4714 02f4 2800     		movs	r0, r5
 4715 02f6 FFF7FEFF 		bl	LZ4_writeLE16
 4716              	.LVL522:
1132:Core/Src/lz4.c ****         }
 4717              		.loc 1 1132 51 is_stmt 1 view .LVU1542
1132:Core/Src/lz4.c ****         }
 4718              		.loc 1 1132 53 is_stmt 0 view .LVU1543
 4719 02fa 0235     		adds	r5, r5, #2
 4720              	.LVL523:
 4721              	.LBB3160:
1136:Core/Src/lz4.c **** 
 4722              		.loc 1 1136 13 is_stmt 1 view .LVU1544
1138:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
 4723              		.loc 1 1138 13 view .LVU1545
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 4724              		.loc 1 1152 17 view .LVU1546
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 4725              		.loc 1 1152 29 is_stmt 0 view .LVU1547
 4726 02fc 341D     		adds	r4, r6, #4
 4727 02fe 0423     		movs	r3, #4
 4728 0300 4344     		add	r3, r3, r8
 4729 0302 9A46     		mov	r10, r3
 4730              	.LVL524:
 4731              	.LBB3133:
 4732              	.LBI3126:
 661:Core/Src/lz4.c **** {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 151


 4733              		.loc 1 661 10 is_stmt 1 view .LVU1548
 4734              	.LBB3132:
 663:Core/Src/lz4.c **** 
 4735              		.loc 1 663 5 view .LVU1549
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 4736              		.loc 1 665 5 view .LVU1550
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 4737              		.loc 1 665 9 is_stmt 0 view .LVU1551
 4738 0304 089B     		ldr	r3, [sp, #32]
 4739              	.LVL525:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 4740              		.loc 1 665 9 view .LVU1552
 4741 0306 0822     		movs	r2, #8
 4742 0308 5242     		rsbs	r2, r2, #0
 4743 030a 9446     		mov	ip, r2
 4744 030c 6344     		add	r3, r3, ip
 4745 030e 9B46     		mov	fp, r3
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 4746              		.loc 1 665 8 view .LVU1553
 4747 0310 9C42     		cmp	r4, r3
 4748 0312 2AD2     		bcs	.L500
 4749              	.LBB3129:
 666:Core/Src/lz4.c ****         if (!diff) {
 4750              		.loc 1 666 9 is_stmt 1 view .LVU1554
 666:Core/Src/lz4.c ****         if (!diff) {
 4751              		.loc 1 666 28 is_stmt 0 view .LVU1555
 4752 0314 5046     		mov	r0, r10
 4753 0316 FFF7FEFF 		bl	LZ4_read_ARCH
 4754              	.LVL526:
 4755 031a 8146     		mov	r9, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 4756              		.loc 1 666 52 view .LVU1556
 4757 031c 2000     		movs	r0, r4
 4758 031e FFF7FEFF 		bl	LZ4_read_ARCH
 4759              	.LVL527:
 4760 0322 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 4761              		.loc 1 666 21 view .LVU1557
 4762 0324 4846     		mov	r0, r9
 4763 0326 5840     		eors	r0, r3
 4764              	.LVL528:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 4765              		.loc 1 667 9 is_stmt 1 view .LVU1558
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 4766              		.loc 1 667 12 is_stmt 0 view .LVU1559
 4767 0328 9945     		cmp	r9, r3
 4768 032a 8DD1     		bne	.L224
 668:Core/Src/lz4.c ****         } else {
 4769              		.loc 1 668 13 is_stmt 1 view .LVU1560
 668:Core/Src/lz4.c ****         } else {
 4770              		.loc 1 668 16 is_stmt 0 view .LVU1561
 4771 032c 0823     		movs	r3, #8
 4772 032e 9946     		mov	r9, r3
 4773 0330 B144     		add	r9, r9, r6
 4774              	.LVL529:
 668:Core/Src/lz4.c ****         } else {
 4775              		.loc 1 668 28 is_stmt 1 view .LVU1562
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 152


 668:Core/Src/lz4.c ****         } else {
 4776              		.loc 1 668 34 is_stmt 0 view .LVU1563
 4777 0332 4344     		add	r3, r3, r8
 4778 0334 9A46     		mov	r10, r3
 4779              	.LVL530:
 668:Core/Src/lz4.c ****         } else {
 4780              		.loc 1 668 34 view .LVU1564
 4781 0336 A046     		mov	r8, r4
 4782              	.LVL531:
 4783              	.L227:
 668:Core/Src/lz4.c ****         } else {
 4784              		.loc 1 668 34 view .LVU1565
 4785              	.LBE3129:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 4786              		.loc 1 673 11 is_stmt 1 view .LVU1566
 4787 0338 D945     		cmp	r9, fp
 4788 033a 27D2     		bcs	.L552
 4789              	.LBB3130:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 4790              		.loc 1 674 9 view .LVU1567
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 4791              		.loc 1 674 28 is_stmt 0 view .LVU1568
 4792 033c 5046     		mov	r0, r10
 4793 033e FFF7FEFF 		bl	LZ4_read_ARCH
 4794              	.LVL532:
 4795 0342 0400     		movs	r4, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 4796              		.loc 1 674 52 view .LVU1569
 4797 0344 4846     		mov	r0, r9
 4798 0346 FFF7FEFF 		bl	LZ4_read_ARCH
 4799              	.LVL533:
 4800 034a 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 4801              		.loc 1 674 21 view .LVU1570
 4802 034c 2000     		movs	r0, r4
 4803 034e 5840     		eors	r0, r3
 4804              	.LVL534:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 4805              		.loc 1 675 9 is_stmt 1 view .LVU1571
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 4806              		.loc 1 675 12 is_stmt 0 view .LVU1572
 4807 0350 9C42     		cmp	r4, r3
 4808 0352 05D0     		beq	.L553
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 4809              		.loc 1 676 16 view .LVU1573
 4810 0354 4446     		mov	r4, r8
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 4811              		.loc 1 676 9 is_stmt 1 view .LVU1574
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 4812              		.loc 1 676 16 is_stmt 0 view .LVU1575
 4813 0356 FFF7FEFF 		bl	LZ4_NbCommonBytes
 4814              	.LVL535:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 4815              		.loc 1 676 13 view .LVU1576
 4816 035a 4844     		add	r0, r0, r9
 4817              	.LVL536:
 677:Core/Src/lz4.c ****     }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 153


 4818              		.loc 1 677 9 is_stmt 1 view .LVU1577
 677:Core/Src/lz4.c ****     }
 4819              		.loc 1 677 31 is_stmt 0 view .LVU1578
 4820 035c 041B     		subs	r4, r0, r4
 677:Core/Src/lz4.c ****     }
 4821              		.loc 1 677 16 view .LVU1579
 4822 035e 76E7     		b	.L225
 4823              	.LVL537:
 4824              	.L553:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 4825              		.loc 1 675 22 is_stmt 1 view .LVU1580
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 4826              		.loc 1 675 25 is_stmt 0 view .LVU1581
 4827 0360 0423     		movs	r3, #4
 4828 0362 9C46     		mov	ip, r3
 4829 0364 E144     		add	r9, r9, ip
 4830              	.LVL538:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 4831              		.loc 1 675 37 is_stmt 1 view .LVU1582
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 4832              		.loc 1 675 43 is_stmt 0 view .LVU1583
 4833 0366 E244     		add	r10, r10, ip
 4834              	.LVL539:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 4835              		.loc 1 675 55 is_stmt 1 view .LVU1584
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 4836              		.loc 1 675 9 is_stmt 0 view .LVU1585
 4837 0368 E6E7     		b	.L227
 4838              	.LVL540:
 4839              	.L500:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 4840              		.loc 1 675 9 view .LVU1586
 4841              	.LBE3130:
 4842              	.LBB3131:
 4843 036a A146     		mov	r9, r4
 4844 036c A046     		mov	r8, r4
 4845              	.LVL541:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 4846              		.loc 1 675 9 view .LVU1587
 4847 036e E3E7     		b	.L227
 4848              	.L632:
 4849              		.align	2
 4850              	.L631:
 4851 0370 01000100 		.word	65537
 4852 0374 0A000100 		.word	65546
 4853 0378 0C400000 		.word	16396
 4854 037c 08400000 		.word	16392
 4855 0380 FEFF0000 		.word	65534
 4856 0384 04400000 		.word	16388
 4857 0388 10400000 		.word	16400
 4858              	.LVL542:
 4859              	.L552:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 4860              		.loc 1 675 9 view .LVU1588
 4861              	.LBE3131:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 4862              		.loc 1 681 23 view .LVU1589
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 154


 4863 038c 4446     		mov	r4, r8
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 4864              		.loc 1 680 5 is_stmt 1 view .LVU1590
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 4865              		.loc 1 681 5 view .LVU1591
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 4866              		.loc 1 681 23 is_stmt 0 view .LVU1592
 4867 038e 089B     		ldr	r3, [sp, #32]
 4868 0390 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 4869              		.loc 1 681 8 view .LVU1593
 4870 0392 9945     		cmp	r9, r3
 4871 0394 08D2     		bcs	.L229
 4872              	.LVL543:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 4873              		.loc 1 681 32 view .LVU1594
 4874 0396 5046     		mov	r0, r10
 4875 0398 FFF7FEFF 		bl	LZ4_read16
 4876              	.LVL544:
 4877 039c 8046     		mov	r8, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 4878              		.loc 1 681 54 view .LVU1595
 4879 039e 4846     		mov	r0, r9
 4880 03a0 FFF7FEFF 		bl	LZ4_read16
 4881              	.LVL545:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 4882              		.loc 1 681 28 view .LVU1596
 4883 03a4 8045     		cmp	r8, r0
 4884 03a6 0BD0     		beq	.L554
 4885              	.L229:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 4886              		.loc 1 682 5 is_stmt 1 view .LVU1597
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 4887              		.loc 1 682 8 is_stmt 0 view .LVU1598
 4888 03a8 0B9B     		ldr	r3, [sp, #44]
 4889 03aa 4B45     		cmp	r3, r9
 4890 03ac 05D9     		bls	.L230
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 4891              		.loc 1 682 28 view .LVU1599
 4892 03ae 5346     		mov	r3, r10
 4893 03b0 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 4894              		.loc 1 682 39 view .LVU1600
 4895 03b2 4B46     		mov	r3, r9
 4896 03b4 1B78     		ldrb	r3, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 4897              		.loc 1 682 24 view .LVU1601
 4898 03b6 9A42     		cmp	r2, r3
 4899 03b8 07D0     		beq	.L555
 4900              	.L230:
 683:Core/Src/lz4.c **** }
 4901              		.loc 1 683 5 is_stmt 1 view .LVU1602
 683:Core/Src/lz4.c **** }
 4902              		.loc 1 683 27 is_stmt 0 view .LVU1603
 4903 03ba 4B46     		mov	r3, r9
 4904 03bc 1C1B     		subs	r4, r3, r4
 4905              	.LVL546:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 155


 683:Core/Src/lz4.c **** }
 4906              		.loc 1 683 12 view .LVU1604
 4907 03be 46E7     		b	.L225
 4908              	.LVL547:
 4909              	.L554:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 4910              		.loc 1 681 74 is_stmt 1 view .LVU1605
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 4911              		.loc 1 681 77 is_stmt 0 view .LVU1606
 4912 03c0 0223     		movs	r3, #2
 4913 03c2 9C46     		mov	ip, r3
 4914 03c4 E144     		add	r9, r9, ip
 4915              	.LVL548:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 4916              		.loc 1 681 82 is_stmt 1 view .LVU1607
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 4917              		.loc 1 681 88 is_stmt 0 view .LVU1608
 4918 03c6 E244     		add	r10, r10, ip
 4919              	.LVL549:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 4920              		.loc 1 681 88 view .LVU1609
 4921 03c8 EEE7     		b	.L229
 4922              	.L555:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 4923              		.loc 1 682 46 is_stmt 1 view .LVU1610
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 4924              		.loc 1 682 49 is_stmt 0 view .LVU1611
 4925 03ca 0123     		movs	r3, #1
 4926 03cc 9C46     		mov	ip, r3
 4927 03ce E144     		add	r9, r9, ip
 4928              	.LVL550:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 4929              		.loc 1 682 49 view .LVU1612
 4930 03d0 F3E7     		b	.L230
 4931              	.LVL551:
 4932              	.L551:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 4933              		.loc 1 682 49 view .LVU1613
 4934              	.LBE3132:
 4935              	.LBE3133:
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 4936              		.loc 1 1184 17 is_stmt 1 view .LVU1614
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 4937              		.loc 1 1184 24 is_stmt 0 view .LVU1615
 4938 03d2 3B78     		ldrb	r3, [r7]
 4939 03d4 0F33     		adds	r3, r3, #15
 4940 03d6 3B70     		strb	r3, [r7]
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 4941              		.loc 1 1185 17 is_stmt 1 view .LVU1616
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 4942              		.loc 1 1185 27 is_stmt 0 view .LVU1617
 4943 03d8 0F3C     		subs	r4, r4, #15
 4944              	.LVL552:
1186:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
 4945              		.loc 1 1186 17 is_stmt 1 view .LVU1618
 4946 03da 0121     		movs	r1, #1
 4947 03dc 4942     		rsbs	r1, r1, #0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 156


 4948 03de 2800     		movs	r0, r5
 4949 03e0 FFF7FEFF 		bl	LZ4_write32
 4950              	.LVL553:
1187:Core/Src/lz4.c ****                     op+=4;
 4951              		.loc 1 1187 17 view .LVU1619
1187:Core/Src/lz4.c ****                     op+=4;
 4952              		.loc 1 1187 23 is_stmt 0 view .LVU1620
 4953 03e4 08E0     		b	.L232
 4954              	.L233:
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 4955              		.loc 1 1188 21 is_stmt 1 view .LVU1621
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 4956              		.loc 1 1188 23 is_stmt 0 view .LVU1622
 4957 03e6 0435     		adds	r5, r5, #4
 4958              	.LVL554:
1189:Core/Src/lz4.c ****                     matchCode -= 4*255;
 4959              		.loc 1 1189 21 is_stmt 1 view .LVU1623
 4960 03e8 0121     		movs	r1, #1
 4961 03ea 4942     		rsbs	r1, r1, #0
 4962 03ec 2800     		movs	r0, r5
 4963 03ee FFF7FEFF 		bl	LZ4_write32
 4964              	.LVL555:
1190:Core/Src/lz4.c ****                 }
 4965              		.loc 1 1190 21 view .LVU1624
1190:Core/Src/lz4.c ****                 }
 4966              		.loc 1 1190 31 is_stmt 0 view .LVU1625
 4967 03f2 DA4B     		ldr	r3, .L633
 4968 03f4 9C46     		mov	ip, r3
 4969 03f6 6444     		add	r4, r4, ip
 4970              	.LVL556:
 4971              	.L232:
1187:Core/Src/lz4.c ****                     op+=4;
 4972              		.loc 1 1187 23 is_stmt 1 view .LVU1626
 4973 03f8 FF23     		movs	r3, #255
 4974 03fa 9B00     		lsls	r3, r3, #2
 4975 03fc 9C42     		cmp	r4, r3
 4976 03fe F2D2     		bcs	.L233
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 4977              		.loc 1 1192 17 view .LVU1627
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 4978              		.loc 1 1192 33 is_stmt 0 view .LVU1628
 4979 0400 FF21     		movs	r1, #255
 4980 0402 2000     		movs	r0, r4
 4981 0404 FFF7FEFF 		bl	__aeabi_uidiv
 4982              	.LVL557:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 4983              		.loc 1 1192 20 view .LVU1629
 4984 0408 2D18     		adds	r5, r5, r0
 4985              	.LVL558:
1193:Core/Src/lz4.c ****             } else
 4986              		.loc 1 1193 17 is_stmt 1 view .LVU1630
1193:Core/Src/lz4.c ****             } else
 4987              		.loc 1 1193 42 is_stmt 0 view .LVU1631
 4988 040a FF21     		movs	r1, #255
 4989 040c 2000     		movs	r0, r4
 4990 040e FFF7FEFF 		bl	__aeabi_uidivmod
 4991              	.LVL559:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 157


1193:Core/Src/lz4.c ****             } else
 4992              		.loc 1 1193 20 view .LVU1632
 4993 0412 6F1C     		adds	r7, r5, #1
 4994              	.LVL560:
1193:Core/Src/lz4.c ****             } else
 4995              		.loc 1 1193 23 view .LVU1633
 4996 0414 2970     		strb	r1, [r5]
 4997 0416 24E7     		b	.L234
 4998              	.LVL561:
 4999              	.L235:
1193:Core/Src/lz4.c ****             } else
 5000              		.loc 1 1193 23 view .LVU1634
 5001              	.LBE3160:
1268:Core/Src/lz4.c **** 
 5002              		.loc 1 1268 18 view .LVU1635
 5003 0418 0A97     		str	r7, [sp, #40]
 5004 041a 039B     		ldr	r3, [sp, #12]
 5005 041c 9B46     		mov	fp, r3
1268:Core/Src/lz4.c **** 
 5006              		.loc 1 1268 9 is_stmt 1 view .LVU1636
1268:Core/Src/lz4.c **** 
 5007              		.loc 1 1268 18 is_stmt 0 view .LVU1637
 5008 041e 751C     		adds	r5, r6, #1
 5009              	.LVL562:
 5010              	.LBB3161:
 5011              	.LBI3161:
 778:Core/Src/lz4.c **** {
 5012              		.loc 1 778 22 is_stmt 1 view .LVU1638
 5013              	.LBB3162:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 5014              		.loc 1 780 5 view .LVU1639
 781:Core/Src/lz4.c **** }
 5015              		.loc 1 781 5 view .LVU1640
 781:Core/Src/lz4.c **** }
 5016              		.loc 1 781 12 is_stmt 0 view .LVU1641
 5017 0420 2800     		movs	r0, r5
 5018 0422 FFF7FEFF 		bl	LZ4_read32
 5019              	.LVL563:
 5020              	.LBB3163:
 5021              	.LBI3163:
 758:Core/Src/lz4.c **** {
 5022              		.loc 1 758 22 is_stmt 1 view .LVU1642
 5023              	.LBB3164:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 5024              		.loc 1 760 5 view .LVU1643
 761:Core/Src/lz4.c ****     else
 5025              		.loc 1 761 9 view .LVU1644
 761:Core/Src/lz4.c ****     else
 5026              		.loc 1 761 27 is_stmt 0 view .LVU1645
 5027 0426 8300     		lsls	r3, r0, #2
 5028 0428 1B18     		adds	r3, r3, r0
 5029 042a 5B01     		lsls	r3, r3, #5
 5030 042c 1B1A     		subs	r3, r3, r0
 5031 042e 5A01     		lsls	r2, r3, #5
 5032 0430 9B18     		adds	r3, r3, r2
 5033 0432 9B00     		lsls	r3, r3, #2
 5034 0434 1B1A     		subs	r3, r3, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 158


 5035 0436 5C01     		lsls	r4, r3, #5
 5036 0438 E31A     		subs	r3, r4, r3
 5037 043a 1C02     		lsls	r4, r3, #8
 5038 043c E41A     		subs	r4, r4, r3
 5039 043e 2401     		lsls	r4, r4, #4
 5040 0440 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 5041              		.loc 1 761 42 view .LVU1646
 5042 0442 E40C     		lsrs	r4, r4, #19
 5043 0444 0996     		str	r6, [sp, #36]
 5044 0446 84E6     		b	.L237
 5045              	.LVL564:
 5046              	.L499:
 761:Core/Src/lz4.c ****     else
 5047              		.loc 1 761 42 view .LVU1647
 5048              	.LBE3164:
 5049              	.LBE3163:
 5050              	.LBE3162:
 5051              	.LBE3161:
 5052              	.LBE3169:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 5053              		.loc 1 946 11 view .LVU1648
 5054 0448 029B     		ldr	r3, [sp, #8]
 5055 044a 0A93     		str	r3, [sp, #40]
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 5056              		.loc 1 934 17 view .LVU1649
 5057 044c 019B     		ldr	r3, [sp, #4]
 5058 044e 0993     		str	r3, [sp, #36]
 5059              	.LVL565:
 5060              	.L213:
 5061              	.LBB3170:
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 5062              		.loc 1 1274 9 is_stmt 1 view .LVU1650
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 5063              		.loc 1 1274 40 is_stmt 0 view .LVU1651
 5064 0450 089B     		ldr	r3, [sp, #32]
 5065 0452 099A     		ldr	r2, [sp, #36]
 5066 0454 9D1A     		subs	r5, r3, r2
 5067              	.LVL566:
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 5068              		.loc 1 1275 9 is_stmt 1 view .LVU1652
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 5069              		.loc 1 1287 9 view .LVU1653
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 5070              		.loc 1 1287 69 view .LVU1654
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 5071              		.loc 1 1288 9 view .LVU1655
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 5072              		.loc 1 1288 12 is_stmt 0 view .LVU1656
 5073 0456 0E2D     		cmp	r5, #14
 5074 0458 1CD9     		bls	.L238
 5075              	.LBB3171:
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 5076              		.loc 1 1289 13 is_stmt 1 view .LVU1657
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 5077              		.loc 1 1289 20 is_stmt 0 view .LVU1658
 5078 045a 2A00     		movs	r2, r5
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 159


 5079 045c 0F3A     		subs	r2, r2, #15
 5080              	.LVL567:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 5081              		.loc 1 1290 13 is_stmt 1 view .LVU1659
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 5082              		.loc 1 1290 16 is_stmt 0 view .LVU1660
 5083 045e 0A98     		ldr	r0, [sp, #40]
 5084 0460 431C     		adds	r3, r0, #1
 5085              	.LVL568:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 5086              		.loc 1 1290 19 view .LVU1661
 5087 0462 F021     		movs	r1, #240
 5088 0464 0170     		strb	r1, [r0]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 5089              		.loc 1 1291 13 is_stmt 1 view .LVU1662
 5090 0466 06E0     		b	.L239
 5091              	.LVL569:
 5092              	.L501:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 5093              		.loc 1 1291 13 is_stmt 0 view .LVU1663
 5094              	.LBE3171:
 5095              	.LBE3170:
 5096              	.LBB3173:
1200:Core/Src/lz4.c **** 
 5097              		.loc 1 1200 16 view .LVU1664
 5098 0468 0A97     		str	r7, [sp, #40]
 5099 046a 0996     		str	r6, [sp, #36]
 5100 046c F0E7     		b	.L213
 5101              	.LVL570:
 5102              	.L240:
1200:Core/Src/lz4.c **** 
 5103              		.loc 1 1200 16 view .LVU1665
 5104              	.LBE3173:
 5105              	.LBB3174:
 5106              	.LBB3172:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 5107              		.loc 1 1291 58 is_stmt 1 view .LVU1666
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 5108              		.loc 1 1291 64 is_stmt 0 view .LVU1667
 5109 046e FF21     		movs	r1, #255
 5110 0470 1970     		strb	r1, [r3]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 5111              		.loc 1 1291 40 is_stmt 1 view .LVU1668
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 5112              		.loc 1 1291 51 is_stmt 0 view .LVU1669
 5113 0472 FF3A     		subs	r2, r2, #255
 5114              	.LVL571:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 5115              		.loc 1 1291 61 view .LVU1670
 5116 0474 0133     		adds	r3, r3, #1
 5117              	.LVL572:
 5118              	.L239:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 5119              		.loc 1 1291 19 is_stmt 1 view .LVU1671
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 5120              		.loc 1 1291 13 is_stmt 0 view .LVU1672
 5121 0476 FE2A     		cmp	r2, #254
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 160


 5122 0478 F9D8     		bhi	.L240
1292:Core/Src/lz4.c ****         } else {
 5123              		.loc 1 1292 13 is_stmt 1 view .LVU1673
1292:Core/Src/lz4.c ****         } else {
 5124              		.loc 1 1292 16 is_stmt 0 view .LVU1674
 5125 047a 5C1C     		adds	r4, r3, #1
 5126              	.LVL573:
1292:Core/Src/lz4.c ****         } else {
 5127              		.loc 1 1292 19 view .LVU1675
 5128 047c 1A70     		strb	r2, [r3]
 5129              	.LVL574:
 5130              	.L241:
1292:Core/Src/lz4.c ****         } else {
 5131              		.loc 1 1292 19 view .LVU1676
 5132              	.LBE3172:
1296:Core/Src/lz4.c ****         ip = anchor + lastRun;
 5133              		.loc 1 1296 9 is_stmt 1 view .LVU1677
 5134 047e 2A00     		movs	r2, r5
 5135 0480 0999     		ldr	r1, [sp, #36]
 5136 0482 2000     		movs	r0, r4
 5137 0484 FFF7FEFF 		bl	memcpy
 5138              	.LVL575:
1297:Core/Src/lz4.c ****         op += lastRun;
 5139              		.loc 1 1297 9 view .LVU1678
1298:Core/Src/lz4.c ****     }
 5140              		.loc 1 1298 9 view .LVU1679
1298:Core/Src/lz4.c ****     }
 5141              		.loc 1 1298 12 is_stmt 0 view .LVU1680
 5142 0488 6419     		adds	r4, r4, r5
 5143              	.LVL576:
1298:Core/Src/lz4.c ****     }
 5144              		.loc 1 1298 12 view .LVU1681
 5145              	.LBE3174:
1301:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
 5146              		.loc 1 1301 5 is_stmt 1 view .LVU1682
1304:Core/Src/lz4.c ****     assert(result > 0);
 5147              		.loc 1 1304 5 view .LVU1683
1304:Core/Src/lz4.c ****     assert(result > 0);
 5148              		.loc 1 1304 12 is_stmt 0 view .LVU1684
 5149 048a 029B     		ldr	r3, [sp, #8]
 5150 048c E31A     		subs	r3, r4, r3
 5151 048e 9A46     		mov	r10, r3
 5152              	.LVL577:
1305:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
 5153              		.loc 1 1305 5 is_stmt 1 view .LVU1685
1306:Core/Src/lz4.c ****     return result;
 5154              		.loc 1 1306 5 view .LVU1686
1306:Core/Src/lz4.c ****     return result;
 5155              		.loc 1 1306 94 view .LVU1687
1307:Core/Src/lz4.c **** }
 5156              		.loc 1 1307 5 view .LVU1688
1307:Core/Src/lz4.c **** }
 5157              		.loc 1 1307 12 is_stmt 0 view .LVU1689
 5158 0490 00F0B3FD 		bl	.L204	@ far jump
 5159              	.LVL578:
 5160              	.L238:
 5161              	.LBB3175:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 161


1294:Core/Src/lz4.c ****         }
 5162              		.loc 1 1294 13 is_stmt 1 view .LVU1690
1294:Core/Src/lz4.c ****         }
 5163              		.loc 1 1294 16 is_stmt 0 view .LVU1691
 5164 0494 0A9A     		ldr	r2, [sp, #40]
 5165              	.LVL579:
1294:Core/Src/lz4.c ****         }
 5166              		.loc 1 1294 16 view .LVU1692
 5167 0496 541C     		adds	r4, r2, #1
 5168              	.LVL580:
1294:Core/Src/lz4.c ****         }
 5169              		.loc 1 1294 21 view .LVU1693
 5170 0498 2B01     		lsls	r3, r5, #4
1294:Core/Src/lz4.c ****         }
 5171              		.loc 1 1294 19 view .LVU1694
 5172 049a 1370     		strb	r3, [r2]
 5173 049c EFE7     		b	.L241
 5174              	.LVL581:
 5175              	.L498:
1294:Core/Src/lz4.c ****         }
 5176              		.loc 1 1294 19 view .LVU1695
 5177              	.LBE3175:
 5178              	.LBE3181:
 5179              	.LBE3187:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 5180              		.loc 1 1330 58 view .LVU1696
 5181 049e 0023     		movs	r3, #0
 5182 04a0 9A46     		mov	r10, r3
 5183              	.LVL582:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 5184              		.loc 1 1330 58 view .LVU1697
 5185              	.LBE3193:
 5186              	.LBE3199:
1395:Core/Src/lz4.c ****             } else {
 5187              		.loc 1 1395 24 view .LVU1698
 5188 04a2 00F0AAFD 		bl	.L204	@ far jump
 5189              	.L210:
1397:Core/Src/lz4.c ****             }
 5190              		.loc 1 1397 17 is_stmt 1 view .LVU1699
 5191              	.LVL583:
 5192              	.LBB3200:
 5193              	.LBI3200:
1314:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 5194              		.loc 1 1314 22 view .LVU1700
 5195              	.LBB3201:
1327:Core/Src/lz4.c ****                 srcSize, dstCapacity);
 5196              		.loc 1 1327 5 view .LVU1701
1328:Core/Src/lz4.c **** 
 5197              		.loc 1 1328 38 view .LVU1702
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 5198              		.loc 1 1330 5 view .LVU1703
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 5199              		.loc 1 1330 8 is_stmt 0 view .LVU1704
 5200 04a6 FC23     		movs	r3, #252
 5201 04a8 DB05     		lsls	r3, r3, #23
 5202 04aa 9C42     		cmp	r4, r3
 5203 04ac 00D9     		bls	.LCB6069
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 162


 5204 04ae E4E1     		b	.L502	@long jump
 5205              	.LCB6069:
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 5206              		.loc 1 1331 5 is_stmt 1 view .LVU1705
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 5207              		.loc 1 1331 8 is_stmt 0 view .LVU1706
 5208 04b0 002C     		cmp	r4, #0
 5209 04b2 06D1     		bne	.L244
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 5210              		.loc 1 1332 9 is_stmt 1 view .LVU1707
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 5211              		.loc 1 1333 9 view .LVU1708
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 5212              		.loc 1 1333 49 view .LVU1709
1334:Core/Src/lz4.c ****         assert(dst != NULL);
 5213              		.loc 1 1334 9 view .LVU1710
1335:Core/Src/lz4.c ****         dst[0] = 0;
 5214              		.loc 1 1335 9 view .LVU1711
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 5215              		.loc 1 1336 9 view .LVU1712
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 5216              		.loc 1 1336 16 is_stmt 0 view .LVU1713
 5217 04b4 0023     		movs	r3, #0
 5218 04b6 029A     		ldr	r2, [sp, #8]
 5219 04b8 1370     		strb	r3, [r2]
1337:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
 5220              		.loc 1 1337 9 is_stmt 1 view .LVU1714
1341:Core/Src/lz4.c ****     }
 5221              		.loc 1 1341 9 view .LVU1715
1341:Core/Src/lz4.c ****     }
 5222              		.loc 1 1341 16 is_stmt 0 view .LVU1716
 5223 04ba 0133     		adds	r3, r3, #1
 5224 04bc 9A46     		mov	r10, r3
 5225 04be 00F09CFD 		bl	.L204	@ far jump
 5226              	.L244:
1343:Core/Src/lz4.c **** 
 5227              		.loc 1 1343 5 is_stmt 1 view .LVU1717
1345:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
 5228              		.loc 1 1345 5 view .LVU1718
 5229              	.LVL584:
 5230              	.LBB3202:
 5231              	.LBI3202:
 904:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 5232              		.loc 1 904 22 view .LVU1719
 5233              	.LBB3203:
 917:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 5234              		.loc 1 917 5 view .LVU1720
 918:Core/Src/lz4.c **** 
 5235              		.loc 1 918 5 view .LVU1721
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 5236              		.loc 1 920 5 view .LVU1722
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 5237              		.loc 1 921 5 view .LVU1723
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 5238              		.loc 1 921 17 is_stmt 0 view .LVU1724
 5239 04c2 0199     		ldr	r1, [sp, #4]
 5240              	.LVL585:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 163


 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 5241              		.loc 1 921 17 view .LVU1725
 5242 04c4 5346     		mov	r3, r10
 5243 04c6 CB1A     		subs	r3, r1, r3
 5244 04c8 0893     		str	r3, [sp, #32]
 5245              	.LVL586:
 922:Core/Src/lz4.c **** 
 5246              		.loc 1 922 5 is_stmt 1 view .LVU1726
 924:Core/Src/lz4.c ****     const BYTE* const dictionary =
 5247              		.loc 1 924 5 view .LVU1727
 925:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
 5248              		.loc 1 925 5 view .LVU1728
 927:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
 5249              		.loc 1 927 5 view .LVU1729
 929:Core/Src/lz4.c **** 
 5250              		.loc 1 929 5 view .LVU1730
 931:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
 5251              		.loc 1 931 5 view .LVU1731
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 5252              		.loc 1 932 5 view .LVU1732
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 5253              		.loc 1 933 5 view .LVU1733
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 5254              		.loc 1 934 5 view .LVU1734
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 5255              		.loc 1 935 5 view .LVU1735
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 5256              		.loc 1 935 23 is_stmt 0 view .LVU1736
 5257 04ca 8C46     		mov	ip, r1
 5258 04cc A444     		add	ip, ip, r4
 5259 04ce 6346     		mov	r3, ip
 5260              	.LVL587:
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 5261              		.loc 1 935 23 view .LVU1737
 5262 04d0 0793     		str	r3, [sp, #28]
 5263              	.LVL588:
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 5264              		.loc 1 936 5 is_stmt 1 view .LVU1738
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 5265              		.loc 1 936 23 is_stmt 0 view .LVU1739
 5266 04d2 6246     		mov	r2, ip
 5267 04d4 0B3A     		subs	r2, r2, #11
 5268 04d6 0492     		str	r2, [sp, #16]
 5269              	.LVL589:
 937:Core/Src/lz4.c **** 
 5270              		.loc 1 937 5 is_stmt 1 view .LVU1740
 937:Core/Src/lz4.c **** 
 5271              		.loc 1 937 23 is_stmt 0 view .LVU1741
 5272 04d8 053B     		subs	r3, r3, #5
 5273              	.LVL590:
 937:Core/Src/lz4.c **** 
 5274              		.loc 1 937 23 view .LVU1742
 5275 04da 0A93     		str	r3, [sp, #40]
 5276              	.LVL591:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 5277              		.loc 1 941 5 is_stmt 1 view .LVU1743
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 164


 5278              		.loc 1 946 5 view .LVU1744
 947:Core/Src/lz4.c **** 
 5279              		.loc 1 947 5 view .LVU1745
 949:Core/Src/lz4.c ****     U32 forwardH;
 5280              		.loc 1 949 5 view .LVU1746
 950:Core/Src/lz4.c **** 
 5281              		.loc 1 950 5 view .LVU1747
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 5282              		.loc 1 952 5 view .LVU1748
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 5283              		.loc 1 952 98 view .LVU1749
 953:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 5284              		.loc 1 953 5 view .LVU1750
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 5285              		.loc 1 956 5 view .LVU1751
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 5286              		.loc 1 957 5 view .LVU1752
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 5287              		.loc 1 958 5 view .LVU1753
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 5288              		.loc 1 958 27 view .LVU1754
 959:Core/Src/lz4.c **** 
 5289              		.loc 1 959 5 view .LVU1755
 961:Core/Src/lz4.c **** 
 5290              		.loc 1 961 5 view .LVU1756
 964:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 5291              		.loc 1 964 5 view .LVU1757
 970:Core/Src/lz4.c ****     }
 5292              		.loc 1 970 9 view .LVU1758
 970:Core/Src/lz4.c ****     }
 5293              		.loc 1 970 24 is_stmt 0 view .LVU1759
 5294 04dc A04B     		ldr	r3, .L633+4
 5295              	.LVL592:
 970:Core/Src/lz4.c ****     }
 5296              		.loc 1 970 24 view .LVU1760
 5297 04de 5A46     		mov	r2, fp
 5298              	.LVL593:
 970:Core/Src/lz4.c ****     }
 5299              		.loc 1 970 24 view .LVU1761
 5300 04e0 D450     		str	r4, [r2, r3]
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 5301              		.loc 1 972 5 is_stmt 1 view .LVU1762
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 5302              		.loc 1 972 25 is_stmt 0 view .LVU1763
 5303 04e2 5346     		mov	r3, r10
 5304 04e4 1A19     		adds	r2, r3, r4
 5305 04e6 9F4B     		ldr	r3, .L633+8
 5306 04e8 5846     		mov	r0, fp
 5307 04ea C250     		str	r2, [r0, r3]
 973:Core/Src/lz4.c **** 
 5308              		.loc 1 973 5 is_stmt 1 view .LVU1764
 973:Core/Src/lz4.c **** 
 5309              		.loc 1 973 21 is_stmt 0 view .LVU1765
 5310 04ec 9E4B     		ldr	r3, .L633+12
 5311 04ee 0322     		movs	r2, #3
 5312 04f0 C250     		str	r2, [r0, r3]
 975:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 165


 5313              		.loc 1 975 5 is_stmt 1 view .LVU1766
 975:Core/Src/lz4.c **** 
 5314              		.loc 1 975 8 is_stmt 0 view .LVU1767
 5315 04f2 0C2C     		cmp	r4, #12
 5316 04f4 00DC     		bgt	.LCB6195
 5317 04f6 97E1     		b	.L503	@long jump
 5318              	.LCB6195:
 5319              	.LVL594:
 5320              	.LBB3204:
 978:Core/Src/lz4.c ****         if (tableType == byPtr) {
 5321              		.loc 1 978 9 is_stmt 1 view .LVU1768
 5322              	.LBB3205:
 5323              	.LBI3205:
 778:Core/Src/lz4.c **** {
 5324              		.loc 1 778 22 view .LVU1769
 5325              	.LBB3206:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 5326              		.loc 1 780 5 view .LVU1770
 781:Core/Src/lz4.c **** }
 5327              		.loc 1 781 5 view .LVU1771
 781:Core/Src/lz4.c **** }
 5328              		.loc 1 781 12 is_stmt 0 view .LVU1772
 5329 04f8 0C00     		movs	r4, r1
 5330              	.LVL595:
 781:Core/Src/lz4.c **** }
 5331              		.loc 1 781 12 view .LVU1773
 5332 04fa 0800     		movs	r0, r1
 5333              	.LVL596:
 781:Core/Src/lz4.c **** }
 5334              		.loc 1 781 12 view .LVU1774
 5335 04fc FFF7FEFF 		bl	LZ4_read32
 5336              	.LVL597:
 5337              	.LBB3207:
 5338              	.LBI3207:
 758:Core/Src/lz4.c **** {
 5339              		.loc 1 758 22 is_stmt 1 view .LVU1775
 5340              	.LBB3208:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 5341              		.loc 1 760 5 view .LVU1776
 761:Core/Src/lz4.c ****     else
 5342              		.loc 1 761 9 view .LVU1777
 761:Core/Src/lz4.c ****     else
 5343              		.loc 1 761 27 is_stmt 0 view .LVU1778
 5344 0500 8300     		lsls	r3, r0, #2
 5345 0502 1B18     		adds	r3, r3, r0
 5346 0504 5B01     		lsls	r3, r3, #5
 5347 0506 1B1A     		subs	r3, r3, r0
 5348 0508 5A01     		lsls	r2, r3, #5
 5349 050a 9B18     		adds	r3, r3, r2
 5350 050c 9B00     		lsls	r3, r3, #2
 5351 050e 1B1A     		subs	r3, r3, r0
 5352 0510 5A01     		lsls	r2, r3, #5
 5353 0512 D21A     		subs	r2, r2, r3
 5354 0514 1302     		lsls	r3, r2, #8
 5355 0516 9B1A     		subs	r3, r3, r2
 5356 0518 1B01     		lsls	r3, r3, #4
 5357 051a 1818     		adds	r0, r3, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 166


 5358              	.LVL598:
 761:Core/Src/lz4.c ****     else
 5359              		.loc 1 761 42 view .LVU1779
 5360 051c C00C     		lsrs	r0, r0, #19
 5361              	.LVL599:
 761:Core/Src/lz4.c ****     else
 5362              		.loc 1 761 42 view .LVU1780
 5363              	.LBE3208:
 5364              	.LBE3207:
 5365              	.LBE3206:
 5366              	.LBE3205:
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 5367              		.loc 1 979 9 is_stmt 1 view .LVU1781
 982:Core/Src/lz4.c ****     }   }
 5368              		.loc 1 982 13 view .LVU1782
 5369              	.LBB3209:
 5370              	.LBI3209:
 796:Core/Src/lz4.c **** {
 5371              		.loc 1 796 23 view .LVU1783
 5372              	.LBE3209:
 5373              	.LBE3204:
 5374              	.LBE3203:
 5375              	.LBE3202:
 5376              	.LBE3201:
 5377              	.LBE3200:
 5378              	.LBE3322:
 798:Core/Src/lz4.c ****     {
 5379              		.loc 1 798 5 view .LVU1784
 5380              	.LBB3323:
 5381              	.LBB3311:
 5382              	.LBB3305:
 5383              	.LBB3299:
 5384              	.LBB3293:
 5385              	.LBB3212:
 5386              	.LBB3211:
 5387              	.LBB3210:
 804:Core/Src/lz4.c ****     }
 5388              		.loc 1 804 19 view .LVU1785
 804:Core/Src/lz4.c ****     }
 5389              		.loc 1 804 54 view .LVU1786
 804:Core/Src/lz4.c ****     }
 5390              		.loc 1 804 75 view .LVU1787
 804:Core/Src/lz4.c ****     }
 5391              		.loc 1 804 84 is_stmt 0 view .LVU1788
 5392 051e 4000     		lsls	r0, r0, #1
 5393              	.LVL600:
 804:Core/Src/lz4.c ****     }
 5394              		.loc 1 804 88 view .LVU1789
 5395 0520 5B46     		mov	r3, fp
 804:Core/Src/lz4.c ****     }
 5396              		.loc 1 804 88 view .LVU1790
 5397 0522 5246     		mov	r2, r10
 804:Core/Src/lz4.c ****     }
 5398              		.loc 1 804 88 view .LVU1791
 5399 0524 1A52     		strh	r2, [r3, r0]
 804:Core/Src/lz4.c ****     }
 5400              		.loc 1 804 100 is_stmt 1 view .LVU1792
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 167


 5401              	.LVL601:
 804:Core/Src/lz4.c ****     }
 5402              		.loc 1 804 100 is_stmt 0 view .LVU1793
 5403              	.LBE3210:
 5404              	.LBE3211:
 5405              	.LBE3212:
 984:Core/Src/lz4.c **** 
 5406              		.loc 1 984 5 is_stmt 1 view .LVU1794
 984:Core/Src/lz4.c **** 
 5407              		.loc 1 984 7 is_stmt 0 view .LVU1795
 5408 0526 671C     		adds	r7, r4, #1
 5409              	.LVL602:
 984:Core/Src/lz4.c **** 
 5410              		.loc 1 984 11 is_stmt 1 view .LVU1796
 5411              	.LBB3213:
 5412              	.LBI3213:
 778:Core/Src/lz4.c **** {
 5413              		.loc 1 778 22 view .LVU1797
 5414              	.LBB3214:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 5415              		.loc 1 780 5 view .LVU1798
 781:Core/Src/lz4.c **** }
 5416              		.loc 1 781 5 view .LVU1799
 781:Core/Src/lz4.c **** }
 5417              		.loc 1 781 12 is_stmt 0 view .LVU1800
 5418 0528 3800     		movs	r0, r7
 5419 052a FFF7FEFF 		bl	LZ4_read32
 5420              	.LVL603:
 5421              	.LBB3215:
 5422              	.LBI3215:
 758:Core/Src/lz4.c **** {
 5423              		.loc 1 758 22 is_stmt 1 view .LVU1801
 5424              	.LBB3216:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 5425              		.loc 1 760 5 view .LVU1802
 761:Core/Src/lz4.c ****     else
 5426              		.loc 1 761 9 view .LVU1803
 761:Core/Src/lz4.c ****     else
 5427              		.loc 1 761 27 is_stmt 0 view .LVU1804
 5428 052e 8300     		lsls	r3, r0, #2
 5429 0530 1B18     		adds	r3, r3, r0
 5430 0532 5B01     		lsls	r3, r3, #5
 5431 0534 1B1A     		subs	r3, r3, r0
 5432 0536 5A01     		lsls	r2, r3, #5
 5433 0538 9B18     		adds	r3, r3, r2
 5434 053a 9B00     		lsls	r3, r3, #2
 5435 053c 1B1A     		subs	r3, r3, r0
 5436 053e 5D01     		lsls	r5, r3, #5
 5437 0540 EB1A     		subs	r3, r5, r3
 5438 0542 1D02     		lsls	r5, r3, #8
 5439 0544 ED1A     		subs	r5, r5, r3
 5440 0546 2D01     		lsls	r5, r5, #4
 5441 0548 2D18     		adds	r5, r5, r0
 761:Core/Src/lz4.c ****     else
 5442              		.loc 1 761 42 view .LVU1805
 5443 054a ED0C     		lsrs	r5, r5, #19
 5444 054c 029B     		ldr	r3, [sp, #8]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 168


 5445 054e 0393     		str	r3, [sp, #12]
 5446 0550 0994     		str	r4, [sp, #36]
 5447 0552 B846     		mov	r8, r7
 5448              	.LVL604:
 5449              	.L269:
 761:Core/Src/lz4.c ****     else
 5450              		.loc 1 761 42 view .LVU1806
 5451              	.LBE3216:
 5452              	.LBE3215:
 5453              	.LBE3214:
 5454              	.LBE3213:
 987:Core/Src/lz4.c ****         const BYTE* match;
 5455              		.loc 1 987 5 is_stmt 1 view .LVU1807
 5456              	.LBB3217:
 988:Core/Src/lz4.c ****         BYTE* token;
 5457              		.loc 1 988 9 view .LVU1808
 989:Core/Src/lz4.c ****         const BYTE* filledIp;
 5458              		.loc 1 989 9 view .LVU1809
 990:Core/Src/lz4.c **** 
 5459              		.loc 1 990 9 view .LVU1810
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 5460              		.loc 1 993 9 view .LVU1811
 5461              	.LBB3218:
1015:Core/Src/lz4.c ****             int step = 1;
 5462              		.loc 1 1015 13 view .LVU1812
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 5463              		.loc 1 1016 13 view .LVU1813
1017:Core/Src/lz4.c ****             do {
 5464              		.loc 1 1017 13 view .LVU1814
1017:Core/Src/lz4.c ****             do {
 5465              		.loc 1 1017 17 is_stmt 0 view .LVU1815
 5466 0554 199B     		ldr	r3, [sp, #100]
 5467 0556 9B01     		lsls	r3, r3, #6
 5468 0558 0593     		str	r3, [sp, #20]
 5469              	.LVL605:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 5470              		.loc 1 1016 17 view .LVU1816
 5471 055a 0127     		movs	r7, #1
 5472 055c 4446     		mov	r4, r8
 5473 055e 089B     		ldr	r3, [sp, #32]
 5474              	.LVL606:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 5475              		.loc 1 1016 17 view .LVU1817
 5476 0560 9846     		mov	r8, r3
 5477              	.LVL607:
 5478              	.L247:
1018:Core/Src/lz4.c ****                 U32 const h = forwardH;
 5479              		.loc 1 1018 13 is_stmt 1 view .LVU1818
 5480              	.LBB3219:
1019:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
 5481              		.loc 1 1019 17 view .LVU1819
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 5482              		.loc 1 1020 17 view .LVU1820
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 5483              		.loc 1 1020 53 is_stmt 0 view .LVU1821
 5484 0562 4346     		mov	r3, r8
 5485 0564 E31A     		subs	r3, r4, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 169


 5486 0566 9A46     		mov	r10, r3
 5487              	.LVL608:
1021:Core/Src/lz4.c ****                 assert(matchIndex <= current);
 5488              		.loc 1 1021 17 is_stmt 1 view .LVU1822
 5489              	.LBB3220:
 5490              	.LBI3220:
 827:Core/Src/lz4.c **** {
 5491              		.loc 1 827 22 view .LVU1823
 5492              	.LBB3221:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 5493              		.loc 1 829 5 view .LVU1824
 5494              	.LBE3221:
 5495              	.LBE3220:
 5496              	.LBE3219:
 5497              	.LBE3218:
 5498              	.LBE3217:
 5499              	.LBE3293:
 5500              	.LBE3299:
 5501              	.LBE3305:
 5502              	.LBE3311:
 5503              	.LBE3323:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 5504              		.loc 1 829 44 view .LVU1825
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 5505              		.loc 1 830 5 view .LVU1826
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 5506              		.loc 1 835 5 view .LVU1827
 5507              	.LBB3324:
 5508              	.LBB3312:
 5509              	.LBB3306:
 5510              	.LBB3300:
 5511              	.LBB3294:
 5512              	.LBB3282:
 5513              	.LBB3233:
 5514              	.LBB3231:
 5515              	.LBB3223:
 5516              	.LBB3222:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 5517              		.loc 1 836 9 view .LVU1828
 837:Core/Src/lz4.c ****         return hashTable[h];
 5518              		.loc 1 837 9 view .LVU1829
 838:Core/Src/lz4.c ****     }
 5519              		.loc 1 838 9 view .LVU1830
 838:Core/Src/lz4.c ****     }
 5520              		.loc 1 838 25 is_stmt 0 view .LVU1831
 5521 0568 6D00     		lsls	r5, r5, #1
 5522              	.LVL609:
 838:Core/Src/lz4.c ****     }
 5523              		.loc 1 838 25 view .LVU1832
 5524 056a A946     		mov	r9, r5
 5525 056c D944     		add	r9, r9, fp
 5526 056e 5B46     		mov	r3, fp
 5527              	.LVL610:
 838:Core/Src/lz4.c ****     }
 5528              		.loc 1 838 25 view .LVU1833
 5529 0570 5E5B     		ldrh	r6, [r3, r5]
 5530              	.LVL611:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 170


 838:Core/Src/lz4.c ****     }
 5531              		.loc 1 838 25 view .LVU1834
 5532              	.LBE3222:
 5533              	.LBE3223:
1022:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
 5534              		.loc 1 1022 17 is_stmt 1 view .LVU1835
1023:Core/Src/lz4.c ****                 ip = forwardIp;
 5535              		.loc 1 1023 17 view .LVU1836
1024:Core/Src/lz4.c ****                 forwardIp += step;
 5536              		.loc 1 1024 17 view .LVU1837
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 5537              		.loc 1 1025 17 view .LVU1838
 5538 0572 0694     		str	r4, [sp, #24]
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 5539              		.loc 1 1025 27 is_stmt 0 view .LVU1839
 5540 0574 E419     		adds	r4, r4, r7
 5541              	.LVL612:
1026:Core/Src/lz4.c **** 
 5542              		.loc 1 1026 17 is_stmt 1 view .LVU1840
 5543 0576 059B     		ldr	r3, [sp, #20]
1026:Core/Src/lz4.c **** 
 5544              		.loc 1 1026 22 is_stmt 0 view .LVU1841
 5545 0578 9F11     		asrs	r7, r3, #6
 5546              	.LVL613:
1026:Core/Src/lz4.c **** 
 5547              		.loc 1 1026 22 view .LVU1842
 5548 057a 0133     		adds	r3, r3, #1
 5549 057c 0593     		str	r3, [sp, #20]
 5550              	.LVL614:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 5551              		.loc 1 1028 17 is_stmt 1 view .LVU1843
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 5552              		.loc 1 1028 20 is_stmt 0 view .LVU1844
 5553 057e 049B     		ldr	r3, [sp, #16]
 5554              	.LVL615:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 5555              		.loc 1 1028 20 view .LVU1845
 5556 0580 A342     		cmp	r3, r4
 5557 0582 00D2     		bcs	.LCB6498
 5558 0584 54E1     		b	.L245	@long jump
 5559              	.LCB6498:
1029:Core/Src/lz4.c **** 
 5560              		.loc 1 1029 17 is_stmt 1 view .LVU1846
1031:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 5561              		.loc 1 1031 17 view .LVU1847
1043:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 5562              		.loc 1 1043 24 view .LVU1848
1055:Core/Src/lz4.c ****                 }
 5563              		.loc 1 1055 21 view .LVU1849
1055:Core/Src/lz4.c ****                 }
 5564              		.loc 1 1055 27 is_stmt 0 view .LVU1850
 5565 0586 4644     		add	r6, r6, r8
 5566              	.LVL616:
1057:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
 5567              		.loc 1 1057 17 is_stmt 1 view .LVU1851
 5568              	.LBB3224:
 5569              	.LBI3224:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 171


 778:Core/Src/lz4.c **** {
 5570              		.loc 1 778 22 view .LVU1852
 5571              	.LBB3225:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 5572              		.loc 1 780 5 view .LVU1853
 781:Core/Src/lz4.c **** }
 5573              		.loc 1 781 5 view .LVU1854
 781:Core/Src/lz4.c **** }
 5574              		.loc 1 781 12 is_stmt 0 view .LVU1855
 5575 0588 2000     		movs	r0, r4
 5576 058a FFF7FEFF 		bl	LZ4_read32
 5577              	.LVL617:
 5578              	.LBB3226:
 5579              	.LBI3226:
 758:Core/Src/lz4.c **** {
 5580              		.loc 1 758 22 is_stmt 1 view .LVU1856
 5581              	.LBB3227:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 5582              		.loc 1 760 5 view .LVU1857
 761:Core/Src/lz4.c ****     else
 5583              		.loc 1 761 9 view .LVU1858
 761:Core/Src/lz4.c ****     else
 5584              		.loc 1 761 27 is_stmt 0 view .LVU1859
 5585 058e 8300     		lsls	r3, r0, #2
 5586 0590 1B18     		adds	r3, r3, r0
 5587 0592 5B01     		lsls	r3, r3, #5
 5588 0594 1B1A     		subs	r3, r3, r0
 5589 0596 5A01     		lsls	r2, r3, #5
 5590 0598 9B18     		adds	r3, r3, r2
 5591 059a 9B00     		lsls	r3, r3, #2
 5592 059c 1B1A     		subs	r3, r3, r0
 5593 059e 5D01     		lsls	r5, r3, #5
 5594 05a0 EB1A     		subs	r3, r5, r3
 5595 05a2 1D02     		lsls	r5, r3, #8
 5596 05a4 ED1A     		subs	r5, r5, r3
 5597 05a6 2D01     		lsls	r5, r5, #4
 5598 05a8 2D18     		adds	r5, r5, r0
 761:Core/Src/lz4.c ****     else
 5599              		.loc 1 761 42 view .LVU1860
 5600 05aa ED0C     		lsrs	r5, r5, #19
 5601              	.LVL618:
 761:Core/Src/lz4.c ****     else
 5602              		.loc 1 761 42 view .LVU1861
 5603              	.LBE3227:
 5604              	.LBE3226:
 5605              	.LBE3225:
 5606              	.LBE3224:
1058:Core/Src/lz4.c **** 
 5607              		.loc 1 1058 17 is_stmt 1 view .LVU1862
 5608              	.LBB3228:
 5609              	.LBI3228:
 796:Core/Src/lz4.c **** {
 5610              		.loc 1 796 23 view .LVU1863
 5611              	.LBE3228:
 5612              	.LBE3231:
 5613              	.LBE3233:
 5614              	.LBE3282:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 172


 5615              	.LBE3294:
 5616              	.LBE3300:
 5617              	.LBE3306:
 5618              	.LBE3312:
 5619              	.LBE3324:
 798:Core/Src/lz4.c ****     {
 5620              		.loc 1 798 5 view .LVU1864
 5621              	.LBB3325:
 5622              	.LBB3313:
 5623              	.LBB3307:
 5624              	.LBB3301:
 5625              	.LBB3295:
 5626              	.LBB3283:
 5627              	.LBB3234:
 5628              	.LBB3232:
 5629              	.LBB3230:
 5630              	.LBB3229:
 804:Core/Src/lz4.c ****     }
 5631              		.loc 1 804 19 view .LVU1865
 804:Core/Src/lz4.c ****     }
 5632              		.loc 1 804 54 view .LVU1866
 804:Core/Src/lz4.c ****     }
 5633              		.loc 1 804 75 view .LVU1867
 804:Core/Src/lz4.c ****     }
 5634              		.loc 1 804 88 is_stmt 0 view .LVU1868
 5635 05ac 4B46     		mov	r3, r9
 5636 05ae 5246     		mov	r2, r10
 5637 05b0 1A80     		strh	r2, [r3]
 804:Core/Src/lz4.c ****     }
 5638              		.loc 1 804 100 is_stmt 1 view .LVU1869
 5639              	.LVL619:
 804:Core/Src/lz4.c ****     }
 5640              		.loc 1 804 100 is_stmt 0 view .LVU1870
 5641              	.LBE3229:
 5642              	.LBE3230:
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 5643              		.loc 1 1060 17 is_stmt 1 view .LVU1871
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 5644              		.loc 1 1060 100 view .LVU1872
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 5645              		.loc 1 1061 17 view .LVU1873
1062:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
 5646              		.loc 1 1062 17 view .LVU1874
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 5647              		.loc 1 1063 17 view .LVU1875
1067:Core/Src/lz4.c **** 
 5648              		.loc 1 1067 17 view .LVU1876
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 5649              		.loc 1 1069 17 view .LVU1877
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 5650              		.loc 1 1069 21 is_stmt 0 view .LVU1878
 5651 05b2 3000     		movs	r0, r6
 5652 05b4 FFF7FEFF 		bl	LZ4_read32
 5653              	.LVL620:
 5654 05b8 8146     		mov	r9, r0
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 5655              		.loc 1 1069 42 view .LVU1879
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 173


 5656 05ba 0698     		ldr	r0, [sp, #24]
 5657 05bc FFF7FEFF 		bl	LZ4_read32
 5658              	.LVL621:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 5659              		.loc 1 1069 20 view .LVU1880
 5660 05c0 8145     		cmp	r9, r0
 5661 05c2 CED1     		bne	.L247
 5662 05c4 069C     		ldr	r4, [sp, #24]
 5663              	.LVL622:
 5664              	.L246:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 5665              		.loc 1 1069 20 view .LVU1881
 5666              	.LBE3232:
 5667              	.LBE3234:
1079:Core/Src/lz4.c **** 
 5668              		.loc 1 1079 15 is_stmt 1 view .LVU1882
1079:Core/Src/lz4.c **** 
 5669              		.loc 1 1079 29 is_stmt 0 view .LVU1883
 5670 05c6 099B     		ldr	r3, [sp, #36]
 5671 05c8 9C46     		mov	ip, r3
 5672 05ca A445     		cmp	ip, r4
 5673 05cc 9B41     		sbcs	r3, r3, r3
 5674 05ce 5B42     		rsbs	r3, r3, #0
 5675 05d0 019A     		ldr	r2, [sp, #4]
 5676 05d2 9446     		mov	ip, r2
 5677 05d4 B445     		cmp	ip, r6
 5678 05d6 9241     		sbcs	r2, r2, r2
 5679 05d8 5242     		rsbs	r2, r2, #0
1079:Core/Src/lz4.c **** 
 5680              		.loc 1 1079 15 view .LVU1884
 5681 05da 1A42     		tst	r2, r3
 5682 05dc 05D0     		beq	.L248
1079:Core/Src/lz4.c **** 
 5683              		.loc 1 1079 55 view .LVU1885
 5684 05de 631E     		subs	r3, r4, #1
 5685 05e0 1A78     		ldrb	r2, [r3]
 5686 05e2 731E     		subs	r3, r6, #1
 5687 05e4 1B78     		ldrb	r3, [r3]
1079:Core/Src/lz4.c **** 
 5688              		.loc 1 1079 51 view .LVU1886
 5689 05e6 9A42     		cmp	r2, r3
 5690 05e8 17D0     		beq	.L249
 5691              	.L248:
 5692              	.LBB3235:
1082:Core/Src/lz4.c ****             token = op++;
 5693              		.loc 1 1082 13 is_stmt 1 view .LVU1887
1082:Core/Src/lz4.c ****             token = op++;
 5694              		.loc 1 1082 54 is_stmt 0 view .LVU1888
 5695 05ea 099B     		ldr	r3, [sp, #36]
 5696 05ec E71A     		subs	r7, r4, r3
 5697              	.LVL623:
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 5698              		.loc 1 1083 13 is_stmt 1 view .LVU1889
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 5699              		.loc 1 1083 23 is_stmt 0 view .LVU1890
 5700 05ee 039B     		ldr	r3, [sp, #12]
 5701 05f0 5D1C     		adds	r5, r3, #1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 174


 5702              	.LVL624:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 5703              		.loc 1 1084 13 is_stmt 1 view .LVU1891
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 5704              		.loc 1 1088 13 view .LVU1892
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 5705              		.loc 1 1093 13 view .LVU1893
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 5706              		.loc 1 1093 16 is_stmt 0 view .LVU1894
 5707 05f2 0E2F     		cmp	r7, #14
 5708 05f4 14D8     		bhi	.L556
1099:Core/Src/lz4.c **** 
 5709              		.loc 1 1099 18 is_stmt 1 view .LVU1895
1099:Core/Src/lz4.c **** 
 5710              		.loc 1 1099 27 is_stmt 0 view .LVU1896
 5711 05f6 3B01     		lsls	r3, r7, #4
 5712              	.LVL625:
1099:Core/Src/lz4.c **** 
 5713              		.loc 1 1099 25 view .LVU1897
 5714 05f8 039A     		ldr	r2, [sp, #12]
 5715 05fa 1370     		strb	r3, [r2]
 5716              	.L253:
1102:Core/Src/lz4.c ****             op+=litLength;
 5717              		.loc 1 1102 13 is_stmt 1 view .LVU1898
1102:Core/Src/lz4.c ****             op+=litLength;
 5718              		.loc 1 1102 41 is_stmt 0 view .LVU1899
 5719 05fc EF19     		adds	r7, r5, r7
 5720              	.LVL626:
 5721              	.LBB3236:
 5722              	.LBI3236:
 446:Core/Src/lz4.c **** {
 5723              		.loc 1 446 6 is_stmt 1 view .LVU1900
 5724              	.LBB3237:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 5725              		.loc 1 448 5 view .LVU1901
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 5726              		.loc 1 449 5 view .LVU1902
 450:Core/Src/lz4.c **** 
 5727              		.loc 1 450 5 view .LVU1903
 450:Core/Src/lz4.c **** 
 5728              		.loc 1 450 5 is_stmt 0 view .LVU1904
 5729              	.LBE3237:
 5730              	.LBE3236:
1102:Core/Src/lz4.c ****             op+=litLength;
 5731              		.loc 1 1102 41 view .LVU1905
 5732 05fe A046     		mov	r8, r4
 5733 0600 099C     		ldr	r4, [sp, #36]
 5734              	.LVL627:
 5735              	.L254:
 5736              	.LBB3239:
 5737              	.LBB3238:
 452:Core/Src/lz4.c **** }
 5738              		.loc 1 452 5 is_stmt 1 view .LVU1906
 452:Core/Src/lz4.c **** }
 5739              		.loc 1 452 10 view .LVU1907
 5740 0602 0822     		movs	r2, #8
 5741 0604 2100     		movs	r1, r4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 175


 5742 0606 2800     		movs	r0, r5
 5743 0608 FFF7FEFF 		bl	memcpy
 5744              	.LVL628:
 452:Core/Src/lz4.c **** }
 5745              		.loc 1 452 29 view .LVU1908
 452:Core/Src/lz4.c **** }
 5746              		.loc 1 452 30 is_stmt 0 view .LVU1909
 5747 060c 0835     		adds	r5, r5, #8
 5748              	.LVL629:
 452:Core/Src/lz4.c **** }
 5749              		.loc 1 452 35 is_stmt 1 view .LVU1910
 452:Core/Src/lz4.c **** }
 5750              		.loc 1 452 36 is_stmt 0 view .LVU1911
 5751 060e 0834     		adds	r4, r4, #8
 5752              	.LVL630:
 452:Core/Src/lz4.c **** }
 5753              		.loc 1 452 49 is_stmt 1 view .LVU1912
 452:Core/Src/lz4.c **** }
 5754              		.loc 1 452 5 is_stmt 0 view .LVU1913
 5755 0610 AF42     		cmp	r7, r5
 5756 0612 F6D8     		bhi	.L254
 5757 0614 4446     		mov	r4, r8
 5758              	.LVL631:
 452:Core/Src/lz4.c **** }
 5759              		.loc 1 452 5 view .LVU1914
 5760 0616 D846     		mov	r8, fp
 5761              	.LVL632:
 452:Core/Src/lz4.c **** }
 5762              		.loc 1 452 5 view .LVU1915
 5763 0618 63E0     		b	.L268
 5764              	.LVL633:
 5765              	.L249:
 452:Core/Src/lz4.c **** }
 5766              		.loc 1 452 5 view .LVU1916
 5767              	.LBE3238:
 5768              	.LBE3239:
 5769              	.LBE3235:
1079:Core/Src/lz4.c **** 
 5770              		.loc 1 1079 87 is_stmt 1 view .LVU1917
1079:Core/Src/lz4.c **** 
 5771              		.loc 1 1079 89 is_stmt 0 view .LVU1918
 5772 061a 013C     		subs	r4, r4, #1
 5773              	.LVL634:
1079:Core/Src/lz4.c **** 
 5774              		.loc 1 1079 93 is_stmt 1 view .LVU1919
1079:Core/Src/lz4.c **** 
 5775              		.loc 1 1079 98 is_stmt 0 view .LVU1920
 5776 061c 013E     		subs	r6, r6, #1
 5777              	.LVL635:
1079:Core/Src/lz4.c **** 
 5778              		.loc 1 1079 98 view .LVU1921
 5779 061e D2E7     		b	.L246
 5780              	.LVL636:
 5781              	.L556:
 5782              	.LBB3241:
 5783              	.LBB3240:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 176


 5784              		.loc 1 1094 17 is_stmt 1 view .LVU1922
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 5785              		.loc 1 1094 43 is_stmt 0 view .LVU1923
 5786 0620 3B00     		movs	r3, r7
 5787              	.LVL637:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 5788              		.loc 1 1094 43 view .LVU1924
 5789 0622 0F3B     		subs	r3, r3, #15
 5790              	.LVL638:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 5791              		.loc 1 1095 17 is_stmt 1 view .LVU1925
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 5792              		.loc 1 1095 24 is_stmt 0 view .LVU1926
 5793 0624 F022     		movs	r2, #240
 5794 0626 0399     		ldr	r1, [sp, #12]
 5795 0628 0A70     		strb	r2, [r1]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 5796              		.loc 1 1096 17 is_stmt 1 view .LVU1927
 5797 062a 03E0     		b	.L251
 5798              	.L252:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 5799              		.loc 1 1096 46 view .LVU1928
 5800              	.LVL639:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 5801              		.loc 1 1096 52 is_stmt 0 view .LVU1929
 5802 062c FF22     		movs	r2, #255
 5803 062e 2A70     		strb	r2, [r5]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 5804              		.loc 1 1096 36 is_stmt 1 view .LVU1930
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 5805              		.loc 1 1096 39 is_stmt 0 view .LVU1931
 5806 0630 FF3B     		subs	r3, r3, #255
 5807              	.LVL640:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 5808              		.loc 1 1096 49 view .LVU1932
 5809 0632 0135     		adds	r5, r5, #1
 5810              	.LVL641:
 5811              	.L251:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 5812              		.loc 1 1096 23 is_stmt 1 view .LVU1933
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 5813              		.loc 1 1096 17 is_stmt 0 view .LVU1934
 5814 0634 FE2B     		cmp	r3, #254
 5815 0636 F9DC     		bgt	.L252
1097:Core/Src/lz4.c ****             }
 5816              		.loc 1 1097 17 is_stmt 1 view .LVU1935
 5817              	.LVL642:
1097:Core/Src/lz4.c ****             }
 5818              		.loc 1 1097 23 is_stmt 0 view .LVU1936
 5819 0638 2B70     		strb	r3, [r5]
1097:Core/Src/lz4.c ****             }
 5820              		.loc 1 1097 20 view .LVU1937
 5821 063a 0135     		adds	r5, r5, #1
 5822              	.LVL643:
1097:Core/Src/lz4.c ****             }
 5823              		.loc 1 1097 20 view .LVU1938
 5824              	.LBE3240:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 177


 5825 063c DEE7     		b	.L253
 5826              	.LVL644:
 5827              	.L256:
1097:Core/Src/lz4.c ****             }
 5828              		.loc 1 1097 20 view .LVU1939
 5829              	.LBE3241:
 5830              	.LBB3242:
 5831              	.LBB3243:
 5832              	.LBB3244:
 5833              	.LBB3245:
 670:Core/Src/lz4.c ****     }   }
 5834              		.loc 1 670 13 is_stmt 1 view .LVU1940
 670:Core/Src/lz4.c ****     }   }
 5835              		.loc 1 670 20 is_stmt 0 view .LVU1941
 5836 063e FFF7FEFF 		bl	LZ4_NbCommonBytes
 5837              	.LVL645:
 670:Core/Src/lz4.c ****     }   }
 5838              		.loc 1 670 20 view .LVU1942
 5839 0642 0500     		movs	r5, r0
 5840              	.LVL646:
 5841              	.L257:
 670:Core/Src/lz4.c ****     }   }
 5842              		.loc 1 670 20 view .LVU1943
 5843              	.LBE3245:
 5844              	.LBE3244:
 5845              	.LBE3243:
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 5846              		.loc 1 1153 17 is_stmt 1 view .LVU1944
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 5847              		.loc 1 1153 20 is_stmt 0 view .LVU1945
 5848 0644 2B1D     		adds	r3, r5, #4
 5849 0646 E418     		adds	r4, r4, r3
 5850              	.LVL647:
1154:Core/Src/lz4.c ****             }
 5851              		.loc 1 1154 17 is_stmt 1 view .LVU1946
1154:Core/Src/lz4.c ****             }
 5852              		.loc 1 1154 84 view .LVU1947
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 5853              		.loc 1 1157 13 view .LVU1948
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 5854              		.loc 1 1183 13 view .LVU1949
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 5855              		.loc 1 1183 16 is_stmt 0 view .LVU1950
 5856 0648 0E2D     		cmp	r5, #14
 5857 064a 00D9     		bls	.LCB6896
 5858 064c B0E0     		b	.L557	@long jump
 5859              	.LCB6896:
1195:Core/Src/lz4.c ****         }
 5860              		.loc 1 1195 17 is_stmt 1 view .LVU1951
1195:Core/Src/lz4.c ****         }
 5861              		.loc 1 1195 27 is_stmt 0 view .LVU1952
 5862 064e EDB2     		uxtb	r5, r5
 5863              	.LVL648:
1195:Core/Src/lz4.c ****         }
 5864              		.loc 1 1195 24 view .LVU1953
 5865 0650 039B     		ldr	r3, [sp, #12]
 5866              	.LVL649:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 178


1195:Core/Src/lz4.c ****         }
 5867              		.loc 1 1195 24 view .LVU1954
 5868 0652 1878     		ldrb	r0, [r3]
 5869 0654 2D18     		adds	r5, r5, r0
 5870 0656 1D70     		strb	r5, [r3]
 5871 0658 0397     		str	r7, [sp, #12]
 5872              	.LVL650:
 5873              	.L266:
1195:Core/Src/lz4.c ****         }
 5874              		.loc 1 1195 24 view .LVU1955
 5875              	.LBE3242:
1198:Core/Src/lz4.c **** 
 5876              		.loc 1 1198 9 is_stmt 1 view .LVU1956
1200:Core/Src/lz4.c **** 
 5877              		.loc 1 1200 9 view .LVU1957
1203:Core/Src/lz4.c **** 
 5878              		.loc 1 1203 9 view .LVU1958
1203:Core/Src/lz4.c **** 
 5879              		.loc 1 1203 12 is_stmt 0 view .LVU1959
 5880 065a 049B     		ldr	r3, [sp, #16]
 5881 065c A342     		cmp	r3, r4
 5882 065e 00D8     		bhi	.LCB6919
 5883 0660 F2E0     		b	.L505	@long jump
 5884              	.LCB6919:
 5885              	.LBB3251:
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 5886              		.loc 1 1206 13 is_stmt 1 view .LVU1960
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 5887              		.loc 1 1206 46 is_stmt 0 view .LVU1961
 5888 0662 A51E     		subs	r5, r4, #2
 5889              	.LVL651:
 5890              	.LBB3252:
 5891              	.LBI3252:
 778:Core/Src/lz4.c **** {
 5892              		.loc 1 778 22 is_stmt 1 view .LVU1962
 5893              	.LBB3253:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 5894              		.loc 1 780 5 view .LVU1963
 781:Core/Src/lz4.c **** }
 5895              		.loc 1 781 5 view .LVU1964
 781:Core/Src/lz4.c **** }
 5896              		.loc 1 781 12 is_stmt 0 view .LVU1965
 5897 0664 2800     		movs	r0, r5
 5898 0666 FFF7FEFF 		bl	LZ4_read32
 5899              	.LVL652:
 5900              	.LBB3254:
 5901              	.LBI3254:
 758:Core/Src/lz4.c **** {
 5902              		.loc 1 758 22 is_stmt 1 view .LVU1966
 5903              	.LBB3255:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 5904              		.loc 1 760 5 view .LVU1967
 761:Core/Src/lz4.c ****     else
 5905              		.loc 1 761 9 view .LVU1968
 761:Core/Src/lz4.c ****     else
 5906              		.loc 1 761 27 is_stmt 0 view .LVU1969
 5907 066a 8300     		lsls	r3, r0, #2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 179


 5908 066c 1B18     		adds	r3, r3, r0
 5909 066e 5B01     		lsls	r3, r3, #5
 5910 0670 1B1A     		subs	r3, r3, r0
 5911 0672 5A01     		lsls	r2, r3, #5
 5912 0674 9B18     		adds	r3, r3, r2
 5913 0676 9B00     		lsls	r3, r3, #2
 5914 0678 1B1A     		subs	r3, r3, r0
 5915 067a 5A01     		lsls	r2, r3, #5
 5916 067c D21A     		subs	r2, r2, r3
 5917 067e 1302     		lsls	r3, r2, #8
 5918 0680 9B1A     		subs	r3, r3, r2
 5919 0682 1B01     		lsls	r3, r3, #4
 5920 0684 1818     		adds	r0, r3, r0
 5921              	.LVL653:
 761:Core/Src/lz4.c ****     else
 5922              		.loc 1 761 42 view .LVU1970
 5923 0686 C00C     		lsrs	r0, r0, #19
 5924              	.LVL654:
 761:Core/Src/lz4.c ****     else
 5925              		.loc 1 761 42 view .LVU1971
 5926              	.LBE3255:
 5927              	.LBE3254:
 5928              	.LBE3253:
 5929              	.LBE3252:
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 5930              		.loc 1 1207 13 is_stmt 1 view .LVU1972
 5931              	.LBB3256:
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 5932              		.loc 1 1210 17 view .LVU1973
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 5933              		.loc 1 1210 46 is_stmt 0 view .LVU1974
 5934 0688 089E     		ldr	r6, [sp, #32]
 5935 068a AD1B     		subs	r5, r5, r6
 5936              	.LVL655:
1211:Core/Src/lz4.c ****         }   }
 5937              		.loc 1 1211 17 is_stmt 1 view .LVU1975
 5938              	.LBB3257:
 5939              	.LBI3257:
 796:Core/Src/lz4.c **** {
 5940              		.loc 1 796 23 view .LVU1976
 5941              	.LBE3257:
 5942              	.LBE3256:
 5943              	.LBE3251:
 5944              	.LBE3283:
 5945              	.LBE3295:
 5946              	.LBE3301:
 5947              	.LBE3307:
 5948              	.LBE3313:
 5949              	.LBE3325:
 798:Core/Src/lz4.c ****     {
 5950              		.loc 1 798 5 view .LVU1977
 5951              	.LBB3326:
 5952              	.LBB3314:
 5953              	.LBB3308:
 5954              	.LBB3302:
 5955              	.LBB3296:
 5956              	.LBB3284:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 180


 5957              	.LBB3261:
 5958              	.LBB3260:
 5959              	.LBB3259:
 5960              	.LBB3258:
 804:Core/Src/lz4.c ****     }
 5961              		.loc 1 804 19 view .LVU1978
 804:Core/Src/lz4.c ****     }
 5962              		.loc 1 804 54 view .LVU1979
 804:Core/Src/lz4.c ****     }
 5963              		.loc 1 804 75 view .LVU1980
 804:Core/Src/lz4.c ****     }
 5964              		.loc 1 804 84 is_stmt 0 view .LVU1981
 5965 068c 4000     		lsls	r0, r0, #1
 5966              	.LVL656:
 804:Core/Src/lz4.c ****     }
 5967              		.loc 1 804 88 view .LVU1982
 5968 068e 4346     		mov	r3, r8
 804:Core/Src/lz4.c ****     }
 5969              		.loc 1 804 88 view .LVU1983
 5970 0690 1D52     		strh	r5, [r3, r0]
 804:Core/Src/lz4.c ****     }
 5971              		.loc 1 804 100 is_stmt 1 view .LVU1984
 5972              	.LVL657:
 804:Core/Src/lz4.c ****     }
 5973              		.loc 1 804 100 is_stmt 0 view .LVU1985
 5974              	.LBE3258:
 5975              	.LBE3259:
 5976              	.LBE3260:
 5977              	.LBE3261:
1215:Core/Src/lz4.c **** 
 5978              		.loc 1 1215 9 is_stmt 1 view .LVU1986
 5979              	.LBB3262:
1225:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
 5980              		.loc 1 1225 13 view .LVU1987
 5981              	.LBB3263:
 5982              	.LBI3263:
 778:Core/Src/lz4.c **** {
 5983              		.loc 1 778 22 view .LVU1988
 5984              	.LBB3264:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 5985              		.loc 1 780 5 view .LVU1989
 781:Core/Src/lz4.c **** }
 5986              		.loc 1 781 5 view .LVU1990
 781:Core/Src/lz4.c **** }
 5987              		.loc 1 781 12 is_stmt 0 view .LVU1991
 5988 0692 2000     		movs	r0, r4
 5989 0694 FFF7FEFF 		bl	LZ4_read32
 5990              	.LVL658:
 5991              	.LBB3265:
 5992              	.LBI3265:
 758:Core/Src/lz4.c **** {
 5993              		.loc 1 758 22 is_stmt 1 view .LVU1992
 5994              	.LBB3266:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 5995              		.loc 1 760 5 view .LVU1993
 761:Core/Src/lz4.c ****     else
 5996              		.loc 1 761 9 view .LVU1994
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 181


 761:Core/Src/lz4.c ****     else
 5997              		.loc 1 761 27 is_stmt 0 view .LVU1995
 5998 0698 8300     		lsls	r3, r0, #2
 5999 069a 1B18     		adds	r3, r3, r0
 6000 069c 5B01     		lsls	r3, r3, #5
 6001 069e 1B1A     		subs	r3, r3, r0
 6002 06a0 5A01     		lsls	r2, r3, #5
 6003 06a2 9B18     		adds	r3, r3, r2
 6004 06a4 9B00     		lsls	r3, r3, #2
 6005 06a6 1B1A     		subs	r3, r3, r0
 6006 06a8 5A01     		lsls	r2, r3, #5
 6007 06aa D21A     		subs	r2, r2, r3
 6008 06ac 1302     		lsls	r3, r2, #8
 6009 06ae 9B1A     		subs	r3, r3, r2
 6010 06b0 1B01     		lsls	r3, r3, #4
 6011 06b2 1818     		adds	r0, r3, r0
 6012              	.LVL659:
 761:Core/Src/lz4.c ****     else
 6013              		.loc 1 761 42 view .LVU1996
 6014 06b4 C00C     		lsrs	r0, r0, #19
 6015              	.LVL660:
 761:Core/Src/lz4.c ****     else
 6016              		.loc 1 761 42 view .LVU1997
 6017              	.LBE3266:
 6018              	.LBE3265:
 6019              	.LBE3264:
 6020              	.LBE3263:
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 6021              		.loc 1 1226 13 is_stmt 1 view .LVU1998
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 6022              		.loc 1 1226 41 is_stmt 0 view .LVU1999
 6023 06b6 3200     		movs	r2, r6
 6024 06b8 A31B     		subs	r3, r4, r6
 6025              	.LVL661:
1227:Core/Src/lz4.c ****             assert(matchIndex < current);
 6026              		.loc 1 1227 13 is_stmt 1 view .LVU2000
 6027              	.LBB3267:
 6028              	.LBI3267:
 827:Core/Src/lz4.c **** {
 6029              		.loc 1 827 22 view .LVU2001
 6030              	.LBB3268:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 6031              		.loc 1 829 5 view .LVU2002
 6032              	.LBE3268:
 6033              	.LBE3267:
 6034              	.LBE3262:
 6035              	.LBE3284:
 6036              	.LBE3296:
 6037              	.LBE3302:
 6038              	.LBE3308:
 6039              	.LBE3314:
 6040              	.LBE3326:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 6041              		.loc 1 829 44 view .LVU2003
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 6042              		.loc 1 830 5 view .LVU2004
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 182


 6043              		.loc 1 835 5 view .LVU2005
 6044              	.LBB3327:
 6045              	.LBB3315:
 6046              	.LBB3309:
 6047              	.LBB3303:
 6048              	.LBB3297:
 6049              	.LBB3285:
 6050              	.LBB3274:
 6051              	.LBB3270:
 6052              	.LBB3269:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 6053              		.loc 1 836 9 view .LVU2006
 837:Core/Src/lz4.c ****         return hashTable[h];
 6054              		.loc 1 837 9 view .LVU2007
 838:Core/Src/lz4.c ****     }
 6055              		.loc 1 838 9 view .LVU2008
 838:Core/Src/lz4.c ****     }
 6056              		.loc 1 838 25 is_stmt 0 view .LVU2009
 6057 06ba 4000     		lsls	r0, r0, #1
 6058              	.LVL662:
 838:Core/Src/lz4.c ****     }
 6059              		.loc 1 838 25 view .LVU2010
 6060 06bc 4146     		mov	r1, r8
 6061 06be 0E5A     		ldrh	r6, [r1, r0]
 6062              	.LVL663:
 838:Core/Src/lz4.c ****     }
 6063              		.loc 1 838 25 view .LVU2011
 6064              	.LBE3269:
 6065              	.LBE3270:
1228:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
 6066              		.loc 1 1228 13 is_stmt 1 view .LVU2012
1229:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 6067              		.loc 1 1229 13 view .LVU2013
1241:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 6068              		.loc 1 1241 20 view .LVU2014
1251:Core/Src/lz4.c ****             }
 6069              		.loc 1 1251 17 view .LVU2015
1251:Core/Src/lz4.c ****             }
 6070              		.loc 1 1251 23 is_stmt 0 view .LVU2016
 6071 06c0 9446     		mov	ip, r2
 6072 06c2 6644     		add	r6, r6, ip
 6073              	.LVL664:
1253:Core/Src/lz4.c ****             assert(matchIndex < current);
 6074              		.loc 1 1253 13 is_stmt 1 view .LVU2017
 6075              	.LBB3271:
 6076              	.LBI3271:
 796:Core/Src/lz4.c **** {
 6077              		.loc 1 796 23 view .LVU2018
 6078              	.LBE3271:
 6079              	.LBE3274:
 6080              	.LBE3285:
 6081              	.LBE3297:
 6082              	.LBE3303:
 6083              	.LBE3309:
 6084              	.LBE3315:
 6085              	.LBE3327:
 798:Core/Src/lz4.c ****     {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 183


 6086              		.loc 1 798 5 view .LVU2019
 6087              	.LBB3328:
 6088              	.LBB3316:
 6089              	.LBB3310:
 6090              	.LBB3304:
 6091              	.LBB3298:
 6092              	.LBB3286:
 6093              	.LBB3275:
 6094              	.LBB3273:
 6095              	.LBB3272:
 804:Core/Src/lz4.c ****     }
 6096              		.loc 1 804 19 view .LVU2020
 804:Core/Src/lz4.c ****     }
 6097              		.loc 1 804 54 view .LVU2021
 804:Core/Src/lz4.c ****     }
 6098              		.loc 1 804 75 view .LVU2022
 804:Core/Src/lz4.c ****     }
 6099              		.loc 1 804 88 is_stmt 0 view .LVU2023
 6100 06c4 0B52     		strh	r3, [r1, r0]
 6101              	.LVL665:
 804:Core/Src/lz4.c ****     }
 6102              		.loc 1 804 100 is_stmt 1 view .LVU2024
 804:Core/Src/lz4.c ****     }
 6103              		.loc 1 804 100 is_stmt 0 view .LVU2025
 6104              	.LBE3272:
 6105              	.LBE3273:
1254:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
 6106              		.loc 1 1254 13 is_stmt 1 view .LVU2026
1255:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
 6107              		.loc 1 1255 13 view .LVU2027
1257:Core/Src/lz4.c ****                 token=op++;
 6108              		.loc 1 1257 19 is_stmt 0 view .LVU2028
 6109 06c6 3000     		movs	r0, r6
 6110 06c8 FFF7FEFF 		bl	LZ4_read32
 6111              	.LVL666:
 6112 06cc 0500     		movs	r5, r0
 6113              	.LVL667:
1257:Core/Src/lz4.c ****                 token=op++;
 6114              		.loc 1 1257 40 view .LVU2029
 6115 06ce 2000     		movs	r0, r4
 6116 06d0 FFF7FEFF 		bl	LZ4_read32
 6117              	.LVL668:
1257:Core/Src/lz4.c ****                 token=op++;
 6118              		.loc 1 1257 15 view .LVU2030
 6119 06d4 8542     		cmp	r5, r0
 6120 06d6 00D0     		beq	.LCB7172
 6121 06d8 8FE0     		b	.L267	@long jump
 6122              	.LCB7172:
1258:Core/Src/lz4.c ****                 *token=0;
 6123              		.loc 1 1258 17 is_stmt 1 view .LVU2031
1258:Core/Src/lz4.c ****                 *token=0;
 6124              		.loc 1 1258 25 is_stmt 0 view .LVU2032
 6125 06da 039A     		ldr	r2, [sp, #12]
 6126 06dc 571C     		adds	r7, r2, #1
 6127              	.LVL669:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 6128              		.loc 1 1259 17 is_stmt 1 view .LVU2033
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 184


1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 6129              		.loc 1 1259 23 is_stmt 0 view .LVU2034
 6130 06de 0023     		movs	r3, #0
 6131 06e0 1370     		strb	r3, [r2]
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 6132              		.loc 1 1260 17 is_stmt 1 view .LVU2035
1261:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
 6133              		.loc 1 1261 17 view .LVU2036
1262:Core/Src/lz4.c ****                 goto _next_match;
 6134              		.loc 1 1262 97 view .LVU2037
1263:Core/Src/lz4.c ****             }
 6135              		.loc 1 1263 17 view .LVU2038
 6136              	.LVL670:
 6137              	.L268:
1263:Core/Src/lz4.c ****             }
 6138              		.loc 1 1263 17 is_stmt 0 view .LVU2039
 6139              	.LBE3275:
 6140              	.LBB3276:
1104:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
 6141              		.loc 1 1104 13 is_stmt 1 view .LVU2040
1105:Core/Src/lz4.c ****         }
 6142              		.loc 1 1105 101 view .LVU2041
 6143              	.LBE3276:
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 6144              		.loc 1 1117 9 view .LVU2042
1125:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
 6145              		.loc 1 1125 9 view .LVU2043
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 6146              		.loc 1 1130 13 view .LVU2044
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 6147              		.loc 1 1130 90 view .LVU2045
1131:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)(ip - match)); op+=2;
 6148              		.loc 1 1131 13 view .LVU2046
1132:Core/Src/lz4.c ****         }
 6149              		.loc 1 1132 13 view .LVU2047
1132:Core/Src/lz4.c ****         }
 6150              		.loc 1 1132 40 is_stmt 0 view .LVU2048
 6151 06e2 A11B     		subs	r1, r4, r6
1132:Core/Src/lz4.c ****         }
 6152              		.loc 1 1132 13 view .LVU2049
 6153 06e4 89B2     		uxth	r1, r1
 6154 06e6 3800     		movs	r0, r7
 6155 06e8 FFF7FEFF 		bl	LZ4_writeLE16
 6156              	.LVL671:
1132:Core/Src/lz4.c ****         }
 6157              		.loc 1 1132 51 is_stmt 1 view .LVU2050
1132:Core/Src/lz4.c ****         }
 6158              		.loc 1 1132 53 is_stmt 0 view .LVU2051
 6159 06ec 0237     		adds	r7, r7, #2
 6160              	.LVL672:
 6161              	.LBB3277:
1136:Core/Src/lz4.c **** 
 6162              		.loc 1 1136 13 is_stmt 1 view .LVU2052
1138:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
 6163              		.loc 1 1138 13 view .LVU2053
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 6164              		.loc 1 1152 17 view .LVU2054
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 185


1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 6165              		.loc 1 1152 29 is_stmt 0 view .LVU2055
 6166 06ee 251D     		adds	r5, r4, #4
 6167 06f0 331D     		adds	r3, r6, #4
 6168 06f2 9A46     		mov	r10, r3
 6169              	.LVL673:
 6170              	.LBB3250:
 6171              	.LBI3243:
 661:Core/Src/lz4.c **** {
 6172              		.loc 1 661 10 is_stmt 1 view .LVU2056
 6173              	.LBB3249:
 663:Core/Src/lz4.c **** 
 6174              		.loc 1 663 5 view .LVU2057
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 6175              		.loc 1 665 5 view .LVU2058
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 6176              		.loc 1 665 9 is_stmt 0 view .LVU2059
 6177 06f4 079B     		ldr	r3, [sp, #28]
 6178              	.LVL674:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 6179              		.loc 1 665 9 view .LVU2060
 6180 06f6 0822     		movs	r2, #8
 6181 06f8 5242     		rsbs	r2, r2, #0
 6182 06fa 9446     		mov	ip, r2
 6183 06fc 6344     		add	r3, r3, ip
 6184 06fe 9B46     		mov	fp, r3
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 6185              		.loc 1 665 8 view .LVU2061
 6186 0700 9D42     		cmp	r5, r3
 6187 0702 28D2     		bcs	.L504
 6188              	.LBB3246:
 666:Core/Src/lz4.c ****         if (!diff) {
 6189              		.loc 1 666 9 is_stmt 1 view .LVU2062
 666:Core/Src/lz4.c ****         if (!diff) {
 6190              		.loc 1 666 28 is_stmt 0 view .LVU2063
 6191 0704 5046     		mov	r0, r10
 6192 0706 FFF7FEFF 		bl	LZ4_read_ARCH
 6193              	.LVL675:
 6194 070a 8146     		mov	r9, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 6195              		.loc 1 666 52 view .LVU2064
 6196 070c 2800     		movs	r0, r5
 6197 070e FFF7FEFF 		bl	LZ4_read_ARCH
 6198              	.LVL676:
 6199 0712 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 6200              		.loc 1 666 21 view .LVU2065
 6201 0714 4846     		mov	r0, r9
 6202 0716 5840     		eors	r0, r3
 6203              	.LVL677:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 6204              		.loc 1 667 9 is_stmt 1 view .LVU2066
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 6205              		.loc 1 667 12 is_stmt 0 view .LVU2067
 6206 0718 9945     		cmp	r9, r3
 6207 071a 90D1     		bne	.L256
 668:Core/Src/lz4.c ****         } else {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 186


 6208              		.loc 1 668 13 is_stmt 1 view .LVU2068
 668:Core/Src/lz4.c ****         } else {
 6209              		.loc 1 668 16 is_stmt 0 view .LVU2069
 6210 071c 0823     		movs	r3, #8
 6211 071e 9946     		mov	r9, r3
 6212 0720 A144     		add	r9, r9, r4
 6213              	.LVL678:
 668:Core/Src/lz4.c ****         } else {
 6214              		.loc 1 668 28 is_stmt 1 view .LVU2070
 668:Core/Src/lz4.c ****         } else {
 6215              		.loc 1 668 34 is_stmt 0 view .LVU2071
 6216 0722 9A46     		mov	r10, r3
 6217              	.LVL679:
 668:Core/Src/lz4.c ****         } else {
 6218              		.loc 1 668 34 view .LVU2072
 6219 0724 B244     		add	r10, r10, r6
 6220              	.LVL680:
 6221              	.L259:
 668:Core/Src/lz4.c ****         } else {
 6222              		.loc 1 668 34 view .LVU2073
 6223              	.LBE3246:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 6224              		.loc 1 673 11 is_stmt 1 view .LVU2074
 6225 0726 D945     		cmp	r9, fp
 6226 0728 20D2     		bcs	.L558
 6227              	.LBB3247:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 6228              		.loc 1 674 9 view .LVU2075
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 6229              		.loc 1 674 28 is_stmt 0 view .LVU2076
 6230 072a 5046     		mov	r0, r10
 6231 072c FFF7FEFF 		bl	LZ4_read_ARCH
 6232              	.LVL681:
 6233 0730 0600     		movs	r6, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 6234              		.loc 1 674 52 view .LVU2077
 6235 0732 4846     		mov	r0, r9
 6236 0734 FFF7FEFF 		bl	LZ4_read_ARCH
 6237              	.LVL682:
 6238 0738 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 6239              		.loc 1 674 21 view .LVU2078
 6240 073a 3000     		movs	r0, r6
 6241 073c 5840     		eors	r0, r3
 6242              	.LVL683:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 6243              		.loc 1 675 9 is_stmt 1 view .LVU2079
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 6244              		.loc 1 675 12 is_stmt 0 view .LVU2080
 6245 073e 9E42     		cmp	r6, r3
 6246 0740 04D0     		beq	.L559
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 6247              		.loc 1 676 9 is_stmt 1 view .LVU2081
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 6248              		.loc 1 676 16 is_stmt 0 view .LVU2082
 6249 0742 FFF7FEFF 		bl	LZ4_NbCommonBytes
 6250              	.LVL684:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 187


 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 6251              		.loc 1 676 13 view .LVU2083
 6252 0746 4844     		add	r0, r0, r9
 6253              	.LVL685:
 677:Core/Src/lz4.c ****     }
 6254              		.loc 1 677 9 is_stmt 1 view .LVU2084
 677:Core/Src/lz4.c ****     }
 6255              		.loc 1 677 31 is_stmt 0 view .LVU2085
 6256 0748 451B     		subs	r5, r0, r5
 6257              	.LVL686:
 677:Core/Src/lz4.c ****     }
 6258              		.loc 1 677 16 view .LVU2086
 6259 074a 7BE7     		b	.L257
 6260              	.LVL687:
 6261              	.L559:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 6262              		.loc 1 675 22 is_stmt 1 view .LVU2087
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 6263              		.loc 1 675 25 is_stmt 0 view .LVU2088
 6264 074c 0423     		movs	r3, #4
 6265 074e 9C46     		mov	ip, r3
 6266 0750 E144     		add	r9, r9, ip
 6267              	.LVL688:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 6268              		.loc 1 675 37 is_stmt 1 view .LVU2089
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 6269              		.loc 1 675 43 is_stmt 0 view .LVU2090
 6270 0752 E244     		add	r10, r10, ip
 6271              	.LVL689:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 6272              		.loc 1 675 55 is_stmt 1 view .LVU2091
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 6273              		.loc 1 675 9 is_stmt 0 view .LVU2092
 6274 0754 E7E7     		b	.L259
 6275              	.LVL690:
 6276              	.L504:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 6277              		.loc 1 675 9 view .LVU2093
 6278              	.LBE3247:
 6279              	.LBB3248:
 6280 0756 A946     		mov	r9, r5
 6281 0758 E5E7     		b	.L259
 6282              	.L634:
 6283 075a C046     		.align	2
 6284              	.L633:
 6285 075c 04FCFFFF 		.word	-1020
 6286 0760 10400000 		.word	16400
 6287 0764 08400000 		.word	16392
 6288 0768 0C400000 		.word	16396
 6289              	.LVL691:
 6290              	.L558:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 6291              		.loc 1 675 9 view .LVU2094
 6292              	.LBE3248:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 6293              		.loc 1 680 5 is_stmt 1 view .LVU2095
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 188


 6294              		.loc 1 681 5 view .LVU2096
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 6295              		.loc 1 681 23 is_stmt 0 view .LVU2097
 6296 076c 079B     		ldr	r3, [sp, #28]
 6297 076e 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 6298              		.loc 1 681 8 view .LVU2098
 6299 0770 9945     		cmp	r9, r3
 6300 0772 08D2     		bcs	.L261
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 6301              		.loc 1 681 32 view .LVU2099
 6302 0774 5046     		mov	r0, r10
 6303 0776 FFF7FEFF 		bl	LZ4_read16
 6304              	.LVL692:
 6305 077a 0600     		movs	r6, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 6306              		.loc 1 681 54 view .LVU2100
 6307 077c 4846     		mov	r0, r9
 6308 077e FFF7FEFF 		bl	LZ4_read16
 6309              	.LVL693:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 6310              		.loc 1 681 28 view .LVU2101
 6311 0782 8642     		cmp	r6, r0
 6312 0784 0BD0     		beq	.L560
 6313              	.L261:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 6314              		.loc 1 682 5 is_stmt 1 view .LVU2102
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 6315              		.loc 1 682 8 is_stmt 0 view .LVU2103
 6316 0786 0A9B     		ldr	r3, [sp, #40]
 6317 0788 4B45     		cmp	r3, r9
 6318 078a 05D9     		bls	.L262
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 6319              		.loc 1 682 28 view .LVU2104
 6320 078c 5346     		mov	r3, r10
 6321 078e 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 6322              		.loc 1 682 39 view .LVU2105
 6323 0790 4B46     		mov	r3, r9
 6324 0792 1B78     		ldrb	r3, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 6325              		.loc 1 682 24 view .LVU2106
 6326 0794 9A42     		cmp	r2, r3
 6327 0796 07D0     		beq	.L561
 6328              	.L262:
 683:Core/Src/lz4.c **** }
 6329              		.loc 1 683 5 is_stmt 1 view .LVU2107
 683:Core/Src/lz4.c **** }
 6330              		.loc 1 683 27 is_stmt 0 view .LVU2108
 6331 0798 4B46     		mov	r3, r9
 6332 079a 5D1B     		subs	r5, r3, r5
 6333              	.LVL694:
 683:Core/Src/lz4.c **** }
 6334              		.loc 1 683 12 view .LVU2109
 6335 079c 52E7     		b	.L257
 6336              	.LVL695:
 6337              	.L560:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 189


 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 6338              		.loc 1 681 74 is_stmt 1 view .LVU2110
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 6339              		.loc 1 681 77 is_stmt 0 view .LVU2111
 6340 079e 0223     		movs	r3, #2
 6341 07a0 9C46     		mov	ip, r3
 6342 07a2 E144     		add	r9, r9, ip
 6343              	.LVL696:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 6344              		.loc 1 681 82 is_stmt 1 view .LVU2112
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 6345              		.loc 1 681 88 is_stmt 0 view .LVU2113
 6346 07a4 E244     		add	r10, r10, ip
 6347              	.LVL697:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 6348              		.loc 1 681 88 view .LVU2114
 6349 07a6 EEE7     		b	.L261
 6350              	.L561:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 6351              		.loc 1 682 46 is_stmt 1 view .LVU2115
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 6352              		.loc 1 682 49 is_stmt 0 view .LVU2116
 6353 07a8 0123     		movs	r3, #1
 6354 07aa 9C46     		mov	ip, r3
 6355 07ac E144     		add	r9, r9, ip
 6356              	.LVL698:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 6357              		.loc 1 682 49 view .LVU2117
 6358 07ae F3E7     		b	.L262
 6359              	.LVL699:
 6360              	.L557:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 6361              		.loc 1 682 49 view .LVU2118
 6362              	.LBE3249:
 6363              	.LBE3250:
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 6364              		.loc 1 1184 17 is_stmt 1 view .LVU2119
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 6365              		.loc 1 1184 24 is_stmt 0 view .LVU2120
 6366 07b0 039A     		ldr	r2, [sp, #12]
 6367 07b2 1378     		ldrb	r3, [r2]
 6368 07b4 0F33     		adds	r3, r3, #15
 6369 07b6 1370     		strb	r3, [r2]
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 6370              		.loc 1 1185 17 is_stmt 1 view .LVU2121
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 6371              		.loc 1 1185 27 is_stmt 0 view .LVU2122
 6372 07b8 0F3D     		subs	r5, r5, #15
 6373              	.LVL700:
1186:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
 6374              		.loc 1 1186 17 is_stmt 1 view .LVU2123
 6375 07ba 0121     		movs	r1, #1
 6376 07bc 4942     		rsbs	r1, r1, #0
 6377 07be 3800     		movs	r0, r7
 6378 07c0 FFF7FEFF 		bl	LZ4_write32
 6379              	.LVL701:
1187:Core/Src/lz4.c ****                     op+=4;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 190


 6380              		.loc 1 1187 17 view .LVU2124
 6381              	.L264:
1187:Core/Src/lz4.c ****                     op+=4;
 6382              		.loc 1 1187 23 view .LVU2125
 6383 07c4 FF23     		movs	r3, #255
 6384 07c6 9B00     		lsls	r3, r3, #2
 6385 07c8 9D42     		cmp	r5, r3
 6386 07ca 09D3     		bcc	.L562
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 6387              		.loc 1 1188 21 view .LVU2126
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 6388              		.loc 1 1188 23 is_stmt 0 view .LVU2127
 6389 07cc 0437     		adds	r7, r7, #4
 6390              	.LVL702:
1189:Core/Src/lz4.c ****                     matchCode -= 4*255;
 6391              		.loc 1 1189 21 is_stmt 1 view .LVU2128
 6392 07ce 0121     		movs	r1, #1
 6393 07d0 4942     		rsbs	r1, r1, #0
 6394 07d2 3800     		movs	r0, r7
 6395 07d4 FFF7FEFF 		bl	LZ4_write32
 6396              	.LVL703:
1190:Core/Src/lz4.c ****                 }
 6397              		.loc 1 1190 21 view .LVU2129
1190:Core/Src/lz4.c ****                 }
 6398              		.loc 1 1190 31 is_stmt 0 view .LVU2130
 6399 07d8 D44B     		ldr	r3, .L635
 6400 07da 9C46     		mov	ip, r3
 6401 07dc 6544     		add	r5, r5, ip
 6402              	.LVL704:
1190:Core/Src/lz4.c ****                 }
 6403              		.loc 1 1190 31 view .LVU2131
 6404 07de F1E7     		b	.L264
 6405              	.L562:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 6406              		.loc 1 1192 17 is_stmt 1 view .LVU2132
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 6407              		.loc 1 1192 33 is_stmt 0 view .LVU2133
 6408 07e0 FF21     		movs	r1, #255
 6409 07e2 2800     		movs	r0, r5
 6410 07e4 FFF7FEFF 		bl	__aeabi_uidiv
 6411              	.LVL705:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 6412              		.loc 1 1192 20 view .LVU2134
 6413 07e8 3F18     		adds	r7, r7, r0
 6414              	.LVL706:
1193:Core/Src/lz4.c ****             } else
 6415              		.loc 1 1193 17 is_stmt 1 view .LVU2135
1193:Core/Src/lz4.c ****             } else
 6416              		.loc 1 1193 42 is_stmt 0 view .LVU2136
 6417 07ea FF21     		movs	r1, #255
 6418 07ec 2800     		movs	r0, r5
 6419 07ee FFF7FEFF 		bl	__aeabi_uidivmod
 6420              	.LVL707:
1193:Core/Src/lz4.c ****             } else
 6421              		.loc 1 1193 20 view .LVU2137
 6422 07f2 7B1C     		adds	r3, r7, #1
 6423 07f4 0393     		str	r3, [sp, #12]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 191


 6424              	.LVL708:
1193:Core/Src/lz4.c ****             } else
 6425              		.loc 1 1193 23 view .LVU2138
 6426 07f6 3970     		strb	r1, [r7]
 6427 07f8 2FE7     		b	.L266
 6428              	.LVL709:
 6429              	.L267:
1193:Core/Src/lz4.c ****             } else
 6430              		.loc 1 1193 23 view .LVU2139
 6431              	.LBE3277:
1268:Core/Src/lz4.c **** 
 6432              		.loc 1 1268 18 view .LVU2140
 6433 07fa C346     		mov	fp, r8
1268:Core/Src/lz4.c **** 
 6434              		.loc 1 1268 9 is_stmt 1 view .LVU2141
1268:Core/Src/lz4.c **** 
 6435              		.loc 1 1268 18 is_stmt 0 view .LVU2142
 6436 07fc 631C     		adds	r3, r4, #1
 6437 07fe 9846     		mov	r8, r3
 6438              	.LVL710:
 6439              	.LBB3278:
 6440              	.LBI3278:
 778:Core/Src/lz4.c **** {
 6441              		.loc 1 778 22 is_stmt 1 view .LVU2143
 6442              	.LBB3279:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 6443              		.loc 1 780 5 view .LVU2144
 781:Core/Src/lz4.c **** }
 6444              		.loc 1 781 5 view .LVU2145
 781:Core/Src/lz4.c **** }
 6445              		.loc 1 781 12 is_stmt 0 view .LVU2146
 6446 0800 1800     		movs	r0, r3
 6447 0802 FFF7FEFF 		bl	LZ4_read32
 6448              	.LVL711:
 6449              	.LBB3280:
 6450              	.LBI3280:
 758:Core/Src/lz4.c **** {
 6451              		.loc 1 758 22 is_stmt 1 view .LVU2147
 6452              	.LBB3281:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 6453              		.loc 1 760 5 view .LVU2148
 761:Core/Src/lz4.c ****     else
 6454              		.loc 1 761 9 view .LVU2149
 761:Core/Src/lz4.c ****     else
 6455              		.loc 1 761 27 is_stmt 0 view .LVU2150
 6456 0806 8300     		lsls	r3, r0, #2
 6457 0808 1B18     		adds	r3, r3, r0
 6458 080a 5B01     		lsls	r3, r3, #5
 6459 080c 1B1A     		subs	r3, r3, r0
 6460 080e 5A01     		lsls	r2, r3, #5
 6461 0810 9B18     		adds	r3, r3, r2
 6462 0812 9B00     		lsls	r3, r3, #2
 6463 0814 1B1A     		subs	r3, r3, r0
 6464 0816 5D01     		lsls	r5, r3, #5
 6465 0818 EB1A     		subs	r3, r5, r3
 6466 081a 1D02     		lsls	r5, r3, #8
 6467 081c ED1A     		subs	r5, r5, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 192


 6468 081e 2D01     		lsls	r5, r5, #4
 6469 0820 2D18     		adds	r5, r5, r0
 761:Core/Src/lz4.c ****     else
 6470              		.loc 1 761 42 view .LVU2151
 6471 0822 ED0C     		lsrs	r5, r5, #19
 6472 0824 0994     		str	r4, [sp, #36]
 6473 0826 95E6     		b	.L269
 6474              	.LVL712:
 6475              	.L503:
 761:Core/Src/lz4.c ****     else
 6476              		.loc 1 761 42 view .LVU2152
 6477              	.LBE3281:
 6478              	.LBE3280:
 6479              	.LBE3279:
 6480              	.LBE3278:
 6481              	.LBE3286:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 6482              		.loc 1 946 11 view .LVU2153
 6483 0828 029B     		ldr	r3, [sp, #8]
 6484 082a 0393     		str	r3, [sp, #12]
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 6485              		.loc 1 934 17 view .LVU2154
 6486 082c 019B     		ldr	r3, [sp, #4]
 6487 082e 0993     		str	r3, [sp, #36]
 6488              	.LVL713:
 6489              	.L245:
 6490              	.LBB3287:
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 6491              		.loc 1 1274 9 is_stmt 1 view .LVU2155
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 6492              		.loc 1 1274 40 is_stmt 0 view .LVU2156
 6493 0830 079B     		ldr	r3, [sp, #28]
 6494 0832 099A     		ldr	r2, [sp, #36]
 6495 0834 9D1A     		subs	r5, r3, r2
 6496              	.LVL714:
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 6497              		.loc 1 1275 9 is_stmt 1 view .LVU2157
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 6498              		.loc 1 1287 9 view .LVU2158
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 6499              		.loc 1 1287 69 view .LVU2159
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 6500              		.loc 1 1288 9 view .LVU2160
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 6501              		.loc 1 1288 12 is_stmt 0 view .LVU2161
 6502 0836 0E2D     		cmp	r5, #14
 6503 0838 1AD9     		bls	.L270
 6504              	.LBB3288:
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 6505              		.loc 1 1289 13 is_stmt 1 view .LVU2162
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 6506              		.loc 1 1289 20 is_stmt 0 view .LVU2163
 6507 083a 2A00     		movs	r2, r5
 6508 083c 0F3A     		subs	r2, r2, #15
 6509              	.LVL715:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 6510              		.loc 1 1290 13 is_stmt 1 view .LVU2164
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 193


1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 6511              		.loc 1 1290 16 is_stmt 0 view .LVU2165
 6512 083e 0398     		ldr	r0, [sp, #12]
 6513 0840 431C     		adds	r3, r0, #1
 6514              	.LVL716:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 6515              		.loc 1 1290 19 view .LVU2166
 6516 0842 F021     		movs	r1, #240
 6517 0844 0170     		strb	r1, [r0]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 6518              		.loc 1 1291 13 is_stmt 1 view .LVU2167
 6519 0846 05E0     		b	.L271
 6520              	.LVL717:
 6521              	.L505:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 6522              		.loc 1 1291 13 is_stmt 0 view .LVU2168
 6523              	.LBE3288:
 6524              	.LBE3287:
 6525              	.LBB3290:
1200:Core/Src/lz4.c **** 
 6526              		.loc 1 1200 16 view .LVU2169
 6527 0848 0994     		str	r4, [sp, #36]
 6528 084a F1E7     		b	.L245
 6529              	.LVL718:
 6530              	.L272:
1200:Core/Src/lz4.c **** 
 6531              		.loc 1 1200 16 view .LVU2170
 6532              	.LBE3290:
 6533              	.LBB3291:
 6534              	.LBB3289:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 6535              		.loc 1 1291 58 is_stmt 1 view .LVU2171
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 6536              		.loc 1 1291 64 is_stmt 0 view .LVU2172
 6537 084c FF21     		movs	r1, #255
 6538 084e 1970     		strb	r1, [r3]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 6539              		.loc 1 1291 40 is_stmt 1 view .LVU2173
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 6540              		.loc 1 1291 51 is_stmt 0 view .LVU2174
 6541 0850 FF3A     		subs	r2, r2, #255
 6542              	.LVL719:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 6543              		.loc 1 1291 61 view .LVU2175
 6544 0852 0133     		adds	r3, r3, #1
 6545              	.LVL720:
 6546              	.L271:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 6547              		.loc 1 1291 19 is_stmt 1 view .LVU2176
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 6548              		.loc 1 1291 13 is_stmt 0 view .LVU2177
 6549 0854 FE2A     		cmp	r2, #254
 6550 0856 F9D8     		bhi	.L272
1292:Core/Src/lz4.c ****         } else {
 6551              		.loc 1 1292 13 is_stmt 1 view .LVU2178
1292:Core/Src/lz4.c ****         } else {
 6552              		.loc 1 1292 16 is_stmt 0 view .LVU2179
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 194


 6553 0858 5C1C     		adds	r4, r3, #1
 6554              	.LVL721:
1292:Core/Src/lz4.c ****         } else {
 6555              		.loc 1 1292 19 view .LVU2180
 6556 085a 1A70     		strb	r2, [r3]
 6557              	.LVL722:
 6558              	.L273:
1292:Core/Src/lz4.c ****         } else {
 6559              		.loc 1 1292 19 view .LVU2181
 6560              	.LBE3289:
1296:Core/Src/lz4.c ****         ip = anchor + lastRun;
 6561              		.loc 1 1296 9 is_stmt 1 view .LVU2182
 6562 085c 2A00     		movs	r2, r5
 6563 085e 0999     		ldr	r1, [sp, #36]
 6564 0860 2000     		movs	r0, r4
 6565 0862 FFF7FEFF 		bl	memcpy
 6566              	.LVL723:
1297:Core/Src/lz4.c ****         op += lastRun;
 6567              		.loc 1 1297 9 view .LVU2183
1298:Core/Src/lz4.c ****     }
 6568              		.loc 1 1298 9 view .LVU2184
1298:Core/Src/lz4.c ****     }
 6569              		.loc 1 1298 12 is_stmt 0 view .LVU2185
 6570 0866 6419     		adds	r4, r4, r5
 6571              	.LVL724:
1298:Core/Src/lz4.c ****     }
 6572              		.loc 1 1298 12 view .LVU2186
 6573              	.LBE3291:
1301:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
 6574              		.loc 1 1301 5 is_stmt 1 view .LVU2187
1304:Core/Src/lz4.c ****     assert(result > 0);
 6575              		.loc 1 1304 5 view .LVU2188
1304:Core/Src/lz4.c ****     assert(result > 0);
 6576              		.loc 1 1304 12 is_stmt 0 view .LVU2189
 6577 0868 029B     		ldr	r3, [sp, #8]
 6578 086a E31A     		subs	r3, r4, r3
 6579 086c 9A46     		mov	r10, r3
 6580              	.LVL725:
1305:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
 6581              		.loc 1 1305 5 is_stmt 1 view .LVU2190
1306:Core/Src/lz4.c ****     return result;
 6582              		.loc 1 1306 5 view .LVU2191
1306:Core/Src/lz4.c ****     return result;
 6583              		.loc 1 1306 94 view .LVU2192
1307:Core/Src/lz4.c **** }
 6584              		.loc 1 1307 5 view .LVU2193
1307:Core/Src/lz4.c **** }
 6585              		.loc 1 1307 12 is_stmt 0 view .LVU2194
 6586 086e C4E3     		b	.L204
 6587              	.LVL726:
 6588              	.L270:
 6589              	.LBB3292:
1294:Core/Src/lz4.c ****         }
 6590              		.loc 1 1294 13 is_stmt 1 view .LVU2195
1294:Core/Src/lz4.c ****         }
 6591              		.loc 1 1294 16 is_stmt 0 view .LVU2196
 6592 0870 039A     		ldr	r2, [sp, #12]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 195


 6593              	.LVL727:
1294:Core/Src/lz4.c ****         }
 6594              		.loc 1 1294 16 view .LVU2197
 6595 0872 541C     		adds	r4, r2, #1
 6596              	.LVL728:
1294:Core/Src/lz4.c ****         }
 6597              		.loc 1 1294 21 view .LVU2198
 6598 0874 2B01     		lsls	r3, r5, #4
1294:Core/Src/lz4.c ****         }
 6599              		.loc 1 1294 19 view .LVU2199
 6600 0876 1370     		strb	r3, [r2]
 6601 0878 F0E7     		b	.L273
 6602              	.LVL729:
 6603              	.L502:
1294:Core/Src/lz4.c ****         }
 6604              		.loc 1 1294 19 view .LVU2200
 6605              	.LBE3292:
 6606              	.LBE3298:
 6607              	.LBE3304:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 6608              		.loc 1 1330 58 view .LVU2201
 6609 087a 0023     		movs	r3, #0
 6610 087c 9A46     		mov	r10, r3
 6611              	.LVL730:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 6612              		.loc 1 1330 58 view .LVU2202
 6613              	.LBE3310:
 6614              	.LBE3316:
1397:Core/Src/lz4.c ****             }
 6615              		.loc 1 1397 24 view .LVU2203
 6616 087e BCE3     		b	.L204
 6617              	.LVL731:
 6618              	.L207:
1397:Core/Src/lz4.c ****             }
 6619              		.loc 1 1397 24 view .LVU2204
 6620              	.LBE3328:
 6621              	.LBB3329:
1400:Core/Src/lz4.c ****             LZ4_prepareTable(ctx, srcSize, tableType);
 6622              		.loc 1 1400 13 is_stmt 1 view .LVU2205
1400:Core/Src/lz4.c ****             LZ4_prepareTable(ctx, srcSize, tableType);
 6623              		.loc 1 1400 109 is_stmt 0 view .LVU2206
 6624 0880 8023     		movs	r3, #128
 6625 0882 5B02     		lsls	r3, r3, #9
 6626 0884 019A     		ldr	r2, [sp, #4]
 6627 0886 9A42     		cmp	r2, r3
 6628 0888 39D3     		bcc	.L506
 6629 088a 0127     		movs	r7, #1
 6630              	.L274:
 6631              	.LVL732:
1401:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, src, dst, srcSize, NULL, 0, notLimited, tableType, noD
 6632              		.loc 1 1401 13 is_stmt 1 discriminator 4 view .LVU2207
 6633              	.LBB3330:
 6634              	.LBI3330:
 858:Core/Src/lz4.c ****            const int inputSize,
 6635              		.loc 1 858 1 discriminator 4 view .LVU2208
 6636              	.LBB3331:
 865:Core/Src/lz4.c ****         assert(inputSize >= 0);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 196


 6637              		.loc 1 865 5 discriminator 4 view .LVU2209
 865:Core/Src/lz4.c ****         assert(inputSize >= 0);
 6638              		.loc 1 865 9 is_stmt 0 discriminator 4 view .LVU2210
 6639 088c A84B     		ldr	r3, .L635+4
 6640 088e 5A46     		mov	r2, fp
 6641 0890 D35C     		ldrb	r3, [r2, r3]
 865:Core/Src/lz4.c ****         assert(inputSize >= 0);
 6642              		.loc 1 865 8 discriminator 4 view .LVU2211
 6643 0892 002B     		cmp	r3, #0
 6644 0894 17D0     		beq	.L275
 6645              	.LVL733:
 866:Core/Src/lz4.c ****         if ((tableType_t)cctx->tableType != tableType
 6646              		.loc 1 866 9 is_stmt 1 view .LVU2212
 867:Core/Src/lz4.c ****           || ((tableType == byU16) && cctx->currentOffset + (unsigned)inputSize >= 0xFFFFU)
 6647              		.loc 1 867 9 view .LVU2213
 867:Core/Src/lz4.c ****           || ((tableType == byU16) && cctx->currentOffset + (unsigned)inputSize >= 0xFFFFU)
 6648              		.loc 1 867 12 is_stmt 0 view .LVU2214
 6649 0896 9F42     		cmp	r7, r3
 6650 0898 09D1     		bne	.L276
 868:Core/Src/lz4.c ****           || ((tableType == byU32) && cctx->currentOffset > 1 GB)
 6651              		.loc 1 868 11 view .LVU2215
 6652 089a 032F     		cmp	r7, #3
 6653 089c 31D0     		beq	.L563
 6654              	.LVL734:
 6655              	.L277:
 869:Core/Src/lz4.c ****           || tableType == byPtr
 6656              		.loc 1 869 11 view .LVU2216
 6657 089e 022F     		cmp	r7, #2
 6658 08a0 36D0     		beq	.L564
 6659              	.L278:
 870:Core/Src/lz4.c ****           || inputSize >= 4 KB)
 6660              		.loc 1 870 11 view .LVU2217
 6661 08a2 012F     		cmp	r7, #1
 6662 08a4 03D0     		beq	.L276
 871:Core/Src/lz4.c ****         {
 6663              		.loc 1 871 11 view .LVU2218
 6664 08a6 8023     		movs	r3, #128
 6665 08a8 5B01     		lsls	r3, r3, #5
 6666 08aa 9C42     		cmp	r4, r3
 6667 08ac 0BDB     		blt	.L275
 6668              	.L276:
 873:Core/Src/lz4.c ****             MEM_INIT(cctx->hashTable, 0, LZ4_HASHTABLESIZE);
 6669              		.loc 1 873 13 is_stmt 1 view .LVU2219
 873:Core/Src/lz4.c ****             MEM_INIT(cctx->hashTable, 0, LZ4_HASHTABLESIZE);
 6670              		.loc 1 873 73 view .LVU2220
 874:Core/Src/lz4.c ****             cctx->currentOffset = 0;
 6671              		.loc 1 874 13 view .LVU2221
 6672 08ae 8022     		movs	r2, #128
 6673 08b0 D201     		lsls	r2, r2, #7
 6674 08b2 0021     		movs	r1, #0
 6675 08b4 5846     		mov	r0, fp
 6676 08b6 FFF7FEFF 		bl	memset
 6677              	.LVL735:
 875:Core/Src/lz4.c ****             cctx->tableType = (U32)clearedTable;
 6678              		.loc 1 875 13 view .LVU2222
 875:Core/Src/lz4.c ****             cctx->tableType = (U32)clearedTable;
 6679              		.loc 1 875 33 is_stmt 0 view .LVU2223
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 197


 6680 08ba 0023     		movs	r3, #0
 6681 08bc 9D4A     		ldr	r2, .L635+8
 6682 08be 5946     		mov	r1, fp
 6683 08c0 8B50     		str	r3, [r1, r2]
 876:Core/Src/lz4.c ****         } else {
 6684              		.loc 1 876 13 is_stmt 1 view .LVU2224
 876:Core/Src/lz4.c ****         } else {
 6685              		.loc 1 876 29 is_stmt 0 view .LVU2225
 6686 08c2 9B4A     		ldr	r2, .L635+4
 6687 08c4 8B50     		str	r3, [r1, r2]
 6688              	.L275:
 887:Core/Src/lz4.c ****         DEBUGLOG(5, "LZ4_prepareTable: adding 64KB to currentOffset");
 6689              		.loc 1 887 5 is_stmt 1 view .LVU2226
 887:Core/Src/lz4.c ****         DEBUGLOG(5, "LZ4_prepareTable: adding 64KB to currentOffset");
 6690              		.loc 1 887 13 is_stmt 0 view .LVU2227
 6691 08c6 9B4B     		ldr	r3, .L635+8
 6692 08c8 5A46     		mov	r2, fp
 6693 08ca D358     		ldr	r3, [r2, r3]
 887:Core/Src/lz4.c ****         DEBUGLOG(5, "LZ4_prepareTable: adding 64KB to currentOffset");
 6694              		.loc 1 887 8 view .LVU2228
 6695 08cc 002B     		cmp	r3, #0
 6696 08ce 01D0     		beq	.L279
 6697              	.LVL736:
 887:Core/Src/lz4.c ****         DEBUGLOG(5, "LZ4_prepareTable: adding 64KB to currentOffset");
 6698              		.loc 1 887 34 view .LVU2229
 6699 08d0 022F     		cmp	r7, #2
 6700 08d2 25D0     		beq	.L565
 6701              	.LVL737:
 6702              	.L279:
 893:Core/Src/lz4.c ****     cctx->dictionary = NULL;
 6703              		.loc 1 893 5 is_stmt 1 view .LVU2230
 893:Core/Src/lz4.c ****     cctx->dictionary = NULL;
 6704              		.loc 1 893 19 is_stmt 0 view .LVU2231
 6705 08d4 0023     		movs	r3, #0
 6706 08d6 984A     		ldr	r2, .L635+12
 6707 08d8 5946     		mov	r1, fp
 6708 08da 8B50     		str	r3, [r1, r2]
 894:Core/Src/lz4.c ****     cctx->dictSize = 0;
 6709              		.loc 1 894 5 is_stmt 1 view .LVU2232
 894:Core/Src/lz4.c ****     cctx->dictSize = 0;
 6710              		.loc 1 894 22 is_stmt 0 view .LVU2233
 6711 08dc 043A     		subs	r2, r2, #4
 6712 08de 8B50     		str	r3, [r1, r2]
 895:Core/Src/lz4.c **** }
 6713              		.loc 1 895 5 is_stmt 1 view .LVU2234
 895:Core/Src/lz4.c **** }
 6714              		.loc 1 895 20 is_stmt 0 view .LVU2235
 6715 08e0 964A     		ldr	r2, .L635+16
 6716 08e2 8B50     		str	r3, [r1, r2]
 6717              	.LVL738:
 895:Core/Src/lz4.c **** }
 6718              		.loc 1 895 20 view .LVU2236
 6719              	.LBE3331:
 6720              	.LBE3330:
1402:Core/Src/lz4.c ****         }
 6721              		.loc 1 1402 13 is_stmt 1 view .LVU2237
 6722              	.LBB3333:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 198


 6723              	.LBI3333:
1314:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 6724              		.loc 1 1314 22 view .LVU2238
 6725              	.LBB3334:
1327:Core/Src/lz4.c ****                 srcSize, dstCapacity);
 6726              		.loc 1 1327 5 view .LVU2239
1328:Core/Src/lz4.c **** 
 6727              		.loc 1 1328 38 view .LVU2240
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 6728              		.loc 1 1330 5 view .LVU2241
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 6729              		.loc 1 1330 8 is_stmt 0 view .LVU2242
 6730 08e4 FC23     		movs	r3, #252
 6731 08e6 DB05     		lsls	r3, r3, #23
 6732 08e8 9C42     		cmp	r4, r3
 6733 08ea 00D9     		bls	.LCB8029
 6734 08ec 83E3     		b	.L507	@long jump
 6735              	.LCB8029:
 6736              	.LVL739:
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 6737              		.loc 1 1331 5 is_stmt 1 view .LVU2243
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 6738              		.loc 1 1331 8 is_stmt 0 view .LVU2244
 6739 08ee 002C     		cmp	r4, #0
 6740 08f0 1ED1     		bne	.L281
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 6741              		.loc 1 1332 9 is_stmt 1 view .LVU2245
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 6742              		.loc 1 1333 9 view .LVU2246
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 6743              		.loc 1 1333 49 view .LVU2247
1334:Core/Src/lz4.c ****         assert(dst != NULL);
 6744              		.loc 1 1334 9 view .LVU2248
1335:Core/Src/lz4.c ****         dst[0] = 0;
 6745              		.loc 1 1335 9 view .LVU2249
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 6746              		.loc 1 1336 9 view .LVU2250
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 6747              		.loc 1 1336 16 is_stmt 0 view .LVU2251
 6748 08f2 0023     		movs	r3, #0
 6749 08f4 029A     		ldr	r2, [sp, #8]
 6750 08f6 1370     		strb	r3, [r2]
1337:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
 6751              		.loc 1 1337 9 is_stmt 1 view .LVU2252
1341:Core/Src/lz4.c ****     }
 6752              		.loc 1 1341 9 view .LVU2253
1341:Core/Src/lz4.c ****     }
 6753              		.loc 1 1341 16 is_stmt 0 view .LVU2254
 6754 08f8 0133     		adds	r3, r3, #1
 6755 08fa 9A46     		mov	r10, r3
 6756 08fc 7DE3     		b	.L204
 6757              	.LVL740:
 6758              	.L506:
1341:Core/Src/lz4.c ****     }
 6759              		.loc 1 1341 16 view .LVU2255
 6760              	.LBE3334:
 6761              	.LBE3333:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 199


1400:Core/Src/lz4.c ****             LZ4_prepareTable(ctx, srcSize, tableType);
 6762              		.loc 1 1400 109 view .LVU2256
 6763 08fe 0227     		movs	r7, #2
 6764 0900 C4E7     		b	.L274
 6765              	.LVL741:
 6766              	.L563:
 6767              	.LBB3534:
 6768              	.LBB3332:
 868:Core/Src/lz4.c ****           || ((tableType == byU32) && cctx->currentOffset > 1 GB)
 6769              		.loc 1 868 43 view .LVU2257
 6770 0902 8C4B     		ldr	r3, .L635+8
 6771 0904 D358     		ldr	r3, [r2, r3]
 868:Core/Src/lz4.c ****           || ((tableType == byU32) && cctx->currentOffset > 1 GB)
 6772              		.loc 1 868 59 view .LVU2258
 6773 0906 1B19     		adds	r3, r3, r4
 868:Core/Src/lz4.c ****           || ((tableType == byU32) && cctx->currentOffset > 1 GB)
 6774              		.loc 1 868 36 view .LVU2259
 6775 0908 8D4A     		ldr	r2, .L635+20
 6776              	.LVL742:
 868:Core/Src/lz4.c ****           || ((tableType == byU32) && cctx->currentOffset > 1 GB)
 6777              		.loc 1 868 36 view .LVU2260
 6778 090a 9342     		cmp	r3, r2
 6779 090c CFD8     		bhi	.L276
 6780 090e C6E7     		b	.L277
 6781              	.L564:
 869:Core/Src/lz4.c ****           || tableType == byPtr
 6782              		.loc 1 869 43 view .LVU2261
 6783 0910 884B     		ldr	r3, .L635+8
 6784 0912 5A46     		mov	r2, fp
 6785 0914 D258     		ldr	r2, [r2, r3]
 869:Core/Src/lz4.c ****           || tableType == byPtr
 6786              		.loc 1 869 36 view .LVU2262
 6787 0916 8023     		movs	r3, #128
 6788 0918 DB05     		lsls	r3, r3, #23
 6789 091a 9A42     		cmp	r2, r3
 6790 091c C7D8     		bhi	.L276
 6791 091e C0E7     		b	.L278
 6792              	.LVL743:
 6793              	.L565:
 888:Core/Src/lz4.c ****         cctx->currentOffset += 64 KB;
 6794              		.loc 1 888 9 is_stmt 1 view .LVU2263
 888:Core/Src/lz4.c ****         cctx->currentOffset += 64 KB;
 6795              		.loc 1 888 70 view .LVU2264
 889:Core/Src/lz4.c ****     }
 6796              		.loc 1 889 9 view .LVU2265
 889:Core/Src/lz4.c ****     }
 6797              		.loc 1 889 29 is_stmt 0 view .LVU2266
 6798 0920 8022     		movs	r2, #128
 6799              	.LVL744:
 889:Core/Src/lz4.c ****     }
 6800              		.loc 1 889 29 view .LVU2267
 6801 0922 5202     		lsls	r2, r2, #9
 6802 0924 9446     		mov	ip, r2
 6803 0926 6344     		add	r3, r3, ip
 6804 0928 824A     		ldr	r2, .L635+8
 6805 092a 5946     		mov	r1, fp
 6806 092c 8B50     		str	r3, [r1, r2]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 200


 6807 092e D1E7     		b	.L279
 6808              	.LVL745:
 6809              	.L281:
 889:Core/Src/lz4.c ****     }
 6810              		.loc 1 889 29 view .LVU2268
 6811              	.LBE3332:
 6812              	.LBE3534:
 6813              	.LBB3535:
 6814              	.LBB3525:
1343:Core/Src/lz4.c **** 
 6815              		.loc 1 1343 5 is_stmt 1 view .LVU2269
1345:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
 6816              		.loc 1 1345 5 view .LVU2270
 6817              	.LBB3335:
 6818              	.LBI3335:
 904:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 6819              		.loc 1 904 22 view .LVU2271
 6820              	.LBB3336:
 917:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 6821              		.loc 1 917 5 view .LVU2272
 918:Core/Src/lz4.c **** 
 6822              		.loc 1 918 5 view .LVU2273
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 6823              		.loc 1 920 5 view .LVU2274
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 6824              		.loc 1 920 15 is_stmt 0 view .LVU2275
 6825 0930 804B     		ldr	r3, .L635+8
 6826 0932 CD58     		ldr	r5, [r1, r3]
 6827              	.LVL746:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 6828              		.loc 1 921 5 is_stmt 1 view .LVU2276
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 6829              		.loc 1 921 17 is_stmt 0 view .LVU2277
 6830 0934 0198     		ldr	r0, [sp, #4]
 6831 0936 431B     		subs	r3, r0, r5
 6832 0938 0393     		str	r3, [sp, #12]
 6833              	.LVL747:
 922:Core/Src/lz4.c **** 
 6834              		.loc 1 922 5 is_stmt 1 view .LVU2278
 924:Core/Src/lz4.c ****     const BYTE* const dictionary =
 6835              		.loc 1 924 5 view .LVU2279
 925:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
 6836              		.loc 1 925 5 view .LVU2280
 927:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
 6837              		.loc 1 927 5 view .LVU2281
 929:Core/Src/lz4.c **** 
 6838              		.loc 1 929 5 view .LVU2282
 931:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
 6839              		.loc 1 931 5 view .LVU2283
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 6840              		.loc 1 932 5 view .LVU2284
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 6841              		.loc 1 933 5 view .LVU2285
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 6842              		.loc 1 934 5 view .LVU2286
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 6843              		.loc 1 935 5 view .LVU2287
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 201


 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 6844              		.loc 1 935 23 is_stmt 0 view .LVU2288
 6845 093a 8446     		mov	ip, r0
 6846 093c A444     		add	ip, ip, r4
 6847 093e 6346     		mov	r3, ip
 6848              	.LVL748:
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 6849              		.loc 1 935 23 view .LVU2289
 6850 0940 0893     		str	r3, [sp, #32]
 6851              	.LVL749:
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 6852              		.loc 1 936 5 is_stmt 1 view .LVU2290
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 6853              		.loc 1 936 23 is_stmt 0 view .LVU2291
 6854 0942 6246     		mov	r2, ip
 6855 0944 0B3A     		subs	r2, r2, #11
 6856 0946 0692     		str	r2, [sp, #24]
 6857              	.LVL750:
 937:Core/Src/lz4.c **** 
 6858              		.loc 1 937 5 is_stmt 1 view .LVU2292
 937:Core/Src/lz4.c **** 
 6859              		.loc 1 937 23 is_stmt 0 view .LVU2293
 6860 0948 053B     		subs	r3, r3, #5
 6861              	.LVL751:
 937:Core/Src/lz4.c **** 
 6862              		.loc 1 937 23 view .LVU2294
 6863 094a 0C93     		str	r3, [sp, #48]
 6864              	.LVL752:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 6865              		.loc 1 941 5 is_stmt 1 view .LVU2295
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 6866              		.loc 1 946 5 view .LVU2296
 947:Core/Src/lz4.c **** 
 6867              		.loc 1 947 5 view .LVU2297
 949:Core/Src/lz4.c ****     U32 forwardH;
 6868              		.loc 1 949 5 view .LVU2298
 950:Core/Src/lz4.c **** 
 6869              		.loc 1 950 5 view .LVU2299
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 6870              		.loc 1 952 5 view .LVU2300
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 6871              		.loc 1 952 98 view .LVU2301
 953:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 6872              		.loc 1 953 5 view .LVU2302
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 6873              		.loc 1 956 5 view .LVU2303
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 6874              		.loc 1 957 5 view .LVU2304
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 6875              		.loc 1 957 8 is_stmt 0 view .LVU2305
 6876 094c 032F     		cmp	r7, #3
 6877 094e 00D1     		bne	.LCB8233
 6878 0950 5BE3     		b	.L508	@long jump
 6879              	.LCB8233:
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 6880              		.loc 1 958 5 is_stmt 1 view .LVU2306
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 202


 6881              		.loc 1 958 27 view .LVU2307
 959:Core/Src/lz4.c **** 
 6882              		.loc 1 959 5 view .LVU2308
 961:Core/Src/lz4.c **** 
 6883              		.loc 1 961 5 view .LVU2309
 6884              	.LVL753:
 964:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 6885              		.loc 1 964 5 view .LVU2310
 970:Core/Src/lz4.c ****     }
 6886              		.loc 1 970 9 view .LVU2311
 970:Core/Src/lz4.c ****     }
 6887              		.loc 1 970 24 is_stmt 0 view .LVU2312
 6888 0952 7A4B     		ldr	r3, .L635+16
 6889              	.LVL754:
 970:Core/Src/lz4.c ****     }
 6890              		.loc 1 970 24 view .LVU2313
 6891 0954 CC50     		str	r4, [r1, r3]
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 6892              		.loc 1 972 5 is_stmt 1 view .LVU2314
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 6893              		.loc 1 972 25 is_stmt 0 view .LVU2315
 6894 0956 6219     		adds	r2, r4, r5
 6895              	.LVL755:
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 6896              		.loc 1 972 25 view .LVU2316
 6897 0958 764B     		ldr	r3, .L635+8
 6898 095a CA50     		str	r2, [r1, r3]
 973:Core/Src/lz4.c **** 
 6899              		.loc 1 973 5 is_stmt 1 view .LVU2317
 973:Core/Src/lz4.c **** 
 6900              		.loc 1 973 21 is_stmt 0 view .LVU2318
 6901 095c 744B     		ldr	r3, .L635+4
 6902 095e CF50     		str	r7, [r1, r3]
 975:Core/Src/lz4.c **** 
 6903              		.loc 1 975 5 is_stmt 1 view .LVU2319
 975:Core/Src/lz4.c **** 
 6904              		.loc 1 975 8 is_stmt 0 view .LVU2320
 6905 0960 0C2C     		cmp	r4, #12
 6906 0962 00DC     		bgt	.LCB8254
 6907 0964 1EE3     		b	.L509	@long jump
 6908              	.LCB8254:
 6909              	.LBB3337:
 978:Core/Src/lz4.c ****         if (tableType == byPtr) {
 6910              		.loc 1 978 9 is_stmt 1 view .LVU2321
 6911              	.LVL756:
 6912              	.LBB3338:
 6913              	.LBI3338:
 778:Core/Src/lz4.c **** {
 6914              		.loc 1 778 22 view .LVU2322
 6915              	.LBB3339:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 6916              		.loc 1 780 5 view .LVU2323
 781:Core/Src/lz4.c **** }
 6917              		.loc 1 781 5 view .LVU2324
 781:Core/Src/lz4.c **** }
 6918              		.loc 1 781 12 is_stmt 0 view .LVU2325
 6919 0966 FFF7FEFF 		bl	LZ4_read32
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 203


 6920              	.LVL757:
 6921              	.LBB3340:
 6922              	.LBI3340:
 758:Core/Src/lz4.c **** {
 6923              		.loc 1 758 22 is_stmt 1 view .LVU2326
 6924              	.LBB3341:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 6925              		.loc 1 760 5 view .LVU2327
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 6926              		.loc 1 760 8 is_stmt 0 view .LVU2328
 6927 096a 032F     		cmp	r7, #3
 6928 096c 18D0     		beq	.L566
 763:Core/Src/lz4.c **** }
 6929              		.loc 1 763 9 is_stmt 1 view .LVU2329
 763:Core/Src/lz4.c **** }
 6930              		.loc 1 763 27 is_stmt 0 view .LVU2330
 6931 096e 8300     		lsls	r3, r0, #2
 6932 0970 1B18     		adds	r3, r3, r0
 6933 0972 5B01     		lsls	r3, r3, #5
 6934 0974 1B1A     		subs	r3, r3, r0
 6935 0976 5A01     		lsls	r2, r3, #5
 6936 0978 9B18     		adds	r3, r3, r2
 6937 097a 9B00     		lsls	r3, r3, #2
 6938 097c 1B1A     		subs	r3, r3, r0
 6939 097e 5A01     		lsls	r2, r3, #5
 6940 0980 D31A     		subs	r3, r2, r3
 6941 0982 1A02     		lsls	r2, r3, #8
 6942 0984 D31A     		subs	r3, r2, r3
 6943 0986 1B01     		lsls	r3, r3, #4
 6944 0988 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 6945              		.loc 1 763 42 view .LVU2331
 6946 098a 1B0D     		lsrs	r3, r3, #20
 6947              	.L284:
 6948              	.LVL758:
 763:Core/Src/lz4.c **** }
 6949              		.loc 1 763 42 view .LVU2332
 6950              	.LBE3341:
 6951              	.LBE3340:
 6952              	.LBE3339:
 6953              	.LBE3338:
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 6954              		.loc 1 979 9 is_stmt 1 view .LVU2333
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 6955              		.loc 1 979 12 is_stmt 0 view .LVU2334
 6956 098c 012F     		cmp	r7, #1
 6957 098e 17D0     		beq	.L567
 982:Core/Src/lz4.c ****     }   }
 6958              		.loc 1 982 13 is_stmt 1 view .LVU2335
 6959              	.LVL759:
 6960              	.LBB3345:
 6961              	.LBI3345:
 796:Core/Src/lz4.c **** {
 6962              		.loc 1 796 23 view .LVU2336
 6963              	.LBB3346:
 798:Core/Src/lz4.c ****     {
 6964              		.loc 1 798 5 view .LVU2337
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 204


 6965 0990 022F     		cmp	r7, #2
 6966 0992 3DD0     		beq	.L287
 6967 0994 032F     		cmp	r7, #3
 6968 0996 17D1     		bne	.L286
 6969              	.LBB3347:
 804:Core/Src/lz4.c ****     }
 6970              		.loc 1 804 19 view .LVU2338
 6971              	.LVL760:
 804:Core/Src/lz4.c ****     }
 6972              		.loc 1 804 54 view .LVU2339
 804:Core/Src/lz4.c ****     }
 6973              		.loc 1 804 75 view .LVU2340
 804:Core/Src/lz4.c ****     }
 6974              		.loc 1 804 84 is_stmt 0 view .LVU2341
 6975 0998 5B00     		lsls	r3, r3, #1
 6976              	.LVL761:
 804:Core/Src/lz4.c ****     }
 6977              		.loc 1 804 88 view .LVU2342
 6978 099a 5A46     		mov	r2, fp
 6979 099c D552     		strh	r5, [r2, r3]
 804:Core/Src/lz4.c ****     }
 6980              		.loc 1 804 100 is_stmt 1 view .LVU2343
 6981 099e 13E0     		b	.L286
 6982              	.LVL762:
 6983              	.L566:
 804:Core/Src/lz4.c ****     }
 6984              		.loc 1 804 100 is_stmt 0 view .LVU2344
 6985              	.LBE3347:
 6986              	.LBE3346:
 6987              	.LBE3345:
 6988              	.LBB3350:
 6989              	.LBB3344:
 6990              	.LBB3343:
 6991              	.LBB3342:
 761:Core/Src/lz4.c ****     else
 6992              		.loc 1 761 9 is_stmt 1 view .LVU2345
 761:Core/Src/lz4.c ****     else
 6993              		.loc 1 761 27 is_stmt 0 view .LVU2346
 6994 09a0 8300     		lsls	r3, r0, #2
 6995 09a2 1B18     		adds	r3, r3, r0
 6996 09a4 5B01     		lsls	r3, r3, #5
 6997 09a6 1B1A     		subs	r3, r3, r0
 6998 09a8 5A01     		lsls	r2, r3, #5
 6999 09aa 9B18     		adds	r3, r3, r2
 7000 09ac 9B00     		lsls	r3, r3, #2
 7001 09ae 1B1A     		subs	r3, r3, r0
 7002 09b0 5A01     		lsls	r2, r3, #5
 7003 09b2 D21A     		subs	r2, r2, r3
 7004 09b4 1302     		lsls	r3, r2, #8
 7005 09b6 9B1A     		subs	r3, r3, r2
 7006 09b8 1B01     		lsls	r3, r3, #4
 7007 09ba 1B18     		adds	r3, r3, r0
 761:Core/Src/lz4.c ****     else
 7008              		.loc 1 761 42 view .LVU2347
 7009 09bc DB0C     		lsrs	r3, r3, #19
 7010 09be E5E7     		b	.L284
 7011              	.LVL763:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 205


 7012              	.L567:
 761:Core/Src/lz4.c ****     else
 7013              		.loc 1 761 42 view .LVU2348
 7014              	.LBE3342:
 7015              	.LBE3343:
 7016              	.LBE3344:
 7017              	.LBE3350:
 980:Core/Src/lz4.c ****         } else {
 7018              		.loc 1 980 13 is_stmt 1 view .LVU2349
 7019              	.LBB3351:
 7020              	.LBI3351:
 808:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 7021              		.loc 1 808 23 view .LVU2350
 7022              	.LBE3351:
 7023              	.LBE3337:
 7024              	.LBE3336:
 7025              	.LBE3335:
 7026              	.LBE3525:
 7027              	.LBE3535:
 7028              	.LBE3329:
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 7029              		.loc 1 811 5 view .LVU2351
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 7030              		.loc 1 811 33 view .LVU2352
 7031              	.LBB3544:
 7032              	.LBB3536:
 7033              	.LBB3526:
 7034              	.LBB3517:
 7035              	.LBB3509:
 7036              	.LBB3355:
 7037              	.LBB3353:
 7038              	.LBB3352:
 812:Core/Src/lz4.c **** }
 7039              		.loc 1 812 7 view .LVU2353
 812:Core/Src/lz4.c **** }
 7040              		.loc 1 812 57 view .LVU2354
 812:Core/Src/lz4.c **** }
 7041              		.loc 1 812 66 is_stmt 0 view .LVU2355
 7042 09c0 9B00     		lsls	r3, r3, #2
 7043              	.LVL764:
 812:Core/Src/lz4.c **** }
 7044              		.loc 1 812 70 view .LVU2356
 7045 09c2 5A46     		mov	r2, fp
 7046 09c4 0199     		ldr	r1, [sp, #4]
 7047 09c6 D150     		str	r1, [r2, r3]
 812:Core/Src/lz4.c **** }
 7048              		.loc 1 812 75 is_stmt 1 view .LVU2357
 7049              	.LVL765:
 7050              	.L286:
 812:Core/Src/lz4.c **** }
 7051              		.loc 1 812 75 is_stmt 0 view .LVU2358
 7052              	.LBE3352:
 7053              	.LBE3353:
 7054              	.LBE3355:
 984:Core/Src/lz4.c **** 
 7055              		.loc 1 984 5 is_stmt 1 view .LVU2359
 984:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 206


 7056              		.loc 1 984 7 is_stmt 0 view .LVU2360
 7057 09c8 019B     		ldr	r3, [sp, #4]
 7058 09ca 0133     		adds	r3, r3, #1
 7059 09cc 9A46     		mov	r10, r3
 7060              	.LVL766:
 984:Core/Src/lz4.c **** 
 7061              		.loc 1 984 11 is_stmt 1 view .LVU2361
 7062              	.LBB3356:
 7063              	.LBI3356:
 778:Core/Src/lz4.c **** {
 7064              		.loc 1 778 22 view .LVU2362
 7065              	.LBB3357:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 7066              		.loc 1 780 5 view .LVU2363
 781:Core/Src/lz4.c **** }
 7067              		.loc 1 781 5 view .LVU2364
 781:Core/Src/lz4.c **** }
 7068              		.loc 1 781 12 is_stmt 0 view .LVU2365
 7069 09ce 1800     		movs	r0, r3
 7070 09d0 FFF7FEFF 		bl	LZ4_read32
 7071              	.LVL767:
 7072              	.LBB3358:
 7073              	.LBI3358:
 758:Core/Src/lz4.c **** {
 7074              		.loc 1 758 22 is_stmt 1 view .LVU2366
 7075              	.LBB3359:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 7076              		.loc 1 760 5 view .LVU2367
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 7077              		.loc 1 760 8 is_stmt 0 view .LVU2368
 7078 09d4 032F     		cmp	r7, #3
 7079 09d6 1FD0     		beq	.L568
 763:Core/Src/lz4.c **** }
 7080              		.loc 1 763 9 is_stmt 1 view .LVU2369
 763:Core/Src/lz4.c **** }
 7081              		.loc 1 763 27 is_stmt 0 view .LVU2370
 7082 09d8 8300     		lsls	r3, r0, #2
 7083 09da 1B18     		adds	r3, r3, r0
 7084 09dc 5B01     		lsls	r3, r3, #5
 7085 09de 1B1A     		subs	r3, r3, r0
 7086 09e0 5A01     		lsls	r2, r3, #5
 7087 09e2 9B18     		adds	r3, r3, r2
 7088 09e4 9B00     		lsls	r3, r3, #2
 7089 09e6 1B1A     		subs	r3, r3, r0
 7090 09e8 5A01     		lsls	r2, r3, #5
 7091 09ea D21A     		subs	r2, r2, r3
 7092 09ec 1302     		lsls	r3, r2, #8
 7093 09ee 9B1A     		subs	r3, r3, r2
 7094 09f0 1B01     		lsls	r3, r3, #4
 7095 09f2 1818     		adds	r0, r3, r0
 7096              	.LVL768:
 763:Core/Src/lz4.c **** }
 7097              		.loc 1 763 42 view .LVU2371
 7098 09f4 030D     		lsrs	r3, r0, #20
 7099 09f6 0493     		str	r3, [sp, #16]
 7100              	.L290:
 763:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 207


 7101              		.loc 1 763 42 view .LVU2372
 7102              	.LBE3359:
 7103              	.LBE3358:
 7104              	.LBE3357:
 7105              	.LBE3356:
 7106              	.LBE3509:
 7107              	.LBE3517:
 7108              	.LBE3526:
 7109              	.LBE3536:
1400:Core/Src/lz4.c ****             LZ4_prepareTable(ctx, srcSize, tableType);
 7110              		.loc 1 1400 109 view .LVU2373
 7111 09f8 029B     		ldr	r3, [sp, #8]
 7112 09fa 0593     		str	r3, [sp, #20]
 7113 09fc 019B     		ldr	r3, [sp, #4]
 7114 09fe 0B93     		str	r3, [sp, #44]
 7115 0a00 5446     		mov	r4, r10
 7116              	.LVL769:
 7117              	.L291:
 7118              	.LBB3537:
 7119              	.LBB3527:
 7120              	.LBB3518:
 7121              	.LBB3510:
 987:Core/Src/lz4.c ****         const BYTE* match;
 7122              		.loc 1 987 5 is_stmt 1 view .LVU2374
 7123              	.LBB3363:
 988:Core/Src/lz4.c ****         BYTE* token;
 7124              		.loc 1 988 9 view .LVU2375
 989:Core/Src/lz4.c ****         const BYTE* filledIp;
 7125              		.loc 1 989 9 view .LVU2376
 990:Core/Src/lz4.c **** 
 7126              		.loc 1 990 9 view .LVU2377
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 7127              		.loc 1 993 9 view .LVU2378
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 7128              		.loc 1 993 12 is_stmt 0 view .LVU2379
 7129 0a02 012F     		cmp	r7, #1
 7130 0a04 19D0     		beq	.L569
 7131              	.LBB3364:
1015:Core/Src/lz4.c ****             int step = 1;
 7132              		.loc 1 1015 13 is_stmt 1 view .LVU2380
 7133              	.LVL770:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 7134              		.loc 1 1016 13 view .LVU2381
1017:Core/Src/lz4.c ****             do {
 7135              		.loc 1 1017 13 view .LVU2382
1017:Core/Src/lz4.c ****             do {
 7136              		.loc 1 1017 17 is_stmt 0 view .LVU2383
 7137 0a06 199B     		ldr	r3, [sp, #100]
 7138 0a08 9B01     		lsls	r3, r3, #6
 7139              	.LVL771:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 7140              		.loc 1 1016 17 view .LVU2384
 7141 0a0a 0126     		movs	r6, #1
 7142 0a0c B246     		mov	r10, r6
 7143 0a0e ADE0     		b	.L305
 7144              	.LVL772:
 7145              	.L287:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 208


1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 7146              		.loc 1 1016 17 view .LVU2385
 7147              	.LBE3364:
 7148              	.LBE3363:
 7149              	.LBB3495:
 7150              	.LBB3354:
 7151              	.LBB3349:
 7152              	.LBB3348:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 7153              		.loc 1 803 19 is_stmt 1 view .LVU2386
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 7154              		.loc 1 803 54 view .LVU2387
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 7155              		.loc 1 803 63 is_stmt 0 view .LVU2388
 7156 0a10 9B00     		lsls	r3, r3, #2
 7157              	.LVL773:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 7158              		.loc 1 803 67 view .LVU2389
 7159 0a12 5A46     		mov	r2, fp
 7160 0a14 D550     		str	r5, [r2, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 7161              		.loc 1 803 74 is_stmt 1 view .LVU2390
 7162 0a16 D7E7     		b	.L286
 7163              	.LVL774:
 7164              	.L568:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 7165              		.loc 1 803 74 is_stmt 0 view .LVU2391
 7166              	.LBE3348:
 7167              	.LBE3349:
 7168              	.LBE3354:
 7169              	.LBE3495:
 7170              	.LBB3496:
 7171              	.LBB3362:
 7172              	.LBB3361:
 7173              	.LBB3360:
 761:Core/Src/lz4.c ****     else
 7174              		.loc 1 761 9 is_stmt 1 view .LVU2392
 761:Core/Src/lz4.c ****     else
 7175              		.loc 1 761 27 is_stmt 0 view .LVU2393
 7176 0a18 8300     		lsls	r3, r0, #2
 7177 0a1a 1B18     		adds	r3, r3, r0
 7178 0a1c 5B01     		lsls	r3, r3, #5
 7179 0a1e 1B1A     		subs	r3, r3, r0
 7180 0a20 5A01     		lsls	r2, r3, #5
 7181 0a22 9B18     		adds	r3, r3, r2
 7182 0a24 9B00     		lsls	r3, r3, #2
 7183 0a26 1B1A     		subs	r3, r3, r0
 7184 0a28 5A01     		lsls	r2, r3, #5
 7185 0a2a D21A     		subs	r2, r2, r3
 7186 0a2c 1302     		lsls	r3, r2, #8
 7187 0a2e 9B1A     		subs	r3, r3, r2
 7188 0a30 1B01     		lsls	r3, r3, #4
 7189 0a32 1818     		adds	r0, r3, r0
 7190              	.LVL775:
 761:Core/Src/lz4.c ****     else
 7191              		.loc 1 761 42 view .LVU2394
 7192 0a34 C30C     		lsrs	r3, r0, #19
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 209


 7193 0a36 0493     		str	r3, [sp, #16]
 7194 0a38 DEE7     		b	.L290
 7195              	.LVL776:
 7196              	.L569:
 761:Core/Src/lz4.c ****     else
 7197              		.loc 1 761 42 view .LVU2395
 7198              	.LBE3360:
 7199              	.LBE3361:
 7200              	.LBE3362:
 7201              	.LBE3496:
 7202              	.LBB3497:
 7203              	.LBB3388:
 994:Core/Src/lz4.c ****             int step = 1;
 7204              		.loc 1 994 13 is_stmt 1 view .LVU2396
 995:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 7205              		.loc 1 995 13 view .LVU2397
 996:Core/Src/lz4.c ****             do {
 7206              		.loc 1 996 13 view .LVU2398
 996:Core/Src/lz4.c ****             do {
 7207              		.loc 1 996 17 is_stmt 0 view .LVU2399
 7208 0a3a 199B     		ldr	r3, [sp, #100]
 7209 0a3c 9B01     		lsls	r3, r3, #6
 7210 0a3e 9946     		mov	r9, r3
 7211              	.LVL777:
 995:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 7212              		.loc 1 995 17 view .LVU2400
 7213 0a40 0126     		movs	r6, #1
 7214 0a42 B846     		mov	r8, r7
 7215 0a44 00E0     		b	.L295
 7216              	.LVL778:
 7217              	.L510:
 995:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 7218              		.loc 1 995 17 view .LVU2401
 7219 0a46 0495     		str	r5, [sp, #16]
 7220              	.LVL779:
 7221              	.L295:
 997:Core/Src/lz4.c ****                 U32 const h = forwardH;
 7222              		.loc 1 997 13 is_stmt 1 view .LVU2402
 7223              	.LBB3389:
 998:Core/Src/lz4.c ****                 ip = forwardIp;
 7224              		.loc 1 998 17 view .LVU2403
 999:Core/Src/lz4.c ****                 forwardIp += step;
 7225              		.loc 1 999 17 view .LVU2404
1000:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 7226              		.loc 1 1000 17 view .LVU2405
 7227 0a48 2700     		movs	r7, r4
1000:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 7228              		.loc 1 1000 27 is_stmt 0 view .LVU2406
 7229 0a4a A419     		adds	r4, r4, r6
 7230              	.LVL780:
1001:Core/Src/lz4.c **** 
 7231              		.loc 1 1001 17 is_stmt 1 view .LVU2407
 7232 0a4c 4E46     		mov	r6, r9
 7233              	.LVL781:
1001:Core/Src/lz4.c **** 
 7234              		.loc 1 1001 22 is_stmt 0 view .LVU2408
 7235 0a4e B611     		asrs	r6, r6, #6
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 210


 7236 0a50 0123     		movs	r3, #1
 7237 0a52 9C46     		mov	ip, r3
 7238 0a54 E144     		add	r9, r9, ip
 7239              	.LVL782:
1003:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 7240              		.loc 1 1003 17 is_stmt 1 view .LVU2409
1003:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 7241              		.loc 1 1003 20 is_stmt 0 view .LVU2410
 7242 0a56 069B     		ldr	r3, [sp, #24]
 7243 0a58 A342     		cmp	r3, r4
 7244 0a5a 00D2     		bcs	.LCB8766
 7245 0a5c A6E2     		b	.L282	@long jump
 7246              	.LCB8766:
1004:Core/Src/lz4.c **** 
 7247              		.loc 1 1004 17 is_stmt 1 view .LVU2411
1006:Core/Src/lz4.c ****                 forwardH = LZ4_hashPosition(forwardIp, tableType);
 7248              		.loc 1 1006 17 view .LVU2412
1006:Core/Src/lz4.c ****                 forwardH = LZ4_hashPosition(forwardIp, tableType);
 7249              		.loc 1 1006 25 is_stmt 0 view .LVU2413
 7250 0a5e 4246     		mov	r2, r8
 7251 0a60 5946     		mov	r1, fp
 7252 0a62 0498     		ldr	r0, [sp, #16]
 7253 0a64 FFF7FEFF 		bl	LZ4_getPositionOnHash
 7254              	.LVL783:
 7255 0a68 8246     		mov	r10, r0
 7256              	.LVL784:
1007:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 7257              		.loc 1 1007 17 is_stmt 1 view .LVU2414
 7258              	.LBB3390:
 7259              	.LBI3390:
 778:Core/Src/lz4.c **** {
 7260              		.loc 1 778 22 view .LVU2415
 7261              	.LBB3391:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 7262              		.loc 1 780 5 view .LVU2416
 781:Core/Src/lz4.c **** }
 7263              		.loc 1 781 5 view .LVU2417
 781:Core/Src/lz4.c **** }
 7264              		.loc 1 781 12 is_stmt 0 view .LVU2418
 7265 0a6a 2000     		movs	r0, r4
 7266              	.LVL785:
 781:Core/Src/lz4.c **** }
 7267              		.loc 1 781 12 view .LVU2419
 7268 0a6c FFF7FEFF 		bl	LZ4_read32
 7269              	.LVL786:
 7270              	.LBB3392:
 7271              	.LBI3392:
 758:Core/Src/lz4.c **** {
 7272              		.loc 1 758 22 is_stmt 1 view .LVU2420
 7273              	.LBB3393:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 7274              		.loc 1 760 5 view .LVU2421
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 7275              		.loc 1 760 8 is_stmt 0 view .LVU2422
 7276 0a70 4346     		mov	r3, r8
 7277 0a72 032B     		cmp	r3, #3
 7278 0a74 22D0     		beq	.L570
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 211


 763:Core/Src/lz4.c **** }
 7279              		.loc 1 763 9 is_stmt 1 view .LVU2423
 763:Core/Src/lz4.c **** }
 7280              		.loc 1 763 27 is_stmt 0 view .LVU2424
 7281 0a76 8300     		lsls	r3, r0, #2
 7282 0a78 1B18     		adds	r3, r3, r0
 7283 0a7a 5B01     		lsls	r3, r3, #5
 7284 0a7c 1B1A     		subs	r3, r3, r0
 7285 0a7e 5A01     		lsls	r2, r3, #5
 7286 0a80 9B18     		adds	r3, r3, r2
 7287 0a82 9B00     		lsls	r3, r3, #2
 7288 0a84 1B1A     		subs	r3, r3, r0
 7289 0a86 5D01     		lsls	r5, r3, #5
 7290 0a88 EB1A     		subs	r3, r5, r3
 7291 0a8a 1D02     		lsls	r5, r3, #8
 7292 0a8c ED1A     		subs	r5, r5, r3
 7293 0a8e 2D01     		lsls	r5, r5, #4
 7294 0a90 2D18     		adds	r5, r5, r0
 763:Core/Src/lz4.c **** }
 7295              		.loc 1 763 42 view .LVU2425
 7296 0a92 2D0D     		lsrs	r5, r5, #20
 7297              	.L294:
 7298              	.LVL787:
 763:Core/Src/lz4.c **** }
 7299              		.loc 1 763 42 view .LVU2426
 7300              	.LBE3393:
 7301              	.LBE3392:
 7302              	.LBE3391:
 7303              	.LBE3390:
1008:Core/Src/lz4.c **** 
 7304              		.loc 1 1008 17 is_stmt 1 view .LVU2427
 7305              	.LBB3397:
 7306              	.LBI3397:
 808:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 7307              		.loc 1 808 23 view .LVU2428
 7308              	.LBE3397:
 7309              	.LBE3389:
 7310              	.LBE3388:
 7311              	.LBE3497:
 7312              	.LBE3510:
 7313              	.LBE3518:
 7314              	.LBE3527:
 7315              	.LBE3537:
 7316              	.LBE3544:
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 7317              		.loc 1 811 5 view .LVU2429
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 7318              		.loc 1 811 33 view .LVU2430
 7319              	.LBB3545:
 7320              	.LBB3538:
 7321              	.LBB3528:
 7322              	.LBB3519:
 7323              	.LBB3511:
 7324              	.LBB3498:
 7325              	.LBB3403:
 7326              	.LBB3401:
 7327              	.LBB3399:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 212


 7328              	.LBB3398:
 812:Core/Src/lz4.c **** }
 7329              		.loc 1 812 7 view .LVU2431
 812:Core/Src/lz4.c **** }
 7330              		.loc 1 812 57 view .LVU2432
 812:Core/Src/lz4.c **** }
 7331              		.loc 1 812 66 is_stmt 0 view .LVU2433
 7332 0a94 049B     		ldr	r3, [sp, #16]
 7333 0a96 9B00     		lsls	r3, r3, #2
 812:Core/Src/lz4.c **** }
 7334              		.loc 1 812 70 view .LVU2434
 7335 0a98 5A46     		mov	r2, fp
 7336 0a9a D750     		str	r7, [r2, r3]
 812:Core/Src/lz4.c **** }
 7337              		.loc 1 812 75 is_stmt 1 view .LVU2435
 7338              	.LVL788:
 812:Core/Src/lz4.c **** }
 7339              		.loc 1 812 75 is_stmt 0 view .LVU2436
 7340              	.LBE3398:
 7341              	.LBE3399:
 7342              	.LBE3401:
1010:Core/Src/lz4.c ****                    || (LZ4_read32(match) != LZ4_read32(ip)) );
 7343              		.loc 1 1010 21 is_stmt 1 view .LVU2437
1010:Core/Src/lz4.c ****                    || (LZ4_read32(match) != LZ4_read32(ip)) );
 7344              		.loc 1 1010 29 is_stmt 0 view .LVU2438
 7345 0a9c 294B     		ldr	r3, .L635+24
 7346 0a9e 5344     		add	r3, r3, r10
1011:Core/Src/lz4.c **** 
 7347              		.loc 1 1011 20 view .LVU2439
 7348 0aa0 9F42     		cmp	r7, r3
 7349 0aa2 D0D8     		bhi	.L510
 7350              	.LVL789:
1011:Core/Src/lz4.c **** 
 7351              		.loc 1 1011 24 view .LVU2440
 7352 0aa4 5046     		mov	r0, r10
 7353 0aa6 FFF7FEFF 		bl	LZ4_read32
 7354              	.LVL790:
1011:Core/Src/lz4.c **** 
 7355              		.loc 1 1011 24 view .LVU2441
 7356 0aaa 0490     		str	r0, [sp, #16]
 7357              	.LVL791:
1011:Core/Src/lz4.c **** 
 7358              		.loc 1 1011 45 view .LVU2442
 7359 0aac 3800     		movs	r0, r7
 7360 0aae FFF7FEFF 		bl	LZ4_read32
 7361              	.LVL792:
1011:Core/Src/lz4.c **** 
 7362              		.loc 1 1011 20 view .LVU2443
 7363 0ab2 049B     		ldr	r3, [sp, #16]
 7364 0ab4 8342     		cmp	r3, r0
 7365 0ab6 11D0     		beq	.L571
 7366 0ab8 0495     		str	r5, [sp, #16]
 7367 0aba C5E7     		b	.L295
 7368              	.LVL793:
 7369              	.L570:
 7370              	.LBB3402:
 7371              	.LBB3400:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 213


 7372              	.LBB3396:
 7373              	.LBB3395:
 7374              	.LBB3394:
 761:Core/Src/lz4.c ****     else
 7375              		.loc 1 761 9 is_stmt 1 view .LVU2444
 761:Core/Src/lz4.c ****     else
 7376              		.loc 1 761 27 is_stmt 0 view .LVU2445
 7377 0abc 8300     		lsls	r3, r0, #2
 7378 0abe 1B18     		adds	r3, r3, r0
 7379 0ac0 5B01     		lsls	r3, r3, #5
 7380 0ac2 1B1A     		subs	r3, r3, r0
 7381 0ac4 5A01     		lsls	r2, r3, #5
 7382 0ac6 9B18     		adds	r3, r3, r2
 7383 0ac8 9B00     		lsls	r3, r3, #2
 7384 0aca 1B1A     		subs	r3, r3, r0
 7385 0acc 5D01     		lsls	r5, r3, #5
 7386 0ace EB1A     		subs	r3, r5, r3
 7387 0ad0 1D02     		lsls	r5, r3, #8
 7388 0ad2 ED1A     		subs	r5, r5, r3
 7389 0ad4 2D01     		lsls	r5, r5, #4
 7390 0ad6 2D18     		adds	r5, r5, r0
 761:Core/Src/lz4.c ****     else
 7391              		.loc 1 761 42 view .LVU2446
 7392 0ad8 ED0C     		lsrs	r5, r5, #19
 7393 0ada DBE7     		b	.L294
 7394              	.LVL794:
 7395              	.L571:
 761:Core/Src/lz4.c ****     else
 7396              		.loc 1 761 42 view .LVU2447
 7397              	.LBE3394:
 7398              	.LBE3395:
 7399              	.LBE3396:
 7400              	.LBE3400:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 7401              		.loc 1 999 20 view .LVU2448
 7402 0adc 3B00     		movs	r3, r7
 7403 0ade 4746     		mov	r7, r8
 7404              	.LVL795:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 7405              		.loc 1 999 20 view .LVU2449
 7406 0ae0 1C00     		movs	r4, r3
 7407              	.LVL796:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 7408              		.loc 1 999 20 view .LVU2450
 7409 0ae2 5146     		mov	r1, r10
 7410 0ae4 7DE0     		b	.L306
 7411              	.LVL797:
 7412              	.L573:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 7413              		.loc 1 999 20 view .LVU2451
 7414              	.LBE3402:
 7415              	.LBE3403:
 7416              	.LBB3404:
 7417              	.LBB3365:
 7418              	.LBB3366:
 7419              	.LBB3367:
 7420              	.LBB3368:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 214


 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 7421              		.loc 1 831 9 is_stmt 1 view .LVU2452
 832:Core/Src/lz4.c ****         return hashTable[h];
 7422              		.loc 1 832 9 view .LVU2453
 833:Core/Src/lz4.c ****     }
 7423              		.loc 1 833 9 view .LVU2454
 833:Core/Src/lz4.c ****     }
 7424              		.loc 1 833 25 is_stmt 0 view .LVU2455
 7425 0ae6 049A     		ldr	r2, [sp, #16]
 7426              	.LVL798:
 833:Core/Src/lz4.c ****     }
 7427              		.loc 1 833 25 view .LVU2456
 7428 0ae8 9200     		lsls	r2, r2, #2
 7429 0aea 5946     		mov	r1, fp
 7430 0aec 8A58     		ldr	r2, [r1, r2]
 7431 0aee 9046     		mov	r8, r2
 7432 0af0 46E0     		b	.L298
 7433              	.LVL799:
 7434              	.L574:
 833:Core/Src/lz4.c ****     }
 7435              		.loc 1 833 25 view .LVU2457
 7436              	.LBE3368:
 7437              	.LBB3369:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 7438              		.loc 1 836 9 is_stmt 1 view .LVU2458
 837:Core/Src/lz4.c ****         return hashTable[h];
 7439              		.loc 1 837 9 view .LVU2459
 838:Core/Src/lz4.c ****     }
 7440              		.loc 1 838 9 view .LVU2460
 838:Core/Src/lz4.c ****     }
 7441              		.loc 1 838 25 is_stmt 0 view .LVU2461
 7442 0af2 049A     		ldr	r2, [sp, #16]
 7443              	.LVL800:
 838:Core/Src/lz4.c ****     }
 7444              		.loc 1 838 25 view .LVU2462
 7445 0af4 5200     		lsls	r2, r2, #1
 7446 0af6 5946     		mov	r1, fp
 7447 0af8 8A5A     		ldrh	r2, [r1, r2]
 7448 0afa 9046     		mov	r8, r2
 7449 0afc 40E0     		b	.L298
 7450              	.LVL801:
 7451              	.L575:
 838:Core/Src/lz4.c ****     }
 7452              		.loc 1 838 25 view .LVU2463
 7453              	.LBE3369:
 7454              	.LBE3367:
 7455              	.LBE3366:
 7456              	.LBB3372:
 7457              	.LBB3373:
 7458              	.LBB3374:
 7459              	.LBB3375:
 761:Core/Src/lz4.c ****     else
 7460              		.loc 1 761 9 is_stmt 1 view .LVU2464
 761:Core/Src/lz4.c ****     else
 7461              		.loc 1 761 27 is_stmt 0 view .LVU2465
 7462 0afe 8300     		lsls	r3, r0, #2
 7463 0b00 1B18     		adds	r3, r3, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 215


 7464 0b02 5B01     		lsls	r3, r3, #5
 7465 0b04 1B1A     		subs	r3, r3, r0
 7466 0b06 5A01     		lsls	r2, r3, #5
 7467 0b08 9B18     		adds	r3, r3, r2
 7468 0b0a 9B00     		lsls	r3, r3, #2
 7469 0b0c 1B1A     		subs	r3, r3, r0
 7470 0b0e 5D01     		lsls	r5, r3, #5
 7471 0b10 EB1A     		subs	r3, r5, r3
 7472 0b12 1D02     		lsls	r5, r3, #8
 7473 0b14 ED1A     		subs	r5, r5, r3
 7474 0b16 2D01     		lsls	r5, r5, #4
 7475 0b18 2D18     		adds	r5, r5, r0
 761:Core/Src/lz4.c ****     else
 7476              		.loc 1 761 42 view .LVU2466
 7477 0b1a ED0C     		lsrs	r5, r5, #19
 7478 0b1c 51E0     		b	.L300
 7479              	.LVL802:
 7480              	.L301:
 761:Core/Src/lz4.c ****     else
 7481              		.loc 1 761 42 view .LVU2467
 7482              	.LBE3375:
 7483              	.LBE3374:
 7484              	.LBE3373:
 7485              	.LBE3372:
 7486              	.LBB3379:
 7487              	.LBB3380:
 7488              	.LBB3381:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 7489              		.loc 1 803 19 is_stmt 1 view .LVU2468
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 7490              		.loc 1 803 54 view .LVU2469
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 7491              		.loc 1 803 63 is_stmt 0 view .LVU2470
 7492 0b1e 049B     		ldr	r3, [sp, #16]
 7493 0b20 9B00     		lsls	r3, r3, #2
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 7494              		.loc 1 803 67 view .LVU2471
 7495 0b22 5A46     		mov	r2, fp
 7496 0b24 0999     		ldr	r1, [sp, #36]
 7497 0b26 D150     		str	r1, [r2, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 7498              		.loc 1 803 74 is_stmt 1 view .LVU2472
 7499 0b28 4FE0     		b	.L303
 7500              	.L636:
 7501 0b2a C046     		.align	2
 7502              	.L635:
 7503 0b2c 04FCFFFF 		.word	-1020
 7504 0b30 0C400000 		.word	16396
 7505 0b34 08400000 		.word	16392
 7506 0b38 04400000 		.word	16388
 7507 0b3c 10400000 		.word	16400
 7508 0b40 FEFF0000 		.word	65534
 7509 0b44 FFFF0000 		.word	65535
 7510              	.LVL803:
 7511              	.L302:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 7512              		.loc 1 803 74 is_stmt 0 view .LVU2473
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 216


 7513              	.LBE3381:
 7514              	.LBB3382:
 804:Core/Src/lz4.c ****     }
 7515              		.loc 1 804 19 is_stmt 1 view .LVU2474
 804:Core/Src/lz4.c ****     }
 7516              		.loc 1 804 54 view .LVU2475
 804:Core/Src/lz4.c ****     }
 7517              		.loc 1 804 75 view .LVU2476
 804:Core/Src/lz4.c ****     }
 7518              		.loc 1 804 84 is_stmt 0 view .LVU2477
 7519 0b48 049B     		ldr	r3, [sp, #16]
 7520 0b4a 5B00     		lsls	r3, r3, #1
 804:Core/Src/lz4.c ****     }
 7521              		.loc 1 804 88 view .LVU2478
 7522 0b4c 5A46     		mov	r2, fp
 7523 0b4e 0999     		ldr	r1, [sp, #36]
 7524 0b50 D152     		strh	r1, [r2, r3]
 804:Core/Src/lz4.c ****     }
 7525              		.loc 1 804 100 is_stmt 1 view .LVU2479
 7526 0b52 3AE0     		b	.L303
 7527              	.LVL804:
 7528              	.L304:
 804:Core/Src/lz4.c ****     }
 7529              		.loc 1 804 100 is_stmt 0 view .LVU2480
 7530              	.LBE3382:
 7531              	.LBE3380:
 7532              	.LBE3379:
1067:Core/Src/lz4.c **** 
 7533              		.loc 1 1067 17 is_stmt 1 view .LVU2481
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 7534              		.loc 1 1069 17 view .LVU2482
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 7535              		.loc 1 1069 21 is_stmt 0 view .LVU2483
 7536 0b54 4846     		mov	r0, r9
 7537 0b56 FFF7FEFF 		bl	LZ4_read32
 7538              	.LVL805:
 7539 0b5a 8046     		mov	r8, r0
 7540              	.LVL806:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 7541              		.loc 1 1069 42 view .LVU2484
 7542 0b5c 2000     		movs	r0, r4
 7543 0b5e FFF7FEFF 		bl	LZ4_read32
 7544              	.LVL807:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 7545              		.loc 1 1069 20 view .LVU2485
 7546 0b62 8045     		cmp	r8, r0
 7547 0b64 3CD0     		beq	.L572
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 7548              		.loc 1 1069 20 view .LVU2486
 7549 0b66 079B     		ldr	r3, [sp, #28]
 7550 0b68 3400     		movs	r4, r6
 7551              	.LVL808:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 7552              		.loc 1 1069 20 view .LVU2487
 7553 0b6a 0495     		str	r5, [sp, #16]
 7554              	.LVL809:
 7555              	.L305:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 217


1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 7556              		.loc 1 1069 20 view .LVU2488
 7557              	.LBE3365:
1018:Core/Src/lz4.c ****                 U32 const h = forwardH;
 7558              		.loc 1 1018 13 is_stmt 1 view .LVU2489
 7559              	.LBB3387:
1019:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
 7560              		.loc 1 1019 17 view .LVU2490
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 7561              		.loc 1 1020 17 view .LVU2491
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 7562              		.loc 1 1020 53 is_stmt 0 view .LVU2492
 7563 0b6c 039A     		ldr	r2, [sp, #12]
 7564 0b6e A21A     		subs	r2, r4, r2
 7565 0b70 0992     		str	r2, [sp, #36]
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 7566              		.loc 1 1020 27 view .LVU2493
 7567 0b72 0A92     		str	r2, [sp, #40]
 7568              	.LVL810:
1021:Core/Src/lz4.c ****                 assert(matchIndex <= current);
 7569              		.loc 1 1021 17 is_stmt 1 view .LVU2494
 7570              	.LBB3384:
 7571              	.LBI3366:
 827:Core/Src/lz4.c **** {
 7572              		.loc 1 827 22 view .LVU2495
 7573              	.LBB3371:
 7574              	.LBB3370:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 7575              		.loc 1 829 5 view .LVU2496
 7576              	.LBE3370:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 7577              		.loc 1 829 44 view .LVU2497
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 7578              		.loc 1 830 5 view .LVU2498
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 7579              		.loc 1 830 8 is_stmt 0 view .LVU2499
 7580 0b74 022F     		cmp	r7, #2
 7581 0b76 B6D0     		beq	.L573
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 7582              		.loc 1 835 5 is_stmt 1 view .LVU2500
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 7583              		.loc 1 835 8 is_stmt 0 view .LVU2501
 7584 0b78 032F     		cmp	r7, #3
 7585 0b7a BAD0     		beq	.L574
 840:Core/Src/lz4.c **** }
 7586              		.loc 1 840 23 view .LVU2502
 7587 0b7c 0022     		movs	r2, #0
 7588              	.LVL811:
 840:Core/Src/lz4.c **** }
 7589              		.loc 1 840 23 view .LVU2503
 7590 0b7e 9046     		mov	r8, r2
 7591              	.L298:
 7592              	.LVL812:
 840:Core/Src/lz4.c **** }
 7593              		.loc 1 840 23 view .LVU2504
 7594              	.LBE3371:
 7595              	.LBE3384:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 218


1022:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
 7596              		.loc 1 1022 17 is_stmt 1 view .LVU2505
1023:Core/Src/lz4.c ****                 ip = forwardIp;
 7597              		.loc 1 1023 17 view .LVU2506
1024:Core/Src/lz4.c ****                 forwardIp += step;
 7598              		.loc 1 1024 17 view .LVU2507
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 7599              		.loc 1 1025 17 view .LVU2508
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 7600              		.loc 1 1025 27 is_stmt 0 view .LVU2509
 7601 0b80 5246     		mov	r2, r10
 7602 0b82 A618     		adds	r6, r4, r2
 7603              	.LVL813:
1026:Core/Src/lz4.c **** 
 7604              		.loc 1 1026 17 is_stmt 1 view .LVU2510
1026:Core/Src/lz4.c **** 
 7605              		.loc 1 1026 38 is_stmt 0 view .LVU2511
 7606 0b84 5A1C     		adds	r2, r3, #1
 7607 0b86 0792     		str	r2, [sp, #28]
 7608              	.LVL814:
1026:Core/Src/lz4.c **** 
 7609              		.loc 1 1026 22 view .LVU2512
 7610 0b88 9B11     		asrs	r3, r3, #6
 7611 0b8a 9A46     		mov	r10, r3
 7612              	.LVL815:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 7613              		.loc 1 1028 17 is_stmt 1 view .LVU2513
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 7614              		.loc 1 1028 20 is_stmt 0 view .LVU2514
 7615 0b8c 069B     		ldr	r3, [sp, #24]
 7616              	.LVL816:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 7617              		.loc 1 1028 20 view .LVU2515
 7618 0b8e B342     		cmp	r3, r6
 7619 0b90 00D2     		bcs	.LCB9260
 7620 0b92 0BE2     		b	.L282	@long jump
 7621              	.LCB9260:
1029:Core/Src/lz4.c **** 
 7622              		.loc 1 1029 17 is_stmt 1 view .LVU2516
1031:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 7623              		.loc 1 1031 17 view .LVU2517
1043:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 7624              		.loc 1 1043 24 view .LVU2518
1055:Core/Src/lz4.c ****                 }
 7625              		.loc 1 1055 21 view .LVU2519
1055:Core/Src/lz4.c ****                 }
 7626              		.loc 1 1055 27 is_stmt 0 view .LVU2520
 7627 0b94 039B     		ldr	r3, [sp, #12]
 7628 0b96 4344     		add	r3, r3, r8
 7629 0b98 9946     		mov	r9, r3
 7630              	.LVL817:
1057:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
 7631              		.loc 1 1057 17 is_stmt 1 view .LVU2521
 7632              	.LBB3385:
 7633              	.LBI3372:
 778:Core/Src/lz4.c **** {
 7634              		.loc 1 778 22 view .LVU2522
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 219


 7635              	.LBB3378:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 7636              		.loc 1 780 5 view .LVU2523
 781:Core/Src/lz4.c **** }
 7637              		.loc 1 781 5 view .LVU2524
 781:Core/Src/lz4.c **** }
 7638              		.loc 1 781 12 is_stmt 0 view .LVU2525
 7639 0b9a 3000     		movs	r0, r6
 7640 0b9c FFF7FEFF 		bl	LZ4_read32
 7641              	.LVL818:
 7642              	.LBB3377:
 7643              	.LBI3374:
 758:Core/Src/lz4.c **** {
 7644              		.loc 1 758 22 is_stmt 1 view .LVU2526
 7645              	.LBB3376:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 7646              		.loc 1 760 5 view .LVU2527
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 7647              		.loc 1 760 8 is_stmt 0 view .LVU2528
 7648 0ba0 032F     		cmp	r7, #3
 7649 0ba2 ACD0     		beq	.L575
 763:Core/Src/lz4.c **** }
 7650              		.loc 1 763 9 is_stmt 1 view .LVU2529
 763:Core/Src/lz4.c **** }
 7651              		.loc 1 763 27 is_stmt 0 view .LVU2530
 7652 0ba4 8300     		lsls	r3, r0, #2
 7653 0ba6 1B18     		adds	r3, r3, r0
 7654 0ba8 5B01     		lsls	r3, r3, #5
 7655 0baa 1B1A     		subs	r3, r3, r0
 7656 0bac 5A01     		lsls	r2, r3, #5
 7657 0bae 9B18     		adds	r3, r3, r2
 7658 0bb0 9B00     		lsls	r3, r3, #2
 7659 0bb2 1B1A     		subs	r3, r3, r0
 7660 0bb4 5D01     		lsls	r5, r3, #5
 7661 0bb6 EB1A     		subs	r3, r5, r3
 7662 0bb8 1D02     		lsls	r5, r3, #8
 7663 0bba ED1A     		subs	r5, r5, r3
 7664 0bbc 2D01     		lsls	r5, r5, #4
 7665 0bbe 2D18     		adds	r5, r5, r0
 763:Core/Src/lz4.c **** }
 7666              		.loc 1 763 42 view .LVU2531
 7667 0bc0 2D0D     		lsrs	r5, r5, #20
 7668              	.L300:
 7669              	.LVL819:
 763:Core/Src/lz4.c **** }
 7670              		.loc 1 763 42 view .LVU2532
 7671              	.LBE3376:
 7672              	.LBE3377:
 7673              	.LBE3378:
 7674              	.LBE3385:
1058:Core/Src/lz4.c **** 
 7675              		.loc 1 1058 17 is_stmt 1 view .LVU2533
 7676              	.LBB3386:
 7677              	.LBI3379:
 796:Core/Src/lz4.c **** {
 7678              		.loc 1 796 23 view .LVU2534
 7679              	.LBB3383:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 220


 798:Core/Src/lz4.c ****     {
 7680              		.loc 1 798 5 view .LVU2535
 7681 0bc2 022F     		cmp	r7, #2
 7682 0bc4 ABD0     		beq	.L301
 7683 0bc6 032F     		cmp	r7, #3
 7684 0bc8 BED0     		beq	.L302
 7685              	.L303:
 7686              	.LVL820:
 798:Core/Src/lz4.c ****     {
 7687              		.loc 1 798 5 is_stmt 0 view .LVU2536
 7688              	.LBE3383:
 7689              	.LBE3386:
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 7690              		.loc 1 1060 17 is_stmt 1 view .LVU2537
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 7691              		.loc 1 1060 100 view .LVU2538
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 7692              		.loc 1 1061 17 view .LVU2539
1062:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
 7693              		.loc 1 1062 17 view .LVU2540
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 7694              		.loc 1 1063 17 view .LVU2541
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 7695              		.loc 1 1063 20 is_stmt 0 view .LVU2542
 7696 0bca 032F     		cmp	r7, #3
 7697 0bcc C2D0     		beq	.L304
1064:Core/Src/lz4.c ****                     continue;
 7698              		.loc 1 1064 33 view .LVU2543
 7699 0bce DA4B     		ldr	r3, .L637
 7700 0bd0 4344     		add	r3, r3, r8
1064:Core/Src/lz4.c ****                     continue;
 7701              		.loc 1 1064 19 view .LVU2544
 7702 0bd2 0A9A     		ldr	r2, [sp, #40]
 7703 0bd4 9A42     		cmp	r2, r3
 7704 0bd6 BDD9     		bls	.L304
 7705 0bd8 079B     		ldr	r3, [sp, #28]
 7706 0bda 3400     		movs	r4, r6
 7707              	.LVL821:
1064:Core/Src/lz4.c ****                     continue;
 7708              		.loc 1 1064 19 view .LVU2545
 7709 0bdc 0495     		str	r5, [sp, #16]
 7710              	.LVL822:
1064:Core/Src/lz4.c ****                     continue;
 7711              		.loc 1 1064 19 view .LVU2546
 7712 0bde C5E7     		b	.L305
 7713              	.LVL823:
 7714              	.L572:
1064:Core/Src/lz4.c ****                     continue;
 7715              		.loc 1 1064 19 view .LVU2547
 7716 0be0 4946     		mov	r1, r9
 7717              	.LVL824:
 7718              	.L306:
1064:Core/Src/lz4.c ****                     continue;
 7719              		.loc 1 1064 19 view .LVU2548
 7720              	.LBE3387:
 7721              	.LBE3404:
1079:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 221


 7722              		.loc 1 1079 15 is_stmt 1 view .LVU2549
1079:Core/Src/lz4.c **** 
 7723              		.loc 1 1079 29 is_stmt 0 view .LVU2550
 7724 0be2 0B9B     		ldr	r3, [sp, #44]
 7725 0be4 9C46     		mov	ip, r3
 7726 0be6 A445     		cmp	ip, r4
 7727 0be8 9B41     		sbcs	r3, r3, r3
 7728 0bea 5B42     		rsbs	r3, r3, #0
 7729 0bec 019A     		ldr	r2, [sp, #4]
 7730 0bee 9446     		mov	ip, r2
 7731 0bf0 8C45     		cmp	ip, r1
 7732 0bf2 9241     		sbcs	r2, r2, r2
 7733 0bf4 5242     		rsbs	r2, r2, #0
1079:Core/Src/lz4.c **** 
 7734              		.loc 1 1079 15 view .LVU2551
 7735 0bf6 1A42     		tst	r2, r3
 7736 0bf8 05D0     		beq	.L307
1079:Core/Src/lz4.c **** 
 7737              		.loc 1 1079 55 view .LVU2552
 7738 0bfa 631E     		subs	r3, r4, #1
 7739 0bfc 1A78     		ldrb	r2, [r3]
 7740 0bfe 4B1E     		subs	r3, r1, #1
 7741 0c00 1B78     		ldrb	r3, [r3]
1079:Core/Src/lz4.c **** 
 7742              		.loc 1 1079 51 view .LVU2553
 7743 0c02 9A42     		cmp	r2, r3
 7744 0c04 17D0     		beq	.L308
 7745              	.L307:
 7746              	.LBB3405:
1082:Core/Src/lz4.c ****             token = op++;
 7747              		.loc 1 1082 54 view .LVU2554
 7748 0c06 8A46     		mov	r10, r1
1082:Core/Src/lz4.c ****             token = op++;
 7749              		.loc 1 1082 13 is_stmt 1 view .LVU2555
1082:Core/Src/lz4.c ****             token = op++;
 7750              		.loc 1 1082 54 is_stmt 0 view .LVU2556
 7751 0c08 0B9B     		ldr	r3, [sp, #44]
 7752 0c0a E61A     		subs	r6, r4, r3
 7753              	.LVL825:
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 7754              		.loc 1 1083 13 is_stmt 1 view .LVU2557
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 7755              		.loc 1 1083 23 is_stmt 0 view .LVU2558
 7756 0c0c 059B     		ldr	r3, [sp, #20]
 7757 0c0e 5D1C     		adds	r5, r3, #1
 7758              	.LVL826:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 7759              		.loc 1 1084 13 is_stmt 1 view .LVU2559
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 7760              		.loc 1 1088 13 view .LVU2560
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 7761              		.loc 1 1093 13 view .LVU2561
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 7762              		.loc 1 1093 16 is_stmt 0 view .LVU2562
 7763 0c10 0E2E     		cmp	r6, #14
 7764 0c12 13D8     		bhi	.L576
1099:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 222


 7765              		.loc 1 1099 18 is_stmt 1 view .LVU2563
1099:Core/Src/lz4.c **** 
 7766              		.loc 1 1099 27 is_stmt 0 view .LVU2564
 7767 0c14 3301     		lsls	r3, r6, #4
 7768              	.LVL827:
1099:Core/Src/lz4.c **** 
 7769              		.loc 1 1099 25 view .LVU2565
 7770 0c16 059A     		ldr	r2, [sp, #20]
 7771 0c18 1370     		strb	r3, [r2]
 7772              	.LVL828:
 7773              	.L312:
1102:Core/Src/lz4.c ****             op+=litLength;
 7774              		.loc 1 1102 13 is_stmt 1 view .LVU2566
1102:Core/Src/lz4.c ****             op+=litLength;
 7775              		.loc 1 1102 41 is_stmt 0 view .LVU2567
 7776 0c1a AE19     		adds	r6, r5, r6
 7777              	.LVL829:
 7778              	.LBB3406:
 7779              	.LBI3406:
 446:Core/Src/lz4.c **** {
 7780              		.loc 1 446 6 is_stmt 1 view .LVU2568
 7781              	.LBB3407:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 7782              		.loc 1 448 5 view .LVU2569
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 7783              		.loc 1 449 5 view .LVU2570
 450:Core/Src/lz4.c **** 
 7784              		.loc 1 450 5 view .LVU2571
 450:Core/Src/lz4.c **** 
 7785              		.loc 1 450 5 is_stmt 0 view .LVU2572
 7786              	.LBE3407:
 7787              	.LBE3406:
1102:Core/Src/lz4.c ****             op+=litLength;
 7788              		.loc 1 1102 41 view .LVU2573
 7789 0c1c A046     		mov	r8, r4
 7790 0c1e 0B9C     		ldr	r4, [sp, #44]
 7791              	.LVL830:
 7792              	.L313:
 7793              	.LBB3409:
 7794              	.LBB3408:
 452:Core/Src/lz4.c **** }
 7795              		.loc 1 452 5 is_stmt 1 view .LVU2574
 452:Core/Src/lz4.c **** }
 7796              		.loc 1 452 10 view .LVU2575
 7797 0c20 0822     		movs	r2, #8
 7798 0c22 2100     		movs	r1, r4
 7799 0c24 2800     		movs	r0, r5
 7800 0c26 FFF7FEFF 		bl	memcpy
 7801              	.LVL831:
 452:Core/Src/lz4.c **** }
 7802              		.loc 1 452 29 view .LVU2576
 452:Core/Src/lz4.c **** }
 7803              		.loc 1 452 30 is_stmt 0 view .LVU2577
 7804 0c2a 0835     		adds	r5, r5, #8
 7805              	.LVL832:
 452:Core/Src/lz4.c **** }
 7806              		.loc 1 452 35 is_stmt 1 view .LVU2578
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 223


 452:Core/Src/lz4.c **** }
 7807              		.loc 1 452 36 is_stmt 0 view .LVU2579
 7808 0c2c 0834     		adds	r4, r4, #8
 7809              	.LVL833:
 452:Core/Src/lz4.c **** }
 7810              		.loc 1 452 49 is_stmt 1 view .LVU2580
 452:Core/Src/lz4.c **** }
 7811              		.loc 1 452 5 is_stmt 0 view .LVU2581
 7812 0c2e AE42     		cmp	r6, r5
 7813 0c30 F6D8     		bhi	.L313
 7814 0c32 4446     		mov	r4, r8
 7815              	.LVL834:
 452:Core/Src/lz4.c **** }
 7816              		.loc 1 452 5 view .LVU2582
 7817 0c34 B9E0     		b	.L314
 7818              	.LVL835:
 7819              	.L308:
 452:Core/Src/lz4.c **** }
 7820              		.loc 1 452 5 view .LVU2583
 7821              	.LBE3408:
 7822              	.LBE3409:
 7823              	.LBE3405:
1079:Core/Src/lz4.c **** 
 7824              		.loc 1 1079 87 is_stmt 1 view .LVU2584
1079:Core/Src/lz4.c **** 
 7825              		.loc 1 1079 89 is_stmt 0 view .LVU2585
 7826 0c36 013C     		subs	r4, r4, #1
 7827              	.LVL836:
1079:Core/Src/lz4.c **** 
 7828              		.loc 1 1079 93 is_stmt 1 view .LVU2586
1079:Core/Src/lz4.c **** 
 7829              		.loc 1 1079 98 is_stmt 0 view .LVU2587
 7830 0c38 0139     		subs	r1, r1, #1
 7831              	.LVL837:
1079:Core/Src/lz4.c **** 
 7832              		.loc 1 1079 98 view .LVU2588
 7833 0c3a D2E7     		b	.L306
 7834              	.LVL838:
 7835              	.L576:
 7836              	.LBB3411:
 7837              	.LBB3410:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 7838              		.loc 1 1094 17 is_stmt 1 view .LVU2589
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 7839              		.loc 1 1094 43 is_stmt 0 view .LVU2590
 7840 0c3c 3300     		movs	r3, r6
 7841              	.LVL839:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 7842              		.loc 1 1094 43 view .LVU2591
 7843 0c3e 0F3B     		subs	r3, r3, #15
 7844              	.LVL840:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 7845              		.loc 1 1095 17 is_stmt 1 view .LVU2592
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 7846              		.loc 1 1095 24 is_stmt 0 view .LVU2593
 7847 0c40 F022     		movs	r2, #240
 7848 0c42 0599     		ldr	r1, [sp, #20]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 224


 7849              	.LVL841:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 7850              		.loc 1 1095 24 view .LVU2594
 7851 0c44 0A70     		strb	r2, [r1]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 7852              		.loc 1 1096 17 is_stmt 1 view .LVU2595
 7853 0c46 03E0     		b	.L310
 7854              	.L311:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 7855              		.loc 1 1096 46 view .LVU2596
 7856              	.LVL842:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 7857              		.loc 1 1096 52 is_stmt 0 view .LVU2597
 7858 0c48 FF22     		movs	r2, #255
 7859 0c4a 2A70     		strb	r2, [r5]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 7860              		.loc 1 1096 36 is_stmt 1 view .LVU2598
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 7861              		.loc 1 1096 39 is_stmt 0 view .LVU2599
 7862 0c4c FF3B     		subs	r3, r3, #255
 7863              	.LVL843:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 7864              		.loc 1 1096 49 view .LVU2600
 7865 0c4e 0135     		adds	r5, r5, #1
 7866              	.LVL844:
 7867              	.L310:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 7868              		.loc 1 1096 23 is_stmt 1 view .LVU2601
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 7869              		.loc 1 1096 17 is_stmt 0 view .LVU2602
 7870 0c50 FE2B     		cmp	r3, #254
 7871 0c52 F9DC     		bgt	.L311
1097:Core/Src/lz4.c ****             }
 7872              		.loc 1 1097 17 is_stmt 1 view .LVU2603
 7873              	.LVL845:
1097:Core/Src/lz4.c ****             }
 7874              		.loc 1 1097 23 is_stmt 0 view .LVU2604
 7875 0c54 2B70     		strb	r3, [r5]
1097:Core/Src/lz4.c ****             }
 7876              		.loc 1 1097 20 view .LVU2605
 7877 0c56 0135     		adds	r5, r5, #1
 7878              	.LVL846:
1097:Core/Src/lz4.c ****             }
 7879              		.loc 1 1097 20 view .LVU2606
 7880              	.LBE3410:
 7881 0c58 DFE7     		b	.L312
 7882              	.LVL847:
 7883              	.L316:
1097:Core/Src/lz4.c ****             }
 7884              		.loc 1 1097 20 view .LVU2607
 7885              	.LBE3411:
 7886              	.LBB3412:
 7887              	.LBB3413:
 7888              	.LBB3414:
 7889              	.LBB3415:
 670:Core/Src/lz4.c ****     }   }
 7890              		.loc 1 670 13 is_stmt 1 view .LVU2608
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 225


 670:Core/Src/lz4.c ****     }   }
 7891              		.loc 1 670 20 is_stmt 0 view .LVU2609
 7892 0c5a FFF7FEFF 		bl	LZ4_NbCommonBytes
 7893              	.LVL848:
 670:Core/Src/lz4.c ****     }   }
 7894              		.loc 1 670 20 view .LVU2610
 7895 0c5e 0500     		movs	r5, r0
 7896              	.LVL849:
 670:Core/Src/lz4.c ****     }   }
 7897              		.loc 1 670 20 view .LVU2611
 7898 0c60 DDE0     		b	.L317
 7899              	.LVL850:
 7900              	.L584:
 670:Core/Src/lz4.c ****     }   }
 7901              		.loc 1 670 20 view .LVU2612
 7902              	.LBE3415:
 7903              	.LBB3416:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 7904              		.loc 1 675 22 is_stmt 1 view .LVU2613
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 7905              		.loc 1 675 25 is_stmt 0 view .LVU2614
 7906 0c62 0423     		movs	r3, #4
 7907 0c64 9C46     		mov	ip, r3
 7908 0c66 E044     		add	r8, r8, ip
 7909              	.LVL851:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 7910              		.loc 1 675 37 is_stmt 1 view .LVU2615
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 7911              		.loc 1 675 43 is_stmt 0 view .LVU2616
 7912 0c68 E144     		add	r9, r9, ip
 7913              	.LVL852:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 7914              		.loc 1 675 55 is_stmt 1 view .LVU2617
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 7915              		.loc 1 675 9 is_stmt 0 view .LVU2618
 7916 0c6a C2E0     		b	.L319
 7917              	.LVL853:
 7918              	.L515:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 7919              		.loc 1 675 9 view .LVU2619
 7920              	.LBE3416:
 7921              	.LBB3417:
 7922 0c6c A846     		mov	r8, r5
 7923 0c6e A246     		mov	r10, r4
 7924              	.LVL854:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 7925              		.loc 1 675 9 view .LVU2620
 7926 0c70 BFE0     		b	.L319
 7927              	.LVL855:
 7928              	.L583:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 7929              		.loc 1 675 9 view .LVU2621
 7930              	.LBE3417:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 7931              		.loc 1 681 23 view .LVU2622
 7932 0c72 5446     		mov	r4, r10
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 226


 7933              		.loc 1 680 5 is_stmt 1 view .LVU2623
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 7934              		.loc 1 681 5 view .LVU2624
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 7935              		.loc 1 681 23 is_stmt 0 view .LVU2625
 7936 0c74 089B     		ldr	r3, [sp, #32]
 7937 0c76 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 7938              		.loc 1 681 8 view .LVU2626
 7939 0c78 9845     		cmp	r8, r3
 7940 0c7a 08D2     		bcs	.L321
 7941              	.LVL856:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 7942              		.loc 1 681 32 view .LVU2627
 7943 0c7c 4846     		mov	r0, r9
 7944 0c7e FFF7FEFF 		bl	LZ4_read16
 7945              	.LVL857:
 7946 0c82 8246     		mov	r10, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 7947              		.loc 1 681 54 view .LVU2628
 7948 0c84 4046     		mov	r0, r8
 7949 0c86 FFF7FEFF 		bl	LZ4_read16
 7950              	.LVL858:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 7951              		.loc 1 681 28 view .LVU2629
 7952 0c8a 8245     		cmp	r10, r0
 7953 0c8c 0BD0     		beq	.L577
 7954              	.L321:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 7955              		.loc 1 682 5 is_stmt 1 view .LVU2630
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 7956              		.loc 1 682 8 is_stmt 0 view .LVU2631
 7957 0c8e 0C9B     		ldr	r3, [sp, #48]
 7958 0c90 4345     		cmp	r3, r8
 7959 0c92 05D9     		bls	.L322
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 7960              		.loc 1 682 28 view .LVU2632
 7961 0c94 4B46     		mov	r3, r9
 7962 0c96 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 7963              		.loc 1 682 39 view .LVU2633
 7964 0c98 4346     		mov	r3, r8
 7965 0c9a 1B78     		ldrb	r3, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 7966              		.loc 1 682 24 view .LVU2634
 7967 0c9c 9A42     		cmp	r2, r3
 7968 0c9e 07D0     		beq	.L578
 7969              	.L322:
 683:Core/Src/lz4.c **** }
 7970              		.loc 1 683 5 is_stmt 1 view .LVU2635
 683:Core/Src/lz4.c **** }
 7971              		.loc 1 683 27 is_stmt 0 view .LVU2636
 7972 0ca0 4346     		mov	r3, r8
 7973 0ca2 5D1B     		subs	r5, r3, r5
 7974              	.LVL859:
 683:Core/Src/lz4.c **** }
 7975              		.loc 1 683 12 view .LVU2637
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 227


 7976 0ca4 BBE0     		b	.L317
 7977              	.LVL860:
 7978              	.L577:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 7979              		.loc 1 681 74 is_stmt 1 view .LVU2638
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 7980              		.loc 1 681 77 is_stmt 0 view .LVU2639
 7981 0ca6 0223     		movs	r3, #2
 7982 0ca8 9C46     		mov	ip, r3
 7983 0caa E044     		add	r8, r8, ip
 7984              	.LVL861:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 7985              		.loc 1 681 82 is_stmt 1 view .LVU2640
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 7986              		.loc 1 681 88 is_stmt 0 view .LVU2641
 7987 0cac E144     		add	r9, r9, ip
 7988              	.LVL862:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 7989              		.loc 1 681 88 view .LVU2642
 7990 0cae EEE7     		b	.L321
 7991              	.L578:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 7992              		.loc 1 682 46 is_stmt 1 view .LVU2643
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 7993              		.loc 1 682 49 is_stmt 0 view .LVU2644
 7994 0cb0 0123     		movs	r3, #1
 7995 0cb2 9C46     		mov	ip, r3
 7996 0cb4 E044     		add	r8, r8, ip
 7997              	.LVL863:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 7998              		.loc 1 682 49 view .LVU2645
 7999 0cb6 F3E7     		b	.L322
 8000              	.LVL864:
 8001              	.L585:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 8002              		.loc 1 682 49 view .LVU2646
 8003              	.LBE3414:
 8004              	.LBE3413:
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 8005              		.loc 1 1184 17 is_stmt 1 view .LVU2647
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 8006              		.loc 1 1184 24 is_stmt 0 view .LVU2648
 8007 0cb8 059A     		ldr	r2, [sp, #20]
 8008 0cba 1378     		ldrb	r3, [r2]
 8009 0cbc 0F33     		adds	r3, r3, #15
 8010 0cbe 1370     		strb	r3, [r2]
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 8011              		.loc 1 1185 17 is_stmt 1 view .LVU2649
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 8012              		.loc 1 1185 27 is_stmt 0 view .LVU2650
 8013 0cc0 0F3D     		subs	r5, r5, #15
 8014              	.LVL865:
1186:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
 8015              		.loc 1 1186 17 is_stmt 1 view .LVU2651
 8016 0cc2 0121     		movs	r1, #1
 8017 0cc4 4942     		rsbs	r1, r1, #0
 8018 0cc6 3000     		movs	r0, r6
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 228


 8019 0cc8 FFF7FEFF 		bl	LZ4_write32
 8020              	.LVL866:
1187:Core/Src/lz4.c ****                     op+=4;
 8021              		.loc 1 1187 17 view .LVU2652
1187:Core/Src/lz4.c ****                     op+=4;
 8022              		.loc 1 1187 23 is_stmt 0 view .LVU2653
 8023 0ccc 08E0     		b	.L324
 8024              	.L325:
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 8025              		.loc 1 1188 21 is_stmt 1 view .LVU2654
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 8026              		.loc 1 1188 23 is_stmt 0 view .LVU2655
 8027 0cce 0436     		adds	r6, r6, #4
 8028              	.LVL867:
1189:Core/Src/lz4.c ****                     matchCode -= 4*255;
 8029              		.loc 1 1189 21 is_stmt 1 view .LVU2656
 8030 0cd0 0121     		movs	r1, #1
 8031 0cd2 4942     		rsbs	r1, r1, #0
 8032 0cd4 3000     		movs	r0, r6
 8033 0cd6 FFF7FEFF 		bl	LZ4_write32
 8034              	.LVL868:
1190:Core/Src/lz4.c ****                 }
 8035              		.loc 1 1190 21 view .LVU2657
1190:Core/Src/lz4.c ****                 }
 8036              		.loc 1 1190 31 is_stmt 0 view .LVU2658
 8037 0cda 984B     		ldr	r3, .L637+4
 8038 0cdc 9C46     		mov	ip, r3
 8039 0cde 6544     		add	r5, r5, ip
 8040              	.LVL869:
 8041              	.L324:
1187:Core/Src/lz4.c ****                     op+=4;
 8042              		.loc 1 1187 23 is_stmt 1 view .LVU2659
 8043 0ce0 FF23     		movs	r3, #255
 8044 0ce2 9B00     		lsls	r3, r3, #2
 8045 0ce4 9D42     		cmp	r5, r3
 8046 0ce6 F2D2     		bcs	.L325
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 8047              		.loc 1 1192 17 view .LVU2660
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 8048              		.loc 1 1192 33 is_stmt 0 view .LVU2661
 8049 0ce8 FF21     		movs	r1, #255
 8050 0cea 2800     		movs	r0, r5
 8051 0cec FFF7FEFF 		bl	__aeabi_uidiv
 8052              	.LVL870:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 8053              		.loc 1 1192 20 view .LVU2662
 8054 0cf0 3618     		adds	r6, r6, r0
 8055              	.LVL871:
1193:Core/Src/lz4.c ****             } else
 8056              		.loc 1 1193 17 is_stmt 1 view .LVU2663
1193:Core/Src/lz4.c ****             } else
 8057              		.loc 1 1193 42 is_stmt 0 view .LVU2664
 8058 0cf2 FF21     		movs	r1, #255
 8059 0cf4 2800     		movs	r0, r5
 8060 0cf6 FFF7FEFF 		bl	__aeabi_uidivmod
 8061              	.LVL872:
1193:Core/Src/lz4.c ****             } else
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 229


 8062              		.loc 1 1193 20 view .LVU2665
 8063 0cfa 731C     		adds	r3, r6, #1
 8064 0cfc 0593     		str	r3, [sp, #20]
 8065              	.LVL873:
1193:Core/Src/lz4.c ****             } else
 8066              		.loc 1 1193 23 view .LVU2666
 8067 0cfe 3170     		strb	r1, [r6]
 8068 0d00 98E0     		b	.L326
 8069              	.LVL874:
 8070              	.L586:
1193:Core/Src/lz4.c ****             } else
 8071              		.loc 1 1193 23 view .LVU2667
 8072              	.LBE3412:
 8073              	.LBB3422:
 8074              	.LBB3423:
 8075              	.LBB3424:
 8076              	.LBB3425:
 8077              	.LBB3426:
 761:Core/Src/lz4.c ****     else
 8078              		.loc 1 761 9 is_stmt 1 view .LVU2668
 761:Core/Src/lz4.c ****     else
 8079              		.loc 1 761 27 is_stmt 0 view .LVU2669
 8080 0d02 8300     		lsls	r3, r0, #2
 8081 0d04 1B18     		adds	r3, r3, r0
 8082 0d06 5B01     		lsls	r3, r3, #5
 8083 0d08 1B1A     		subs	r3, r3, r0
 8084 0d0a 5A01     		lsls	r2, r3, #5
 8085 0d0c 9B18     		adds	r3, r3, r2
 8086 0d0e 9B00     		lsls	r3, r3, #2
 8087 0d10 1B1A     		subs	r3, r3, r0
 8088 0d12 5A01     		lsls	r2, r3, #5
 8089 0d14 D31A     		subs	r3, r2, r3
 8090 0d16 1A02     		lsls	r2, r3, #8
 8091 0d18 D31A     		subs	r3, r2, r3
 8092 0d1a 1B01     		lsls	r3, r3, #4
 8093 0d1c 1B18     		adds	r3, r3, r0
 761:Core/Src/lz4.c ****     else
 8094              		.loc 1 761 42 view .LVU2670
 8095 0d1e DB0C     		lsrs	r3, r3, #19
 8096 0d20 A2E0     		b	.L328
 8097              	.LVL875:
 8098              	.L587:
 761:Core/Src/lz4.c ****     else
 8099              		.loc 1 761 42 view .LVU2671
 8100              	.LBE3426:
 8101              	.LBE3425:
 8102              	.LBE3424:
 8103              	.LBE3423:
1208:Core/Src/lz4.c ****             } else {
 8104              		.loc 1 1208 17 is_stmt 1 view .LVU2672
 8105              	.LBB3430:
 8106              	.LBI3430:
 808:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 8107              		.loc 1 808 23 view .LVU2673
 8108              	.LBE3430:
 8109              	.LBE3422:
 8110              	.LBE3498:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 230


 8111              	.LBE3511:
 8112              	.LBE3519:
 8113              	.LBE3528:
 8114              	.LBE3538:
 8115              	.LBE3545:
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 8116              		.loc 1 811 5 view .LVU2674
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 8117              		.loc 1 811 33 view .LVU2675
 8118              	.LBB3546:
 8119              	.LBB3539:
 8120              	.LBB3529:
 8121              	.LBB3520:
 8122              	.LBB3512:
 8123              	.LBB3499:
 8124              	.LBB3439:
 8125              	.LBB3432:
 8126              	.LBB3431:
 812:Core/Src/lz4.c **** }
 8127              		.loc 1 812 7 view .LVU2676
 812:Core/Src/lz4.c **** }
 8128              		.loc 1 812 57 view .LVU2677
 812:Core/Src/lz4.c **** }
 8129              		.loc 1 812 66 is_stmt 0 view .LVU2678
 8130 0d22 9B00     		lsls	r3, r3, #2
 8131              	.LVL876:
 812:Core/Src/lz4.c **** }
 8132              		.loc 1 812 70 view .LVU2679
 8133 0d24 5A46     		mov	r2, fp
 8134 0d26 D550     		str	r5, [r2, r3]
 812:Core/Src/lz4.c **** }
 8135              		.loc 1 812 75 is_stmt 1 view .LVU2680
 8136              	.LVL877:
 8137              	.L330:
 812:Core/Src/lz4.c **** }
 8138              		.loc 1 812 75 is_stmt 0 view .LVU2681
 8139              	.LBE3431:
 8140              	.LBE3432:
 8141              	.LBE3439:
1215:Core/Src/lz4.c **** 
 8142              		.loc 1 1215 9 is_stmt 1 view .LVU2682
1215:Core/Src/lz4.c **** 
 8143              		.loc 1 1215 12 is_stmt 0 view .LVU2683
 8144 0d28 012F     		cmp	r7, #1
 8145 0d2a 00D1     		bne	.LCB9917
 8146 0d2c AEE0     		b	.L579	@long jump
 8147              	.LCB9917:
 8148              	.LBB3440:
1225:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
 8149              		.loc 1 1225 13 is_stmt 1 view .LVU2684
 8150              	.LVL878:
 8151              	.LBB3441:
 8152              	.LBI3441:
 778:Core/Src/lz4.c **** {
 8153              		.loc 1 778 22 view .LVU2685
 8154              	.LBB3442:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 231


 8155              		.loc 1 780 5 view .LVU2686
 781:Core/Src/lz4.c **** }
 8156              		.loc 1 781 5 view .LVU2687
 781:Core/Src/lz4.c **** }
 8157              		.loc 1 781 12 is_stmt 0 view .LVU2688
 8158 0d2e 2000     		movs	r0, r4
 8159 0d30 FFF7FEFF 		bl	LZ4_read32
 8160              	.LVL879:
 8161              	.LBB3443:
 8162              	.LBI3443:
 758:Core/Src/lz4.c **** {
 8163              		.loc 1 758 22 is_stmt 1 view .LVU2689
 8164              	.LBB3444:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 8165              		.loc 1 760 5 view .LVU2690
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 8166              		.loc 1 760 8 is_stmt 0 view .LVU2691
 8167 0d34 032F     		cmp	r7, #3
 8168 0d36 00D1     		bne	.LCB9936
 8169 0d38 E6E0     		b	.L580	@long jump
 8170              	.LCB9936:
 763:Core/Src/lz4.c **** }
 8171              		.loc 1 763 9 is_stmt 1 view .LVU2692
 763:Core/Src/lz4.c **** }
 8172              		.loc 1 763 27 is_stmt 0 view .LVU2693
 8173 0d3a 8200     		lsls	r2, r0, #2
 8174 0d3c 1218     		adds	r2, r2, r0
 8175 0d3e 5201     		lsls	r2, r2, #5
 8176 0d40 121A     		subs	r2, r2, r0
 8177 0d42 5301     		lsls	r3, r2, #5
 8178 0d44 D218     		adds	r2, r2, r3
 8179 0d46 9200     		lsls	r2, r2, #2
 8180 0d48 121A     		subs	r2, r2, r0
 8181 0d4a 5301     		lsls	r3, r2, #5
 8182 0d4c 9B1A     		subs	r3, r3, r2
 8183 0d4e 1A02     		lsls	r2, r3, #8
 8184 0d50 D31A     		subs	r3, r2, r3
 8185 0d52 1B01     		lsls	r3, r3, #4
 8186 0d54 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 8187              		.loc 1 763 42 view .LVU2694
 8188 0d56 1B0D     		lsrs	r3, r3, #20
 8189              	.L339:
 8190              	.LVL880:
 763:Core/Src/lz4.c **** }
 8191              		.loc 1 763 42 view .LVU2695
 8192              	.LBE3444:
 8193              	.LBE3443:
 8194              	.LBE3442:
 8195              	.LBE3441:
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 8196              		.loc 1 1226 13 is_stmt 1 view .LVU2696
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 8197              		.loc 1 1226 41 is_stmt 0 view .LVU2697
 8198 0d58 039A     		ldr	r2, [sp, #12]
 8199 0d5a A01A     		subs	r0, r4, r2
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 232


 8200              		.loc 1 1226 23 view .LVU2698
 8201 0d5c 0200     		movs	r2, r0
 8202              	.LVL881:
1227:Core/Src/lz4.c ****             assert(matchIndex < current);
 8203              		.loc 1 1227 13 is_stmt 1 view .LVU2699
 8204              	.LBB3448:
 8205              	.LBI3448:
 827:Core/Src/lz4.c **** {
 8206              		.loc 1 827 22 view .LVU2700
 8207              	.LBB3449:
 8208              	.LBB3450:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 8209              		.loc 1 829 5 view .LVU2701
 8210              	.LBE3450:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 8211              		.loc 1 829 44 view .LVU2702
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 8212              		.loc 1 830 5 view .LVU2703
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 8213              		.loc 1 830 8 is_stmt 0 view .LVU2704
 8214 0d5e 022F     		cmp	r7, #2
 8215 0d60 00D1     		bne	.LCB9989
 8216 0d62 E1E0     		b	.L581	@long jump
 8217              	.LCB9989:
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 8218              		.loc 1 835 5 is_stmt 1 view .LVU2705
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 8219              		.loc 1 835 8 is_stmt 0 view .LVU2706
 8220 0d64 032F     		cmp	r7, #3
 8221 0d66 00D1     		bne	.LCB9992
 8222 0d68 E2E0     		b	.L582	@long jump
 8223              	.LCB9992:
 840:Core/Src/lz4.c **** }
 8224              		.loc 1 840 23 view .LVU2707
 8225 0d6a 0021     		movs	r1, #0
 8226              	.L341:
 8227              	.LVL882:
 840:Core/Src/lz4.c **** }
 8228              		.loc 1 840 23 view .LVU2708
 8229              	.LBE3449:
 8230              	.LBE3448:
1228:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
 8231              		.loc 1 1228 13 is_stmt 1 view .LVU2709
1229:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 8232              		.loc 1 1229 13 view .LVU2710
1241:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 8233              		.loc 1 1241 20 view .LVU2711
1251:Core/Src/lz4.c ****             }
 8234              		.loc 1 1251 17 view .LVU2712
1251:Core/Src/lz4.c ****             }
 8235              		.loc 1 1251 23 is_stmt 0 view .LVU2713
 8236 0d6c 039D     		ldr	r5, [sp, #12]
 8237 0d6e AA46     		mov	r10, r5
 8238 0d70 8A44     		add	r10, r10, r1
 8239              	.LVL883:
1253:Core/Src/lz4.c ****             assert(matchIndex < current);
 8240              		.loc 1 1253 13 is_stmt 1 view .LVU2714
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 233


 8241              	.LBB3454:
 8242              	.LBI3454:
 796:Core/Src/lz4.c **** {
 8243              		.loc 1 796 23 view .LVU2715
 8244              	.LBB3455:
 798:Core/Src/lz4.c ****     {
 8245              		.loc 1 798 5 view .LVU2716
 8246 0d72 022F     		cmp	r7, #2
 8247 0d74 00D1     		bne	.LCB10024
 8248 0d76 E3E0     		b	.L342	@long jump
 8249              	.LCB10024:
 8250 0d78 032F     		cmp	r7, #3
 8251 0d7a 00D1     		bne	.LCB10026
 8252 0d7c E4E0     		b	.L343	@long jump
 8253              	.LCB10026:
 8254              	.LVL884:
 8255              	.L344:
 798:Core/Src/lz4.c ****     {
 8256              		.loc 1 798 5 is_stmt 0 view .LVU2717
 8257              	.LBE3455:
 8258              	.LBE3454:
1254:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
 8259              		.loc 1 1254 13 is_stmt 1 view .LVU2718
1255:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
 8260              		.loc 1 1255 13 view .LVU2719
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 8261              		.loc 1 1256 15 is_stmt 0 view .LVU2720
 8262 0d7e 032F     		cmp	r7, #3
 8263 0d80 05D0     		beq	.L345
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 8264              		.loc 1 1256 108 view .LVU2721
 8265 0d82 6D4B     		ldr	r3, .L637
 8266 0d84 9C46     		mov	ip, r3
 8267 0d86 6144     		add	r1, r1, ip
 8268              	.LVL885:
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 8269              		.loc 1 1256 15 view .LVU2722
 8270 0d88 8A42     		cmp	r2, r1
 8271 0d8a 00D9     		bls	.LCB10048
 8272 0d8c E0E0     		b	.L336	@long jump
 8273              	.LCB10048:
 8274              	.LVL886:
 8275              	.L345:
1257:Core/Src/lz4.c ****                 token=op++;
 8276              		.loc 1 1257 19 view .LVU2723
 8277 0d8e 5046     		mov	r0, r10
 8278              	.LVL887:
1257:Core/Src/lz4.c ****                 token=op++;
 8279              		.loc 1 1257 19 view .LVU2724
 8280 0d90 FFF7FEFF 		bl	LZ4_read32
 8281              	.LVL888:
1257:Core/Src/lz4.c ****                 token=op++;
 8282              		.loc 1 1257 19 view .LVU2725
 8283 0d94 0500     		movs	r5, r0
1257:Core/Src/lz4.c ****                 token=op++;
 8284              		.loc 1 1257 40 view .LVU2726
 8285 0d96 2000     		movs	r0, r4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 234


 8286 0d98 FFF7FEFF 		bl	LZ4_read32
 8287              	.LVL889:
1257:Core/Src/lz4.c ****                 token=op++;
 8288              		.loc 1 1257 15 view .LVU2727
 8289 0d9c 8542     		cmp	r5, r0
 8290 0d9e 00D0     		beq	.LCB10060
 8291 0da0 D6E0     		b	.L336	@long jump
 8292              	.LCB10060:
1258:Core/Src/lz4.c ****                 *token=0;
 8293              		.loc 1 1258 17 is_stmt 1 view .LVU2728
1258:Core/Src/lz4.c ****                 *token=0;
 8294              		.loc 1 1258 25 is_stmt 0 view .LVU2729
 8295 0da2 059A     		ldr	r2, [sp, #20]
 8296 0da4 561C     		adds	r6, r2, #1
 8297              	.LVL890:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 8298              		.loc 1 1259 17 is_stmt 1 view .LVU2730
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 8299              		.loc 1 1259 23 is_stmt 0 view .LVU2731
 8300 0da6 0023     		movs	r3, #0
 8301 0da8 1370     		strb	r3, [r2]
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 8302              		.loc 1 1260 17 is_stmt 1 view .LVU2732
1261:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
 8303              		.loc 1 1261 17 view .LVU2733
1262:Core/Src/lz4.c ****                 goto _next_match;
 8304              		.loc 1 1262 97 view .LVU2734
1263:Core/Src/lz4.c ****             }
 8305              		.loc 1 1263 17 view .LVU2735
 8306              	.LVL891:
 8307              	.L314:
1263:Core/Src/lz4.c ****             }
 8308              		.loc 1 1263 17 is_stmt 0 view .LVU2736
 8309              	.LBE3440:
 8310              	.LBB3462:
1104:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
 8311              		.loc 1 1104 13 is_stmt 1 view .LVU2737
1105:Core/Src/lz4.c ****         }
 8312              		.loc 1 1105 101 view .LVU2738
 8313              	.LBE3462:
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 8314              		.loc 1 1117 9 view .LVU2739
1125:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
 8315              		.loc 1 1125 9 view .LVU2740
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 8316              		.loc 1 1130 13 view .LVU2741
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 8317              		.loc 1 1130 90 view .LVU2742
1131:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)(ip - match)); op+=2;
 8318              		.loc 1 1131 13 view .LVU2743
1132:Core/Src/lz4.c ****         }
 8319              		.loc 1 1132 13 view .LVU2744
1132:Core/Src/lz4.c ****         }
 8320              		.loc 1 1132 40 is_stmt 0 view .LVU2745
 8321 0daa 5346     		mov	r3, r10
 8322 0dac E11A     		subs	r1, r4, r3
1132:Core/Src/lz4.c ****         }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 235


 8323              		.loc 1 1132 13 view .LVU2746
 8324 0dae 89B2     		uxth	r1, r1
 8325 0db0 3000     		movs	r0, r6
 8326 0db2 FFF7FEFF 		bl	LZ4_writeLE16
 8327              	.LVL892:
1132:Core/Src/lz4.c ****         }
 8328              		.loc 1 1132 51 is_stmt 1 view .LVU2747
1132:Core/Src/lz4.c ****         }
 8329              		.loc 1 1132 53 is_stmt 0 view .LVU2748
 8330 0db6 0236     		adds	r6, r6, #2
 8331              	.LVL893:
 8332              	.LBB3463:
1136:Core/Src/lz4.c **** 
 8333              		.loc 1 1136 13 is_stmt 1 view .LVU2749
1138:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
 8334              		.loc 1 1138 13 view .LVU2750
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 8335              		.loc 1 1152 17 view .LVU2751
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 8336              		.loc 1 1152 29 is_stmt 0 view .LVU2752
 8337 0db8 251D     		adds	r5, r4, #4
 8338 0dba 0423     		movs	r3, #4
 8339 0dbc 5344     		add	r3, r3, r10
 8340 0dbe 9946     		mov	r9, r3
 8341              	.LVL894:
 8342              	.LBB3421:
 8343              	.LBI3413:
 661:Core/Src/lz4.c **** {
 8344              		.loc 1 661 10 is_stmt 1 view .LVU2753
 8345              	.LBB3420:
 663:Core/Src/lz4.c **** 
 8346              		.loc 1 663 5 view .LVU2754
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 8347              		.loc 1 665 5 view .LVU2755
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 8348              		.loc 1 665 9 is_stmt 0 view .LVU2756
 8349 0dc0 089B     		ldr	r3, [sp, #32]
 8350              	.LVL895:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 8351              		.loc 1 665 9 view .LVU2757
 8352 0dc2 083B     		subs	r3, r3, #8
 8353 0dc4 0493     		str	r3, [sp, #16]
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 8354              		.loc 1 665 8 view .LVU2758
 8355 0dc6 9D42     		cmp	r5, r3
 8356 0dc8 00D3     		bcc	.LCB10141
 8357 0dca 4FE7     		b	.L515	@long jump
 8358              	.LCB10141:
 8359              	.LBB3418:
 666:Core/Src/lz4.c ****         if (!diff) {
 8360              		.loc 1 666 9 is_stmt 1 view .LVU2759
 666:Core/Src/lz4.c ****         if (!diff) {
 8361              		.loc 1 666 28 is_stmt 0 view .LVU2760
 8362 0dcc 4846     		mov	r0, r9
 8363 0dce FFF7FEFF 		bl	LZ4_read_ARCH
 8364              	.LVL896:
 8365 0dd2 8046     		mov	r8, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 236


 666:Core/Src/lz4.c ****         if (!diff) {
 8366              		.loc 1 666 52 view .LVU2761
 8367 0dd4 2800     		movs	r0, r5
 8368 0dd6 FFF7FEFF 		bl	LZ4_read_ARCH
 8369              	.LVL897:
 8370 0dda 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 8371              		.loc 1 666 21 view .LVU2762
 8372 0ddc 4046     		mov	r0, r8
 8373 0dde 5840     		eors	r0, r3
 8374              	.LVL898:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 8375              		.loc 1 667 9 is_stmt 1 view .LVU2763
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 8376              		.loc 1 667 12 is_stmt 0 view .LVU2764
 8377 0de0 9845     		cmp	r8, r3
 8378 0de2 00D0     		beq	.LCB10157
 8379 0de4 39E7     		b	.L316	@long jump
 8380              	.LCB10157:
 668:Core/Src/lz4.c ****         } else {
 8381              		.loc 1 668 13 is_stmt 1 view .LVU2765
 668:Core/Src/lz4.c ****         } else {
 8382              		.loc 1 668 16 is_stmt 0 view .LVU2766
 8383 0de6 0823     		movs	r3, #8
 8384 0de8 9846     		mov	r8, r3
 8385 0dea A044     		add	r8, r8, r4
 8386              	.LVL899:
 668:Core/Src/lz4.c ****         } else {
 8387              		.loc 1 668 28 is_stmt 1 view .LVU2767
 668:Core/Src/lz4.c ****         } else {
 8388              		.loc 1 668 34 is_stmt 0 view .LVU2768
 8389 0dec 5344     		add	r3, r3, r10
 8390 0dee 9946     		mov	r9, r3
 8391              	.LVL900:
 668:Core/Src/lz4.c ****         } else {
 8392              		.loc 1 668 34 view .LVU2769
 8393 0df0 A246     		mov	r10, r4
 8394              	.LVL901:
 8395              	.L319:
 668:Core/Src/lz4.c ****         } else {
 8396              		.loc 1 668 34 view .LVU2770
 8397              	.LBE3418:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 8398              		.loc 1 673 11 is_stmt 1 view .LVU2771
 8399 0df2 049B     		ldr	r3, [sp, #16]
 8400 0df4 9845     		cmp	r8, r3
 8401 0df6 00D3     		bcc	.LCB10185
 8402 0df8 3BE7     		b	.L583	@long jump
 8403              	.LCB10185:
 8404              	.LBB3419:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 8405              		.loc 1 674 9 view .LVU2772
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 8406              		.loc 1 674 28 is_stmt 0 view .LVU2773
 8407 0dfa 4846     		mov	r0, r9
 8408 0dfc FFF7FEFF 		bl	LZ4_read_ARCH
 8409              	.LVL902:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 237


 8410 0e00 0400     		movs	r4, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 8411              		.loc 1 674 52 view .LVU2774
 8412 0e02 4046     		mov	r0, r8
 8413 0e04 FFF7FEFF 		bl	LZ4_read_ARCH
 8414              	.LVL903:
 8415 0e08 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 8416              		.loc 1 674 21 view .LVU2775
 8417 0e0a 2000     		movs	r0, r4
 8418 0e0c 5840     		eors	r0, r3
 8419              	.LVL904:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 8420              		.loc 1 675 9 is_stmt 1 view .LVU2776
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 8421              		.loc 1 675 12 is_stmt 0 view .LVU2777
 8422 0e0e 9C42     		cmp	r4, r3
 8423 0e10 00D1     		bne	.LCB10201
 8424 0e12 26E7     		b	.L584	@long jump
 8425              	.LCB10201:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 8426              		.loc 1 676 16 view .LVU2778
 8427 0e14 5446     		mov	r4, r10
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 8428              		.loc 1 676 9 is_stmt 1 view .LVU2779
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 8429              		.loc 1 676 16 is_stmt 0 view .LVU2780
 8430 0e16 FFF7FEFF 		bl	LZ4_NbCommonBytes
 8431              	.LVL905:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 8432              		.loc 1 676 13 view .LVU2781
 8433 0e1a 4044     		add	r0, r0, r8
 8434              	.LVL906:
 677:Core/Src/lz4.c ****     }
 8435              		.loc 1 677 9 is_stmt 1 view .LVU2782
 677:Core/Src/lz4.c ****     }
 8436              		.loc 1 677 31 is_stmt 0 view .LVU2783
 8437 0e1c 451B     		subs	r5, r0, r5
 8438              	.LVL907:
 8439              	.L317:
 677:Core/Src/lz4.c ****     }
 8440              		.loc 1 677 31 view .LVU2784
 8441              	.LBE3419:
 8442              	.LBE3420:
 8443              	.LBE3421:
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 8444              		.loc 1 1153 17 is_stmt 1 view .LVU2785
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 8445              		.loc 1 1153 20 is_stmt 0 view .LVU2786
 8446 0e1e 2B1D     		adds	r3, r5, #4
 8447 0e20 E418     		adds	r4, r4, r3
 8448              	.LVL908:
1154:Core/Src/lz4.c ****             }
 8449              		.loc 1 1154 17 is_stmt 1 view .LVU2787
1154:Core/Src/lz4.c ****             }
 8450              		.loc 1 1154 84 view .LVU2788
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 238


 8451              		.loc 1 1157 13 view .LVU2789
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 8452              		.loc 1 1183 13 view .LVU2790
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 8453              		.loc 1 1183 16 is_stmt 0 view .LVU2791
 8454 0e22 0E2D     		cmp	r5, #14
 8455 0e24 00D9     		bls	.LCB10239
 8456 0e26 47E7     		b	.L585	@long jump
 8457              	.LCB10239:
1195:Core/Src/lz4.c ****         }
 8458              		.loc 1 1195 17 is_stmt 1 view .LVU2792
1195:Core/Src/lz4.c ****         }
 8459              		.loc 1 1195 27 is_stmt 0 view .LVU2793
 8460 0e28 EDB2     		uxtb	r5, r5
 8461              	.LVL909:
1195:Core/Src/lz4.c ****         }
 8462              		.loc 1 1195 24 view .LVU2794
 8463 0e2a 059B     		ldr	r3, [sp, #20]
 8464              	.LVL910:
1195:Core/Src/lz4.c ****         }
 8465              		.loc 1 1195 24 view .LVU2795
 8466 0e2c 1878     		ldrb	r0, [r3]
 8467 0e2e 2D18     		adds	r5, r5, r0
 8468 0e30 1D70     		strb	r5, [r3]
 8469 0e32 0596     		str	r6, [sp, #20]
 8470              	.LVL911:
 8471              	.L326:
1195:Core/Src/lz4.c ****         }
 8472              		.loc 1 1195 24 view .LVU2796
 8473              	.LBE3463:
1198:Core/Src/lz4.c **** 
 8474              		.loc 1 1198 9 is_stmt 1 view .LVU2797
1200:Core/Src/lz4.c **** 
 8475              		.loc 1 1200 9 view .LVU2798
1203:Core/Src/lz4.c **** 
 8476              		.loc 1 1203 9 view .LVU2799
1203:Core/Src/lz4.c **** 
 8477              		.loc 1 1203 12 is_stmt 0 view .LVU2800
 8478 0e34 069B     		ldr	r3, [sp, #24]
 8479 0e36 A342     		cmp	r3, r4
 8480 0e38 00D8     		bhi	.LCB10262
 8481 0e3a C3E0     		b	.L516	@long jump
 8482              	.LCB10262:
 8483              	.LBB3464:
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 8484              		.loc 1 1206 13 is_stmt 1 view .LVU2801
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 8485              		.loc 1 1206 46 is_stmt 0 view .LVU2802
 8486 0e3c A51E     		subs	r5, r4, #2
 8487              	.LVL912:
 8488              	.LBB3433:
 8489              	.LBI3423:
 778:Core/Src/lz4.c **** {
 8490              		.loc 1 778 22 is_stmt 1 view .LVU2803
 8491              	.LBB3429:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 8492              		.loc 1 780 5 view .LVU2804
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 239


 781:Core/Src/lz4.c **** }
 8493              		.loc 1 781 5 view .LVU2805
 781:Core/Src/lz4.c **** }
 8494              		.loc 1 781 12 is_stmt 0 view .LVU2806
 8495 0e3e 2800     		movs	r0, r5
 8496 0e40 FFF7FEFF 		bl	LZ4_read32
 8497              	.LVL913:
 8498              	.LBB3428:
 8499              	.LBI3425:
 758:Core/Src/lz4.c **** {
 8500              		.loc 1 758 22 is_stmt 1 view .LVU2807
 8501              	.LBB3427:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 8502              		.loc 1 760 5 view .LVU2808
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 8503              		.loc 1 760 8 is_stmt 0 view .LVU2809
 8504 0e44 032F     		cmp	r7, #3
 8505 0e46 00D1     		bne	.LCB10282
 8506 0e48 5BE7     		b	.L586	@long jump
 8507              	.LCB10282:
 763:Core/Src/lz4.c **** }
 8508              		.loc 1 763 9 is_stmt 1 view .LVU2810
 763:Core/Src/lz4.c **** }
 8509              		.loc 1 763 27 is_stmt 0 view .LVU2811
 8510 0e4a 8200     		lsls	r2, r0, #2
 8511 0e4c 1218     		adds	r2, r2, r0
 8512 0e4e 5201     		lsls	r2, r2, #5
 8513 0e50 121A     		subs	r2, r2, r0
 8514 0e52 5301     		lsls	r3, r2, #5
 8515 0e54 D218     		adds	r2, r2, r3
 8516 0e56 9200     		lsls	r2, r2, #2
 8517 0e58 121A     		subs	r2, r2, r0
 8518 0e5a 5301     		lsls	r3, r2, #5
 8519 0e5c 9B1A     		subs	r3, r3, r2
 8520 0e5e 1A02     		lsls	r2, r3, #8
 8521 0e60 D31A     		subs	r3, r2, r3
 8522 0e62 1B01     		lsls	r3, r3, #4
 8523 0e64 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 8524              		.loc 1 763 42 view .LVU2812
 8525 0e66 1B0D     		lsrs	r3, r3, #20
 8526              	.L328:
 8527              	.LVL914:
 763:Core/Src/lz4.c **** }
 8528              		.loc 1 763 42 view .LVU2813
 8529              	.LBE3427:
 8530              	.LBE3428:
 8531              	.LBE3429:
 8532              	.LBE3433:
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 8533              		.loc 1 1207 13 is_stmt 1 view .LVU2814
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 8534              		.loc 1 1207 16 is_stmt 0 view .LVU2815
 8535 0e68 012F     		cmp	r7, #1
 8536 0e6a 00D1     		bne	.LCB10313
 8537 0e6c 59E7     		b	.L587	@long jump
 8538              	.LCB10313:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 240


 8539              	.LBB3434:
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 8540              		.loc 1 1210 17 is_stmt 1 view .LVU2816
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 8541              		.loc 1 1210 46 is_stmt 0 view .LVU2817
 8542 0e6e 039A     		ldr	r2, [sp, #12]
 8543 0e70 AD1A     		subs	r5, r5, r2
 8544              	.LVL915:
1211:Core/Src/lz4.c ****         }   }
 8545              		.loc 1 1211 17 is_stmt 1 view .LVU2818
 8546              	.LBB3435:
 8547              	.LBI3435:
 796:Core/Src/lz4.c **** {
 8548              		.loc 1 796 23 view .LVU2819
 8549              	.LBB3436:
 798:Core/Src/lz4.c ****     {
 8550              		.loc 1 798 5 view .LVU2820
 8551 0e72 022F     		cmp	r7, #2
 8552 0e74 06D0     		beq	.L331
 8553 0e76 032F     		cmp	r7, #3
 8554 0e78 00D0     		beq	.LCB10331
 8555 0e7a 55E7     		b	.L330	@long jump
 8556              	.LCB10331:
 8557              	.LBB3437:
 804:Core/Src/lz4.c ****     }
 8558              		.loc 1 804 19 view .LVU2821
 8559              	.LVL916:
 804:Core/Src/lz4.c ****     }
 8560              		.loc 1 804 54 view .LVU2822
 804:Core/Src/lz4.c ****     }
 8561              		.loc 1 804 75 view .LVU2823
 804:Core/Src/lz4.c ****     }
 8562              		.loc 1 804 84 is_stmt 0 view .LVU2824
 8563 0e7c 5B00     		lsls	r3, r3, #1
 8564              	.LVL917:
 804:Core/Src/lz4.c ****     }
 8565              		.loc 1 804 88 view .LVU2825
 8566 0e7e 5A46     		mov	r2, fp
 8567 0e80 D552     		strh	r5, [r2, r3]
 804:Core/Src/lz4.c ****     }
 8568              		.loc 1 804 100 is_stmt 1 view .LVU2826
 8569 0e82 51E7     		b	.L330
 8570              	.LVL918:
 8571              	.L331:
 804:Core/Src/lz4.c ****     }
 8572              		.loc 1 804 100 is_stmt 0 view .LVU2827
 8573              	.LBE3437:
 8574              	.LBB3438:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 8575              		.loc 1 803 19 is_stmt 1 view .LVU2828
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 8576              		.loc 1 803 54 view .LVU2829
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 8577              		.loc 1 803 63 is_stmt 0 view .LVU2830
 8578 0e84 9B00     		lsls	r3, r3, #2
 8579              	.LVL919:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 241


 8580              		.loc 1 803 67 view .LVU2831
 8581 0e86 5A46     		mov	r2, fp
 8582 0e88 D550     		str	r5, [r2, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 8583              		.loc 1 803 74 is_stmt 1 view .LVU2832
 8584 0e8a 4DE7     		b	.L330
 8585              	.LVL920:
 8586              	.L579:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 8587              		.loc 1 803 74 is_stmt 0 view .LVU2833
 8588              	.LBE3438:
 8589              	.LBE3436:
 8590              	.LBE3435:
 8591              	.LBE3434:
 8592              	.LBE3464:
1217:Core/Src/lz4.c ****             LZ4_putPosition(ip, cctx->hashTable, tableType);
 8593              		.loc 1 1217 13 is_stmt 1 view .LVU2834
 8594              	.LBB3465:
 8595              	.LBI3465:
 850:Core/Src/lz4.c ****                 const void* tableBase, tableType_t tableType)
 8596              		.loc 1 850 1 view .LVU2835
 8597              	.LBB3466:
 853:Core/Src/lz4.c ****     return LZ4_getPositionOnHash(h, tableBase, tableType);
 8598              		.loc 1 853 5 view .LVU2836
 8599              	.LBB3467:
 8600              	.LBI3467:
 778:Core/Src/lz4.c **** {
 8601              		.loc 1 778 22 view .LVU2837
 8602              	.LBB3468:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 8603              		.loc 1 780 5 view .LVU2838
 781:Core/Src/lz4.c **** }
 8604              		.loc 1 781 5 view .LVU2839
 781:Core/Src/lz4.c **** }
 8605              		.loc 1 781 12 is_stmt 0 view .LVU2840
 8606 0e8c 2000     		movs	r0, r4
 8607 0e8e FFF7FEFF 		bl	LZ4_read32
 8608              	.LVL921:
 8609              	.LBB3469:
 8610              	.LBI3469:
 758:Core/Src/lz4.c **** {
 8611              		.loc 1 758 22 is_stmt 1 view .LVU2841
 8612              	.LBB3470:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 8613              		.loc 1 760 5 view .LVU2842
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 8614              		.loc 1 760 8 is_stmt 0 view .LVU2843
 8615 0e92 032F     		cmp	r7, #3
 8616 0e94 28D0     		beq	.L588
 763:Core/Src/lz4.c **** }
 8617              		.loc 1 763 9 is_stmt 1 view .LVU2844
 763:Core/Src/lz4.c **** }
 8618              		.loc 1 763 27 is_stmt 0 view .LVU2845
 8619 0e96 8300     		lsls	r3, r0, #2
 8620 0e98 1B18     		adds	r3, r3, r0
 8621 0e9a 5B01     		lsls	r3, r3, #5
 8622 0e9c 1B1A     		subs	r3, r3, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 242


 8623 0e9e 5A01     		lsls	r2, r3, #5
 8624 0ea0 9B18     		adds	r3, r3, r2
 8625 0ea2 9B00     		lsls	r3, r3, #2
 8626 0ea4 1B1A     		subs	r3, r3, r0
 8627 0ea6 5D01     		lsls	r5, r3, #5
 8628 0ea8 ED1A     		subs	r5, r5, r3
 8629 0eaa 2B02     		lsls	r3, r5, #8
 8630 0eac 5D1B     		subs	r5, r3, r5
 8631 0eae 2D01     		lsls	r5, r5, #4
 8632 0eb0 2D18     		adds	r5, r5, r0
 763:Core/Src/lz4.c **** }
 8633              		.loc 1 763 42 view .LVU2846
 8634 0eb2 2D0D     		lsrs	r5, r5, #20
 8635              	.L335:
 8636              	.LVL922:
 763:Core/Src/lz4.c **** }
 8637              		.loc 1 763 42 view .LVU2847
 8638              	.LBE3470:
 8639              	.LBE3469:
 8640              	.LBE3468:
 8641              	.LBE3467:
 854:Core/Src/lz4.c **** }
 8642              		.loc 1 854 5 is_stmt 1 view .LVU2848
 854:Core/Src/lz4.c **** }
 8643              		.loc 1 854 12 is_stmt 0 view .LVU2849
 8644 0eb4 3A00     		movs	r2, r7
 8645 0eb6 5946     		mov	r1, fp
 8646 0eb8 2800     		movs	r0, r5
 8647 0eba FFF7FEFF 		bl	LZ4_getPositionOnHash
 8648              	.LVL923:
 8649 0ebe 8246     		mov	r10, r0
 8650              	.LVL924:
 854:Core/Src/lz4.c **** }
 8651              		.loc 1 854 12 view .LVU2850
 8652              	.LBE3466:
 8653              	.LBE3465:
1218:Core/Src/lz4.c ****             if ( (match+LZ4_DISTANCE_MAX >= ip)
 8654              		.loc 1 1218 13 is_stmt 1 view .LVU2851
 8655              	.LBB3476:
 8656              	.LBI3476:
 815:Core/Src/lz4.c **** {
 8657              		.loc 1 815 23 view .LVU2852
 8658              	.LBB3477:
 817:Core/Src/lz4.c ****     LZ4_putPositionOnHash(p, h, tableBase, tableType);
 8659              		.loc 1 817 5 view .LVU2853
 817:Core/Src/lz4.c ****     LZ4_putPositionOnHash(p, h, tableBase, tableType);
 8660              		.loc 1 817 5 is_stmt 0 view .LVU2854
 8661              	.LBE3477:
 8662              	.LBE3476:
 8663              	.LBE3499:
 8664              	.LBE3512:
 8665              	.LBE3520:
 8666              	.LBE3529:
 8667              	.LBE3539:
 8668              	.LBE3546:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 8669              		.loc 1 780 5 is_stmt 1 view .LVU2855
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 243


 781:Core/Src/lz4.c **** }
 8670              		.loc 1 781 5 view .LVU2856
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 8671              		.loc 1 760 5 view .LVU2857
 8672              	.LBB3547:
 8673              	.LBB3540:
 8674              	.LBB3530:
 8675              	.LBB3521:
 8676              	.LBB3513:
 8677              	.LBB3500:
 8678              	.LBB3483:
 8679              	.LBB3481:
 818:Core/Src/lz4.c **** }
 8680              		.loc 1 818 5 view .LVU2858
 8681              	.LBB3478:
 8682              	.LBI3478:
 808:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 8683              		.loc 1 808 23 view .LVU2859
 8684              	.LBE3478:
 8685              	.LBE3481:
 8686              	.LBE3483:
 8687              	.LBE3500:
 8688              	.LBE3513:
 8689              	.LBE3521:
 8690              	.LBE3530:
 8691              	.LBE3540:
 8692              	.LBE3547:
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 8693              		.loc 1 811 5 view .LVU2860
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 8694              		.loc 1 811 33 view .LVU2861
 8695              	.LBB3548:
 8696              	.LBB3541:
 8697              	.LBB3531:
 8698              	.LBB3522:
 8699              	.LBB3514:
 8700              	.LBB3501:
 8701              	.LBB3484:
 8702              	.LBB3482:
 8703              	.LBB3480:
 8704              	.LBB3479:
 812:Core/Src/lz4.c **** }
 8705              		.loc 1 812 7 view .LVU2862
 812:Core/Src/lz4.c **** }
 8706              		.loc 1 812 57 view .LVU2863
 812:Core/Src/lz4.c **** }
 8707              		.loc 1 812 66 is_stmt 0 view .LVU2864
 8708 0ec0 AD00     		lsls	r5, r5, #2
 8709              	.LVL925:
 812:Core/Src/lz4.c **** }
 8710              		.loc 1 812 70 view .LVU2865
 8711 0ec2 5B46     		mov	r3, fp
 8712 0ec4 5C51     		str	r4, [r3, r5]
 812:Core/Src/lz4.c **** }
 8713              		.loc 1 812 75 is_stmt 1 view .LVU2866
 8714              	.LVL926:
 812:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 244


 8715              		.loc 1 812 75 is_stmt 0 view .LVU2867
 8716              	.LBE3479:
 8717              	.LBE3480:
 8718              	.LBE3482:
 8719              	.LBE3484:
1219:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) )
 8720              		.loc 1 1219 13 is_stmt 1 view .LVU2868
1219:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) )
 8721              		.loc 1 1219 24 is_stmt 0 view .LVU2869
 8722 0ec6 1C4B     		ldr	r3, .L637
 8723 0ec8 5344     		add	r3, r3, r10
1219:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) )
 8724              		.loc 1 1219 16 view .LVU2870
 8725 0eca 9C42     		cmp	r4, r3
 8726 0ecc 40D8     		bhi	.L336
1220:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
 8727              		.loc 1 1220 19 view .LVU2871
 8728 0ece FFF7FEFF 		bl	LZ4_read32
 8729              	.LVL927:
1220:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
 8730              		.loc 1 1220 19 view .LVU2872
 8731 0ed2 0500     		movs	r5, r0
1220:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
 8732              		.loc 1 1220 40 view .LVU2873
 8733 0ed4 2000     		movs	r0, r4
 8734 0ed6 FFF7FEFF 		bl	LZ4_read32
 8735              	.LVL928:
1220:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
 8736              		.loc 1 1220 15 view .LVU2874
 8737 0eda 8542     		cmp	r5, r0
 8738 0edc 38D1     		bne	.L336
1221:Core/Src/lz4.c **** 
 8739              		.loc 1 1221 15 is_stmt 1 view .LVU2875
1221:Core/Src/lz4.c **** 
 8740              		.loc 1 1221 23 is_stmt 0 view .LVU2876
 8741 0ede 059A     		ldr	r2, [sp, #20]
 8742 0ee0 561C     		adds	r6, r2, #1
 8743              	.LVL929:
1221:Core/Src/lz4.c **** 
 8744              		.loc 1 1221 27 is_stmt 1 view .LVU2877
1221:Core/Src/lz4.c **** 
 8745              		.loc 1 1221 33 is_stmt 0 view .LVU2878
 8746 0ee2 0023     		movs	r3, #0
 8747 0ee4 1370     		strb	r3, [r2]
1221:Core/Src/lz4.c **** 
 8748              		.loc 1 1221 37 is_stmt 1 view .LVU2879
 8749 0ee6 60E7     		b	.L314
 8750              	.LVL930:
 8751              	.L588:
 8752              	.LBB3485:
 8753              	.LBB3475:
 8754              	.LBB3474:
 8755              	.LBB3473:
 8756              	.LBB3472:
 8757              	.LBB3471:
 761:Core/Src/lz4.c ****     else
 8758              		.loc 1 761 9 view .LVU2880
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 245


 761:Core/Src/lz4.c ****     else
 8759              		.loc 1 761 27 is_stmt 0 view .LVU2881
 8760 0ee8 8300     		lsls	r3, r0, #2
 8761 0eea 1B18     		adds	r3, r3, r0
 8762 0eec 5B01     		lsls	r3, r3, #5
 8763 0eee 1B1A     		subs	r3, r3, r0
 8764 0ef0 5A01     		lsls	r2, r3, #5
 8765 0ef2 9B18     		adds	r3, r3, r2
 8766 0ef4 9B00     		lsls	r3, r3, #2
 8767 0ef6 1B1A     		subs	r3, r3, r0
 8768 0ef8 5D01     		lsls	r5, r3, #5
 8769 0efa ED1A     		subs	r5, r5, r3
 8770 0efc 2B02     		lsls	r3, r5, #8
 8771 0efe 5D1B     		subs	r5, r3, r5
 8772 0f00 2D01     		lsls	r5, r5, #4
 8773 0f02 2D18     		adds	r5, r5, r0
 761:Core/Src/lz4.c ****     else
 8774              		.loc 1 761 42 view .LVU2882
 8775 0f04 ED0C     		lsrs	r5, r5, #19
 8776 0f06 D5E7     		b	.L335
 8777              	.LVL931:
 8778              	.L580:
 761:Core/Src/lz4.c ****     else
 8779              		.loc 1 761 42 view .LVU2883
 8780              	.LBE3471:
 8781              	.LBE3472:
 8782              	.LBE3473:
 8783              	.LBE3474:
 8784              	.LBE3475:
 8785              	.LBE3485:
 8786              	.LBB3486:
 8787              	.LBB3459:
 8788              	.LBB3447:
 8789              	.LBB3446:
 8790              	.LBB3445:
 761:Core/Src/lz4.c ****     else
 8791              		.loc 1 761 9 is_stmt 1 view .LVU2884
 761:Core/Src/lz4.c ****     else
 8792              		.loc 1 761 27 is_stmt 0 view .LVU2885
 8793 0f08 8300     		lsls	r3, r0, #2
 8794 0f0a 1B18     		adds	r3, r3, r0
 8795 0f0c 5B01     		lsls	r3, r3, #5
 8796 0f0e 1B1A     		subs	r3, r3, r0
 8797 0f10 5A01     		lsls	r2, r3, #5
 8798 0f12 9B18     		adds	r3, r3, r2
 8799 0f14 9B00     		lsls	r3, r3, #2
 8800 0f16 1B1A     		subs	r3, r3, r0
 8801 0f18 5A01     		lsls	r2, r3, #5
 8802 0f1a D31A     		subs	r3, r2, r3
 8803 0f1c 1A02     		lsls	r2, r3, #8
 8804 0f1e D31A     		subs	r3, r2, r3
 8805 0f20 1B01     		lsls	r3, r3, #4
 8806 0f22 1B18     		adds	r3, r3, r0
 761:Core/Src/lz4.c ****     else
 8807              		.loc 1 761 42 view .LVU2886
 8808 0f24 DB0C     		lsrs	r3, r3, #19
 8809 0f26 17E7     		b	.L339
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 246


 8810              	.LVL932:
 8811              	.L581:
 761:Core/Src/lz4.c ****     else
 8812              		.loc 1 761 42 view .LVU2887
 8813              	.LBE3445:
 8814              	.LBE3446:
 8815              	.LBE3447:
 8816              	.LBE3459:
 8817              	.LBB3460:
 8818              	.LBB3453:
 8819              	.LBB3451:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 8820              		.loc 1 831 9 is_stmt 1 view .LVU2888
 832:Core/Src/lz4.c ****         return hashTable[h];
 8821              		.loc 1 832 9 view .LVU2889
 833:Core/Src/lz4.c ****     }
 8822              		.loc 1 833 9 view .LVU2890
 833:Core/Src/lz4.c ****     }
 8823              		.loc 1 833 25 is_stmt 0 view .LVU2891
 8824 0f28 9900     		lsls	r1, r3, #2
 8825 0f2a 5D46     		mov	r5, fp
 8826 0f2c 6958     		ldr	r1, [r5, r1]
 8827 0f2e 1DE7     		b	.L341
 8828              	.LVL933:
 8829              	.L582:
 833:Core/Src/lz4.c ****     }
 8830              		.loc 1 833 25 view .LVU2892
 8831              	.LBE3451:
 8832              	.LBB3452:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 8833              		.loc 1 836 9 is_stmt 1 view .LVU2893
 837:Core/Src/lz4.c ****         return hashTable[h];
 8834              		.loc 1 837 9 view .LVU2894
 838:Core/Src/lz4.c ****     }
 8835              		.loc 1 838 9 view .LVU2895
 838:Core/Src/lz4.c ****     }
 8836              		.loc 1 838 25 is_stmt 0 view .LVU2896
 8837 0f30 5900     		lsls	r1, r3, #1
 8838 0f32 5D46     		mov	r5, fp
 8839 0f34 695A     		ldrh	r1, [r5, r1]
 8840 0f36 19E7     		b	.L341
 8841              	.L638:
 8842              		.align	2
 8843              	.L637:
 8844 0f38 FFFF0000 		.word	65535
 8845 0f3c 04FCFFFF 		.word	-1020
 8846              	.LVL934:
 8847              	.L342:
 838:Core/Src/lz4.c ****     }
 8848              		.loc 1 838 25 view .LVU2897
 8849              	.LBE3452:
 8850              	.LBE3453:
 8851              	.LBE3460:
 8852              	.LBB3461:
 8853              	.LBB3458:
 8854              	.LBB3456:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 247


 8855              		.loc 1 803 19 is_stmt 1 view .LVU2898
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 8856              		.loc 1 803 54 view .LVU2899
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 8857              		.loc 1 803 63 is_stmt 0 view .LVU2900
 8858 0f40 9B00     		lsls	r3, r3, #2
 8859              	.LVL935:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 8860              		.loc 1 803 67 view .LVU2901
 8861 0f42 5D46     		mov	r5, fp
 8862 0f44 E850     		str	r0, [r5, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 8863              		.loc 1 803 74 is_stmt 1 view .LVU2902
 8864 0f46 1AE7     		b	.L344
 8865              	.LVL936:
 8866              	.L343:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 8867              		.loc 1 803 74 is_stmt 0 view .LVU2903
 8868              	.LBE3456:
 8869              	.LBB3457:
 804:Core/Src/lz4.c ****     }
 8870              		.loc 1 804 19 is_stmt 1 view .LVU2904
 804:Core/Src/lz4.c ****     }
 8871              		.loc 1 804 54 view .LVU2905
 804:Core/Src/lz4.c ****     }
 8872              		.loc 1 804 75 view .LVU2906
 804:Core/Src/lz4.c ****     }
 8873              		.loc 1 804 84 is_stmt 0 view .LVU2907
 8874 0f48 5B00     		lsls	r3, r3, #1
 8875              	.LVL937:
 804:Core/Src/lz4.c ****     }
 8876              		.loc 1 804 88 view .LVU2908
 8877 0f4a 5D46     		mov	r5, fp
 8878 0f4c E852     		strh	r0, [r5, r3]
 804:Core/Src/lz4.c ****     }
 8879              		.loc 1 804 100 is_stmt 1 view .LVU2909
 8880 0f4e 16E7     		b	.L344
 8881              	.LVL938:
 8882              	.L336:
 804:Core/Src/lz4.c ****     }
 8883              		.loc 1 804 100 is_stmt 0 view .LVU2910
 8884              	.LBE3457:
 8885              	.LBE3458:
 8886              	.LBE3461:
 8887              	.LBE3486:
1268:Core/Src/lz4.c **** 
 8888              		.loc 1 1268 9 is_stmt 1 view .LVU2911
1268:Core/Src/lz4.c **** 
 8889              		.loc 1 1268 18 is_stmt 0 view .LVU2912
 8890 0f50 651C     		adds	r5, r4, #1
 8891              	.LVL939:
 8892              	.LBB3487:
 8893              	.LBI3487:
 778:Core/Src/lz4.c **** {
 8894              		.loc 1 778 22 is_stmt 1 view .LVU2913
 8895              	.LBB3488:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 248


 8896              		.loc 1 780 5 view .LVU2914
 781:Core/Src/lz4.c **** }
 8897              		.loc 1 781 5 view .LVU2915
 781:Core/Src/lz4.c **** }
 8898              		.loc 1 781 12 is_stmt 0 view .LVU2916
 8899 0f52 2800     		movs	r0, r5
 8900 0f54 FFF7FEFF 		bl	LZ4_read32
 8901              	.LVL940:
 8902              	.LBB3489:
 8903              	.LBI3489:
 758:Core/Src/lz4.c **** {
 8904              		.loc 1 758 22 is_stmt 1 view .LVU2917
 8905              	.LBB3490:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 8906              		.loc 1 760 5 view .LVU2918
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 8907              		.loc 1 760 8 is_stmt 0 view .LVU2919
 8908 0f58 032F     		cmp	r7, #3
 8909 0f5a 12D0     		beq	.L589
 763:Core/Src/lz4.c **** }
 8910              		.loc 1 763 9 is_stmt 1 view .LVU2920
 763:Core/Src/lz4.c **** }
 8911              		.loc 1 763 27 is_stmt 0 view .LVU2921
 8912 0f5c 8300     		lsls	r3, r0, #2
 8913 0f5e 1B18     		adds	r3, r3, r0
 8914 0f60 5B01     		lsls	r3, r3, #5
 8915 0f62 1B1A     		subs	r3, r3, r0
 8916 0f64 5A01     		lsls	r2, r3, #5
 8917 0f66 9B18     		adds	r3, r3, r2
 8918 0f68 9B00     		lsls	r3, r3, #2
 8919 0f6a 1B1A     		subs	r3, r3, r0
 8920 0f6c 5A01     		lsls	r2, r3, #5
 8921 0f6e D21A     		subs	r2, r2, r3
 8922 0f70 1302     		lsls	r3, r2, #8
 8923 0f72 9B1A     		subs	r3, r3, r2
 8924 0f74 1B01     		lsls	r3, r3, #4
 8925 0f76 1818     		adds	r0, r3, r0
 8926              	.LVL941:
 763:Core/Src/lz4.c **** }
 8927              		.loc 1 763 42 view .LVU2922
 8928 0f78 030D     		lsrs	r3, r0, #20
 8929 0f7a 0493     		str	r3, [sp, #16]
 8930              	.L347:
 763:Core/Src/lz4.c **** }
 8931              		.loc 1 763 42 view .LVU2923
 8932              	.LBE3490:
 8933              	.LBE3489:
 8934              	.LBE3488:
 8935              	.LBE3487:
 8936              	.LBE3501:
 8937              	.LBE3514:
 8938              	.LBE3522:
 8939              	.LBE3531:
 8940              	.LBE3541:
1400:Core/Src/lz4.c ****             LZ4_prepareTable(ctx, srcSize, tableType);
 8941              		.loc 1 1400 109 view .LVU2924
 8942 0f7c 0B94     		str	r4, [sp, #44]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 249


 8943 0f7e 2C00     		movs	r4, r5
 8944              	.LVL942:
1400:Core/Src/lz4.c ****             LZ4_prepareTable(ctx, srcSize, tableType);
 8945              		.loc 1 1400 109 view .LVU2925
 8946 0f80 3FE5     		b	.L291
 8947              	.LVL943:
 8948              	.L589:
 8949              	.LBB3542:
 8950              	.LBB3532:
 8951              	.LBB3523:
 8952              	.LBB3515:
 8953              	.LBB3502:
 8954              	.LBB3494:
 8955              	.LBB3493:
 8956              	.LBB3492:
 8957              	.LBB3491:
 761:Core/Src/lz4.c ****     else
 8958              		.loc 1 761 9 is_stmt 1 view .LVU2926
 761:Core/Src/lz4.c ****     else
 8959              		.loc 1 761 27 is_stmt 0 view .LVU2927
 8960 0f82 8300     		lsls	r3, r0, #2
 8961 0f84 1B18     		adds	r3, r3, r0
 8962 0f86 5B01     		lsls	r3, r3, #5
 8963 0f88 1B1A     		subs	r3, r3, r0
 8964 0f8a 5A01     		lsls	r2, r3, #5
 8965 0f8c 9B18     		adds	r3, r3, r2
 8966 0f8e 9B00     		lsls	r3, r3, #2
 8967 0f90 1B1A     		subs	r3, r3, r0
 8968 0f92 5A01     		lsls	r2, r3, #5
 8969 0f94 D21A     		subs	r2, r2, r3
 8970 0f96 1302     		lsls	r3, r2, #8
 8971 0f98 9B1A     		subs	r3, r3, r2
 8972 0f9a 1B01     		lsls	r3, r3, #4
 8973 0f9c 1818     		adds	r0, r3, r0
 8974              	.LVL944:
 761:Core/Src/lz4.c ****     else
 8975              		.loc 1 761 42 view .LVU2928
 8976 0f9e C30C     		lsrs	r3, r0, #19
 8977 0fa0 0493     		str	r3, [sp, #16]
 8978 0fa2 EBE7     		b	.L347
 8979              	.LVL945:
 8980              	.L509:
 761:Core/Src/lz4.c ****     else
 8981              		.loc 1 761 42 view .LVU2929
 8982              	.LBE3491:
 8983              	.LBE3492:
 8984              	.LBE3493:
 8985              	.LBE3494:
 8986              	.LBE3502:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 8987              		.loc 1 946 11 view .LVU2930
 8988 0fa4 029B     		ldr	r3, [sp, #8]
 8989 0fa6 0593     		str	r3, [sp, #20]
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 8990              		.loc 1 934 17 view .LVU2931
 8991 0fa8 019B     		ldr	r3, [sp, #4]
 8992 0faa 0B93     		str	r3, [sp, #44]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 250


 8993              	.LVL946:
 8994              	.L282:
 8995              	.LBB3503:
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 8996              		.loc 1 1274 9 is_stmt 1 view .LVU2932
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 8997              		.loc 1 1274 40 is_stmt 0 view .LVU2933
 8998 0fac 089B     		ldr	r3, [sp, #32]
 8999 0fae 0B9A     		ldr	r2, [sp, #44]
 9000 0fb0 9D1A     		subs	r5, r3, r2
 9001              	.LVL947:
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 9002              		.loc 1 1275 9 is_stmt 1 view .LVU2934
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 9003              		.loc 1 1287 9 view .LVU2935
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 9004              		.loc 1 1287 69 view .LVU2936
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 9005              		.loc 1 1288 9 view .LVU2937
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 9006              		.loc 1 1288 12 is_stmt 0 view .LVU2938
 9007 0fb2 0E2D     		cmp	r5, #14
 9008 0fb4 1AD9     		bls	.L348
 9009              	.LBB3504:
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 9010              		.loc 1 1289 13 is_stmt 1 view .LVU2939
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 9011              		.loc 1 1289 20 is_stmt 0 view .LVU2940
 9012 0fb6 2B00     		movs	r3, r5
 9013 0fb8 0F3B     		subs	r3, r3, #15
 9014              	.LVL948:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 9015              		.loc 1 1290 13 is_stmt 1 view .LVU2941
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 9016              		.loc 1 1290 16 is_stmt 0 view .LVU2942
 9017 0fba 0598     		ldr	r0, [sp, #20]
 9018 0fbc 421C     		adds	r2, r0, #1
 9019              	.LVL949:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 9020              		.loc 1 1290 19 view .LVU2943
 9021 0fbe F021     		movs	r1, #240
 9022 0fc0 0170     		strb	r1, [r0]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 9023              		.loc 1 1291 13 is_stmt 1 view .LVU2944
 9024 0fc2 05E0     		b	.L349
 9025              	.LVL950:
 9026              	.L516:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 9027              		.loc 1 1291 13 is_stmt 0 view .LVU2945
 9028              	.LBE3504:
 9029              	.LBE3503:
 9030              	.LBB3506:
1200:Core/Src/lz4.c **** 
 9031              		.loc 1 1200 16 view .LVU2946
 9032 0fc4 0B94     		str	r4, [sp, #44]
 9033 0fc6 F1E7     		b	.L282
 9034              	.LVL951:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 251


 9035              	.L350:
1200:Core/Src/lz4.c **** 
 9036              		.loc 1 1200 16 view .LVU2947
 9037              	.LBE3506:
 9038              	.LBB3507:
 9039              	.LBB3505:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 9040              		.loc 1 1291 58 is_stmt 1 view .LVU2948
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 9041              		.loc 1 1291 64 is_stmt 0 view .LVU2949
 9042 0fc8 FF21     		movs	r1, #255
 9043 0fca 1170     		strb	r1, [r2]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 9044              		.loc 1 1291 40 is_stmt 1 view .LVU2950
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 9045              		.loc 1 1291 51 is_stmt 0 view .LVU2951
 9046 0fcc FF3B     		subs	r3, r3, #255
 9047              	.LVL952:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 9048              		.loc 1 1291 61 view .LVU2952
 9049 0fce 0132     		adds	r2, r2, #1
 9050              	.LVL953:
 9051              	.L349:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 9052              		.loc 1 1291 19 is_stmt 1 view .LVU2953
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 9053              		.loc 1 1291 13 is_stmt 0 view .LVU2954
 9054 0fd0 FE2B     		cmp	r3, #254
 9055 0fd2 F9D8     		bhi	.L350
1292:Core/Src/lz4.c ****         } else {
 9056              		.loc 1 1292 13 is_stmt 1 view .LVU2955
1292:Core/Src/lz4.c ****         } else {
 9057              		.loc 1 1292 16 is_stmt 0 view .LVU2956
 9058 0fd4 541C     		adds	r4, r2, #1
 9059              	.LVL954:
1292:Core/Src/lz4.c ****         } else {
 9060              		.loc 1 1292 19 view .LVU2957
 9061 0fd6 1370     		strb	r3, [r2]
 9062              	.LVL955:
 9063              	.L351:
1292:Core/Src/lz4.c ****         } else {
 9064              		.loc 1 1292 19 view .LVU2958
 9065              	.LBE3505:
1296:Core/Src/lz4.c ****         ip = anchor + lastRun;
 9066              		.loc 1 1296 9 is_stmt 1 view .LVU2959
 9067 0fd8 2A00     		movs	r2, r5
 9068 0fda 0B99     		ldr	r1, [sp, #44]
 9069 0fdc 2000     		movs	r0, r4
 9070 0fde FFF7FEFF 		bl	memcpy
 9071              	.LVL956:
1297:Core/Src/lz4.c ****         op += lastRun;
 9072              		.loc 1 1297 9 view .LVU2960
1298:Core/Src/lz4.c ****     }
 9073              		.loc 1 1298 9 view .LVU2961
1298:Core/Src/lz4.c ****     }
 9074              		.loc 1 1298 12 is_stmt 0 view .LVU2962
 9075 0fe2 6419     		adds	r4, r4, r5
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 252


 9076              	.LVL957:
1298:Core/Src/lz4.c ****     }
 9077              		.loc 1 1298 12 view .LVU2963
 9078              	.LBE3507:
1301:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
 9079              		.loc 1 1301 5 is_stmt 1 view .LVU2964
1304:Core/Src/lz4.c ****     assert(result > 0);
 9080              		.loc 1 1304 5 view .LVU2965
1304:Core/Src/lz4.c ****     assert(result > 0);
 9081              		.loc 1 1304 12 is_stmt 0 view .LVU2966
 9082 0fe4 029B     		ldr	r3, [sp, #8]
 9083 0fe6 E31A     		subs	r3, r4, r3
 9084 0fe8 9A46     		mov	r10, r3
 9085              	.LVL958:
1305:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
 9086              		.loc 1 1305 5 is_stmt 1 view .LVU2967
1306:Core/Src/lz4.c ****     return result;
 9087              		.loc 1 1306 5 view .LVU2968
1306:Core/Src/lz4.c ****     return result;
 9088              		.loc 1 1306 94 view .LVU2969
1307:Core/Src/lz4.c **** }
 9089              		.loc 1 1307 5 view .LVU2970
1307:Core/Src/lz4.c **** }
 9090              		.loc 1 1307 12 is_stmt 0 view .LVU2971
 9091 0fea 06E0     		b	.L204
 9092              	.LVL959:
 9093              	.L348:
 9094              	.LBB3508:
1294:Core/Src/lz4.c ****         }
 9095              		.loc 1 1294 13 is_stmt 1 view .LVU2972
1294:Core/Src/lz4.c ****         }
 9096              		.loc 1 1294 16 is_stmt 0 view .LVU2973
 9097 0fec 059A     		ldr	r2, [sp, #20]
 9098              	.LVL960:
1294:Core/Src/lz4.c ****         }
 9099              		.loc 1 1294 16 view .LVU2974
 9100 0fee 541C     		adds	r4, r2, #1
 9101              	.LVL961:
1294:Core/Src/lz4.c ****         }
 9102              		.loc 1 1294 21 view .LVU2975
 9103 0ff0 2B01     		lsls	r3, r5, #4
1294:Core/Src/lz4.c ****         }
 9104              		.loc 1 1294 19 view .LVU2976
 9105 0ff2 1370     		strb	r3, [r2]
 9106 0ff4 F0E7     		b	.L351
 9107              	.LVL962:
 9108              	.L507:
1294:Core/Src/lz4.c ****         }
 9109              		.loc 1 1294 19 view .LVU2977
 9110              	.LBE3508:
 9111              	.LBE3515:
 9112              	.LBE3523:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 9113              		.loc 1 1330 58 view .LVU2978
 9114 0ff6 0023     		movs	r3, #0
 9115 0ff8 9A46     		mov	r10, r3
 9116              	.LVL963:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 253


 9117              	.L204:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 9118              		.loc 1 1330 58 view .LVU2979
 9119              	.LBE3532:
 9120              	.LBE3542:
 9121              	.LBE3548:
1419:Core/Src/lz4.c **** 
 9122              		.loc 1 1419 1 view .LVU2980
 9123 0ffa 5046     		mov	r0, r10
 9124 0ffc 0FB0     		add	sp, sp, #60
 9125              		@ sp needed
 9126 0ffe F0BC     		pop	{r4, r5, r6, r7}
 9127 1000 BB46     		mov	fp, r7
 9128 1002 B246     		mov	r10, r6
 9129 1004 A946     		mov	r9, r5
 9130 1006 A046     		mov	r8, r4
 9131 1008 F0BD     		pop	{r4, r5, r6, r7, pc}
 9132              	.LVL964:
 9133              	.L508:
 9134              	.LBB3549:
 9135              	.LBB3543:
 9136              	.LBB3533:
 9137              	.LBB3524:
 9138              	.LBB3516:
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 9139              		.loc 1 957 69 view .LVU2981
 9140 100a 0023     		movs	r3, #0
 9141              	.LVL965:
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 9142              		.loc 1 957 69 view .LVU2982
 9143 100c 9A46     		mov	r10, r3
 9144              	.LVL966:
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 9145              		.loc 1 957 69 view .LVU2983
 9146              	.LBE3516:
 9147              	.LBE3524:
 9148              	.LBE3533:
 9149              	.LBE3543:
1402:Core/Src/lz4.c ****         }
 9150              		.loc 1 1402 20 view .LVU2984
 9151 100e F4E7     		b	.L204
 9152              	.LVL967:
 9153              	.L206:
1402:Core/Src/lz4.c ****         }
 9154              		.loc 1 1402 20 view .LVU2985
 9155              	.LBE3549:
1405:Core/Src/lz4.c ****             const tableType_t tableType = byU16;
 9156              		.loc 1 1405 9 is_stmt 1 view .LVU2986
1405:Core/Src/lz4.c ****             const tableType_t tableType = byU16;
 9157              		.loc 1 1405 12 is_stmt 0 view .LVU2987
 9158 1010 E04B     		ldr	r3, .L639
 9159 1012 9C42     		cmp	r4, r3
 9160 1014 01DD     		ble	.LCB11302
 9161 1016 00F097FC 		bl	.L352	@far jump
 9162              	.LCB11302:
 9163              	.LBB3550:
1406:Core/Src/lz4.c ****             LZ4_prepareTable(ctx, srcSize, tableType);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 254


 9164              		.loc 1 1406 13 is_stmt 1 view .LVU2988
 9165              	.LVL968:
1407:Core/Src/lz4.c ****             if (ctx->currentOffset) {
 9166              		.loc 1 1407 13 view .LVU2989
 9167              	.LBB3551:
 9168              	.LBI3551:
 858:Core/Src/lz4.c ****            const int inputSize,
 9169              		.loc 1 858 1 view .LVU2990
 9170              	.LBB3552:
 865:Core/Src/lz4.c ****         assert(inputSize >= 0);
 9171              		.loc 1 865 5 view .LVU2991
 865:Core/Src/lz4.c ****         assert(inputSize >= 0);
 9172              		.loc 1 865 9 is_stmt 0 view .LVU2992
 9173 101a DF4B     		ldr	r3, .L639+4
 9174 101c 5A46     		mov	r2, fp
 9175 101e D35C     		ldrb	r3, [r2, r3]
 865:Core/Src/lz4.c ****         assert(inputSize >= 0);
 9176              		.loc 1 865 8 view .LVU2993
 9177 1020 002B     		cmp	r3, #0
 9178 1022 17D0     		beq	.L353
 9179              	.LVL969:
 866:Core/Src/lz4.c ****         if ((tableType_t)cctx->tableType != tableType
 9180              		.loc 1 866 9 is_stmt 1 view .LVU2994
 867:Core/Src/lz4.c ****           || ((tableType == byU16) && cctx->currentOffset + (unsigned)inputSize >= 0xFFFFU)
 9181              		.loc 1 867 9 view .LVU2995
 867:Core/Src/lz4.c ****           || ((tableType == byU16) && cctx->currentOffset + (unsigned)inputSize >= 0xFFFFU)
 9182              		.loc 1 867 12 is_stmt 0 view .LVU2996
 9183 1024 032B     		cmp	r3, #3
 9184 1026 09D1     		bne	.L354
 868:Core/Src/lz4.c ****           || ((tableType == byU32) && cctx->currentOffset > 1 GB)
 9185              		.loc 1 868 43 view .LVU2997
 9186 1028 DC4B     		ldr	r3, .L639+8
 9187 102a D358     		ldr	r3, [r2, r3]
 868:Core/Src/lz4.c ****           || ((tableType == byU32) && cctx->currentOffset > 1 GB)
 9188              		.loc 1 868 59 view .LVU2998
 9189 102c 1B19     		adds	r3, r3, r4
 868:Core/Src/lz4.c ****           || ((tableType == byU32) && cctx->currentOffset > 1 GB)
 9190              		.loc 1 868 36 view .LVU2999
 9191 102e DC4A     		ldr	r2, .L639+12
 9192              	.LVL970:
 868:Core/Src/lz4.c ****           || ((tableType == byU32) && cctx->currentOffset > 1 GB)
 9193              		.loc 1 868 36 view .LVU3000
 9194 1030 9342     		cmp	r3, r2
 9195 1032 03D8     		bhi	.L354
 871:Core/Src/lz4.c ****         {
 9196              		.loc 1 871 11 view .LVU3001
 9197 1034 8023     		movs	r3, #128
 9198 1036 5B01     		lsls	r3, r3, #5
 9199 1038 9C42     		cmp	r4, r3
 9200 103a 0BDB     		blt	.L353
 9201              	.L354:
 873:Core/Src/lz4.c ****             MEM_INIT(cctx->hashTable, 0, LZ4_HASHTABLESIZE);
 9202              		.loc 1 873 13 is_stmt 1 view .LVU3002
 873:Core/Src/lz4.c ****             MEM_INIT(cctx->hashTable, 0, LZ4_HASHTABLESIZE);
 9203              		.loc 1 873 73 view .LVU3003
 874:Core/Src/lz4.c ****             cctx->currentOffset = 0;
 9204              		.loc 1 874 13 view .LVU3004
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 255


 9205 103c 8022     		movs	r2, #128
 9206 103e D201     		lsls	r2, r2, #7
 9207 1040 0021     		movs	r1, #0
 9208 1042 5846     		mov	r0, fp
 9209 1044 FFF7FEFF 		bl	memset
 9210              	.LVL971:
 875:Core/Src/lz4.c ****             cctx->tableType = (U32)clearedTable;
 9211              		.loc 1 875 13 view .LVU3005
 875:Core/Src/lz4.c ****             cctx->tableType = (U32)clearedTable;
 9212              		.loc 1 875 33 is_stmt 0 view .LVU3006
 9213 1048 0023     		movs	r3, #0
 9214 104a D44A     		ldr	r2, .L639+8
 9215 104c 5946     		mov	r1, fp
 9216 104e 8B50     		str	r3, [r1, r2]
 876:Core/Src/lz4.c ****         } else {
 9217              		.loc 1 876 13 is_stmt 1 view .LVU3007
 876:Core/Src/lz4.c ****         } else {
 9218              		.loc 1 876 29 is_stmt 0 view .LVU3008
 9219 1050 D14A     		ldr	r2, .L639+4
 9220 1052 8B50     		str	r3, [r1, r2]
 9221              	.L353:
 887:Core/Src/lz4.c ****         DEBUGLOG(5, "LZ4_prepareTable: adding 64KB to currentOffset");
 9222              		.loc 1 887 5 is_stmt 1 view .LVU3009
 887:Core/Src/lz4.c ****         DEBUGLOG(5, "LZ4_prepareTable: adding 64KB to currentOffset");
 9223              		.loc 1 887 13 is_stmt 0 view .LVU3010
 9224 1054 D14B     		ldr	r3, .L639+8
 9225 1056 5A46     		mov	r2, fp
 9226 1058 D358     		ldr	r3, [r2, r3]
 9227 105a 9946     		mov	r9, r3
 893:Core/Src/lz4.c ****     cctx->dictionary = NULL;
 9228              		.loc 1 893 5 is_stmt 1 view .LVU3011
 893:Core/Src/lz4.c ****     cctx->dictionary = NULL;
 9229              		.loc 1 893 19 is_stmt 0 view .LVU3012
 9230 105c 0023     		movs	r3, #0
 9231 105e D14A     		ldr	r2, .L639+16
 9232 1060 5946     		mov	r1, fp
 9233 1062 8B50     		str	r3, [r1, r2]
 894:Core/Src/lz4.c ****     cctx->dictSize = 0;
 9234              		.loc 1 894 5 is_stmt 1 view .LVU3013
 894:Core/Src/lz4.c ****     cctx->dictSize = 0;
 9235              		.loc 1 894 22 is_stmt 0 view .LVU3014
 9236 1064 043A     		subs	r2, r2, #4
 9237 1066 8B50     		str	r3, [r1, r2]
 895:Core/Src/lz4.c **** }
 9238              		.loc 1 895 5 is_stmt 1 view .LVU3015
 895:Core/Src/lz4.c **** }
 9239              		.loc 1 895 20 is_stmt 0 view .LVU3016
 9240 1068 CF4A     		ldr	r2, .L639+20
 9241 106a 8B50     		str	r3, [r1, r2]
 9242              	.LVL972:
 895:Core/Src/lz4.c **** }
 9243              		.loc 1 895 20 view .LVU3017
 9244              	.LBE3552:
 9245              	.LBE3551:
1408:Core/Src/lz4.c ****                 return LZ4_compress_generic(ctx, src, dst, srcSize, NULL, dstCapacity, limitedOutpu
 9246              		.loc 1 1408 13 is_stmt 1 view .LVU3018
1408:Core/Src/lz4.c ****                 return LZ4_compress_generic(ctx, src, dst, srcSize, NULL, dstCapacity, limitedOutpu
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 256


 9247              		.loc 1 1408 16 is_stmt 0 view .LVU3019
 9248 106c 4B46     		mov	r3, r9
 9249 106e 002B     		cmp	r3, #0
 9250 1070 00D1     		bne	.LCB11387
 9251 1072 3CE2     		b	.L355	@long jump
 9252              	.LCB11387:
 9253              	.LVL973:
1409:Core/Src/lz4.c ****             } else {
 9254              		.loc 1 1409 17 is_stmt 1 view .LVU3020
 9255              	.LBB3553:
 9256              	.LBI3553:
1314:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 9257              		.loc 1 1314 22 view .LVU3021
 9258              	.LBB3554:
1327:Core/Src/lz4.c ****                 srcSize, dstCapacity);
 9259              		.loc 1 1327 5 view .LVU3022
1328:Core/Src/lz4.c **** 
 9260              		.loc 1 1328 38 view .LVU3023
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 9261              		.loc 1 1330 5 view .LVU3024
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 9262              		.loc 1 1330 8 is_stmt 0 view .LVU3025
 9263 1074 FC23     		movs	r3, #252
 9264 1076 DB05     		lsls	r3, r3, #23
 9265 1078 9C42     		cmp	r4, r3
 9266 107a 00D9     		bls	.LCB11411
 9267 107c 2CE2     		b	.L518	@long jump
 9268              	.LCB11411:
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 9269              		.loc 1 1331 5 is_stmt 1 view .LVU3026
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 9270              		.loc 1 1331 8 is_stmt 0 view .LVU3027
 9271 107e 002C     		cmp	r4, #0
 9272 1080 09D1     		bne	.L357
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 9273              		.loc 1 1332 9 is_stmt 1 view .LVU3028
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 9274              		.loc 1 1332 43 is_stmt 0 view .LVU3029
 9275 1082 189B     		ldr	r3, [sp, #96]
 9276 1084 002B     		cmp	r3, #0
 9277 1086 00DC     		bgt	.LCB11418
 9278 1088 29E2     		b	.L519	@long jump
 9279              	.LCB11418:
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 9280              		.loc 1 1333 9 is_stmt 1 view .LVU3030
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 9281              		.loc 1 1333 49 view .LVU3031
1334:Core/Src/lz4.c ****         assert(dst != NULL);
 9282              		.loc 1 1334 9 view .LVU3032
1335:Core/Src/lz4.c ****         dst[0] = 0;
 9283              		.loc 1 1335 9 view .LVU3033
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 9284              		.loc 1 1336 9 view .LVU3034
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 9285              		.loc 1 1336 16 is_stmt 0 view .LVU3035
 9286 108a 0023     		movs	r3, #0
 9287 108c 029A     		ldr	r2, [sp, #8]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 257


 9288 108e 1370     		strb	r3, [r2]
1337:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
 9289              		.loc 1 1337 9 is_stmt 1 view .LVU3036
1341:Core/Src/lz4.c ****     }
 9290              		.loc 1 1341 9 view .LVU3037
1341:Core/Src/lz4.c ****     }
 9291              		.loc 1 1341 16 is_stmt 0 view .LVU3038
 9292 1090 0133     		adds	r3, r3, #1
 9293 1092 9A46     		mov	r10, r3
 9294 1094 B1E7     		b	.L204
 9295              	.L357:
1343:Core/Src/lz4.c **** 
 9296              		.loc 1 1343 5 is_stmt 1 view .LVU3039
1345:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
 9297              		.loc 1 1345 5 view .LVU3040
 9298              	.LVL974:
 9299              	.LBB3555:
 9300              	.LBI3555:
 904:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 9301              		.loc 1 904 22 view .LVU3041
 9302              	.LBB3556:
 917:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 9303              		.loc 1 917 5 view .LVU3042
 918:Core/Src/lz4.c **** 
 9304              		.loc 1 918 5 view .LVU3043
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 9305              		.loc 1 920 5 view .LVU3044
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 9306              		.loc 1 921 5 view .LVU3045
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 9307              		.loc 1 921 17 is_stmt 0 view .LVU3046
 9308 1096 0199     		ldr	r1, [sp, #4]
 9309              	.LVL975:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 9310              		.loc 1 921 17 view .LVU3047
 9311 1098 4B46     		mov	r3, r9
 9312 109a CB1A     		subs	r3, r1, r3
 9313 109c 0693     		str	r3, [sp, #24]
 9314              	.LVL976:
 922:Core/Src/lz4.c **** 
 9315              		.loc 1 922 5 is_stmt 1 view .LVU3048
 924:Core/Src/lz4.c ****     const BYTE* const dictionary =
 9316              		.loc 1 924 5 view .LVU3049
 925:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
 9317              		.loc 1 925 5 view .LVU3050
 927:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
 9318              		.loc 1 927 5 view .LVU3051
 929:Core/Src/lz4.c **** 
 9319              		.loc 1 929 5 view .LVU3052
 931:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
 9320              		.loc 1 931 5 view .LVU3053
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 9321              		.loc 1 932 5 view .LVU3054
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 9322              		.loc 1 933 5 view .LVU3055
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 9323              		.loc 1 934 5 view .LVU3056
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 258


 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 9324              		.loc 1 935 5 view .LVU3057
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 9325              		.loc 1 935 23 is_stmt 0 view .LVU3058
 9326 109e 0F00     		movs	r7, r1
 9327 10a0 8C46     		mov	ip, r1
 9328 10a2 A444     		add	ip, ip, r4
 9329 10a4 6346     		mov	r3, ip
 9330              	.LVL977:
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 9331              		.loc 1 935 23 view .LVU3059
 9332 10a6 0A93     		str	r3, [sp, #40]
 9333              	.LVL978:
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 9334              		.loc 1 936 5 is_stmt 1 view .LVU3060
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 9335              		.loc 1 936 23 is_stmt 0 view .LVU3061
 9336 10a8 6246     		mov	r2, ip
 9337 10aa 0B3A     		subs	r2, r2, #11
 9338 10ac 0592     		str	r2, [sp, #20]
 9339              	.LVL979:
 937:Core/Src/lz4.c **** 
 9340              		.loc 1 937 5 is_stmt 1 view .LVU3062
 937:Core/Src/lz4.c **** 
 9341              		.loc 1 937 23 is_stmt 0 view .LVU3063
 9342 10ae 053B     		subs	r3, r3, #5
 9343              	.LVL980:
 937:Core/Src/lz4.c **** 
 9344              		.loc 1 937 23 view .LVU3064
 9345 10b0 0D93     		str	r3, [sp, #52]
 9346              	.LVL981:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 9347              		.loc 1 941 5 is_stmt 1 view .LVU3065
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 9348              		.loc 1 946 5 view .LVU3066
 947:Core/Src/lz4.c **** 
 9349              		.loc 1 947 5 view .LVU3067
 947:Core/Src/lz4.c **** 
 9350              		.loc 1 947 17 is_stmt 0 view .LVU3068
 9351 10b2 029E     		ldr	r6, [sp, #8]
 9352 10b4 3300     		movs	r3, r6
 9353              	.LVL982:
 947:Core/Src/lz4.c **** 
 9354              		.loc 1 947 17 view .LVU3069
 9355 10b6 189A     		ldr	r2, [sp, #96]
 9356              	.LVL983:
 947:Core/Src/lz4.c **** 
 9357              		.loc 1 947 17 view .LVU3070
 9358 10b8 9446     		mov	ip, r2
 9359              	.LVL984:
 947:Core/Src/lz4.c **** 
 9360              		.loc 1 947 17 view .LVU3071
 9361 10ba 6344     		add	r3, r3, ip
 9362 10bc 0993     		str	r3, [sp, #36]
 9363              	.LVL985:
 949:Core/Src/lz4.c ****     U32 forwardH;
 9364              		.loc 1 949 5 is_stmt 1 view .LVU3072
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 259


 950:Core/Src/lz4.c **** 
 9365              		.loc 1 950 5 view .LVU3073
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 9366              		.loc 1 952 5 view .LVU3074
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 9367              		.loc 1 952 98 view .LVU3075
 953:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 9368              		.loc 1 953 5 view .LVU3076
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 9369              		.loc 1 956 5 view .LVU3077
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 9370              		.loc 1 957 5 view .LVU3078
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 9371              		.loc 1 958 5 view .LVU3079
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 9372              		.loc 1 958 27 view .LVU3080
 959:Core/Src/lz4.c **** 
 9373              		.loc 1 959 5 view .LVU3081
 961:Core/Src/lz4.c **** 
 9374              		.loc 1 961 5 view .LVU3082
 964:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 9375              		.loc 1 964 5 view .LVU3083
 970:Core/Src/lz4.c ****     }
 9376              		.loc 1 970 9 view .LVU3084
 970:Core/Src/lz4.c ****     }
 9377              		.loc 1 970 24 is_stmt 0 view .LVU3085
 9378 10be BA4B     		ldr	r3, .L639+20
 9379              	.LVL986:
 970:Core/Src/lz4.c ****     }
 9380              		.loc 1 970 24 view .LVU3086
 9381 10c0 5A46     		mov	r2, fp
 9382 10c2 D450     		str	r4, [r2, r3]
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 9383              		.loc 1 972 5 is_stmt 1 view .LVU3087
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 9384              		.loc 1 972 25 is_stmt 0 view .LVU3088
 9385 10c4 4B46     		mov	r3, r9
 9386 10c6 1A19     		adds	r2, r3, r4
 9387 10c8 B44B     		ldr	r3, .L639+8
 9388 10ca 5846     		mov	r0, fp
 9389 10cc C250     		str	r2, [r0, r3]
 973:Core/Src/lz4.c **** 
 9390              		.loc 1 973 5 is_stmt 1 view .LVU3089
 973:Core/Src/lz4.c **** 
 9391              		.loc 1 973 21 is_stmt 0 view .LVU3090
 9392 10ce B24B     		ldr	r3, .L639+4
 9393 10d0 0322     		movs	r2, #3
 9394 10d2 C250     		str	r2, [r0, r3]
 975:Core/Src/lz4.c **** 
 9395              		.loc 1 975 5 is_stmt 1 view .LVU3091
 975:Core/Src/lz4.c **** 
 9396              		.loc 1 975 8 is_stmt 0 view .LVU3092
 9397 10d4 0C2C     		cmp	r4, #12
 9398 10d6 00DC     		bgt	.LCB11549
 9399 10d8 C7E1     		b	.L520	@long jump
 9400              	.LCB11549:
 9401              	.LVL987:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 260


 9402              	.LBB3557:
 978:Core/Src/lz4.c ****         if (tableType == byPtr) {
 9403              		.loc 1 978 9 is_stmt 1 view .LVU3093
 9404              	.LBB3558:
 9405              	.LBI3558:
 778:Core/Src/lz4.c **** {
 9406              		.loc 1 778 22 view .LVU3094
 9407              	.LBB3559:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 9408              		.loc 1 780 5 view .LVU3095
 781:Core/Src/lz4.c **** }
 9409              		.loc 1 781 5 view .LVU3096
 781:Core/Src/lz4.c **** }
 9410              		.loc 1 781 12 is_stmt 0 view .LVU3097
 9411 10da 0800     		movs	r0, r1
 9412              	.LVL988:
 781:Core/Src/lz4.c **** }
 9413              		.loc 1 781 12 view .LVU3098
 9414 10dc FFF7FEFF 		bl	LZ4_read32
 9415              	.LVL989:
 9416              	.LBB3560:
 9417              	.LBI3560:
 758:Core/Src/lz4.c **** {
 9418              		.loc 1 758 22 is_stmt 1 view .LVU3099
 9419              	.LBB3561:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 9420              		.loc 1 760 5 view .LVU3100
 761:Core/Src/lz4.c ****     else
 9421              		.loc 1 761 9 view .LVU3101
 761:Core/Src/lz4.c ****     else
 9422              		.loc 1 761 27 is_stmt 0 view .LVU3102
 9423 10e0 8300     		lsls	r3, r0, #2
 9424 10e2 1B18     		adds	r3, r3, r0
 9425 10e4 5B01     		lsls	r3, r3, #5
 9426 10e6 1B1A     		subs	r3, r3, r0
 9427 10e8 5A01     		lsls	r2, r3, #5
 9428 10ea 9B18     		adds	r3, r3, r2
 9429 10ec 9B00     		lsls	r3, r3, #2
 9430 10ee 1B1A     		subs	r3, r3, r0
 9431 10f0 5A01     		lsls	r2, r3, #5
 9432 10f2 D21A     		subs	r2, r2, r3
 9433 10f4 1302     		lsls	r3, r2, #8
 9434 10f6 9B1A     		subs	r3, r3, r2
 9435 10f8 1B01     		lsls	r3, r3, #4
 9436 10fa 1818     		adds	r0, r3, r0
 9437              	.LVL990:
 761:Core/Src/lz4.c ****     else
 9438              		.loc 1 761 42 view .LVU3103
 9439 10fc C00C     		lsrs	r0, r0, #19
 9440              	.LVL991:
 761:Core/Src/lz4.c ****     else
 9441              		.loc 1 761 42 view .LVU3104
 9442              	.LBE3561:
 9443              	.LBE3560:
 9444              	.LBE3559:
 9445              	.LBE3558:
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 261


 9446              		.loc 1 979 9 is_stmt 1 view .LVU3105
 982:Core/Src/lz4.c ****     }   }
 9447              		.loc 1 982 13 view .LVU3106
 9448              	.LBB3562:
 9449              	.LBI3562:
 796:Core/Src/lz4.c **** {
 9450              		.loc 1 796 23 view .LVU3107
 9451              	.LBE3562:
 9452              	.LBE3557:
 9453              	.LBE3556:
 9454              	.LBE3555:
 9455              	.LBE3554:
 9456              	.LBE3553:
 9457              	.LBE3550:
 798:Core/Src/lz4.c ****     {
 9458              		.loc 1 798 5 view .LVU3108
 9459              	.LBB3797:
 9460              	.LBB3669:
 9461              	.LBB3663:
 9462              	.LBB3656:
 9463              	.LBB3649:
 9464              	.LBB3565:
 9465              	.LBB3564:
 9466              	.LBB3563:
 804:Core/Src/lz4.c ****     }
 9467              		.loc 1 804 19 view .LVU3109
 804:Core/Src/lz4.c ****     }
 9468              		.loc 1 804 54 view .LVU3110
 804:Core/Src/lz4.c ****     }
 9469              		.loc 1 804 75 view .LVU3111
 804:Core/Src/lz4.c ****     }
 9470              		.loc 1 804 84 is_stmt 0 view .LVU3112
 9471 10fe 4000     		lsls	r0, r0, #1
 9472              	.LVL992:
 804:Core/Src/lz4.c ****     }
 9473              		.loc 1 804 88 view .LVU3113
 9474 1100 5B46     		mov	r3, fp
 804:Core/Src/lz4.c ****     }
 9475              		.loc 1 804 88 view .LVU3114
 9476 1102 4A46     		mov	r2, r9
 804:Core/Src/lz4.c ****     }
 9477              		.loc 1 804 88 view .LVU3115
 9478 1104 1A52     		strh	r2, [r3, r0]
 804:Core/Src/lz4.c ****     }
 9479              		.loc 1 804 100 is_stmt 1 view .LVU3116
 9480              	.LVL993:
 804:Core/Src/lz4.c ****     }
 9481              		.loc 1 804 100 is_stmt 0 view .LVU3117
 9482              	.LBE3563:
 9483              	.LBE3564:
 9484              	.LBE3565:
 984:Core/Src/lz4.c **** 
 9485              		.loc 1 984 5 is_stmt 1 view .LVU3118
 984:Core/Src/lz4.c **** 
 9486              		.loc 1 984 7 is_stmt 0 view .LVU3119
 9487 1106 7D1C     		adds	r5, r7, #1
 9488              	.LVL994:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 262


 984:Core/Src/lz4.c **** 
 9489              		.loc 1 984 11 is_stmt 1 view .LVU3120
 9490              	.LBB3566:
 9491              	.LBI3566:
 778:Core/Src/lz4.c **** {
 9492              		.loc 1 778 22 view .LVU3121
 9493              	.LBB3567:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 9494              		.loc 1 780 5 view .LVU3122
 781:Core/Src/lz4.c **** }
 9495              		.loc 1 781 5 view .LVU3123
 781:Core/Src/lz4.c **** }
 9496              		.loc 1 781 12 is_stmt 0 view .LVU3124
 9497 1108 2800     		movs	r0, r5
 9498 110a FFF7FEFF 		bl	LZ4_read32
 9499              	.LVL995:
 9500              	.LBB3568:
 9501              	.LBI3568:
 758:Core/Src/lz4.c **** {
 9502              		.loc 1 758 22 is_stmt 1 view .LVU3125
 9503              	.LBB3569:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 9504              		.loc 1 760 5 view .LVU3126
 761:Core/Src/lz4.c ****     else
 9505              		.loc 1 761 9 view .LVU3127
 761:Core/Src/lz4.c ****     else
 9506              		.loc 1 761 27 is_stmt 0 view .LVU3128
 9507 110e 8300     		lsls	r3, r0, #2
 9508 1110 1B18     		adds	r3, r3, r0
 9509 1112 5B01     		lsls	r3, r3, #5
 9510 1114 1B1A     		subs	r3, r3, r0
 9511 1116 5A01     		lsls	r2, r3, #5
 9512 1118 9B18     		adds	r3, r3, r2
 9513 111a 9B00     		lsls	r3, r3, #2
 9514 111c 1B1A     		subs	r3, r3, r0
 9515 111e 5C01     		lsls	r4, r3, #5
 9516              	.LVL996:
 761:Core/Src/lz4.c ****     else
 9517              		.loc 1 761 27 view .LVU3129
 9518 1120 E31A     		subs	r3, r4, r3
 9519 1122 1C02     		lsls	r4, r3, #8
 9520 1124 E41A     		subs	r4, r4, r3
 9521 1126 2401     		lsls	r4, r4, #4
 9522 1128 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 9523              		.loc 1 761 42 view .LVU3130
 9524 112a E40C     		lsrs	r4, r4, #19
 9525 112c 0C96     		str	r6, [sp, #48]
 9526 112e 0B97     		str	r7, [sp, #44]
 9527 1130 4B46     		mov	r3, r9
 9528 1132 0793     		str	r3, [sp, #28]
 9529              	.LVL997:
 9530              	.L382:
 761:Core/Src/lz4.c ****     else
 9531              		.loc 1 761 42 view .LVU3131
 9532              	.LBE3569:
 9533              	.LBE3568:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 263


 9534              	.LBE3567:
 9535              	.LBE3566:
 987:Core/Src/lz4.c ****         const BYTE* match;
 9536              		.loc 1 987 5 is_stmt 1 view .LVU3132
 9537              	.LBB3570:
 988:Core/Src/lz4.c ****         BYTE* token;
 9538              		.loc 1 988 9 view .LVU3133
 989:Core/Src/lz4.c ****         const BYTE* filledIp;
 9539              		.loc 1 989 9 view .LVU3134
 990:Core/Src/lz4.c **** 
 9540              		.loc 1 990 9 view .LVU3135
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 9541              		.loc 1 993 9 view .LVU3136
 9542              	.LBB3571:
1015:Core/Src/lz4.c ****             int step = 1;
 9543              		.loc 1 1015 13 view .LVU3137
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 9544              		.loc 1 1016 13 view .LVU3138
1017:Core/Src/lz4.c ****             do {
 9545              		.loc 1 1017 13 view .LVU3139
1017:Core/Src/lz4.c ****             do {
 9546              		.loc 1 1017 17 is_stmt 0 view .LVU3140
 9547 1134 199B     		ldr	r3, [sp, #100]
 9548 1136 9F01     		lsls	r7, r3, #6
 9549              	.LVL998:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 9550              		.loc 1 1016 17 view .LVU3141
 9551 1138 0126     		movs	r6, #1
 9552              	.LVL999:
 9553              	.L359:
1018:Core/Src/lz4.c ****                 U32 const h = forwardH;
 9554              		.loc 1 1018 13 is_stmt 1 view .LVU3142
 9555              	.LBB3572:
1019:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
 9556              		.loc 1 1019 17 view .LVU3143
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 9557              		.loc 1 1020 17 view .LVU3144
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 9558              		.loc 1 1020 53 is_stmt 0 view .LVU3145
 9559 113a 0699     		ldr	r1, [sp, #24]
 9560 113c 6B1A     		subs	r3, r5, r1
 9561 113e 9A46     		mov	r10, r3
 9562              	.LVL1000:
1021:Core/Src/lz4.c ****                 assert(matchIndex <= current);
 9563              		.loc 1 1021 17 is_stmt 1 view .LVU3146
 9564              	.LBB3573:
 9565              	.LBI3573:
 827:Core/Src/lz4.c **** {
 9566              		.loc 1 827 22 view .LVU3147
 9567              	.LBB3574:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 9568              		.loc 1 829 5 view .LVU3148
 9569              	.LBE3574:
 9570              	.LBE3573:
 9571              	.LBE3572:
 9572              	.LBE3571:
 9573              	.LBE3570:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 264


 9574              	.LBE3649:
 9575              	.LBE3656:
 9576              	.LBE3663:
 9577              	.LBE3669:
 9578              	.LBE3797:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 9579              		.loc 1 829 44 view .LVU3149
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 9580              		.loc 1 830 5 view .LVU3150
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 9581              		.loc 1 835 5 view .LVU3151
 9582              	.LBB3798:
 9583              	.LBB3670:
 9584              	.LBB3664:
 9585              	.LBB3657:
 9586              	.LBB3650:
 9587              	.LBB3636:
 9588              	.LBB3586:
 9589              	.LBB3584:
 9590              	.LBB3576:
 9591              	.LBB3575:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 9592              		.loc 1 836 9 view .LVU3152
 837:Core/Src/lz4.c ****         return hashTable[h];
 9593              		.loc 1 837 9 view .LVU3153
 838:Core/Src/lz4.c ****     }
 9594              		.loc 1 838 9 view .LVU3154
 838:Core/Src/lz4.c ****     }
 9595              		.loc 1 838 25 is_stmt 0 view .LVU3155
 9596 1140 6400     		lsls	r4, r4, #1
 9597              	.LVL1001:
 838:Core/Src/lz4.c ****     }
 9598              		.loc 1 838 25 view .LVU3156
 9599 1142 A146     		mov	r9, r4
 9600 1144 D944     		add	r9, r9, fp
 9601 1146 5B46     		mov	r3, fp
 9602              	.LVL1002:
 838:Core/Src/lz4.c ****     }
 9603              		.loc 1 838 25 view .LVU3157
 9604 1148 1B5B     		ldrh	r3, [r3, r4]
 9605 114a 9846     		mov	r8, r3
 9606              	.LVL1003:
 838:Core/Src/lz4.c ****     }
 9607              		.loc 1 838 25 view .LVU3158
 9608              	.LBE3575:
 9609              	.LBE3576:
1022:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
 9610              		.loc 1 1022 17 is_stmt 1 view .LVU3159
1023:Core/Src/lz4.c ****                 ip = forwardIp;
 9611              		.loc 1 1023 17 view .LVU3160
1024:Core/Src/lz4.c ****                 forwardIp += step;
 9612              		.loc 1 1024 17 view .LVU3161
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 9613              		.loc 1 1025 17 view .LVU3162
 9614 114c 0395     		str	r5, [sp, #12]
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 9615              		.loc 1 1025 27 is_stmt 0 view .LVU3163
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 265


 9616 114e AD19     		adds	r5, r5, r6
 9617              	.LVL1004:
1026:Core/Src/lz4.c **** 
 9618              		.loc 1 1026 17 is_stmt 1 view .LVU3164
1026:Core/Src/lz4.c **** 
 9619              		.loc 1 1026 22 is_stmt 0 view .LVU3165
 9620 1150 BE11     		asrs	r6, r7, #6
 9621              	.LVL1005:
1026:Core/Src/lz4.c **** 
 9622              		.loc 1 1026 22 view .LVU3166
 9623 1152 0137     		adds	r7, r7, #1
 9624              	.LVL1006:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 9625              		.loc 1 1028 17 is_stmt 1 view .LVU3167
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 9626              		.loc 1 1028 21 is_stmt 0 view .LVU3168
 9627 1154 059A     		ldr	r2, [sp, #20]
 9628 1156 9446     		mov	ip, r2
 9629 1158 AC45     		cmp	ip, r5
 9630 115a 9B41     		sbcs	r3, r3, r3
 9631              	.LVL1007:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 9632              		.loc 1 1028 21 view .LVU3169
 9633 115c 5B42     		rsbs	r3, r3, #0
 9634 115e 0893     		str	r3, [sp, #32]
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 9635              		.loc 1 1028 20 view .LVU3170
 9636 1160 AA42     		cmp	r2, r5
 9637 1162 00D2     		bcs	.LCB11842
 9638 1164 85E1     		b	.L358	@long jump
 9639              	.LCB11842:
1029:Core/Src/lz4.c **** 
 9640              		.loc 1 1029 17 is_stmt 1 view .LVU3171
1031:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 9641              		.loc 1 1031 17 view .LVU3172
1043:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 9642              		.loc 1 1043 24 view .LVU3173
1055:Core/Src/lz4.c ****                 }
 9643              		.loc 1 1055 21 view .LVU3174
1055:Core/Src/lz4.c ****                 }
 9644              		.loc 1 1055 27 is_stmt 0 view .LVU3175
 9645 1166 4144     		add	r1, r1, r8
 9646 1168 0491     		str	r1, [sp, #16]
 9647              	.LVL1008:
1057:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
 9648              		.loc 1 1057 17 is_stmt 1 view .LVU3176
 9649              	.LBB3577:
 9650              	.LBI3577:
 778:Core/Src/lz4.c **** {
 9651              		.loc 1 778 22 view .LVU3177
 9652              	.LBB3578:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 9653              		.loc 1 780 5 view .LVU3178
 781:Core/Src/lz4.c **** }
 9654              		.loc 1 781 5 view .LVU3179
 781:Core/Src/lz4.c **** }
 9655              		.loc 1 781 12 is_stmt 0 view .LVU3180
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 266


 9656 116a 2800     		movs	r0, r5
 9657 116c FFF7FEFF 		bl	LZ4_read32
 9658              	.LVL1009:
 9659              	.LBB3579:
 9660              	.LBI3579:
 758:Core/Src/lz4.c **** {
 9661              		.loc 1 758 22 is_stmt 1 view .LVU3181
 9662              	.LBB3580:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 9663              		.loc 1 760 5 view .LVU3182
 761:Core/Src/lz4.c ****     else
 9664              		.loc 1 761 9 view .LVU3183
 761:Core/Src/lz4.c ****     else
 9665              		.loc 1 761 27 is_stmt 0 view .LVU3184
 9666 1170 8300     		lsls	r3, r0, #2
 9667 1172 1B18     		adds	r3, r3, r0
 9668 1174 5B01     		lsls	r3, r3, #5
 9669 1176 1B1A     		subs	r3, r3, r0
 9670 1178 5A01     		lsls	r2, r3, #5
 9671 117a 9B18     		adds	r3, r3, r2
 9672 117c 9B00     		lsls	r3, r3, #2
 9673 117e 1B1A     		subs	r3, r3, r0
 9674 1180 5C01     		lsls	r4, r3, #5
 9675 1182 E31A     		subs	r3, r4, r3
 9676 1184 1C02     		lsls	r4, r3, #8
 9677 1186 E41A     		subs	r4, r4, r3
 9678 1188 2401     		lsls	r4, r4, #4
 9679 118a 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 9680              		.loc 1 761 42 view .LVU3185
 9681 118c E40C     		lsrs	r4, r4, #19
 9682              	.LVL1010:
 761:Core/Src/lz4.c ****     else
 9683              		.loc 1 761 42 view .LVU3186
 9684              	.LBE3580:
 9685              	.LBE3579:
 9686              	.LBE3578:
 9687              	.LBE3577:
1058:Core/Src/lz4.c **** 
 9688              		.loc 1 1058 17 is_stmt 1 view .LVU3187
 9689              	.LBB3581:
 9690              	.LBI3581:
 796:Core/Src/lz4.c **** {
 9691              		.loc 1 796 23 view .LVU3188
 9692              	.LBE3581:
 9693              	.LBE3584:
 9694              	.LBE3586:
 9695              	.LBE3636:
 9696              	.LBE3650:
 9697              	.LBE3657:
 9698              	.LBE3664:
 9699              	.LBE3670:
 9700              	.LBE3798:
 798:Core/Src/lz4.c ****     {
 9701              		.loc 1 798 5 view .LVU3189
 9702              	.LBB3799:
 9703              	.LBB3671:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 267


 9704              	.LBB3665:
 9705              	.LBB3658:
 9706              	.LBB3651:
 9707              	.LBB3637:
 9708              	.LBB3587:
 9709              	.LBB3585:
 9710              	.LBB3583:
 9711              	.LBB3582:
 804:Core/Src/lz4.c ****     }
 9712              		.loc 1 804 19 view .LVU3190
 804:Core/Src/lz4.c ****     }
 9713              		.loc 1 804 54 view .LVU3191
 804:Core/Src/lz4.c ****     }
 9714              		.loc 1 804 75 view .LVU3192
 804:Core/Src/lz4.c ****     }
 9715              		.loc 1 804 88 is_stmt 0 view .LVU3193
 9716 118e 4B46     		mov	r3, r9
 9717 1190 5246     		mov	r2, r10
 9718 1192 1A80     		strh	r2, [r3]
 804:Core/Src/lz4.c ****     }
 9719              		.loc 1 804 100 is_stmt 1 view .LVU3194
 9720              	.LVL1011:
 804:Core/Src/lz4.c ****     }
 9721              		.loc 1 804 100 is_stmt 0 view .LVU3195
 9722              	.LBE3582:
 9723              	.LBE3583:
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 9724              		.loc 1 1060 17 is_stmt 1 view .LVU3196
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 9725              		.loc 1 1060 100 view .LVU3197
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 9726              		.loc 1 1061 17 view .LVU3198
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 9727              		.loc 1 1061 46 is_stmt 0 view .LVU3199
 9728 1194 079B     		ldr	r3, [sp, #28]
 9729 1196 4345     		cmp	r3, r8
 9730 1198 CFD8     		bhi	.L359
1062:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
 9731              		.loc 1 1062 17 is_stmt 1 view .LVU3200
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 9732              		.loc 1 1063 17 view .LVU3201
1067:Core/Src/lz4.c **** 
 9733              		.loc 1 1067 17 view .LVU3202
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 9734              		.loc 1 1069 17 view .LVU3203
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 9735              		.loc 1 1069 21 is_stmt 0 view .LVU3204
 9736 119a 0498     		ldr	r0, [sp, #16]
 9737 119c FFF7FEFF 		bl	LZ4_read32
 9738              	.LVL1012:
 9739 11a0 8046     		mov	r8, r0
 9740              	.LVL1013:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 9741              		.loc 1 1069 42 view .LVU3205
 9742 11a2 0398     		ldr	r0, [sp, #12]
 9743 11a4 FFF7FEFF 		bl	LZ4_read32
 9744              	.LVL1014:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 268


1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 9745              		.loc 1 1069 20 view .LVU3206
 9746 11a8 8045     		cmp	r8, r0
 9747 11aa C6D1     		bne	.L359
 9748 11ac 049B     		ldr	r3, [sp, #16]
 9749 11ae 1900     		movs	r1, r3
 9750              	.LVL1015:
 9751              	.L360:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 9752              		.loc 1 1069 20 view .LVU3207
 9753              	.LBE3585:
 9754              	.LBE3587:
1079:Core/Src/lz4.c **** 
 9755              		.loc 1 1079 15 is_stmt 1 view .LVU3208
1079:Core/Src/lz4.c **** 
 9756              		.loc 1 1079 29 is_stmt 0 view .LVU3209
 9757 11b0 0B9B     		ldr	r3, [sp, #44]
 9758 11b2 9C46     		mov	ip, r3
 9759 11b4 0398     		ldr	r0, [sp, #12]
 9760 11b6 8445     		cmp	ip, r0
 9761 11b8 9B41     		sbcs	r3, r3, r3
 9762 11ba 5B42     		rsbs	r3, r3, #0
 9763 11bc 019A     		ldr	r2, [sp, #4]
 9764 11be 9446     		mov	ip, r2
 9765 11c0 8C45     		cmp	ip, r1
 9766 11c2 9241     		sbcs	r2, r2, r2
 9767 11c4 5242     		rsbs	r2, r2, #0
1079:Core/Src/lz4.c **** 
 9768              		.loc 1 1079 15 view .LVU3210
 9769 11c6 1A42     		tst	r2, r3
 9770 11c8 05D0     		beq	.L361
1079:Core/Src/lz4.c **** 
 9771              		.loc 1 1079 55 view .LVU3211
 9772 11ca 431E     		subs	r3, r0, #1
 9773 11cc 1A78     		ldrb	r2, [r3]
 9774 11ce 4B1E     		subs	r3, r1, #1
 9775 11d0 1B78     		ldrb	r3, [r3]
1079:Core/Src/lz4.c **** 
 9776              		.loc 1 1079 51 view .LVU3212
 9777 11d2 9A42     		cmp	r2, r3
 9778 11d4 2ED0     		beq	.L362
 9779              	.L361:
 9780              	.LBB3588:
1082:Core/Src/lz4.c ****             token = op++;
 9781              		.loc 1 1082 54 view .LVU3213
 9782 11d6 8946     		mov	r9, r1
1082:Core/Src/lz4.c ****             token = op++;
 9783              		.loc 1 1082 13 is_stmt 1 view .LVU3214
1082:Core/Src/lz4.c ****             token = op++;
 9784              		.loc 1 1082 54 is_stmt 0 view .LVU3215
 9785 11d8 039B     		ldr	r3, [sp, #12]
 9786 11da 0B9A     		ldr	r2, [sp, #44]
 9787 11dc 9C1A     		subs	r4, r3, r2
 9788              	.LVL1016:
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 9789              		.loc 1 1083 13 is_stmt 1 view .LVU3216
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 269


 9790              		.loc 1 1083 23 is_stmt 0 view .LVU3217
 9791 11de 0C9B     		ldr	r3, [sp, #48]
 9792 11e0 5D1C     		adds	r5, r3, #1
 9793              	.LVL1017:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 9794              		.loc 1 1084 13 is_stmt 1 view .LVU3218
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 9795              		.loc 1 1085 18 is_stmt 0 view .LVU3219
 9796 11e2 FF21     		movs	r1, #255
 9797              	.LVL1018:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 9798              		.loc 1 1085 18 view .LVU3220
 9799 11e4 2000     		movs	r0, r4
 9800 11e6 FFF7FEFF 		bl	__aeabi_uidiv
 9801              	.LVL1019:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 9802              		.loc 1 1085 18 view .LVU3221
 9803 11ea 2018     		adds	r0, r4, r0
 9804 11ec 0300     		movs	r3, r0
 9805 11ee 0833     		adds	r3, r3, #8
 9806 11f0 EB18     		adds	r3, r5, r3
 9807 11f2 0999     		ldr	r1, [sp, #36]
 9808 11f4 8C46     		mov	ip, r1
 9809 11f6 9C45     		cmp	ip, r3
 9810 11f8 9241     		sbcs	r2, r2, r2
 9811 11fa 5242     		rsbs	r2, r2, #0
 9812 11fc 9246     		mov	r10, r2
 9813              	.LVL1020:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 9814              		.loc 1 1084 52 view .LVU3222
 9815 11fe 9942     		cmp	r1, r3
 9816 1200 00D2     		bcs	.LCB12027
 9817 1202 6EE1     		b	.L521	@long jump
 9818              	.LCB12027:
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 9819              		.loc 1 1088 13 is_stmt 1 view .LVU3223
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 9820              		.loc 1 1093 13 view .LVU3224
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 9821              		.loc 1 1093 16 is_stmt 0 view .LVU3225
 9822 1204 0E2C     		cmp	r4, #14
 9823 1206 1AD8     		bhi	.L590
1099:Core/Src/lz4.c **** 
 9824              		.loc 1 1099 18 is_stmt 1 view .LVU3226
1099:Core/Src/lz4.c **** 
 9825              		.loc 1 1099 27 is_stmt 0 view .LVU3227
 9826 1208 2301     		lsls	r3, r4, #4
1099:Core/Src/lz4.c **** 
 9827              		.loc 1 1099 25 view .LVU3228
 9828 120a 0C9A     		ldr	r2, [sp, #48]
 9829 120c 1370     		strb	r3, [r2]
 9830              	.L366:
1102:Core/Src/lz4.c ****             op+=litLength;
 9831              		.loc 1 1102 13 is_stmt 1 view .LVU3229
1102:Core/Src/lz4.c ****             op+=litLength;
 9832              		.loc 1 1102 41 is_stmt 0 view .LVU3230
 9833 120e 2C19     		adds	r4, r5, r4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 270


 9834              	.LVL1021:
 9835              	.LBB3589:
 9836              	.LBI3589:
 446:Core/Src/lz4.c **** {
 9837              		.loc 1 446 6 is_stmt 1 view .LVU3231
 9838              	.LBB3590:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 9839              		.loc 1 448 5 view .LVU3232
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 9840              		.loc 1 449 5 view .LVU3233
 450:Core/Src/lz4.c **** 
 9841              		.loc 1 450 5 view .LVU3234
 450:Core/Src/lz4.c **** 
 9842              		.loc 1 450 5 is_stmt 0 view .LVU3235
 9843              	.LBE3590:
 9844              	.LBE3589:
1102:Core/Src/lz4.c ****             op+=litLength;
 9845              		.loc 1 1102 41 view .LVU3236
 9846 1210 0B9E     		ldr	r6, [sp, #44]
 9847              	.LVL1022:
 9848              	.L367:
 9849              	.LBB3592:
 9850              	.LBB3591:
 452:Core/Src/lz4.c **** }
 9851              		.loc 1 452 5 is_stmt 1 view .LVU3237
 452:Core/Src/lz4.c **** }
 9852              		.loc 1 452 10 view .LVU3238
 9853 1212 0822     		movs	r2, #8
 9854 1214 3100     		movs	r1, r6
 9855 1216 2800     		movs	r0, r5
 9856 1218 FFF7FEFF 		bl	memcpy
 9857              	.LVL1023:
 452:Core/Src/lz4.c **** }
 9858              		.loc 1 452 29 view .LVU3239
 452:Core/Src/lz4.c **** }
 9859              		.loc 1 452 30 is_stmt 0 view .LVU3240
 9860 121c 0835     		adds	r5, r5, #8
 9861              	.LVL1024:
 452:Core/Src/lz4.c **** }
 9862              		.loc 1 452 35 is_stmt 1 view .LVU3241
 452:Core/Src/lz4.c **** }
 9863              		.loc 1 452 36 is_stmt 0 view .LVU3242
 9864 121e 0836     		adds	r6, r6, #8
 9865              	.LVL1025:
 452:Core/Src/lz4.c **** }
 9866              		.loc 1 452 49 is_stmt 1 view .LVU3243
 452:Core/Src/lz4.c **** }
 9867              		.loc 1 452 5 is_stmt 0 view .LVU3244
 9868 1220 AC42     		cmp	r4, r5
 9869 1222 F6D8     		bhi	.L367
 9870 1224 4E46     		mov	r6, r9
 9871              	.LVL1026:
 452:Core/Src/lz4.c **** }
 9872              		.loc 1 452 5 view .LVU3245
 9873 1226 039D     		ldr	r5, [sp, #12]
 9874              	.LVL1027:
 452:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 271


 9875              		.loc 1 452 5 view .LVU3246
 9876 1228 0C9F     		ldr	r7, [sp, #48]
 9877              	.LVL1028:
 452:Core/Src/lz4.c **** }
 9878              		.loc 1 452 5 view .LVU3247
 9879 122a 5346     		mov	r3, r10
 9880 122c 0493     		str	r3, [sp, #16]
 9881 122e 5B46     		mov	r3, fp
 9882 1230 0393     		str	r3, [sp, #12]
 9883              	.LVL1029:
 452:Core/Src/lz4.c **** }
 9884              		.loc 1 452 5 view .LVU3248
 9885 1232 71E0     		b	.L381
 9886              	.LVL1030:
 9887              	.L362:
 452:Core/Src/lz4.c **** }
 9888              		.loc 1 452 5 view .LVU3249
 9889              	.LBE3591:
 9890              	.LBE3592:
 9891              	.LBE3588:
1079:Core/Src/lz4.c **** 
 9892              		.loc 1 1079 87 is_stmt 1 view .LVU3250
1079:Core/Src/lz4.c **** 
 9893              		.loc 1 1079 89 is_stmt 0 view .LVU3251
 9894 1234 039B     		ldr	r3, [sp, #12]
 9895 1236 013B     		subs	r3, r3, #1
 9896 1238 0393     		str	r3, [sp, #12]
 9897              	.LVL1031:
1079:Core/Src/lz4.c **** 
 9898              		.loc 1 1079 93 is_stmt 1 view .LVU3252
1079:Core/Src/lz4.c **** 
 9899              		.loc 1 1079 98 is_stmt 0 view .LVU3253
 9900 123a 0139     		subs	r1, r1, #1
 9901              	.LVL1032:
1079:Core/Src/lz4.c **** 
 9902              		.loc 1 1079 98 view .LVU3254
 9903 123c B8E7     		b	.L360
 9904              	.LVL1033:
 9905              	.L590:
 9906              	.LBB3594:
 9907              	.LBB3593:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 9908              		.loc 1 1094 17 is_stmt 1 view .LVU3255
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 9909              		.loc 1 1094 43 is_stmt 0 view .LVU3256
 9910 123e 2300     		movs	r3, r4
 9911 1240 0F3B     		subs	r3, r3, #15
 9912              	.LVL1034:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 9913              		.loc 1 1095 17 is_stmt 1 view .LVU3257
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 9914              		.loc 1 1095 24 is_stmt 0 view .LVU3258
 9915 1242 F022     		movs	r2, #240
 9916 1244 0C99     		ldr	r1, [sp, #48]
 9917 1246 0A70     		strb	r2, [r1]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 9918              		.loc 1 1096 17 is_stmt 1 view .LVU3259
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 272


 9919              	.L364:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 9920              		.loc 1 1096 23 view .LVU3260
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 9921              		.loc 1 1096 17 is_stmt 0 view .LVU3261
 9922 1248 FE2B     		cmp	r3, #254
 9923 124a 04DD     		ble	.L591
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 9924              		.loc 1 1096 46 is_stmt 1 view .LVU3262
 9925              	.LVL1035:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 9926              		.loc 1 1096 52 is_stmt 0 view .LVU3263
 9927 124c FF22     		movs	r2, #255
 9928 124e 2A70     		strb	r2, [r5]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 9929              		.loc 1 1096 36 is_stmt 1 view .LVU3264
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 9930              		.loc 1 1096 39 is_stmt 0 view .LVU3265
 9931 1250 FF3B     		subs	r3, r3, #255
 9932              	.LVL1036:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 9933              		.loc 1 1096 49 view .LVU3266
 9934 1252 0135     		adds	r5, r5, #1
 9935              	.LVL1037:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 9936              		.loc 1 1096 49 view .LVU3267
 9937 1254 F8E7     		b	.L364
 9938              	.L591:
1097:Core/Src/lz4.c ****             }
 9939              		.loc 1 1097 17 is_stmt 1 view .LVU3268
 9940              	.LVL1038:
1097:Core/Src/lz4.c ****             }
 9941              		.loc 1 1097 23 is_stmt 0 view .LVU3269
 9942 1256 2B70     		strb	r3, [r5]
1097:Core/Src/lz4.c ****             }
 9943              		.loc 1 1097 20 view .LVU3270
 9944 1258 0135     		adds	r5, r5, #1
 9945              	.LVL1039:
1097:Core/Src/lz4.c ****             }
 9946              		.loc 1 1097 20 view .LVU3271
 9947              	.LBE3593:
 9948 125a D8E7     		b	.L366
 9949              	.LVL1040:
 9950              	.L369:
1097:Core/Src/lz4.c ****             }
 9951              		.loc 1 1097 20 view .LVU3272
 9952              	.LBE3594:
 9953              	.LBB3595:
 9954              	.LBB3596:
 9955              	.LBB3597:
 9956              	.LBB3598:
 670:Core/Src/lz4.c ****     }   }
 9957              		.loc 1 670 13 is_stmt 1 view .LVU3273
 670:Core/Src/lz4.c ****     }   }
 9958              		.loc 1 670 20 is_stmt 0 view .LVU3274
 9959 125c FFF7FEFF 		bl	LZ4_NbCommonBytes
 9960              	.LVL1041:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 273


 670:Core/Src/lz4.c ****     }   }
 9961              		.loc 1 670 20 view .LVU3275
 9962 1260 0600     		movs	r6, r0
 9963              	.LVL1042:
 9964              	.L370:
 670:Core/Src/lz4.c ****     }   }
 9965              		.loc 1 670 20 view .LVU3276
 9966              	.LBE3598:
 9967              	.LBE3597:
 9968              	.LBE3596:
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 9969              		.loc 1 1153 17 is_stmt 1 view .LVU3277
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 9970              		.loc 1 1153 20 is_stmt 0 view .LVU3278
 9971 1262 331D     		adds	r3, r6, #4
 9972 1264 ED18     		adds	r5, r5, r3
 9973              	.LVL1043:
1154:Core/Src/lz4.c ****             }
 9974              		.loc 1 1154 17 is_stmt 1 view .LVU3279
1154:Core/Src/lz4.c ****             }
 9975              		.loc 1 1154 84 view .LVU3280
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 9976              		.loc 1 1157 13 view .LVU3281
1158:Core/Src/lz4.c ****                 if (outputDirective == fillOutput) {
 9977              		.loc 1 1158 18 is_stmt 0 view .LVU3282
 9978 1266 3000     		movs	r0, r6
 9979 1268 F030     		adds	r0, r0, #240
 9980 126a FF21     		movs	r1, #255
 9981 126c FFF7FEFF 		bl	__aeabi_uidiv
 9982              	.LVL1044:
 9983 1270 0630     		adds	r0, r0, #6
 9984 1272 2018     		adds	r0, r4, r0
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 9985              		.loc 1 1157 35 view .LVU3283
 9986 1274 099B     		ldr	r3, [sp, #36]
 9987 1276 8342     		cmp	r3, r0
 9988 1278 01D2     		bcs	.LCB12263
 9989 127a 00F04DFF 		bl	.L547	@far jump
 9990              	.LCB12263:
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 9991              		.loc 1 1183 13 is_stmt 1 view .LVU3284
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 9992              		.loc 1 1183 16 is_stmt 0 view .LVU3285
 9993 127e 0E2E     		cmp	r6, #14
 9994 1280 00D9     		bls	.LCB12269
 9995 1282 B6E0     		b	.L592	@long jump
 9996              	.LCB12269:
1195:Core/Src/lz4.c ****         }
 9997              		.loc 1 1195 17 is_stmt 1 view .LVU3286
1195:Core/Src/lz4.c ****         }
 9998              		.loc 1 1195 27 is_stmt 0 view .LVU3287
 9999 1284 F6B2     		uxtb	r6, r6
 10000              	.LVL1045:
1195:Core/Src/lz4.c ****         }
 10001              		.loc 1 1195 24 view .LVU3288
 10002 1286 3878     		ldrb	r0, [r7]
 10003 1288 3618     		adds	r6, r6, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 274


 10004 128a 3E70     		strb	r6, [r7]
 10005 128c 2700     		movs	r7, r4
 10006              	.LVL1046:
 10007              	.L379:
1195:Core/Src/lz4.c ****         }
 10008              		.loc 1 1195 24 view .LVU3289
 10009              	.LBE3595:
1198:Core/Src/lz4.c **** 
 10010              		.loc 1 1198 9 is_stmt 1 view .LVU3290
1200:Core/Src/lz4.c **** 
 10011              		.loc 1 1200 9 view .LVU3291
1203:Core/Src/lz4.c **** 
 10012              		.loc 1 1203 9 view .LVU3292
1203:Core/Src/lz4.c **** 
 10013              		.loc 1 1203 12 is_stmt 0 view .LVU3293
 10014 128e 059B     		ldr	r3, [sp, #20]
 10015 1290 AB42     		cmp	r3, r5
 10016 1292 00D8     		bhi	.LCB12291
 10017 1294 06E1     		b	.L523	@long jump
 10018              	.LCB12291:
 10019              	.LBB3604:
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 10020              		.loc 1 1206 13 is_stmt 1 view .LVU3294
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 10021              		.loc 1 1206 46 is_stmt 0 view .LVU3295
 10022 1296 AC1E     		subs	r4, r5, #2
 10023              	.LVL1047:
 10024              	.LBB3605:
 10025              	.LBI3605:
 778:Core/Src/lz4.c **** {
 10026              		.loc 1 778 22 is_stmt 1 view .LVU3296
 10027              	.LBB3606:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 10028              		.loc 1 780 5 view .LVU3297
 781:Core/Src/lz4.c **** }
 10029              		.loc 1 781 5 view .LVU3298
 781:Core/Src/lz4.c **** }
 10030              		.loc 1 781 12 is_stmt 0 view .LVU3299
 10031 1298 2000     		movs	r0, r4
 10032 129a FFF7FEFF 		bl	LZ4_read32
 10033              	.LVL1048:
 10034              	.LBB3607:
 10035              	.LBI3607:
 758:Core/Src/lz4.c **** {
 10036              		.loc 1 758 22 is_stmt 1 view .LVU3300
 10037              	.LBB3608:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 10038              		.loc 1 760 5 view .LVU3301
 761:Core/Src/lz4.c ****     else
 10039              		.loc 1 761 9 view .LVU3302
 761:Core/Src/lz4.c ****     else
 10040              		.loc 1 761 27 is_stmt 0 view .LVU3303
 10041 129e 8300     		lsls	r3, r0, #2
 10042 12a0 1B18     		adds	r3, r3, r0
 10043 12a2 5B01     		lsls	r3, r3, #5
 10044 12a4 1B1A     		subs	r3, r3, r0
 10045 12a6 5A01     		lsls	r2, r3, #5
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 275


 10046 12a8 9B18     		adds	r3, r3, r2
 10047 12aa 9B00     		lsls	r3, r3, #2
 10048 12ac 1B1A     		subs	r3, r3, r0
 10049 12ae 5A01     		lsls	r2, r3, #5
 10050 12b0 D21A     		subs	r2, r2, r3
 10051 12b2 1302     		lsls	r3, r2, #8
 10052 12b4 9B1A     		subs	r3, r3, r2
 10053 12b6 1B01     		lsls	r3, r3, #4
 10054 12b8 1818     		adds	r0, r3, r0
 10055              	.LVL1049:
 761:Core/Src/lz4.c ****     else
 10056              		.loc 1 761 42 view .LVU3304
 10057 12ba C00C     		lsrs	r0, r0, #19
 10058              	.LVL1050:
 761:Core/Src/lz4.c ****     else
 10059              		.loc 1 761 42 view .LVU3305
 10060              	.LBE3608:
 10061              	.LBE3607:
 10062              	.LBE3606:
 10063              	.LBE3605:
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 10064              		.loc 1 1207 13 is_stmt 1 view .LVU3306
 10065              	.LBB3609:
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 10066              		.loc 1 1210 17 view .LVU3307
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 10067              		.loc 1 1210 46 is_stmt 0 view .LVU3308
 10068 12bc 069E     		ldr	r6, [sp, #24]
 10069 12be A41B     		subs	r4, r4, r6
 10070              	.LVL1051:
1211:Core/Src/lz4.c ****         }   }
 10071              		.loc 1 1211 17 is_stmt 1 view .LVU3309
 10072              	.LBB3610:
 10073              	.LBI3610:
 796:Core/Src/lz4.c **** {
 10074              		.loc 1 796 23 view .LVU3310
 10075              	.LBE3610:
 10076              	.LBE3609:
 10077              	.LBE3604:
 10078              	.LBE3637:
 10079              	.LBE3651:
 10080              	.LBE3658:
 10081              	.LBE3665:
 10082              	.LBE3671:
 10083              	.LBE3799:
 798:Core/Src/lz4.c ****     {
 10084              		.loc 1 798 5 view .LVU3311
 10085              	.LBB3800:
 10086              	.LBB3672:
 10087              	.LBB3666:
 10088              	.LBB3659:
 10089              	.LBB3652:
 10090              	.LBB3638:
 10091              	.LBB3614:
 10092              	.LBB3613:
 10093              	.LBB3612:
 10094              	.LBB3611:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 276


 804:Core/Src/lz4.c ****     }
 10095              		.loc 1 804 19 view .LVU3312
 804:Core/Src/lz4.c ****     }
 10096              		.loc 1 804 54 view .LVU3313
 804:Core/Src/lz4.c ****     }
 10097              		.loc 1 804 75 view .LVU3314
 804:Core/Src/lz4.c ****     }
 10098              		.loc 1 804 84 is_stmt 0 view .LVU3315
 10099 12c0 4000     		lsls	r0, r0, #1
 10100              	.LVL1052:
 804:Core/Src/lz4.c ****     }
 10101              		.loc 1 804 88 view .LVU3316
 10102 12c2 0399     		ldr	r1, [sp, #12]
 10103 12c4 0C52     		strh	r4, [r1, r0]
 804:Core/Src/lz4.c ****     }
 10104              		.loc 1 804 100 is_stmt 1 view .LVU3317
 10105              	.LVL1053:
 804:Core/Src/lz4.c ****     }
 10106              		.loc 1 804 100 is_stmt 0 view .LVU3318
 10107              	.LBE3611:
 10108              	.LBE3612:
 10109              	.LBE3613:
 10110              	.LBE3614:
1215:Core/Src/lz4.c **** 
 10111              		.loc 1 1215 9 is_stmt 1 view .LVU3319
 10112              	.LBB3615:
1225:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
 10113              		.loc 1 1225 13 view .LVU3320
 10114              	.LBB3616:
 10115              	.LBI3616:
 778:Core/Src/lz4.c **** {
 10116              		.loc 1 778 22 view .LVU3321
 10117              	.LBB3617:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 10118              		.loc 1 780 5 view .LVU3322
 781:Core/Src/lz4.c **** }
 10119              		.loc 1 781 5 view .LVU3323
 781:Core/Src/lz4.c **** }
 10120              		.loc 1 781 12 is_stmt 0 view .LVU3324
 10121 12c6 2800     		movs	r0, r5
 10122 12c8 FFF7FEFF 		bl	LZ4_read32
 10123              	.LVL1054:
 10124              	.LBB3618:
 10125              	.LBI3618:
 758:Core/Src/lz4.c **** {
 10126              		.loc 1 758 22 is_stmt 1 view .LVU3325
 10127              	.LBB3619:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 10128              		.loc 1 760 5 view .LVU3326
 761:Core/Src/lz4.c ****     else
 10129              		.loc 1 761 9 view .LVU3327
 761:Core/Src/lz4.c ****     else
 10130              		.loc 1 761 27 is_stmt 0 view .LVU3328
 10131 12cc 8300     		lsls	r3, r0, #2
 10132 12ce 1B18     		adds	r3, r3, r0
 10133 12d0 5B01     		lsls	r3, r3, #5
 10134 12d2 1B1A     		subs	r3, r3, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 277


 10135 12d4 5A01     		lsls	r2, r3, #5
 10136 12d6 9B18     		adds	r3, r3, r2
 10137 12d8 9B00     		lsls	r3, r3, #2
 10138 12da 1B1A     		subs	r3, r3, r0
 10139 12dc 5A01     		lsls	r2, r3, #5
 10140 12de D21A     		subs	r2, r2, r3
 10141 12e0 1302     		lsls	r3, r2, #8
 10142 12e2 9B1A     		subs	r3, r3, r2
 10143 12e4 1B01     		lsls	r3, r3, #4
 10144 12e6 1818     		adds	r0, r3, r0
 10145              	.LVL1055:
 761:Core/Src/lz4.c ****     else
 10146              		.loc 1 761 42 view .LVU3329
 10147 12e8 C00C     		lsrs	r0, r0, #19
 10148              	.LVL1056:
 761:Core/Src/lz4.c ****     else
 10149              		.loc 1 761 42 view .LVU3330
 10150              	.LBE3619:
 10151              	.LBE3618:
 10152              	.LBE3617:
 10153              	.LBE3616:
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 10154              		.loc 1 1226 13 is_stmt 1 view .LVU3331
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 10155              		.loc 1 1226 41 is_stmt 0 view .LVU3332
 10156 12ea AB1B     		subs	r3, r5, r6
 10157              	.LVL1057:
1227:Core/Src/lz4.c ****             assert(matchIndex < current);
 10158              		.loc 1 1227 13 is_stmt 1 view .LVU3333
 10159              	.LBB3620:
 10160              	.LBI3620:
 827:Core/Src/lz4.c **** {
 10161              		.loc 1 827 22 view .LVU3334
 10162              	.LBB3621:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 10163              		.loc 1 829 5 view .LVU3335
 10164              	.LBE3621:
 10165              	.LBE3620:
 10166              	.LBE3615:
 10167              	.LBE3638:
 10168              	.LBE3652:
 10169              	.LBE3659:
 10170              	.LBE3666:
 10171              	.LBE3672:
 10172              	.LBE3800:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 10173              		.loc 1 829 44 view .LVU3336
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 10174              		.loc 1 830 5 view .LVU3337
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 10175              		.loc 1 835 5 view .LVU3338
 10176              	.LBB3801:
 10177              	.LBB3673:
 10178              	.LBB3667:
 10179              	.LBB3660:
 10180              	.LBB3653:
 10181              	.LBB3639:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 278


 10182              	.LBB3627:
 10183              	.LBB3623:
 10184              	.LBB3622:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 10185              		.loc 1 836 9 view .LVU3339
 837:Core/Src/lz4.c ****         return hashTable[h];
 10186              		.loc 1 837 9 view .LVU3340
 838:Core/Src/lz4.c ****     }
 10187              		.loc 1 838 9 view .LVU3341
 838:Core/Src/lz4.c ****     }
 10188              		.loc 1 838 25 is_stmt 0 view .LVU3342
 10189 12ec 4000     		lsls	r0, r0, #1
 10190              	.LVL1058:
 838:Core/Src/lz4.c ****     }
 10191              		.loc 1 838 25 view .LVU3343
 10192 12ee 0399     		ldr	r1, [sp, #12]
 10193 12f0 0A5A     		ldrh	r2, [r1, r0]
 10194              	.LVL1059:
 838:Core/Src/lz4.c ****     }
 10195              		.loc 1 838 25 view .LVU3344
 10196              	.LBE3622:
 10197              	.LBE3623:
1228:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
 10198              		.loc 1 1228 13 is_stmt 1 view .LVU3345
1229:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 10199              		.loc 1 1229 13 view .LVU3346
1241:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 10200              		.loc 1 1241 20 view .LVU3347
1251:Core/Src/lz4.c ****             }
 10201              		.loc 1 1251 17 view .LVU3348
1251:Core/Src/lz4.c ****             }
 10202              		.loc 1 1251 23 is_stmt 0 view .LVU3349
 10203 12f2 B618     		adds	r6, r6, r2
 10204              	.LVL1060:
1253:Core/Src/lz4.c ****             assert(matchIndex < current);
 10205              		.loc 1 1253 13 is_stmt 1 view .LVU3350
 10206              	.LBB3624:
 10207              	.LBI3624:
 796:Core/Src/lz4.c **** {
 10208              		.loc 1 796 23 view .LVU3351
 10209              	.LBE3624:
 10210              	.LBE3627:
 10211              	.LBE3639:
 10212              	.LBE3653:
 10213              	.LBE3660:
 10214              	.LBE3667:
 10215              	.LBE3673:
 10216              	.LBE3801:
 798:Core/Src/lz4.c ****     {
 10217              		.loc 1 798 5 view .LVU3352
 10218              	.LBB3802:
 10219              	.LBB3674:
 10220              	.LBB3668:
 10221              	.LBB3661:
 10222              	.LBB3654:
 10223              	.LBB3640:
 10224              	.LBB3628:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 279


 10225              	.LBB3626:
 10226              	.LBB3625:
 804:Core/Src/lz4.c ****     }
 10227              		.loc 1 804 19 view .LVU3353
 804:Core/Src/lz4.c ****     }
 10228              		.loc 1 804 54 view .LVU3354
 804:Core/Src/lz4.c ****     }
 10229              		.loc 1 804 75 view .LVU3355
 804:Core/Src/lz4.c ****     }
 10230              		.loc 1 804 88 is_stmt 0 view .LVU3356
 10231 12f4 0B52     		strh	r3, [r1, r0]
 804:Core/Src/lz4.c ****     }
 10232              		.loc 1 804 100 is_stmt 1 view .LVU3357
 10233              	.LVL1061:
 804:Core/Src/lz4.c ****     }
 10234              		.loc 1 804 100 is_stmt 0 view .LVU3358
 10235              	.LBE3625:
 10236              	.LBE3626:
1254:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
 10237              		.loc 1 1254 13 is_stmt 1 view .LVU3359
1255:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
 10238              		.loc 1 1255 13 view .LVU3360
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 10239              		.loc 1 1256 15 is_stmt 0 view .LVU3361
 10240 12f6 079B     		ldr	r3, [sp, #28]
 10241 12f8 9342     		cmp	r3, r2
 10242 12fa 00D9     		bls	.LCB12536
 10243 12fc 9CE0     		b	.L380	@long jump
 10244              	.LCB12536:
1257:Core/Src/lz4.c ****                 token=op++;
 10245              		.loc 1 1257 19 view .LVU3362
 10246 12fe 3000     		movs	r0, r6
 10247 1300 FFF7FEFF 		bl	LZ4_read32
 10248              	.LVL1062:
1257:Core/Src/lz4.c ****                 token=op++;
 10249              		.loc 1 1257 19 view .LVU3363
 10250 1304 0400     		movs	r4, r0
 10251              	.LVL1063:
1257:Core/Src/lz4.c ****                 token=op++;
 10252              		.loc 1 1257 40 view .LVU3364
 10253 1306 2800     		movs	r0, r5
 10254 1308 FFF7FEFF 		bl	LZ4_read32
 10255              	.LVL1064:
1257:Core/Src/lz4.c ****                 token=op++;
 10256              		.loc 1 1257 15 view .LVU3365
 10257 130c 8442     		cmp	r4, r0
 10258 130e 00D0     		beq	.LCB12546
 10259 1310 92E0     		b	.L380	@long jump
 10260              	.LCB12546:
1258:Core/Src/lz4.c ****                 *token=0;
 10261              		.loc 1 1258 17 is_stmt 1 view .LVU3366
1258:Core/Src/lz4.c ****                 *token=0;
 10262              		.loc 1 1258 25 is_stmt 0 view .LVU3367
 10263 1312 7C1C     		adds	r4, r7, #1
 10264              	.LVL1065:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 10265              		.loc 1 1259 17 is_stmt 1 view .LVU3368
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 280


1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 10266              		.loc 1 1259 23 is_stmt 0 view .LVU3369
 10267 1314 0023     		movs	r3, #0
 10268 1316 3B70     		strb	r3, [r7]
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 10269              		.loc 1 1260 17 is_stmt 1 view .LVU3370
1261:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
 10270              		.loc 1 1261 17 view .LVU3371
1262:Core/Src/lz4.c ****                 goto _next_match;
 10271              		.loc 1 1262 97 view .LVU3372
1263:Core/Src/lz4.c ****             }
 10272              		.loc 1 1263 17 view .LVU3373
 10273              	.LVL1066:
 10274              	.L381:
1263:Core/Src/lz4.c ****             }
 10275              		.loc 1 1263 17 is_stmt 0 view .LVU3374
 10276              	.LBE3628:
 10277              	.LBB3629:
1104:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
 10278              		.loc 1 1104 13 is_stmt 1 view .LVU3375
1105:Core/Src/lz4.c ****         }
 10279              		.loc 1 1105 101 view .LVU3376
 10280              	.LBE3629:
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 10281              		.loc 1 1117 9 view .LVU3377
1125:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
 10282              		.loc 1 1125 9 view .LVU3378
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 10283              		.loc 1 1130 13 view .LVU3379
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 10284              		.loc 1 1130 90 view .LVU3380
1131:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)(ip - match)); op+=2;
 10285              		.loc 1 1131 13 view .LVU3381
1132:Core/Src/lz4.c ****         }
 10286              		.loc 1 1132 13 view .LVU3382
1132:Core/Src/lz4.c ****         }
 10287              		.loc 1 1132 40 is_stmt 0 view .LVU3383
 10288 1318 A91B     		subs	r1, r5, r6
1132:Core/Src/lz4.c ****         }
 10289              		.loc 1 1132 13 view .LVU3384
 10290 131a 89B2     		uxth	r1, r1
 10291 131c 2000     		movs	r0, r4
 10292 131e FFF7FEFF 		bl	LZ4_writeLE16
 10293              	.LVL1067:
1132:Core/Src/lz4.c ****         }
 10294              		.loc 1 1132 51 is_stmt 1 view .LVU3385
1132:Core/Src/lz4.c ****         }
 10295              		.loc 1 1132 53 is_stmt 0 view .LVU3386
 10296 1322 0234     		adds	r4, r4, #2
 10297              	.LVL1068:
 10298              	.LBB3630:
1136:Core/Src/lz4.c **** 
 10299              		.loc 1 1136 13 is_stmt 1 view .LVU3387
1138:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
 10300              		.loc 1 1138 13 view .LVU3388
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 10301              		.loc 1 1152 17 view .LVU3389
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 281


1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 10302              		.loc 1 1152 29 is_stmt 0 view .LVU3390
 10303 1324 2B1D     		adds	r3, r5, #4
 10304 1326 9B46     		mov	fp, r3
 10305 1328 331D     		adds	r3, r6, #4
 10306 132a 9A46     		mov	r10, r3
 10307              	.LVL1069:
 10308              	.LBB3603:
 10309              	.LBI3596:
 661:Core/Src/lz4.c **** {
 10310              		.loc 1 661 10 is_stmt 1 view .LVU3391
 10311              	.LBB3602:
 663:Core/Src/lz4.c **** 
 10312              		.loc 1 663 5 view .LVU3392
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 10313              		.loc 1 665 5 view .LVU3393
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 10314              		.loc 1 665 9 is_stmt 0 view .LVU3394
 10315 132c 0A9B     		ldr	r3, [sp, #40]
 10316              	.LVL1070:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 10317              		.loc 1 665 9 view .LVU3395
 10318 132e 0822     		movs	r2, #8
 10319 1330 5242     		rsbs	r2, r2, #0
 10320 1332 9446     		mov	ip, r2
 10321 1334 6344     		add	r3, r3, ip
 10322 1336 9946     		mov	r9, r3
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 10323              		.loc 1 665 8 view .LVU3396
 10324 1338 9B45     		cmp	fp, r3
 10325 133a 29D2     		bcs	.L522
 10326              	.LBB3599:
 666:Core/Src/lz4.c ****         if (!diff) {
 10327              		.loc 1 666 9 is_stmt 1 view .LVU3397
 666:Core/Src/lz4.c ****         if (!diff) {
 10328              		.loc 1 666 28 is_stmt 0 view .LVU3398
 10329 133c 5046     		mov	r0, r10
 10330 133e FFF7FEFF 		bl	LZ4_read_ARCH
 10331              	.LVL1071:
 10332 1342 8046     		mov	r8, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 10333              		.loc 1 666 52 view .LVU3399
 10334 1344 5846     		mov	r0, fp
 10335 1346 FFF7FEFF 		bl	LZ4_read_ARCH
 10336              	.LVL1072:
 10337 134a 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 10338              		.loc 1 666 21 view .LVU3400
 10339 134c 4046     		mov	r0, r8
 10340 134e 5840     		eors	r0, r3
 10341              	.LVL1073:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 10342              		.loc 1 667 9 is_stmt 1 view .LVU3401
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 10343              		.loc 1 667 12 is_stmt 0 view .LVU3402
 10344 1350 9845     		cmp	r8, r3
 10345 1352 83D1     		bne	.L369
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 282


 668:Core/Src/lz4.c ****         } else {
 10346              		.loc 1 668 13 is_stmt 1 view .LVU3403
 668:Core/Src/lz4.c ****         } else {
 10347              		.loc 1 668 16 is_stmt 0 view .LVU3404
 10348 1354 0823     		movs	r3, #8
 10349 1356 9846     		mov	r8, r3
 10350 1358 A844     		add	r8, r8, r5
 10351              	.LVL1074:
 668:Core/Src/lz4.c ****         } else {
 10352              		.loc 1 668 28 is_stmt 1 view .LVU3405
 668:Core/Src/lz4.c ****         } else {
 10353              		.loc 1 668 34 is_stmt 0 view .LVU3406
 10354 135a 9A46     		mov	r10, r3
 10355              	.LVL1075:
 668:Core/Src/lz4.c ****         } else {
 10356              		.loc 1 668 34 view .LVU3407
 10357 135c B244     		add	r10, r10, r6
 10358              	.LVL1076:
 10359              	.L372:
 668:Core/Src/lz4.c ****         } else {
 10360              		.loc 1 668 34 view .LVU3408
 10361              	.LBE3599:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 10362              		.loc 1 673 11 is_stmt 1 view .LVU3409
 10363 135e C845     		cmp	r8, r9
 10364 1360 24D2     		bcs	.L593
 10365              	.LBB3600:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 10366              		.loc 1 674 9 view .LVU3410
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 10367              		.loc 1 674 28 is_stmt 0 view .LVU3411
 10368 1362 5046     		mov	r0, r10
 10369 1364 FFF7FEFF 		bl	LZ4_read_ARCH
 10370              	.LVL1077:
 10371 1368 0600     		movs	r6, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 10372              		.loc 1 674 52 view .LVU3412
 10373 136a 4046     		mov	r0, r8
 10374 136c FFF7FEFF 		bl	LZ4_read_ARCH
 10375              	.LVL1078:
 10376 1370 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 10377              		.loc 1 674 21 view .LVU3413
 10378 1372 3000     		movs	r0, r6
 10379 1374 5840     		eors	r0, r3
 10380              	.LVL1079:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 10381              		.loc 1 675 9 is_stmt 1 view .LVU3414
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 10382              		.loc 1 675 12 is_stmt 0 view .LVU3415
 10383 1376 9E42     		cmp	r6, r3
 10384 1378 05D0     		beq	.L594
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 10385              		.loc 1 676 9 is_stmt 1 view .LVU3416
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 10386              		.loc 1 676 16 is_stmt 0 view .LVU3417
 10387 137a FFF7FEFF 		bl	LZ4_NbCommonBytes
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 283


 10388              	.LVL1080:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 10389              		.loc 1 676 13 view .LVU3418
 10390 137e 4044     		add	r0, r0, r8
 10391              	.LVL1081:
 677:Core/Src/lz4.c ****     }
 10392              		.loc 1 677 9 is_stmt 1 view .LVU3419
 677:Core/Src/lz4.c ****     }
 10393              		.loc 1 677 31 is_stmt 0 view .LVU3420
 10394 1380 5B46     		mov	r3, fp
 10395 1382 C61A     		subs	r6, r0, r3
 677:Core/Src/lz4.c ****     }
 10396              		.loc 1 677 16 view .LVU3421
 10397 1384 6DE7     		b	.L370
 10398              	.LVL1082:
 10399              	.L594:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 10400              		.loc 1 675 22 is_stmt 1 view .LVU3422
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 10401              		.loc 1 675 25 is_stmt 0 view .LVU3423
 10402 1386 0423     		movs	r3, #4
 10403 1388 9C46     		mov	ip, r3
 10404 138a E044     		add	r8, r8, ip
 10405              	.LVL1083:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 10406              		.loc 1 675 37 is_stmt 1 view .LVU3424
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 10407              		.loc 1 675 43 is_stmt 0 view .LVU3425
 10408 138c E244     		add	r10, r10, ip
 10409              	.LVL1084:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 10410              		.loc 1 675 55 is_stmt 1 view .LVU3426
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 10411              		.loc 1 675 9 is_stmt 0 view .LVU3427
 10412 138e E6E7     		b	.L372
 10413              	.LVL1085:
 10414              	.L522:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 10415              		.loc 1 675 9 view .LVU3428
 10416              	.LBE3600:
 10417              	.LBB3601:
 10418 1390 D846     		mov	r8, fp
 10419 1392 E4E7     		b	.L372
 10420              	.L640:
 10421              		.align	2
 10422              	.L639:
 10423 1394 0A000100 		.word	65546
 10424 1398 0C400000 		.word	16396
 10425 139c 08400000 		.word	16392
 10426 13a0 FEFF0000 		.word	65534
 10427 13a4 04400000 		.word	16388
 10428 13a8 10400000 		.word	16400
 10429              	.LVL1086:
 10430              	.L593:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 10431              		.loc 1 675 9 view .LVU3429
 10432              	.LBE3601:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 284


 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 10433              		.loc 1 680 5 is_stmt 1 view .LVU3430
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 10434              		.loc 1 681 5 view .LVU3431
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 10435              		.loc 1 681 23 is_stmt 0 view .LVU3432
 10436 13ac 0A9B     		ldr	r3, [sp, #40]
 10437 13ae 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 10438              		.loc 1 681 8 view .LVU3433
 10439 13b0 9845     		cmp	r8, r3
 10440 13b2 08D2     		bcs	.L374
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 10441              		.loc 1 681 32 view .LVU3434
 10442 13b4 5046     		mov	r0, r10
 10443 13b6 FFF7FEFF 		bl	LZ4_read16
 10444              	.LVL1087:
 10445 13ba 0600     		movs	r6, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 10446              		.loc 1 681 54 view .LVU3435
 10447 13bc 4046     		mov	r0, r8
 10448 13be FFF7FEFF 		bl	LZ4_read16
 10449              	.LVL1088:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 10450              		.loc 1 681 28 view .LVU3436
 10451 13c2 8642     		cmp	r6, r0
 10452 13c4 0CD0     		beq	.L595
 10453              	.L374:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 10454              		.loc 1 682 5 is_stmt 1 view .LVU3437
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 10455              		.loc 1 682 8 is_stmt 0 view .LVU3438
 10456 13c6 0D9B     		ldr	r3, [sp, #52]
 10457 13c8 4345     		cmp	r3, r8
 10458 13ca 05D9     		bls	.L375
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 10459              		.loc 1 682 28 view .LVU3439
 10460 13cc 5346     		mov	r3, r10
 10461 13ce 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 10462              		.loc 1 682 39 view .LVU3440
 10463 13d0 4346     		mov	r3, r8
 10464 13d2 1B78     		ldrb	r3, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 10465              		.loc 1 682 24 view .LVU3441
 10466 13d4 9A42     		cmp	r2, r3
 10467 13d6 08D0     		beq	.L596
 10468              	.L375:
 683:Core/Src/lz4.c **** }
 10469              		.loc 1 683 5 is_stmt 1 view .LVU3442
 683:Core/Src/lz4.c **** }
 10470              		.loc 1 683 27 is_stmt 0 view .LVU3443
 10471 13d8 4346     		mov	r3, r8
 10472 13da 5A46     		mov	r2, fp
 10473 13dc 9E1A     		subs	r6, r3, r2
 683:Core/Src/lz4.c **** }
 10474              		.loc 1 683 12 view .LVU3444
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 285


 10475 13de 40E7     		b	.L370
 10476              	.L595:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 10477              		.loc 1 681 74 is_stmt 1 view .LVU3445
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 10478              		.loc 1 681 77 is_stmt 0 view .LVU3446
 10479 13e0 0223     		movs	r3, #2
 10480 13e2 9C46     		mov	ip, r3
 10481 13e4 E044     		add	r8, r8, ip
 10482              	.LVL1089:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 10483              		.loc 1 681 82 is_stmt 1 view .LVU3447
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 10484              		.loc 1 681 88 is_stmt 0 view .LVU3448
 10485 13e6 E244     		add	r10, r10, ip
 10486              	.LVL1090:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 10487              		.loc 1 681 88 view .LVU3449
 10488 13e8 EDE7     		b	.L374
 10489              	.L596:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 10490              		.loc 1 682 46 is_stmt 1 view .LVU3450
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 10491              		.loc 1 682 49 is_stmt 0 view .LVU3451
 10492 13ea 0123     		movs	r3, #1
 10493 13ec 9C46     		mov	ip, r3
 10494 13ee E044     		add	r8, r8, ip
 10495              	.LVL1091:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 10496              		.loc 1 682 49 view .LVU3452
 10497 13f0 F2E7     		b	.L375
 10498              	.LVL1092:
 10499              	.L592:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 10500              		.loc 1 682 49 view .LVU3453
 10501              	.LBE3602:
 10502              	.LBE3603:
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 10503              		.loc 1 1184 17 is_stmt 1 view .LVU3454
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 10504              		.loc 1 1184 24 is_stmt 0 view .LVU3455
 10505 13f2 3B78     		ldrb	r3, [r7]
 10506 13f4 0F33     		adds	r3, r3, #15
 10507 13f6 3B70     		strb	r3, [r7]
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 10508              		.loc 1 1185 17 is_stmt 1 view .LVU3456
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 10509              		.loc 1 1185 27 is_stmt 0 view .LVU3457
 10510 13f8 0F3E     		subs	r6, r6, #15
 10511              	.LVL1093:
1186:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
 10512              		.loc 1 1186 17 is_stmt 1 view .LVU3458
 10513 13fa 0121     		movs	r1, #1
 10514 13fc 4942     		rsbs	r1, r1, #0
 10515 13fe 2000     		movs	r0, r4
 10516 1400 FFF7FEFF 		bl	LZ4_write32
 10517              	.LVL1094:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 286


1187:Core/Src/lz4.c ****                     op+=4;
 10518              		.loc 1 1187 17 view .LVU3459
1187:Core/Src/lz4.c ****                     op+=4;
 10519              		.loc 1 1187 23 is_stmt 0 view .LVU3460
 10520 1404 08E0     		b	.L377
 10521              	.L378:
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 10522              		.loc 1 1188 21 is_stmt 1 view .LVU3461
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 10523              		.loc 1 1188 23 is_stmt 0 view .LVU3462
 10524 1406 0434     		adds	r4, r4, #4
 10525              	.LVL1095:
1189:Core/Src/lz4.c ****                     matchCode -= 4*255;
 10526              		.loc 1 1189 21 is_stmt 1 view .LVU3463
 10527 1408 0121     		movs	r1, #1
 10528 140a 4942     		rsbs	r1, r1, #0
 10529 140c 2000     		movs	r0, r4
 10530 140e FFF7FEFF 		bl	LZ4_write32
 10531              	.LVL1096:
1190:Core/Src/lz4.c ****                 }
 10532              		.loc 1 1190 21 view .LVU3464
1190:Core/Src/lz4.c ****                 }
 10533              		.loc 1 1190 31 is_stmt 0 view .LVU3465
 10534 1412 AB4B     		ldr	r3, .L641
 10535 1414 9C46     		mov	ip, r3
 10536 1416 6644     		add	r6, r6, ip
 10537              	.LVL1097:
 10538              	.L377:
1187:Core/Src/lz4.c ****                     op+=4;
 10539              		.loc 1 1187 23 is_stmt 1 view .LVU3466
 10540 1418 FF23     		movs	r3, #255
 10541 141a 9B00     		lsls	r3, r3, #2
 10542 141c 9E42     		cmp	r6, r3
 10543 141e F2D2     		bcs	.L378
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 10544              		.loc 1 1192 17 view .LVU3467
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 10545              		.loc 1 1192 33 is_stmt 0 view .LVU3468
 10546 1420 FF21     		movs	r1, #255
 10547 1422 3000     		movs	r0, r6
 10548 1424 FFF7FEFF 		bl	__aeabi_uidiv
 10549              	.LVL1098:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 10550              		.loc 1 1192 20 view .LVU3469
 10551 1428 2418     		adds	r4, r4, r0
 10552              	.LVL1099:
1193:Core/Src/lz4.c ****             } else
 10553              		.loc 1 1193 17 is_stmt 1 view .LVU3470
1193:Core/Src/lz4.c ****             } else
 10554              		.loc 1 1193 42 is_stmt 0 view .LVU3471
 10555 142a FF21     		movs	r1, #255
 10556 142c 3000     		movs	r0, r6
 10557 142e FFF7FEFF 		bl	__aeabi_uidivmod
 10558              	.LVL1100:
1193:Core/Src/lz4.c ****             } else
 10559              		.loc 1 1193 20 view .LVU3472
 10560 1432 671C     		adds	r7, r4, #1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 287


 10561              	.LVL1101:
1193:Core/Src/lz4.c ****             } else
 10562              		.loc 1 1193 23 view .LVU3473
 10563 1434 2170     		strb	r1, [r4]
 10564 1436 2AE7     		b	.L379
 10565              	.LVL1102:
 10566              	.L380:
1193:Core/Src/lz4.c ****             } else
 10567              		.loc 1 1193 23 view .LVU3474
 10568              	.LBE3630:
1268:Core/Src/lz4.c **** 
 10569              		.loc 1 1268 18 view .LVU3475
 10570 1438 2E00     		movs	r6, r5
 10571              	.LVL1103:
1268:Core/Src/lz4.c **** 
 10572              		.loc 1 1268 18 view .LVU3476
 10573 143a 0C97     		str	r7, [sp, #48]
 10574 143c 039B     		ldr	r3, [sp, #12]
 10575 143e 9B46     		mov	fp, r3
 10576              	.LVL1104:
1268:Core/Src/lz4.c **** 
 10577              		.loc 1 1268 9 is_stmt 1 view .LVU3477
1268:Core/Src/lz4.c **** 
 10578              		.loc 1 1268 18 is_stmt 0 view .LVU3478
 10579 1440 0135     		adds	r5, r5, #1
 10580              	.LVL1105:
 10581              	.LBB3631:
 10582              	.LBI3631:
 778:Core/Src/lz4.c **** {
 10583              		.loc 1 778 22 is_stmt 1 view .LVU3479
 10584              	.LBB3632:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 10585              		.loc 1 780 5 view .LVU3480
 781:Core/Src/lz4.c **** }
 10586              		.loc 1 781 5 view .LVU3481
 781:Core/Src/lz4.c **** }
 10587              		.loc 1 781 12 is_stmt 0 view .LVU3482
 10588 1442 2800     		movs	r0, r5
 10589 1444 FFF7FEFF 		bl	LZ4_read32
 10590              	.LVL1106:
 10591              	.LBB3633:
 10592              	.LBI3633:
 758:Core/Src/lz4.c **** {
 10593              		.loc 1 758 22 is_stmt 1 view .LVU3483
 10594              	.LBB3634:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 10595              		.loc 1 760 5 view .LVU3484
 761:Core/Src/lz4.c ****     else
 10596              		.loc 1 761 9 view .LVU3485
 761:Core/Src/lz4.c ****     else
 10597              		.loc 1 761 27 is_stmt 0 view .LVU3486
 10598 1448 8300     		lsls	r3, r0, #2
 10599 144a 1B18     		adds	r3, r3, r0
 10600 144c 5B01     		lsls	r3, r3, #5
 10601 144e 1B1A     		subs	r3, r3, r0
 10602 1450 5A01     		lsls	r2, r3, #5
 10603 1452 9B18     		adds	r3, r3, r2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 288


 10604 1454 9B00     		lsls	r3, r3, #2
 10605 1456 1B1A     		subs	r3, r3, r0
 10606 1458 5C01     		lsls	r4, r3, #5
 10607 145a E31A     		subs	r3, r4, r3
 10608 145c 1C02     		lsls	r4, r3, #8
 10609 145e E41A     		subs	r4, r4, r3
 10610 1460 2401     		lsls	r4, r4, #4
 10611 1462 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 10612              		.loc 1 761 42 view .LVU3487
 10613 1464 E40C     		lsrs	r4, r4, #19
 10614 1466 0B96     		str	r6, [sp, #44]
 10615 1468 64E6     		b	.L382
 10616              	.LVL1107:
 10617              	.L520:
 761:Core/Src/lz4.c ****     else
 10618              		.loc 1 761 42 view .LVU3488
 10619              	.LBE3634:
 10620              	.LBE3633:
 10621              	.LBE3632:
 10622              	.LBE3631:
 10623              	.LBE3640:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 10624              		.loc 1 946 11 view .LVU3489
 10625 146a 029B     		ldr	r3, [sp, #8]
 10626 146c 0C93     		str	r3, [sp, #48]
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 10627              		.loc 1 934 17 view .LVU3490
 10628 146e 019B     		ldr	r3, [sp, #4]
 10629 1470 0B93     		str	r3, [sp, #44]
 10630              	.LVL1108:
 10631              	.L358:
 10632              	.LBB3641:
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 10633              		.loc 1 1274 9 is_stmt 1 view .LVU3491
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 10634              		.loc 1 1274 40 is_stmt 0 view .LVU3492
 10635 1472 0A9B     		ldr	r3, [sp, #40]
 10636 1474 0B9A     		ldr	r2, [sp, #44]
 10637 1476 9C1A     		subs	r4, r3, r2
 10638              	.LVL1109:
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 10639              		.loc 1 1275 9 is_stmt 1 view .LVU3493
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 10640              		.loc 1 1276 46 is_stmt 0 view .LVU3494
 10641 1478 2000     		movs	r0, r4
 10642 147a F030     		adds	r0, r0, #240
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 10643              		.loc 1 1276 56 view .LVU3495
 10644 147c FF21     		movs	r1, #255
 10645 147e FFF7FEFF 		bl	__aeabi_uidiv
 10646              	.LVL1110:
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 10647              		.loc 1 1276 31 view .LVU3496
 10648 1482 2018     		adds	r0, r4, r0
 10649 1484 0130     		adds	r0, r0, #1
 10650 1486 0C9B     		ldr	r3, [sp, #48]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 289


 10651 1488 9C46     		mov	ip, r3
 10652 148a 6044     		add	r0, r0, ip
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 10653              		.loc 1 1275 32 view .LVU3497
 10654 148c 099A     		ldr	r2, [sp, #36]
 10655 148e 8242     		cmp	r2, r0
 10656 1490 2AD3     		bcc	.L524
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 10657              		.loc 1 1287 9 is_stmt 1 view .LVU3498
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 10658              		.loc 1 1287 69 view .LVU3499
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 10659              		.loc 1 1288 9 view .LVU3500
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 10660              		.loc 1 1288 12 is_stmt 0 view .LVU3501
 10661 1492 0E2C     		cmp	r4, #14
 10662 1494 1BD9     		bls	.L383
 10663              	.LBB3642:
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 10664              		.loc 1 1289 13 is_stmt 1 view .LVU3502
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 10665              		.loc 1 1289 20 is_stmt 0 view .LVU3503
 10666 1496 2200     		movs	r2, r4
 10667 1498 0F3A     		subs	r2, r2, #15
 10668              	.LVL1111:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 10669              		.loc 1 1290 13 is_stmt 1 view .LVU3504
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 10670              		.loc 1 1290 16 is_stmt 0 view .LVU3505
 10671 149a 1800     		movs	r0, r3
 10672 149c 0133     		adds	r3, r3, #1
 10673              	.LVL1112:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 10674              		.loc 1 1290 19 view .LVU3506
 10675 149e F021     		movs	r1, #240
 10676 14a0 0170     		strb	r1, [r0]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 10677              		.loc 1 1291 13 is_stmt 1 view .LVU3507
 10678 14a2 06E0     		b	.L384
 10679              	.LVL1113:
 10680              	.L523:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 10681              		.loc 1 1291 13 is_stmt 0 view .LVU3508
 10682              	.LBE3642:
 10683              	.LBE3641:
 10684              	.LBB3644:
1200:Core/Src/lz4.c **** 
 10685              		.loc 1 1200 16 view .LVU3509
 10686 14a4 0C97     		str	r7, [sp, #48]
 10687 14a6 0B95     		str	r5, [sp, #44]
 10688 14a8 E3E7     		b	.L358
 10689              	.LVL1114:
 10690              	.L385:
1200:Core/Src/lz4.c **** 
 10691              		.loc 1 1200 16 view .LVU3510
 10692              	.LBE3644:
 10693              	.LBB3645:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 290


 10694              	.LBB3643:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 10695              		.loc 1 1291 58 is_stmt 1 view .LVU3511
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 10696              		.loc 1 1291 64 is_stmt 0 view .LVU3512
 10697 14aa FF21     		movs	r1, #255
 10698 14ac 1970     		strb	r1, [r3]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 10699              		.loc 1 1291 40 is_stmt 1 view .LVU3513
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 10700              		.loc 1 1291 51 is_stmt 0 view .LVU3514
 10701 14ae FF3A     		subs	r2, r2, #255
 10702              	.LVL1115:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 10703              		.loc 1 1291 61 view .LVU3515
 10704 14b0 0133     		adds	r3, r3, #1
 10705              	.LVL1116:
 10706              	.L384:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 10707              		.loc 1 1291 19 is_stmt 1 view .LVU3516
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 10708              		.loc 1 1291 13 is_stmt 0 view .LVU3517
 10709 14b2 FE2A     		cmp	r2, #254
 10710 14b4 F9D8     		bhi	.L385
1292:Core/Src/lz4.c ****         } else {
 10711              		.loc 1 1292 13 is_stmt 1 view .LVU3518
1292:Core/Src/lz4.c ****         } else {
 10712              		.loc 1 1292 16 is_stmt 0 view .LVU3519
 10713 14b6 5D1C     		adds	r5, r3, #1
 10714              	.LVL1117:
1292:Core/Src/lz4.c ****         } else {
 10715              		.loc 1 1292 19 view .LVU3520
 10716 14b8 1A70     		strb	r2, [r3]
 10717              	.LVL1118:
 10718              	.L386:
1292:Core/Src/lz4.c ****         } else {
 10719              		.loc 1 1292 19 view .LVU3521
 10720              	.LBE3643:
1296:Core/Src/lz4.c ****         ip = anchor + lastRun;
 10721              		.loc 1 1296 9 is_stmt 1 view .LVU3522
 10722 14ba 2200     		movs	r2, r4
 10723 14bc 0B99     		ldr	r1, [sp, #44]
 10724 14be 2800     		movs	r0, r5
 10725 14c0 FFF7FEFF 		bl	memcpy
 10726              	.LVL1119:
1297:Core/Src/lz4.c ****         op += lastRun;
 10727              		.loc 1 1297 9 view .LVU3523
1298:Core/Src/lz4.c ****     }
 10728              		.loc 1 1298 9 view .LVU3524
1298:Core/Src/lz4.c ****     }
 10729              		.loc 1 1298 12 is_stmt 0 view .LVU3525
 10730 14c4 2C19     		adds	r4, r5, r4
 10731              	.LVL1120:
1298:Core/Src/lz4.c ****     }
 10732              		.loc 1 1298 12 view .LVU3526
 10733              	.LBE3645:
1301:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 291


 10734              		.loc 1 1301 5 is_stmt 1 view .LVU3527
1304:Core/Src/lz4.c ****     assert(result > 0);
 10735              		.loc 1 1304 5 view .LVU3528
1304:Core/Src/lz4.c ****     assert(result > 0);
 10736              		.loc 1 1304 12 is_stmt 0 view .LVU3529
 10737 14c6 029B     		ldr	r3, [sp, #8]
 10738 14c8 E31A     		subs	r3, r4, r3
 10739 14ca 9A46     		mov	r10, r3
 10740              	.LVL1121:
1305:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
 10741              		.loc 1 1305 5 is_stmt 1 view .LVU3530
1306:Core/Src/lz4.c ****     return result;
 10742              		.loc 1 1306 5 view .LVU3531
1306:Core/Src/lz4.c ****     return result;
 10743              		.loc 1 1306 94 view .LVU3532
1307:Core/Src/lz4.c **** }
 10744              		.loc 1 1307 5 view .LVU3533
1307:Core/Src/lz4.c **** }
 10745              		.loc 1 1307 12 is_stmt 0 view .LVU3534
 10746 14cc 95E5     		b	.L204
 10747              	.LVL1122:
 10748              	.L383:
 10749              	.LBB3646:
1294:Core/Src/lz4.c ****         }
 10750              		.loc 1 1294 13 is_stmt 1 view .LVU3535
1294:Core/Src/lz4.c ****         }
 10751              		.loc 1 1294 16 is_stmt 0 view .LVU3536
 10752 14ce 0C9A     		ldr	r2, [sp, #48]
 10753 14d0 551C     		adds	r5, r2, #1
 10754              	.LVL1123:
1294:Core/Src/lz4.c ****         }
 10755              		.loc 1 1294 21 view .LVU3537
 10756 14d2 2301     		lsls	r3, r4, #4
1294:Core/Src/lz4.c ****         }
 10757              		.loc 1 1294 19 view .LVU3538
 10758 14d4 1370     		strb	r3, [r2]
 10759 14d6 F0E7     		b	.L386
 10760              	.LVL1124:
 10761              	.L518:
1294:Core/Src/lz4.c ****         }
 10762              		.loc 1 1294 19 view .LVU3539
 10763              	.LBE3646:
 10764              	.LBE3654:
 10765              	.LBE3661:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 10766              		.loc 1 1330 58 view .LVU3540
 10767 14d8 0023     		movs	r3, #0
 10768 14da 9A46     		mov	r10, r3
 10769 14dc 8DE5     		b	.L204
 10770              	.LVL1125:
 10771              	.L519:
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 10772              		.loc 1 1332 71 view .LVU3541
 10773 14de A246     		mov	r10, r4
 10774 14e0 8BE5     		b	.L204
 10775              	.LVL1126:
 10776              	.L521:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 292


 10777              	.LBB3662:
 10778              	.LBB3655:
 10779              	.LBB3647:
 10780              	.LBB3635:
1086:Core/Src/lz4.c ****             }
 10781              		.loc 1 1086 24 view .LVU3542
 10782 14e2 089B     		ldr	r3, [sp, #32]
 10783 14e4 9A46     		mov	r10, r3
 10784 14e6 88E5     		b	.L204
 10785              	.LVL1127:
 10786              	.L524:
1086:Core/Src/lz4.c ****             }
 10787              		.loc 1 1086 24 view .LVU3543
 10788              	.LBE3635:
 10789              	.LBE3647:
 10790              	.LBB3648:
1284:Core/Src/lz4.c ****             }
 10791              		.loc 1 1284 24 view .LVU3544
 10792 14e8 0023     		movs	r3, #0
 10793              	.LVL1128:
1284:Core/Src/lz4.c ****             }
 10794              		.loc 1 1284 24 view .LVU3545
 10795 14ea 9A46     		mov	r10, r3
 10796              	.LVL1129:
1284:Core/Src/lz4.c ****             }
 10797              		.loc 1 1284 24 view .LVU3546
 10798              	.LBE3648:
 10799              	.LBE3655:
 10800              	.LBE3662:
 10801              	.LBE3668:
 10802              	.LBE3674:
1409:Core/Src/lz4.c ****             } else {
 10803              		.loc 1 1409 24 view .LVU3547
 10804 14ec 85E5     		b	.L204
 10805              	.LVL1130:
 10806              	.L355:
1411:Core/Src/lz4.c ****             }
 10807              		.loc 1 1411 17 is_stmt 1 view .LVU3548
 10808              	.LBB3675:
 10809              	.LBI3675:
1314:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 10810              		.loc 1 1314 22 view .LVU3549
 10811              	.LBB3676:
1327:Core/Src/lz4.c ****                 srcSize, dstCapacity);
 10812              		.loc 1 1327 5 view .LVU3550
1328:Core/Src/lz4.c **** 
 10813              		.loc 1 1328 38 view .LVU3551
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 10814              		.loc 1 1330 5 view .LVU3552
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 10815              		.loc 1 1330 8 is_stmt 0 view .LVU3553
 10816 14ee FC23     		movs	r3, #252
 10817 14f0 DB05     		lsls	r3, r3, #23
 10818 14f2 9C42     		cmp	r4, r3
 10819 14f4 00D9     		bls	.LCB13420
 10820 14f6 18E2     		b	.L525	@long jump
 10821              	.LCB13420:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 293


1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 10822              		.loc 1 1331 5 is_stmt 1 view .LVU3554
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 10823              		.loc 1 1331 8 is_stmt 0 view .LVU3555
 10824 14f8 002C     		cmp	r4, #0
 10825 14fa 09D1     		bne	.L388
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 10826              		.loc 1 1332 9 is_stmt 1 view .LVU3556
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 10827              		.loc 1 1332 43 is_stmt 0 view .LVU3557
 10828 14fc 189B     		ldr	r3, [sp, #96]
 10829 14fe 002B     		cmp	r3, #0
 10830 1500 00DC     		bgt	.LCB13427
 10831 1502 16E2     		b	.L526	@long jump
 10832              	.LCB13427:
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 10833              		.loc 1 1333 9 is_stmt 1 view .LVU3558
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 10834              		.loc 1 1333 49 view .LVU3559
1334:Core/Src/lz4.c ****         assert(dst != NULL);
 10835              		.loc 1 1334 9 view .LVU3560
1335:Core/Src/lz4.c ****         dst[0] = 0;
 10836              		.loc 1 1335 9 view .LVU3561
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 10837              		.loc 1 1336 9 view .LVU3562
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 10838              		.loc 1 1336 16 is_stmt 0 view .LVU3563
 10839 1504 0023     		movs	r3, #0
 10840 1506 029A     		ldr	r2, [sp, #8]
 10841 1508 1370     		strb	r3, [r2]
1337:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
 10842              		.loc 1 1337 9 is_stmt 1 view .LVU3564
1341:Core/Src/lz4.c ****     }
 10843              		.loc 1 1341 9 view .LVU3565
1341:Core/Src/lz4.c ****     }
 10844              		.loc 1 1341 16 is_stmt 0 view .LVU3566
 10845 150a 0133     		adds	r3, r3, #1
 10846 150c 9A46     		mov	r10, r3
 10847 150e 74E5     		b	.L204
 10848              	.L388:
1343:Core/Src/lz4.c **** 
 10849              		.loc 1 1343 5 is_stmt 1 view .LVU3567
1345:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
 10850              		.loc 1 1345 5 view .LVU3568
 10851              	.LVL1131:
 10852              	.LBB3677:
 10853              	.LBI3677:
 904:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 10854              		.loc 1 904 22 view .LVU3569
 10855              	.LBB3678:
 917:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 10856              		.loc 1 917 5 view .LVU3570
 918:Core/Src/lz4.c **** 
 10857              		.loc 1 918 5 view .LVU3571
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 10858              		.loc 1 920 5 view .LVU3572
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 294


 10859              		.loc 1 921 5 view .LVU3573
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 10860              		.loc 1 921 17 is_stmt 0 view .LVU3574
 10861 1510 0199     		ldr	r1, [sp, #4]
 10862              	.LVL1132:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 10863              		.loc 1 921 17 view .LVU3575
 10864 1512 4B46     		mov	r3, r9
 10865 1514 CB1A     		subs	r3, r1, r3
 10866 1516 0593     		str	r3, [sp, #20]
 10867              	.LVL1133:
 922:Core/Src/lz4.c **** 
 10868              		.loc 1 922 5 is_stmt 1 view .LVU3576
 924:Core/Src/lz4.c ****     const BYTE* const dictionary =
 10869              		.loc 1 924 5 view .LVU3577
 925:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
 10870              		.loc 1 925 5 view .LVU3578
 927:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
 10871              		.loc 1 927 5 view .LVU3579
 929:Core/Src/lz4.c **** 
 10872              		.loc 1 929 5 view .LVU3580
 931:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
 10873              		.loc 1 931 5 view .LVU3581
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 10874              		.loc 1 932 5 view .LVU3582
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 10875              		.loc 1 933 5 view .LVU3583
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 10876              		.loc 1 934 5 view .LVU3584
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 10877              		.loc 1 935 5 view .LVU3585
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 10878              		.loc 1 935 23 is_stmt 0 view .LVU3586
 10879 1518 0F00     		movs	r7, r1
 10880 151a 8C46     		mov	ip, r1
 10881 151c A444     		add	ip, ip, r4
 10882 151e 6346     		mov	r3, ip
 10883              	.LVL1134:
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 10884              		.loc 1 935 23 view .LVU3587
 10885 1520 0993     		str	r3, [sp, #36]
 10886              	.LVL1135:
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 10887              		.loc 1 936 5 is_stmt 1 view .LVU3588
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 10888              		.loc 1 936 23 is_stmt 0 view .LVU3589
 10889 1522 6246     		mov	r2, ip
 10890 1524 0B3A     		subs	r2, r2, #11
 10891 1526 0A92     		str	r2, [sp, #40]
 10892              	.LVL1136:
 937:Core/Src/lz4.c **** 
 10893              		.loc 1 937 5 is_stmt 1 view .LVU3590
 937:Core/Src/lz4.c **** 
 10894              		.loc 1 937 23 is_stmt 0 view .LVU3591
 10895 1528 053B     		subs	r3, r3, #5
 10896              	.LVL1137:
 937:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 295


 10897              		.loc 1 937 23 view .LVU3592
 10898 152a 0C93     		str	r3, [sp, #48]
 10899              	.LVL1138:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 10900              		.loc 1 941 5 is_stmt 1 view .LVU3593
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 10901              		.loc 1 946 5 view .LVU3594
 947:Core/Src/lz4.c **** 
 10902              		.loc 1 947 5 view .LVU3595
 947:Core/Src/lz4.c **** 
 10903              		.loc 1 947 17 is_stmt 0 view .LVU3596
 10904 152c 029E     		ldr	r6, [sp, #8]
 10905 152e 3300     		movs	r3, r6
 10906              	.LVL1139:
 947:Core/Src/lz4.c **** 
 10907              		.loc 1 947 17 view .LVU3597
 10908 1530 189A     		ldr	r2, [sp, #96]
 10909              	.LVL1140:
 947:Core/Src/lz4.c **** 
 10910              		.loc 1 947 17 view .LVU3598
 10911 1532 9446     		mov	ip, r2
 10912              	.LVL1141:
 947:Core/Src/lz4.c **** 
 10913              		.loc 1 947 17 view .LVU3599
 10914 1534 6344     		add	r3, r3, ip
 10915 1536 0893     		str	r3, [sp, #32]
 10916              	.LVL1142:
 949:Core/Src/lz4.c ****     U32 forwardH;
 10917              		.loc 1 949 5 is_stmt 1 view .LVU3600
 950:Core/Src/lz4.c **** 
 10918              		.loc 1 950 5 view .LVU3601
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 10919              		.loc 1 952 5 view .LVU3602
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 10920              		.loc 1 952 98 view .LVU3603
 953:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 10921              		.loc 1 953 5 view .LVU3604
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 10922              		.loc 1 956 5 view .LVU3605
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 10923              		.loc 1 957 5 view .LVU3606
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 10924              		.loc 1 958 5 view .LVU3607
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 10925              		.loc 1 958 27 view .LVU3608
 959:Core/Src/lz4.c **** 
 10926              		.loc 1 959 5 view .LVU3609
 961:Core/Src/lz4.c **** 
 10927              		.loc 1 961 5 view .LVU3610
 964:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 10928              		.loc 1 964 5 view .LVU3611
 970:Core/Src/lz4.c ****     }
 10929              		.loc 1 970 9 view .LVU3612
 970:Core/Src/lz4.c ****     }
 10930              		.loc 1 970 24 is_stmt 0 view .LVU3613
 10931 1538 624B     		ldr	r3, .L641+4
 10932              	.LVL1143:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 296


 970:Core/Src/lz4.c ****     }
 10933              		.loc 1 970 24 view .LVU3614
 10934 153a 5A46     		mov	r2, fp
 10935 153c D450     		str	r4, [r2, r3]
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 10936              		.loc 1 972 5 is_stmt 1 view .LVU3615
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 10937              		.loc 1 972 25 is_stmt 0 view .LVU3616
 10938 153e 4B46     		mov	r3, r9
 10939 1540 1A19     		adds	r2, r3, r4
 10940 1542 614B     		ldr	r3, .L641+8
 10941 1544 5846     		mov	r0, fp
 10942 1546 C250     		str	r2, [r0, r3]
 973:Core/Src/lz4.c **** 
 10943              		.loc 1 973 5 is_stmt 1 view .LVU3617
 973:Core/Src/lz4.c **** 
 10944              		.loc 1 973 21 is_stmt 0 view .LVU3618
 10945 1548 604B     		ldr	r3, .L641+12
 10946 154a 0322     		movs	r2, #3
 10947 154c C250     		str	r2, [r0, r3]
 975:Core/Src/lz4.c **** 
 10948              		.loc 1 975 5 is_stmt 1 view .LVU3619
 975:Core/Src/lz4.c **** 
 10949              		.loc 1 975 8 is_stmt 0 view .LVU3620
 10950 154e 0C2C     		cmp	r4, #12
 10951 1550 00DC     		bgt	.LCB13558
 10952 1552 B3E1     		b	.L527	@long jump
 10953              	.LCB13558:
 10954              	.LVL1144:
 10955              	.LBB3679:
 978:Core/Src/lz4.c ****         if (tableType == byPtr) {
 10956              		.loc 1 978 9 is_stmt 1 view .LVU3621
 10957              	.LBB3680:
 10958              	.LBI3680:
 778:Core/Src/lz4.c **** {
 10959              		.loc 1 778 22 view .LVU3622
 10960              	.LBB3681:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 10961              		.loc 1 780 5 view .LVU3623
 781:Core/Src/lz4.c **** }
 10962              		.loc 1 781 5 view .LVU3624
 781:Core/Src/lz4.c **** }
 10963              		.loc 1 781 12 is_stmt 0 view .LVU3625
 10964 1554 0800     		movs	r0, r1
 10965              	.LVL1145:
 781:Core/Src/lz4.c **** }
 10966              		.loc 1 781 12 view .LVU3626
 10967 1556 FFF7FEFF 		bl	LZ4_read32
 10968              	.LVL1146:
 10969              	.LBB3682:
 10970              	.LBI3682:
 758:Core/Src/lz4.c **** {
 10971              		.loc 1 758 22 is_stmt 1 view .LVU3627
 10972              	.LBB3683:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 10973              		.loc 1 760 5 view .LVU3628
 761:Core/Src/lz4.c ****     else
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 297


 10974              		.loc 1 761 9 view .LVU3629
 761:Core/Src/lz4.c ****     else
 10975              		.loc 1 761 27 is_stmt 0 view .LVU3630
 10976 155a 8300     		lsls	r3, r0, #2
 10977 155c 1B18     		adds	r3, r3, r0
 10978 155e 5B01     		lsls	r3, r3, #5
 10979 1560 1B1A     		subs	r3, r3, r0
 10980 1562 5A01     		lsls	r2, r3, #5
 10981 1564 9B18     		adds	r3, r3, r2
 10982 1566 9B00     		lsls	r3, r3, #2
 10983 1568 1B1A     		subs	r3, r3, r0
 10984 156a 5A01     		lsls	r2, r3, #5
 10985 156c D21A     		subs	r2, r2, r3
 10986 156e 1302     		lsls	r3, r2, #8
 10987 1570 9B1A     		subs	r3, r3, r2
 10988 1572 1B01     		lsls	r3, r3, #4
 10989 1574 1818     		adds	r0, r3, r0
 10990              	.LVL1147:
 761:Core/Src/lz4.c ****     else
 10991              		.loc 1 761 42 view .LVU3631
 10992 1576 C00C     		lsrs	r0, r0, #19
 10993              	.LVL1148:
 761:Core/Src/lz4.c ****     else
 10994              		.loc 1 761 42 view .LVU3632
 10995              	.LBE3683:
 10996              	.LBE3682:
 10997              	.LBE3681:
 10998              	.LBE3680:
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 10999              		.loc 1 979 9 is_stmt 1 view .LVU3633
 982:Core/Src/lz4.c ****     }   }
 11000              		.loc 1 982 13 view .LVU3634
 11001              	.LBB3684:
 11002              	.LBI3684:
 796:Core/Src/lz4.c **** {
 11003              		.loc 1 796 23 view .LVU3635
 11004              	.LBE3684:
 11005              	.LBE3679:
 11006              	.LBE3678:
 11007              	.LBE3677:
 11008              	.LBE3676:
 11009              	.LBE3675:
 11010              	.LBE3802:
 798:Core/Src/lz4.c ****     {
 11011              		.loc 1 798 5 view .LVU3636
 11012              	.LBB3803:
 11013              	.LBB3791:
 11014              	.LBB3785:
 11015              	.LBB3778:
 11016              	.LBB3771:
 11017              	.LBB3687:
 11018              	.LBB3686:
 11019              	.LBB3685:
 804:Core/Src/lz4.c ****     }
 11020              		.loc 1 804 19 view .LVU3637
 804:Core/Src/lz4.c ****     }
 11021              		.loc 1 804 54 view .LVU3638
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 298


 804:Core/Src/lz4.c ****     }
 11022              		.loc 1 804 75 view .LVU3639
 804:Core/Src/lz4.c ****     }
 11023              		.loc 1 804 84 is_stmt 0 view .LVU3640
 11024 1578 4000     		lsls	r0, r0, #1
 11025              	.LVL1149:
 804:Core/Src/lz4.c ****     }
 11026              		.loc 1 804 88 view .LVU3641
 11027 157a 5B46     		mov	r3, fp
 804:Core/Src/lz4.c ****     }
 11028              		.loc 1 804 88 view .LVU3642
 11029 157c 4A46     		mov	r2, r9
 804:Core/Src/lz4.c ****     }
 11030              		.loc 1 804 88 view .LVU3643
 11031 157e 1A52     		strh	r2, [r3, r0]
 804:Core/Src/lz4.c ****     }
 11032              		.loc 1 804 100 is_stmt 1 view .LVU3644
 11033              	.LVL1150:
 804:Core/Src/lz4.c ****     }
 11034              		.loc 1 804 100 is_stmt 0 view .LVU3645
 11035              	.LBE3685:
 11036              	.LBE3686:
 11037              	.LBE3687:
 984:Core/Src/lz4.c **** 
 11038              		.loc 1 984 5 is_stmt 1 view .LVU3646
 984:Core/Src/lz4.c **** 
 11039              		.loc 1 984 7 is_stmt 0 view .LVU3647
 11040 1580 7D1C     		adds	r5, r7, #1
 11041              	.LVL1151:
 984:Core/Src/lz4.c **** 
 11042              		.loc 1 984 11 is_stmt 1 view .LVU3648
 11043              	.LBB3688:
 11044              	.LBI3688:
 778:Core/Src/lz4.c **** {
 11045              		.loc 1 778 22 view .LVU3649
 11046              	.LBB3689:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 11047              		.loc 1 780 5 view .LVU3650
 781:Core/Src/lz4.c **** }
 11048              		.loc 1 781 5 view .LVU3651
 781:Core/Src/lz4.c **** }
 11049              		.loc 1 781 12 is_stmt 0 view .LVU3652
 11050 1582 2800     		movs	r0, r5
 11051 1584 FFF7FEFF 		bl	LZ4_read32
 11052              	.LVL1152:
 11053              	.LBB3690:
 11054              	.LBI3690:
 758:Core/Src/lz4.c **** {
 11055              		.loc 1 758 22 is_stmt 1 view .LVU3653
 11056              	.LBB3691:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 11057              		.loc 1 760 5 view .LVU3654
 761:Core/Src/lz4.c ****     else
 11058              		.loc 1 761 9 view .LVU3655
 761:Core/Src/lz4.c ****     else
 11059              		.loc 1 761 27 is_stmt 0 view .LVU3656
 11060 1588 8300     		lsls	r3, r0, #2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 299


 11061 158a 1B18     		adds	r3, r3, r0
 11062 158c 5B01     		lsls	r3, r3, #5
 11063 158e 1B1A     		subs	r3, r3, r0
 11064 1590 5A01     		lsls	r2, r3, #5
 11065 1592 9B18     		adds	r3, r3, r2
 11066 1594 9B00     		lsls	r3, r3, #2
 11067 1596 1B1A     		subs	r3, r3, r0
 11068 1598 5C01     		lsls	r4, r3, #5
 11069              	.LVL1153:
 761:Core/Src/lz4.c ****     else
 11070              		.loc 1 761 27 view .LVU3657
 11071 159a E31A     		subs	r3, r4, r3
 11072 159c 1C02     		lsls	r4, r3, #8
 11073 159e E41A     		subs	r4, r4, r3
 11074 15a0 2401     		lsls	r4, r4, #4
 11075 15a2 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 11076              		.loc 1 761 42 view .LVU3658
 11077 15a4 E40C     		lsrs	r4, r4, #19
 11078 15a6 0696     		str	r6, [sp, #24]
 11079 15a8 0B97     		str	r7, [sp, #44]
 11080 15aa D946     		mov	r9, fp
 11081              	.LVL1154:
 11082              	.L413:
 761:Core/Src/lz4.c ****     else
 11083              		.loc 1 761 42 view .LVU3659
 11084              	.LBE3691:
 11085              	.LBE3690:
 11086              	.LBE3689:
 11087              	.LBE3688:
 987:Core/Src/lz4.c ****         const BYTE* match;
 11088              		.loc 1 987 5 is_stmt 1 view .LVU3660
 11089              	.LBB3692:
 988:Core/Src/lz4.c ****         BYTE* token;
 11090              		.loc 1 988 9 view .LVU3661
 989:Core/Src/lz4.c ****         const BYTE* filledIp;
 11091              		.loc 1 989 9 view .LVU3662
 990:Core/Src/lz4.c **** 
 11092              		.loc 1 990 9 view .LVU3663
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 11093              		.loc 1 993 9 view .LVU3664
 11094              	.LBB3693:
1015:Core/Src/lz4.c ****             int step = 1;
 11095              		.loc 1 1015 13 view .LVU3665
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 11096              		.loc 1 1016 13 view .LVU3666
1017:Core/Src/lz4.c ****             do {
 11097              		.loc 1 1017 13 view .LVU3667
1017:Core/Src/lz4.c ****             do {
 11098              		.loc 1 1017 17 is_stmt 0 view .LVU3668
 11099 15ac 199B     		ldr	r3, [sp, #100]
 11100 15ae 9B01     		lsls	r3, r3, #6
 11101 15b0 0393     		str	r3, [sp, #12]
 11102              	.LVL1155:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 11103              		.loc 1 1016 17 view .LVU3669
 11104 15b2 0126     		movs	r6, #1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 300


 11105 15b4 0A9B     		ldr	r3, [sp, #40]
 11106              	.LVL1156:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 11107              		.loc 1 1016 17 view .LVU3670
 11108 15b6 9846     		mov	r8, r3
 11109              	.LVL1157:
 11110              	.L391:
1018:Core/Src/lz4.c ****                 U32 const h = forwardH;
 11111              		.loc 1 1018 13 is_stmt 1 view .LVU3671
 11112              	.LBB3694:
1019:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
 11113              		.loc 1 1019 17 view .LVU3672
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 11114              		.loc 1 1020 17 view .LVU3673
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 11115              		.loc 1 1020 53 is_stmt 0 view .LVU3674
 11116 15b8 059A     		ldr	r2, [sp, #20]
 11117 15ba AB1A     		subs	r3, r5, r2
 11118 15bc 9B46     		mov	fp, r3
 11119              	.LVL1158:
1021:Core/Src/lz4.c ****                 assert(matchIndex <= current);
 11120              		.loc 1 1021 17 is_stmt 1 view .LVU3675
 11121              	.LBB3695:
 11122              	.LBI3695:
 827:Core/Src/lz4.c **** {
 11123              		.loc 1 827 22 view .LVU3676
 11124              	.LBB3696:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 11125              		.loc 1 829 5 view .LVU3677
 11126              	.LBE3696:
 11127              	.LBE3695:
 11128              	.LBE3694:
 11129              	.LBE3693:
 11130              	.LBE3692:
 11131              	.LBE3771:
 11132              	.LBE3778:
 11133              	.LBE3785:
 11134              	.LBE3791:
 11135              	.LBE3803:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 11136              		.loc 1 829 44 view .LVU3678
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 11137              		.loc 1 830 5 view .LVU3679
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 11138              		.loc 1 835 5 view .LVU3680
 11139              	.LBB3804:
 11140              	.LBB3792:
 11141              	.LBB3786:
 11142              	.LBB3779:
 11143              	.LBB3772:
 11144              	.LBB3758:
 11145              	.LBB3708:
 11146              	.LBB3706:
 11147              	.LBB3698:
 11148              	.LBB3697:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 11149              		.loc 1 836 9 view .LVU3681
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 301


 837:Core/Src/lz4.c ****         return hashTable[h];
 11150              		.loc 1 837 9 view .LVU3682
 838:Core/Src/lz4.c ****     }
 11151              		.loc 1 838 9 view .LVU3683
 838:Core/Src/lz4.c ****     }
 11152              		.loc 1 838 25 is_stmt 0 view .LVU3684
 11153 15be 6400     		lsls	r4, r4, #1
 11154              	.LVL1159:
 838:Core/Src/lz4.c ****     }
 11155              		.loc 1 838 25 view .LVU3685
 11156 15c0 A246     		mov	r10, r4
 11157 15c2 CA44     		add	r10, r10, r9
 11158 15c4 4B46     		mov	r3, r9
 11159              	.LVL1160:
 838:Core/Src/lz4.c ****     }
 11160              		.loc 1 838 25 view .LVU3686
 11161 15c6 1F5B     		ldrh	r7, [r3, r4]
 11162              	.LVL1161:
 838:Core/Src/lz4.c ****     }
 11163              		.loc 1 838 25 view .LVU3687
 11164              	.LBE3697:
 11165              	.LBE3698:
1022:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
 11166              		.loc 1 1022 17 is_stmt 1 view .LVU3688
1023:Core/Src/lz4.c ****                 ip = forwardIp;
 11167              		.loc 1 1023 17 view .LVU3689
1024:Core/Src/lz4.c ****                 forwardIp += step;
 11168              		.loc 1 1024 17 view .LVU3690
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 11169              		.loc 1 1025 17 view .LVU3691
 11170 15c8 0495     		str	r5, [sp, #16]
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 11171              		.loc 1 1025 27 is_stmt 0 view .LVU3692
 11172 15ca AD19     		adds	r5, r5, r6
 11173              	.LVL1162:
1026:Core/Src/lz4.c **** 
 11174              		.loc 1 1026 17 is_stmt 1 view .LVU3693
 11175 15cc 039B     		ldr	r3, [sp, #12]
1026:Core/Src/lz4.c **** 
 11176              		.loc 1 1026 22 is_stmt 0 view .LVU3694
 11177 15ce 9E11     		asrs	r6, r3, #6
 11178              	.LVL1163:
1026:Core/Src/lz4.c **** 
 11179              		.loc 1 1026 22 view .LVU3695
 11180 15d0 0133     		adds	r3, r3, #1
 11181 15d2 0393     		str	r3, [sp, #12]
 11182              	.LVL1164:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 11183              		.loc 1 1028 17 is_stmt 1 view .LVU3696
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 11184              		.loc 1 1028 21 is_stmt 0 view .LVU3697
 11185 15d4 A845     		cmp	r8, r5
 11186 15d6 9B41     		sbcs	r3, r3, r3
 11187              	.LVL1165:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 11188              		.loc 1 1028 21 view .LVU3698
 11189 15d8 5B42     		rsbs	r3, r3, #0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 302


 11190 15da 0793     		str	r3, [sp, #28]
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 11191              		.loc 1 1028 20 view .LVU3699
 11192 15dc A845     		cmp	r8, r5
 11193 15de 00D2     		bcs	.LCB13855
 11194 15e0 70E1     		b	.L389	@long jump
 11195              	.LCB13855:
1029:Core/Src/lz4.c **** 
 11196              		.loc 1 1029 17 is_stmt 1 view .LVU3700
1031:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 11197              		.loc 1 1031 17 view .LVU3701
1043:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 11198              		.loc 1 1043 24 view .LVU3702
1055:Core/Src/lz4.c ****                 }
 11199              		.loc 1 1055 21 view .LVU3703
1055:Core/Src/lz4.c ****                 }
 11200              		.loc 1 1055 27 is_stmt 0 view .LVU3704
 11201 15e2 9446     		mov	ip, r2
 11202 15e4 6744     		add	r7, r7, ip
 11203              	.LVL1166:
1057:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
 11204              		.loc 1 1057 17 is_stmt 1 view .LVU3705
 11205              	.LBB3699:
 11206              	.LBI3699:
 778:Core/Src/lz4.c **** {
 11207              		.loc 1 778 22 view .LVU3706
 11208              	.LBB3700:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 11209              		.loc 1 780 5 view .LVU3707
 781:Core/Src/lz4.c **** }
 11210              		.loc 1 781 5 view .LVU3708
 781:Core/Src/lz4.c **** }
 11211              		.loc 1 781 12 is_stmt 0 view .LVU3709
 11212 15e6 2800     		movs	r0, r5
 11213 15e8 FFF7FEFF 		bl	LZ4_read32
 11214              	.LVL1167:
 11215              	.LBB3701:
 11216              	.LBI3701:
 758:Core/Src/lz4.c **** {
 11217              		.loc 1 758 22 is_stmt 1 view .LVU3710
 11218              	.LBB3702:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 11219              		.loc 1 760 5 view .LVU3711
 761:Core/Src/lz4.c ****     else
 11220              		.loc 1 761 9 view .LVU3712
 761:Core/Src/lz4.c ****     else
 11221              		.loc 1 761 27 is_stmt 0 view .LVU3713
 11222 15ec 8300     		lsls	r3, r0, #2
 11223 15ee 1B18     		adds	r3, r3, r0
 11224 15f0 5B01     		lsls	r3, r3, #5
 11225 15f2 1B1A     		subs	r3, r3, r0
 11226 15f4 5A01     		lsls	r2, r3, #5
 11227 15f6 9B18     		adds	r3, r3, r2
 11228 15f8 9B00     		lsls	r3, r3, #2
 11229 15fa 1B1A     		subs	r3, r3, r0
 11230 15fc 5C01     		lsls	r4, r3, #5
 11231 15fe E31A     		subs	r3, r4, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 303


 11232 1600 1C02     		lsls	r4, r3, #8
 11233 1602 E41A     		subs	r4, r4, r3
 11234 1604 2401     		lsls	r4, r4, #4
 11235 1606 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 11236              		.loc 1 761 42 view .LVU3714
 11237 1608 E40C     		lsrs	r4, r4, #19
 11238              	.LVL1168:
 761:Core/Src/lz4.c ****     else
 11239              		.loc 1 761 42 view .LVU3715
 11240              	.LBE3702:
 11241              	.LBE3701:
 11242              	.LBE3700:
 11243              	.LBE3699:
1058:Core/Src/lz4.c **** 
 11244              		.loc 1 1058 17 is_stmt 1 view .LVU3716
 11245              	.LBB3703:
 11246              	.LBI3703:
 796:Core/Src/lz4.c **** {
 11247              		.loc 1 796 23 view .LVU3717
 11248              	.LBE3703:
 11249              	.LBE3706:
 11250              	.LBE3708:
 11251              	.LBE3758:
 11252              	.LBE3772:
 11253              	.LBE3779:
 11254              	.LBE3786:
 11255              	.LBE3792:
 11256              	.LBE3804:
 798:Core/Src/lz4.c ****     {
 11257              		.loc 1 798 5 view .LVU3718
 11258              	.LBB3805:
 11259              	.LBB3793:
 11260              	.LBB3787:
 11261              	.LBB3780:
 11262              	.LBB3773:
 11263              	.LBB3759:
 11264              	.LBB3709:
 11265              	.LBB3707:
 11266              	.LBB3705:
 11267              	.LBB3704:
 804:Core/Src/lz4.c ****     }
 11268              		.loc 1 804 19 view .LVU3719
 804:Core/Src/lz4.c ****     }
 11269              		.loc 1 804 54 view .LVU3720
 804:Core/Src/lz4.c ****     }
 11270              		.loc 1 804 75 view .LVU3721
 804:Core/Src/lz4.c ****     }
 11271              		.loc 1 804 88 is_stmt 0 view .LVU3722
 11272 160a 5346     		mov	r3, r10
 11273 160c 5A46     		mov	r2, fp
 11274 160e 1A80     		strh	r2, [r3]
 804:Core/Src/lz4.c ****     }
 11275              		.loc 1 804 100 is_stmt 1 view .LVU3723
 11276              	.LVL1169:
 804:Core/Src/lz4.c ****     }
 11277              		.loc 1 804 100 is_stmt 0 view .LVU3724
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 304


 11278              	.LBE3704:
 11279              	.LBE3705:
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 11280              		.loc 1 1060 17 is_stmt 1 view .LVU3725
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 11281              		.loc 1 1060 100 view .LVU3726
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 11282              		.loc 1 1061 17 view .LVU3727
1062:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
 11283              		.loc 1 1062 17 view .LVU3728
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 11284              		.loc 1 1063 17 view .LVU3729
1067:Core/Src/lz4.c **** 
 11285              		.loc 1 1067 17 view .LVU3730
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 11286              		.loc 1 1069 17 view .LVU3731
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 11287              		.loc 1 1069 21 is_stmt 0 view .LVU3732
 11288 1610 3800     		movs	r0, r7
 11289 1612 FFF7FEFF 		bl	LZ4_read32
 11290              	.LVL1170:
 11291 1616 8246     		mov	r10, r0
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 11292              		.loc 1 1069 42 view .LVU3733
 11293 1618 0498     		ldr	r0, [sp, #16]
 11294 161a FFF7FEFF 		bl	LZ4_read32
 11295              	.LVL1171:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 11296              		.loc 1 1069 20 view .LVU3734
 11297 161e 8245     		cmp	r10, r0
 11298 1620 CAD1     		bne	.L391
 11299 1622 049B     		ldr	r3, [sp, #16]
 11300 1624 1900     		movs	r1, r3
 11301              	.LVL1172:
 11302              	.L390:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 11303              		.loc 1 1069 20 view .LVU3735
 11304              	.LBE3707:
 11305              	.LBE3709:
1079:Core/Src/lz4.c **** 
 11306              		.loc 1 1079 15 is_stmt 1 view .LVU3736
1079:Core/Src/lz4.c **** 
 11307              		.loc 1 1079 29 is_stmt 0 view .LVU3737
 11308 1626 0B9B     		ldr	r3, [sp, #44]
 11309 1628 9C46     		mov	ip, r3
 11310 162a 8C45     		cmp	ip, r1
 11311 162c 9B41     		sbcs	r3, r3, r3
 11312 162e 5B42     		rsbs	r3, r3, #0
 11313 1630 019A     		ldr	r2, [sp, #4]
 11314 1632 9446     		mov	ip, r2
 11315 1634 BC45     		cmp	ip, r7
 11316 1636 9241     		sbcs	r2, r2, r2
 11317 1638 5242     		rsbs	r2, r2, #0
1079:Core/Src/lz4.c **** 
 11318              		.loc 1 1079 15 view .LVU3738
 11319 163a 1A42     		tst	r2, r3
 11320 163c 05D0     		beq	.L392
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 305


1079:Core/Src/lz4.c **** 
 11321              		.loc 1 1079 55 view .LVU3739
 11322 163e 4B1E     		subs	r3, r1, #1
 11323 1640 1A78     		ldrb	r2, [r3]
 11324 1642 7B1E     		subs	r3, r7, #1
 11325 1644 1B78     		ldrb	r3, [r3]
1079:Core/Src/lz4.c **** 
 11326              		.loc 1 1079 51 view .LVU3740
 11327 1646 9A42     		cmp	r2, r3
 11328 1648 27D0     		beq	.L393
 11329              	.L392:
 11330              	.LBB3710:
1082:Core/Src/lz4.c ****             token = op++;
 11331              		.loc 1 1082 54 view .LVU3741
 11332 164a 8B46     		mov	fp, r1
 11333              	.LVL1173:
1082:Core/Src/lz4.c ****             token = op++;
 11334              		.loc 1 1082 13 is_stmt 1 view .LVU3742
1082:Core/Src/lz4.c ****             token = op++;
 11335              		.loc 1 1082 54 is_stmt 0 view .LVU3743
 11336 164c 0B9A     		ldr	r2, [sp, #44]
 11337 164e 8C1A     		subs	r4, r1, r2
 11338              	.LVL1174:
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 11339              		.loc 1 1083 13 is_stmt 1 view .LVU3744
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 11340              		.loc 1 1083 23 is_stmt 0 view .LVU3745
 11341 1650 069B     		ldr	r3, [sp, #24]
 11342 1652 5D1C     		adds	r5, r3, #1
 11343              	.LVL1175:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 11344              		.loc 1 1084 13 is_stmt 1 view .LVU3746
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 11345              		.loc 1 1085 18 is_stmt 0 view .LVU3747
 11346 1654 FF21     		movs	r1, #255
 11347              	.LVL1176:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 11348              		.loc 1 1085 18 view .LVU3748
 11349 1656 2000     		movs	r0, r4
 11350 1658 FFF7FEFF 		bl	__aeabi_uidiv
 11351              	.LVL1177:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 11352              		.loc 1 1085 18 view .LVU3749
 11353 165c 2018     		adds	r0, r4, r0
 11354 165e 0300     		movs	r3, r0
 11355 1660 0833     		adds	r3, r3, #8
 11356 1662 EB18     		adds	r3, r5, r3
 11357 1664 0899     		ldr	r1, [sp, #32]
 11358 1666 8C46     		mov	ip, r1
 11359 1668 9C45     		cmp	ip, r3
 11360 166a 9241     		sbcs	r2, r2, r2
 11361 166c 5242     		rsbs	r2, r2, #0
 11362 166e 0392     		str	r2, [sp, #12]
 11363              	.LVL1178:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 11364              		.loc 1 1084 52 view .LVU3750
 11365 1670 9942     		cmp	r1, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 306


 11366 1672 00D2     		bcs	.LCB14038
 11367 1674 60E1     		b	.L528	@long jump
 11368              	.LCB14038:
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 11369              		.loc 1 1088 13 is_stmt 1 view .LVU3751
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 11370              		.loc 1 1093 13 view .LVU3752
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 11371              		.loc 1 1093 16 is_stmt 0 view .LVU3753
 11372 1676 0E2C     		cmp	r4, #14
 11373 1678 12D8     		bhi	.L597
1099:Core/Src/lz4.c **** 
 11374              		.loc 1 1099 18 is_stmt 1 view .LVU3754
1099:Core/Src/lz4.c **** 
 11375              		.loc 1 1099 27 is_stmt 0 view .LVU3755
 11376 167a 2301     		lsls	r3, r4, #4
1099:Core/Src/lz4.c **** 
 11377              		.loc 1 1099 25 view .LVU3756
 11378 167c 069A     		ldr	r2, [sp, #24]
 11379 167e 1370     		strb	r3, [r2]
 11380              	.L397:
1102:Core/Src/lz4.c ****             op+=litLength;
 11381              		.loc 1 1102 13 is_stmt 1 view .LVU3757
1102:Core/Src/lz4.c ****             op+=litLength;
 11382              		.loc 1 1102 41 is_stmt 0 view .LVU3758
 11383 1680 2C19     		adds	r4, r5, r4
 11384              	.LVL1179:
 11385              	.LBB3711:
 11386              	.LBI3711:
 446:Core/Src/lz4.c **** {
 11387              		.loc 1 446 6 is_stmt 1 view .LVU3759
 11388              	.LBB3712:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 11389              		.loc 1 448 5 view .LVU3760
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 11390              		.loc 1 449 5 view .LVU3761
 450:Core/Src/lz4.c **** 
 11391              		.loc 1 450 5 view .LVU3762
 450:Core/Src/lz4.c **** 
 11392              		.loc 1 450 5 is_stmt 0 view .LVU3763
 11393              	.LBE3712:
 11394              	.LBE3711:
1102:Core/Src/lz4.c ****             op+=litLength;
 11395              		.loc 1 1102 41 view .LVU3764
 11396 1682 0B9E     		ldr	r6, [sp, #44]
 11397              	.LVL1180:
 11398              	.L398:
 11399              	.LBB3714:
 11400              	.LBB3713:
 452:Core/Src/lz4.c **** }
 11401              		.loc 1 452 5 is_stmt 1 view .LVU3765
 452:Core/Src/lz4.c **** }
 11402              		.loc 1 452 10 view .LVU3766
 11403 1684 0822     		movs	r2, #8
 11404 1686 3100     		movs	r1, r6
 11405 1688 2800     		movs	r0, r5
 11406 168a FFF7FEFF 		bl	memcpy
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 307


 11407              	.LVL1181:
 452:Core/Src/lz4.c **** }
 11408              		.loc 1 452 29 view .LVU3767
 452:Core/Src/lz4.c **** }
 11409              		.loc 1 452 30 is_stmt 0 view .LVU3768
 11410 168e 0835     		adds	r5, r5, #8
 11411              	.LVL1182:
 452:Core/Src/lz4.c **** }
 11412              		.loc 1 452 35 is_stmt 1 view .LVU3769
 452:Core/Src/lz4.c **** }
 11413              		.loc 1 452 36 is_stmt 0 view .LVU3770
 11414 1690 0836     		adds	r6, r6, #8
 11415              	.LVL1183:
 452:Core/Src/lz4.c **** }
 11416              		.loc 1 452 49 is_stmt 1 view .LVU3771
 452:Core/Src/lz4.c **** }
 11417              		.loc 1 452 5 is_stmt 0 view .LVU3772
 11418 1692 AC42     		cmp	r4, r5
 11419 1694 F6D8     		bhi	.L398
 11420 1696 5D46     		mov	r5, fp
 11421              	.LVL1184:
 452:Core/Src/lz4.c **** }
 11422              		.loc 1 452 5 view .LVU3773
 11423 1698 77E0     		b	.L412
 11424              	.LVL1185:
 11425              	.L393:
 452:Core/Src/lz4.c **** }
 11426              		.loc 1 452 5 view .LVU3774
 11427              	.LBE3713:
 11428              	.LBE3714:
 11429              	.LBE3710:
1079:Core/Src/lz4.c **** 
 11430              		.loc 1 1079 87 is_stmt 1 view .LVU3775
1079:Core/Src/lz4.c **** 
 11431              		.loc 1 1079 89 is_stmt 0 view .LVU3776
 11432 169a 0139     		subs	r1, r1, #1
 11433              	.LVL1186:
1079:Core/Src/lz4.c **** 
 11434              		.loc 1 1079 93 is_stmt 1 view .LVU3777
1079:Core/Src/lz4.c **** 
 11435              		.loc 1 1079 98 is_stmt 0 view .LVU3778
 11436 169c 013F     		subs	r7, r7, #1
 11437              	.LVL1187:
1079:Core/Src/lz4.c **** 
 11438              		.loc 1 1079 98 view .LVU3779
 11439 169e C2E7     		b	.L390
 11440              	.LVL1188:
 11441              	.L597:
 11442              	.LBB3716:
 11443              	.LBB3715:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 11444              		.loc 1 1094 17 is_stmt 1 view .LVU3780
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 11445              		.loc 1 1094 43 is_stmt 0 view .LVU3781
 11446 16a0 2300     		movs	r3, r4
 11447 16a2 0F3B     		subs	r3, r3, #15
 11448              	.LVL1189:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 308


1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 11449              		.loc 1 1095 17 is_stmt 1 view .LVU3782
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 11450              		.loc 1 1095 24 is_stmt 0 view .LVU3783
 11451 16a4 F022     		movs	r2, #240
 11452 16a6 0699     		ldr	r1, [sp, #24]
 11453 16a8 0A70     		strb	r2, [r1]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 11454              		.loc 1 1096 17 is_stmt 1 view .LVU3784
 11455              	.L395:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 11456              		.loc 1 1096 23 view .LVU3785
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 11457              		.loc 1 1096 17 is_stmt 0 view .LVU3786
 11458 16aa FE2B     		cmp	r3, #254
 11459 16ac 04DD     		ble	.L598
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 11460              		.loc 1 1096 46 is_stmt 1 view .LVU3787
 11461              	.LVL1190:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 11462              		.loc 1 1096 52 is_stmt 0 view .LVU3788
 11463 16ae FF22     		movs	r2, #255
 11464 16b0 2A70     		strb	r2, [r5]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 11465              		.loc 1 1096 36 is_stmt 1 view .LVU3789
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 11466              		.loc 1 1096 39 is_stmt 0 view .LVU3790
 11467 16b2 FF3B     		subs	r3, r3, #255
 11468              	.LVL1191:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 11469              		.loc 1 1096 49 view .LVU3791
 11470 16b4 0135     		adds	r5, r5, #1
 11471              	.LVL1192:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 11472              		.loc 1 1096 49 view .LVU3792
 11473 16b6 F8E7     		b	.L395
 11474              	.L598:
1097:Core/Src/lz4.c ****             }
 11475              		.loc 1 1097 17 is_stmt 1 view .LVU3793
 11476              	.LVL1193:
1097:Core/Src/lz4.c ****             }
 11477              		.loc 1 1097 23 is_stmt 0 view .LVU3794
 11478 16b8 2B70     		strb	r3, [r5]
1097:Core/Src/lz4.c ****             }
 11479              		.loc 1 1097 20 view .LVU3795
 11480 16ba 0135     		adds	r5, r5, #1
 11481              	.LVL1194:
1097:Core/Src/lz4.c ****             }
 11482              		.loc 1 1097 20 view .LVU3796
 11483              	.LBE3715:
 11484 16bc E0E7     		b	.L397
 11485              	.L642:
 11486 16be C046     		.align	2
 11487              	.L641:
 11488 16c0 04FCFFFF 		.word	-1020
 11489 16c4 10400000 		.word	16400
 11490 16c8 08400000 		.word	16392
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 309


 11491 16cc 0C400000 		.word	16396
 11492              	.LVL1195:
 11493              	.L400:
1097:Core/Src/lz4.c ****             }
 11494              		.loc 1 1097 20 view .LVU3797
 11495              	.LBE3716:
 11496              	.LBB3717:
 11497              	.LBB3718:
 11498              	.LBB3719:
 11499              	.LBB3720:
 670:Core/Src/lz4.c ****     }   }
 11500              		.loc 1 670 13 is_stmt 1 view .LVU3798
 670:Core/Src/lz4.c ****     }   }
 11501              		.loc 1 670 20 is_stmt 0 view .LVU3799
 11502 16d0 FFF7FEFF 		bl	LZ4_NbCommonBytes
 11503              	.LVL1196:
 670:Core/Src/lz4.c ****     }   }
 11504              		.loc 1 670 20 view .LVU3800
 11505 16d4 0600     		movs	r6, r0
 11506              	.LVL1197:
 11507              	.L401:
 670:Core/Src/lz4.c ****     }   }
 11508              		.loc 1 670 20 view .LVU3801
 11509              	.LBE3720:
 11510              	.LBE3719:
 11511              	.LBE3718:
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 11512              		.loc 1 1153 17 is_stmt 1 view .LVU3802
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 11513              		.loc 1 1153 20 is_stmt 0 view .LVU3803
 11514 16d6 331D     		adds	r3, r6, #4
 11515 16d8 ED18     		adds	r5, r5, r3
 11516              	.LVL1198:
1154:Core/Src/lz4.c ****             }
 11517              		.loc 1 1154 17 is_stmt 1 view .LVU3804
1154:Core/Src/lz4.c ****             }
 11518              		.loc 1 1154 84 view .LVU3805
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 11519              		.loc 1 1157 13 view .LVU3806
1158:Core/Src/lz4.c ****                 if (outputDirective == fillOutput) {
 11520              		.loc 1 1158 18 is_stmt 0 view .LVU3807
 11521 16da 3000     		movs	r0, r6
 11522 16dc F030     		adds	r0, r0, #240
 11523 16de FF21     		movs	r1, #255
 11524 16e0 FFF7FEFF 		bl	__aeabi_uidiv
 11525              	.LVL1199:
 11526 16e4 0630     		adds	r0, r0, #6
 11527 16e6 2018     		adds	r0, r4, r0
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 11528              		.loc 1 1157 35 view .LVU3808
 11529 16e8 089B     		ldr	r3, [sp, #32]
 11530 16ea 8342     		cmp	r3, r0
 11531 16ec 01D2     		bcs	.LCB14270
 11532 16ee 00F017FD 		bl	.L548	@far jump
 11533              	.LCB14270:
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 11534              		.loc 1 1183 13 is_stmt 1 view .LVU3809
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 310


1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 11535              		.loc 1 1183 16 is_stmt 0 view .LVU3810
 11536 16f2 0E2E     		cmp	r6, #14
 11537 16f4 00D9     		bls	.LCB14276
 11538 16f6 A5E0     		b	.L599	@long jump
 11539              	.LCB14276:
1195:Core/Src/lz4.c ****         }
 11540              		.loc 1 1195 17 is_stmt 1 view .LVU3811
1195:Core/Src/lz4.c ****         }
 11541              		.loc 1 1195 27 is_stmt 0 view .LVU3812
 11542 16f8 F6B2     		uxtb	r6, r6
 11543              	.LVL1200:
1195:Core/Src/lz4.c ****         }
 11544              		.loc 1 1195 24 view .LVU3813
 11545 16fa 069B     		ldr	r3, [sp, #24]
 11546 16fc 1878     		ldrb	r0, [r3]
 11547 16fe 3618     		adds	r6, r6, r0
 11548 1700 1E70     		strb	r6, [r3]
 11549 1702 0694     		str	r4, [sp, #24]
 11550              	.LVL1201:
 11551              	.L410:
1195:Core/Src/lz4.c ****         }
 11552              		.loc 1 1195 24 view .LVU3814
 11553              	.LBE3717:
1198:Core/Src/lz4.c **** 
 11554              		.loc 1 1198 9 is_stmt 1 view .LVU3815
1200:Core/Src/lz4.c **** 
 11555              		.loc 1 1200 9 view .LVU3816
1203:Core/Src/lz4.c **** 
 11556              		.loc 1 1203 9 view .LVU3817
1203:Core/Src/lz4.c **** 
 11557              		.loc 1 1203 12 is_stmt 0 view .LVU3818
 11558 1704 0A9B     		ldr	r3, [sp, #40]
 11559 1706 AB42     		cmp	r3, r5
 11560 1708 00D8     		bhi	.LCB14298
 11561 170a F4E0     		b	.L530	@long jump
 11562              	.LCB14298:
 11563              	.LBB3726:
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 11564              		.loc 1 1206 13 is_stmt 1 view .LVU3819
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 11565              		.loc 1 1206 46 is_stmt 0 view .LVU3820
 11566 170c AC1E     		subs	r4, r5, #2
 11567              	.LVL1202:
 11568              	.LBB3727:
 11569              	.LBI3727:
 778:Core/Src/lz4.c **** {
 11570              		.loc 1 778 22 is_stmt 1 view .LVU3821
 11571              	.LBB3728:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 11572              		.loc 1 780 5 view .LVU3822
 781:Core/Src/lz4.c **** }
 11573              		.loc 1 781 5 view .LVU3823
 781:Core/Src/lz4.c **** }
 11574              		.loc 1 781 12 is_stmt 0 view .LVU3824
 11575 170e 2000     		movs	r0, r4
 11576 1710 FFF7FEFF 		bl	LZ4_read32
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 311


 11577              	.LVL1203:
 11578              	.LBB3729:
 11579              	.LBI3729:
 758:Core/Src/lz4.c **** {
 11580              		.loc 1 758 22 is_stmt 1 view .LVU3825
 11581              	.LBB3730:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 11582              		.loc 1 760 5 view .LVU3826
 761:Core/Src/lz4.c ****     else
 11583              		.loc 1 761 9 view .LVU3827
 761:Core/Src/lz4.c ****     else
 11584              		.loc 1 761 27 is_stmt 0 view .LVU3828
 11585 1714 8300     		lsls	r3, r0, #2
 11586 1716 1B18     		adds	r3, r3, r0
 11587 1718 5B01     		lsls	r3, r3, #5
 11588 171a 1B1A     		subs	r3, r3, r0
 11589 171c 5A01     		lsls	r2, r3, #5
 11590 171e 9B18     		adds	r3, r3, r2
 11591 1720 9B00     		lsls	r3, r3, #2
 11592 1722 1B1A     		subs	r3, r3, r0
 11593 1724 5A01     		lsls	r2, r3, #5
 11594 1726 D21A     		subs	r2, r2, r3
 11595 1728 1302     		lsls	r3, r2, #8
 11596 172a 9B1A     		subs	r3, r3, r2
 11597 172c 1B01     		lsls	r3, r3, #4
 11598 172e 1818     		adds	r0, r3, r0
 11599              	.LVL1204:
 761:Core/Src/lz4.c ****     else
 11600              		.loc 1 761 42 view .LVU3829
 11601 1730 C00C     		lsrs	r0, r0, #19
 11602              	.LVL1205:
 761:Core/Src/lz4.c ****     else
 11603              		.loc 1 761 42 view .LVU3830
 11604              	.LBE3730:
 11605              	.LBE3729:
 11606              	.LBE3728:
 11607              	.LBE3727:
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 11608              		.loc 1 1207 13 is_stmt 1 view .LVU3831
 11609              	.LBB3731:
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 11610              		.loc 1 1210 17 view .LVU3832
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 11611              		.loc 1 1210 46 is_stmt 0 view .LVU3833
 11612 1732 059E     		ldr	r6, [sp, #20]
 11613 1734 A41B     		subs	r4, r4, r6
 11614              	.LVL1206:
1211:Core/Src/lz4.c ****         }   }
 11615              		.loc 1 1211 17 is_stmt 1 view .LVU3834
 11616              	.LBB3732:
 11617              	.LBI3732:
 796:Core/Src/lz4.c **** {
 11618              		.loc 1 796 23 view .LVU3835
 11619              	.LBE3732:
 11620              	.LBE3731:
 11621              	.LBE3726:
 11622              	.LBE3759:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 312


 11623              	.LBE3773:
 11624              	.LBE3780:
 11625              	.LBE3787:
 11626              	.LBE3793:
 11627              	.LBE3805:
 798:Core/Src/lz4.c ****     {
 11628              		.loc 1 798 5 view .LVU3836
 11629              	.LBB3806:
 11630              	.LBB3794:
 11631              	.LBB3788:
 11632              	.LBB3781:
 11633              	.LBB3774:
 11634              	.LBB3760:
 11635              	.LBB3736:
 11636              	.LBB3735:
 11637              	.LBB3734:
 11638              	.LBB3733:
 804:Core/Src/lz4.c ****     }
 11639              		.loc 1 804 19 view .LVU3837
 804:Core/Src/lz4.c ****     }
 11640              		.loc 1 804 54 view .LVU3838
 804:Core/Src/lz4.c ****     }
 11641              		.loc 1 804 75 view .LVU3839
 804:Core/Src/lz4.c ****     }
 11642              		.loc 1 804 84 is_stmt 0 view .LVU3840
 11643 1736 4000     		lsls	r0, r0, #1
 11644              	.LVL1207:
 804:Core/Src/lz4.c ****     }
 11645              		.loc 1 804 88 view .LVU3841
 11646 1738 4B46     		mov	r3, r9
 804:Core/Src/lz4.c ****     }
 11647              		.loc 1 804 88 view .LVU3842
 11648 173a 1C52     		strh	r4, [r3, r0]
 804:Core/Src/lz4.c ****     }
 11649              		.loc 1 804 100 is_stmt 1 view .LVU3843
 11650              	.LVL1208:
 804:Core/Src/lz4.c ****     }
 11651              		.loc 1 804 100 is_stmt 0 view .LVU3844
 11652              	.LBE3733:
 11653              	.LBE3734:
 11654              	.LBE3735:
 11655              	.LBE3736:
1215:Core/Src/lz4.c **** 
 11656              		.loc 1 1215 9 is_stmt 1 view .LVU3845
 11657              	.LBB3737:
1225:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
 11658              		.loc 1 1225 13 view .LVU3846
 11659              	.LBB3738:
 11660              	.LBI3738:
 778:Core/Src/lz4.c **** {
 11661              		.loc 1 778 22 view .LVU3847
 11662              	.LBB3739:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 11663              		.loc 1 780 5 view .LVU3848
 781:Core/Src/lz4.c **** }
 11664              		.loc 1 781 5 view .LVU3849
 781:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 313


 11665              		.loc 1 781 12 is_stmt 0 view .LVU3850
 11666 173c 2800     		movs	r0, r5
 11667 173e FFF7FEFF 		bl	LZ4_read32
 11668              	.LVL1209:
 11669              	.LBB3740:
 11670              	.LBI3740:
 758:Core/Src/lz4.c **** {
 11671              		.loc 1 758 22 is_stmt 1 view .LVU3851
 11672              	.LBB3741:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 11673              		.loc 1 760 5 view .LVU3852
 761:Core/Src/lz4.c ****     else
 11674              		.loc 1 761 9 view .LVU3853
 761:Core/Src/lz4.c ****     else
 11675              		.loc 1 761 27 is_stmt 0 view .LVU3854
 11676 1742 8300     		lsls	r3, r0, #2
 11677 1744 1B18     		adds	r3, r3, r0
 11678 1746 5B01     		lsls	r3, r3, #5
 11679 1748 1B1A     		subs	r3, r3, r0
 11680 174a 5A01     		lsls	r2, r3, #5
 11681 174c 9B18     		adds	r3, r3, r2
 11682 174e 9B00     		lsls	r3, r3, #2
 11683 1750 1B1A     		subs	r3, r3, r0
 11684 1752 5A01     		lsls	r2, r3, #5
 11685 1754 D21A     		subs	r2, r2, r3
 11686 1756 1302     		lsls	r3, r2, #8
 11687 1758 9B1A     		subs	r3, r3, r2
 11688 175a 1B01     		lsls	r3, r3, #4
 11689 175c 1818     		adds	r0, r3, r0
 11690              	.LVL1210:
 761:Core/Src/lz4.c ****     else
 11691              		.loc 1 761 42 view .LVU3855
 11692 175e C00C     		lsrs	r0, r0, #19
 11693              	.LVL1211:
 761:Core/Src/lz4.c ****     else
 11694              		.loc 1 761 42 view .LVU3856
 11695              	.LBE3741:
 11696              	.LBE3740:
 11697              	.LBE3739:
 11698              	.LBE3738:
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 11699              		.loc 1 1226 13 is_stmt 1 view .LVU3857
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 11700              		.loc 1 1226 41 is_stmt 0 view .LVU3858
 11701 1760 AB1B     		subs	r3, r5, r6
 11702              	.LVL1212:
1227:Core/Src/lz4.c ****             assert(matchIndex < current);
 11703              		.loc 1 1227 13 is_stmt 1 view .LVU3859
 11704              	.LBB3742:
 11705              	.LBI3742:
 827:Core/Src/lz4.c **** {
 11706              		.loc 1 827 22 view .LVU3860
 11707              	.LBB3743:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 11708              		.loc 1 829 5 view .LVU3861
 11709              	.LBE3743:
 11710              	.LBE3742:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 314


 11711              	.LBE3737:
 11712              	.LBE3760:
 11713              	.LBE3774:
 11714              	.LBE3781:
 11715              	.LBE3788:
 11716              	.LBE3794:
 11717              	.LBE3806:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 11718              		.loc 1 829 44 view .LVU3862
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 11719              		.loc 1 830 5 view .LVU3863
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 11720              		.loc 1 835 5 view .LVU3864
 11721              	.LBB3807:
 11722              	.LBB3795:
 11723              	.LBB3789:
 11724              	.LBB3782:
 11725              	.LBB3775:
 11726              	.LBB3761:
 11727              	.LBB3749:
 11728              	.LBB3745:
 11729              	.LBB3744:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 11730              		.loc 1 836 9 view .LVU3865
 837:Core/Src/lz4.c ****         return hashTable[h];
 11731              		.loc 1 837 9 view .LVU3866
 838:Core/Src/lz4.c ****     }
 11732              		.loc 1 838 9 view .LVU3867
 838:Core/Src/lz4.c ****     }
 11733              		.loc 1 838 25 is_stmt 0 view .LVU3868
 11734 1762 4000     		lsls	r0, r0, #1
 11735              	.LVL1213:
 838:Core/Src/lz4.c ****     }
 11736              		.loc 1 838 25 view .LVU3869
 11737 1764 4A46     		mov	r2, r9
 838:Core/Src/lz4.c ****     }
 11738              		.loc 1 838 25 view .LVU3870
 11739 1766 175A     		ldrh	r7, [r2, r0]
 11740              	.LVL1214:
 838:Core/Src/lz4.c ****     }
 11741              		.loc 1 838 25 view .LVU3871
 11742              	.LBE3744:
 11743              	.LBE3745:
1228:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
 11744              		.loc 1 1228 13 is_stmt 1 view .LVU3872
1229:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 11745              		.loc 1 1229 13 view .LVU3873
1241:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 11746              		.loc 1 1241 20 view .LVU3874
1251:Core/Src/lz4.c ****             }
 11747              		.loc 1 1251 17 view .LVU3875
1251:Core/Src/lz4.c ****             }
 11748              		.loc 1 1251 23 is_stmt 0 view .LVU3876
 11749 1768 B446     		mov	ip, r6
 11750 176a 6744     		add	r7, r7, ip
 11751              	.LVL1215:
1253:Core/Src/lz4.c ****             assert(matchIndex < current);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 315


 11752              		.loc 1 1253 13 is_stmt 1 view .LVU3877
 11753              	.LBB3746:
 11754              	.LBI3746:
 796:Core/Src/lz4.c **** {
 11755              		.loc 1 796 23 view .LVU3878
 11756              	.LBE3746:
 11757              	.LBE3749:
 11758              	.LBE3761:
 11759              	.LBE3775:
 11760              	.LBE3782:
 11761              	.LBE3789:
 11762              	.LBE3795:
 11763              	.LBE3807:
 798:Core/Src/lz4.c ****     {
 11764              		.loc 1 798 5 view .LVU3879
 11765              	.LBB3808:
 11766              	.LBB3796:
 11767              	.LBB3790:
 11768              	.LBB3783:
 11769              	.LBB3776:
 11770              	.LBB3762:
 11771              	.LBB3750:
 11772              	.LBB3748:
 11773              	.LBB3747:
 804:Core/Src/lz4.c ****     }
 11774              		.loc 1 804 19 view .LVU3880
 804:Core/Src/lz4.c ****     }
 11775              		.loc 1 804 54 view .LVU3881
 804:Core/Src/lz4.c ****     }
 11776              		.loc 1 804 75 view .LVU3882
 804:Core/Src/lz4.c ****     }
 11777              		.loc 1 804 88 is_stmt 0 view .LVU3883
 11778 176c 1352     		strh	r3, [r2, r0]
 11779              	.LVL1216:
 804:Core/Src/lz4.c ****     }
 11780              		.loc 1 804 100 is_stmt 1 view .LVU3884
 804:Core/Src/lz4.c ****     }
 11781              		.loc 1 804 100 is_stmt 0 view .LVU3885
 11782              	.LBE3747:
 11783              	.LBE3748:
1254:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
 11784              		.loc 1 1254 13 is_stmt 1 view .LVU3886
1255:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
 11785              		.loc 1 1255 13 view .LVU3887
1257:Core/Src/lz4.c ****                 token=op++;
 11786              		.loc 1 1257 19 is_stmt 0 view .LVU3888
 11787 176e 3800     		movs	r0, r7
 11788 1770 FFF7FEFF 		bl	LZ4_read32
 11789              	.LVL1217:
 11790 1774 0400     		movs	r4, r0
 11791              	.LVL1218:
1257:Core/Src/lz4.c ****                 token=op++;
 11792              		.loc 1 1257 40 view .LVU3889
 11793 1776 2800     		movs	r0, r5
 11794 1778 FFF7FEFF 		bl	LZ4_read32
 11795              	.LVL1219:
1257:Core/Src/lz4.c ****                 token=op++;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 316


 11796              		.loc 1 1257 15 view .LVU3890
 11797 177c 8442     		cmp	r4, r0
 11798 177e 00D0     		beq	.LCB14552
 11799 1780 85E0     		b	.L411	@long jump
 11800              	.LCB14552:
1258:Core/Src/lz4.c ****                 *token=0;
 11801              		.loc 1 1258 17 is_stmt 1 view .LVU3891
1258:Core/Src/lz4.c ****                 *token=0;
 11802              		.loc 1 1258 25 is_stmt 0 view .LVU3892
 11803 1782 069A     		ldr	r2, [sp, #24]
 11804 1784 541C     		adds	r4, r2, #1
 11805              	.LVL1220:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 11806              		.loc 1 1259 17 is_stmt 1 view .LVU3893
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 11807              		.loc 1 1259 23 is_stmt 0 view .LVU3894
 11808 1786 0023     		movs	r3, #0
 11809 1788 1370     		strb	r3, [r2]
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 11810              		.loc 1 1260 17 is_stmt 1 view .LVU3895
1261:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
 11811              		.loc 1 1261 17 view .LVU3896
1262:Core/Src/lz4.c ****                 goto _next_match;
 11812              		.loc 1 1262 97 view .LVU3897
1263:Core/Src/lz4.c ****             }
 11813              		.loc 1 1263 17 view .LVU3898
 11814              	.LVL1221:
 11815              	.L412:
1263:Core/Src/lz4.c ****             }
 11816              		.loc 1 1263 17 is_stmt 0 view .LVU3899
 11817              	.LBE3750:
 11818              	.LBB3751:
1104:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
 11819              		.loc 1 1104 13 is_stmt 1 view .LVU3900
1105:Core/Src/lz4.c ****         }
 11820              		.loc 1 1105 101 view .LVU3901
 11821              	.LBE3751:
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 11822              		.loc 1 1117 9 view .LVU3902
1125:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
 11823              		.loc 1 1125 9 view .LVU3903
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 11824              		.loc 1 1130 13 view .LVU3904
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 11825              		.loc 1 1130 90 view .LVU3905
1131:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)(ip - match)); op+=2;
 11826              		.loc 1 1131 13 view .LVU3906
1132:Core/Src/lz4.c ****         }
 11827              		.loc 1 1132 13 view .LVU3907
1132:Core/Src/lz4.c ****         }
 11828              		.loc 1 1132 40 is_stmt 0 view .LVU3908
 11829 178a E91B     		subs	r1, r5, r7
1132:Core/Src/lz4.c ****         }
 11830              		.loc 1 1132 13 view .LVU3909
 11831 178c 89B2     		uxth	r1, r1
 11832 178e 2000     		movs	r0, r4
 11833 1790 FFF7FEFF 		bl	LZ4_writeLE16
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 317


 11834              	.LVL1222:
1132:Core/Src/lz4.c ****         }
 11835              		.loc 1 1132 51 is_stmt 1 view .LVU3910
1132:Core/Src/lz4.c ****         }
 11836              		.loc 1 1132 53 is_stmt 0 view .LVU3911
 11837 1794 0234     		adds	r4, r4, #2
 11838              	.LVL1223:
 11839              	.LBB3752:
1136:Core/Src/lz4.c **** 
 11840              		.loc 1 1136 13 is_stmt 1 view .LVU3912
1138:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
 11841              		.loc 1 1138 13 view .LVU3913
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 11842              		.loc 1 1152 17 view .LVU3914
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 11843              		.loc 1 1152 29 is_stmt 0 view .LVU3915
 11844 1796 2B1D     		adds	r3, r5, #4
 11845 1798 9A46     		mov	r10, r3
 11846 179a 3B1D     		adds	r3, r7, #4
 11847 179c 9846     		mov	r8, r3
 11848              	.LVL1224:
 11849              	.LBB3725:
 11850              	.LBI3718:
 661:Core/Src/lz4.c **** {
 11851              		.loc 1 661 10 is_stmt 1 view .LVU3916
 11852              	.LBB3724:
 663:Core/Src/lz4.c **** 
 11853              		.loc 1 663 5 view .LVU3917
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 11854              		.loc 1 665 5 view .LVU3918
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 11855              		.loc 1 665 9 is_stmt 0 view .LVU3919
 11856 179e 099B     		ldr	r3, [sp, #36]
 11857              	.LVL1225:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 11858              		.loc 1 665 9 view .LVU3920
 11859 17a0 0822     		movs	r2, #8
 11860 17a2 5242     		rsbs	r2, r2, #0
 11861 17a4 9446     		mov	ip, r2
 11862 17a6 6344     		add	r3, r3, ip
 11863 17a8 9B46     		mov	fp, r3
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 11864              		.loc 1 665 8 view .LVU3921
 11865 17aa 9A45     		cmp	r10, r3
 11866 17ac 29D2     		bcs	.L529
 11867              	.LBB3721:
 666:Core/Src/lz4.c ****         if (!diff) {
 11868              		.loc 1 666 9 is_stmt 1 view .LVU3922
 666:Core/Src/lz4.c ****         if (!diff) {
 11869              		.loc 1 666 28 is_stmt 0 view .LVU3923
 11870 17ae 4046     		mov	r0, r8
 11871 17b0 FFF7FEFF 		bl	LZ4_read_ARCH
 11872              	.LVL1226:
 11873 17b4 0600     		movs	r6, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 11874              		.loc 1 666 52 view .LVU3924
 11875 17b6 5046     		mov	r0, r10
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 318


 11876 17b8 FFF7FEFF 		bl	LZ4_read_ARCH
 11877              	.LVL1227:
 11878 17bc 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 11879              		.loc 1 666 21 view .LVU3925
 11880 17be 3000     		movs	r0, r6
 11881 17c0 5840     		eors	r0, r3
 11882              	.LVL1228:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 11883              		.loc 1 667 9 is_stmt 1 view .LVU3926
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 11884              		.loc 1 667 12 is_stmt 0 view .LVU3927
 11885 17c2 9E42     		cmp	r6, r3
 11886 17c4 84D1     		bne	.L400
 668:Core/Src/lz4.c ****         } else {
 11887              		.loc 1 668 13 is_stmt 1 view .LVU3928
 668:Core/Src/lz4.c ****         } else {
 11888              		.loc 1 668 16 is_stmt 0 view .LVU3929
 11889 17c6 2E00     		movs	r6, r5
 11890 17c8 0836     		adds	r6, r6, #8
 11891              	.LVL1229:
 668:Core/Src/lz4.c ****         } else {
 11892              		.loc 1 668 28 is_stmt 1 view .LVU3930
 668:Core/Src/lz4.c ****         } else {
 11893              		.loc 1 668 34 is_stmt 0 view .LVU3931
 11894 17ca 0823     		movs	r3, #8
 11895 17cc 9846     		mov	r8, r3
 11896              	.LVL1230:
 668:Core/Src/lz4.c ****         } else {
 11897              		.loc 1 668 34 view .LVU3932
 11898 17ce B844     		add	r8, r8, r7
 11899              	.LVL1231:
 11900              	.L403:
 668:Core/Src/lz4.c ****         } else {
 11901              		.loc 1 668 34 view .LVU3933
 11902              	.LBE3721:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 11903              		.loc 1 673 11 is_stmt 1 view .LVU3934
 11904 17d0 5E45     		cmp	r6, fp
 11905 17d2 18D2     		bcs	.L600
 11906              	.LBB3722:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 11907              		.loc 1 674 9 view .LVU3935
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 11908              		.loc 1 674 28 is_stmt 0 view .LVU3936
 11909 17d4 4046     		mov	r0, r8
 11910 17d6 FFF7FEFF 		bl	LZ4_read_ARCH
 11911              	.LVL1232:
 11912 17da 0700     		movs	r7, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 11913              		.loc 1 674 52 view .LVU3937
 11914 17dc 3000     		movs	r0, r6
 11915 17de FFF7FEFF 		bl	LZ4_read_ARCH
 11916              	.LVL1233:
 11917 17e2 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 11918              		.loc 1 674 21 view .LVU3938
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 319


 11919 17e4 3800     		movs	r0, r7
 11920 17e6 5840     		eors	r0, r3
 11921              	.LVL1234:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 11922              		.loc 1 675 9 is_stmt 1 view .LVU3939
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 11923              		.loc 1 675 12 is_stmt 0 view .LVU3940
 11924 17e8 9F42     		cmp	r7, r3
 11925 17ea 05D0     		beq	.L601
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 11926              		.loc 1 676 9 is_stmt 1 view .LVU3941
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 11927              		.loc 1 676 16 is_stmt 0 view .LVU3942
 11928 17ec FFF7FEFF 		bl	LZ4_NbCommonBytes
 11929              	.LVL1235:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 11930              		.loc 1 676 13 view .LVU3943
 11931 17f0 3618     		adds	r6, r6, r0
 11932              	.LVL1236:
 677:Core/Src/lz4.c ****     }
 11933              		.loc 1 677 9 is_stmt 1 view .LVU3944
 677:Core/Src/lz4.c ****     }
 11934              		.loc 1 677 31 is_stmt 0 view .LVU3945
 11935 17f2 5346     		mov	r3, r10
 11936 17f4 F61A     		subs	r6, r6, r3
 11937              	.LVL1237:
 677:Core/Src/lz4.c ****     }
 11938              		.loc 1 677 16 view .LVU3946
 11939 17f6 6EE7     		b	.L401
 11940              	.LVL1238:
 11941              	.L601:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 11942              		.loc 1 675 22 is_stmt 1 view .LVU3947
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 11943              		.loc 1 675 25 is_stmt 0 view .LVU3948
 11944 17f8 0436     		adds	r6, r6, #4
 11945              	.LVL1239:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 11946              		.loc 1 675 37 is_stmt 1 view .LVU3949
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 11947              		.loc 1 675 43 is_stmt 0 view .LVU3950
 11948 17fa 0423     		movs	r3, #4
 11949 17fc 9C46     		mov	ip, r3
 11950 17fe E044     		add	r8, r8, ip
 11951              	.LVL1240:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 11952              		.loc 1 675 55 is_stmt 1 view .LVU3951
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 11953              		.loc 1 675 9 is_stmt 0 view .LVU3952
 11954 1800 E6E7     		b	.L403
 11955              	.LVL1241:
 11956              	.L529:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 11957              		.loc 1 675 9 view .LVU3953
 11958              	.LBE3722:
 11959              	.LBB3723:
 11960 1802 5646     		mov	r6, r10
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 320


 11961 1804 E4E7     		b	.L403
 11962              	.LVL1242:
 11963              	.L600:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 11964              		.loc 1 675 9 view .LVU3954
 11965              	.LBE3723:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 11966              		.loc 1 680 5 is_stmt 1 view .LVU3955
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 11967              		.loc 1 681 5 view .LVU3956
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 11968              		.loc 1 681 23 is_stmt 0 view .LVU3957
 11969 1806 099B     		ldr	r3, [sp, #36]
 11970 1808 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 11971              		.loc 1 681 8 view .LVU3958
 11972 180a 9E42     		cmp	r6, r3
 11973 180c 08D2     		bcs	.L405
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 11974              		.loc 1 681 32 view .LVU3959
 11975 180e 4046     		mov	r0, r8
 11976 1810 FFF7FEFF 		bl	LZ4_read16
 11977              	.LVL1243:
 11978 1814 0700     		movs	r7, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 11979              		.loc 1 681 54 view .LVU3960
 11980 1816 3000     		movs	r0, r6
 11981 1818 FFF7FEFF 		bl	LZ4_read16
 11982              	.LVL1244:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 11983              		.loc 1 681 28 view .LVU3961
 11984 181c 8742     		cmp	r7, r0
 11985 181e 0AD0     		beq	.L602
 11986              	.L405:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 11987              		.loc 1 682 5 is_stmt 1 view .LVU3962
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 11988              		.loc 1 682 8 is_stmt 0 view .LVU3963
 11989 1820 0C9B     		ldr	r3, [sp, #48]
 11990 1822 B342     		cmp	r3, r6
 11991 1824 04D9     		bls	.L406
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 11992              		.loc 1 682 28 view .LVU3964
 11993 1826 4346     		mov	r3, r8
 11994 1828 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 11995              		.loc 1 682 39 view .LVU3965
 11996 182a 3378     		ldrb	r3, [r6]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 11997              		.loc 1 682 24 view .LVU3966
 11998 182c 9A42     		cmp	r2, r3
 11999 182e 07D0     		beq	.L603
 12000              	.L406:
 683:Core/Src/lz4.c **** }
 12001              		.loc 1 683 5 is_stmt 1 view .LVU3967
 683:Core/Src/lz4.c **** }
 12002              		.loc 1 683 27 is_stmt 0 view .LVU3968
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 321


 12003 1830 5346     		mov	r3, r10
 12004 1832 F61A     		subs	r6, r6, r3
 12005              	.LVL1245:
 683:Core/Src/lz4.c **** }
 12006              		.loc 1 683 12 view .LVU3969
 12007 1834 4FE7     		b	.L401
 12008              	.LVL1246:
 12009              	.L602:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 12010              		.loc 1 681 74 is_stmt 1 view .LVU3970
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 12011              		.loc 1 681 77 is_stmt 0 view .LVU3971
 12012 1836 0236     		adds	r6, r6, #2
 12013              	.LVL1247:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 12014              		.loc 1 681 82 is_stmt 1 view .LVU3972
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 12015              		.loc 1 681 88 is_stmt 0 view .LVU3973
 12016 1838 0223     		movs	r3, #2
 12017 183a 9C46     		mov	ip, r3
 12018 183c E044     		add	r8, r8, ip
 12019              	.LVL1248:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 12020              		.loc 1 681 88 view .LVU3974
 12021 183e EFE7     		b	.L405
 12022              	.L603:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 12023              		.loc 1 682 46 is_stmt 1 view .LVU3975
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 12024              		.loc 1 682 49 is_stmt 0 view .LVU3976
 12025 1840 0136     		adds	r6, r6, #1
 12026              	.LVL1249:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 12027              		.loc 1 682 49 view .LVU3977
 12028 1842 F5E7     		b	.L406
 12029              	.LVL1250:
 12030              	.L599:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 12031              		.loc 1 682 49 view .LVU3978
 12032              	.LBE3724:
 12033              	.LBE3725:
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 12034              		.loc 1 1184 17 is_stmt 1 view .LVU3979
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 12035              		.loc 1 1184 24 is_stmt 0 view .LVU3980
 12036 1844 069A     		ldr	r2, [sp, #24]
 12037 1846 1378     		ldrb	r3, [r2]
 12038 1848 0F33     		adds	r3, r3, #15
 12039 184a 1370     		strb	r3, [r2]
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 12040              		.loc 1 1185 17 is_stmt 1 view .LVU3981
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 12041              		.loc 1 1185 27 is_stmt 0 view .LVU3982
 12042 184c 0F3E     		subs	r6, r6, #15
 12043              	.LVL1251:
1186:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
 12044              		.loc 1 1186 17 is_stmt 1 view .LVU3983
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 322


 12045 184e 0121     		movs	r1, #1
 12046 1850 4942     		rsbs	r1, r1, #0
 12047 1852 2000     		movs	r0, r4
 12048 1854 FFF7FEFF 		bl	LZ4_write32
 12049              	.LVL1252:
1187:Core/Src/lz4.c ****                     op+=4;
 12050              		.loc 1 1187 17 view .LVU3984
1187:Core/Src/lz4.c ****                     op+=4;
 12051              		.loc 1 1187 23 is_stmt 0 view .LVU3985
 12052 1858 08E0     		b	.L408
 12053              	.L409:
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 12054              		.loc 1 1188 21 is_stmt 1 view .LVU3986
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 12055              		.loc 1 1188 23 is_stmt 0 view .LVU3987
 12056 185a 0434     		adds	r4, r4, #4
 12057              	.LVL1253:
1189:Core/Src/lz4.c ****                     matchCode -= 4*255;
 12058              		.loc 1 1189 21 is_stmt 1 view .LVU3988
 12059 185c 0121     		movs	r1, #1
 12060 185e 4942     		rsbs	r1, r1, #0
 12061 1860 2000     		movs	r0, r4
 12062 1862 FFF7FEFF 		bl	LZ4_write32
 12063              	.LVL1254:
1190:Core/Src/lz4.c ****                 }
 12064              		.loc 1 1190 21 view .LVU3989
1190:Core/Src/lz4.c ****                 }
 12065              		.loc 1 1190 31 is_stmt 0 view .LVU3990
 12066 1866 D94B     		ldr	r3, .L643
 12067 1868 9C46     		mov	ip, r3
 12068 186a 6644     		add	r6, r6, ip
 12069              	.LVL1255:
 12070              	.L408:
1187:Core/Src/lz4.c ****                     op+=4;
 12071              		.loc 1 1187 23 is_stmt 1 view .LVU3991
 12072 186c FF23     		movs	r3, #255
 12073 186e 9B00     		lsls	r3, r3, #2
 12074 1870 9E42     		cmp	r6, r3
 12075 1872 F2D2     		bcs	.L409
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 12076              		.loc 1 1192 17 view .LVU3992
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 12077              		.loc 1 1192 33 is_stmt 0 view .LVU3993
 12078 1874 FF21     		movs	r1, #255
 12079 1876 3000     		movs	r0, r6
 12080 1878 FFF7FEFF 		bl	__aeabi_uidiv
 12081              	.LVL1256:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 12082              		.loc 1 1192 20 view .LVU3994
 12083 187c 2418     		adds	r4, r4, r0
 12084              	.LVL1257:
1193:Core/Src/lz4.c ****             } else
 12085              		.loc 1 1193 17 is_stmt 1 view .LVU3995
1193:Core/Src/lz4.c ****             } else
 12086              		.loc 1 1193 42 is_stmt 0 view .LVU3996
 12087 187e FF21     		movs	r1, #255
 12088 1880 3000     		movs	r0, r6
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 323


 12089 1882 FFF7FEFF 		bl	__aeabi_uidivmod
 12090              	.LVL1258:
1193:Core/Src/lz4.c ****             } else
 12091              		.loc 1 1193 20 view .LVU3997
 12092 1886 631C     		adds	r3, r4, #1
 12093 1888 0693     		str	r3, [sp, #24]
 12094              	.LVL1259:
1193:Core/Src/lz4.c ****             } else
 12095              		.loc 1 1193 23 view .LVU3998
 12096 188a 2170     		strb	r1, [r4]
 12097 188c 3AE7     		b	.L410
 12098              	.LVL1260:
 12099              	.L411:
1193:Core/Src/lz4.c ****             } else
 12100              		.loc 1 1193 23 view .LVU3999
 12101              	.LBE3752:
1268:Core/Src/lz4.c **** 
 12102              		.loc 1 1268 18 view .LVU4000
 12103 188e AB46     		mov	fp, r5
1268:Core/Src/lz4.c **** 
 12104              		.loc 1 1268 9 is_stmt 1 view .LVU4001
1268:Core/Src/lz4.c **** 
 12105              		.loc 1 1268 18 is_stmt 0 view .LVU4002
 12106 1890 0135     		adds	r5, r5, #1
 12107              	.LVL1261:
 12108              	.LBB3753:
 12109              	.LBI3753:
 778:Core/Src/lz4.c **** {
 12110              		.loc 1 778 22 is_stmt 1 view .LVU4003
 12111              	.LBB3754:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 12112              		.loc 1 780 5 view .LVU4004
 781:Core/Src/lz4.c **** }
 12113              		.loc 1 781 5 view .LVU4005
 781:Core/Src/lz4.c **** }
 12114              		.loc 1 781 12 is_stmt 0 view .LVU4006
 12115 1892 2800     		movs	r0, r5
 12116 1894 FFF7FEFF 		bl	LZ4_read32
 12117              	.LVL1262:
 12118              	.LBB3755:
 12119              	.LBI3755:
 758:Core/Src/lz4.c **** {
 12120              		.loc 1 758 22 is_stmt 1 view .LVU4007
 12121              	.LBB3756:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 12122              		.loc 1 760 5 view .LVU4008
 761:Core/Src/lz4.c ****     else
 12123              		.loc 1 761 9 view .LVU4009
 761:Core/Src/lz4.c ****     else
 12124              		.loc 1 761 27 is_stmt 0 view .LVU4010
 12125 1898 8300     		lsls	r3, r0, #2
 12126 189a 1B18     		adds	r3, r3, r0
 12127 189c 5B01     		lsls	r3, r3, #5
 12128 189e 1B1A     		subs	r3, r3, r0
 12129 18a0 5A01     		lsls	r2, r3, #5
 12130 18a2 9B18     		adds	r3, r3, r2
 12131 18a4 9B00     		lsls	r3, r3, #2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 324


 12132 18a6 1B1A     		subs	r3, r3, r0
 12133 18a8 5C01     		lsls	r4, r3, #5
 12134 18aa E31A     		subs	r3, r4, r3
 12135 18ac 1C02     		lsls	r4, r3, #8
 12136 18ae E41A     		subs	r4, r4, r3
 12137 18b0 2401     		lsls	r4, r4, #4
 12138 18b2 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 12139              		.loc 1 761 42 view .LVU4011
 12140 18b4 E40C     		lsrs	r4, r4, #19
 12141 18b6 5B46     		mov	r3, fp
 12142 18b8 0B93     		str	r3, [sp, #44]
 12143 18ba 77E6     		b	.L413
 12144              	.LVL1263:
 12145              	.L527:
 761:Core/Src/lz4.c ****     else
 12146              		.loc 1 761 42 view .LVU4012
 12147              	.LBE3756:
 12148              	.LBE3755:
 12149              	.LBE3754:
 12150              	.LBE3753:
 12151              	.LBE3762:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 12152              		.loc 1 946 11 view .LVU4013
 12153 18bc 029B     		ldr	r3, [sp, #8]
 12154 18be 0693     		str	r3, [sp, #24]
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 12155              		.loc 1 934 17 view .LVU4014
 12156 18c0 019B     		ldr	r3, [sp, #4]
 12157 18c2 0B93     		str	r3, [sp, #44]
 12158              	.LVL1264:
 12159              	.L389:
 12160              	.LBB3763:
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 12161              		.loc 1 1274 9 is_stmt 1 view .LVU4015
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 12162              		.loc 1 1274 40 is_stmt 0 view .LVU4016
 12163 18c4 099B     		ldr	r3, [sp, #36]
 12164 18c6 0B9A     		ldr	r2, [sp, #44]
 12165 18c8 9C1A     		subs	r4, r3, r2
 12166              	.LVL1265:
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 12167              		.loc 1 1275 9 is_stmt 1 view .LVU4017
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 12168              		.loc 1 1276 46 is_stmt 0 view .LVU4018
 12169 18ca 2000     		movs	r0, r4
 12170 18cc F030     		adds	r0, r0, #240
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 12171              		.loc 1 1276 56 view .LVU4019
 12172 18ce FF21     		movs	r1, #255
 12173 18d0 FFF7FEFF 		bl	__aeabi_uidiv
 12174              	.LVL1266:
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 12175              		.loc 1 1276 31 view .LVU4020
 12176 18d4 2018     		adds	r0, r4, r0
 12177 18d6 0130     		adds	r0, r0, #1
 12178 18d8 069B     		ldr	r3, [sp, #24]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 325


 12179 18da 9C46     		mov	ip, r3
 12180 18dc 6044     		add	r0, r0, ip
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 12181              		.loc 1 1275 32 view .LVU4021
 12182 18de 089A     		ldr	r2, [sp, #32]
 12183 18e0 8242     		cmp	r2, r0
 12184 18e2 2DD3     		bcc	.L531
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 12185              		.loc 1 1287 9 is_stmt 1 view .LVU4022
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 12186              		.loc 1 1287 69 view .LVU4023
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 12187              		.loc 1 1288 9 view .LVU4024
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 12188              		.loc 1 1288 12 is_stmt 0 view .LVU4025
 12189 18e4 0E2C     		cmp	r4, #14
 12190 18e6 1BD9     		bls	.L414
 12191              	.LBB3764:
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 12192              		.loc 1 1289 13 is_stmt 1 view .LVU4026
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 12193              		.loc 1 1289 20 is_stmt 0 view .LVU4027
 12194 18e8 2200     		movs	r2, r4
 12195 18ea 0F3A     		subs	r2, r2, #15
 12196              	.LVL1267:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 12197              		.loc 1 1290 13 is_stmt 1 view .LVU4028
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 12198              		.loc 1 1290 16 is_stmt 0 view .LVU4029
 12199 18ec 1800     		movs	r0, r3
 12200 18ee 0133     		adds	r3, r3, #1
 12201              	.LVL1268:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 12202              		.loc 1 1290 19 view .LVU4030
 12203 18f0 F021     		movs	r1, #240
 12204 18f2 0170     		strb	r1, [r0]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 12205              		.loc 1 1291 13 is_stmt 1 view .LVU4031
 12206 18f4 05E0     		b	.L415
 12207              	.LVL1269:
 12208              	.L530:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 12209              		.loc 1 1291 13 is_stmt 0 view .LVU4032
 12210              	.LBE3764:
 12211              	.LBE3763:
 12212              	.LBB3766:
1200:Core/Src/lz4.c **** 
 12213              		.loc 1 1200 16 view .LVU4033
 12214 18f6 0B95     		str	r5, [sp, #44]
 12215 18f8 E4E7     		b	.L389
 12216              	.LVL1270:
 12217              	.L416:
1200:Core/Src/lz4.c **** 
 12218              		.loc 1 1200 16 view .LVU4034
 12219              	.LBE3766:
 12220              	.LBB3767:
 12221              	.LBB3765:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 326


1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 12222              		.loc 1 1291 58 is_stmt 1 view .LVU4035
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 12223              		.loc 1 1291 64 is_stmt 0 view .LVU4036
 12224 18fa FF21     		movs	r1, #255
 12225 18fc 1970     		strb	r1, [r3]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 12226              		.loc 1 1291 40 is_stmt 1 view .LVU4037
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 12227              		.loc 1 1291 51 is_stmt 0 view .LVU4038
 12228 18fe FF3A     		subs	r2, r2, #255
 12229              	.LVL1271:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 12230              		.loc 1 1291 61 view .LVU4039
 12231 1900 0133     		adds	r3, r3, #1
 12232              	.LVL1272:
 12233              	.L415:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 12234              		.loc 1 1291 19 is_stmt 1 view .LVU4040
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 12235              		.loc 1 1291 13 is_stmt 0 view .LVU4041
 12236 1902 FE2A     		cmp	r2, #254
 12237 1904 F9D8     		bhi	.L416
1292:Core/Src/lz4.c ****         } else {
 12238              		.loc 1 1292 13 is_stmt 1 view .LVU4042
1292:Core/Src/lz4.c ****         } else {
 12239              		.loc 1 1292 16 is_stmt 0 view .LVU4043
 12240 1906 5D1C     		adds	r5, r3, #1
 12241              	.LVL1273:
1292:Core/Src/lz4.c ****         } else {
 12242              		.loc 1 1292 19 view .LVU4044
 12243 1908 1A70     		strb	r2, [r3]
 12244              	.LVL1274:
 12245              	.L417:
1292:Core/Src/lz4.c ****         } else {
 12246              		.loc 1 1292 19 view .LVU4045
 12247              	.LBE3765:
1296:Core/Src/lz4.c ****         ip = anchor + lastRun;
 12248              		.loc 1 1296 9 is_stmt 1 view .LVU4046
 12249 190a 2200     		movs	r2, r4
 12250 190c 0B99     		ldr	r1, [sp, #44]
 12251 190e 2800     		movs	r0, r5
 12252 1910 FFF7FEFF 		bl	memcpy
 12253              	.LVL1275:
1297:Core/Src/lz4.c ****         op += lastRun;
 12254              		.loc 1 1297 9 view .LVU4047
1298:Core/Src/lz4.c ****     }
 12255              		.loc 1 1298 9 view .LVU4048
1298:Core/Src/lz4.c ****     }
 12256              		.loc 1 1298 12 is_stmt 0 view .LVU4049
 12257 1914 2C19     		adds	r4, r5, r4
 12258              	.LVL1276:
1298:Core/Src/lz4.c ****     }
 12259              		.loc 1 1298 12 view .LVU4050
 12260              	.LBE3767:
1301:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
 12261              		.loc 1 1301 5 is_stmt 1 view .LVU4051
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 327


1304:Core/Src/lz4.c ****     assert(result > 0);
 12262              		.loc 1 1304 5 view .LVU4052
1304:Core/Src/lz4.c ****     assert(result > 0);
 12263              		.loc 1 1304 12 is_stmt 0 view .LVU4053
 12264 1916 029B     		ldr	r3, [sp, #8]
 12265 1918 E31A     		subs	r3, r4, r3
 12266 191a 9A46     		mov	r10, r3
 12267              	.LVL1277:
1305:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
 12268              		.loc 1 1305 5 is_stmt 1 view .LVU4054
1306:Core/Src/lz4.c ****     return result;
 12269              		.loc 1 1306 5 view .LVU4055
1306:Core/Src/lz4.c ****     return result;
 12270              		.loc 1 1306 94 view .LVU4056
1307:Core/Src/lz4.c **** }
 12271              		.loc 1 1307 5 view .LVU4057
1307:Core/Src/lz4.c **** }
 12272              		.loc 1 1307 12 is_stmt 0 view .LVU4058
 12273 191c FFF76DFB 		bl	.L204	@ far jump
 12274              	.LVL1278:
 12275              	.L414:
 12276              	.LBB3768:
1294:Core/Src/lz4.c ****         }
 12277              		.loc 1 1294 13 is_stmt 1 view .LVU4059
1294:Core/Src/lz4.c ****         }
 12278              		.loc 1 1294 16 is_stmt 0 view .LVU4060
 12279 1920 069A     		ldr	r2, [sp, #24]
 12280 1922 551C     		adds	r5, r2, #1
 12281              	.LVL1279:
1294:Core/Src/lz4.c ****         }
 12282              		.loc 1 1294 21 view .LVU4061
 12283 1924 2301     		lsls	r3, r4, #4
1294:Core/Src/lz4.c ****         }
 12284              		.loc 1 1294 19 view .LVU4062
 12285 1926 1370     		strb	r3, [r2]
 12286 1928 EFE7     		b	.L417
 12287              	.LVL1280:
 12288              	.L525:
1294:Core/Src/lz4.c ****         }
 12289              		.loc 1 1294 19 view .LVU4063
 12290              	.LBE3768:
 12291              	.LBE3776:
 12292              	.LBE3783:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 12293              		.loc 1 1330 58 view .LVU4064
 12294 192a 0023     		movs	r3, #0
 12295 192c 9A46     		mov	r10, r3
 12296 192e FFF764FB 		bl	.L204	@ far jump
 12297              	.LVL1281:
 12298              	.L526:
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 12299              		.loc 1 1332 71 view .LVU4065
 12300 1932 A246     		mov	r10, r4
 12301 1934 FFF761FB 		bl	.L204	@ far jump
 12302              	.LVL1282:
 12303              	.L528:
 12304              	.LBB3784:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 328


 12305              	.LBB3777:
 12306              	.LBB3769:
 12307              	.LBB3757:
1086:Core/Src/lz4.c ****             }
 12308              		.loc 1 1086 24 view .LVU4066
 12309 1938 079B     		ldr	r3, [sp, #28]
 12310 193a 9A46     		mov	r10, r3
 12311 193c FFF75DFB 		bl	.L204	@ far jump
 12312              	.LVL1283:
 12313              	.L531:
1086:Core/Src/lz4.c ****             }
 12314              		.loc 1 1086 24 view .LVU4067
 12315              	.LBE3757:
 12316              	.LBE3769:
 12317              	.LBB3770:
1284:Core/Src/lz4.c ****             }
 12318              		.loc 1 1284 24 view .LVU4068
 12319 1940 0023     		movs	r3, #0
 12320              	.LVL1284:
1284:Core/Src/lz4.c ****             }
 12321              		.loc 1 1284 24 view .LVU4069
 12322 1942 9A46     		mov	r10, r3
 12323              	.LVL1285:
1284:Core/Src/lz4.c ****             }
 12324              		.loc 1 1284 24 view .LVU4070
 12325              	.LBE3770:
 12326              	.LBE3777:
 12327              	.LBE3784:
 12328              	.LBE3790:
 12329              	.LBE3796:
1411:Core/Src/lz4.c ****             }
 12330              		.loc 1 1411 24 view .LVU4071
 12331 1944 FFF759FB 		bl	.L204	@ far jump
 12332              	.LVL1286:
 12333              	.L352:
1411:Core/Src/lz4.c ****             }
 12334              		.loc 1 1411 24 view .LVU4072
 12335              	.LBE3808:
 12336              	.LBB3809:
1414:Core/Src/lz4.c ****             LZ4_prepareTable(ctx, srcSize, tableType);
 12337              		.loc 1 1414 13 is_stmt 1 view .LVU4073
1414:Core/Src/lz4.c ****             LZ4_prepareTable(ctx, srcSize, tableType);
 12338              		.loc 1 1414 109 is_stmt 0 view .LVU4074
 12339 1948 8023     		movs	r3, #128
 12340 194a 5B02     		lsls	r3, r3, #9
 12341 194c 019A     		ldr	r2, [sp, #4]
 12342 194e 9A42     		cmp	r2, r3
 12343 1950 3ED3     		bcc	.L532
 12344 1952 0125     		movs	r5, #1
 12345              	.L418:
 12346              	.LVL1287:
1415:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, src, dst, srcSize, NULL, dstCapacity, limitedOutput, t
 12347              		.loc 1 1415 13 is_stmt 1 discriminator 4 view .LVU4075
 12348              	.LBB3810:
 12349              	.LBI3810:
 858:Core/Src/lz4.c ****            const int inputSize,
 12350              		.loc 1 858 1 discriminator 4 view .LVU4076
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 329


 12351              	.LBB3811:
 865:Core/Src/lz4.c ****         assert(inputSize >= 0);
 12352              		.loc 1 865 5 discriminator 4 view .LVU4077
 865:Core/Src/lz4.c ****         assert(inputSize >= 0);
 12353              		.loc 1 865 9 is_stmt 0 discriminator 4 view .LVU4078
 12354 1954 9E4B     		ldr	r3, .L643+4
 12355 1956 5A46     		mov	r2, fp
 12356 1958 D35C     		ldrb	r3, [r2, r3]
 865:Core/Src/lz4.c ****         assert(inputSize >= 0);
 12357              		.loc 1 865 8 discriminator 4 view .LVU4079
 12358 195a 002B     		cmp	r3, #0
 12359 195c 17D0     		beq	.L419
 12360              	.LVL1288:
 866:Core/Src/lz4.c ****         if ((tableType_t)cctx->tableType != tableType
 12361              		.loc 1 866 9 is_stmt 1 view .LVU4080
 867:Core/Src/lz4.c ****           || ((tableType == byU16) && cctx->currentOffset + (unsigned)inputSize >= 0xFFFFU)
 12362              		.loc 1 867 9 view .LVU4081
 867:Core/Src/lz4.c ****           || ((tableType == byU16) && cctx->currentOffset + (unsigned)inputSize >= 0xFFFFU)
 12363              		.loc 1 867 12 is_stmt 0 view .LVU4082
 12364 195e 9D42     		cmp	r5, r3
 12365 1960 09D1     		bne	.L420
 868:Core/Src/lz4.c ****           || ((tableType == byU32) && cctx->currentOffset > 1 GB)
 12366              		.loc 1 868 11 view .LVU4083
 12367 1962 032D     		cmp	r5, #3
 12368 1964 36D0     		beq	.L604
 12369              	.LVL1289:
 12370              	.L421:
 869:Core/Src/lz4.c ****           || tableType == byPtr
 12371              		.loc 1 869 11 view .LVU4084
 12372 1966 022D     		cmp	r5, #2
 12373 1968 3BD0     		beq	.L605
 12374              	.L422:
 870:Core/Src/lz4.c ****           || inputSize >= 4 KB)
 12375              		.loc 1 870 11 view .LVU4085
 12376 196a 012D     		cmp	r5, #1
 12377 196c 03D0     		beq	.L420
 871:Core/Src/lz4.c ****         {
 12378              		.loc 1 871 11 view .LVU4086
 12379 196e 8023     		movs	r3, #128
 12380 1970 5B01     		lsls	r3, r3, #5
 12381 1972 9C42     		cmp	r4, r3
 12382 1974 0BDB     		blt	.L419
 12383              	.L420:
 873:Core/Src/lz4.c ****             MEM_INIT(cctx->hashTable, 0, LZ4_HASHTABLESIZE);
 12384              		.loc 1 873 13 is_stmt 1 view .LVU4087
 873:Core/Src/lz4.c ****             MEM_INIT(cctx->hashTable, 0, LZ4_HASHTABLESIZE);
 12385              		.loc 1 873 73 view .LVU4088
 874:Core/Src/lz4.c ****             cctx->currentOffset = 0;
 12386              		.loc 1 874 13 view .LVU4089
 12387 1976 8022     		movs	r2, #128
 12388 1978 D201     		lsls	r2, r2, #7
 12389 197a 0021     		movs	r1, #0
 12390 197c 5846     		mov	r0, fp
 12391 197e FFF7FEFF 		bl	memset
 12392              	.LVL1290:
 875:Core/Src/lz4.c ****             cctx->tableType = (U32)clearedTable;
 12393              		.loc 1 875 13 view .LVU4090
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 330


 875:Core/Src/lz4.c ****             cctx->tableType = (U32)clearedTable;
 12394              		.loc 1 875 33 is_stmt 0 view .LVU4091
 12395 1982 0023     		movs	r3, #0
 12396 1984 934A     		ldr	r2, .L643+8
 12397 1986 5946     		mov	r1, fp
 12398 1988 8B50     		str	r3, [r1, r2]
 876:Core/Src/lz4.c ****         } else {
 12399              		.loc 1 876 13 is_stmt 1 view .LVU4092
 876:Core/Src/lz4.c ****         } else {
 12400              		.loc 1 876 29 is_stmt 0 view .LVU4093
 12401 198a 914A     		ldr	r2, .L643+4
 12402 198c 8B50     		str	r3, [r1, r2]
 12403              	.L419:
 887:Core/Src/lz4.c ****         DEBUGLOG(5, "LZ4_prepareTable: adding 64KB to currentOffset");
 12404              		.loc 1 887 5 is_stmt 1 view .LVU4094
 887:Core/Src/lz4.c ****         DEBUGLOG(5, "LZ4_prepareTable: adding 64KB to currentOffset");
 12405              		.loc 1 887 13 is_stmt 0 view .LVU4095
 12406 198e 914B     		ldr	r3, .L643+8
 12407 1990 5A46     		mov	r2, fp
 12408 1992 D358     		ldr	r3, [r2, r3]
 887:Core/Src/lz4.c ****         DEBUGLOG(5, "LZ4_prepareTable: adding 64KB to currentOffset");
 12409              		.loc 1 887 8 view .LVU4096
 12410 1994 002B     		cmp	r3, #0
 12411 1996 01D0     		beq	.L423
 12412              	.LVL1291:
 887:Core/Src/lz4.c ****         DEBUGLOG(5, "LZ4_prepareTable: adding 64KB to currentOffset");
 12413              		.loc 1 887 34 view .LVU4097
 12414 1998 022D     		cmp	r5, #2
 12415 199a 2AD0     		beq	.L606
 12416              	.LVL1292:
 12417              	.L423:
 893:Core/Src/lz4.c ****     cctx->dictionary = NULL;
 12418              		.loc 1 893 5 is_stmt 1 view .LVU4098
 893:Core/Src/lz4.c ****     cctx->dictionary = NULL;
 12419              		.loc 1 893 19 is_stmt 0 view .LVU4099
 12420 199c 0023     		movs	r3, #0
 12421 199e 8E4A     		ldr	r2, .L643+12
 12422 19a0 5946     		mov	r1, fp
 12423 19a2 8B50     		str	r3, [r1, r2]
 894:Core/Src/lz4.c ****     cctx->dictSize = 0;
 12424              		.loc 1 894 5 is_stmt 1 view .LVU4100
 894:Core/Src/lz4.c ****     cctx->dictSize = 0;
 12425              		.loc 1 894 22 is_stmt 0 view .LVU4101
 12426 19a4 043A     		subs	r2, r2, #4
 12427 19a6 8B50     		str	r3, [r1, r2]
 895:Core/Src/lz4.c **** }
 12428              		.loc 1 895 5 is_stmt 1 view .LVU4102
 895:Core/Src/lz4.c **** }
 12429              		.loc 1 895 20 is_stmt 0 view .LVU4103
 12430 19a8 8C4A     		ldr	r2, .L643+16
 12431 19aa 8B50     		str	r3, [r1, r2]
 12432              	.LVL1293:
 895:Core/Src/lz4.c **** }
 12433              		.loc 1 895 20 view .LVU4104
 12434              	.LBE3811:
 12435              	.LBE3810:
1416:Core/Src/lz4.c ****         }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 331


 12436              		.loc 1 1416 13 is_stmt 1 view .LVU4105
 12437              	.LBB3813:
 12438              	.LBI3813:
1314:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 12439              		.loc 1 1314 22 view .LVU4106
 12440              	.LBB3814:
1327:Core/Src/lz4.c ****                 srcSize, dstCapacity);
 12441              		.loc 1 1327 5 view .LVU4107
1328:Core/Src/lz4.c **** 
 12442              		.loc 1 1328 38 view .LVU4108
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 12443              		.loc 1 1330 5 view .LVU4109
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 12444              		.loc 1 1330 8 is_stmt 0 view .LVU4110
 12445 19ac FC23     		movs	r3, #252
 12446 19ae DB05     		lsls	r3, r3, #23
 12447 19b0 9C42     		cmp	r4, r3
 12448 19b2 00D9     		bls	.LCB15535
 12449 19b4 9DE3     		b	.L533	@long jump
 12450              	.LCB15535:
 12451              	.LVL1294:
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 12452              		.loc 1 1331 5 is_stmt 1 view .LVU4111
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 12453              		.loc 1 1331 8 is_stmt 0 view .LVU4112
 12454 19b6 002C     		cmp	r4, #0
 12455 19b8 23D1     		bne	.L425
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 12456              		.loc 1 1332 9 is_stmt 1 view .LVU4113
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 12457              		.loc 1 1332 43 is_stmt 0 view .LVU4114
 12458 19ba 189B     		ldr	r3, [sp, #96]
 12459 19bc 002B     		cmp	r3, #0
 12460 19be 00DC     		bgt	.LCB15545
 12461 19c0 9BE3     		b	.L534	@long jump
 12462              	.LCB15545:
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 12463              		.loc 1 1333 9 is_stmt 1 view .LVU4115
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 12464              		.loc 1 1333 49 view .LVU4116
1334:Core/Src/lz4.c ****         assert(dst != NULL);
 12465              		.loc 1 1334 9 view .LVU4117
1335:Core/Src/lz4.c ****         dst[0] = 0;
 12466              		.loc 1 1335 9 view .LVU4118
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 12467              		.loc 1 1336 9 view .LVU4119
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 12468              		.loc 1 1336 16 is_stmt 0 view .LVU4120
 12469 19c2 0023     		movs	r3, #0
 12470 19c4 029A     		ldr	r2, [sp, #8]
 12471 19c6 1370     		strb	r3, [r2]
1337:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
 12472              		.loc 1 1337 9 is_stmt 1 view .LVU4121
1341:Core/Src/lz4.c ****     }
 12473              		.loc 1 1341 9 view .LVU4122
1341:Core/Src/lz4.c ****     }
 12474              		.loc 1 1341 16 is_stmt 0 view .LVU4123
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 332


 12475 19c8 0133     		adds	r3, r3, #1
 12476 19ca 9A46     		mov	r10, r3
 12477 19cc FFF715FB 		bl	.L204	@ far jump
 12478              	.LVL1295:
 12479              	.L532:
1341:Core/Src/lz4.c ****     }
 12480              		.loc 1 1341 16 view .LVU4124
 12481              	.LBE3814:
 12482              	.LBE3813:
1414:Core/Src/lz4.c ****             LZ4_prepareTable(ctx, srcSize, tableType);
 12483              		.loc 1 1414 109 view .LVU4125
 12484 19d0 0225     		movs	r5, #2
 12485 19d2 BFE7     		b	.L418
 12486              	.LVL1296:
 12487              	.L604:
 12488              	.LBB4016:
 12489              	.LBB3812:
 868:Core/Src/lz4.c ****           || ((tableType == byU32) && cctx->currentOffset > 1 GB)
 12490              		.loc 1 868 43 view .LVU4126
 12491 19d4 7F4B     		ldr	r3, .L643+8
 12492 19d6 D358     		ldr	r3, [r2, r3]
 868:Core/Src/lz4.c ****           || ((tableType == byU32) && cctx->currentOffset > 1 GB)
 12493              		.loc 1 868 59 view .LVU4127
 12494 19d8 1B19     		adds	r3, r3, r4
 868:Core/Src/lz4.c ****           || ((tableType == byU32) && cctx->currentOffset > 1 GB)
 12495              		.loc 1 868 36 view .LVU4128
 12496 19da 814A     		ldr	r2, .L643+20
 12497              	.LVL1297:
 868:Core/Src/lz4.c ****           || ((tableType == byU32) && cctx->currentOffset > 1 GB)
 12498              		.loc 1 868 36 view .LVU4129
 12499 19dc 9342     		cmp	r3, r2
 12500 19de CAD8     		bhi	.L420
 12501 19e0 C1E7     		b	.L421
 12502              	.L605:
 869:Core/Src/lz4.c ****           || tableType == byPtr
 12503              		.loc 1 869 43 view .LVU4130
 12504 19e2 7C4B     		ldr	r3, .L643+8
 12505 19e4 5A46     		mov	r2, fp
 12506 19e6 D258     		ldr	r2, [r2, r3]
 869:Core/Src/lz4.c ****           || tableType == byPtr
 12507              		.loc 1 869 36 view .LVU4131
 12508 19e8 8023     		movs	r3, #128
 12509 19ea DB05     		lsls	r3, r3, #23
 12510 19ec 9A42     		cmp	r2, r3
 12511 19ee C2D8     		bhi	.L420
 12512 19f0 BBE7     		b	.L422
 12513              	.LVL1298:
 12514              	.L606:
 888:Core/Src/lz4.c ****         cctx->currentOffset += 64 KB;
 12515              		.loc 1 888 9 is_stmt 1 view .LVU4132
 888:Core/Src/lz4.c ****         cctx->currentOffset += 64 KB;
 12516              		.loc 1 888 70 view .LVU4133
 889:Core/Src/lz4.c ****     }
 12517              		.loc 1 889 9 view .LVU4134
 889:Core/Src/lz4.c ****     }
 12518              		.loc 1 889 29 is_stmt 0 view .LVU4135
 12519 19f2 8022     		movs	r2, #128
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 333


 12520              	.LVL1299:
 889:Core/Src/lz4.c ****     }
 12521              		.loc 1 889 29 view .LVU4136
 12522 19f4 5202     		lsls	r2, r2, #9
 12523 19f6 9446     		mov	ip, r2
 12524 19f8 6344     		add	r3, r3, ip
 12525 19fa 764A     		ldr	r2, .L643+8
 12526 19fc 5946     		mov	r1, fp
 12527 19fe 8B50     		str	r3, [r1, r2]
 12528 1a00 CCE7     		b	.L423
 12529              	.LVL1300:
 12530              	.L425:
 889:Core/Src/lz4.c ****     }
 12531              		.loc 1 889 29 view .LVU4137
 12532              	.LBE3812:
 12533              	.LBE4016:
 12534              	.LBB4017:
 12535              	.LBB4008:
1343:Core/Src/lz4.c **** 
 12536              		.loc 1 1343 5 is_stmt 1 view .LVU4138
1345:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
 12537              		.loc 1 1345 5 view .LVU4139
 12538              	.LBB3815:
 12539              	.LBI3815:
 904:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 12540              		.loc 1 904 22 view .LVU4140
 12541              	.LBB3816:
 917:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 12542              		.loc 1 917 5 view .LVU4141
 918:Core/Src/lz4.c **** 
 12543              		.loc 1 918 5 view .LVU4142
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 12544              		.loc 1 920 5 view .LVU4143
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 12545              		.loc 1 920 15 is_stmt 0 view .LVU4144
 12546 1a02 744B     		ldr	r3, .L643+8
 12547 1a04 CE58     		ldr	r6, [r1, r3]
 12548              	.LVL1301:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 12549              		.loc 1 921 5 is_stmt 1 view .LVU4145
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 12550              		.loc 1 921 17 is_stmt 0 view .LVU4146
 12551 1a06 0198     		ldr	r0, [sp, #4]
 12552 1a08 831B     		subs	r3, r0, r6
 12553 1a0a 0493     		str	r3, [sp, #16]
 12554              	.LVL1302:
 922:Core/Src/lz4.c **** 
 12555              		.loc 1 922 5 is_stmt 1 view .LVU4147
 924:Core/Src/lz4.c ****     const BYTE* const dictionary =
 12556              		.loc 1 924 5 view .LVU4148
 925:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
 12557              		.loc 1 925 5 view .LVU4149
 927:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
 12558              		.loc 1 927 5 view .LVU4150
 929:Core/Src/lz4.c **** 
 12559              		.loc 1 929 5 view .LVU4151
 931:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 334


 12560              		.loc 1 931 5 view .LVU4152
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 12561              		.loc 1 932 5 view .LVU4153
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 12562              		.loc 1 933 5 view .LVU4154
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 12563              		.loc 1 934 5 view .LVU4155
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 12564              		.loc 1 935 5 view .LVU4156
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 12565              		.loc 1 935 23 is_stmt 0 view .LVU4157
 12566 1a0c 8446     		mov	ip, r0
 12567 1a0e A444     		add	ip, ip, r4
 12568 1a10 6346     		mov	r3, ip
 12569              	.LVL1303:
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 12570              		.loc 1 935 23 view .LVU4158
 12571 1a12 0B93     		str	r3, [sp, #44]
 12572              	.LVL1304:
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 12573              		.loc 1 936 5 is_stmt 1 view .LVU4159
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 12574              		.loc 1 936 23 is_stmt 0 view .LVU4160
 12575 1a14 6246     		mov	r2, ip
 12576 1a16 0B3A     		subs	r2, r2, #11
 12577 1a18 0592     		str	r2, [sp, #20]
 12578              	.LVL1305:
 937:Core/Src/lz4.c **** 
 12579              		.loc 1 937 5 is_stmt 1 view .LVU4161
 937:Core/Src/lz4.c **** 
 12580              		.loc 1 937 23 is_stmt 0 view .LVU4162
 12581 1a1a 053B     		subs	r3, r3, #5
 12582              	.LVL1306:
 937:Core/Src/lz4.c **** 
 12583              		.loc 1 937 23 view .LVU4163
 12584 1a1c 0D93     		str	r3, [sp, #52]
 12585              	.LVL1307:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 12586              		.loc 1 941 5 is_stmt 1 view .LVU4164
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 12587              		.loc 1 946 5 view .LVU4165
 947:Core/Src/lz4.c **** 
 12588              		.loc 1 947 5 view .LVU4166
 947:Core/Src/lz4.c **** 
 12589              		.loc 1 947 17 is_stmt 0 view .LVU4167
 12590 1a1e 029B     		ldr	r3, [sp, #8]
 12591              	.LVL1308:
 947:Core/Src/lz4.c **** 
 12592              		.loc 1 947 17 view .LVU4168
 12593 1a20 189A     		ldr	r2, [sp, #96]
 12594              	.LVL1309:
 947:Core/Src/lz4.c **** 
 12595              		.loc 1 947 17 view .LVU4169
 12596 1a22 9446     		mov	ip, r2
 12597              	.LVL1310:
 947:Core/Src/lz4.c **** 
 12598              		.loc 1 947 17 view .LVU4170
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 335


 12599 1a24 6344     		add	r3, r3, ip
 12600 1a26 0A93     		str	r3, [sp, #40]
 12601              	.LVL1311:
 949:Core/Src/lz4.c ****     U32 forwardH;
 12602              		.loc 1 949 5 is_stmt 1 view .LVU4171
 950:Core/Src/lz4.c **** 
 12603              		.loc 1 950 5 view .LVU4172
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 12604              		.loc 1 952 5 view .LVU4173
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 12605              		.loc 1 952 98 view .LVU4174
 953:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 12606              		.loc 1 953 5 view .LVU4175
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 12607              		.loc 1 956 5 view .LVU4176
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 12608              		.loc 1 957 5 view .LVU4177
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 12609              		.loc 1 957 8 is_stmt 0 view .LVU4178
 12610 1a28 032D     		cmp	r5, #3
 12611 1a2a 00D1     		bne	.LCB15750
 12612 1a2c 68E3     		b	.L535	@long jump
 12613              	.LCB15750:
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 12614              		.loc 1 958 5 is_stmt 1 view .LVU4179
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 12615              		.loc 1 958 27 view .LVU4180
 959:Core/Src/lz4.c **** 
 12616              		.loc 1 959 5 view .LVU4181
 961:Core/Src/lz4.c **** 
 12617              		.loc 1 961 5 view .LVU4182
 12618              	.LVL1312:
 964:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 12619              		.loc 1 964 5 view .LVU4183
 970:Core/Src/lz4.c ****     }
 12620              		.loc 1 970 9 view .LVU4184
 970:Core/Src/lz4.c ****     }
 12621              		.loc 1 970 24 is_stmt 0 view .LVU4185
 12622 1a2e 6B4B     		ldr	r3, .L643+16
 12623              	.LVL1313:
 970:Core/Src/lz4.c ****     }
 12624              		.loc 1 970 24 view .LVU4186
 12625 1a30 CC50     		str	r4, [r1, r3]
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 12626              		.loc 1 972 5 is_stmt 1 view .LVU4187
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 12627              		.loc 1 972 25 is_stmt 0 view .LVU4188
 12628 1a32 A219     		adds	r2, r4, r6
 12629 1a34 674B     		ldr	r3, .L643+8
 12630 1a36 CA50     		str	r2, [r1, r3]
 973:Core/Src/lz4.c **** 
 12631              		.loc 1 973 5 is_stmt 1 view .LVU4189
 973:Core/Src/lz4.c **** 
 12632              		.loc 1 973 21 is_stmt 0 view .LVU4190
 12633 1a38 654B     		ldr	r3, .L643+4
 12634 1a3a CD50     		str	r5, [r1, r3]
 975:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 336


 12635              		.loc 1 975 5 is_stmt 1 view .LVU4191
 975:Core/Src/lz4.c **** 
 12636              		.loc 1 975 8 is_stmt 0 view .LVU4192
 12637 1a3c 0C2C     		cmp	r4, #12
 12638 1a3e 00DC     		bgt	.LCB15770
 12639 1a40 20E3     		b	.L536	@long jump
 12640              	.LCB15770:
 12641              	.LBB3817:
 978:Core/Src/lz4.c ****         if (tableType == byPtr) {
 12642              		.loc 1 978 9 is_stmt 1 view .LVU4193
 12643              	.LVL1314:
 12644              	.LBB3818:
 12645              	.LBI3818:
 778:Core/Src/lz4.c **** {
 12646              		.loc 1 778 22 view .LVU4194
 12647              	.LBB3819:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 12648              		.loc 1 780 5 view .LVU4195
 781:Core/Src/lz4.c **** }
 12649              		.loc 1 781 5 view .LVU4196
 781:Core/Src/lz4.c **** }
 12650              		.loc 1 781 12 is_stmt 0 view .LVU4197
 12651 1a42 FFF7FEFF 		bl	LZ4_read32
 12652              	.LVL1315:
 12653              	.LBB3820:
 12654              	.LBI3820:
 758:Core/Src/lz4.c **** {
 12655              		.loc 1 758 22 is_stmt 1 view .LVU4198
 12656              	.LBB3821:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 12657              		.loc 1 760 5 view .LVU4199
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 12658              		.loc 1 760 8 is_stmt 0 view .LVU4200
 12659 1a46 032D     		cmp	r5, #3
 12660 1a48 18D0     		beq	.L607
 763:Core/Src/lz4.c **** }
 12661              		.loc 1 763 9 is_stmt 1 view .LVU4201
 763:Core/Src/lz4.c **** }
 12662              		.loc 1 763 27 is_stmt 0 view .LVU4202
 12663 1a4a 8300     		lsls	r3, r0, #2
 12664 1a4c 1B18     		adds	r3, r3, r0
 12665 1a4e 5B01     		lsls	r3, r3, #5
 12666 1a50 1B1A     		subs	r3, r3, r0
 12667 1a52 5A01     		lsls	r2, r3, #5
 12668 1a54 9B18     		adds	r3, r3, r2
 12669 1a56 9B00     		lsls	r3, r3, #2
 12670 1a58 1B1A     		subs	r3, r3, r0
 12671 1a5a 5A01     		lsls	r2, r3, #5
 12672 1a5c D31A     		subs	r3, r2, r3
 12673 1a5e 1A02     		lsls	r2, r3, #8
 12674 1a60 D31A     		subs	r3, r2, r3
 12675 1a62 1B01     		lsls	r3, r3, #4
 12676 1a64 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 12677              		.loc 1 763 42 view .LVU4203
 12678 1a66 1B0D     		lsrs	r3, r3, #20
 12679              	.L428:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 337


 12680              	.LVL1316:
 763:Core/Src/lz4.c **** }
 12681              		.loc 1 763 42 view .LVU4204
 12682              	.LBE3821:
 12683              	.LBE3820:
 12684              	.LBE3819:
 12685              	.LBE3818:
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 12686              		.loc 1 979 9 is_stmt 1 view .LVU4205
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 12687              		.loc 1 979 12 is_stmt 0 view .LVU4206
 12688 1a68 012D     		cmp	r5, #1
 12689 1a6a 17D0     		beq	.L608
 982:Core/Src/lz4.c ****     }   }
 12690              		.loc 1 982 13 is_stmt 1 view .LVU4207
 12691              	.LVL1317:
 12692              	.LBB3825:
 12693              	.LBI3825:
 796:Core/Src/lz4.c **** {
 12694              		.loc 1 796 23 view .LVU4208
 12695              	.LBB3826:
 798:Core/Src/lz4.c ****     {
 12696              		.loc 1 798 5 view .LVU4209
 12697 1a6c 022D     		cmp	r5, #2
 12698 1a6e 3BD0     		beq	.L431
 12699 1a70 032D     		cmp	r5, #3
 12700 1a72 17D1     		bne	.L430
 12701              	.LBB3827:
 804:Core/Src/lz4.c ****     }
 12702              		.loc 1 804 19 view .LVU4210
 12703              	.LVL1318:
 804:Core/Src/lz4.c ****     }
 12704              		.loc 1 804 54 view .LVU4211
 804:Core/Src/lz4.c ****     }
 12705              		.loc 1 804 75 view .LVU4212
 804:Core/Src/lz4.c ****     }
 12706              		.loc 1 804 84 is_stmt 0 view .LVU4213
 12707 1a74 5B00     		lsls	r3, r3, #1
 12708              	.LVL1319:
 804:Core/Src/lz4.c ****     }
 12709              		.loc 1 804 88 view .LVU4214
 12710 1a76 5A46     		mov	r2, fp
 12711 1a78 D652     		strh	r6, [r2, r3]
 804:Core/Src/lz4.c ****     }
 12712              		.loc 1 804 100 is_stmt 1 view .LVU4215
 12713 1a7a 13E0     		b	.L430
 12714              	.LVL1320:
 12715              	.L607:
 804:Core/Src/lz4.c ****     }
 12716              		.loc 1 804 100 is_stmt 0 view .LVU4216
 12717              	.LBE3827:
 12718              	.LBE3826:
 12719              	.LBE3825:
 12720              	.LBB3830:
 12721              	.LBB3824:
 12722              	.LBB3823:
 12723              	.LBB3822:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 338


 761:Core/Src/lz4.c ****     else
 12724              		.loc 1 761 9 is_stmt 1 view .LVU4217
 761:Core/Src/lz4.c ****     else
 12725              		.loc 1 761 27 is_stmt 0 view .LVU4218
 12726 1a7c 8300     		lsls	r3, r0, #2
 12727 1a7e 1B18     		adds	r3, r3, r0
 12728 1a80 5B01     		lsls	r3, r3, #5
 12729 1a82 1B1A     		subs	r3, r3, r0
 12730 1a84 5A01     		lsls	r2, r3, #5
 12731 1a86 9B18     		adds	r3, r3, r2
 12732 1a88 9B00     		lsls	r3, r3, #2
 12733 1a8a 1B1A     		subs	r3, r3, r0
 12734 1a8c 5A01     		lsls	r2, r3, #5
 12735 1a8e D21A     		subs	r2, r2, r3
 12736 1a90 1302     		lsls	r3, r2, #8
 12737 1a92 9B1A     		subs	r3, r3, r2
 12738 1a94 1B01     		lsls	r3, r3, #4
 12739 1a96 1B18     		adds	r3, r3, r0
 761:Core/Src/lz4.c ****     else
 12740              		.loc 1 761 42 view .LVU4219
 12741 1a98 DB0C     		lsrs	r3, r3, #19
 12742 1a9a E5E7     		b	.L428
 12743              	.LVL1321:
 12744              	.L608:
 761:Core/Src/lz4.c ****     else
 12745              		.loc 1 761 42 view .LVU4220
 12746              	.LBE3822:
 12747              	.LBE3823:
 12748              	.LBE3824:
 12749              	.LBE3830:
 980:Core/Src/lz4.c ****         } else {
 12750              		.loc 1 980 13 is_stmt 1 view .LVU4221
 12751              	.LBB3831:
 12752              	.LBI3831:
 808:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 12753              		.loc 1 808 23 view .LVU4222
 12754              	.LBE3831:
 12755              	.LBE3817:
 12756              	.LBE3816:
 12757              	.LBE3815:
 12758              	.LBE4008:
 12759              	.LBE4017:
 12760              	.LBE3809:
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 12761              		.loc 1 811 5 view .LVU4223
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 12762              		.loc 1 811 33 view .LVU4224
 12763              	.LBB4025:
 12764              	.LBB4018:
 12765              	.LBB4009:
 12766              	.LBB4000:
 12767              	.LBB3992:
 12768              	.LBB3835:
 12769              	.LBB3833:
 12770              	.LBB3832:
 812:Core/Src/lz4.c **** }
 12771              		.loc 1 812 7 view .LVU4225
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 339


 812:Core/Src/lz4.c **** }
 12772              		.loc 1 812 57 view .LVU4226
 812:Core/Src/lz4.c **** }
 12773              		.loc 1 812 66 is_stmt 0 view .LVU4227
 12774 1a9c 9B00     		lsls	r3, r3, #2
 12775              	.LVL1322:
 812:Core/Src/lz4.c **** }
 12776              		.loc 1 812 70 view .LVU4228
 12777 1a9e 5A46     		mov	r2, fp
 12778 1aa0 0199     		ldr	r1, [sp, #4]
 12779 1aa2 D150     		str	r1, [r2, r3]
 812:Core/Src/lz4.c **** }
 12780              		.loc 1 812 75 is_stmt 1 view .LVU4229
 12781              	.LVL1323:
 12782              	.L430:
 812:Core/Src/lz4.c **** }
 12783              		.loc 1 812 75 is_stmt 0 view .LVU4230
 12784              	.LBE3832:
 12785              	.LBE3833:
 12786              	.LBE3835:
 984:Core/Src/lz4.c **** 
 12787              		.loc 1 984 5 is_stmt 1 view .LVU4231
 984:Core/Src/lz4.c **** 
 12788              		.loc 1 984 7 is_stmt 0 view .LVU4232
 12789 1aa4 019B     		ldr	r3, [sp, #4]
 12790 1aa6 5F1C     		adds	r7, r3, #1
 12791              	.LVL1324:
 984:Core/Src/lz4.c **** 
 12792              		.loc 1 984 11 is_stmt 1 view .LVU4233
 12793              	.LBB3836:
 12794              	.LBI3836:
 778:Core/Src/lz4.c **** {
 12795              		.loc 1 778 22 view .LVU4234
 12796              	.LBB3837:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 12797              		.loc 1 780 5 view .LVU4235
 781:Core/Src/lz4.c **** }
 12798              		.loc 1 781 5 view .LVU4236
 781:Core/Src/lz4.c **** }
 12799              		.loc 1 781 12 is_stmt 0 view .LVU4237
 12800 1aa8 3800     		movs	r0, r7
 12801 1aaa FFF7FEFF 		bl	LZ4_read32
 12802              	.LVL1325:
 12803              	.LBB3838:
 12804              	.LBI3838:
 758:Core/Src/lz4.c **** {
 12805              		.loc 1 758 22 is_stmt 1 view .LVU4238
 12806              	.LBB3839:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 12807              		.loc 1 760 5 view .LVU4239
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 12808              		.loc 1 760 8 is_stmt 0 view .LVU4240
 12809 1aae 032D     		cmp	r5, #3
 12810 1ab0 1ED0     		beq	.L609
 763:Core/Src/lz4.c **** }
 12811              		.loc 1 763 9 is_stmt 1 view .LVU4241
 763:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 340


 12812              		.loc 1 763 27 is_stmt 0 view .LVU4242
 12813 1ab2 8300     		lsls	r3, r0, #2
 12814 1ab4 1B18     		adds	r3, r3, r0
 12815 1ab6 5B01     		lsls	r3, r3, #5
 12816 1ab8 1B1A     		subs	r3, r3, r0
 12817 1aba 5A01     		lsls	r2, r3, #5
 12818 1abc 9B18     		adds	r3, r3, r2
 12819 1abe 9B00     		lsls	r3, r3, #2
 12820 1ac0 1B1A     		subs	r3, r3, r0
 12821 1ac2 5A01     		lsls	r2, r3, #5
 12822 1ac4 D21A     		subs	r2, r2, r3
 12823 1ac6 1302     		lsls	r3, r2, #8
 12824 1ac8 9B1A     		subs	r3, r3, r2
 12825 1aca 1B01     		lsls	r3, r3, #4
 12826 1acc 1818     		adds	r0, r3, r0
 12827              	.LVL1326:
 763:Core/Src/lz4.c **** }
 12828              		.loc 1 763 42 view .LVU4243
 12829 1ace 030D     		lsrs	r3, r0, #20
 12830 1ad0 0393     		str	r3, [sp, #12]
 12831              	.L434:
 763:Core/Src/lz4.c **** }
 12832              		.loc 1 763 42 view .LVU4244
 12833              	.LBE3839:
 12834              	.LBE3838:
 12835              	.LBE3837:
 12836              	.LBE3836:
 12837              	.LBE3992:
 12838              	.LBE4000:
 12839              	.LBE4009:
 12840              	.LBE4018:
1414:Core/Src/lz4.c ****             LZ4_prepareTable(ctx, srcSize, tableType);
 12841              		.loc 1 1414 109 view .LVU4245
 12842 1ad2 029B     		ldr	r3, [sp, #8]
 12843 1ad4 0993     		str	r3, [sp, #36]
 12844 1ad6 019B     		ldr	r3, [sp, #4]
 12845 1ad8 0C93     		str	r3, [sp, #48]
 12846              	.LVL1327:
 12847              	.L435:
 12848              	.LBB4019:
 12849              	.LBB4010:
 12850              	.LBB4001:
 12851              	.LBB3993:
 987:Core/Src/lz4.c ****         const BYTE* match;
 12852              		.loc 1 987 5 is_stmt 1 view .LVU4246
 12853              	.LBB3843:
 988:Core/Src/lz4.c ****         BYTE* token;
 12854              		.loc 1 988 9 view .LVU4247
 989:Core/Src/lz4.c ****         const BYTE* filledIp;
 12855              		.loc 1 989 9 view .LVU4248
 990:Core/Src/lz4.c **** 
 12856              		.loc 1 990 9 view .LVU4249
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 12857              		.loc 1 993 9 view .LVU4250
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 12858              		.loc 1 993 12 is_stmt 0 view .LVU4251
 12859 1ada 012D     		cmp	r5, #1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 341


 12860 1adc 19D0     		beq	.L610
 12861              	.LBB3844:
1015:Core/Src/lz4.c ****             int step = 1;
 12862              		.loc 1 1015 13 is_stmt 1 view .LVU4252
 12863              	.LVL1328:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 12864              		.loc 1 1016 13 view .LVU4253
1017:Core/Src/lz4.c ****             do {
 12865              		.loc 1 1017 13 view .LVU4254
1017:Core/Src/lz4.c ****             do {
 12866              		.loc 1 1017 17 is_stmt 0 view .LVU4255
 12867 1ade 199B     		ldr	r3, [sp, #100]
 12868 1ae0 9B01     		lsls	r3, r3, #6
 12869              	.LVL1329:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 12870              		.loc 1 1016 17 view .LVU4256
 12871 1ae2 0122     		movs	r2, #1
 12872 1ae4 9246     		mov	r10, r2
 12873 1ae6 ADE0     		b	.L449
 12874              	.LVL1330:
 12875              	.L431:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 12876              		.loc 1 1016 17 view .LVU4257
 12877              	.LBE3844:
 12878              	.LBE3843:
 12879              	.LBB3976:
 12880              	.LBB3834:
 12881              	.LBB3829:
 12882              	.LBB3828:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 12883              		.loc 1 803 19 is_stmt 1 view .LVU4258
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 12884              		.loc 1 803 54 view .LVU4259
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 12885              		.loc 1 803 63 is_stmt 0 view .LVU4260
 12886 1ae8 9B00     		lsls	r3, r3, #2
 12887              	.LVL1331:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 12888              		.loc 1 803 67 view .LVU4261
 12889 1aea 5A46     		mov	r2, fp
 12890 1aec D650     		str	r6, [r2, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 12891              		.loc 1 803 74 is_stmt 1 view .LVU4262
 12892 1aee D9E7     		b	.L430
 12893              	.LVL1332:
 12894              	.L609:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 12895              		.loc 1 803 74 is_stmt 0 view .LVU4263
 12896              	.LBE3828:
 12897              	.LBE3829:
 12898              	.LBE3834:
 12899              	.LBE3976:
 12900              	.LBB3977:
 12901              	.LBB3842:
 12902              	.LBB3841:
 12903              	.LBB3840:
 761:Core/Src/lz4.c ****     else
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 342


 12904              		.loc 1 761 9 is_stmt 1 view .LVU4264
 761:Core/Src/lz4.c ****     else
 12905              		.loc 1 761 27 is_stmt 0 view .LVU4265
 12906 1af0 8300     		lsls	r3, r0, #2
 12907 1af2 1B18     		adds	r3, r3, r0
 12908 1af4 5B01     		lsls	r3, r3, #5
 12909 1af6 1B1A     		subs	r3, r3, r0
 12910 1af8 5A01     		lsls	r2, r3, #5
 12911 1afa 9B18     		adds	r3, r3, r2
 12912 1afc 9B00     		lsls	r3, r3, #2
 12913 1afe 1B1A     		subs	r3, r3, r0
 12914 1b00 5A01     		lsls	r2, r3, #5
 12915 1b02 D21A     		subs	r2, r2, r3
 12916 1b04 1302     		lsls	r3, r2, #8
 12917 1b06 9B1A     		subs	r3, r3, r2
 12918 1b08 1B01     		lsls	r3, r3, #4
 12919 1b0a 1818     		adds	r0, r3, r0
 12920              	.LVL1333:
 761:Core/Src/lz4.c ****     else
 12921              		.loc 1 761 42 view .LVU4266
 12922 1b0c C30C     		lsrs	r3, r0, #19
 12923 1b0e 0393     		str	r3, [sp, #12]
 12924 1b10 DFE7     		b	.L434
 12925              	.LVL1334:
 12926              	.L610:
 761:Core/Src/lz4.c ****     else
 12927              		.loc 1 761 42 view .LVU4267
 12928              	.LBE3840:
 12929              	.LBE3841:
 12930              	.LBE3842:
 12931              	.LBE3977:
 12932              	.LBB3978:
 12933              	.LBB3868:
 994:Core/Src/lz4.c ****             int step = 1;
 12934              		.loc 1 994 13 is_stmt 1 view .LVU4268
 995:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 12935              		.loc 1 995 13 view .LVU4269
 996:Core/Src/lz4.c ****             do {
 12936              		.loc 1 996 13 view .LVU4270
 996:Core/Src/lz4.c ****             do {
 12937              		.loc 1 996 17 is_stmt 0 view .LVU4271
 12938 1b12 199B     		ldr	r3, [sp, #100]
 12939 1b14 9B01     		lsls	r3, r3, #6
 12940 1b16 9846     		mov	r8, r3
 12941              	.LVL1335:
 995:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 12942              		.loc 1 995 17 view .LVU4272
 12943 1b18 0126     		movs	r6, #1
 12944 1b1a A946     		mov	r9, r5
 12945 1b1c 00E0     		b	.L439
 12946              	.LVL1336:
 12947              	.L537:
 995:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 12948              		.loc 1 995 17 view .LVU4273
 12949 1b1e 0394     		str	r4, [sp, #12]
 12950              	.LVL1337:
 12951              	.L439:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 343


 997:Core/Src/lz4.c ****                 U32 const h = forwardH;
 12952              		.loc 1 997 13 is_stmt 1 view .LVU4274
 12953              	.LBB3869:
 998:Core/Src/lz4.c ****                 ip = forwardIp;
 12954              		.loc 1 998 17 view .LVU4275
 999:Core/Src/lz4.c ****                 forwardIp += step;
 12955              		.loc 1 999 17 view .LVU4276
1000:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 12956              		.loc 1 1000 17 view .LVU4277
 12957 1b20 3D00     		movs	r5, r7
1000:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 12958              		.loc 1 1000 27 is_stmt 0 view .LVU4278
 12959 1b22 BF19     		adds	r7, r7, r6
 12960              	.LVL1338:
1001:Core/Src/lz4.c **** 
 12961              		.loc 1 1001 17 is_stmt 1 view .LVU4279
 12962 1b24 4646     		mov	r6, r8
 12963              	.LVL1339:
1001:Core/Src/lz4.c **** 
 12964              		.loc 1 1001 22 is_stmt 0 view .LVU4280
 12965 1b26 B611     		asrs	r6, r6, #6
 12966 1b28 0123     		movs	r3, #1
 12967 1b2a 9C46     		mov	ip, r3
 12968 1b2c E044     		add	r8, r8, ip
 12969              	.LVL1340:
1003:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 12970              		.loc 1 1003 17 is_stmt 1 view .LVU4281
1003:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 12971              		.loc 1 1003 20 is_stmt 0 view .LVU4282
 12972 1b2e 059B     		ldr	r3, [sp, #20]
 12973 1b30 BB42     		cmp	r3, r7
 12974 1b32 00D2     		bcs	.LCB16277
 12975 1b34 AAE2     		b	.L426	@long jump
 12976              	.LCB16277:
1004:Core/Src/lz4.c **** 
 12977              		.loc 1 1004 17 is_stmt 1 view .LVU4283
1006:Core/Src/lz4.c ****                 forwardH = LZ4_hashPosition(forwardIp, tableType);
 12978              		.loc 1 1006 17 view .LVU4284
1006:Core/Src/lz4.c ****                 forwardH = LZ4_hashPosition(forwardIp, tableType);
 12979              		.loc 1 1006 25 is_stmt 0 view .LVU4285
 12980 1b36 4A46     		mov	r2, r9
 12981 1b38 5946     		mov	r1, fp
 12982 1b3a 0398     		ldr	r0, [sp, #12]
 12983 1b3c FFF7FEFF 		bl	LZ4_getPositionOnHash
 12984              	.LVL1341:
 12985 1b40 8246     		mov	r10, r0
 12986              	.LVL1342:
1007:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 12987              		.loc 1 1007 17 is_stmt 1 view .LVU4286
 12988              	.LBB3870:
 12989              	.LBI3870:
 778:Core/Src/lz4.c **** {
 12990              		.loc 1 778 22 view .LVU4287
 12991              	.LBB3871:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 12992              		.loc 1 780 5 view .LVU4288
 781:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 344


 12993              		.loc 1 781 5 view .LVU4289
 781:Core/Src/lz4.c **** }
 12994              		.loc 1 781 12 is_stmt 0 view .LVU4290
 12995 1b42 3800     		movs	r0, r7
 12996              	.LVL1343:
 781:Core/Src/lz4.c **** }
 12997              		.loc 1 781 12 view .LVU4291
 12998 1b44 FFF7FEFF 		bl	LZ4_read32
 12999              	.LVL1344:
 13000              	.LBB3872:
 13001              	.LBI3872:
 758:Core/Src/lz4.c **** {
 13002              		.loc 1 758 22 is_stmt 1 view .LVU4292
 13003              	.LBB3873:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 13004              		.loc 1 760 5 view .LVU4293
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 13005              		.loc 1 760 8 is_stmt 0 view .LVU4294
 13006 1b48 4B46     		mov	r3, r9
 13007 1b4a 032B     		cmp	r3, #3
 13008 1b4c 22D0     		beq	.L611
 763:Core/Src/lz4.c **** }
 13009              		.loc 1 763 9 is_stmt 1 view .LVU4295
 763:Core/Src/lz4.c **** }
 13010              		.loc 1 763 27 is_stmt 0 view .LVU4296
 13011 1b4e 8300     		lsls	r3, r0, #2
 13012 1b50 1B18     		adds	r3, r3, r0
 13013 1b52 5B01     		lsls	r3, r3, #5
 13014 1b54 1B1A     		subs	r3, r3, r0
 13015 1b56 5A01     		lsls	r2, r3, #5
 13016 1b58 9B18     		adds	r3, r3, r2
 13017 1b5a 9B00     		lsls	r3, r3, #2
 13018 1b5c 1B1A     		subs	r3, r3, r0
 13019 1b5e 5C01     		lsls	r4, r3, #5
 13020 1b60 E31A     		subs	r3, r4, r3
 13021 1b62 1C02     		lsls	r4, r3, #8
 13022 1b64 E41A     		subs	r4, r4, r3
 13023 1b66 2401     		lsls	r4, r4, #4
 13024 1b68 2418     		adds	r4, r4, r0
 763:Core/Src/lz4.c **** }
 13025              		.loc 1 763 42 view .LVU4297
 13026 1b6a 240D     		lsrs	r4, r4, #20
 13027              	.L438:
 13028              	.LVL1345:
 763:Core/Src/lz4.c **** }
 13029              		.loc 1 763 42 view .LVU4298
 13030              	.LBE3873:
 13031              	.LBE3872:
 13032              	.LBE3871:
 13033              	.LBE3870:
1008:Core/Src/lz4.c **** 
 13034              		.loc 1 1008 17 is_stmt 1 view .LVU4299
 13035              	.LBB3877:
 13036              	.LBI3877:
 808:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 13037              		.loc 1 808 23 view .LVU4300
 13038              	.LBE3877:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 345


 13039              	.LBE3869:
 13040              	.LBE3868:
 13041              	.LBE3978:
 13042              	.LBE3993:
 13043              	.LBE4001:
 13044              	.LBE4010:
 13045              	.LBE4019:
 13046              	.LBE4025:
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 13047              		.loc 1 811 5 view .LVU4301
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 13048              		.loc 1 811 33 view .LVU4302
 13049              	.LBB4026:
 13050              	.LBB4020:
 13051              	.LBB4011:
 13052              	.LBB4002:
 13053              	.LBB3994:
 13054              	.LBB3979:
 13055              	.LBB3883:
 13056              	.LBB3881:
 13057              	.LBB3879:
 13058              	.LBB3878:
 812:Core/Src/lz4.c **** }
 13059              		.loc 1 812 7 view .LVU4303
 812:Core/Src/lz4.c **** }
 13060              		.loc 1 812 57 view .LVU4304
 812:Core/Src/lz4.c **** }
 13061              		.loc 1 812 66 is_stmt 0 view .LVU4305
 13062 1b6c 039B     		ldr	r3, [sp, #12]
 13063 1b6e 9B00     		lsls	r3, r3, #2
 812:Core/Src/lz4.c **** }
 13064              		.loc 1 812 70 view .LVU4306
 13065 1b70 5A46     		mov	r2, fp
 13066 1b72 D550     		str	r5, [r2, r3]
 812:Core/Src/lz4.c **** }
 13067              		.loc 1 812 75 is_stmt 1 view .LVU4307
 13068              	.LVL1346:
 812:Core/Src/lz4.c **** }
 13069              		.loc 1 812 75 is_stmt 0 view .LVU4308
 13070              	.LBE3878:
 13071              	.LBE3879:
 13072              	.LBE3881:
1010:Core/Src/lz4.c ****                    || (LZ4_read32(match) != LZ4_read32(ip)) );
 13073              		.loc 1 1010 21 is_stmt 1 view .LVU4309
1010:Core/Src/lz4.c ****                    || (LZ4_read32(match) != LZ4_read32(ip)) );
 13074              		.loc 1 1010 29 is_stmt 0 view .LVU4310
 13075 1b74 1B4B     		ldr	r3, .L643+24
 13076 1b76 5344     		add	r3, r3, r10
1011:Core/Src/lz4.c **** 
 13077              		.loc 1 1011 20 view .LVU4311
 13078 1b78 9D42     		cmp	r5, r3
 13079 1b7a D0D8     		bhi	.L537
 13080              	.LVL1347:
1011:Core/Src/lz4.c **** 
 13081              		.loc 1 1011 24 view .LVU4312
 13082 1b7c 5046     		mov	r0, r10
 13083 1b7e FFF7FEFF 		bl	LZ4_read32
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 346


 13084              	.LVL1348:
1011:Core/Src/lz4.c **** 
 13085              		.loc 1 1011 24 view .LVU4313
 13086 1b82 0390     		str	r0, [sp, #12]
 13087              	.LVL1349:
1011:Core/Src/lz4.c **** 
 13088              		.loc 1 1011 45 view .LVU4314
 13089 1b84 2800     		movs	r0, r5
 13090 1b86 FFF7FEFF 		bl	LZ4_read32
 13091              	.LVL1350:
1011:Core/Src/lz4.c **** 
 13092              		.loc 1 1011 20 view .LVU4315
 13093 1b8a 039B     		ldr	r3, [sp, #12]
 13094 1b8c 8342     		cmp	r3, r0
 13095 1b8e 11D0     		beq	.L612
 13096 1b90 0394     		str	r4, [sp, #12]
 13097 1b92 C5E7     		b	.L439
 13098              	.LVL1351:
 13099              	.L611:
 13100              	.LBB3882:
 13101              	.LBB3880:
 13102              	.LBB3876:
 13103              	.LBB3875:
 13104              	.LBB3874:
 761:Core/Src/lz4.c ****     else
 13105              		.loc 1 761 9 is_stmt 1 view .LVU4316
 761:Core/Src/lz4.c ****     else
 13106              		.loc 1 761 27 is_stmt 0 view .LVU4317
 13107 1b94 8300     		lsls	r3, r0, #2
 13108 1b96 1B18     		adds	r3, r3, r0
 13109 1b98 5B01     		lsls	r3, r3, #5
 13110 1b9a 1B1A     		subs	r3, r3, r0
 13111 1b9c 5A01     		lsls	r2, r3, #5
 13112 1b9e 9B18     		adds	r3, r3, r2
 13113 1ba0 9B00     		lsls	r3, r3, #2
 13114 1ba2 1B1A     		subs	r3, r3, r0
 13115 1ba4 5C01     		lsls	r4, r3, #5
 13116 1ba6 E31A     		subs	r3, r4, r3
 13117 1ba8 1C02     		lsls	r4, r3, #8
 13118 1baa E41A     		subs	r4, r4, r3
 13119 1bac 2401     		lsls	r4, r4, #4
 13120 1bae 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 13121              		.loc 1 761 42 view .LVU4318
 13122 1bb0 E40C     		lsrs	r4, r4, #19
 13123 1bb2 DBE7     		b	.L438
 13124              	.LVL1352:
 13125              	.L612:
 761:Core/Src/lz4.c ****     else
 13126              		.loc 1 761 42 view .LVU4319
 13127              	.LBE3874:
 13128              	.LBE3875:
 13129              	.LBE3876:
 13130              	.LBE3880:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 13131              		.loc 1 999 20 view .LVU4320
 13132 1bb4 2B00     		movs	r3, r5
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 347


 13133 1bb6 4D46     		mov	r5, r9
 13134              	.LVL1353:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 13135              		.loc 1 999 20 view .LVU4321
 13136 1bb8 1F00     		movs	r7, r3
 13137              	.LVL1354:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 13138              		.loc 1 999 20 view .LVU4322
 13139 1bba 5146     		mov	r1, r10
 13140 1bbc 7DE0     		b	.L450
 13141              	.LVL1355:
 13142              	.L614:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 13143              		.loc 1 999 20 view .LVU4323
 13144              	.LBE3882:
 13145              	.LBE3883:
 13146              	.LBB3884:
 13147              	.LBB3845:
 13148              	.LBB3846:
 13149              	.LBB3847:
 13150              	.LBB3848:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 13151              		.loc 1 831 9 is_stmt 1 view .LVU4324
 832:Core/Src/lz4.c ****         return hashTable[h];
 13152              		.loc 1 832 9 view .LVU4325
 833:Core/Src/lz4.c ****     }
 13153              		.loc 1 833 9 view .LVU4326
 833:Core/Src/lz4.c ****     }
 13154              		.loc 1 833 25 is_stmt 0 view .LVU4327
 13155 1bbe 039A     		ldr	r2, [sp, #12]
 13156              	.LVL1356:
 833:Core/Src/lz4.c ****     }
 13157              		.loc 1 833 25 view .LVU4328
 13158 1bc0 9200     		lsls	r2, r2, #2
 13159 1bc2 5946     		mov	r1, fp
 13160 1bc4 8A58     		ldr	r2, [r1, r2]
 13161 1bc6 9046     		mov	r8, r2
 13162 1bc8 46E0     		b	.L442
 13163              	.L644:
 13164 1bca C046     		.align	2
 13165              	.L643:
 13166 1bcc 04FCFFFF 		.word	-1020
 13167 1bd0 0C400000 		.word	16396
 13168 1bd4 08400000 		.word	16392
 13169 1bd8 04400000 		.word	16388
 13170 1bdc 10400000 		.word	16400
 13171 1be0 FEFF0000 		.word	65534
 13172 1be4 FFFF0000 		.word	65535
 13173              	.LVL1357:
 13174              	.L615:
 833:Core/Src/lz4.c ****     }
 13175              		.loc 1 833 25 view .LVU4329
 13176              	.LBE3848:
 13177              	.LBB3849:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 13178              		.loc 1 836 9 is_stmt 1 view .LVU4330
 837:Core/Src/lz4.c ****         return hashTable[h];
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 348


 13179              		.loc 1 837 9 view .LVU4331
 838:Core/Src/lz4.c ****     }
 13180              		.loc 1 838 9 view .LVU4332
 838:Core/Src/lz4.c ****     }
 13181              		.loc 1 838 25 is_stmt 0 view .LVU4333
 13182 1be8 039A     		ldr	r2, [sp, #12]
 13183              	.LVL1358:
 838:Core/Src/lz4.c ****     }
 13184              		.loc 1 838 25 view .LVU4334
 13185 1bea 5200     		lsls	r2, r2, #1
 13186 1bec 5946     		mov	r1, fp
 13187 1bee 8A5A     		ldrh	r2, [r1, r2]
 13188 1bf0 9046     		mov	r8, r2
 13189 1bf2 31E0     		b	.L442
 13190              	.LVL1359:
 13191              	.L616:
 838:Core/Src/lz4.c ****     }
 13192              		.loc 1 838 25 view .LVU4335
 13193              	.LBE3849:
 13194              	.LBE3847:
 13195              	.LBE3846:
 13196              	.LBB3852:
 13197              	.LBB3853:
 13198              	.LBB3854:
 13199              	.LBB3855:
 761:Core/Src/lz4.c ****     else
 13200              		.loc 1 761 9 is_stmt 1 view .LVU4336
 761:Core/Src/lz4.c ****     else
 13201              		.loc 1 761 27 is_stmt 0 view .LVU4337
 13202 1bf4 8300     		lsls	r3, r0, #2
 13203 1bf6 1B18     		adds	r3, r3, r0
 13204 1bf8 5B01     		lsls	r3, r3, #5
 13205 1bfa 1B1A     		subs	r3, r3, r0
 13206 1bfc 5A01     		lsls	r2, r3, #5
 13207 1bfe 9B18     		adds	r3, r3, r2
 13208 1c00 9B00     		lsls	r3, r3, #2
 13209 1c02 1B1A     		subs	r3, r3, r0
 13210 1c04 5C01     		lsls	r4, r3, #5
 13211 1c06 E31A     		subs	r3, r4, r3
 13212 1c08 1C02     		lsls	r4, r3, #8
 13213 1c0a E41A     		subs	r4, r4, r3
 13214 1c0c 2401     		lsls	r4, r4, #4
 13215 1c0e 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 13216              		.loc 1 761 42 view .LVU4338
 13217 1c10 E40C     		lsrs	r4, r4, #19
 13218 1c12 42E0     		b	.L444
 13219              	.LVL1360:
 13220              	.L445:
 761:Core/Src/lz4.c ****     else
 13221              		.loc 1 761 42 view .LVU4339
 13222              	.LBE3855:
 13223              	.LBE3854:
 13224              	.LBE3853:
 13225              	.LBE3852:
 13226              	.LBB3859:
 13227              	.LBB3860:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 349


 13228              	.LBB3861:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 13229              		.loc 1 803 19 is_stmt 1 view .LVU4340
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 13230              		.loc 1 803 54 view .LVU4341
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 13231              		.loc 1 803 63 is_stmt 0 view .LVU4342
 13232 1c14 039B     		ldr	r3, [sp, #12]
 13233 1c16 9B00     		lsls	r3, r3, #2
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 13234              		.loc 1 803 67 view .LVU4343
 13235 1c18 5A46     		mov	r2, fp
 13236 1c1a 0799     		ldr	r1, [sp, #28]
 13237 1c1c D150     		str	r1, [r2, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 13238              		.loc 1 803 74 is_stmt 1 view .LVU4344
 13239 1c1e 40E0     		b	.L447
 13240              	.LVL1361:
 13241              	.L446:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 13242              		.loc 1 803 74 is_stmt 0 view .LVU4345
 13243              	.LBE3861:
 13244              	.LBB3862:
 804:Core/Src/lz4.c ****     }
 13245              		.loc 1 804 19 is_stmt 1 view .LVU4346
 804:Core/Src/lz4.c ****     }
 13246              		.loc 1 804 54 view .LVU4347
 804:Core/Src/lz4.c ****     }
 13247              		.loc 1 804 75 view .LVU4348
 804:Core/Src/lz4.c ****     }
 13248              		.loc 1 804 84 is_stmt 0 view .LVU4349
 13249 1c20 039B     		ldr	r3, [sp, #12]
 13250 1c22 5B00     		lsls	r3, r3, #1
 804:Core/Src/lz4.c ****     }
 13251              		.loc 1 804 88 view .LVU4350
 13252 1c24 5A46     		mov	r2, fp
 13253 1c26 0799     		ldr	r1, [sp, #28]
 13254 1c28 D152     		strh	r1, [r2, r3]
 804:Core/Src/lz4.c ****     }
 13255              		.loc 1 804 100 is_stmt 1 view .LVU4351
 13256 1c2a 3AE0     		b	.L447
 13257              	.LVL1362:
 13258              	.L448:
 804:Core/Src/lz4.c ****     }
 13259              		.loc 1 804 100 is_stmt 0 view .LVU4352
 13260              	.LBE3862:
 13261              	.LBE3860:
 13262              	.LBE3859:
1067:Core/Src/lz4.c **** 
 13263              		.loc 1 1067 17 is_stmt 1 view .LVU4353
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 13264              		.loc 1 1069 17 view .LVU4354
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 13265              		.loc 1 1069 21 is_stmt 0 view .LVU4355
 13266 1c2c 4846     		mov	r0, r9
 13267 1c2e FFF7FEFF 		bl	LZ4_read32
 13268              	.LVL1363:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 350


 13269 1c32 8046     		mov	r8, r0
 13270              	.LVL1364:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 13271              		.loc 1 1069 42 view .LVU4356
 13272 1c34 3800     		movs	r0, r7
 13273 1c36 FFF7FEFF 		bl	LZ4_read32
 13274              	.LVL1365:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 13275              		.loc 1 1069 20 view .LVU4357
 13276 1c3a 8045     		cmp	r8, r0
 13277 1c3c 3CD0     		beq	.L613
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 13278              		.loc 1 1069 20 view .LVU4358
 13279 1c3e 069B     		ldr	r3, [sp, #24]
 13280 1c40 3700     		movs	r7, r6
 13281              	.LVL1366:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 13282              		.loc 1 1069 20 view .LVU4359
 13283 1c42 0394     		str	r4, [sp, #12]
 13284              	.LVL1367:
 13285              	.L449:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 13286              		.loc 1 1069 20 view .LVU4360
 13287              	.LBE3845:
1018:Core/Src/lz4.c ****                 U32 const h = forwardH;
 13288              		.loc 1 1018 13 is_stmt 1 view .LVU4361
 13289              	.LBB3867:
1019:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
 13290              		.loc 1 1019 17 view .LVU4362
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 13291              		.loc 1 1020 17 view .LVU4363
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 13292              		.loc 1 1020 53 is_stmt 0 view .LVU4364
 13293 1c44 049A     		ldr	r2, [sp, #16]
 13294 1c46 BA1A     		subs	r2, r7, r2
 13295 1c48 0792     		str	r2, [sp, #28]
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 13296              		.loc 1 1020 27 view .LVU4365
 13297 1c4a 0892     		str	r2, [sp, #32]
 13298              	.LVL1368:
1021:Core/Src/lz4.c ****                 assert(matchIndex <= current);
 13299              		.loc 1 1021 17 is_stmt 1 view .LVU4366
 13300              	.LBB3864:
 13301              	.LBI3846:
 827:Core/Src/lz4.c **** {
 13302              		.loc 1 827 22 view .LVU4367
 13303              	.LBB3851:
 13304              	.LBB3850:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 13305              		.loc 1 829 5 view .LVU4368
 13306              	.LBE3850:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 13307              		.loc 1 829 44 view .LVU4369
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 13308              		.loc 1 830 5 view .LVU4370
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 13309              		.loc 1 830 8 is_stmt 0 view .LVU4371
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 351


 13310 1c4c 022D     		cmp	r5, #2
 13311 1c4e B6D0     		beq	.L614
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 13312              		.loc 1 835 5 is_stmt 1 view .LVU4372
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 13313              		.loc 1 835 8 is_stmt 0 view .LVU4373
 13314 1c50 032D     		cmp	r5, #3
 13315 1c52 C9D0     		beq	.L615
 840:Core/Src/lz4.c **** }
 13316              		.loc 1 840 23 view .LVU4374
 13317 1c54 0022     		movs	r2, #0
 13318              	.LVL1369:
 840:Core/Src/lz4.c **** }
 13319              		.loc 1 840 23 view .LVU4375
 13320 1c56 9046     		mov	r8, r2
 13321              	.L442:
 13322              	.LVL1370:
 840:Core/Src/lz4.c **** }
 13323              		.loc 1 840 23 view .LVU4376
 13324              	.LBE3851:
 13325              	.LBE3864:
1022:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
 13326              		.loc 1 1022 17 is_stmt 1 view .LVU4377
1023:Core/Src/lz4.c ****                 ip = forwardIp;
 13327              		.loc 1 1023 17 view .LVU4378
1024:Core/Src/lz4.c ****                 forwardIp += step;
 13328              		.loc 1 1024 17 view .LVU4379
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 13329              		.loc 1 1025 17 view .LVU4380
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 13330              		.loc 1 1025 27 is_stmt 0 view .LVU4381
 13331 1c58 5246     		mov	r2, r10
 13332 1c5a BE18     		adds	r6, r7, r2
 13333              	.LVL1371:
1026:Core/Src/lz4.c **** 
 13334              		.loc 1 1026 17 is_stmt 1 view .LVU4382
1026:Core/Src/lz4.c **** 
 13335              		.loc 1 1026 38 is_stmt 0 view .LVU4383
 13336 1c5c 5A1C     		adds	r2, r3, #1
 13337 1c5e 0692     		str	r2, [sp, #24]
 13338              	.LVL1372:
1026:Core/Src/lz4.c **** 
 13339              		.loc 1 1026 22 view .LVU4384
 13340 1c60 9B11     		asrs	r3, r3, #6
 13341 1c62 9A46     		mov	r10, r3
 13342              	.LVL1373:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 13343              		.loc 1 1028 17 is_stmt 1 view .LVU4385
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 13344              		.loc 1 1028 20 is_stmt 0 view .LVU4386
 13345 1c64 059B     		ldr	r3, [sp, #20]
 13346              	.LVL1374:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 13347              		.loc 1 1028 20 view .LVU4387
 13348 1c66 B342     		cmp	r3, r6
 13349 1c68 00D2     		bcs	.LCB16771
 13350 1c6a 0FE2     		b	.L426	@long jump
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 352


 13351              	.LCB16771:
1029:Core/Src/lz4.c **** 
 13352              		.loc 1 1029 17 is_stmt 1 view .LVU4388
1031:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 13353              		.loc 1 1031 17 view .LVU4389
1043:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 13354              		.loc 1 1043 24 view .LVU4390
1055:Core/Src/lz4.c ****                 }
 13355              		.loc 1 1055 21 view .LVU4391
1055:Core/Src/lz4.c ****                 }
 13356              		.loc 1 1055 27 is_stmt 0 view .LVU4392
 13357 1c6c 049B     		ldr	r3, [sp, #16]
 13358 1c6e 4344     		add	r3, r3, r8
 13359 1c70 9946     		mov	r9, r3
 13360              	.LVL1375:
1057:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
 13361              		.loc 1 1057 17 is_stmt 1 view .LVU4393
 13362              	.LBB3865:
 13363              	.LBI3852:
 778:Core/Src/lz4.c **** {
 13364              		.loc 1 778 22 view .LVU4394
 13365              	.LBB3858:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 13366              		.loc 1 780 5 view .LVU4395
 781:Core/Src/lz4.c **** }
 13367              		.loc 1 781 5 view .LVU4396
 781:Core/Src/lz4.c **** }
 13368              		.loc 1 781 12 is_stmt 0 view .LVU4397
 13369 1c72 3000     		movs	r0, r6
 13370 1c74 FFF7FEFF 		bl	LZ4_read32
 13371              	.LVL1376:
 13372              	.LBB3857:
 13373              	.LBI3854:
 758:Core/Src/lz4.c **** {
 13374              		.loc 1 758 22 is_stmt 1 view .LVU4398
 13375              	.LBB3856:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 13376              		.loc 1 760 5 view .LVU4399
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 13377              		.loc 1 760 8 is_stmt 0 view .LVU4400
 13378 1c78 032D     		cmp	r5, #3
 13379 1c7a BBD0     		beq	.L616
 763:Core/Src/lz4.c **** }
 13380              		.loc 1 763 9 is_stmt 1 view .LVU4401
 763:Core/Src/lz4.c **** }
 13381              		.loc 1 763 27 is_stmt 0 view .LVU4402
 13382 1c7c 8300     		lsls	r3, r0, #2
 13383 1c7e 1B18     		adds	r3, r3, r0
 13384 1c80 5B01     		lsls	r3, r3, #5
 13385 1c82 1B1A     		subs	r3, r3, r0
 13386 1c84 5A01     		lsls	r2, r3, #5
 13387 1c86 9B18     		adds	r3, r3, r2
 13388 1c88 9B00     		lsls	r3, r3, #2
 13389 1c8a 1B1A     		subs	r3, r3, r0
 13390 1c8c 5C01     		lsls	r4, r3, #5
 13391 1c8e E31A     		subs	r3, r4, r3
 13392 1c90 1C02     		lsls	r4, r3, #8
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 353


 13393 1c92 E41A     		subs	r4, r4, r3
 13394 1c94 2401     		lsls	r4, r4, #4
 13395 1c96 2418     		adds	r4, r4, r0
 763:Core/Src/lz4.c **** }
 13396              		.loc 1 763 42 view .LVU4403
 13397 1c98 240D     		lsrs	r4, r4, #20
 13398              	.L444:
 13399              	.LVL1377:
 763:Core/Src/lz4.c **** }
 13400              		.loc 1 763 42 view .LVU4404
 13401              	.LBE3856:
 13402              	.LBE3857:
 13403              	.LBE3858:
 13404              	.LBE3865:
1058:Core/Src/lz4.c **** 
 13405              		.loc 1 1058 17 is_stmt 1 view .LVU4405
 13406              	.LBB3866:
 13407              	.LBI3859:
 796:Core/Src/lz4.c **** {
 13408              		.loc 1 796 23 view .LVU4406
 13409              	.LBB3863:
 798:Core/Src/lz4.c ****     {
 13410              		.loc 1 798 5 view .LVU4407
 13411 1c9a 022D     		cmp	r5, #2
 13412 1c9c BAD0     		beq	.L445
 13413 1c9e 032D     		cmp	r5, #3
 13414 1ca0 BED0     		beq	.L446
 13415              	.L447:
 13416              	.LVL1378:
 798:Core/Src/lz4.c ****     {
 13417              		.loc 1 798 5 is_stmt 0 view .LVU4408
 13418              	.LBE3863:
 13419              	.LBE3866:
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 13420              		.loc 1 1060 17 is_stmt 1 view .LVU4409
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 13421              		.loc 1 1060 100 view .LVU4410
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 13422              		.loc 1 1061 17 view .LVU4411
1062:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
 13423              		.loc 1 1062 17 view .LVU4412
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 13424              		.loc 1 1063 17 view .LVU4413
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 13425              		.loc 1 1063 20 is_stmt 0 view .LVU4414
 13426 1ca2 032D     		cmp	r5, #3
 13427 1ca4 C2D0     		beq	.L448
1064:Core/Src/lz4.c ****                     continue;
 13428              		.loc 1 1064 33 view .LVU4415
 13429 1ca6 D44B     		ldr	r3, .L645
 13430 1ca8 4344     		add	r3, r3, r8
1064:Core/Src/lz4.c ****                     continue;
 13431              		.loc 1 1064 19 view .LVU4416
 13432 1caa 089A     		ldr	r2, [sp, #32]
 13433 1cac 9A42     		cmp	r2, r3
 13434 1cae BDD9     		bls	.L448
 13435 1cb0 069B     		ldr	r3, [sp, #24]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 354


 13436 1cb2 3700     		movs	r7, r6
 13437              	.LVL1379:
1064:Core/Src/lz4.c ****                     continue;
 13438              		.loc 1 1064 19 view .LVU4417
 13439 1cb4 0394     		str	r4, [sp, #12]
 13440              	.LVL1380:
1064:Core/Src/lz4.c ****                     continue;
 13441              		.loc 1 1064 19 view .LVU4418
 13442 1cb6 C5E7     		b	.L449
 13443              	.LVL1381:
 13444              	.L613:
1064:Core/Src/lz4.c ****                     continue;
 13445              		.loc 1 1064 19 view .LVU4419
 13446 1cb8 4946     		mov	r1, r9
 13447              	.LVL1382:
 13448              	.L450:
1064:Core/Src/lz4.c ****                     continue;
 13449              		.loc 1 1064 19 view .LVU4420
 13450              	.LBE3867:
 13451              	.LBE3884:
1079:Core/Src/lz4.c **** 
 13452              		.loc 1 1079 15 is_stmt 1 view .LVU4421
1079:Core/Src/lz4.c **** 
 13453              		.loc 1 1079 29 is_stmt 0 view .LVU4422
 13454 1cba 0C9B     		ldr	r3, [sp, #48]
 13455 1cbc 9C46     		mov	ip, r3
 13456 1cbe BC45     		cmp	ip, r7
 13457 1cc0 9B41     		sbcs	r3, r3, r3
 13458 1cc2 5B42     		rsbs	r3, r3, #0
 13459 1cc4 019A     		ldr	r2, [sp, #4]
 13460 1cc6 9446     		mov	ip, r2
 13461 1cc8 8C45     		cmp	ip, r1
 13462 1cca 9241     		sbcs	r2, r2, r2
 13463 1ccc 5242     		rsbs	r2, r2, #0
1079:Core/Src/lz4.c **** 
 13464              		.loc 1 1079 15 view .LVU4423
 13465 1cce 1A42     		tst	r2, r3
 13466 1cd0 05D0     		beq	.L451
1079:Core/Src/lz4.c **** 
 13467              		.loc 1 1079 55 view .LVU4424
 13468 1cd2 7B1E     		subs	r3, r7, #1
 13469 1cd4 1A78     		ldrb	r2, [r3]
 13470 1cd6 4B1E     		subs	r3, r1, #1
 13471 1cd8 1B78     		ldrb	r3, [r3]
1079:Core/Src/lz4.c **** 
 13472              		.loc 1 1079 51 view .LVU4425
 13473 1cda 9A42     		cmp	r2, r3
 13474 1cdc 2CD0     		beq	.L452
 13475              	.L451:
 13476              	.LBB3885:
1082:Core/Src/lz4.c ****             token = op++;
 13477              		.loc 1 1082 54 view .LVU4426
 13478 1cde 8946     		mov	r9, r1
1082:Core/Src/lz4.c ****             token = op++;
 13479              		.loc 1 1082 13 is_stmt 1 view .LVU4427
1082:Core/Src/lz4.c ****             token = op++;
 13480              		.loc 1 1082 54 is_stmt 0 view .LVU4428
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 355


 13481 1ce0 0C9B     		ldr	r3, [sp, #48]
 13482 1ce2 FC1A     		subs	r4, r7, r3
 13483              	.LVL1383:
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 13484              		.loc 1 1083 13 is_stmt 1 view .LVU4429
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 13485              		.loc 1 1083 23 is_stmt 0 view .LVU4430
 13486 1ce4 099B     		ldr	r3, [sp, #36]
 13487 1ce6 5E1C     		adds	r6, r3, #1
 13488              	.LVL1384:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 13489              		.loc 1 1084 13 is_stmt 1 view .LVU4431
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 13490              		.loc 1 1085 18 is_stmt 0 view .LVU4432
 13491 1ce8 FF21     		movs	r1, #255
 13492              	.LVL1385:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 13493              		.loc 1 1085 18 view .LVU4433
 13494 1cea 2000     		movs	r0, r4
 13495 1cec FFF7FEFF 		bl	__aeabi_uidiv
 13496              	.LVL1386:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 13497              		.loc 1 1085 18 view .LVU4434
 13498 1cf0 2018     		adds	r0, r4, r0
 13499 1cf2 0300     		movs	r3, r0
 13500 1cf4 0833     		adds	r3, r3, #8
 13501 1cf6 F318     		adds	r3, r6, r3
 13502 1cf8 0A99     		ldr	r1, [sp, #40]
 13503 1cfa 8C46     		mov	ip, r1
 13504 1cfc 9C45     		cmp	ip, r3
 13505 1cfe 9241     		sbcs	r2, r2, r2
 13506 1d00 5242     		rsbs	r2, r2, #0
 13507 1d02 0692     		str	r2, [sp, #24]
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 13508              		.loc 1 1084 52 view .LVU4435
 13509 1d04 9942     		cmp	r1, r3
 13510 1d06 00D2     		bcs	.LCB16957
 13511 1d08 FEE1     		b	.L542	@long jump
 13512              	.LCB16957:
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 13513              		.loc 1 1088 13 is_stmt 1 view .LVU4436
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 13514              		.loc 1 1093 13 view .LVU4437
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 13515              		.loc 1 1093 16 is_stmt 0 view .LVU4438
 13516 1d0a 2300     		movs	r3, r4
 13517 1d0c 0E2C     		cmp	r4, #14
 13518 1d0e 16D8     		bhi	.L617
1099:Core/Src/lz4.c **** 
 13519              		.loc 1 1099 18 is_stmt 1 view .LVU4439
1099:Core/Src/lz4.c **** 
 13520              		.loc 1 1099 27 is_stmt 0 view .LVU4440
 13521 1d10 2301     		lsls	r3, r4, #4
1099:Core/Src/lz4.c **** 
 13522              		.loc 1 1099 25 view .LVU4441
 13523 1d12 099A     		ldr	r2, [sp, #36]
 13524 1d14 1370     		strb	r3, [r2]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 356


 13525              	.L456:
1102:Core/Src/lz4.c ****             op+=litLength;
 13526              		.loc 1 1102 13 is_stmt 1 view .LVU4442
1102:Core/Src/lz4.c ****             op+=litLength;
 13527              		.loc 1 1102 41 is_stmt 0 view .LVU4443
 13528 1d16 3419     		adds	r4, r6, r4
 13529              	.LVL1387:
 13530              	.LBB3886:
 13531              	.LBI3886:
 446:Core/Src/lz4.c **** {
 13532              		.loc 1 446 6 is_stmt 1 view .LVU4444
 13533              	.LBB3887:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 13534              		.loc 1 448 5 view .LVU4445
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 13535              		.loc 1 449 5 view .LVU4446
 450:Core/Src/lz4.c **** 
 13536              		.loc 1 450 5 view .LVU4447
 450:Core/Src/lz4.c **** 
 13537              		.loc 1 450 5 is_stmt 0 view .LVU4448
 13538              	.LBE3887:
 13539              	.LBE3886:
1102:Core/Src/lz4.c ****             op+=litLength;
 13540              		.loc 1 1102 41 view .LVU4449
 13541 1d18 A846     		mov	r8, r5
 13542 1d1a 2500     		movs	r5, r4
 13543 1d1c 0C9C     		ldr	r4, [sp, #48]
 13544              	.LVL1388:
 13545              	.L457:
 13546              	.LBB3889:
 13547              	.LBB3888:
 452:Core/Src/lz4.c **** }
 13548              		.loc 1 452 5 is_stmt 1 view .LVU4450
 452:Core/Src/lz4.c **** }
 13549              		.loc 1 452 10 view .LVU4451
 13550 1d1e 0822     		movs	r2, #8
 13551 1d20 2100     		movs	r1, r4
 13552 1d22 3000     		movs	r0, r6
 13553 1d24 FFF7FEFF 		bl	memcpy
 13554              	.LVL1389:
 452:Core/Src/lz4.c **** }
 13555              		.loc 1 452 29 view .LVU4452
 452:Core/Src/lz4.c **** }
 13556              		.loc 1 452 30 is_stmt 0 view .LVU4453
 13557 1d28 0836     		adds	r6, r6, #8
 13558              	.LVL1390:
 452:Core/Src/lz4.c **** }
 13559              		.loc 1 452 35 is_stmt 1 view .LVU4454
 452:Core/Src/lz4.c **** }
 13560              		.loc 1 452 36 is_stmt 0 view .LVU4455
 13561 1d2a 0834     		adds	r4, r4, #8
 13562              	.LVL1391:
 452:Core/Src/lz4.c **** }
 13563              		.loc 1 452 49 is_stmt 1 view .LVU4456
 452:Core/Src/lz4.c **** }
 13564              		.loc 1 452 5 is_stmt 0 view .LVU4457
 13565 1d2c B542     		cmp	r5, r6
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 357


 13566 1d2e F6D8     		bhi	.L457
 13567 1d30 4E46     		mov	r6, r9
 13568              	.LVL1392:
 452:Core/Src/lz4.c **** }
 13569              		.loc 1 452 5 view .LVU4458
 13570 1d32 2C00     		movs	r4, r5
 13571              	.LVL1393:
 452:Core/Src/lz4.c **** }
 13572              		.loc 1 452 5 view .LVU4459
 13573 1d34 4546     		mov	r5, r8
 13574              	.LVL1394:
 452:Core/Src/lz4.c **** }
 13575              		.loc 1 452 5 view .LVU4460
 13576 1d36 B6E0     		b	.L458
 13577              	.LVL1395:
 13578              	.L452:
 452:Core/Src/lz4.c **** }
 13579              		.loc 1 452 5 view .LVU4461
 13580              	.LBE3888:
 13581              	.LBE3889:
 13582              	.LBE3885:
1079:Core/Src/lz4.c **** 
 13583              		.loc 1 1079 87 is_stmt 1 view .LVU4462
1079:Core/Src/lz4.c **** 
 13584              		.loc 1 1079 89 is_stmt 0 view .LVU4463
 13585 1d38 013F     		subs	r7, r7, #1
 13586              	.LVL1396:
1079:Core/Src/lz4.c **** 
 13587              		.loc 1 1079 93 is_stmt 1 view .LVU4464
1079:Core/Src/lz4.c **** 
 13588              		.loc 1 1079 98 is_stmt 0 view .LVU4465
 13589 1d3a 0139     		subs	r1, r1, #1
 13590              	.LVL1397:
1079:Core/Src/lz4.c **** 
 13591              		.loc 1 1079 98 view .LVU4466
 13592 1d3c BDE7     		b	.L450
 13593              	.LVL1398:
 13594              	.L617:
 13595              	.LBB3891:
 13596              	.LBB3890:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 13597              		.loc 1 1094 17 is_stmt 1 view .LVU4467
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 13598              		.loc 1 1094 43 is_stmt 0 view .LVU4468
 13599 1d3e 0F3B     		subs	r3, r3, #15
 13600              	.LVL1399:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 13601              		.loc 1 1095 17 is_stmt 1 view .LVU4469
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 13602              		.loc 1 1095 24 is_stmt 0 view .LVU4470
 13603 1d40 F022     		movs	r2, #240
 13604 1d42 0999     		ldr	r1, [sp, #36]
 13605 1d44 0A70     		strb	r2, [r1]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 13606              		.loc 1 1096 17 is_stmt 1 view .LVU4471
 13607 1d46 03E0     		b	.L454
 13608              	.L455:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 358


1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 13609              		.loc 1 1096 46 view .LVU4472
 13610              	.LVL1400:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 13611              		.loc 1 1096 52 is_stmt 0 view .LVU4473
 13612 1d48 FF22     		movs	r2, #255
 13613 1d4a 3270     		strb	r2, [r6]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 13614              		.loc 1 1096 36 is_stmt 1 view .LVU4474
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 13615              		.loc 1 1096 39 is_stmt 0 view .LVU4475
 13616 1d4c FF3B     		subs	r3, r3, #255
 13617              	.LVL1401:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 13618              		.loc 1 1096 49 view .LVU4476
 13619 1d4e 0136     		adds	r6, r6, #1
 13620              	.LVL1402:
 13621              	.L454:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 13622              		.loc 1 1096 23 is_stmt 1 view .LVU4477
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 13623              		.loc 1 1096 17 is_stmt 0 view .LVU4478
 13624 1d50 FE2B     		cmp	r3, #254
 13625 1d52 F9DC     		bgt	.L455
1097:Core/Src/lz4.c ****             }
 13626              		.loc 1 1097 17 is_stmt 1 view .LVU4479
 13627              	.LVL1403:
1097:Core/Src/lz4.c ****             }
 13628              		.loc 1 1097 23 is_stmt 0 view .LVU4480
 13629 1d54 3370     		strb	r3, [r6]
1097:Core/Src/lz4.c ****             }
 13630              		.loc 1 1097 20 view .LVU4481
 13631 1d56 0136     		adds	r6, r6, #1
 13632              	.LVL1404:
1097:Core/Src/lz4.c ****             }
 13633              		.loc 1 1097 20 view .LVU4482
 13634              	.LBE3890:
 13635 1d58 DDE7     		b	.L456
 13636              	.LVL1405:
 13637              	.L460:
1097:Core/Src/lz4.c ****             }
 13638              		.loc 1 1097 20 view .LVU4483
 13639              	.LBE3891:
 13640              	.LBB3892:
 13641              	.LBB3893:
 13642              	.LBB3894:
 13643              	.LBB3895:
 670:Core/Src/lz4.c ****     }   }
 13644              		.loc 1 670 13 is_stmt 1 view .LVU4484
 670:Core/Src/lz4.c ****     }   }
 13645              		.loc 1 670 20 is_stmt 0 view .LVU4485
 13646 1d5a FFF7FEFF 		bl	LZ4_NbCommonBytes
 13647              	.LVL1406:
 670:Core/Src/lz4.c ****     }   }
 13648              		.loc 1 670 20 view .LVU4486
 13649 1d5e 0600     		movs	r6, r0
 13650              	.LVL1407:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 359


 670:Core/Src/lz4.c ****     }   }
 13651              		.loc 1 670 20 view .LVU4487
 13652 1d60 D9E0     		b	.L461
 13653              	.LVL1408:
 13654              	.L625:
 670:Core/Src/lz4.c ****     }   }
 13655              		.loc 1 670 20 view .LVU4488
 13656              	.LBE3895:
 13657              	.LBB3896:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 13658              		.loc 1 675 22 is_stmt 1 view .LVU4489
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 13659              		.loc 1 675 25 is_stmt 0 view .LVU4490
 13660 1d62 0423     		movs	r3, #4
 13661 1d64 9C46     		mov	ip, r3
 13662 1d66 E044     		add	r8, r8, ip
 13663              	.LVL1409:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 13664              		.loc 1 675 37 is_stmt 1 view .LVU4491
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 13665              		.loc 1 675 43 is_stmt 0 view .LVU4492
 13666 1d68 E144     		add	r9, r9, ip
 13667              	.LVL1410:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 13668              		.loc 1 675 55 is_stmt 1 view .LVU4493
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 13669              		.loc 1 675 9 is_stmt 0 view .LVU4494
 13670 1d6a BEE0     		b	.L463
 13671              	.LVL1411:
 13672              	.L543:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 13673              		.loc 1 675 9 view .LVU4495
 13674              	.LBE3896:
 13675              	.LBB3897:
 13676 1d6c D046     		mov	r8, r10
 13677 1d6e BCE0     		b	.L463
 13678              	.LVL1412:
 13679              	.L624:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 13680              		.loc 1 675 9 view .LVU4496
 13681              	.LBE3897:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 13682              		.loc 1 680 5 is_stmt 1 view .LVU4497
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 13683              		.loc 1 681 5 view .LVU4498
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 13684              		.loc 1 681 23 is_stmt 0 view .LVU4499
 13685 1d70 0B9B     		ldr	r3, [sp, #44]
 13686 1d72 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 13687              		.loc 1 681 8 view .LVU4500
 13688 1d74 9845     		cmp	r8, r3
 13689 1d76 08D2     		bcs	.L465
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 13690              		.loc 1 681 32 view .LVU4501
 13691 1d78 4846     		mov	r0, r9
 13692 1d7a FFF7FEFF 		bl	LZ4_read16
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 360


 13693              	.LVL1413:
 13694 1d7e 0600     		movs	r6, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 13695              		.loc 1 681 54 view .LVU4502
 13696 1d80 4046     		mov	r0, r8
 13697 1d82 FFF7FEFF 		bl	LZ4_read16
 13698              	.LVL1414:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 13699              		.loc 1 681 28 view .LVU4503
 13700 1d86 8642     		cmp	r6, r0
 13701 1d88 0CD0     		beq	.L618
 13702              	.L465:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 13703              		.loc 1 682 5 is_stmt 1 view .LVU4504
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 13704              		.loc 1 682 8 is_stmt 0 view .LVU4505
 13705 1d8a 0D9B     		ldr	r3, [sp, #52]
 13706 1d8c 4345     		cmp	r3, r8
 13707 1d8e 05D9     		bls	.L466
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 13708              		.loc 1 682 28 view .LVU4506
 13709 1d90 4B46     		mov	r3, r9
 13710 1d92 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 13711              		.loc 1 682 39 view .LVU4507
 13712 1d94 4346     		mov	r3, r8
 13713 1d96 1B78     		ldrb	r3, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 13714              		.loc 1 682 24 view .LVU4508
 13715 1d98 9A42     		cmp	r2, r3
 13716 1d9a 08D0     		beq	.L619
 13717              	.L466:
 683:Core/Src/lz4.c **** }
 13718              		.loc 1 683 5 is_stmt 1 view .LVU4509
 683:Core/Src/lz4.c **** }
 13719              		.loc 1 683 27 is_stmt 0 view .LVU4510
 13720 1d9c 4346     		mov	r3, r8
 13721 1d9e 5246     		mov	r2, r10
 13722 1da0 9E1A     		subs	r6, r3, r2
 683:Core/Src/lz4.c **** }
 13723              		.loc 1 683 12 view .LVU4511
 13724 1da2 B8E0     		b	.L461
 13725              	.L618:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 13726              		.loc 1 681 74 is_stmt 1 view .LVU4512
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 13727              		.loc 1 681 77 is_stmt 0 view .LVU4513
 13728 1da4 0223     		movs	r3, #2
 13729 1da6 9C46     		mov	ip, r3
 13730 1da8 E044     		add	r8, r8, ip
 13731              	.LVL1415:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 13732              		.loc 1 681 82 is_stmt 1 view .LVU4514
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 13733              		.loc 1 681 88 is_stmt 0 view .LVU4515
 13734 1daa E144     		add	r9, r9, ip
 13735              	.LVL1416:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 361


 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 13736              		.loc 1 681 88 view .LVU4516
 13737 1dac EDE7     		b	.L465
 13738              	.L619:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 13739              		.loc 1 682 46 is_stmt 1 view .LVU4517
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 13740              		.loc 1 682 49 is_stmt 0 view .LVU4518
 13741 1dae 0123     		movs	r3, #1
 13742 1db0 9C46     		mov	ip, r3
 13743 1db2 E044     		add	r8, r8, ip
 13744              	.LVL1417:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 13745              		.loc 1 682 49 view .LVU4519
 13746 1db4 F2E7     		b	.L466
 13747              	.LVL1418:
 13748              	.L626:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 13749              		.loc 1 682 49 view .LVU4520
 13750              	.LBE3894:
 13751              	.LBE3893:
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 13752              		.loc 1 1184 17 is_stmt 1 view .LVU4521
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 13753              		.loc 1 1184 24 is_stmt 0 view .LVU4522
 13754 1db6 099A     		ldr	r2, [sp, #36]
 13755 1db8 1378     		ldrb	r3, [r2]
 13756 1dba 0F33     		adds	r3, r3, #15
 13757 1dbc 1370     		strb	r3, [r2]
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 13758              		.loc 1 1185 17 is_stmt 1 view .LVU4523
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 13759              		.loc 1 1185 27 is_stmt 0 view .LVU4524
 13760 1dbe 0F3E     		subs	r6, r6, #15
 13761              	.LVL1419:
1186:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
 13762              		.loc 1 1186 17 is_stmt 1 view .LVU4525
 13763 1dc0 0121     		movs	r1, #1
 13764 1dc2 4942     		rsbs	r1, r1, #0
 13765 1dc4 2000     		movs	r0, r4
 13766 1dc6 FFF7FEFF 		bl	LZ4_write32
 13767              	.LVL1420:
1187:Core/Src/lz4.c ****                     op+=4;
 13768              		.loc 1 1187 17 view .LVU4526
1187:Core/Src/lz4.c ****                     op+=4;
 13769              		.loc 1 1187 23 is_stmt 0 view .LVU4527
 13770 1dca 08E0     		b	.L468
 13771              	.L469:
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 13772              		.loc 1 1188 21 is_stmt 1 view .LVU4528
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 13773              		.loc 1 1188 23 is_stmt 0 view .LVU4529
 13774 1dcc 0434     		adds	r4, r4, #4
 13775              	.LVL1421:
1189:Core/Src/lz4.c ****                     matchCode -= 4*255;
 13776              		.loc 1 1189 21 is_stmt 1 view .LVU4530
 13777 1dce 0121     		movs	r1, #1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 362


 13778 1dd0 4942     		rsbs	r1, r1, #0
 13779 1dd2 2000     		movs	r0, r4
 13780 1dd4 FFF7FEFF 		bl	LZ4_write32
 13781              	.LVL1422:
1190:Core/Src/lz4.c ****                 }
 13782              		.loc 1 1190 21 view .LVU4531
1190:Core/Src/lz4.c ****                 }
 13783              		.loc 1 1190 31 is_stmt 0 view .LVU4532
 13784 1dd8 884B     		ldr	r3, .L645+4
 13785 1dda 9C46     		mov	ip, r3
 13786 1ddc 6644     		add	r6, r6, ip
 13787              	.LVL1423:
 13788              	.L468:
1187:Core/Src/lz4.c ****                     op+=4;
 13789              		.loc 1 1187 23 is_stmt 1 view .LVU4533
 13790 1dde FF23     		movs	r3, #255
 13791 1de0 9B00     		lsls	r3, r3, #2
 13792 1de2 9E42     		cmp	r6, r3
 13793 1de4 F2D2     		bcs	.L469
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 13794              		.loc 1 1192 17 view .LVU4534
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 13795              		.loc 1 1192 33 is_stmt 0 view .LVU4535
 13796 1de6 FF21     		movs	r1, #255
 13797 1de8 3000     		movs	r0, r6
 13798 1dea FFF7FEFF 		bl	__aeabi_uidiv
 13799              	.LVL1424:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 13800              		.loc 1 1192 20 view .LVU4536
 13801 1dee 2418     		adds	r4, r4, r0
 13802              	.LVL1425:
1193:Core/Src/lz4.c ****             } else
 13803              		.loc 1 1193 17 is_stmt 1 view .LVU4537
1193:Core/Src/lz4.c ****             } else
 13804              		.loc 1 1193 42 is_stmt 0 view .LVU4538
 13805 1df0 FF21     		movs	r1, #255
 13806 1df2 3000     		movs	r0, r6
 13807 1df4 FFF7FEFF 		bl	__aeabi_uidivmod
 13808              	.LVL1426:
1193:Core/Src/lz4.c ****             } else
 13809              		.loc 1 1193 20 view .LVU4539
 13810 1df8 631C     		adds	r3, r4, #1
 13811 1dfa 0993     		str	r3, [sp, #36]
 13812              	.LVL1427:
1193:Core/Src/lz4.c ****             } else
 13813              		.loc 1 1193 23 view .LVU4540
 13814 1dfc 2170     		strb	r1, [r4]
 13815 1dfe A0E0     		b	.L470
 13816              	.LVL1428:
 13817              	.L627:
1193:Core/Src/lz4.c ****             } else
 13818              		.loc 1 1193 23 view .LVU4541
 13819              	.LBE3892:
 13820              	.LBB3902:
 13821              	.LBB3903:
 13822              	.LBB3904:
 13823              	.LBB3905:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 363


 13824              	.LBB3906:
 761:Core/Src/lz4.c ****     else
 13825              		.loc 1 761 9 is_stmt 1 view .LVU4542
 761:Core/Src/lz4.c ****     else
 13826              		.loc 1 761 27 is_stmt 0 view .LVU4543
 13827 1e00 8300     		lsls	r3, r0, #2
 13828 1e02 1B18     		adds	r3, r3, r0
 13829 1e04 5B01     		lsls	r3, r3, #5
 13830 1e06 1B1A     		subs	r3, r3, r0
 13831 1e08 5A01     		lsls	r2, r3, #5
 13832 1e0a 9B18     		adds	r3, r3, r2
 13833 1e0c 9B00     		lsls	r3, r3, #2
 13834 1e0e 1B1A     		subs	r3, r3, r0
 13835 1e10 5A01     		lsls	r2, r3, #5
 13836 1e12 D31A     		subs	r3, r2, r3
 13837 1e14 1A02     		lsls	r2, r3, #8
 13838 1e16 D31A     		subs	r3, r2, r3
 13839 1e18 1B01     		lsls	r3, r3, #4
 13840 1e1a 1B18     		adds	r3, r3, r0
 761:Core/Src/lz4.c ****     else
 13841              		.loc 1 761 42 view .LVU4544
 13842 1e1c DB0C     		lsrs	r3, r3, #19
 13843 1e1e AAE0     		b	.L472
 13844              	.LVL1429:
 13845              	.L628:
 761:Core/Src/lz4.c ****     else
 13846              		.loc 1 761 42 view .LVU4545
 13847              	.LBE3906:
 13848              	.LBE3905:
 13849              	.LBE3904:
 13850              	.LBE3903:
1208:Core/Src/lz4.c ****             } else {
 13851              		.loc 1 1208 17 is_stmt 1 view .LVU4546
 13852              	.LBB3910:
 13853              	.LBI3910:
 808:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 13854              		.loc 1 808 23 view .LVU4547
 13855              	.LBE3910:
 13856              	.LBE3902:
 13857              	.LBE3979:
 13858              	.LBE3994:
 13859              	.LBE4002:
 13860              	.LBE4011:
 13861              	.LBE4020:
 13862              	.LBE4026:
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 13863              		.loc 1 811 5 view .LVU4548
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 13864              		.loc 1 811 33 view .LVU4549
 13865              	.LBB4027:
 13866              	.LBB4021:
 13867              	.LBB4012:
 13868              	.LBB4003:
 13869              	.LBB3995:
 13870              	.LBB3980:
 13871              	.LBB3919:
 13872              	.LBB3912:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 364


 13873              	.LBB3911:
 812:Core/Src/lz4.c **** }
 13874              		.loc 1 812 7 view .LVU4550
 812:Core/Src/lz4.c **** }
 13875              		.loc 1 812 57 view .LVU4551
 812:Core/Src/lz4.c **** }
 13876              		.loc 1 812 66 is_stmt 0 view .LVU4552
 13877 1e20 9B00     		lsls	r3, r3, #2
 13878              	.LVL1430:
 812:Core/Src/lz4.c **** }
 13879              		.loc 1 812 70 view .LVU4553
 13880 1e22 5A46     		mov	r2, fp
 13881 1e24 D450     		str	r4, [r2, r3]
 812:Core/Src/lz4.c **** }
 13882              		.loc 1 812 75 is_stmt 1 view .LVU4554
 13883              	.LVL1431:
 13884              	.L474:
 812:Core/Src/lz4.c **** }
 13885              		.loc 1 812 75 is_stmt 0 view .LVU4555
 13886              	.LBE3911:
 13887              	.LBE3912:
 13888              	.LBE3919:
1215:Core/Src/lz4.c **** 
 13889              		.loc 1 1215 9 is_stmt 1 view .LVU4556
1215:Core/Src/lz4.c **** 
 13890              		.loc 1 1215 12 is_stmt 0 view .LVU4557
 13891 1e26 012D     		cmp	r5, #1
 13892 1e28 00D1     		bne	.LCB17438
 13893 1e2a B6E0     		b	.L620	@long jump
 13894              	.LCB17438:
 13895              	.LBB3920:
1225:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
 13896              		.loc 1 1225 13 is_stmt 1 view .LVU4558
 13897              	.LVL1432:
 13898              	.LBB3921:
 13899              	.LBI3921:
 778:Core/Src/lz4.c **** {
 13900              		.loc 1 778 22 view .LVU4559
 13901              	.LBB3922:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 13902              		.loc 1 780 5 view .LVU4560
 781:Core/Src/lz4.c **** }
 13903              		.loc 1 781 5 view .LVU4561
 781:Core/Src/lz4.c **** }
 13904              		.loc 1 781 12 is_stmt 0 view .LVU4562
 13905 1e2c 3800     		movs	r0, r7
 13906 1e2e FFF7FEFF 		bl	LZ4_read32
 13907              	.LVL1433:
 13908              	.LBB3923:
 13909              	.LBI3923:
 758:Core/Src/lz4.c **** {
 13910              		.loc 1 758 22 is_stmt 1 view .LVU4563
 13911              	.LBB3924:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 13912              		.loc 1 760 5 view .LVU4564
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 13913              		.loc 1 760 8 is_stmt 0 view .LVU4565
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 365


 13914 1e32 032D     		cmp	r5, #3
 13915 1e34 00D1     		bne	.LCB17457
 13916 1e36 F3E0     		b	.L621	@long jump
 13917              	.LCB17457:
 763:Core/Src/lz4.c **** }
 13918              		.loc 1 763 9 is_stmt 1 view .LVU4566
 763:Core/Src/lz4.c **** }
 13919              		.loc 1 763 27 is_stmt 0 view .LVU4567
 13920 1e38 8200     		lsls	r2, r0, #2
 13921 1e3a 1218     		adds	r2, r2, r0
 13922 1e3c 5201     		lsls	r2, r2, #5
 13923 1e3e 121A     		subs	r2, r2, r0
 13924 1e40 5301     		lsls	r3, r2, #5
 13925 1e42 D218     		adds	r2, r2, r3
 13926 1e44 9200     		lsls	r2, r2, #2
 13927 1e46 121A     		subs	r2, r2, r0
 13928 1e48 5301     		lsls	r3, r2, #5
 13929 1e4a 9B1A     		subs	r3, r3, r2
 13930 1e4c 1A02     		lsls	r2, r3, #8
 13931 1e4e D31A     		subs	r3, r2, r3
 13932 1e50 1B01     		lsls	r3, r3, #4
 13933 1e52 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 13934              		.loc 1 763 42 view .LVU4568
 13935 1e54 1B0D     		lsrs	r3, r3, #20
 13936              	.L483:
 13937              	.LVL1434:
 763:Core/Src/lz4.c **** }
 13938              		.loc 1 763 42 view .LVU4569
 13939              	.LBE3924:
 13940              	.LBE3923:
 13941              	.LBE3922:
 13942              	.LBE3921:
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 13943              		.loc 1 1226 13 is_stmt 1 view .LVU4570
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 13944              		.loc 1 1226 41 is_stmt 0 view .LVU4571
 13945 1e56 049A     		ldr	r2, [sp, #16]
 13946 1e58 B81A     		subs	r0, r7, r2
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 13947              		.loc 1 1226 23 view .LVU4572
 13948 1e5a 0200     		movs	r2, r0
 13949              	.LVL1435:
1227:Core/Src/lz4.c ****             assert(matchIndex < current);
 13950              		.loc 1 1227 13 is_stmt 1 view .LVU4573
 13951              	.LBB3928:
 13952              	.LBI3928:
 827:Core/Src/lz4.c **** {
 13953              		.loc 1 827 22 view .LVU4574
 13954              	.LBB3929:
 13955              	.LBB3930:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 13956              		.loc 1 829 5 view .LVU4575
 13957              	.LBE3930:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 13958              		.loc 1 829 44 view .LVU4576
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 366


 13959              		.loc 1 830 5 view .LVU4577
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 13960              		.loc 1 830 8 is_stmt 0 view .LVU4578
 13961 1e5c 022D     		cmp	r5, #2
 13962 1e5e 00D1     		bne	.LCB17510
 13963 1e60 EEE0     		b	.L622	@long jump
 13964              	.LCB17510:
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 13965              		.loc 1 835 5 is_stmt 1 view .LVU4579
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 13966              		.loc 1 835 8 is_stmt 0 view .LVU4580
 13967 1e62 032D     		cmp	r5, #3
 13968 1e64 00D1     		bne	.LCB17513
 13969 1e66 EFE0     		b	.L623	@long jump
 13970              	.LCB17513:
 840:Core/Src/lz4.c **** }
 13971              		.loc 1 840 23 view .LVU4581
 13972 1e68 0021     		movs	r1, #0
 13973              	.L485:
 13974              	.LVL1436:
 840:Core/Src/lz4.c **** }
 13975              		.loc 1 840 23 view .LVU4582
 13976              	.LBE3929:
 13977              	.LBE3928:
1228:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
 13978              		.loc 1 1228 13 is_stmt 1 view .LVU4583
1229:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 13979              		.loc 1 1229 13 view .LVU4584
1241:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 13980              		.loc 1 1241 20 view .LVU4585
1251:Core/Src/lz4.c ****             }
 13981              		.loc 1 1251 17 view .LVU4586
1251:Core/Src/lz4.c ****             }
 13982              		.loc 1 1251 23 is_stmt 0 view .LVU4587
 13983 1e6a 049C     		ldr	r4, [sp, #16]
 13984 1e6c 6618     		adds	r6, r4, r1
 13985              	.LVL1437:
1253:Core/Src/lz4.c ****             assert(matchIndex < current);
 13986              		.loc 1 1253 13 is_stmt 1 view .LVU4588
 13987              	.LBB3934:
 13988              	.LBI3934:
 796:Core/Src/lz4.c **** {
 13989              		.loc 1 796 23 view .LVU4589
 13990              	.LBB3935:
 798:Core/Src/lz4.c ****     {
 13991              		.loc 1 798 5 view .LVU4590
 13992 1e6e 022D     		cmp	r5, #2
 13993 1e70 00D1     		bne	.LCB17544
 13994 1e72 EDE0     		b	.L486	@long jump
 13995              	.LCB17544:
 13996 1e74 032D     		cmp	r5, #3
 13997 1e76 00D1     		bne	.LCB17546
 13998 1e78 EEE0     		b	.L487	@long jump
 13999              	.LCB17546:
 14000              	.LVL1438:
 14001              	.L488:
 798:Core/Src/lz4.c ****     {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 367


 14002              		.loc 1 798 5 is_stmt 0 view .LVU4591
 14003              	.LBE3935:
 14004              	.LBE3934:
1254:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
 14005              		.loc 1 1254 13 is_stmt 1 view .LVU4592
1255:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
 14006              		.loc 1 1255 13 view .LVU4593
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 14007              		.loc 1 1256 15 is_stmt 0 view .LVU4594
 14008 1e7a 032D     		cmp	r5, #3
 14009 1e7c 05D0     		beq	.L489
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 14010              		.loc 1 1256 108 view .LVU4595
 14011 1e7e 5E4B     		ldr	r3, .L645
 14012 1e80 9C46     		mov	ip, r3
 14013 1e82 6144     		add	r1, r1, ip
 14014              	.LVL1439:
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 14015              		.loc 1 1256 15 view .LVU4596
 14016 1e84 8A42     		cmp	r2, r1
 14017 1e86 00D9     		bls	.LCB17568
 14018 1e88 EAE0     		b	.L480	@long jump
 14019              	.LCB17568:
 14020              	.LVL1440:
 14021              	.L489:
1257:Core/Src/lz4.c ****                 token=op++;
 14022              		.loc 1 1257 19 view .LVU4597
 14023 1e8a 3000     		movs	r0, r6
 14024              	.LVL1441:
1257:Core/Src/lz4.c ****                 token=op++;
 14025              		.loc 1 1257 19 view .LVU4598
 14026 1e8c FFF7FEFF 		bl	LZ4_read32
 14027              	.LVL1442:
1257:Core/Src/lz4.c ****                 token=op++;
 14028              		.loc 1 1257 19 view .LVU4599
 14029 1e90 0400     		movs	r4, r0
1257:Core/Src/lz4.c ****                 token=op++;
 14030              		.loc 1 1257 40 view .LVU4600
 14031 1e92 3800     		movs	r0, r7
 14032 1e94 FFF7FEFF 		bl	LZ4_read32
 14033              	.LVL1443:
1257:Core/Src/lz4.c ****                 token=op++;
 14034              		.loc 1 1257 15 view .LVU4601
 14035 1e98 8442     		cmp	r4, r0
 14036 1e9a 00D0     		beq	.LCB17580
 14037 1e9c E0E0     		b	.L480	@long jump
 14038              	.LCB17580:
1258:Core/Src/lz4.c ****                 *token=0;
 14039              		.loc 1 1258 17 is_stmt 1 view .LVU4602
1258:Core/Src/lz4.c ****                 *token=0;
 14040              		.loc 1 1258 25 is_stmt 0 view .LVU4603
 14041 1e9e 099A     		ldr	r2, [sp, #36]
 14042 1ea0 541C     		adds	r4, r2, #1
 14043              	.LVL1444:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 14044              		.loc 1 1259 17 is_stmt 1 view .LVU4604
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 368


 14045              		.loc 1 1259 23 is_stmt 0 view .LVU4605
 14046 1ea2 0023     		movs	r3, #0
 14047 1ea4 1370     		strb	r3, [r2]
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 14048              		.loc 1 1260 17 is_stmt 1 view .LVU4606
1261:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
 14049              		.loc 1 1261 17 view .LVU4607
1262:Core/Src/lz4.c ****                 goto _next_match;
 14050              		.loc 1 1262 97 view .LVU4608
1263:Core/Src/lz4.c ****             }
 14051              		.loc 1 1263 17 view .LVU4609
 14052              	.LVL1445:
 14053              	.L458:
1263:Core/Src/lz4.c ****             }
 14054              		.loc 1 1263 17 is_stmt 0 view .LVU4610
 14055              	.LBE3920:
 14056              	.LBB3942:
1104:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
 14057              		.loc 1 1104 13 is_stmt 1 view .LVU4611
1105:Core/Src/lz4.c ****         }
 14058              		.loc 1 1105 101 view .LVU4612
 14059              	.LBE3942:
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 14060              		.loc 1 1117 9 view .LVU4613
1125:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
 14061              		.loc 1 1125 9 view .LVU4614
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 14062              		.loc 1 1130 13 view .LVU4615
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 14063              		.loc 1 1130 90 view .LVU4616
1131:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)(ip - match)); op+=2;
 14064              		.loc 1 1131 13 view .LVU4617
1132:Core/Src/lz4.c ****         }
 14065              		.loc 1 1132 13 view .LVU4618
1132:Core/Src/lz4.c ****         }
 14066              		.loc 1 1132 40 is_stmt 0 view .LVU4619
 14067 1ea6 B91B     		subs	r1, r7, r6
1132:Core/Src/lz4.c ****         }
 14068              		.loc 1 1132 13 view .LVU4620
 14069 1ea8 89B2     		uxth	r1, r1
 14070 1eaa 2000     		movs	r0, r4
 14071 1eac FFF7FEFF 		bl	LZ4_writeLE16
 14072              	.LVL1446:
1132:Core/Src/lz4.c ****         }
 14073              		.loc 1 1132 51 is_stmt 1 view .LVU4621
1132:Core/Src/lz4.c ****         }
 14074              		.loc 1 1132 53 is_stmt 0 view .LVU4622
 14075 1eb0 0234     		adds	r4, r4, #2
 14076              	.LVL1447:
 14077              	.LBB3943:
1136:Core/Src/lz4.c **** 
 14078              		.loc 1 1136 13 is_stmt 1 view .LVU4623
1138:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
 14079              		.loc 1 1138 13 view .LVU4624
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 14080              		.loc 1 1152 17 view .LVU4625
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 369


 14081              		.loc 1 1152 29 is_stmt 0 view .LVU4626
 14082 1eb2 3B1D     		adds	r3, r7, #4
 14083 1eb4 9A46     		mov	r10, r3
 14084 1eb6 331D     		adds	r3, r6, #4
 14085 1eb8 9946     		mov	r9, r3
 14086              	.LVL1448:
 14087              	.LBB3901:
 14088              	.LBI3893:
 661:Core/Src/lz4.c **** {
 14089              		.loc 1 661 10 is_stmt 1 view .LVU4627
 14090              	.LBB3900:
 663:Core/Src/lz4.c **** 
 14091              		.loc 1 663 5 view .LVU4628
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 14092              		.loc 1 665 5 view .LVU4629
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 14093              		.loc 1 665 9 is_stmt 0 view .LVU4630
 14094 1eba 0B9B     		ldr	r3, [sp, #44]
 14095              	.LVL1449:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 14096              		.loc 1 665 9 view .LVU4631
 14097 1ebc 083B     		subs	r3, r3, #8
 14098 1ebe 0393     		str	r3, [sp, #12]
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 14099              		.loc 1 665 8 view .LVU4632
 14100 1ec0 9A45     		cmp	r10, r3
 14101 1ec2 00D3     		bcc	.LCB17660
 14102 1ec4 52E7     		b	.L543	@long jump
 14103              	.LCB17660:
 14104              	.LBB3898:
 666:Core/Src/lz4.c ****         if (!diff) {
 14105              		.loc 1 666 9 is_stmt 1 view .LVU4633
 666:Core/Src/lz4.c ****         if (!diff) {
 14106              		.loc 1 666 28 is_stmt 0 view .LVU4634
 14107 1ec6 4846     		mov	r0, r9
 14108 1ec8 FFF7FEFF 		bl	LZ4_read_ARCH
 14109              	.LVL1450:
 14110 1ecc 8046     		mov	r8, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 14111              		.loc 1 666 52 view .LVU4635
 14112 1ece 5046     		mov	r0, r10
 14113 1ed0 FFF7FEFF 		bl	LZ4_read_ARCH
 14114              	.LVL1451:
 14115 1ed4 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 14116              		.loc 1 666 21 view .LVU4636
 14117 1ed6 4046     		mov	r0, r8
 14118 1ed8 5840     		eors	r0, r3
 14119              	.LVL1452:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 14120              		.loc 1 667 9 is_stmt 1 view .LVU4637
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 14121              		.loc 1 667 12 is_stmt 0 view .LVU4638
 14122 1eda 9845     		cmp	r8, r3
 14123 1edc 00D0     		beq	.LCB17676
 14124 1ede 3CE7     		b	.L460	@long jump
 14125              	.LCB17676:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 370


 668:Core/Src/lz4.c ****         } else {
 14126              		.loc 1 668 13 is_stmt 1 view .LVU4639
 668:Core/Src/lz4.c ****         } else {
 14127              		.loc 1 668 16 is_stmt 0 view .LVU4640
 14128 1ee0 0823     		movs	r3, #8
 14129 1ee2 9846     		mov	r8, r3
 14130 1ee4 B844     		add	r8, r8, r7
 14131              	.LVL1453:
 668:Core/Src/lz4.c ****         } else {
 14132              		.loc 1 668 28 is_stmt 1 view .LVU4641
 668:Core/Src/lz4.c ****         } else {
 14133              		.loc 1 668 34 is_stmt 0 view .LVU4642
 14134 1ee6 9946     		mov	r9, r3
 14135              	.LVL1454:
 668:Core/Src/lz4.c ****         } else {
 14136              		.loc 1 668 34 view .LVU4643
 14137 1ee8 B144     		add	r9, r9, r6
 14138              	.LVL1455:
 14139              	.L463:
 668:Core/Src/lz4.c ****         } else {
 14140              		.loc 1 668 34 view .LVU4644
 14141              	.LBE3898:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 14142              		.loc 1 673 11 is_stmt 1 view .LVU4645
 14143 1eea 039B     		ldr	r3, [sp, #12]
 14144 1eec 9845     		cmp	r8, r3
 14145 1eee 00D3     		bcc	.LCB17702
 14146 1ef0 3EE7     		b	.L624	@long jump
 14147              	.LCB17702:
 14148              	.LBB3899:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 14149              		.loc 1 674 9 view .LVU4646
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 14150              		.loc 1 674 28 is_stmt 0 view .LVU4647
 14151 1ef2 4846     		mov	r0, r9
 14152 1ef4 FFF7FEFF 		bl	LZ4_read_ARCH
 14153              	.LVL1456:
 14154 1ef8 0600     		movs	r6, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 14155              		.loc 1 674 52 view .LVU4648
 14156 1efa 4046     		mov	r0, r8
 14157 1efc FFF7FEFF 		bl	LZ4_read_ARCH
 14158              	.LVL1457:
 14159 1f00 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 14160              		.loc 1 674 21 view .LVU4649
 14161 1f02 3000     		movs	r0, r6
 14162 1f04 5840     		eors	r0, r3
 14163              	.LVL1458:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 14164              		.loc 1 675 9 is_stmt 1 view .LVU4650
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 14165              		.loc 1 675 12 is_stmt 0 view .LVU4651
 14166 1f06 9E42     		cmp	r6, r3
 14167 1f08 00D1     		bne	.LCB17718
 14168 1f0a 2AE7     		b	.L625	@long jump
 14169              	.LCB17718:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 371


 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 14170              		.loc 1 676 9 is_stmt 1 view .LVU4652
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 14171              		.loc 1 676 16 is_stmt 0 view .LVU4653
 14172 1f0c FFF7FEFF 		bl	LZ4_NbCommonBytes
 14173              	.LVL1459:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 14174              		.loc 1 676 13 view .LVU4654
 14175 1f10 4044     		add	r0, r0, r8
 14176              	.LVL1460:
 677:Core/Src/lz4.c ****     }
 14177              		.loc 1 677 9 is_stmt 1 view .LVU4655
 677:Core/Src/lz4.c ****     }
 14178              		.loc 1 677 31 is_stmt 0 view .LVU4656
 14179 1f12 5346     		mov	r3, r10
 14180 1f14 C61A     		subs	r6, r0, r3
 14181              	.LVL1461:
 14182              	.L461:
 677:Core/Src/lz4.c ****     }
 14183              		.loc 1 677 31 view .LVU4657
 14184              	.LBE3899:
 14185              	.LBE3900:
 14186              	.LBE3901:
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 14187              		.loc 1 1153 17 is_stmt 1 view .LVU4658
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 14188              		.loc 1 1153 20 is_stmt 0 view .LVU4659
 14189 1f16 331D     		adds	r3, r6, #4
 14190 1f18 FF18     		adds	r7, r7, r3
 14191              	.LVL1462:
1154:Core/Src/lz4.c ****             }
 14192              		.loc 1 1154 17 is_stmt 1 view .LVU4660
1154:Core/Src/lz4.c ****             }
 14193              		.loc 1 1154 84 view .LVU4661
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 14194              		.loc 1 1157 13 view .LVU4662
1158:Core/Src/lz4.c ****                 if (outputDirective == fillOutput) {
 14195              		.loc 1 1158 18 is_stmt 0 view .LVU4663
 14196 1f1a 3000     		movs	r0, r6
 14197 1f1c F030     		adds	r0, r0, #240
 14198 1f1e FF21     		movs	r1, #255
 14199 1f20 FFF7FEFF 		bl	__aeabi_uidiv
 14200              	.LVL1463:
 14201 1f24 0630     		adds	r0, r0, #6
 14202 1f26 2018     		adds	r0, r4, r0
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 14203              		.loc 1 1157 35 view .LVU4664
 14204 1f28 0A9B     		ldr	r3, [sp, #40]
 14205 1f2a 8342     		cmp	r3, r0
 14206 1f2c 00D2     		bcs	.LCB17761
 14207 1f2e FBE0     		b	.L549	@long jump
 14208              	.LCB17761:
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 14209              		.loc 1 1183 13 is_stmt 1 view .LVU4665
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 14210              		.loc 1 1183 16 is_stmt 0 view .LVU4666
 14211 1f30 0E2E     		cmp	r6, #14
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 372


 14212 1f32 00D9     		bls	.LCB17766
 14213 1f34 3FE7     		b	.L626	@long jump
 14214              	.LCB17766:
1195:Core/Src/lz4.c ****         }
 14215              		.loc 1 1195 17 is_stmt 1 view .LVU4667
1195:Core/Src/lz4.c ****         }
 14216              		.loc 1 1195 27 is_stmt 0 view .LVU4668
 14217 1f36 F6B2     		uxtb	r6, r6
 14218              	.LVL1464:
1195:Core/Src/lz4.c ****         }
 14219              		.loc 1 1195 24 view .LVU4669
 14220 1f38 099A     		ldr	r2, [sp, #36]
 14221 1f3a 1378     		ldrb	r3, [r2]
 14222 1f3c F618     		adds	r6, r6, r3
 14223 1f3e 1670     		strb	r6, [r2]
 14224 1f40 0994     		str	r4, [sp, #36]
 14225              	.LVL1465:
 14226              	.L470:
1195:Core/Src/lz4.c ****         }
 14227              		.loc 1 1195 24 view .LVU4670
 14228              	.LBE3943:
1198:Core/Src/lz4.c **** 
 14229              		.loc 1 1198 9 is_stmt 1 view .LVU4671
1200:Core/Src/lz4.c **** 
 14230              		.loc 1 1200 9 view .LVU4672
1203:Core/Src/lz4.c **** 
 14231              		.loc 1 1203 9 view .LVU4673
1203:Core/Src/lz4.c **** 
 14232              		.loc 1 1203 12 is_stmt 0 view .LVU4674
 14233 1f42 059B     		ldr	r3, [sp, #20]
 14234 1f44 BB42     		cmp	r3, r7
 14235 1f46 00D8     		bhi	.LCB17788
 14236 1f48 B9E0     		b	.L544	@long jump
 14237              	.LCB17788:
 14238              	.LBB3944:
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 14239              		.loc 1 1206 13 is_stmt 1 view .LVU4675
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 14240              		.loc 1 1206 46 is_stmt 0 view .LVU4676
 14241 1f4a BC1E     		subs	r4, r7, #2
 14242              	.LVL1466:
 14243              	.LBB3913:
 14244              	.LBI3903:
 778:Core/Src/lz4.c **** {
 14245              		.loc 1 778 22 is_stmt 1 view .LVU4677
 14246              	.LBB3909:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 14247              		.loc 1 780 5 view .LVU4678
 781:Core/Src/lz4.c **** }
 14248              		.loc 1 781 5 view .LVU4679
 781:Core/Src/lz4.c **** }
 14249              		.loc 1 781 12 is_stmt 0 view .LVU4680
 14250 1f4c 2000     		movs	r0, r4
 14251 1f4e FFF7FEFF 		bl	LZ4_read32
 14252              	.LVL1467:
 14253              	.LBB3908:
 14254              	.LBI3905:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 373


 758:Core/Src/lz4.c **** {
 14255              		.loc 1 758 22 is_stmt 1 view .LVU4681
 14256              	.LBB3907:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 14257              		.loc 1 760 5 view .LVU4682
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 14258              		.loc 1 760 8 is_stmt 0 view .LVU4683
 14259 1f52 032D     		cmp	r5, #3
 14260 1f54 00D1     		bne	.LCB17808
 14261 1f56 53E7     		b	.L627	@long jump
 14262              	.LCB17808:
 763:Core/Src/lz4.c **** }
 14263              		.loc 1 763 9 is_stmt 1 view .LVU4684
 763:Core/Src/lz4.c **** }
 14264              		.loc 1 763 27 is_stmt 0 view .LVU4685
 14265 1f58 8200     		lsls	r2, r0, #2
 14266 1f5a 1218     		adds	r2, r2, r0
 14267 1f5c 5201     		lsls	r2, r2, #5
 14268 1f5e 121A     		subs	r2, r2, r0
 14269 1f60 5301     		lsls	r3, r2, #5
 14270 1f62 D218     		adds	r2, r2, r3
 14271 1f64 9200     		lsls	r2, r2, #2
 14272 1f66 121A     		subs	r2, r2, r0
 14273 1f68 5301     		lsls	r3, r2, #5
 14274 1f6a 9B1A     		subs	r3, r3, r2
 14275 1f6c 1A02     		lsls	r2, r3, #8
 14276 1f6e D31A     		subs	r3, r2, r3
 14277 1f70 1B01     		lsls	r3, r3, #4
 14278 1f72 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 14279              		.loc 1 763 42 view .LVU4686
 14280 1f74 1B0D     		lsrs	r3, r3, #20
 14281              	.L472:
 14282              	.LVL1468:
 763:Core/Src/lz4.c **** }
 14283              		.loc 1 763 42 view .LVU4687
 14284              	.LBE3907:
 14285              	.LBE3908:
 14286              	.LBE3909:
 14287              	.LBE3913:
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 14288              		.loc 1 1207 13 is_stmt 1 view .LVU4688
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 14289              		.loc 1 1207 16 is_stmt 0 view .LVU4689
 14290 1f76 012D     		cmp	r5, #1
 14291 1f78 00D1     		bne	.LCB17839
 14292 1f7a 51E7     		b	.L628	@long jump
 14293              	.LCB17839:
 14294              	.LBB3914:
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 14295              		.loc 1 1210 17 is_stmt 1 view .LVU4690
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 14296              		.loc 1 1210 46 is_stmt 0 view .LVU4691
 14297 1f7c 049A     		ldr	r2, [sp, #16]
 14298 1f7e A41A     		subs	r4, r4, r2
 14299              	.LVL1469:
1211:Core/Src/lz4.c ****         }   }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 374


 14300              		.loc 1 1211 17 is_stmt 1 view .LVU4692
 14301              	.LBB3915:
 14302              	.LBI3915:
 796:Core/Src/lz4.c **** {
 14303              		.loc 1 796 23 view .LVU4693
 14304              	.LBB3916:
 798:Core/Src/lz4.c ****     {
 14305              		.loc 1 798 5 view .LVU4694
 14306 1f80 022D     		cmp	r5, #2
 14307 1f82 06D0     		beq	.L475
 14308 1f84 032D     		cmp	r5, #3
 14309 1f86 00D0     		beq	.LCB17857
 14310 1f88 4DE7     		b	.L474	@long jump
 14311              	.LCB17857:
 14312              	.LBB3917:
 804:Core/Src/lz4.c ****     }
 14313              		.loc 1 804 19 view .LVU4695
 14314              	.LVL1470:
 804:Core/Src/lz4.c ****     }
 14315              		.loc 1 804 54 view .LVU4696
 804:Core/Src/lz4.c ****     }
 14316              		.loc 1 804 75 view .LVU4697
 804:Core/Src/lz4.c ****     }
 14317              		.loc 1 804 84 is_stmt 0 view .LVU4698
 14318 1f8a 5B00     		lsls	r3, r3, #1
 14319              	.LVL1471:
 804:Core/Src/lz4.c ****     }
 14320              		.loc 1 804 88 view .LVU4699
 14321 1f8c 5A46     		mov	r2, fp
 14322 1f8e D452     		strh	r4, [r2, r3]
 804:Core/Src/lz4.c ****     }
 14323              		.loc 1 804 100 is_stmt 1 view .LVU4700
 14324 1f90 49E7     		b	.L474
 14325              	.LVL1472:
 14326              	.L475:
 804:Core/Src/lz4.c ****     }
 14327              		.loc 1 804 100 is_stmt 0 view .LVU4701
 14328              	.LBE3917:
 14329              	.LBB3918:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 14330              		.loc 1 803 19 is_stmt 1 view .LVU4702
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 14331              		.loc 1 803 54 view .LVU4703
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 14332              		.loc 1 803 63 is_stmt 0 view .LVU4704
 14333 1f92 9B00     		lsls	r3, r3, #2
 14334              	.LVL1473:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 14335              		.loc 1 803 67 view .LVU4705
 14336 1f94 5A46     		mov	r2, fp
 14337 1f96 D450     		str	r4, [r2, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 14338              		.loc 1 803 74 is_stmt 1 view .LVU4706
 14339 1f98 45E7     		b	.L474
 14340              	.LVL1474:
 14341              	.L620:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 375


 14342              		.loc 1 803 74 is_stmt 0 view .LVU4707
 14343              	.LBE3918:
 14344              	.LBE3916:
 14345              	.LBE3915:
 14346              	.LBE3914:
 14347              	.LBE3944:
1217:Core/Src/lz4.c ****             LZ4_putPosition(ip, cctx->hashTable, tableType);
 14348              		.loc 1 1217 13 is_stmt 1 view .LVU4708
 14349              	.LBB3945:
 14350              	.LBI3945:
 850:Core/Src/lz4.c ****                 const void* tableBase, tableType_t tableType)
 14351              		.loc 1 850 1 view .LVU4709
 14352              	.LBB3946:
 853:Core/Src/lz4.c ****     return LZ4_getPositionOnHash(h, tableBase, tableType);
 14353              		.loc 1 853 5 view .LVU4710
 14354              	.LBB3947:
 14355              	.LBI3947:
 778:Core/Src/lz4.c **** {
 14356              		.loc 1 778 22 view .LVU4711
 14357              	.LBB3948:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 14358              		.loc 1 780 5 view .LVU4712
 781:Core/Src/lz4.c **** }
 14359              		.loc 1 781 5 view .LVU4713
 781:Core/Src/lz4.c **** }
 14360              		.loc 1 781 12 is_stmt 0 view .LVU4714
 14361 1f9a 3800     		movs	r0, r7
 14362 1f9c FFF7FEFF 		bl	LZ4_read32
 14363              	.LVL1475:
 14364              	.LBB3949:
 14365              	.LBI3949:
 758:Core/Src/lz4.c **** {
 14366              		.loc 1 758 22 is_stmt 1 view .LVU4715
 14367              	.LBB3950:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 14368              		.loc 1 760 5 view .LVU4716
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 14369              		.loc 1 760 8 is_stmt 0 view .LVU4717
 14370 1fa0 032D     		cmp	r5, #3
 14371 1fa2 2DD0     		beq	.L629
 763:Core/Src/lz4.c **** }
 14372              		.loc 1 763 9 is_stmt 1 view .LVU4718
 763:Core/Src/lz4.c **** }
 14373              		.loc 1 763 27 is_stmt 0 view .LVU4719
 14374 1fa4 8300     		lsls	r3, r0, #2
 14375 1fa6 1B18     		adds	r3, r3, r0
 14376 1fa8 5B01     		lsls	r3, r3, #5
 14377 1faa 1B1A     		subs	r3, r3, r0
 14378 1fac 5A01     		lsls	r2, r3, #5
 14379 1fae 9B18     		adds	r3, r3, r2
 14380 1fb0 9B00     		lsls	r3, r3, #2
 14381 1fb2 1B1A     		subs	r3, r3, r0
 14382 1fb4 5C01     		lsls	r4, r3, #5
 14383 1fb6 E41A     		subs	r4, r4, r3
 14384 1fb8 2302     		lsls	r3, r4, #8
 14385 1fba 1C1B     		subs	r4, r3, r4
 14386 1fbc 2401     		lsls	r4, r4, #4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 376


 14387 1fbe 2418     		adds	r4, r4, r0
 763:Core/Src/lz4.c **** }
 14388              		.loc 1 763 42 view .LVU4720
 14389 1fc0 240D     		lsrs	r4, r4, #20
 14390              	.L479:
 14391              	.LVL1476:
 763:Core/Src/lz4.c **** }
 14392              		.loc 1 763 42 view .LVU4721
 14393              	.LBE3950:
 14394              	.LBE3949:
 14395              	.LBE3948:
 14396              	.LBE3947:
 854:Core/Src/lz4.c **** }
 14397              		.loc 1 854 5 is_stmt 1 view .LVU4722
 854:Core/Src/lz4.c **** }
 14398              		.loc 1 854 12 is_stmt 0 view .LVU4723
 14399 1fc2 2A00     		movs	r2, r5
 14400 1fc4 5946     		mov	r1, fp
 14401 1fc6 2000     		movs	r0, r4
 14402 1fc8 FFF7FEFF 		bl	LZ4_getPositionOnHash
 14403              	.LVL1477:
 14404 1fcc 0600     		movs	r6, r0
 14405              	.LVL1478:
 854:Core/Src/lz4.c **** }
 14406              		.loc 1 854 12 view .LVU4724
 14407              	.LBE3946:
 14408              	.LBE3945:
1218:Core/Src/lz4.c ****             if ( (match+LZ4_DISTANCE_MAX >= ip)
 14409              		.loc 1 1218 13 is_stmt 1 view .LVU4725
 14410              	.LBB3956:
 14411              	.LBI3956:
 815:Core/Src/lz4.c **** {
 14412              		.loc 1 815 23 view .LVU4726
 14413              	.LBB3957:
 817:Core/Src/lz4.c ****     LZ4_putPositionOnHash(p, h, tableBase, tableType);
 14414              		.loc 1 817 5 view .LVU4727
 817:Core/Src/lz4.c ****     LZ4_putPositionOnHash(p, h, tableBase, tableType);
 14415              		.loc 1 817 5 is_stmt 0 view .LVU4728
 14416              	.LBE3957:
 14417              	.LBE3956:
 14418              	.LBE3980:
 14419              	.LBE3995:
 14420              	.LBE4003:
 14421              	.LBE4012:
 14422              	.LBE4021:
 14423              	.LBE4027:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 14424              		.loc 1 780 5 is_stmt 1 view .LVU4729
 781:Core/Src/lz4.c **** }
 14425              		.loc 1 781 5 view .LVU4730
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 14426              		.loc 1 760 5 view .LVU4731
 14427              	.LBB4028:
 14428              	.LBB4022:
 14429              	.LBB4013:
 14430              	.LBB4004:
 14431              	.LBB3996:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 377


 14432              	.LBB3981:
 14433              	.LBB3963:
 14434              	.LBB3961:
 818:Core/Src/lz4.c **** }
 14435              		.loc 1 818 5 view .LVU4732
 14436              	.LBB3958:
 14437              	.LBI3958:
 808:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 14438              		.loc 1 808 23 view .LVU4733
 14439              	.LBE3958:
 14440              	.LBE3961:
 14441              	.LBE3963:
 14442              	.LBE3981:
 14443              	.LBE3996:
 14444              	.LBE4004:
 14445              	.LBE4013:
 14446              	.LBE4022:
 14447              	.LBE4028:
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 14448              		.loc 1 811 5 view .LVU4734
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 14449              		.loc 1 811 33 view .LVU4735
 14450              	.LBB4029:
 14451              	.LBB4023:
 14452              	.LBB4014:
 14453              	.LBB4005:
 14454              	.LBB3997:
 14455              	.LBB3982:
 14456              	.LBB3964:
 14457              	.LBB3962:
 14458              	.LBB3960:
 14459              	.LBB3959:
 812:Core/Src/lz4.c **** }
 14460              		.loc 1 812 7 view .LVU4736
 812:Core/Src/lz4.c **** }
 14461              		.loc 1 812 57 view .LVU4737
 812:Core/Src/lz4.c **** }
 14462              		.loc 1 812 66 is_stmt 0 view .LVU4738
 14463 1fce A400     		lsls	r4, r4, #2
 14464              	.LVL1479:
 812:Core/Src/lz4.c **** }
 14465              		.loc 1 812 70 view .LVU4739
 14466 1fd0 5B46     		mov	r3, fp
 14467 1fd2 1F51     		str	r7, [r3, r4]
 812:Core/Src/lz4.c **** }
 14468              		.loc 1 812 75 is_stmt 1 view .LVU4740
 14469              	.LVL1480:
 812:Core/Src/lz4.c **** }
 14470              		.loc 1 812 75 is_stmt 0 view .LVU4741
 14471              	.LBE3959:
 14472              	.LBE3960:
 14473              	.LBE3962:
 14474              	.LBE3964:
1219:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) )
 14475              		.loc 1 1219 13 is_stmt 1 view .LVU4742
1219:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) )
 14476              		.loc 1 1219 24 is_stmt 0 view .LVU4743
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 378


 14477 1fd4 084B     		ldr	r3, .L645
 14478 1fd6 C318     		adds	r3, r0, r3
1219:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) )
 14479              		.loc 1 1219 16 view .LVU4744
 14480 1fd8 9F42     		cmp	r7, r3
 14481 1fda 41D8     		bhi	.L480
1220:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
 14482              		.loc 1 1220 19 view .LVU4745
 14483 1fdc FFF7FEFF 		bl	LZ4_read32
 14484              	.LVL1481:
1220:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
 14485              		.loc 1 1220 19 view .LVU4746
 14486 1fe0 0400     		movs	r4, r0
1220:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
 14487              		.loc 1 1220 40 view .LVU4747
 14488 1fe2 3800     		movs	r0, r7
 14489 1fe4 FFF7FEFF 		bl	LZ4_read32
 14490              	.LVL1482:
1220:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
 14491              		.loc 1 1220 15 view .LVU4748
 14492 1fe8 8442     		cmp	r4, r0
 14493 1fea 39D1     		bne	.L480
1221:Core/Src/lz4.c **** 
 14494              		.loc 1 1221 15 is_stmt 1 view .LVU4749
1221:Core/Src/lz4.c **** 
 14495              		.loc 1 1221 23 is_stmt 0 view .LVU4750
 14496 1fec 099A     		ldr	r2, [sp, #36]
 14497 1fee 541C     		adds	r4, r2, #1
 14498              	.LVL1483:
1221:Core/Src/lz4.c **** 
 14499              		.loc 1 1221 27 is_stmt 1 view .LVU4751
1221:Core/Src/lz4.c **** 
 14500              		.loc 1 1221 33 is_stmt 0 view .LVU4752
 14501 1ff0 0023     		movs	r3, #0
 14502 1ff2 1370     		strb	r3, [r2]
1221:Core/Src/lz4.c **** 
 14503              		.loc 1 1221 37 is_stmt 1 view .LVU4753
 14504 1ff4 57E7     		b	.L458
 14505              	.L646:
 14506 1ff6 C046     		.align	2
 14507              	.L645:
 14508 1ff8 FFFF0000 		.word	65535
 14509 1ffc 04FCFFFF 		.word	-1020
 14510              	.LVL1484:
 14511              	.L629:
 14512              	.LBB3965:
 14513              	.LBB3955:
 14514              	.LBB3954:
 14515              	.LBB3953:
 14516              	.LBB3952:
 14517              	.LBB3951:
 761:Core/Src/lz4.c ****     else
 14518              		.loc 1 761 9 view .LVU4754
 761:Core/Src/lz4.c ****     else
 14519              		.loc 1 761 27 is_stmt 0 view .LVU4755
 14520 2000 8300     		lsls	r3, r0, #2
 14521 2002 1B18     		adds	r3, r3, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 379


 14522 2004 5B01     		lsls	r3, r3, #5
 14523 2006 1B1A     		subs	r3, r3, r0
 14524 2008 5A01     		lsls	r2, r3, #5
 14525 200a 9B18     		adds	r3, r3, r2
 14526 200c 9B00     		lsls	r3, r3, #2
 14527 200e 1B1A     		subs	r3, r3, r0
 14528 2010 5C01     		lsls	r4, r3, #5
 14529 2012 E41A     		subs	r4, r4, r3
 14530 2014 2302     		lsls	r3, r4, #8
 14531 2016 1C1B     		subs	r4, r3, r4
 14532 2018 2401     		lsls	r4, r4, #4
 14533 201a 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 14534              		.loc 1 761 42 view .LVU4756
 14535 201c E40C     		lsrs	r4, r4, #19
 14536 201e D0E7     		b	.L479
 14537              	.LVL1485:
 14538              	.L621:
 761:Core/Src/lz4.c ****     else
 14539              		.loc 1 761 42 view .LVU4757
 14540              	.LBE3951:
 14541              	.LBE3952:
 14542              	.LBE3953:
 14543              	.LBE3954:
 14544              	.LBE3955:
 14545              	.LBE3965:
 14546              	.LBB3966:
 14547              	.LBB3939:
 14548              	.LBB3927:
 14549              	.LBB3926:
 14550              	.LBB3925:
 761:Core/Src/lz4.c ****     else
 14551              		.loc 1 761 9 is_stmt 1 view .LVU4758
 761:Core/Src/lz4.c ****     else
 14552              		.loc 1 761 27 is_stmt 0 view .LVU4759
 14553 2020 8300     		lsls	r3, r0, #2
 14554 2022 1B18     		adds	r3, r3, r0
 14555 2024 5B01     		lsls	r3, r3, #5
 14556 2026 1B1A     		subs	r3, r3, r0
 14557 2028 5A01     		lsls	r2, r3, #5
 14558 202a 9B18     		adds	r3, r3, r2
 14559 202c 9B00     		lsls	r3, r3, #2
 14560 202e 1B1A     		subs	r3, r3, r0
 14561 2030 5A01     		lsls	r2, r3, #5
 14562 2032 D31A     		subs	r3, r2, r3
 14563 2034 1A02     		lsls	r2, r3, #8
 14564 2036 D31A     		subs	r3, r2, r3
 14565 2038 1B01     		lsls	r3, r3, #4
 14566 203a 1B18     		adds	r3, r3, r0
 761:Core/Src/lz4.c ****     else
 14567              		.loc 1 761 42 view .LVU4760
 14568 203c DB0C     		lsrs	r3, r3, #19
 14569 203e 0AE7     		b	.L483
 14570              	.LVL1486:
 14571              	.L622:
 761:Core/Src/lz4.c ****     else
 14572              		.loc 1 761 42 view .LVU4761
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 380


 14573              	.LBE3925:
 14574              	.LBE3926:
 14575              	.LBE3927:
 14576              	.LBE3939:
 14577              	.LBB3940:
 14578              	.LBB3933:
 14579              	.LBB3931:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 14580              		.loc 1 831 9 is_stmt 1 view .LVU4762
 832:Core/Src/lz4.c ****         return hashTable[h];
 14581              		.loc 1 832 9 view .LVU4763
 833:Core/Src/lz4.c ****     }
 14582              		.loc 1 833 9 view .LVU4764
 833:Core/Src/lz4.c ****     }
 14583              		.loc 1 833 25 is_stmt 0 view .LVU4765
 14584 2040 9900     		lsls	r1, r3, #2
 14585 2042 5C46     		mov	r4, fp
 14586 2044 6158     		ldr	r1, [r4, r1]
 14587 2046 10E7     		b	.L485
 14588              	.LVL1487:
 14589              	.L623:
 833:Core/Src/lz4.c ****     }
 14590              		.loc 1 833 25 view .LVU4766
 14591              	.LBE3931:
 14592              	.LBB3932:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 14593              		.loc 1 836 9 is_stmt 1 view .LVU4767
 837:Core/Src/lz4.c ****         return hashTable[h];
 14594              		.loc 1 837 9 view .LVU4768
 838:Core/Src/lz4.c ****     }
 14595              		.loc 1 838 9 view .LVU4769
 838:Core/Src/lz4.c ****     }
 14596              		.loc 1 838 25 is_stmt 0 view .LVU4770
 14597 2048 5900     		lsls	r1, r3, #1
 14598 204a 5C46     		mov	r4, fp
 14599 204c 615A     		ldrh	r1, [r4, r1]
 14600 204e 0CE7     		b	.L485
 14601              	.LVL1488:
 14602              	.L486:
 838:Core/Src/lz4.c ****     }
 14603              		.loc 1 838 25 view .LVU4771
 14604              	.LBE3932:
 14605              	.LBE3933:
 14606              	.LBE3940:
 14607              	.LBB3941:
 14608              	.LBB3938:
 14609              	.LBB3936:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 14610              		.loc 1 803 19 is_stmt 1 view .LVU4772
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 14611              		.loc 1 803 54 view .LVU4773
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 14612              		.loc 1 803 63 is_stmt 0 view .LVU4774
 14613 2050 9B00     		lsls	r3, r3, #2
 14614              	.LVL1489:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 14615              		.loc 1 803 67 view .LVU4775
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 381


 14616 2052 5C46     		mov	r4, fp
 14617 2054 E050     		str	r0, [r4, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 14618              		.loc 1 803 74 is_stmt 1 view .LVU4776
 14619 2056 10E7     		b	.L488
 14620              	.LVL1490:
 14621              	.L487:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 14622              		.loc 1 803 74 is_stmt 0 view .LVU4777
 14623              	.LBE3936:
 14624              	.LBB3937:
 804:Core/Src/lz4.c ****     }
 14625              		.loc 1 804 19 is_stmt 1 view .LVU4778
 804:Core/Src/lz4.c ****     }
 14626              		.loc 1 804 54 view .LVU4779
 804:Core/Src/lz4.c ****     }
 14627              		.loc 1 804 75 view .LVU4780
 804:Core/Src/lz4.c ****     }
 14628              		.loc 1 804 84 is_stmt 0 view .LVU4781
 14629 2058 5B00     		lsls	r3, r3, #1
 14630              	.LVL1491:
 804:Core/Src/lz4.c ****     }
 14631              		.loc 1 804 88 view .LVU4782
 14632 205a 5C46     		mov	r4, fp
 14633 205c E052     		strh	r0, [r4, r3]
 804:Core/Src/lz4.c ****     }
 14634              		.loc 1 804 100 is_stmt 1 view .LVU4783
 14635 205e 0CE7     		b	.L488
 14636              	.LVL1492:
 14637              	.L480:
 804:Core/Src/lz4.c ****     }
 14638              		.loc 1 804 100 is_stmt 0 view .LVU4784
 14639              	.LBE3937:
 14640              	.LBE3938:
 14641              	.LBE3941:
 14642              	.LBE3966:
1268:Core/Src/lz4.c **** 
 14643              		.loc 1 1268 9 is_stmt 1 view .LVU4785
1268:Core/Src/lz4.c **** 
 14644              		.loc 1 1268 18 is_stmt 0 view .LVU4786
 14645 2060 7C1C     		adds	r4, r7, #1
 14646              	.LVL1493:
 14647              	.LBB3967:
 14648              	.LBI3967:
 778:Core/Src/lz4.c **** {
 14649              		.loc 1 778 22 is_stmt 1 view .LVU4787
 14650              	.LBB3968:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 14651              		.loc 1 780 5 view .LVU4788
 781:Core/Src/lz4.c **** }
 14652              		.loc 1 781 5 view .LVU4789
 781:Core/Src/lz4.c **** }
 14653              		.loc 1 781 12 is_stmt 0 view .LVU4790
 14654 2062 2000     		movs	r0, r4
 14655 2064 FFF7FEFF 		bl	LZ4_read32
 14656              	.LVL1494:
 14657              	.LBB3969:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 382


 14658              	.LBI3969:
 758:Core/Src/lz4.c **** {
 14659              		.loc 1 758 22 is_stmt 1 view .LVU4791
 14660              	.LBB3970:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 14661              		.loc 1 760 5 view .LVU4792
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 14662              		.loc 1 760 8 is_stmt 0 view .LVU4793
 14663 2068 032D     		cmp	r5, #3
 14664 206a 06D0     		beq	.L630
 763:Core/Src/lz4.c **** }
 14665              		.loc 1 763 9 is_stmt 1 view .LVU4794
 763:Core/Src/lz4.c **** }
 14666              		.loc 1 763 27 is_stmt 0 view .LVU4795
 14667 206c 304B     		ldr	r3, .L647
 14668 206e 5843     		muls	r0, r3
 14669              	.LVL1495:
 763:Core/Src/lz4.c **** }
 14670              		.loc 1 763 42 view .LVU4796
 14671 2070 030D     		lsrs	r3, r0, #20
 14672 2072 0393     		str	r3, [sp, #12]
 14673              	.L491:
 763:Core/Src/lz4.c **** }
 14674              		.loc 1 763 42 view .LVU4797
 14675              	.LBE3970:
 14676              	.LBE3969:
 14677              	.LBE3968:
 14678              	.LBE3967:
 14679              	.LBE3982:
 14680              	.LBE3997:
 14681              	.LBE4005:
 14682              	.LBE4014:
 14683              	.LBE4023:
1414:Core/Src/lz4.c ****             LZ4_prepareTable(ctx, srcSize, tableType);
 14684              		.loc 1 1414 109 view .LVU4798
 14685 2074 0C97     		str	r7, [sp, #48]
 14686 2076 2700     		movs	r7, r4
 14687              	.LVL1496:
1414:Core/Src/lz4.c ****             LZ4_prepareTable(ctx, srcSize, tableType);
 14688              		.loc 1 1414 109 view .LVU4799
 14689 2078 2FE5     		b	.L435
 14690              	.LVL1497:
 14691              	.L630:
 14692              	.LBB4024:
 14693              	.LBB4015:
 14694              	.LBB4006:
 14695              	.LBB3998:
 14696              	.LBB3983:
 14697              	.LBB3974:
 14698              	.LBB3973:
 14699              	.LBB3972:
 14700              	.LBB3971:
 761:Core/Src/lz4.c ****     else
 14701              		.loc 1 761 9 is_stmt 1 view .LVU4800
 761:Core/Src/lz4.c ****     else
 14702              		.loc 1 761 27 is_stmt 0 view .LVU4801
 14703 207a 2D4B     		ldr	r3, .L647
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 383


 14704 207c 5843     		muls	r0, r3
 14705              	.LVL1498:
 761:Core/Src/lz4.c ****     else
 14706              		.loc 1 761 42 view .LVU4802
 14707 207e C30C     		lsrs	r3, r0, #19
 14708 2080 0393     		str	r3, [sp, #12]
 14709 2082 F7E7     		b	.L491
 14710              	.LVL1499:
 14711              	.L536:
 761:Core/Src/lz4.c ****     else
 14712              		.loc 1 761 42 view .LVU4803
 14713              	.LBE3971:
 14714              	.LBE3972:
 14715              	.LBE3973:
 14716              	.LBE3974:
 14717              	.LBE3983:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 14718              		.loc 1 946 11 view .LVU4804
 14719 2084 029B     		ldr	r3, [sp, #8]
 14720 2086 0993     		str	r3, [sp, #36]
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 14721              		.loc 1 934 17 view .LVU4805
 14722 2088 019B     		ldr	r3, [sp, #4]
 14723 208a 0C93     		str	r3, [sp, #48]
 14724              	.LVL1500:
 14725              	.L426:
 14726              	.LBB3984:
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 14727              		.loc 1 1274 9 is_stmt 1 view .LVU4806
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 14728              		.loc 1 1274 40 is_stmt 0 view .LVU4807
 14729 208c 0B9B     		ldr	r3, [sp, #44]
 14730 208e 0C9A     		ldr	r2, [sp, #48]
 14731 2090 9C1A     		subs	r4, r3, r2
 14732              	.LVL1501:
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 14733              		.loc 1 1275 9 is_stmt 1 view .LVU4808
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 14734              		.loc 1 1276 46 is_stmt 0 view .LVU4809
 14735 2092 2000     		movs	r0, r4
 14736 2094 F030     		adds	r0, r0, #240
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 14737              		.loc 1 1276 56 view .LVU4810
 14738 2096 FF21     		movs	r1, #255
 14739 2098 FFF7FEFF 		bl	__aeabi_uidiv
 14740              	.LVL1502:
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 14741              		.loc 1 1276 31 view .LVU4811
 14742 209c 2018     		adds	r0, r4, r0
 14743 209e 0130     		adds	r0, r0, #1
 14744 20a0 099B     		ldr	r3, [sp, #36]
 14745 20a2 9C46     		mov	ip, r3
 14746 20a4 6044     		add	r0, r0, ip
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 14747              		.loc 1 1275 32 view .LVU4812
 14748 20a6 0A9A     		ldr	r2, [sp, #40]
 14749 20a8 8242     		cmp	r2, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 384


 14750 20aa 31D3     		bcc	.L546
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 14751              		.loc 1 1287 9 is_stmt 1 view .LVU4813
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 14752              		.loc 1 1287 69 view .LVU4814
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 14753              		.loc 1 1288 9 view .LVU4815
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 14754              		.loc 1 1288 12 is_stmt 0 view .LVU4816
 14755 20ac 0E2C     		cmp	r4, #14
 14756 20ae 1BD9     		bls	.L492
 14757              	.LBB3985:
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 14758              		.loc 1 1289 13 is_stmt 1 view .LVU4817
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 14759              		.loc 1 1289 20 is_stmt 0 view .LVU4818
 14760 20b0 2200     		movs	r2, r4
 14761 20b2 0F3A     		subs	r2, r2, #15
 14762              	.LVL1503:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 14763              		.loc 1 1290 13 is_stmt 1 view .LVU4819
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 14764              		.loc 1 1290 16 is_stmt 0 view .LVU4820
 14765 20b4 1800     		movs	r0, r3
 14766 20b6 0133     		adds	r3, r3, #1
 14767              	.LVL1504:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 14768              		.loc 1 1290 19 view .LVU4821
 14769 20b8 F021     		movs	r1, #240
 14770 20ba 0170     		strb	r1, [r0]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 14771              		.loc 1 1291 13 is_stmt 1 view .LVU4822
 14772 20bc 05E0     		b	.L493
 14773              	.LVL1505:
 14774              	.L544:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 14775              		.loc 1 1291 13 is_stmt 0 view .LVU4823
 14776              	.LBE3985:
 14777              	.LBE3984:
 14778              	.LBB3987:
1200:Core/Src/lz4.c **** 
 14779              		.loc 1 1200 16 view .LVU4824
 14780 20be 0C97     		str	r7, [sp, #48]
 14781 20c0 E4E7     		b	.L426
 14782              	.LVL1506:
 14783              	.L494:
1200:Core/Src/lz4.c **** 
 14784              		.loc 1 1200 16 view .LVU4825
 14785              	.LBE3987:
 14786              	.LBB3988:
 14787              	.LBB3986:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 14788              		.loc 1 1291 58 is_stmt 1 view .LVU4826
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 14789              		.loc 1 1291 64 is_stmt 0 view .LVU4827
 14790 20c2 FF21     		movs	r1, #255
 14791 20c4 1970     		strb	r1, [r3]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 385


1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 14792              		.loc 1 1291 40 is_stmt 1 view .LVU4828
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 14793              		.loc 1 1291 51 is_stmt 0 view .LVU4829
 14794 20c6 FF3A     		subs	r2, r2, #255
 14795              	.LVL1507:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 14796              		.loc 1 1291 61 view .LVU4830
 14797 20c8 0133     		adds	r3, r3, #1
 14798              	.LVL1508:
 14799              	.L493:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 14800              		.loc 1 1291 19 is_stmt 1 view .LVU4831
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 14801              		.loc 1 1291 13 is_stmt 0 view .LVU4832
 14802 20ca FE2A     		cmp	r2, #254
 14803 20cc F9D8     		bhi	.L494
1292:Core/Src/lz4.c ****         } else {
 14804              		.loc 1 1292 13 is_stmt 1 view .LVU4833
1292:Core/Src/lz4.c ****         } else {
 14805              		.loc 1 1292 16 is_stmt 0 view .LVU4834
 14806 20ce 5D1C     		adds	r5, r3, #1
 14807              	.LVL1509:
1292:Core/Src/lz4.c ****         } else {
 14808              		.loc 1 1292 19 view .LVU4835
 14809 20d0 1A70     		strb	r2, [r3]
 14810              	.LVL1510:
 14811              	.L495:
1292:Core/Src/lz4.c ****         } else {
 14812              		.loc 1 1292 19 view .LVU4836
 14813              	.LBE3986:
1296:Core/Src/lz4.c ****         ip = anchor + lastRun;
 14814              		.loc 1 1296 9 is_stmt 1 view .LVU4837
 14815 20d2 2200     		movs	r2, r4
 14816 20d4 0C99     		ldr	r1, [sp, #48]
 14817 20d6 2800     		movs	r0, r5
 14818 20d8 FFF7FEFF 		bl	memcpy
 14819              	.LVL1511:
1297:Core/Src/lz4.c ****         op += lastRun;
 14820              		.loc 1 1297 9 view .LVU4838
1298:Core/Src/lz4.c ****     }
 14821              		.loc 1 1298 9 view .LVU4839
1298:Core/Src/lz4.c ****     }
 14822              		.loc 1 1298 12 is_stmt 0 view .LVU4840
 14823 20dc 2C19     		adds	r4, r5, r4
 14824              	.LVL1512:
1298:Core/Src/lz4.c ****     }
 14825              		.loc 1 1298 12 view .LVU4841
 14826              	.LBE3988:
1301:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
 14827              		.loc 1 1301 5 is_stmt 1 view .LVU4842
1304:Core/Src/lz4.c ****     assert(result > 0);
 14828              		.loc 1 1304 5 view .LVU4843
1304:Core/Src/lz4.c ****     assert(result > 0);
 14829              		.loc 1 1304 12 is_stmt 0 view .LVU4844
 14830 20de 029B     		ldr	r3, [sp, #8]
 14831 20e0 E31A     		subs	r3, r4, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 386


 14832 20e2 9A46     		mov	r10, r3
 14833              	.LVL1513:
1305:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
 14834              		.loc 1 1305 5 is_stmt 1 view .LVU4845
1306:Core/Src/lz4.c ****     return result;
 14835              		.loc 1 1306 5 view .LVU4846
1306:Core/Src/lz4.c ****     return result;
 14836              		.loc 1 1306 94 view .LVU4847
1307:Core/Src/lz4.c **** }
 14837              		.loc 1 1307 5 view .LVU4848
1307:Core/Src/lz4.c **** }
 14838              		.loc 1 1307 12 is_stmt 0 view .LVU4849
 14839 20e4 FEF789FF 		bl	.L204	@ far jump
 14840              	.LVL1514:
 14841              	.L492:
 14842              	.LBB3989:
1294:Core/Src/lz4.c ****         }
 14843              		.loc 1 1294 13 is_stmt 1 view .LVU4850
1294:Core/Src/lz4.c ****         }
 14844              		.loc 1 1294 16 is_stmt 0 view .LVU4851
 14845 20e8 099A     		ldr	r2, [sp, #36]
 14846 20ea 551C     		adds	r5, r2, #1
 14847              	.LVL1515:
1294:Core/Src/lz4.c ****         }
 14848              		.loc 1 1294 21 view .LVU4852
 14849 20ec 2301     		lsls	r3, r4, #4
1294:Core/Src/lz4.c ****         }
 14850              		.loc 1 1294 19 view .LVU4853
 14851 20ee 1370     		strb	r3, [r2]
 14852 20f0 EFE7     		b	.L495
 14853              	.LVL1516:
 14854              	.L533:
1294:Core/Src/lz4.c ****         }
 14855              		.loc 1 1294 19 view .LVU4854
 14856              	.LBE3989:
 14857              	.LBE3998:
 14858              	.LBE4006:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 14859              		.loc 1 1330 58 view .LVU4855
 14860 20f2 0023     		movs	r3, #0
 14861 20f4 9A46     		mov	r10, r3
 14862 20f6 FEF780FF 		bl	.L204	@ far jump
 14863              	.LVL1517:
 14864              	.L534:
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 14865              		.loc 1 1332 71 view .LVU4856
 14866 20fa A246     		mov	r10, r4
 14867 20fc FEF77DFF 		bl	.L204	@ far jump
 14868              	.LVL1518:
 14869              	.L535:
 14870              	.LBB4007:
 14871              	.LBB3999:
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 14872              		.loc 1 957 69 view .LVU4857
 14873 2100 0023     		movs	r3, #0
 14874              	.LVL1519:
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 387


 14875              		.loc 1 957 69 view .LVU4858
 14876 2102 9A46     		mov	r10, r3
 14877 2104 FEF779FF 		bl	.L204	@ far jump
 14878              	.LVL1520:
 14879              	.L542:
 14880              	.LBB3990:
 14881              	.LBB3975:
1086:Core/Src/lz4.c ****             }
 14882              		.loc 1 1086 24 view .LVU4859
 14883 2108 0023     		movs	r3, #0
 14884 210a 9A46     		mov	r10, r3
 14885 210c FEF775FF 		bl	.L204	@ far jump
 14886              	.LVL1521:
 14887              	.L546:
1086:Core/Src/lz4.c ****             }
 14888              		.loc 1 1086 24 view .LVU4860
 14889              	.LBE3975:
 14890              	.LBE3990:
 14891              	.LBB3991:
1284:Core/Src/lz4.c ****             }
 14892              		.loc 1 1284 24 view .LVU4861
 14893 2110 0023     		movs	r3, #0
 14894              	.LVL1522:
1284:Core/Src/lz4.c ****             }
 14895              		.loc 1 1284 24 view .LVU4862
 14896 2112 9A46     		mov	r10, r3
 14897              	.LVL1523:
1284:Core/Src/lz4.c ****             }
 14898              		.loc 1 1284 24 view .LVU4863
 14899              	.LBE3991:
 14900              	.LBE3999:
 14901              	.LBE4007:
 14902              	.LBE4015:
 14903              	.LBE4024:
1416:Core/Src/lz4.c ****         }
 14904              		.loc 1 1416 20 view .LVU4864
 14905 2114 FEF771FF 		bl	.L204	@ far jump
 14906              	.LVL1524:
 14907              	.L547:
1416:Core/Src/lz4.c ****         }
 14908              		.loc 1 1416 20 view .LVU4865
 14909 2118 049B     		ldr	r3, [sp, #16]
 14910 211a 9A46     		mov	r10, r3
 14911 211c FEF76DFF 		bl	.L204	@ far jump
 14912              	.LVL1525:
 14913              	.L548:
1416:Core/Src/lz4.c ****         }
 14914              		.loc 1 1416 20 view .LVU4866
 14915 2120 039B     		ldr	r3, [sp, #12]
 14916 2122 9A46     		mov	r10, r3
 14917              	.LVL1526:
1416:Core/Src/lz4.c ****         }
 14918              		.loc 1 1416 20 view .LVU4867
 14919 2124 FEF769FF 		bl	.L204	@ far jump
 14920              	.LVL1527:
 14921              	.L549:
1416:Core/Src/lz4.c ****         }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 388


 14922              		.loc 1 1416 20 view .LVU4868
 14923 2128 069B     		ldr	r3, [sp, #24]
 14924 212a 9A46     		mov	r10, r3
 14925              	.LVL1528:
1416:Core/Src/lz4.c ****         }
 14926              		.loc 1 1416 20 view .LVU4869
 14927 212c FEF765FF 		bl	.L204	@ far jump
 14928              	.L648:
 14929              		.align	2
 14930              	.L647:
 14931 2130 B179379E 		.word	-1640531535
 14932              	.LBE4029:
 14933              		.cfi_endproc
 14934              	.LFE30:
 14936              		.section	.text.LZ4_initStream,"ax",%progbits
 14937              		.align	1
 14938              		.global	LZ4_initStream
 14939              		.syntax unified
 14940              		.code	16
 14941              		.thumb_func
 14942              		.fpu softvfp
 14944              	LZ4_initStream:
 14945              	.LVL1529:
 14946              	.LFB37:
1514:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_initStream");
 14947              		.loc 1 1514 1 is_stmt 1 view -0
 14948              		.cfi_startproc
 14949              		@ args = 0, pretend = 0, frame = 0
 14950              		@ frame_needed = 0, uses_anonymous_args = 0
1514:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_initStream");
 14951              		.loc 1 1514 1 is_stmt 0 view .LVU4871
 14952 0000 10B5     		push	{r4, lr}
 14953              		.cfi_def_cfa_offset 8
 14954              		.cfi_offset 4, -8
 14955              		.cfi_offset 14, -4
 14956 0002 041E     		subs	r4, r0, #0
1515:Core/Src/lz4.c ****     if (buffer == NULL) { return NULL; }
 14957              		.loc 1 1515 5 is_stmt 1 view .LVU4872
1515:Core/Src/lz4.c ****     if (buffer == NULL) { return NULL; }
 14958              		.loc 1 1515 34 view .LVU4873
1516:Core/Src/lz4.c ****     if (size < sizeof(LZ4_stream_t)) { return NULL; }
 14959              		.loc 1 1516 5 view .LVU4874
1516:Core/Src/lz4.c ****     if (size < sizeof(LZ4_stream_t)) { return NULL; }
 14960              		.loc 1 1516 8 is_stmt 0 view .LVU4875
 14961 0004 10D0     		beq	.L649
1517:Core/Src/lz4.c ****     if (!LZ4_isAligned(buffer, LZ4_stream_t_alignment())) return NULL;
 14962              		.loc 1 1517 5 is_stmt 1 view .LVU4876
1517:Core/Src/lz4.c ****     if (!LZ4_isAligned(buffer, LZ4_stream_t_alignment())) return NULL;
 14963              		.loc 1 1517 8 is_stmt 0 view .LVU4877
 14964 0006 0B4B     		ldr	r3, .L654
 14965 0008 9942     		cmp	r1, r3
 14966 000a 0ED9     		bls	.L652
1518:Core/Src/lz4.c ****     MEM_INIT(buffer, 0, sizeof(LZ4_stream_t_internal));
 14967              		.loc 1 1518 5 is_stmt 1 view .LVU4878
1518:Core/Src/lz4.c ****     MEM_INIT(buffer, 0, sizeof(LZ4_stream_t_internal));
 14968              		.loc 1 1518 10 is_stmt 0 view .LVU4879
 14969 000c FFF7FEFF 		bl	LZ4_stream_t_alignment
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 389


 14970              	.LVL1530:
1518:Core/Src/lz4.c ****     MEM_INIT(buffer, 0, sizeof(LZ4_stream_t_internal));
 14971              		.loc 1 1518 10 view .LVU4880
 14972 0010 0100     		movs	r1, r0
 14973 0012 2000     		movs	r0, r4
 14974 0014 FFF7FEFF 		bl	LZ4_isAligned
 14975              	.LVL1531:
1518:Core/Src/lz4.c ****     MEM_INIT(buffer, 0, sizeof(LZ4_stream_t_internal));
 14976              		.loc 1 1518 8 view .LVU4881
 14977 0018 0028     		cmp	r0, #0
 14978 001a 08D0     		beq	.L653
1519:Core/Src/lz4.c ****     return (LZ4_stream_t*)buffer;
 14979              		.loc 1 1519 5 is_stmt 1 view .LVU4882
 14980 001c 064A     		ldr	r2, .L654+4
 14981 001e 0021     		movs	r1, #0
 14982 0020 2000     		movs	r0, r4
 14983 0022 FFF7FEFF 		bl	memset
 14984              	.LVL1532:
1520:Core/Src/lz4.c **** }
 14985              		.loc 1 1520 5 view .LVU4883
1520:Core/Src/lz4.c **** }
 14986              		.loc 1 1520 12 is_stmt 0 view .LVU4884
 14987 0026 2000     		movs	r0, r4
 14988              	.L649:
1521:Core/Src/lz4.c **** 
 14989              		.loc 1 1521 1 view .LVU4885
 14990              		@ sp needed
 14991              	.LVL1533:
1521:Core/Src/lz4.c **** 
 14992              		.loc 1 1521 1 view .LVU4886
 14993 0028 10BD     		pop	{r4, pc}
 14994              	.LVL1534:
 14995              	.L652:
1517:Core/Src/lz4.c ****     if (!LZ4_isAligned(buffer, LZ4_stream_t_alignment())) return NULL;
 14996              		.loc 1 1517 47 view .LVU4887
 14997 002a 0020     		movs	r0, #0
 14998              	.LVL1535:
1517:Core/Src/lz4.c ****     if (!LZ4_isAligned(buffer, LZ4_stream_t_alignment())) return NULL;
 14999              		.loc 1 1517 47 view .LVU4888
 15000 002c FCE7     		b	.L649
 15001              	.LVL1536:
 15002              	.L653:
1518:Core/Src/lz4.c ****     MEM_INIT(buffer, 0, sizeof(LZ4_stream_t_internal));
 15003              		.loc 1 1518 66 view .LVU4889
 15004 002e 0020     		movs	r0, #0
 15005 0030 FAE7     		b	.L649
 15006              	.L655:
 15007 0032 C046     		.align	2
 15008              	.L654:
 15009 0034 1F400000 		.word	16415
 15010 0038 14400000 		.word	16404
 15011              		.cfi_endproc
 15012              	.LFE37:
 15014              		.section	.text.LZ4_compress_fast_extState,"ax",%progbits
 15015              		.align	1
 15016              		.global	LZ4_compress_fast_extState
 15017              		.syntax unified
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 390


 15018              		.code	16
 15019              		.thumb_func
 15020              		.fpu softvfp
 15022              	LZ4_compress_fast_extState:
 15023              	.LVL1537:
 15024              	.LFB29:
1353:Core/Src/lz4.c ****     LZ4_stream_t_internal* const ctx = & LZ4_initStream(state, sizeof(LZ4_stream_t)) -> internal_do
 15025              		.loc 1 1353 1 is_stmt 1 view -0
 15026              		.cfi_startproc
 15027              		@ args = 8, pretend = 0, frame = 56
 15028              		@ frame_needed = 0, uses_anonymous_args = 0
1353:Core/Src/lz4.c ****     LZ4_stream_t_internal* const ctx = & LZ4_initStream(state, sizeof(LZ4_stream_t)) -> internal_do
 15029              		.loc 1 1353 1 is_stmt 0 view .LVU4891
 15030 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 15031              		.cfi_def_cfa_offset 20
 15032              		.cfi_offset 4, -20
 15033              		.cfi_offset 5, -16
 15034              		.cfi_offset 6, -12
 15035              		.cfi_offset 7, -8
 15036              		.cfi_offset 14, -4
 15037 0002 DE46     		mov	lr, fp
 15038 0004 5746     		mov	r7, r10
 15039 0006 4E46     		mov	r6, r9
 15040 0008 4546     		mov	r5, r8
 15041 000a E0B5     		push	{r5, r6, r7, lr}
 15042              		.cfi_def_cfa_offset 36
 15043              		.cfi_offset 8, -36
 15044              		.cfi_offset 9, -32
 15045              		.cfi_offset 10, -28
 15046              		.cfi_offset 11, -24
 15047 000c 8FB0     		sub	sp, sp, #60
 15048              		.cfi_def_cfa_offset 96
 15049 000e 0191     		str	r1, [sp, #4]
 15050 0010 0292     		str	r2, [sp, #8]
 15051 0012 1C00     		movs	r4, r3
1354:Core/Src/lz4.c ****     assert(ctx != NULL);
 15052              		.loc 1 1354 5 is_stmt 1 view .LVU4892
1354:Core/Src/lz4.c ****     assert(ctx != NULL);
 15053              		.loc 1 1354 42 is_stmt 0 view .LVU4893
 15054 0014 DD49     		ldr	r1, .L972
 15055              	.LVL1538:
1354:Core/Src/lz4.c ****     assert(ctx != NULL);
 15056              		.loc 1 1354 42 view .LVU4894
 15057 0016 FFF7FEFF 		bl	LZ4_initStream
 15058              	.LVL1539:
1354:Core/Src/lz4.c ****     assert(ctx != NULL);
 15059              		.loc 1 1354 42 view .LVU4895
 15060 001a 8346     		mov	fp, r0
 15061              	.LVL1540:
1355:Core/Src/lz4.c ****     if (acceleration < 1) acceleration = LZ4_ACCELERATION_DEFAULT;
 15062              		.loc 1 1355 5 is_stmt 1 view .LVU4896
1356:Core/Src/lz4.c ****     if (acceleration > LZ4_ACCELERATION_MAX) acceleration = LZ4_ACCELERATION_MAX;
 15063              		.loc 1 1356 5 view .LVU4897
1356:Core/Src/lz4.c ****     if (acceleration > LZ4_ACCELERATION_MAX) acceleration = LZ4_ACCELERATION_MAX;
 15064              		.loc 1 1356 8 is_stmt 0 view .LVU4898
 15065 001c 199B     		ldr	r3, [sp, #100]
 15066 001e 002B     		cmp	r3, #0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 391


 15067 0020 06DD     		ble	.L870
 15068              	.LVL1541:
1357:Core/Src/lz4.c ****     if (maxOutputSize >= LZ4_compressBound(inputSize)) {
 15069              		.loc 1 1357 5 is_stmt 1 view .LVU4899
1357:Core/Src/lz4.c ****     if (maxOutputSize >= LZ4_compressBound(inputSize)) {
 15070              		.loc 1 1357 8 is_stmt 0 view .LVU4900
 15071 0022 DB4B     		ldr	r3, .L972+4
 15072              	.LVL1542:
1357:Core/Src/lz4.c ****     if (maxOutputSize >= LZ4_compressBound(inputSize)) {
 15073              		.loc 1 1357 8 view .LVU4901
 15074 0024 199A     		ldr	r2, [sp, #100]
 15075 0026 9A42     		cmp	r2, r3
 15076 0028 04DD     		ble	.L657
1357:Core/Src/lz4.c ****     if (maxOutputSize >= LZ4_compressBound(inputSize)) {
 15077              		.loc 1 1357 59 view .LVU4902
 15078 002a D94B     		ldr	r3, .L972+4
 15079 002c 1993     		str	r3, [sp, #100]
 15080              	.LVL1543:
1357:Core/Src/lz4.c ****     if (maxOutputSize >= LZ4_compressBound(inputSize)) {
 15081              		.loc 1 1357 59 view .LVU4903
 15082 002e 01E0     		b	.L657
 15083              	.LVL1544:
 15084              	.L870:
1356:Core/Src/lz4.c ****     if (acceleration > LZ4_ACCELERATION_MAX) acceleration = LZ4_ACCELERATION_MAX;
 15085              		.loc 1 1356 40 view .LVU4904
 15086 0030 0123     		movs	r3, #1
 15087 0032 1993     		str	r3, [sp, #100]
 15088              	.LVL1545:
 15089              	.L657:
1358:Core/Src/lz4.c ****         if (inputSize < LZ4_64Klimit) {
 15090              		.loc 1 1358 5 is_stmt 1 view .LVU4905
1358:Core/Src/lz4.c ****         if (inputSize < LZ4_64Klimit) {
 15091              		.loc 1 1358 26 is_stmt 0 view .LVU4906
 15092 0034 2000     		movs	r0, r4
 15093              	.LVL1546:
1358:Core/Src/lz4.c ****         if (inputSize < LZ4_64Klimit) {
 15094              		.loc 1 1358 26 view .LVU4907
 15095 0036 FFF7FEFF 		bl	LZ4_compressBound
 15096              	.LVL1547:
1358:Core/Src/lz4.c ****         if (inputSize < LZ4_64Klimit) {
 15097              		.loc 1 1358 8 view .LVU4908
 15098 003a 189B     		ldr	r3, [sp, #96]
 15099 003c 9842     		cmp	r0, r3
 15100 003e 01DD     		ble	.LCB19284
 15101 0040 00F07EFD 		bl	.L658	@far jump
 15102              	.LCB19284:
1359:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, 0, notLimited, byU16, n
 15103              		.loc 1 1359 9 is_stmt 1 view .LVU4909
1359:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, 0, notLimited, byU16, n
 15104              		.loc 1 1359 12 is_stmt 0 view .LVU4910
 15105 0044 D34B     		ldr	r3, .L972+8
 15106 0046 9C42     		cmp	r4, r3
 15107 0048 00DD     		ble	.LCB19288
 15108 004a F7E1     		b	.L659	@long jump
 15109              	.LCB19288:
1360:Core/Src/lz4.c ****         } else {
 15110              		.loc 1 1360 13 is_stmt 1 view .LVU4911
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 392


 15111              	.LVL1548:
 15112              	.LBB4030:
 15113              	.LBI4030:
1314:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 15114              		.loc 1 1314 22 view .LVU4912
 15115              	.LBB4031:
1327:Core/Src/lz4.c ****                 srcSize, dstCapacity);
 15116              		.loc 1 1327 5 view .LVU4913
1328:Core/Src/lz4.c **** 
 15117              		.loc 1 1328 38 view .LVU4914
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 15118              		.loc 1 1330 5 view .LVU4915
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 15119              		.loc 1 1330 8 is_stmt 0 view .LVU4916
 15120 004c FC23     		movs	r3, #252
 15121 004e DB05     		lsls	r3, r3, #23
 15122 0050 9C42     		cmp	r4, r3
 15123 0052 00D9     		bls	.LCB19310
 15124 0054 E8E1     		b	.L872	@long jump
 15125              	.LCB19310:
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 15126              		.loc 1 1331 5 is_stmt 1 view .LVU4917
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 15127              		.loc 1 1331 8 is_stmt 0 view .LVU4918
 15128 0056 002C     		cmp	r4, #0
 15129 0058 05D1     		bne	.L661
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 15130              		.loc 1 1332 9 is_stmt 1 view .LVU4919
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 15131              		.loc 1 1333 9 view .LVU4920
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 15132              		.loc 1 1333 49 view .LVU4921
1334:Core/Src/lz4.c ****         assert(dst != NULL);
 15133              		.loc 1 1334 9 view .LVU4922
1335:Core/Src/lz4.c ****         dst[0] = 0;
 15134              		.loc 1 1335 9 view .LVU4923
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 15135              		.loc 1 1336 9 view .LVU4924
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 15136              		.loc 1 1336 16 is_stmt 0 view .LVU4925
 15137 005a 0023     		movs	r3, #0
 15138 005c 029A     		ldr	r2, [sp, #8]
 15139 005e 1370     		strb	r3, [r2]
1337:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
 15140              		.loc 1 1337 9 is_stmt 1 view .LVU4926
1341:Core/Src/lz4.c ****     }
 15141              		.loc 1 1341 9 view .LVU4927
1341:Core/Src/lz4.c ****     }
 15142              		.loc 1 1341 16 is_stmt 0 view .LVU4928
 15143 0060 0133     		adds	r3, r3, #1
 15144 0062 9A46     		mov	r10, r3
 15145 0064 E2E1     		b	.L656
 15146              	.L661:
1343:Core/Src/lz4.c **** 
 15147              		.loc 1 1343 5 is_stmt 1 view .LVU4929
1345:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
 15148              		.loc 1 1345 5 view .LVU4930
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 393


 15149              	.LVL1549:
 15150              	.LBB4032:
 15151              	.LBI4032:
 904:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 15152              		.loc 1 904 22 view .LVU4931
 15153              	.LBB4033:
 917:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 15154              		.loc 1 917 5 view .LVU4932
 918:Core/Src/lz4.c **** 
 15155              		.loc 1 918 5 view .LVU4933
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 15156              		.loc 1 920 5 view .LVU4934
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 15157              		.loc 1 920 15 is_stmt 0 view .LVU4935
 15158 0066 CC4A     		ldr	r2, .L972+12
 15159 0068 5B46     		mov	r3, fp
 15160 006a 9D58     		ldr	r5, [r3, r2]
 15161              	.LVL1550:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 15162              		.loc 1 921 5 is_stmt 1 view .LVU4936
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 15163              		.loc 1 921 17 is_stmt 0 view .LVU4937
 15164 006c 019E     		ldr	r6, [sp, #4]
 15165 006e 731B     		subs	r3, r6, r5
 15166 0070 0893     		str	r3, [sp, #32]
 15167              	.LVL1551:
 922:Core/Src/lz4.c **** 
 15168              		.loc 1 922 5 is_stmt 1 view .LVU4938
 924:Core/Src/lz4.c ****     const BYTE* const dictionary =
 15169              		.loc 1 924 5 view .LVU4939
 925:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
 15170              		.loc 1 925 5 view .LVU4940
 927:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
 15171              		.loc 1 927 5 view .LVU4941
 928:Core/Src/lz4.c ****     const U32 dictDelta = (dictDirective == usingDictCtx) ? startIndex - dictCtx->currentOffset : 0
 15172              		.loc 1 928 59 is_stmt 0 view .LVU4942
 15173 0072 CA49     		ldr	r1, .L972+16
 15174              	.LVL1552:
 929:Core/Src/lz4.c **** 
 15175              		.loc 1 929 5 is_stmt 1 view .LVU4943
 931:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
 15176              		.loc 1 931 5 view .LVU4944
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 15177              		.loc 1 932 5 view .LVU4945
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 15178              		.loc 1 933 5 view .LVU4946
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 15179              		.loc 1 934 5 view .LVU4947
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 15180              		.loc 1 935 5 view .LVU4948
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 15181              		.loc 1 935 23 is_stmt 0 view .LVU4949
 15182 0074 B446     		mov	ip, r6
 15183 0076 A444     		add	ip, ip, r4
 15184 0078 6346     		mov	r3, ip
 15185              	.LVL1553:
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 394


 15186              		.loc 1 935 23 view .LVU4950
 15187 007a 0793     		str	r3, [sp, #28]
 15188              	.LVL1554:
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 15189              		.loc 1 936 5 is_stmt 1 view .LVU4951
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 15190              		.loc 1 936 23 is_stmt 0 view .LVU4952
 15191 007c 6046     		mov	r0, ip
 15192 007e 0B38     		subs	r0, r0, #11
 15193 0080 0490     		str	r0, [sp, #16]
 15194              	.LVL1555:
 937:Core/Src/lz4.c **** 
 15195              		.loc 1 937 5 is_stmt 1 view .LVU4953
 937:Core/Src/lz4.c **** 
 15196              		.loc 1 937 23 is_stmt 0 view .LVU4954
 15197 0082 053B     		subs	r3, r3, #5
 15198              	.LVL1556:
 937:Core/Src/lz4.c **** 
 15199              		.loc 1 937 23 view .LVU4955
 15200 0084 0A93     		str	r3, [sp, #40]
 15201              	.LVL1557:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 15202              		.loc 1 941 5 is_stmt 1 view .LVU4956
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 15203              		.loc 1 946 5 view .LVU4957
 947:Core/Src/lz4.c **** 
 15204              		.loc 1 947 5 view .LVU4958
 949:Core/Src/lz4.c ****     U32 forwardH;
 15205              		.loc 1 949 5 view .LVU4959
 950:Core/Src/lz4.c **** 
 15206              		.loc 1 950 5 view .LVU4960
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 15207              		.loc 1 952 5 view .LVU4961
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 15208              		.loc 1 952 98 view .LVU4962
 953:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 15209              		.loc 1 953 5 view .LVU4963
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 15210              		.loc 1 956 5 view .LVU4964
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 15211              		.loc 1 957 5 view .LVU4965
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 15212              		.loc 1 958 5 view .LVU4966
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 15213              		.loc 1 958 27 view .LVU4967
 959:Core/Src/lz4.c **** 
 15214              		.loc 1 959 5 view .LVU4968
 961:Core/Src/lz4.c **** 
 15215              		.loc 1 961 5 view .LVU4969
 964:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 15216              		.loc 1 964 5 view .LVU4970
 970:Core/Src/lz4.c ****     }
 15217              		.loc 1 970 9 view .LVU4971
 970:Core/Src/lz4.c ****     }
 15218              		.loc 1 970 24 is_stmt 0 view .LVU4972
 15219 0086 5B46     		mov	r3, fp
 15220              	.LVL1558:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 395


 970:Core/Src/lz4.c ****     }
 15221              		.loc 1 970 24 view .LVU4973
 15222 0088 5B58     		ldr	r3, [r3, r1]
 15223 008a E318     		adds	r3, r4, r3
 15224 008c 5846     		mov	r0, fp
 15225              	.LVL1559:
 970:Core/Src/lz4.c ****     }
 15226              		.loc 1 970 24 view .LVU4974
 15227 008e 4350     		str	r3, [r0, r1]
 15228              	.LVL1560:
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 15229              		.loc 1 972 5 is_stmt 1 view .LVU4975
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 15230              		.loc 1 972 25 is_stmt 0 view .LVU4976
 15231 0090 6319     		adds	r3, r4, r5
 15232 0092 8350     		str	r3, [r0, r2]
 973:Core/Src/lz4.c **** 
 15233              		.loc 1 973 5 is_stmt 1 view .LVU4977
 973:Core/Src/lz4.c **** 
 15234              		.loc 1 973 21 is_stmt 0 view .LVU4978
 15235 0094 C24B     		ldr	r3, .L972+20
 15236 0096 0322     		movs	r2, #3
 15237 0098 C250     		str	r2, [r0, r3]
 975:Core/Src/lz4.c **** 
 15238              		.loc 1 975 5 is_stmt 1 view .LVU4979
 975:Core/Src/lz4.c **** 
 15239              		.loc 1 975 8 is_stmt 0 view .LVU4980
 15240 009a 0C2C     		cmp	r4, #12
 15241 009c 00DC     		bgt	.LCB19437
 15242 009e 9AE1     		b	.L873	@long jump
 15243              	.LCB19437:
 15244              	.LVL1561:
 15245              	.LBB4034:
 978:Core/Src/lz4.c ****         if (tableType == byPtr) {
 15246              		.loc 1 978 9 is_stmt 1 view .LVU4981
 15247              	.LBB4035:
 15248              	.LBI4035:
 778:Core/Src/lz4.c **** {
 15249              		.loc 1 778 22 view .LVU4982
 15250              	.LBB4036:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 15251              		.loc 1 780 5 view .LVU4983
 781:Core/Src/lz4.c **** }
 15252              		.loc 1 781 5 view .LVU4984
 781:Core/Src/lz4.c **** }
 15253              		.loc 1 781 12 is_stmt 0 view .LVU4985
 15254 00a0 3000     		movs	r0, r6
 15255              	.LVL1562:
 781:Core/Src/lz4.c **** }
 15256              		.loc 1 781 12 view .LVU4986
 15257 00a2 FFF7FEFF 		bl	LZ4_read32
 15258              	.LVL1563:
 15259              	.LBB4037:
 15260              	.LBI4037:
 758:Core/Src/lz4.c **** {
 15261              		.loc 1 758 22 is_stmt 1 view .LVU4987
 15262              	.LBB4038:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 396


 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 15263              		.loc 1 760 5 view .LVU4988
 761:Core/Src/lz4.c ****     else
 15264              		.loc 1 761 9 view .LVU4989
 761:Core/Src/lz4.c ****     else
 15265              		.loc 1 761 27 is_stmt 0 view .LVU4990
 15266 00a6 8300     		lsls	r3, r0, #2
 15267 00a8 1B18     		adds	r3, r3, r0
 15268 00aa 5B01     		lsls	r3, r3, #5
 15269 00ac 1B1A     		subs	r3, r3, r0
 15270 00ae 5A01     		lsls	r2, r3, #5
 15271 00b0 9B18     		adds	r3, r3, r2
 15272 00b2 9B00     		lsls	r3, r3, #2
 15273 00b4 1B1A     		subs	r3, r3, r0
 15274 00b6 5A01     		lsls	r2, r3, #5
 15275 00b8 D21A     		subs	r2, r2, r3
 15276 00ba 1302     		lsls	r3, r2, #8
 15277 00bc 9B1A     		subs	r3, r3, r2
 15278 00be 1B01     		lsls	r3, r3, #4
 15279 00c0 1818     		adds	r0, r3, r0
 15280              	.LVL1564:
 761:Core/Src/lz4.c ****     else
 15281              		.loc 1 761 42 view .LVU4991
 15282 00c2 C00C     		lsrs	r0, r0, #19
 15283              	.LVL1565:
 761:Core/Src/lz4.c ****     else
 15284              		.loc 1 761 42 view .LVU4992
 15285              	.LBE4038:
 15286              	.LBE4037:
 15287              	.LBE4036:
 15288              	.LBE4035:
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 15289              		.loc 1 979 9 is_stmt 1 view .LVU4993
 982:Core/Src/lz4.c ****     }   }
 15290              		.loc 1 982 13 view .LVU4994
 15291              	.LBB4039:
 15292              	.LBI4039:
 796:Core/Src/lz4.c **** {
 15293              		.loc 1 796 23 view .LVU4995
 15294              	.LBE4039:
 15295              	.LBE4034:
 15296              	.LBE4033:
 15297              	.LBE4032:
 15298              	.LBE4031:
 15299              	.LBE4030:
 798:Core/Src/lz4.c ****     {
 15300              		.loc 1 798 5 view .LVU4996
 15301              	.LBB4141:
 15302              	.LBB4135:
 15303              	.LBB4129:
 15304              	.LBB4123:
 15305              	.LBB4042:
 15306              	.LBB4041:
 15307              	.LBB4040:
 804:Core/Src/lz4.c ****     }
 15308              		.loc 1 804 19 view .LVU4997
 804:Core/Src/lz4.c ****     }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 397


 15309              		.loc 1 804 54 view .LVU4998
 804:Core/Src/lz4.c ****     }
 15310              		.loc 1 804 75 view .LVU4999
 804:Core/Src/lz4.c ****     }
 15311              		.loc 1 804 84 is_stmt 0 view .LVU5000
 15312 00c4 4000     		lsls	r0, r0, #1
 15313              	.LVL1566:
 804:Core/Src/lz4.c ****     }
 15314              		.loc 1 804 88 view .LVU5001
 15315 00c6 5B46     		mov	r3, fp
 804:Core/Src/lz4.c ****     }
 15316              		.loc 1 804 88 view .LVU5002
 15317 00c8 1D52     		strh	r5, [r3, r0]
 804:Core/Src/lz4.c ****     }
 15318              		.loc 1 804 100 is_stmt 1 view .LVU5003
 15319              	.LVL1567:
 804:Core/Src/lz4.c ****     }
 15320              		.loc 1 804 100 is_stmt 0 view .LVU5004
 15321              	.LBE4040:
 15322              	.LBE4041:
 15323              	.LBE4042:
 984:Core/Src/lz4.c **** 
 15324              		.loc 1 984 5 is_stmt 1 view .LVU5005
 984:Core/Src/lz4.c **** 
 15325              		.loc 1 984 7 is_stmt 0 view .LVU5006
 15326 00ca 771C     		adds	r7, r6, #1
 15327              	.LVL1568:
 984:Core/Src/lz4.c **** 
 15328              		.loc 1 984 11 is_stmt 1 view .LVU5007
 15329              	.LBB4043:
 15330              	.LBI4043:
 778:Core/Src/lz4.c **** {
 15331              		.loc 1 778 22 view .LVU5008
 15332              	.LBB4044:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 15333              		.loc 1 780 5 view .LVU5009
 781:Core/Src/lz4.c **** }
 15334              		.loc 1 781 5 view .LVU5010
 781:Core/Src/lz4.c **** }
 15335              		.loc 1 781 12 is_stmt 0 view .LVU5011
 15336 00cc 3800     		movs	r0, r7
 15337 00ce FFF7FEFF 		bl	LZ4_read32
 15338              	.LVL1569:
 15339              	.LBB4045:
 15340              	.LBI4045:
 758:Core/Src/lz4.c **** {
 15341              		.loc 1 758 22 is_stmt 1 view .LVU5012
 15342              	.LBB4046:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 15343              		.loc 1 760 5 view .LVU5013
 761:Core/Src/lz4.c ****     else
 15344              		.loc 1 761 9 view .LVU5014
 761:Core/Src/lz4.c ****     else
 15345              		.loc 1 761 27 is_stmt 0 view .LVU5015
 15346 00d2 8300     		lsls	r3, r0, #2
 15347 00d4 1B18     		adds	r3, r3, r0
 15348 00d6 5B01     		lsls	r3, r3, #5
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 398


 15349 00d8 1B1A     		subs	r3, r3, r0
 15350 00da 5A01     		lsls	r2, r3, #5
 15351 00dc 9B18     		adds	r3, r3, r2
 15352 00de 9B00     		lsls	r3, r3, #2
 15353 00e0 1B1A     		subs	r3, r3, r0
 15354 00e2 5D01     		lsls	r5, r3, #5
 15355              	.LVL1570:
 761:Core/Src/lz4.c ****     else
 15356              		.loc 1 761 27 view .LVU5016
 15357 00e4 EB1A     		subs	r3, r5, r3
 15358 00e6 1D02     		lsls	r5, r3, #8
 15359 00e8 ED1A     		subs	r5, r5, r3
 15360 00ea 2D01     		lsls	r5, r5, #4
 15361 00ec 2D18     		adds	r5, r5, r0
 761:Core/Src/lz4.c ****     else
 15362              		.loc 1 761 42 view .LVU5017
 15363 00ee ED0C     		lsrs	r5, r5, #19
 15364 00f0 029B     		ldr	r3, [sp, #8]
 15365 00f2 0393     		str	r3, [sp, #12]
 15366 00f4 0996     		str	r6, [sp, #36]
 15367 00f6 B846     		mov	r8, r7
 15368              	.LVL1571:
 15369              	.L686:
 761:Core/Src/lz4.c ****     else
 15370              		.loc 1 761 42 view .LVU5018
 15371              	.LBE4046:
 15372              	.LBE4045:
 15373              	.LBE4044:
 15374              	.LBE4043:
 987:Core/Src/lz4.c ****         const BYTE* match;
 15375              		.loc 1 987 5 is_stmt 1 view .LVU5019
 15376              	.LBB4047:
 988:Core/Src/lz4.c ****         BYTE* token;
 15377              		.loc 1 988 9 view .LVU5020
 989:Core/Src/lz4.c ****         const BYTE* filledIp;
 15378              		.loc 1 989 9 view .LVU5021
 990:Core/Src/lz4.c **** 
 15379              		.loc 1 990 9 view .LVU5022
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 15380              		.loc 1 993 9 view .LVU5023
 15381              	.LBB4048:
1015:Core/Src/lz4.c ****             int step = 1;
 15382              		.loc 1 1015 13 view .LVU5024
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 15383              		.loc 1 1016 13 view .LVU5025
1017:Core/Src/lz4.c ****             do {
 15384              		.loc 1 1017 13 view .LVU5026
1017:Core/Src/lz4.c ****             do {
 15385              		.loc 1 1017 17 is_stmt 0 view .LVU5027
 15386 00f8 199B     		ldr	r3, [sp, #100]
 15387 00fa 9B01     		lsls	r3, r3, #6
 15388 00fc 0593     		str	r3, [sp, #20]
 15389              	.LVL1572:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 15390              		.loc 1 1016 17 view .LVU5028
 15391 00fe 0127     		movs	r7, #1
 15392 0100 4446     		mov	r4, r8
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 399


 15393 0102 089B     		ldr	r3, [sp, #32]
 15394              	.LVL1573:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 15395              		.loc 1 1016 17 view .LVU5029
 15396 0104 9846     		mov	r8, r3
 15397              	.LVL1574:
 15398              	.L664:
1018:Core/Src/lz4.c ****                 U32 const h = forwardH;
 15399              		.loc 1 1018 13 is_stmt 1 view .LVU5030
 15400              	.LBB4049:
1019:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
 15401              		.loc 1 1019 17 view .LVU5031
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 15402              		.loc 1 1020 17 view .LVU5032
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 15403              		.loc 1 1020 53 is_stmt 0 view .LVU5033
 15404 0106 4346     		mov	r3, r8
 15405 0108 E31A     		subs	r3, r4, r3
 15406 010a 9A46     		mov	r10, r3
 15407              	.LVL1575:
1021:Core/Src/lz4.c ****                 assert(matchIndex <= current);
 15408              		.loc 1 1021 17 is_stmt 1 view .LVU5034
 15409              	.LBB4050:
 15410              	.LBI4050:
 827:Core/Src/lz4.c **** {
 15411              		.loc 1 827 22 view .LVU5035
 15412              	.LBB4051:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 15413              		.loc 1 829 5 view .LVU5036
 15414              	.LBE4051:
 15415              	.LBE4050:
 15416              	.LBE4049:
 15417              	.LBE4048:
 15418              	.LBE4047:
 15419              	.LBE4123:
 15420              	.LBE4129:
 15421              	.LBE4135:
 15422              	.LBE4141:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 15423              		.loc 1 829 44 view .LVU5037
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 15424              		.loc 1 830 5 view .LVU5038
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 15425              		.loc 1 835 5 view .LVU5039
 15426              	.LBB4142:
 15427              	.LBB4136:
 15428              	.LBB4130:
 15429              	.LBB4124:
 15430              	.LBB4112:
 15431              	.LBB4063:
 15432              	.LBB4061:
 15433              	.LBB4053:
 15434              	.LBB4052:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 15435              		.loc 1 836 9 view .LVU5040
 837:Core/Src/lz4.c ****         return hashTable[h];
 15436              		.loc 1 837 9 view .LVU5041
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 400


 838:Core/Src/lz4.c ****     }
 15437              		.loc 1 838 9 view .LVU5042
 838:Core/Src/lz4.c ****     }
 15438              		.loc 1 838 25 is_stmt 0 view .LVU5043
 15439 010c 6D00     		lsls	r5, r5, #1
 15440              	.LVL1576:
 838:Core/Src/lz4.c ****     }
 15441              		.loc 1 838 25 view .LVU5044
 15442 010e A946     		mov	r9, r5
 15443 0110 D944     		add	r9, r9, fp
 15444 0112 5B46     		mov	r3, fp
 15445              	.LVL1577:
 838:Core/Src/lz4.c ****     }
 15446              		.loc 1 838 25 view .LVU5045
 15447 0114 5E5B     		ldrh	r6, [r3, r5]
 15448              	.LVL1578:
 838:Core/Src/lz4.c ****     }
 15449              		.loc 1 838 25 view .LVU5046
 15450              	.LBE4052:
 15451              	.LBE4053:
1022:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
 15452              		.loc 1 1022 17 is_stmt 1 view .LVU5047
1023:Core/Src/lz4.c ****                 ip = forwardIp;
 15453              		.loc 1 1023 17 view .LVU5048
1024:Core/Src/lz4.c ****                 forwardIp += step;
 15454              		.loc 1 1024 17 view .LVU5049
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 15455              		.loc 1 1025 17 view .LVU5050
 15456 0116 0694     		str	r4, [sp, #24]
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 15457              		.loc 1 1025 27 is_stmt 0 view .LVU5051
 15458 0118 E419     		adds	r4, r4, r7
 15459              	.LVL1579:
1026:Core/Src/lz4.c **** 
 15460              		.loc 1 1026 17 is_stmt 1 view .LVU5052
 15461 011a 059B     		ldr	r3, [sp, #20]
1026:Core/Src/lz4.c **** 
 15462              		.loc 1 1026 22 is_stmt 0 view .LVU5053
 15463 011c 9F11     		asrs	r7, r3, #6
 15464              	.LVL1580:
1026:Core/Src/lz4.c **** 
 15465              		.loc 1 1026 22 view .LVU5054
 15466 011e 0133     		adds	r3, r3, #1
 15467 0120 0593     		str	r3, [sp, #20]
 15468              	.LVL1581:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 15469              		.loc 1 1028 17 is_stmt 1 view .LVU5055
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 15470              		.loc 1 1028 20 is_stmt 0 view .LVU5056
 15471 0122 049B     		ldr	r3, [sp, #16]
 15472              	.LVL1582:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 15473              		.loc 1 1028 20 view .LVU5057
 15474 0124 A342     		cmp	r3, r4
 15475 0126 00D2     		bcs	.LCB19720
 15476 0128 59E1     		b	.L662	@long jump
 15477              	.LCB19720:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 401


1029:Core/Src/lz4.c **** 
 15478              		.loc 1 1029 17 is_stmt 1 view .LVU5058
1031:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 15479              		.loc 1 1031 17 view .LVU5059
1043:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 15480              		.loc 1 1043 24 view .LVU5060
1055:Core/Src/lz4.c ****                 }
 15481              		.loc 1 1055 21 view .LVU5061
1055:Core/Src/lz4.c ****                 }
 15482              		.loc 1 1055 27 is_stmt 0 view .LVU5062
 15483 012a 4644     		add	r6, r6, r8
 15484              	.LVL1583:
1057:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
 15485              		.loc 1 1057 17 is_stmt 1 view .LVU5063
 15486              	.LBB4054:
 15487              	.LBI4054:
 778:Core/Src/lz4.c **** {
 15488              		.loc 1 778 22 view .LVU5064
 15489              	.LBB4055:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 15490              		.loc 1 780 5 view .LVU5065
 781:Core/Src/lz4.c **** }
 15491              		.loc 1 781 5 view .LVU5066
 781:Core/Src/lz4.c **** }
 15492              		.loc 1 781 12 is_stmt 0 view .LVU5067
 15493 012c 2000     		movs	r0, r4
 15494 012e FFF7FEFF 		bl	LZ4_read32
 15495              	.LVL1584:
 15496              	.LBB4056:
 15497              	.LBI4056:
 758:Core/Src/lz4.c **** {
 15498              		.loc 1 758 22 is_stmt 1 view .LVU5068
 15499              	.LBB4057:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 15500              		.loc 1 760 5 view .LVU5069
 761:Core/Src/lz4.c ****     else
 15501              		.loc 1 761 9 view .LVU5070
 761:Core/Src/lz4.c ****     else
 15502              		.loc 1 761 27 is_stmt 0 view .LVU5071
 15503 0132 8300     		lsls	r3, r0, #2
 15504 0134 1B18     		adds	r3, r3, r0
 15505 0136 5B01     		lsls	r3, r3, #5
 15506 0138 1B1A     		subs	r3, r3, r0
 15507 013a 5A01     		lsls	r2, r3, #5
 15508 013c 9B18     		adds	r3, r3, r2
 15509 013e 9B00     		lsls	r3, r3, #2
 15510 0140 1B1A     		subs	r3, r3, r0
 15511 0142 5D01     		lsls	r5, r3, #5
 15512 0144 EB1A     		subs	r3, r5, r3
 15513 0146 1D02     		lsls	r5, r3, #8
 15514 0148 ED1A     		subs	r5, r5, r3
 15515 014a 2D01     		lsls	r5, r5, #4
 15516 014c 2D18     		adds	r5, r5, r0
 761:Core/Src/lz4.c ****     else
 15517              		.loc 1 761 42 view .LVU5072
 15518 014e ED0C     		lsrs	r5, r5, #19
 15519              	.LVL1585:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 402


 761:Core/Src/lz4.c ****     else
 15520              		.loc 1 761 42 view .LVU5073
 15521              	.LBE4057:
 15522              	.LBE4056:
 15523              	.LBE4055:
 15524              	.LBE4054:
1058:Core/Src/lz4.c **** 
 15525              		.loc 1 1058 17 is_stmt 1 view .LVU5074
 15526              	.LBB4058:
 15527              	.LBI4058:
 796:Core/Src/lz4.c **** {
 15528              		.loc 1 796 23 view .LVU5075
 15529              	.LBE4058:
 15530              	.LBE4061:
 15531              	.LBE4063:
 15532              	.LBE4112:
 15533              	.LBE4124:
 15534              	.LBE4130:
 15535              	.LBE4136:
 15536              	.LBE4142:
 798:Core/Src/lz4.c ****     {
 15537              		.loc 1 798 5 view .LVU5076
 15538              	.LBB4143:
 15539              	.LBB4137:
 15540              	.LBB4131:
 15541              	.LBB4125:
 15542              	.LBB4113:
 15543              	.LBB4064:
 15544              	.LBB4062:
 15545              	.LBB4060:
 15546              	.LBB4059:
 804:Core/Src/lz4.c ****     }
 15547              		.loc 1 804 19 view .LVU5077
 804:Core/Src/lz4.c ****     }
 15548              		.loc 1 804 54 view .LVU5078
 804:Core/Src/lz4.c ****     }
 15549              		.loc 1 804 75 view .LVU5079
 804:Core/Src/lz4.c ****     }
 15550              		.loc 1 804 88 is_stmt 0 view .LVU5080
 15551 0150 4B46     		mov	r3, r9
 15552 0152 5246     		mov	r2, r10
 15553 0154 1A80     		strh	r2, [r3]
 804:Core/Src/lz4.c ****     }
 15554              		.loc 1 804 100 is_stmt 1 view .LVU5081
 15555              	.LVL1586:
 804:Core/Src/lz4.c ****     }
 15556              		.loc 1 804 100 is_stmt 0 view .LVU5082
 15557              	.LBE4059:
 15558              	.LBE4060:
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 15559              		.loc 1 1060 17 is_stmt 1 view .LVU5083
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 15560              		.loc 1 1060 100 view .LVU5084
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 15561              		.loc 1 1061 17 view .LVU5085
1062:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
 15562              		.loc 1 1062 17 view .LVU5086
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 403


1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 15563              		.loc 1 1063 17 view .LVU5087
1067:Core/Src/lz4.c **** 
 15564              		.loc 1 1067 17 view .LVU5088
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 15565              		.loc 1 1069 17 view .LVU5089
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 15566              		.loc 1 1069 21 is_stmt 0 view .LVU5090
 15567 0156 3000     		movs	r0, r6
 15568 0158 FFF7FEFF 		bl	LZ4_read32
 15569              	.LVL1587:
 15570 015c 8146     		mov	r9, r0
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 15571              		.loc 1 1069 42 view .LVU5091
 15572 015e 0698     		ldr	r0, [sp, #24]
 15573 0160 FFF7FEFF 		bl	LZ4_read32
 15574              	.LVL1588:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 15575              		.loc 1 1069 20 view .LVU5092
 15576 0164 8145     		cmp	r9, r0
 15577 0166 CED1     		bne	.L664
 15578 0168 069C     		ldr	r4, [sp, #24]
 15579              	.LVL1589:
 15580              	.L663:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 15581              		.loc 1 1069 20 view .LVU5093
 15582              	.LBE4062:
 15583              	.LBE4064:
1079:Core/Src/lz4.c **** 
 15584              		.loc 1 1079 15 is_stmt 1 view .LVU5094
1079:Core/Src/lz4.c **** 
 15585              		.loc 1 1079 29 is_stmt 0 view .LVU5095
 15586 016a 099B     		ldr	r3, [sp, #36]
 15587 016c 9C46     		mov	ip, r3
 15588 016e A445     		cmp	ip, r4
 15589 0170 9B41     		sbcs	r3, r3, r3
 15590 0172 5B42     		rsbs	r3, r3, #0
 15591 0174 019A     		ldr	r2, [sp, #4]
 15592 0176 9446     		mov	ip, r2
 15593 0178 B445     		cmp	ip, r6
 15594 017a 9241     		sbcs	r2, r2, r2
 15595 017c 5242     		rsbs	r2, r2, #0
1079:Core/Src/lz4.c **** 
 15596              		.loc 1 1079 15 view .LVU5096
 15597 017e 1A42     		tst	r2, r3
 15598 0180 05D0     		beq	.L665
1079:Core/Src/lz4.c **** 
 15599              		.loc 1 1079 55 view .LVU5097
 15600 0182 631E     		subs	r3, r4, #1
 15601 0184 1A78     		ldrb	r2, [r3]
 15602 0186 731E     		subs	r3, r6, #1
 15603 0188 1B78     		ldrb	r3, [r3]
1079:Core/Src/lz4.c **** 
 15604              		.loc 1 1079 51 view .LVU5098
 15605 018a 9A42     		cmp	r2, r3
 15606 018c 17D0     		beq	.L666
 15607              	.L665:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 404


 15608              	.LBB4065:
1082:Core/Src/lz4.c ****             token = op++;
 15609              		.loc 1 1082 13 is_stmt 1 view .LVU5099
1082:Core/Src/lz4.c ****             token = op++;
 15610              		.loc 1 1082 54 is_stmt 0 view .LVU5100
 15611 018e 099B     		ldr	r3, [sp, #36]
 15612 0190 E71A     		subs	r7, r4, r3
 15613              	.LVL1590:
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 15614              		.loc 1 1083 13 is_stmt 1 view .LVU5101
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 15615              		.loc 1 1083 23 is_stmt 0 view .LVU5102
 15616 0192 039B     		ldr	r3, [sp, #12]
 15617 0194 5D1C     		adds	r5, r3, #1
 15618              	.LVL1591:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 15619              		.loc 1 1084 13 is_stmt 1 view .LVU5103
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 15620              		.loc 1 1088 13 view .LVU5104
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 15621              		.loc 1 1093 13 view .LVU5105
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 15622              		.loc 1 1093 16 is_stmt 0 view .LVU5106
 15623 0196 0E2F     		cmp	r7, #14
 15624 0198 14D8     		bhi	.L912
1099:Core/Src/lz4.c **** 
 15625              		.loc 1 1099 18 is_stmt 1 view .LVU5107
1099:Core/Src/lz4.c **** 
 15626              		.loc 1 1099 27 is_stmt 0 view .LVU5108
 15627 019a 3B01     		lsls	r3, r7, #4
 15628              	.LVL1592:
1099:Core/Src/lz4.c **** 
 15629              		.loc 1 1099 25 view .LVU5109
 15630 019c 039A     		ldr	r2, [sp, #12]
 15631 019e 1370     		strb	r3, [r2]
 15632              	.L670:
1102:Core/Src/lz4.c ****             op+=litLength;
 15633              		.loc 1 1102 13 is_stmt 1 view .LVU5110
1102:Core/Src/lz4.c ****             op+=litLength;
 15634              		.loc 1 1102 41 is_stmt 0 view .LVU5111
 15635 01a0 EF19     		adds	r7, r5, r7
 15636              	.LVL1593:
 15637              	.LBB4066:
 15638              	.LBI4066:
 446:Core/Src/lz4.c **** {
 15639              		.loc 1 446 6 is_stmt 1 view .LVU5112
 15640              	.LBB4067:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 15641              		.loc 1 448 5 view .LVU5113
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 15642              		.loc 1 449 5 view .LVU5114
 450:Core/Src/lz4.c **** 
 15643              		.loc 1 450 5 view .LVU5115
 450:Core/Src/lz4.c **** 
 15644              		.loc 1 450 5 is_stmt 0 view .LVU5116
 15645              	.LBE4067:
 15646              	.LBE4066:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 405


1102:Core/Src/lz4.c ****             op+=litLength;
 15647              		.loc 1 1102 41 view .LVU5117
 15648 01a2 A046     		mov	r8, r4
 15649 01a4 099C     		ldr	r4, [sp, #36]
 15650              	.LVL1594:
 15651              	.L671:
 15652              	.LBB4069:
 15653              	.LBB4068:
 452:Core/Src/lz4.c **** }
 15654              		.loc 1 452 5 is_stmt 1 view .LVU5118
 452:Core/Src/lz4.c **** }
 15655              		.loc 1 452 10 view .LVU5119
 15656 01a6 0822     		movs	r2, #8
 15657 01a8 2100     		movs	r1, r4
 15658 01aa 2800     		movs	r0, r5
 15659 01ac FFF7FEFF 		bl	memcpy
 15660              	.LVL1595:
 452:Core/Src/lz4.c **** }
 15661              		.loc 1 452 29 view .LVU5120
 452:Core/Src/lz4.c **** }
 15662              		.loc 1 452 30 is_stmt 0 view .LVU5121
 15663 01b0 0835     		adds	r5, r5, #8
 15664              	.LVL1596:
 452:Core/Src/lz4.c **** }
 15665              		.loc 1 452 35 is_stmt 1 view .LVU5122
 452:Core/Src/lz4.c **** }
 15666              		.loc 1 452 36 is_stmt 0 view .LVU5123
 15667 01b2 0834     		adds	r4, r4, #8
 15668              	.LVL1597:
 452:Core/Src/lz4.c **** }
 15669              		.loc 1 452 49 is_stmt 1 view .LVU5124
 452:Core/Src/lz4.c **** }
 15670              		.loc 1 452 5 is_stmt 0 view .LVU5125
 15671 01b4 AF42     		cmp	r7, r5
 15672 01b6 F6D8     		bhi	.L671
 15673 01b8 4446     		mov	r4, r8
 15674              	.LVL1598:
 452:Core/Src/lz4.c **** }
 15675              		.loc 1 452 5 view .LVU5126
 15676 01ba D846     		mov	r8, fp
 15677              	.LVL1599:
 452:Core/Src/lz4.c **** }
 15678              		.loc 1 452 5 view .LVU5127
 15679 01bc 63E0     		b	.L685
 15680              	.LVL1600:
 15681              	.L666:
 452:Core/Src/lz4.c **** }
 15682              		.loc 1 452 5 view .LVU5128
 15683              	.LBE4068:
 15684              	.LBE4069:
 15685              	.LBE4065:
1079:Core/Src/lz4.c **** 
 15686              		.loc 1 1079 87 is_stmt 1 view .LVU5129
1079:Core/Src/lz4.c **** 
 15687              		.loc 1 1079 89 is_stmt 0 view .LVU5130
 15688 01be 013C     		subs	r4, r4, #1
 15689              	.LVL1601:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 406


1079:Core/Src/lz4.c **** 
 15690              		.loc 1 1079 93 is_stmt 1 view .LVU5131
1079:Core/Src/lz4.c **** 
 15691              		.loc 1 1079 98 is_stmt 0 view .LVU5132
 15692 01c0 013E     		subs	r6, r6, #1
 15693              	.LVL1602:
1079:Core/Src/lz4.c **** 
 15694              		.loc 1 1079 98 view .LVU5133
 15695 01c2 D2E7     		b	.L663
 15696              	.LVL1603:
 15697              	.L912:
 15698              	.LBB4071:
 15699              	.LBB4070:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 15700              		.loc 1 1094 17 is_stmt 1 view .LVU5134
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 15701              		.loc 1 1094 43 is_stmt 0 view .LVU5135
 15702 01c4 3B00     		movs	r3, r7
 15703              	.LVL1604:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 15704              		.loc 1 1094 43 view .LVU5136
 15705 01c6 0F3B     		subs	r3, r3, #15
 15706              	.LVL1605:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 15707              		.loc 1 1095 17 is_stmt 1 view .LVU5137
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 15708              		.loc 1 1095 24 is_stmt 0 view .LVU5138
 15709 01c8 F022     		movs	r2, #240
 15710 01ca 0399     		ldr	r1, [sp, #12]
 15711 01cc 0A70     		strb	r2, [r1]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 15712              		.loc 1 1096 17 is_stmt 1 view .LVU5139
 15713 01ce 03E0     		b	.L668
 15714              	.L669:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 15715              		.loc 1 1096 46 view .LVU5140
 15716              	.LVL1606:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 15717              		.loc 1 1096 52 is_stmt 0 view .LVU5141
 15718 01d0 FF22     		movs	r2, #255
 15719 01d2 2A70     		strb	r2, [r5]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 15720              		.loc 1 1096 36 is_stmt 1 view .LVU5142
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 15721              		.loc 1 1096 39 is_stmt 0 view .LVU5143
 15722 01d4 FF3B     		subs	r3, r3, #255
 15723              	.LVL1607:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 15724              		.loc 1 1096 49 view .LVU5144
 15725 01d6 0135     		adds	r5, r5, #1
 15726              	.LVL1608:
 15727              	.L668:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 15728              		.loc 1 1096 23 is_stmt 1 view .LVU5145
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 15729              		.loc 1 1096 17 is_stmt 0 view .LVU5146
 15730 01d8 FE2B     		cmp	r3, #254
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 407


 15731 01da F9DC     		bgt	.L669
1097:Core/Src/lz4.c ****             }
 15732              		.loc 1 1097 17 is_stmt 1 view .LVU5147
 15733              	.LVL1609:
1097:Core/Src/lz4.c ****             }
 15734              		.loc 1 1097 23 is_stmt 0 view .LVU5148
 15735 01dc 2B70     		strb	r3, [r5]
1097:Core/Src/lz4.c ****             }
 15736              		.loc 1 1097 20 view .LVU5149
 15737 01de 0135     		adds	r5, r5, #1
 15738              	.LVL1610:
1097:Core/Src/lz4.c ****             }
 15739              		.loc 1 1097 20 view .LVU5150
 15740              	.LBE4070:
 15741 01e0 DEE7     		b	.L670
 15742              	.LVL1611:
 15743              	.L673:
1097:Core/Src/lz4.c ****             }
 15744              		.loc 1 1097 20 view .LVU5151
 15745              	.LBE4071:
 15746              	.LBB4072:
 15747              	.LBB4073:
 15748              	.LBB4074:
 15749              	.LBB4075:
 670:Core/Src/lz4.c ****     }   }
 15750              		.loc 1 670 13 is_stmt 1 view .LVU5152
 670:Core/Src/lz4.c ****     }   }
 15751              		.loc 1 670 20 is_stmt 0 view .LVU5153
 15752 01e2 FFF7FEFF 		bl	LZ4_NbCommonBytes
 15753              	.LVL1612:
 670:Core/Src/lz4.c ****     }   }
 15754              		.loc 1 670 20 view .LVU5154
 15755 01e6 0500     		movs	r5, r0
 15756              	.LVL1613:
 15757              	.L674:
 670:Core/Src/lz4.c ****     }   }
 15758              		.loc 1 670 20 view .LVU5155
 15759              	.LBE4075:
 15760              	.LBE4074:
 15761              	.LBE4073:
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 15762              		.loc 1 1153 17 is_stmt 1 view .LVU5156
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 15763              		.loc 1 1153 20 is_stmt 0 view .LVU5157
 15764 01e8 2B1D     		adds	r3, r5, #4
 15765 01ea E418     		adds	r4, r4, r3
 15766              	.LVL1614:
1154:Core/Src/lz4.c ****             }
 15767              		.loc 1 1154 17 is_stmt 1 view .LVU5158
1154:Core/Src/lz4.c ****             }
 15768              		.loc 1 1154 84 view .LVU5159
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 15769              		.loc 1 1157 13 view .LVU5160
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 15770              		.loc 1 1183 13 view .LVU5161
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 15771              		.loc 1 1183 16 is_stmt 0 view .LVU5162
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 408


 15772 01ec 0E2D     		cmp	r5, #14
 15773 01ee 00D9     		bls	.LCB20114
 15774 01f0 A7E0     		b	.L913	@long jump
 15775              	.LCB20114:
1195:Core/Src/lz4.c ****         }
 15776              		.loc 1 1195 17 is_stmt 1 view .LVU5163
1195:Core/Src/lz4.c ****         }
 15777              		.loc 1 1195 27 is_stmt 0 view .LVU5164
 15778 01f2 EDB2     		uxtb	r5, r5
 15779              	.LVL1615:
1195:Core/Src/lz4.c ****         }
 15780              		.loc 1 1195 24 view .LVU5165
 15781 01f4 039B     		ldr	r3, [sp, #12]
 15782              	.LVL1616:
1195:Core/Src/lz4.c ****         }
 15783              		.loc 1 1195 24 view .LVU5166
 15784 01f6 1878     		ldrb	r0, [r3]
 15785 01f8 2D18     		adds	r5, r5, r0
 15786 01fa 1D70     		strb	r5, [r3]
 15787 01fc 0397     		str	r7, [sp, #12]
 15788              	.LVL1617:
 15789              	.L683:
1195:Core/Src/lz4.c ****         }
 15790              		.loc 1 1195 24 view .LVU5167
 15791              	.LBE4072:
1198:Core/Src/lz4.c **** 
 15792              		.loc 1 1198 9 is_stmt 1 view .LVU5168
1200:Core/Src/lz4.c **** 
 15793              		.loc 1 1200 9 view .LVU5169
1203:Core/Src/lz4.c **** 
 15794              		.loc 1 1203 9 view .LVU5170
1203:Core/Src/lz4.c **** 
 15795              		.loc 1 1203 12 is_stmt 0 view .LVU5171
 15796 01fe 049B     		ldr	r3, [sp, #16]
 15797 0200 A342     		cmp	r3, r4
 15798 0202 00D8     		bhi	.LCB20137
 15799 0204 F7E0     		b	.L875	@long jump
 15800              	.LCB20137:
 15801              	.LBB4081:
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 15802              		.loc 1 1206 13 is_stmt 1 view .LVU5172
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 15803              		.loc 1 1206 46 is_stmt 0 view .LVU5173
 15804 0206 A51E     		subs	r5, r4, #2
 15805              	.LVL1618:
 15806              	.LBB4082:
 15807              	.LBI4082:
 778:Core/Src/lz4.c **** {
 15808              		.loc 1 778 22 is_stmt 1 view .LVU5174
 15809              	.LBB4083:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 15810              		.loc 1 780 5 view .LVU5175
 781:Core/Src/lz4.c **** }
 15811              		.loc 1 781 5 view .LVU5176
 781:Core/Src/lz4.c **** }
 15812              		.loc 1 781 12 is_stmt 0 view .LVU5177
 15813 0208 2800     		movs	r0, r5
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 409


 15814 020a FFF7FEFF 		bl	LZ4_read32
 15815              	.LVL1619:
 15816              	.LBB4084:
 15817              	.LBI4084:
 758:Core/Src/lz4.c **** {
 15818              		.loc 1 758 22 is_stmt 1 view .LVU5178
 15819              	.LBB4085:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 15820              		.loc 1 760 5 view .LVU5179
 761:Core/Src/lz4.c ****     else
 15821              		.loc 1 761 9 view .LVU5180
 761:Core/Src/lz4.c ****     else
 15822              		.loc 1 761 27 is_stmt 0 view .LVU5181
 15823 020e 8300     		lsls	r3, r0, #2
 15824 0210 1B18     		adds	r3, r3, r0
 15825 0212 5B01     		lsls	r3, r3, #5
 15826 0214 1B1A     		subs	r3, r3, r0
 15827 0216 5A01     		lsls	r2, r3, #5
 15828 0218 9B18     		adds	r3, r3, r2
 15829 021a 9B00     		lsls	r3, r3, #2
 15830 021c 1B1A     		subs	r3, r3, r0
 15831 021e 5A01     		lsls	r2, r3, #5
 15832 0220 D21A     		subs	r2, r2, r3
 15833 0222 1302     		lsls	r3, r2, #8
 15834 0224 9B1A     		subs	r3, r3, r2
 15835 0226 1B01     		lsls	r3, r3, #4
 15836 0228 1818     		adds	r0, r3, r0
 15837              	.LVL1620:
 761:Core/Src/lz4.c ****     else
 15838              		.loc 1 761 42 view .LVU5182
 15839 022a C00C     		lsrs	r0, r0, #19
 15840              	.LVL1621:
 761:Core/Src/lz4.c ****     else
 15841              		.loc 1 761 42 view .LVU5183
 15842              	.LBE4085:
 15843              	.LBE4084:
 15844              	.LBE4083:
 15845              	.LBE4082:
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 15846              		.loc 1 1207 13 is_stmt 1 view .LVU5184
 15847              	.LBB4086:
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 15848              		.loc 1 1210 17 view .LVU5185
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 15849              		.loc 1 1210 46 is_stmt 0 view .LVU5186
 15850 022c 089E     		ldr	r6, [sp, #32]
 15851 022e AD1B     		subs	r5, r5, r6
 15852              	.LVL1622:
1211:Core/Src/lz4.c ****         }   }
 15853              		.loc 1 1211 17 is_stmt 1 view .LVU5187
 15854              	.LBB4087:
 15855              	.LBI4087:
 796:Core/Src/lz4.c **** {
 15856              		.loc 1 796 23 view .LVU5188
 15857              	.LBE4087:
 15858              	.LBE4086:
 15859              	.LBE4081:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 410


 15860              	.LBE4113:
 15861              	.LBE4125:
 15862              	.LBE4131:
 15863              	.LBE4137:
 15864              	.LBE4143:
 798:Core/Src/lz4.c ****     {
 15865              		.loc 1 798 5 view .LVU5189
 15866              	.LBB4144:
 15867              	.LBB4138:
 15868              	.LBB4132:
 15869              	.LBB4126:
 15870              	.LBB4114:
 15871              	.LBB4091:
 15872              	.LBB4090:
 15873              	.LBB4089:
 15874              	.LBB4088:
 804:Core/Src/lz4.c ****     }
 15875              		.loc 1 804 19 view .LVU5190
 804:Core/Src/lz4.c ****     }
 15876              		.loc 1 804 54 view .LVU5191
 804:Core/Src/lz4.c ****     }
 15877              		.loc 1 804 75 view .LVU5192
 804:Core/Src/lz4.c ****     }
 15878              		.loc 1 804 84 is_stmt 0 view .LVU5193
 15879 0230 4000     		lsls	r0, r0, #1
 15880              	.LVL1623:
 804:Core/Src/lz4.c ****     }
 15881              		.loc 1 804 88 view .LVU5194
 15882 0232 4346     		mov	r3, r8
 804:Core/Src/lz4.c ****     }
 15883              		.loc 1 804 88 view .LVU5195
 15884 0234 1D52     		strh	r5, [r3, r0]
 804:Core/Src/lz4.c ****     }
 15885              		.loc 1 804 100 is_stmt 1 view .LVU5196
 15886              	.LVL1624:
 804:Core/Src/lz4.c ****     }
 15887              		.loc 1 804 100 is_stmt 0 view .LVU5197
 15888              	.LBE4088:
 15889              	.LBE4089:
 15890              	.LBE4090:
 15891              	.LBE4091:
1215:Core/Src/lz4.c **** 
 15892              		.loc 1 1215 9 is_stmt 1 view .LVU5198
 15893              	.LBB4092:
1225:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
 15894              		.loc 1 1225 13 view .LVU5199
 15895              	.LBB4093:
 15896              	.LBI4093:
 778:Core/Src/lz4.c **** {
 15897              		.loc 1 778 22 view .LVU5200
 15898              	.LBB4094:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 15899              		.loc 1 780 5 view .LVU5201
 781:Core/Src/lz4.c **** }
 15900              		.loc 1 781 5 view .LVU5202
 781:Core/Src/lz4.c **** }
 15901              		.loc 1 781 12 is_stmt 0 view .LVU5203
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 411


 15902 0236 2000     		movs	r0, r4
 15903 0238 FFF7FEFF 		bl	LZ4_read32
 15904              	.LVL1625:
 15905              	.LBB4095:
 15906              	.LBI4095:
 758:Core/Src/lz4.c **** {
 15907              		.loc 1 758 22 is_stmt 1 view .LVU5204
 15908              	.LBB4096:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 15909              		.loc 1 760 5 view .LVU5205
 761:Core/Src/lz4.c ****     else
 15910              		.loc 1 761 9 view .LVU5206
 761:Core/Src/lz4.c ****     else
 15911              		.loc 1 761 27 is_stmt 0 view .LVU5207
 15912 023c 8300     		lsls	r3, r0, #2
 15913 023e 1B18     		adds	r3, r3, r0
 15914 0240 5B01     		lsls	r3, r3, #5
 15915 0242 1B1A     		subs	r3, r3, r0
 15916 0244 5A01     		lsls	r2, r3, #5
 15917 0246 9B18     		adds	r3, r3, r2
 15918 0248 9B00     		lsls	r3, r3, #2
 15919 024a 1B1A     		subs	r3, r3, r0
 15920 024c 5A01     		lsls	r2, r3, #5
 15921 024e D21A     		subs	r2, r2, r3
 15922 0250 1302     		lsls	r3, r2, #8
 15923 0252 9B1A     		subs	r3, r3, r2
 15924 0254 1B01     		lsls	r3, r3, #4
 15925 0256 1818     		adds	r0, r3, r0
 15926              	.LVL1626:
 761:Core/Src/lz4.c ****     else
 15927              		.loc 1 761 42 view .LVU5208
 15928 0258 C00C     		lsrs	r0, r0, #19
 15929              	.LVL1627:
 761:Core/Src/lz4.c ****     else
 15930              		.loc 1 761 42 view .LVU5209
 15931              	.LBE4096:
 15932              	.LBE4095:
 15933              	.LBE4094:
 15934              	.LBE4093:
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 15935              		.loc 1 1226 13 is_stmt 1 view .LVU5210
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 15936              		.loc 1 1226 41 is_stmt 0 view .LVU5211
 15937 025a 3200     		movs	r2, r6
 15938 025c A31B     		subs	r3, r4, r6
 15939              	.LVL1628:
1227:Core/Src/lz4.c ****             assert(matchIndex < current);
 15940              		.loc 1 1227 13 is_stmt 1 view .LVU5212
 15941              	.LBB4097:
 15942              	.LBI4097:
 827:Core/Src/lz4.c **** {
 15943              		.loc 1 827 22 view .LVU5213
 15944              	.LBB4098:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 15945              		.loc 1 829 5 view .LVU5214
 15946              	.LBE4098:
 15947              	.LBE4097:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 412


 15948              	.LBE4092:
 15949              	.LBE4114:
 15950              	.LBE4126:
 15951              	.LBE4132:
 15952              	.LBE4138:
 15953              	.LBE4144:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 15954              		.loc 1 829 44 view .LVU5215
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 15955              		.loc 1 830 5 view .LVU5216
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 15956              		.loc 1 835 5 view .LVU5217
 15957              	.LBB4145:
 15958              	.LBB4139:
 15959              	.LBB4133:
 15960              	.LBB4127:
 15961              	.LBB4115:
 15962              	.LBB4104:
 15963              	.LBB4100:
 15964              	.LBB4099:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 15965              		.loc 1 836 9 view .LVU5218
 837:Core/Src/lz4.c ****         return hashTable[h];
 15966              		.loc 1 837 9 view .LVU5219
 838:Core/Src/lz4.c ****     }
 15967              		.loc 1 838 9 view .LVU5220
 838:Core/Src/lz4.c ****     }
 15968              		.loc 1 838 25 is_stmt 0 view .LVU5221
 15969 025e 4000     		lsls	r0, r0, #1
 15970              	.LVL1629:
 838:Core/Src/lz4.c ****     }
 15971              		.loc 1 838 25 view .LVU5222
 15972 0260 4146     		mov	r1, r8
 15973 0262 0E5A     		ldrh	r6, [r1, r0]
 15974              	.LVL1630:
 838:Core/Src/lz4.c ****     }
 15975              		.loc 1 838 25 view .LVU5223
 15976              	.LBE4099:
 15977              	.LBE4100:
1228:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
 15978              		.loc 1 1228 13 is_stmt 1 view .LVU5224
1229:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 15979              		.loc 1 1229 13 view .LVU5225
1241:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 15980              		.loc 1 1241 20 view .LVU5226
1251:Core/Src/lz4.c ****             }
 15981              		.loc 1 1251 17 view .LVU5227
1251:Core/Src/lz4.c ****             }
 15982              		.loc 1 1251 23 is_stmt 0 view .LVU5228
 15983 0264 9446     		mov	ip, r2
 15984 0266 6644     		add	r6, r6, ip
 15985              	.LVL1631:
1253:Core/Src/lz4.c ****             assert(matchIndex < current);
 15986              		.loc 1 1253 13 is_stmt 1 view .LVU5229
 15987              	.LBB4101:
 15988              	.LBI4101:
 796:Core/Src/lz4.c **** {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 413


 15989              		.loc 1 796 23 view .LVU5230
 15990              	.LBE4101:
 15991              	.LBE4104:
 15992              	.LBE4115:
 15993              	.LBE4127:
 15994              	.LBE4133:
 15995              	.LBE4139:
 15996              	.LBE4145:
 798:Core/Src/lz4.c ****     {
 15997              		.loc 1 798 5 view .LVU5231
 15998              	.LBB4146:
 15999              	.LBB4140:
 16000              	.LBB4134:
 16001              	.LBB4128:
 16002              	.LBB4116:
 16003              	.LBB4105:
 16004              	.LBB4103:
 16005              	.LBB4102:
 804:Core/Src/lz4.c ****     }
 16006              		.loc 1 804 19 view .LVU5232
 804:Core/Src/lz4.c ****     }
 16007              		.loc 1 804 54 view .LVU5233
 804:Core/Src/lz4.c ****     }
 16008              		.loc 1 804 75 view .LVU5234
 804:Core/Src/lz4.c ****     }
 16009              		.loc 1 804 88 is_stmt 0 view .LVU5235
 16010 0268 0B52     		strh	r3, [r1, r0]
 16011              	.LVL1632:
 804:Core/Src/lz4.c ****     }
 16012              		.loc 1 804 100 is_stmt 1 view .LVU5236
 804:Core/Src/lz4.c ****     }
 16013              		.loc 1 804 100 is_stmt 0 view .LVU5237
 16014              	.LBE4102:
 16015              	.LBE4103:
1254:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
 16016              		.loc 1 1254 13 is_stmt 1 view .LVU5238
1255:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
 16017              		.loc 1 1255 13 view .LVU5239
1257:Core/Src/lz4.c ****                 token=op++;
 16018              		.loc 1 1257 19 is_stmt 0 view .LVU5240
 16019 026a 3000     		movs	r0, r6
 16020 026c FFF7FEFF 		bl	LZ4_read32
 16021              	.LVL1633:
 16022 0270 0500     		movs	r5, r0
 16023              	.LVL1634:
1257:Core/Src/lz4.c ****                 token=op++;
 16024              		.loc 1 1257 40 view .LVU5241
 16025 0272 2000     		movs	r0, r4
 16026 0274 FFF7FEFF 		bl	LZ4_read32
 16027              	.LVL1635:
1257:Core/Src/lz4.c ****                 token=op++;
 16028              		.loc 1 1257 15 view .LVU5242
 16029 0278 8542     		cmp	r5, r0
 16030 027a 00D0     		beq	.LCB20384
 16031 027c 94E0     		b	.L684	@long jump
 16032              	.LCB20384:
1258:Core/Src/lz4.c ****                 *token=0;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 414


 16033              		.loc 1 1258 17 is_stmt 1 view .LVU5243
1258:Core/Src/lz4.c ****                 *token=0;
 16034              		.loc 1 1258 25 is_stmt 0 view .LVU5244
 16035 027e 039A     		ldr	r2, [sp, #12]
 16036 0280 571C     		adds	r7, r2, #1
 16037              	.LVL1636:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 16038              		.loc 1 1259 17 is_stmt 1 view .LVU5245
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 16039              		.loc 1 1259 23 is_stmt 0 view .LVU5246
 16040 0282 0023     		movs	r3, #0
 16041 0284 1370     		strb	r3, [r2]
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 16042              		.loc 1 1260 17 is_stmt 1 view .LVU5247
1261:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
 16043              		.loc 1 1261 17 view .LVU5248
1262:Core/Src/lz4.c ****                 goto _next_match;
 16044              		.loc 1 1262 97 view .LVU5249
1263:Core/Src/lz4.c ****             }
 16045              		.loc 1 1263 17 view .LVU5250
 16046              	.LVL1637:
 16047              	.L685:
1263:Core/Src/lz4.c ****             }
 16048              		.loc 1 1263 17 is_stmt 0 view .LVU5251
 16049              	.LBE4105:
 16050              	.LBB4106:
1104:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
 16051              		.loc 1 1104 13 is_stmt 1 view .LVU5252
1105:Core/Src/lz4.c ****         }
 16052              		.loc 1 1105 101 view .LVU5253
 16053              	.LBE4106:
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 16054              		.loc 1 1117 9 view .LVU5254
1125:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
 16055              		.loc 1 1125 9 view .LVU5255
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 16056              		.loc 1 1130 13 view .LVU5256
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 16057              		.loc 1 1130 90 view .LVU5257
1131:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)(ip - match)); op+=2;
 16058              		.loc 1 1131 13 view .LVU5258
1132:Core/Src/lz4.c ****         }
 16059              		.loc 1 1132 13 view .LVU5259
1132:Core/Src/lz4.c ****         }
 16060              		.loc 1 1132 40 is_stmt 0 view .LVU5260
 16061 0286 A11B     		subs	r1, r4, r6
1132:Core/Src/lz4.c ****         }
 16062              		.loc 1 1132 13 view .LVU5261
 16063 0288 89B2     		uxth	r1, r1
 16064 028a 3800     		movs	r0, r7
 16065 028c FFF7FEFF 		bl	LZ4_writeLE16
 16066              	.LVL1638:
1132:Core/Src/lz4.c ****         }
 16067              		.loc 1 1132 51 is_stmt 1 view .LVU5262
1132:Core/Src/lz4.c ****         }
 16068              		.loc 1 1132 53 is_stmt 0 view .LVU5263
 16069 0290 0237     		adds	r7, r7, #2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 415


 16070              	.LVL1639:
 16071              	.LBB4107:
1136:Core/Src/lz4.c **** 
 16072              		.loc 1 1136 13 is_stmt 1 view .LVU5264
1138:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
 16073              		.loc 1 1138 13 view .LVU5265
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 16074              		.loc 1 1152 17 view .LVU5266
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 16075              		.loc 1 1152 29 is_stmt 0 view .LVU5267
 16076 0292 251D     		adds	r5, r4, #4
 16077 0294 331D     		adds	r3, r6, #4
 16078 0296 9A46     		mov	r10, r3
 16079              	.LVL1640:
 16080              	.LBB4080:
 16081              	.LBI4073:
 661:Core/Src/lz4.c **** {
 16082              		.loc 1 661 10 is_stmt 1 view .LVU5268
 16083              	.LBB4079:
 663:Core/Src/lz4.c **** 
 16084              		.loc 1 663 5 view .LVU5269
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 16085              		.loc 1 665 5 view .LVU5270
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 16086              		.loc 1 665 9 is_stmt 0 view .LVU5271
 16087 0298 079B     		ldr	r3, [sp, #28]
 16088              	.LVL1641:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 16089              		.loc 1 665 9 view .LVU5272
 16090 029a 0822     		movs	r2, #8
 16091 029c 5242     		rsbs	r2, r2, #0
 16092 029e 9446     		mov	ip, r2
 16093 02a0 6344     		add	r3, r3, ip
 16094 02a2 9B46     		mov	fp, r3
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 16095              		.loc 1 665 8 view .LVU5273
 16096 02a4 9D42     		cmp	r5, r3
 16097 02a6 28D2     		bcs	.L874
 16098              	.LBB4076:
 666:Core/Src/lz4.c ****         if (!diff) {
 16099              		.loc 1 666 9 is_stmt 1 view .LVU5274
 666:Core/Src/lz4.c ****         if (!diff) {
 16100              		.loc 1 666 28 is_stmt 0 view .LVU5275
 16101 02a8 5046     		mov	r0, r10
 16102 02aa FFF7FEFF 		bl	LZ4_read_ARCH
 16103              	.LVL1642:
 16104 02ae 8146     		mov	r9, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 16105              		.loc 1 666 52 view .LVU5276
 16106 02b0 2800     		movs	r0, r5
 16107 02b2 FFF7FEFF 		bl	LZ4_read_ARCH
 16108              	.LVL1643:
 16109 02b6 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 16110              		.loc 1 666 21 view .LVU5277
 16111 02b8 4846     		mov	r0, r9
 16112 02ba 5840     		eors	r0, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 416


 16113              	.LVL1644:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 16114              		.loc 1 667 9 is_stmt 1 view .LVU5278
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 16115              		.loc 1 667 12 is_stmt 0 view .LVU5279
 16116 02bc 9945     		cmp	r9, r3
 16117 02be 90D1     		bne	.L673
 668:Core/Src/lz4.c ****         } else {
 16118              		.loc 1 668 13 is_stmt 1 view .LVU5280
 668:Core/Src/lz4.c ****         } else {
 16119              		.loc 1 668 16 is_stmt 0 view .LVU5281
 16120 02c0 0823     		movs	r3, #8
 16121 02c2 9946     		mov	r9, r3
 16122 02c4 A144     		add	r9, r9, r4
 16123              	.LVL1645:
 668:Core/Src/lz4.c ****         } else {
 16124              		.loc 1 668 28 is_stmt 1 view .LVU5282
 668:Core/Src/lz4.c ****         } else {
 16125              		.loc 1 668 34 is_stmt 0 view .LVU5283
 16126 02c6 9A46     		mov	r10, r3
 16127              	.LVL1646:
 668:Core/Src/lz4.c ****         } else {
 16128              		.loc 1 668 34 view .LVU5284
 16129 02c8 B244     		add	r10, r10, r6
 16130              	.LVL1647:
 16131              	.L676:
 668:Core/Src/lz4.c ****         } else {
 16132              		.loc 1 668 34 view .LVU5285
 16133              	.LBE4076:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 16134              		.loc 1 673 11 is_stmt 1 view .LVU5286
 16135 02ca D945     		cmp	r9, fp
 16136 02cc 17D2     		bcs	.L914
 16137              	.LBB4077:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 16138              		.loc 1 674 9 view .LVU5287
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 16139              		.loc 1 674 28 is_stmt 0 view .LVU5288
 16140 02ce 5046     		mov	r0, r10
 16141 02d0 FFF7FEFF 		bl	LZ4_read_ARCH
 16142              	.LVL1648:
 16143 02d4 0600     		movs	r6, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 16144              		.loc 1 674 52 view .LVU5289
 16145 02d6 4846     		mov	r0, r9
 16146 02d8 FFF7FEFF 		bl	LZ4_read_ARCH
 16147              	.LVL1649:
 16148 02dc 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 16149              		.loc 1 674 21 view .LVU5290
 16150 02de 3000     		movs	r0, r6
 16151 02e0 5840     		eors	r0, r3
 16152              	.LVL1650:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 16153              		.loc 1 675 9 is_stmt 1 view .LVU5291
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 16154              		.loc 1 675 12 is_stmt 0 view .LVU5292
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 417


 16155 02e2 9E42     		cmp	r6, r3
 16156 02e4 04D0     		beq	.L915
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 16157              		.loc 1 676 9 is_stmt 1 view .LVU5293
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 16158              		.loc 1 676 16 is_stmt 0 view .LVU5294
 16159 02e6 FFF7FEFF 		bl	LZ4_NbCommonBytes
 16160              	.LVL1651:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 16161              		.loc 1 676 13 view .LVU5295
 16162 02ea 4844     		add	r0, r0, r9
 16163              	.LVL1652:
 677:Core/Src/lz4.c ****     }
 16164              		.loc 1 677 9 is_stmt 1 view .LVU5296
 677:Core/Src/lz4.c ****     }
 16165              		.loc 1 677 31 is_stmt 0 view .LVU5297
 16166 02ec 451B     		subs	r5, r0, r5
 16167              	.LVL1653:
 677:Core/Src/lz4.c ****     }
 16168              		.loc 1 677 16 view .LVU5298
 16169 02ee 7BE7     		b	.L674
 16170              	.LVL1654:
 16171              	.L915:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 16172              		.loc 1 675 22 is_stmt 1 view .LVU5299
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 16173              		.loc 1 675 25 is_stmt 0 view .LVU5300
 16174 02f0 0423     		movs	r3, #4
 16175 02f2 9C46     		mov	ip, r3
 16176 02f4 E144     		add	r9, r9, ip
 16177              	.LVL1655:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 16178              		.loc 1 675 37 is_stmt 1 view .LVU5301
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 16179              		.loc 1 675 43 is_stmt 0 view .LVU5302
 16180 02f6 E244     		add	r10, r10, ip
 16181              	.LVL1656:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 16182              		.loc 1 675 55 is_stmt 1 view .LVU5303
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 16183              		.loc 1 675 9 is_stmt 0 view .LVU5304
 16184 02f8 E7E7     		b	.L676
 16185              	.LVL1657:
 16186              	.L874:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 16187              		.loc 1 675 9 view .LVU5305
 16188              	.LBE4077:
 16189              	.LBB4078:
 16190 02fa A946     		mov	r9, r5
 16191 02fc E5E7     		b	.L676
 16192              	.LVL1658:
 16193              	.L914:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 16194              		.loc 1 675 9 view .LVU5306
 16195              	.LBE4078:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 16196              		.loc 1 680 5 is_stmt 1 view .LVU5307
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 418


 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 16197              		.loc 1 681 5 view .LVU5308
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 16198              		.loc 1 681 23 is_stmt 0 view .LVU5309
 16199 02fe 079B     		ldr	r3, [sp, #28]
 16200 0300 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 16201              		.loc 1 681 8 view .LVU5310
 16202 0302 9945     		cmp	r9, r3
 16203 0304 08D2     		bcs	.L678
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 16204              		.loc 1 681 32 view .LVU5311
 16205 0306 5046     		mov	r0, r10
 16206 0308 FFF7FEFF 		bl	LZ4_read16
 16207              	.LVL1659:
 16208 030c 0600     		movs	r6, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 16209              		.loc 1 681 54 view .LVU5312
 16210 030e 4846     		mov	r0, r9
 16211 0310 FFF7FEFF 		bl	LZ4_read16
 16212              	.LVL1660:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 16213              		.loc 1 681 28 view .LVU5313
 16214 0314 8642     		cmp	r6, r0
 16215 0316 0BD0     		beq	.L916
 16216              	.L678:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 16217              		.loc 1 682 5 is_stmt 1 view .LVU5314
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 16218              		.loc 1 682 8 is_stmt 0 view .LVU5315
 16219 0318 0A9B     		ldr	r3, [sp, #40]
 16220 031a 4B45     		cmp	r3, r9
 16221 031c 05D9     		bls	.L679
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 16222              		.loc 1 682 28 view .LVU5316
 16223 031e 5346     		mov	r3, r10
 16224 0320 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 16225              		.loc 1 682 39 view .LVU5317
 16226 0322 4B46     		mov	r3, r9
 16227 0324 1B78     		ldrb	r3, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 16228              		.loc 1 682 24 view .LVU5318
 16229 0326 9A42     		cmp	r2, r3
 16230 0328 07D0     		beq	.L917
 16231              	.L679:
 683:Core/Src/lz4.c **** }
 16232              		.loc 1 683 5 is_stmt 1 view .LVU5319
 683:Core/Src/lz4.c **** }
 16233              		.loc 1 683 27 is_stmt 0 view .LVU5320
 16234 032a 4B46     		mov	r3, r9
 16235 032c 5D1B     		subs	r5, r3, r5
 16236              	.LVL1661:
 683:Core/Src/lz4.c **** }
 16237              		.loc 1 683 12 view .LVU5321
 16238 032e 5BE7     		b	.L674
 16239              	.LVL1662:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 419


 16240              	.L916:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 16241              		.loc 1 681 74 is_stmt 1 view .LVU5322
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 16242              		.loc 1 681 77 is_stmt 0 view .LVU5323
 16243 0330 0223     		movs	r3, #2
 16244 0332 9C46     		mov	ip, r3
 16245 0334 E144     		add	r9, r9, ip
 16246              	.LVL1663:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 16247              		.loc 1 681 82 is_stmt 1 view .LVU5324
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 16248              		.loc 1 681 88 is_stmt 0 view .LVU5325
 16249 0336 E244     		add	r10, r10, ip
 16250              	.LVL1664:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 16251              		.loc 1 681 88 view .LVU5326
 16252 0338 EEE7     		b	.L678
 16253              	.L917:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 16254              		.loc 1 682 46 is_stmt 1 view .LVU5327
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 16255              		.loc 1 682 49 is_stmt 0 view .LVU5328
 16256 033a 0123     		movs	r3, #1
 16257 033c 9C46     		mov	ip, r3
 16258 033e E144     		add	r9, r9, ip
 16259              	.LVL1665:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 16260              		.loc 1 682 49 view .LVU5329
 16261 0340 F3E7     		b	.L679
 16262              	.LVL1666:
 16263              	.L913:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 16264              		.loc 1 682 49 view .LVU5330
 16265              	.LBE4079:
 16266              	.LBE4080:
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 16267              		.loc 1 1184 17 is_stmt 1 view .LVU5331
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 16268              		.loc 1 1184 24 is_stmt 0 view .LVU5332
 16269 0342 039A     		ldr	r2, [sp, #12]
 16270 0344 1378     		ldrb	r3, [r2]
 16271 0346 0F33     		adds	r3, r3, #15
 16272 0348 1370     		strb	r3, [r2]
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 16273              		.loc 1 1185 17 is_stmt 1 view .LVU5333
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 16274              		.loc 1 1185 27 is_stmt 0 view .LVU5334
 16275 034a 0F3D     		subs	r5, r5, #15
 16276              	.LVL1667:
1186:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
 16277              		.loc 1 1186 17 is_stmt 1 view .LVU5335
 16278 034c 0121     		movs	r1, #1
 16279 034e 4942     		rsbs	r1, r1, #0
 16280 0350 3800     		movs	r0, r7
 16281 0352 FFF7FEFF 		bl	LZ4_write32
 16282              	.LVL1668:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 420


1187:Core/Src/lz4.c ****                     op+=4;
 16283              		.loc 1 1187 17 view .LVU5336
1187:Core/Src/lz4.c ****                     op+=4;
 16284              		.loc 1 1187 23 is_stmt 0 view .LVU5337
 16285 0356 08E0     		b	.L681
 16286              	.L682:
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 16287              		.loc 1 1188 21 is_stmt 1 view .LVU5338
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 16288              		.loc 1 1188 23 is_stmt 0 view .LVU5339
 16289 0358 0437     		adds	r7, r7, #4
 16290              	.LVL1669:
1189:Core/Src/lz4.c ****                     matchCode -= 4*255;
 16291              		.loc 1 1189 21 is_stmt 1 view .LVU5340
 16292 035a 0121     		movs	r1, #1
 16293 035c 4942     		rsbs	r1, r1, #0
 16294 035e 3800     		movs	r0, r7
 16295 0360 FFF7FEFF 		bl	LZ4_write32
 16296              	.LVL1670:
1190:Core/Src/lz4.c ****                 }
 16297              		.loc 1 1190 21 view .LVU5341
1190:Core/Src/lz4.c ****                 }
 16298              		.loc 1 1190 31 is_stmt 0 view .LVU5342
 16299 0364 0F4B     		ldr	r3, .L972+24
 16300 0366 9C46     		mov	ip, r3
 16301 0368 6544     		add	r5, r5, ip
 16302              	.LVL1671:
 16303              	.L681:
1187:Core/Src/lz4.c ****                     op+=4;
 16304              		.loc 1 1187 23 is_stmt 1 view .LVU5343
 16305 036a FF23     		movs	r3, #255
 16306 036c 9B00     		lsls	r3, r3, #2
 16307 036e 9D42     		cmp	r5, r3
 16308 0370 F2D2     		bcs	.L682
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 16309              		.loc 1 1192 17 view .LVU5344
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 16310              		.loc 1 1192 33 is_stmt 0 view .LVU5345
 16311 0372 FF21     		movs	r1, #255
 16312 0374 2800     		movs	r0, r5
 16313 0376 FFF7FEFF 		bl	__aeabi_uidiv
 16314              	.LVL1672:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 16315              		.loc 1 1192 20 view .LVU5346
 16316 037a 3F18     		adds	r7, r7, r0
 16317              	.LVL1673:
1193:Core/Src/lz4.c ****             } else
 16318              		.loc 1 1193 17 is_stmt 1 view .LVU5347
1193:Core/Src/lz4.c ****             } else
 16319              		.loc 1 1193 42 is_stmt 0 view .LVU5348
 16320 037c FF21     		movs	r1, #255
 16321 037e 2800     		movs	r0, r5
 16322 0380 FFF7FEFF 		bl	__aeabi_uidivmod
 16323              	.LVL1674:
1193:Core/Src/lz4.c ****             } else
 16324              		.loc 1 1193 20 view .LVU5349
 16325 0384 7B1C     		adds	r3, r7, #1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 421


 16326 0386 0393     		str	r3, [sp, #12]
 16327              	.LVL1675:
1193:Core/Src/lz4.c ****             } else
 16328              		.loc 1 1193 23 view .LVU5350
 16329 0388 3970     		strb	r1, [r7]
 16330 038a 38E7     		b	.L683
 16331              	.L973:
 16332              		.align	2
 16333              	.L972:
 16334 038c 20400000 		.word	16416
 16335 0390 01000100 		.word	65537
 16336 0394 0A000100 		.word	65546
 16337 0398 08400000 		.word	16392
 16338 039c 10400000 		.word	16400
 16339 03a0 0C400000 		.word	16396
 16340 03a4 04FCFFFF 		.word	-1020
 16341              	.LVL1676:
 16342              	.L684:
1193:Core/Src/lz4.c ****             } else
 16343              		.loc 1 1193 23 view .LVU5351
 16344              	.LBE4107:
1268:Core/Src/lz4.c **** 
 16345              		.loc 1 1268 18 view .LVU5352
 16346 03a8 C346     		mov	fp, r8
1268:Core/Src/lz4.c **** 
 16347              		.loc 1 1268 9 is_stmt 1 view .LVU5353
1268:Core/Src/lz4.c **** 
 16348              		.loc 1 1268 18 is_stmt 0 view .LVU5354
 16349 03aa 631C     		adds	r3, r4, #1
 16350 03ac 9846     		mov	r8, r3
 16351              	.LVL1677:
 16352              	.LBB4108:
 16353              	.LBI4108:
 778:Core/Src/lz4.c **** {
 16354              		.loc 1 778 22 is_stmt 1 view .LVU5355
 16355              	.LBB4109:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 16356              		.loc 1 780 5 view .LVU5356
 781:Core/Src/lz4.c **** }
 16357              		.loc 1 781 5 view .LVU5357
 781:Core/Src/lz4.c **** }
 16358              		.loc 1 781 12 is_stmt 0 view .LVU5358
 16359 03ae 1800     		movs	r0, r3
 16360 03b0 FFF7FEFF 		bl	LZ4_read32
 16361              	.LVL1678:
 16362              	.LBB4110:
 16363              	.LBI4110:
 758:Core/Src/lz4.c **** {
 16364              		.loc 1 758 22 is_stmt 1 view .LVU5359
 16365              	.LBB4111:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 16366              		.loc 1 760 5 view .LVU5360
 761:Core/Src/lz4.c ****     else
 16367              		.loc 1 761 9 view .LVU5361
 761:Core/Src/lz4.c ****     else
 16368              		.loc 1 761 27 is_stmt 0 view .LVU5362
 16369 03b4 8300     		lsls	r3, r0, #2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 422


 16370 03b6 1B18     		adds	r3, r3, r0
 16371 03b8 5B01     		lsls	r3, r3, #5
 16372 03ba 1B1A     		subs	r3, r3, r0
 16373 03bc 5A01     		lsls	r2, r3, #5
 16374 03be 9B18     		adds	r3, r3, r2
 16375 03c0 9B00     		lsls	r3, r3, #2
 16376 03c2 1B1A     		subs	r3, r3, r0
 16377 03c4 5D01     		lsls	r5, r3, #5
 16378 03c6 EB1A     		subs	r3, r5, r3
 16379 03c8 1D02     		lsls	r5, r3, #8
 16380 03ca ED1A     		subs	r5, r5, r3
 16381 03cc 2D01     		lsls	r5, r5, #4
 16382 03ce 2D18     		adds	r5, r5, r0
 761:Core/Src/lz4.c ****     else
 16383              		.loc 1 761 42 view .LVU5363
 16384 03d0 ED0C     		lsrs	r5, r5, #19
 16385 03d2 0994     		str	r4, [sp, #36]
 16386 03d4 90E6     		b	.L686
 16387              	.LVL1679:
 16388              	.L873:
 761:Core/Src/lz4.c ****     else
 16389              		.loc 1 761 42 view .LVU5364
 16390              	.LBE4111:
 16391              	.LBE4110:
 16392              	.LBE4109:
 16393              	.LBE4108:
 16394              	.LBE4116:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 16395              		.loc 1 946 11 view .LVU5365
 16396 03d6 029B     		ldr	r3, [sp, #8]
 16397 03d8 0393     		str	r3, [sp, #12]
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 16398              		.loc 1 934 17 view .LVU5366
 16399 03da 019B     		ldr	r3, [sp, #4]
 16400 03dc 0993     		str	r3, [sp, #36]
 16401              	.LVL1680:
 16402              	.L662:
 16403              	.LBB4117:
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 16404              		.loc 1 1274 9 is_stmt 1 view .LVU5367
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 16405              		.loc 1 1274 40 is_stmt 0 view .LVU5368
 16406 03de 079B     		ldr	r3, [sp, #28]
 16407 03e0 099A     		ldr	r2, [sp, #36]
 16408 03e2 9D1A     		subs	r5, r3, r2
 16409              	.LVL1681:
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 16410              		.loc 1 1275 9 is_stmt 1 view .LVU5369
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 16411              		.loc 1 1287 9 view .LVU5370
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 16412              		.loc 1 1287 69 view .LVU5371
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 16413              		.loc 1 1288 9 view .LVU5372
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 16414              		.loc 1 1288 12 is_stmt 0 view .LVU5373
 16415 03e4 0E2D     		cmp	r5, #14
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 423


 16416 03e6 1AD9     		bls	.L687
 16417              	.LBB4118:
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 16418              		.loc 1 1289 13 is_stmt 1 view .LVU5374
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 16419              		.loc 1 1289 20 is_stmt 0 view .LVU5375
 16420 03e8 2B00     		movs	r3, r5
 16421 03ea 0F3B     		subs	r3, r3, #15
 16422              	.LVL1682:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 16423              		.loc 1 1290 13 is_stmt 1 view .LVU5376
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 16424              		.loc 1 1290 16 is_stmt 0 view .LVU5377
 16425 03ec 0398     		ldr	r0, [sp, #12]
 16426 03ee 421C     		adds	r2, r0, #1
 16427              	.LVL1683:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 16428              		.loc 1 1290 19 view .LVU5378
 16429 03f0 F021     		movs	r1, #240
 16430 03f2 0170     		strb	r1, [r0]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 16431              		.loc 1 1291 13 is_stmt 1 view .LVU5379
 16432 03f4 05E0     		b	.L688
 16433              	.LVL1684:
 16434              	.L875:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 16435              		.loc 1 1291 13 is_stmt 0 view .LVU5380
 16436              	.LBE4118:
 16437              	.LBE4117:
 16438              	.LBB4120:
1200:Core/Src/lz4.c **** 
 16439              		.loc 1 1200 16 view .LVU5381
 16440 03f6 0994     		str	r4, [sp, #36]
 16441 03f8 F1E7     		b	.L662
 16442              	.LVL1685:
 16443              	.L689:
1200:Core/Src/lz4.c **** 
 16444              		.loc 1 1200 16 view .LVU5382
 16445              	.LBE4120:
 16446              	.LBB4121:
 16447              	.LBB4119:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 16448              		.loc 1 1291 58 is_stmt 1 view .LVU5383
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 16449              		.loc 1 1291 64 is_stmt 0 view .LVU5384
 16450 03fa FF21     		movs	r1, #255
 16451 03fc 1170     		strb	r1, [r2]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 16452              		.loc 1 1291 40 is_stmt 1 view .LVU5385
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 16453              		.loc 1 1291 51 is_stmt 0 view .LVU5386
 16454 03fe FF3B     		subs	r3, r3, #255
 16455              	.LVL1686:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 16456              		.loc 1 1291 61 view .LVU5387
 16457 0400 0132     		adds	r2, r2, #1
 16458              	.LVL1687:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 424


 16459              	.L688:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 16460              		.loc 1 1291 19 is_stmt 1 view .LVU5388
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 16461              		.loc 1 1291 13 is_stmt 0 view .LVU5389
 16462 0402 FE2B     		cmp	r3, #254
 16463 0404 F9D8     		bhi	.L689
1292:Core/Src/lz4.c ****         } else {
 16464              		.loc 1 1292 13 is_stmt 1 view .LVU5390
1292:Core/Src/lz4.c ****         } else {
 16465              		.loc 1 1292 16 is_stmt 0 view .LVU5391
 16466 0406 541C     		adds	r4, r2, #1
 16467              	.LVL1688:
1292:Core/Src/lz4.c ****         } else {
 16468              		.loc 1 1292 19 view .LVU5392
 16469 0408 1370     		strb	r3, [r2]
 16470              	.LVL1689:
 16471              	.L690:
1292:Core/Src/lz4.c ****         } else {
 16472              		.loc 1 1292 19 view .LVU5393
 16473              	.LBE4119:
1296:Core/Src/lz4.c ****         ip = anchor + lastRun;
 16474              		.loc 1 1296 9 is_stmt 1 view .LVU5394
 16475 040a 2A00     		movs	r2, r5
 16476 040c 0999     		ldr	r1, [sp, #36]
 16477 040e 2000     		movs	r0, r4
 16478 0410 FFF7FEFF 		bl	memcpy
 16479              	.LVL1690:
1297:Core/Src/lz4.c ****         op += lastRun;
 16480              		.loc 1 1297 9 view .LVU5395
1298:Core/Src/lz4.c ****     }
 16481              		.loc 1 1298 9 view .LVU5396
1298:Core/Src/lz4.c ****     }
 16482              		.loc 1 1298 12 is_stmt 0 view .LVU5397
 16483 0414 6419     		adds	r4, r4, r5
 16484              	.LVL1691:
1298:Core/Src/lz4.c ****     }
 16485              		.loc 1 1298 12 view .LVU5398
 16486              	.LBE4121:
1301:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
 16487              		.loc 1 1301 5 is_stmt 1 view .LVU5399
1304:Core/Src/lz4.c ****     assert(result > 0);
 16488              		.loc 1 1304 5 view .LVU5400
1304:Core/Src/lz4.c ****     assert(result > 0);
 16489              		.loc 1 1304 12 is_stmt 0 view .LVU5401
 16490 0416 029B     		ldr	r3, [sp, #8]
 16491 0418 E31A     		subs	r3, r4, r3
 16492 041a 9A46     		mov	r10, r3
 16493              	.LVL1692:
1305:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
 16494              		.loc 1 1305 5 is_stmt 1 view .LVU5402
1306:Core/Src/lz4.c ****     return result;
 16495              		.loc 1 1306 5 view .LVU5403
1306:Core/Src/lz4.c ****     return result;
 16496              		.loc 1 1306 94 view .LVU5404
1307:Core/Src/lz4.c **** }
 16497              		.loc 1 1307 5 view .LVU5405
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 425


1307:Core/Src/lz4.c **** }
 16498              		.loc 1 1307 12 is_stmt 0 view .LVU5406
 16499 041c 06E0     		b	.L656
 16500              	.LVL1693:
 16501              	.L687:
 16502              	.LBB4122:
1294:Core/Src/lz4.c ****         }
 16503              		.loc 1 1294 13 is_stmt 1 view .LVU5407
1294:Core/Src/lz4.c ****         }
 16504              		.loc 1 1294 16 is_stmt 0 view .LVU5408
 16505 041e 039A     		ldr	r2, [sp, #12]
 16506              	.LVL1694:
1294:Core/Src/lz4.c ****         }
 16507              		.loc 1 1294 16 view .LVU5409
 16508 0420 541C     		adds	r4, r2, #1
 16509              	.LVL1695:
1294:Core/Src/lz4.c ****         }
 16510              		.loc 1 1294 21 view .LVU5410
 16511 0422 2B01     		lsls	r3, r5, #4
1294:Core/Src/lz4.c ****         }
 16512              		.loc 1 1294 19 view .LVU5411
 16513 0424 1370     		strb	r3, [r2]
 16514 0426 F0E7     		b	.L690
 16515              	.LVL1696:
 16516              	.L872:
1294:Core/Src/lz4.c ****         }
 16517              		.loc 1 1294 19 view .LVU5412
 16518              	.LBE4122:
 16519              	.LBE4128:
 16520              	.LBE4134:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 16521              		.loc 1 1330 58 view .LVU5413
 16522 0428 0023     		movs	r3, #0
 16523 042a 9A46     		mov	r10, r3
 16524              	.LVL1697:
 16525              	.L656:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 16526              		.loc 1 1330 58 view .LVU5414
 16527              	.LBE4140:
 16528              	.LBE4146:
1373:Core/Src/lz4.c **** 
 16529              		.loc 1 1373 1 view .LVU5415
 16530 042c 5046     		mov	r0, r10
 16531 042e 0FB0     		add	sp, sp, #60
 16532              		@ sp needed
 16533 0430 F0BC     		pop	{r4, r5, r6, r7}
 16534 0432 BB46     		mov	fp, r7
 16535 0434 B246     		mov	r10, r6
 16536 0436 A946     		mov	r9, r5
 16537 0438 A046     		mov	r8, r4
 16538 043a F0BD     		pop	{r4, r5, r6, r7, pc}
 16539              	.LVL1698:
 16540              	.L659:
 16541              	.LBB4147:
1362:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, 0, notLimited, tableTyp
 16542              		.loc 1 1362 13 is_stmt 1 view .LVU5416
1362:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, 0, notLimited, tableTyp
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 426


 16543              		.loc 1 1362 112 is_stmt 0 view .LVU5417
 16544 043c 8023     		movs	r3, #128
 16545 043e 5B02     		lsls	r3, r3, #9
 16546 0440 019A     		ldr	r2, [sp, #4]
 16547 0442 9A42     		cmp	r2, r3
 16548 0444 0ED3     		bcc	.L876
 16549 0446 0123     		movs	r3, #1
 16550 0448 9946     		mov	r9, r3
 16551              	.L692:
 16552              	.LVL1699:
1363:Core/Src/lz4.c ****         }
 16553              		.loc 1 1363 13 is_stmt 1 discriminator 4 view .LVU5418
 16554              	.LBB4148:
 16555              	.LBI4148:
1314:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 16556              		.loc 1 1314 22 discriminator 4 view .LVU5419
 16557              	.LBB4149:
1327:Core/Src/lz4.c ****                 srcSize, dstCapacity);
 16558              		.loc 1 1327 5 discriminator 4 view .LVU5420
1328:Core/Src/lz4.c **** 
 16559              		.loc 1 1328 38 discriminator 4 view .LVU5421
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 16560              		.loc 1 1330 5 discriminator 4 view .LVU5422
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 16561              		.loc 1 1330 8 is_stmt 0 discriminator 4 view .LVU5423
 16562 044a FC23     		movs	r3, #252
 16563 044c DB05     		lsls	r3, r3, #23
 16564 044e 9C42     		cmp	r4, r3
 16565 0450 00D9     		bls	.LCB21160
 16566 0452 6FE3     		b	.L877	@long jump
 16567              	.LCB21160:
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 16568              		.loc 1 1331 5 is_stmt 1 view .LVU5424
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 16569              		.loc 1 1331 8 is_stmt 0 view .LVU5425
 16570 0454 002C     		cmp	r4, #0
 16571 0456 08D1     		bne	.L694
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 16572              		.loc 1 1332 9 is_stmt 1 view .LVU5426
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 16573              		.loc 1 1333 9 view .LVU5427
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 16574              		.loc 1 1333 49 view .LVU5428
1334:Core/Src/lz4.c ****         assert(dst != NULL);
 16575              		.loc 1 1334 9 view .LVU5429
1335:Core/Src/lz4.c ****         dst[0] = 0;
 16576              		.loc 1 1335 9 view .LVU5430
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 16577              		.loc 1 1336 9 view .LVU5431
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 16578              		.loc 1 1336 16 is_stmt 0 view .LVU5432
 16579 0458 0023     		movs	r3, #0
 16580 045a 029A     		ldr	r2, [sp, #8]
 16581 045c 1370     		strb	r3, [r2]
1337:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
 16582              		.loc 1 1337 9 is_stmt 1 view .LVU5433
1341:Core/Src/lz4.c ****     }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 427


 16583              		.loc 1 1341 9 view .LVU5434
1341:Core/Src/lz4.c ****     }
 16584              		.loc 1 1341 16 is_stmt 0 view .LVU5435
 16585 045e 0133     		adds	r3, r3, #1
 16586 0460 9A46     		mov	r10, r3
 16587 0462 E3E7     		b	.L656
 16588              	.LVL1700:
 16589              	.L876:
1341:Core/Src/lz4.c ****     }
 16590              		.loc 1 1341 16 view .LVU5436
 16591              	.LBE4149:
 16592              	.LBE4148:
1362:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, 0, notLimited, tableTyp
 16593              		.loc 1 1362 112 view .LVU5437
 16594 0464 0223     		movs	r3, #2
 16595 0466 9946     		mov	r9, r3
 16596 0468 EFE7     		b	.L692
 16597              	.LVL1701:
 16598              	.L694:
 16599              	.LBB4348:
 16600              	.LBB4340:
1343:Core/Src/lz4.c **** 
 16601              		.loc 1 1343 5 is_stmt 1 view .LVU5438
1345:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
 16602              		.loc 1 1345 5 view .LVU5439
 16603              	.LBB4150:
 16604              	.LBI4150:
 904:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 16605              		.loc 1 904 22 view .LVU5440
 16606              	.LBB4151:
 917:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 16607              		.loc 1 917 5 view .LVU5441
 918:Core/Src/lz4.c **** 
 16608              		.loc 1 918 5 view .LVU5442
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 16609              		.loc 1 920 5 view .LVU5443
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 16610              		.loc 1 920 15 is_stmt 0 view .LVU5444
 16611 046a CF4B     		ldr	r3, .L974
 16612 046c 5A46     		mov	r2, fp
 16613 046e D558     		ldr	r5, [r2, r3]
 16614              	.LVL1702:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 16615              		.loc 1 921 5 is_stmt 1 view .LVU5445
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 16616              		.loc 1 921 17 is_stmt 0 view .LVU5446
 16617 0470 0198     		ldr	r0, [sp, #4]
 16618 0472 431B     		subs	r3, r0, r5
 16619 0474 0393     		str	r3, [sp, #12]
 16620              	.LVL1703:
 922:Core/Src/lz4.c **** 
 16621              		.loc 1 922 5 is_stmt 1 view .LVU5447
 924:Core/Src/lz4.c ****     const BYTE* const dictionary =
 16622              		.loc 1 924 5 view .LVU5448
 925:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
 16623              		.loc 1 925 5 view .LVU5449
 927:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 428


 16624              		.loc 1 927 5 view .LVU5450
 928:Core/Src/lz4.c ****     const U32 dictDelta = (dictDirective == usingDictCtx) ? startIndex - dictCtx->currentOffset : 0
 16625              		.loc 1 928 59 is_stmt 0 view .LVU5451
 16626 0476 CD4B     		ldr	r3, .L974+4
 16627              	.LVL1704:
 928:Core/Src/lz4.c ****     const U32 dictDelta = (dictDirective == usingDictCtx) ? startIndex - dictCtx->currentOffset : 0
 16628              		.loc 1 928 59 view .LVU5452
 16629 0478 D358     		ldr	r3, [r2, r3]
 16630              	.LVL1705:
 929:Core/Src/lz4.c **** 
 16631              		.loc 1 929 5 is_stmt 1 view .LVU5453
 931:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
 16632              		.loc 1 931 5 view .LVU5454
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 16633              		.loc 1 932 5 view .LVU5455
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 16634              		.loc 1 933 5 view .LVU5456
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 16635              		.loc 1 934 5 view .LVU5457
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 16636              		.loc 1 935 5 view .LVU5458
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 16637              		.loc 1 935 23 is_stmt 0 view .LVU5459
 16638 047a 8446     		mov	ip, r0
 16639 047c A444     		add	ip, ip, r4
 16640 047e 6246     		mov	r2, ip
 16641              	.LVL1706:
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 16642              		.loc 1 935 23 view .LVU5460
 16643 0480 0892     		str	r2, [sp, #32]
 16644              	.LVL1707:
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 16645              		.loc 1 936 5 is_stmt 1 view .LVU5461
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 16646              		.loc 1 936 23 is_stmt 0 view .LVU5462
 16647 0482 6146     		mov	r1, ip
 16648 0484 0B39     		subs	r1, r1, #11
 16649 0486 0691     		str	r1, [sp, #24]
 16650              	.LVL1708:
 937:Core/Src/lz4.c **** 
 16651              		.loc 1 937 5 is_stmt 1 view .LVU5463
 937:Core/Src/lz4.c **** 
 16652              		.loc 1 937 23 is_stmt 0 view .LVU5464
 16653 0488 053A     		subs	r2, r2, #5
 16654              	.LVL1709:
 937:Core/Src/lz4.c **** 
 16655              		.loc 1 937 23 view .LVU5465
 16656 048a 0C92     		str	r2, [sp, #48]
 16657              	.LVL1710:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 16658              		.loc 1 941 5 is_stmt 1 view .LVU5466
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 16659              		.loc 1 946 5 view .LVU5467
 947:Core/Src/lz4.c **** 
 16660              		.loc 1 947 5 view .LVU5468
 949:Core/Src/lz4.c ****     U32 forwardH;
 16661              		.loc 1 949 5 view .LVU5469
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 429


 950:Core/Src/lz4.c **** 
 16662              		.loc 1 950 5 view .LVU5470
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 16663              		.loc 1 952 5 view .LVU5471
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 16664              		.loc 1 952 98 view .LVU5472
 953:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 16665              		.loc 1 953 5 view .LVU5473
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 16666              		.loc 1 956 5 view .LVU5474
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 16667              		.loc 1 957 5 view .LVU5475
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 16668              		.loc 1 957 8 is_stmt 0 view .LVU5476
 16669 048c 4A46     		mov	r2, r9
 16670              	.LVL1711:
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 16671              		.loc 1 957 8 view .LVU5477
 16672 048e 032A     		cmp	r2, #3
 16673 0490 00D1     		bne	.LCB21300
 16674 0492 52E3     		b	.L878	@long jump
 16675              	.LCB21300:
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 16676              		.loc 1 958 5 is_stmt 1 view .LVU5478
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 16677              		.loc 1 958 27 view .LVU5479
 959:Core/Src/lz4.c **** 
 16678              		.loc 1 959 5 view .LVU5480
 961:Core/Src/lz4.c **** 
 16679              		.loc 1 961 5 view .LVU5481
 16680              	.LVL1712:
 964:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 16681              		.loc 1 964 5 view .LVU5482
 970:Core/Src/lz4.c ****     }
 16682              		.loc 1 970 9 view .LVU5483
 970:Core/Src/lz4.c ****     }
 16683              		.loc 1 970 24 is_stmt 0 view .LVU5484
 16684 0494 E318     		adds	r3, r4, r3
 16685              	.LVL1713:
 970:Core/Src/lz4.c ****     }
 16686              		.loc 1 970 24 view .LVU5485
 16687 0496 C54A     		ldr	r2, .L974+4
 16688              	.LVL1714:
 970:Core/Src/lz4.c ****     }
 16689              		.loc 1 970 24 view .LVU5486
 16690 0498 5946     		mov	r1, fp
 16691              	.LVL1715:
 970:Core/Src/lz4.c ****     }
 16692              		.loc 1 970 24 view .LVU5487
 16693 049a 8B50     		str	r3, [r1, r2]
 16694              	.LVL1716:
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 16695              		.loc 1 972 5 is_stmt 1 view .LVU5488
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 16696              		.loc 1 972 25 is_stmt 0 view .LVU5489
 16697 049c 6219     		adds	r2, r4, r5
 16698 049e C24B     		ldr	r3, .L974
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 430


 16699 04a0 CA50     		str	r2, [r1, r3]
 973:Core/Src/lz4.c **** 
 16700              		.loc 1 973 5 is_stmt 1 view .LVU5490
 973:Core/Src/lz4.c **** 
 16701              		.loc 1 973 21 is_stmt 0 view .LVU5491
 16702 04a2 C34B     		ldr	r3, .L974+8
 16703 04a4 5A46     		mov	r2, fp
 16704 04a6 4946     		mov	r1, r9
 16705 04a8 D150     		str	r1, [r2, r3]
 975:Core/Src/lz4.c **** 
 16706              		.loc 1 975 5 is_stmt 1 view .LVU5492
 975:Core/Src/lz4.c **** 
 16707              		.loc 1 975 8 is_stmt 0 view .LVU5493
 16708 04aa 0C2C     		cmp	r4, #12
 16709 04ac 00DC     		bgt	.LCB21332
 16710 04ae 18E3     		b	.L879	@long jump
 16711              	.LCB21332:
 16712              	.LVL1717:
 16713              	.LBB4152:
 978:Core/Src/lz4.c ****         if (tableType == byPtr) {
 16714              		.loc 1 978 9 is_stmt 1 view .LVU5494
 16715              	.LBB4153:
 16716              	.LBI4153:
 778:Core/Src/lz4.c **** {
 16717              		.loc 1 778 22 view .LVU5495
 16718              	.LBB4154:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 16719              		.loc 1 780 5 view .LVU5496
 781:Core/Src/lz4.c **** }
 16720              		.loc 1 781 5 view .LVU5497
 781:Core/Src/lz4.c **** }
 16721              		.loc 1 781 12 is_stmt 0 view .LVU5498
 16722 04b0 FFF7FEFF 		bl	LZ4_read32
 16723              	.LVL1718:
 16724              	.LBB4155:
 16725              	.LBI4155:
 758:Core/Src/lz4.c **** {
 16726              		.loc 1 758 22 is_stmt 1 view .LVU5499
 16727              	.LBB4156:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 16728              		.loc 1 760 5 view .LVU5500
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 16729              		.loc 1 760 8 is_stmt 0 view .LVU5501
 16730 04b4 4B46     		mov	r3, r9
 16731 04b6 032B     		cmp	r3, #3
 16732 04b8 19D0     		beq	.L918
 763:Core/Src/lz4.c **** }
 16733              		.loc 1 763 9 is_stmt 1 view .LVU5502
 763:Core/Src/lz4.c **** }
 16734              		.loc 1 763 27 is_stmt 0 view .LVU5503
 16735 04ba 8300     		lsls	r3, r0, #2
 16736 04bc 1B18     		adds	r3, r3, r0
 16737 04be 5B01     		lsls	r3, r3, #5
 16738 04c0 1B1A     		subs	r3, r3, r0
 16739 04c2 5A01     		lsls	r2, r3, #5
 16740 04c4 9B18     		adds	r3, r3, r2
 16741 04c6 9B00     		lsls	r3, r3, #2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 431


 16742 04c8 1B1A     		subs	r3, r3, r0
 16743 04ca 5A01     		lsls	r2, r3, #5
 16744 04cc D31A     		subs	r3, r2, r3
 16745 04ce 1A02     		lsls	r2, r3, #8
 16746 04d0 D31A     		subs	r3, r2, r3
 16747 04d2 1B01     		lsls	r3, r3, #4
 16748 04d4 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 16749              		.loc 1 763 42 view .LVU5504
 16750 04d6 1B0D     		lsrs	r3, r3, #20
 16751              	.L697:
 16752              	.LVL1719:
 763:Core/Src/lz4.c **** }
 16753              		.loc 1 763 42 view .LVU5505
 16754              	.LBE4156:
 16755              	.LBE4155:
 16756              	.LBE4154:
 16757              	.LBE4153:
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 16758              		.loc 1 979 9 is_stmt 1 view .LVU5506
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 16759              		.loc 1 979 12 is_stmt 0 view .LVU5507
 16760 04d8 4A46     		mov	r2, r9
 16761 04da 012A     		cmp	r2, #1
 16762 04dc 17D0     		beq	.L919
 982:Core/Src/lz4.c ****     }   }
 16763              		.loc 1 982 13 is_stmt 1 view .LVU5508
 16764              	.LVL1720:
 16765              	.LBB4160:
 16766              	.LBI4160:
 796:Core/Src/lz4.c **** {
 16767              		.loc 1 796 23 view .LVU5509
 16768              	.LBB4161:
 798:Core/Src/lz4.c ****     {
 16769              		.loc 1 798 5 view .LVU5510
 16770 04de 022A     		cmp	r2, #2
 16771 04e0 3FD0     		beq	.L700
 16772 04e2 032A     		cmp	r2, #3
 16773 04e4 17D1     		bne	.L699
 16774              	.LBB4162:
 804:Core/Src/lz4.c ****     }
 16775              		.loc 1 804 19 view .LVU5511
 16776              	.LVL1721:
 804:Core/Src/lz4.c ****     }
 16777              		.loc 1 804 54 view .LVU5512
 804:Core/Src/lz4.c ****     }
 16778              		.loc 1 804 75 view .LVU5513
 804:Core/Src/lz4.c ****     }
 16779              		.loc 1 804 84 is_stmt 0 view .LVU5514
 16780 04e6 5B00     		lsls	r3, r3, #1
 16781              	.LVL1722:
 804:Core/Src/lz4.c ****     }
 16782              		.loc 1 804 88 view .LVU5515
 16783 04e8 5A46     		mov	r2, fp
 16784 04ea D552     		strh	r5, [r2, r3]
 804:Core/Src/lz4.c ****     }
 16785              		.loc 1 804 100 is_stmt 1 view .LVU5516
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 432


 16786 04ec 13E0     		b	.L699
 16787              	.LVL1723:
 16788              	.L918:
 804:Core/Src/lz4.c ****     }
 16789              		.loc 1 804 100 is_stmt 0 view .LVU5517
 16790              	.LBE4162:
 16791              	.LBE4161:
 16792              	.LBE4160:
 16793              	.LBB4165:
 16794              	.LBB4159:
 16795              	.LBB4158:
 16796              	.LBB4157:
 761:Core/Src/lz4.c ****     else
 16797              		.loc 1 761 9 is_stmt 1 view .LVU5518
 761:Core/Src/lz4.c ****     else
 16798              		.loc 1 761 27 is_stmt 0 view .LVU5519
 16799 04ee 8300     		lsls	r3, r0, #2
 16800 04f0 1B18     		adds	r3, r3, r0
 16801 04f2 5B01     		lsls	r3, r3, #5
 16802 04f4 1B1A     		subs	r3, r3, r0
 16803 04f6 5A01     		lsls	r2, r3, #5
 16804 04f8 9B18     		adds	r3, r3, r2
 16805 04fa 9B00     		lsls	r3, r3, #2
 16806 04fc 1B1A     		subs	r3, r3, r0
 16807 04fe 5A01     		lsls	r2, r3, #5
 16808 0500 D21A     		subs	r2, r2, r3
 16809 0502 1302     		lsls	r3, r2, #8
 16810 0504 9B1A     		subs	r3, r3, r2
 16811 0506 1B01     		lsls	r3, r3, #4
 16812 0508 1B18     		adds	r3, r3, r0
 761:Core/Src/lz4.c ****     else
 16813              		.loc 1 761 42 view .LVU5520
 16814 050a DB0C     		lsrs	r3, r3, #19
 16815 050c E4E7     		b	.L697
 16816              	.LVL1724:
 16817              	.L919:
 761:Core/Src/lz4.c ****     else
 16818              		.loc 1 761 42 view .LVU5521
 16819              	.LBE4157:
 16820              	.LBE4158:
 16821              	.LBE4159:
 16822              	.LBE4165:
 980:Core/Src/lz4.c ****         } else {
 16823              		.loc 1 980 13 is_stmt 1 view .LVU5522
 16824              	.LBB4166:
 16825              	.LBI4166:
 808:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 16826              		.loc 1 808 23 view .LVU5523
 16827              	.LBE4166:
 16828              	.LBE4152:
 16829              	.LBE4151:
 16830              	.LBE4150:
 16831              	.LBE4340:
 16832              	.LBE4348:
 16833              	.LBE4147:
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 16834              		.loc 1 811 5 view .LVU5524
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 433


 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 16835              		.loc 1 811 33 view .LVU5525
 16836              	.LBB4356:
 16837              	.LBB4349:
 16838              	.LBB4341:
 16839              	.LBB4332:
 16840              	.LBB4324:
 16841              	.LBB4170:
 16842              	.LBB4168:
 16843              	.LBB4167:
 812:Core/Src/lz4.c **** }
 16844              		.loc 1 812 7 view .LVU5526
 812:Core/Src/lz4.c **** }
 16845              		.loc 1 812 57 view .LVU5527
 812:Core/Src/lz4.c **** }
 16846              		.loc 1 812 66 is_stmt 0 view .LVU5528
 16847 050e 9B00     		lsls	r3, r3, #2
 16848              	.LVL1725:
 812:Core/Src/lz4.c **** }
 16849              		.loc 1 812 70 view .LVU5529
 16850 0510 5A46     		mov	r2, fp
 16851 0512 0199     		ldr	r1, [sp, #4]
 16852 0514 D150     		str	r1, [r2, r3]
 812:Core/Src/lz4.c **** }
 16853              		.loc 1 812 75 is_stmt 1 view .LVU5530
 16854              	.LVL1726:
 16855              	.L699:
 812:Core/Src/lz4.c **** }
 16856              		.loc 1 812 75 is_stmt 0 view .LVU5531
 16857              	.LBE4167:
 16858              	.LBE4168:
 16859              	.LBE4170:
 984:Core/Src/lz4.c **** 
 16860              		.loc 1 984 5 is_stmt 1 view .LVU5532
 984:Core/Src/lz4.c **** 
 16861              		.loc 1 984 7 is_stmt 0 view .LVU5533
 16862 0516 019B     		ldr	r3, [sp, #4]
 16863 0518 0133     		adds	r3, r3, #1
 16864 051a 9A46     		mov	r10, r3
 16865              	.LVL1727:
 984:Core/Src/lz4.c **** 
 16866              		.loc 1 984 11 is_stmt 1 view .LVU5534
 16867              	.LBB4171:
 16868              	.LBI4171:
 778:Core/Src/lz4.c **** {
 16869              		.loc 1 778 22 view .LVU5535
 16870              	.LBB4172:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 16871              		.loc 1 780 5 view .LVU5536
 781:Core/Src/lz4.c **** }
 16872              		.loc 1 781 5 view .LVU5537
 781:Core/Src/lz4.c **** }
 16873              		.loc 1 781 12 is_stmt 0 view .LVU5538
 16874 051c 1800     		movs	r0, r3
 16875 051e FFF7FEFF 		bl	LZ4_read32
 16876              	.LVL1728:
 16877              	.LBB4173:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 434


 16878              	.LBI4173:
 758:Core/Src/lz4.c **** {
 16879              		.loc 1 758 22 is_stmt 1 view .LVU5539
 16880              	.LBB4174:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 16881              		.loc 1 760 5 view .LVU5540
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 16882              		.loc 1 760 8 is_stmt 0 view .LVU5541
 16883 0522 4B46     		mov	r3, r9
 16884 0524 032B     		cmp	r3, #3
 16885 0526 20D0     		beq	.L920
 763:Core/Src/lz4.c **** }
 16886              		.loc 1 763 9 is_stmt 1 view .LVU5542
 763:Core/Src/lz4.c **** }
 16887              		.loc 1 763 27 is_stmt 0 view .LVU5543
 16888 0528 8300     		lsls	r3, r0, #2
 16889 052a 1B18     		adds	r3, r3, r0
 16890 052c 5B01     		lsls	r3, r3, #5
 16891 052e 1B1A     		subs	r3, r3, r0
 16892 0530 5A01     		lsls	r2, r3, #5
 16893 0532 9B18     		adds	r3, r3, r2
 16894 0534 9B00     		lsls	r3, r3, #2
 16895 0536 1B1A     		subs	r3, r3, r0
 16896 0538 5A01     		lsls	r2, r3, #5
 16897 053a D21A     		subs	r2, r2, r3
 16898 053c 1302     		lsls	r3, r2, #8
 16899 053e 9B1A     		subs	r3, r3, r2
 16900 0540 1B01     		lsls	r3, r3, #4
 16901 0542 1818     		adds	r0, r3, r0
 16902              	.LVL1729:
 763:Core/Src/lz4.c **** }
 16903              		.loc 1 763 42 view .LVU5544
 16904 0544 030D     		lsrs	r3, r0, #20
 16905 0546 0493     		str	r3, [sp, #16]
 16906              	.L703:
 763:Core/Src/lz4.c **** }
 16907              		.loc 1 763 42 view .LVU5545
 16908              	.LBE4174:
 16909              	.LBE4173:
 16910              	.LBE4172:
 16911              	.LBE4171:
 16912              	.LBE4324:
 16913              	.LBE4332:
 16914              	.LBE4341:
 16915              	.LBE4349:
1362:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, 0, notLimited, tableTyp
 16916              		.loc 1 1362 112 view .LVU5546
 16917 0548 029B     		ldr	r3, [sp, #8]
 16918 054a 0593     		str	r3, [sp, #20]
 16919 054c 019B     		ldr	r3, [sp, #4]
 16920 054e 0B93     		str	r3, [sp, #44]
 16921 0550 4D46     		mov	r5, r9
 16922              	.LVL1730:
1362:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, 0, notLimited, tableTyp
 16923              		.loc 1 1362 112 view .LVU5547
 16924 0552 5446     		mov	r4, r10
 16925              	.LVL1731:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 435


 16926              	.L704:
 16927              	.LBB4350:
 16928              	.LBB4342:
 16929              	.LBB4333:
 16930              	.LBB4325:
 987:Core/Src/lz4.c ****         const BYTE* match;
 16931              		.loc 1 987 5 is_stmt 1 view .LVU5548
 16932              	.LBB4178:
 988:Core/Src/lz4.c ****         BYTE* token;
 16933              		.loc 1 988 9 view .LVU5549
 989:Core/Src/lz4.c ****         const BYTE* filledIp;
 16934              		.loc 1 989 9 view .LVU5550
 990:Core/Src/lz4.c **** 
 16935              		.loc 1 990 9 view .LVU5551
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 16936              		.loc 1 993 9 view .LVU5552
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 16937              		.loc 1 993 12 is_stmt 0 view .LVU5553
 16938 0554 012D     		cmp	r5, #1
 16939 0556 19D0     		beq	.L921
 16940              	.LBB4179:
1015:Core/Src/lz4.c ****             int step = 1;
 16941              		.loc 1 1015 13 is_stmt 1 view .LVU5554
 16942              	.LVL1732:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 16943              		.loc 1 1016 13 view .LVU5555
1017:Core/Src/lz4.c ****             do {
 16944              		.loc 1 1017 13 view .LVU5556
1017:Core/Src/lz4.c ****             do {
 16945              		.loc 1 1017 17 is_stmt 0 view .LVU5557
 16946 0558 199B     		ldr	r3, [sp, #100]
 16947 055a 9B01     		lsls	r3, r3, #6
 16948              	.LVL1733:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 16949              		.loc 1 1016 17 view .LVU5558
 16950 055c 0127     		movs	r7, #1
 16951 055e BA46     		mov	r10, r7
 16952 0560 9EE0     		b	.L718
 16953              	.LVL1734:
 16954              	.L700:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 16955              		.loc 1 1016 17 view .LVU5559
 16956              	.LBE4179:
 16957              	.LBE4178:
 16958              	.LBB4310:
 16959              	.LBB4169:
 16960              	.LBB4164:
 16961              	.LBB4163:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 16962              		.loc 1 803 19 is_stmt 1 view .LVU5560
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 16963              		.loc 1 803 54 view .LVU5561
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 16964              		.loc 1 803 63 is_stmt 0 view .LVU5562
 16965 0562 9B00     		lsls	r3, r3, #2
 16966              	.LVL1735:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 436


 16967              		.loc 1 803 67 view .LVU5563
 16968 0564 5A46     		mov	r2, fp
 16969 0566 D550     		str	r5, [r2, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 16970              		.loc 1 803 74 is_stmt 1 view .LVU5564
 16971 0568 D5E7     		b	.L699
 16972              	.LVL1736:
 16973              	.L920:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 16974              		.loc 1 803 74 is_stmt 0 view .LVU5565
 16975              	.LBE4163:
 16976              	.LBE4164:
 16977              	.LBE4169:
 16978              	.LBE4310:
 16979              	.LBB4311:
 16980              	.LBB4177:
 16981              	.LBB4176:
 16982              	.LBB4175:
 761:Core/Src/lz4.c ****     else
 16983              		.loc 1 761 9 is_stmt 1 view .LVU5566
 761:Core/Src/lz4.c ****     else
 16984              		.loc 1 761 27 is_stmt 0 view .LVU5567
 16985 056a 8300     		lsls	r3, r0, #2
 16986 056c 1B18     		adds	r3, r3, r0
 16987 056e 5B01     		lsls	r3, r3, #5
 16988 0570 1B1A     		subs	r3, r3, r0
 16989 0572 5A01     		lsls	r2, r3, #5
 16990 0574 9B18     		adds	r3, r3, r2
 16991 0576 9B00     		lsls	r3, r3, #2
 16992 0578 1B1A     		subs	r3, r3, r0
 16993 057a 5A01     		lsls	r2, r3, #5
 16994 057c D21A     		subs	r2, r2, r3
 16995 057e 1302     		lsls	r3, r2, #8
 16996 0580 9B1A     		subs	r3, r3, r2
 16997 0582 1B01     		lsls	r3, r3, #4
 16998 0584 1818     		adds	r0, r3, r0
 16999              	.LVL1737:
 761:Core/Src/lz4.c ****     else
 17000              		.loc 1 761 42 view .LVU5568
 17001 0586 C30C     		lsrs	r3, r0, #19
 17002 0588 0493     		str	r3, [sp, #16]
 17003 058a DDE7     		b	.L703
 17004              	.LVL1738:
 17005              	.L921:
 761:Core/Src/lz4.c ****     else
 17006              		.loc 1 761 42 view .LVU5569
 17007              	.LBE4175:
 17008              	.LBE4176:
 17009              	.LBE4177:
 17010              	.LBE4311:
 17011              	.LBB4312:
 17012              	.LBB4203:
 994:Core/Src/lz4.c ****             int step = 1;
 17013              		.loc 1 994 13 is_stmt 1 view .LVU5570
 995:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 17014              		.loc 1 995 13 view .LVU5571
 996:Core/Src/lz4.c ****             do {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 437


 17015              		.loc 1 996 13 view .LVU5572
 996:Core/Src/lz4.c ****             do {
 17016              		.loc 1 996 17 is_stmt 0 view .LVU5573
 17017 058c 199B     		ldr	r3, [sp, #100]
 17018 058e 9B01     		lsls	r3, r3, #6
 17019 0590 9946     		mov	r9, r3
 17020              	.LVL1739:
 995:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 17021              		.loc 1 995 17 view .LVU5574
 17022 0592 0127     		movs	r7, #1
 17023 0594 A846     		mov	r8, r5
 17024 0596 00E0     		b	.L708
 17025              	.LVL1740:
 17026              	.L880:
 995:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 17027              		.loc 1 995 17 view .LVU5575
 17028 0598 0496     		str	r6, [sp, #16]
 17029              	.LVL1741:
 17030              	.L708:
 997:Core/Src/lz4.c ****                 U32 const h = forwardH;
 17031              		.loc 1 997 13 is_stmt 1 view .LVU5576
 17032              	.LBB4204:
 998:Core/Src/lz4.c ****                 ip = forwardIp;
 17033              		.loc 1 998 17 view .LVU5577
 999:Core/Src/lz4.c ****                 forwardIp += step;
 17034              		.loc 1 999 17 view .LVU5578
1000:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 17035              		.loc 1 1000 17 view .LVU5579
 17036 059a 2500     		movs	r5, r4
1000:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 17037              		.loc 1 1000 27 is_stmt 0 view .LVU5580
 17038 059c E419     		adds	r4, r4, r7
 17039              	.LVL1742:
1001:Core/Src/lz4.c **** 
 17040              		.loc 1 1001 17 is_stmt 1 view .LVU5581
 17041 059e 4F46     		mov	r7, r9
 17042              	.LVL1743:
1001:Core/Src/lz4.c **** 
 17043              		.loc 1 1001 22 is_stmt 0 view .LVU5582
 17044 05a0 BF11     		asrs	r7, r7, #6
 17045 05a2 0123     		movs	r3, #1
 17046 05a4 9C46     		mov	ip, r3
 17047 05a6 E144     		add	r9, r9, ip
 17048              	.LVL1744:
1003:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 17049              		.loc 1 1003 17 is_stmt 1 view .LVU5583
1003:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 17050              		.loc 1 1003 20 is_stmt 0 view .LVU5584
 17051 05a8 069B     		ldr	r3, [sp, #24]
 17052 05aa A342     		cmp	r3, r4
 17053 05ac 00D2     		bcs	.LCB21839
 17054 05ae 9CE2     		b	.L695	@long jump
 17055              	.LCB21839:
1004:Core/Src/lz4.c **** 
 17056              		.loc 1 1004 17 is_stmt 1 view .LVU5585
1006:Core/Src/lz4.c ****                 forwardH = LZ4_hashPosition(forwardIp, tableType);
 17057              		.loc 1 1006 17 view .LVU5586
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 438


1006:Core/Src/lz4.c ****                 forwardH = LZ4_hashPosition(forwardIp, tableType);
 17058              		.loc 1 1006 25 is_stmt 0 view .LVU5587
 17059 05b0 4246     		mov	r2, r8
 17060 05b2 5946     		mov	r1, fp
 17061 05b4 0498     		ldr	r0, [sp, #16]
 17062 05b6 FFF7FEFF 		bl	LZ4_getPositionOnHash
 17063              	.LVL1745:
 17064 05ba 8246     		mov	r10, r0
 17065              	.LVL1746:
1007:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 17066              		.loc 1 1007 17 is_stmt 1 view .LVU5588
 17067              	.LBB4205:
 17068              	.LBI4205:
 778:Core/Src/lz4.c **** {
 17069              		.loc 1 778 22 view .LVU5589
 17070              	.LBB4206:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 17071              		.loc 1 780 5 view .LVU5590
 781:Core/Src/lz4.c **** }
 17072              		.loc 1 781 5 view .LVU5591
 781:Core/Src/lz4.c **** }
 17073              		.loc 1 781 12 is_stmt 0 view .LVU5592
 17074 05bc 2000     		movs	r0, r4
 17075              	.LVL1747:
 781:Core/Src/lz4.c **** }
 17076              		.loc 1 781 12 view .LVU5593
 17077 05be FFF7FEFF 		bl	LZ4_read32
 17078              	.LVL1748:
 17079              	.LBB4207:
 17080              	.LBI4207:
 758:Core/Src/lz4.c **** {
 17081              		.loc 1 758 22 is_stmt 1 view .LVU5594
 17082              	.LBB4208:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 17083              		.loc 1 760 5 view .LVU5595
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 17084              		.loc 1 760 8 is_stmt 0 view .LVU5596
 17085 05c2 4346     		mov	r3, r8
 17086 05c4 032B     		cmp	r3, #3
 17087 05c6 22D0     		beq	.L922
 763:Core/Src/lz4.c **** }
 17088              		.loc 1 763 9 is_stmt 1 view .LVU5597
 763:Core/Src/lz4.c **** }
 17089              		.loc 1 763 27 is_stmt 0 view .LVU5598
 17090 05c8 8300     		lsls	r3, r0, #2
 17091 05ca 1B18     		adds	r3, r3, r0
 17092 05cc 5B01     		lsls	r3, r3, #5
 17093 05ce 1B1A     		subs	r3, r3, r0
 17094 05d0 5A01     		lsls	r2, r3, #5
 17095 05d2 9B18     		adds	r3, r3, r2
 17096 05d4 9B00     		lsls	r3, r3, #2
 17097 05d6 1B1A     		subs	r3, r3, r0
 17098 05d8 5E01     		lsls	r6, r3, #5
 17099 05da F31A     		subs	r3, r6, r3
 17100 05dc 1E02     		lsls	r6, r3, #8
 17101 05de F61A     		subs	r6, r6, r3
 17102 05e0 3601     		lsls	r6, r6, #4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 439


 17103 05e2 3618     		adds	r6, r6, r0
 763:Core/Src/lz4.c **** }
 17104              		.loc 1 763 42 view .LVU5599
 17105 05e4 360D     		lsrs	r6, r6, #20
 17106              	.L707:
 17107              	.LVL1749:
 763:Core/Src/lz4.c **** }
 17108              		.loc 1 763 42 view .LVU5600
 17109              	.LBE4208:
 17110              	.LBE4207:
 17111              	.LBE4206:
 17112              	.LBE4205:
1008:Core/Src/lz4.c **** 
 17113              		.loc 1 1008 17 is_stmt 1 view .LVU5601
 17114              	.LBB4212:
 17115              	.LBI4212:
 808:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 17116              		.loc 1 808 23 view .LVU5602
 17117              	.LBE4212:
 17118              	.LBE4204:
 17119              	.LBE4203:
 17120              	.LBE4312:
 17121              	.LBE4325:
 17122              	.LBE4333:
 17123              	.LBE4342:
 17124              	.LBE4350:
 17125              	.LBE4356:
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 17126              		.loc 1 811 5 view .LVU5603
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 17127              		.loc 1 811 33 view .LVU5604
 17128              	.LBB4357:
 17129              	.LBB4351:
 17130              	.LBB4343:
 17131              	.LBB4334:
 17132              	.LBB4326:
 17133              	.LBB4313:
 17134              	.LBB4218:
 17135              	.LBB4216:
 17136              	.LBB4214:
 17137              	.LBB4213:
 812:Core/Src/lz4.c **** }
 17138              		.loc 1 812 7 view .LVU5605
 812:Core/Src/lz4.c **** }
 17139              		.loc 1 812 57 view .LVU5606
 812:Core/Src/lz4.c **** }
 17140              		.loc 1 812 66 is_stmt 0 view .LVU5607
 17141 05e6 049B     		ldr	r3, [sp, #16]
 17142 05e8 9B00     		lsls	r3, r3, #2
 812:Core/Src/lz4.c **** }
 17143              		.loc 1 812 70 view .LVU5608
 17144 05ea 5A46     		mov	r2, fp
 17145 05ec D550     		str	r5, [r2, r3]
 812:Core/Src/lz4.c **** }
 17146              		.loc 1 812 75 is_stmt 1 view .LVU5609
 17147              	.LVL1750:
 812:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 440


 17148              		.loc 1 812 75 is_stmt 0 view .LVU5610
 17149              	.LBE4213:
 17150              	.LBE4214:
 17151              	.LBE4216:
1010:Core/Src/lz4.c ****                    || (LZ4_read32(match) != LZ4_read32(ip)) );
 17152              		.loc 1 1010 21 is_stmt 1 view .LVU5611
1010:Core/Src/lz4.c ****                    || (LZ4_read32(match) != LZ4_read32(ip)) );
 17153              		.loc 1 1010 29 is_stmt 0 view .LVU5612
 17154 05ee 714B     		ldr	r3, .L974+12
 17155 05f0 5344     		add	r3, r3, r10
1011:Core/Src/lz4.c **** 
 17156              		.loc 1 1011 20 view .LVU5613
 17157 05f2 9D42     		cmp	r5, r3
 17158 05f4 D0D8     		bhi	.L880
 17159              	.LVL1751:
1011:Core/Src/lz4.c **** 
 17160              		.loc 1 1011 24 view .LVU5614
 17161 05f6 5046     		mov	r0, r10
 17162 05f8 FFF7FEFF 		bl	LZ4_read32
 17163              	.LVL1752:
1011:Core/Src/lz4.c **** 
 17164              		.loc 1 1011 24 view .LVU5615
 17165 05fc 0490     		str	r0, [sp, #16]
 17166              	.LVL1753:
1011:Core/Src/lz4.c **** 
 17167              		.loc 1 1011 45 view .LVU5616
 17168 05fe 2800     		movs	r0, r5
 17169 0600 FFF7FEFF 		bl	LZ4_read32
 17170              	.LVL1754:
1011:Core/Src/lz4.c **** 
 17171              		.loc 1 1011 20 view .LVU5617
 17172 0604 049B     		ldr	r3, [sp, #16]
 17173 0606 8342     		cmp	r3, r0
 17174 0608 11D0     		beq	.L923
 17175 060a 0496     		str	r6, [sp, #16]
 17176 060c C5E7     		b	.L708
 17177              	.LVL1755:
 17178              	.L922:
 17179              	.LBB4217:
 17180              	.LBB4215:
 17181              	.LBB4211:
 17182              	.LBB4210:
 17183              	.LBB4209:
 761:Core/Src/lz4.c ****     else
 17184              		.loc 1 761 9 is_stmt 1 view .LVU5618
 761:Core/Src/lz4.c ****     else
 17185              		.loc 1 761 27 is_stmt 0 view .LVU5619
 17186 060e 8300     		lsls	r3, r0, #2
 17187 0610 1B18     		adds	r3, r3, r0
 17188 0612 5B01     		lsls	r3, r3, #5
 17189 0614 1B1A     		subs	r3, r3, r0
 17190 0616 5A01     		lsls	r2, r3, #5
 17191 0618 9B18     		adds	r3, r3, r2
 17192 061a 9B00     		lsls	r3, r3, #2
 17193 061c 1B1A     		subs	r3, r3, r0
 17194 061e 5E01     		lsls	r6, r3, #5
 17195 0620 F31A     		subs	r3, r6, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 441


 17196 0622 1E02     		lsls	r6, r3, #8
 17197 0624 F61A     		subs	r6, r6, r3
 17198 0626 3601     		lsls	r6, r6, #4
 17199 0628 3618     		adds	r6, r6, r0
 761:Core/Src/lz4.c ****     else
 17200              		.loc 1 761 42 view .LVU5620
 17201 062a F60C     		lsrs	r6, r6, #19
 17202 062c DBE7     		b	.L707
 17203              	.LVL1756:
 17204              	.L923:
 761:Core/Src/lz4.c ****     else
 17205              		.loc 1 761 42 view .LVU5621
 17206              	.LBE4209:
 17207              	.LBE4210:
 17208              	.LBE4211:
 17209              	.LBE4215:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 17210              		.loc 1 999 20 view .LVU5622
 17211 062e 2B00     		movs	r3, r5
 17212 0630 4546     		mov	r5, r8
 17213              	.LVL1757:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 17214              		.loc 1 999 20 view .LVU5623
 17215 0632 1C00     		movs	r4, r3
 17216              	.LVL1758:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 17217              		.loc 1 999 20 view .LVU5624
 17218 0634 5146     		mov	r1, r10
 17219 0636 6EE0     		b	.L719
 17220              	.LVL1759:
 17221              	.L925:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 17222              		.loc 1 999 20 view .LVU5625
 17223              	.LBE4217:
 17224              	.LBE4218:
 17225              	.LBB4219:
 17226              	.LBB4180:
 17227              	.LBB4181:
 17228              	.LBB4182:
 17229              	.LBB4183:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 17230              		.loc 1 831 9 is_stmt 1 view .LVU5626
 832:Core/Src/lz4.c ****         return hashTable[h];
 17231              		.loc 1 832 9 view .LVU5627
 833:Core/Src/lz4.c ****     }
 17232              		.loc 1 833 9 view .LVU5628
 833:Core/Src/lz4.c ****     }
 17233              		.loc 1 833 25 is_stmt 0 view .LVU5629
 17234 0638 049A     		ldr	r2, [sp, #16]
 17235              	.LVL1760:
 833:Core/Src/lz4.c ****     }
 17236              		.loc 1 833 25 view .LVU5630
 17237 063a 9200     		lsls	r2, r2, #2
 17238 063c 5946     		mov	r1, fp
 17239 063e 8A58     		ldr	r2, [r1, r2]
 17240 0640 9046     		mov	r8, r2
 17241 0642 37E0     		b	.L711
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 442


 17242              	.LVL1761:
 17243              	.L926:
 833:Core/Src/lz4.c ****     }
 17244              		.loc 1 833 25 view .LVU5631
 17245              	.LBE4183:
 17246              	.LBB4184:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 17247              		.loc 1 836 9 is_stmt 1 view .LVU5632
 837:Core/Src/lz4.c ****         return hashTable[h];
 17248              		.loc 1 837 9 view .LVU5633
 838:Core/Src/lz4.c ****     }
 17249              		.loc 1 838 9 view .LVU5634
 838:Core/Src/lz4.c ****     }
 17250              		.loc 1 838 25 is_stmt 0 view .LVU5635
 17251 0644 049A     		ldr	r2, [sp, #16]
 17252              	.LVL1762:
 838:Core/Src/lz4.c ****     }
 17253              		.loc 1 838 25 view .LVU5636
 17254 0646 5200     		lsls	r2, r2, #1
 17255 0648 5946     		mov	r1, fp
 17256 064a 8A5A     		ldrh	r2, [r1, r2]
 17257 064c 9046     		mov	r8, r2
 17258 064e 31E0     		b	.L711
 17259              	.LVL1763:
 17260              	.L927:
 838:Core/Src/lz4.c ****     }
 17261              		.loc 1 838 25 view .LVU5637
 17262              	.LBE4184:
 17263              	.LBE4182:
 17264              	.LBE4181:
 17265              	.LBB4187:
 17266              	.LBB4188:
 17267              	.LBB4189:
 17268              	.LBB4190:
 761:Core/Src/lz4.c ****     else
 17269              		.loc 1 761 9 is_stmt 1 view .LVU5638
 761:Core/Src/lz4.c ****     else
 17270              		.loc 1 761 27 is_stmt 0 view .LVU5639
 17271 0650 8300     		lsls	r3, r0, #2
 17272 0652 1B18     		adds	r3, r3, r0
 17273 0654 5B01     		lsls	r3, r3, #5
 17274 0656 1B1A     		subs	r3, r3, r0
 17275 0658 5A01     		lsls	r2, r3, #5
 17276 065a 9B18     		adds	r3, r3, r2
 17277 065c 9B00     		lsls	r3, r3, #2
 17278 065e 1B1A     		subs	r3, r3, r0
 17279 0660 5E01     		lsls	r6, r3, #5
 17280 0662 F31A     		subs	r3, r6, r3
 17281 0664 1E02     		lsls	r6, r3, #8
 17282 0666 F61A     		subs	r6, r6, r3
 17283 0668 3601     		lsls	r6, r6, #4
 17284 066a 3618     		adds	r6, r6, r0
 761:Core/Src/lz4.c ****     else
 17285              		.loc 1 761 42 view .LVU5640
 17286 066c F60C     		lsrs	r6, r6, #19
 17287 066e 42E0     		b	.L713
 17288              	.LVL1764:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 443


 17289              	.L714:
 761:Core/Src/lz4.c ****     else
 17290              		.loc 1 761 42 view .LVU5641
 17291              	.LBE4190:
 17292              	.LBE4189:
 17293              	.LBE4188:
 17294              	.LBE4187:
 17295              	.LBB4194:
 17296              	.LBB4195:
 17297              	.LBB4196:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 17298              		.loc 1 803 19 is_stmt 1 view .LVU5642
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 17299              		.loc 1 803 54 view .LVU5643
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 17300              		.loc 1 803 63 is_stmt 0 view .LVU5644
 17301 0670 049B     		ldr	r3, [sp, #16]
 17302 0672 9B00     		lsls	r3, r3, #2
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 17303              		.loc 1 803 67 view .LVU5645
 17304 0674 5A46     		mov	r2, fp
 17305 0676 0999     		ldr	r1, [sp, #36]
 17306 0678 D150     		str	r1, [r2, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 17307              		.loc 1 803 74 is_stmt 1 view .LVU5646
 17308 067a 40E0     		b	.L716
 17309              	.LVL1765:
 17310              	.L715:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 17311              		.loc 1 803 74 is_stmt 0 view .LVU5647
 17312              	.LBE4196:
 17313              	.LBB4197:
 804:Core/Src/lz4.c ****     }
 17314              		.loc 1 804 19 is_stmt 1 view .LVU5648
 804:Core/Src/lz4.c ****     }
 17315              		.loc 1 804 54 view .LVU5649
 804:Core/Src/lz4.c ****     }
 17316              		.loc 1 804 75 view .LVU5650
 804:Core/Src/lz4.c ****     }
 17317              		.loc 1 804 84 is_stmt 0 view .LVU5651
 17318 067c 049B     		ldr	r3, [sp, #16]
 17319 067e 5B00     		lsls	r3, r3, #1
 804:Core/Src/lz4.c ****     }
 17320              		.loc 1 804 88 view .LVU5652
 17321 0680 5A46     		mov	r2, fp
 17322 0682 0999     		ldr	r1, [sp, #36]
 17323 0684 D152     		strh	r1, [r2, r3]
 804:Core/Src/lz4.c ****     }
 17324              		.loc 1 804 100 is_stmt 1 view .LVU5653
 17325 0686 3AE0     		b	.L716
 17326              	.LVL1766:
 17327              	.L717:
 804:Core/Src/lz4.c ****     }
 17328              		.loc 1 804 100 is_stmt 0 view .LVU5654
 17329              	.LBE4197:
 17330              	.LBE4195:
 17331              	.LBE4194:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 444


1067:Core/Src/lz4.c **** 
 17332              		.loc 1 1067 17 is_stmt 1 view .LVU5655
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 17333              		.loc 1 1069 17 view .LVU5656
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 17334              		.loc 1 1069 21 is_stmt 0 view .LVU5657
 17335 0688 4846     		mov	r0, r9
 17336 068a FFF7FEFF 		bl	LZ4_read32
 17337              	.LVL1767:
 17338 068e 8046     		mov	r8, r0
 17339              	.LVL1768:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 17340              		.loc 1 1069 42 view .LVU5658
 17341 0690 2000     		movs	r0, r4
 17342 0692 FFF7FEFF 		bl	LZ4_read32
 17343              	.LVL1769:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 17344              		.loc 1 1069 20 view .LVU5659
 17345 0696 8045     		cmp	r8, r0
 17346 0698 3CD0     		beq	.L924
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 17347              		.loc 1 1069 20 view .LVU5660
 17348 069a 079B     		ldr	r3, [sp, #28]
 17349 069c 3C00     		movs	r4, r7
 17350              	.LVL1770:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 17351              		.loc 1 1069 20 view .LVU5661
 17352 069e 0496     		str	r6, [sp, #16]
 17353              	.LVL1771:
 17354              	.L718:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 17355              		.loc 1 1069 20 view .LVU5662
 17356              	.LBE4180:
1018:Core/Src/lz4.c ****                 U32 const h = forwardH;
 17357              		.loc 1 1018 13 is_stmt 1 view .LVU5663
 17358              	.LBB4202:
1019:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
 17359              		.loc 1 1019 17 view .LVU5664
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 17360              		.loc 1 1020 17 view .LVU5665
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 17361              		.loc 1 1020 53 is_stmt 0 view .LVU5666
 17362 06a0 039A     		ldr	r2, [sp, #12]
 17363 06a2 A21A     		subs	r2, r4, r2
 17364 06a4 0992     		str	r2, [sp, #36]
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 17365              		.loc 1 1020 27 view .LVU5667
 17366 06a6 0A92     		str	r2, [sp, #40]
 17367              	.LVL1772:
1021:Core/Src/lz4.c ****                 assert(matchIndex <= current);
 17368              		.loc 1 1021 17 is_stmt 1 view .LVU5668
 17369              	.LBB4199:
 17370              	.LBI4181:
 827:Core/Src/lz4.c **** {
 17371              		.loc 1 827 22 view .LVU5669
 17372              	.LBB4186:
 17373              	.LBB4185:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 445


 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 17374              		.loc 1 829 5 view .LVU5670
 17375              	.LBE4185:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 17376              		.loc 1 829 44 view .LVU5671
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 17377              		.loc 1 830 5 view .LVU5672
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 17378              		.loc 1 830 8 is_stmt 0 view .LVU5673
 17379 06a8 022D     		cmp	r5, #2
 17380 06aa C5D0     		beq	.L925
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 17381              		.loc 1 835 5 is_stmt 1 view .LVU5674
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 17382              		.loc 1 835 8 is_stmt 0 view .LVU5675
 17383 06ac 032D     		cmp	r5, #3
 17384 06ae C9D0     		beq	.L926
 840:Core/Src/lz4.c **** }
 17385              		.loc 1 840 23 view .LVU5676
 17386 06b0 0022     		movs	r2, #0
 17387              	.LVL1773:
 840:Core/Src/lz4.c **** }
 17388              		.loc 1 840 23 view .LVU5677
 17389 06b2 9046     		mov	r8, r2
 17390              	.L711:
 17391              	.LVL1774:
 840:Core/Src/lz4.c **** }
 17392              		.loc 1 840 23 view .LVU5678
 17393              	.LBE4186:
 17394              	.LBE4199:
1022:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
 17395              		.loc 1 1022 17 is_stmt 1 view .LVU5679
1023:Core/Src/lz4.c ****                 ip = forwardIp;
 17396              		.loc 1 1023 17 view .LVU5680
1024:Core/Src/lz4.c ****                 forwardIp += step;
 17397              		.loc 1 1024 17 view .LVU5681
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 17398              		.loc 1 1025 17 view .LVU5682
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 17399              		.loc 1 1025 27 is_stmt 0 view .LVU5683
 17400 06b4 5246     		mov	r2, r10
 17401 06b6 A718     		adds	r7, r4, r2
 17402              	.LVL1775:
1026:Core/Src/lz4.c **** 
 17403              		.loc 1 1026 17 is_stmt 1 view .LVU5684
1026:Core/Src/lz4.c **** 
 17404              		.loc 1 1026 38 is_stmt 0 view .LVU5685
 17405 06b8 5A1C     		adds	r2, r3, #1
 17406 06ba 0792     		str	r2, [sp, #28]
 17407              	.LVL1776:
1026:Core/Src/lz4.c **** 
 17408              		.loc 1 1026 22 view .LVU5686
 17409 06bc 9B11     		asrs	r3, r3, #6
 17410 06be 9A46     		mov	r10, r3
 17411              	.LVL1777:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 17412              		.loc 1 1028 17 is_stmt 1 view .LVU5687
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 446


1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 17413              		.loc 1 1028 20 is_stmt 0 view .LVU5688
 17414 06c0 069B     		ldr	r3, [sp, #24]
 17415              	.LVL1778:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 17416              		.loc 1 1028 20 view .LVU5689
 17417 06c2 BB42     		cmp	r3, r7
 17418 06c4 00D2     		bcs	.LCB22310
 17419 06c6 10E2     		b	.L695	@long jump
 17420              	.LCB22310:
1029:Core/Src/lz4.c **** 
 17421              		.loc 1 1029 17 is_stmt 1 view .LVU5690
1031:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 17422              		.loc 1 1031 17 view .LVU5691
1043:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 17423              		.loc 1 1043 24 view .LVU5692
1055:Core/Src/lz4.c ****                 }
 17424              		.loc 1 1055 21 view .LVU5693
1055:Core/Src/lz4.c ****                 }
 17425              		.loc 1 1055 27 is_stmt 0 view .LVU5694
 17426 06c8 039B     		ldr	r3, [sp, #12]
 17427 06ca 4344     		add	r3, r3, r8
 17428 06cc 9946     		mov	r9, r3
 17429              	.LVL1779:
1057:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
 17430              		.loc 1 1057 17 is_stmt 1 view .LVU5695
 17431              	.LBB4200:
 17432              	.LBI4187:
 778:Core/Src/lz4.c **** {
 17433              		.loc 1 778 22 view .LVU5696
 17434              	.LBB4193:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 17435              		.loc 1 780 5 view .LVU5697
 781:Core/Src/lz4.c **** }
 17436              		.loc 1 781 5 view .LVU5698
 781:Core/Src/lz4.c **** }
 17437              		.loc 1 781 12 is_stmt 0 view .LVU5699
 17438 06ce 3800     		movs	r0, r7
 17439 06d0 FFF7FEFF 		bl	LZ4_read32
 17440              	.LVL1780:
 17441              	.LBB4192:
 17442              	.LBI4189:
 758:Core/Src/lz4.c **** {
 17443              		.loc 1 758 22 is_stmt 1 view .LVU5700
 17444              	.LBB4191:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 17445              		.loc 1 760 5 view .LVU5701
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 17446              		.loc 1 760 8 is_stmt 0 view .LVU5702
 17447 06d4 032D     		cmp	r5, #3
 17448 06d6 BBD0     		beq	.L927
 763:Core/Src/lz4.c **** }
 17449              		.loc 1 763 9 is_stmt 1 view .LVU5703
 763:Core/Src/lz4.c **** }
 17450              		.loc 1 763 27 is_stmt 0 view .LVU5704
 17451 06d8 8300     		lsls	r3, r0, #2
 17452 06da 1B18     		adds	r3, r3, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 447


 17453 06dc 5B01     		lsls	r3, r3, #5
 17454 06de 1B1A     		subs	r3, r3, r0
 17455 06e0 5A01     		lsls	r2, r3, #5
 17456 06e2 9B18     		adds	r3, r3, r2
 17457 06e4 9B00     		lsls	r3, r3, #2
 17458 06e6 1B1A     		subs	r3, r3, r0
 17459 06e8 5E01     		lsls	r6, r3, #5
 17460 06ea F31A     		subs	r3, r6, r3
 17461 06ec 1E02     		lsls	r6, r3, #8
 17462 06ee F61A     		subs	r6, r6, r3
 17463 06f0 3601     		lsls	r6, r6, #4
 17464 06f2 3618     		adds	r6, r6, r0
 763:Core/Src/lz4.c **** }
 17465              		.loc 1 763 42 view .LVU5705
 17466 06f4 360D     		lsrs	r6, r6, #20
 17467              	.L713:
 17468              	.LVL1781:
 763:Core/Src/lz4.c **** }
 17469              		.loc 1 763 42 view .LVU5706
 17470              	.LBE4191:
 17471              	.LBE4192:
 17472              	.LBE4193:
 17473              	.LBE4200:
1058:Core/Src/lz4.c **** 
 17474              		.loc 1 1058 17 is_stmt 1 view .LVU5707
 17475              	.LBB4201:
 17476              	.LBI4194:
 796:Core/Src/lz4.c **** {
 17477              		.loc 1 796 23 view .LVU5708
 17478              	.LBB4198:
 798:Core/Src/lz4.c ****     {
 17479              		.loc 1 798 5 view .LVU5709
 17480 06f6 022D     		cmp	r5, #2
 17481 06f8 BAD0     		beq	.L714
 17482 06fa 032D     		cmp	r5, #3
 17483 06fc BED0     		beq	.L715
 17484              	.L716:
 17485              	.LVL1782:
 798:Core/Src/lz4.c ****     {
 17486              		.loc 1 798 5 is_stmt 0 view .LVU5710
 17487              	.LBE4198:
 17488              	.LBE4201:
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 17489              		.loc 1 1060 17 is_stmt 1 view .LVU5711
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 17490              		.loc 1 1060 100 view .LVU5712
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 17491              		.loc 1 1061 17 view .LVU5713
1062:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
 17492              		.loc 1 1062 17 view .LVU5714
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 17493              		.loc 1 1063 17 view .LVU5715
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 17494              		.loc 1 1063 20 is_stmt 0 view .LVU5716
 17495 06fe 032D     		cmp	r5, #3
 17496 0700 C2D0     		beq	.L717
1064:Core/Src/lz4.c ****                     continue;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 448


 17497              		.loc 1 1064 33 view .LVU5717
 17498 0702 2C4B     		ldr	r3, .L974+12
 17499 0704 4344     		add	r3, r3, r8
1064:Core/Src/lz4.c ****                     continue;
 17500              		.loc 1 1064 19 view .LVU5718
 17501 0706 0A9A     		ldr	r2, [sp, #40]
 17502 0708 9A42     		cmp	r2, r3
 17503 070a BDD9     		bls	.L717
 17504 070c 079B     		ldr	r3, [sp, #28]
 17505 070e 3C00     		movs	r4, r7
 17506              	.LVL1783:
1064:Core/Src/lz4.c ****                     continue;
 17507              		.loc 1 1064 19 view .LVU5719
 17508 0710 0496     		str	r6, [sp, #16]
 17509              	.LVL1784:
1064:Core/Src/lz4.c ****                     continue;
 17510              		.loc 1 1064 19 view .LVU5720
 17511 0712 C5E7     		b	.L718
 17512              	.LVL1785:
 17513              	.L924:
1064:Core/Src/lz4.c ****                     continue;
 17514              		.loc 1 1064 19 view .LVU5721
 17515 0714 4946     		mov	r1, r9
 17516              	.LVL1786:
 17517              	.L719:
1064:Core/Src/lz4.c ****                     continue;
 17518              		.loc 1 1064 19 view .LVU5722
 17519              	.LBE4202:
 17520              	.LBE4219:
1079:Core/Src/lz4.c **** 
 17521              		.loc 1 1079 15 is_stmt 1 view .LVU5723
1079:Core/Src/lz4.c **** 
 17522              		.loc 1 1079 29 is_stmt 0 view .LVU5724
 17523 0716 0B9B     		ldr	r3, [sp, #44]
 17524 0718 9C46     		mov	ip, r3
 17525 071a A445     		cmp	ip, r4
 17526 071c 9B41     		sbcs	r3, r3, r3
 17527 071e 5B42     		rsbs	r3, r3, #0
 17528 0720 019A     		ldr	r2, [sp, #4]
 17529 0722 9446     		mov	ip, r2
 17530 0724 8C45     		cmp	ip, r1
 17531 0726 9241     		sbcs	r2, r2, r2
 17532 0728 5242     		rsbs	r2, r2, #0
1079:Core/Src/lz4.c **** 
 17533              		.loc 1 1079 15 view .LVU5725
 17534 072a 1A42     		tst	r2, r3
 17535 072c 05D0     		beq	.L720
1079:Core/Src/lz4.c **** 
 17536              		.loc 1 1079 55 view .LVU5726
 17537 072e 631E     		subs	r3, r4, #1
 17538 0730 1A78     		ldrb	r2, [r3]
 17539 0732 4B1E     		subs	r3, r1, #1
 17540 0734 1B78     		ldrb	r3, [r3]
1079:Core/Src/lz4.c **** 
 17541              		.loc 1 1079 51 view .LVU5727
 17542 0736 9A42     		cmp	r2, r3
 17543 0738 17D0     		beq	.L721
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 449


 17544              	.L720:
 17545              	.LBB4220:
1082:Core/Src/lz4.c ****             token = op++;
 17546              		.loc 1 1082 54 view .LVU5728
 17547 073a 8A46     		mov	r10, r1
1082:Core/Src/lz4.c ****             token = op++;
 17548              		.loc 1 1082 13 is_stmt 1 view .LVU5729
1082:Core/Src/lz4.c ****             token = op++;
 17549              		.loc 1 1082 54 is_stmt 0 view .LVU5730
 17550 073c 0B9B     		ldr	r3, [sp, #44]
 17551 073e E71A     		subs	r7, r4, r3
 17552              	.LVL1787:
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 17553              		.loc 1 1083 13 is_stmt 1 view .LVU5731
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 17554              		.loc 1 1083 23 is_stmt 0 view .LVU5732
 17555 0740 059B     		ldr	r3, [sp, #20]
 17556 0742 5E1C     		adds	r6, r3, #1
 17557              	.LVL1788:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 17558              		.loc 1 1084 13 is_stmt 1 view .LVU5733
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 17559              		.loc 1 1088 13 view .LVU5734
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 17560              		.loc 1 1093 13 view .LVU5735
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 17561              		.loc 1 1093 16 is_stmt 0 view .LVU5736
 17562 0744 0E2F     		cmp	r7, #14
 17563 0746 13D8     		bhi	.L928
1099:Core/Src/lz4.c **** 
 17564              		.loc 1 1099 18 is_stmt 1 view .LVU5737
1099:Core/Src/lz4.c **** 
 17565              		.loc 1 1099 27 is_stmt 0 view .LVU5738
 17566 0748 3B01     		lsls	r3, r7, #4
 17567              	.LVL1789:
1099:Core/Src/lz4.c **** 
 17568              		.loc 1 1099 25 view .LVU5739
 17569 074a 059A     		ldr	r2, [sp, #20]
 17570 074c 1370     		strb	r3, [r2]
 17571              	.LVL1790:
 17572              	.L725:
1102:Core/Src/lz4.c ****             op+=litLength;
 17573              		.loc 1 1102 13 is_stmt 1 view .LVU5740
1102:Core/Src/lz4.c ****             op+=litLength;
 17574              		.loc 1 1102 41 is_stmt 0 view .LVU5741
 17575 074e F719     		adds	r7, r6, r7
 17576              	.LVL1791:
 17577              	.LBB4221:
 17578              	.LBI4221:
 446:Core/Src/lz4.c **** {
 17579              		.loc 1 446 6 is_stmt 1 view .LVU5742
 17580              	.LBB4222:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 17581              		.loc 1 448 5 view .LVU5743
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 17582              		.loc 1 449 5 view .LVU5744
 450:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 450


 17583              		.loc 1 450 5 view .LVU5745
 450:Core/Src/lz4.c **** 
 17584              		.loc 1 450 5 is_stmt 0 view .LVU5746
 17585              	.LBE4222:
 17586              	.LBE4221:
1102:Core/Src/lz4.c ****             op+=litLength;
 17587              		.loc 1 1102 41 view .LVU5747
 17588 0750 A046     		mov	r8, r4
 17589 0752 0B9C     		ldr	r4, [sp, #44]
 17590              	.LVL1792:
 17591              	.L726:
 17592              	.LBB4224:
 17593              	.LBB4223:
 452:Core/Src/lz4.c **** }
 17594              		.loc 1 452 5 is_stmt 1 view .LVU5748
 452:Core/Src/lz4.c **** }
 17595              		.loc 1 452 10 view .LVU5749
 17596 0754 0822     		movs	r2, #8
 17597 0756 2100     		movs	r1, r4
 17598 0758 3000     		movs	r0, r6
 17599 075a FFF7FEFF 		bl	memcpy
 17600              	.LVL1793:
 452:Core/Src/lz4.c **** }
 17601              		.loc 1 452 29 view .LVU5750
 452:Core/Src/lz4.c **** }
 17602              		.loc 1 452 30 is_stmt 0 view .LVU5751
 17603 075e 0836     		adds	r6, r6, #8
 17604              	.LVL1794:
 452:Core/Src/lz4.c **** }
 17605              		.loc 1 452 35 is_stmt 1 view .LVU5752
 452:Core/Src/lz4.c **** }
 17606              		.loc 1 452 36 is_stmt 0 view .LVU5753
 17607 0760 0834     		adds	r4, r4, #8
 17608              	.LVL1795:
 452:Core/Src/lz4.c **** }
 17609              		.loc 1 452 49 is_stmt 1 view .LVU5754
 452:Core/Src/lz4.c **** }
 17610              		.loc 1 452 5 is_stmt 0 view .LVU5755
 17611 0762 B742     		cmp	r7, r6
 17612 0764 F6D8     		bhi	.L726
 17613 0766 4446     		mov	r4, r8
 17614              	.LVL1796:
 452:Core/Src/lz4.c **** }
 17615              		.loc 1 452 5 view .LVU5756
 17616 0768 C2E0     		b	.L727
 17617              	.LVL1797:
 17618              	.L721:
 452:Core/Src/lz4.c **** }
 17619              		.loc 1 452 5 view .LVU5757
 17620              	.LBE4223:
 17621              	.LBE4224:
 17622              	.LBE4220:
1079:Core/Src/lz4.c **** 
 17623              		.loc 1 1079 87 is_stmt 1 view .LVU5758
1079:Core/Src/lz4.c **** 
 17624              		.loc 1 1079 89 is_stmt 0 view .LVU5759
 17625 076a 013C     		subs	r4, r4, #1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 451


 17626              	.LVL1798:
1079:Core/Src/lz4.c **** 
 17627              		.loc 1 1079 93 is_stmt 1 view .LVU5760
1079:Core/Src/lz4.c **** 
 17628              		.loc 1 1079 98 is_stmt 0 view .LVU5761
 17629 076c 0139     		subs	r1, r1, #1
 17630              	.LVL1799:
1079:Core/Src/lz4.c **** 
 17631              		.loc 1 1079 98 view .LVU5762
 17632 076e D2E7     		b	.L719
 17633              	.LVL1800:
 17634              	.L928:
 17635              	.LBB4226:
 17636              	.LBB4225:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 17637              		.loc 1 1094 17 is_stmt 1 view .LVU5763
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 17638              		.loc 1 1094 43 is_stmt 0 view .LVU5764
 17639 0770 3B00     		movs	r3, r7
 17640              	.LVL1801:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 17641              		.loc 1 1094 43 view .LVU5765
 17642 0772 0F3B     		subs	r3, r3, #15
 17643              	.LVL1802:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 17644              		.loc 1 1095 17 is_stmt 1 view .LVU5766
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 17645              		.loc 1 1095 24 is_stmt 0 view .LVU5767
 17646 0774 F022     		movs	r2, #240
 17647 0776 0599     		ldr	r1, [sp, #20]
 17648              	.LVL1803:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 17649              		.loc 1 1095 24 view .LVU5768
 17650 0778 0A70     		strb	r2, [r1]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 17651              		.loc 1 1096 17 is_stmt 1 view .LVU5769
 17652 077a 03E0     		b	.L723
 17653              	.L724:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 17654              		.loc 1 1096 46 view .LVU5770
 17655              	.LVL1804:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 17656              		.loc 1 1096 52 is_stmt 0 view .LVU5771
 17657 077c FF22     		movs	r2, #255
 17658 077e 3270     		strb	r2, [r6]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 17659              		.loc 1 1096 36 is_stmt 1 view .LVU5772
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 17660              		.loc 1 1096 39 is_stmt 0 view .LVU5773
 17661 0780 FF3B     		subs	r3, r3, #255
 17662              	.LVL1805:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 17663              		.loc 1 1096 49 view .LVU5774
 17664 0782 0136     		adds	r6, r6, #1
 17665              	.LVL1806:
 17666              	.L723:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 452


 17667              		.loc 1 1096 23 is_stmt 1 view .LVU5775
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 17668              		.loc 1 1096 17 is_stmt 0 view .LVU5776
 17669 0784 FE2B     		cmp	r3, #254
 17670 0786 F9DC     		bgt	.L724
1097:Core/Src/lz4.c ****             }
 17671              		.loc 1 1097 17 is_stmt 1 view .LVU5777
 17672              	.LVL1807:
1097:Core/Src/lz4.c ****             }
 17673              		.loc 1 1097 23 is_stmt 0 view .LVU5778
 17674 0788 3370     		strb	r3, [r6]
1097:Core/Src/lz4.c ****             }
 17675              		.loc 1 1097 20 view .LVU5779
 17676 078a 0136     		adds	r6, r6, #1
 17677              	.LVL1808:
1097:Core/Src/lz4.c ****             }
 17678              		.loc 1 1097 20 view .LVU5780
 17679              	.LBE4225:
 17680 078c DFE7     		b	.L725
 17681              	.LVL1809:
 17682              	.L729:
1097:Core/Src/lz4.c ****             }
 17683              		.loc 1 1097 20 view .LVU5781
 17684              	.LBE4226:
 17685              	.LBB4227:
 17686              	.LBB4228:
 17687              	.LBB4229:
 17688              	.LBB4230:
 670:Core/Src/lz4.c ****     }   }
 17689              		.loc 1 670 13 is_stmt 1 view .LVU5782
 670:Core/Src/lz4.c ****     }   }
 17690              		.loc 1 670 20 is_stmt 0 view .LVU5783
 17691 078e FFF7FEFF 		bl	LZ4_NbCommonBytes
 17692              	.LVL1810:
 670:Core/Src/lz4.c ****     }   }
 17693              		.loc 1 670 20 view .LVU5784
 17694 0792 0600     		movs	r6, r0
 17695              	.LVL1811:
 670:Core/Src/lz4.c ****     }   }
 17696              		.loc 1 670 20 view .LVU5785
 17697 0794 E6E0     		b	.L730
 17698              	.LVL1812:
 17699              	.L936:
 670:Core/Src/lz4.c ****     }   }
 17700              		.loc 1 670 20 view .LVU5786
 17701              	.LBE4230:
 17702              	.LBB4231:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 17703              		.loc 1 675 22 is_stmt 1 view .LVU5787
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 17704              		.loc 1 675 25 is_stmt 0 view .LVU5788
 17705 0796 0423     		movs	r3, #4
 17706 0798 9C46     		mov	ip, r3
 17707 079a E044     		add	r8, r8, ip
 17708              	.LVL1813:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 17709              		.loc 1 675 37 is_stmt 1 view .LVU5789
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 453


 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 17710              		.loc 1 675 43 is_stmt 0 view .LVU5790
 17711 079c E144     		add	r9, r9, ip
 17712              	.LVL1814:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 17713              		.loc 1 675 55 is_stmt 1 view .LVU5791
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 17714              		.loc 1 675 9 is_stmt 0 view .LVU5792
 17715 079e CBE0     		b	.L732
 17716              	.LVL1815:
 17717              	.L885:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 17718              		.loc 1 675 9 view .LVU5793
 17719              	.LBE4231:
 17720              	.LBB4232:
 17721 07a0 B046     		mov	r8, r6
 17722 07a2 A246     		mov	r10, r4
 17723              	.LVL1816:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 17724              		.loc 1 675 9 view .LVU5794
 17725 07a4 C8E0     		b	.L732
 17726              	.L975:
 17727 07a6 C046     		.align	2
 17728              	.L974:
 17729 07a8 08400000 		.word	16392
 17730 07ac 10400000 		.word	16400
 17731 07b0 0C400000 		.word	16396
 17732 07b4 FFFF0000 		.word	65535
 17733              	.LVL1817:
 17734              	.L935:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 17735              		.loc 1 675 9 view .LVU5795
 17736              	.LBE4232:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 17737              		.loc 1 681 23 view .LVU5796
 17738 07b8 5446     		mov	r4, r10
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 17739              		.loc 1 680 5 is_stmt 1 view .LVU5797
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 17740              		.loc 1 681 5 view .LVU5798
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 17741              		.loc 1 681 23 is_stmt 0 view .LVU5799
 17742 07ba 089B     		ldr	r3, [sp, #32]
 17743 07bc 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 17744              		.loc 1 681 8 view .LVU5800
 17745 07be 9845     		cmp	r8, r3
 17746 07c0 08D2     		bcs	.L734
 17747              	.LVL1818:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 17748              		.loc 1 681 32 view .LVU5801
 17749 07c2 4846     		mov	r0, r9
 17750 07c4 FFF7FEFF 		bl	LZ4_read16
 17751              	.LVL1819:
 17752 07c8 8246     		mov	r10, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 17753              		.loc 1 681 54 view .LVU5802
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 454


 17754 07ca 4046     		mov	r0, r8
 17755 07cc FFF7FEFF 		bl	LZ4_read16
 17756              	.LVL1820:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 17757              		.loc 1 681 28 view .LVU5803
 17758 07d0 8245     		cmp	r10, r0
 17759 07d2 0BD0     		beq	.L929
 17760              	.L734:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 17761              		.loc 1 682 5 is_stmt 1 view .LVU5804
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 17762              		.loc 1 682 8 is_stmt 0 view .LVU5805
 17763 07d4 0C9B     		ldr	r3, [sp, #48]
 17764 07d6 4345     		cmp	r3, r8
 17765 07d8 05D9     		bls	.L735
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 17766              		.loc 1 682 28 view .LVU5806
 17767 07da 4B46     		mov	r3, r9
 17768 07dc 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 17769              		.loc 1 682 39 view .LVU5807
 17770 07de 4346     		mov	r3, r8
 17771 07e0 1B78     		ldrb	r3, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 17772              		.loc 1 682 24 view .LVU5808
 17773 07e2 9A42     		cmp	r2, r3
 17774 07e4 07D0     		beq	.L930
 17775              	.L735:
 683:Core/Src/lz4.c **** }
 17776              		.loc 1 683 5 is_stmt 1 view .LVU5809
 683:Core/Src/lz4.c **** }
 17777              		.loc 1 683 27 is_stmt 0 view .LVU5810
 17778 07e6 4346     		mov	r3, r8
 17779 07e8 9E1B     		subs	r6, r3, r6
 17780              	.LVL1821:
 683:Core/Src/lz4.c **** }
 17781              		.loc 1 683 12 view .LVU5811
 17782 07ea BBE0     		b	.L730
 17783              	.LVL1822:
 17784              	.L929:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 17785              		.loc 1 681 74 is_stmt 1 view .LVU5812
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 17786              		.loc 1 681 77 is_stmt 0 view .LVU5813
 17787 07ec 0223     		movs	r3, #2
 17788 07ee 9C46     		mov	ip, r3
 17789 07f0 E044     		add	r8, r8, ip
 17790              	.LVL1823:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 17791              		.loc 1 681 82 is_stmt 1 view .LVU5814
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 17792              		.loc 1 681 88 is_stmt 0 view .LVU5815
 17793 07f2 E144     		add	r9, r9, ip
 17794              	.LVL1824:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 17795              		.loc 1 681 88 view .LVU5816
 17796 07f4 EEE7     		b	.L734
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 455


 17797              	.L930:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 17798              		.loc 1 682 46 is_stmt 1 view .LVU5817
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 17799              		.loc 1 682 49 is_stmt 0 view .LVU5818
 17800 07f6 0123     		movs	r3, #1
 17801 07f8 9C46     		mov	ip, r3
 17802 07fa E044     		add	r8, r8, ip
 17803              	.LVL1825:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 17804              		.loc 1 682 49 view .LVU5819
 17805 07fc F3E7     		b	.L735
 17806              	.LVL1826:
 17807              	.L937:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 17808              		.loc 1 682 49 view .LVU5820
 17809              	.LBE4229:
 17810              	.LBE4228:
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 17811              		.loc 1 1184 17 is_stmt 1 view .LVU5821
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 17812              		.loc 1 1184 24 is_stmt 0 view .LVU5822
 17813 07fe 059A     		ldr	r2, [sp, #20]
 17814 0800 1378     		ldrb	r3, [r2]
 17815 0802 0F33     		adds	r3, r3, #15
 17816 0804 1370     		strb	r3, [r2]
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 17817              		.loc 1 1185 17 is_stmt 1 view .LVU5823
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 17818              		.loc 1 1185 27 is_stmt 0 view .LVU5824
 17819 0806 0F3E     		subs	r6, r6, #15
 17820              	.LVL1827:
1186:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
 17821              		.loc 1 1186 17 is_stmt 1 view .LVU5825
 17822 0808 0121     		movs	r1, #1
 17823 080a 4942     		rsbs	r1, r1, #0
 17824 080c 3800     		movs	r0, r7
 17825 080e FFF7FEFF 		bl	LZ4_write32
 17826              	.LVL1828:
1187:Core/Src/lz4.c ****                     op+=4;
 17827              		.loc 1 1187 17 view .LVU5826
1187:Core/Src/lz4.c ****                     op+=4;
 17828              		.loc 1 1187 23 is_stmt 0 view .LVU5827
 17829 0812 08E0     		b	.L737
 17830              	.L738:
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 17831              		.loc 1 1188 21 is_stmt 1 view .LVU5828
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 17832              		.loc 1 1188 23 is_stmt 0 view .LVU5829
 17833 0814 0437     		adds	r7, r7, #4
 17834              	.LVL1829:
1189:Core/Src/lz4.c ****                     matchCode -= 4*255;
 17835              		.loc 1 1189 21 is_stmt 1 view .LVU5830
 17836 0816 0121     		movs	r1, #1
 17837 0818 4942     		rsbs	r1, r1, #0
 17838 081a 3800     		movs	r0, r7
 17839 081c FFF7FEFF 		bl	LZ4_write32
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 456


 17840              	.LVL1830:
1190:Core/Src/lz4.c ****                 }
 17841              		.loc 1 1190 21 view .LVU5831
1190:Core/Src/lz4.c ****                 }
 17842              		.loc 1 1190 31 is_stmt 0 view .LVU5832
 17843 0820 D24B     		ldr	r3, .L976
 17844 0822 9C46     		mov	ip, r3
 17845 0824 6644     		add	r6, r6, ip
 17846              	.LVL1831:
 17847              	.L737:
1187:Core/Src/lz4.c ****                     op+=4;
 17848              		.loc 1 1187 23 is_stmt 1 view .LVU5833
 17849 0826 FF23     		movs	r3, #255
 17850 0828 9B00     		lsls	r3, r3, #2
 17851 082a 9E42     		cmp	r6, r3
 17852 082c F2D2     		bcs	.L738
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 17853              		.loc 1 1192 17 view .LVU5834
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 17854              		.loc 1 1192 33 is_stmt 0 view .LVU5835
 17855 082e FF21     		movs	r1, #255
 17856 0830 3000     		movs	r0, r6
 17857 0832 FFF7FEFF 		bl	__aeabi_uidiv
 17858              	.LVL1832:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 17859              		.loc 1 1192 20 view .LVU5836
 17860 0836 3F18     		adds	r7, r7, r0
 17861              	.LVL1833:
1193:Core/Src/lz4.c ****             } else
 17862              		.loc 1 1193 17 is_stmt 1 view .LVU5837
1193:Core/Src/lz4.c ****             } else
 17863              		.loc 1 1193 42 is_stmt 0 view .LVU5838
 17864 0838 FF21     		movs	r1, #255
 17865 083a 3000     		movs	r0, r6
 17866 083c FFF7FEFF 		bl	__aeabi_uidivmod
 17867              	.LVL1834:
1193:Core/Src/lz4.c ****             } else
 17868              		.loc 1 1193 20 view .LVU5839
 17869 0840 7B1C     		adds	r3, r7, #1
 17870 0842 0593     		str	r3, [sp, #20]
 17871              	.LVL1835:
1193:Core/Src/lz4.c ****             } else
 17872              		.loc 1 1193 23 view .LVU5840
 17873 0844 3970     		strb	r1, [r7]
 17874 0846 98E0     		b	.L739
 17875              	.LVL1836:
 17876              	.L938:
1193:Core/Src/lz4.c ****             } else
 17877              		.loc 1 1193 23 view .LVU5841
 17878              	.LBE4227:
 17879              	.LBB4237:
 17880              	.LBB4238:
 17881              	.LBB4239:
 17882              	.LBB4240:
 17883              	.LBB4241:
 761:Core/Src/lz4.c ****     else
 17884              		.loc 1 761 9 is_stmt 1 view .LVU5842
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 457


 761:Core/Src/lz4.c ****     else
 17885              		.loc 1 761 27 is_stmt 0 view .LVU5843
 17886 0848 8300     		lsls	r3, r0, #2
 17887 084a 1B18     		adds	r3, r3, r0
 17888 084c 5B01     		lsls	r3, r3, #5
 17889 084e 1B1A     		subs	r3, r3, r0
 17890 0850 5A01     		lsls	r2, r3, #5
 17891 0852 9B18     		adds	r3, r3, r2
 17892 0854 9B00     		lsls	r3, r3, #2
 17893 0856 1B1A     		subs	r3, r3, r0
 17894 0858 5A01     		lsls	r2, r3, #5
 17895 085a D31A     		subs	r3, r2, r3
 17896 085c 1A02     		lsls	r2, r3, #8
 17897 085e D31A     		subs	r3, r2, r3
 17898 0860 1B01     		lsls	r3, r3, #4
 17899 0862 1B18     		adds	r3, r3, r0
 761:Core/Src/lz4.c ****     else
 17900              		.loc 1 761 42 view .LVU5844
 17901 0864 DB0C     		lsrs	r3, r3, #19
 17902 0866 A2E0     		b	.L741
 17903              	.LVL1837:
 17904              	.L939:
 761:Core/Src/lz4.c ****     else
 17905              		.loc 1 761 42 view .LVU5845
 17906              	.LBE4241:
 17907              	.LBE4240:
 17908              	.LBE4239:
 17909              	.LBE4238:
1208:Core/Src/lz4.c ****             } else {
 17910              		.loc 1 1208 17 is_stmt 1 view .LVU5846
 17911              	.LBB4245:
 17912              	.LBI4245:
 808:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 17913              		.loc 1 808 23 view .LVU5847
 17914              	.LBE4245:
 17915              	.LBE4237:
 17916              	.LBE4313:
 17917              	.LBE4326:
 17918              	.LBE4334:
 17919              	.LBE4343:
 17920              	.LBE4351:
 17921              	.LBE4357:
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 17922              		.loc 1 811 5 view .LVU5848
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 17923              		.loc 1 811 33 view .LVU5849
 17924              	.LBB4358:
 17925              	.LBB4352:
 17926              	.LBB4344:
 17927              	.LBB4335:
 17928              	.LBB4327:
 17929              	.LBB4314:
 17930              	.LBB4254:
 17931              	.LBB4247:
 17932              	.LBB4246:
 812:Core/Src/lz4.c **** }
 17933              		.loc 1 812 7 view .LVU5850
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 458


 812:Core/Src/lz4.c **** }
 17934              		.loc 1 812 57 view .LVU5851
 812:Core/Src/lz4.c **** }
 17935              		.loc 1 812 66 is_stmt 0 view .LVU5852
 17936 0868 9B00     		lsls	r3, r3, #2
 17937              	.LVL1838:
 812:Core/Src/lz4.c **** }
 17938              		.loc 1 812 70 view .LVU5853
 17939 086a 5A46     		mov	r2, fp
 17940 086c D650     		str	r6, [r2, r3]
 812:Core/Src/lz4.c **** }
 17941              		.loc 1 812 75 is_stmt 1 view .LVU5854
 17942              	.LVL1839:
 17943              	.L743:
 812:Core/Src/lz4.c **** }
 17944              		.loc 1 812 75 is_stmt 0 view .LVU5855
 17945              	.LBE4246:
 17946              	.LBE4247:
 17947              	.LBE4254:
1215:Core/Src/lz4.c **** 
 17948              		.loc 1 1215 9 is_stmt 1 view .LVU5856
1215:Core/Src/lz4.c **** 
 17949              		.loc 1 1215 12 is_stmt 0 view .LVU5857
 17950 086e 012D     		cmp	r5, #1
 17951 0870 00D1     		bne	.LCB22974
 17952 0872 AEE0     		b	.L931	@long jump
 17953              	.LCB22974:
 17954              	.LBB4255:
1225:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
 17955              		.loc 1 1225 13 is_stmt 1 view .LVU5858
 17956              	.LVL1840:
 17957              	.LBB4256:
 17958              	.LBI4256:
 778:Core/Src/lz4.c **** {
 17959              		.loc 1 778 22 view .LVU5859
 17960              	.LBB4257:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 17961              		.loc 1 780 5 view .LVU5860
 781:Core/Src/lz4.c **** }
 17962              		.loc 1 781 5 view .LVU5861
 781:Core/Src/lz4.c **** }
 17963              		.loc 1 781 12 is_stmt 0 view .LVU5862
 17964 0874 2000     		movs	r0, r4
 17965 0876 FFF7FEFF 		bl	LZ4_read32
 17966              	.LVL1841:
 17967              	.LBB4258:
 17968              	.LBI4258:
 758:Core/Src/lz4.c **** {
 17969              		.loc 1 758 22 is_stmt 1 view .LVU5863
 17970              	.LBB4259:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 17971              		.loc 1 760 5 view .LVU5864
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 17972              		.loc 1 760 8 is_stmt 0 view .LVU5865
 17973 087a 032D     		cmp	r5, #3
 17974 087c 00D1     		bne	.LCB22993
 17975 087e E6E0     		b	.L932	@long jump
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 459


 17976              	.LCB22993:
 763:Core/Src/lz4.c **** }
 17977              		.loc 1 763 9 is_stmt 1 view .LVU5866
 763:Core/Src/lz4.c **** }
 17978              		.loc 1 763 27 is_stmt 0 view .LVU5867
 17979 0880 8200     		lsls	r2, r0, #2
 17980 0882 1218     		adds	r2, r2, r0
 17981 0884 5201     		lsls	r2, r2, #5
 17982 0886 121A     		subs	r2, r2, r0
 17983 0888 5301     		lsls	r3, r2, #5
 17984 088a D218     		adds	r2, r2, r3
 17985 088c 9200     		lsls	r2, r2, #2
 17986 088e 121A     		subs	r2, r2, r0
 17987 0890 5301     		lsls	r3, r2, #5
 17988 0892 9B1A     		subs	r3, r3, r2
 17989 0894 1A02     		lsls	r2, r3, #8
 17990 0896 D31A     		subs	r3, r2, r3
 17991 0898 1B01     		lsls	r3, r3, #4
 17992 089a 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 17993              		.loc 1 763 42 view .LVU5868
 17994 089c 1B0D     		lsrs	r3, r3, #20
 17995              	.L752:
 17996              	.LVL1842:
 763:Core/Src/lz4.c **** }
 17997              		.loc 1 763 42 view .LVU5869
 17998              	.LBE4259:
 17999              	.LBE4258:
 18000              	.LBE4257:
 18001              	.LBE4256:
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 18002              		.loc 1 1226 13 is_stmt 1 view .LVU5870
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 18003              		.loc 1 1226 41 is_stmt 0 view .LVU5871
 18004 089e 039A     		ldr	r2, [sp, #12]
 18005 08a0 A01A     		subs	r0, r4, r2
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 18006              		.loc 1 1226 23 view .LVU5872
 18007 08a2 0200     		movs	r2, r0
 18008              	.LVL1843:
1227:Core/Src/lz4.c ****             assert(matchIndex < current);
 18009              		.loc 1 1227 13 is_stmt 1 view .LVU5873
 18010              	.LBB4263:
 18011              	.LBI4263:
 827:Core/Src/lz4.c **** {
 18012              		.loc 1 827 22 view .LVU5874
 18013              	.LBB4264:
 18014              	.LBB4265:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 18015              		.loc 1 829 5 view .LVU5875
 18016              	.LBE4265:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 18017              		.loc 1 829 44 view .LVU5876
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 18018              		.loc 1 830 5 view .LVU5877
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 18019              		.loc 1 830 8 is_stmt 0 view .LVU5878
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 460


 18020 08a4 022D     		cmp	r5, #2
 18021 08a6 00D1     		bne	.LCB23046
 18022 08a8 E1E0     		b	.L933	@long jump
 18023              	.LCB23046:
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 18024              		.loc 1 835 5 is_stmt 1 view .LVU5879
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 18025              		.loc 1 835 8 is_stmt 0 view .LVU5880
 18026 08aa 032D     		cmp	r5, #3
 18027 08ac 00D1     		bne	.LCB23049
 18028 08ae E2E0     		b	.L934	@long jump
 18029              	.LCB23049:
 840:Core/Src/lz4.c **** }
 18030              		.loc 1 840 23 view .LVU5881
 18031 08b0 0021     		movs	r1, #0
 18032              	.L754:
 18033              	.LVL1844:
 840:Core/Src/lz4.c **** }
 18034              		.loc 1 840 23 view .LVU5882
 18035              	.LBE4264:
 18036              	.LBE4263:
1228:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
 18037              		.loc 1 1228 13 is_stmt 1 view .LVU5883
1229:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 18038              		.loc 1 1229 13 view .LVU5884
1241:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 18039              		.loc 1 1241 20 view .LVU5885
1251:Core/Src/lz4.c ****             }
 18040              		.loc 1 1251 17 view .LVU5886
1251:Core/Src/lz4.c ****             }
 18041              		.loc 1 1251 23 is_stmt 0 view .LVU5887
 18042 08b2 039E     		ldr	r6, [sp, #12]
 18043 08b4 B246     		mov	r10, r6
 18044 08b6 8A44     		add	r10, r10, r1
 18045              	.LVL1845:
1253:Core/Src/lz4.c ****             assert(matchIndex < current);
 18046              		.loc 1 1253 13 is_stmt 1 view .LVU5888
 18047              	.LBB4269:
 18048              	.LBI4269:
 796:Core/Src/lz4.c **** {
 18049              		.loc 1 796 23 view .LVU5889
 18050              	.LBB4270:
 798:Core/Src/lz4.c ****     {
 18051              		.loc 1 798 5 view .LVU5890
 18052 08b8 022D     		cmp	r5, #2
 18053 08ba 00D1     		bne	.LCB23081
 18054 08bc DFE0     		b	.L755	@long jump
 18055              	.LCB23081:
 18056 08be 032D     		cmp	r5, #3
 18057 08c0 00D1     		bne	.LCB23083
 18058 08c2 E0E0     		b	.L756	@long jump
 18059              	.LCB23083:
 18060              	.LVL1846:
 18061              	.L757:
 798:Core/Src/lz4.c ****     {
 18062              		.loc 1 798 5 is_stmt 0 view .LVU5891
 18063              	.LBE4270:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 461


 18064              	.LBE4269:
1254:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
 18065              		.loc 1 1254 13 is_stmt 1 view .LVU5892
1255:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
 18066              		.loc 1 1255 13 view .LVU5893
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 18067              		.loc 1 1256 15 is_stmt 0 view .LVU5894
 18068 08c4 032D     		cmp	r5, #3
 18069 08c6 05D0     		beq	.L758
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 18070              		.loc 1 1256 108 view .LVU5895
 18071 08c8 A94B     		ldr	r3, .L976+4
 18072 08ca 9C46     		mov	ip, r3
 18073 08cc 6144     		add	r1, r1, ip
 18074              	.LVL1847:
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 18075              		.loc 1 1256 15 view .LVU5896
 18076 08ce 8A42     		cmp	r2, r1
 18077 08d0 00D9     		bls	.LCB23105
 18078 08d2 DCE0     		b	.L749	@long jump
 18079              	.LCB23105:
 18080              	.LVL1848:
 18081              	.L758:
1257:Core/Src/lz4.c ****                 token=op++;
 18082              		.loc 1 1257 19 view .LVU5897
 18083 08d4 5046     		mov	r0, r10
 18084              	.LVL1849:
1257:Core/Src/lz4.c ****                 token=op++;
 18085              		.loc 1 1257 19 view .LVU5898
 18086 08d6 FFF7FEFF 		bl	LZ4_read32
 18087              	.LVL1850:
1257:Core/Src/lz4.c ****                 token=op++;
 18088              		.loc 1 1257 19 view .LVU5899
 18089 08da 0600     		movs	r6, r0
1257:Core/Src/lz4.c ****                 token=op++;
 18090              		.loc 1 1257 40 view .LVU5900
 18091 08dc 2000     		movs	r0, r4
 18092 08de FFF7FEFF 		bl	LZ4_read32
 18093              	.LVL1851:
1257:Core/Src/lz4.c ****                 token=op++;
 18094              		.loc 1 1257 15 view .LVU5901
 18095 08e2 8642     		cmp	r6, r0
 18096 08e4 00D0     		beq	.LCB23117
 18097 08e6 D2E0     		b	.L749	@long jump
 18098              	.LCB23117:
1258:Core/Src/lz4.c ****                 *token=0;
 18099              		.loc 1 1258 17 is_stmt 1 view .LVU5902
1258:Core/Src/lz4.c ****                 *token=0;
 18100              		.loc 1 1258 25 is_stmt 0 view .LVU5903
 18101 08e8 059A     		ldr	r2, [sp, #20]
 18102 08ea 571C     		adds	r7, r2, #1
 18103              	.LVL1852:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 18104              		.loc 1 1259 17 is_stmt 1 view .LVU5904
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 18105              		.loc 1 1259 23 is_stmt 0 view .LVU5905
 18106 08ec 0023     		movs	r3, #0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 462


 18107 08ee 1370     		strb	r3, [r2]
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 18108              		.loc 1 1260 17 is_stmt 1 view .LVU5906
1261:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
 18109              		.loc 1 1261 17 view .LVU5907
1262:Core/Src/lz4.c ****                 goto _next_match;
 18110              		.loc 1 1262 97 view .LVU5908
1263:Core/Src/lz4.c ****             }
 18111              		.loc 1 1263 17 view .LVU5909
 18112              	.LVL1853:
 18113              	.L727:
1263:Core/Src/lz4.c ****             }
 18114              		.loc 1 1263 17 is_stmt 0 view .LVU5910
 18115              	.LBE4255:
 18116              	.LBB4277:
1104:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
 18117              		.loc 1 1104 13 is_stmt 1 view .LVU5911
1105:Core/Src/lz4.c ****         }
 18118              		.loc 1 1105 101 view .LVU5912
 18119              	.LBE4277:
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 18120              		.loc 1 1117 9 view .LVU5913
1125:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
 18121              		.loc 1 1125 9 view .LVU5914
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 18122              		.loc 1 1130 13 view .LVU5915
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 18123              		.loc 1 1130 90 view .LVU5916
1131:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)(ip - match)); op+=2;
 18124              		.loc 1 1131 13 view .LVU5917
1132:Core/Src/lz4.c ****         }
 18125              		.loc 1 1132 13 view .LVU5918
1132:Core/Src/lz4.c ****         }
 18126              		.loc 1 1132 40 is_stmt 0 view .LVU5919
 18127 08f0 5346     		mov	r3, r10
 18128 08f2 E11A     		subs	r1, r4, r3
1132:Core/Src/lz4.c ****         }
 18129              		.loc 1 1132 13 view .LVU5920
 18130 08f4 89B2     		uxth	r1, r1
 18131 08f6 3800     		movs	r0, r7
 18132 08f8 FFF7FEFF 		bl	LZ4_writeLE16
 18133              	.LVL1854:
1132:Core/Src/lz4.c ****         }
 18134              		.loc 1 1132 51 is_stmt 1 view .LVU5921
1132:Core/Src/lz4.c ****         }
 18135              		.loc 1 1132 53 is_stmt 0 view .LVU5922
 18136 08fc 0237     		adds	r7, r7, #2
 18137              	.LVL1855:
 18138              	.LBB4278:
1136:Core/Src/lz4.c **** 
 18139              		.loc 1 1136 13 is_stmt 1 view .LVU5923
1138:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
 18140              		.loc 1 1138 13 view .LVU5924
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 18141              		.loc 1 1152 17 view .LVU5925
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 18142              		.loc 1 1152 29 is_stmt 0 view .LVU5926
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 463


 18143 08fe 261D     		adds	r6, r4, #4
 18144 0900 0423     		movs	r3, #4
 18145 0902 5344     		add	r3, r3, r10
 18146 0904 9946     		mov	r9, r3
 18147              	.LVL1856:
 18148              	.LBB4236:
 18149              	.LBI4228:
 661:Core/Src/lz4.c **** {
 18150              		.loc 1 661 10 is_stmt 1 view .LVU5927
 18151              	.LBB4235:
 663:Core/Src/lz4.c **** 
 18152              		.loc 1 663 5 view .LVU5928
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 18153              		.loc 1 665 5 view .LVU5929
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 18154              		.loc 1 665 9 is_stmt 0 view .LVU5930
 18155 0906 089B     		ldr	r3, [sp, #32]
 18156              	.LVL1857:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 18157              		.loc 1 665 9 view .LVU5931
 18158 0908 083B     		subs	r3, r3, #8
 18159 090a 0493     		str	r3, [sp, #16]
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 18160              		.loc 1 665 8 view .LVU5932
 18161 090c 9E42     		cmp	r6, r3
 18162 090e 00D3     		bcc	.LCB23197
 18163 0910 46E7     		b	.L885	@long jump
 18164              	.LCB23197:
 18165              	.LBB4233:
 666:Core/Src/lz4.c ****         if (!diff) {
 18166              		.loc 1 666 9 is_stmt 1 view .LVU5933
 666:Core/Src/lz4.c ****         if (!diff) {
 18167              		.loc 1 666 28 is_stmt 0 view .LVU5934
 18168 0912 4846     		mov	r0, r9
 18169 0914 FFF7FEFF 		bl	LZ4_read_ARCH
 18170              	.LVL1858:
 18171 0918 8046     		mov	r8, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 18172              		.loc 1 666 52 view .LVU5935
 18173 091a 3000     		movs	r0, r6
 18174 091c FFF7FEFF 		bl	LZ4_read_ARCH
 18175              	.LVL1859:
 18176 0920 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 18177              		.loc 1 666 21 view .LVU5936
 18178 0922 4046     		mov	r0, r8
 18179 0924 5840     		eors	r0, r3
 18180              	.LVL1860:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 18181              		.loc 1 667 9 is_stmt 1 view .LVU5937
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 18182              		.loc 1 667 12 is_stmt 0 view .LVU5938
 18183 0926 9845     		cmp	r8, r3
 18184 0928 00D0     		beq	.LCB23213
 18185 092a 30E7     		b	.L729	@long jump
 18186              	.LCB23213:
 668:Core/Src/lz4.c ****         } else {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 464


 18187              		.loc 1 668 13 is_stmt 1 view .LVU5939
 668:Core/Src/lz4.c ****         } else {
 18188              		.loc 1 668 16 is_stmt 0 view .LVU5940
 18189 092c 0823     		movs	r3, #8
 18190 092e 9846     		mov	r8, r3
 18191 0930 A044     		add	r8, r8, r4
 18192              	.LVL1861:
 668:Core/Src/lz4.c ****         } else {
 18193              		.loc 1 668 28 is_stmt 1 view .LVU5941
 668:Core/Src/lz4.c ****         } else {
 18194              		.loc 1 668 34 is_stmt 0 view .LVU5942
 18195 0932 5344     		add	r3, r3, r10
 18196 0934 9946     		mov	r9, r3
 18197              	.LVL1862:
 668:Core/Src/lz4.c ****         } else {
 18198              		.loc 1 668 34 view .LVU5943
 18199 0936 A246     		mov	r10, r4
 18200              	.LVL1863:
 18201              	.L732:
 668:Core/Src/lz4.c ****         } else {
 18202              		.loc 1 668 34 view .LVU5944
 18203              	.LBE4233:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 18204              		.loc 1 673 11 is_stmt 1 view .LVU5945
 18205 0938 049B     		ldr	r3, [sp, #16]
 18206 093a 9845     		cmp	r8, r3
 18207 093c 00D3     		bcc	.LCB23241
 18208 093e 3BE7     		b	.L935	@long jump
 18209              	.LCB23241:
 18210              	.LBB4234:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 18211              		.loc 1 674 9 view .LVU5946
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 18212              		.loc 1 674 28 is_stmt 0 view .LVU5947
 18213 0940 4846     		mov	r0, r9
 18214 0942 FFF7FEFF 		bl	LZ4_read_ARCH
 18215              	.LVL1864:
 18216 0946 0400     		movs	r4, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 18217              		.loc 1 674 52 view .LVU5948
 18218 0948 4046     		mov	r0, r8
 18219 094a FFF7FEFF 		bl	LZ4_read_ARCH
 18220              	.LVL1865:
 18221 094e 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 18222              		.loc 1 674 21 view .LVU5949
 18223 0950 2000     		movs	r0, r4
 18224 0952 5840     		eors	r0, r3
 18225              	.LVL1866:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 18226              		.loc 1 675 9 is_stmt 1 view .LVU5950
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 18227              		.loc 1 675 12 is_stmt 0 view .LVU5951
 18228 0954 9C42     		cmp	r4, r3
 18229 0956 00D1     		bne	.LCB23257
 18230 0958 1DE7     		b	.L936	@long jump
 18231              	.LCB23257:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 465


 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 18232              		.loc 1 676 16 view .LVU5952
 18233 095a 5446     		mov	r4, r10
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 18234              		.loc 1 676 9 is_stmt 1 view .LVU5953
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 18235              		.loc 1 676 16 is_stmt 0 view .LVU5954
 18236 095c FFF7FEFF 		bl	LZ4_NbCommonBytes
 18237              	.LVL1867:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 18238              		.loc 1 676 13 view .LVU5955
 18239 0960 4044     		add	r0, r0, r8
 18240              	.LVL1868:
 677:Core/Src/lz4.c ****     }
 18241              		.loc 1 677 9 is_stmt 1 view .LVU5956
 677:Core/Src/lz4.c ****     }
 18242              		.loc 1 677 31 is_stmt 0 view .LVU5957
 18243 0962 861B     		subs	r6, r0, r6
 18244              	.LVL1869:
 18245              	.L730:
 677:Core/Src/lz4.c ****     }
 18246              		.loc 1 677 31 view .LVU5958
 18247              	.LBE4234:
 18248              	.LBE4235:
 18249              	.LBE4236:
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 18250              		.loc 1 1153 17 is_stmt 1 view .LVU5959
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 18251              		.loc 1 1153 20 is_stmt 0 view .LVU5960
 18252 0964 331D     		adds	r3, r6, #4
 18253 0966 E418     		adds	r4, r4, r3
 18254              	.LVL1870:
1154:Core/Src/lz4.c ****             }
 18255              		.loc 1 1154 17 is_stmt 1 view .LVU5961
1154:Core/Src/lz4.c ****             }
 18256              		.loc 1 1154 84 view .LVU5962
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 18257              		.loc 1 1157 13 view .LVU5963
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 18258              		.loc 1 1183 13 view .LVU5964
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 18259              		.loc 1 1183 16 is_stmt 0 view .LVU5965
 18260 0968 0E2E     		cmp	r6, #14
 18261 096a 00D9     		bls	.LCB23295
 18262 096c 47E7     		b	.L937	@long jump
 18263              	.LCB23295:
1195:Core/Src/lz4.c ****         }
 18264              		.loc 1 1195 17 is_stmt 1 view .LVU5966
1195:Core/Src/lz4.c ****         }
 18265              		.loc 1 1195 27 is_stmt 0 view .LVU5967
 18266 096e F6B2     		uxtb	r6, r6
 18267              	.LVL1871:
1195:Core/Src/lz4.c ****         }
 18268              		.loc 1 1195 24 view .LVU5968
 18269 0970 059B     		ldr	r3, [sp, #20]
 18270              	.LVL1872:
1195:Core/Src/lz4.c ****         }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 466


 18271              		.loc 1 1195 24 view .LVU5969
 18272 0972 1878     		ldrb	r0, [r3]
 18273 0974 3618     		adds	r6, r6, r0
 18274 0976 1E70     		strb	r6, [r3]
 18275 0978 0597     		str	r7, [sp, #20]
 18276              	.LVL1873:
 18277              	.L739:
1195:Core/Src/lz4.c ****         }
 18278              		.loc 1 1195 24 view .LVU5970
 18279              	.LBE4278:
1198:Core/Src/lz4.c **** 
 18280              		.loc 1 1198 9 is_stmt 1 view .LVU5971
1200:Core/Src/lz4.c **** 
 18281              		.loc 1 1200 9 view .LVU5972
1203:Core/Src/lz4.c **** 
 18282              		.loc 1 1203 9 view .LVU5973
1203:Core/Src/lz4.c **** 
 18283              		.loc 1 1203 12 is_stmt 0 view .LVU5974
 18284 097a 069B     		ldr	r3, [sp, #24]
 18285 097c A342     		cmp	r3, r4
 18286 097e 00D8     		bhi	.LCB23318
 18287 0980 BFE0     		b	.L886	@long jump
 18288              	.LCB23318:
 18289              	.LBB4279:
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 18290              		.loc 1 1206 13 is_stmt 1 view .LVU5975
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 18291              		.loc 1 1206 46 is_stmt 0 view .LVU5976
 18292 0982 A61E     		subs	r6, r4, #2
 18293              	.LVL1874:
 18294              	.LBB4248:
 18295              	.LBI4238:
 778:Core/Src/lz4.c **** {
 18296              		.loc 1 778 22 is_stmt 1 view .LVU5977
 18297              	.LBB4244:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 18298              		.loc 1 780 5 view .LVU5978
 781:Core/Src/lz4.c **** }
 18299              		.loc 1 781 5 view .LVU5979
 781:Core/Src/lz4.c **** }
 18300              		.loc 1 781 12 is_stmt 0 view .LVU5980
 18301 0984 3000     		movs	r0, r6
 18302 0986 FFF7FEFF 		bl	LZ4_read32
 18303              	.LVL1875:
 18304              	.LBB4243:
 18305              	.LBI4240:
 758:Core/Src/lz4.c **** {
 18306              		.loc 1 758 22 is_stmt 1 view .LVU5981
 18307              	.LBB4242:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 18308              		.loc 1 760 5 view .LVU5982
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 18309              		.loc 1 760 8 is_stmt 0 view .LVU5983
 18310 098a 032D     		cmp	r5, #3
 18311 098c 00D1     		bne	.LCB23338
 18312 098e 5BE7     		b	.L938	@long jump
 18313              	.LCB23338:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 467


 763:Core/Src/lz4.c **** }
 18314              		.loc 1 763 9 is_stmt 1 view .LVU5984
 763:Core/Src/lz4.c **** }
 18315              		.loc 1 763 27 is_stmt 0 view .LVU5985
 18316 0990 8200     		lsls	r2, r0, #2
 18317 0992 1218     		adds	r2, r2, r0
 18318 0994 5201     		lsls	r2, r2, #5
 18319 0996 121A     		subs	r2, r2, r0
 18320 0998 5301     		lsls	r3, r2, #5
 18321 099a D218     		adds	r2, r2, r3
 18322 099c 9200     		lsls	r2, r2, #2
 18323 099e 121A     		subs	r2, r2, r0
 18324 09a0 5301     		lsls	r3, r2, #5
 18325 09a2 9B1A     		subs	r3, r3, r2
 18326 09a4 1A02     		lsls	r2, r3, #8
 18327 09a6 D31A     		subs	r3, r2, r3
 18328 09a8 1B01     		lsls	r3, r3, #4
 18329 09aa 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 18330              		.loc 1 763 42 view .LVU5986
 18331 09ac 1B0D     		lsrs	r3, r3, #20
 18332              	.L741:
 18333              	.LVL1876:
 763:Core/Src/lz4.c **** }
 18334              		.loc 1 763 42 view .LVU5987
 18335              	.LBE4242:
 18336              	.LBE4243:
 18337              	.LBE4244:
 18338              	.LBE4248:
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 18339              		.loc 1 1207 13 is_stmt 1 view .LVU5988
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 18340              		.loc 1 1207 16 is_stmt 0 view .LVU5989
 18341 09ae 012D     		cmp	r5, #1
 18342 09b0 00D1     		bne	.LCB23369
 18343 09b2 59E7     		b	.L939	@long jump
 18344              	.LCB23369:
 18345              	.LBB4249:
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 18346              		.loc 1 1210 17 is_stmt 1 view .LVU5990
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 18347              		.loc 1 1210 46 is_stmt 0 view .LVU5991
 18348 09b4 039A     		ldr	r2, [sp, #12]
 18349 09b6 B61A     		subs	r6, r6, r2
 18350              	.LVL1877:
1211:Core/Src/lz4.c ****         }   }
 18351              		.loc 1 1211 17 is_stmt 1 view .LVU5992
 18352              	.LBB4250:
 18353              	.LBI4250:
 796:Core/Src/lz4.c **** {
 18354              		.loc 1 796 23 view .LVU5993
 18355              	.LBB4251:
 798:Core/Src/lz4.c ****     {
 18356              		.loc 1 798 5 view .LVU5994
 18357 09b8 022D     		cmp	r5, #2
 18358 09ba 06D0     		beq	.L744
 18359 09bc 032D     		cmp	r5, #3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 468


 18360 09be 00D0     		beq	.LCB23387
 18361 09c0 55E7     		b	.L743	@long jump
 18362              	.LCB23387:
 18363              	.LBB4252:
 804:Core/Src/lz4.c ****     }
 18364              		.loc 1 804 19 view .LVU5995
 18365              	.LVL1878:
 804:Core/Src/lz4.c ****     }
 18366              		.loc 1 804 54 view .LVU5996
 804:Core/Src/lz4.c ****     }
 18367              		.loc 1 804 75 view .LVU5997
 804:Core/Src/lz4.c ****     }
 18368              		.loc 1 804 84 is_stmt 0 view .LVU5998
 18369 09c2 5B00     		lsls	r3, r3, #1
 18370              	.LVL1879:
 804:Core/Src/lz4.c ****     }
 18371              		.loc 1 804 88 view .LVU5999
 18372 09c4 5A46     		mov	r2, fp
 18373 09c6 D652     		strh	r6, [r2, r3]
 804:Core/Src/lz4.c ****     }
 18374              		.loc 1 804 100 is_stmt 1 view .LVU6000
 18375 09c8 51E7     		b	.L743
 18376              	.LVL1880:
 18377              	.L744:
 804:Core/Src/lz4.c ****     }
 18378              		.loc 1 804 100 is_stmt 0 view .LVU6001
 18379              	.LBE4252:
 18380              	.LBB4253:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 18381              		.loc 1 803 19 is_stmt 1 view .LVU6002
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 18382              		.loc 1 803 54 view .LVU6003
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 18383              		.loc 1 803 63 is_stmt 0 view .LVU6004
 18384 09ca 9B00     		lsls	r3, r3, #2
 18385              	.LVL1881:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 18386              		.loc 1 803 67 view .LVU6005
 18387 09cc 5A46     		mov	r2, fp
 18388 09ce D650     		str	r6, [r2, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 18389              		.loc 1 803 74 is_stmt 1 view .LVU6006
 18390 09d0 4DE7     		b	.L743
 18391              	.LVL1882:
 18392              	.L931:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 18393              		.loc 1 803 74 is_stmt 0 view .LVU6007
 18394              	.LBE4253:
 18395              	.LBE4251:
 18396              	.LBE4250:
 18397              	.LBE4249:
 18398              	.LBE4279:
1217:Core/Src/lz4.c ****             LZ4_putPosition(ip, cctx->hashTable, tableType);
 18399              		.loc 1 1217 13 is_stmt 1 view .LVU6008
 18400              	.LBB4280:
 18401              	.LBI4280:
 850:Core/Src/lz4.c ****                 const void* tableBase, tableType_t tableType)
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 469


 18402              		.loc 1 850 1 view .LVU6009
 18403              	.LBB4281:
 853:Core/Src/lz4.c ****     return LZ4_getPositionOnHash(h, tableBase, tableType);
 18404              		.loc 1 853 5 view .LVU6010
 18405              	.LBB4282:
 18406              	.LBI4282:
 778:Core/Src/lz4.c **** {
 18407              		.loc 1 778 22 view .LVU6011
 18408              	.LBB4283:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 18409              		.loc 1 780 5 view .LVU6012
 781:Core/Src/lz4.c **** }
 18410              		.loc 1 781 5 view .LVU6013
 781:Core/Src/lz4.c **** }
 18411              		.loc 1 781 12 is_stmt 0 view .LVU6014
 18412 09d2 2000     		movs	r0, r4
 18413 09d4 FFF7FEFF 		bl	LZ4_read32
 18414              	.LVL1883:
 18415              	.LBB4284:
 18416              	.LBI4284:
 758:Core/Src/lz4.c **** {
 18417              		.loc 1 758 22 is_stmt 1 view .LVU6015
 18418              	.LBB4285:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 18419              		.loc 1 760 5 view .LVU6016
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 18420              		.loc 1 760 8 is_stmt 0 view .LVU6017
 18421 09d8 032D     		cmp	r5, #3
 18422 09da 28D0     		beq	.L940
 763:Core/Src/lz4.c **** }
 18423              		.loc 1 763 9 is_stmt 1 view .LVU6018
 763:Core/Src/lz4.c **** }
 18424              		.loc 1 763 27 is_stmt 0 view .LVU6019
 18425 09dc 8300     		lsls	r3, r0, #2
 18426 09de 1B18     		adds	r3, r3, r0
 18427 09e0 5B01     		lsls	r3, r3, #5
 18428 09e2 1B1A     		subs	r3, r3, r0
 18429 09e4 5A01     		lsls	r2, r3, #5
 18430 09e6 9B18     		adds	r3, r3, r2
 18431 09e8 9B00     		lsls	r3, r3, #2
 18432 09ea 1B1A     		subs	r3, r3, r0
 18433 09ec 5E01     		lsls	r6, r3, #5
 18434 09ee F61A     		subs	r6, r6, r3
 18435 09f0 3302     		lsls	r3, r6, #8
 18436 09f2 9E1B     		subs	r6, r3, r6
 18437 09f4 3601     		lsls	r6, r6, #4
 18438 09f6 3618     		adds	r6, r6, r0
 763:Core/Src/lz4.c **** }
 18439              		.loc 1 763 42 view .LVU6020
 18440 09f8 360D     		lsrs	r6, r6, #20
 18441              	.L748:
 18442              	.LVL1884:
 763:Core/Src/lz4.c **** }
 18443              		.loc 1 763 42 view .LVU6021
 18444              	.LBE4285:
 18445              	.LBE4284:
 18446              	.LBE4283:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 470


 18447              	.LBE4282:
 854:Core/Src/lz4.c **** }
 18448              		.loc 1 854 5 is_stmt 1 view .LVU6022
 854:Core/Src/lz4.c **** }
 18449              		.loc 1 854 12 is_stmt 0 view .LVU6023
 18450 09fa 2A00     		movs	r2, r5
 18451 09fc 5946     		mov	r1, fp
 18452 09fe 3000     		movs	r0, r6
 18453 0a00 FFF7FEFF 		bl	LZ4_getPositionOnHash
 18454              	.LVL1885:
 18455 0a04 8246     		mov	r10, r0
 18456              	.LVL1886:
 854:Core/Src/lz4.c **** }
 18457              		.loc 1 854 12 view .LVU6024
 18458              	.LBE4281:
 18459              	.LBE4280:
1218:Core/Src/lz4.c ****             if ( (match+LZ4_DISTANCE_MAX >= ip)
 18460              		.loc 1 1218 13 is_stmt 1 view .LVU6025
 18461              	.LBB4291:
 18462              	.LBI4291:
 815:Core/Src/lz4.c **** {
 18463              		.loc 1 815 23 view .LVU6026
 18464              	.LBB4292:
 817:Core/Src/lz4.c ****     LZ4_putPositionOnHash(p, h, tableBase, tableType);
 18465              		.loc 1 817 5 view .LVU6027
 817:Core/Src/lz4.c ****     LZ4_putPositionOnHash(p, h, tableBase, tableType);
 18466              		.loc 1 817 5 is_stmt 0 view .LVU6028
 18467              	.LBE4292:
 18468              	.LBE4291:
 18469              	.LBE4314:
 18470              	.LBE4327:
 18471              	.LBE4335:
 18472              	.LBE4344:
 18473              	.LBE4352:
 18474              	.LBE4358:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 18475              		.loc 1 780 5 is_stmt 1 view .LVU6029
 781:Core/Src/lz4.c **** }
 18476              		.loc 1 781 5 view .LVU6030
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 18477              		.loc 1 760 5 view .LVU6031
 18478              	.LBB4359:
 18479              	.LBB4353:
 18480              	.LBB4345:
 18481              	.LBB4336:
 18482              	.LBB4328:
 18483              	.LBB4315:
 18484              	.LBB4298:
 18485              	.LBB4296:
 818:Core/Src/lz4.c **** }
 18486              		.loc 1 818 5 view .LVU6032
 18487              	.LBB4293:
 18488              	.LBI4293:
 808:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 18489              		.loc 1 808 23 view .LVU6033
 18490              	.LBE4293:
 18491              	.LBE4296:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 471


 18492              	.LBE4298:
 18493              	.LBE4315:
 18494              	.LBE4328:
 18495              	.LBE4336:
 18496              	.LBE4345:
 18497              	.LBE4353:
 18498              	.LBE4359:
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 18499              		.loc 1 811 5 view .LVU6034
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 18500              		.loc 1 811 33 view .LVU6035
 18501              	.LBB4360:
 18502              	.LBB4354:
 18503              	.LBB4346:
 18504              	.LBB4337:
 18505              	.LBB4329:
 18506              	.LBB4316:
 18507              	.LBB4299:
 18508              	.LBB4297:
 18509              	.LBB4295:
 18510              	.LBB4294:
 812:Core/Src/lz4.c **** }
 18511              		.loc 1 812 7 view .LVU6036
 812:Core/Src/lz4.c **** }
 18512              		.loc 1 812 57 view .LVU6037
 812:Core/Src/lz4.c **** }
 18513              		.loc 1 812 66 is_stmt 0 view .LVU6038
 18514 0a06 B600     		lsls	r6, r6, #2
 18515              	.LVL1887:
 812:Core/Src/lz4.c **** }
 18516              		.loc 1 812 70 view .LVU6039
 18517 0a08 5B46     		mov	r3, fp
 18518 0a0a 9C51     		str	r4, [r3, r6]
 812:Core/Src/lz4.c **** }
 18519              		.loc 1 812 75 is_stmt 1 view .LVU6040
 18520              	.LVL1888:
 812:Core/Src/lz4.c **** }
 18521              		.loc 1 812 75 is_stmt 0 view .LVU6041
 18522              	.LBE4294:
 18523              	.LBE4295:
 18524              	.LBE4297:
 18525              	.LBE4299:
1219:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) )
 18526              		.loc 1 1219 13 is_stmt 1 view .LVU6042
1219:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) )
 18527              		.loc 1 1219 24 is_stmt 0 view .LVU6043
 18528 0a0c 584B     		ldr	r3, .L976+4
 18529 0a0e 5344     		add	r3, r3, r10
1219:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) )
 18530              		.loc 1 1219 16 view .LVU6044
 18531 0a10 9C42     		cmp	r4, r3
 18532 0a12 3CD8     		bhi	.L749
1220:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
 18533              		.loc 1 1220 19 view .LVU6045
 18534 0a14 FFF7FEFF 		bl	LZ4_read32
 18535              	.LVL1889:
1220:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 472


 18536              		.loc 1 1220 19 view .LVU6046
 18537 0a18 0600     		movs	r6, r0
1220:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
 18538              		.loc 1 1220 40 view .LVU6047
 18539 0a1a 2000     		movs	r0, r4
 18540 0a1c FFF7FEFF 		bl	LZ4_read32
 18541              	.LVL1890:
1220:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
 18542              		.loc 1 1220 15 view .LVU6048
 18543 0a20 8642     		cmp	r6, r0
 18544 0a22 34D1     		bne	.L749
1221:Core/Src/lz4.c **** 
 18545              		.loc 1 1221 15 is_stmt 1 view .LVU6049
1221:Core/Src/lz4.c **** 
 18546              		.loc 1 1221 23 is_stmt 0 view .LVU6050
 18547 0a24 059A     		ldr	r2, [sp, #20]
 18548 0a26 571C     		adds	r7, r2, #1
 18549              	.LVL1891:
1221:Core/Src/lz4.c **** 
 18550              		.loc 1 1221 27 is_stmt 1 view .LVU6051
1221:Core/Src/lz4.c **** 
 18551              		.loc 1 1221 33 is_stmt 0 view .LVU6052
 18552 0a28 0023     		movs	r3, #0
 18553 0a2a 1370     		strb	r3, [r2]
1221:Core/Src/lz4.c **** 
 18554              		.loc 1 1221 37 is_stmt 1 view .LVU6053
 18555 0a2c 60E7     		b	.L727
 18556              	.LVL1892:
 18557              	.L940:
 18558              	.LBB4300:
 18559              	.LBB4290:
 18560              	.LBB4289:
 18561              	.LBB4288:
 18562              	.LBB4287:
 18563              	.LBB4286:
 761:Core/Src/lz4.c ****     else
 18564              		.loc 1 761 9 view .LVU6054
 761:Core/Src/lz4.c ****     else
 18565              		.loc 1 761 27 is_stmt 0 view .LVU6055
 18566 0a2e 8300     		lsls	r3, r0, #2
 18567 0a30 1B18     		adds	r3, r3, r0
 18568 0a32 5B01     		lsls	r3, r3, #5
 18569 0a34 1B1A     		subs	r3, r3, r0
 18570 0a36 5A01     		lsls	r2, r3, #5
 18571 0a38 9B18     		adds	r3, r3, r2
 18572 0a3a 9B00     		lsls	r3, r3, #2
 18573 0a3c 1B1A     		subs	r3, r3, r0
 18574 0a3e 5E01     		lsls	r6, r3, #5
 18575 0a40 F61A     		subs	r6, r6, r3
 18576 0a42 3302     		lsls	r3, r6, #8
 18577 0a44 9E1B     		subs	r6, r3, r6
 18578 0a46 3601     		lsls	r6, r6, #4
 18579 0a48 3618     		adds	r6, r6, r0
 761:Core/Src/lz4.c ****     else
 18580              		.loc 1 761 42 view .LVU6056
 18581 0a4a F60C     		lsrs	r6, r6, #19
 18582 0a4c D5E7     		b	.L748
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 473


 18583              	.LVL1893:
 18584              	.L932:
 761:Core/Src/lz4.c ****     else
 18585              		.loc 1 761 42 view .LVU6057
 18586              	.LBE4286:
 18587              	.LBE4287:
 18588              	.LBE4288:
 18589              	.LBE4289:
 18590              	.LBE4290:
 18591              	.LBE4300:
 18592              	.LBB4301:
 18593              	.LBB4274:
 18594              	.LBB4262:
 18595              	.LBB4261:
 18596              	.LBB4260:
 761:Core/Src/lz4.c ****     else
 18597              		.loc 1 761 9 is_stmt 1 view .LVU6058
 761:Core/Src/lz4.c ****     else
 18598              		.loc 1 761 27 is_stmt 0 view .LVU6059
 18599 0a4e 8300     		lsls	r3, r0, #2
 18600 0a50 1B18     		adds	r3, r3, r0
 18601 0a52 5B01     		lsls	r3, r3, #5
 18602 0a54 1B1A     		subs	r3, r3, r0
 18603 0a56 5A01     		lsls	r2, r3, #5
 18604 0a58 9B18     		adds	r3, r3, r2
 18605 0a5a 9B00     		lsls	r3, r3, #2
 18606 0a5c 1B1A     		subs	r3, r3, r0
 18607 0a5e 5A01     		lsls	r2, r3, #5
 18608 0a60 D31A     		subs	r3, r2, r3
 18609 0a62 1A02     		lsls	r2, r3, #8
 18610 0a64 D31A     		subs	r3, r2, r3
 18611 0a66 1B01     		lsls	r3, r3, #4
 18612 0a68 1B18     		adds	r3, r3, r0
 761:Core/Src/lz4.c ****     else
 18613              		.loc 1 761 42 view .LVU6060
 18614 0a6a DB0C     		lsrs	r3, r3, #19
 18615 0a6c 17E7     		b	.L752
 18616              	.LVL1894:
 18617              	.L933:
 761:Core/Src/lz4.c ****     else
 18618              		.loc 1 761 42 view .LVU6061
 18619              	.LBE4260:
 18620              	.LBE4261:
 18621              	.LBE4262:
 18622              	.LBE4274:
 18623              	.LBB4275:
 18624              	.LBB4268:
 18625              	.LBB4266:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 18626              		.loc 1 831 9 is_stmt 1 view .LVU6062
 832:Core/Src/lz4.c ****         return hashTable[h];
 18627              		.loc 1 832 9 view .LVU6063
 833:Core/Src/lz4.c ****     }
 18628              		.loc 1 833 9 view .LVU6064
 833:Core/Src/lz4.c ****     }
 18629              		.loc 1 833 25 is_stmt 0 view .LVU6065
 18630 0a6e 9900     		lsls	r1, r3, #2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 474


 18631 0a70 5E46     		mov	r6, fp
 18632 0a72 7158     		ldr	r1, [r6, r1]
 18633 0a74 1DE7     		b	.L754
 18634              	.LVL1895:
 18635              	.L934:
 833:Core/Src/lz4.c ****     }
 18636              		.loc 1 833 25 view .LVU6066
 18637              	.LBE4266:
 18638              	.LBB4267:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 18639              		.loc 1 836 9 is_stmt 1 view .LVU6067
 837:Core/Src/lz4.c ****         return hashTable[h];
 18640              		.loc 1 837 9 view .LVU6068
 838:Core/Src/lz4.c ****     }
 18641              		.loc 1 838 9 view .LVU6069
 838:Core/Src/lz4.c ****     }
 18642              		.loc 1 838 25 is_stmt 0 view .LVU6070
 18643 0a76 5900     		lsls	r1, r3, #1
 18644 0a78 5E46     		mov	r6, fp
 18645 0a7a 715A     		ldrh	r1, [r6, r1]
 18646 0a7c 19E7     		b	.L754
 18647              	.LVL1896:
 18648              	.L755:
 838:Core/Src/lz4.c ****     }
 18649              		.loc 1 838 25 view .LVU6071
 18650              	.LBE4267:
 18651              	.LBE4268:
 18652              	.LBE4275:
 18653              	.LBB4276:
 18654              	.LBB4273:
 18655              	.LBB4271:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 18656              		.loc 1 803 19 is_stmt 1 view .LVU6072
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 18657              		.loc 1 803 54 view .LVU6073
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 18658              		.loc 1 803 63 is_stmt 0 view .LVU6074
 18659 0a7e 9B00     		lsls	r3, r3, #2
 18660              	.LVL1897:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 18661              		.loc 1 803 67 view .LVU6075
 18662 0a80 5E46     		mov	r6, fp
 18663 0a82 F050     		str	r0, [r6, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 18664              		.loc 1 803 74 is_stmt 1 view .LVU6076
 18665 0a84 1EE7     		b	.L757
 18666              	.LVL1898:
 18667              	.L756:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 18668              		.loc 1 803 74 is_stmt 0 view .LVU6077
 18669              	.LBE4271:
 18670              	.LBB4272:
 804:Core/Src/lz4.c ****     }
 18671              		.loc 1 804 19 is_stmt 1 view .LVU6078
 804:Core/Src/lz4.c ****     }
 18672              		.loc 1 804 54 view .LVU6079
 804:Core/Src/lz4.c ****     }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 475


 18673              		.loc 1 804 75 view .LVU6080
 804:Core/Src/lz4.c ****     }
 18674              		.loc 1 804 84 is_stmt 0 view .LVU6081
 18675 0a86 5B00     		lsls	r3, r3, #1
 18676              	.LVL1899:
 804:Core/Src/lz4.c ****     }
 18677              		.loc 1 804 88 view .LVU6082
 18678 0a88 5E46     		mov	r6, fp
 18679 0a8a F052     		strh	r0, [r6, r3]
 804:Core/Src/lz4.c ****     }
 18680              		.loc 1 804 100 is_stmt 1 view .LVU6083
 18681 0a8c 1AE7     		b	.L757
 18682              	.LVL1900:
 18683              	.L749:
 804:Core/Src/lz4.c ****     }
 18684              		.loc 1 804 100 is_stmt 0 view .LVU6084
 18685              	.LBE4272:
 18686              	.LBE4273:
 18687              	.LBE4276:
 18688              	.LBE4301:
1268:Core/Src/lz4.c **** 
 18689              		.loc 1 1268 9 is_stmt 1 view .LVU6085
1268:Core/Src/lz4.c **** 
 18690              		.loc 1 1268 18 is_stmt 0 view .LVU6086
 18691 0a8e 661C     		adds	r6, r4, #1
 18692              	.LVL1901:
 18693              	.LBB4302:
 18694              	.LBI4302:
 778:Core/Src/lz4.c **** {
 18695              		.loc 1 778 22 is_stmt 1 view .LVU6087
 18696              	.LBB4303:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 18697              		.loc 1 780 5 view .LVU6088
 781:Core/Src/lz4.c **** }
 18698              		.loc 1 781 5 view .LVU6089
 781:Core/Src/lz4.c **** }
 18699              		.loc 1 781 12 is_stmt 0 view .LVU6090
 18700 0a90 3000     		movs	r0, r6
 18701 0a92 FFF7FEFF 		bl	LZ4_read32
 18702              	.LVL1902:
 18703              	.LBB4304:
 18704              	.LBI4304:
 758:Core/Src/lz4.c **** {
 18705              		.loc 1 758 22 is_stmt 1 view .LVU6091
 18706              	.LBB4305:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 18707              		.loc 1 760 5 view .LVU6092
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 18708              		.loc 1 760 8 is_stmt 0 view .LVU6093
 18709 0a96 032D     		cmp	r5, #3
 18710 0a98 12D0     		beq	.L941
 763:Core/Src/lz4.c **** }
 18711              		.loc 1 763 9 is_stmt 1 view .LVU6094
 763:Core/Src/lz4.c **** }
 18712              		.loc 1 763 27 is_stmt 0 view .LVU6095
 18713 0a9a 8300     		lsls	r3, r0, #2
 18714 0a9c 1B18     		adds	r3, r3, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 476


 18715 0a9e 5B01     		lsls	r3, r3, #5
 18716 0aa0 1B1A     		subs	r3, r3, r0
 18717 0aa2 5A01     		lsls	r2, r3, #5
 18718 0aa4 9B18     		adds	r3, r3, r2
 18719 0aa6 9B00     		lsls	r3, r3, #2
 18720 0aa8 1B1A     		subs	r3, r3, r0
 18721 0aaa 5A01     		lsls	r2, r3, #5
 18722 0aac D21A     		subs	r2, r2, r3
 18723 0aae 1302     		lsls	r3, r2, #8
 18724 0ab0 9B1A     		subs	r3, r3, r2
 18725 0ab2 1B01     		lsls	r3, r3, #4
 18726 0ab4 1818     		adds	r0, r3, r0
 18727              	.LVL1903:
 763:Core/Src/lz4.c **** }
 18728              		.loc 1 763 42 view .LVU6096
 18729 0ab6 030D     		lsrs	r3, r0, #20
 18730 0ab8 0493     		str	r3, [sp, #16]
 18731              	.L760:
 763:Core/Src/lz4.c **** }
 18732              		.loc 1 763 42 view .LVU6097
 18733              	.LBE4305:
 18734              	.LBE4304:
 18735              	.LBE4303:
 18736              	.LBE4302:
 18737              	.LBE4316:
 18738              	.LBE4329:
 18739              	.LBE4337:
 18740              	.LBE4346:
 18741              	.LBE4354:
1362:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, 0, notLimited, tableTyp
 18742              		.loc 1 1362 112 view .LVU6098
 18743 0aba 0B94     		str	r4, [sp, #44]
 18744 0abc 3400     		movs	r4, r6
 18745              	.LVL1904:
1362:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, 0, notLimited, tableTyp
 18746              		.loc 1 1362 112 view .LVU6099
 18747 0abe 49E5     		b	.L704
 18748              	.LVL1905:
 18749              	.L941:
 18750              	.LBB4355:
 18751              	.LBB4347:
 18752              	.LBB4338:
 18753              	.LBB4330:
 18754              	.LBB4317:
 18755              	.LBB4309:
 18756              	.LBB4308:
 18757              	.LBB4307:
 18758              	.LBB4306:
 761:Core/Src/lz4.c ****     else
 18759              		.loc 1 761 9 is_stmt 1 view .LVU6100
 761:Core/Src/lz4.c ****     else
 18760              		.loc 1 761 27 is_stmt 0 view .LVU6101
 18761 0ac0 8300     		lsls	r3, r0, #2
 18762 0ac2 1B18     		adds	r3, r3, r0
 18763 0ac4 5B01     		lsls	r3, r3, #5
 18764 0ac6 1B1A     		subs	r3, r3, r0
 18765 0ac8 5A01     		lsls	r2, r3, #5
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 477


 18766 0aca 9B18     		adds	r3, r3, r2
 18767 0acc 9B00     		lsls	r3, r3, #2
 18768 0ace 1B1A     		subs	r3, r3, r0
 18769 0ad0 5A01     		lsls	r2, r3, #5
 18770 0ad2 D21A     		subs	r2, r2, r3
 18771 0ad4 1302     		lsls	r3, r2, #8
 18772 0ad6 9B1A     		subs	r3, r3, r2
 18773 0ad8 1B01     		lsls	r3, r3, #4
 18774 0ada 1818     		adds	r0, r3, r0
 18775              	.LVL1906:
 761:Core/Src/lz4.c ****     else
 18776              		.loc 1 761 42 view .LVU6102
 18777 0adc C30C     		lsrs	r3, r0, #19
 18778 0ade 0493     		str	r3, [sp, #16]
 18779 0ae0 EBE7     		b	.L760
 18780              	.LVL1907:
 18781              	.L879:
 761:Core/Src/lz4.c ****     else
 18782              		.loc 1 761 42 view .LVU6103
 18783              	.LBE4306:
 18784              	.LBE4307:
 18785              	.LBE4308:
 18786              	.LBE4309:
 18787              	.LBE4317:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 18788              		.loc 1 946 11 view .LVU6104
 18789 0ae2 029B     		ldr	r3, [sp, #8]
 18790 0ae4 0593     		str	r3, [sp, #20]
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 18791              		.loc 1 934 17 view .LVU6105
 18792 0ae6 019B     		ldr	r3, [sp, #4]
 18793 0ae8 0B93     		str	r3, [sp, #44]
 18794              	.LVL1908:
 18795              	.L695:
 18796              	.LBB4318:
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 18797              		.loc 1 1274 9 is_stmt 1 view .LVU6106
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 18798              		.loc 1 1274 40 is_stmt 0 view .LVU6107
 18799 0aea 089B     		ldr	r3, [sp, #32]
 18800 0aec 0B9A     		ldr	r2, [sp, #44]
 18801 0aee 9D1A     		subs	r5, r3, r2
 18802              	.LVL1909:
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 18803              		.loc 1 1275 9 is_stmt 1 view .LVU6108
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 18804              		.loc 1 1287 9 view .LVU6109
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 18805              		.loc 1 1287 69 view .LVU6110
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 18806              		.loc 1 1288 9 view .LVU6111
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 18807              		.loc 1 1288 12 is_stmt 0 view .LVU6112
 18808 0af0 0E2D     		cmp	r5, #14
 18809 0af2 1AD9     		bls	.L761
 18810              	.LBB4319:
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 478


 18811              		.loc 1 1289 13 is_stmt 1 view .LVU6113
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 18812              		.loc 1 1289 20 is_stmt 0 view .LVU6114
 18813 0af4 2A00     		movs	r2, r5
 18814 0af6 0F3A     		subs	r2, r2, #15
 18815              	.LVL1910:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 18816              		.loc 1 1290 13 is_stmt 1 view .LVU6115
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 18817              		.loc 1 1290 16 is_stmt 0 view .LVU6116
 18818 0af8 0598     		ldr	r0, [sp, #20]
 18819 0afa 431C     		adds	r3, r0, #1
 18820              	.LVL1911:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 18821              		.loc 1 1290 19 view .LVU6117
 18822 0afc F021     		movs	r1, #240
 18823 0afe 0170     		strb	r1, [r0]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 18824              		.loc 1 1291 13 is_stmt 1 view .LVU6118
 18825 0b00 05E0     		b	.L762
 18826              	.LVL1912:
 18827              	.L886:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 18828              		.loc 1 1291 13 is_stmt 0 view .LVU6119
 18829              	.LBE4319:
 18830              	.LBE4318:
 18831              	.LBB4321:
1200:Core/Src/lz4.c **** 
 18832              		.loc 1 1200 16 view .LVU6120
 18833 0b02 0B94     		str	r4, [sp, #44]
 18834 0b04 F1E7     		b	.L695
 18835              	.LVL1913:
 18836              	.L763:
1200:Core/Src/lz4.c **** 
 18837              		.loc 1 1200 16 view .LVU6121
 18838              	.LBE4321:
 18839              	.LBB4322:
 18840              	.LBB4320:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 18841              		.loc 1 1291 58 is_stmt 1 view .LVU6122
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 18842              		.loc 1 1291 64 is_stmt 0 view .LVU6123
 18843 0b06 FF21     		movs	r1, #255
 18844 0b08 1970     		strb	r1, [r3]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 18845              		.loc 1 1291 40 is_stmt 1 view .LVU6124
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 18846              		.loc 1 1291 51 is_stmt 0 view .LVU6125
 18847 0b0a FF3A     		subs	r2, r2, #255
 18848              	.LVL1914:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 18849              		.loc 1 1291 61 view .LVU6126
 18850 0b0c 0133     		adds	r3, r3, #1
 18851              	.LVL1915:
 18852              	.L762:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 18853              		.loc 1 1291 19 is_stmt 1 view .LVU6127
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 479


1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 18854              		.loc 1 1291 13 is_stmt 0 view .LVU6128
 18855 0b0e FE2A     		cmp	r2, #254
 18856 0b10 F9D8     		bhi	.L763
1292:Core/Src/lz4.c ****         } else {
 18857              		.loc 1 1292 13 is_stmt 1 view .LVU6129
1292:Core/Src/lz4.c ****         } else {
 18858              		.loc 1 1292 16 is_stmt 0 view .LVU6130
 18859 0b12 5C1C     		adds	r4, r3, #1
 18860              	.LVL1916:
1292:Core/Src/lz4.c ****         } else {
 18861              		.loc 1 1292 19 view .LVU6131
 18862 0b14 1A70     		strb	r2, [r3]
 18863              	.LVL1917:
 18864              	.L764:
1292:Core/Src/lz4.c ****         } else {
 18865              		.loc 1 1292 19 view .LVU6132
 18866              	.LBE4320:
1296:Core/Src/lz4.c ****         ip = anchor + lastRun;
 18867              		.loc 1 1296 9 is_stmt 1 view .LVU6133
 18868 0b16 2A00     		movs	r2, r5
 18869 0b18 0B99     		ldr	r1, [sp, #44]
 18870 0b1a 2000     		movs	r0, r4
 18871 0b1c FFF7FEFF 		bl	memcpy
 18872              	.LVL1918:
1297:Core/Src/lz4.c ****         op += lastRun;
 18873              		.loc 1 1297 9 view .LVU6134
1298:Core/Src/lz4.c ****     }
 18874              		.loc 1 1298 9 view .LVU6135
1298:Core/Src/lz4.c ****     }
 18875              		.loc 1 1298 12 is_stmt 0 view .LVU6136
 18876 0b20 6419     		adds	r4, r4, r5
 18877              	.LVL1919:
1298:Core/Src/lz4.c ****     }
 18878              		.loc 1 1298 12 view .LVU6137
 18879              	.LBE4322:
1301:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
 18880              		.loc 1 1301 5 is_stmt 1 view .LVU6138
1304:Core/Src/lz4.c ****     assert(result > 0);
 18881              		.loc 1 1304 5 view .LVU6139
1304:Core/Src/lz4.c ****     assert(result > 0);
 18882              		.loc 1 1304 12 is_stmt 0 view .LVU6140
 18883 0b22 029B     		ldr	r3, [sp, #8]
 18884 0b24 E31A     		subs	r3, r4, r3
 18885 0b26 9A46     		mov	r10, r3
 18886              	.LVL1920:
1305:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
 18887              		.loc 1 1305 5 is_stmt 1 view .LVU6141
1306:Core/Src/lz4.c ****     return result;
 18888              		.loc 1 1306 5 view .LVU6142
1306:Core/Src/lz4.c ****     return result;
 18889              		.loc 1 1306 94 view .LVU6143
1307:Core/Src/lz4.c **** }
 18890              		.loc 1 1307 5 view .LVU6144
1307:Core/Src/lz4.c **** }
 18891              		.loc 1 1307 12 is_stmt 0 view .LVU6145
 18892 0b28 80E4     		b	.L656
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 480


 18893              	.LVL1921:
 18894              	.L761:
 18895              	.LBB4323:
1294:Core/Src/lz4.c ****         }
 18896              		.loc 1 1294 13 is_stmt 1 view .LVU6146
1294:Core/Src/lz4.c ****         }
 18897              		.loc 1 1294 16 is_stmt 0 view .LVU6147
 18898 0b2a 059A     		ldr	r2, [sp, #20]
 18899              	.LVL1922:
1294:Core/Src/lz4.c ****         }
 18900              		.loc 1 1294 16 view .LVU6148
 18901 0b2c 541C     		adds	r4, r2, #1
 18902              	.LVL1923:
1294:Core/Src/lz4.c ****         }
 18903              		.loc 1 1294 21 view .LVU6149
 18904 0b2e 2B01     		lsls	r3, r5, #4
1294:Core/Src/lz4.c ****         }
 18905              		.loc 1 1294 19 view .LVU6150
 18906 0b30 1370     		strb	r3, [r2]
 18907 0b32 F0E7     		b	.L764
 18908              	.LVL1924:
 18909              	.L877:
1294:Core/Src/lz4.c ****         }
 18910              		.loc 1 1294 19 view .LVU6151
 18911              	.LBE4323:
 18912              	.LBE4330:
 18913              	.LBE4338:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 18914              		.loc 1 1330 58 view .LVU6152
 18915 0b34 0023     		movs	r3, #0
 18916 0b36 9A46     		mov	r10, r3
 18917 0b38 78E4     		b	.L656
 18918              	.LVL1925:
 18919              	.L878:
 18920              	.LBB4339:
 18921              	.LBB4331:
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 18922              		.loc 1 957 69 view .LVU6153
 18923 0b3a 0023     		movs	r3, #0
 18924              	.LVL1926:
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 18925              		.loc 1 957 69 view .LVU6154
 18926 0b3c 9A46     		mov	r10, r3
 18927              	.LVL1927:
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 18928              		.loc 1 957 69 view .LVU6155
 18929              	.LBE4331:
 18930              	.LBE4339:
 18931              	.LBE4347:
 18932              	.LBE4355:
1363:Core/Src/lz4.c ****         }
 18933              		.loc 1 1363 20 view .LVU6156
 18934 0b3e 75E4     		b	.L656
 18935              	.LVL1928:
 18936              	.L658:
1363:Core/Src/lz4.c ****         }
 18937              		.loc 1 1363 20 view .LVU6157
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 481


 18938              	.LBE4360:
1366:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, maxOutputSize, limitedO
 18939              		.loc 1 1366 9 is_stmt 1 view .LVU6158
1366:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, maxOutputSize, limitedO
 18940              		.loc 1 1366 12 is_stmt 0 view .LVU6159
 18941 0b40 0C4B     		ldr	r3, .L976+8
 18942 0b42 9C42     		cmp	r4, r3
 18943 0b44 00DD     		ble	.LCB24288
 18944 0b46 3AE2     		b	.L765	@long jump
 18945              	.LCB24288:
1367:Core/Src/lz4.c ****         } else {
 18946              		.loc 1 1367 13 is_stmt 1 view .LVU6160
 18947              	.LVL1929:
 18948              	.LBB4361:
 18949              	.LBI4361:
1314:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 18950              		.loc 1 1314 22 view .LVU6161
 18951              	.LBB4362:
1327:Core/Src/lz4.c ****                 srcSize, dstCapacity);
 18952              		.loc 1 1327 5 view .LVU6162
1328:Core/Src/lz4.c **** 
 18953              		.loc 1 1328 38 view .LVU6163
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 18954              		.loc 1 1330 5 view .LVU6164
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 18955              		.loc 1 1330 8 is_stmt 0 view .LVU6165
 18956 0b48 FC23     		movs	r3, #252
 18957 0b4a DB05     		lsls	r3, r3, #23
 18958 0b4c 9C42     		cmp	r4, r3
 18959 0b4e 00D9     		bls	.LCB24310
 18960 0b50 26E2     		b	.L888	@long jump
 18961              	.LCB24310:
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 18962              		.loc 1 1331 5 is_stmt 1 view .LVU6166
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 18963              		.loc 1 1331 8 is_stmt 0 view .LVU6167
 18964 0b52 002C     		cmp	r4, #0
 18965 0b54 10D1     		bne	.L767
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 18966              		.loc 1 1332 9 is_stmt 1 view .LVU6168
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 18967              		.loc 1 1332 43 is_stmt 0 view .LVU6169
 18968 0b56 189B     		ldr	r3, [sp, #96]
 18969 0b58 002B     		cmp	r3, #0
 18970 0b5a 00DC     		bgt	.LCB24317
 18971 0b5c 24E2     		b	.L889	@long jump
 18972              	.LCB24317:
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 18973              		.loc 1 1333 9 is_stmt 1 view .LVU6170
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 18974              		.loc 1 1333 49 view .LVU6171
1334:Core/Src/lz4.c ****         assert(dst != NULL);
 18975              		.loc 1 1334 9 view .LVU6172
1335:Core/Src/lz4.c ****         dst[0] = 0;
 18976              		.loc 1 1335 9 view .LVU6173
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 18977              		.loc 1 1336 9 view .LVU6174
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 482


1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 18978              		.loc 1 1336 16 is_stmt 0 view .LVU6175
 18979 0b5e 0023     		movs	r3, #0
 18980 0b60 029A     		ldr	r2, [sp, #8]
 18981 0b62 1370     		strb	r3, [r2]
1337:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
 18982              		.loc 1 1337 9 is_stmt 1 view .LVU6176
1341:Core/Src/lz4.c ****     }
 18983              		.loc 1 1341 9 view .LVU6177
1341:Core/Src/lz4.c ****     }
 18984              		.loc 1 1341 16 is_stmt 0 view .LVU6178
 18985 0b64 0133     		adds	r3, r3, #1
 18986 0b66 9A46     		mov	r10, r3
 18987 0b68 60E4     		b	.L656
 18988              	.L977:
 18989 0b6a C046     		.align	2
 18990              	.L976:
 18991 0b6c 04FCFFFF 		.word	-1020
 18992 0b70 FFFF0000 		.word	65535
 18993 0b74 0A000100 		.word	65546
 18994              	.L767:
1343:Core/Src/lz4.c **** 
 18995              		.loc 1 1343 5 is_stmt 1 view .LVU6179
1345:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
 18996              		.loc 1 1345 5 view .LVU6180
 18997              	.LVL1930:
 18998              	.LBB4363:
 18999              	.LBI4363:
 904:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 19000              		.loc 1 904 22 view .LVU6181
 19001              	.LBB4364:
 917:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 19002              		.loc 1 917 5 view .LVU6182
 918:Core/Src/lz4.c **** 
 19003              		.loc 1 918 5 view .LVU6183
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 19004              		.loc 1 920 5 view .LVU6184
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 19005              		.loc 1 920 15 is_stmt 0 view .LVU6185
 19006 0b78 DC4A     		ldr	r2, .L978
 19007 0b7a 5B46     		mov	r3, fp
 19008 0b7c 9D58     		ldr	r5, [r3, r2]
 19009              	.LVL1931:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 19010              		.loc 1 921 5 is_stmt 1 view .LVU6186
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 19011              		.loc 1 921 17 is_stmt 0 view .LVU6187
 19012 0b7e 019E     		ldr	r6, [sp, #4]
 19013 0b80 731B     		subs	r3, r6, r5
 19014 0b82 0593     		str	r3, [sp, #20]
 19015              	.LVL1932:
 922:Core/Src/lz4.c **** 
 19016              		.loc 1 922 5 is_stmt 1 view .LVU6188
 924:Core/Src/lz4.c ****     const BYTE* const dictionary =
 19017              		.loc 1 924 5 view .LVU6189
 925:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
 19018              		.loc 1 925 5 view .LVU6190
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 483


 927:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
 19019              		.loc 1 927 5 view .LVU6191
 928:Core/Src/lz4.c ****     const U32 dictDelta = (dictDirective == usingDictCtx) ? startIndex - dictCtx->currentOffset : 0
 19020              		.loc 1 928 59 is_stmt 0 view .LVU6192
 19021 0b84 DA49     		ldr	r1, .L978+4
 19022              	.LVL1933:
 929:Core/Src/lz4.c **** 
 19023              		.loc 1 929 5 is_stmt 1 view .LVU6193
 931:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
 19024              		.loc 1 931 5 view .LVU6194
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 19025              		.loc 1 932 5 view .LVU6195
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 19026              		.loc 1 933 5 view .LVU6196
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 19027              		.loc 1 934 5 view .LVU6197
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 19028              		.loc 1 935 5 view .LVU6198
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 19029              		.loc 1 935 23 is_stmt 0 view .LVU6199
 19030 0b86 B446     		mov	ip, r6
 19031 0b88 A444     		add	ip, ip, r4
 19032 0b8a 6346     		mov	r3, ip
 19033              	.LVL1934:
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 19034              		.loc 1 935 23 view .LVU6200
 19035 0b8c 0893     		str	r3, [sp, #32]
 19036              	.LVL1935:
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 19037              		.loc 1 936 5 is_stmt 1 view .LVU6201
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 19038              		.loc 1 936 23 is_stmt 0 view .LVU6202
 19039 0b8e 6046     		mov	r0, ip
 19040 0b90 0B38     		subs	r0, r0, #11
 19041 0b92 0990     		str	r0, [sp, #36]
 19042              	.LVL1936:
 937:Core/Src/lz4.c **** 
 19043              		.loc 1 937 5 is_stmt 1 view .LVU6203
 937:Core/Src/lz4.c **** 
 19044              		.loc 1 937 23 is_stmt 0 view .LVU6204
 19045 0b94 053B     		subs	r3, r3, #5
 19046              	.LVL1937:
 937:Core/Src/lz4.c **** 
 19047              		.loc 1 937 23 view .LVU6205
 19048 0b96 0C93     		str	r3, [sp, #48]
 19049              	.LVL1938:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 19050              		.loc 1 941 5 is_stmt 1 view .LVU6206
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 19051              		.loc 1 946 5 view .LVU6207
 947:Core/Src/lz4.c **** 
 19052              		.loc 1 947 5 view .LVU6208
 947:Core/Src/lz4.c **** 
 19053              		.loc 1 947 17 is_stmt 0 view .LVU6209
 19054 0b98 029F     		ldr	r7, [sp, #8]
 19055 0b9a 3B00     		movs	r3, r7
 19056              	.LVL1939:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 484


 947:Core/Src/lz4.c **** 
 19057              		.loc 1 947 17 view .LVU6210
 19058 0b9c 1898     		ldr	r0, [sp, #96]
 19059              	.LVL1940:
 947:Core/Src/lz4.c **** 
 19060              		.loc 1 947 17 view .LVU6211
 19061 0b9e 8446     		mov	ip, r0
 19062              	.LVL1941:
 947:Core/Src/lz4.c **** 
 19063              		.loc 1 947 17 view .LVU6212
 19064 0ba0 6344     		add	r3, r3, ip
 19065 0ba2 0793     		str	r3, [sp, #28]
 19066              	.LVL1942:
 949:Core/Src/lz4.c ****     U32 forwardH;
 19067              		.loc 1 949 5 is_stmt 1 view .LVU6213
 950:Core/Src/lz4.c **** 
 19068              		.loc 1 950 5 view .LVU6214
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 19069              		.loc 1 952 5 view .LVU6215
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 19070              		.loc 1 952 98 view .LVU6216
 953:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 19071              		.loc 1 953 5 view .LVU6217
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 19072              		.loc 1 956 5 view .LVU6218
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 19073              		.loc 1 957 5 view .LVU6219
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 19074              		.loc 1 958 5 view .LVU6220
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 19075              		.loc 1 958 27 view .LVU6221
 959:Core/Src/lz4.c **** 
 19076              		.loc 1 959 5 view .LVU6222
 961:Core/Src/lz4.c **** 
 19077              		.loc 1 961 5 view .LVU6223
 964:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 19078              		.loc 1 964 5 view .LVU6224
 970:Core/Src/lz4.c ****     }
 19079              		.loc 1 970 9 view .LVU6225
 970:Core/Src/lz4.c ****     }
 19080              		.loc 1 970 24 is_stmt 0 view .LVU6226
 19081 0ba4 5B46     		mov	r3, fp
 19082              	.LVL1943:
 970:Core/Src/lz4.c ****     }
 19083              		.loc 1 970 24 view .LVU6227
 19084 0ba6 5B58     		ldr	r3, [r3, r1]
 19085 0ba8 E318     		adds	r3, r4, r3
 19086 0baa 5846     		mov	r0, fp
 19087 0bac 4350     		str	r3, [r0, r1]
 19088              	.LVL1944:
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 19089              		.loc 1 972 5 is_stmt 1 view .LVU6228
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 19090              		.loc 1 972 25 is_stmt 0 view .LVU6229
 19091 0bae 6319     		adds	r3, r4, r5
 19092 0bb0 8350     		str	r3, [r0, r2]
 973:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 485


 19093              		.loc 1 973 5 is_stmt 1 view .LVU6230
 973:Core/Src/lz4.c **** 
 19094              		.loc 1 973 21 is_stmt 0 view .LVU6231
 19095 0bb2 D04B     		ldr	r3, .L978+8
 19096 0bb4 0322     		movs	r2, #3
 19097 0bb6 C250     		str	r2, [r0, r3]
 975:Core/Src/lz4.c **** 
 19098              		.loc 1 975 5 is_stmt 1 view .LVU6232
 975:Core/Src/lz4.c **** 
 19099              		.loc 1 975 8 is_stmt 0 view .LVU6233
 19100 0bb8 0C2C     		cmp	r4, #12
 19101 0bba 00DC     		bgt	.LCB24456
 19102 0bbc B8E1     		b	.L890	@long jump
 19103              	.LCB24456:
 19104              	.LVL1945:
 19105              	.LBB4365:
 978:Core/Src/lz4.c ****         if (tableType == byPtr) {
 19106              		.loc 1 978 9 is_stmt 1 view .LVU6234
 19107              	.LBB4366:
 19108              	.LBI4366:
 778:Core/Src/lz4.c **** {
 19109              		.loc 1 778 22 view .LVU6235
 19110              	.LBB4367:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 19111              		.loc 1 780 5 view .LVU6236
 781:Core/Src/lz4.c **** }
 19112              		.loc 1 781 5 view .LVU6237
 781:Core/Src/lz4.c **** }
 19113              		.loc 1 781 12 is_stmt 0 view .LVU6238
 19114 0bbe 3000     		movs	r0, r6
 19115              	.LVL1946:
 781:Core/Src/lz4.c **** }
 19116              		.loc 1 781 12 view .LVU6239
 19117 0bc0 FFF7FEFF 		bl	LZ4_read32
 19118              	.LVL1947:
 19119              	.LBB4368:
 19120              	.LBI4368:
 758:Core/Src/lz4.c **** {
 19121              		.loc 1 758 22 is_stmt 1 view .LVU6240
 19122              	.LBB4369:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 19123              		.loc 1 760 5 view .LVU6241
 761:Core/Src/lz4.c ****     else
 19124              		.loc 1 761 9 view .LVU6242
 761:Core/Src/lz4.c ****     else
 19125              		.loc 1 761 27 is_stmt 0 view .LVU6243
 19126 0bc4 8300     		lsls	r3, r0, #2
 19127 0bc6 1B18     		adds	r3, r3, r0
 19128 0bc8 5B01     		lsls	r3, r3, #5
 19129 0bca 1B1A     		subs	r3, r3, r0
 19130 0bcc 5A01     		lsls	r2, r3, #5
 19131 0bce 9B18     		adds	r3, r3, r2
 19132 0bd0 9B00     		lsls	r3, r3, #2
 19133 0bd2 1B1A     		subs	r3, r3, r0
 19134 0bd4 5A01     		lsls	r2, r3, #5
 19135 0bd6 D21A     		subs	r2, r2, r3
 19136 0bd8 1302     		lsls	r3, r2, #8
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 486


 19137 0bda 9B1A     		subs	r3, r3, r2
 19138 0bdc 1B01     		lsls	r3, r3, #4
 19139 0bde 1818     		adds	r0, r3, r0
 19140              	.LVL1948:
 761:Core/Src/lz4.c ****     else
 19141              		.loc 1 761 42 view .LVU6244
 19142 0be0 C00C     		lsrs	r0, r0, #19
 19143              	.LVL1949:
 761:Core/Src/lz4.c ****     else
 19144              		.loc 1 761 42 view .LVU6245
 19145              	.LBE4369:
 19146              	.LBE4368:
 19147              	.LBE4367:
 19148              	.LBE4366:
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 19149              		.loc 1 979 9 is_stmt 1 view .LVU6246
 982:Core/Src/lz4.c ****     }   }
 19150              		.loc 1 982 13 view .LVU6247
 19151              	.LBB4370:
 19152              	.LBI4370:
 796:Core/Src/lz4.c **** {
 19153              		.loc 1 796 23 view .LVU6248
 19154              	.LBE4370:
 19155              	.LBE4365:
 19156              	.LBE4364:
 19157              	.LBE4363:
 19158              	.LBE4362:
 19159              	.LBE4361:
 798:Core/Src/lz4.c ****     {
 19160              		.loc 1 798 5 view .LVU6249
 19161              	.LBB4477:
 19162              	.LBB4471:
 19163              	.LBB4464:
 19164              	.LBB4457:
 19165              	.LBB4373:
 19166              	.LBB4372:
 19167              	.LBB4371:
 804:Core/Src/lz4.c ****     }
 19168              		.loc 1 804 19 view .LVU6250
 804:Core/Src/lz4.c ****     }
 19169              		.loc 1 804 54 view .LVU6251
 804:Core/Src/lz4.c ****     }
 19170              		.loc 1 804 75 view .LVU6252
 804:Core/Src/lz4.c ****     }
 19171              		.loc 1 804 84 is_stmt 0 view .LVU6253
 19172 0be2 4000     		lsls	r0, r0, #1
 19173              	.LVL1950:
 804:Core/Src/lz4.c ****     }
 19174              		.loc 1 804 88 view .LVU6254
 19175 0be4 5B46     		mov	r3, fp
 804:Core/Src/lz4.c ****     }
 19176              		.loc 1 804 88 view .LVU6255
 19177 0be6 1D52     		strh	r5, [r3, r0]
 804:Core/Src/lz4.c ****     }
 19178              		.loc 1 804 100 is_stmt 1 view .LVU6256
 19179              	.LVL1951:
 804:Core/Src/lz4.c ****     }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 487


 19180              		.loc 1 804 100 is_stmt 0 view .LVU6257
 19181              	.LBE4371:
 19182              	.LBE4372:
 19183              	.LBE4373:
 984:Core/Src/lz4.c **** 
 19184              		.loc 1 984 5 is_stmt 1 view .LVU6258
 984:Core/Src/lz4.c **** 
 19185              		.loc 1 984 7 is_stmt 0 view .LVU6259
 19186 0be8 751C     		adds	r5, r6, #1
 19187              	.LVL1952:
 984:Core/Src/lz4.c **** 
 19188              		.loc 1 984 11 is_stmt 1 view .LVU6260
 19189              	.LBB4374:
 19190              	.LBI4374:
 778:Core/Src/lz4.c **** {
 19191              		.loc 1 778 22 view .LVU6261
 19192              	.LBB4375:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 19193              		.loc 1 780 5 view .LVU6262
 781:Core/Src/lz4.c **** }
 19194              		.loc 1 781 5 view .LVU6263
 781:Core/Src/lz4.c **** }
 19195              		.loc 1 781 12 is_stmt 0 view .LVU6264
 19196 0bea 2800     		movs	r0, r5
 19197 0bec FFF7FEFF 		bl	LZ4_read32
 19198              	.LVL1953:
 19199              	.LBB4376:
 19200              	.LBI4376:
 758:Core/Src/lz4.c **** {
 19201              		.loc 1 758 22 is_stmt 1 view .LVU6265
 19202              	.LBB4377:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 19203              		.loc 1 760 5 view .LVU6266
 761:Core/Src/lz4.c ****     else
 19204              		.loc 1 761 9 view .LVU6267
 761:Core/Src/lz4.c ****     else
 19205              		.loc 1 761 27 is_stmt 0 view .LVU6268
 19206 0bf0 8300     		lsls	r3, r0, #2
 19207 0bf2 1B18     		adds	r3, r3, r0
 19208 0bf4 5B01     		lsls	r3, r3, #5
 19209 0bf6 1B1A     		subs	r3, r3, r0
 19210 0bf8 5A01     		lsls	r2, r3, #5
 19211 0bfa 9B18     		adds	r3, r3, r2
 19212 0bfc 9B00     		lsls	r3, r3, #2
 19213 0bfe 1B1A     		subs	r3, r3, r0
 19214 0c00 5C01     		lsls	r4, r3, #5
 19215              	.LVL1954:
 761:Core/Src/lz4.c ****     else
 19216              		.loc 1 761 27 view .LVU6269
 19217 0c02 E31A     		subs	r3, r4, r3
 19218 0c04 1C02     		lsls	r4, r3, #8
 19219 0c06 E41A     		subs	r4, r4, r3
 19220 0c08 2401     		lsls	r4, r4, #4
 19221 0c0a 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 19222              		.loc 1 761 42 view .LVU6270
 19223 0c0c E40C     		lsrs	r4, r4, #19
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 488


 19224 0c0e 0B97     		str	r7, [sp, #44]
 19225 0c10 0A96     		str	r6, [sp, #40]
 19226              	.LVL1955:
 19227              	.L792:
 761:Core/Src/lz4.c ****     else
 19228              		.loc 1 761 42 view .LVU6271
 19229              	.LBE4377:
 19230              	.LBE4376:
 19231              	.LBE4375:
 19232              	.LBE4374:
 987:Core/Src/lz4.c ****         const BYTE* match;
 19233              		.loc 1 987 5 is_stmt 1 view .LVU6272
 19234              	.LBB4378:
 988:Core/Src/lz4.c ****         BYTE* token;
 19235              		.loc 1 988 9 view .LVU6273
 989:Core/Src/lz4.c ****         const BYTE* filledIp;
 19236              		.loc 1 989 9 view .LVU6274
 990:Core/Src/lz4.c **** 
 19237              		.loc 1 990 9 view .LVU6275
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 19238              		.loc 1 993 9 view .LVU6276
 19239              	.LBB4379:
1015:Core/Src/lz4.c ****             int step = 1;
 19240              		.loc 1 1015 13 view .LVU6277
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 19241              		.loc 1 1016 13 view .LVU6278
1017:Core/Src/lz4.c ****             do {
 19242              		.loc 1 1017 13 view .LVU6279
1017:Core/Src/lz4.c ****             do {
 19243              		.loc 1 1017 17 is_stmt 0 view .LVU6280
 19244 0c12 199B     		ldr	r3, [sp, #100]
 19245 0c14 9B01     		lsls	r3, r3, #6
 19246 0c16 0393     		str	r3, [sp, #12]
 19247              	.LVL1956:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 19248              		.loc 1 1016 17 view .LVU6281
 19249 0c18 0126     		movs	r6, #1
 19250 0c1a 099B     		ldr	r3, [sp, #36]
 19251              	.LVL1957:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 19252              		.loc 1 1016 17 view .LVU6282
 19253 0c1c 9846     		mov	r8, r3
 19254              	.LVL1958:
 19255              	.L770:
1018:Core/Src/lz4.c ****                 U32 const h = forwardH;
 19256              		.loc 1 1018 13 is_stmt 1 view .LVU6283
 19257              	.LBB4380:
1019:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
 19258              		.loc 1 1019 17 view .LVU6284
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 19259              		.loc 1 1020 17 view .LVU6285
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 19260              		.loc 1 1020 53 is_stmt 0 view .LVU6286
 19261 0c1e 059A     		ldr	r2, [sp, #20]
 19262 0c20 AB1A     		subs	r3, r5, r2
 19263 0c22 9A46     		mov	r10, r3
 19264              	.LVL1959:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 489


1021:Core/Src/lz4.c ****                 assert(matchIndex <= current);
 19265              		.loc 1 1021 17 is_stmt 1 view .LVU6287
 19266              	.LBB4381:
 19267              	.LBI4381:
 827:Core/Src/lz4.c **** {
 19268              		.loc 1 827 22 view .LVU6288
 19269              	.LBB4382:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 19270              		.loc 1 829 5 view .LVU6289
 19271              	.LBE4382:
 19272              	.LBE4381:
 19273              	.LBE4380:
 19274              	.LBE4379:
 19275              	.LBE4378:
 19276              	.LBE4457:
 19277              	.LBE4464:
 19278              	.LBE4471:
 19279              	.LBE4477:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 19280              		.loc 1 829 44 view .LVU6290
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 19281              		.loc 1 830 5 view .LVU6291
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 19282              		.loc 1 835 5 view .LVU6292
 19283              	.LBB4478:
 19284              	.LBB4472:
 19285              	.LBB4465:
 19286              	.LBB4458:
 19287              	.LBB4444:
 19288              	.LBB4394:
 19289              	.LBB4392:
 19290              	.LBB4384:
 19291              	.LBB4383:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 19292              		.loc 1 836 9 view .LVU6293
 837:Core/Src/lz4.c ****         return hashTable[h];
 19293              		.loc 1 837 9 view .LVU6294
 838:Core/Src/lz4.c ****     }
 19294              		.loc 1 838 9 view .LVU6295
 838:Core/Src/lz4.c ****     }
 19295              		.loc 1 838 25 is_stmt 0 view .LVU6296
 19296 0c24 6400     		lsls	r4, r4, #1
 19297              	.LVL1960:
 838:Core/Src/lz4.c ****     }
 19298              		.loc 1 838 25 view .LVU6297
 19299 0c26 A146     		mov	r9, r4
 19300 0c28 D944     		add	r9, r9, fp
 19301 0c2a 5B46     		mov	r3, fp
 19302              	.LVL1961:
 838:Core/Src/lz4.c ****     }
 19303              		.loc 1 838 25 view .LVU6298
 19304 0c2c 1F5B     		ldrh	r7, [r3, r4]
 19305              	.LVL1962:
 838:Core/Src/lz4.c ****     }
 19306              		.loc 1 838 25 view .LVU6299
 19307              	.LBE4383:
 19308              	.LBE4384:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 490


1022:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
 19309              		.loc 1 1022 17 is_stmt 1 view .LVU6300
1023:Core/Src/lz4.c ****                 ip = forwardIp;
 19310              		.loc 1 1023 17 view .LVU6301
1024:Core/Src/lz4.c ****                 forwardIp += step;
 19311              		.loc 1 1024 17 view .LVU6302
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 19312              		.loc 1 1025 17 view .LVU6303
 19313 0c2e 0495     		str	r5, [sp, #16]
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 19314              		.loc 1 1025 27 is_stmt 0 view .LVU6304
 19315 0c30 AD19     		adds	r5, r5, r6
 19316              	.LVL1963:
1026:Core/Src/lz4.c **** 
 19317              		.loc 1 1026 17 is_stmt 1 view .LVU6305
 19318 0c32 039B     		ldr	r3, [sp, #12]
1026:Core/Src/lz4.c **** 
 19319              		.loc 1 1026 22 is_stmt 0 view .LVU6306
 19320 0c34 9E11     		asrs	r6, r3, #6
 19321              	.LVL1964:
1026:Core/Src/lz4.c **** 
 19322              		.loc 1 1026 22 view .LVU6307
 19323 0c36 0133     		adds	r3, r3, #1
 19324 0c38 0393     		str	r3, [sp, #12]
 19325              	.LVL1965:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 19326              		.loc 1 1028 17 is_stmt 1 view .LVU6308
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 19327              		.loc 1 1028 21 is_stmt 0 view .LVU6309
 19328 0c3a A845     		cmp	r8, r5
 19329 0c3c 9B41     		sbcs	r3, r3, r3
 19330              	.LVL1966:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 19331              		.loc 1 1028 21 view .LVU6310
 19332 0c3e 5B42     		rsbs	r3, r3, #0
 19333 0c40 0693     		str	r3, [sp, #24]
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 19334              		.loc 1 1028 20 view .LVU6311
 19335 0c42 A845     		cmp	r8, r5
 19336 0c44 00D2     		bcs	.LCB24738
 19337 0c46 77E1     		b	.L768	@long jump
 19338              	.LCB24738:
1029:Core/Src/lz4.c **** 
 19339              		.loc 1 1029 17 is_stmt 1 view .LVU6312
1031:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 19340              		.loc 1 1031 17 view .LVU6313
1043:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 19341              		.loc 1 1043 24 view .LVU6314
1055:Core/Src/lz4.c ****                 }
 19342              		.loc 1 1055 21 view .LVU6315
1055:Core/Src/lz4.c ****                 }
 19343              		.loc 1 1055 27 is_stmt 0 view .LVU6316
 19344 0c48 9446     		mov	ip, r2
 19345 0c4a 6744     		add	r7, r7, ip
 19346              	.LVL1967:
1057:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
 19347              		.loc 1 1057 17 is_stmt 1 view .LVU6317
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 491


 19348              	.LBB4385:
 19349              	.LBI4385:
 778:Core/Src/lz4.c **** {
 19350              		.loc 1 778 22 view .LVU6318
 19351              	.LBB4386:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 19352              		.loc 1 780 5 view .LVU6319
 781:Core/Src/lz4.c **** }
 19353              		.loc 1 781 5 view .LVU6320
 781:Core/Src/lz4.c **** }
 19354              		.loc 1 781 12 is_stmt 0 view .LVU6321
 19355 0c4c 2800     		movs	r0, r5
 19356 0c4e FFF7FEFF 		bl	LZ4_read32
 19357              	.LVL1968:
 19358              	.LBB4387:
 19359              	.LBI4387:
 758:Core/Src/lz4.c **** {
 19360              		.loc 1 758 22 is_stmt 1 view .LVU6322
 19361              	.LBB4388:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 19362              		.loc 1 760 5 view .LVU6323
 761:Core/Src/lz4.c ****     else
 19363              		.loc 1 761 9 view .LVU6324
 761:Core/Src/lz4.c ****     else
 19364              		.loc 1 761 27 is_stmt 0 view .LVU6325
 19365 0c52 8300     		lsls	r3, r0, #2
 19366 0c54 1B18     		adds	r3, r3, r0
 19367 0c56 5B01     		lsls	r3, r3, #5
 19368 0c58 1B1A     		subs	r3, r3, r0
 19369 0c5a 5A01     		lsls	r2, r3, #5
 19370 0c5c 9B18     		adds	r3, r3, r2
 19371 0c5e 9B00     		lsls	r3, r3, #2
 19372 0c60 1B1A     		subs	r3, r3, r0
 19373 0c62 5C01     		lsls	r4, r3, #5
 19374 0c64 E31A     		subs	r3, r4, r3
 19375 0c66 1C02     		lsls	r4, r3, #8
 19376 0c68 E41A     		subs	r4, r4, r3
 19377 0c6a 2401     		lsls	r4, r4, #4
 19378 0c6c 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 19379              		.loc 1 761 42 view .LVU6326
 19380 0c6e E40C     		lsrs	r4, r4, #19
 19381              	.LVL1969:
 761:Core/Src/lz4.c ****     else
 19382              		.loc 1 761 42 view .LVU6327
 19383              	.LBE4388:
 19384              	.LBE4387:
 19385              	.LBE4386:
 19386              	.LBE4385:
1058:Core/Src/lz4.c **** 
 19387              		.loc 1 1058 17 is_stmt 1 view .LVU6328
 19388              	.LBB4389:
 19389              	.LBI4389:
 796:Core/Src/lz4.c **** {
 19390              		.loc 1 796 23 view .LVU6329
 19391              	.LBE4389:
 19392              	.LBE4392:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 492


 19393              	.LBE4394:
 19394              	.LBE4444:
 19395              	.LBE4458:
 19396              	.LBE4465:
 19397              	.LBE4472:
 19398              	.LBE4478:
 798:Core/Src/lz4.c ****     {
 19399              		.loc 1 798 5 view .LVU6330
 19400              	.LBB4479:
 19401              	.LBB4473:
 19402              	.LBB4466:
 19403              	.LBB4459:
 19404              	.LBB4445:
 19405              	.LBB4395:
 19406              	.LBB4393:
 19407              	.LBB4391:
 19408              	.LBB4390:
 804:Core/Src/lz4.c ****     }
 19409              		.loc 1 804 19 view .LVU6331
 804:Core/Src/lz4.c ****     }
 19410              		.loc 1 804 54 view .LVU6332
 804:Core/Src/lz4.c ****     }
 19411              		.loc 1 804 75 view .LVU6333
 804:Core/Src/lz4.c ****     }
 19412              		.loc 1 804 88 is_stmt 0 view .LVU6334
 19413 0c70 4B46     		mov	r3, r9
 19414 0c72 5246     		mov	r2, r10
 19415 0c74 1A80     		strh	r2, [r3]
 804:Core/Src/lz4.c ****     }
 19416              		.loc 1 804 100 is_stmt 1 view .LVU6335
 19417              	.LVL1970:
 804:Core/Src/lz4.c ****     }
 19418              		.loc 1 804 100 is_stmt 0 view .LVU6336
 19419              	.LBE4390:
 19420              	.LBE4391:
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 19421              		.loc 1 1060 17 is_stmt 1 view .LVU6337
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 19422              		.loc 1 1060 100 view .LVU6338
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 19423              		.loc 1 1061 17 view .LVU6339
1062:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
 19424              		.loc 1 1062 17 view .LVU6340
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 19425              		.loc 1 1063 17 view .LVU6341
1067:Core/Src/lz4.c **** 
 19426              		.loc 1 1067 17 view .LVU6342
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 19427              		.loc 1 1069 17 view .LVU6343
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 19428              		.loc 1 1069 21 is_stmt 0 view .LVU6344
 19429 0c76 3800     		movs	r0, r7
 19430 0c78 FFF7FEFF 		bl	LZ4_read32
 19431              	.LVL1971:
 19432 0c7c 8146     		mov	r9, r0
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 19433              		.loc 1 1069 42 view .LVU6345
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 493


 19434 0c7e 0498     		ldr	r0, [sp, #16]
 19435 0c80 FFF7FEFF 		bl	LZ4_read32
 19436              	.LVL1972:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 19437              		.loc 1 1069 20 view .LVU6346
 19438 0c84 8145     		cmp	r9, r0
 19439 0c86 CAD1     		bne	.L770
 19440 0c88 049B     		ldr	r3, [sp, #16]
 19441 0c8a 1900     		movs	r1, r3
 19442              	.LVL1973:
 19443              	.L769:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 19444              		.loc 1 1069 20 view .LVU6347
 19445              	.LBE4393:
 19446              	.LBE4395:
1079:Core/Src/lz4.c **** 
 19447              		.loc 1 1079 15 is_stmt 1 view .LVU6348
1079:Core/Src/lz4.c **** 
 19448              		.loc 1 1079 29 is_stmt 0 view .LVU6349
 19449 0c8c 0A9B     		ldr	r3, [sp, #40]
 19450 0c8e 9C46     		mov	ip, r3
 19451 0c90 8C45     		cmp	ip, r1
 19452 0c92 9B41     		sbcs	r3, r3, r3
 19453 0c94 5B42     		rsbs	r3, r3, #0
 19454 0c96 019A     		ldr	r2, [sp, #4]
 19455 0c98 9446     		mov	ip, r2
 19456 0c9a BC45     		cmp	ip, r7
 19457 0c9c 9241     		sbcs	r2, r2, r2
 19458 0c9e 5242     		rsbs	r2, r2, #0
1079:Core/Src/lz4.c **** 
 19459              		.loc 1 1079 15 view .LVU6350
 19460 0ca0 1A42     		tst	r2, r3
 19461 0ca2 05D0     		beq	.L771
1079:Core/Src/lz4.c **** 
 19462              		.loc 1 1079 55 view .LVU6351
 19463 0ca4 4B1E     		subs	r3, r1, #1
 19464 0ca6 1A78     		ldrb	r2, [r3]
 19465 0ca8 7B1E     		subs	r3, r7, #1
 19466 0caa 1B78     		ldrb	r3, [r3]
1079:Core/Src/lz4.c **** 
 19467              		.loc 1 1079 51 view .LVU6352
 19468 0cac 9A42     		cmp	r2, r3
 19469 0cae 2AD0     		beq	.L772
 19470              	.L771:
 19471              	.LBB4396:
1082:Core/Src/lz4.c ****             token = op++;
 19472              		.loc 1 1082 54 view .LVU6353
 19473 0cb0 8946     		mov	r9, r1
1082:Core/Src/lz4.c ****             token = op++;
 19474              		.loc 1 1082 13 is_stmt 1 view .LVU6354
1082:Core/Src/lz4.c ****             token = op++;
 19475              		.loc 1 1082 54 is_stmt 0 view .LVU6355
 19476 0cb2 0A9A     		ldr	r2, [sp, #40]
 19477 0cb4 8C1A     		subs	r4, r1, r2
 19478              	.LVL1974:
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 19479              		.loc 1 1083 13 is_stmt 1 view .LVU6356
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 494


1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 19480              		.loc 1 1083 23 is_stmt 0 view .LVU6357
 19481 0cb6 0B9B     		ldr	r3, [sp, #44]
 19482 0cb8 5D1C     		adds	r5, r3, #1
 19483              	.LVL1975:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 19484              		.loc 1 1084 13 is_stmt 1 view .LVU6358
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 19485              		.loc 1 1085 18 is_stmt 0 view .LVU6359
 19486 0cba FF21     		movs	r1, #255
 19487              	.LVL1976:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 19488              		.loc 1 1085 18 view .LVU6360
 19489 0cbc 2000     		movs	r0, r4
 19490 0cbe FFF7FEFF 		bl	__aeabi_uidiv
 19491              	.LVL1977:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 19492              		.loc 1 1085 18 view .LVU6361
 19493 0cc2 2018     		adds	r0, r4, r0
 19494 0cc4 0300     		movs	r3, r0
 19495 0cc6 0833     		adds	r3, r3, #8
 19496 0cc8 EB18     		adds	r3, r5, r3
 19497 0cca 0799     		ldr	r1, [sp, #28]
 19498 0ccc 8C46     		mov	ip, r1
 19499 0cce 9C45     		cmp	ip, r3
 19500 0cd0 9241     		sbcs	r2, r2, r2
 19501 0cd2 5242     		rsbs	r2, r2, #0
 19502 0cd4 0492     		str	r2, [sp, #16]
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 19503              		.loc 1 1084 52 view .LVU6362
 19504 0cd6 9942     		cmp	r1, r3
 19505 0cd8 00D2     		bcs	.LCB24916
 19506 0cda 68E1     		b	.L891	@long jump
 19507              	.LCB24916:
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 19508              		.loc 1 1088 13 is_stmt 1 view .LVU6363
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 19509              		.loc 1 1093 13 view .LVU6364
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 19510              		.loc 1 1093 16 is_stmt 0 view .LVU6365
 19511 0cdc 0E2C     		cmp	r4, #14
 19512 0cde 15D8     		bhi	.L942
1099:Core/Src/lz4.c **** 
 19513              		.loc 1 1099 18 is_stmt 1 view .LVU6366
1099:Core/Src/lz4.c **** 
 19514              		.loc 1 1099 27 is_stmt 0 view .LVU6367
 19515 0ce0 2301     		lsls	r3, r4, #4
1099:Core/Src/lz4.c **** 
 19516              		.loc 1 1099 25 view .LVU6368
 19517 0ce2 0B9A     		ldr	r2, [sp, #44]
 19518 0ce4 1370     		strb	r3, [r2]
 19519              	.L776:
1102:Core/Src/lz4.c ****             op+=litLength;
 19520              		.loc 1 1102 13 is_stmt 1 view .LVU6369
1102:Core/Src/lz4.c ****             op+=litLength;
 19521              		.loc 1 1102 41 is_stmt 0 view .LVU6370
 19522 0ce6 2C19     		adds	r4, r5, r4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 495


 19523              	.LVL1978:
 19524              	.LBB4397:
 19525              	.LBI4397:
 446:Core/Src/lz4.c **** {
 19526              		.loc 1 446 6 is_stmt 1 view .LVU6371
 19527              	.LBB4398:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 19528              		.loc 1 448 5 view .LVU6372
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 19529              		.loc 1 449 5 view .LVU6373
 450:Core/Src/lz4.c **** 
 19530              		.loc 1 450 5 view .LVU6374
 450:Core/Src/lz4.c **** 
 19531              		.loc 1 450 5 is_stmt 0 view .LVU6375
 19532              	.LBE4398:
 19533              	.LBE4397:
1102:Core/Src/lz4.c ****             op+=litLength;
 19534              		.loc 1 1102 41 view .LVU6376
 19535 0ce8 0A9E     		ldr	r6, [sp, #40]
 19536              	.LVL1979:
 19537              	.L777:
 19538              	.LBB4400:
 19539              	.LBB4399:
 452:Core/Src/lz4.c **** }
 19540              		.loc 1 452 5 is_stmt 1 view .LVU6377
 452:Core/Src/lz4.c **** }
 19541              		.loc 1 452 10 view .LVU6378
 19542 0cea 0822     		movs	r2, #8
 19543 0cec 3100     		movs	r1, r6
 19544 0cee 2800     		movs	r0, r5
 19545 0cf0 FFF7FEFF 		bl	memcpy
 19546              	.LVL1980:
 452:Core/Src/lz4.c **** }
 19547              		.loc 1 452 29 view .LVU6379
 452:Core/Src/lz4.c **** }
 19548              		.loc 1 452 30 is_stmt 0 view .LVU6380
 19549 0cf4 0835     		adds	r5, r5, #8
 19550              	.LVL1981:
 452:Core/Src/lz4.c **** }
 19551              		.loc 1 452 35 is_stmt 1 view .LVU6381
 452:Core/Src/lz4.c **** }
 19552              		.loc 1 452 36 is_stmt 0 view .LVU6382
 19553 0cf6 0836     		adds	r6, r6, #8
 19554              	.LVL1982:
 452:Core/Src/lz4.c **** }
 19555              		.loc 1 452 49 is_stmt 1 view .LVU6383
 452:Core/Src/lz4.c **** }
 19556              		.loc 1 452 5 is_stmt 0 view .LVU6384
 19557 0cf8 AC42     		cmp	r4, r5
 19558 0cfa F6D8     		bhi	.L777
 19559 0cfc 5B46     		mov	r3, fp
 19560 0cfe 0393     		str	r3, [sp, #12]
 19561              	.LVL1983:
 452:Core/Src/lz4.c **** }
 19562              		.loc 1 452 5 view .LVU6385
 19563 0d00 4D46     		mov	r5, r9
 19564              	.LVL1984:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 496


 452:Core/Src/lz4.c **** }
 19565              		.loc 1 452 5 view .LVU6386
 19566 0d02 0B9E     		ldr	r6, [sp, #44]
 19567              	.LVL1985:
 452:Core/Src/lz4.c **** }
 19568              		.loc 1 452 5 view .LVU6387
 19569 0d04 6DE0     		b	.L791
 19570              	.LVL1986:
 19571              	.L772:
 452:Core/Src/lz4.c **** }
 19572              		.loc 1 452 5 view .LVU6388
 19573              	.LBE4399:
 19574              	.LBE4400:
 19575              	.LBE4396:
1079:Core/Src/lz4.c **** 
 19576              		.loc 1 1079 87 is_stmt 1 view .LVU6389
1079:Core/Src/lz4.c **** 
 19577              		.loc 1 1079 89 is_stmt 0 view .LVU6390
 19578 0d06 0139     		subs	r1, r1, #1
 19579              	.LVL1987:
1079:Core/Src/lz4.c **** 
 19580              		.loc 1 1079 93 is_stmt 1 view .LVU6391
1079:Core/Src/lz4.c **** 
 19581              		.loc 1 1079 98 is_stmt 0 view .LVU6392
 19582 0d08 013F     		subs	r7, r7, #1
 19583              	.LVL1988:
1079:Core/Src/lz4.c **** 
 19584              		.loc 1 1079 98 view .LVU6393
 19585 0d0a BFE7     		b	.L769
 19586              	.LVL1989:
 19587              	.L942:
 19588              	.LBB4402:
 19589              	.LBB4401:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 19590              		.loc 1 1094 17 is_stmt 1 view .LVU6394
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 19591              		.loc 1 1094 43 is_stmt 0 view .LVU6395
 19592 0d0c 2300     		movs	r3, r4
 19593 0d0e 0F3B     		subs	r3, r3, #15
 19594              	.LVL1990:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 19595              		.loc 1 1095 17 is_stmt 1 view .LVU6396
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 19596              		.loc 1 1095 24 is_stmt 0 view .LVU6397
 19597 0d10 F022     		movs	r2, #240
 19598 0d12 0B99     		ldr	r1, [sp, #44]
 19599 0d14 0A70     		strb	r2, [r1]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 19600              		.loc 1 1096 17 is_stmt 1 view .LVU6398
 19601 0d16 03E0     		b	.L774
 19602              	.L775:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 19603              		.loc 1 1096 46 view .LVU6399
 19604              	.LVL1991:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 19605              		.loc 1 1096 52 is_stmt 0 view .LVU6400
 19606 0d18 FF22     		movs	r2, #255
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 497


 19607 0d1a 2A70     		strb	r2, [r5]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 19608              		.loc 1 1096 36 is_stmt 1 view .LVU6401
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 19609              		.loc 1 1096 39 is_stmt 0 view .LVU6402
 19610 0d1c FF3B     		subs	r3, r3, #255
 19611              	.LVL1992:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 19612              		.loc 1 1096 49 view .LVU6403
 19613 0d1e 0135     		adds	r5, r5, #1
 19614              	.LVL1993:
 19615              	.L774:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 19616              		.loc 1 1096 23 is_stmt 1 view .LVU6404
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 19617              		.loc 1 1096 17 is_stmt 0 view .LVU6405
 19618 0d20 FE2B     		cmp	r3, #254
 19619 0d22 F9DC     		bgt	.L775
1097:Core/Src/lz4.c ****             }
 19620              		.loc 1 1097 17 is_stmt 1 view .LVU6406
 19621              	.LVL1994:
1097:Core/Src/lz4.c ****             }
 19622              		.loc 1 1097 23 is_stmt 0 view .LVU6407
 19623 0d24 2B70     		strb	r3, [r5]
1097:Core/Src/lz4.c ****             }
 19624              		.loc 1 1097 20 view .LVU6408
 19625 0d26 0135     		adds	r5, r5, #1
 19626              	.LVL1995:
1097:Core/Src/lz4.c ****             }
 19627              		.loc 1 1097 20 view .LVU6409
 19628              	.LBE4401:
 19629 0d28 DDE7     		b	.L776
 19630              	.LVL1996:
 19631              	.L779:
1097:Core/Src/lz4.c ****             }
 19632              		.loc 1 1097 20 view .LVU6410
 19633              	.LBE4402:
 19634              	.LBB4403:
 19635              	.LBB4404:
 19636              	.LBB4405:
 19637              	.LBB4406:
 670:Core/Src/lz4.c ****     }   }
 19638              		.loc 1 670 13 is_stmt 1 view .LVU6411
 670:Core/Src/lz4.c ****     }   }
 19639              		.loc 1 670 20 is_stmt 0 view .LVU6412
 19640 0d2a FFF7FEFF 		bl	LZ4_NbCommonBytes
 19641              	.LVL1997:
 670:Core/Src/lz4.c ****     }   }
 19642              		.loc 1 670 20 view .LVU6413
 19643 0d2e 0700     		movs	r7, r0
 19644              	.LVL1998:
 19645              	.L780:
 670:Core/Src/lz4.c ****     }   }
 19646              		.loc 1 670 20 view .LVU6414
 19647              	.LBE4406:
 19648              	.LBE4405:
 19649              	.LBE4404:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 498


1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 19650              		.loc 1 1153 17 is_stmt 1 view .LVU6415
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 19651              		.loc 1 1153 20 is_stmt 0 view .LVU6416
 19652 0d30 3B1D     		adds	r3, r7, #4
 19653 0d32 ED18     		adds	r5, r5, r3
 19654              	.LVL1999:
1154:Core/Src/lz4.c ****             }
 19655              		.loc 1 1154 17 is_stmt 1 view .LVU6417
1154:Core/Src/lz4.c ****             }
 19656              		.loc 1 1154 84 view .LVU6418
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 19657              		.loc 1 1157 13 view .LVU6419
1158:Core/Src/lz4.c ****                 if (outputDirective == fillOutput) {
 19658              		.loc 1 1158 18 is_stmt 0 view .LVU6420
 19659 0d34 3800     		movs	r0, r7
 19660 0d36 F030     		adds	r0, r0, #240
 19661 0d38 FF21     		movs	r1, #255
 19662 0d3a FFF7FEFF 		bl	__aeabi_uidiv
 19663              	.LVL2000:
 19664 0d3e 0630     		adds	r0, r0, #6
 19665 0d40 2018     		adds	r0, r4, r0
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 19666              		.loc 1 1157 35 view .LVU6421
 19667 0d42 079B     		ldr	r3, [sp, #28]
 19668 0d44 8342     		cmp	r3, r0
 19669 0d46 01D2     		bcs	.LCB25148
 19670 0d48 00F0EAFC 		bl	.L910	@far jump
 19671              	.LCB25148:
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 19672              		.loc 1 1183 13 is_stmt 1 view .LVU6422
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 19673              		.loc 1 1183 16 is_stmt 0 view .LVU6423
 19674 0d4c 0E2F     		cmp	r7, #14
 19675 0d4e 00D9     		bls	.LCB25154
 19676 0d50 A8E0     		b	.L943	@long jump
 19677              	.LCB25154:
1195:Core/Src/lz4.c ****         }
 19678              		.loc 1 1195 17 is_stmt 1 view .LVU6424
1195:Core/Src/lz4.c ****         }
 19679              		.loc 1 1195 27 is_stmt 0 view .LVU6425
 19680 0d52 FFB2     		uxtb	r7, r7
 19681              	.LVL2001:
1195:Core/Src/lz4.c ****         }
 19682              		.loc 1 1195 24 view .LVU6426
 19683 0d54 3078     		ldrb	r0, [r6]
 19684 0d56 3F18     		adds	r7, r7, r0
 19685 0d58 3770     		strb	r7, [r6]
 19686 0d5a 2600     		movs	r6, r4
 19687              	.LVL2002:
 19688              	.L789:
1195:Core/Src/lz4.c ****         }
 19689              		.loc 1 1195 24 view .LVU6427
 19690              	.LBE4403:
1198:Core/Src/lz4.c **** 
 19691              		.loc 1 1198 9 is_stmt 1 view .LVU6428
1200:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 499


 19692              		.loc 1 1200 9 view .LVU6429
1203:Core/Src/lz4.c **** 
 19693              		.loc 1 1203 9 view .LVU6430
1203:Core/Src/lz4.c **** 
 19694              		.loc 1 1203 12 is_stmt 0 view .LVU6431
 19695 0d5c 099B     		ldr	r3, [sp, #36]
 19696 0d5e AB42     		cmp	r3, r5
 19697 0d60 00D8     		bhi	.LCB25176
 19698 0d62 02E1     		b	.L893	@long jump
 19699              	.LCB25176:
 19700              	.LBB4412:
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 19701              		.loc 1 1206 13 is_stmt 1 view .LVU6432
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 19702              		.loc 1 1206 46 is_stmt 0 view .LVU6433
 19703 0d64 AC1E     		subs	r4, r5, #2
 19704              	.LVL2003:
 19705              	.LBB4413:
 19706              	.LBI4413:
 778:Core/Src/lz4.c **** {
 19707              		.loc 1 778 22 is_stmt 1 view .LVU6434
 19708              	.LBB4414:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 19709              		.loc 1 780 5 view .LVU6435
 781:Core/Src/lz4.c **** }
 19710              		.loc 1 781 5 view .LVU6436
 781:Core/Src/lz4.c **** }
 19711              		.loc 1 781 12 is_stmt 0 view .LVU6437
 19712 0d66 2000     		movs	r0, r4
 19713 0d68 FFF7FEFF 		bl	LZ4_read32
 19714              	.LVL2004:
 19715              	.LBB4415:
 19716              	.LBI4415:
 758:Core/Src/lz4.c **** {
 19717              		.loc 1 758 22 is_stmt 1 view .LVU6438
 19718              	.LBB4416:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 19719              		.loc 1 760 5 view .LVU6439
 761:Core/Src/lz4.c ****     else
 19720              		.loc 1 761 9 view .LVU6440
 761:Core/Src/lz4.c ****     else
 19721              		.loc 1 761 27 is_stmt 0 view .LVU6441
 19722 0d6c 8300     		lsls	r3, r0, #2
 19723 0d6e 1B18     		adds	r3, r3, r0
 19724 0d70 5B01     		lsls	r3, r3, #5
 19725 0d72 1B1A     		subs	r3, r3, r0
 19726 0d74 5A01     		lsls	r2, r3, #5
 19727 0d76 9B18     		adds	r3, r3, r2
 19728 0d78 9B00     		lsls	r3, r3, #2
 19729 0d7a 1B1A     		subs	r3, r3, r0
 19730 0d7c 5A01     		lsls	r2, r3, #5
 19731 0d7e D21A     		subs	r2, r2, r3
 19732 0d80 1302     		lsls	r3, r2, #8
 19733 0d82 9B1A     		subs	r3, r3, r2
 19734 0d84 1B01     		lsls	r3, r3, #4
 19735 0d86 1818     		adds	r0, r3, r0
 19736              	.LVL2005:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 500


 761:Core/Src/lz4.c ****     else
 19737              		.loc 1 761 42 view .LVU6442
 19738 0d88 C00C     		lsrs	r0, r0, #19
 19739              	.LVL2006:
 761:Core/Src/lz4.c ****     else
 19740              		.loc 1 761 42 view .LVU6443
 19741              	.LBE4416:
 19742              	.LBE4415:
 19743              	.LBE4414:
 19744              	.LBE4413:
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 19745              		.loc 1 1207 13 is_stmt 1 view .LVU6444
 19746              	.LBB4417:
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 19747              		.loc 1 1210 17 view .LVU6445
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 19748              		.loc 1 1210 46 is_stmt 0 view .LVU6446
 19749 0d8a 059F     		ldr	r7, [sp, #20]
 19750 0d8c E41B     		subs	r4, r4, r7
 19751              	.LVL2007:
1211:Core/Src/lz4.c ****         }   }
 19752              		.loc 1 1211 17 is_stmt 1 view .LVU6447
 19753              	.LBB4418:
 19754              	.LBI4418:
 796:Core/Src/lz4.c **** {
 19755              		.loc 1 796 23 view .LVU6448
 19756              	.LBE4418:
 19757              	.LBE4417:
 19758              	.LBE4412:
 19759              	.LBE4445:
 19760              	.LBE4459:
 19761              	.LBE4466:
 19762              	.LBE4473:
 19763              	.LBE4479:
 798:Core/Src/lz4.c ****     {
 19764              		.loc 1 798 5 view .LVU6449
 19765              	.LBB4480:
 19766              	.LBB4474:
 19767              	.LBB4467:
 19768              	.LBB4460:
 19769              	.LBB4446:
 19770              	.LBB4422:
 19771              	.LBB4421:
 19772              	.LBB4420:
 19773              	.LBB4419:
 804:Core/Src/lz4.c ****     }
 19774              		.loc 1 804 19 view .LVU6450
 804:Core/Src/lz4.c ****     }
 19775              		.loc 1 804 54 view .LVU6451
 804:Core/Src/lz4.c ****     }
 19776              		.loc 1 804 75 view .LVU6452
 804:Core/Src/lz4.c ****     }
 19777              		.loc 1 804 84 is_stmt 0 view .LVU6453
 19778 0d8e 4000     		lsls	r0, r0, #1
 19779              	.LVL2008:
 804:Core/Src/lz4.c ****     }
 19780              		.loc 1 804 88 view .LVU6454
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 501


 19781 0d90 0399     		ldr	r1, [sp, #12]
 19782 0d92 0C52     		strh	r4, [r1, r0]
 804:Core/Src/lz4.c ****     }
 19783              		.loc 1 804 100 is_stmt 1 view .LVU6455
 19784              	.LVL2009:
 804:Core/Src/lz4.c ****     }
 19785              		.loc 1 804 100 is_stmt 0 view .LVU6456
 19786              	.LBE4419:
 19787              	.LBE4420:
 19788              	.LBE4421:
 19789              	.LBE4422:
1215:Core/Src/lz4.c **** 
 19790              		.loc 1 1215 9 is_stmt 1 view .LVU6457
 19791              	.LBB4423:
1225:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
 19792              		.loc 1 1225 13 view .LVU6458
 19793              	.LBB4424:
 19794              	.LBI4424:
 778:Core/Src/lz4.c **** {
 19795              		.loc 1 778 22 view .LVU6459
 19796              	.LBB4425:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 19797              		.loc 1 780 5 view .LVU6460
 781:Core/Src/lz4.c **** }
 19798              		.loc 1 781 5 view .LVU6461
 781:Core/Src/lz4.c **** }
 19799              		.loc 1 781 12 is_stmt 0 view .LVU6462
 19800 0d94 2800     		movs	r0, r5
 19801 0d96 FFF7FEFF 		bl	LZ4_read32
 19802              	.LVL2010:
 19803              	.LBB4426:
 19804              	.LBI4426:
 758:Core/Src/lz4.c **** {
 19805              		.loc 1 758 22 is_stmt 1 view .LVU6463
 19806              	.LBB4427:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 19807              		.loc 1 760 5 view .LVU6464
 761:Core/Src/lz4.c ****     else
 19808              		.loc 1 761 9 view .LVU6465
 761:Core/Src/lz4.c ****     else
 19809              		.loc 1 761 27 is_stmt 0 view .LVU6466
 19810 0d9a 8300     		lsls	r3, r0, #2
 19811 0d9c 1B18     		adds	r3, r3, r0
 19812 0d9e 5B01     		lsls	r3, r3, #5
 19813 0da0 1B1A     		subs	r3, r3, r0
 19814 0da2 5A01     		lsls	r2, r3, #5
 19815 0da4 9B18     		adds	r3, r3, r2
 19816 0da6 9B00     		lsls	r3, r3, #2
 19817 0da8 1B1A     		subs	r3, r3, r0
 19818 0daa 5A01     		lsls	r2, r3, #5
 19819 0dac D21A     		subs	r2, r2, r3
 19820 0dae 1302     		lsls	r3, r2, #8
 19821 0db0 9B1A     		subs	r3, r3, r2
 19822 0db2 1B01     		lsls	r3, r3, #4
 19823 0db4 1818     		adds	r0, r3, r0
 19824              	.LVL2011:
 761:Core/Src/lz4.c ****     else
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 502


 19825              		.loc 1 761 42 view .LVU6467
 19826 0db6 C00C     		lsrs	r0, r0, #19
 19827              	.LVL2012:
 761:Core/Src/lz4.c ****     else
 19828              		.loc 1 761 42 view .LVU6468
 19829              	.LBE4427:
 19830              	.LBE4426:
 19831              	.LBE4425:
 19832              	.LBE4424:
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 19833              		.loc 1 1226 13 is_stmt 1 view .LVU6469
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 19834              		.loc 1 1226 41 is_stmt 0 view .LVU6470
 19835 0db8 3A00     		movs	r2, r7
 19836 0dba EB1B     		subs	r3, r5, r7
 19837              	.LVL2013:
1227:Core/Src/lz4.c ****             assert(matchIndex < current);
 19838              		.loc 1 1227 13 is_stmt 1 view .LVU6471
 19839              	.LBB4428:
 19840              	.LBI4428:
 827:Core/Src/lz4.c **** {
 19841              		.loc 1 827 22 view .LVU6472
 19842              	.LBB4429:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 19843              		.loc 1 829 5 view .LVU6473
 19844              	.LBE4429:
 19845              	.LBE4428:
 19846              	.LBE4423:
 19847              	.LBE4446:
 19848              	.LBE4460:
 19849              	.LBE4467:
 19850              	.LBE4474:
 19851              	.LBE4480:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 19852              		.loc 1 829 44 view .LVU6474
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 19853              		.loc 1 830 5 view .LVU6475
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 19854              		.loc 1 835 5 view .LVU6476
 19855              	.LBB4481:
 19856              	.LBB4475:
 19857              	.LBB4468:
 19858              	.LBB4461:
 19859              	.LBB4447:
 19860              	.LBB4435:
 19861              	.LBB4431:
 19862              	.LBB4430:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 19863              		.loc 1 836 9 view .LVU6477
 837:Core/Src/lz4.c ****         return hashTable[h];
 19864              		.loc 1 837 9 view .LVU6478
 838:Core/Src/lz4.c ****     }
 19865              		.loc 1 838 9 view .LVU6479
 838:Core/Src/lz4.c ****     }
 19866              		.loc 1 838 25 is_stmt 0 view .LVU6480
 19867 0dbc 4000     		lsls	r0, r0, #1
 19868              	.LVL2014:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 503


 838:Core/Src/lz4.c ****     }
 19869              		.loc 1 838 25 view .LVU6481
 19870 0dbe 0399     		ldr	r1, [sp, #12]
 19871 0dc0 0F5A     		ldrh	r7, [r1, r0]
 19872              	.LVL2015:
 838:Core/Src/lz4.c ****     }
 19873              		.loc 1 838 25 view .LVU6482
 19874              	.LBE4430:
 19875              	.LBE4431:
1228:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
 19876              		.loc 1 1228 13 is_stmt 1 view .LVU6483
1229:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 19877              		.loc 1 1229 13 view .LVU6484
1241:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 19878              		.loc 1 1241 20 view .LVU6485
1251:Core/Src/lz4.c ****             }
 19879              		.loc 1 1251 17 view .LVU6486
1251:Core/Src/lz4.c ****             }
 19880              		.loc 1 1251 23 is_stmt 0 view .LVU6487
 19881 0dc2 9446     		mov	ip, r2
 19882 0dc4 6744     		add	r7, r7, ip
 19883              	.LVL2016:
1253:Core/Src/lz4.c ****             assert(matchIndex < current);
 19884              		.loc 1 1253 13 is_stmt 1 view .LVU6488
 19885              	.LBB4432:
 19886              	.LBI4432:
 796:Core/Src/lz4.c **** {
 19887              		.loc 1 796 23 view .LVU6489
 19888              	.LBE4432:
 19889              	.LBE4435:
 19890              	.LBE4447:
 19891              	.LBE4461:
 19892              	.LBE4468:
 19893              	.LBE4475:
 19894              	.LBE4481:
 798:Core/Src/lz4.c ****     {
 19895              		.loc 1 798 5 view .LVU6490
 19896              	.LBB4482:
 19897              	.LBB4476:
 19898              	.LBB4469:
 19899              	.LBB4462:
 19900              	.LBB4448:
 19901              	.LBB4436:
 19902              	.LBB4434:
 19903              	.LBB4433:
 804:Core/Src/lz4.c ****     }
 19904              		.loc 1 804 19 view .LVU6491
 804:Core/Src/lz4.c ****     }
 19905              		.loc 1 804 54 view .LVU6492
 804:Core/Src/lz4.c ****     }
 19906              		.loc 1 804 75 view .LVU6493
 804:Core/Src/lz4.c ****     }
 19907              		.loc 1 804 88 is_stmt 0 view .LVU6494
 19908 0dc6 0B52     		strh	r3, [r1, r0]
 19909              	.LVL2017:
 804:Core/Src/lz4.c ****     }
 19910              		.loc 1 804 100 is_stmt 1 view .LVU6495
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 504


 804:Core/Src/lz4.c ****     }
 19911              		.loc 1 804 100 is_stmt 0 view .LVU6496
 19912              	.LBE4433:
 19913              	.LBE4434:
1254:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
 19914              		.loc 1 1254 13 is_stmt 1 view .LVU6497
1255:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
 19915              		.loc 1 1255 13 view .LVU6498
1257:Core/Src/lz4.c ****                 token=op++;
 19916              		.loc 1 1257 19 is_stmt 0 view .LVU6499
 19917 0dc8 3800     		movs	r0, r7
 19918 0dca FFF7FEFF 		bl	LZ4_read32
 19919              	.LVL2018:
 19920 0dce 0400     		movs	r4, r0
 19921              	.LVL2019:
1257:Core/Src/lz4.c ****                 token=op++;
 19922              		.loc 1 1257 40 view .LVU6500
 19923 0dd0 2800     		movs	r0, r5
 19924 0dd2 FFF7FEFF 		bl	LZ4_read32
 19925              	.LVL2020:
1257:Core/Src/lz4.c ****                 token=op++;
 19926              		.loc 1 1257 15 view .LVU6501
 19927 0dd6 8442     		cmp	r4, r0
 19928 0dd8 00D0     		beq	.LCB25423
 19929 0dda 8FE0     		b	.L790	@long jump
 19930              	.LCB25423:
1258:Core/Src/lz4.c ****                 *token=0;
 19931              		.loc 1 1258 17 is_stmt 1 view .LVU6502
1258:Core/Src/lz4.c ****                 *token=0;
 19932              		.loc 1 1258 25 is_stmt 0 view .LVU6503
 19933 0ddc 741C     		adds	r4, r6, #1
 19934              	.LVL2021:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 19935              		.loc 1 1259 17 is_stmt 1 view .LVU6504
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 19936              		.loc 1 1259 23 is_stmt 0 view .LVU6505
 19937 0dde 0023     		movs	r3, #0
 19938 0de0 3370     		strb	r3, [r6]
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 19939              		.loc 1 1260 17 is_stmt 1 view .LVU6506
1261:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
 19940              		.loc 1 1261 17 view .LVU6507
1262:Core/Src/lz4.c ****                 goto _next_match;
 19941              		.loc 1 1262 97 view .LVU6508
1263:Core/Src/lz4.c ****             }
 19942              		.loc 1 1263 17 view .LVU6509
 19943              	.LVL2022:
 19944              	.L791:
1263:Core/Src/lz4.c ****             }
 19945              		.loc 1 1263 17 is_stmt 0 view .LVU6510
 19946              	.LBE4436:
 19947              	.LBB4437:
1104:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
 19948              		.loc 1 1104 13 is_stmt 1 view .LVU6511
1105:Core/Src/lz4.c ****         }
 19949              		.loc 1 1105 101 view .LVU6512
 19950              	.LBE4437:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 505


1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 19951              		.loc 1 1117 9 view .LVU6513
1125:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
 19952              		.loc 1 1125 9 view .LVU6514
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 19953              		.loc 1 1130 13 view .LVU6515
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 19954              		.loc 1 1130 90 view .LVU6516
1131:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)(ip - match)); op+=2;
 19955              		.loc 1 1131 13 view .LVU6517
1132:Core/Src/lz4.c ****         }
 19956              		.loc 1 1132 13 view .LVU6518
1132:Core/Src/lz4.c ****         }
 19957              		.loc 1 1132 40 is_stmt 0 view .LVU6519
 19958 0de2 E91B     		subs	r1, r5, r7
1132:Core/Src/lz4.c ****         }
 19959              		.loc 1 1132 13 view .LVU6520
 19960 0de4 89B2     		uxth	r1, r1
 19961 0de6 2000     		movs	r0, r4
 19962 0de8 FFF7FEFF 		bl	LZ4_writeLE16
 19963              	.LVL2023:
1132:Core/Src/lz4.c ****         }
 19964              		.loc 1 1132 51 is_stmt 1 view .LVU6521
1132:Core/Src/lz4.c ****         }
 19965              		.loc 1 1132 53 is_stmt 0 view .LVU6522
 19966 0dec 0234     		adds	r4, r4, #2
 19967              	.LVL2024:
 19968              	.LBB4438:
1136:Core/Src/lz4.c **** 
 19969              		.loc 1 1136 13 is_stmt 1 view .LVU6523
1138:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
 19970              		.loc 1 1138 13 view .LVU6524
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 19971              		.loc 1 1152 17 view .LVU6525
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 19972              		.loc 1 1152 29 is_stmt 0 view .LVU6526
 19973 0dee 2B1D     		adds	r3, r5, #4
 19974 0df0 9A46     		mov	r10, r3
 19975 0df2 3B1D     		adds	r3, r7, #4
 19976 0df4 9946     		mov	r9, r3
 19977              	.LVL2025:
 19978              	.LBB4411:
 19979              	.LBI4404:
 661:Core/Src/lz4.c **** {
 19980              		.loc 1 661 10 is_stmt 1 view .LVU6527
 19981              	.LBB4410:
 663:Core/Src/lz4.c **** 
 19982              		.loc 1 663 5 view .LVU6528
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 19983              		.loc 1 665 5 view .LVU6529
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 19984              		.loc 1 665 9 is_stmt 0 view .LVU6530
 19985 0df6 089B     		ldr	r3, [sp, #32]
 19986              	.LVL2026:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 19987              		.loc 1 665 9 view .LVU6531
 19988 0df8 0822     		movs	r2, #8
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 506


 19989 0dfa 5242     		rsbs	r2, r2, #0
 19990 0dfc 9446     		mov	ip, r2
 19991 0dfe 6344     		add	r3, r3, ip
 19992 0e00 9B46     		mov	fp, r3
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 19993              		.loc 1 665 8 view .LVU6532
 19994 0e02 9A45     		cmp	r10, r3
 19995 0e04 29D2     		bcs	.L892
 19996              	.LBB4407:
 666:Core/Src/lz4.c ****         if (!diff) {
 19997              		.loc 1 666 9 is_stmt 1 view .LVU6533
 666:Core/Src/lz4.c ****         if (!diff) {
 19998              		.loc 1 666 28 is_stmt 0 view .LVU6534
 19999 0e06 4846     		mov	r0, r9
 20000 0e08 FFF7FEFF 		bl	LZ4_read_ARCH
 20001              	.LVL2027:
 20002 0e0c 8046     		mov	r8, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 20003              		.loc 1 666 52 view .LVU6535
 20004 0e0e 5046     		mov	r0, r10
 20005 0e10 FFF7FEFF 		bl	LZ4_read_ARCH
 20006              	.LVL2028:
 20007 0e14 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 20008              		.loc 1 666 21 view .LVU6536
 20009 0e16 4046     		mov	r0, r8
 20010 0e18 5840     		eors	r0, r3
 20011              	.LVL2029:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 20012              		.loc 1 667 9 is_stmt 1 view .LVU6537
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 20013              		.loc 1 667 12 is_stmt 0 view .LVU6538
 20014 0e1a 9845     		cmp	r8, r3
 20015 0e1c 85D1     		bne	.L779
 668:Core/Src/lz4.c ****         } else {
 20016              		.loc 1 668 13 is_stmt 1 view .LVU6539
 668:Core/Src/lz4.c ****         } else {
 20017              		.loc 1 668 16 is_stmt 0 view .LVU6540
 20018 0e1e 0823     		movs	r3, #8
 20019 0e20 9846     		mov	r8, r3
 20020 0e22 A844     		add	r8, r8, r5
 20021              	.LVL2030:
 668:Core/Src/lz4.c ****         } else {
 20022              		.loc 1 668 28 is_stmt 1 view .LVU6541
 668:Core/Src/lz4.c ****         } else {
 20023              		.loc 1 668 34 is_stmt 0 view .LVU6542
 20024 0e24 9946     		mov	r9, r3
 20025              	.LVL2031:
 668:Core/Src/lz4.c ****         } else {
 20026              		.loc 1 668 34 view .LVU6543
 20027 0e26 B944     		add	r9, r9, r7
 20028              	.LVL2032:
 20029              	.L782:
 668:Core/Src/lz4.c ****         } else {
 20030              		.loc 1 668 34 view .LVU6544
 20031              	.LBE4407:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 507


 20032              		.loc 1 673 11 is_stmt 1 view .LVU6545
 20033 0e28 D845     		cmp	r8, fp
 20034 0e2a 18D2     		bcs	.L944
 20035              	.LBB4408:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 20036              		.loc 1 674 9 view .LVU6546
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 20037              		.loc 1 674 28 is_stmt 0 view .LVU6547
 20038 0e2c 4846     		mov	r0, r9
 20039 0e2e FFF7FEFF 		bl	LZ4_read_ARCH
 20040              	.LVL2033:
 20041 0e32 0700     		movs	r7, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 20042              		.loc 1 674 52 view .LVU6548
 20043 0e34 4046     		mov	r0, r8
 20044 0e36 FFF7FEFF 		bl	LZ4_read_ARCH
 20045              	.LVL2034:
 20046 0e3a 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 20047              		.loc 1 674 21 view .LVU6549
 20048 0e3c 3800     		movs	r0, r7
 20049 0e3e 5840     		eors	r0, r3
 20050              	.LVL2035:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 20051              		.loc 1 675 9 is_stmt 1 view .LVU6550
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 20052              		.loc 1 675 12 is_stmt 0 view .LVU6551
 20053 0e40 9F42     		cmp	r7, r3
 20054 0e42 05D0     		beq	.L945
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 20055              		.loc 1 676 9 is_stmt 1 view .LVU6552
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 20056              		.loc 1 676 16 is_stmt 0 view .LVU6553
 20057 0e44 FFF7FEFF 		bl	LZ4_NbCommonBytes
 20058              	.LVL2036:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 20059              		.loc 1 676 13 view .LVU6554
 20060 0e48 4044     		add	r0, r0, r8
 20061              	.LVL2037:
 677:Core/Src/lz4.c ****     }
 20062              		.loc 1 677 9 is_stmt 1 view .LVU6555
 677:Core/Src/lz4.c ****     }
 20063              		.loc 1 677 31 is_stmt 0 view .LVU6556
 20064 0e4a 5346     		mov	r3, r10
 20065 0e4c C71A     		subs	r7, r0, r3
 677:Core/Src/lz4.c ****     }
 20066              		.loc 1 677 16 view .LVU6557
 20067 0e4e 6FE7     		b	.L780
 20068              	.LVL2038:
 20069              	.L945:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 20070              		.loc 1 675 22 is_stmt 1 view .LVU6558
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 20071              		.loc 1 675 25 is_stmt 0 view .LVU6559
 20072 0e50 0423     		movs	r3, #4
 20073 0e52 9C46     		mov	ip, r3
 20074 0e54 E044     		add	r8, r8, ip
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 508


 20075              	.LVL2039:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 20076              		.loc 1 675 37 is_stmt 1 view .LVU6560
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 20077              		.loc 1 675 43 is_stmt 0 view .LVU6561
 20078 0e56 E144     		add	r9, r9, ip
 20079              	.LVL2040:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 20080              		.loc 1 675 55 is_stmt 1 view .LVU6562
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 20081              		.loc 1 675 9 is_stmt 0 view .LVU6563
 20082 0e58 E6E7     		b	.L782
 20083              	.LVL2041:
 20084              	.L892:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 20085              		.loc 1 675 9 view .LVU6564
 20086              	.LBE4408:
 20087              	.LBB4409:
 20088 0e5a D046     		mov	r8, r10
 20089 0e5c E4E7     		b	.L782
 20090              	.LVL2042:
 20091              	.L944:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 20092              		.loc 1 675 9 view .LVU6565
 20093              	.LBE4409:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 20094              		.loc 1 680 5 is_stmt 1 view .LVU6566
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 20095              		.loc 1 681 5 view .LVU6567
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 20096              		.loc 1 681 23 is_stmt 0 view .LVU6568
 20097 0e5e 089B     		ldr	r3, [sp, #32]
 20098 0e60 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 20099              		.loc 1 681 8 view .LVU6569
 20100 0e62 9845     		cmp	r8, r3
 20101 0e64 08D2     		bcs	.L784
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 20102              		.loc 1 681 32 view .LVU6570
 20103 0e66 4846     		mov	r0, r9
 20104 0e68 FFF7FEFF 		bl	LZ4_read16
 20105              	.LVL2043:
 20106 0e6c 0700     		movs	r7, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 20107              		.loc 1 681 54 view .LVU6571
 20108 0e6e 4046     		mov	r0, r8
 20109 0e70 FFF7FEFF 		bl	LZ4_read16
 20110              	.LVL2044:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 20111              		.loc 1 681 28 view .LVU6572
 20112 0e74 8742     		cmp	r7, r0
 20113 0e76 0CD0     		beq	.L946
 20114              	.L784:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 20115              		.loc 1 682 5 is_stmt 1 view .LVU6573
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 20116              		.loc 1 682 8 is_stmt 0 view .LVU6574
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 509


 20117 0e78 0C9B     		ldr	r3, [sp, #48]
 20118 0e7a 4345     		cmp	r3, r8
 20119 0e7c 05D9     		bls	.L785
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 20120              		.loc 1 682 28 view .LVU6575
 20121 0e7e 4B46     		mov	r3, r9
 20122 0e80 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 20123              		.loc 1 682 39 view .LVU6576
 20124 0e82 4346     		mov	r3, r8
 20125 0e84 1B78     		ldrb	r3, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 20126              		.loc 1 682 24 view .LVU6577
 20127 0e86 9A42     		cmp	r2, r3
 20128 0e88 08D0     		beq	.L947
 20129              	.L785:
 683:Core/Src/lz4.c **** }
 20130              		.loc 1 683 5 is_stmt 1 view .LVU6578
 683:Core/Src/lz4.c **** }
 20131              		.loc 1 683 27 is_stmt 0 view .LVU6579
 20132 0e8a 4346     		mov	r3, r8
 20133 0e8c 5246     		mov	r2, r10
 20134 0e8e 9F1A     		subs	r7, r3, r2
 683:Core/Src/lz4.c **** }
 20135              		.loc 1 683 12 view .LVU6580
 20136 0e90 4EE7     		b	.L780
 20137              	.L946:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 20138              		.loc 1 681 74 is_stmt 1 view .LVU6581
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 20139              		.loc 1 681 77 is_stmt 0 view .LVU6582
 20140 0e92 0223     		movs	r3, #2
 20141 0e94 9C46     		mov	ip, r3
 20142 0e96 E044     		add	r8, r8, ip
 20143              	.LVL2045:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 20144              		.loc 1 681 82 is_stmt 1 view .LVU6583
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 20145              		.loc 1 681 88 is_stmt 0 view .LVU6584
 20146 0e98 E144     		add	r9, r9, ip
 20147              	.LVL2046:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 20148              		.loc 1 681 88 view .LVU6585
 20149 0e9a EDE7     		b	.L784
 20150              	.L947:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 20151              		.loc 1 682 46 is_stmt 1 view .LVU6586
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 20152              		.loc 1 682 49 is_stmt 0 view .LVU6587
 20153 0e9c 0123     		movs	r3, #1
 20154 0e9e 9C46     		mov	ip, r3
 20155 0ea0 E044     		add	r8, r8, ip
 20156              	.LVL2047:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 20157              		.loc 1 682 49 view .LVU6588
 20158 0ea2 F2E7     		b	.L785
 20159              	.LVL2048:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 510


 20160              	.L943:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 20161              		.loc 1 682 49 view .LVU6589
 20162              	.LBE4410:
 20163              	.LBE4411:
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 20164              		.loc 1 1184 17 is_stmt 1 view .LVU6590
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 20165              		.loc 1 1184 24 is_stmt 0 view .LVU6591
 20166 0ea4 3378     		ldrb	r3, [r6]
 20167 0ea6 0F33     		adds	r3, r3, #15
 20168 0ea8 3370     		strb	r3, [r6]
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 20169              		.loc 1 1185 17 is_stmt 1 view .LVU6592
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 20170              		.loc 1 1185 27 is_stmt 0 view .LVU6593
 20171 0eaa 0F3F     		subs	r7, r7, #15
 20172              	.LVL2049:
1186:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
 20173              		.loc 1 1186 17 is_stmt 1 view .LVU6594
 20174 0eac 0121     		movs	r1, #1
 20175 0eae 4942     		rsbs	r1, r1, #0
 20176 0eb0 2000     		movs	r0, r4
 20177 0eb2 FFF7FEFF 		bl	LZ4_write32
 20178              	.LVL2050:
1187:Core/Src/lz4.c ****                     op+=4;
 20179              		.loc 1 1187 17 view .LVU6595
1187:Core/Src/lz4.c ****                     op+=4;
 20180              		.loc 1 1187 23 is_stmt 0 view .LVU6596
 20181 0eb6 08E0     		b	.L787
 20182              	.L788:
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 20183              		.loc 1 1188 21 is_stmt 1 view .LVU6597
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 20184              		.loc 1 1188 23 is_stmt 0 view .LVU6598
 20185 0eb8 0434     		adds	r4, r4, #4
 20186              	.LVL2051:
1189:Core/Src/lz4.c ****                     matchCode -= 4*255;
 20187              		.loc 1 1189 21 is_stmt 1 view .LVU6599
 20188 0eba 0121     		movs	r1, #1
 20189 0ebc 4942     		rsbs	r1, r1, #0
 20190 0ebe 2000     		movs	r0, r4
 20191 0ec0 FFF7FEFF 		bl	LZ4_write32
 20192              	.LVL2052:
1190:Core/Src/lz4.c ****                 }
 20193              		.loc 1 1190 21 view .LVU6600
1190:Core/Src/lz4.c ****                 }
 20194              		.loc 1 1190 31 is_stmt 0 view .LVU6601
 20195 0ec4 0C4B     		ldr	r3, .L978+12
 20196 0ec6 9C46     		mov	ip, r3
 20197 0ec8 6744     		add	r7, r7, ip
 20198              	.LVL2053:
 20199              	.L787:
1187:Core/Src/lz4.c ****                     op+=4;
 20200              		.loc 1 1187 23 is_stmt 1 view .LVU6602
 20201 0eca FF23     		movs	r3, #255
 20202 0ecc 9B00     		lsls	r3, r3, #2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 511


 20203 0ece 9F42     		cmp	r7, r3
 20204 0ed0 F2D2     		bcs	.L788
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 20205              		.loc 1 1192 17 view .LVU6603
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 20206              		.loc 1 1192 33 is_stmt 0 view .LVU6604
 20207 0ed2 FF21     		movs	r1, #255
 20208 0ed4 3800     		movs	r0, r7
 20209 0ed6 FFF7FEFF 		bl	__aeabi_uidiv
 20210              	.LVL2054:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 20211              		.loc 1 1192 20 view .LVU6605
 20212 0eda 2418     		adds	r4, r4, r0
 20213              	.LVL2055:
1193:Core/Src/lz4.c ****             } else
 20214              		.loc 1 1193 17 is_stmt 1 view .LVU6606
1193:Core/Src/lz4.c ****             } else
 20215              		.loc 1 1193 42 is_stmt 0 view .LVU6607
 20216 0edc FF21     		movs	r1, #255
 20217 0ede 3800     		movs	r0, r7
 20218 0ee0 FFF7FEFF 		bl	__aeabi_uidivmod
 20219              	.LVL2056:
1193:Core/Src/lz4.c ****             } else
 20220              		.loc 1 1193 20 view .LVU6608
 20221 0ee4 661C     		adds	r6, r4, #1
 20222              	.LVL2057:
1193:Core/Src/lz4.c ****             } else
 20223              		.loc 1 1193 23 view .LVU6609
 20224 0ee6 2170     		strb	r1, [r4]
 20225 0ee8 38E7     		b	.L789
 20226              	.L979:
 20227 0eea C046     		.align	2
 20228              	.L978:
 20229 0eec 08400000 		.word	16392
 20230 0ef0 10400000 		.word	16400
 20231 0ef4 0C400000 		.word	16396
 20232 0ef8 04FCFFFF 		.word	-1020
 20233              	.LVL2058:
 20234              	.L790:
1193:Core/Src/lz4.c ****             } else
 20235              		.loc 1 1193 23 view .LVU6610
 20236              	.LBE4438:
1268:Core/Src/lz4.c **** 
 20237              		.loc 1 1268 18 view .LVU6611
 20238 0efc 039B     		ldr	r3, [sp, #12]
 20239 0efe 9B46     		mov	fp, r3
 20240 0f00 A946     		mov	r9, r5
 20241 0f02 0B96     		str	r6, [sp, #44]
1268:Core/Src/lz4.c **** 
 20242              		.loc 1 1268 9 is_stmt 1 view .LVU6612
1268:Core/Src/lz4.c **** 
 20243              		.loc 1 1268 18 is_stmt 0 view .LVU6613
 20244 0f04 0135     		adds	r5, r5, #1
 20245              	.LVL2059:
 20246              	.LBB4439:
 20247              	.LBI4439:
 778:Core/Src/lz4.c **** {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 512


 20248              		.loc 1 778 22 is_stmt 1 view .LVU6614
 20249              	.LBB4440:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 20250              		.loc 1 780 5 view .LVU6615
 781:Core/Src/lz4.c **** }
 20251              		.loc 1 781 5 view .LVU6616
 781:Core/Src/lz4.c **** }
 20252              		.loc 1 781 12 is_stmt 0 view .LVU6617
 20253 0f06 2800     		movs	r0, r5
 20254 0f08 FFF7FEFF 		bl	LZ4_read32
 20255              	.LVL2060:
 20256              	.LBB4441:
 20257              	.LBI4441:
 758:Core/Src/lz4.c **** {
 20258              		.loc 1 758 22 is_stmt 1 view .LVU6618
 20259              	.LBB4442:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 20260              		.loc 1 760 5 view .LVU6619
 761:Core/Src/lz4.c ****     else
 20261              		.loc 1 761 9 view .LVU6620
 761:Core/Src/lz4.c ****     else
 20262              		.loc 1 761 27 is_stmt 0 view .LVU6621
 20263 0f0c 8300     		lsls	r3, r0, #2
 20264 0f0e 1B18     		adds	r3, r3, r0
 20265 0f10 5B01     		lsls	r3, r3, #5
 20266 0f12 1B1A     		subs	r3, r3, r0
 20267 0f14 5A01     		lsls	r2, r3, #5
 20268 0f16 9B18     		adds	r3, r3, r2
 20269 0f18 9B00     		lsls	r3, r3, #2
 20270 0f1a 1B1A     		subs	r3, r3, r0
 20271 0f1c 5C01     		lsls	r4, r3, #5
 20272 0f1e E31A     		subs	r3, r4, r3
 20273 0f20 1C02     		lsls	r4, r3, #8
 20274 0f22 E41A     		subs	r4, r4, r3
 20275 0f24 2401     		lsls	r4, r4, #4
 20276 0f26 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 20277              		.loc 1 761 42 view .LVU6622
 20278 0f28 E40C     		lsrs	r4, r4, #19
 20279 0f2a 4B46     		mov	r3, r9
 20280 0f2c 0A93     		str	r3, [sp, #40]
 20281 0f2e 70E6     		b	.L792
 20282              	.LVL2061:
 20283              	.L890:
 761:Core/Src/lz4.c ****     else
 20284              		.loc 1 761 42 view .LVU6623
 20285              	.LBE4442:
 20286              	.LBE4441:
 20287              	.LBE4440:
 20288              	.LBE4439:
 20289              	.LBE4448:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 20290              		.loc 1 946 11 view .LVU6624
 20291 0f30 029B     		ldr	r3, [sp, #8]
 20292 0f32 0B93     		str	r3, [sp, #44]
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 20293              		.loc 1 934 17 view .LVU6625
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 513


 20294 0f34 019B     		ldr	r3, [sp, #4]
 20295 0f36 0A93     		str	r3, [sp, #40]
 20296              	.LVL2062:
 20297              	.L768:
 20298              	.LBB4449:
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 20299              		.loc 1 1274 9 is_stmt 1 view .LVU6626
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 20300              		.loc 1 1274 40 is_stmt 0 view .LVU6627
 20301 0f38 089B     		ldr	r3, [sp, #32]
 20302 0f3a 0A9A     		ldr	r2, [sp, #40]
 20303 0f3c 9C1A     		subs	r4, r3, r2
 20304              	.LVL2063:
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 20305              		.loc 1 1275 9 is_stmt 1 view .LVU6628
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 20306              		.loc 1 1276 46 is_stmt 0 view .LVU6629
 20307 0f3e 2000     		movs	r0, r4
 20308 0f40 F030     		adds	r0, r0, #240
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 20309              		.loc 1 1276 56 view .LVU6630
 20310 0f42 FF21     		movs	r1, #255
 20311 0f44 FFF7FEFF 		bl	__aeabi_uidiv
 20312              	.LVL2064:
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 20313              		.loc 1 1276 31 view .LVU6631
 20314 0f48 2018     		adds	r0, r4, r0
 20315 0f4a 0130     		adds	r0, r0, #1
 20316 0f4c 0B9A     		ldr	r2, [sp, #44]
 20317 0f4e 9446     		mov	ip, r2
 20318 0f50 6044     		add	r0, r0, ip
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 20319              		.loc 1 1275 32 view .LVU6632
 20320 0f52 079B     		ldr	r3, [sp, #28]
 20321 0f54 8342     		cmp	r3, r0
 20322 0f56 2ED3     		bcc	.L894
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 20323              		.loc 1 1287 9 is_stmt 1 view .LVU6633
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 20324              		.loc 1 1287 69 view .LVU6634
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 20325              		.loc 1 1288 9 view .LVU6635
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 20326              		.loc 1 1288 12 is_stmt 0 view .LVU6636
 20327 0f58 0E2C     		cmp	r4, #14
 20328 0f5a 1CD9     		bls	.L793
 20329              	.LBB4450:
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 20330              		.loc 1 1289 13 is_stmt 1 view .LVU6637
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 20331              		.loc 1 1289 20 is_stmt 0 view .LVU6638
 20332 0f5c 2300     		movs	r3, r4
 20333 0f5e 0F3B     		subs	r3, r3, #15
 20334              	.LVL2065:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 20335              		.loc 1 1290 13 is_stmt 1 view .LVU6639
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 514


 20336              		.loc 1 1290 16 is_stmt 0 view .LVU6640
 20337 0f60 1000     		movs	r0, r2
 20338 0f62 0132     		adds	r2, r2, #1
 20339              	.LVL2066:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 20340              		.loc 1 1290 19 view .LVU6641
 20341 0f64 F021     		movs	r1, #240
 20342 0f66 0170     		strb	r1, [r0]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 20343              		.loc 1 1291 13 is_stmt 1 view .LVU6642
 20344 0f68 06E0     		b	.L794
 20345              	.LVL2067:
 20346              	.L893:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 20347              		.loc 1 1291 13 is_stmt 0 view .LVU6643
 20348              	.LBE4450:
 20349              	.LBE4449:
 20350              	.LBB4452:
1200:Core/Src/lz4.c **** 
 20351              		.loc 1 1200 16 view .LVU6644
 20352 0f6a 0B96     		str	r6, [sp, #44]
 20353 0f6c 0A95     		str	r5, [sp, #40]
 20354 0f6e E3E7     		b	.L768
 20355              	.LVL2068:
 20356              	.L795:
1200:Core/Src/lz4.c **** 
 20357              		.loc 1 1200 16 view .LVU6645
 20358              	.LBE4452:
 20359              	.LBB4453:
 20360              	.LBB4451:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 20361              		.loc 1 1291 58 is_stmt 1 view .LVU6646
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 20362              		.loc 1 1291 64 is_stmt 0 view .LVU6647
 20363 0f70 FF21     		movs	r1, #255
 20364 0f72 1170     		strb	r1, [r2]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 20365              		.loc 1 1291 40 is_stmt 1 view .LVU6648
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 20366              		.loc 1 1291 51 is_stmt 0 view .LVU6649
 20367 0f74 FF3B     		subs	r3, r3, #255
 20368              	.LVL2069:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 20369              		.loc 1 1291 61 view .LVU6650
 20370 0f76 0132     		adds	r2, r2, #1
 20371              	.LVL2070:
 20372              	.L794:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 20373              		.loc 1 1291 19 is_stmt 1 view .LVU6651
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 20374              		.loc 1 1291 13 is_stmt 0 view .LVU6652
 20375 0f78 FE2B     		cmp	r3, #254
 20376 0f7a F9D8     		bhi	.L795
1292:Core/Src/lz4.c ****         } else {
 20377              		.loc 1 1292 13 is_stmt 1 view .LVU6653
1292:Core/Src/lz4.c ****         } else {
 20378              		.loc 1 1292 16 is_stmt 0 view .LVU6654
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 515


 20379 0f7c 551C     		adds	r5, r2, #1
 20380              	.LVL2071:
1292:Core/Src/lz4.c ****         } else {
 20381              		.loc 1 1292 19 view .LVU6655
 20382 0f7e 1370     		strb	r3, [r2]
 20383              	.LVL2072:
 20384              	.L796:
1292:Core/Src/lz4.c ****         } else {
 20385              		.loc 1 1292 19 view .LVU6656
 20386              	.LBE4451:
1296:Core/Src/lz4.c ****         ip = anchor + lastRun;
 20387              		.loc 1 1296 9 is_stmt 1 view .LVU6657
 20388 0f80 2200     		movs	r2, r4
 20389 0f82 0A99     		ldr	r1, [sp, #40]
 20390 0f84 2800     		movs	r0, r5
 20391 0f86 FFF7FEFF 		bl	memcpy
 20392              	.LVL2073:
1297:Core/Src/lz4.c ****         op += lastRun;
 20393              		.loc 1 1297 9 view .LVU6658
1298:Core/Src/lz4.c ****     }
 20394              		.loc 1 1298 9 view .LVU6659
1298:Core/Src/lz4.c ****     }
 20395              		.loc 1 1298 12 is_stmt 0 view .LVU6660
 20396 0f8a 2C19     		adds	r4, r5, r4
 20397              	.LVL2074:
1298:Core/Src/lz4.c ****     }
 20398              		.loc 1 1298 12 view .LVU6661
 20399              	.LBE4453:
1301:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
 20400              		.loc 1 1301 5 is_stmt 1 view .LVU6662
1304:Core/Src/lz4.c ****     assert(result > 0);
 20401              		.loc 1 1304 5 view .LVU6663
1304:Core/Src/lz4.c ****     assert(result > 0);
 20402              		.loc 1 1304 12 is_stmt 0 view .LVU6664
 20403 0f8c 029B     		ldr	r3, [sp, #8]
 20404 0f8e E31A     		subs	r3, r4, r3
 20405 0f90 9A46     		mov	r10, r3
 20406              	.LVL2075:
1305:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
 20407              		.loc 1 1305 5 is_stmt 1 view .LVU6665
1306:Core/Src/lz4.c ****     return result;
 20408              		.loc 1 1306 5 view .LVU6666
1306:Core/Src/lz4.c ****     return result;
 20409              		.loc 1 1306 94 view .LVU6667
1307:Core/Src/lz4.c **** }
 20410              		.loc 1 1307 5 view .LVU6668
1307:Core/Src/lz4.c **** }
 20411              		.loc 1 1307 12 is_stmt 0 view .LVU6669
 20412 0f92 FFF74BFA 		bl	.L656	@ far jump
 20413              	.LVL2076:
 20414              	.L793:
 20415              	.LBB4454:
1294:Core/Src/lz4.c ****         }
 20416              		.loc 1 1294 13 is_stmt 1 view .LVU6670
1294:Core/Src/lz4.c ****         }
 20417              		.loc 1 1294 16 is_stmt 0 view .LVU6671
 20418 0f96 0B9A     		ldr	r2, [sp, #44]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 516


 20419              	.LVL2077:
1294:Core/Src/lz4.c ****         }
 20420              		.loc 1 1294 16 view .LVU6672
 20421 0f98 551C     		adds	r5, r2, #1
 20422              	.LVL2078:
1294:Core/Src/lz4.c ****         }
 20423              		.loc 1 1294 21 view .LVU6673
 20424 0f9a 2301     		lsls	r3, r4, #4
1294:Core/Src/lz4.c ****         }
 20425              		.loc 1 1294 19 view .LVU6674
 20426 0f9c 1370     		strb	r3, [r2]
 20427 0f9e EFE7     		b	.L796
 20428              	.LVL2079:
 20429              	.L888:
1294:Core/Src/lz4.c ****         }
 20430              		.loc 1 1294 19 view .LVU6675
 20431              	.LBE4454:
 20432              	.LBE4462:
 20433              	.LBE4469:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 20434              		.loc 1 1330 58 view .LVU6676
 20435 0fa0 0023     		movs	r3, #0
 20436 0fa2 9A46     		mov	r10, r3
 20437 0fa4 FFF742FA 		bl	.L656	@ far jump
 20438              	.LVL2080:
 20439              	.L889:
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 20440              		.loc 1 1332 71 view .LVU6677
 20441 0fa8 A246     		mov	r10, r4
 20442 0faa FFF73FFA 		bl	.L656	@ far jump
 20443              	.LVL2081:
 20444              	.L891:
 20445              	.LBB4470:
 20446              	.LBB4463:
 20447              	.LBB4455:
 20448              	.LBB4443:
1086:Core/Src/lz4.c ****             }
 20449              		.loc 1 1086 24 view .LVU6678
 20450 0fae 069B     		ldr	r3, [sp, #24]
 20451 0fb0 9A46     		mov	r10, r3
 20452              	.LVL2082:
1086:Core/Src/lz4.c ****             }
 20453              		.loc 1 1086 24 view .LVU6679
 20454 0fb2 FFF73BFA 		bl	.L656	@ far jump
 20455              	.LVL2083:
 20456              	.L894:
1086:Core/Src/lz4.c ****             }
 20457              		.loc 1 1086 24 view .LVU6680
 20458              	.LBE4443:
 20459              	.LBE4455:
 20460              	.LBB4456:
1284:Core/Src/lz4.c ****             }
 20461              		.loc 1 1284 24 view .LVU6681
 20462 0fb6 0023     		movs	r3, #0
 20463 0fb8 9A46     		mov	r10, r3
 20464              	.LVL2084:
1284:Core/Src/lz4.c ****             }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 517


 20465              		.loc 1 1284 24 view .LVU6682
 20466              	.LBE4456:
 20467              	.LBE4463:
 20468              	.LBE4470:
 20469              	.LBE4476:
 20470              	.LBE4482:
1367:Core/Src/lz4.c ****         } else {
 20471              		.loc 1 1367 20 view .LVU6683
 20472 0fba FFF737FA 		bl	.L656	@ far jump
 20473              	.LVL2085:
 20474              	.L765:
 20475              	.LBB4483:
1369:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, maxOutputSize, limitedO
 20476              		.loc 1 1369 13 is_stmt 1 view .LVU6684
1369:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, maxOutputSize, limitedO
 20477              		.loc 1 1369 112 is_stmt 0 view .LVU6685
 20478 0fbe 8023     		movs	r3, #128
 20479 0fc0 5B02     		lsls	r3, r3, #9
 20480 0fc2 019A     		ldr	r2, [sp, #4]
 20481 0fc4 9A42     		cmp	r2, r3
 20482 0fc6 12D3     		bcc	.L895
 20483 0fc8 0125     		movs	r5, #1
 20484              	.L797:
 20485              	.LVL2086:
1370:Core/Src/lz4.c ****         }
 20486              		.loc 1 1370 13 is_stmt 1 discriminator 4 view .LVU6686
 20487              	.LBB4484:
 20488              	.LBI4484:
1314:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 20489              		.loc 1 1314 22 discriminator 4 view .LVU6687
 20490              	.LBB4485:
1327:Core/Src/lz4.c ****                 srcSize, dstCapacity);
 20491              		.loc 1 1327 5 discriminator 4 view .LVU6688
1328:Core/Src/lz4.c **** 
 20492              		.loc 1 1328 38 discriminator 4 view .LVU6689
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 20493              		.loc 1 1330 5 discriminator 4 view .LVU6690
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 20494              		.loc 1 1330 8 is_stmt 0 discriminator 4 view .LVU6691
 20495 0fca FC23     		movs	r3, #252
 20496 0fcc DB05     		lsls	r3, r3, #23
 20497 0fce 9C42     		cmp	r4, r3
 20498 0fd0 00D9     		bls	.LCB26291
 20499 0fd2 92E3     		b	.L896	@long jump
 20500              	.LCB26291:
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 20501              		.loc 1 1331 5 is_stmt 1 view .LVU6692
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 20502              		.loc 1 1331 8 is_stmt 0 view .LVU6693
 20503 0fd4 002C     		cmp	r4, #0
 20504 0fd6 0CD1     		bne	.L799
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 20505              		.loc 1 1332 9 is_stmt 1 view .LVU6694
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 20506              		.loc 1 1332 43 is_stmt 0 view .LVU6695
 20507 0fd8 189B     		ldr	r3, [sp, #96]
 20508 0fda 002B     		cmp	r3, #0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 518


 20509 0fdc 00DC     		bgt	.LCB26298
 20510 0fde 90E3     		b	.L897	@long jump
 20511              	.LCB26298:
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 20512              		.loc 1 1333 9 is_stmt 1 view .LVU6696
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 20513              		.loc 1 1333 49 view .LVU6697
1334:Core/Src/lz4.c ****         assert(dst != NULL);
 20514              		.loc 1 1334 9 view .LVU6698
1335:Core/Src/lz4.c ****         dst[0] = 0;
 20515              		.loc 1 1335 9 view .LVU6699
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 20516              		.loc 1 1336 9 view .LVU6700
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 20517              		.loc 1 1336 16 is_stmt 0 view .LVU6701
 20518 0fe0 0023     		movs	r3, #0
 20519 0fe2 029A     		ldr	r2, [sp, #8]
 20520 0fe4 1370     		strb	r3, [r2]
1337:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
 20521              		.loc 1 1337 9 is_stmt 1 view .LVU6702
1341:Core/Src/lz4.c ****     }
 20522              		.loc 1 1341 9 view .LVU6703
1341:Core/Src/lz4.c ****     }
 20523              		.loc 1 1341 16 is_stmt 0 view .LVU6704
 20524 0fe6 0133     		adds	r3, r3, #1
 20525 0fe8 9A46     		mov	r10, r3
 20526 0fea FFF71FFA 		bl	.L656	@ far jump
 20527              	.LVL2087:
 20528              	.L895:
1341:Core/Src/lz4.c ****     }
 20529              		.loc 1 1341 16 view .LVU6705
 20530              	.LBE4485:
 20531              	.LBE4484:
1369:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, maxOutputSize, limitedO
 20532              		.loc 1 1369 112 view .LVU6706
 20533 0fee 0225     		movs	r5, #2
 20534 0ff0 EBE7     		b	.L797
 20535              	.LVL2088:
 20536              	.L799:
 20537              	.LBB4687:
 20538              	.LBB4679:
1343:Core/Src/lz4.c **** 
 20539              		.loc 1 1343 5 is_stmt 1 view .LVU6707
1345:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
 20540              		.loc 1 1345 5 view .LVU6708
 20541              	.LBB4486:
 20542              	.LBI4486:
 904:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 20543              		.loc 1 904 22 view .LVU6709
 20544              	.LBB4487:
 917:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 20545              		.loc 1 917 5 view .LVU6710
 918:Core/Src/lz4.c **** 
 20546              		.loc 1 918 5 view .LVU6711
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 20547              		.loc 1 920 5 view .LVU6712
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 519


 20548              		.loc 1 920 15 is_stmt 0 view .LVU6713
 20549 0ff2 D84B     		ldr	r3, .L980
 20550 0ff4 5A46     		mov	r2, fp
 20551 0ff6 D658     		ldr	r6, [r2, r3]
 20552              	.LVL2089:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 20553              		.loc 1 921 5 is_stmt 1 view .LVU6714
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 20554              		.loc 1 921 17 is_stmt 0 view .LVU6715
 20555 0ff8 0198     		ldr	r0, [sp, #4]
 20556 0ffa 831B     		subs	r3, r0, r6
 20557 0ffc 0493     		str	r3, [sp, #16]
 20558              	.LVL2090:
 922:Core/Src/lz4.c **** 
 20559              		.loc 1 922 5 is_stmt 1 view .LVU6716
 924:Core/Src/lz4.c ****     const BYTE* const dictionary =
 20560              		.loc 1 924 5 view .LVU6717
 925:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
 20561              		.loc 1 925 5 view .LVU6718
 927:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
 20562              		.loc 1 927 5 view .LVU6719
 928:Core/Src/lz4.c ****     const U32 dictDelta = (dictDirective == usingDictCtx) ? startIndex - dictCtx->currentOffset : 0
 20563              		.loc 1 928 59 is_stmt 0 view .LVU6720
 20564 0ffe D64B     		ldr	r3, .L980+4
 20565              	.LVL2091:
 928:Core/Src/lz4.c ****     const U32 dictDelta = (dictDirective == usingDictCtx) ? startIndex - dictCtx->currentOffset : 0
 20566              		.loc 1 928 59 view .LVU6721
 20567 1000 D358     		ldr	r3, [r2, r3]
 20568              	.LVL2092:
 929:Core/Src/lz4.c **** 
 20569              		.loc 1 929 5 is_stmt 1 view .LVU6722
 931:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
 20570              		.loc 1 931 5 view .LVU6723
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 20571              		.loc 1 932 5 view .LVU6724
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 20572              		.loc 1 933 5 view .LVU6725
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 20573              		.loc 1 934 5 view .LVU6726
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 20574              		.loc 1 935 5 view .LVU6727
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 20575              		.loc 1 935 23 is_stmt 0 view .LVU6728
 20576 1002 8446     		mov	ip, r0
 20577 1004 A444     		add	ip, ip, r4
 20578 1006 6246     		mov	r2, ip
 20579              	.LVL2093:
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 20580              		.loc 1 935 23 view .LVU6729
 20581 1008 0B92     		str	r2, [sp, #44]
 20582              	.LVL2094:
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 20583              		.loc 1 936 5 is_stmt 1 view .LVU6730
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 20584              		.loc 1 936 23 is_stmt 0 view .LVU6731
 20585 100a 6146     		mov	r1, ip
 20586 100c 0B39     		subs	r1, r1, #11
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 520


 20587 100e 0591     		str	r1, [sp, #20]
 20588              	.LVL2095:
 937:Core/Src/lz4.c **** 
 20589              		.loc 1 937 5 is_stmt 1 view .LVU6732
 937:Core/Src/lz4.c **** 
 20590              		.loc 1 937 23 is_stmt 0 view .LVU6733
 20591 1010 053A     		subs	r2, r2, #5
 20592              	.LVL2096:
 937:Core/Src/lz4.c **** 
 20593              		.loc 1 937 23 view .LVU6734
 20594 1012 0D92     		str	r2, [sp, #52]
 20595              	.LVL2097:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 20596              		.loc 1 941 5 is_stmt 1 view .LVU6735
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 20597              		.loc 1 946 5 view .LVU6736
 947:Core/Src/lz4.c **** 
 20598              		.loc 1 947 5 view .LVU6737
 947:Core/Src/lz4.c **** 
 20599              		.loc 1 947 17 is_stmt 0 view .LVU6738
 20600 1014 029A     		ldr	r2, [sp, #8]
 20601              	.LVL2098:
 947:Core/Src/lz4.c **** 
 20602              		.loc 1 947 17 view .LVU6739
 20603 1016 1899     		ldr	r1, [sp, #96]
 20604              	.LVL2099:
 947:Core/Src/lz4.c **** 
 20605              		.loc 1 947 17 view .LVU6740
 20606 1018 8C46     		mov	ip, r1
 20607              	.LVL2100:
 947:Core/Src/lz4.c **** 
 20608              		.loc 1 947 17 view .LVU6741
 20609 101a 6244     		add	r2, r2, ip
 20610 101c 0A92     		str	r2, [sp, #40]
 20611              	.LVL2101:
 949:Core/Src/lz4.c ****     U32 forwardH;
 20612              		.loc 1 949 5 is_stmt 1 view .LVU6742
 950:Core/Src/lz4.c **** 
 20613              		.loc 1 950 5 view .LVU6743
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 20614              		.loc 1 952 5 view .LVU6744
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 20615              		.loc 1 952 98 view .LVU6745
 953:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 20616              		.loc 1 953 5 view .LVU6746
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 20617              		.loc 1 956 5 view .LVU6747
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 20618              		.loc 1 957 5 view .LVU6748
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 20619              		.loc 1 957 8 is_stmt 0 view .LVU6749
 20620 101e 032D     		cmp	r5, #3
 20621 1020 00D1     		bne	.LCB26439
 20622 1022 71E3     		b	.L898	@long jump
 20623              	.LCB26439:
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 20624              		.loc 1 958 5 is_stmt 1 view .LVU6750
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 521


 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 20625              		.loc 1 958 27 view .LVU6751
 959:Core/Src/lz4.c **** 
 20626              		.loc 1 959 5 view .LVU6752
 961:Core/Src/lz4.c **** 
 20627              		.loc 1 961 5 view .LVU6753
 20628              	.LVL2102:
 964:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 20629              		.loc 1 964 5 view .LVU6754
 970:Core/Src/lz4.c ****     }
 20630              		.loc 1 970 9 view .LVU6755
 970:Core/Src/lz4.c ****     }
 20631              		.loc 1 970 24 is_stmt 0 view .LVU6756
 20632 1024 E318     		adds	r3, r4, r3
 20633              	.LVL2103:
 970:Core/Src/lz4.c ****     }
 20634              		.loc 1 970 24 view .LVU6757
 20635 1026 CC4A     		ldr	r2, .L980+4
 20636              	.LVL2104:
 970:Core/Src/lz4.c ****     }
 20637              		.loc 1 970 24 view .LVU6758
 20638 1028 5946     		mov	r1, fp
 20639 102a 8B50     		str	r3, [r1, r2]
 20640              	.LVL2105:
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 20641              		.loc 1 972 5 is_stmt 1 view .LVU6759
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 20642              		.loc 1 972 25 is_stmt 0 view .LVU6760
 20643 102c A219     		adds	r2, r4, r6
 20644 102e C94B     		ldr	r3, .L980
 20645 1030 CA50     		str	r2, [r1, r3]
 973:Core/Src/lz4.c **** 
 20646              		.loc 1 973 5 is_stmt 1 view .LVU6761
 973:Core/Src/lz4.c **** 
 20647              		.loc 1 973 21 is_stmt 0 view .LVU6762
 20648 1032 CA4B     		ldr	r3, .L980+8
 20649 1034 CD50     		str	r5, [r1, r3]
 975:Core/Src/lz4.c **** 
 20650              		.loc 1 975 5 is_stmt 1 view .LVU6763
 975:Core/Src/lz4.c **** 
 20651              		.loc 1 975 8 is_stmt 0 view .LVU6764
 20652 1036 0C2C     		cmp	r4, #12
 20653 1038 00DC     		bgt	.LCB26469
 20654 103a 27E3     		b	.L899	@long jump
 20655              	.LCB26469:
 20656              	.LVL2106:
 20657              	.LBB4488:
 978:Core/Src/lz4.c ****         if (tableType == byPtr) {
 20658              		.loc 1 978 9 is_stmt 1 view .LVU6765
 20659              	.LBB4489:
 20660              	.LBI4489:
 778:Core/Src/lz4.c **** {
 20661              		.loc 1 778 22 view .LVU6766
 20662              	.LBB4490:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 20663              		.loc 1 780 5 view .LVU6767
 781:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 522


 20664              		.loc 1 781 5 view .LVU6768
 781:Core/Src/lz4.c **** }
 20665              		.loc 1 781 12 is_stmt 0 view .LVU6769
 20666 103c FFF7FEFF 		bl	LZ4_read32
 20667              	.LVL2107:
 20668              	.LBB4491:
 20669              	.LBI4491:
 758:Core/Src/lz4.c **** {
 20670              		.loc 1 758 22 is_stmt 1 view .LVU6770
 20671              	.LBB4492:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 20672              		.loc 1 760 5 view .LVU6771
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 20673              		.loc 1 760 8 is_stmt 0 view .LVU6772
 20674 1040 032D     		cmp	r5, #3
 20675 1042 18D0     		beq	.L948
 763:Core/Src/lz4.c **** }
 20676              		.loc 1 763 9 is_stmt 1 view .LVU6773
 763:Core/Src/lz4.c **** }
 20677              		.loc 1 763 27 is_stmt 0 view .LVU6774
 20678 1044 8300     		lsls	r3, r0, #2
 20679 1046 1B18     		adds	r3, r3, r0
 20680 1048 5B01     		lsls	r3, r3, #5
 20681 104a 1B1A     		subs	r3, r3, r0
 20682 104c 5A01     		lsls	r2, r3, #5
 20683 104e 9B18     		adds	r3, r3, r2
 20684 1050 9B00     		lsls	r3, r3, #2
 20685 1052 1B1A     		subs	r3, r3, r0
 20686 1054 5A01     		lsls	r2, r3, #5
 20687 1056 D31A     		subs	r3, r2, r3
 20688 1058 1A02     		lsls	r2, r3, #8
 20689 105a D31A     		subs	r3, r2, r3
 20690 105c 1B01     		lsls	r3, r3, #4
 20691 105e 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 20692              		.loc 1 763 42 view .LVU6775
 20693 1060 1B0D     		lsrs	r3, r3, #20
 20694              	.L802:
 20695              	.LVL2108:
 763:Core/Src/lz4.c **** }
 20696              		.loc 1 763 42 view .LVU6776
 20697              	.LBE4492:
 20698              	.LBE4491:
 20699              	.LBE4490:
 20700              	.LBE4489:
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 20701              		.loc 1 979 9 is_stmt 1 view .LVU6777
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 20702              		.loc 1 979 12 is_stmt 0 view .LVU6778
 20703 1062 012D     		cmp	r5, #1
 20704 1064 17D0     		beq	.L949
 982:Core/Src/lz4.c ****     }   }
 20705              		.loc 1 982 13 is_stmt 1 view .LVU6779
 20706              	.LVL2109:
 20707              	.LBB4496:
 20708              	.LBI4496:
 796:Core/Src/lz4.c **** {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 523


 20709              		.loc 1 796 23 view .LVU6780
 20710              	.LBB4497:
 798:Core/Src/lz4.c ****     {
 20711              		.loc 1 798 5 view .LVU6781
 20712 1066 022D     		cmp	r5, #2
 20713 1068 3BD0     		beq	.L805
 20714 106a 032D     		cmp	r5, #3
 20715 106c 17D1     		bne	.L804
 20716              	.LBB4498:
 804:Core/Src/lz4.c ****     }
 20717              		.loc 1 804 19 view .LVU6782
 20718              	.LVL2110:
 804:Core/Src/lz4.c ****     }
 20719              		.loc 1 804 54 view .LVU6783
 804:Core/Src/lz4.c ****     }
 20720              		.loc 1 804 75 view .LVU6784
 804:Core/Src/lz4.c ****     }
 20721              		.loc 1 804 84 is_stmt 0 view .LVU6785
 20722 106e 5B00     		lsls	r3, r3, #1
 20723              	.LVL2111:
 804:Core/Src/lz4.c ****     }
 20724              		.loc 1 804 88 view .LVU6786
 20725 1070 5A46     		mov	r2, fp
 20726 1072 D652     		strh	r6, [r2, r3]
 804:Core/Src/lz4.c ****     }
 20727              		.loc 1 804 100 is_stmt 1 view .LVU6787
 20728 1074 13E0     		b	.L804
 20729              	.LVL2112:
 20730              	.L948:
 804:Core/Src/lz4.c ****     }
 20731              		.loc 1 804 100 is_stmt 0 view .LVU6788
 20732              	.LBE4498:
 20733              	.LBE4497:
 20734              	.LBE4496:
 20735              	.LBB4501:
 20736              	.LBB4495:
 20737              	.LBB4494:
 20738              	.LBB4493:
 761:Core/Src/lz4.c ****     else
 20739              		.loc 1 761 9 is_stmt 1 view .LVU6789
 761:Core/Src/lz4.c ****     else
 20740              		.loc 1 761 27 is_stmt 0 view .LVU6790
 20741 1076 8300     		lsls	r3, r0, #2
 20742 1078 1B18     		adds	r3, r3, r0
 20743 107a 5B01     		lsls	r3, r3, #5
 20744 107c 1B1A     		subs	r3, r3, r0
 20745 107e 5A01     		lsls	r2, r3, #5
 20746 1080 9B18     		adds	r3, r3, r2
 20747 1082 9B00     		lsls	r3, r3, #2
 20748 1084 1B1A     		subs	r3, r3, r0
 20749 1086 5A01     		lsls	r2, r3, #5
 20750 1088 D21A     		subs	r2, r2, r3
 20751 108a 1302     		lsls	r3, r2, #8
 20752 108c 9B1A     		subs	r3, r3, r2
 20753 108e 1B01     		lsls	r3, r3, #4
 20754 1090 1B18     		adds	r3, r3, r0
 761:Core/Src/lz4.c ****     else
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 524


 20755              		.loc 1 761 42 view .LVU6791
 20756 1092 DB0C     		lsrs	r3, r3, #19
 20757 1094 E5E7     		b	.L802
 20758              	.LVL2113:
 20759              	.L949:
 761:Core/Src/lz4.c ****     else
 20760              		.loc 1 761 42 view .LVU6792
 20761              	.LBE4493:
 20762              	.LBE4494:
 20763              	.LBE4495:
 20764              	.LBE4501:
 980:Core/Src/lz4.c ****         } else {
 20765              		.loc 1 980 13 is_stmt 1 view .LVU6793
 20766              	.LBB4502:
 20767              	.LBI4502:
 808:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 20768              		.loc 1 808 23 view .LVU6794
 20769              	.LBE4502:
 20770              	.LBE4488:
 20771              	.LBE4487:
 20772              	.LBE4486:
 20773              	.LBE4679:
 20774              	.LBE4687:
 20775              	.LBE4483:
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 20776              		.loc 1 811 5 view .LVU6795
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 20777              		.loc 1 811 33 view .LVU6796
 20778              	.LBB4695:
 20779              	.LBB4688:
 20780              	.LBB4680:
 20781              	.LBB4671:
 20782              	.LBB4663:
 20783              	.LBB4506:
 20784              	.LBB4504:
 20785              	.LBB4503:
 812:Core/Src/lz4.c **** }
 20786              		.loc 1 812 7 view .LVU6797
 812:Core/Src/lz4.c **** }
 20787              		.loc 1 812 57 view .LVU6798
 812:Core/Src/lz4.c **** }
 20788              		.loc 1 812 66 is_stmt 0 view .LVU6799
 20789 1096 9B00     		lsls	r3, r3, #2
 20790              	.LVL2114:
 812:Core/Src/lz4.c **** }
 20791              		.loc 1 812 70 view .LVU6800
 20792 1098 5A46     		mov	r2, fp
 20793 109a 0199     		ldr	r1, [sp, #4]
 20794 109c D150     		str	r1, [r2, r3]
 812:Core/Src/lz4.c **** }
 20795              		.loc 1 812 75 is_stmt 1 view .LVU6801
 20796              	.LVL2115:
 20797              	.L804:
 812:Core/Src/lz4.c **** }
 20798              		.loc 1 812 75 is_stmt 0 view .LVU6802
 20799              	.LBE4503:
 20800              	.LBE4504:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 525


 20801              	.LBE4506:
 984:Core/Src/lz4.c **** 
 20802              		.loc 1 984 5 is_stmt 1 view .LVU6803
 984:Core/Src/lz4.c **** 
 20803              		.loc 1 984 7 is_stmt 0 view .LVU6804
 20804 109e 019B     		ldr	r3, [sp, #4]
 20805 10a0 5F1C     		adds	r7, r3, #1
 20806              	.LVL2116:
 984:Core/Src/lz4.c **** 
 20807              		.loc 1 984 11 is_stmt 1 view .LVU6805
 20808              	.LBB4507:
 20809              	.LBI4507:
 778:Core/Src/lz4.c **** {
 20810              		.loc 1 778 22 view .LVU6806
 20811              	.LBB4508:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 20812              		.loc 1 780 5 view .LVU6807
 781:Core/Src/lz4.c **** }
 20813              		.loc 1 781 5 view .LVU6808
 781:Core/Src/lz4.c **** }
 20814              		.loc 1 781 12 is_stmt 0 view .LVU6809
 20815 10a2 3800     		movs	r0, r7
 20816 10a4 FFF7FEFF 		bl	LZ4_read32
 20817              	.LVL2117:
 20818              	.LBB4509:
 20819              	.LBI4509:
 758:Core/Src/lz4.c **** {
 20820              		.loc 1 758 22 is_stmt 1 view .LVU6810
 20821              	.LBB4510:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 20822              		.loc 1 760 5 view .LVU6811
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 20823              		.loc 1 760 8 is_stmt 0 view .LVU6812
 20824 10a8 032D     		cmp	r5, #3
 20825 10aa 1ED0     		beq	.L950
 763:Core/Src/lz4.c **** }
 20826              		.loc 1 763 9 is_stmt 1 view .LVU6813
 763:Core/Src/lz4.c **** }
 20827              		.loc 1 763 27 is_stmt 0 view .LVU6814
 20828 10ac 8300     		lsls	r3, r0, #2
 20829 10ae 1B18     		adds	r3, r3, r0
 20830 10b0 5B01     		lsls	r3, r3, #5
 20831 10b2 1B1A     		subs	r3, r3, r0
 20832 10b4 5A01     		lsls	r2, r3, #5
 20833 10b6 9B18     		adds	r3, r3, r2
 20834 10b8 9B00     		lsls	r3, r3, #2
 20835 10ba 1B1A     		subs	r3, r3, r0
 20836 10bc 5A01     		lsls	r2, r3, #5
 20837 10be D21A     		subs	r2, r2, r3
 20838 10c0 1302     		lsls	r3, r2, #8
 20839 10c2 9B1A     		subs	r3, r3, r2
 20840 10c4 1B01     		lsls	r3, r3, #4
 20841 10c6 1818     		adds	r0, r3, r0
 20842              	.LVL2118:
 763:Core/Src/lz4.c **** }
 20843              		.loc 1 763 42 view .LVU6815
 20844 10c8 030D     		lsrs	r3, r0, #20
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 526


 20845 10ca 0393     		str	r3, [sp, #12]
 20846              	.L808:
 763:Core/Src/lz4.c **** }
 20847              		.loc 1 763 42 view .LVU6816
 20848              	.LBE4510:
 20849              	.LBE4509:
 20850              	.LBE4508:
 20851              	.LBE4507:
 20852              	.LBE4663:
 20853              	.LBE4671:
 20854              	.LBE4680:
 20855              	.LBE4688:
1369:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, maxOutputSize, limitedO
 20856              		.loc 1 1369 112 view .LVU6817
 20857 10cc 029B     		ldr	r3, [sp, #8]
 20858 10ce 0993     		str	r3, [sp, #36]
 20859 10d0 019B     		ldr	r3, [sp, #4]
 20860 10d2 0C93     		str	r3, [sp, #48]
 20861              	.LVL2119:
 20862              	.L809:
 20863              	.LBB4689:
 20864              	.LBB4681:
 20865              	.LBB4672:
 20866              	.LBB4664:
 987:Core/Src/lz4.c ****         const BYTE* match;
 20867              		.loc 1 987 5 is_stmt 1 view .LVU6818
 20868              	.LBB4514:
 988:Core/Src/lz4.c ****         BYTE* token;
 20869              		.loc 1 988 9 view .LVU6819
 989:Core/Src/lz4.c ****         const BYTE* filledIp;
 20870              		.loc 1 989 9 view .LVU6820
 990:Core/Src/lz4.c **** 
 20871              		.loc 1 990 9 view .LVU6821
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 20872              		.loc 1 993 9 view .LVU6822
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 20873              		.loc 1 993 12 is_stmt 0 view .LVU6823
 20874 10d4 012D     		cmp	r5, #1
 20875 10d6 19D0     		beq	.L951
 20876              	.LBB4515:
1015:Core/Src/lz4.c ****             int step = 1;
 20877              		.loc 1 1015 13 is_stmt 1 view .LVU6824
 20878              	.LVL2120:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 20879              		.loc 1 1016 13 view .LVU6825
1017:Core/Src/lz4.c ****             do {
 20880              		.loc 1 1017 13 view .LVU6826
1017:Core/Src/lz4.c ****             do {
 20881              		.loc 1 1017 17 is_stmt 0 view .LVU6827
 20882 10d8 199B     		ldr	r3, [sp, #100]
 20883 10da 9B01     		lsls	r3, r3, #6
 20884              	.LVL2121:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 20885              		.loc 1 1016 17 view .LVU6828
 20886 10dc 0122     		movs	r2, #1
 20887 10de 9246     		mov	r10, r2
 20888 10e0 9FE0     		b	.L823
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 527


 20889              	.LVL2122:
 20890              	.L805:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 20891              		.loc 1 1016 17 view .LVU6829
 20892              	.LBE4515:
 20893              	.LBE4514:
 20894              	.LBB4647:
 20895              	.LBB4505:
 20896              	.LBB4500:
 20897              	.LBB4499:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 20898              		.loc 1 803 19 is_stmt 1 view .LVU6830
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 20899              		.loc 1 803 54 view .LVU6831
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 20900              		.loc 1 803 63 is_stmt 0 view .LVU6832
 20901 10e2 9B00     		lsls	r3, r3, #2
 20902              	.LVL2123:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 20903              		.loc 1 803 67 view .LVU6833
 20904 10e4 5A46     		mov	r2, fp
 20905 10e6 D650     		str	r6, [r2, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 20906              		.loc 1 803 74 is_stmt 1 view .LVU6834
 20907 10e8 D9E7     		b	.L804
 20908              	.LVL2124:
 20909              	.L950:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 20910              		.loc 1 803 74 is_stmt 0 view .LVU6835
 20911              	.LBE4499:
 20912              	.LBE4500:
 20913              	.LBE4505:
 20914              	.LBE4647:
 20915              	.LBB4648:
 20916              	.LBB4513:
 20917              	.LBB4512:
 20918              	.LBB4511:
 761:Core/Src/lz4.c ****     else
 20919              		.loc 1 761 9 is_stmt 1 view .LVU6836
 761:Core/Src/lz4.c ****     else
 20920              		.loc 1 761 27 is_stmt 0 view .LVU6837
 20921 10ea 8300     		lsls	r3, r0, #2
 20922 10ec 1B18     		adds	r3, r3, r0
 20923 10ee 5B01     		lsls	r3, r3, #5
 20924 10f0 1B1A     		subs	r3, r3, r0
 20925 10f2 5A01     		lsls	r2, r3, #5
 20926 10f4 9B18     		adds	r3, r3, r2
 20927 10f6 9B00     		lsls	r3, r3, #2
 20928 10f8 1B1A     		subs	r3, r3, r0
 20929 10fa 5A01     		lsls	r2, r3, #5
 20930 10fc D21A     		subs	r2, r2, r3
 20931 10fe 1302     		lsls	r3, r2, #8
 20932 1100 9B1A     		subs	r3, r3, r2
 20933 1102 1B01     		lsls	r3, r3, #4
 20934 1104 1818     		adds	r0, r3, r0
 20935              	.LVL2125:
 761:Core/Src/lz4.c ****     else
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 528


 20936              		.loc 1 761 42 view .LVU6838
 20937 1106 C30C     		lsrs	r3, r0, #19
 20938 1108 0393     		str	r3, [sp, #12]
 20939 110a DFE7     		b	.L808
 20940              	.LVL2126:
 20941              	.L951:
 761:Core/Src/lz4.c ****     else
 20942              		.loc 1 761 42 view .LVU6839
 20943              	.LBE4511:
 20944              	.LBE4512:
 20945              	.LBE4513:
 20946              	.LBE4648:
 20947              	.LBB4649:
 20948              	.LBB4539:
 994:Core/Src/lz4.c ****             int step = 1;
 20949              		.loc 1 994 13 is_stmt 1 view .LVU6840
 995:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 20950              		.loc 1 995 13 view .LVU6841
 996:Core/Src/lz4.c ****             do {
 20951              		.loc 1 996 13 view .LVU6842
 996:Core/Src/lz4.c ****             do {
 20952              		.loc 1 996 17 is_stmt 0 view .LVU6843
 20953 110c 199B     		ldr	r3, [sp, #100]
 20954 110e 9B01     		lsls	r3, r3, #6
 20955 1110 9846     		mov	r8, r3
 20956              	.LVL2127:
 995:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 20957              		.loc 1 995 17 view .LVU6844
 20958 1112 0126     		movs	r6, #1
 20959 1114 A946     		mov	r9, r5
 20960 1116 00E0     		b	.L813
 20961              	.LVL2128:
 20962              	.L900:
 995:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 20963              		.loc 1 995 17 view .LVU6845
 20964 1118 0394     		str	r4, [sp, #12]
 20965              	.LVL2129:
 20966              	.L813:
 997:Core/Src/lz4.c ****                 U32 const h = forwardH;
 20967              		.loc 1 997 13 is_stmt 1 view .LVU6846
 20968              	.LBB4540:
 998:Core/Src/lz4.c ****                 ip = forwardIp;
 20969              		.loc 1 998 17 view .LVU6847
 999:Core/Src/lz4.c ****                 forwardIp += step;
 20970              		.loc 1 999 17 view .LVU6848
1000:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 20971              		.loc 1 1000 17 view .LVU6849
 20972 111a 3D00     		movs	r5, r7
1000:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 20973              		.loc 1 1000 27 is_stmt 0 view .LVU6850
 20974 111c BF19     		adds	r7, r7, r6
 20975              	.LVL2130:
1001:Core/Src/lz4.c **** 
 20976              		.loc 1 1001 17 is_stmt 1 view .LVU6851
 20977 111e 4646     		mov	r6, r8
 20978              	.LVL2131:
1001:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 529


 20979              		.loc 1 1001 22 is_stmt 0 view .LVU6852
 20980 1120 B611     		asrs	r6, r6, #6
 20981 1122 0123     		movs	r3, #1
 20982 1124 9C46     		mov	ip, r3
 20983 1126 E044     		add	r8, r8, ip
 20984              	.LVL2132:
1003:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 20985              		.loc 1 1003 17 is_stmt 1 view .LVU6853
1003:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 20986              		.loc 1 1003 20 is_stmt 0 view .LVU6854
 20987 1128 059B     		ldr	r3, [sp, #20]
 20988 112a BB42     		cmp	r3, r7
 20989 112c 00D2     		bcs	.LCB26967
 20990 112e B1E2     		b	.L800	@long jump
 20991              	.LCB26967:
1004:Core/Src/lz4.c **** 
 20992              		.loc 1 1004 17 is_stmt 1 view .LVU6855
1006:Core/Src/lz4.c ****                 forwardH = LZ4_hashPosition(forwardIp, tableType);
 20993              		.loc 1 1006 17 view .LVU6856
1006:Core/Src/lz4.c ****                 forwardH = LZ4_hashPosition(forwardIp, tableType);
 20994              		.loc 1 1006 25 is_stmt 0 view .LVU6857
 20995 1130 4A46     		mov	r2, r9
 20996 1132 5946     		mov	r1, fp
 20997 1134 0398     		ldr	r0, [sp, #12]
 20998 1136 FFF7FEFF 		bl	LZ4_getPositionOnHash
 20999              	.LVL2133:
 21000 113a 8246     		mov	r10, r0
 21001              	.LVL2134:
1007:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 21002              		.loc 1 1007 17 is_stmt 1 view .LVU6858
 21003              	.LBB4541:
 21004              	.LBI4541:
 778:Core/Src/lz4.c **** {
 21005              		.loc 1 778 22 view .LVU6859
 21006              	.LBB4542:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 21007              		.loc 1 780 5 view .LVU6860
 781:Core/Src/lz4.c **** }
 21008              		.loc 1 781 5 view .LVU6861
 781:Core/Src/lz4.c **** }
 21009              		.loc 1 781 12 is_stmt 0 view .LVU6862
 21010 113c 3800     		movs	r0, r7
 21011              	.LVL2135:
 781:Core/Src/lz4.c **** }
 21012              		.loc 1 781 12 view .LVU6863
 21013 113e FFF7FEFF 		bl	LZ4_read32
 21014              	.LVL2136:
 21015              	.LBB4543:
 21016              	.LBI4543:
 758:Core/Src/lz4.c **** {
 21017              		.loc 1 758 22 is_stmt 1 view .LVU6864
 21018              	.LBB4544:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 21019              		.loc 1 760 5 view .LVU6865
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 21020              		.loc 1 760 8 is_stmt 0 view .LVU6866
 21021 1142 4B46     		mov	r3, r9
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 530


 21022 1144 032B     		cmp	r3, #3
 21023 1146 22D0     		beq	.L952
 763:Core/Src/lz4.c **** }
 21024              		.loc 1 763 9 is_stmt 1 view .LVU6867
 763:Core/Src/lz4.c **** }
 21025              		.loc 1 763 27 is_stmt 0 view .LVU6868
 21026 1148 8300     		lsls	r3, r0, #2
 21027 114a 1B18     		adds	r3, r3, r0
 21028 114c 5B01     		lsls	r3, r3, #5
 21029 114e 1B1A     		subs	r3, r3, r0
 21030 1150 5A01     		lsls	r2, r3, #5
 21031 1152 9B18     		adds	r3, r3, r2
 21032 1154 9B00     		lsls	r3, r3, #2
 21033 1156 1B1A     		subs	r3, r3, r0
 21034 1158 5C01     		lsls	r4, r3, #5
 21035 115a E31A     		subs	r3, r4, r3
 21036 115c 1C02     		lsls	r4, r3, #8
 21037 115e E41A     		subs	r4, r4, r3
 21038 1160 2401     		lsls	r4, r4, #4
 21039 1162 2418     		adds	r4, r4, r0
 763:Core/Src/lz4.c **** }
 21040              		.loc 1 763 42 view .LVU6869
 21041 1164 240D     		lsrs	r4, r4, #20
 21042              	.L812:
 21043              	.LVL2137:
 763:Core/Src/lz4.c **** }
 21044              		.loc 1 763 42 view .LVU6870
 21045              	.LBE4544:
 21046              	.LBE4543:
 21047              	.LBE4542:
 21048              	.LBE4541:
1008:Core/Src/lz4.c **** 
 21049              		.loc 1 1008 17 is_stmt 1 view .LVU6871
 21050              	.LBB4548:
 21051              	.LBI4548:
 808:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 21052              		.loc 1 808 23 view .LVU6872
 21053              	.LBE4548:
 21054              	.LBE4540:
 21055              	.LBE4539:
 21056              	.LBE4649:
 21057              	.LBE4664:
 21058              	.LBE4672:
 21059              	.LBE4681:
 21060              	.LBE4689:
 21061              	.LBE4695:
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 21062              		.loc 1 811 5 view .LVU6873
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 21063              		.loc 1 811 33 view .LVU6874
 21064              	.LBB4696:
 21065              	.LBB4690:
 21066              	.LBB4682:
 21067              	.LBB4673:
 21068              	.LBB4665:
 21069              	.LBB4650:
 21070              	.LBB4554:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 531


 21071              	.LBB4552:
 21072              	.LBB4550:
 21073              	.LBB4549:
 812:Core/Src/lz4.c **** }
 21074              		.loc 1 812 7 view .LVU6875
 812:Core/Src/lz4.c **** }
 21075              		.loc 1 812 57 view .LVU6876
 812:Core/Src/lz4.c **** }
 21076              		.loc 1 812 66 is_stmt 0 view .LVU6877
 21077 1166 039B     		ldr	r3, [sp, #12]
 21078 1168 9B00     		lsls	r3, r3, #2
 812:Core/Src/lz4.c **** }
 21079              		.loc 1 812 70 view .LVU6878
 21080 116a 5A46     		mov	r2, fp
 21081 116c D550     		str	r5, [r2, r3]
 812:Core/Src/lz4.c **** }
 21082              		.loc 1 812 75 is_stmt 1 view .LVU6879
 21083              	.LVL2138:
 812:Core/Src/lz4.c **** }
 21084              		.loc 1 812 75 is_stmt 0 view .LVU6880
 21085              	.LBE4549:
 21086              	.LBE4550:
 21087              	.LBE4552:
1010:Core/Src/lz4.c ****                    || (LZ4_read32(match) != LZ4_read32(ip)) );
 21088              		.loc 1 1010 21 is_stmt 1 view .LVU6881
1010:Core/Src/lz4.c ****                    || (LZ4_read32(match) != LZ4_read32(ip)) );
 21089              		.loc 1 1010 29 is_stmt 0 view .LVU6882
 21090 116e 7C4B     		ldr	r3, .L980+12
 21091 1170 5344     		add	r3, r3, r10
1011:Core/Src/lz4.c **** 
 21092              		.loc 1 1011 20 view .LVU6883
 21093 1172 9D42     		cmp	r5, r3
 21094 1174 D0D8     		bhi	.L900
 21095              	.LVL2139:
1011:Core/Src/lz4.c **** 
 21096              		.loc 1 1011 24 view .LVU6884
 21097 1176 5046     		mov	r0, r10
 21098 1178 FFF7FEFF 		bl	LZ4_read32
 21099              	.LVL2140:
1011:Core/Src/lz4.c **** 
 21100              		.loc 1 1011 24 view .LVU6885
 21101 117c 0390     		str	r0, [sp, #12]
 21102              	.LVL2141:
1011:Core/Src/lz4.c **** 
 21103              		.loc 1 1011 45 view .LVU6886
 21104 117e 2800     		movs	r0, r5
 21105 1180 FFF7FEFF 		bl	LZ4_read32
 21106              	.LVL2142:
1011:Core/Src/lz4.c **** 
 21107              		.loc 1 1011 20 view .LVU6887
 21108 1184 039B     		ldr	r3, [sp, #12]
 21109 1186 8342     		cmp	r3, r0
 21110 1188 11D0     		beq	.L953
 21111 118a 0394     		str	r4, [sp, #12]
 21112 118c C5E7     		b	.L813
 21113              	.LVL2143:
 21114              	.L952:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 532


 21115              	.LBB4553:
 21116              	.LBB4551:
 21117              	.LBB4547:
 21118              	.LBB4546:
 21119              	.LBB4545:
 761:Core/Src/lz4.c ****     else
 21120              		.loc 1 761 9 is_stmt 1 view .LVU6888
 761:Core/Src/lz4.c ****     else
 21121              		.loc 1 761 27 is_stmt 0 view .LVU6889
 21122 118e 8300     		lsls	r3, r0, #2
 21123 1190 1B18     		adds	r3, r3, r0
 21124 1192 5B01     		lsls	r3, r3, #5
 21125 1194 1B1A     		subs	r3, r3, r0
 21126 1196 5A01     		lsls	r2, r3, #5
 21127 1198 9B18     		adds	r3, r3, r2
 21128 119a 9B00     		lsls	r3, r3, #2
 21129 119c 1B1A     		subs	r3, r3, r0
 21130 119e 5C01     		lsls	r4, r3, #5
 21131 11a0 E31A     		subs	r3, r4, r3
 21132 11a2 1C02     		lsls	r4, r3, #8
 21133 11a4 E41A     		subs	r4, r4, r3
 21134 11a6 2401     		lsls	r4, r4, #4
 21135 11a8 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 21136              		.loc 1 761 42 view .LVU6890
 21137 11aa E40C     		lsrs	r4, r4, #19
 21138 11ac DBE7     		b	.L812
 21139              	.LVL2144:
 21140              	.L953:
 761:Core/Src/lz4.c ****     else
 21141              		.loc 1 761 42 view .LVU6891
 21142              	.LBE4545:
 21143              	.LBE4546:
 21144              	.LBE4547:
 21145              	.LBE4551:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 21146              		.loc 1 999 20 view .LVU6892
 21147 11ae 5346     		mov	r3, r10
 21148 11b0 AA46     		mov	r10, r5
 21149              	.LVL2145:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 21150              		.loc 1 999 20 view .LVU6893
 21151 11b2 4D46     		mov	r5, r9
 21152              	.LVL2146:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 21153              		.loc 1 999 20 view .LVU6894
 21154 11b4 5746     		mov	r7, r10
 21155              	.LVL2147:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 21156              		.loc 1 999 20 view .LVU6895
 21157 11b6 1900     		movs	r1, r3
 21158 11b8 6EE0     		b	.L824
 21159              	.LVL2148:
 21160              	.L955:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 21161              		.loc 1 999 20 view .LVU6896
 21162              	.LBE4553:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 533


 21163              	.LBE4554:
 21164              	.LBB4555:
 21165              	.LBB4516:
 21166              	.LBB4517:
 21167              	.LBB4518:
 21168              	.LBB4519:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 21169              		.loc 1 831 9 is_stmt 1 view .LVU6897
 832:Core/Src/lz4.c ****         return hashTable[h];
 21170              		.loc 1 832 9 view .LVU6898
 833:Core/Src/lz4.c ****     }
 21171              		.loc 1 833 9 view .LVU6899
 833:Core/Src/lz4.c ****     }
 21172              		.loc 1 833 25 is_stmt 0 view .LVU6900
 21173 11ba 039A     		ldr	r2, [sp, #12]
 21174              	.LVL2149:
 833:Core/Src/lz4.c ****     }
 21175              		.loc 1 833 25 view .LVU6901
 21176 11bc 9200     		lsls	r2, r2, #2
 21177 11be 5946     		mov	r1, fp
 21178 11c0 8A58     		ldr	r2, [r1, r2]
 21179 11c2 9046     		mov	r8, r2
 21180 11c4 37E0     		b	.L816
 21181              	.LVL2150:
 21182              	.L956:
 833:Core/Src/lz4.c ****     }
 21183              		.loc 1 833 25 view .LVU6902
 21184              	.LBE4519:
 21185              	.LBB4520:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 21186              		.loc 1 836 9 is_stmt 1 view .LVU6903
 837:Core/Src/lz4.c ****         return hashTable[h];
 21187              		.loc 1 837 9 view .LVU6904
 838:Core/Src/lz4.c ****     }
 21188              		.loc 1 838 9 view .LVU6905
 838:Core/Src/lz4.c ****     }
 21189              		.loc 1 838 25 is_stmt 0 view .LVU6906
 21190 11c6 039A     		ldr	r2, [sp, #12]
 21191              	.LVL2151:
 838:Core/Src/lz4.c ****     }
 21192              		.loc 1 838 25 view .LVU6907
 21193 11c8 5200     		lsls	r2, r2, #1
 21194 11ca 5946     		mov	r1, fp
 21195 11cc 8A5A     		ldrh	r2, [r1, r2]
 21196 11ce 9046     		mov	r8, r2
 21197 11d0 31E0     		b	.L816
 21198              	.LVL2152:
 21199              	.L957:
 838:Core/Src/lz4.c ****     }
 21200              		.loc 1 838 25 view .LVU6908
 21201              	.LBE4520:
 21202              	.LBE4518:
 21203              	.LBE4517:
 21204              	.LBB4523:
 21205              	.LBB4524:
 21206              	.LBB4525:
 21207              	.LBB4526:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 534


 761:Core/Src/lz4.c ****     else
 21208              		.loc 1 761 9 is_stmt 1 view .LVU6909
 761:Core/Src/lz4.c ****     else
 21209              		.loc 1 761 27 is_stmt 0 view .LVU6910
 21210 11d2 8300     		lsls	r3, r0, #2
 21211 11d4 1B18     		adds	r3, r3, r0
 21212 11d6 5B01     		lsls	r3, r3, #5
 21213 11d8 1B1A     		subs	r3, r3, r0
 21214 11da 5A01     		lsls	r2, r3, #5
 21215 11dc 9B18     		adds	r3, r3, r2
 21216 11de 9B00     		lsls	r3, r3, #2
 21217 11e0 1B1A     		subs	r3, r3, r0
 21218 11e2 5C01     		lsls	r4, r3, #5
 21219 11e4 E31A     		subs	r3, r4, r3
 21220 11e6 1C02     		lsls	r4, r3, #8
 21221 11e8 E41A     		subs	r4, r4, r3
 21222 11ea 2401     		lsls	r4, r4, #4
 21223 11ec 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 21224              		.loc 1 761 42 view .LVU6911
 21225 11ee E40C     		lsrs	r4, r4, #19
 21226 11f0 42E0     		b	.L818
 21227              	.LVL2153:
 21228              	.L819:
 761:Core/Src/lz4.c ****     else
 21229              		.loc 1 761 42 view .LVU6912
 21230              	.LBE4526:
 21231              	.LBE4525:
 21232              	.LBE4524:
 21233              	.LBE4523:
 21234              	.LBB4530:
 21235              	.LBB4531:
 21236              	.LBB4532:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 21237              		.loc 1 803 19 is_stmt 1 view .LVU6913
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 21238              		.loc 1 803 54 view .LVU6914
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 21239              		.loc 1 803 63 is_stmt 0 view .LVU6915
 21240 11f2 039B     		ldr	r3, [sp, #12]
 21241 11f4 9B00     		lsls	r3, r3, #2
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 21242              		.loc 1 803 67 view .LVU6916
 21243 11f6 5A46     		mov	r2, fp
 21244 11f8 0799     		ldr	r1, [sp, #28]
 21245 11fa D150     		str	r1, [r2, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 21246              		.loc 1 803 74 is_stmt 1 view .LVU6917
 21247 11fc 40E0     		b	.L821
 21248              	.LVL2154:
 21249              	.L820:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 21250              		.loc 1 803 74 is_stmt 0 view .LVU6918
 21251              	.LBE4532:
 21252              	.LBB4533:
 804:Core/Src/lz4.c ****     }
 21253              		.loc 1 804 19 is_stmt 1 view .LVU6919
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 535


 804:Core/Src/lz4.c ****     }
 21254              		.loc 1 804 54 view .LVU6920
 804:Core/Src/lz4.c ****     }
 21255              		.loc 1 804 75 view .LVU6921
 804:Core/Src/lz4.c ****     }
 21256              		.loc 1 804 84 is_stmt 0 view .LVU6922
 21257 11fe 039B     		ldr	r3, [sp, #12]
 21258 1200 5B00     		lsls	r3, r3, #1
 804:Core/Src/lz4.c ****     }
 21259              		.loc 1 804 88 view .LVU6923
 21260 1202 5A46     		mov	r2, fp
 21261 1204 0799     		ldr	r1, [sp, #28]
 21262 1206 D152     		strh	r1, [r2, r3]
 804:Core/Src/lz4.c ****     }
 21263              		.loc 1 804 100 is_stmt 1 view .LVU6924
 21264 1208 3AE0     		b	.L821
 21265              	.LVL2155:
 21266              	.L822:
 804:Core/Src/lz4.c ****     }
 21267              		.loc 1 804 100 is_stmt 0 view .LVU6925
 21268              	.LBE4533:
 21269              	.LBE4531:
 21270              	.LBE4530:
1067:Core/Src/lz4.c **** 
 21271              		.loc 1 1067 17 is_stmt 1 view .LVU6926
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 21272              		.loc 1 1069 17 view .LVU6927
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 21273              		.loc 1 1069 21 is_stmt 0 view .LVU6928
 21274 120a 4846     		mov	r0, r9
 21275 120c FFF7FEFF 		bl	LZ4_read32
 21276              	.LVL2156:
 21277 1210 8046     		mov	r8, r0
 21278              	.LVL2157:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 21279              		.loc 1 1069 42 view .LVU6929
 21280 1212 3800     		movs	r0, r7
 21281 1214 FFF7FEFF 		bl	LZ4_read32
 21282              	.LVL2158:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 21283              		.loc 1 1069 20 view .LVU6930
 21284 1218 8045     		cmp	r8, r0
 21285 121a 3CD0     		beq	.L954
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 21286              		.loc 1 1069 20 view .LVU6931
 21287 121c 069B     		ldr	r3, [sp, #24]
 21288 121e 3700     		movs	r7, r6
 21289              	.LVL2159:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 21290              		.loc 1 1069 20 view .LVU6932
 21291 1220 0394     		str	r4, [sp, #12]
 21292              	.LVL2160:
 21293              	.L823:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 21294              		.loc 1 1069 20 view .LVU6933
 21295              	.LBE4516:
1018:Core/Src/lz4.c ****                 U32 const h = forwardH;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 536


 21296              		.loc 1 1018 13 is_stmt 1 view .LVU6934
 21297              	.LBB4538:
1019:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
 21298              		.loc 1 1019 17 view .LVU6935
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 21299              		.loc 1 1020 17 view .LVU6936
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 21300              		.loc 1 1020 53 is_stmt 0 view .LVU6937
 21301 1222 049A     		ldr	r2, [sp, #16]
 21302 1224 BA1A     		subs	r2, r7, r2
 21303 1226 0792     		str	r2, [sp, #28]
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 21304              		.loc 1 1020 27 view .LVU6938
 21305 1228 0892     		str	r2, [sp, #32]
 21306              	.LVL2161:
1021:Core/Src/lz4.c ****                 assert(matchIndex <= current);
 21307              		.loc 1 1021 17 is_stmt 1 view .LVU6939
 21308              	.LBB4535:
 21309              	.LBI4517:
 827:Core/Src/lz4.c **** {
 21310              		.loc 1 827 22 view .LVU6940
 21311              	.LBB4522:
 21312              	.LBB4521:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 21313              		.loc 1 829 5 view .LVU6941
 21314              	.LBE4521:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 21315              		.loc 1 829 44 view .LVU6942
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 21316              		.loc 1 830 5 view .LVU6943
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 21317              		.loc 1 830 8 is_stmt 0 view .LVU6944
 21318 122a 022D     		cmp	r5, #2
 21319 122c C5D0     		beq	.L955
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 21320              		.loc 1 835 5 is_stmt 1 view .LVU6945
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 21321              		.loc 1 835 8 is_stmt 0 view .LVU6946
 21322 122e 032D     		cmp	r5, #3
 21323 1230 C9D0     		beq	.L956
 840:Core/Src/lz4.c **** }
 21324              		.loc 1 840 23 view .LVU6947
 21325 1232 0022     		movs	r2, #0
 21326              	.LVL2162:
 840:Core/Src/lz4.c **** }
 21327              		.loc 1 840 23 view .LVU6948
 21328 1234 9046     		mov	r8, r2
 21329              	.L816:
 21330              	.LVL2163:
 840:Core/Src/lz4.c **** }
 21331              		.loc 1 840 23 view .LVU6949
 21332              	.LBE4522:
 21333              	.LBE4535:
1022:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
 21334              		.loc 1 1022 17 is_stmt 1 view .LVU6950
1023:Core/Src/lz4.c ****                 ip = forwardIp;
 21335              		.loc 1 1023 17 view .LVU6951
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 537


1024:Core/Src/lz4.c ****                 forwardIp += step;
 21336              		.loc 1 1024 17 view .LVU6952
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 21337              		.loc 1 1025 17 view .LVU6953
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 21338              		.loc 1 1025 27 is_stmt 0 view .LVU6954
 21339 1236 5246     		mov	r2, r10
 21340 1238 BE18     		adds	r6, r7, r2
 21341              	.LVL2164:
1026:Core/Src/lz4.c **** 
 21342              		.loc 1 1026 17 is_stmt 1 view .LVU6955
1026:Core/Src/lz4.c **** 
 21343              		.loc 1 1026 38 is_stmt 0 view .LVU6956
 21344 123a 5A1C     		adds	r2, r3, #1
 21345 123c 0692     		str	r2, [sp, #24]
 21346              	.LVL2165:
1026:Core/Src/lz4.c **** 
 21347              		.loc 1 1026 22 view .LVU6957
 21348 123e 9B11     		asrs	r3, r3, #6
 21349 1240 9A46     		mov	r10, r3
 21350              	.LVL2166:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 21351              		.loc 1 1028 17 is_stmt 1 view .LVU6958
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 21352              		.loc 1 1028 20 is_stmt 0 view .LVU6959
 21353 1242 059B     		ldr	r3, [sp, #20]
 21354              	.LVL2167:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 21355              		.loc 1 1028 20 view .LVU6960
 21356 1244 B342     		cmp	r3, r6
 21357 1246 00D2     		bcs	.LCB27440
 21358 1248 24E2     		b	.L800	@long jump
 21359              	.LCB27440:
1029:Core/Src/lz4.c **** 
 21360              		.loc 1 1029 17 is_stmt 1 view .LVU6961
1031:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 21361              		.loc 1 1031 17 view .LVU6962
1043:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 21362              		.loc 1 1043 24 view .LVU6963
1055:Core/Src/lz4.c ****                 }
 21363              		.loc 1 1055 21 view .LVU6964
1055:Core/Src/lz4.c ****                 }
 21364              		.loc 1 1055 27 is_stmt 0 view .LVU6965
 21365 124a 049B     		ldr	r3, [sp, #16]
 21366 124c 4344     		add	r3, r3, r8
 21367 124e 9946     		mov	r9, r3
 21368              	.LVL2168:
1057:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
 21369              		.loc 1 1057 17 is_stmt 1 view .LVU6966
 21370              	.LBB4536:
 21371              	.LBI4523:
 778:Core/Src/lz4.c **** {
 21372              		.loc 1 778 22 view .LVU6967
 21373              	.LBB4529:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 21374              		.loc 1 780 5 view .LVU6968
 781:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 538


 21375              		.loc 1 781 5 view .LVU6969
 781:Core/Src/lz4.c **** }
 21376              		.loc 1 781 12 is_stmt 0 view .LVU6970
 21377 1250 3000     		movs	r0, r6
 21378 1252 FFF7FEFF 		bl	LZ4_read32
 21379              	.LVL2169:
 21380              	.LBB4528:
 21381              	.LBI4525:
 758:Core/Src/lz4.c **** {
 21382              		.loc 1 758 22 is_stmt 1 view .LVU6971
 21383              	.LBB4527:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 21384              		.loc 1 760 5 view .LVU6972
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 21385              		.loc 1 760 8 is_stmt 0 view .LVU6973
 21386 1256 032D     		cmp	r5, #3
 21387 1258 BBD0     		beq	.L957
 763:Core/Src/lz4.c **** }
 21388              		.loc 1 763 9 is_stmt 1 view .LVU6974
 763:Core/Src/lz4.c **** }
 21389              		.loc 1 763 27 is_stmt 0 view .LVU6975
 21390 125a 8300     		lsls	r3, r0, #2
 21391 125c 1B18     		adds	r3, r3, r0
 21392 125e 5B01     		lsls	r3, r3, #5
 21393 1260 1B1A     		subs	r3, r3, r0
 21394 1262 5A01     		lsls	r2, r3, #5
 21395 1264 9B18     		adds	r3, r3, r2
 21396 1266 9B00     		lsls	r3, r3, #2
 21397 1268 1B1A     		subs	r3, r3, r0
 21398 126a 5C01     		lsls	r4, r3, #5
 21399 126c E31A     		subs	r3, r4, r3
 21400 126e 1C02     		lsls	r4, r3, #8
 21401 1270 E41A     		subs	r4, r4, r3
 21402 1272 2401     		lsls	r4, r4, #4
 21403 1274 2418     		adds	r4, r4, r0
 763:Core/Src/lz4.c **** }
 21404              		.loc 1 763 42 view .LVU6976
 21405 1276 240D     		lsrs	r4, r4, #20
 21406              	.L818:
 21407              	.LVL2170:
 763:Core/Src/lz4.c **** }
 21408              		.loc 1 763 42 view .LVU6977
 21409              	.LBE4527:
 21410              	.LBE4528:
 21411              	.LBE4529:
 21412              	.LBE4536:
1058:Core/Src/lz4.c **** 
 21413              		.loc 1 1058 17 is_stmt 1 view .LVU6978
 21414              	.LBB4537:
 21415              	.LBI4530:
 796:Core/Src/lz4.c **** {
 21416              		.loc 1 796 23 view .LVU6979
 21417              	.LBB4534:
 798:Core/Src/lz4.c ****     {
 21418              		.loc 1 798 5 view .LVU6980
 21419 1278 022D     		cmp	r5, #2
 21420 127a BAD0     		beq	.L819
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 539


 21421 127c 032D     		cmp	r5, #3
 21422 127e BED0     		beq	.L820
 21423              	.L821:
 21424              	.LVL2171:
 798:Core/Src/lz4.c ****     {
 21425              		.loc 1 798 5 is_stmt 0 view .LVU6981
 21426              	.LBE4534:
 21427              	.LBE4537:
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 21428              		.loc 1 1060 17 is_stmt 1 view .LVU6982
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 21429              		.loc 1 1060 100 view .LVU6983
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 21430              		.loc 1 1061 17 view .LVU6984
1062:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
 21431              		.loc 1 1062 17 view .LVU6985
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 21432              		.loc 1 1063 17 view .LVU6986
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 21433              		.loc 1 1063 20 is_stmt 0 view .LVU6987
 21434 1280 032D     		cmp	r5, #3
 21435 1282 C2D0     		beq	.L822
1064:Core/Src/lz4.c ****                     continue;
 21436              		.loc 1 1064 33 view .LVU6988
 21437 1284 364B     		ldr	r3, .L980+12
 21438 1286 4344     		add	r3, r3, r8
1064:Core/Src/lz4.c ****                     continue;
 21439              		.loc 1 1064 19 view .LVU6989
 21440 1288 089A     		ldr	r2, [sp, #32]
 21441 128a 9A42     		cmp	r2, r3
 21442 128c BDD9     		bls	.L822
 21443 128e 069B     		ldr	r3, [sp, #24]
 21444 1290 3700     		movs	r7, r6
 21445              	.LVL2172:
1064:Core/Src/lz4.c ****                     continue;
 21446              		.loc 1 1064 19 view .LVU6990
 21447 1292 0394     		str	r4, [sp, #12]
 21448              	.LVL2173:
1064:Core/Src/lz4.c ****                     continue;
 21449              		.loc 1 1064 19 view .LVU6991
 21450 1294 C5E7     		b	.L823
 21451              	.LVL2174:
 21452              	.L954:
1064:Core/Src/lz4.c ****                     continue;
 21453              		.loc 1 1064 19 view .LVU6992
 21454 1296 4946     		mov	r1, r9
 21455              	.LVL2175:
 21456              	.L824:
1064:Core/Src/lz4.c ****                     continue;
 21457              		.loc 1 1064 19 view .LVU6993
 21458              	.LBE4538:
 21459              	.LBE4555:
1079:Core/Src/lz4.c **** 
 21460              		.loc 1 1079 15 is_stmt 1 view .LVU6994
1079:Core/Src/lz4.c **** 
 21461              		.loc 1 1079 29 is_stmt 0 view .LVU6995
 21462 1298 0C9B     		ldr	r3, [sp, #48]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 540


 21463 129a 9C46     		mov	ip, r3
 21464 129c BC45     		cmp	ip, r7
 21465 129e 9B41     		sbcs	r3, r3, r3
 21466 12a0 5B42     		rsbs	r3, r3, #0
 21467 12a2 019A     		ldr	r2, [sp, #4]
 21468 12a4 9446     		mov	ip, r2
 21469 12a6 8C45     		cmp	ip, r1
 21470 12a8 9241     		sbcs	r2, r2, r2
 21471 12aa 5242     		rsbs	r2, r2, #0
1079:Core/Src/lz4.c **** 
 21472              		.loc 1 1079 15 view .LVU6996
 21473 12ac 1A42     		tst	r2, r3
 21474 12ae 05D0     		beq	.L825
1079:Core/Src/lz4.c **** 
 21475              		.loc 1 1079 55 view .LVU6997
 21476 12b0 7B1E     		subs	r3, r7, #1
 21477 12b2 1A78     		ldrb	r2, [r3]
 21478 12b4 4B1E     		subs	r3, r1, #1
 21479 12b6 1B78     		ldrb	r3, [r3]
1079:Core/Src/lz4.c **** 
 21480              		.loc 1 1079 51 view .LVU6998
 21481 12b8 9A42     		cmp	r2, r3
 21482 12ba 2DD0     		beq	.L826
 21483              	.L825:
 21484              	.LBB4556:
1082:Core/Src/lz4.c ****             token = op++;
 21485              		.loc 1 1082 54 view .LVU6999
 21486 12bc 8946     		mov	r9, r1
1082:Core/Src/lz4.c ****             token = op++;
 21487              		.loc 1 1082 13 is_stmt 1 view .LVU7000
1082:Core/Src/lz4.c ****             token = op++;
 21488              		.loc 1 1082 54 is_stmt 0 view .LVU7001
 21489 12be 0C9B     		ldr	r3, [sp, #48]
 21490 12c0 FC1A     		subs	r4, r7, r3
 21491              	.LVL2176:
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 21492              		.loc 1 1083 13 is_stmt 1 view .LVU7002
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 21493              		.loc 1 1083 23 is_stmt 0 view .LVU7003
 21494 12c2 099B     		ldr	r3, [sp, #36]
 21495 12c4 5E1C     		adds	r6, r3, #1
 21496              	.LVL2177:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 21497              		.loc 1 1084 13 is_stmt 1 view .LVU7004
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 21498              		.loc 1 1085 18 is_stmt 0 view .LVU7005
 21499 12c6 FF21     		movs	r1, #255
 21500              	.LVL2178:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 21501              		.loc 1 1085 18 view .LVU7006
 21502 12c8 2000     		movs	r0, r4
 21503 12ca FFF7FEFF 		bl	__aeabi_uidiv
 21504              	.LVL2179:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 21505              		.loc 1 1085 18 view .LVU7007
 21506 12ce 2018     		adds	r0, r4, r0
 21507 12d0 0300     		movs	r3, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 541


 21508 12d2 0833     		adds	r3, r3, #8
 21509 12d4 F318     		adds	r3, r6, r3
 21510 12d6 0A99     		ldr	r1, [sp, #40]
 21511 12d8 8C46     		mov	ip, r1
 21512 12da 9C45     		cmp	ip, r3
 21513 12dc 9241     		sbcs	r2, r2, r2
 21514 12de 5242     		rsbs	r2, r2, #0
 21515 12e0 0692     		str	r2, [sp, #24]
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 21516              		.loc 1 1084 52 view .LVU7008
 21517 12e2 9942     		cmp	r1, r3
 21518 12e4 00D2     		bcs	.LCB27625
 21519 12e6 13E2     		b	.L905	@long jump
 21520              	.LCB27625:
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 21521              		.loc 1 1088 13 is_stmt 1 view .LVU7009
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 21522              		.loc 1 1093 13 view .LVU7010
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 21523              		.loc 1 1093 16 is_stmt 0 view .LVU7011
 21524 12e8 2300     		movs	r3, r4
 21525 12ea 0E2C     		cmp	r4, #14
 21526 12ec 17D8     		bhi	.L958
1099:Core/Src/lz4.c **** 
 21527              		.loc 1 1099 18 is_stmt 1 view .LVU7012
1099:Core/Src/lz4.c **** 
 21528              		.loc 1 1099 27 is_stmt 0 view .LVU7013
 21529 12ee 2301     		lsls	r3, r4, #4
1099:Core/Src/lz4.c **** 
 21530              		.loc 1 1099 25 view .LVU7014
 21531 12f0 099A     		ldr	r2, [sp, #36]
 21532 12f2 1370     		strb	r3, [r2]
 21533              	.L830:
1102:Core/Src/lz4.c ****             op+=litLength;
 21534              		.loc 1 1102 13 is_stmt 1 view .LVU7015
1102:Core/Src/lz4.c ****             op+=litLength;
 21535              		.loc 1 1102 41 is_stmt 0 view .LVU7016
 21536 12f4 3419     		adds	r4, r6, r4
 21537              	.LVL2180:
 21538              	.LBB4557:
 21539              	.LBI4557:
 446:Core/Src/lz4.c **** {
 21540              		.loc 1 446 6 is_stmt 1 view .LVU7017
 21541              	.LBB4558:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 21542              		.loc 1 448 5 view .LVU7018
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 21543              		.loc 1 449 5 view .LVU7019
 450:Core/Src/lz4.c **** 
 21544              		.loc 1 450 5 view .LVU7020
 450:Core/Src/lz4.c **** 
 21545              		.loc 1 450 5 is_stmt 0 view .LVU7021
 21546              	.LBE4558:
 21547              	.LBE4557:
1102:Core/Src/lz4.c ****             op+=litLength;
 21548              		.loc 1 1102 41 view .LVU7022
 21549 12f6 A846     		mov	r8, r5
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 542


 21550 12f8 2500     		movs	r5, r4
 21551 12fa 0C9C     		ldr	r4, [sp, #48]
 21552              	.LVL2181:
 21553              	.L831:
 21554              	.LBB4560:
 21555              	.LBB4559:
 452:Core/Src/lz4.c **** }
 21556              		.loc 1 452 5 is_stmt 1 view .LVU7023
 452:Core/Src/lz4.c **** }
 21557              		.loc 1 452 10 view .LVU7024
 21558 12fc 0822     		movs	r2, #8
 21559 12fe 2100     		movs	r1, r4
 21560 1300 3000     		movs	r0, r6
 21561 1302 FFF7FEFF 		bl	memcpy
 21562              	.LVL2182:
 452:Core/Src/lz4.c **** }
 21563              		.loc 1 452 29 view .LVU7025
 452:Core/Src/lz4.c **** }
 21564              		.loc 1 452 30 is_stmt 0 view .LVU7026
 21565 1306 0836     		adds	r6, r6, #8
 21566              	.LVL2183:
 452:Core/Src/lz4.c **** }
 21567              		.loc 1 452 35 is_stmt 1 view .LVU7027
 452:Core/Src/lz4.c **** }
 21568              		.loc 1 452 36 is_stmt 0 view .LVU7028
 21569 1308 0834     		adds	r4, r4, #8
 21570              	.LVL2184:
 452:Core/Src/lz4.c **** }
 21571              		.loc 1 452 49 is_stmt 1 view .LVU7029
 452:Core/Src/lz4.c **** }
 21572              		.loc 1 452 5 is_stmt 0 view .LVU7030
 21573 130a B542     		cmp	r5, r6
 21574 130c F6D8     		bhi	.L831
 21575 130e DA46     		mov	r10, fp
 21576 1310 4E46     		mov	r6, r9
 21577              	.LVL2185:
 452:Core/Src/lz4.c **** }
 21578              		.loc 1 452 5 view .LVU7031
 21579 1312 2C00     		movs	r4, r5
 21580              	.LVL2186:
 452:Core/Src/lz4.c **** }
 21581              		.loc 1 452 5 view .LVU7032
 21582 1314 4546     		mov	r5, r8
 21583              	.LVL2187:
 452:Core/Src/lz4.c **** }
 21584              		.loc 1 452 5 view .LVU7033
 21585 1316 C0E0     		b	.L832
 21586              	.LVL2188:
 21587              	.L826:
 452:Core/Src/lz4.c **** }
 21588              		.loc 1 452 5 view .LVU7034
 21589              	.LBE4559:
 21590              	.LBE4560:
 21591              	.LBE4556:
1079:Core/Src/lz4.c **** 
 21592              		.loc 1 1079 87 is_stmt 1 view .LVU7035
1079:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 543


 21593              		.loc 1 1079 89 is_stmt 0 view .LVU7036
 21594 1318 013F     		subs	r7, r7, #1
 21595              	.LVL2189:
1079:Core/Src/lz4.c **** 
 21596              		.loc 1 1079 93 is_stmt 1 view .LVU7037
1079:Core/Src/lz4.c **** 
 21597              		.loc 1 1079 98 is_stmt 0 view .LVU7038
 21598 131a 0139     		subs	r1, r1, #1
 21599              	.LVL2190:
1079:Core/Src/lz4.c **** 
 21600              		.loc 1 1079 98 view .LVU7039
 21601 131c BCE7     		b	.L824
 21602              	.LVL2191:
 21603              	.L958:
 21604              	.LBB4562:
 21605              	.LBB4561:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 21606              		.loc 1 1094 17 is_stmt 1 view .LVU7040
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 21607              		.loc 1 1094 43 is_stmt 0 view .LVU7041
 21608 131e 0F3B     		subs	r3, r3, #15
 21609              	.LVL2192:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 21610              		.loc 1 1095 17 is_stmt 1 view .LVU7042
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 21611              		.loc 1 1095 24 is_stmt 0 view .LVU7043
 21612 1320 F022     		movs	r2, #240
 21613 1322 0999     		ldr	r1, [sp, #36]
 21614 1324 0A70     		strb	r2, [r1]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 21615              		.loc 1 1096 17 is_stmt 1 view .LVU7044
 21616 1326 03E0     		b	.L828
 21617              	.L829:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 21618              		.loc 1 1096 46 view .LVU7045
 21619              	.LVL2193:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 21620              		.loc 1 1096 52 is_stmt 0 view .LVU7046
 21621 1328 FF22     		movs	r2, #255
 21622 132a 3270     		strb	r2, [r6]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 21623              		.loc 1 1096 36 is_stmt 1 view .LVU7047
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 21624              		.loc 1 1096 39 is_stmt 0 view .LVU7048
 21625 132c FF3B     		subs	r3, r3, #255
 21626              	.LVL2194:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 21627              		.loc 1 1096 49 view .LVU7049
 21628 132e 0136     		adds	r6, r6, #1
 21629              	.LVL2195:
 21630              	.L828:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 21631              		.loc 1 1096 23 is_stmt 1 view .LVU7050
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 21632              		.loc 1 1096 17 is_stmt 0 view .LVU7051
 21633 1330 FE2B     		cmp	r3, #254
 21634 1332 F9DC     		bgt	.L829
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 544


1097:Core/Src/lz4.c ****             }
 21635              		.loc 1 1097 17 is_stmt 1 view .LVU7052
 21636              	.LVL2196:
1097:Core/Src/lz4.c ****             }
 21637              		.loc 1 1097 23 is_stmt 0 view .LVU7053
 21638 1334 3370     		strb	r3, [r6]
1097:Core/Src/lz4.c ****             }
 21639              		.loc 1 1097 20 view .LVU7054
 21640 1336 0136     		adds	r6, r6, #1
 21641              	.LVL2197:
1097:Core/Src/lz4.c ****             }
 21642              		.loc 1 1097 20 view .LVU7055
 21643              	.LBE4561:
 21644 1338 DCE7     		b	.L830
 21645              	.LVL2198:
 21646              	.L834:
1097:Core/Src/lz4.c ****             }
 21647              		.loc 1 1097 20 view .LVU7056
 21648              	.LBE4562:
 21649              	.LBB4563:
 21650              	.LBB4564:
 21651              	.LBB4565:
 21652              	.LBB4566:
 670:Core/Src/lz4.c ****     }   }
 21653              		.loc 1 670 13 is_stmt 1 view .LVU7057
 670:Core/Src/lz4.c ****     }   }
 21654              		.loc 1 670 20 is_stmt 0 view .LVU7058
 21655 133a FFF7FEFF 		bl	LZ4_NbCommonBytes
 21656              	.LVL2199:
 670:Core/Src/lz4.c ****     }   }
 21657              		.loc 1 670 20 view .LVU7059
 21658 133e 0600     		movs	r6, r0
 21659              	.LVL2200:
 670:Core/Src/lz4.c ****     }   }
 21660              		.loc 1 670 20 view .LVU7060
 21661 1340 E5E0     		b	.L835
 21662              	.LVL2201:
 21663              	.L966:
 670:Core/Src/lz4.c ****     }   }
 21664              		.loc 1 670 20 view .LVU7061
 21665              	.LBE4566:
 21666              	.LBB4567:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 21667              		.loc 1 675 22 is_stmt 1 view .LVU7062
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 21668              		.loc 1 675 25 is_stmt 0 view .LVU7063
 21669 1342 0423     		movs	r3, #4
 21670 1344 9C46     		mov	ip, r3
 21671 1346 E044     		add	r8, r8, ip
 21672              	.LVL2202:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 21673              		.loc 1 675 37 is_stmt 1 view .LVU7064
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 21674              		.loc 1 675 43 is_stmt 0 view .LVU7065
 21675 1348 E144     		add	r9, r9, ip
 21676              	.LVL2203:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 545


 21677              		.loc 1 675 55 is_stmt 1 view .LVU7066
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 21678              		.loc 1 675 9 is_stmt 0 view .LVU7067
 21679 134a CBE0     		b	.L837
 21680              	.LVL2204:
 21681              	.L906:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 21682              		.loc 1 675 9 view .LVU7068
 21683              	.LBE4567:
 21684              	.LBB4568:
 21685 134c 039B     		ldr	r3, [sp, #12]
 21686              	.LVL2205:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 21687              		.loc 1 675 9 view .LVU7069
 21688 134e 9846     		mov	r8, r3
 21689 1350 C8E0     		b	.L837
 21690              	.L981:
 21691 1352 C046     		.align	2
 21692              	.L980:
 21693 1354 08400000 		.word	16392
 21694 1358 10400000 		.word	16400
 21695 135c 0C400000 		.word	16396
 21696 1360 FFFF0000 		.word	65535
 21697              	.LVL2206:
 21698              	.L965:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 21699              		.loc 1 675 9 view .LVU7070
 21700              	.LBE4568:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 21701              		.loc 1 680 5 is_stmt 1 view .LVU7071
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 21702              		.loc 1 681 5 view .LVU7072
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 21703              		.loc 1 681 23 is_stmt 0 view .LVU7073
 21704 1364 0B9B     		ldr	r3, [sp, #44]
 21705 1366 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 21706              		.loc 1 681 8 view .LVU7074
 21707 1368 9845     		cmp	r8, r3
 21708 136a 08D2     		bcs	.L839
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 21709              		.loc 1 681 32 view .LVU7075
 21710 136c 4846     		mov	r0, r9
 21711 136e FFF7FEFF 		bl	LZ4_read16
 21712              	.LVL2207:
 21713 1372 0600     		movs	r6, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 21714              		.loc 1 681 54 view .LVU7076
 21715 1374 4046     		mov	r0, r8
 21716 1376 FFF7FEFF 		bl	LZ4_read16
 21717              	.LVL2208:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 21718              		.loc 1 681 28 view .LVU7077
 21719 137a 8642     		cmp	r6, r0
 21720 137c 0CD0     		beq	.L959
 21721              	.L839:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 546


 21722              		.loc 1 682 5 is_stmt 1 view .LVU7078
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 21723              		.loc 1 682 8 is_stmt 0 view .LVU7079
 21724 137e 0D9B     		ldr	r3, [sp, #52]
 21725 1380 4345     		cmp	r3, r8
 21726 1382 05D9     		bls	.L840
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 21727              		.loc 1 682 28 view .LVU7080
 21728 1384 4B46     		mov	r3, r9
 21729 1386 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 21730              		.loc 1 682 39 view .LVU7081
 21731 1388 4346     		mov	r3, r8
 21732 138a 1B78     		ldrb	r3, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 21733              		.loc 1 682 24 view .LVU7082
 21734 138c 9A42     		cmp	r2, r3
 21735 138e 08D0     		beq	.L960
 21736              	.L840:
 683:Core/Src/lz4.c **** }
 21737              		.loc 1 683 5 is_stmt 1 view .LVU7083
 683:Core/Src/lz4.c **** }
 21738              		.loc 1 683 27 is_stmt 0 view .LVU7084
 21739 1390 4346     		mov	r3, r8
 21740 1392 039A     		ldr	r2, [sp, #12]
 21741 1394 9E1A     		subs	r6, r3, r2
 683:Core/Src/lz4.c **** }
 21742              		.loc 1 683 12 view .LVU7085
 21743 1396 BAE0     		b	.L835
 21744              	.L959:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 21745              		.loc 1 681 74 is_stmt 1 view .LVU7086
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 21746              		.loc 1 681 77 is_stmt 0 view .LVU7087
 21747 1398 0223     		movs	r3, #2
 21748 139a 9C46     		mov	ip, r3
 21749 139c E044     		add	r8, r8, ip
 21750              	.LVL2209:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 21751              		.loc 1 681 82 is_stmt 1 view .LVU7088
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 21752              		.loc 1 681 88 is_stmt 0 view .LVU7089
 21753 139e E144     		add	r9, r9, ip
 21754              	.LVL2210:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 21755              		.loc 1 681 88 view .LVU7090
 21756 13a0 EDE7     		b	.L839
 21757              	.L960:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 21758              		.loc 1 682 46 is_stmt 1 view .LVU7091
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 21759              		.loc 1 682 49 is_stmt 0 view .LVU7092
 21760 13a2 0123     		movs	r3, #1
 21761 13a4 9C46     		mov	ip, r3
 21762 13a6 E044     		add	r8, r8, ip
 21763              	.LVL2211:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 547


 21764              		.loc 1 682 49 view .LVU7093
 21765 13a8 F2E7     		b	.L840
 21766              	.LVL2212:
 21767              	.L967:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 21768              		.loc 1 682 49 view .LVU7094
 21769              	.LBE4565:
 21770              	.LBE4564:
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 21771              		.loc 1 1184 17 is_stmt 1 view .LVU7095
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 21772              		.loc 1 1184 24 is_stmt 0 view .LVU7096
 21773 13aa 099A     		ldr	r2, [sp, #36]
 21774 13ac 1378     		ldrb	r3, [r2]
 21775 13ae 0F33     		adds	r3, r3, #15
 21776 13b0 1370     		strb	r3, [r2]
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 21777              		.loc 1 1185 17 is_stmt 1 view .LVU7097
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 21778              		.loc 1 1185 27 is_stmt 0 view .LVU7098
 21779 13b2 0F3E     		subs	r6, r6, #15
 21780              	.LVL2213:
1186:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
 21781              		.loc 1 1186 17 is_stmt 1 view .LVU7099
 21782 13b4 0121     		movs	r1, #1
 21783 13b6 4942     		rsbs	r1, r1, #0
 21784 13b8 2000     		movs	r0, r4
 21785 13ba FFF7FEFF 		bl	LZ4_write32
 21786              	.LVL2214:
1187:Core/Src/lz4.c ****                     op+=4;
 21787              		.loc 1 1187 17 view .LVU7100
1187:Core/Src/lz4.c ****                     op+=4;
 21788              		.loc 1 1187 23 is_stmt 0 view .LVU7101
 21789 13be 08E0     		b	.L842
 21790              	.L843:
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 21791              		.loc 1 1188 21 is_stmt 1 view .LVU7102
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 21792              		.loc 1 1188 23 is_stmt 0 view .LVU7103
 21793 13c0 0434     		adds	r4, r4, #4
 21794              	.LVL2215:
1189:Core/Src/lz4.c ****                     matchCode -= 4*255;
 21795              		.loc 1 1189 21 is_stmt 1 view .LVU7104
 21796 13c2 0121     		movs	r1, #1
 21797 13c4 4942     		rsbs	r1, r1, #0
 21798 13c6 2000     		movs	r0, r4
 21799 13c8 FFF7FEFF 		bl	LZ4_write32
 21800              	.LVL2216:
1190:Core/Src/lz4.c ****                 }
 21801              		.loc 1 1190 21 view .LVU7105
1190:Core/Src/lz4.c ****                 }
 21802              		.loc 1 1190 31 is_stmt 0 view .LVU7106
 21803 13cc D84B     		ldr	r3, .L982
 21804 13ce 9C46     		mov	ip, r3
 21805 13d0 6644     		add	r6, r6, ip
 21806              	.LVL2217:
 21807              	.L842:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 548


1187:Core/Src/lz4.c ****                     op+=4;
 21808              		.loc 1 1187 23 is_stmt 1 view .LVU7107
 21809 13d2 FF23     		movs	r3, #255
 21810 13d4 9B00     		lsls	r3, r3, #2
 21811 13d6 9E42     		cmp	r6, r3
 21812 13d8 F2D2     		bcs	.L843
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 21813              		.loc 1 1192 17 view .LVU7108
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 21814              		.loc 1 1192 33 is_stmt 0 view .LVU7109
 21815 13da FF21     		movs	r1, #255
 21816 13dc 3000     		movs	r0, r6
 21817 13de FFF7FEFF 		bl	__aeabi_uidiv
 21818              	.LVL2218:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 21819              		.loc 1 1192 20 view .LVU7110
 21820 13e2 2418     		adds	r4, r4, r0
 21821              	.LVL2219:
1193:Core/Src/lz4.c ****             } else
 21822              		.loc 1 1193 17 is_stmt 1 view .LVU7111
1193:Core/Src/lz4.c ****             } else
 21823              		.loc 1 1193 42 is_stmt 0 view .LVU7112
 21824 13e4 FF21     		movs	r1, #255
 21825 13e6 3000     		movs	r0, r6
 21826 13e8 FFF7FEFF 		bl	__aeabi_uidivmod
 21827              	.LVL2220:
1193:Core/Src/lz4.c ****             } else
 21828              		.loc 1 1193 20 view .LVU7113
 21829 13ec 631C     		adds	r3, r4, #1
 21830 13ee 0993     		str	r3, [sp, #36]
 21831              	.LVL2221:
1193:Core/Src/lz4.c ****             } else
 21832              		.loc 1 1193 23 view .LVU7114
 21833 13f0 2170     		strb	r1, [r4]
 21834 13f2 A2E0     		b	.L844
 21835              	.LVL2222:
 21836              	.L968:
1193:Core/Src/lz4.c ****             } else
 21837              		.loc 1 1193 23 view .LVU7115
 21838              	.LBE4563:
 21839              	.LBB4573:
 21840              	.LBB4574:
 21841              	.LBB4575:
 21842              	.LBB4576:
 21843              	.LBB4577:
 761:Core/Src/lz4.c ****     else
 21844              		.loc 1 761 9 is_stmt 1 view .LVU7116
 761:Core/Src/lz4.c ****     else
 21845              		.loc 1 761 27 is_stmt 0 view .LVU7117
 21846 13f4 8300     		lsls	r3, r0, #2
 21847 13f6 1B18     		adds	r3, r3, r0
 21848 13f8 5B01     		lsls	r3, r3, #5
 21849 13fa 1B1A     		subs	r3, r3, r0
 21850 13fc 5A01     		lsls	r2, r3, #5
 21851 13fe 9B18     		adds	r3, r3, r2
 21852 1400 9B00     		lsls	r3, r3, #2
 21853 1402 1B1A     		subs	r3, r3, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 549


 21854 1404 5A01     		lsls	r2, r3, #5
 21855 1406 D31A     		subs	r3, r2, r3
 21856 1408 1A02     		lsls	r2, r3, #8
 21857 140a D31A     		subs	r3, r2, r3
 21858 140c 1B01     		lsls	r3, r3, #4
 21859 140e 1B18     		adds	r3, r3, r0
 761:Core/Src/lz4.c ****     else
 21860              		.loc 1 761 42 view .LVU7118
 21861 1410 DB0C     		lsrs	r3, r3, #19
 21862 1412 ACE0     		b	.L846
 21863              	.LVL2223:
 21864              	.L969:
 761:Core/Src/lz4.c ****     else
 21865              		.loc 1 761 42 view .LVU7119
 21866              	.LBE4577:
 21867              	.LBE4576:
 21868              	.LBE4575:
 21869              	.LBE4574:
1208:Core/Src/lz4.c ****             } else {
 21870              		.loc 1 1208 17 is_stmt 1 view .LVU7120
 21871              	.LBB4581:
 21872              	.LBI4581:
 808:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 21873              		.loc 1 808 23 view .LVU7121
 21874              	.LBE4581:
 21875              	.LBE4573:
 21876              	.LBE4650:
 21877              	.LBE4665:
 21878              	.LBE4673:
 21879              	.LBE4682:
 21880              	.LBE4690:
 21881              	.LBE4696:
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 21882              		.loc 1 811 5 view .LVU7122
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 21883              		.loc 1 811 33 view .LVU7123
 21884              	.LBB4697:
 21885              	.LBB4691:
 21886              	.LBB4683:
 21887              	.LBB4674:
 21888              	.LBB4666:
 21889              	.LBB4651:
 21890              	.LBB4590:
 21891              	.LBB4583:
 21892              	.LBB4582:
 812:Core/Src/lz4.c **** }
 21893              		.loc 1 812 7 view .LVU7124
 812:Core/Src/lz4.c **** }
 21894              		.loc 1 812 57 view .LVU7125
 812:Core/Src/lz4.c **** }
 21895              		.loc 1 812 66 is_stmt 0 view .LVU7126
 21896 1414 9B00     		lsls	r3, r3, #2
 21897              	.LVL2224:
 812:Core/Src/lz4.c **** }
 21898              		.loc 1 812 70 view .LVU7127
 21899 1416 5246     		mov	r2, r10
 21900 1418 D450     		str	r4, [r2, r3]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 550


 812:Core/Src/lz4.c **** }
 21901              		.loc 1 812 75 is_stmt 1 view .LVU7128
 21902              	.LVL2225:
 21903              	.L848:
 812:Core/Src/lz4.c **** }
 21904              		.loc 1 812 75 is_stmt 0 view .LVU7129
 21905              	.LBE4582:
 21906              	.LBE4583:
 21907              	.LBE4590:
1215:Core/Src/lz4.c **** 
 21908              		.loc 1 1215 9 is_stmt 1 view .LVU7130
1215:Core/Src/lz4.c **** 
 21909              		.loc 1 1215 12 is_stmt 0 view .LVU7131
 21910 141a 012D     		cmp	r5, #1
 21911 141c 00D1     		bne	.LCB28123
 21912 141e B8E0     		b	.L961	@long jump
 21913              	.LCB28123:
 21914              	.LBB4591:
1225:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
 21915              		.loc 1 1225 13 is_stmt 1 view .LVU7132
 21916              	.LVL2226:
 21917              	.LBB4592:
 21918              	.LBI4592:
 778:Core/Src/lz4.c **** {
 21919              		.loc 1 778 22 view .LVU7133
 21920              	.LBB4593:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 21921              		.loc 1 780 5 view .LVU7134
 781:Core/Src/lz4.c **** }
 21922              		.loc 1 781 5 view .LVU7135
 781:Core/Src/lz4.c **** }
 21923              		.loc 1 781 12 is_stmt 0 view .LVU7136
 21924 1420 3800     		movs	r0, r7
 21925 1422 FFF7FEFF 		bl	LZ4_read32
 21926              	.LVL2227:
 21927              	.LBB4594:
 21928              	.LBI4594:
 758:Core/Src/lz4.c **** {
 21929              		.loc 1 758 22 is_stmt 1 view .LVU7137
 21930              	.LBB4595:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 21931              		.loc 1 760 5 view .LVU7138
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 21932              		.loc 1 760 8 is_stmt 0 view .LVU7139
 21933 1426 032D     		cmp	r5, #3
 21934 1428 00D1     		bne	.LCB28142
 21935 142a F0E0     		b	.L962	@long jump
 21936              	.LCB28142:
 763:Core/Src/lz4.c **** }
 21937              		.loc 1 763 9 is_stmt 1 view .LVU7140
 763:Core/Src/lz4.c **** }
 21938              		.loc 1 763 27 is_stmt 0 view .LVU7141
 21939 142c 8200     		lsls	r2, r0, #2
 21940 142e 1218     		adds	r2, r2, r0
 21941 1430 5201     		lsls	r2, r2, #5
 21942 1432 121A     		subs	r2, r2, r0
 21943 1434 5301     		lsls	r3, r2, #5
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 551


 21944 1436 D218     		adds	r2, r2, r3
 21945 1438 9200     		lsls	r2, r2, #2
 21946 143a 121A     		subs	r2, r2, r0
 21947 143c 5301     		lsls	r3, r2, #5
 21948 143e 9B1A     		subs	r3, r3, r2
 21949 1440 1A02     		lsls	r2, r3, #8
 21950 1442 D31A     		subs	r3, r2, r3
 21951 1444 1B01     		lsls	r3, r3, #4
 21952 1446 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 21953              		.loc 1 763 42 view .LVU7142
 21954 1448 1B0D     		lsrs	r3, r3, #20
 21955              	.L857:
 21956              	.LVL2228:
 763:Core/Src/lz4.c **** }
 21957              		.loc 1 763 42 view .LVU7143
 21958              	.LBE4595:
 21959              	.LBE4594:
 21960              	.LBE4593:
 21961              	.LBE4592:
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 21962              		.loc 1 1226 13 is_stmt 1 view .LVU7144
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 21963              		.loc 1 1226 41 is_stmt 0 view .LVU7145
 21964 144a 049A     		ldr	r2, [sp, #16]
 21965 144c B81A     		subs	r0, r7, r2
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 21966              		.loc 1 1226 23 view .LVU7146
 21967 144e 0200     		movs	r2, r0
 21968              	.LVL2229:
1227:Core/Src/lz4.c ****             assert(matchIndex < current);
 21969              		.loc 1 1227 13 is_stmt 1 view .LVU7147
 21970              	.LBB4599:
 21971              	.LBI4599:
 827:Core/Src/lz4.c **** {
 21972              		.loc 1 827 22 view .LVU7148
 21973              	.LBB4600:
 21974              	.LBB4601:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 21975              		.loc 1 829 5 view .LVU7149
 21976              	.LBE4601:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 21977              		.loc 1 829 44 view .LVU7150
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 21978              		.loc 1 830 5 view .LVU7151
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 21979              		.loc 1 830 8 is_stmt 0 view .LVU7152
 21980 1450 022D     		cmp	r5, #2
 21981 1452 00D1     		bne	.LCB28195
 21982 1454 EBE0     		b	.L963	@long jump
 21983              	.LCB28195:
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 21984              		.loc 1 835 5 is_stmt 1 view .LVU7153
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 21985              		.loc 1 835 8 is_stmt 0 view .LVU7154
 21986 1456 032D     		cmp	r5, #3
 21987 1458 00D1     		bne	.LCB28198
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 552


 21988 145a ECE0     		b	.L964	@long jump
 21989              	.LCB28198:
 840:Core/Src/lz4.c **** }
 21990              		.loc 1 840 23 view .LVU7155
 21991 145c 0021     		movs	r1, #0
 21992              	.L859:
 21993              	.LVL2230:
 840:Core/Src/lz4.c **** }
 21994              		.loc 1 840 23 view .LVU7156
 21995              	.LBE4600:
 21996              	.LBE4599:
1228:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
 21997              		.loc 1 1228 13 is_stmt 1 view .LVU7157
1229:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 21998              		.loc 1 1229 13 view .LVU7158
1241:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 21999              		.loc 1 1241 20 view .LVU7159
1251:Core/Src/lz4.c ****             }
 22000              		.loc 1 1251 17 view .LVU7160
1251:Core/Src/lz4.c ****             }
 22001              		.loc 1 1251 23 is_stmt 0 view .LVU7161
 22002 145e 049C     		ldr	r4, [sp, #16]
 22003 1460 6618     		adds	r6, r4, r1
 22004              	.LVL2231:
1253:Core/Src/lz4.c ****             assert(matchIndex < current);
 22005              		.loc 1 1253 13 is_stmt 1 view .LVU7162
 22006              	.LBB4605:
 22007              	.LBI4605:
 796:Core/Src/lz4.c **** {
 22008              		.loc 1 796 23 view .LVU7163
 22009              	.LBB4606:
 798:Core/Src/lz4.c ****     {
 22010              		.loc 1 798 5 view .LVU7164
 22011 1462 022D     		cmp	r5, #2
 22012 1464 00D1     		bne	.LCB28229
 22013 1466 EAE0     		b	.L860	@long jump
 22014              	.LCB28229:
 22015 1468 032D     		cmp	r5, #3
 22016 146a 00D1     		bne	.LCB28231
 22017 146c EBE0     		b	.L861	@long jump
 22018              	.LCB28231:
 22019              	.LVL2232:
 22020              	.L862:
 798:Core/Src/lz4.c ****     {
 22021              		.loc 1 798 5 is_stmt 0 view .LVU7165
 22022              	.LBE4606:
 22023              	.LBE4605:
1254:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
 22024              		.loc 1 1254 13 is_stmt 1 view .LVU7166
1255:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
 22025              		.loc 1 1255 13 view .LVU7167
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 22026              		.loc 1 1256 15 is_stmt 0 view .LVU7168
 22027 146e 032D     		cmp	r5, #3
 22028 1470 05D0     		beq	.L863
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 22029              		.loc 1 1256 108 view .LVU7169
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 553


 22030 1472 B04B     		ldr	r3, .L982+4
 22031 1474 9C46     		mov	ip, r3
 22032 1476 6144     		add	r1, r1, ip
 22033              	.LVL2233:
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 22034              		.loc 1 1256 15 view .LVU7170
 22035 1478 8A42     		cmp	r2, r1
 22036 147a 00D9     		bls	.LCB28253
 22037 147c E7E0     		b	.L854	@long jump
 22038              	.LCB28253:
 22039              	.LVL2234:
 22040              	.L863:
1257:Core/Src/lz4.c ****                 token=op++;
 22041              		.loc 1 1257 19 view .LVU7171
 22042 147e 3000     		movs	r0, r6
 22043              	.LVL2235:
1257:Core/Src/lz4.c ****                 token=op++;
 22044              		.loc 1 1257 19 view .LVU7172
 22045 1480 FFF7FEFF 		bl	LZ4_read32
 22046              	.LVL2236:
1257:Core/Src/lz4.c ****                 token=op++;
 22047              		.loc 1 1257 19 view .LVU7173
 22048 1484 0400     		movs	r4, r0
1257:Core/Src/lz4.c ****                 token=op++;
 22049              		.loc 1 1257 40 view .LVU7174
 22050 1486 3800     		movs	r0, r7
 22051 1488 FFF7FEFF 		bl	LZ4_read32
 22052              	.LVL2237:
1257:Core/Src/lz4.c ****                 token=op++;
 22053              		.loc 1 1257 15 view .LVU7175
 22054 148c 8442     		cmp	r4, r0
 22055 148e 00D0     		beq	.LCB28265
 22056 1490 DDE0     		b	.L854	@long jump
 22057              	.LCB28265:
1258:Core/Src/lz4.c ****                 *token=0;
 22058              		.loc 1 1258 17 is_stmt 1 view .LVU7176
1258:Core/Src/lz4.c ****                 *token=0;
 22059              		.loc 1 1258 25 is_stmt 0 view .LVU7177
 22060 1492 099A     		ldr	r2, [sp, #36]
 22061 1494 541C     		adds	r4, r2, #1
 22062              	.LVL2238:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 22063              		.loc 1 1259 17 is_stmt 1 view .LVU7178
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 22064              		.loc 1 1259 23 is_stmt 0 view .LVU7179
 22065 1496 0023     		movs	r3, #0
 22066 1498 1370     		strb	r3, [r2]
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 22067              		.loc 1 1260 17 is_stmt 1 view .LVU7180
1261:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
 22068              		.loc 1 1261 17 view .LVU7181
1262:Core/Src/lz4.c ****                 goto _next_match;
 22069              		.loc 1 1262 97 view .LVU7182
1263:Core/Src/lz4.c ****             }
 22070              		.loc 1 1263 17 view .LVU7183
 22071              	.LVL2239:
 22072              	.L832:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 554


1263:Core/Src/lz4.c ****             }
 22073              		.loc 1 1263 17 is_stmt 0 view .LVU7184
 22074              	.LBE4591:
 22075              	.LBB4613:
1104:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
 22076              		.loc 1 1104 13 is_stmt 1 view .LVU7185
1105:Core/Src/lz4.c ****         }
 22077              		.loc 1 1105 101 view .LVU7186
 22078              	.LBE4613:
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 22079              		.loc 1 1117 9 view .LVU7187
1125:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
 22080              		.loc 1 1125 9 view .LVU7188
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 22081              		.loc 1 1130 13 view .LVU7189
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 22082              		.loc 1 1130 90 view .LVU7190
1131:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)(ip - match)); op+=2;
 22083              		.loc 1 1131 13 view .LVU7191
1132:Core/Src/lz4.c ****         }
 22084              		.loc 1 1132 13 view .LVU7192
1132:Core/Src/lz4.c ****         }
 22085              		.loc 1 1132 40 is_stmt 0 view .LVU7193
 22086 149a B91B     		subs	r1, r7, r6
1132:Core/Src/lz4.c ****         }
 22087              		.loc 1 1132 13 view .LVU7194
 22088 149c 89B2     		uxth	r1, r1
 22089 149e 2000     		movs	r0, r4
 22090 14a0 FFF7FEFF 		bl	LZ4_writeLE16
 22091              	.LVL2240:
1132:Core/Src/lz4.c ****         }
 22092              		.loc 1 1132 51 is_stmt 1 view .LVU7195
1132:Core/Src/lz4.c ****         }
 22093              		.loc 1 1132 53 is_stmt 0 view .LVU7196
 22094 14a4 0234     		adds	r4, r4, #2
 22095              	.LVL2241:
 22096              	.LBB4614:
1136:Core/Src/lz4.c **** 
 22097              		.loc 1 1136 13 is_stmt 1 view .LVU7197
1138:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
 22098              		.loc 1 1138 13 view .LVU7198
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 22099              		.loc 1 1152 17 view .LVU7199
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 22100              		.loc 1 1152 29 is_stmt 0 view .LVU7200
 22101 14a6 3B1D     		adds	r3, r7, #4
 22102 14a8 321D     		adds	r2, r6, #4
 22103 14aa 9146     		mov	r9, r2
 22104              	.LVL2242:
 22105              	.LBB4572:
 22106              	.LBI4564:
 661:Core/Src/lz4.c **** {
 22107              		.loc 1 661 10 is_stmt 1 view .LVU7201
 22108              	.LBB4571:
 663:Core/Src/lz4.c **** 
 22109              		.loc 1 663 5 view .LVU7202
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 555


 22110              		.loc 1 665 5 view .LVU7203
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 22111              		.loc 1 665 9 is_stmt 0 view .LVU7204
 22112 14ac 0B9A     		ldr	r2, [sp, #44]
 22113              	.LVL2243:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 22114              		.loc 1 665 9 view .LVU7205
 22115 14ae 0821     		movs	r1, #8
 22116 14b0 4942     		rsbs	r1, r1, #0
 22117 14b2 8C46     		mov	ip, r1
 22118 14b4 6244     		add	r2, r2, ip
 22119 14b6 9346     		mov	fp, r2
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 22120              		.loc 1 665 8 view .LVU7206
 22121 14b8 0393     		str	r3, [sp, #12]
 22122 14ba 9342     		cmp	r3, r2
 22123 14bc 00D3     		bcc	.LCB28348
 22124 14be 45E7     		b	.L906	@long jump
 22125              	.LCB28348:
 22126              	.LBB4569:
 666:Core/Src/lz4.c ****         if (!diff) {
 22127              		.loc 1 666 9 is_stmt 1 view .LVU7207
 666:Core/Src/lz4.c ****         if (!diff) {
 22128              		.loc 1 666 28 is_stmt 0 view .LVU7208
 22129 14c0 4846     		mov	r0, r9
 22130 14c2 FFF7FEFF 		bl	LZ4_read_ARCH
 22131              	.LVL2244:
 666:Core/Src/lz4.c ****         if (!diff) {
 22132              		.loc 1 666 28 view .LVU7209
 22133 14c6 8046     		mov	r8, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 22134              		.loc 1 666 52 view .LVU7210
 22135 14c8 0398     		ldr	r0, [sp, #12]
 22136 14ca FFF7FEFF 		bl	LZ4_read_ARCH
 22137              	.LVL2245:
 22138 14ce 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 22139              		.loc 1 666 21 view .LVU7211
 22140 14d0 4046     		mov	r0, r8
 22141 14d2 5840     		eors	r0, r3
 22142              	.LVL2246:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 22143              		.loc 1 667 9 is_stmt 1 view .LVU7212
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 22144              		.loc 1 667 12 is_stmt 0 view .LVU7213
 22145 14d4 9845     		cmp	r8, r3
 22146 14d6 00D0     		beq	.LCB28366
 22147 14d8 2FE7     		b	.L834	@long jump
 22148              	.LCB28366:
 668:Core/Src/lz4.c ****         } else {
 22149              		.loc 1 668 13 is_stmt 1 view .LVU7214
 668:Core/Src/lz4.c ****         } else {
 22150              		.loc 1 668 16 is_stmt 0 view .LVU7215
 22151 14da 0823     		movs	r3, #8
 22152 14dc 9846     		mov	r8, r3
 22153 14de B844     		add	r8, r8, r7
 22154              	.LVL2247:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 556


 668:Core/Src/lz4.c ****         } else {
 22155              		.loc 1 668 28 is_stmt 1 view .LVU7216
 668:Core/Src/lz4.c ****         } else {
 22156              		.loc 1 668 34 is_stmt 0 view .LVU7217
 22157 14e0 9946     		mov	r9, r3
 22158              	.LVL2248:
 668:Core/Src/lz4.c ****         } else {
 22159              		.loc 1 668 34 view .LVU7218
 22160 14e2 B144     		add	r9, r9, r6
 22161              	.LVL2249:
 22162              	.L837:
 668:Core/Src/lz4.c ****         } else {
 22163              		.loc 1 668 34 view .LVU7219
 22164              	.LBE4569:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 22165              		.loc 1 673 11 is_stmt 1 view .LVU7220
 22166 14e4 D845     		cmp	r8, fp
 22167 14e6 00D3     		bcc	.LCB28391
 22168 14e8 3CE7     		b	.L965	@long jump
 22169              	.LCB28391:
 22170              	.LBB4570:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 22171              		.loc 1 674 9 view .LVU7221
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 22172              		.loc 1 674 28 is_stmt 0 view .LVU7222
 22173 14ea 4846     		mov	r0, r9
 22174 14ec FFF7FEFF 		bl	LZ4_read_ARCH
 22175              	.LVL2250:
 22176 14f0 0600     		movs	r6, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 22177              		.loc 1 674 52 view .LVU7223
 22178 14f2 4046     		mov	r0, r8
 22179 14f4 FFF7FEFF 		bl	LZ4_read_ARCH
 22180              	.LVL2251:
 22181 14f8 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 22182              		.loc 1 674 21 view .LVU7224
 22183 14fa 3000     		movs	r0, r6
 22184 14fc 5840     		eors	r0, r3
 22185              	.LVL2252:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 22186              		.loc 1 675 9 is_stmt 1 view .LVU7225
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 22187              		.loc 1 675 12 is_stmt 0 view .LVU7226
 22188 14fe 9E42     		cmp	r6, r3
 22189 1500 00D1     		bne	.LCB28406
 22190 1502 1EE7     		b	.L966	@long jump
 22191              	.LCB28406:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 22192              		.loc 1 676 9 is_stmt 1 view .LVU7227
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 22193              		.loc 1 676 16 is_stmt 0 view .LVU7228
 22194 1504 FFF7FEFF 		bl	LZ4_NbCommonBytes
 22195              	.LVL2253:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 22196              		.loc 1 676 13 view .LVU7229
 22197 1508 4044     		add	r0, r0, r8
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 557


 22198              	.LVL2254:
 677:Core/Src/lz4.c ****     }
 22199              		.loc 1 677 9 is_stmt 1 view .LVU7230
 677:Core/Src/lz4.c ****     }
 22200              		.loc 1 677 31 is_stmt 0 view .LVU7231
 22201 150a 039B     		ldr	r3, [sp, #12]
 22202 150c C61A     		subs	r6, r0, r3
 22203              	.LVL2255:
 22204              	.L835:
 677:Core/Src/lz4.c ****     }
 22205              		.loc 1 677 31 view .LVU7232
 22206              	.LBE4570:
 22207              	.LBE4571:
 22208              	.LBE4572:
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 22209              		.loc 1 1153 17 is_stmt 1 view .LVU7233
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 22210              		.loc 1 1153 20 is_stmt 0 view .LVU7234
 22211 150e 331D     		adds	r3, r6, #4
 22212 1510 FF18     		adds	r7, r7, r3
 22213              	.LVL2256:
1154:Core/Src/lz4.c ****             }
 22214              		.loc 1 1154 17 is_stmt 1 view .LVU7235
1154:Core/Src/lz4.c ****             }
 22215              		.loc 1 1154 84 view .LVU7236
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 22216              		.loc 1 1157 13 view .LVU7237
1158:Core/Src/lz4.c ****                 if (outputDirective == fillOutput) {
 22217              		.loc 1 1158 18 is_stmt 0 view .LVU7238
 22218 1512 3000     		movs	r0, r6
 22219 1514 F030     		adds	r0, r0, #240
 22220 1516 FF21     		movs	r1, #255
 22221 1518 FFF7FEFF 		bl	__aeabi_uidiv
 22222              	.LVL2257:
 22223 151c 0630     		adds	r0, r0, #6
 22224 151e 2018     		adds	r0, r4, r0
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 22225              		.loc 1 1157 35 view .LVU7239
 22226 1520 0A9B     		ldr	r3, [sp, #40]
 22227 1522 8342     		cmp	r3, r0
 22228 1524 00D2     		bcs	.LCB28448
 22229 1526 FFE0     		b	.L911	@long jump
 22230              	.LCB28448:
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 22231              		.loc 1 1183 13 is_stmt 1 view .LVU7240
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 22232              		.loc 1 1183 16 is_stmt 0 view .LVU7241
 22233 1528 0E2E     		cmp	r6, #14
 22234 152a 00D9     		bls	.LCB28453
 22235 152c 3DE7     		b	.L967	@long jump
 22236              	.LCB28453:
1195:Core/Src/lz4.c ****         }
 22237              		.loc 1 1195 17 is_stmt 1 view .LVU7242
1195:Core/Src/lz4.c ****         }
 22238              		.loc 1 1195 27 is_stmt 0 view .LVU7243
 22239 152e F6B2     		uxtb	r6, r6
 22240              	.LVL2258:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 558


1195:Core/Src/lz4.c ****         }
 22241              		.loc 1 1195 24 view .LVU7244
 22242 1530 099B     		ldr	r3, [sp, #36]
 22243 1532 1878     		ldrb	r0, [r3]
 22244 1534 3618     		adds	r6, r6, r0
 22245 1536 1E70     		strb	r6, [r3]
 22246 1538 0994     		str	r4, [sp, #36]
 22247              	.LVL2259:
 22248              	.L844:
1195:Core/Src/lz4.c ****         }
 22249              		.loc 1 1195 24 view .LVU7245
 22250              	.LBE4614:
1198:Core/Src/lz4.c **** 
 22251              		.loc 1 1198 9 is_stmt 1 view .LVU7246
1200:Core/Src/lz4.c **** 
 22252              		.loc 1 1200 9 view .LVU7247
1203:Core/Src/lz4.c **** 
 22253              		.loc 1 1203 9 view .LVU7248
1203:Core/Src/lz4.c **** 
 22254              		.loc 1 1203 12 is_stmt 0 view .LVU7249
 22255 153a 059B     		ldr	r3, [sp, #20]
 22256 153c BB42     		cmp	r3, r7
 22257 153e 00D8     		bhi	.LCB28475
 22258 1540 C1E0     		b	.L907	@long jump
 22259              	.LCB28475:
 22260              	.LBB4615:
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 22261              		.loc 1 1206 13 is_stmt 1 view .LVU7250
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 22262              		.loc 1 1206 46 is_stmt 0 view .LVU7251
 22263 1542 BC1E     		subs	r4, r7, #2
 22264              	.LVL2260:
 22265              	.LBB4584:
 22266              	.LBI4574:
 778:Core/Src/lz4.c **** {
 22267              		.loc 1 778 22 is_stmt 1 view .LVU7252
 22268              	.LBB4580:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 22269              		.loc 1 780 5 view .LVU7253
 781:Core/Src/lz4.c **** }
 22270              		.loc 1 781 5 view .LVU7254
 781:Core/Src/lz4.c **** }
 22271              		.loc 1 781 12 is_stmt 0 view .LVU7255
 22272 1544 2000     		movs	r0, r4
 22273 1546 FFF7FEFF 		bl	LZ4_read32
 22274              	.LVL2261:
 22275              	.LBB4579:
 22276              	.LBI4576:
 758:Core/Src/lz4.c **** {
 22277              		.loc 1 758 22 is_stmt 1 view .LVU7256
 22278              	.LBB4578:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 22279              		.loc 1 760 5 view .LVU7257
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 22280              		.loc 1 760 8 is_stmt 0 view .LVU7258
 22281 154a 032D     		cmp	r5, #3
 22282 154c 00D1     		bne	.LCB28495
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 559


 22283 154e 51E7     		b	.L968	@long jump
 22284              	.LCB28495:
 763:Core/Src/lz4.c **** }
 22285              		.loc 1 763 9 is_stmt 1 view .LVU7259
 763:Core/Src/lz4.c **** }
 22286              		.loc 1 763 27 is_stmt 0 view .LVU7260
 22287 1550 8200     		lsls	r2, r0, #2
 22288 1552 1218     		adds	r2, r2, r0
 22289 1554 5201     		lsls	r2, r2, #5
 22290 1556 121A     		subs	r2, r2, r0
 22291 1558 5301     		lsls	r3, r2, #5
 22292 155a D218     		adds	r2, r2, r3
 22293 155c 9200     		lsls	r2, r2, #2
 22294 155e 121A     		subs	r2, r2, r0
 22295 1560 5301     		lsls	r3, r2, #5
 22296 1562 9B1A     		subs	r3, r3, r2
 22297 1564 1A02     		lsls	r2, r3, #8
 22298 1566 D31A     		subs	r3, r2, r3
 22299 1568 1B01     		lsls	r3, r3, #4
 22300 156a 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 22301              		.loc 1 763 42 view .LVU7261
 22302 156c 1B0D     		lsrs	r3, r3, #20
 22303              	.L846:
 22304              	.LVL2262:
 763:Core/Src/lz4.c **** }
 22305              		.loc 1 763 42 view .LVU7262
 22306              	.LBE4578:
 22307              	.LBE4579:
 22308              	.LBE4580:
 22309              	.LBE4584:
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 22310              		.loc 1 1207 13 is_stmt 1 view .LVU7263
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 22311              		.loc 1 1207 16 is_stmt 0 view .LVU7264
 22312 156e 012D     		cmp	r5, #1
 22313 1570 00D1     		bne	.LCB28526
 22314 1572 4FE7     		b	.L969	@long jump
 22315              	.LCB28526:
 22316              	.LBB4585:
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 22317              		.loc 1 1210 17 is_stmt 1 view .LVU7265
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 22318              		.loc 1 1210 46 is_stmt 0 view .LVU7266
 22319 1574 049A     		ldr	r2, [sp, #16]
 22320 1576 A41A     		subs	r4, r4, r2
 22321              	.LVL2263:
1211:Core/Src/lz4.c ****         }   }
 22322              		.loc 1 1211 17 is_stmt 1 view .LVU7267
 22323              	.LBB4586:
 22324              	.LBI4586:
 796:Core/Src/lz4.c **** {
 22325              		.loc 1 796 23 view .LVU7268
 22326              	.LBB4587:
 798:Core/Src/lz4.c ****     {
 22327              		.loc 1 798 5 view .LVU7269
 22328 1578 022D     		cmp	r5, #2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 560


 22329 157a 06D0     		beq	.L849
 22330 157c 032D     		cmp	r5, #3
 22331 157e 00D0     		beq	.LCB28544
 22332 1580 4BE7     		b	.L848	@long jump
 22333              	.LCB28544:
 22334              	.LBB4588:
 804:Core/Src/lz4.c ****     }
 22335              		.loc 1 804 19 view .LVU7270
 22336              	.LVL2264:
 804:Core/Src/lz4.c ****     }
 22337              		.loc 1 804 54 view .LVU7271
 804:Core/Src/lz4.c ****     }
 22338              		.loc 1 804 75 view .LVU7272
 804:Core/Src/lz4.c ****     }
 22339              		.loc 1 804 84 is_stmt 0 view .LVU7273
 22340 1582 5B00     		lsls	r3, r3, #1
 22341              	.LVL2265:
 804:Core/Src/lz4.c ****     }
 22342              		.loc 1 804 88 view .LVU7274
 22343 1584 5246     		mov	r2, r10
 22344 1586 D452     		strh	r4, [r2, r3]
 804:Core/Src/lz4.c ****     }
 22345              		.loc 1 804 100 is_stmt 1 view .LVU7275
 22346 1588 47E7     		b	.L848
 22347              	.LVL2266:
 22348              	.L849:
 804:Core/Src/lz4.c ****     }
 22349              		.loc 1 804 100 is_stmt 0 view .LVU7276
 22350              	.LBE4588:
 22351              	.LBB4589:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 22352              		.loc 1 803 19 is_stmt 1 view .LVU7277
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 22353              		.loc 1 803 54 view .LVU7278
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 22354              		.loc 1 803 63 is_stmt 0 view .LVU7279
 22355 158a 9B00     		lsls	r3, r3, #2
 22356              	.LVL2267:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 22357              		.loc 1 803 67 view .LVU7280
 22358 158c 5246     		mov	r2, r10
 22359 158e D450     		str	r4, [r2, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 22360              		.loc 1 803 74 is_stmt 1 view .LVU7281
 22361 1590 43E7     		b	.L848
 22362              	.LVL2268:
 22363              	.L961:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 22364              		.loc 1 803 74 is_stmt 0 view .LVU7282
 22365              	.LBE4589:
 22366              	.LBE4587:
 22367              	.LBE4586:
 22368              	.LBE4585:
 22369              	.LBE4615:
1217:Core/Src/lz4.c ****             LZ4_putPosition(ip, cctx->hashTable, tableType);
 22370              		.loc 1 1217 13 is_stmt 1 view .LVU7283
 22371              	.LBB4616:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 561


 22372              	.LBI4616:
 850:Core/Src/lz4.c ****                 const void* tableBase, tableType_t tableType)
 22373              		.loc 1 850 1 view .LVU7284
 22374              	.LBB4617:
 853:Core/Src/lz4.c ****     return LZ4_getPositionOnHash(h, tableBase, tableType);
 22375              		.loc 1 853 5 view .LVU7285
 22376              	.LBB4618:
 22377              	.LBI4618:
 778:Core/Src/lz4.c **** {
 22378              		.loc 1 778 22 view .LVU7286
 22379              	.LBB4619:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 22380              		.loc 1 780 5 view .LVU7287
 781:Core/Src/lz4.c **** }
 22381              		.loc 1 781 5 view .LVU7288
 781:Core/Src/lz4.c **** }
 22382              		.loc 1 781 12 is_stmt 0 view .LVU7289
 22383 1592 3800     		movs	r0, r7
 22384 1594 FFF7FEFF 		bl	LZ4_read32
 22385              	.LVL2269:
 22386              	.LBB4620:
 22387              	.LBI4620:
 758:Core/Src/lz4.c **** {
 22388              		.loc 1 758 22 is_stmt 1 view .LVU7290
 22389              	.LBB4621:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 22390              		.loc 1 760 5 view .LVU7291
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 22391              		.loc 1 760 8 is_stmt 0 view .LVU7292
 22392 1598 032D     		cmp	r5, #3
 22393 159a 28D0     		beq	.L970
 763:Core/Src/lz4.c **** }
 22394              		.loc 1 763 9 is_stmt 1 view .LVU7293
 763:Core/Src/lz4.c **** }
 22395              		.loc 1 763 27 is_stmt 0 view .LVU7294
 22396 159c 8300     		lsls	r3, r0, #2
 22397 159e 1B18     		adds	r3, r3, r0
 22398 15a0 5B01     		lsls	r3, r3, #5
 22399 15a2 1B1A     		subs	r3, r3, r0
 22400 15a4 5A01     		lsls	r2, r3, #5
 22401 15a6 9B18     		adds	r3, r3, r2
 22402 15a8 9B00     		lsls	r3, r3, #2
 22403 15aa 1B1A     		subs	r3, r3, r0
 22404 15ac 5C01     		lsls	r4, r3, #5
 22405 15ae E41A     		subs	r4, r4, r3
 22406 15b0 2302     		lsls	r3, r4, #8
 22407 15b2 1C1B     		subs	r4, r3, r4
 22408 15b4 2401     		lsls	r4, r4, #4
 22409 15b6 2418     		adds	r4, r4, r0
 763:Core/Src/lz4.c **** }
 22410              		.loc 1 763 42 view .LVU7295
 22411 15b8 240D     		lsrs	r4, r4, #20
 22412              	.L853:
 22413              	.LVL2270:
 763:Core/Src/lz4.c **** }
 22414              		.loc 1 763 42 view .LVU7296
 22415              	.LBE4621:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 562


 22416              	.LBE4620:
 22417              	.LBE4619:
 22418              	.LBE4618:
 854:Core/Src/lz4.c **** }
 22419              		.loc 1 854 5 is_stmt 1 view .LVU7297
 854:Core/Src/lz4.c **** }
 22420              		.loc 1 854 12 is_stmt 0 view .LVU7298
 22421 15ba 2A00     		movs	r2, r5
 22422 15bc 5146     		mov	r1, r10
 22423 15be 2000     		movs	r0, r4
 22424 15c0 FFF7FEFF 		bl	LZ4_getPositionOnHash
 22425              	.LVL2271:
 22426 15c4 0600     		movs	r6, r0
 22427              	.LVL2272:
 854:Core/Src/lz4.c **** }
 22428              		.loc 1 854 12 view .LVU7299
 22429              	.LBE4617:
 22430              	.LBE4616:
1218:Core/Src/lz4.c ****             if ( (match+LZ4_DISTANCE_MAX >= ip)
 22431              		.loc 1 1218 13 is_stmt 1 view .LVU7300
 22432              	.LBB4627:
 22433              	.LBI4627:
 815:Core/Src/lz4.c **** {
 22434              		.loc 1 815 23 view .LVU7301
 22435              	.LBB4628:
 817:Core/Src/lz4.c ****     LZ4_putPositionOnHash(p, h, tableBase, tableType);
 22436              		.loc 1 817 5 view .LVU7302
 817:Core/Src/lz4.c ****     LZ4_putPositionOnHash(p, h, tableBase, tableType);
 22437              		.loc 1 817 5 is_stmt 0 view .LVU7303
 22438              	.LBE4628:
 22439              	.LBE4627:
 22440              	.LBE4651:
 22441              	.LBE4666:
 22442              	.LBE4674:
 22443              	.LBE4683:
 22444              	.LBE4691:
 22445              	.LBE4697:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 22446              		.loc 1 780 5 is_stmt 1 view .LVU7304
 781:Core/Src/lz4.c **** }
 22447              		.loc 1 781 5 view .LVU7305
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 22448              		.loc 1 760 5 view .LVU7306
 22449              	.LBB4698:
 22450              	.LBB4692:
 22451              	.LBB4684:
 22452              	.LBB4675:
 22453              	.LBB4667:
 22454              	.LBB4652:
 22455              	.LBB4634:
 22456              	.LBB4632:
 818:Core/Src/lz4.c **** }
 22457              		.loc 1 818 5 view .LVU7307
 22458              	.LBB4629:
 22459              	.LBI4629:
 808:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 22460              		.loc 1 808 23 view .LVU7308
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 563


 22461              	.LBE4629:
 22462              	.LBE4632:
 22463              	.LBE4634:
 22464              	.LBE4652:
 22465              	.LBE4667:
 22466              	.LBE4675:
 22467              	.LBE4684:
 22468              	.LBE4692:
 22469              	.LBE4698:
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 22470              		.loc 1 811 5 view .LVU7309
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 22471              		.loc 1 811 33 view .LVU7310
 22472              	.LBB4699:
 22473              	.LBB4693:
 22474              	.LBB4685:
 22475              	.LBB4676:
 22476              	.LBB4668:
 22477              	.LBB4653:
 22478              	.LBB4635:
 22479              	.LBB4633:
 22480              	.LBB4631:
 22481              	.LBB4630:
 812:Core/Src/lz4.c **** }
 22482              		.loc 1 812 7 view .LVU7311
 812:Core/Src/lz4.c **** }
 22483              		.loc 1 812 57 view .LVU7312
 812:Core/Src/lz4.c **** }
 22484              		.loc 1 812 66 is_stmt 0 view .LVU7313
 22485 15c6 A400     		lsls	r4, r4, #2
 22486              	.LVL2273:
 812:Core/Src/lz4.c **** }
 22487              		.loc 1 812 70 view .LVU7314
 22488 15c8 5346     		mov	r3, r10
 22489 15ca 1F51     		str	r7, [r3, r4]
 812:Core/Src/lz4.c **** }
 22490              		.loc 1 812 75 is_stmt 1 view .LVU7315
 22491              	.LVL2274:
 812:Core/Src/lz4.c **** }
 22492              		.loc 1 812 75 is_stmt 0 view .LVU7316
 22493              	.LBE4630:
 22494              	.LBE4631:
 22495              	.LBE4633:
 22496              	.LBE4635:
1219:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) )
 22497              		.loc 1 1219 13 is_stmt 1 view .LVU7317
1219:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) )
 22498              		.loc 1 1219 24 is_stmt 0 view .LVU7318
 22499 15cc 594B     		ldr	r3, .L982+4
 22500 15ce C318     		adds	r3, r0, r3
1219:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) )
 22501              		.loc 1 1219 16 view .LVU7319
 22502 15d0 9F42     		cmp	r7, r3
 22503 15d2 3CD8     		bhi	.L854
1220:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
 22504              		.loc 1 1220 19 view .LVU7320
 22505 15d4 FFF7FEFF 		bl	LZ4_read32
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 564


 22506              	.LVL2275:
1220:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
 22507              		.loc 1 1220 19 view .LVU7321
 22508 15d8 0400     		movs	r4, r0
1220:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
 22509              		.loc 1 1220 40 view .LVU7322
 22510 15da 3800     		movs	r0, r7
 22511 15dc FFF7FEFF 		bl	LZ4_read32
 22512              	.LVL2276:
1220:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
 22513              		.loc 1 1220 15 view .LVU7323
 22514 15e0 8442     		cmp	r4, r0
 22515 15e2 34D1     		bne	.L854
1221:Core/Src/lz4.c **** 
 22516              		.loc 1 1221 15 is_stmt 1 view .LVU7324
1221:Core/Src/lz4.c **** 
 22517              		.loc 1 1221 23 is_stmt 0 view .LVU7325
 22518 15e4 099A     		ldr	r2, [sp, #36]
 22519 15e6 541C     		adds	r4, r2, #1
 22520              	.LVL2277:
1221:Core/Src/lz4.c **** 
 22521              		.loc 1 1221 27 is_stmt 1 view .LVU7326
1221:Core/Src/lz4.c **** 
 22522              		.loc 1 1221 33 is_stmt 0 view .LVU7327
 22523 15e8 0023     		movs	r3, #0
 22524 15ea 1370     		strb	r3, [r2]
1221:Core/Src/lz4.c **** 
 22525              		.loc 1 1221 37 is_stmt 1 view .LVU7328
 22526 15ec 55E7     		b	.L832
 22527              	.LVL2278:
 22528              	.L970:
 22529              	.LBB4636:
 22530              	.LBB4626:
 22531              	.LBB4625:
 22532              	.LBB4624:
 22533              	.LBB4623:
 22534              	.LBB4622:
 761:Core/Src/lz4.c ****     else
 22535              		.loc 1 761 9 view .LVU7329
 761:Core/Src/lz4.c ****     else
 22536              		.loc 1 761 27 is_stmt 0 view .LVU7330
 22537 15ee 8300     		lsls	r3, r0, #2
 22538 15f0 1B18     		adds	r3, r3, r0
 22539 15f2 5B01     		lsls	r3, r3, #5
 22540 15f4 1B1A     		subs	r3, r3, r0
 22541 15f6 5A01     		lsls	r2, r3, #5
 22542 15f8 9B18     		adds	r3, r3, r2
 22543 15fa 9B00     		lsls	r3, r3, #2
 22544 15fc 1B1A     		subs	r3, r3, r0
 22545 15fe 5C01     		lsls	r4, r3, #5
 22546 1600 E41A     		subs	r4, r4, r3
 22547 1602 2302     		lsls	r3, r4, #8
 22548 1604 1C1B     		subs	r4, r3, r4
 22549 1606 2401     		lsls	r4, r4, #4
 22550 1608 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 22551              		.loc 1 761 42 view .LVU7331
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 565


 22552 160a E40C     		lsrs	r4, r4, #19
 22553 160c D5E7     		b	.L853
 22554              	.LVL2279:
 22555              	.L962:
 761:Core/Src/lz4.c ****     else
 22556              		.loc 1 761 42 view .LVU7332
 22557              	.LBE4622:
 22558              	.LBE4623:
 22559              	.LBE4624:
 22560              	.LBE4625:
 22561              	.LBE4626:
 22562              	.LBE4636:
 22563              	.LBB4637:
 22564              	.LBB4610:
 22565              	.LBB4598:
 22566              	.LBB4597:
 22567              	.LBB4596:
 761:Core/Src/lz4.c ****     else
 22568              		.loc 1 761 9 is_stmt 1 view .LVU7333
 761:Core/Src/lz4.c ****     else
 22569              		.loc 1 761 27 is_stmt 0 view .LVU7334
 22570 160e 8300     		lsls	r3, r0, #2
 22571 1610 1B18     		adds	r3, r3, r0
 22572 1612 5B01     		lsls	r3, r3, #5
 22573 1614 1B1A     		subs	r3, r3, r0
 22574 1616 5A01     		lsls	r2, r3, #5
 22575 1618 9B18     		adds	r3, r3, r2
 22576 161a 9B00     		lsls	r3, r3, #2
 22577 161c 1B1A     		subs	r3, r3, r0
 22578 161e 5A01     		lsls	r2, r3, #5
 22579 1620 D31A     		subs	r3, r2, r3
 22580 1622 1A02     		lsls	r2, r3, #8
 22581 1624 D31A     		subs	r3, r2, r3
 22582 1626 1B01     		lsls	r3, r3, #4
 22583 1628 1B18     		adds	r3, r3, r0
 761:Core/Src/lz4.c ****     else
 22584              		.loc 1 761 42 view .LVU7335
 22585 162a DB0C     		lsrs	r3, r3, #19
 22586 162c 0DE7     		b	.L857
 22587              	.LVL2280:
 22588              	.L963:
 761:Core/Src/lz4.c ****     else
 22589              		.loc 1 761 42 view .LVU7336
 22590              	.LBE4596:
 22591              	.LBE4597:
 22592              	.LBE4598:
 22593              	.LBE4610:
 22594              	.LBB4611:
 22595              	.LBB4604:
 22596              	.LBB4602:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 22597              		.loc 1 831 9 is_stmt 1 view .LVU7337
 832:Core/Src/lz4.c ****         return hashTable[h];
 22598              		.loc 1 832 9 view .LVU7338
 833:Core/Src/lz4.c ****     }
 22599              		.loc 1 833 9 view .LVU7339
 833:Core/Src/lz4.c ****     }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 566


 22600              		.loc 1 833 25 is_stmt 0 view .LVU7340
 22601 162e 9900     		lsls	r1, r3, #2
 22602 1630 5446     		mov	r4, r10
 22603 1632 6158     		ldr	r1, [r4, r1]
 22604 1634 13E7     		b	.L859
 22605              	.LVL2281:
 22606              	.L964:
 833:Core/Src/lz4.c ****     }
 22607              		.loc 1 833 25 view .LVU7341
 22608              	.LBE4602:
 22609              	.LBB4603:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 22610              		.loc 1 836 9 is_stmt 1 view .LVU7342
 837:Core/Src/lz4.c ****         return hashTable[h];
 22611              		.loc 1 837 9 view .LVU7343
 838:Core/Src/lz4.c ****     }
 22612              		.loc 1 838 9 view .LVU7344
 838:Core/Src/lz4.c ****     }
 22613              		.loc 1 838 25 is_stmt 0 view .LVU7345
 22614 1636 5900     		lsls	r1, r3, #1
 22615 1638 5446     		mov	r4, r10
 22616 163a 615A     		ldrh	r1, [r4, r1]
 22617 163c 0FE7     		b	.L859
 22618              	.LVL2282:
 22619              	.L860:
 838:Core/Src/lz4.c ****     }
 22620              		.loc 1 838 25 view .LVU7346
 22621              	.LBE4603:
 22622              	.LBE4604:
 22623              	.LBE4611:
 22624              	.LBB4612:
 22625              	.LBB4609:
 22626              	.LBB4607:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 22627              		.loc 1 803 19 is_stmt 1 view .LVU7347
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 22628              		.loc 1 803 54 view .LVU7348
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 22629              		.loc 1 803 63 is_stmt 0 view .LVU7349
 22630 163e 9B00     		lsls	r3, r3, #2
 22631              	.LVL2283:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 22632              		.loc 1 803 67 view .LVU7350
 22633 1640 5446     		mov	r4, r10
 22634 1642 E050     		str	r0, [r4, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 22635              		.loc 1 803 74 is_stmt 1 view .LVU7351
 22636 1644 13E7     		b	.L862
 22637              	.LVL2284:
 22638              	.L861:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 22639              		.loc 1 803 74 is_stmt 0 view .LVU7352
 22640              	.LBE4607:
 22641              	.LBB4608:
 804:Core/Src/lz4.c ****     }
 22642              		.loc 1 804 19 is_stmt 1 view .LVU7353
 804:Core/Src/lz4.c ****     }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 567


 22643              		.loc 1 804 54 view .LVU7354
 804:Core/Src/lz4.c ****     }
 22644              		.loc 1 804 75 view .LVU7355
 804:Core/Src/lz4.c ****     }
 22645              		.loc 1 804 84 is_stmt 0 view .LVU7356
 22646 1646 5B00     		lsls	r3, r3, #1
 22647              	.LVL2285:
 804:Core/Src/lz4.c ****     }
 22648              		.loc 1 804 88 view .LVU7357
 22649 1648 5446     		mov	r4, r10
 22650 164a E052     		strh	r0, [r4, r3]
 804:Core/Src/lz4.c ****     }
 22651              		.loc 1 804 100 is_stmt 1 view .LVU7358
 22652 164c 0FE7     		b	.L862
 22653              	.LVL2286:
 22654              	.L854:
 804:Core/Src/lz4.c ****     }
 22655              		.loc 1 804 100 is_stmt 0 view .LVU7359
 22656              	.LBE4608:
 22657              	.LBE4609:
 22658              	.LBE4612:
 22659              	.LBE4637:
1268:Core/Src/lz4.c **** 
 22660              		.loc 1 1268 18 view .LVU7360
 22661 164e D346     		mov	fp, r10
1268:Core/Src/lz4.c **** 
 22662              		.loc 1 1268 9 is_stmt 1 view .LVU7361
1268:Core/Src/lz4.c **** 
 22663              		.loc 1 1268 18 is_stmt 0 view .LVU7362
 22664 1650 7C1C     		adds	r4, r7, #1
 22665              	.LVL2287:
 22666              	.LBB4638:
 22667              	.LBI4638:
 778:Core/Src/lz4.c **** {
 22668              		.loc 1 778 22 is_stmt 1 view .LVU7363
 22669              	.LBB4639:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 22670              		.loc 1 780 5 view .LVU7364
 781:Core/Src/lz4.c **** }
 22671              		.loc 1 781 5 view .LVU7365
 781:Core/Src/lz4.c **** }
 22672              		.loc 1 781 12 is_stmt 0 view .LVU7366
 22673 1652 2000     		movs	r0, r4
 22674 1654 FFF7FEFF 		bl	LZ4_read32
 22675              	.LVL2288:
 22676              	.LBB4640:
 22677              	.LBI4640:
 758:Core/Src/lz4.c **** {
 22678              		.loc 1 758 22 is_stmt 1 view .LVU7367
 22679              	.LBB4641:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 22680              		.loc 1 760 5 view .LVU7368
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 22681              		.loc 1 760 8 is_stmt 0 view .LVU7369
 22682 1658 032D     		cmp	r5, #3
 22683 165a 12D0     		beq	.L971
 763:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 568


 22684              		.loc 1 763 9 is_stmt 1 view .LVU7370
 763:Core/Src/lz4.c **** }
 22685              		.loc 1 763 27 is_stmt 0 view .LVU7371
 22686 165c 8300     		lsls	r3, r0, #2
 22687 165e 1B18     		adds	r3, r3, r0
 22688 1660 5B01     		lsls	r3, r3, #5
 22689 1662 1B1A     		subs	r3, r3, r0
 22690 1664 5A01     		lsls	r2, r3, #5
 22691 1666 9B18     		adds	r3, r3, r2
 22692 1668 9B00     		lsls	r3, r3, #2
 22693 166a 1B1A     		subs	r3, r3, r0
 22694 166c 5A01     		lsls	r2, r3, #5
 22695 166e D21A     		subs	r2, r2, r3
 22696 1670 1302     		lsls	r3, r2, #8
 22697 1672 9B1A     		subs	r3, r3, r2
 22698 1674 1B01     		lsls	r3, r3, #4
 22699 1676 1818     		adds	r0, r3, r0
 22700              	.LVL2289:
 763:Core/Src/lz4.c **** }
 22701              		.loc 1 763 42 view .LVU7372
 22702 1678 030D     		lsrs	r3, r0, #20
 22703 167a 0393     		str	r3, [sp, #12]
 22704              	.LVL2290:
 22705              	.L865:
 763:Core/Src/lz4.c **** }
 22706              		.loc 1 763 42 view .LVU7373
 22707              	.LBE4641:
 22708              	.LBE4640:
 22709              	.LBE4639:
 22710              	.LBE4638:
 22711              	.LBE4653:
 22712              	.LBE4668:
 22713              	.LBE4676:
 22714              	.LBE4685:
 22715              	.LBE4693:
1369:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, maxOutputSize, limitedO
 22716              		.loc 1 1369 112 view .LVU7374
 22717 167c 0C97     		str	r7, [sp, #48]
 22718 167e 2700     		movs	r7, r4
 22719              	.LVL2291:
1369:Core/Src/lz4.c ****             return LZ4_compress_generic(ctx, source, dest, inputSize, NULL, maxOutputSize, limitedO
 22720              		.loc 1 1369 112 view .LVU7375
 22721 1680 28E5     		b	.L809
 22722              	.LVL2292:
 22723              	.L971:
 22724              	.LBB4694:
 22725              	.LBB4686:
 22726              	.LBB4677:
 22727              	.LBB4669:
 22728              	.LBB4654:
 22729              	.LBB4645:
 22730              	.LBB4644:
 22731              	.LBB4643:
 22732              	.LBB4642:
 761:Core/Src/lz4.c ****     else
 22733              		.loc 1 761 9 is_stmt 1 view .LVU7376
 761:Core/Src/lz4.c ****     else
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 569


 22734              		.loc 1 761 27 is_stmt 0 view .LVU7377
 22735 1682 2D4B     		ldr	r3, .L982+8
 22736 1684 5843     		muls	r0, r3
 22737              	.LVL2293:
 761:Core/Src/lz4.c ****     else
 22738              		.loc 1 761 42 view .LVU7378
 22739 1686 C30C     		lsrs	r3, r0, #19
 22740 1688 0393     		str	r3, [sp, #12]
 22741              	.LVL2294:
 761:Core/Src/lz4.c ****     else
 22742              		.loc 1 761 42 view .LVU7379
 22743 168a F7E7     		b	.L865
 22744              	.LVL2295:
 22745              	.L899:
 761:Core/Src/lz4.c ****     else
 22746              		.loc 1 761 42 view .LVU7380
 22747              	.LBE4642:
 22748              	.LBE4643:
 22749              	.LBE4644:
 22750              	.LBE4645:
 22751              	.LBE4654:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 22752              		.loc 1 946 11 view .LVU7381
 22753 168c 029B     		ldr	r3, [sp, #8]
 22754 168e 0993     		str	r3, [sp, #36]
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 22755              		.loc 1 934 17 view .LVU7382
 22756 1690 019B     		ldr	r3, [sp, #4]
 22757 1692 0C93     		str	r3, [sp, #48]
 22758              	.LVL2296:
 22759              	.L800:
 22760              	.LBB4655:
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 22761              		.loc 1 1274 9 is_stmt 1 view .LVU7383
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 22762              		.loc 1 1274 40 is_stmt 0 view .LVU7384
 22763 1694 0B9B     		ldr	r3, [sp, #44]
 22764 1696 0C9A     		ldr	r2, [sp, #48]
 22765 1698 9C1A     		subs	r4, r3, r2
 22766              	.LVL2297:
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 22767              		.loc 1 1275 9 is_stmt 1 view .LVU7385
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 22768              		.loc 1 1276 46 is_stmt 0 view .LVU7386
 22769 169a 2000     		movs	r0, r4
 22770 169c F030     		adds	r0, r0, #240
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 22771              		.loc 1 1276 56 view .LVU7387
 22772 169e FF21     		movs	r1, #255
 22773 16a0 FFF7FEFF 		bl	__aeabi_uidiv
 22774              	.LVL2298:
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 22775              		.loc 1 1276 31 view .LVU7388
 22776 16a4 2018     		adds	r0, r4, r0
 22777 16a6 0130     		adds	r0, r0, #1
 22778 16a8 099A     		ldr	r2, [sp, #36]
 22779 16aa 9446     		mov	ip, r2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 570


 22780 16ac 6044     		add	r0, r0, ip
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 22781              		.loc 1 1275 32 view .LVU7389
 22782 16ae 0A9B     		ldr	r3, [sp, #40]
 22783 16b0 8342     		cmp	r3, r0
 22784 16b2 31D3     		bcc	.L909
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 22785              		.loc 1 1287 9 is_stmt 1 view .LVU7390
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 22786              		.loc 1 1287 69 view .LVU7391
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 22787              		.loc 1 1288 9 view .LVU7392
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 22788              		.loc 1 1288 12 is_stmt 0 view .LVU7393
 22789 16b4 0E2C     		cmp	r4, #14
 22790 16b6 1BD9     		bls	.L866
 22791              	.LBB4656:
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 22792              		.loc 1 1289 13 is_stmt 1 view .LVU7394
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 22793              		.loc 1 1289 20 is_stmt 0 view .LVU7395
 22794 16b8 2300     		movs	r3, r4
 22795 16ba 0F3B     		subs	r3, r3, #15
 22796              	.LVL2299:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 22797              		.loc 1 1290 13 is_stmt 1 view .LVU7396
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 22798              		.loc 1 1290 16 is_stmt 0 view .LVU7397
 22799 16bc 1000     		movs	r0, r2
 22800 16be 0132     		adds	r2, r2, #1
 22801              	.LVL2300:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 22802              		.loc 1 1290 19 view .LVU7398
 22803 16c0 F021     		movs	r1, #240
 22804 16c2 0170     		strb	r1, [r0]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 22805              		.loc 1 1291 13 is_stmt 1 view .LVU7399
 22806 16c4 05E0     		b	.L867
 22807              	.LVL2301:
 22808              	.L907:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 22809              		.loc 1 1291 13 is_stmt 0 view .LVU7400
 22810              	.LBE4656:
 22811              	.LBE4655:
 22812              	.LBB4658:
1200:Core/Src/lz4.c **** 
 22813              		.loc 1 1200 16 view .LVU7401
 22814 16c6 0C97     		str	r7, [sp, #48]
 22815 16c8 E4E7     		b	.L800
 22816              	.LVL2302:
 22817              	.L868:
1200:Core/Src/lz4.c **** 
 22818              		.loc 1 1200 16 view .LVU7402
 22819              	.LBE4658:
 22820              	.LBB4659:
 22821              	.LBB4657:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 571


 22822              		.loc 1 1291 58 is_stmt 1 view .LVU7403
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 22823              		.loc 1 1291 64 is_stmt 0 view .LVU7404
 22824 16ca FF21     		movs	r1, #255
 22825 16cc 1170     		strb	r1, [r2]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 22826              		.loc 1 1291 40 is_stmt 1 view .LVU7405
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 22827              		.loc 1 1291 51 is_stmt 0 view .LVU7406
 22828 16ce FF3B     		subs	r3, r3, #255
 22829              	.LVL2303:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 22830              		.loc 1 1291 61 view .LVU7407
 22831 16d0 0132     		adds	r2, r2, #1
 22832              	.LVL2304:
 22833              	.L867:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 22834              		.loc 1 1291 19 is_stmt 1 view .LVU7408
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 22835              		.loc 1 1291 13 is_stmt 0 view .LVU7409
 22836 16d2 FE2B     		cmp	r3, #254
 22837 16d4 F9D8     		bhi	.L868
1292:Core/Src/lz4.c ****         } else {
 22838              		.loc 1 1292 13 is_stmt 1 view .LVU7410
1292:Core/Src/lz4.c ****         } else {
 22839              		.loc 1 1292 16 is_stmt 0 view .LVU7411
 22840 16d6 551C     		adds	r5, r2, #1
 22841              	.LVL2305:
1292:Core/Src/lz4.c ****         } else {
 22842              		.loc 1 1292 19 view .LVU7412
 22843 16d8 1370     		strb	r3, [r2]
 22844              	.LVL2306:
 22845              	.L869:
1292:Core/Src/lz4.c ****         } else {
 22846              		.loc 1 1292 19 view .LVU7413
 22847              	.LBE4657:
1296:Core/Src/lz4.c ****         ip = anchor + lastRun;
 22848              		.loc 1 1296 9 is_stmt 1 view .LVU7414
 22849 16da 2200     		movs	r2, r4
 22850 16dc 0C99     		ldr	r1, [sp, #48]
 22851 16de 2800     		movs	r0, r5
 22852 16e0 FFF7FEFF 		bl	memcpy
 22853              	.LVL2307:
1297:Core/Src/lz4.c ****         op += lastRun;
 22854              		.loc 1 1297 9 view .LVU7415
1298:Core/Src/lz4.c ****     }
 22855              		.loc 1 1298 9 view .LVU7416
1298:Core/Src/lz4.c ****     }
 22856              		.loc 1 1298 12 is_stmt 0 view .LVU7417
 22857 16e4 2C19     		adds	r4, r5, r4
 22858              	.LVL2308:
1298:Core/Src/lz4.c ****     }
 22859              		.loc 1 1298 12 view .LVU7418
 22860              	.LBE4659:
1301:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
 22861              		.loc 1 1301 5 is_stmt 1 view .LVU7419
1304:Core/Src/lz4.c ****     assert(result > 0);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 572


 22862              		.loc 1 1304 5 view .LVU7420
1304:Core/Src/lz4.c ****     assert(result > 0);
 22863              		.loc 1 1304 12 is_stmt 0 view .LVU7421
 22864 16e6 029B     		ldr	r3, [sp, #8]
 22865 16e8 E31A     		subs	r3, r4, r3
 22866 16ea 9A46     		mov	r10, r3
 22867              	.LVL2309:
1305:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
 22868              		.loc 1 1305 5 is_stmt 1 view .LVU7422
1306:Core/Src/lz4.c ****     return result;
 22869              		.loc 1 1306 5 view .LVU7423
1306:Core/Src/lz4.c ****     return result;
 22870              		.loc 1 1306 94 view .LVU7424
1307:Core/Src/lz4.c **** }
 22871              		.loc 1 1307 5 view .LVU7425
1307:Core/Src/lz4.c **** }
 22872              		.loc 1 1307 12 is_stmt 0 view .LVU7426
 22873 16ec FEF79EFE 		bl	.L656	@ far jump
 22874              	.LVL2310:
 22875              	.L866:
 22876              	.LBB4660:
1294:Core/Src/lz4.c ****         }
 22877              		.loc 1 1294 13 is_stmt 1 view .LVU7427
1294:Core/Src/lz4.c ****         }
 22878              		.loc 1 1294 16 is_stmt 0 view .LVU7428
 22879 16f0 099A     		ldr	r2, [sp, #36]
 22880              	.LVL2311:
1294:Core/Src/lz4.c ****         }
 22881              		.loc 1 1294 16 view .LVU7429
 22882 16f2 551C     		adds	r5, r2, #1
 22883              	.LVL2312:
1294:Core/Src/lz4.c ****         }
 22884              		.loc 1 1294 21 view .LVU7430
 22885 16f4 2301     		lsls	r3, r4, #4
1294:Core/Src/lz4.c ****         }
 22886              		.loc 1 1294 19 view .LVU7431
 22887 16f6 1370     		strb	r3, [r2]
 22888 16f8 EFE7     		b	.L869
 22889              	.LVL2313:
 22890              	.L896:
1294:Core/Src/lz4.c ****         }
 22891              		.loc 1 1294 19 view .LVU7432
 22892              	.LBE4660:
 22893              	.LBE4669:
 22894              	.LBE4677:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 22895              		.loc 1 1330 58 view .LVU7433
 22896 16fa 0023     		movs	r3, #0
 22897 16fc 9A46     		mov	r10, r3
 22898 16fe FEF795FE 		bl	.L656	@ far jump
 22899              	.LVL2314:
 22900              	.L897:
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 22901              		.loc 1 1332 71 view .LVU7434
 22902 1702 A246     		mov	r10, r4
 22903 1704 FEF792FE 		bl	.L656	@ far jump
 22904              	.LVL2315:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 573


 22905              	.L898:
 22906              	.LBB4678:
 22907              	.LBB4670:
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 22908              		.loc 1 957 69 view .LVU7435
 22909 1708 0023     		movs	r3, #0
 22910              	.LVL2316:
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 22911              		.loc 1 957 69 view .LVU7436
 22912 170a 9A46     		mov	r10, r3
 22913 170c FEF78EFE 		bl	.L656	@ far jump
 22914              	.LVL2317:
 22915              	.L905:
 22916              	.LBB4661:
 22917              	.LBB4646:
1086:Core/Src/lz4.c ****             }
 22918              		.loc 1 1086 24 view .LVU7437
 22919 1710 0023     		movs	r3, #0
 22920 1712 9A46     		mov	r10, r3
 22921 1714 FEF78AFE 		bl	.L656	@ far jump
 22922              	.LVL2318:
 22923              	.L909:
1086:Core/Src/lz4.c ****             }
 22924              		.loc 1 1086 24 view .LVU7438
 22925              	.LBE4646:
 22926              	.LBE4661:
 22927              	.LBB4662:
1284:Core/Src/lz4.c ****             }
 22928              		.loc 1 1284 24 view .LVU7439
 22929 1718 0023     		movs	r3, #0
 22930 171a 9A46     		mov	r10, r3
 22931              	.LVL2319:
1284:Core/Src/lz4.c ****             }
 22932              		.loc 1 1284 24 view .LVU7440
 22933              	.LBE4662:
 22934              	.LBE4670:
 22935              	.LBE4678:
 22936              	.LBE4686:
 22937              	.LBE4694:
1370:Core/Src/lz4.c ****         }
 22938              		.loc 1 1370 20 view .LVU7441
 22939 171c FEF786FE 		bl	.L656	@ far jump
 22940              	.LVL2320:
 22941              	.L910:
1370:Core/Src/lz4.c ****         }
 22942              		.loc 1 1370 20 view .LVU7442
 22943 1720 049B     		ldr	r3, [sp, #16]
 22944 1722 9A46     		mov	r10, r3
 22945              	.LVL2321:
1370:Core/Src/lz4.c ****         }
 22946              		.loc 1 1370 20 view .LVU7443
 22947 1724 FEF782FE 		bl	.L656	@ far jump
 22948              	.LVL2322:
 22949              	.L911:
1370:Core/Src/lz4.c ****         }
 22950              		.loc 1 1370 20 view .LVU7444
 22951 1728 069B     		ldr	r3, [sp, #24]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 574


 22952 172a 9A46     		mov	r10, r3
 22953              	.LVL2323:
1370:Core/Src/lz4.c ****         }
 22954              		.loc 1 1370 20 view .LVU7445
 22955 172c FEF77EFE 		bl	.L656	@ far jump
 22956              	.L983:
 22957              		.align	2
 22958              	.L982:
 22959 1730 04FCFFFF 		.word	-1020
 22960 1734 FFFF0000 		.word	65535
 22961 1738 B179379E 		.word	-1640531535
 22962              	.LBE4699:
 22963              		.cfi_endproc
 22964              	.LFE29:
 22966              		.section	.text.LZ4_compress_fast,"ax",%progbits
 22967              		.align	1
 22968              		.global	LZ4_compress_fast
 22969              		.syntax unified
 22970              		.code	16
 22971              		.thumb_func
 22972              		.fpu softvfp
 22974              	LZ4_compress_fast:
 22975              	.LVL2324:
 22976              	.LFB31:
1423:Core/Src/lz4.c ****     int result;
 22977              		.loc 1 1423 1 is_stmt 1 view -0
 22978              		.cfi_startproc
 22979              		@ args = 4, pretend = 0, frame = 16416
 22980              		@ frame_needed = 0, uses_anonymous_args = 0
1423:Core/Src/lz4.c ****     int result;
 22981              		.loc 1 1423 1 is_stmt 0 view .LVU7447
 22982 0000 10B5     		push	{r4, lr}
 22983              		.cfi_def_cfa_offset 8
 22984              		.cfi_offset 4, -8
 22985              		.cfi_offset 14, -4
 22986 0002 084C     		ldr	r4, .L985
 22987 0004 A544     		add	sp, sp, r4
 22988              		.cfi_def_cfa_offset 16432
1424:Core/Src/lz4.c **** #if (LZ4_HEAPMODE)
 22989              		.loc 1 1424 5 is_stmt 1 view .LVU7448
1429:Core/Src/lz4.c ****     LZ4_stream_t* const ctxPtr = &ctx;
 22990              		.loc 1 1429 5 view .LVU7449
1430:Core/Src/lz4.c **** #endif
 22991              		.loc 1 1430 5 view .LVU7450
 22992              	.LVL2325:
1432:Core/Src/lz4.c **** 
 22993              		.loc 1 1432 5 view .LVU7451
1432:Core/Src/lz4.c **** 
 22994              		.loc 1 1432 14 is_stmt 0 view .LVU7452
 22995 0006 084C     		ldr	r4, .L985+4
 22996 0008 6C44     		add	r4, r4, sp
 22997 000a 2468     		ldr	r4, [r4]
 22998 000c 0194     		str	r4, [sp, #4]
 22999 000e 0093     		str	r3, [sp]
 23000 0010 1300     		movs	r3, r2
 23001              	.LVL2326:
1432:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 575


 23002              		.loc 1 1432 14 view .LVU7453
 23003 0012 0A00     		movs	r2, r1
 23004              	.LVL2327:
1432:Core/Src/lz4.c **** 
 23005              		.loc 1 1432 14 view .LVU7454
 23006 0014 0100     		movs	r1, r0
 23007              	.LVL2328:
1432:Core/Src/lz4.c **** 
 23008              		.loc 1 1432 14 view .LVU7455
 23009 0016 02A8     		add	r0, sp, #8
 23010              	.LVL2329:
1432:Core/Src/lz4.c **** 
 23011              		.loc 1 1432 14 view .LVU7456
 23012 0018 FFF7FEFF 		bl	LZ4_compress_fast_extState
 23013              	.LVL2330:
1437:Core/Src/lz4.c **** }
 23014              		.loc 1 1437 5 is_stmt 1 view .LVU7457
1438:Core/Src/lz4.c **** 
 23015              		.loc 1 1438 1 is_stmt 0 view .LVU7458
 23016 001c 034B     		ldr	r3, .L985+8
 23017 001e 9D44     		add	sp, sp, r3
 23018              		@ sp needed
 23019 0020 10BD     		pop	{r4, pc}
 23020              	.L986:
 23021 0022 C046     		.align	2
 23022              	.L985:
 23023 0024 D8BFFFFF 		.word	-16424
 23024 0028 30400000 		.word	16432
 23025 002c 28400000 		.word	16424
 23026              		.cfi_endproc
 23027              	.LFE31:
 23029              		.section	.text.LZ4_compress_default,"ax",%progbits
 23030              		.align	1
 23031              		.global	LZ4_compress_default
 23032              		.syntax unified
 23033              		.code	16
 23034              		.thumb_func
 23035              		.fpu softvfp
 23037              	LZ4_compress_default:
 23038              	.LVL2331:
 23039              	.LFB32:
1442:Core/Src/lz4.c ****     return LZ4_compress_fast(src, dst, srcSize, maxOutputSize, 1);
 23040              		.loc 1 1442 1 is_stmt 1 view -0
 23041              		.cfi_startproc
 23042              		@ args = 0, pretend = 0, frame = 0
 23043              		@ frame_needed = 0, uses_anonymous_args = 0
1442:Core/Src/lz4.c ****     return LZ4_compress_fast(src, dst, srcSize, maxOutputSize, 1);
 23044              		.loc 1 1442 1 is_stmt 0 view .LVU7460
 23045 0000 10B5     		push	{r4, lr}
 23046              		.cfi_def_cfa_offset 8
 23047              		.cfi_offset 4, -8
 23048              		.cfi_offset 14, -4
 23049 0002 82B0     		sub	sp, sp, #8
 23050              		.cfi_def_cfa_offset 16
1443:Core/Src/lz4.c **** }
 23051              		.loc 1 1443 5 is_stmt 1 view .LVU7461
1443:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 576


 23052              		.loc 1 1443 12 is_stmt 0 view .LVU7462
 23053 0004 0124     		movs	r4, #1
 23054 0006 0094     		str	r4, [sp]
 23055 0008 FFF7FEFF 		bl	LZ4_compress_fast
 23056              	.LVL2332:
1444:Core/Src/lz4.c **** 
 23057              		.loc 1 1444 1 view .LVU7463
 23058 000c 02B0     		add	sp, sp, #8
 23059              		@ sp needed
 23060 000e 10BD     		pop	{r4, pc}
 23061              		.cfi_endproc
 23062              	.LFE32:
 23064              		.section	.text.LZ4_compress_destSize_extState,"ax",%progbits
 23065              		.align	1
 23066              		.syntax unified
 23067              		.code	16
 23068              		.thumb_func
 23069              		.fpu softvfp
 23071              	LZ4_compress_destSize_extState:
 23072              	.LVL2333:
 23073              	.LFB33:
1451:Core/Src/lz4.c ****     void* const s = LZ4_initStream(state, sizeof (*state));
 23074              		.loc 1 1451 1 is_stmt 1 view -0
 23075              		.cfi_startproc
 23076              		@ args = 4, pretend = 0, frame = 56
 23077              		@ frame_needed = 0, uses_anonymous_args = 0
1451:Core/Src/lz4.c ****     void* const s = LZ4_initStream(state, sizeof (*state));
 23078              		.loc 1 1451 1 is_stmt 0 view .LVU7465
 23079 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 23080              		.cfi_def_cfa_offset 20
 23081              		.cfi_offset 4, -20
 23082              		.cfi_offset 5, -16
 23083              		.cfi_offset 6, -12
 23084              		.cfi_offset 7, -8
 23085              		.cfi_offset 14, -4
 23086 0002 DE46     		mov	lr, fp
 23087 0004 5746     		mov	r7, r10
 23088 0006 4E46     		mov	r6, r9
 23089 0008 4546     		mov	r5, r8
 23090 000a E0B5     		push	{r5, r6, r7, lr}
 23091              		.cfi_def_cfa_offset 36
 23092              		.cfi_offset 8, -36
 23093              		.cfi_offset 9, -32
 23094              		.cfi_offset 10, -28
 23095              		.cfi_offset 11, -24
 23096 000c 91B0     		sub	sp, sp, #68
 23097              		.cfi_def_cfa_offset 104
 23098 000e 8346     		mov	fp, r0
 23099 0010 0291     		str	r1, [sp, #8]
 23100 0012 0392     		str	r2, [sp, #12]
 23101 0014 9846     		mov	r8, r3
1452:Core/Src/lz4.c ****     assert(s != NULL); (void)s;
 23102              		.loc 1 1452 5 is_stmt 1 view .LVU7466
1452:Core/Src/lz4.c ****     assert(s != NULL); (void)s;
 23103              		.loc 1 1452 21 is_stmt 0 view .LVU7467
 23104 0016 D749     		ldr	r1, .L1175
 23105              	.LVL2334:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 577


1452:Core/Src/lz4.c ****     assert(s != NULL); (void)s;
 23106              		.loc 1 1452 21 view .LVU7468
 23107 0018 FFF7FEFF 		bl	LZ4_initStream
 23108              	.LVL2335:
1453:Core/Src/lz4.c **** 
 23109              		.loc 1 1453 5 is_stmt 1 view .LVU7469
1453:Core/Src/lz4.c **** 
 23110              		.loc 1 1453 24 view .LVU7470
1455:Core/Src/lz4.c ****         return LZ4_compress_fast_extState(state, src, dst, *srcSizePtr, targetDstSize, 1);
 23111              		.loc 1 1455 5 view .LVU7471
1455:Core/Src/lz4.c ****         return LZ4_compress_fast_extState(state, src, dst, *srcSizePtr, targetDstSize, 1);
 23112              		.loc 1 1455 26 is_stmt 0 view .LVU7472
 23113 001c 4346     		mov	r3, r8
 23114 001e 1C68     		ldr	r4, [r3]
 23115 0020 2000     		movs	r0, r4
 23116 0022 FFF7FEFF 		bl	LZ4_compressBound
 23117              	.LVL2336:
1455:Core/Src/lz4.c ****         return LZ4_compress_fast_extState(state, src, dst, *srcSizePtr, targetDstSize, 1);
 23118              		.loc 1 1455 8 view .LVU7473
 23119 0026 1A9B     		ldr	r3, [sp, #104]
 23120 0028 9842     		cmp	r0, r3
 23121 002a 14DD     		ble	.L1137
1458:Core/Src/lz4.c ****             return LZ4_compress_generic(&state->internal_donotuse, src, dst, *srcSizePtr, srcSizePt
 23122              		.loc 1 1458 9 is_stmt 1 view .LVU7474
1458:Core/Src/lz4.c ****             return LZ4_compress_generic(&state->internal_donotuse, src, dst, *srcSizePtr, srcSizePt
 23123              		.loc 1 1458 12 is_stmt 0 view .LVU7475
 23124 002c D24B     		ldr	r3, .L1175+4
 23125 002e 9C42     		cmp	r4, r3
 23126 0030 00DD     		ble	.LCB29849
 23127 0032 8AE2     		b	.L991	@long jump
 23128              	.LCB29849:
1459:Core/Src/lz4.c ****         } else {
 23129              		.loc 1 1459 13 is_stmt 1 view .LVU7476
 23130              	.LVL2337:
 23131              	.LBB4700:
 23132              	.LBI4700:
1314:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 23133              		.loc 1 1314 22 view .LVU7477
 23134              	.LBB4701:
1327:Core/Src/lz4.c ****                 srcSize, dstCapacity);
 23135              		.loc 1 1327 5 view .LVU7478
1328:Core/Src/lz4.c **** 
 23136              		.loc 1 1328 38 view .LVU7479
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 23137              		.loc 1 1330 5 view .LVU7480
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 23138              		.loc 1 1330 8 is_stmt 0 view .LVU7481
 23139 0034 FC22     		movs	r2, #252
 23140 0036 D205     		lsls	r2, r2, #23
 23141 0038 9442     		cmp	r4, r2
 23142 003a 00D9     		bls	.LCB29871
 23143 003c 81E2     		b	.L1108	@long jump
 23144              	.LCB29871:
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 23145              		.loc 1 1331 5 is_stmt 1 view .LVU7482
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 23146              		.loc 1 1331 8 is_stmt 0 view .LVU7483
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 578


 23147 003e 002C     		cmp	r4, #0
 23148 0040 1CD1     		bne	.L993
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 23149              		.loc 1 1332 9 is_stmt 1 view .LVU7484
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 23150              		.loc 1 1332 43 is_stmt 0 view .LVU7485
 23151 0042 1A9B     		ldr	r3, [sp, #104]
 23152 0044 002B     		cmp	r3, #0
 23153 0046 11DD     		ble	.L988
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 23154              		.loc 1 1333 9 is_stmt 1 view .LVU7486
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 23155              		.loc 1 1333 49 view .LVU7487
1334:Core/Src/lz4.c ****         assert(dst != NULL);
 23156              		.loc 1 1334 9 view .LVU7488
1335:Core/Src/lz4.c ****         dst[0] = 0;
 23157              		.loc 1 1335 9 view .LVU7489
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 23158              		.loc 1 1336 9 view .LVU7490
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 23159              		.loc 1 1336 16 is_stmt 0 view .LVU7491
 23160 0048 0023     		movs	r3, #0
 23161 004a 039A     		ldr	r2, [sp, #12]
 23162 004c 1370     		strb	r3, [r2]
1337:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
 23163              		.loc 1 1337 9 is_stmt 1 view .LVU7492
1338:Core/Src/lz4.c ****             *inputConsumed = 0;
 23164              		.loc 1 1338 13 view .LVU7493
1339:Core/Src/lz4.c ****         }
 23165              		.loc 1 1339 13 view .LVU7494
1339:Core/Src/lz4.c ****         }
 23166              		.loc 1 1339 28 is_stmt 0 view .LVU7495
 23167 004e 4246     		mov	r2, r8
 23168 0050 1360     		str	r3, [r2]
1341:Core/Src/lz4.c ****     }
 23169              		.loc 1 1341 16 view .LVU7496
 23170 0052 0134     		adds	r4, r4, #1
 23171              	.LVL2338:
1341:Core/Src/lz4.c ****     }
 23172              		.loc 1 1341 16 view .LVU7497
 23173 0054 0AE0     		b	.L988
 23174              	.LVL2339:
 23175              	.L1137:
1341:Core/Src/lz4.c ****     }
 23176              		.loc 1 1341 16 view .LVU7498
 23177              	.LBE4701:
 23178              	.LBE4700:
1456:Core/Src/lz4.c ****     } else {
 23179              		.loc 1 1456 9 is_stmt 1 view .LVU7499
1456:Core/Src/lz4.c ****     } else {
 23180              		.loc 1 1456 16 is_stmt 0 view .LVU7500
 23181 0056 0123     		movs	r3, #1
 23182 0058 0193     		str	r3, [sp, #4]
 23183 005a 1A9B     		ldr	r3, [sp, #104]
 23184 005c 0093     		str	r3, [sp]
 23185 005e 2300     		movs	r3, r4
 23186 0060 039A     		ldr	r2, [sp, #12]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 579


 23187 0062 0299     		ldr	r1, [sp, #8]
 23188 0064 5846     		mov	r0, fp
 23189 0066 FFF7FEFF 		bl	LZ4_compress_fast_extState
 23190              	.LVL2340:
 23191 006a 0400     		movs	r4, r0
 23192              	.LVL2341:
 23193              	.L988:
1464:Core/Src/lz4.c **** 
 23194              		.loc 1 1464 1 view .LVU7501
 23195 006c 2000     		movs	r0, r4
 23196 006e 11B0     		add	sp, sp, #68
 23197              		@ sp needed
 23198 0070 F0BC     		pop	{r4, r5, r6, r7}
 23199 0072 BB46     		mov	fp, r7
 23200 0074 B246     		mov	r10, r6
 23201 0076 A946     		mov	r9, r5
 23202 0078 A046     		mov	r8, r4
 23203 007a F0BD     		pop	{r4, r5, r6, r7, pc}
 23204              	.LVL2342:
 23205              	.L993:
 23206              	.LBB4829:
 23207              	.LBB4821:
1343:Core/Src/lz4.c **** 
 23208              		.loc 1 1343 5 is_stmt 1 view .LVU7502
1345:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
 23209              		.loc 1 1345 5 view .LVU7503
 23210              	.LBB4702:
 23211              	.LBI4702:
 904:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 23212              		.loc 1 904 22 view .LVU7504
 23213              	.LBB4703:
 917:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 23214              		.loc 1 917 5 view .LVU7505
 918:Core/Src/lz4.c **** 
 23215              		.loc 1 918 5 view .LVU7506
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 23216              		.loc 1 920 5 view .LVU7507
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 23217              		.loc 1 920 15 is_stmt 0 view .LVU7508
 23218 007c BF4A     		ldr	r2, .L1175+8
 23219 007e 5946     		mov	r1, fp
 23220 0080 8D58     		ldr	r5, [r1, r2]
 23221              	.LVL2343:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 23222              		.loc 1 921 5 is_stmt 1 view .LVU7509
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 23223              		.loc 1 921 17 is_stmt 0 view .LVU7510
 23224 0082 029E     		ldr	r6, [sp, #8]
 23225 0084 721B     		subs	r2, r6, r5
 23226 0086 0792     		str	r2, [sp, #28]
 23227              	.LVL2344:
 922:Core/Src/lz4.c **** 
 23228              		.loc 1 922 5 is_stmt 1 view .LVU7511
 924:Core/Src/lz4.c ****     const BYTE* const dictionary =
 23229              		.loc 1 924 5 view .LVU7512
 925:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
 23230              		.loc 1 925 5 view .LVU7513
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 580


 927:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
 23231              		.loc 1 927 5 view .LVU7514
 928:Core/Src/lz4.c ****     const U32 dictDelta = (dictDirective == usingDictCtx) ? startIndex - dictCtx->currentOffset : 0
 23232              		.loc 1 928 59 is_stmt 0 view .LVU7515
 23233 0088 BD4A     		ldr	r2, .L1175+12
 23234              	.LVL2345:
 928:Core/Src/lz4.c ****     const U32 dictDelta = (dictDirective == usingDictCtx) ? startIndex - dictCtx->currentOffset : 0
 23235              		.loc 1 928 59 view .LVU7516
 23236 008a 8A58     		ldr	r2, [r1, r2]
 23237              	.LVL2346:
 929:Core/Src/lz4.c **** 
 23238              		.loc 1 929 5 is_stmt 1 view .LVU7517
 931:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
 23239              		.loc 1 931 5 view .LVU7518
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 23240              		.loc 1 932 5 view .LVU7519
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 23241              		.loc 1 933 5 view .LVU7520
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 23242              		.loc 1 934 5 view .LVU7521
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 23243              		.loc 1 935 5 view .LVU7522
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 23244              		.loc 1 935 23 is_stmt 0 view .LVU7523
 23245 008c B446     		mov	ip, r6
 23246 008e A444     		add	ip, ip, r4
 23247 0090 6146     		mov	r1, ip
 23248              	.LVL2347:
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 23249              		.loc 1 935 23 view .LVU7524
 23250 0092 0991     		str	r1, [sp, #36]
 23251              	.LVL2348:
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 23252              		.loc 1 936 5 is_stmt 1 view .LVU7525
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 23253              		.loc 1 936 23 is_stmt 0 view .LVU7526
 23254 0094 6046     		mov	r0, ip
 23255 0096 0B38     		subs	r0, r0, #11
 23256 0098 0690     		str	r0, [sp, #24]
 23257              	.LVL2349:
 937:Core/Src/lz4.c **** 
 23258              		.loc 1 937 5 is_stmt 1 view .LVU7527
 937:Core/Src/lz4.c **** 
 23259              		.loc 1 937 23 is_stmt 0 view .LVU7528
 23260 009a 0539     		subs	r1, r1, #5
 23261              	.LVL2350:
 937:Core/Src/lz4.c **** 
 23262              		.loc 1 937 23 view .LVU7529
 23263 009c 0B91     		str	r1, [sp, #44]
 23264              	.LVL2351:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 23265              		.loc 1 941 5 is_stmt 1 view .LVU7530
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 23266              		.loc 1 946 5 view .LVU7531
 947:Core/Src/lz4.c **** 
 23267              		.loc 1 947 5 view .LVU7532
 947:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 581


 23268              		.loc 1 947 17 is_stmt 0 view .LVU7533
 23269 009e 0399     		ldr	r1, [sp, #12]
 23270              	.LVL2352:
 947:Core/Src/lz4.c **** 
 23271              		.loc 1 947 17 view .LVU7534
 23272 00a0 0800     		movs	r0, r1
 23273              	.LVL2353:
 947:Core/Src/lz4.c **** 
 23274              		.loc 1 947 17 view .LVU7535
 23275 00a2 1A9F     		ldr	r7, [sp, #104]
 23276 00a4 BC46     		mov	ip, r7
 23277              	.LVL2354:
 947:Core/Src/lz4.c **** 
 23278              		.loc 1 947 17 view .LVU7536
 23279 00a6 6044     		add	r0, r0, ip
 23280 00a8 0490     		str	r0, [sp, #16]
 23281              	.LVL2355:
 949:Core/Src/lz4.c ****     U32 forwardH;
 23282              		.loc 1 949 5 is_stmt 1 view .LVU7537
 950:Core/Src/lz4.c **** 
 23283              		.loc 1 950 5 view .LVU7538
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 23284              		.loc 1 952 5 view .LVU7539
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 23285              		.loc 1 952 98 view .LVU7540
 953:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 23286              		.loc 1 953 5 view .LVU7541
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 23287              		.loc 1 956 5 view .LVU7542
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 23288              		.loc 1 956 39 is_stmt 0 view .LVU7543
 23289 00aa 002F     		cmp	r7, #0
 23290 00ac 00DC     		bgt	.LCB30051
 23291 00ae 4AE2     		b	.L1109	@long jump
 23292              	.LCB30051:
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 23293              		.loc 1 957 5 is_stmt 1 view .LVU7544
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 23294              		.loc 1 958 5 view .LVU7545
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 23295              		.loc 1 958 27 view .LVU7546
 959:Core/Src/lz4.c **** 
 23296              		.loc 1 959 5 view .LVU7547
 961:Core/Src/lz4.c **** 
 23297              		.loc 1 961 5 view .LVU7548
 23298              	.LVL2356:
 964:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 23299              		.loc 1 964 5 view .LVU7549
 970:Core/Src/lz4.c ****     }
 23300              		.loc 1 970 9 view .LVU7550
 970:Core/Src/lz4.c ****     }
 23301              		.loc 1 970 24 is_stmt 0 view .LVU7551
 23302 00b0 A218     		adds	r2, r4, r2
 23303              	.LVL2357:
 970:Core/Src/lz4.c ****     }
 23304              		.loc 1 970 24 view .LVU7552
 23305 00b2 B349     		ldr	r1, .L1175+12
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 582


 23306              	.LVL2358:
 970:Core/Src/lz4.c ****     }
 23307              		.loc 1 970 24 view .LVU7553
 23308 00b4 5846     		mov	r0, fp
 23309              	.LVL2359:
 970:Core/Src/lz4.c ****     }
 23310              		.loc 1 970 24 view .LVU7554
 23311 00b6 4250     		str	r2, [r0, r1]
 23312              	.LVL2360:
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 23313              		.loc 1 972 5 is_stmt 1 view .LVU7555
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 23314              		.loc 1 972 25 is_stmt 0 view .LVU7556
 23315 00b8 6319     		adds	r3, r4, r5
 23316 00ba B04A     		ldr	r2, .L1175+8
 23317 00bc 8350     		str	r3, [r0, r2]
 973:Core/Src/lz4.c **** 
 23318              		.loc 1 973 5 is_stmt 1 view .LVU7557
 973:Core/Src/lz4.c **** 
 23319              		.loc 1 973 21 is_stmt 0 view .LVU7558
 23320 00be B14B     		ldr	r3, .L1175+16
 23321 00c0 0322     		movs	r2, #3
 23322 00c2 C250     		str	r2, [r0, r3]
 975:Core/Src/lz4.c **** 
 23323              		.loc 1 975 5 is_stmt 1 view .LVU7559
 975:Core/Src/lz4.c **** 
 23324              		.loc 1 975 8 is_stmt 0 view .LVU7560
 23325 00c4 0C2C     		cmp	r4, #12
 23326 00c6 00DC     		bgt	.LCB30083
 23327 00c8 EDE1     		b	.L1110	@long jump
 23328              	.LCB30083:
 23329              	.LVL2361:
 23330              	.LBB4704:
 978:Core/Src/lz4.c ****         if (tableType == byPtr) {
 23331              		.loc 1 978 9 is_stmt 1 view .LVU7561
 23332              	.LBB4705:
 23333              	.LBI4705:
 778:Core/Src/lz4.c **** {
 23334              		.loc 1 778 22 view .LVU7562
 23335              	.LBB4706:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 23336              		.loc 1 780 5 view .LVU7563
 781:Core/Src/lz4.c **** }
 23337              		.loc 1 781 5 view .LVU7564
 781:Core/Src/lz4.c **** }
 23338              		.loc 1 781 12 is_stmt 0 view .LVU7565
 23339 00ca 3000     		movs	r0, r6
 23340              	.LVL2362:
 781:Core/Src/lz4.c **** }
 23341              		.loc 1 781 12 view .LVU7566
 23342 00cc FFF7FEFF 		bl	LZ4_read32
 23343              	.LVL2363:
 23344              	.LBB4707:
 23345              	.LBI4707:
 758:Core/Src/lz4.c **** {
 23346              		.loc 1 758 22 is_stmt 1 view .LVU7567
 23347              	.LBB4708:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 583


 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 23348              		.loc 1 760 5 view .LVU7568
 761:Core/Src/lz4.c ****     else
 23349              		.loc 1 761 9 view .LVU7569
 761:Core/Src/lz4.c ****     else
 23350              		.loc 1 761 27 is_stmt 0 view .LVU7570
 23351 00d0 8300     		lsls	r3, r0, #2
 23352 00d2 1B18     		adds	r3, r3, r0
 23353 00d4 5B01     		lsls	r3, r3, #5
 23354 00d6 1B1A     		subs	r3, r3, r0
 23355 00d8 5A01     		lsls	r2, r3, #5
 23356 00da 9B18     		adds	r3, r3, r2
 23357 00dc 9B00     		lsls	r3, r3, #2
 23358 00de 1B1A     		subs	r3, r3, r0
 23359 00e0 5A01     		lsls	r2, r3, #5
 23360 00e2 D21A     		subs	r2, r2, r3
 23361 00e4 1302     		lsls	r3, r2, #8
 23362 00e6 9B1A     		subs	r3, r3, r2
 23363 00e8 1B01     		lsls	r3, r3, #4
 23364 00ea 1818     		adds	r0, r3, r0
 23365              	.LVL2364:
 761:Core/Src/lz4.c ****     else
 23366              		.loc 1 761 42 view .LVU7571
 23367 00ec C00C     		lsrs	r0, r0, #19
 23368              	.LVL2365:
 761:Core/Src/lz4.c ****     else
 23369              		.loc 1 761 42 view .LVU7572
 23370              	.LBE4708:
 23371              	.LBE4707:
 23372              	.LBE4706:
 23373              	.LBE4705:
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 23374              		.loc 1 979 9 is_stmt 1 view .LVU7573
 982:Core/Src/lz4.c ****     }   }
 23375              		.loc 1 982 13 view .LVU7574
 23376              	.LBB4709:
 23377              	.LBI4709:
 796:Core/Src/lz4.c **** {
 23378              		.loc 1 796 23 view .LVU7575
 23379              	.LBE4709:
 23380              	.LBE4704:
 23381              	.LBE4703:
 23382              	.LBE4702:
 23383              	.LBE4821:
 23384              	.LBE4829:
 798:Core/Src/lz4.c ****     {
 23385              		.loc 1 798 5 view .LVU7576
 23386              	.LBB4830:
 23387              	.LBB4822:
 23388              	.LBB4813:
 23389              	.LBB4805:
 23390              	.LBB4712:
 23391              	.LBB4711:
 23392              	.LBB4710:
 804:Core/Src/lz4.c ****     }
 23393              		.loc 1 804 19 view .LVU7577
 804:Core/Src/lz4.c ****     }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 584


 23394              		.loc 1 804 54 view .LVU7578
 804:Core/Src/lz4.c ****     }
 23395              		.loc 1 804 75 view .LVU7579
 804:Core/Src/lz4.c ****     }
 23396              		.loc 1 804 84 is_stmt 0 view .LVU7580
 23397 00ee 4000     		lsls	r0, r0, #1
 23398              	.LVL2366:
 804:Core/Src/lz4.c ****     }
 23399              		.loc 1 804 88 view .LVU7581
 23400 00f0 5B46     		mov	r3, fp
 804:Core/Src/lz4.c ****     }
 23401              		.loc 1 804 88 view .LVU7582
 23402 00f2 1D52     		strh	r5, [r3, r0]
 804:Core/Src/lz4.c ****     }
 23403              		.loc 1 804 100 is_stmt 1 view .LVU7583
 23404              	.LVL2367:
 804:Core/Src/lz4.c ****     }
 23405              		.loc 1 804 100 is_stmt 0 view .LVU7584
 23406              	.LBE4710:
 23407              	.LBE4711:
 23408              	.LBE4712:
 984:Core/Src/lz4.c **** 
 23409              		.loc 1 984 5 is_stmt 1 view .LVU7585
 984:Core/Src/lz4.c **** 
 23410              		.loc 1 984 7 is_stmt 0 view .LVU7586
 23411 00f4 771C     		adds	r7, r6, #1
 23412              	.LVL2368:
 984:Core/Src/lz4.c **** 
 23413              		.loc 1 984 11 is_stmt 1 view .LVU7587
 23414              	.LBB4713:
 23415              	.LBI4713:
 778:Core/Src/lz4.c **** {
 23416              		.loc 1 778 22 view .LVU7588
 23417              	.LBB4714:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 23418              		.loc 1 780 5 view .LVU7589
 781:Core/Src/lz4.c **** }
 23419              		.loc 1 781 5 view .LVU7590
 781:Core/Src/lz4.c **** }
 23420              		.loc 1 781 12 is_stmt 0 view .LVU7591
 23421 00f6 3800     		movs	r0, r7
 23422 00f8 FFF7FEFF 		bl	LZ4_read32
 23423              	.LVL2369:
 23424              	.LBB4715:
 23425              	.LBI4715:
 758:Core/Src/lz4.c **** {
 23426              		.loc 1 758 22 is_stmt 1 view .LVU7592
 23427              	.LBB4716:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 23428              		.loc 1 760 5 view .LVU7593
 761:Core/Src/lz4.c ****     else
 23429              		.loc 1 761 9 view .LVU7594
 761:Core/Src/lz4.c ****     else
 23430              		.loc 1 761 27 is_stmt 0 view .LVU7595
 23431 00fc 8300     		lsls	r3, r0, #2
 23432 00fe 1B18     		adds	r3, r3, r0
 23433 0100 5B01     		lsls	r3, r3, #5
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 585


 23434 0102 1B1A     		subs	r3, r3, r0
 23435 0104 5A01     		lsls	r2, r3, #5
 23436 0106 9B18     		adds	r3, r3, r2
 23437 0108 9B00     		lsls	r3, r3, #2
 23438 010a 1B1A     		subs	r3, r3, r0
 23439 010c 5C01     		lsls	r4, r3, #5
 23440              	.LVL2370:
 761:Core/Src/lz4.c ****     else
 23441              		.loc 1 761 27 view .LVU7596
 23442 010e E31A     		subs	r3, r4, r3
 23443 0110 1C02     		lsls	r4, r3, #8
 23444 0112 E41A     		subs	r4, r4, r3
 23445 0114 2401     		lsls	r4, r4, #4
 23446 0116 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 23447              		.loc 1 761 42 view .LVU7597
 23448 0118 E40C     		lsrs	r4, r4, #19
 23449 011a 0399     		ldr	r1, [sp, #12]
 23450 011c 0A91     		str	r1, [sp, #40]
 23451 011e 0896     		str	r6, [sp, #32]
 23452 0120 4346     		mov	r3, r8
 23453 0122 0C93     		str	r3, [sp, #48]
 23454              	.LVL2371:
 23455              	.L1021:
 761:Core/Src/lz4.c ****     else
 23456              		.loc 1 761 42 view .LVU7598
 23457              	.LBE4716:
 23458              	.LBE4715:
 23459              	.LBE4714:
 23460              	.LBE4713:
 987:Core/Src/lz4.c ****         const BYTE* match;
 23461              		.loc 1 987 5 is_stmt 1 view .LVU7599
 23462              	.LBB4717:
 988:Core/Src/lz4.c ****         BYTE* token;
 23463              		.loc 1 988 9 view .LVU7600
 989:Core/Src/lz4.c ****         const BYTE* filledIp;
 23464              		.loc 1 989 9 view .LVU7601
 990:Core/Src/lz4.c **** 
 23465              		.loc 1 990 9 view .LVU7602
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 23466              		.loc 1 993 9 view .LVU7603
 23467              	.LBB4718:
1015:Core/Src/lz4.c ****             int step = 1;
 23468              		.loc 1 1015 13 view .LVU7604
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 23469              		.loc 1 1016 13 view .LVU7605
1017:Core/Src/lz4.c ****             do {
 23470              		.loc 1 1017 13 view .LVU7606
1017:Core/Src/lz4.c ****             do {
 23471              		.loc 1 1017 17 is_stmt 0 view .LVU7607
 23472 0124 4023     		movs	r3, #64
 23473 0126 9846     		mov	r8, r3
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 23474              		.loc 1 1016 17 view .LVU7608
 23475 0128 0126     		movs	r6, #1
 23476              	.LVL2372:
 23477              	.L996:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 586


1018:Core/Src/lz4.c ****                 U32 const h = forwardH;
 23478              		.loc 1 1018 13 is_stmt 1 view .LVU7609
 23479              	.LBB4719:
1019:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
 23480              		.loc 1 1019 17 view .LVU7610
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 23481              		.loc 1 1020 17 view .LVU7611
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 23482              		.loc 1 1020 53 is_stmt 0 view .LVU7612
 23483 012a 079B     		ldr	r3, [sp, #28]
 23484 012c FA1A     		subs	r2, r7, r3
 23485 012e 9246     		mov	r10, r2
 23486              	.LVL2373:
1021:Core/Src/lz4.c ****                 assert(matchIndex <= current);
 23487              		.loc 1 1021 17 is_stmt 1 view .LVU7613
 23488              	.LBB4720:
 23489              	.LBI4720:
 827:Core/Src/lz4.c **** {
 23490              		.loc 1 827 22 view .LVU7614
 23491              	.LBB4721:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 23492              		.loc 1 829 5 view .LVU7615
 23493              	.LBE4721:
 23494              	.LBE4720:
 23495              	.LBE4719:
 23496              	.LBE4718:
 23497              	.LBE4717:
 23498              	.LBE4805:
 23499              	.LBE4813:
 23500              	.LBE4822:
 23501              	.LBE4830:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 23502              		.loc 1 829 44 view .LVU7616
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 23503              		.loc 1 830 5 view .LVU7617
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 23504              		.loc 1 835 5 view .LVU7618
 23505              	.LBB4831:
 23506              	.LBB4823:
 23507              	.LBB4814:
 23508              	.LBB4806:
 23509              	.LBB4795:
 23510              	.LBB4733:
 23511              	.LBB4731:
 23512              	.LBB4723:
 23513              	.LBB4722:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 23514              		.loc 1 836 9 view .LVU7619
 837:Core/Src/lz4.c ****         return hashTable[h];
 23515              		.loc 1 837 9 view .LVU7620
 838:Core/Src/lz4.c ****     }
 23516              		.loc 1 838 9 view .LVU7621
 838:Core/Src/lz4.c ****     }
 23517              		.loc 1 838 25 is_stmt 0 view .LVU7622
 23518 0130 6400     		lsls	r4, r4, #1
 23519              	.LVL2374:
 838:Core/Src/lz4.c ****     }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 587


 23520              		.loc 1 838 25 view .LVU7623
 23521 0132 A146     		mov	r9, r4
 23522 0134 D944     		add	r9, r9, fp
 23523 0136 5A46     		mov	r2, fp
 23524              	.LVL2375:
 838:Core/Src/lz4.c ****     }
 23525              		.loc 1 838 25 view .LVU7624
 23526 0138 155B     		ldrh	r5, [r2, r4]
 23527              	.LVL2376:
 838:Core/Src/lz4.c ****     }
 23528              		.loc 1 838 25 view .LVU7625
 23529              	.LBE4722:
 23530              	.LBE4723:
1022:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
 23531              		.loc 1 1022 17 is_stmt 1 view .LVU7626
1023:Core/Src/lz4.c ****                 ip = forwardIp;
 23532              		.loc 1 1023 17 view .LVU7627
1024:Core/Src/lz4.c ****                 forwardIp += step;
 23533              		.loc 1 1024 17 view .LVU7628
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 23534              		.loc 1 1025 17 view .LVU7629
 23535 013a 0597     		str	r7, [sp, #20]
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 23536              		.loc 1 1025 27 is_stmt 0 view .LVU7630
 23537 013c BF19     		adds	r7, r7, r6
 23538              	.LVL2377:
1026:Core/Src/lz4.c **** 
 23539              		.loc 1 1026 17 is_stmt 1 view .LVU7631
 23540 013e 4646     		mov	r6, r8
 23541              	.LVL2378:
1026:Core/Src/lz4.c **** 
 23542              		.loc 1 1026 22 is_stmt 0 view .LVU7632
 23543 0140 B611     		asrs	r6, r6, #6
 23544 0142 0122     		movs	r2, #1
 23545 0144 9446     		mov	ip, r2
 23546 0146 E044     		add	r8, r8, ip
 23547              	.LVL2379:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 23548              		.loc 1 1028 17 is_stmt 1 view .LVU7633
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 23549              		.loc 1 1028 20 is_stmt 0 view .LVU7634
 23550 0148 069A     		ldr	r2, [sp, #24]
 23551 014a BA42     		cmp	r2, r7
 23552 014c 00D2     		bcs	.LCB30365
 23553 014e B4E1     		b	.L1130	@long jump
 23554              	.LCB30365:
1029:Core/Src/lz4.c **** 
 23555              		.loc 1 1029 17 is_stmt 1 view .LVU7635
1031:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 23556              		.loc 1 1031 17 view .LVU7636
1043:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 23557              		.loc 1 1043 24 view .LVU7637
1055:Core/Src/lz4.c ****                 }
 23558              		.loc 1 1055 21 view .LVU7638
1055:Core/Src/lz4.c ****                 }
 23559              		.loc 1 1055 27 is_stmt 0 view .LVU7639
 23560 0150 9C46     		mov	ip, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 588


 23561 0152 6544     		add	r5, r5, ip
 23562              	.LVL2380:
1057:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
 23563              		.loc 1 1057 17 is_stmt 1 view .LVU7640
 23564              	.LBB4724:
 23565              	.LBI4724:
 778:Core/Src/lz4.c **** {
 23566              		.loc 1 778 22 view .LVU7641
 23567              	.LBB4725:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 23568              		.loc 1 780 5 view .LVU7642
 781:Core/Src/lz4.c **** }
 23569              		.loc 1 781 5 view .LVU7643
 781:Core/Src/lz4.c **** }
 23570              		.loc 1 781 12 is_stmt 0 view .LVU7644
 23571 0154 3800     		movs	r0, r7
 23572 0156 FFF7FEFF 		bl	LZ4_read32
 23573              	.LVL2381:
 23574              	.LBB4726:
 23575              	.LBI4726:
 758:Core/Src/lz4.c **** {
 23576              		.loc 1 758 22 is_stmt 1 view .LVU7645
 23577              	.LBB4727:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 23578              		.loc 1 760 5 view .LVU7646
 761:Core/Src/lz4.c ****     else
 23579              		.loc 1 761 9 view .LVU7647
 761:Core/Src/lz4.c ****     else
 23580              		.loc 1 761 27 is_stmt 0 view .LVU7648
 23581 015a 8300     		lsls	r3, r0, #2
 23582 015c 1B18     		adds	r3, r3, r0
 23583 015e 5B01     		lsls	r3, r3, #5
 23584 0160 1B1A     		subs	r3, r3, r0
 23585 0162 5A01     		lsls	r2, r3, #5
 23586 0164 9B18     		adds	r3, r3, r2
 23587 0166 9B00     		lsls	r3, r3, #2
 23588 0168 1B1A     		subs	r3, r3, r0
 23589 016a 5C01     		lsls	r4, r3, #5
 23590 016c E31A     		subs	r3, r4, r3
 23591 016e 1C02     		lsls	r4, r3, #8
 23592 0170 E41A     		subs	r4, r4, r3
 23593 0172 2401     		lsls	r4, r4, #4
 23594 0174 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 23595              		.loc 1 761 42 view .LVU7649
 23596 0176 E40C     		lsrs	r4, r4, #19
 23597              	.LVL2382:
 761:Core/Src/lz4.c ****     else
 23598              		.loc 1 761 42 view .LVU7650
 23599              	.LBE4727:
 23600              	.LBE4726:
 23601              	.LBE4725:
 23602              	.LBE4724:
1058:Core/Src/lz4.c **** 
 23603              		.loc 1 1058 17 is_stmt 1 view .LVU7651
 23604              	.LBB4728:
 23605              	.LBI4728:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 589


 796:Core/Src/lz4.c **** {
 23606              		.loc 1 796 23 view .LVU7652
 23607              	.LBE4728:
 23608              	.LBE4731:
 23609              	.LBE4733:
 23610              	.LBE4795:
 23611              	.LBE4806:
 23612              	.LBE4814:
 23613              	.LBE4823:
 23614              	.LBE4831:
 798:Core/Src/lz4.c ****     {
 23615              		.loc 1 798 5 view .LVU7653
 23616              	.LBB4832:
 23617              	.LBB4824:
 23618              	.LBB4815:
 23619              	.LBB4807:
 23620              	.LBB4796:
 23621              	.LBB4734:
 23622              	.LBB4732:
 23623              	.LBB4730:
 23624              	.LBB4729:
 804:Core/Src/lz4.c ****     }
 23625              		.loc 1 804 19 view .LVU7654
 804:Core/Src/lz4.c ****     }
 23626              		.loc 1 804 54 view .LVU7655
 804:Core/Src/lz4.c ****     }
 23627              		.loc 1 804 75 view .LVU7656
 804:Core/Src/lz4.c ****     }
 23628              		.loc 1 804 88 is_stmt 0 view .LVU7657
 23629 0178 4B46     		mov	r3, r9
 23630 017a 5246     		mov	r2, r10
 23631 017c 1A80     		strh	r2, [r3]
 804:Core/Src/lz4.c ****     }
 23632              		.loc 1 804 100 is_stmt 1 view .LVU7658
 23633              	.LVL2383:
 804:Core/Src/lz4.c ****     }
 23634              		.loc 1 804 100 is_stmt 0 view .LVU7659
 23635              	.LBE4729:
 23636              	.LBE4730:
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 23637              		.loc 1 1060 17 is_stmt 1 view .LVU7660
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 23638              		.loc 1 1060 100 view .LVU7661
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 23639              		.loc 1 1061 17 view .LVU7662
1062:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
 23640              		.loc 1 1062 17 view .LVU7663
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 23641              		.loc 1 1063 17 view .LVU7664
1067:Core/Src/lz4.c **** 
 23642              		.loc 1 1067 17 view .LVU7665
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 23643              		.loc 1 1069 17 view .LVU7666
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 23644              		.loc 1 1069 21 is_stmt 0 view .LVU7667
 23645 017e 2800     		movs	r0, r5
 23646 0180 FFF7FEFF 		bl	LZ4_read32
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 590


 23647              	.LVL2384:
 23648 0184 8146     		mov	r9, r0
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 23649              		.loc 1 1069 42 view .LVU7668
 23650 0186 0598     		ldr	r0, [sp, #20]
 23651 0188 FFF7FEFF 		bl	LZ4_read32
 23652              	.LVL2385:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 23653              		.loc 1 1069 20 view .LVU7669
 23654 018c 8145     		cmp	r9, r0
 23655 018e CCD1     		bne	.L996
 23656 0190 059E     		ldr	r6, [sp, #20]
 23657              	.LVL2386:
 23658              	.L995:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 23659              		.loc 1 1069 20 view .LVU7670
 23660              	.LBE4732:
 23661              	.LBE4734:
1079:Core/Src/lz4.c **** 
 23662              		.loc 1 1079 15 is_stmt 1 view .LVU7671
1079:Core/Src/lz4.c **** 
 23663              		.loc 1 1079 29 is_stmt 0 view .LVU7672
 23664 0192 089B     		ldr	r3, [sp, #32]
 23665 0194 9C46     		mov	ip, r3
 23666 0196 B445     		cmp	ip, r6
 23667 0198 9B41     		sbcs	r3, r3, r3
 23668 019a 5B42     		rsbs	r3, r3, #0
 23669 019c 029A     		ldr	r2, [sp, #8]
 23670 019e 9446     		mov	ip, r2
 23671 01a0 AC45     		cmp	ip, r5
 23672 01a2 9241     		sbcs	r2, r2, r2
 23673 01a4 5242     		rsbs	r2, r2, #0
1079:Core/Src/lz4.c **** 
 23674              		.loc 1 1079 15 view .LVU7673
 23675 01a6 1A42     		tst	r2, r3
 23676 01a8 05D0     		beq	.L997
1079:Core/Src/lz4.c **** 
 23677              		.loc 1 1079 55 view .LVU7674
 23678 01aa 731E     		subs	r3, r6, #1
 23679 01ac 1A78     		ldrb	r2, [r3]
 23680 01ae 6B1E     		subs	r3, r5, #1
 23681 01b0 1B78     		ldrb	r3, [r3]
1079:Core/Src/lz4.c **** 
 23682              		.loc 1 1079 51 view .LVU7675
 23683 01b2 9A42     		cmp	r2, r3
 23684 01b4 2CD0     		beq	.L998
 23685              	.L997:
 23686              	.LBB4735:
1082:Core/Src/lz4.c ****             token = op++;
 23687              		.loc 1 1082 13 is_stmt 1 view .LVU7676
1082:Core/Src/lz4.c ****             token = op++;
 23688              		.loc 1 1082 54 is_stmt 0 view .LVU7677
 23689 01b6 089B     		ldr	r3, [sp, #32]
 23690 01b8 F41A     		subs	r4, r6, r3
 23691              	.LVL2387:
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 23692              		.loc 1 1083 13 is_stmt 1 view .LVU7678
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 591


1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 23693              		.loc 1 1083 23 is_stmt 0 view .LVU7679
 23694 01ba 0A9B     		ldr	r3, [sp, #40]
 23695 01bc 5F1C     		adds	r7, r3, #1
 23696              	.LVL2388:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 23697              		.loc 1 1084 13 is_stmt 1 view .LVU7680
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 23698              		.loc 1 1088 13 view .LVU7681
1089:Core/Src/lz4.c ****                 op--;
 23699              		.loc 1 1089 18 is_stmt 0 view .LVU7682
 23700 01be 2000     		movs	r0, r4
 23701 01c0 F030     		adds	r0, r0, #240
 23702 01c2 FF21     		movs	r1, #255
 23703 01c4 FFF7FEFF 		bl	__aeabi_uidiv
 23704              	.LVL2389:
1089:Core/Src/lz4.c ****                 op--;
 23705              		.loc 1 1089 18 view .LVU7683
 23706 01c8 2018     		adds	r0, r4, r0
 23707 01ca 0B30     		adds	r0, r0, #11
 23708 01cc 3818     		adds	r0, r7, r0
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 23709              		.loc 1 1088 49 view .LVU7684
 23710 01ce 049B     		ldr	r3, [sp, #16]
 23711 01d0 8342     		cmp	r3, r0
 23712 01d2 00D2     		bcs	.LCB30538
 23713 01d4 97E1     		b	.L1131	@long jump
 23714              	.LCB30538:
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 23715              		.loc 1 1093 13 is_stmt 1 view .LVU7685
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 23716              		.loc 1 1093 16 is_stmt 0 view .LVU7686
 23717 01d6 2300     		movs	r3, r4
 23718 01d8 0E2C     		cmp	r4, #14
 23719 01da 1CD8     		bhi	.L1138
1099:Core/Src/lz4.c **** 
 23720              		.loc 1 1099 18 is_stmt 1 view .LVU7687
1099:Core/Src/lz4.c **** 
 23721              		.loc 1 1099 27 is_stmt 0 view .LVU7688
 23722 01dc 2301     		lsls	r3, r4, #4
1099:Core/Src/lz4.c **** 
 23723              		.loc 1 1099 25 view .LVU7689
 23724 01de 0A9A     		ldr	r2, [sp, #40]
 23725 01e0 1370     		strb	r3, [r2]
 23726              	.L1002:
1102:Core/Src/lz4.c ****             op+=litLength;
 23727              		.loc 1 1102 13 is_stmt 1 view .LVU7690
1102:Core/Src/lz4.c ****             op+=litLength;
 23728              		.loc 1 1102 41 is_stmt 0 view .LVU7691
 23729 01e2 3C19     		adds	r4, r7, r4
 23730              	.LVL2390:
 23731              	.LBB4736:
 23732              	.LBI4736:
 446:Core/Src/lz4.c **** {
 23733              		.loc 1 446 6 is_stmt 1 view .LVU7692
 23734              	.LBB4737:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 592


 23735              		.loc 1 448 5 view .LVU7693
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 23736              		.loc 1 449 5 view .LVU7694
 450:Core/Src/lz4.c **** 
 23737              		.loc 1 450 5 view .LVU7695
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 23738              		.loc 1 449 17 is_stmt 0 view .LVU7696
 23739 01e4 089B     		ldr	r3, [sp, #32]
 23740 01e6 9846     		mov	r8, r3
 23741              	.LVL2391:
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 23742              		.loc 1 449 17 view .LVU7697
 23743 01e8 2300     		movs	r3, r4
 23744 01ea 4446     		mov	r4, r8
 23745              	.LVL2392:
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 23746              		.loc 1 449 17 view .LVU7698
 23747 01ec A846     		mov	r8, r5
 23748 01ee 1D00     		movs	r5, r3
 23749              	.LVL2393:
 23750              	.L1003:
 452:Core/Src/lz4.c **** }
 23751              		.loc 1 452 5 is_stmt 1 view .LVU7699
 452:Core/Src/lz4.c **** }
 23752              		.loc 1 452 10 view .LVU7700
 23753 01f0 0822     		movs	r2, #8
 23754 01f2 2100     		movs	r1, r4
 23755 01f4 3800     		movs	r0, r7
 23756 01f6 FFF7FEFF 		bl	memcpy
 23757              	.LVL2394:
 452:Core/Src/lz4.c **** }
 23758              		.loc 1 452 29 view .LVU7701
 452:Core/Src/lz4.c **** }
 23759              		.loc 1 452 30 is_stmt 0 view .LVU7702
 23760 01fa 0837     		adds	r7, r7, #8
 23761              	.LVL2395:
 452:Core/Src/lz4.c **** }
 23762              		.loc 1 452 35 is_stmt 1 view .LVU7703
 452:Core/Src/lz4.c **** }
 23763              		.loc 1 452 36 is_stmt 0 view .LVU7704
 23764 01fc 0834     		adds	r4, r4, #8
 23765              	.LVL2396:
 452:Core/Src/lz4.c **** }
 23766              		.loc 1 452 49 is_stmt 1 view .LVU7705
 452:Core/Src/lz4.c **** }
 23767              		.loc 1 452 5 is_stmt 0 view .LVU7706
 23768 01fe BD42     		cmp	r5, r7
 23769 0200 F6D8     		bhi	.L1003
 23770 0202 089A     		ldr	r2, [sp, #32]
 23771 0204 2C00     		movs	r4, r5
 23772              	.LVL2397:
 452:Core/Src/lz4.c **** }
 23773              		.loc 1 452 5 view .LVU7707
 23774 0206 4546     		mov	r5, r8
 23775              	.LVL2398:
 452:Core/Src/lz4.c **** }
 23776              		.loc 1 452 5 view .LVU7708
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 593


 23777 0208 0A9F     		ldr	r7, [sp, #40]
 23778              	.LVL2399:
 452:Core/Src/lz4.c **** }
 23779              		.loc 1 452 5 view .LVU7709
 23780 020a 5B46     		mov	r3, fp
 23781 020c 0893     		str	r3, [sp, #32]
 23782              	.LVL2400:
 452:Core/Src/lz4.c **** }
 23783              		.loc 1 452 5 view .LVU7710
 23784 020e 6CE0     		b	.L1020
 23785              	.LVL2401:
 23786              	.L998:
 452:Core/Src/lz4.c **** }
 23787              		.loc 1 452 5 view .LVU7711
 23788              	.LBE4737:
 23789              	.LBE4736:
 23790              	.LBE4735:
1079:Core/Src/lz4.c **** 
 23791              		.loc 1 1079 87 is_stmt 1 view .LVU7712
1079:Core/Src/lz4.c **** 
 23792              		.loc 1 1079 89 is_stmt 0 view .LVU7713
 23793 0210 013E     		subs	r6, r6, #1
 23794              	.LVL2402:
1079:Core/Src/lz4.c **** 
 23795              		.loc 1 1079 93 is_stmt 1 view .LVU7714
1079:Core/Src/lz4.c **** 
 23796              		.loc 1 1079 98 is_stmt 0 view .LVU7715
 23797 0212 013D     		subs	r5, r5, #1
 23798              	.LVL2403:
1079:Core/Src/lz4.c **** 
 23799              		.loc 1 1079 98 view .LVU7716
 23800 0214 BDE7     		b	.L995
 23801              	.LVL2404:
 23802              	.L1138:
 23803              	.LBB4739:
 23804              	.LBB4738:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 23805              		.loc 1 1094 17 is_stmt 1 view .LVU7717
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 23806              		.loc 1 1094 43 is_stmt 0 view .LVU7718
 23807 0216 0F3B     		subs	r3, r3, #15
 23808              	.LVL2405:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 23809              		.loc 1 1095 17 is_stmt 1 view .LVU7719
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 23810              		.loc 1 1095 24 is_stmt 0 view .LVU7720
 23811 0218 F022     		movs	r2, #240
 23812 021a 0A99     		ldr	r1, [sp, #40]
 23813 021c 0A70     		strb	r2, [r1]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 23814              		.loc 1 1096 17 is_stmt 1 view .LVU7721
 23815 021e 03E0     		b	.L1000
 23816              	.L1001:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 23817              		.loc 1 1096 46 view .LVU7722
 23818              	.LVL2406:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 594


 23819              		.loc 1 1096 52 is_stmt 0 view .LVU7723
 23820 0220 FF22     		movs	r2, #255
 23821 0222 3A70     		strb	r2, [r7]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 23822              		.loc 1 1096 36 is_stmt 1 view .LVU7724
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 23823              		.loc 1 1096 39 is_stmt 0 view .LVU7725
 23824 0224 FF3B     		subs	r3, r3, #255
 23825              	.LVL2407:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 23826              		.loc 1 1096 49 view .LVU7726
 23827 0226 0137     		adds	r7, r7, #1
 23828              	.LVL2408:
 23829              	.L1000:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 23830              		.loc 1 1096 23 is_stmt 1 view .LVU7727
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 23831              		.loc 1 1096 17 is_stmt 0 view .LVU7728
 23832 0228 FE2B     		cmp	r3, #254
 23833 022a F9DC     		bgt	.L1001
1097:Core/Src/lz4.c ****             }
 23834              		.loc 1 1097 17 is_stmt 1 view .LVU7729
 23835              	.LVL2409:
1097:Core/Src/lz4.c ****             }
 23836              		.loc 1 1097 23 is_stmt 0 view .LVU7730
 23837 022c 3B70     		strb	r3, [r7]
1097:Core/Src/lz4.c ****             }
 23838              		.loc 1 1097 20 view .LVU7731
 23839 022e 0137     		adds	r7, r7, #1
 23840              	.LVL2410:
1097:Core/Src/lz4.c ****             }
 23841              		.loc 1 1097 20 view .LVU7732
 23842              	.LBE4738:
 23843 0230 D7E7     		b	.L1002
 23844              	.LVL2411:
 23845              	.L1005:
1097:Core/Src/lz4.c ****             }
 23846              		.loc 1 1097 20 view .LVU7733
 23847              	.LBE4739:
 23848              	.LBB4740:
 23849              	.LBB4741:
 23850              	.LBB4742:
 23851              	.LBB4743:
 670:Core/Src/lz4.c ****     }   }
 23852              		.loc 1 670 13 is_stmt 1 view .LVU7734
 670:Core/Src/lz4.c ****     }   }
 23853              		.loc 1 670 20 is_stmt 0 view .LVU7735
 23854 0232 FFF7FEFF 		bl	LZ4_NbCommonBytes
 23855              	.LVL2412:
 670:Core/Src/lz4.c ****     }   }
 23856              		.loc 1 670 20 view .LVU7736
 23857 0236 0500     		movs	r5, r0
 23858              	.LVL2413:
 23859              	.L1006:
 670:Core/Src/lz4.c ****     }   }
 23860              		.loc 1 670 20 view .LVU7737
 23861              	.LBE4743:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 595


 23862              	.LBE4742:
 23863              	.LBE4741:
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 23864              		.loc 1 1153 17 is_stmt 1 view .LVU7738
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 23865              		.loc 1 1153 20 is_stmt 0 view .LVU7739
 23866 0238 2B1D     		adds	r3, r5, #4
 23867 023a F618     		adds	r6, r6, r3
 23868              	.LVL2414:
1154:Core/Src/lz4.c ****             }
 23869              		.loc 1 1154 17 is_stmt 1 view .LVU7740
1154:Core/Src/lz4.c ****             }
 23870              		.loc 1 1154 84 view .LVU7741
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 23871              		.loc 1 1157 13 view .LVU7742
1158:Core/Src/lz4.c ****                 if (outputDirective == fillOutput) {
 23872              		.loc 1 1158 18 is_stmt 0 view .LVU7743
 23873 023c 2800     		movs	r0, r5
 23874 023e F030     		adds	r0, r0, #240
 23875 0240 FF21     		movs	r1, #255
 23876 0242 FFF7FEFF 		bl	__aeabi_uidiv
 23877              	.LVL2415:
 23878 0246 0630     		adds	r0, r0, #6
 23879 0248 2018     		adds	r0, r4, r0
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 23880              		.loc 1 1157 35 view .LVU7744
 23881 024a 049B     		ldr	r3, [sp, #16]
 23882 024c 8342     		cmp	r3, r0
 23883 024e 00D2     		bcs	.LCB30784
 23884 0250 BDE0     		b	.L1139	@long jump
 23885              	.LCB30784:
 23886              	.LVL2416:
 23887              	.L1012:
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 23888              		.loc 1 1183 13 is_stmt 1 view .LVU7745
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 23889              		.loc 1 1183 16 is_stmt 0 view .LVU7746
 23890 0252 0E2D     		cmp	r5, #14
 23891 0254 00D9     		bls	.LCB30794
 23892 0256 EBE0     		b	.L1140	@long jump
 23893              	.LCB30794:
1195:Core/Src/lz4.c ****         }
 23894              		.loc 1 1195 17 is_stmt 1 view .LVU7747
1195:Core/Src/lz4.c ****         }
 23895              		.loc 1 1195 27 is_stmt 0 view .LVU7748
 23896 0258 EDB2     		uxtb	r5, r5
 23897              	.LVL2417:
1195:Core/Src/lz4.c ****         }
 23898              		.loc 1 1195 24 view .LVU7749
 23899 025a 3878     		ldrb	r0, [r7]
 23900 025c 2D18     		adds	r5, r5, r0
 23901 025e 3D70     		strb	r5, [r7]
 23902 0260 2700     		movs	r7, r4
 23903              	.LVL2418:
 23904              	.L1018:
1195:Core/Src/lz4.c ****         }
 23905              		.loc 1 1195 24 view .LVU7750
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 596


 23906              	.LBE4740:
1198:Core/Src/lz4.c **** 
 23907              		.loc 1 1198 9 is_stmt 1 view .LVU7751
1200:Core/Src/lz4.c **** 
 23908              		.loc 1 1200 9 view .LVU7752
1203:Core/Src/lz4.c **** 
 23909              		.loc 1 1203 9 view .LVU7753
1203:Core/Src/lz4.c **** 
 23910              		.loc 1 1203 12 is_stmt 0 view .LVU7754
 23911 0262 069B     		ldr	r3, [sp, #24]
 23912 0264 B342     		cmp	r3, r6
 23913 0266 00D8     		bhi	.LCB30818
 23914 0268 22E1     		b	.L1114	@long jump
 23915              	.LCB30818:
 23916              	.LBB4763:
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 23917              		.loc 1 1206 13 is_stmt 1 view .LVU7755
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 23918              		.loc 1 1206 46 is_stmt 0 view .LVU7756
 23919 026a B41E     		subs	r4, r6, #2
 23920              	.LVL2419:
 23921              	.LBB4764:
 23922              	.LBI4764:
 778:Core/Src/lz4.c **** {
 23923              		.loc 1 778 22 is_stmt 1 view .LVU7757
 23924              	.LBB4765:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 23925              		.loc 1 780 5 view .LVU7758
 781:Core/Src/lz4.c **** }
 23926              		.loc 1 781 5 view .LVU7759
 781:Core/Src/lz4.c **** }
 23927              		.loc 1 781 12 is_stmt 0 view .LVU7760
 23928 026c 2000     		movs	r0, r4
 23929 026e FFF7FEFF 		bl	LZ4_read32
 23930              	.LVL2420:
 23931              	.LBB4766:
 23932              	.LBI4766:
 758:Core/Src/lz4.c **** {
 23933              		.loc 1 758 22 is_stmt 1 view .LVU7761
 23934              	.LBB4767:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 23935              		.loc 1 760 5 view .LVU7762
 761:Core/Src/lz4.c ****     else
 23936              		.loc 1 761 9 view .LVU7763
 761:Core/Src/lz4.c ****     else
 23937              		.loc 1 761 27 is_stmt 0 view .LVU7764
 23938 0272 8300     		lsls	r3, r0, #2
 23939 0274 1B18     		adds	r3, r3, r0
 23940 0276 5B01     		lsls	r3, r3, #5
 23941 0278 1B1A     		subs	r3, r3, r0
 23942 027a 5A01     		lsls	r2, r3, #5
 23943 027c 9B18     		adds	r3, r3, r2
 23944 027e 9B00     		lsls	r3, r3, #2
 23945 0280 1B1A     		subs	r3, r3, r0
 23946 0282 5A01     		lsls	r2, r3, #5
 23947 0284 D21A     		subs	r2, r2, r3
 23948 0286 1302     		lsls	r3, r2, #8
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 597


 23949 0288 9B1A     		subs	r3, r3, r2
 23950 028a 1B01     		lsls	r3, r3, #4
 23951 028c 1818     		adds	r0, r3, r0
 23952              	.LVL2421:
 761:Core/Src/lz4.c ****     else
 23953              		.loc 1 761 42 view .LVU7765
 23954 028e C00C     		lsrs	r0, r0, #19
 23955              	.LVL2422:
 761:Core/Src/lz4.c ****     else
 23956              		.loc 1 761 42 view .LVU7766
 23957              	.LBE4767:
 23958              	.LBE4766:
 23959              	.LBE4765:
 23960              	.LBE4764:
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 23961              		.loc 1 1207 13 is_stmt 1 view .LVU7767
 23962              	.LBB4768:
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 23963              		.loc 1 1210 17 view .LVU7768
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 23964              		.loc 1 1210 46 is_stmt 0 view .LVU7769
 23965 0290 079D     		ldr	r5, [sp, #28]
 23966 0292 641B     		subs	r4, r4, r5
 23967              	.LVL2423:
1211:Core/Src/lz4.c ****         }   }
 23968              		.loc 1 1211 17 is_stmt 1 view .LVU7770
 23969              	.LBB4769:
 23970              	.LBI4769:
 796:Core/Src/lz4.c **** {
 23971              		.loc 1 796 23 view .LVU7771
 23972              	.LBE4769:
 23973              	.LBE4768:
 23974              	.LBE4763:
 23975              	.LBE4796:
 23976              	.LBE4807:
 23977              	.LBE4815:
 23978              	.LBE4824:
 23979              	.LBE4832:
 798:Core/Src/lz4.c ****     {
 23980              		.loc 1 798 5 view .LVU7772
 23981              	.LBB4833:
 23982              	.LBB4825:
 23983              	.LBB4816:
 23984              	.LBB4808:
 23985              	.LBB4797:
 23986              	.LBB4773:
 23987              	.LBB4772:
 23988              	.LBB4771:
 23989              	.LBB4770:
 804:Core/Src/lz4.c ****     }
 23990              		.loc 1 804 19 view .LVU7773
 804:Core/Src/lz4.c ****     }
 23991              		.loc 1 804 54 view .LVU7774
 804:Core/Src/lz4.c ****     }
 23992              		.loc 1 804 75 view .LVU7775
 804:Core/Src/lz4.c ****     }
 23993              		.loc 1 804 84 is_stmt 0 view .LVU7776
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 598


 23994 0294 4000     		lsls	r0, r0, #1
 23995              	.LVL2424:
 804:Core/Src/lz4.c ****     }
 23996              		.loc 1 804 88 view .LVU7777
 23997 0296 0899     		ldr	r1, [sp, #32]
 23998 0298 0C52     		strh	r4, [r1, r0]
 804:Core/Src/lz4.c ****     }
 23999              		.loc 1 804 100 is_stmt 1 view .LVU7778
 24000              	.LVL2425:
 804:Core/Src/lz4.c ****     }
 24001              		.loc 1 804 100 is_stmt 0 view .LVU7779
 24002              	.LBE4770:
 24003              	.LBE4771:
 24004              	.LBE4772:
 24005              	.LBE4773:
1215:Core/Src/lz4.c **** 
 24006              		.loc 1 1215 9 is_stmt 1 view .LVU7780
 24007              	.LBB4774:
1225:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
 24008              		.loc 1 1225 13 view .LVU7781
 24009              	.LBB4775:
 24010              	.LBI4775:
 778:Core/Src/lz4.c **** {
 24011              		.loc 1 778 22 view .LVU7782
 24012              	.LBB4776:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 24013              		.loc 1 780 5 view .LVU7783
 781:Core/Src/lz4.c **** }
 24014              		.loc 1 781 5 view .LVU7784
 781:Core/Src/lz4.c **** }
 24015              		.loc 1 781 12 is_stmt 0 view .LVU7785
 24016 029a 3000     		movs	r0, r6
 24017 029c FFF7FEFF 		bl	LZ4_read32
 24018              	.LVL2426:
 24019              	.LBB4777:
 24020              	.LBI4777:
 758:Core/Src/lz4.c **** {
 24021              		.loc 1 758 22 is_stmt 1 view .LVU7786
 24022              	.LBB4778:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 24023              		.loc 1 760 5 view .LVU7787
 761:Core/Src/lz4.c ****     else
 24024              		.loc 1 761 9 view .LVU7788
 761:Core/Src/lz4.c ****     else
 24025              		.loc 1 761 27 is_stmt 0 view .LVU7789
 24026 02a0 8300     		lsls	r3, r0, #2
 24027 02a2 1B18     		adds	r3, r3, r0
 24028 02a4 5B01     		lsls	r3, r3, #5
 24029 02a6 1B1A     		subs	r3, r3, r0
 24030 02a8 5A01     		lsls	r2, r3, #5
 24031 02aa 9B18     		adds	r3, r3, r2
 24032 02ac 9B00     		lsls	r3, r3, #2
 24033 02ae 1B1A     		subs	r3, r3, r0
 24034 02b0 5A01     		lsls	r2, r3, #5
 24035 02b2 D21A     		subs	r2, r2, r3
 24036 02b4 1302     		lsls	r3, r2, #8
 24037 02b6 9B1A     		subs	r3, r3, r2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 599


 24038 02b8 1B01     		lsls	r3, r3, #4
 24039 02ba 1818     		adds	r0, r3, r0
 24040              	.LVL2427:
 761:Core/Src/lz4.c ****     else
 24041              		.loc 1 761 42 view .LVU7790
 24042 02bc C00C     		lsrs	r0, r0, #19
 24043              	.LVL2428:
 761:Core/Src/lz4.c ****     else
 24044              		.loc 1 761 42 view .LVU7791
 24045              	.LBE4778:
 24046              	.LBE4777:
 24047              	.LBE4776:
 24048              	.LBE4775:
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 24049              		.loc 1 1226 13 is_stmt 1 view .LVU7792
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 24050              		.loc 1 1226 41 is_stmt 0 view .LVU7793
 24051 02be 2A00     		movs	r2, r5
 24052 02c0 731B     		subs	r3, r6, r5
 24053              	.LVL2429:
1227:Core/Src/lz4.c ****             assert(matchIndex < current);
 24054              		.loc 1 1227 13 is_stmt 1 view .LVU7794
 24055              	.LBB4779:
 24056              	.LBI4779:
 827:Core/Src/lz4.c **** {
 24057              		.loc 1 827 22 view .LVU7795
 24058              	.LBB4780:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 24059              		.loc 1 829 5 view .LVU7796
 24060              	.LBE4780:
 24061              	.LBE4779:
 24062              	.LBE4774:
 24063              	.LBE4797:
 24064              	.LBE4808:
 24065              	.LBE4816:
 24066              	.LBE4825:
 24067              	.LBE4833:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 24068              		.loc 1 829 44 view .LVU7797
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 24069              		.loc 1 830 5 view .LVU7798
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 24070              		.loc 1 835 5 view .LVU7799
 24071              	.LBB4834:
 24072              	.LBB4826:
 24073              	.LBB4817:
 24074              	.LBB4809:
 24075              	.LBB4798:
 24076              	.LBB4786:
 24077              	.LBB4782:
 24078              	.LBB4781:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 24079              		.loc 1 836 9 view .LVU7800
 837:Core/Src/lz4.c ****         return hashTable[h];
 24080              		.loc 1 837 9 view .LVU7801
 838:Core/Src/lz4.c ****     }
 24081              		.loc 1 838 9 view .LVU7802
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 600


 838:Core/Src/lz4.c ****     }
 24082              		.loc 1 838 25 is_stmt 0 view .LVU7803
 24083 02c2 4000     		lsls	r0, r0, #1
 24084              	.LVL2430:
 838:Core/Src/lz4.c ****     }
 24085              		.loc 1 838 25 view .LVU7804
 24086 02c4 0899     		ldr	r1, [sp, #32]
 24087 02c6 0D5A     		ldrh	r5, [r1, r0]
 24088              	.LVL2431:
 838:Core/Src/lz4.c ****     }
 24089              		.loc 1 838 25 view .LVU7805
 24090              	.LBE4781:
 24091              	.LBE4782:
1228:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
 24092              		.loc 1 1228 13 is_stmt 1 view .LVU7806
1229:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 24093              		.loc 1 1229 13 view .LVU7807
1241:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 24094              		.loc 1 1241 20 view .LVU7808
1251:Core/Src/lz4.c ****             }
 24095              		.loc 1 1251 17 view .LVU7809
1251:Core/Src/lz4.c ****             }
 24096              		.loc 1 1251 23 is_stmt 0 view .LVU7810
 24097 02c8 9446     		mov	ip, r2
 24098 02ca 6544     		add	r5, r5, ip
 24099              	.LVL2432:
1253:Core/Src/lz4.c ****             assert(matchIndex < current);
 24100              		.loc 1 1253 13 is_stmt 1 view .LVU7811
 24101              	.LBB4783:
 24102              	.LBI4783:
 796:Core/Src/lz4.c **** {
 24103              		.loc 1 796 23 view .LVU7812
 24104              	.LBE4783:
 24105              	.LBE4786:
 24106              	.LBE4798:
 24107              	.LBE4809:
 24108              	.LBE4817:
 24109              	.LBE4826:
 24110              	.LBE4834:
 798:Core/Src/lz4.c ****     {
 24111              		.loc 1 798 5 view .LVU7813
 24112              	.LBB4835:
 24113              	.LBB4827:
 24114              	.LBB4818:
 24115              	.LBB4810:
 24116              	.LBB4799:
 24117              	.LBB4787:
 24118              	.LBB4785:
 24119              	.LBB4784:
 804:Core/Src/lz4.c ****     }
 24120              		.loc 1 804 19 view .LVU7814
 804:Core/Src/lz4.c ****     }
 24121              		.loc 1 804 54 view .LVU7815
 804:Core/Src/lz4.c ****     }
 24122              		.loc 1 804 75 view .LVU7816
 804:Core/Src/lz4.c ****     }
 24123              		.loc 1 804 88 is_stmt 0 view .LVU7817
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 601


 24124 02cc 0B52     		strh	r3, [r1, r0]
 24125              	.LVL2433:
 804:Core/Src/lz4.c ****     }
 24126              		.loc 1 804 100 is_stmt 1 view .LVU7818
 804:Core/Src/lz4.c ****     }
 24127              		.loc 1 804 100 is_stmt 0 view .LVU7819
 24128              	.LBE4784:
 24129              	.LBE4785:
1254:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
 24130              		.loc 1 1254 13 is_stmt 1 view .LVU7820
1255:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
 24131              		.loc 1 1255 13 view .LVU7821
1257:Core/Src/lz4.c ****                 token=op++;
 24132              		.loc 1 1257 19 is_stmt 0 view .LVU7822
 24133 02ce 2800     		movs	r0, r5
 24134 02d0 FFF7FEFF 		bl	LZ4_read32
 24135              	.LVL2434:
 24136 02d4 0400     		movs	r4, r0
 24137              	.LVL2435:
1257:Core/Src/lz4.c ****                 token=op++;
 24138              		.loc 1 1257 40 view .LVU7823
 24139 02d6 3000     		movs	r0, r6
 24140 02d8 FFF7FEFF 		bl	LZ4_read32
 24141              	.LVL2436:
1257:Core/Src/lz4.c ****                 token=op++;
 24142              		.loc 1 1257 15 view .LVU7824
 24143 02dc 8442     		cmp	r4, r0
 24144 02de 00D0     		beq	.LCB31066
 24145 02e0 C9E0     		b	.L1019	@long jump
 24146              	.LCB31066:
1258:Core/Src/lz4.c ****                 *token=0;
 24147              		.loc 1 1258 17 is_stmt 1 view .LVU7825
1258:Core/Src/lz4.c ****                 *token=0;
 24148              		.loc 1 1258 25 is_stmt 0 view .LVU7826
 24149 02e2 7C1C     		adds	r4, r7, #1
 24150              	.LVL2437:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 24151              		.loc 1 1259 17 is_stmt 1 view .LVU7827
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 24152              		.loc 1 1259 23 is_stmt 0 view .LVU7828
 24153 02e4 0023     		movs	r3, #0
 24154 02e6 3B70     		strb	r3, [r7]
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 24155              		.loc 1 1260 17 is_stmt 1 view .LVU7829
1261:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
 24156              		.loc 1 1261 17 view .LVU7830
1262:Core/Src/lz4.c ****                 goto _next_match;
 24157              		.loc 1 1262 97 view .LVU7831
1263:Core/Src/lz4.c ****             }
 24158              		.loc 1 1263 17 view .LVU7832
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 24159              		.loc 1 1259 23 is_stmt 0 view .LVU7833
 24160 02e8 3200     		movs	r2, r6
 24161              	.LVL2438:
 24162              	.L1020:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 24163              		.loc 1 1259 23 view .LVU7834
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 602


 24164              	.LBE4787:
 24165              	.LBB4788:
1104:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
 24166              		.loc 1 1104 13 is_stmt 1 view .LVU7835
1105:Core/Src/lz4.c ****         }
 24167              		.loc 1 1105 101 view .LVU7836
 24168              	.LBE4788:
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 24169              		.loc 1 1117 9 view .LVU7837
1118:Core/Src/lz4.c ****             /* the match was too close to the end, rewind and go to last literals */
 24170              		.loc 1 1118 60 is_stmt 0 view .LVU7838
 24171 02ea 2300     		movs	r3, r4
 24172 02ec 0B33     		adds	r3, r3, #11
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 24173              		.loc 1 1117 45 view .LVU7839
 24174 02ee 0499     		ldr	r1, [sp, #16]
 24175 02f0 9942     		cmp	r1, r3
 24176 02f2 00D2     		bcs	.LCB31115
 24177 02f4 0AE1     		b	.L1132	@long jump
 24178              	.LCB31115:
1125:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
 24179              		.loc 1 1125 9 is_stmt 1 view .LVU7840
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 24180              		.loc 1 1130 13 view .LVU7841
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 24181              		.loc 1 1130 90 view .LVU7842
1131:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)(ip - match)); op+=2;
 24182              		.loc 1 1131 13 view .LVU7843
1132:Core/Src/lz4.c ****         }
 24183              		.loc 1 1132 13 view .LVU7844
1132:Core/Src/lz4.c ****         }
 24184              		.loc 1 1132 40 is_stmt 0 view .LVU7845
 24185 02f6 711B     		subs	r1, r6, r5
1132:Core/Src/lz4.c ****         }
 24186              		.loc 1 1132 13 view .LVU7846
 24187 02f8 89B2     		uxth	r1, r1
 24188 02fa 2000     		movs	r0, r4
 24189 02fc FFF7FEFF 		bl	LZ4_writeLE16
 24190              	.LVL2439:
1132:Core/Src/lz4.c ****         }
 24191              		.loc 1 1132 51 is_stmt 1 view .LVU7847
1132:Core/Src/lz4.c ****         }
 24192              		.loc 1 1132 53 is_stmt 0 view .LVU7848
 24193 0300 0234     		adds	r4, r4, #2
 24194              	.LVL2440:
 24195              	.LBB4789:
1136:Core/Src/lz4.c **** 
 24196              		.loc 1 1136 13 is_stmt 1 view .LVU7849
1138:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
 24197              		.loc 1 1138 13 view .LVU7850
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 24198              		.loc 1 1152 17 view .LVU7851
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 24199              		.loc 1 1152 29 is_stmt 0 view .LVU7852
 24200 0302 331D     		adds	r3, r6, #4
 24201 0304 9A46     		mov	r10, r3
 24202 0306 2B1D     		adds	r3, r5, #4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 603


 24203 0308 9946     		mov	r9, r3
 24204              	.LVL2441:
 24205              	.LBB4748:
 24206              	.LBI4741:
 661:Core/Src/lz4.c **** {
 24207              		.loc 1 661 10 is_stmt 1 view .LVU7853
 24208              	.LBB4747:
 663:Core/Src/lz4.c **** 
 24209              		.loc 1 663 5 view .LVU7854
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 24210              		.loc 1 665 5 view .LVU7855
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 24211              		.loc 1 665 9 is_stmt 0 view .LVU7856
 24212 030a 099B     		ldr	r3, [sp, #36]
 24213              	.LVL2442:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 24214              		.loc 1 665 9 view .LVU7857
 24215 030c 0822     		movs	r2, #8
 24216 030e 5242     		rsbs	r2, r2, #0
 24217 0310 9446     		mov	ip, r2
 24218 0312 6344     		add	r3, r3, ip
 24219 0314 9B46     		mov	fp, r3
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 24220              		.loc 1 665 8 view .LVU7858
 24221 0316 9A45     		cmp	r10, r3
 24222 0318 2AD2     		bcs	.L1112
 24223              	.LBB4744:
 666:Core/Src/lz4.c ****         if (!diff) {
 24224              		.loc 1 666 9 is_stmt 1 view .LVU7859
 666:Core/Src/lz4.c ****         if (!diff) {
 24225              		.loc 1 666 28 is_stmt 0 view .LVU7860
 24226 031a 4846     		mov	r0, r9
 24227 031c FFF7FEFF 		bl	LZ4_read_ARCH
 24228              	.LVL2443:
 24229 0320 8046     		mov	r8, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 24230              		.loc 1 666 52 view .LVU7861
 24231 0322 5046     		mov	r0, r10
 24232 0324 FFF7FEFF 		bl	LZ4_read_ARCH
 24233              	.LVL2444:
 24234 0328 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 24235              		.loc 1 666 21 view .LVU7862
 24236 032a 4046     		mov	r0, r8
 24237 032c 5840     		eors	r0, r3
 24238              	.LVL2445:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 24239              		.loc 1 667 9 is_stmt 1 view .LVU7863
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 24240              		.loc 1 667 12 is_stmt 0 view .LVU7864
 24241 032e 9845     		cmp	r8, r3
 24242 0330 00D0     		beq	.LCB31173
 24243 0332 7EE7     		b	.L1005	@long jump
 24244              	.LCB31173:
 668:Core/Src/lz4.c ****         } else {
 24245              		.loc 1 668 13 is_stmt 1 view .LVU7865
 668:Core/Src/lz4.c ****         } else {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 604


 24246              		.loc 1 668 16 is_stmt 0 view .LVU7866
 24247 0334 0823     		movs	r3, #8
 24248 0336 9846     		mov	r8, r3
 24249 0338 B044     		add	r8, r8, r6
 24250              	.LVL2446:
 668:Core/Src/lz4.c ****         } else {
 24251              		.loc 1 668 28 is_stmt 1 view .LVU7867
 668:Core/Src/lz4.c ****         } else {
 24252              		.loc 1 668 34 is_stmt 0 view .LVU7868
 24253 033a 9946     		mov	r9, r3
 24254              	.LVL2447:
 668:Core/Src/lz4.c ****         } else {
 24255              		.loc 1 668 34 view .LVU7869
 24256 033c A944     		add	r9, r9, r5
 24257              	.LVL2448:
 24258              	.L1008:
 668:Core/Src/lz4.c ****         } else {
 24259              		.loc 1 668 34 view .LVU7870
 24260              	.LBE4744:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 24261              		.loc 1 673 11 is_stmt 1 view .LVU7871
 24262 033e D845     		cmp	r8, fp
 24263 0340 22D2     		bcs	.L1141
 24264              	.LBB4745:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 24265              		.loc 1 674 9 view .LVU7872
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 24266              		.loc 1 674 28 is_stmt 0 view .LVU7873
 24267 0342 4846     		mov	r0, r9
 24268 0344 FFF7FEFF 		bl	LZ4_read_ARCH
 24269              	.LVL2449:
 24270 0348 0500     		movs	r5, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 24271              		.loc 1 674 52 view .LVU7874
 24272 034a 4046     		mov	r0, r8
 24273 034c FFF7FEFF 		bl	LZ4_read_ARCH
 24274              	.LVL2450:
 24275 0350 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 24276              		.loc 1 674 21 view .LVU7875
 24277 0352 2800     		movs	r0, r5
 24278 0354 5840     		eors	r0, r3
 24279              	.LVL2451:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 24280              		.loc 1 675 9 is_stmt 1 view .LVU7876
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 24281              		.loc 1 675 12 is_stmt 0 view .LVU7877
 24282 0356 9D42     		cmp	r5, r3
 24283 0358 05D0     		beq	.L1142
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 24284              		.loc 1 676 9 is_stmt 1 view .LVU7878
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 24285              		.loc 1 676 16 is_stmt 0 view .LVU7879
 24286 035a FFF7FEFF 		bl	LZ4_NbCommonBytes
 24287              	.LVL2452:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 24288              		.loc 1 676 13 view .LVU7880
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 605


 24289 035e 4044     		add	r0, r0, r8
 24290              	.LVL2453:
 677:Core/Src/lz4.c ****     }
 24291              		.loc 1 677 9 is_stmt 1 view .LVU7881
 677:Core/Src/lz4.c ****     }
 24292              		.loc 1 677 31 is_stmt 0 view .LVU7882
 24293 0360 5346     		mov	r3, r10
 24294 0362 C51A     		subs	r5, r0, r3
 677:Core/Src/lz4.c ****     }
 24295              		.loc 1 677 16 view .LVU7883
 24296 0364 68E7     		b	.L1006
 24297              	.LVL2454:
 24298              	.L1142:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 24299              		.loc 1 675 22 is_stmt 1 view .LVU7884
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 24300              		.loc 1 675 25 is_stmt 0 view .LVU7885
 24301 0366 0423     		movs	r3, #4
 24302 0368 9C46     		mov	ip, r3
 24303 036a E044     		add	r8, r8, ip
 24304              	.LVL2455:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 24305              		.loc 1 675 37 is_stmt 1 view .LVU7886
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 24306              		.loc 1 675 43 is_stmt 0 view .LVU7887
 24307 036c E144     		add	r9, r9, ip
 24308              	.LVL2456:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 24309              		.loc 1 675 55 is_stmt 1 view .LVU7888
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 24310              		.loc 1 675 9 is_stmt 0 view .LVU7889
 24311 036e E6E7     		b	.L1008
 24312              	.LVL2457:
 24313              	.L1112:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 24314              		.loc 1 675 9 view .LVU7890
 24315              	.LBE4745:
 24316              	.LBB4746:
 24317 0370 D046     		mov	r8, r10
 24318 0372 E4E7     		b	.L1008
 24319              	.L1176:
 24320              		.align	2
 24321              	.L1175:
 24322 0374 20400000 		.word	16416
 24323 0378 0A000100 		.word	65546
 24324 037c 08400000 		.word	16392
 24325 0380 10400000 		.word	16400
 24326 0384 0C400000 		.word	16396
 24327              	.LVL2458:
 24328              	.L1141:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 24329              		.loc 1 675 9 view .LVU7891
 24330              	.LBE4746:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 24331              		.loc 1 680 5 is_stmt 1 view .LVU7892
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 24332              		.loc 1 681 5 view .LVU7893
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 606


 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 24333              		.loc 1 681 23 is_stmt 0 view .LVU7894
 24334 0388 099B     		ldr	r3, [sp, #36]
 24335 038a 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 24336              		.loc 1 681 8 view .LVU7895
 24337 038c 9845     		cmp	r8, r3
 24338 038e 08D2     		bcs	.L1010
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 24339              		.loc 1 681 32 view .LVU7896
 24340 0390 4846     		mov	r0, r9
 24341 0392 FFF7FEFF 		bl	LZ4_read16
 24342              	.LVL2459:
 24343 0396 0500     		movs	r5, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 24344              		.loc 1 681 54 view .LVU7897
 24345 0398 4046     		mov	r0, r8
 24346 039a FFF7FEFF 		bl	LZ4_read16
 24347              	.LVL2460:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 24348              		.loc 1 681 28 view .LVU7898
 24349 039e 8542     		cmp	r5, r0
 24350 03a0 0CD0     		beq	.L1143
 24351              	.L1010:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 24352              		.loc 1 682 5 is_stmt 1 view .LVU7899
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 24353              		.loc 1 682 8 is_stmt 0 view .LVU7900
 24354 03a2 0B9B     		ldr	r3, [sp, #44]
 24355 03a4 4345     		cmp	r3, r8
 24356 03a6 05D9     		bls	.L1011
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 24357              		.loc 1 682 28 view .LVU7901
 24358 03a8 4B46     		mov	r3, r9
 24359 03aa 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 24360              		.loc 1 682 39 view .LVU7902
 24361 03ac 4346     		mov	r3, r8
 24362 03ae 1B78     		ldrb	r3, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 24363              		.loc 1 682 24 view .LVU7903
 24364 03b0 9A42     		cmp	r2, r3
 24365 03b2 08D0     		beq	.L1144
 24366              	.L1011:
 683:Core/Src/lz4.c **** }
 24367              		.loc 1 683 5 is_stmt 1 view .LVU7904
 683:Core/Src/lz4.c **** }
 24368              		.loc 1 683 27 is_stmt 0 view .LVU7905
 24369 03b4 4346     		mov	r3, r8
 24370 03b6 5246     		mov	r2, r10
 24371 03b8 9D1A     		subs	r5, r3, r2
 683:Core/Src/lz4.c **** }
 24372              		.loc 1 683 12 view .LVU7906
 24373 03ba 3DE7     		b	.L1006
 24374              	.L1143:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 24375              		.loc 1 681 74 is_stmt 1 view .LVU7907
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 607


 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 24376              		.loc 1 681 77 is_stmt 0 view .LVU7908
 24377 03bc 0223     		movs	r3, #2
 24378 03be 9C46     		mov	ip, r3
 24379 03c0 E044     		add	r8, r8, ip
 24380              	.LVL2461:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 24381              		.loc 1 681 82 is_stmt 1 view .LVU7909
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 24382              		.loc 1 681 88 is_stmt 0 view .LVU7910
 24383 03c2 E144     		add	r9, r9, ip
 24384              	.LVL2462:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 24385              		.loc 1 681 88 view .LVU7911
 24386 03c4 EDE7     		b	.L1010
 24387              	.L1144:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 24388              		.loc 1 682 46 is_stmt 1 view .LVU7912
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 24389              		.loc 1 682 49 is_stmt 0 view .LVU7913
 24390 03c6 0123     		movs	r3, #1
 24391 03c8 9C46     		mov	ip, r3
 24392 03ca E044     		add	r8, r8, ip
 24393              	.LVL2463:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 24394              		.loc 1 682 49 view .LVU7914
 24395 03cc F2E7     		b	.L1011
 24396              	.LVL2464:
 24397              	.L1139:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 24398              		.loc 1 682 49 view .LVU7915
 24399              	.LBE4747:
 24400              	.LBE4748:
1159:Core/Src/lz4.c ****                     /* Match description too long : reduce it */
 24401              		.loc 1 1159 17 is_stmt 1 view .LVU7916
 24402              	.LBB4749:
1161:Core/Src/lz4.c ****                     ip -= matchCode - newMatchCode;
 24403              		.loc 1 1161 21 view .LVU7917
1161:Core/Src/lz4.c ****                     ip -= matchCode - newMatchCode;
 24404              		.loc 1 1161 113 is_stmt 0 view .LVU7918
 24405 03ce 1A1B     		subs	r2, r3, r4
1161:Core/Src/lz4.c ****                     ip -= matchCode - newMatchCode;
 24406              		.loc 1 1161 97 view .LVU7919
 24407 03d0 1302     		lsls	r3, r2, #8
 24408 03d2 9B1A     		subs	r3, r3, r2
1161:Core/Src/lz4.c ****                     ip -= matchCode - newMatchCode;
 24409              		.loc 1 1161 25 view .LVU7920
 24410 03d4 D74A     		ldr	r2, .L1177
 24411 03d6 9146     		mov	r9, r2
 24412 03d8 9944     		add	r9, r9, r3
 24413              	.LVL2465:
1162:Core/Src/lz4.c ****                     assert(newMatchCode < matchCode);
 24414              		.loc 1 1162 21 is_stmt 1 view .LVU7921
1162:Core/Src/lz4.c ****                     assert(newMatchCode < matchCode);
 24415              		.loc 1 1162 24 is_stmt 0 view .LVU7922
 24416 03da 4B46     		mov	r3, r9
 24417 03dc 5D1B     		subs	r5, r3, r5
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 608


 24418              	.LVL2466:
1162:Core/Src/lz4.c ****                     assert(newMatchCode < matchCode);
 24419              		.loc 1 1162 24 view .LVU7923
 24420 03de 7619     		adds	r6, r6, r5
 24421              	.LVL2467:
1163:Core/Src/lz4.c ****                     matchCode = newMatchCode;
 24422              		.loc 1 1163 21 is_stmt 1 view .LVU7924
1164:Core/Src/lz4.c ****                     if (unlikely(ip <= filledIp)) {
 24423              		.loc 1 1164 21 view .LVU7925
1165:Core/Src/lz4.c ****                         /* We have already filled up to filledIp so if ip ends up less than filledI
 24424              		.loc 1 1165 21 view .LVU7926
1165:Core/Src/lz4.c ****                         /* We have already filled up to filledIp so if ip ends up less than filledI
 24425              		.loc 1 1165 24 is_stmt 0 view .LVU7927
 24426 03e0 059B     		ldr	r3, [sp, #20]
 24427 03e2 B342     		cmp	r3, r6
 24428 03e4 1ED2     		bcs	.L1113
1164:Core/Src/lz4.c ****                     if (unlikely(ip <= filledIp)) {
 24429              		.loc 1 1164 31 view .LVU7928
 24430 03e6 4D46     		mov	r5, r9
 24431 03e8 33E7     		b	.L1012
 24432              	.LVL2468:
 24433              	.L1014:
 24434              	.LBB4750:
 24435              	.LBB4751:
1174:Core/Src/lz4.c ****                             LZ4_clearHash(h, cctx->hashTable, tableType);
 24436              		.loc 1 1174 29 is_stmt 1 view .LVU7929
 24437              	.LBB4752:
 24438              	.LBI4752:
 778:Core/Src/lz4.c **** {
 24439              		.loc 1 778 22 view .LVU7930
 24440              	.LBB4753:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 24441              		.loc 1 780 5 view .LVU7931
 781:Core/Src/lz4.c **** }
 24442              		.loc 1 781 5 view .LVU7932
 781:Core/Src/lz4.c **** }
 24443              		.loc 1 781 12 is_stmt 0 view .LVU7933
 24444 03ea 2800     		movs	r0, r5
 24445 03ec FFF7FEFF 		bl	LZ4_read32
 24446              	.LVL2469:
 24447              	.LBB4754:
 24448              	.LBI4754:
 758:Core/Src/lz4.c **** {
 24449              		.loc 1 758 22 is_stmt 1 view .LVU7934
 24450              	.LBB4755:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 24451              		.loc 1 760 5 view .LVU7935
 761:Core/Src/lz4.c ****     else
 24452              		.loc 1 761 9 view .LVU7936
 761:Core/Src/lz4.c ****     else
 24453              		.loc 1 761 27 is_stmt 0 view .LVU7937
 24454 03f0 8300     		lsls	r3, r0, #2
 24455 03f2 1B18     		adds	r3, r3, r0
 24456 03f4 5B01     		lsls	r3, r3, #5
 24457 03f6 1B1A     		subs	r3, r3, r0
 24458 03f8 5A01     		lsls	r2, r3, #5
 24459 03fa 9B18     		adds	r3, r3, r2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 609


 24460 03fc 9B00     		lsls	r3, r3, #2
 24461 03fe 1B1A     		subs	r3, r3, r0
 24462 0400 5A01     		lsls	r2, r3, #5
 24463 0402 D21A     		subs	r2, r2, r3
 24464 0404 1302     		lsls	r3, r2, #8
 24465 0406 9B1A     		subs	r3, r3, r2
 24466 0408 1B01     		lsls	r3, r3, #4
 24467 040a 1B18     		adds	r3, r3, r0
 761:Core/Src/lz4.c ****     else
 24468              		.loc 1 761 42 view .LVU7938
 24469 040c DB0C     		lsrs	r3, r3, #19
 24470              	.LVL2470:
 761:Core/Src/lz4.c ****     else
 24471              		.loc 1 761 42 view .LVU7939
 24472              	.LBE4755:
 24473              	.LBE4754:
 24474              	.LBE4753:
 24475              	.LBE4752:
1175:Core/Src/lz4.c ****                         }
 24476              		.loc 1 1175 29 is_stmt 1 view .LVU7940
 24477              	.LBB4756:
 24478              	.LBI4756:
 784:Core/Src/lz4.c **** {
 24479              		.loc 1 784 23 view .LVU7941
 24480              	.LBE4756:
 24481              	.LBE4751:
 24482              	.LBE4750:
 24483              	.LBE4749:
 24484              	.LBE4789:
 24485              	.LBE4799:
 24486              	.LBE4810:
 24487              	.LBE4818:
 24488              	.LBE4827:
 24489              	.LBE4835:
 786:Core/Src/lz4.c ****     {
 24490              		.loc 1 786 5 view .LVU7942
 24491              	.LBB4836:
 24492              	.LBB4828:
 24493              	.LBB4819:
 24494              	.LBB4811:
 24495              	.LBB4800:
 24496              	.LBB4790:
 24497              	.LBB4762:
 24498              	.LBB4760:
 24499              	.LBB4759:
 24500              	.LBB4758:
 24501              	.LBB4757:
 792:Core/Src/lz4.c ****     }
 24502              		.loc 1 792 19 view .LVU7943
 792:Core/Src/lz4.c ****     }
 24503              		.loc 1 792 54 view .LVU7944
 792:Core/Src/lz4.c ****     }
 24504              		.loc 1 792 63 is_stmt 0 view .LVU7945
 24505 040e 5B00     		lsls	r3, r3, #1
 24506              	.LVL2471:
 792:Core/Src/lz4.c ****     }
 24507              		.loc 1 792 63 view .LVU7946
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 610


 24508 0410 F318     		adds	r3, r6, r3
 792:Core/Src/lz4.c ****     }
 24509              		.loc 1 792 67 view .LVU7947
 24510 0412 0022     		movs	r2, #0
 24511              	.LVL2472:
 792:Core/Src/lz4.c ****     }
 24512              		.loc 1 792 67 view .LVU7948
 24513 0414 1A80     		strh	r2, [r3]
 792:Core/Src/lz4.c ****     }
 24514              		.loc 1 792 72 is_stmt 1 view .LVU7949
 24515              	.LVL2473:
 792:Core/Src/lz4.c ****     }
 24516              		.loc 1 792 72 is_stmt 0 view .LVU7950
 24517              	.LBE4757:
 24518              	.LBE4758:
 24519              	.LBE4759:
1173:Core/Src/lz4.c ****                             U32 const h = LZ4_hashPosition(ptr, tableType);
 24520              		.loc 1 1173 57 is_stmt 1 view .LVU7951
 24521 0416 0135     		adds	r5, r5, #1
 24522              	.LVL2474:
 24523              	.L1013:
1173:Core/Src/lz4.c ****                             U32 const h = LZ4_hashPosition(ptr, tableType);
 24524              		.loc 1 1173 40 view .LVU7952
1173:Core/Src/lz4.c ****                             U32 const h = LZ4_hashPosition(ptr, tableType);
 24525              		.loc 1 1173 25 is_stmt 0 view .LVU7953
 24526 0418 AC42     		cmp	r4, r5
 24527 041a E6D2     		bcs	.L1014
 24528              	.LBE4760:
1164:Core/Src/lz4.c ****                     if (unlikely(ip <= filledIp)) {
 24529              		.loc 1 1164 31 view .LVU7954
 24530 041c 4646     		mov	r6, r8
 24531 041e 5446     		mov	r4, r10
 24532 0420 4D46     		mov	r5, r9
 24533              	.LVL2475:
1164:Core/Src/lz4.c ****                     if (unlikely(ip <= filledIp)) {
 24534              		.loc 1 1164 31 view .LVU7955
 24535 0422 16E7     		b	.L1012
 24536              	.LVL2476:
 24537              	.L1113:
 24538              	.LBB4761:
1173:Core/Src/lz4.c ****                             U32 const h = LZ4_hashPosition(ptr, tableType);
 24539              		.loc 1 1173 34 view .LVU7956
 24540 0424 3500     		movs	r5, r6
 24541 0426 B046     		mov	r8, r6
 24542 0428 A246     		mov	r10, r4
 24543              	.LVL2477:
1173:Core/Src/lz4.c ****                             U32 const h = LZ4_hashPosition(ptr, tableType);
 24544              		.loc 1 1173 34 view .LVU7957
 24545 042a 059C     		ldr	r4, [sp, #20]
 24546              	.LVL2478:
1173:Core/Src/lz4.c ****                             U32 const h = LZ4_hashPosition(ptr, tableType);
 24547              		.loc 1 1173 34 view .LVU7958
 24548 042c 089E     		ldr	r6, [sp, #32]
 24549              	.LVL2479:
1173:Core/Src/lz4.c ****                             U32 const h = LZ4_hashPosition(ptr, tableType);
 24550              		.loc 1 1173 34 view .LVU7959
 24551 042e F3E7     		b	.L1013
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 611


 24552              	.LVL2480:
 24553              	.L1140:
1173:Core/Src/lz4.c ****                             U32 const h = LZ4_hashPosition(ptr, tableType);
 24554              		.loc 1 1173 34 view .LVU7960
 24555              	.LBE4761:
 24556              	.LBE4762:
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 24557              		.loc 1 1184 17 is_stmt 1 view .LVU7961
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 24558              		.loc 1 1184 24 is_stmt 0 view .LVU7962
 24559 0430 3B78     		ldrb	r3, [r7]
 24560 0432 0F33     		adds	r3, r3, #15
 24561 0434 3B70     		strb	r3, [r7]
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 24562              		.loc 1 1185 17 is_stmt 1 view .LVU7963
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 24563              		.loc 1 1185 27 is_stmt 0 view .LVU7964
 24564 0436 0F3D     		subs	r5, r5, #15
 24565              	.LVL2481:
1186:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
 24566              		.loc 1 1186 17 is_stmt 1 view .LVU7965
 24567 0438 0121     		movs	r1, #1
 24568 043a 4942     		rsbs	r1, r1, #0
 24569 043c 2000     		movs	r0, r4
 24570 043e FFF7FEFF 		bl	LZ4_write32
 24571              	.LVL2482:
1187:Core/Src/lz4.c ****                     op+=4;
 24572              		.loc 1 1187 17 view .LVU7966
1187:Core/Src/lz4.c ****                     op+=4;
 24573              		.loc 1 1187 23 is_stmt 0 view .LVU7967
 24574 0442 08E0     		b	.L1016
 24575              	.L1017:
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 24576              		.loc 1 1188 21 is_stmt 1 view .LVU7968
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 24577              		.loc 1 1188 23 is_stmt 0 view .LVU7969
 24578 0444 0434     		adds	r4, r4, #4
 24579              	.LVL2483:
1189:Core/Src/lz4.c ****                     matchCode -= 4*255;
 24580              		.loc 1 1189 21 is_stmt 1 view .LVU7970
 24581 0446 0121     		movs	r1, #1
 24582 0448 4942     		rsbs	r1, r1, #0
 24583 044a 2000     		movs	r0, r4
 24584 044c FFF7FEFF 		bl	LZ4_write32
 24585              	.LVL2484:
1190:Core/Src/lz4.c ****                 }
 24586              		.loc 1 1190 21 view .LVU7971
1190:Core/Src/lz4.c ****                 }
 24587              		.loc 1 1190 31 is_stmt 0 view .LVU7972
 24588 0450 B94B     		ldr	r3, .L1177+4
 24589 0452 9C46     		mov	ip, r3
 24590 0454 6544     		add	r5, r5, ip
 24591              	.LVL2485:
 24592              	.L1016:
1187:Core/Src/lz4.c ****                     op+=4;
 24593              		.loc 1 1187 23 is_stmt 1 view .LVU7973
 24594 0456 FF23     		movs	r3, #255
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 612


 24595 0458 9B00     		lsls	r3, r3, #2
 24596 045a 9D42     		cmp	r5, r3
 24597 045c F2D2     		bcs	.L1017
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 24598              		.loc 1 1192 17 view .LVU7974
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 24599              		.loc 1 1192 33 is_stmt 0 view .LVU7975
 24600 045e FF21     		movs	r1, #255
 24601 0460 2800     		movs	r0, r5
 24602 0462 FFF7FEFF 		bl	__aeabi_uidiv
 24603              	.LVL2486:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 24604              		.loc 1 1192 20 view .LVU7976
 24605 0466 2418     		adds	r4, r4, r0
 24606              	.LVL2487:
1193:Core/Src/lz4.c ****             } else
 24607              		.loc 1 1193 17 is_stmt 1 view .LVU7977
1193:Core/Src/lz4.c ****             } else
 24608              		.loc 1 1193 42 is_stmt 0 view .LVU7978
 24609 0468 FF21     		movs	r1, #255
 24610 046a 2800     		movs	r0, r5
 24611 046c FFF7FEFF 		bl	__aeabi_uidivmod
 24612              	.LVL2488:
1193:Core/Src/lz4.c ****             } else
 24613              		.loc 1 1193 20 view .LVU7979
 24614 0470 671C     		adds	r7, r4, #1
 24615              	.LVL2489:
1193:Core/Src/lz4.c ****             } else
 24616              		.loc 1 1193 23 view .LVU7980
 24617 0472 2170     		strb	r1, [r4]
 24618 0474 F5E6     		b	.L1018
 24619              	.LVL2490:
 24620              	.L1019:
1193:Core/Src/lz4.c ****             } else
 24621              		.loc 1 1193 23 view .LVU7981
 24622              	.LBE4790:
1268:Core/Src/lz4.c **** 
 24623              		.loc 1 1268 18 view .LVU7982
 24624 0476 0A97     		str	r7, [sp, #40]
 24625 0478 089B     		ldr	r3, [sp, #32]
 24626 047a 9B46     		mov	fp, r3
1268:Core/Src/lz4.c **** 
 24627              		.loc 1 1268 9 is_stmt 1 view .LVU7983
1268:Core/Src/lz4.c **** 
 24628              		.loc 1 1268 18 is_stmt 0 view .LVU7984
 24629 047c 771C     		adds	r7, r6, #1
 24630              	.LVL2491:
 24631              	.LBB4791:
 24632              	.LBI4791:
 778:Core/Src/lz4.c **** {
 24633              		.loc 1 778 22 is_stmt 1 view .LVU7985
 24634              	.LBB4792:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 24635              		.loc 1 780 5 view .LVU7986
 781:Core/Src/lz4.c **** }
 24636              		.loc 1 781 5 view .LVU7987
 781:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 613


 24637              		.loc 1 781 12 is_stmt 0 view .LVU7988
 24638 047e 3800     		movs	r0, r7
 24639 0480 FFF7FEFF 		bl	LZ4_read32
 24640              	.LVL2492:
 24641              	.LBB4793:
 24642              	.LBI4793:
 758:Core/Src/lz4.c **** {
 24643              		.loc 1 758 22 is_stmt 1 view .LVU7989
 24644              	.LBB4794:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 24645              		.loc 1 760 5 view .LVU7990
 761:Core/Src/lz4.c ****     else
 24646              		.loc 1 761 9 view .LVU7991
 761:Core/Src/lz4.c ****     else
 24647              		.loc 1 761 27 is_stmt 0 view .LVU7992
 24648 0484 8300     		lsls	r3, r0, #2
 24649 0486 1B18     		adds	r3, r3, r0
 24650 0488 5B01     		lsls	r3, r3, #5
 24651 048a 1B1A     		subs	r3, r3, r0
 24652 048c 5A01     		lsls	r2, r3, #5
 24653 048e 9B18     		adds	r3, r3, r2
 24654 0490 9B00     		lsls	r3, r3, #2
 24655 0492 1B1A     		subs	r3, r3, r0
 24656 0494 5C01     		lsls	r4, r3, #5
 24657 0496 E31A     		subs	r3, r4, r3
 24658 0498 1C02     		lsls	r4, r3, #8
 24659 049a E41A     		subs	r4, r4, r3
 24660 049c 2401     		lsls	r4, r4, #4
 24661 049e 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 24662              		.loc 1 761 42 view .LVU7993
 24663 04a0 E40C     		lsrs	r4, r4, #19
 24664 04a2 0896     		str	r6, [sp, #32]
 24665              	.LVL2493:
 761:Core/Src/lz4.c ****     else
 24666              		.loc 1 761 42 view .LVU7994
 24667 04a4 3EE6     		b	.L1021
 24668              	.LVL2494:
 24669              	.L1110:
 761:Core/Src/lz4.c ****     else
 24670              		.loc 1 761 42 view .LVU7995
 24671              	.LBE4794:
 24672              	.LBE4793:
 24673              	.LBE4792:
 24674              	.LBE4791:
 24675              	.LBE4800:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 24676              		.loc 1 946 11 view .LVU7996
 24677 04a6 039B     		ldr	r3, [sp, #12]
 24678 04a8 0A93     		str	r3, [sp, #40]
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 24679              		.loc 1 934 17 view .LVU7997
 24680 04aa 029B     		ldr	r3, [sp, #8]
 24681 04ac 0893     		str	r3, [sp, #32]
 24682 04ae 06E0     		b	.L994
 24683              	.LVL2495:
 24684              	.L1114:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 614


 24685              	.LBB4801:
1200:Core/Src/lz4.c **** 
 24686              		.loc 1 1200 16 view .LVU7998
 24687 04b0 0A97     		str	r7, [sp, #40]
 24688 04b2 0C9B     		ldr	r3, [sp, #48]
 24689 04b4 9846     		mov	r8, r3
 24690 04b6 0896     		str	r6, [sp, #32]
 24691              	.LVL2496:
1200:Core/Src/lz4.c **** 
 24692              		.loc 1 1200 16 view .LVU7999
 24693 04b8 01E0     		b	.L994
 24694              	.LVL2497:
 24695              	.L1130:
1200:Core/Src/lz4.c **** 
 24696              		.loc 1 1200 16 view .LVU8000
 24697 04ba 0C9B     		ldr	r3, [sp, #48]
 24698 04bc 9846     		mov	r8, r3
 24699              	.LVL2498:
 24700              	.L994:
1200:Core/Src/lz4.c **** 
 24701              		.loc 1 1200 16 view .LVU8001
 24702              	.LBE4801:
 24703              	.LBB4802:
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 24704              		.loc 1 1274 9 is_stmt 1 view .LVU8002
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 24705              		.loc 1 1274 40 is_stmt 0 view .LVU8003
 24706 04be 099B     		ldr	r3, [sp, #36]
 24707 04c0 089A     		ldr	r2, [sp, #32]
 24708 04c2 9D1A     		subs	r5, r3, r2
 24709              	.LVL2499:
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 24710              		.loc 1 1275 9 is_stmt 1 view .LVU8004
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 24711              		.loc 1 1276 46 is_stmt 0 view .LVU8005
 24712 04c4 2800     		movs	r0, r5
 24713 04c6 F030     		adds	r0, r0, #240
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 24714              		.loc 1 1276 56 view .LVU8006
 24715 04c8 FF21     		movs	r1, #255
 24716 04ca FFF7FEFF 		bl	__aeabi_uidiv
 24717              	.LVL2500:
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 24718              		.loc 1 1276 31 view .LVU8007
 24719 04ce 2818     		adds	r0, r5, r0
 24720 04d0 0130     		adds	r0, r0, #1
 24721 04d2 0A9B     		ldr	r3, [sp, #40]
 24722 04d4 9C46     		mov	ip, r3
 24723 04d6 6044     		add	r0, r0, ip
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 24724              		.loc 1 1275 32 view .LVU8008
 24725 04d8 049A     		ldr	r2, [sp, #16]
 24726 04da 8242     		cmp	r2, r0
 24727 04dc 04D2     		bcs	.L1022
1277:Core/Src/lz4.c ****                 /* adapt lastRun to fill 'dst' */
 24728              		.loc 1 1277 13 is_stmt 1 view .LVU8009
1279:Core/Src/lz4.c ****                 lastRun  = (size_t)(olimit-op) - 1/*token*/;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 615


 24729              		.loc 1 1279 17 view .LVU8010
1280:Core/Src/lz4.c ****                 lastRun -= (lastRun + 256 - RUN_MASK) / 256;  /*additional length tokens*/
 24730              		.loc 1 1280 17 view .LVU8011
1280:Core/Src/lz4.c ****                 lastRun -= (lastRun + 256 - RUN_MASK) / 256;  /*additional length tokens*/
 24731              		.loc 1 1280 43 is_stmt 0 view .LVU8012
 24732 04de D31A     		subs	r3, r2, r3
1280:Core/Src/lz4.c ****                 lastRun -= (lastRun + 256 - RUN_MASK) / 256;  /*additional length tokens*/
 24733              		.loc 1 1280 26 view .LVU8013
 24734 04e0 5D1E     		subs	r5, r3, #1
 24735              	.LVL2501:
1281:Core/Src/lz4.c ****             } else {
 24736              		.loc 1 1281 17 is_stmt 1 view .LVU8014
1281:Core/Src/lz4.c ****             } else {
 24737              		.loc 1 1281 43 is_stmt 0 view .LVU8015
 24738 04e2 F033     		adds	r3, r3, #240
1281:Core/Src/lz4.c ****             } else {
 24739              		.loc 1 1281 55 view .LVU8016
 24740 04e4 1B0A     		lsrs	r3, r3, #8
1281:Core/Src/lz4.c ****             } else {
 24741              		.loc 1 1281 25 view .LVU8017
 24742 04e6 ED1A     		subs	r5, r5, r3
 24743              	.LVL2502:
 24744              	.L1022:
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 24745              		.loc 1 1287 9 is_stmt 1 view .LVU8018
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 24746              		.loc 1 1287 69 view .LVU8019
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 24747              		.loc 1 1288 9 view .LVU8020
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 24748              		.loc 1 1288 12 is_stmt 0 view .LVU8021
 24749 04e8 0E2D     		cmp	r5, #14
 24750 04ea 25D9     		bls	.L1023
 24751              	.LBB4803:
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 24752              		.loc 1 1289 13 is_stmt 1 view .LVU8022
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 24753              		.loc 1 1289 20 is_stmt 0 view .LVU8023
 24754 04ec 2B00     		movs	r3, r5
 24755 04ee 0F3B     		subs	r3, r3, #15
 24756              	.LVL2503:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 24757              		.loc 1 1290 13 is_stmt 1 view .LVU8024
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 24758              		.loc 1 1290 16 is_stmt 0 view .LVU8025
 24759 04f0 0A98     		ldr	r0, [sp, #40]
 24760 04f2 421C     		adds	r2, r0, #1
 24761              	.LVL2504:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 24762              		.loc 1 1290 19 view .LVU8026
 24763 04f4 F021     		movs	r1, #240
 24764 04f6 0170     		strb	r1, [r0]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 24765              		.loc 1 1291 13 is_stmt 1 view .LVU8027
 24766              	.L1024:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 24767              		.loc 1 1291 19 view .LVU8028
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 616


1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 24768              		.loc 1 1291 13 is_stmt 0 view .LVU8029
 24769 04f8 FE2B     		cmp	r3, #254
 24770 04fa 0CD9     		bls	.L1145
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 24771              		.loc 1 1291 58 is_stmt 1 view .LVU8030
 24772              	.LVL2505:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 24773              		.loc 1 1291 64 is_stmt 0 view .LVU8031
 24774 04fc FF21     		movs	r1, #255
 24775 04fe 1170     		strb	r1, [r2]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 24776              		.loc 1 1291 40 is_stmt 1 view .LVU8032
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 24777              		.loc 1 1291 51 is_stmt 0 view .LVU8033
 24778 0500 FF3B     		subs	r3, r3, #255
 24779              	.LVL2506:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 24780              		.loc 1 1291 61 view .LVU8034
 24781 0502 0132     		adds	r2, r2, #1
 24782              	.LVL2507:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 24783              		.loc 1 1291 61 view .LVU8035
 24784 0504 F8E7     		b	.L1024
 24785              	.LVL2508:
 24786              	.L1131:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 24787              		.loc 1 1291 61 view .LVU8036
 24788 0506 0C9B     		ldr	r3, [sp, #48]
 24789 0508 9846     		mov	r8, r3
 24790              	.LVL2509:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 24791              		.loc 1 1291 61 view .LVU8037
 24792 050a D8E7     		b	.L994
 24793              	.LVL2510:
 24794              	.L1132:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 24795              		.loc 1 1291 61 view .LVU8038
 24796 050c 0892     		str	r2, [sp, #32]
 24797              	.LVL2511:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 24798              		.loc 1 1291 61 view .LVU8039
 24799 050e 0A97     		str	r7, [sp, #40]
 24800 0510 0C9B     		ldr	r3, [sp, #48]
 24801 0512 9846     		mov	r8, r3
 24802 0514 D3E7     		b	.L994
 24803              	.LVL2512:
 24804              	.L1145:
1292:Core/Src/lz4.c ****         } else {
 24805              		.loc 1 1292 13 is_stmt 1 view .LVU8040
1292:Core/Src/lz4.c ****         } else {
 24806              		.loc 1 1292 16 is_stmt 0 view .LVU8041
 24807 0516 541C     		adds	r4, r2, #1
 24808              	.LVL2513:
1292:Core/Src/lz4.c ****         } else {
 24809              		.loc 1 1292 19 view .LVU8042
 24810 0518 1370     		strb	r3, [r2]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 617


 24811              	.LVL2514:
 24812              	.L1026:
1292:Core/Src/lz4.c ****         } else {
 24813              		.loc 1 1292 19 view .LVU8043
 24814              	.LBE4803:
1296:Core/Src/lz4.c ****         ip = anchor + lastRun;
 24815              		.loc 1 1296 9 is_stmt 1 view .LVU8044
 24816 051a 2A00     		movs	r2, r5
 24817 051c 089E     		ldr	r6, [sp, #32]
 24818 051e 3100     		movs	r1, r6
 24819 0520 2000     		movs	r0, r4
 24820 0522 FFF7FEFF 		bl	memcpy
 24821              	.LVL2515:
1297:Core/Src/lz4.c ****         op += lastRun;
 24822              		.loc 1 1297 9 view .LVU8045
1297:Core/Src/lz4.c ****         op += lastRun;
 24823              		.loc 1 1297 12 is_stmt 0 view .LVU8046
 24824 0526 7119     		adds	r1, r6, r5
 24825              	.LVL2516:
1298:Core/Src/lz4.c ****     }
 24826              		.loc 1 1298 9 is_stmt 1 view .LVU8047
1298:Core/Src/lz4.c ****     }
 24827              		.loc 1 1298 12 is_stmt 0 view .LVU8048
 24828 0528 6419     		adds	r4, r4, r5
 24829              	.LVL2517:
1298:Core/Src/lz4.c ****     }
 24830              		.loc 1 1298 12 view .LVU8049
 24831              	.LBE4802:
1301:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
 24832              		.loc 1 1301 5 is_stmt 1 view .LVU8050
1302:Core/Src/lz4.c ****     }
 24833              		.loc 1 1302 9 view .LVU8051
1302:Core/Src/lz4.c ****     }
 24834              		.loc 1 1302 26 is_stmt 0 view .LVU8052
 24835 052a 029B     		ldr	r3, [sp, #8]
 24836 052c C91A     		subs	r1, r1, r3
 24837              	.LVL2518:
1302:Core/Src/lz4.c ****     }
 24838              		.loc 1 1302 24 view .LVU8053
 24839 052e 4346     		mov	r3, r8
 24840 0530 1960     		str	r1, [r3]
1304:Core/Src/lz4.c ****     assert(result > 0);
 24841              		.loc 1 1304 5 is_stmt 1 view .LVU8054
1304:Core/Src/lz4.c ****     assert(result > 0);
 24842              		.loc 1 1304 12 is_stmt 0 view .LVU8055
 24843 0532 039B     		ldr	r3, [sp, #12]
 24844 0534 E41A     		subs	r4, r4, r3
 24845              	.LVL2519:
1305:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
 24846              		.loc 1 1305 5 is_stmt 1 view .LVU8056
1306:Core/Src/lz4.c ****     return result;
 24847              		.loc 1 1306 5 view .LVU8057
1306:Core/Src/lz4.c ****     return result;
 24848              		.loc 1 1306 94 view .LVU8058
1307:Core/Src/lz4.c **** }
 24849              		.loc 1 1307 5 view .LVU8059
1307:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 618


 24850              		.loc 1 1307 12 is_stmt 0 view .LVU8060
 24851 0536 99E5     		b	.L988
 24852              	.LVL2520:
 24853              	.L1023:
 24854              	.LBB4804:
1294:Core/Src/lz4.c ****         }
 24855              		.loc 1 1294 13 is_stmt 1 view .LVU8061
1294:Core/Src/lz4.c ****         }
 24856              		.loc 1 1294 16 is_stmt 0 view .LVU8062
 24857 0538 0A9A     		ldr	r2, [sp, #40]
 24858 053a 541C     		adds	r4, r2, #1
 24859              	.LVL2521:
1294:Core/Src/lz4.c ****         }
 24860              		.loc 1 1294 21 view .LVU8063
 24861 053c 2B01     		lsls	r3, r5, #4
1294:Core/Src/lz4.c ****         }
 24862              		.loc 1 1294 19 view .LVU8064
 24863 053e 1370     		strb	r3, [r2]
 24864 0540 EBE7     		b	.L1026
 24865              	.LVL2522:
 24866              	.L1108:
1294:Core/Src/lz4.c ****         }
 24867              		.loc 1 1294 19 view .LVU8065
 24868              	.LBE4804:
 24869              	.LBE4811:
 24870              	.LBE4819:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 24871              		.loc 1 1330 58 view .LVU8066
 24872 0542 0024     		movs	r4, #0
 24873              	.LVL2523:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 24874              		.loc 1 1330 58 view .LVU8067
 24875 0544 92E5     		b	.L988
 24876              	.LVL2524:
 24877              	.L1109:
 24878              	.LBB4820:
 24879              	.LBB4812:
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 24880              		.loc 1 956 70 view .LVU8068
 24881 0546 0024     		movs	r4, #0
 24882              	.LVL2525:
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 24883              		.loc 1 956 70 view .LVU8069
 24884              	.LBE4812:
 24885              	.LBE4820:
 24886              	.LBE4828:
 24887              	.LBE4836:
1459:Core/Src/lz4.c ****         } else {
 24888              		.loc 1 1459 20 view .LVU8070
 24889 0548 90E5     		b	.L988
 24890              	.LVL2526:
 24891              	.L991:
 24892              	.LBB4837:
1461:Core/Src/lz4.c ****             return LZ4_compress_generic(&state->internal_donotuse, src, dst, *srcSizePtr, srcSizePt
 24893              		.loc 1 1461 13 is_stmt 1 view .LVU8071
1461:Core/Src/lz4.c ****             return LZ4_compress_generic(&state->internal_donotuse, src, dst, *srcSizePtr, srcSizePt
 24894              		.loc 1 1461 108 is_stmt 0 view .LVU8072
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 619


 24895 054a 8023     		movs	r3, #128
 24896 054c 5B02     		lsls	r3, r3, #9
 24897 054e 029A     		ldr	r2, [sp, #8]
 24898 0550 9A42     		cmp	r2, r3
 24899 0552 13D3     		bcc	.L1115
 24900 0554 0127     		movs	r7, #1
 24901              	.L1027:
 24902              	.LVL2527:
1462:Core/Src/lz4.c ****     }   }
 24903              		.loc 1 1462 13 is_stmt 1 discriminator 4 view .LVU8073
 24904              	.LBB4838:
 24905              	.LBI4838:
1314:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 24906              		.loc 1 1314 22 discriminator 4 view .LVU8074
 24907              	.LBB4839:
1327:Core/Src/lz4.c ****                 srcSize, dstCapacity);
 24908              		.loc 1 1327 5 discriminator 4 view .LVU8075
1328:Core/Src/lz4.c **** 
 24909              		.loc 1 1328 38 discriminator 4 view .LVU8076
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 24910              		.loc 1 1330 5 discriminator 4 view .LVU8077
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 24911              		.loc 1 1330 8 is_stmt 0 discriminator 4 view .LVU8078
 24912 0556 FC23     		movs	r3, #252
 24913 0558 DB05     		lsls	r3, r3, #23
 24914 055a 9C42     		cmp	r4, r3
 24915 055c 01D9     		bls	.LCB32183
 24916 055e 00F025FC 		bl	.L1116	@far jump
 24917              	.LCB32183:
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 24918              		.loc 1 1331 5 is_stmt 1 view .LVU8079
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 24919              		.loc 1 1331 8 is_stmt 0 view .LVU8080
 24920 0562 002C     		cmp	r4, #0
 24921 0564 0CD1     		bne	.L1029
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 24922              		.loc 1 1332 9 is_stmt 1 view .LVU8081
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 24923              		.loc 1 1332 43 is_stmt 0 view .LVU8082
 24924 0566 1A9B     		ldr	r3, [sp, #104]
 24925 0568 002B     		cmp	r3, #0
 24926 056a 00DC     		bgt	.LCB32190
 24927 056c 7EE5     		b	.L988	@long jump
 24928              	.LCB32190:
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 24929              		.loc 1 1333 9 is_stmt 1 view .LVU8083
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 24930              		.loc 1 1333 49 view .LVU8084
1334:Core/Src/lz4.c ****         assert(dst != NULL);
 24931              		.loc 1 1334 9 view .LVU8085
1335:Core/Src/lz4.c ****         dst[0] = 0;
 24932              		.loc 1 1335 9 view .LVU8086
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 24933              		.loc 1 1336 9 view .LVU8087
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 24934              		.loc 1 1336 16 is_stmt 0 view .LVU8088
 24935 056e 0023     		movs	r3, #0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 620


 24936 0570 039A     		ldr	r2, [sp, #12]
 24937 0572 1370     		strb	r3, [r2]
1337:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
 24938              		.loc 1 1337 9 is_stmt 1 view .LVU8089
1338:Core/Src/lz4.c ****             *inputConsumed = 0;
 24939              		.loc 1 1338 13 view .LVU8090
1339:Core/Src/lz4.c ****         }
 24940              		.loc 1 1339 13 view .LVU8091
1339:Core/Src/lz4.c ****         }
 24941              		.loc 1 1339 28 is_stmt 0 view .LVU8092
 24942 0574 4246     		mov	r2, r8
 24943 0576 1360     		str	r3, [r2]
1341:Core/Src/lz4.c ****     }
 24944              		.loc 1 1341 16 view .LVU8093
 24945 0578 0134     		adds	r4, r4, #1
 24946              	.LVL2528:
1341:Core/Src/lz4.c ****     }
 24947              		.loc 1 1341 16 view .LVU8094
 24948 057a 77E5     		b	.L988
 24949              	.LVL2529:
 24950              	.L1115:
1341:Core/Src/lz4.c ****     }
 24951              		.loc 1 1341 16 view .LVU8095
 24952              	.LBE4839:
 24953              	.LBE4838:
1461:Core/Src/lz4.c ****             return LZ4_compress_generic(&state->internal_donotuse, src, dst, *srcSizePtr, srcSizePt
 24954              		.loc 1 1461 108 view .LVU8096
 24955 057c 0227     		movs	r7, #2
 24956 057e EAE7     		b	.L1027
 24957              	.LVL2530:
 24958              	.L1029:
 24959              	.LBB5055:
 24960              	.LBB5047:
1343:Core/Src/lz4.c **** 
 24961              		.loc 1 1343 5 is_stmt 1 view .LVU8097
1345:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
 24962              		.loc 1 1345 5 view .LVU8098
 24963              	.LBB4840:
 24964              	.LBI4840:
 904:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 24965              		.loc 1 904 22 view .LVU8099
 24966              	.LBB4841:
 917:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 24967              		.loc 1 917 5 view .LVU8100
 918:Core/Src/lz4.c **** 
 24968              		.loc 1 918 5 view .LVU8101
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 24969              		.loc 1 920 5 view .LVU8102
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 24970              		.loc 1 920 15 is_stmt 0 view .LVU8103
 24971 0580 6E4B     		ldr	r3, .L1177+8
 24972 0582 5946     		mov	r1, fp
 24973 0584 CD58     		ldr	r5, [r1, r3]
 24974              	.LVL2531:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 24975              		.loc 1 921 5 is_stmt 1 view .LVU8104
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 621


 24976              		.loc 1 921 17 is_stmt 0 view .LVU8105
 24977 0586 0298     		ldr	r0, [sp, #8]
 24978 0588 431B     		subs	r3, r0, r5
 24979 058a 0493     		str	r3, [sp, #16]
 24980              	.LVL2532:
 922:Core/Src/lz4.c **** 
 24981              		.loc 1 922 5 is_stmt 1 view .LVU8106
 924:Core/Src/lz4.c ****     const BYTE* const dictionary =
 24982              		.loc 1 924 5 view .LVU8107
 925:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
 24983              		.loc 1 925 5 view .LVU8108
 927:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
 24984              		.loc 1 927 5 view .LVU8109
 928:Core/Src/lz4.c ****     const U32 dictDelta = (dictDirective == usingDictCtx) ? startIndex - dictCtx->currentOffset : 0
 24985              		.loc 1 928 59 is_stmt 0 view .LVU8110
 24986 058c 6C4B     		ldr	r3, .L1177+12
 24987              	.LVL2533:
 928:Core/Src/lz4.c ****     const U32 dictDelta = (dictDirective == usingDictCtx) ? startIndex - dictCtx->currentOffset : 0
 24988              		.loc 1 928 59 view .LVU8111
 24989 058e CB58     		ldr	r3, [r1, r3]
 24990              	.LVL2534:
 929:Core/Src/lz4.c **** 
 24991              		.loc 1 929 5 is_stmt 1 view .LVU8112
 931:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
 24992              		.loc 1 931 5 view .LVU8113
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 24993              		.loc 1 932 5 view .LVU8114
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 24994              		.loc 1 933 5 view .LVU8115
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 24995              		.loc 1 934 5 view .LVU8116
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 24996              		.loc 1 935 5 view .LVU8117
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 24997              		.loc 1 935 23 is_stmt 0 view .LVU8118
 24998 0590 8446     		mov	ip, r0
 24999 0592 A444     		add	ip, ip, r4
 25000 0594 6146     		mov	r1, ip
 25001              	.LVL2535:
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 25002              		.loc 1 935 23 view .LVU8119
 25003 0596 0D91     		str	r1, [sp, #52]
 25004              	.LVL2536:
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 25005              		.loc 1 936 5 is_stmt 1 view .LVU8120
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 25006              		.loc 1 936 23 is_stmt 0 view .LVU8121
 25007 0598 6646     		mov	r6, ip
 25008 059a 0B3E     		subs	r6, r6, #11
 25009 059c 0896     		str	r6, [sp, #32]
 25010              	.LVL2537:
 937:Core/Src/lz4.c **** 
 25011              		.loc 1 937 5 is_stmt 1 view .LVU8122
 937:Core/Src/lz4.c **** 
 25012              		.loc 1 937 23 is_stmt 0 view .LVU8123
 25013 059e 0539     		subs	r1, r1, #5
 25014              	.LVL2538:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 622


 937:Core/Src/lz4.c **** 
 25015              		.loc 1 937 23 view .LVU8124
 25016 05a0 0E91     		str	r1, [sp, #56]
 25017              	.LVL2539:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 25018              		.loc 1 941 5 is_stmt 1 view .LVU8125
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 25019              		.loc 1 946 5 view .LVU8126
 947:Core/Src/lz4.c **** 
 25020              		.loc 1 947 5 view .LVU8127
 947:Core/Src/lz4.c **** 
 25021              		.loc 1 947 17 is_stmt 0 view .LVU8128
 25022 05a2 0399     		ldr	r1, [sp, #12]
 25023              	.LVL2540:
 947:Core/Src/lz4.c **** 
 25024              		.loc 1 947 17 view .LVU8129
 25025 05a4 1A9E     		ldr	r6, [sp, #104]
 25026              	.LVL2541:
 947:Core/Src/lz4.c **** 
 25027              		.loc 1 947 17 view .LVU8130
 25028 05a6 B446     		mov	ip, r6
 25029              	.LVL2542:
 947:Core/Src/lz4.c **** 
 25030              		.loc 1 947 17 view .LVU8131
 25031 05a8 6144     		add	r1, r1, ip
 25032 05aa 0991     		str	r1, [sp, #36]
 25033              	.LVL2543:
 949:Core/Src/lz4.c ****     U32 forwardH;
 25034              		.loc 1 949 5 is_stmt 1 view .LVU8132
 950:Core/Src/lz4.c **** 
 25035              		.loc 1 950 5 view .LVU8133
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 25036              		.loc 1 952 5 view .LVU8134
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 25037              		.loc 1 952 98 view .LVU8135
 953:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 25038              		.loc 1 953 5 view .LVU8136
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 25039              		.loc 1 956 5 view .LVU8137
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 25040              		.loc 1 956 39 is_stmt 0 view .LVU8138
 25041 05ac 002E     		cmp	r6, #0
 25042 05ae 01DC     		bgt	.LCB32335
 25043 05b0 00F0FFFB 		bl	.L1117	@far jump
 25044              	.LCB32335:
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 25045              		.loc 1 957 5 is_stmt 1 view .LVU8139
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 25046              		.loc 1 957 8 is_stmt 0 view .LVU8140
 25047 05b4 032F     		cmp	r7, #3
 25048 05b6 01D1     		bne	.LCB32338
 25049 05b8 00F0FEFB 		bl	.L1118	@far jump
 25050              	.LCB32338:
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 25051              		.loc 1 958 5 is_stmt 1 view .LVU8141
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 25052              		.loc 1 958 27 view .LVU8142
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 623


 959:Core/Src/lz4.c **** 
 25053              		.loc 1 959 5 view .LVU8143
 961:Core/Src/lz4.c **** 
 25054              		.loc 1 961 5 view .LVU8144
 25055              	.LVL2544:
 964:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 25056              		.loc 1 964 5 view .LVU8145
 970:Core/Src/lz4.c ****     }
 25057              		.loc 1 970 9 view .LVU8146
 970:Core/Src/lz4.c ****     }
 25058              		.loc 1 970 24 is_stmt 0 view .LVU8147
 25059 05bc E318     		adds	r3, r4, r3
 25060              	.LVL2545:
 970:Core/Src/lz4.c ****     }
 25061              		.loc 1 970 24 view .LVU8148
 25062 05be 6049     		ldr	r1, .L1177+12
 25063              	.LVL2546:
 970:Core/Src/lz4.c ****     }
 25064              		.loc 1 970 24 view .LVU8149
 25065 05c0 5E46     		mov	r6, fp
 25066 05c2 7350     		str	r3, [r6, r1]
 25067              	.LVL2547:
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 25068              		.loc 1 972 5 is_stmt 1 view .LVU8150
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 25069              		.loc 1 972 25 is_stmt 0 view .LVU8151
 25070 05c4 6319     		adds	r3, r4, r5
 25071 05c6 5D4A     		ldr	r2, .L1177+8
 25072 05c8 B350     		str	r3, [r6, r2]
 973:Core/Src/lz4.c **** 
 25073              		.loc 1 973 5 is_stmt 1 view .LVU8152
 973:Core/Src/lz4.c **** 
 25074              		.loc 1 973 21 is_stmt 0 view .LVU8153
 25075 05ca 5E4B     		ldr	r3, .L1177+16
 25076 05cc F750     		str	r7, [r6, r3]
 975:Core/Src/lz4.c **** 
 25077              		.loc 1 975 5 is_stmt 1 view .LVU8154
 975:Core/Src/lz4.c **** 
 25078              		.loc 1 975 8 is_stmt 0 view .LVU8155
 25079 05ce 0C2C     		cmp	r4, #12
 25080 05d0 00DC     		bgt	.LCB32368
 25081 05d2 9CE3     		b	.L1119	@long jump
 25082              	.LCB32368:
 25083              	.LVL2548:
 25084              	.LBB4842:
 978:Core/Src/lz4.c ****         if (tableType == byPtr) {
 25085              		.loc 1 978 9 is_stmt 1 view .LVU8156
 25086              	.LBB4843:
 25087              	.LBI4843:
 778:Core/Src/lz4.c **** {
 25088              		.loc 1 778 22 view .LVU8157
 25089              	.LBB4844:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 25090              		.loc 1 780 5 view .LVU8158
 781:Core/Src/lz4.c **** }
 25091              		.loc 1 781 5 view .LVU8159
 781:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 624


 25092              		.loc 1 781 12 is_stmt 0 view .LVU8160
 25093 05d4 FFF7FEFF 		bl	LZ4_read32
 25094              	.LVL2549:
 25095              	.LBB4845:
 25096              	.LBI4845:
 758:Core/Src/lz4.c **** {
 25097              		.loc 1 758 22 is_stmt 1 view .LVU8161
 25098              	.LBB4846:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 25099              		.loc 1 760 5 view .LVU8162
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 25100              		.loc 1 760 8 is_stmt 0 view .LVU8163
 25101 05d8 032F     		cmp	r7, #3
 25102 05da 18D0     		beq	.L1146
 763:Core/Src/lz4.c **** }
 25103              		.loc 1 763 9 is_stmt 1 view .LVU8164
 763:Core/Src/lz4.c **** }
 25104              		.loc 1 763 27 is_stmt 0 view .LVU8165
 25105 05dc 8300     		lsls	r3, r0, #2
 25106 05de 1B18     		adds	r3, r3, r0
 25107 05e0 5B01     		lsls	r3, r3, #5
 25108 05e2 1B1A     		subs	r3, r3, r0
 25109 05e4 5A01     		lsls	r2, r3, #5
 25110 05e6 9B18     		adds	r3, r3, r2
 25111 05e8 9B00     		lsls	r3, r3, #2
 25112 05ea 1B1A     		subs	r3, r3, r0
 25113 05ec 5A01     		lsls	r2, r3, #5
 25114 05ee D31A     		subs	r3, r2, r3
 25115 05f0 1A02     		lsls	r2, r3, #8
 25116 05f2 D31A     		subs	r3, r2, r3
 25117 05f4 1B01     		lsls	r3, r3, #4
 25118 05f6 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 25119              		.loc 1 763 42 view .LVU8166
 25120 05f8 1B0D     		lsrs	r3, r3, #20
 25121              	.L1032:
 25122              	.LVL2550:
 763:Core/Src/lz4.c **** }
 25123              		.loc 1 763 42 view .LVU8167
 25124              	.LBE4846:
 25125              	.LBE4845:
 25126              	.LBE4844:
 25127              	.LBE4843:
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 25128              		.loc 1 979 9 is_stmt 1 view .LVU8168
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 25129              		.loc 1 979 12 is_stmt 0 view .LVU8169
 25130 05fa 012F     		cmp	r7, #1
 25131 05fc 17D0     		beq	.L1147
 982:Core/Src/lz4.c ****     }   }
 25132              		.loc 1 982 13 is_stmt 1 view .LVU8170
 25133              	.LVL2551:
 25134              	.LBB4850:
 25135              	.LBI4850:
 796:Core/Src/lz4.c **** {
 25136              		.loc 1 796 23 view .LVU8171
 25137              	.LBB4851:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 625


 798:Core/Src/lz4.c ****     {
 25138              		.loc 1 798 5 view .LVU8172
 25139 05fe 022F     		cmp	r7, #2
 25140 0600 43D0     		beq	.L1035
 25141 0602 032F     		cmp	r7, #3
 25142 0604 17D1     		bne	.L1034
 25143              	.LBB4852:
 804:Core/Src/lz4.c ****     }
 25144              		.loc 1 804 19 view .LVU8173
 25145              	.LVL2552:
 804:Core/Src/lz4.c ****     }
 25146              		.loc 1 804 54 view .LVU8174
 804:Core/Src/lz4.c ****     }
 25147              		.loc 1 804 75 view .LVU8175
 804:Core/Src/lz4.c ****     }
 25148              		.loc 1 804 84 is_stmt 0 view .LVU8176
 25149 0606 5B00     		lsls	r3, r3, #1
 25150              	.LVL2553:
 804:Core/Src/lz4.c ****     }
 25151              		.loc 1 804 88 view .LVU8177
 25152 0608 5A46     		mov	r2, fp
 25153 060a D552     		strh	r5, [r2, r3]
 804:Core/Src/lz4.c ****     }
 25154              		.loc 1 804 100 is_stmt 1 view .LVU8178
 25155 060c 13E0     		b	.L1034
 25156              	.LVL2554:
 25157              	.L1146:
 804:Core/Src/lz4.c ****     }
 25158              		.loc 1 804 100 is_stmt 0 view .LVU8179
 25159              	.LBE4852:
 25160              	.LBE4851:
 25161              	.LBE4850:
 25162              	.LBB4855:
 25163              	.LBB4849:
 25164              	.LBB4848:
 25165              	.LBB4847:
 761:Core/Src/lz4.c ****     else
 25166              		.loc 1 761 9 is_stmt 1 view .LVU8180
 761:Core/Src/lz4.c ****     else
 25167              		.loc 1 761 27 is_stmt 0 view .LVU8181
 25168 060e 8300     		lsls	r3, r0, #2
 25169 0610 1B18     		adds	r3, r3, r0
 25170 0612 5B01     		lsls	r3, r3, #5
 25171 0614 1B1A     		subs	r3, r3, r0
 25172 0616 5A01     		lsls	r2, r3, #5
 25173 0618 9B18     		adds	r3, r3, r2
 25174 061a 9B00     		lsls	r3, r3, #2
 25175 061c 1B1A     		subs	r3, r3, r0
 25176 061e 5A01     		lsls	r2, r3, #5
 25177 0620 D21A     		subs	r2, r2, r3
 25178 0622 1302     		lsls	r3, r2, #8
 25179 0624 9B1A     		subs	r3, r3, r2
 25180 0626 1B01     		lsls	r3, r3, #4
 25181 0628 1B18     		adds	r3, r3, r0
 761:Core/Src/lz4.c ****     else
 25182              		.loc 1 761 42 view .LVU8182
 25183 062a DB0C     		lsrs	r3, r3, #19
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 626


 25184 062c E5E7     		b	.L1032
 25185              	.LVL2555:
 25186              	.L1147:
 761:Core/Src/lz4.c ****     else
 25187              		.loc 1 761 42 view .LVU8183
 25188              	.LBE4847:
 25189              	.LBE4848:
 25190              	.LBE4849:
 25191              	.LBE4855:
 980:Core/Src/lz4.c ****         } else {
 25192              		.loc 1 980 13 is_stmt 1 view .LVU8184
 25193              	.LBB4856:
 25194              	.LBI4856:
 808:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 25195              		.loc 1 808 23 view .LVU8185
 25196              	.LBE4856:
 25197              	.LBE4842:
 25198              	.LBE4841:
 25199              	.LBE4840:
 25200              	.LBE5047:
 25201              	.LBE5055:
 25202              	.LBE4837:
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 25203              		.loc 1 811 5 view .LVU8186
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 25204              		.loc 1 811 33 view .LVU8187
 25205              	.LBB5063:
 25206              	.LBB5056:
 25207              	.LBB5048:
 25208              	.LBB5039:
 25209              	.LBB5031:
 25210              	.LBB4860:
 25211              	.LBB4858:
 25212              	.LBB4857:
 812:Core/Src/lz4.c **** }
 25213              		.loc 1 812 7 view .LVU8188
 812:Core/Src/lz4.c **** }
 25214              		.loc 1 812 57 view .LVU8189
 812:Core/Src/lz4.c **** }
 25215              		.loc 1 812 66 is_stmt 0 view .LVU8190
 25216 062e 9B00     		lsls	r3, r3, #2
 25217              	.LVL2556:
 812:Core/Src/lz4.c **** }
 25218              		.loc 1 812 70 view .LVU8191
 25219 0630 5A46     		mov	r2, fp
 25220 0632 0299     		ldr	r1, [sp, #8]
 25221 0634 D150     		str	r1, [r2, r3]
 812:Core/Src/lz4.c **** }
 25222              		.loc 1 812 75 is_stmt 1 view .LVU8192
 25223              	.LVL2557:
 25224              	.L1034:
 812:Core/Src/lz4.c **** }
 25225              		.loc 1 812 75 is_stmt 0 view .LVU8193
 25226              	.LBE4857:
 25227              	.LBE4858:
 25228              	.LBE4860:
 984:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 627


 25229              		.loc 1 984 5 is_stmt 1 view .LVU8194
 984:Core/Src/lz4.c **** 
 25230              		.loc 1 984 7 is_stmt 0 view .LVU8195
 25231 0636 029B     		ldr	r3, [sp, #8]
 25232 0638 0133     		adds	r3, r3, #1
 25233 063a 9946     		mov	r9, r3
 25234              	.LVL2558:
 984:Core/Src/lz4.c **** 
 25235              		.loc 1 984 11 is_stmt 1 view .LVU8196
 25236              	.LBB4861:
 25237              	.LBI4861:
 778:Core/Src/lz4.c **** {
 25238              		.loc 1 778 22 view .LVU8197
 25239              	.LBB4862:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 25240              		.loc 1 780 5 view .LVU8198
 781:Core/Src/lz4.c **** }
 25241              		.loc 1 781 5 view .LVU8199
 781:Core/Src/lz4.c **** }
 25242              		.loc 1 781 12 is_stmt 0 view .LVU8200
 25243 063c 1800     		movs	r0, r3
 25244 063e FFF7FEFF 		bl	LZ4_read32
 25245              	.LVL2559:
 25246              	.LBB4863:
 25247              	.LBI4863:
 758:Core/Src/lz4.c **** {
 25248              		.loc 1 758 22 is_stmt 1 view .LVU8201
 25249              	.LBB4864:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 25250              		.loc 1 760 5 view .LVU8202
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 25251              		.loc 1 760 8 is_stmt 0 view .LVU8203
 25252 0642 032F     		cmp	r7, #3
 25253 0644 25D0     		beq	.L1148
 763:Core/Src/lz4.c **** }
 25254              		.loc 1 763 9 is_stmt 1 view .LVU8204
 763:Core/Src/lz4.c **** }
 25255              		.loc 1 763 27 is_stmt 0 view .LVU8205
 25256 0646 8300     		lsls	r3, r0, #2
 25257 0648 1B18     		adds	r3, r3, r0
 25258 064a 5B01     		lsls	r3, r3, #5
 25259 064c 1B1A     		subs	r3, r3, r0
 25260 064e 5A01     		lsls	r2, r3, #5
 25261 0650 9B18     		adds	r3, r3, r2
 25262 0652 9B00     		lsls	r3, r3, #2
 25263 0654 1B1A     		subs	r3, r3, r0
 25264 0656 5A01     		lsls	r2, r3, #5
 25265 0658 D21A     		subs	r2, r2, r3
 25266 065a 1302     		lsls	r3, r2, #8
 25267 065c 9B1A     		subs	r3, r3, r2
 25268 065e 1B01     		lsls	r3, r3, #4
 25269 0660 1818     		adds	r0, r3, r0
 25270              	.LVL2560:
 763:Core/Src/lz4.c **** }
 25271              		.loc 1 763 42 view .LVU8206
 25272 0662 030D     		lsrs	r3, r0, #20
 25273 0664 0593     		str	r3, [sp, #20]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 628


 25274              	.L1038:
 763:Core/Src/lz4.c **** }
 25275              		.loc 1 763 42 view .LVU8207
 25276              	.LBE4864:
 25277              	.LBE4863:
 25278              	.LBE4862:
 25279              	.LBE4861:
 25280              	.LBE5031:
 25281              	.LBE5039:
 25282              	.LBE5048:
 25283              	.LBE5056:
1461:Core/Src/lz4.c ****             return LZ4_compress_generic(&state->internal_donotuse, src, dst, *srcSizePtr, srcSizePt
 25284              		.loc 1 1461 108 view .LVU8208
 25285 0666 039B     		ldr	r3, [sp, #12]
 25286 0668 0793     		str	r3, [sp, #28]
 25287 066a 029B     		ldr	r3, [sp, #8]
 25288 066c 0B93     		str	r3, [sp, #44]
 25289 066e 5B46     		mov	r3, fp
 25290 0670 0693     		str	r3, [sp, #24]
 25291 0672 BB46     		mov	fp, r7
 25292 0674 4346     		mov	r3, r8
 25293 0676 0F93     		str	r3, [sp, #60]
 25294              	.LVL2561:
 25295              	.L1039:
 25296              	.LBB5057:
 25297              	.LBB5049:
 25298              	.LBB5040:
 25299              	.LBB5032:
 987:Core/Src/lz4.c ****         const BYTE* match;
 25300              		.loc 1 987 5 is_stmt 1 view .LVU8209
 25301              	.LBB4868:
 988:Core/Src/lz4.c ****         BYTE* token;
 25302              		.loc 1 988 9 view .LVU8210
 989:Core/Src/lz4.c ****         const BYTE* filledIp;
 25303              		.loc 1 989 9 view .LVU8211
 990:Core/Src/lz4.c **** 
 25304              		.loc 1 990 9 view .LVU8212
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 25305              		.loc 1 993 9 view .LVU8213
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 25306              		.loc 1 993 12 is_stmt 0 view .LVU8214
 25307 0678 5B46     		mov	r3, fp
 25308 067a 012B     		cmp	r3, #1
 25309 067c 1AD0     		beq	.L1149
 25310              	.LBB4869:
1017:Core/Src/lz4.c ****             do {
 25311              		.loc 1 1017 17 view .LVU8215
 25312 067e 4023     		movs	r3, #64
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 25313              		.loc 1 1016 17 view .LVU8216
 25314 0680 0122     		movs	r2, #1
 25315 0682 9246     		mov	r10, r2
 25316 0684 5D46     		mov	r5, fp
 25317 0686 4F46     		mov	r7, r9
 25318 0688 A8E0     		b	.L1040
 25319              	.LVL2562:
 25320              	.L1035:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 629


1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 25321              		.loc 1 1016 17 view .LVU8217
 25322              	.LBE4869:
 25323              	.LBE4868:
 25324              	.LBB5019:
 25325              	.LBB4859:
 25326              	.LBB4854:
 25327              	.LBB4853:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 25328              		.loc 1 803 19 is_stmt 1 view .LVU8218
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 25329              		.loc 1 803 54 view .LVU8219
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 25330              		.loc 1 803 63 is_stmt 0 view .LVU8220
 25331 068a 9B00     		lsls	r3, r3, #2
 25332              	.LVL2563:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 25333              		.loc 1 803 67 view .LVU8221
 25334 068c 5A46     		mov	r2, fp
 25335 068e D550     		str	r5, [r2, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 25336              		.loc 1 803 74 is_stmt 1 view .LVU8222
 25337 0690 D1E7     		b	.L1034
 25338              	.LVL2564:
 25339              	.L1148:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 25340              		.loc 1 803 74 is_stmt 0 view .LVU8223
 25341              	.LBE4853:
 25342              	.LBE4854:
 25343              	.LBE4859:
 25344              	.LBE5019:
 25345              	.LBB5020:
 25346              	.LBB4867:
 25347              	.LBB4866:
 25348              	.LBB4865:
 761:Core/Src/lz4.c ****     else
 25349              		.loc 1 761 9 is_stmt 1 view .LVU8224
 761:Core/Src/lz4.c ****     else
 25350              		.loc 1 761 27 is_stmt 0 view .LVU8225
 25351 0692 8300     		lsls	r3, r0, #2
 25352 0694 1B18     		adds	r3, r3, r0
 25353 0696 5B01     		lsls	r3, r3, #5
 25354 0698 1B1A     		subs	r3, r3, r0
 25355 069a 5A01     		lsls	r2, r3, #5
 25356 069c 9B18     		adds	r3, r3, r2
 25357 069e 9B00     		lsls	r3, r3, #2
 25358 06a0 1B1A     		subs	r3, r3, r0
 25359 06a2 5A01     		lsls	r2, r3, #5
 25360 06a4 D21A     		subs	r2, r2, r3
 25361 06a6 1302     		lsls	r3, r2, #8
 25362 06a8 9B1A     		subs	r3, r3, r2
 25363 06aa 1B01     		lsls	r3, r3, #4
 25364 06ac 1818     		adds	r0, r3, r0
 25365              	.LVL2565:
 761:Core/Src/lz4.c ****     else
 25366              		.loc 1 761 42 view .LVU8226
 25367 06ae C30C     		lsrs	r3, r0, #19
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 630


 25368 06b0 0593     		str	r3, [sp, #20]
 25369 06b2 D8E7     		b	.L1038
 25370              	.LVL2566:
 25371              	.L1149:
 761:Core/Src/lz4.c ****     else
 25372              		.loc 1 761 42 view .LVU8227
 25373              	.LBE4865:
 25374              	.LBE4866:
 25375              	.LBE4867:
 25376              	.LBE5020:
 25377              	.LBB5021:
 25378              	.LBB4893:
 996:Core/Src/lz4.c ****             do {
 25379              		.loc 1 996 17 view .LVU8228
 25380 06b4 3F33     		adds	r3, r3, #63
 995:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 25381              		.loc 1 995 17 view .LVU8229
 25382 06b6 0126     		movs	r6, #1
 25383 06b8 1D00     		movs	r5, r3
 25384 06ba 4C46     		mov	r4, r9
 25385 06bc 01E0     		b	.L1043
 25386              	.LVL2567:
 25387              	.L1121:
 995:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 25388              		.loc 1 995 17 view .LVU8230
 25389 06be 4B46     		mov	r3, r9
 25390 06c0 0593     		str	r3, [sp, #20]
 25391              	.LVL2568:
 25392              	.L1043:
 997:Core/Src/lz4.c ****                 U32 const h = forwardH;
 25393              		.loc 1 997 13 is_stmt 1 view .LVU8231
 25394              	.LBB4894:
 998:Core/Src/lz4.c ****                 ip = forwardIp;
 25395              		.loc 1 998 17 view .LVU8232
 999:Core/Src/lz4.c ****                 forwardIp += step;
 25396              		.loc 1 999 17 view .LVU8233
1000:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 25397              		.loc 1 1000 17 view .LVU8234
 25398 06c2 2700     		movs	r7, r4
1000:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 25399              		.loc 1 1000 27 is_stmt 0 view .LVU8235
 25400 06c4 A419     		adds	r4, r4, r6
 25401              	.LVL2569:
1001:Core/Src/lz4.c **** 
 25402              		.loc 1 1001 17 is_stmt 1 view .LVU8236
1001:Core/Src/lz4.c **** 
 25403              		.loc 1 1001 22 is_stmt 0 view .LVU8237
 25404 06c6 AE11     		asrs	r6, r5, #6
 25405              	.LVL2570:
1001:Core/Src/lz4.c **** 
 25406              		.loc 1 1001 22 view .LVU8238
 25407 06c8 0135     		adds	r5, r5, #1
 25408              	.LVL2571:
1003:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 25409              		.loc 1 1003 17 is_stmt 1 view .LVU8239
1003:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 25410              		.loc 1 1003 20 is_stmt 0 view .LVU8240
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 631


 25411 06ca 089B     		ldr	r3, [sp, #32]
 25412 06cc A342     		cmp	r3, r4
 25413 06ce 00D2     		bcs	.LCB32871
 25414 06d0 26E3     		b	.L1133	@long jump
 25415              	.LCB32871:
1004:Core/Src/lz4.c **** 
 25416              		.loc 1 1004 17 is_stmt 1 view .LVU8241
1006:Core/Src/lz4.c ****                 forwardH = LZ4_hashPosition(forwardIp, tableType);
 25417              		.loc 1 1006 17 view .LVU8242
1006:Core/Src/lz4.c ****                 forwardH = LZ4_hashPosition(forwardIp, tableType);
 25418              		.loc 1 1006 25 is_stmt 0 view .LVU8243
 25419 06d2 5A46     		mov	r2, fp
 25420 06d4 0699     		ldr	r1, [sp, #24]
 25421 06d6 0598     		ldr	r0, [sp, #20]
 25422 06d8 FFF7FEFF 		bl	LZ4_getPositionOnHash
 25423              	.LVL2572:
 25424 06dc 8046     		mov	r8, r0
 25425              	.LVL2573:
1007:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 25426              		.loc 1 1007 17 is_stmt 1 view .LVU8244
 25427              	.LBB4895:
 25428              	.LBI4895:
 778:Core/Src/lz4.c **** {
 25429              		.loc 1 778 22 view .LVU8245
 25430              	.LBB4896:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 25431              		.loc 1 780 5 view .LVU8246
 781:Core/Src/lz4.c **** }
 25432              		.loc 1 781 5 view .LVU8247
 781:Core/Src/lz4.c **** }
 25433              		.loc 1 781 12 is_stmt 0 view .LVU8248
 25434 06de 2000     		movs	r0, r4
 25435              	.LVL2574:
 781:Core/Src/lz4.c **** }
 25436              		.loc 1 781 12 view .LVU8249
 25437 06e0 FFF7FEFF 		bl	LZ4_read32
 25438              	.LVL2575:
 25439              	.LBB4897:
 25440              	.LBI4897:
 758:Core/Src/lz4.c **** {
 25441              		.loc 1 758 22 is_stmt 1 view .LVU8250
 25442              	.LBB4898:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 25443              		.loc 1 760 5 view .LVU8251
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 25444              		.loc 1 760 8 is_stmt 0 view .LVU8252
 25445 06e4 5B46     		mov	r3, fp
 25446 06e6 032B     		cmp	r3, #3
 25447 06e8 30D0     		beq	.L1150
 763:Core/Src/lz4.c **** }
 25448              		.loc 1 763 9 is_stmt 1 view .LVU8253
 763:Core/Src/lz4.c **** }
 25449              		.loc 1 763 27 is_stmt 0 view .LVU8254
 25450 06ea 8300     		lsls	r3, r0, #2
 25451 06ec 1B18     		adds	r3, r3, r0
 25452 06ee 5B01     		lsls	r3, r3, #5
 25453 06f0 1B1A     		subs	r3, r3, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 632


 25454 06f2 5A01     		lsls	r2, r3, #5
 25455 06f4 9B18     		adds	r3, r3, r2
 25456 06f6 9B00     		lsls	r3, r3, #2
 25457 06f8 1B1A     		subs	r3, r3, r0
 25458 06fa 5A01     		lsls	r2, r3, #5
 25459 06fc D21A     		subs	r2, r2, r3
 25460 06fe 1302     		lsls	r3, r2, #8
 25461 0700 9B1A     		subs	r3, r3, r2
 25462 0702 1B01     		lsls	r3, r3, #4
 25463 0704 1818     		adds	r0, r3, r0
 25464              	.LVL2576:
 763:Core/Src/lz4.c **** }
 25465              		.loc 1 763 42 view .LVU8255
 25466 0706 030D     		lsrs	r3, r0, #20
 25467 0708 9946     		mov	r9, r3
 25468              	.L1042:
 25469              	.LVL2577:
 763:Core/Src/lz4.c **** }
 25470              		.loc 1 763 42 view .LVU8256
 25471              	.LBE4898:
 25472              	.LBE4897:
 25473              	.LBE4896:
 25474              	.LBE4895:
1008:Core/Src/lz4.c **** 
 25475              		.loc 1 1008 17 is_stmt 1 view .LVU8257
 25476              	.LBB4902:
 25477              	.LBI4902:
 808:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 25478              		.loc 1 808 23 view .LVU8258
 25479              	.LBE4902:
 25480              	.LBE4894:
 25481              	.LBE4893:
 25482              	.LBE5021:
 25483              	.LBE5032:
 25484              	.LBE5040:
 25485              	.LBE5049:
 25486              	.LBE5057:
 25487              	.LBE5063:
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 25488              		.loc 1 811 5 view .LVU8259
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 25489              		.loc 1 811 33 view .LVU8260
 25490              	.LBB5064:
 25491              	.LBB5058:
 25492              	.LBB5050:
 25493              	.LBB5041:
 25494              	.LBB5033:
 25495              	.LBB5022:
 25496              	.LBB4908:
 25497              	.LBB4906:
 25498              	.LBB4904:
 25499              	.LBB4903:
 812:Core/Src/lz4.c **** }
 25500              		.loc 1 812 7 view .LVU8261
 812:Core/Src/lz4.c **** }
 25501              		.loc 1 812 57 view .LVU8262
 812:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 633


 25502              		.loc 1 812 66 is_stmt 0 view .LVU8263
 25503 070a 059B     		ldr	r3, [sp, #20]
 25504 070c 9B00     		lsls	r3, r3, #2
 812:Core/Src/lz4.c **** }
 25505              		.loc 1 812 70 view .LVU8264
 25506 070e 069A     		ldr	r2, [sp, #24]
 25507 0710 D750     		str	r7, [r2, r3]
 812:Core/Src/lz4.c **** }
 25508              		.loc 1 812 75 is_stmt 1 view .LVU8265
 25509              	.LVL2578:
 812:Core/Src/lz4.c **** }
 25510              		.loc 1 812 75 is_stmt 0 view .LVU8266
 25511              	.LBE4903:
 25512              	.LBE4904:
 25513              	.LBE4906:
1010:Core/Src/lz4.c ****                    || (LZ4_read32(match) != LZ4_read32(ip)) );
 25514              		.loc 1 1010 21 is_stmt 1 view .LVU8267
1010:Core/Src/lz4.c ****                    || (LZ4_read32(match) != LZ4_read32(ip)) );
 25515              		.loc 1 1010 29 is_stmt 0 view .LVU8268
 25516 0712 0D4B     		ldr	r3, .L1177+20
 25517 0714 4344     		add	r3, r3, r8
1011:Core/Src/lz4.c **** 
 25518              		.loc 1 1011 20 view .LVU8269
 25519 0716 9F42     		cmp	r7, r3
 25520 0718 D1D8     		bhi	.L1121
1011:Core/Src/lz4.c **** 
 25521              		.loc 1 1011 24 view .LVU8270
 25522 071a 4046     		mov	r0, r8
 25523 071c FFF7FEFF 		bl	LZ4_read32
 25524              	.LVL2579:
 25525 0720 8246     		mov	r10, r0
1011:Core/Src/lz4.c **** 
 25526              		.loc 1 1011 45 view .LVU8271
 25527 0722 3800     		movs	r0, r7
 25528 0724 FFF7FEFF 		bl	LZ4_read32
 25529              	.LVL2580:
1011:Core/Src/lz4.c **** 
 25530              		.loc 1 1011 20 view .LVU8272
 25531 0728 8245     		cmp	r10, r0
 25532 072a 20D0     		beq	.L1151
 25533 072c 4B46     		mov	r3, r9
 25534 072e 0593     		str	r3, [sp, #20]
 25535              	.LVL2581:
1011:Core/Src/lz4.c **** 
 25536              		.loc 1 1011 20 view .LVU8273
 25537 0730 C7E7     		b	.L1043
 25538              	.L1178:
 25539 0732 C046     		.align	2
 25540              	.L1177:
 25541 0734 14FAFFFF 		.word	-1516
 25542 0738 04FCFFFF 		.word	-1020
 25543 073c 08400000 		.word	16392
 25544 0740 10400000 		.word	16400
 25545 0744 0C400000 		.word	16396
 25546 0748 FFFF0000 		.word	65535
 25547              	.LVL2582:
 25548              	.L1150:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 634


 25549              	.LBB4907:
 25550              	.LBB4905:
 25551              	.LBB4901:
 25552              	.LBB4900:
 25553              	.LBB4899:
 761:Core/Src/lz4.c ****     else
 25554              		.loc 1 761 9 is_stmt 1 view .LVU8274
 761:Core/Src/lz4.c ****     else
 25555              		.loc 1 761 27 is_stmt 0 view .LVU8275
 25556 074c 8300     		lsls	r3, r0, #2
 25557 074e 1B18     		adds	r3, r3, r0
 25558 0750 5B01     		lsls	r3, r3, #5
 25559 0752 1B1A     		subs	r3, r3, r0
 25560 0754 5A01     		lsls	r2, r3, #5
 25561 0756 9B18     		adds	r3, r3, r2
 25562 0758 9B00     		lsls	r3, r3, #2
 25563 075a 1B1A     		subs	r3, r3, r0
 25564 075c 5A01     		lsls	r2, r3, #5
 25565 075e D21A     		subs	r2, r2, r3
 25566 0760 1302     		lsls	r3, r2, #8
 25567 0762 9B1A     		subs	r3, r3, r2
 25568 0764 1B01     		lsls	r3, r3, #4
 25569 0766 1818     		adds	r0, r3, r0
 25570              	.LVL2583:
 761:Core/Src/lz4.c ****     else
 25571              		.loc 1 761 42 view .LVU8276
 25572 0768 C30C     		lsrs	r3, r0, #19
 25573 076a 9946     		mov	r9, r3
 25574 076c CDE7     		b	.L1042
 25575              	.LVL2584:
 25576              	.L1151:
 761:Core/Src/lz4.c ****     else
 25577              		.loc 1 761 42 view .LVU8277
 25578              	.LBE4899:
 25579              	.LBE4900:
 25580              	.LBE4901:
 25581              	.LBE4905:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 25582              		.loc 1 999 20 view .LVU8278
 25583 076e 4546     		mov	r5, r8
 25584              	.LVL2585:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 25585              		.loc 1 999 20 view .LVU8279
 25586 0770 B946     		mov	r9, r7
 25587              	.LVL2586:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 25588              		.loc 1 999 20 view .LVU8280
 25589 0772 70E0     		b	.L1044
 25590              	.LVL2587:
 25591              	.L1153:
 999:Core/Src/lz4.c ****                 forwardIp += step;
 25592              		.loc 1 999 20 view .LVU8281
 25593              	.LBE4907:
 25594              	.LBE4908:
 25595              	.LBB4909:
 25596              	.LBB4870:
 25597              	.LBB4871:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 635


 25598              	.LBB4872:
 25599              	.LBB4873:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 25600              		.loc 1 831 9 is_stmt 1 view .LVU8282
 832:Core/Src/lz4.c ****         return hashTable[h];
 25601              		.loc 1 832 9 view .LVU8283
 833:Core/Src/lz4.c ****     }
 25602              		.loc 1 833 9 view .LVU8284
 833:Core/Src/lz4.c ****     }
 25603              		.loc 1 833 25 is_stmt 0 view .LVU8285
 25604 0774 059A     		ldr	r2, [sp, #20]
 25605              	.LVL2588:
 833:Core/Src/lz4.c ****     }
 25606              		.loc 1 833 25 view .LVU8286
 25607 0776 9200     		lsls	r2, r2, #2
 25608 0778 0699     		ldr	r1, [sp, #24]
 25609 077a 8A58     		ldr	r2, [r1, r2]
 25610 077c 9046     		mov	r8, r2
 25611 077e 37E0     		b	.L1046
 25612              	.LVL2589:
 25613              	.L1154:
 833:Core/Src/lz4.c ****     }
 25614              		.loc 1 833 25 view .LVU8287
 25615              	.LBE4873:
 25616              	.LBB4874:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 25617              		.loc 1 836 9 is_stmt 1 view .LVU8288
 837:Core/Src/lz4.c ****         return hashTable[h];
 25618              		.loc 1 837 9 view .LVU8289
 838:Core/Src/lz4.c ****     }
 25619              		.loc 1 838 9 view .LVU8290
 838:Core/Src/lz4.c ****     }
 25620              		.loc 1 838 25 is_stmt 0 view .LVU8291
 25621 0780 059A     		ldr	r2, [sp, #20]
 25622              	.LVL2590:
 838:Core/Src/lz4.c ****     }
 25623              		.loc 1 838 25 view .LVU8292
 25624 0782 5200     		lsls	r2, r2, #1
 25625 0784 0699     		ldr	r1, [sp, #24]
 25626 0786 8A5A     		ldrh	r2, [r1, r2]
 25627 0788 9046     		mov	r8, r2
 25628 078a 31E0     		b	.L1046
 25629              	.LVL2591:
 25630              	.L1155:
 838:Core/Src/lz4.c ****     }
 25631              		.loc 1 838 25 view .LVU8293
 25632              	.LBE4874:
 25633              	.LBE4872:
 25634              	.LBE4871:
 25635              	.LBB4877:
 25636              	.LBB4878:
 25637              	.LBB4879:
 25638              	.LBB4880:
 761:Core/Src/lz4.c ****     else
 25639              		.loc 1 761 9 is_stmt 1 view .LVU8294
 761:Core/Src/lz4.c ****     else
 25640              		.loc 1 761 27 is_stmt 0 view .LVU8295
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 636


 25641 078c 8300     		lsls	r3, r0, #2
 25642 078e 1B18     		adds	r3, r3, r0
 25643 0790 5B01     		lsls	r3, r3, #5
 25644 0792 1B1A     		subs	r3, r3, r0
 25645 0794 5A01     		lsls	r2, r3, #5
 25646 0796 9B18     		adds	r3, r3, r2
 25647 0798 9B00     		lsls	r3, r3, #2
 25648 079a 1B1A     		subs	r3, r3, r0
 25649 079c 5C01     		lsls	r4, r3, #5
 25650 079e E31A     		subs	r3, r4, r3
 25651 07a0 1C02     		lsls	r4, r3, #8
 25652 07a2 E41A     		subs	r4, r4, r3
 25653 07a4 2401     		lsls	r4, r4, #4
 25654 07a6 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 25655              		.loc 1 761 42 view .LVU8296
 25656 07a8 E40C     		lsrs	r4, r4, #19
 25657 07aa 42E0     		b	.L1048
 25658              	.LVL2592:
 25659              	.L1049:
 761:Core/Src/lz4.c ****     else
 25660              		.loc 1 761 42 view .LVU8297
 25661              	.LBE4880:
 25662              	.LBE4879:
 25663              	.LBE4878:
 25664              	.LBE4877:
 25665              	.LBB4884:
 25666              	.LBB4885:
 25667              	.LBB4886:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 25668              		.loc 1 803 19 is_stmt 1 view .LVU8298
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 25669              		.loc 1 803 54 view .LVU8299
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 25670              		.loc 1 803 63 is_stmt 0 view .LVU8300
 25671 07ac 059B     		ldr	r3, [sp, #20]
 25672 07ae 9B00     		lsls	r3, r3, #2
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 25673              		.loc 1 803 67 view .LVU8301
 25674 07b0 069A     		ldr	r2, [sp, #24]
 25675 07b2 5946     		mov	r1, fp
 25676 07b4 D150     		str	r1, [r2, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 25677              		.loc 1 803 74 is_stmt 1 view .LVU8302
 25678 07b6 40E0     		b	.L1051
 25679              	.LVL2593:
 25680              	.L1050:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 25681              		.loc 1 803 74 is_stmt 0 view .LVU8303
 25682              	.LBE4886:
 25683              	.LBB4887:
 804:Core/Src/lz4.c ****     }
 25684              		.loc 1 804 19 is_stmt 1 view .LVU8304
 804:Core/Src/lz4.c ****     }
 25685              		.loc 1 804 54 view .LVU8305
 804:Core/Src/lz4.c ****     }
 25686              		.loc 1 804 75 view .LVU8306
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 637


 804:Core/Src/lz4.c ****     }
 25687              		.loc 1 804 84 is_stmt 0 view .LVU8307
 25688 07b8 059B     		ldr	r3, [sp, #20]
 25689 07ba 5B00     		lsls	r3, r3, #1
 804:Core/Src/lz4.c ****     }
 25690              		.loc 1 804 88 view .LVU8308
 25691 07bc 069A     		ldr	r2, [sp, #24]
 25692 07be 5946     		mov	r1, fp
 25693 07c0 D152     		strh	r1, [r2, r3]
 804:Core/Src/lz4.c ****     }
 25694              		.loc 1 804 100 is_stmt 1 view .LVU8309
 25695 07c2 3AE0     		b	.L1051
 25696              	.LVL2594:
 25697              	.L1052:
 804:Core/Src/lz4.c ****     }
 25698              		.loc 1 804 100 is_stmt 0 view .LVU8310
 25699              	.LBE4887:
 25700              	.LBE4885:
 25701              	.LBE4884:
1067:Core/Src/lz4.c **** 
 25702              		.loc 1 1067 17 is_stmt 1 view .LVU8311
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 25703              		.loc 1 1069 17 view .LVU8312
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 25704              		.loc 1 1069 21 is_stmt 0 view .LVU8313
 25705 07c4 4846     		mov	r0, r9
 25706 07c6 FFF7FEFF 		bl	LZ4_read32
 25707              	.LVL2595:
 25708 07ca 8046     		mov	r8, r0
 25709              	.LVL2596:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 25710              		.loc 1 1069 42 view .LVU8314
 25711 07cc 3800     		movs	r0, r7
 25712 07ce FFF7FEFF 		bl	LZ4_read32
 25713              	.LVL2597:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 25714              		.loc 1 1069 20 view .LVU8315
 25715 07d2 8045     		cmp	r8, r0
 25716 07d4 3CD0     		beq	.L1152
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 25717              		.loc 1 1069 20 view .LVU8316
 25718 07d6 0A9B     		ldr	r3, [sp, #40]
 25719 07d8 3700     		movs	r7, r6
 25720              	.LVL2598:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 25721              		.loc 1 1069 20 view .LVU8317
 25722 07da 0594     		str	r4, [sp, #20]
 25723              	.LVL2599:
 25724              	.L1040:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 25725              		.loc 1 1069 20 view .LVU8318
 25726              	.LBE4870:
1018:Core/Src/lz4.c ****                 U32 const h = forwardH;
 25727              		.loc 1 1018 13 is_stmt 1 view .LVU8319
 25728              	.LBB4892:
1019:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
 25729              		.loc 1 1019 17 view .LVU8320
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 638


1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 25730              		.loc 1 1020 17 view .LVU8321
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 25731              		.loc 1 1020 53 is_stmt 0 view .LVU8322
 25732 07dc 049A     		ldr	r2, [sp, #16]
 25733 07de BA1A     		subs	r2, r7, r2
 25734 07e0 9346     		mov	fp, r2
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 25735              		.loc 1 1020 27 view .LVU8323
 25736 07e2 0C92     		str	r2, [sp, #48]
 25737              	.LVL2600:
1021:Core/Src/lz4.c ****                 assert(matchIndex <= current);
 25738              		.loc 1 1021 17 is_stmt 1 view .LVU8324
 25739              	.LBB4889:
 25740              	.LBI4871:
 827:Core/Src/lz4.c **** {
 25741              		.loc 1 827 22 view .LVU8325
 25742              	.LBB4876:
 25743              	.LBB4875:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 25744              		.loc 1 829 5 view .LVU8326
 25745              	.LBE4875:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 25746              		.loc 1 829 44 view .LVU8327
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 25747              		.loc 1 830 5 view .LVU8328
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 25748              		.loc 1 830 8 is_stmt 0 view .LVU8329
 25749 07e4 022D     		cmp	r5, #2
 25750 07e6 C5D0     		beq	.L1153
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 25751              		.loc 1 835 5 is_stmt 1 view .LVU8330
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 25752              		.loc 1 835 8 is_stmt 0 view .LVU8331
 25753 07e8 032D     		cmp	r5, #3
 25754 07ea C9D0     		beq	.L1154
 840:Core/Src/lz4.c **** }
 25755              		.loc 1 840 23 view .LVU8332
 25756 07ec 0022     		movs	r2, #0
 25757              	.LVL2601:
 840:Core/Src/lz4.c **** }
 25758              		.loc 1 840 23 view .LVU8333
 25759 07ee 9046     		mov	r8, r2
 25760              	.L1046:
 25761              	.LVL2602:
 840:Core/Src/lz4.c **** }
 25762              		.loc 1 840 23 view .LVU8334
 25763              	.LBE4876:
 25764              	.LBE4889:
1022:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
 25765              		.loc 1 1022 17 is_stmt 1 view .LVU8335
1023:Core/Src/lz4.c ****                 ip = forwardIp;
 25766              		.loc 1 1023 17 view .LVU8336
1024:Core/Src/lz4.c ****                 forwardIp += step;
 25767              		.loc 1 1024 17 view .LVU8337
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 25768              		.loc 1 1025 17 view .LVU8338
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 639


1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 25769              		.loc 1 1025 27 is_stmt 0 view .LVU8339
 25770 07f0 5246     		mov	r2, r10
 25771 07f2 BE18     		adds	r6, r7, r2
 25772              	.LVL2603:
1026:Core/Src/lz4.c **** 
 25773              		.loc 1 1026 17 is_stmt 1 view .LVU8340
1026:Core/Src/lz4.c **** 
 25774              		.loc 1 1026 38 is_stmt 0 view .LVU8341
 25775 07f4 5A1C     		adds	r2, r3, #1
 25776 07f6 0A92     		str	r2, [sp, #40]
 25777              	.LVL2604:
1026:Core/Src/lz4.c **** 
 25778              		.loc 1 1026 22 view .LVU8342
 25779 07f8 9B11     		asrs	r3, r3, #6
 25780 07fa 9A46     		mov	r10, r3
 25781              	.LVL2605:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 25782              		.loc 1 1028 17 is_stmt 1 view .LVU8343
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 25783              		.loc 1 1028 20 is_stmt 0 view .LVU8344
 25784 07fc 089B     		ldr	r3, [sp, #32]
 25785              	.LVL2606:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 25786              		.loc 1 1028 20 view .LVU8345
 25787 07fe B342     		cmp	r3, r6
 25788 0800 00D2     		bcs	.LCB33317
 25789 0802 90E2     		b	.L1134	@long jump
 25790              	.LCB33317:
1029:Core/Src/lz4.c **** 
 25791              		.loc 1 1029 17 is_stmt 1 view .LVU8346
1031:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 25792              		.loc 1 1031 17 view .LVU8347
1043:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 25793              		.loc 1 1043 24 view .LVU8348
1055:Core/Src/lz4.c ****                 }
 25794              		.loc 1 1055 21 view .LVU8349
1055:Core/Src/lz4.c ****                 }
 25795              		.loc 1 1055 27 is_stmt 0 view .LVU8350
 25796 0804 049B     		ldr	r3, [sp, #16]
 25797 0806 4344     		add	r3, r3, r8
 25798 0808 9946     		mov	r9, r3
 25799              	.LVL2607:
1057:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
 25800              		.loc 1 1057 17 is_stmt 1 view .LVU8351
 25801              	.LBB4890:
 25802              	.LBI4877:
 778:Core/Src/lz4.c **** {
 25803              		.loc 1 778 22 view .LVU8352
 25804              	.LBB4883:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 25805              		.loc 1 780 5 view .LVU8353
 781:Core/Src/lz4.c **** }
 25806              		.loc 1 781 5 view .LVU8354
 781:Core/Src/lz4.c **** }
 25807              		.loc 1 781 12 is_stmt 0 view .LVU8355
 25808 080a 3000     		movs	r0, r6
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 640


 25809 080c FFF7FEFF 		bl	LZ4_read32
 25810              	.LVL2608:
 25811              	.LBB4882:
 25812              	.LBI4879:
 758:Core/Src/lz4.c **** {
 25813              		.loc 1 758 22 is_stmt 1 view .LVU8356
 25814              	.LBB4881:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 25815              		.loc 1 760 5 view .LVU8357
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 25816              		.loc 1 760 8 is_stmt 0 view .LVU8358
 25817 0810 032D     		cmp	r5, #3
 25818 0812 BBD0     		beq	.L1155
 763:Core/Src/lz4.c **** }
 25819              		.loc 1 763 9 is_stmt 1 view .LVU8359
 763:Core/Src/lz4.c **** }
 25820              		.loc 1 763 27 is_stmt 0 view .LVU8360
 25821 0814 8300     		lsls	r3, r0, #2
 25822 0816 1B18     		adds	r3, r3, r0
 25823 0818 5B01     		lsls	r3, r3, #5
 25824 081a 1B1A     		subs	r3, r3, r0
 25825 081c 5A01     		lsls	r2, r3, #5
 25826 081e 9B18     		adds	r3, r3, r2
 25827 0820 9B00     		lsls	r3, r3, #2
 25828 0822 1B1A     		subs	r3, r3, r0
 25829 0824 5C01     		lsls	r4, r3, #5
 25830 0826 E31A     		subs	r3, r4, r3
 25831 0828 1C02     		lsls	r4, r3, #8
 25832 082a E41A     		subs	r4, r4, r3
 25833 082c 2401     		lsls	r4, r4, #4
 25834 082e 2418     		adds	r4, r4, r0
 763:Core/Src/lz4.c **** }
 25835              		.loc 1 763 42 view .LVU8361
 25836 0830 240D     		lsrs	r4, r4, #20
 25837              	.L1048:
 25838              	.LVL2609:
 763:Core/Src/lz4.c **** }
 25839              		.loc 1 763 42 view .LVU8362
 25840              	.LBE4881:
 25841              	.LBE4882:
 25842              	.LBE4883:
 25843              	.LBE4890:
1058:Core/Src/lz4.c **** 
 25844              		.loc 1 1058 17 is_stmt 1 view .LVU8363
 25845              	.LBB4891:
 25846              	.LBI4884:
 796:Core/Src/lz4.c **** {
 25847              		.loc 1 796 23 view .LVU8364
 25848              	.LBB4888:
 798:Core/Src/lz4.c ****     {
 25849              		.loc 1 798 5 view .LVU8365
 25850 0832 022D     		cmp	r5, #2
 25851 0834 BAD0     		beq	.L1049
 25852 0836 032D     		cmp	r5, #3
 25853 0838 BED0     		beq	.L1050
 25854              	.L1051:
 25855              	.LVL2610:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 641


 798:Core/Src/lz4.c ****     {
 25856              		.loc 1 798 5 is_stmt 0 view .LVU8366
 25857              	.LBE4888:
 25858              	.LBE4891:
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 25859              		.loc 1 1060 17 is_stmt 1 view .LVU8367
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 25860              		.loc 1 1060 100 view .LVU8368
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 25861              		.loc 1 1061 17 view .LVU8369
1062:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
 25862              		.loc 1 1062 17 view .LVU8370
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 25863              		.loc 1 1063 17 view .LVU8371
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 25864              		.loc 1 1063 20 is_stmt 0 view .LVU8372
 25865 083a 032D     		cmp	r5, #3
 25866 083c C2D0     		beq	.L1052
1064:Core/Src/lz4.c ****                     continue;
 25867              		.loc 1 1064 33 view .LVU8373
 25868 083e 884B     		ldr	r3, .L1179
 25869 0840 4344     		add	r3, r3, r8
1064:Core/Src/lz4.c ****                     continue;
 25870              		.loc 1 1064 19 view .LVU8374
 25871 0842 0C9A     		ldr	r2, [sp, #48]
 25872 0844 9A42     		cmp	r2, r3
 25873 0846 BDD9     		bls	.L1052
 25874 0848 0A9B     		ldr	r3, [sp, #40]
 25875 084a 3700     		movs	r7, r6
 25876              	.LVL2611:
1064:Core/Src/lz4.c ****                     continue;
 25877              		.loc 1 1064 19 view .LVU8375
 25878 084c 0594     		str	r4, [sp, #20]
 25879              	.LVL2612:
1064:Core/Src/lz4.c ****                     continue;
 25880              		.loc 1 1064 19 view .LVU8376
 25881 084e C5E7     		b	.L1040
 25882              	.LVL2613:
 25883              	.L1152:
1064:Core/Src/lz4.c ****                     continue;
 25884              		.loc 1 1064 19 view .LVU8377
 25885 0850 AB46     		mov	fp, r5
 25886              	.LVL2614:
1064:Core/Src/lz4.c ****                     continue;
 25887              		.loc 1 1064 19 view .LVU8378
 25888 0852 4D46     		mov	r5, r9
 25889 0854 B946     		mov	r9, r7
 25890              	.LVL2615:
 25891              	.L1044:
1064:Core/Src/lz4.c ****                     continue;
 25892              		.loc 1 1064 19 view .LVU8379
 25893              	.LBE4892:
 25894              	.LBE4909:
1078:Core/Src/lz4.c ****         while (((ip>anchor) & (match > lowLimit)) && (unlikely(ip[-1]==match[-1]))) { ip--; match--
 25895              		.loc 1 1078 9 is_stmt 1 view .LVU8380
1079:Core/Src/lz4.c **** 
 25896              		.loc 1 1079 9 view .LVU8381
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 642


1079:Core/Src/lz4.c **** 
 25897              		.loc 1 1079 15 is_stmt 0 view .LVU8382
 25898 0856 4E46     		mov	r6, r9
 25899              	.LVL2616:
 25900              	.L1053:
1079:Core/Src/lz4.c **** 
 25901              		.loc 1 1079 15 is_stmt 1 view .LVU8383
1079:Core/Src/lz4.c **** 
 25902              		.loc 1 1079 29 is_stmt 0 view .LVU8384
 25903 0858 0B9B     		ldr	r3, [sp, #44]
 25904 085a 9C46     		mov	ip, r3
 25905 085c B445     		cmp	ip, r6
 25906 085e 9B41     		sbcs	r3, r3, r3
 25907 0860 5B42     		rsbs	r3, r3, #0
 25908 0862 029A     		ldr	r2, [sp, #8]
 25909 0864 9446     		mov	ip, r2
 25910 0866 AC45     		cmp	ip, r5
 25911 0868 9241     		sbcs	r2, r2, r2
 25912 086a 5242     		rsbs	r2, r2, #0
1079:Core/Src/lz4.c **** 
 25913              		.loc 1 1079 15 view .LVU8385
 25914 086c 1A42     		tst	r2, r3
 25915 086e 05D0     		beq	.L1054
1079:Core/Src/lz4.c **** 
 25916              		.loc 1 1079 55 view .LVU8386
 25917 0870 731E     		subs	r3, r6, #1
 25918 0872 1A78     		ldrb	r2, [r3]
 25919 0874 6B1E     		subs	r3, r5, #1
 25920 0876 1B78     		ldrb	r3, [r3]
1079:Core/Src/lz4.c **** 
 25921              		.loc 1 1079 51 view .LVU8387
 25922 0878 9A42     		cmp	r2, r3
 25923 087a 29D0     		beq	.L1055
 25924              	.L1054:
 25925              	.LBB4910:
1082:Core/Src/lz4.c ****             token = op++;
 25926              		.loc 1 1082 13 is_stmt 1 view .LVU8388
1082:Core/Src/lz4.c ****             token = op++;
 25927              		.loc 1 1082 54 is_stmt 0 view .LVU8389
 25928 087c 0B9B     		ldr	r3, [sp, #44]
 25929 087e F41A     		subs	r4, r6, r3
 25930              	.LVL2617:
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 25931              		.loc 1 1083 13 is_stmt 1 view .LVU8390
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 25932              		.loc 1 1083 23 is_stmt 0 view .LVU8391
 25933 0880 079B     		ldr	r3, [sp, #28]
 25934 0882 5F1C     		adds	r7, r3, #1
 25935              	.LVL2618:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 25936              		.loc 1 1084 13 is_stmt 1 view .LVU8392
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 25937              		.loc 1 1088 13 view .LVU8393
1089:Core/Src/lz4.c ****                 op--;
 25938              		.loc 1 1089 18 is_stmt 0 view .LVU8394
 25939 0884 2000     		movs	r0, r4
 25940 0886 F030     		adds	r0, r0, #240
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 643


 25941 0888 FF21     		movs	r1, #255
 25942 088a FFF7FEFF 		bl	__aeabi_uidiv
 25943              	.LVL2619:
1089:Core/Src/lz4.c ****                 op--;
 25944              		.loc 1 1089 18 view .LVU8395
 25945 088e 2318     		adds	r3, r4, r0
 25946 0890 0B33     		adds	r3, r3, #11
 25947 0892 FB18     		adds	r3, r7, r3
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 25948              		.loc 1 1088 49 view .LVU8396
 25949 0894 099A     		ldr	r2, [sp, #36]
 25950 0896 9A42     		cmp	r2, r3
 25951 0898 00D2     		bcs	.LCB33512
 25952 089a 6AE2     		b	.L1135	@long jump
 25953              	.LCB33512:
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 25954              		.loc 1 1093 13 is_stmt 1 view .LVU8397
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 25955              		.loc 1 1093 16 is_stmt 0 view .LVU8398
 25956 089c 2300     		movs	r3, r4
 25957 089e 0E2C     		cmp	r4, #14
 25958 08a0 19D8     		bhi	.L1156
1099:Core/Src/lz4.c **** 
 25959              		.loc 1 1099 18 is_stmt 1 view .LVU8399
1099:Core/Src/lz4.c **** 
 25960              		.loc 1 1099 27 is_stmt 0 view .LVU8400
 25961 08a2 2301     		lsls	r3, r4, #4
1099:Core/Src/lz4.c **** 
 25962              		.loc 1 1099 25 view .LVU8401
 25963 08a4 079A     		ldr	r2, [sp, #28]
 25964 08a6 1370     		strb	r3, [r2]
 25965              	.L1059:
1102:Core/Src/lz4.c ****             op+=litLength;
 25966              		.loc 1 1102 13 is_stmt 1 view .LVU8402
1102:Core/Src/lz4.c ****             op+=litLength;
 25967              		.loc 1 1102 41 is_stmt 0 view .LVU8403
 25968 08a8 3C19     		adds	r4, r7, r4
 25969              	.LVL2620:
 25970              	.LBB4911:
 25971              	.LBI4911:
 446:Core/Src/lz4.c **** {
 25972              		.loc 1 446 6 is_stmt 1 view .LVU8404
 25973              	.LBB4912:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 25974              		.loc 1 448 5 view .LVU8405
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 25975              		.loc 1 449 5 view .LVU8406
 450:Core/Src/lz4.c **** 
 25976              		.loc 1 450 5 view .LVU8407
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 25977              		.loc 1 449 17 is_stmt 0 view .LVU8408
 25978 08aa 0B9B     		ldr	r3, [sp, #44]
 25979 08ac A846     		mov	r8, r5
 25980 08ae 2500     		movs	r5, r4
 25981              	.LVL2621:
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 25982              		.loc 1 449 17 view .LVU8409
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 644


 25983 08b0 1C00     		movs	r4, r3
 25984              	.LVL2622:
 25985              	.L1060:
 452:Core/Src/lz4.c **** }
 25986              		.loc 1 452 5 is_stmt 1 view .LVU8410
 452:Core/Src/lz4.c **** }
 25987              		.loc 1 452 10 view .LVU8411
 25988 08b2 0822     		movs	r2, #8
 25989 08b4 2100     		movs	r1, r4
 25990 08b6 3800     		movs	r0, r7
 25991 08b8 FFF7FEFF 		bl	memcpy
 25992              	.LVL2623:
 452:Core/Src/lz4.c **** }
 25993              		.loc 1 452 29 view .LVU8412
 452:Core/Src/lz4.c **** }
 25994              		.loc 1 452 30 is_stmt 0 view .LVU8413
 25995 08bc 0837     		adds	r7, r7, #8
 25996              	.LVL2624:
 452:Core/Src/lz4.c **** }
 25997              		.loc 1 452 35 is_stmt 1 view .LVU8414
 452:Core/Src/lz4.c **** }
 25998              		.loc 1 452 36 is_stmt 0 view .LVU8415
 25999 08be 0834     		adds	r4, r4, #8
 26000              	.LVL2625:
 452:Core/Src/lz4.c **** }
 26001              		.loc 1 452 49 is_stmt 1 view .LVU8416
 452:Core/Src/lz4.c **** }
 26002              		.loc 1 452 5 is_stmt 0 view .LVU8417
 26003 08c0 BD42     		cmp	r5, r7
 26004 08c2 F6D8     		bhi	.L1060
 26005 08c4 2C00     		movs	r4, r5
 26006              	.LVL2626:
 452:Core/Src/lz4.c **** }
 26007              		.loc 1 452 5 view .LVU8418
 26008 08c6 4546     		mov	r5, r8
 26009              	.LVL2627:
 452:Core/Src/lz4.c **** }
 26010              		.loc 1 452 5 view .LVU8419
 26011 08c8 5F46     		mov	r7, fp
 26012              	.LVL2628:
 452:Core/Src/lz4.c **** }
 26013              		.loc 1 452 5 view .LVU8420
 26014 08ca 4B46     		mov	r3, r9
 26015 08cc 0593     		str	r3, [sp, #20]
 26016 08ce 11E1     		b	.L1061
 26017              	.LVL2629:
 26018              	.L1055:
 452:Core/Src/lz4.c **** }
 26019              		.loc 1 452 5 view .LVU8421
 26020              	.LBE4912:
 26021              	.LBE4911:
 26022              	.LBE4910:
1079:Core/Src/lz4.c **** 
 26023              		.loc 1 1079 87 is_stmt 1 view .LVU8422
1079:Core/Src/lz4.c **** 
 26024              		.loc 1 1079 89 is_stmt 0 view .LVU8423
 26025 08d0 013E     		subs	r6, r6, #1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 645


 26026              	.LVL2630:
1079:Core/Src/lz4.c **** 
 26027              		.loc 1 1079 93 is_stmt 1 view .LVU8424
1079:Core/Src/lz4.c **** 
 26028              		.loc 1 1079 98 is_stmt 0 view .LVU8425
 26029 08d2 013D     		subs	r5, r5, #1
 26030              	.LVL2631:
1079:Core/Src/lz4.c **** 
 26031              		.loc 1 1079 98 view .LVU8426
 26032 08d4 C0E7     		b	.L1053
 26033              	.LVL2632:
 26034              	.L1156:
 26035              	.LBB4916:
 26036              	.LBB4914:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 26037              		.loc 1 1094 17 is_stmt 1 view .LVU8427
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 26038              		.loc 1 1094 43 is_stmt 0 view .LVU8428
 26039 08d6 0F3B     		subs	r3, r3, #15
 26040              	.LVL2633:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 26041              		.loc 1 1095 17 is_stmt 1 view .LVU8429
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 26042              		.loc 1 1095 24 is_stmt 0 view .LVU8430
 26043 08d8 F022     		movs	r2, #240
 26044 08da 0799     		ldr	r1, [sp, #28]
 26045 08dc 0A70     		strb	r2, [r1]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 26046              		.loc 1 1096 17 is_stmt 1 view .LVU8431
 26047 08de 03E0     		b	.L1057
 26048              	.L1058:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 26049              		.loc 1 1096 46 view .LVU8432
 26050              	.LVL2634:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 26051              		.loc 1 1096 52 is_stmt 0 view .LVU8433
 26052 08e0 FF22     		movs	r2, #255
 26053 08e2 3A70     		strb	r2, [r7]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 26054              		.loc 1 1096 36 is_stmt 1 view .LVU8434
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 26055              		.loc 1 1096 39 is_stmt 0 view .LVU8435
 26056 08e4 FF3B     		subs	r3, r3, #255
 26057              	.LVL2635:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 26058              		.loc 1 1096 49 view .LVU8436
 26059 08e6 0137     		adds	r7, r7, #1
 26060              	.LVL2636:
 26061              	.L1057:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 26062              		.loc 1 1096 23 is_stmt 1 view .LVU8437
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 26063              		.loc 1 1096 17 is_stmt 0 view .LVU8438
 26064 08e8 FE2B     		cmp	r3, #254
 26065 08ea F9DC     		bgt	.L1058
1097:Core/Src/lz4.c ****             }
 26066              		.loc 1 1097 17 is_stmt 1 view .LVU8439
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 646


 26067              	.LVL2637:
1097:Core/Src/lz4.c ****             }
 26068              		.loc 1 1097 23 is_stmt 0 view .LVU8440
 26069 08ec 3B70     		strb	r3, [r7]
1097:Core/Src/lz4.c ****             }
 26070              		.loc 1 1097 20 view .LVU8441
 26071 08ee 0137     		adds	r7, r7, #1
 26072              	.LVL2638:
1097:Core/Src/lz4.c ****             }
 26073              		.loc 1 1097 20 view .LVU8442
 26074              	.LBE4914:
 26075 08f0 DAE7     		b	.L1059
 26076              	.LVL2639:
 26077              	.L1063:
1097:Core/Src/lz4.c ****             }
 26078              		.loc 1 1097 20 view .LVU8443
 26079              	.LBE4916:
 26080              	.LBB4917:
 26081              	.LBB4918:
 26082              	.LBB4919:
 26083              	.LBB4920:
 670:Core/Src/lz4.c ****     }   }
 26084              		.loc 1 670 13 is_stmt 1 view .LVU8444
 670:Core/Src/lz4.c ****     }   }
 26085              		.loc 1 670 20 is_stmt 0 view .LVU8445
 26086 08f2 FFF7FEFF 		bl	LZ4_NbCommonBytes
 26087              	.LVL2640:
 670:Core/Src/lz4.c ****     }   }
 26088              		.loc 1 670 20 view .LVU8446
 26089 08f6 0500     		movs	r5, r0
 26090              	.LVL2641:
 670:Core/Src/lz4.c ****     }   }
 26091              		.loc 1 670 20 view .LVU8447
 26092 08f8 3CE1     		b	.L1064
 26093              	.LVL2642:
 26094              	.L1167:
 670:Core/Src/lz4.c ****     }   }
 26095              		.loc 1 670 20 view .LVU8448
 26096              	.LBE4920:
 26097              	.LBB4921:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 26098              		.loc 1 675 22 is_stmt 1 view .LVU8449
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 26099              		.loc 1 675 25 is_stmt 0 view .LVU8450
 26100 08fa 0423     		movs	r3, #4
 26101 08fc 9C46     		mov	ip, r3
 26102 08fe E044     		add	r8, r8, ip
 26103              	.LVL2643:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 26104              		.loc 1 675 37 is_stmt 1 view .LVU8451
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 26105              		.loc 1 675 43 is_stmt 0 view .LVU8452
 26106 0900 E144     		add	r9, r9, ip
 26107              	.LVL2644:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 26108              		.loc 1 675 55 is_stmt 1 view .LVU8453
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 647


 26109              		.loc 1 675 9 is_stmt 0 view .LVU8454
 26110 0902 22E1     		b	.L1066
 26111              	.LVL2645:
 26112              	.L1126:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 26113              		.loc 1 675 9 view .LVU8455
 26114              	.LBE4921:
 26115              	.LBB4922:
 26116 0904 D046     		mov	r8, r10
 26117 0906 20E1     		b	.L1066
 26118              	.LVL2646:
 26119              	.L1166:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 26120              		.loc 1 675 9 view .LVU8456
 26121              	.LBE4922:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 26122              		.loc 1 680 5 is_stmt 1 view .LVU8457
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 26123              		.loc 1 681 5 view .LVU8458
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 26124              		.loc 1 681 23 is_stmt 0 view .LVU8459
 26125 0908 0D9B     		ldr	r3, [sp, #52]
 26126 090a 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 26127              		.loc 1 681 8 view .LVU8460
 26128 090c 9845     		cmp	r8, r3
 26129 090e 08D2     		bcs	.L1068
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 26130              		.loc 1 681 32 view .LVU8461
 26131 0910 4846     		mov	r0, r9
 26132 0912 FFF7FEFF 		bl	LZ4_read16
 26133              	.LVL2647:
 26134 0916 0500     		movs	r5, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 26135              		.loc 1 681 54 view .LVU8462
 26136 0918 4046     		mov	r0, r8
 26137 091a FFF7FEFF 		bl	LZ4_read16
 26138              	.LVL2648:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 26139              		.loc 1 681 28 view .LVU8463
 26140 091e 8542     		cmp	r5, r0
 26141 0920 0CD0     		beq	.L1157
 26142              	.L1068:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 26143              		.loc 1 682 5 is_stmt 1 view .LVU8464
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 26144              		.loc 1 682 8 is_stmt 0 view .LVU8465
 26145 0922 0E9B     		ldr	r3, [sp, #56]
 26146 0924 4345     		cmp	r3, r8
 26147 0926 05D9     		bls	.L1069
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 26148              		.loc 1 682 28 view .LVU8466
 26149 0928 4B46     		mov	r3, r9
 26150 092a 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 26151              		.loc 1 682 39 view .LVU8467
 26152 092c 4346     		mov	r3, r8
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 648


 26153 092e 1B78     		ldrb	r3, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 26154              		.loc 1 682 24 view .LVU8468
 26155 0930 9A42     		cmp	r2, r3
 26156 0932 08D0     		beq	.L1158
 26157              	.L1069:
 683:Core/Src/lz4.c **** }
 26158              		.loc 1 683 5 is_stmt 1 view .LVU8469
 683:Core/Src/lz4.c **** }
 26159              		.loc 1 683 27 is_stmt 0 view .LVU8470
 26160 0934 4346     		mov	r3, r8
 26161 0936 5246     		mov	r2, r10
 26162 0938 9D1A     		subs	r5, r3, r2
 683:Core/Src/lz4.c **** }
 26163              		.loc 1 683 12 view .LVU8471
 26164 093a 1BE1     		b	.L1064
 26165              	.L1157:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 26166              		.loc 1 681 74 is_stmt 1 view .LVU8472
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 26167              		.loc 1 681 77 is_stmt 0 view .LVU8473
 26168 093c 0223     		movs	r3, #2
 26169 093e 9C46     		mov	ip, r3
 26170 0940 E044     		add	r8, r8, ip
 26171              	.LVL2649:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 26172              		.loc 1 681 82 is_stmt 1 view .LVU8474
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 26173              		.loc 1 681 88 is_stmt 0 view .LVU8475
 26174 0942 E144     		add	r9, r9, ip
 26175              	.LVL2650:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 26176              		.loc 1 681 88 view .LVU8476
 26177 0944 EDE7     		b	.L1068
 26178              	.L1158:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 26179              		.loc 1 682 46 is_stmt 1 view .LVU8477
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 26180              		.loc 1 682 49 is_stmt 0 view .LVU8478
 26181 0946 0123     		movs	r3, #1
 26182 0948 9C46     		mov	ip, r3
 26183 094a E044     		add	r8, r8, ip
 26184              	.LVL2651:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 26185              		.loc 1 682 49 view .LVU8479
 26186 094c F2E7     		b	.L1069
 26187              	.LVL2652:
 26188              	.L1168:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 26189              		.loc 1 682 49 view .LVU8480
 26190              	.LBE4919:
 26191              	.LBE4918:
1159:Core/Src/lz4.c ****                     /* Match description too long : reduce it */
 26192              		.loc 1 1159 17 is_stmt 1 view .LVU8481
 26193              	.LBB4926:
1161:Core/Src/lz4.c ****                     ip -= matchCode - newMatchCode;
 26194              		.loc 1 1161 21 view .LVU8482
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 649


1161:Core/Src/lz4.c ****                     ip -= matchCode - newMatchCode;
 26195              		.loc 1 1161 113 is_stmt 0 view .LVU8483
 26196 094e 1A1B     		subs	r2, r3, r4
1161:Core/Src/lz4.c ****                     ip -= matchCode - newMatchCode;
 26197              		.loc 1 1161 97 view .LVU8484
 26198 0950 1302     		lsls	r3, r2, #8
 26199 0952 9B1A     		subs	r3, r3, r2
1161:Core/Src/lz4.c ****                     ip -= matchCode - newMatchCode;
 26200              		.loc 1 1161 25 view .LVU8485
 26201 0954 434A     		ldr	r2, .L1179+4
 26202 0956 9146     		mov	r9, r2
 26203 0958 9944     		add	r9, r9, r3
 26204              	.LVL2653:
1162:Core/Src/lz4.c ****                     assert(newMatchCode < matchCode);
 26205              		.loc 1 1162 21 is_stmt 1 view .LVU8486
1162:Core/Src/lz4.c ****                     assert(newMatchCode < matchCode);
 26206              		.loc 1 1162 24 is_stmt 0 view .LVU8487
 26207 095a 4B46     		mov	r3, r9
 26208 095c 5D1B     		subs	r5, r3, r5
 26209              	.LVL2654:
1162:Core/Src/lz4.c ****                     assert(newMatchCode < matchCode);
 26210              		.loc 1 1162 24 view .LVU8488
 26211 095e 7619     		adds	r6, r6, r5
 26212              	.LVL2655:
1163:Core/Src/lz4.c ****                     matchCode = newMatchCode;
 26213              		.loc 1 1163 21 is_stmt 1 view .LVU8489
1164:Core/Src/lz4.c ****                     if (unlikely(ip <= filledIp)) {
 26214              		.loc 1 1164 21 view .LVU8490
1165:Core/Src/lz4.c ****                         /* We have already filled up to filledIp so if ip ends up less than filledI
 26215              		.loc 1 1165 21 view .LVU8491
1165:Core/Src/lz4.c ****                         /* We have already filled up to filledIp so if ip ends up less than filledI
 26216              		.loc 1 1165 24 is_stmt 0 view .LVU8492
 26217 0960 059B     		ldr	r3, [sp, #20]
 26218 0962 B342     		cmp	r3, r6
 26219 0964 3DD2     		bcs	.L1127
1164:Core/Src/lz4.c ****                     if (unlikely(ip <= filledIp)) {
 26220              		.loc 1 1164 31 view .LVU8493
 26221 0966 4D46     		mov	r5, r9
 26222 0968 11E1     		b	.L1070
 26223              	.LVL2656:
 26224              	.L1161:
 26225              	.LBB4927:
 26226              	.LBB4928:
 26227              	.LBB4929:
 26228              	.LBB4930:
 26229              	.LBB4931:
 26230              	.LBB4932:
 761:Core/Src/lz4.c ****     else
 26231              		.loc 1 761 9 is_stmt 1 view .LVU8494
 761:Core/Src/lz4.c ****     else
 26232              		.loc 1 761 27 is_stmt 0 view .LVU8495
 26233 096a 8300     		lsls	r3, r0, #2
 26234 096c 1B18     		adds	r3, r3, r0
 26235 096e 5B01     		lsls	r3, r3, #5
 26236 0970 1B1A     		subs	r3, r3, r0
 26237 0972 5A01     		lsls	r2, r3, #5
 26238 0974 9B18     		adds	r3, r3, r2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 650


 26239 0976 9B00     		lsls	r3, r3, #2
 26240 0978 1B1A     		subs	r3, r3, r0
 26241 097a 5A01     		lsls	r2, r3, #5
 26242 097c D21A     		subs	r2, r2, r3
 26243 097e 1302     		lsls	r3, r2, #8
 26244 0980 9B1A     		subs	r3, r3, r2
 26245 0982 1B01     		lsls	r3, r3, #4
 26246 0984 1B18     		adds	r3, r3, r0
 761:Core/Src/lz4.c ****     else
 26247              		.loc 1 761 42 view .LVU8496
 26248 0986 DB0C     		lsrs	r3, r3, #19
 26249              	.L1073:
 26250              	.LVL2657:
 761:Core/Src/lz4.c ****     else
 26251              		.loc 1 761 42 view .LVU8497
 26252              	.LBE4932:
 26253              	.LBE4931:
 26254              	.LBE4930:
 26255              	.LBE4929:
1175:Core/Src/lz4.c ****                         }
 26256              		.loc 1 1175 29 is_stmt 1 view .LVU8498
 26257              	.LBB4936:
 26258              	.LBI4936:
 784:Core/Src/lz4.c **** {
 26259              		.loc 1 784 23 view .LVU8499
 26260              	.LBB4937:
 786:Core/Src/lz4.c ****     {
 26261              		.loc 1 786 5 view .LVU8500
 26262 0988 022F     		cmp	r7, #2
 26263 098a 20D0     		beq	.L1074
 786:Core/Src/lz4.c ****     {
 26264              		.loc 1 786 5 is_stmt 0 view .LVU8501
 26265 098c 032F     		cmp	r7, #3
 26266 098e 23D0     		beq	.L1075
 26267 0990 012F     		cmp	r7, #1
 26268 0992 17D0     		beq	.L1159
 26269              	.LVL2658:
 26270              	.L1076:
 786:Core/Src/lz4.c ****     {
 26271              		.loc 1 786 5 view .LVU8502
 26272              	.LBE4937:
 26273              	.LBE4936:
 26274              	.LBE4928:
1173:Core/Src/lz4.c ****                             U32 const h = LZ4_hashPosition(ptr, tableType);
 26275              		.loc 1 1173 57 is_stmt 1 view .LVU8503
 26276 0994 0135     		adds	r5, r5, #1
 26277              	.LVL2659:
 26278              	.L1071:
1173:Core/Src/lz4.c ****                             U32 const h = LZ4_hashPosition(ptr, tableType);
 26279              		.loc 1 1173 40 view .LVU8504
1173:Core/Src/lz4.c ****                             U32 const h = LZ4_hashPosition(ptr, tableType);
 26280              		.loc 1 1173 25 is_stmt 0 view .LVU8505
 26281 0996 AE42     		cmp	r6, r5
 26282 0998 29D3     		bcc	.L1160
 26283              	.LBB4944:
1174:Core/Src/lz4.c ****                             LZ4_clearHash(h, cctx->hashTable, tableType);
 26284              		.loc 1 1174 29 is_stmt 1 view .LVU8506
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 651


 26285              	.LVL2660:
 26286              	.LBB4942:
 26287              	.LBI4929:
 778:Core/Src/lz4.c **** {
 26288              		.loc 1 778 22 view .LVU8507
 26289              	.LBB4935:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 26290              		.loc 1 780 5 view .LVU8508
 781:Core/Src/lz4.c **** }
 26291              		.loc 1 781 5 view .LVU8509
 781:Core/Src/lz4.c **** }
 26292              		.loc 1 781 12 is_stmt 0 view .LVU8510
 26293 099a 2800     		movs	r0, r5
 26294 099c FFF7FEFF 		bl	LZ4_read32
 26295              	.LVL2661:
 26296              	.LBB4934:
 26297              	.LBI4931:
 758:Core/Src/lz4.c **** {
 26298              		.loc 1 758 22 is_stmt 1 view .LVU8511
 26299              	.LBB4933:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 26300              		.loc 1 760 5 view .LVU8512
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 26301              		.loc 1 760 8 is_stmt 0 view .LVU8513
 26302 09a0 032F     		cmp	r7, #3
 26303 09a2 E2D0     		beq	.L1161
 763:Core/Src/lz4.c **** }
 26304              		.loc 1 763 9 is_stmt 1 view .LVU8514
 763:Core/Src/lz4.c **** }
 26305              		.loc 1 763 27 is_stmt 0 view .LVU8515
 26306 09a4 8300     		lsls	r3, r0, #2
 26307 09a6 1B18     		adds	r3, r3, r0
 26308 09a8 5B01     		lsls	r3, r3, #5
 26309 09aa 1B1A     		subs	r3, r3, r0
 26310 09ac 5A01     		lsls	r2, r3, #5
 26311 09ae 9B18     		adds	r3, r3, r2
 26312 09b0 9B00     		lsls	r3, r3, #2
 26313 09b2 1B1A     		subs	r3, r3, r0
 26314 09b4 5A01     		lsls	r2, r3, #5
 26315 09b6 D31A     		subs	r3, r2, r3
 26316 09b8 1A02     		lsls	r2, r3, #8
 26317 09ba D31A     		subs	r3, r2, r3
 26318 09bc 1B01     		lsls	r3, r3, #4
 26319 09be 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 26320              		.loc 1 763 42 view .LVU8516
 26321 09c0 1B0D     		lsrs	r3, r3, #20
 26322 09c2 E1E7     		b	.L1073
 26323              	.LVL2662:
 26324              	.L1159:
 763:Core/Src/lz4.c **** }
 26325              		.loc 1 763 42 view .LVU8517
 26326              	.LBE4933:
 26327              	.LBE4934:
 26328              	.LBE4935:
 26329              	.LBE4942:
 26330              	.LBB4943:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 652


 26331              	.LBB4941:
 26332              	.LBB4938:
 790:Core/Src/lz4.c ****     case byU32: { U32* hashTable = (U32*) tableBase; hashTable[h] = 0; return; }
 26333              		.loc 1 790 19 is_stmt 1 view .LVU8518
 790:Core/Src/lz4.c ****     case byU32: { U32* hashTable = (U32*) tableBase; hashTable[h] = 0; return; }
 26334              		.loc 1 790 69 view .LVU8519
 790:Core/Src/lz4.c ****     case byU32: { U32* hashTable = (U32*) tableBase; hashTable[h] = 0; return; }
 26335              		.loc 1 790 78 is_stmt 0 view .LVU8520
 26336 09c4 9B00     		lsls	r3, r3, #2
 26337              	.LVL2663:
 790:Core/Src/lz4.c ****     case byU32: { U32* hashTable = (U32*) tableBase; hashTable[h] = 0; return; }
 26338              		.loc 1 790 78 view .LVU8521
 26339 09c6 E318     		adds	r3, r4, r3
 790:Core/Src/lz4.c ****     case byU32: { U32* hashTable = (U32*) tableBase; hashTable[h] = 0; return; }
 26340              		.loc 1 790 82 view .LVU8522
 26341 09c8 0022     		movs	r2, #0
 26342 09ca 1A60     		str	r2, [r3]
 790:Core/Src/lz4.c ****     case byU32: { U32* hashTable = (U32*) tableBase; hashTable[h] = 0; return; }
 26343              		.loc 1 790 90 is_stmt 1 view .LVU8523
 26344 09cc E2E7     		b	.L1076
 26345              	.LVL2664:
 26346              	.L1074:
 790:Core/Src/lz4.c ****     case byU32: { U32* hashTable = (U32*) tableBase; hashTable[h] = 0; return; }
 26347              		.loc 1 790 90 is_stmt 0 view .LVU8524
 26348              	.LBE4938:
 26349              	.LBB4939:
 791:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; hashTable[h] = 0; return; }
 26350              		.loc 1 791 19 is_stmt 1 view .LVU8525
 791:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; hashTable[h] = 0; return; }
 26351              		.loc 1 791 54 view .LVU8526
 791:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; hashTable[h] = 0; return; }
 26352              		.loc 1 791 63 is_stmt 0 view .LVU8527
 26353 09ce 9B00     		lsls	r3, r3, #2
 26354              	.LVL2665:
 791:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; hashTable[h] = 0; return; }
 26355              		.loc 1 791 63 view .LVU8528
 26356 09d0 E318     		adds	r3, r4, r3
 791:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; hashTable[h] = 0; return; }
 26357              		.loc 1 791 67 view .LVU8529
 26358 09d2 0022     		movs	r2, #0
 26359 09d4 1A60     		str	r2, [r3]
 791:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; hashTable[h] = 0; return; }
 26360              		.loc 1 791 72 is_stmt 1 view .LVU8530
 26361 09d6 DDE7     		b	.L1076
 26362              	.LVL2666:
 26363              	.L1075:
 791:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; hashTable[h] = 0; return; }
 26364              		.loc 1 791 72 is_stmt 0 view .LVU8531
 26365              	.LBE4939:
 26366              	.LBB4940:
 792:Core/Src/lz4.c ****     }
 26367              		.loc 1 792 19 is_stmt 1 view .LVU8532
 792:Core/Src/lz4.c ****     }
 26368              		.loc 1 792 54 view .LVU8533
 792:Core/Src/lz4.c ****     }
 26369              		.loc 1 792 63 is_stmt 0 view .LVU8534
 26370 09d8 5B00     		lsls	r3, r3, #1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 653


 26371              	.LVL2667:
 792:Core/Src/lz4.c ****     }
 26372              		.loc 1 792 63 view .LVU8535
 26373 09da E318     		adds	r3, r4, r3
 792:Core/Src/lz4.c ****     }
 26374              		.loc 1 792 67 view .LVU8536
 26375 09dc 0022     		movs	r2, #0
 26376 09de 1A80     		strh	r2, [r3]
 792:Core/Src/lz4.c ****     }
 26377              		.loc 1 792 72 is_stmt 1 view .LVU8537
 26378 09e0 D8E7     		b	.L1076
 26379              	.LVL2668:
 26380              	.L1127:
 792:Core/Src/lz4.c ****     }
 26381              		.loc 1 792 72 is_stmt 0 view .LVU8538
 26382              	.LBE4940:
 26383              	.LBE4941:
 26384              	.LBE4943:
 26385              	.LBE4944:
1173:Core/Src/lz4.c ****                             U32 const h = LZ4_hashPosition(ptr, tableType);
 26386              		.loc 1 1173 34 view .LVU8539
 26387 09e2 3500     		movs	r5, r6
 26388 09e4 B046     		mov	r8, r6
 26389 09e6 059E     		ldr	r6, [sp, #20]
 26390              	.LVL2669:
1173:Core/Src/lz4.c ****                             U32 const h = LZ4_hashPosition(ptr, tableType);
 26391              		.loc 1 1173 34 view .LVU8540
 26392 09e8 A246     		mov	r10, r4
 26393              	.LVL2670:
1173:Core/Src/lz4.c ****                             U32 const h = LZ4_hashPosition(ptr, tableType);
 26394              		.loc 1 1173 34 view .LVU8541
 26395 09ea 069C     		ldr	r4, [sp, #24]
 26396              	.LVL2671:
1173:Core/Src/lz4.c ****                             U32 const h = LZ4_hashPosition(ptr, tableType);
 26397              		.loc 1 1173 34 view .LVU8542
 26398 09ec D3E7     		b	.L1071
 26399              	.LVL2672:
 26400              	.L1160:
1173:Core/Src/lz4.c ****                             U32 const h = LZ4_hashPosition(ptr, tableType);
 26401              		.loc 1 1173 34 view .LVU8543
 26402              	.LBE4927:
1164:Core/Src/lz4.c ****                     if (unlikely(ip <= filledIp)) {
 26403              		.loc 1 1164 31 view .LVU8544
 26404 09ee 4646     		mov	r6, r8
 26405 09f0 5446     		mov	r4, r10
 26406 09f2 4D46     		mov	r5, r9
 26407              	.LVL2673:
1164:Core/Src/lz4.c ****                     if (unlikely(ip <= filledIp)) {
 26408              		.loc 1 1164 31 view .LVU8545
 26409 09f4 CBE0     		b	.L1070
 26410              	.LVL2674:
 26411              	.L1169:
1164:Core/Src/lz4.c ****                     if (unlikely(ip <= filledIp)) {
 26412              		.loc 1 1164 31 view .LVU8546
 26413              	.LBE4926:
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 26414              		.loc 1 1184 17 is_stmt 1 view .LVU8547
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 654


1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 26415              		.loc 1 1184 24 is_stmt 0 view .LVU8548
 26416 09f6 079A     		ldr	r2, [sp, #28]
 26417 09f8 1378     		ldrb	r3, [r2]
 26418 09fa 0F33     		adds	r3, r3, #15
 26419 09fc 1370     		strb	r3, [r2]
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 26420              		.loc 1 1185 17 is_stmt 1 view .LVU8549
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 26421              		.loc 1 1185 27 is_stmt 0 view .LVU8550
 26422 09fe 0F3D     		subs	r5, r5, #15
 26423              	.LVL2675:
1186:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
 26424              		.loc 1 1186 17 is_stmt 1 view .LVU8551
 26425 0a00 0121     		movs	r1, #1
 26426 0a02 4942     		rsbs	r1, r1, #0
 26427 0a04 2000     		movs	r0, r4
 26428 0a06 FFF7FEFF 		bl	LZ4_write32
 26429              	.LVL2676:
1187:Core/Src/lz4.c ****                     op+=4;
 26430              		.loc 1 1187 17 view .LVU8552
1187:Core/Src/lz4.c ****                     op+=4;
 26431              		.loc 1 1187 23 is_stmt 0 view .LVU8553
 26432 0a0a 08E0     		b	.L1079
 26433              	.L1080:
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 26434              		.loc 1 1188 21 is_stmt 1 view .LVU8554
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 26435              		.loc 1 1188 23 is_stmt 0 view .LVU8555
 26436 0a0c 0434     		adds	r4, r4, #4
 26437              	.LVL2677:
1189:Core/Src/lz4.c ****                     matchCode -= 4*255;
 26438              		.loc 1 1189 21 is_stmt 1 view .LVU8556
 26439 0a0e 0121     		movs	r1, #1
 26440 0a10 4942     		rsbs	r1, r1, #0
 26441 0a12 2000     		movs	r0, r4
 26442 0a14 FFF7FEFF 		bl	LZ4_write32
 26443              	.LVL2678:
1190:Core/Src/lz4.c ****                 }
 26444              		.loc 1 1190 21 view .LVU8557
1190:Core/Src/lz4.c ****                 }
 26445              		.loc 1 1190 31 is_stmt 0 view .LVU8558
 26446 0a18 134B     		ldr	r3, .L1179+8
 26447 0a1a 9C46     		mov	ip, r3
 26448 0a1c 6544     		add	r5, r5, ip
 26449              	.LVL2679:
 26450              	.L1079:
1187:Core/Src/lz4.c ****                     op+=4;
 26451              		.loc 1 1187 23 is_stmt 1 view .LVU8559
 26452 0a1e FF23     		movs	r3, #255
 26453 0a20 9B00     		lsls	r3, r3, #2
 26454 0a22 9D42     		cmp	r5, r3
 26455 0a24 F2D2     		bcs	.L1080
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 26456              		.loc 1 1192 17 view .LVU8560
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 26457              		.loc 1 1192 33 is_stmt 0 view .LVU8561
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 655


 26458 0a26 FF21     		movs	r1, #255
 26459 0a28 2800     		movs	r0, r5
 26460 0a2a FFF7FEFF 		bl	__aeabi_uidiv
 26461              	.LVL2680:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 26462              		.loc 1 1192 20 view .LVU8562
 26463 0a2e 2418     		adds	r4, r4, r0
 26464              	.LVL2681:
1193:Core/Src/lz4.c ****             } else
 26465              		.loc 1 1193 17 is_stmt 1 view .LVU8563
1193:Core/Src/lz4.c ****             } else
 26466              		.loc 1 1193 42 is_stmt 0 view .LVU8564
 26467 0a30 FF21     		movs	r1, #255
 26468 0a32 2800     		movs	r0, r5
 26469 0a34 FFF7FEFF 		bl	__aeabi_uidivmod
 26470              	.LVL2682:
1193:Core/Src/lz4.c ****             } else
 26471              		.loc 1 1193 20 view .LVU8565
 26472 0a38 631C     		adds	r3, r4, #1
 26473 0a3a 0793     		str	r3, [sp, #28]
 26474              	.LVL2683:
1193:Core/Src/lz4.c ****             } else
 26475              		.loc 1 1193 23 view .LVU8566
 26476 0a3c 2170     		strb	r1, [r4]
 26477 0a3e AFE0     		b	.L1081
 26478              	.LVL2684:
 26479              	.L1170:
1193:Core/Src/lz4.c ****             } else
 26480              		.loc 1 1193 23 view .LVU8567
 26481              	.LBE4917:
 26482              	.LBB4946:
 26483              	.LBB4947:
 26484              	.LBB4948:
 26485              	.LBB4949:
 26486              	.LBB4950:
 761:Core/Src/lz4.c ****     else
 26487              		.loc 1 761 9 is_stmt 1 view .LVU8568
 761:Core/Src/lz4.c ****     else
 26488              		.loc 1 761 27 is_stmt 0 view .LVU8569
 26489 0a40 8300     		lsls	r3, r0, #2
 26490 0a42 1B18     		adds	r3, r3, r0
 26491 0a44 5B01     		lsls	r3, r3, #5
 26492 0a46 1B1A     		subs	r3, r3, r0
 26493 0a48 5A01     		lsls	r2, r3, #5
 26494 0a4a 9B18     		adds	r3, r3, r2
 26495 0a4c 9B00     		lsls	r3, r3, #2
 26496 0a4e 1B1A     		subs	r3, r3, r0
 26497 0a50 5A01     		lsls	r2, r3, #5
 26498 0a52 D21A     		subs	r2, r2, r3
 26499 0a54 1302     		lsls	r3, r2, #8
 26500 0a56 9B1A     		subs	r3, r3, r2
 26501 0a58 1B01     		lsls	r3, r3, #4
 26502 0a5a 1B18     		adds	r3, r3, r0
 761:Core/Src/lz4.c ****     else
 26503              		.loc 1 761 42 view .LVU8570
 26504 0a5c DB0C     		lsrs	r3, r3, #19
 26505 0a5e B9E0     		b	.L1083
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 656


 26506              	.L1180:
 26507              		.align	2
 26508              	.L1179:
 26509 0a60 FFFF0000 		.word	65535
 26510 0a64 14FAFFFF 		.word	-1516
 26511 0a68 04FCFFFF 		.word	-1020
 26512              	.LVL2685:
 26513              	.L1171:
 761:Core/Src/lz4.c ****     else
 26514              		.loc 1 761 42 view .LVU8571
 26515              	.LBE4950:
 26516              	.LBE4949:
 26517              	.LBE4948:
 26518              	.LBE4947:
1208:Core/Src/lz4.c ****             } else {
 26519              		.loc 1 1208 17 is_stmt 1 view .LVU8572
 26520              	.LBB4954:
 26521              	.LBI4954:
 808:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 26522              		.loc 1 808 23 view .LVU8573
 26523              	.LBE4954:
 26524              	.LBE4946:
 26525              	.LBE5022:
 26526              	.LBE5033:
 26527              	.LBE5041:
 26528              	.LBE5050:
 26529              	.LBE5058:
 26530              	.LBE5064:
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 26531              		.loc 1 811 5 view .LVU8574
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 26532              		.loc 1 811 33 view .LVU8575
 26533              	.LBB5065:
 26534              	.LBB5059:
 26535              	.LBB5051:
 26536              	.LBB5042:
 26537              	.LBB5034:
 26538              	.LBB5023:
 26539              	.LBB4963:
 26540              	.LBB4956:
 26541              	.LBB4955:
 812:Core/Src/lz4.c **** }
 26542              		.loc 1 812 7 view .LVU8576
 812:Core/Src/lz4.c **** }
 26543              		.loc 1 812 57 view .LVU8577
 812:Core/Src/lz4.c **** }
 26544              		.loc 1 812 66 is_stmt 0 view .LVU8578
 26545 0a6c 9B00     		lsls	r3, r3, #2
 26546              	.LVL2686:
 812:Core/Src/lz4.c **** }
 26547              		.loc 1 812 70 view .LVU8579
 26548 0a6e 069A     		ldr	r2, [sp, #24]
 26549 0a70 D450     		str	r4, [r2, r3]
 812:Core/Src/lz4.c **** }
 26550              		.loc 1 812 75 is_stmt 1 view .LVU8580
 26551              	.LVL2687:
 26552              	.L1085:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 657


 812:Core/Src/lz4.c **** }
 26553              		.loc 1 812 75 is_stmt 0 view .LVU8581
 26554              	.LBE4955:
 26555              	.LBE4956:
 26556              	.LBE4963:
1215:Core/Src/lz4.c **** 
 26557              		.loc 1 1215 9 is_stmt 1 view .LVU8582
1215:Core/Src/lz4.c **** 
 26558              		.loc 1 1215 12 is_stmt 0 view .LVU8583
 26559 0a72 012F     		cmp	r7, #1
 26560 0a74 00D1     		bne	.LCB34265
 26561 0a76 BFE0     		b	.L1162	@long jump
 26562              	.LCB34265:
 26563              	.LBB4964:
1225:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
 26564              		.loc 1 1225 13 is_stmt 1 view .LVU8584
 26565              	.LVL2688:
 26566              	.LBB4965:
 26567              	.LBI4965:
 778:Core/Src/lz4.c **** {
 26568              		.loc 1 778 22 view .LVU8585
 26569              	.LBB4966:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 26570              		.loc 1 780 5 view .LVU8586
 781:Core/Src/lz4.c **** }
 26571              		.loc 1 781 5 view .LVU8587
 781:Core/Src/lz4.c **** }
 26572              		.loc 1 781 12 is_stmt 0 view .LVU8588
 26573 0a78 3000     		movs	r0, r6
 26574 0a7a FFF7FEFF 		bl	LZ4_read32
 26575              	.LVL2689:
 26576              	.LBB4967:
 26577              	.LBI4967:
 758:Core/Src/lz4.c **** {
 26578              		.loc 1 758 22 is_stmt 1 view .LVU8589
 26579              	.LBB4968:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 26580              		.loc 1 760 5 view .LVU8590
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 26581              		.loc 1 760 8 is_stmt 0 view .LVU8591
 26582 0a7e 032F     		cmp	r7, #3
 26583 0a80 00D1     		bne	.LCB34284
 26584 0a82 F9E0     		b	.L1163	@long jump
 26585              	.LCB34284:
 763:Core/Src/lz4.c **** }
 26586              		.loc 1 763 9 is_stmt 1 view .LVU8592
 763:Core/Src/lz4.c **** }
 26587              		.loc 1 763 27 is_stmt 0 view .LVU8593
 26588 0a84 8200     		lsls	r2, r0, #2
 26589 0a86 1218     		adds	r2, r2, r0
 26590 0a88 5201     		lsls	r2, r2, #5
 26591 0a8a 121A     		subs	r2, r2, r0
 26592 0a8c 5301     		lsls	r3, r2, #5
 26593 0a8e D218     		adds	r2, r2, r3
 26594 0a90 9200     		lsls	r2, r2, #2
 26595 0a92 121A     		subs	r2, r2, r0
 26596 0a94 5301     		lsls	r3, r2, #5
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 658


 26597 0a96 9A1A     		subs	r2, r3, r2
 26598 0a98 1302     		lsls	r3, r2, #8
 26599 0a9a 9B1A     		subs	r3, r3, r2
 26600 0a9c 1B01     		lsls	r3, r3, #4
 26601 0a9e 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 26602              		.loc 1 763 42 view .LVU8594
 26603 0aa0 1B0D     		lsrs	r3, r3, #20
 26604              	.L1094:
 26605              	.LVL2690:
 763:Core/Src/lz4.c **** }
 26606              		.loc 1 763 42 view .LVU8595
 26607              	.LBE4968:
 26608              	.LBE4967:
 26609              	.LBE4966:
 26610              	.LBE4965:
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 26611              		.loc 1 1226 13 is_stmt 1 view .LVU8596
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 26612              		.loc 1 1226 41 is_stmt 0 view .LVU8597
 26613 0aa2 049A     		ldr	r2, [sp, #16]
 26614 0aa4 B41A     		subs	r4, r6, r2
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 26615              		.loc 1 1226 23 view .LVU8598
 26616 0aa6 2100     		movs	r1, r4
 26617              	.LVL2691:
1227:Core/Src/lz4.c ****             assert(matchIndex < current);
 26618              		.loc 1 1227 13 is_stmt 1 view .LVU8599
 26619              	.LBB4972:
 26620              	.LBI4972:
 827:Core/Src/lz4.c **** {
 26621              		.loc 1 827 22 view .LVU8600
 26622              	.LBB4973:
 26623              	.LBB4974:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 26624              		.loc 1 829 5 view .LVU8601
 26625              	.LBE4974:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 26626              		.loc 1 829 44 view .LVU8602
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 26627              		.loc 1 830 5 view .LVU8603
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 26628              		.loc 1 830 8 is_stmt 0 view .LVU8604
 26629 0aa8 022F     		cmp	r7, #2
 26630 0aaa 00D1     		bne	.LCB34337
 26631 0aac F4E0     		b	.L1164	@long jump
 26632              	.LCB34337:
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 26633              		.loc 1 835 5 is_stmt 1 view .LVU8605
 835:Core/Src/lz4.c ****         const U16* const hashTable = (const U16*) tableBase;
 26634              		.loc 1 835 8 is_stmt 0 view .LVU8606
 26635 0aae 032F     		cmp	r7, #3
 26636 0ab0 00D1     		bne	.LCB34340
 26637 0ab2 F5E0     		b	.L1165	@long jump
 26638              	.LCB34340:
 840:Core/Src/lz4.c **** }
 26639              		.loc 1 840 23 view .LVU8607
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 659


 26640 0ab4 0020     		movs	r0, #0
 26641              	.L1096:
 26642              	.LVL2692:
 840:Core/Src/lz4.c **** }
 26643              		.loc 1 840 23 view .LVU8608
 26644              	.LBE4973:
 26645              	.LBE4972:
1228:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
 26646              		.loc 1 1228 13 is_stmt 1 view .LVU8609
1229:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 26647              		.loc 1 1229 13 view .LVU8610
1241:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 26648              		.loc 1 1241 20 view .LVU8611
1251:Core/Src/lz4.c ****             }
 26649              		.loc 1 1251 17 view .LVU8612
1251:Core/Src/lz4.c ****             }
 26650              		.loc 1 1251 23 is_stmt 0 view .LVU8613
 26651 0ab6 049A     		ldr	r2, [sp, #16]
 26652 0ab8 1518     		adds	r5, r2, r0
 26653              	.LVL2693:
1253:Core/Src/lz4.c ****             assert(matchIndex < current);
 26654              		.loc 1 1253 13 is_stmt 1 view .LVU8614
 26655              	.LBB4978:
 26656              	.LBI4978:
 796:Core/Src/lz4.c **** {
 26657              		.loc 1 796 23 view .LVU8615
 26658              	.LBB4979:
 798:Core/Src/lz4.c ****     {
 26659              		.loc 1 798 5 view .LVU8616
 26660 0aba 022F     		cmp	r7, #2
 26661 0abc 00D1     		bne	.LCB34370
 26662 0abe F3E0     		b	.L1097	@long jump
 26663              	.LCB34370:
 26664 0ac0 032F     		cmp	r7, #3
 26665 0ac2 00D1     		bne	.LCB34372
 26666 0ac4 F4E0     		b	.L1098	@long jump
 26667              	.LCB34372:
 26668              	.LVL2694:
 26669              	.L1099:
 798:Core/Src/lz4.c ****     {
 26670              		.loc 1 798 5 is_stmt 0 view .LVU8617
 26671              	.LBE4979:
 26672              	.LBE4978:
1254:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
 26673              		.loc 1 1254 13 is_stmt 1 view .LVU8618
1255:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
 26674              		.loc 1 1255 13 view .LVU8619
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 26675              		.loc 1 1256 15 is_stmt 0 view .LVU8620
 26676 0ac6 032F     		cmp	r7, #3
 26677 0ac8 05D0     		beq	.L1100
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 26678              		.loc 1 1256 108 view .LVU8621
 26679 0aca BD4B     		ldr	r3, .L1181
 26680 0acc 9C46     		mov	ip, r3
 26681 0ace 6044     		add	r0, r0, ip
 26682              	.LVL2695:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 660


1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 26683              		.loc 1 1256 15 view .LVU8622
 26684 0ad0 8142     		cmp	r1, r0
 26685 0ad2 00D9     		bls	.LCB34393
 26686 0ad4 F0E0     		b	.L1091	@long jump
 26687              	.LCB34393:
 26688              	.LVL2696:
 26689              	.L1100:
1257:Core/Src/lz4.c ****                 token=op++;
 26690              		.loc 1 1257 19 view .LVU8623
 26691 0ad6 2800     		movs	r0, r5
 26692 0ad8 FFF7FEFF 		bl	LZ4_read32
 26693              	.LVL2697:
1257:Core/Src/lz4.c ****                 token=op++;
 26694              		.loc 1 1257 19 view .LVU8624
 26695 0adc 0400     		movs	r4, r0
 26696              	.LVL2698:
1257:Core/Src/lz4.c ****                 token=op++;
 26697              		.loc 1 1257 40 view .LVU8625
 26698 0ade 3000     		movs	r0, r6
 26699 0ae0 FFF7FEFF 		bl	LZ4_read32
 26700              	.LVL2699:
1257:Core/Src/lz4.c ****                 token=op++;
 26701              		.loc 1 1257 15 view .LVU8626
 26702 0ae4 8442     		cmp	r4, r0
 26703 0ae6 00D0     		beq	.LCB34405
 26704 0ae8 E6E0     		b	.L1091	@long jump
 26705              	.LCB34405:
1258:Core/Src/lz4.c ****                 *token=0;
 26706              		.loc 1 1258 17 is_stmt 1 view .LVU8627
1258:Core/Src/lz4.c ****                 *token=0;
 26707              		.loc 1 1258 25 is_stmt 0 view .LVU8628
 26708 0aea 079A     		ldr	r2, [sp, #28]
 26709 0aec 541C     		adds	r4, r2, #1
 26710              	.LVL2700:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 26711              		.loc 1 1259 17 is_stmt 1 view .LVU8629
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 26712              		.loc 1 1259 23 is_stmt 0 view .LVU8630
 26713 0aee 0023     		movs	r3, #0
 26714 0af0 1370     		strb	r3, [r2]
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 26715              		.loc 1 1260 17 is_stmt 1 view .LVU8631
1261:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
 26716              		.loc 1 1261 17 view .LVU8632
1262:Core/Src/lz4.c ****                 goto _next_match;
 26717              		.loc 1 1262 97 view .LVU8633
1263:Core/Src/lz4.c ****             }
 26718              		.loc 1 1263 17 view .LVU8634
 26719              	.LVL2701:
 26720              	.L1092:
1263:Core/Src/lz4.c ****             }
 26721              		.loc 1 1263 17 is_stmt 0 view .LVU8635
 26722              	.LBE4964:
 26723              	.LBB4986:
 26724              	.LBB4915:
 26725              	.LBB4913:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 661


 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 26726              		.loc 1 449 17 view .LVU8636
 26727 0af2 0B96     		str	r6, [sp, #44]
 26728              	.LVL2702:
 26729              	.L1061:
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 26730              		.loc 1 449 17 view .LVU8637
 26731              	.LBE4913:
 26732              	.LBE4915:
1104:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
 26733              		.loc 1 1104 13 is_stmt 1 view .LVU8638
1105:Core/Src/lz4.c ****         }
 26734              		.loc 1 1105 101 view .LVU8639
 26735              	.LBE4986:
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 26736              		.loc 1 1117 9 view .LVU8640
1118:Core/Src/lz4.c ****             /* the match was too close to the end, rewind and go to last literals */
 26737              		.loc 1 1118 60 is_stmt 0 view .LVU8641
 26738 0af4 2300     		movs	r3, r4
 26739 0af6 0B33     		adds	r3, r3, #11
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 26740              		.loc 1 1117 45 view .LVU8642
 26741 0af8 099A     		ldr	r2, [sp, #36]
 26742 0afa 9A42     		cmp	r2, r3
 26743 0afc 00D2     		bcs	.LCB34461
 26744 0afe 3BE1     		b	.L1136	@long jump
 26745              	.LCB34461:
1125:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
 26746              		.loc 1 1125 9 is_stmt 1 view .LVU8643
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 26747              		.loc 1 1130 13 view .LVU8644
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 26748              		.loc 1 1130 90 view .LVU8645
1131:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)(ip - match)); op+=2;
 26749              		.loc 1 1131 13 view .LVU8646
1132:Core/Src/lz4.c ****         }
 26750              		.loc 1 1132 13 view .LVU8647
1132:Core/Src/lz4.c ****         }
 26751              		.loc 1 1132 40 is_stmt 0 view .LVU8648
 26752 0b00 711B     		subs	r1, r6, r5
1132:Core/Src/lz4.c ****         }
 26753              		.loc 1 1132 13 view .LVU8649
 26754 0b02 89B2     		uxth	r1, r1
 26755 0b04 2000     		movs	r0, r4
 26756 0b06 FFF7FEFF 		bl	LZ4_writeLE16
 26757              	.LVL2703:
1132:Core/Src/lz4.c ****         }
 26758              		.loc 1 1132 51 is_stmt 1 view .LVU8650
1132:Core/Src/lz4.c ****         }
 26759              		.loc 1 1132 53 is_stmt 0 view .LVU8651
 26760 0b0a 0234     		adds	r4, r4, #2
 26761              	.LVL2704:
 26762              	.LBB4987:
1136:Core/Src/lz4.c **** 
 26763              		.loc 1 1136 13 is_stmt 1 view .LVU8652
1138:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
 26764              		.loc 1 1138 13 view .LVU8653
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 662


1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 26765              		.loc 1 1152 17 view .LVU8654
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 26766              		.loc 1 1152 29 is_stmt 0 view .LVU8655
 26767 0b0c 331D     		adds	r3, r6, #4
 26768 0b0e 9A46     		mov	r10, r3
 26769 0b10 2B1D     		adds	r3, r5, #4
 26770 0b12 9946     		mov	r9, r3
 26771              	.LVL2705:
 26772              	.LBB4945:
 26773              	.LBI4918:
 661:Core/Src/lz4.c **** {
 26774              		.loc 1 661 10 is_stmt 1 view .LVU8656
 26775              	.LBB4925:
 663:Core/Src/lz4.c **** 
 26776              		.loc 1 663 5 view .LVU8657
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 26777              		.loc 1 665 5 view .LVU8658
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 26778              		.loc 1 665 9 is_stmt 0 view .LVU8659
 26779 0b14 0D9B     		ldr	r3, [sp, #52]
 26780              	.LVL2706:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 26781              		.loc 1 665 9 view .LVU8660
 26782 0b16 0822     		movs	r2, #8
 26783 0b18 5242     		rsbs	r2, r2, #0
 26784 0b1a 9446     		mov	ip, r2
 26785 0b1c 6344     		add	r3, r3, ip
 26786 0b1e 9B46     		mov	fp, r3
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 26787              		.loc 1 665 8 view .LVU8661
 26788 0b20 9A45     		cmp	r10, r3
 26789 0b22 00D3     		bcc	.LCB34504
 26790 0b24 EEE6     		b	.L1126	@long jump
 26791              	.LCB34504:
 26792              	.LBB4923:
 666:Core/Src/lz4.c ****         if (!diff) {
 26793              		.loc 1 666 9 is_stmt 1 view .LVU8662
 666:Core/Src/lz4.c ****         if (!diff) {
 26794              		.loc 1 666 28 is_stmt 0 view .LVU8663
 26795 0b26 4846     		mov	r0, r9
 26796 0b28 FFF7FEFF 		bl	LZ4_read_ARCH
 26797              	.LVL2707:
 26798 0b2c 8046     		mov	r8, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 26799              		.loc 1 666 52 view .LVU8664
 26800 0b2e 5046     		mov	r0, r10
 26801 0b30 FFF7FEFF 		bl	LZ4_read_ARCH
 26802              	.LVL2708:
 26803 0b34 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 26804              		.loc 1 666 21 view .LVU8665
 26805 0b36 4046     		mov	r0, r8
 26806 0b38 5840     		eors	r0, r3
 26807              	.LVL2709:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 26808              		.loc 1 667 9 is_stmt 1 view .LVU8666
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 663


 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 26809              		.loc 1 667 12 is_stmt 0 view .LVU8667
 26810 0b3a 9845     		cmp	r8, r3
 26811 0b3c 00D0     		beq	.LCB34518
 26812 0b3e D8E6     		b	.L1063	@long jump
 26813              	.LCB34518:
 668:Core/Src/lz4.c ****         } else {
 26814              		.loc 1 668 13 is_stmt 1 view .LVU8668
 668:Core/Src/lz4.c ****         } else {
 26815              		.loc 1 668 16 is_stmt 0 view .LVU8669
 26816 0b40 0823     		movs	r3, #8
 26817 0b42 9846     		mov	r8, r3
 26818 0b44 B044     		add	r8, r8, r6
 26819              	.LVL2710:
 668:Core/Src/lz4.c ****         } else {
 26820              		.loc 1 668 28 is_stmt 1 view .LVU8670
 668:Core/Src/lz4.c ****         } else {
 26821              		.loc 1 668 34 is_stmt 0 view .LVU8671
 26822 0b46 9946     		mov	r9, r3
 26823              	.LVL2711:
 668:Core/Src/lz4.c ****         } else {
 26824              		.loc 1 668 34 view .LVU8672
 26825 0b48 A944     		add	r9, r9, r5
 26826              	.LVL2712:
 26827              	.L1066:
 668:Core/Src/lz4.c ****         } else {
 26828              		.loc 1 668 34 view .LVU8673
 26829              	.LBE4923:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 26830              		.loc 1 673 11 is_stmt 1 view .LVU8674
 26831 0b4a D845     		cmp	r8, fp
 26832 0b4c 00D3     		bcc	.LCB34543
 26833 0b4e DBE6     		b	.L1166	@long jump
 26834              	.LCB34543:
 26835              	.LBB4924:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 26836              		.loc 1 674 9 view .LVU8675
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 26837              		.loc 1 674 28 is_stmt 0 view .LVU8676
 26838 0b50 4846     		mov	r0, r9
 26839 0b52 FFF7FEFF 		bl	LZ4_read_ARCH
 26840              	.LVL2713:
 26841 0b56 0500     		movs	r5, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 26842              		.loc 1 674 52 view .LVU8677
 26843 0b58 4046     		mov	r0, r8
 26844 0b5a FFF7FEFF 		bl	LZ4_read_ARCH
 26845              	.LVL2714:
 26846 0b5e 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 26847              		.loc 1 674 21 view .LVU8678
 26848 0b60 2800     		movs	r0, r5
 26849 0b62 5840     		eors	r0, r3
 26850              	.LVL2715:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 26851              		.loc 1 675 9 is_stmt 1 view .LVU8679
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 664


 26852              		.loc 1 675 12 is_stmt 0 view .LVU8680
 26853 0b64 9D42     		cmp	r5, r3
 26854 0b66 00D1     		bne	.LCB34559
 26855 0b68 C7E6     		b	.L1167	@long jump
 26856              	.LCB34559:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 26857              		.loc 1 676 9 is_stmt 1 view .LVU8681
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 26858              		.loc 1 676 16 is_stmt 0 view .LVU8682
 26859 0b6a FFF7FEFF 		bl	LZ4_NbCommonBytes
 26860              	.LVL2716:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 26861              		.loc 1 676 13 view .LVU8683
 26862 0b6e 4044     		add	r0, r0, r8
 26863              	.LVL2717:
 677:Core/Src/lz4.c ****     }
 26864              		.loc 1 677 9 is_stmt 1 view .LVU8684
 677:Core/Src/lz4.c ****     }
 26865              		.loc 1 677 31 is_stmt 0 view .LVU8685
 26866 0b70 5346     		mov	r3, r10
 26867 0b72 C51A     		subs	r5, r0, r3
 26868              	.LVL2718:
 26869              	.L1064:
 677:Core/Src/lz4.c ****     }
 26870              		.loc 1 677 31 view .LVU8686
 26871              	.LBE4924:
 26872              	.LBE4925:
 26873              	.LBE4945:
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 26874              		.loc 1 1153 17 is_stmt 1 view .LVU8687
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 26875              		.loc 1 1153 20 is_stmt 0 view .LVU8688
 26876 0b74 2B1D     		adds	r3, r5, #4
 26877 0b76 F618     		adds	r6, r6, r3
 26878              	.LVL2719:
1154:Core/Src/lz4.c ****             }
 26879              		.loc 1 1154 17 is_stmt 1 view .LVU8689
1154:Core/Src/lz4.c ****             }
 26880              		.loc 1 1154 84 view .LVU8690
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 26881              		.loc 1 1157 13 view .LVU8691
1158:Core/Src/lz4.c ****                 if (outputDirective == fillOutput) {
 26882              		.loc 1 1158 18 is_stmt 0 view .LVU8692
 26883 0b78 2800     		movs	r0, r5
 26884 0b7a F030     		adds	r0, r0, #240
 26885 0b7c FF21     		movs	r1, #255
 26886 0b7e FFF7FEFF 		bl	__aeabi_uidiv
 26887              	.LVL2720:
 26888 0b82 0630     		adds	r0, r0, #6
 26889 0b84 2018     		adds	r0, r4, r0
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 26890              		.loc 1 1157 35 view .LVU8693
 26891 0b86 099B     		ldr	r3, [sp, #36]
 26892 0b88 8342     		cmp	r3, r0
 26893 0b8a 00D2     		bcs	.LCB34602
 26894 0b8c DFE6     		b	.L1168	@long jump
 26895              	.LCB34602:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 665


 26896              	.LVL2721:
 26897              	.L1070:
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 26898              		.loc 1 1183 13 is_stmt 1 view .LVU8694
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 26899              		.loc 1 1183 16 is_stmt 0 view .LVU8695
 26900 0b8e 0E2D     		cmp	r5, #14
 26901 0b90 00D9     		bls	.LCB34611
 26902 0b92 30E7     		b	.L1169	@long jump
 26903              	.LCB34611:
1195:Core/Src/lz4.c ****         }
 26904              		.loc 1 1195 17 is_stmt 1 view .LVU8696
1195:Core/Src/lz4.c ****         }
 26905              		.loc 1 1195 27 is_stmt 0 view .LVU8697
 26906 0b94 EDB2     		uxtb	r5, r5
 26907              	.LVL2722:
1195:Core/Src/lz4.c ****         }
 26908              		.loc 1 1195 24 view .LVU8698
 26909 0b96 079B     		ldr	r3, [sp, #28]
 26910 0b98 1878     		ldrb	r0, [r3]
 26911 0b9a 2D18     		adds	r5, r5, r0
 26912 0b9c 1D70     		strb	r5, [r3]
 26913 0b9e 0794     		str	r4, [sp, #28]
 26914              	.LVL2723:
 26915              	.L1081:
1195:Core/Src/lz4.c ****         }
 26916              		.loc 1 1195 24 view .LVU8699
 26917              	.LBE4987:
1198:Core/Src/lz4.c **** 
 26918              		.loc 1 1198 9 is_stmt 1 view .LVU8700
1200:Core/Src/lz4.c **** 
 26919              		.loc 1 1200 9 view .LVU8701
1203:Core/Src/lz4.c **** 
 26920              		.loc 1 1203 9 view .LVU8702
1203:Core/Src/lz4.c **** 
 26921              		.loc 1 1203 12 is_stmt 0 view .LVU8703
 26922 0ba0 089B     		ldr	r3, [sp, #32]
 26923 0ba2 B342     		cmp	r3, r6
 26924 0ba4 00D8     		bhi	.LCB34635
 26925 0ba6 B7E0     		b	.L1128	@long jump
 26926              	.LCB34635:
 26927              	.LBB4988:
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 26928              		.loc 1 1206 13 is_stmt 1 view .LVU8704
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 26929              		.loc 1 1206 46 is_stmt 0 view .LVU8705
 26930 0ba8 B41E     		subs	r4, r6, #2
 26931              	.LVL2724:
 26932              	.LBB4957:
 26933              	.LBI4947:
 778:Core/Src/lz4.c **** {
 26934              		.loc 1 778 22 is_stmt 1 view .LVU8706
 26935              	.LBB4953:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 26936              		.loc 1 780 5 view .LVU8707
 781:Core/Src/lz4.c **** }
 26937              		.loc 1 781 5 view .LVU8708
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 666


 781:Core/Src/lz4.c **** }
 26938              		.loc 1 781 12 is_stmt 0 view .LVU8709
 26939 0baa 2000     		movs	r0, r4
 26940 0bac FFF7FEFF 		bl	LZ4_read32
 26941              	.LVL2725:
 26942              	.LBB4952:
 26943              	.LBI4949:
 758:Core/Src/lz4.c **** {
 26944              		.loc 1 758 22 is_stmt 1 view .LVU8710
 26945              	.LBB4951:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 26946              		.loc 1 760 5 view .LVU8711
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 26947              		.loc 1 760 8 is_stmt 0 view .LVU8712
 26948 0bb0 032F     		cmp	r7, #3
 26949 0bb2 00D1     		bne	.LCB34655
 26950 0bb4 44E7     		b	.L1170	@long jump
 26951              	.LCB34655:
 763:Core/Src/lz4.c **** }
 26952              		.loc 1 763 9 is_stmt 1 view .LVU8713
 763:Core/Src/lz4.c **** }
 26953              		.loc 1 763 27 is_stmt 0 view .LVU8714
 26954 0bb6 8300     		lsls	r3, r0, #2
 26955 0bb8 1B18     		adds	r3, r3, r0
 26956 0bba 5B01     		lsls	r3, r3, #5
 26957 0bbc 1B1A     		subs	r3, r3, r0
 26958 0bbe 5A01     		lsls	r2, r3, #5
 26959 0bc0 9B18     		adds	r3, r3, r2
 26960 0bc2 9B00     		lsls	r3, r3, #2
 26961 0bc4 1B1A     		subs	r3, r3, r0
 26962 0bc6 5A01     		lsls	r2, r3, #5
 26963 0bc8 D31A     		subs	r3, r2, r3
 26964 0bca 1A02     		lsls	r2, r3, #8
 26965 0bcc D31A     		subs	r3, r2, r3
 26966 0bce 1B01     		lsls	r3, r3, #4
 26967 0bd0 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 26968              		.loc 1 763 42 view .LVU8715
 26969 0bd2 1B0D     		lsrs	r3, r3, #20
 26970              	.L1083:
 26971              	.LVL2726:
 763:Core/Src/lz4.c **** }
 26972              		.loc 1 763 42 view .LVU8716
 26973              	.LBE4951:
 26974              	.LBE4952:
 26975              	.LBE4953:
 26976              	.LBE4957:
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 26977              		.loc 1 1207 13 is_stmt 1 view .LVU8717
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 26978              		.loc 1 1207 16 is_stmt 0 view .LVU8718
 26979 0bd4 012F     		cmp	r7, #1
 26980 0bd6 00D1     		bne	.LCB34686
 26981 0bd8 48E7     		b	.L1171	@long jump
 26982              	.LCB34686:
 26983              	.LBB4958:
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 667


 26984              		.loc 1 1210 17 is_stmt 1 view .LVU8719
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 26985              		.loc 1 1210 46 is_stmt 0 view .LVU8720
 26986 0bda 049A     		ldr	r2, [sp, #16]
 26987 0bdc A41A     		subs	r4, r4, r2
 26988              	.LVL2727:
1211:Core/Src/lz4.c ****         }   }
 26989              		.loc 1 1211 17 is_stmt 1 view .LVU8721
 26990              	.LBB4959:
 26991              	.LBI4959:
 796:Core/Src/lz4.c **** {
 26992              		.loc 1 796 23 view .LVU8722
 26993              	.LBB4960:
 798:Core/Src/lz4.c ****     {
 26994              		.loc 1 798 5 view .LVU8723
 26995 0bde 022F     		cmp	r7, #2
 26996 0be0 06D0     		beq	.L1086
 26997 0be2 032F     		cmp	r7, #3
 26998 0be4 00D0     		beq	.LCB34704
 26999 0be6 44E7     		b	.L1085	@long jump
 27000              	.LCB34704:
 27001              	.LBB4961:
 804:Core/Src/lz4.c ****     }
 27002              		.loc 1 804 19 view .LVU8724
 27003              	.LVL2728:
 804:Core/Src/lz4.c ****     }
 27004              		.loc 1 804 54 view .LVU8725
 804:Core/Src/lz4.c ****     }
 27005              		.loc 1 804 75 view .LVU8726
 804:Core/Src/lz4.c ****     }
 27006              		.loc 1 804 84 is_stmt 0 view .LVU8727
 27007 0be8 5B00     		lsls	r3, r3, #1
 27008              	.LVL2729:
 804:Core/Src/lz4.c ****     }
 27009              		.loc 1 804 88 view .LVU8728
 27010 0bea 069A     		ldr	r2, [sp, #24]
 27011 0bec D452     		strh	r4, [r2, r3]
 804:Core/Src/lz4.c ****     }
 27012              		.loc 1 804 100 is_stmt 1 view .LVU8729
 27013 0bee 40E7     		b	.L1085
 27014              	.LVL2730:
 27015              	.L1086:
 804:Core/Src/lz4.c ****     }
 27016              		.loc 1 804 100 is_stmt 0 view .LVU8730
 27017              	.LBE4961:
 27018              	.LBB4962:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 27019              		.loc 1 803 19 is_stmt 1 view .LVU8731
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 27020              		.loc 1 803 54 view .LVU8732
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 27021              		.loc 1 803 63 is_stmt 0 view .LVU8733
 27022 0bf0 9B00     		lsls	r3, r3, #2
 27023              	.LVL2731:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 27024              		.loc 1 803 67 view .LVU8734
 27025 0bf2 069A     		ldr	r2, [sp, #24]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 668


 27026 0bf4 D450     		str	r4, [r2, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 27027              		.loc 1 803 74 is_stmt 1 view .LVU8735
 27028 0bf6 3CE7     		b	.L1085
 27029              	.LVL2732:
 27030              	.L1162:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 27031              		.loc 1 803 74 is_stmt 0 view .LVU8736
 27032              	.LBE4962:
 27033              	.LBE4960:
 27034              	.LBE4959:
 27035              	.LBE4958:
 27036              	.LBE4988:
1217:Core/Src/lz4.c ****             LZ4_putPosition(ip, cctx->hashTable, tableType);
 27037              		.loc 1 1217 13 is_stmt 1 view .LVU8737
 27038              	.LBB4989:
 27039              	.LBI4989:
 850:Core/Src/lz4.c ****                 const void* tableBase, tableType_t tableType)
 27040              		.loc 1 850 1 view .LVU8738
 27041              	.LBB4990:
 853:Core/Src/lz4.c ****     return LZ4_getPositionOnHash(h, tableBase, tableType);
 27042              		.loc 1 853 5 view .LVU8739
 27043              	.LBB4991:
 27044              	.LBI4991:
 778:Core/Src/lz4.c **** {
 27045              		.loc 1 778 22 view .LVU8740
 27046              	.LBB4992:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 27047              		.loc 1 780 5 view .LVU8741
 781:Core/Src/lz4.c **** }
 27048              		.loc 1 781 5 view .LVU8742
 781:Core/Src/lz4.c **** }
 27049              		.loc 1 781 12 is_stmt 0 view .LVU8743
 27050 0bf8 3000     		movs	r0, r6
 27051 0bfa FFF7FEFF 		bl	LZ4_read32
 27052              	.LVL2733:
 27053              	.LBB4993:
 27054              	.LBI4993:
 758:Core/Src/lz4.c **** {
 27055              		.loc 1 758 22 is_stmt 1 view .LVU8744
 27056              	.LBB4994:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 27057              		.loc 1 760 5 view .LVU8745
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 27058              		.loc 1 760 8 is_stmt 0 view .LVU8746
 27059 0bfe 032F     		cmp	r7, #3
 27060 0c00 2AD0     		beq	.L1172
 763:Core/Src/lz4.c **** }
 27061              		.loc 1 763 9 is_stmt 1 view .LVU8747
 763:Core/Src/lz4.c **** }
 27062              		.loc 1 763 27 is_stmt 0 view .LVU8748
 27063 0c02 8300     		lsls	r3, r0, #2
 27064 0c04 1B18     		adds	r3, r3, r0
 27065 0c06 5B01     		lsls	r3, r3, #5
 27066 0c08 1B1A     		subs	r3, r3, r0
 27067 0c0a 5A01     		lsls	r2, r3, #5
 27068 0c0c 9B18     		adds	r3, r3, r2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 669


 27069 0c0e 9B00     		lsls	r3, r3, #2
 27070 0c10 1B1A     		subs	r3, r3, r0
 27071 0c12 5C01     		lsls	r4, r3, #5
 27072 0c14 E31A     		subs	r3, r4, r3
 27073 0c16 1C02     		lsls	r4, r3, #8
 27074 0c18 E41A     		subs	r4, r4, r3
 27075 0c1a 2401     		lsls	r4, r4, #4
 27076 0c1c 2418     		adds	r4, r4, r0
 763:Core/Src/lz4.c **** }
 27077              		.loc 1 763 42 view .LVU8749
 27078 0c1e 240D     		lsrs	r4, r4, #20
 27079              	.L1090:
 27080              	.LVL2734:
 763:Core/Src/lz4.c **** }
 27081              		.loc 1 763 42 view .LVU8750
 27082              	.LBE4994:
 27083              	.LBE4993:
 27084              	.LBE4992:
 27085              	.LBE4991:
 854:Core/Src/lz4.c **** }
 27086              		.loc 1 854 5 is_stmt 1 view .LVU8751
 854:Core/Src/lz4.c **** }
 27087              		.loc 1 854 12 is_stmt 0 view .LVU8752
 27088 0c20 3A00     		movs	r2, r7
 27089 0c22 069B     		ldr	r3, [sp, #24]
 27090 0c24 9846     		mov	r8, r3
 27091 0c26 1900     		movs	r1, r3
 27092 0c28 2000     		movs	r0, r4
 27093 0c2a FFF7FEFF 		bl	LZ4_getPositionOnHash
 27094              	.LVL2735:
 27095 0c2e 0500     		movs	r5, r0
 27096              	.LVL2736:
 854:Core/Src/lz4.c **** }
 27097              		.loc 1 854 12 view .LVU8753
 27098              	.LBE4990:
 27099              	.LBE4989:
1218:Core/Src/lz4.c ****             if ( (match+LZ4_DISTANCE_MAX >= ip)
 27100              		.loc 1 1218 13 is_stmt 1 view .LVU8754
 27101              	.LBB5000:
 27102              	.LBI5000:
 815:Core/Src/lz4.c **** {
 27103              		.loc 1 815 23 view .LVU8755
 27104              	.LBB5001:
 817:Core/Src/lz4.c ****     LZ4_putPositionOnHash(p, h, tableBase, tableType);
 27105              		.loc 1 817 5 view .LVU8756
 817:Core/Src/lz4.c ****     LZ4_putPositionOnHash(p, h, tableBase, tableType);
 27106              		.loc 1 817 5 is_stmt 0 view .LVU8757
 27107              	.LBE5001:
 27108              	.LBE5000:
 27109              	.LBE5023:
 27110              	.LBE5034:
 27111              	.LBE5042:
 27112              	.LBE5051:
 27113              	.LBE5059:
 27114              	.LBE5065:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 27115              		.loc 1 780 5 is_stmt 1 view .LVU8758
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 670


 781:Core/Src/lz4.c **** }
 27116              		.loc 1 781 5 view .LVU8759
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 27117              		.loc 1 760 5 view .LVU8760
 27118              	.LBB5066:
 27119              	.LBB5060:
 27120              	.LBB5052:
 27121              	.LBB5043:
 27122              	.LBB5035:
 27123              	.LBB5024:
 27124              	.LBB5007:
 27125              	.LBB5005:
 818:Core/Src/lz4.c **** }
 27126              		.loc 1 818 5 view .LVU8761
 27127              	.LBB5002:
 27128              	.LBI5002:
 808:Core/Src/lz4.c ****                                   void* tableBase, tableType_t const tableType)
 27129              		.loc 1 808 23 view .LVU8762
 27130              	.LBE5002:
 27131              	.LBE5005:
 27132              	.LBE5007:
 27133              	.LBE5024:
 27134              	.LBE5035:
 27135              	.LBE5043:
 27136              	.LBE5052:
 27137              	.LBE5060:
 27138              	.LBE5066:
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 27139              		.loc 1 811 5 view .LVU8763
 811:Core/Src/lz4.c ****     { const BYTE** hashTable = (const BYTE**)tableBase; hashTable[h] = p; return; }
 27140              		.loc 1 811 33 view .LVU8764
 27141              	.LBB5067:
 27142              	.LBB5061:
 27143              	.LBB5053:
 27144              	.LBB5044:
 27145              	.LBB5036:
 27146              	.LBB5025:
 27147              	.LBB5008:
 27148              	.LBB5006:
 27149              	.LBB5004:
 27150              	.LBB5003:
 812:Core/Src/lz4.c **** }
 27151              		.loc 1 812 7 view .LVU8765
 812:Core/Src/lz4.c **** }
 27152              		.loc 1 812 57 view .LVU8766
 812:Core/Src/lz4.c **** }
 27153              		.loc 1 812 66 is_stmt 0 view .LVU8767
 27154 0c30 A400     		lsls	r4, r4, #2
 27155              	.LVL2737:
 812:Core/Src/lz4.c **** }
 27156              		.loc 1 812 70 view .LVU8768
 27157 0c32 4346     		mov	r3, r8
 27158 0c34 1E51     		str	r6, [r3, r4]
 812:Core/Src/lz4.c **** }
 27159              		.loc 1 812 75 is_stmt 1 view .LVU8769
 27160              	.LVL2738:
 812:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 671


 27161              		.loc 1 812 75 is_stmt 0 view .LVU8770
 27162              	.LBE5003:
 27163              	.LBE5004:
 27164              	.LBE5006:
 27165              	.LBE5008:
1219:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) )
 27166              		.loc 1 1219 13 is_stmt 1 view .LVU8771
1219:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) )
 27167              		.loc 1 1219 24 is_stmt 0 view .LVU8772
 27168 0c36 624B     		ldr	r3, .L1181
 27169 0c38 C318     		adds	r3, r0, r3
1219:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) )
 27170              		.loc 1 1219 16 view .LVU8773
 27171 0c3a 9E42     		cmp	r6, r3
 27172 0c3c 3CD8     		bhi	.L1091
1220:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
 27173              		.loc 1 1220 19 view .LVU8774
 27174 0c3e FFF7FEFF 		bl	LZ4_read32
 27175              	.LVL2739:
1220:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
 27176              		.loc 1 1220 19 view .LVU8775
 27177 0c42 0400     		movs	r4, r0
1220:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
 27178              		.loc 1 1220 40 view .LVU8776
 27179 0c44 3000     		movs	r0, r6
 27180 0c46 FFF7FEFF 		bl	LZ4_read32
 27181              	.LVL2740:
1220:Core/Src/lz4.c ****             { token=op++; *token=0; goto _next_match; }
 27182              		.loc 1 1220 15 view .LVU8777
 27183 0c4a 8442     		cmp	r4, r0
 27184 0c4c 34D1     		bne	.L1091
1221:Core/Src/lz4.c **** 
 27185              		.loc 1 1221 15 is_stmt 1 view .LVU8778
1221:Core/Src/lz4.c **** 
 27186              		.loc 1 1221 23 is_stmt 0 view .LVU8779
 27187 0c4e 079A     		ldr	r2, [sp, #28]
 27188 0c50 541C     		adds	r4, r2, #1
 27189              	.LVL2741:
1221:Core/Src/lz4.c **** 
 27190              		.loc 1 1221 27 is_stmt 1 view .LVU8780
1221:Core/Src/lz4.c **** 
 27191              		.loc 1 1221 33 is_stmt 0 view .LVU8781
 27192 0c52 0023     		movs	r3, #0
 27193 0c54 1370     		strb	r3, [r2]
1221:Core/Src/lz4.c **** 
 27194              		.loc 1 1221 37 is_stmt 1 view .LVU8782
 27195 0c56 4CE7     		b	.L1092
 27196              	.LVL2742:
 27197              	.L1172:
 27198              	.LBB5009:
 27199              	.LBB4999:
 27200              	.LBB4998:
 27201              	.LBB4997:
 27202              	.LBB4996:
 27203              	.LBB4995:
 761:Core/Src/lz4.c ****     else
 27204              		.loc 1 761 9 view .LVU8783
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 672


 761:Core/Src/lz4.c ****     else
 27205              		.loc 1 761 27 is_stmt 0 view .LVU8784
 27206 0c58 8300     		lsls	r3, r0, #2
 27207 0c5a 1B18     		adds	r3, r3, r0
 27208 0c5c 5B01     		lsls	r3, r3, #5
 27209 0c5e 1B1A     		subs	r3, r3, r0
 27210 0c60 5A01     		lsls	r2, r3, #5
 27211 0c62 9B18     		adds	r3, r3, r2
 27212 0c64 9B00     		lsls	r3, r3, #2
 27213 0c66 1B1A     		subs	r3, r3, r0
 27214 0c68 5C01     		lsls	r4, r3, #5
 27215 0c6a E31A     		subs	r3, r4, r3
 27216 0c6c 1C02     		lsls	r4, r3, #8
 27217 0c6e E41A     		subs	r4, r4, r3
 27218 0c70 2401     		lsls	r4, r4, #4
 27219 0c72 2418     		adds	r4, r4, r0
 761:Core/Src/lz4.c ****     else
 27220              		.loc 1 761 42 view .LVU8785
 27221 0c74 E40C     		lsrs	r4, r4, #19
 27222 0c76 D3E7     		b	.L1090
 27223              	.LVL2743:
 27224              	.L1163:
 761:Core/Src/lz4.c ****     else
 27225              		.loc 1 761 42 view .LVU8786
 27226              	.LBE4995:
 27227              	.LBE4996:
 27228              	.LBE4997:
 27229              	.LBE4998:
 27230              	.LBE4999:
 27231              	.LBE5009:
 27232              	.LBB5010:
 27233              	.LBB4983:
 27234              	.LBB4971:
 27235              	.LBB4970:
 27236              	.LBB4969:
 761:Core/Src/lz4.c ****     else
 27237              		.loc 1 761 9 is_stmt 1 view .LVU8787
 761:Core/Src/lz4.c ****     else
 27238              		.loc 1 761 27 is_stmt 0 view .LVU8788
 27239 0c78 8300     		lsls	r3, r0, #2
 27240 0c7a 1B18     		adds	r3, r3, r0
 27241 0c7c 5B01     		lsls	r3, r3, #5
 27242 0c7e 1B1A     		subs	r3, r3, r0
 27243 0c80 5A01     		lsls	r2, r3, #5
 27244 0c82 9B18     		adds	r3, r3, r2
 27245 0c84 9B00     		lsls	r3, r3, #2
 27246 0c86 1B1A     		subs	r3, r3, r0
 27247 0c88 5A01     		lsls	r2, r3, #5
 27248 0c8a D21A     		subs	r2, r2, r3
 27249 0c8c 1302     		lsls	r3, r2, #8
 27250 0c8e 9B1A     		subs	r3, r3, r2
 27251 0c90 1B01     		lsls	r3, r3, #4
 27252 0c92 1B18     		adds	r3, r3, r0
 761:Core/Src/lz4.c ****     else
 27253              		.loc 1 761 42 view .LVU8789
 27254 0c94 DB0C     		lsrs	r3, r3, #19
 27255 0c96 04E7     		b	.L1094
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 673


 27256              	.LVL2744:
 27257              	.L1164:
 761:Core/Src/lz4.c ****     else
 27258              		.loc 1 761 42 view .LVU8790
 27259              	.LBE4969:
 27260              	.LBE4970:
 27261              	.LBE4971:
 27262              	.LBE4983:
 27263              	.LBB4984:
 27264              	.LBB4977:
 27265              	.LBB4975:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 27266              		.loc 1 831 9 is_stmt 1 view .LVU8791
 832:Core/Src/lz4.c ****         return hashTable[h];
 27267              		.loc 1 832 9 view .LVU8792
 833:Core/Src/lz4.c ****     }
 27268              		.loc 1 833 9 view .LVU8793
 833:Core/Src/lz4.c ****     }
 27269              		.loc 1 833 25 is_stmt 0 view .LVU8794
 27270 0c98 9A00     		lsls	r2, r3, #2
 27271 0c9a 0698     		ldr	r0, [sp, #24]
 27272 0c9c 8058     		ldr	r0, [r0, r2]
 27273 0c9e 0AE7     		b	.L1096
 27274              	.LVL2745:
 27275              	.L1165:
 833:Core/Src/lz4.c ****     }
 27276              		.loc 1 833 25 view .LVU8795
 27277              	.LBE4975:
 27278              	.LBB4976:
 836:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-1)));
 27279              		.loc 1 836 9 is_stmt 1 view .LVU8796
 837:Core/Src/lz4.c ****         return hashTable[h];
 27280              		.loc 1 837 9 view .LVU8797
 838:Core/Src/lz4.c ****     }
 27281              		.loc 1 838 9 view .LVU8798
 838:Core/Src/lz4.c ****     }
 27282              		.loc 1 838 25 is_stmt 0 view .LVU8799
 27283 0ca0 5A00     		lsls	r2, r3, #1
 27284 0ca2 0698     		ldr	r0, [sp, #24]
 27285 0ca4 805A     		ldrh	r0, [r0, r2]
 27286 0ca6 06E7     		b	.L1096
 27287              	.LVL2746:
 27288              	.L1097:
 838:Core/Src/lz4.c ****     }
 27289              		.loc 1 838 25 view .LVU8800
 27290              	.LBE4976:
 27291              	.LBE4977:
 27292              	.LBE4984:
 27293              	.LBB4985:
 27294              	.LBB4982:
 27295              	.LBB4980:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 27296              		.loc 1 803 19 is_stmt 1 view .LVU8801
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 27297              		.loc 1 803 54 view .LVU8802
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 27298              		.loc 1 803 63 is_stmt 0 view .LVU8803
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 674


 27299 0ca8 9B00     		lsls	r3, r3, #2
 27300              	.LVL2747:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 27301              		.loc 1 803 67 view .LVU8804
 27302 0caa 069A     		ldr	r2, [sp, #24]
 27303 0cac D450     		str	r4, [r2, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 27304              		.loc 1 803 74 is_stmt 1 view .LVU8805
 27305 0cae 0AE7     		b	.L1099
 27306              	.LVL2748:
 27307              	.L1098:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 27308              		.loc 1 803 74 is_stmt 0 view .LVU8806
 27309              	.LBE4980:
 27310              	.LBB4981:
 804:Core/Src/lz4.c ****     }
 27311              		.loc 1 804 19 is_stmt 1 view .LVU8807
 804:Core/Src/lz4.c ****     }
 27312              		.loc 1 804 54 view .LVU8808
 804:Core/Src/lz4.c ****     }
 27313              		.loc 1 804 75 view .LVU8809
 804:Core/Src/lz4.c ****     }
 27314              		.loc 1 804 84 is_stmt 0 view .LVU8810
 27315 0cb0 5B00     		lsls	r3, r3, #1
 27316              	.LVL2749:
 804:Core/Src/lz4.c ****     }
 27317              		.loc 1 804 88 view .LVU8811
 27318 0cb2 069A     		ldr	r2, [sp, #24]
 27319 0cb4 D452     		strh	r4, [r2, r3]
 804:Core/Src/lz4.c ****     }
 27320              		.loc 1 804 100 is_stmt 1 view .LVU8812
 27321 0cb6 06E7     		b	.L1099
 27322              	.LVL2750:
 27323              	.L1091:
 804:Core/Src/lz4.c ****     }
 27324              		.loc 1 804 100 is_stmt 0 view .LVU8813
 27325              	.LBE4981:
 27326              	.LBE4982:
 27327              	.LBE4985:
 27328              	.LBE5010:
1268:Core/Src/lz4.c **** 
 27329              		.loc 1 1268 18 view .LVU8814
 27330 0cb8 BB46     		mov	fp, r7
1268:Core/Src/lz4.c **** 
 27331              		.loc 1 1268 9 is_stmt 1 view .LVU8815
1268:Core/Src/lz4.c **** 
 27332              		.loc 1 1268 18 is_stmt 0 view .LVU8816
 27333 0cba 731C     		adds	r3, r6, #1
 27334 0cbc 9946     		mov	r9, r3
 27335              	.LVL2751:
 27336              	.LBB5011:
 27337              	.LBI5011:
 778:Core/Src/lz4.c **** {
 27338              		.loc 1 778 22 is_stmt 1 view .LVU8817
 27339              	.LBB5012:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 27340              		.loc 1 780 5 view .LVU8818
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 675


 781:Core/Src/lz4.c **** }
 27341              		.loc 1 781 5 view .LVU8819
 781:Core/Src/lz4.c **** }
 27342              		.loc 1 781 12 is_stmt 0 view .LVU8820
 27343 0cbe 1800     		movs	r0, r3
 27344 0cc0 FFF7FEFF 		bl	LZ4_read32
 27345              	.LVL2752:
 27346              	.LBB5013:
 27347              	.LBI5013:
 758:Core/Src/lz4.c **** {
 27348              		.loc 1 758 22 is_stmt 1 view .LVU8821
 27349              	.LBB5014:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 27350              		.loc 1 760 5 view .LVU8822
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 27351              		.loc 1 760 8 is_stmt 0 view .LVU8823
 27352 0cc4 032F     		cmp	r7, #3
 27353 0cc6 11D0     		beq	.L1173
 763:Core/Src/lz4.c **** }
 27354              		.loc 1 763 9 is_stmt 1 view .LVU8824
 763:Core/Src/lz4.c **** }
 27355              		.loc 1 763 27 is_stmt 0 view .LVU8825
 27356 0cc8 8300     		lsls	r3, r0, #2
 27357 0cca 1B18     		adds	r3, r3, r0
 27358 0ccc 5B01     		lsls	r3, r3, #5
 27359 0cce 1B1A     		subs	r3, r3, r0
 27360 0cd0 5A01     		lsls	r2, r3, #5
 27361 0cd2 9B18     		adds	r3, r3, r2
 27362 0cd4 9B00     		lsls	r3, r3, #2
 27363 0cd6 1B1A     		subs	r3, r3, r0
 27364 0cd8 5A01     		lsls	r2, r3, #5
 27365 0cda D21A     		subs	r2, r2, r3
 27366 0cdc 1302     		lsls	r3, r2, #8
 27367 0cde 9B1A     		subs	r3, r3, r2
 27368 0ce0 1B01     		lsls	r3, r3, #4
 27369 0ce2 1818     		adds	r0, r3, r0
 27370              	.LVL2753:
 763:Core/Src/lz4.c **** }
 27371              		.loc 1 763 42 view .LVU8826
 27372 0ce4 030D     		lsrs	r3, r0, #20
 27373 0ce6 0593     		str	r3, [sp, #20]
 27374              	.LVL2754:
 27375              	.L1102:
 763:Core/Src/lz4.c **** }
 27376              		.loc 1 763 42 view .LVU8827
 27377              	.LBE5014:
 27378              	.LBE5013:
 27379              	.LBE5012:
 27380              	.LBE5011:
 27381              	.LBE5025:
 27382              	.LBE5036:
 27383              	.LBE5044:
 27384              	.LBE5053:
 27385              	.LBE5061:
1461:Core/Src/lz4.c ****             return LZ4_compress_generic(&state->internal_donotuse, src, dst, *srcSizePtr, srcSizePt
 27386              		.loc 1 1461 108 view .LVU8828
 27387 0ce8 0B96     		str	r6, [sp, #44]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 676


 27388 0cea C5E4     		b	.L1039
 27389              	.LVL2755:
 27390              	.L1173:
 27391              	.LBB5062:
 27392              	.LBB5054:
 27393              	.LBB5045:
 27394              	.LBB5037:
 27395              	.LBB5026:
 27396              	.LBB5018:
 27397              	.LBB5017:
 27398              	.LBB5016:
 27399              	.LBB5015:
 761:Core/Src/lz4.c ****     else
 27400              		.loc 1 761 9 is_stmt 1 view .LVU8829
 761:Core/Src/lz4.c ****     else
 27401              		.loc 1 761 27 is_stmt 0 view .LVU8830
 27402 0cec 8300     		lsls	r3, r0, #2
 27403 0cee 1B18     		adds	r3, r3, r0
 27404 0cf0 5B01     		lsls	r3, r3, #5
 27405 0cf2 1B1A     		subs	r3, r3, r0
 27406 0cf4 5A01     		lsls	r2, r3, #5
 27407 0cf6 9B18     		adds	r3, r3, r2
 27408 0cf8 9B00     		lsls	r3, r3, #2
 27409 0cfa 1B1A     		subs	r3, r3, r0
 27410 0cfc 5A01     		lsls	r2, r3, #5
 27411 0cfe D21A     		subs	r2, r2, r3
 27412 0d00 1302     		lsls	r3, r2, #8
 27413 0d02 9B1A     		subs	r3, r3, r2
 27414 0d04 1B01     		lsls	r3, r3, #4
 27415 0d06 1818     		adds	r0, r3, r0
 27416              	.LVL2756:
 761:Core/Src/lz4.c ****     else
 27417              		.loc 1 761 42 view .LVU8831
 27418 0d08 C30C     		lsrs	r3, r0, #19
 27419 0d0a 0593     		str	r3, [sp, #20]
 27420              	.LVL2757:
 761:Core/Src/lz4.c ****     else
 27421              		.loc 1 761 42 view .LVU8832
 27422 0d0c ECE7     		b	.L1102
 27423              	.LVL2758:
 27424              	.L1119:
 761:Core/Src/lz4.c ****     else
 27425              		.loc 1 761 42 view .LVU8833
 27426              	.LBE5015:
 27427              	.LBE5016:
 27428              	.LBE5017:
 27429              	.LBE5018:
 27430              	.LBE5026:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 27431              		.loc 1 946 11 view .LVU8834
 27432 0d0e 039B     		ldr	r3, [sp, #12]
 27433 0d10 0793     		str	r3, [sp, #28]
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 27434              		.loc 1 934 17 view .LVU8835
 27435 0d12 029B     		ldr	r3, [sp, #8]
 27436 0d14 0B93     		str	r3, [sp, #44]
 27437 0d16 08E0     		b	.L1030
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 677


 27438              	.LVL2759:
 27439              	.L1128:
 27440              	.LBB5027:
1200:Core/Src/lz4.c **** 
 27441              		.loc 1 1200 16 view .LVU8836
 27442 0d18 0F9B     		ldr	r3, [sp, #60]
 27443 0d1a 9846     		mov	r8, r3
 27444 0d1c 0B96     		str	r6, [sp, #44]
 27445 0d1e 04E0     		b	.L1030
 27446              	.LVL2760:
 27447              	.L1133:
1200:Core/Src/lz4.c **** 
 27448              		.loc 1 1200 16 view .LVU8837
 27449 0d20 0F9B     		ldr	r3, [sp, #60]
 27450 0d22 9846     		mov	r8, r3
 27451 0d24 01E0     		b	.L1030
 27452              	.LVL2761:
 27453              	.L1134:
1200:Core/Src/lz4.c **** 
 27454              		.loc 1 1200 16 view .LVU8838
 27455 0d26 0F9B     		ldr	r3, [sp, #60]
 27456 0d28 9846     		mov	r8, r3
 27457              	.LVL2762:
 27458              	.L1030:
1200:Core/Src/lz4.c **** 
 27459              		.loc 1 1200 16 view .LVU8839
 27460              	.LBE5027:
 27461              	.LBB5028:
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 27462              		.loc 1 1274 9 is_stmt 1 view .LVU8840
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 27463              		.loc 1 1274 40 is_stmt 0 view .LVU8841
 27464 0d2a 0D9B     		ldr	r3, [sp, #52]
 27465 0d2c 0B9A     		ldr	r2, [sp, #44]
 27466 0d2e 9D1A     		subs	r5, r3, r2
 27467              	.LVL2763:
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 27468              		.loc 1 1275 9 is_stmt 1 view .LVU8842
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 27469              		.loc 1 1276 46 is_stmt 0 view .LVU8843
 27470 0d30 2800     		movs	r0, r5
 27471 0d32 F030     		adds	r0, r0, #240
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 27472              		.loc 1 1276 56 view .LVU8844
 27473 0d34 FF21     		movs	r1, #255
 27474 0d36 FFF7FEFF 		bl	__aeabi_uidiv
 27475              	.LVL2764:
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 27476              		.loc 1 1276 31 view .LVU8845
 27477 0d3a 2818     		adds	r0, r5, r0
 27478 0d3c 0130     		adds	r0, r0, #1
 27479 0d3e 079B     		ldr	r3, [sp, #28]
 27480 0d40 9C46     		mov	ip, r3
 27481 0d42 6044     		add	r0, r0, ip
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 27482              		.loc 1 1275 32 view .LVU8846
 27483 0d44 099A     		ldr	r2, [sp, #36]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 678


 27484 0d46 8242     		cmp	r2, r0
 27485 0d48 04D2     		bcs	.L1103
1277:Core/Src/lz4.c ****                 /* adapt lastRun to fill 'dst' */
 27486              		.loc 1 1277 13 is_stmt 1 view .LVU8847
1279:Core/Src/lz4.c ****                 lastRun  = (size_t)(olimit-op) - 1/*token*/;
 27487              		.loc 1 1279 17 view .LVU8848
1280:Core/Src/lz4.c ****                 lastRun -= (lastRun + 256 - RUN_MASK) / 256;  /*additional length tokens*/
 27488              		.loc 1 1280 17 view .LVU8849
1280:Core/Src/lz4.c ****                 lastRun -= (lastRun + 256 - RUN_MASK) / 256;  /*additional length tokens*/
 27489              		.loc 1 1280 43 is_stmt 0 view .LVU8850
 27490 0d4a D31A     		subs	r3, r2, r3
1280:Core/Src/lz4.c ****                 lastRun -= (lastRun + 256 - RUN_MASK) / 256;  /*additional length tokens*/
 27491              		.loc 1 1280 26 view .LVU8851
 27492 0d4c 5D1E     		subs	r5, r3, #1
 27493              	.LVL2765:
1281:Core/Src/lz4.c ****             } else {
 27494              		.loc 1 1281 17 is_stmt 1 view .LVU8852
1281:Core/Src/lz4.c ****             } else {
 27495              		.loc 1 1281 43 is_stmt 0 view .LVU8853
 27496 0d4e F033     		adds	r3, r3, #240
1281:Core/Src/lz4.c ****             } else {
 27497              		.loc 1 1281 55 view .LVU8854
 27498 0d50 1B0A     		lsrs	r3, r3, #8
1281:Core/Src/lz4.c ****             } else {
 27499              		.loc 1 1281 25 view .LVU8855
 27500 0d52 ED1A     		subs	r5, r5, r3
 27501              	.LVL2766:
 27502              	.L1103:
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 27503              		.loc 1 1287 9 is_stmt 1 view .LVU8856
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 27504              		.loc 1 1287 69 view .LVU8857
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 27505              		.loc 1 1288 9 view .LVU8858
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 27506              		.loc 1 1288 12 is_stmt 0 view .LVU8859
 27507 0d54 0E2D     		cmp	r5, #14
 27508 0d56 24D9     		bls	.L1104
 27509              	.LBB5029:
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 27510              		.loc 1 1289 13 is_stmt 1 view .LVU8860
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 27511              		.loc 1 1289 20 is_stmt 0 view .LVU8861
 27512 0d58 2A00     		movs	r2, r5
 27513 0d5a 0F3A     		subs	r2, r2, #15
 27514              	.LVL2767:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 27515              		.loc 1 1290 13 is_stmt 1 view .LVU8862
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 27516              		.loc 1 1290 16 is_stmt 0 view .LVU8863
 27517 0d5c 0798     		ldr	r0, [sp, #28]
 27518 0d5e 431C     		adds	r3, r0, #1
 27519              	.LVL2768:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 27520              		.loc 1 1290 19 view .LVU8864
 27521 0d60 F021     		movs	r1, #240
 27522 0d62 0170     		strb	r1, [r0]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 679


1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 27523              		.loc 1 1291 13 is_stmt 1 view .LVU8865
 27524              	.L1105:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 27525              		.loc 1 1291 19 view .LVU8866
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 27526              		.loc 1 1291 13 is_stmt 0 view .LVU8867
 27527 0d64 FE2A     		cmp	r2, #254
 27528 0d66 0AD9     		bls	.L1174
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 27529              		.loc 1 1291 58 is_stmt 1 view .LVU8868
 27530              	.LVL2769:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 27531              		.loc 1 1291 64 is_stmt 0 view .LVU8869
 27532 0d68 FF21     		movs	r1, #255
 27533 0d6a 1970     		strb	r1, [r3]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 27534              		.loc 1 1291 40 is_stmt 1 view .LVU8870
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 27535              		.loc 1 1291 51 is_stmt 0 view .LVU8871
 27536 0d6c FF3A     		subs	r2, r2, #255
 27537              	.LVL2770:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 27538              		.loc 1 1291 61 view .LVU8872
 27539 0d6e 0133     		adds	r3, r3, #1
 27540              	.LVL2771:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 27541              		.loc 1 1291 61 view .LVU8873
 27542 0d70 F8E7     		b	.L1105
 27543              	.LVL2772:
 27544              	.L1135:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 27545              		.loc 1 1291 61 view .LVU8874
 27546 0d72 0F9B     		ldr	r3, [sp, #60]
 27547 0d74 9846     		mov	r8, r3
 27548 0d76 D8E7     		b	.L1030
 27549              	.LVL2773:
 27550              	.L1136:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 27551              		.loc 1 1291 61 view .LVU8875
 27552 0d78 0F9B     		ldr	r3, [sp, #60]
 27553 0d7a 9846     		mov	r8, r3
 27554 0d7c D5E7     		b	.L1030
 27555              	.LVL2774:
 27556              	.L1174:
1292:Core/Src/lz4.c ****         } else {
 27557              		.loc 1 1292 13 is_stmt 1 view .LVU8876
1292:Core/Src/lz4.c ****         } else {
 27558              		.loc 1 1292 16 is_stmt 0 view .LVU8877
 27559 0d7e 5C1C     		adds	r4, r3, #1
 27560              	.LVL2775:
1292:Core/Src/lz4.c ****         } else {
 27561              		.loc 1 1292 19 view .LVU8878
 27562 0d80 1A70     		strb	r2, [r3]
 27563              	.LVL2776:
 27564              	.L1107:
1292:Core/Src/lz4.c ****         } else {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 680


 27565              		.loc 1 1292 19 view .LVU8879
 27566              	.LBE5029:
1296:Core/Src/lz4.c ****         ip = anchor + lastRun;
 27567              		.loc 1 1296 9 is_stmt 1 view .LVU8880
 27568 0d82 2A00     		movs	r2, r5
 27569 0d84 0B9E     		ldr	r6, [sp, #44]
 27570 0d86 3100     		movs	r1, r6
 27571 0d88 2000     		movs	r0, r4
 27572 0d8a FFF7FEFF 		bl	memcpy
 27573              	.LVL2777:
1297:Core/Src/lz4.c ****         op += lastRun;
 27574              		.loc 1 1297 9 view .LVU8881
1297:Core/Src/lz4.c ****         op += lastRun;
 27575              		.loc 1 1297 12 is_stmt 0 view .LVU8882
 27576 0d8e 7119     		adds	r1, r6, r5
 27577              	.LVL2778:
1298:Core/Src/lz4.c ****     }
 27578              		.loc 1 1298 9 is_stmt 1 view .LVU8883
1298:Core/Src/lz4.c ****     }
 27579              		.loc 1 1298 12 is_stmt 0 view .LVU8884
 27580 0d90 6419     		adds	r4, r4, r5
 27581              	.LVL2779:
1298:Core/Src/lz4.c ****     }
 27582              		.loc 1 1298 12 view .LVU8885
 27583              	.LBE5028:
1301:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
 27584              		.loc 1 1301 5 is_stmt 1 view .LVU8886
1302:Core/Src/lz4.c ****     }
 27585              		.loc 1 1302 9 view .LVU8887
1302:Core/Src/lz4.c ****     }
 27586              		.loc 1 1302 26 is_stmt 0 view .LVU8888
 27587 0d92 029B     		ldr	r3, [sp, #8]
 27588 0d94 C91A     		subs	r1, r1, r3
 27589              	.LVL2780:
1302:Core/Src/lz4.c ****     }
 27590              		.loc 1 1302 24 view .LVU8889
 27591 0d96 4346     		mov	r3, r8
 27592 0d98 1960     		str	r1, [r3]
1304:Core/Src/lz4.c ****     assert(result > 0);
 27593              		.loc 1 1304 5 is_stmt 1 view .LVU8890
1304:Core/Src/lz4.c ****     assert(result > 0);
 27594              		.loc 1 1304 12 is_stmt 0 view .LVU8891
 27595 0d9a 039B     		ldr	r3, [sp, #12]
 27596 0d9c E41A     		subs	r4, r4, r3
 27597              	.LVL2781:
1305:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
 27598              		.loc 1 1305 5 is_stmt 1 view .LVU8892
1306:Core/Src/lz4.c ****     return result;
 27599              		.loc 1 1306 5 view .LVU8893
1306:Core/Src/lz4.c ****     return result;
 27600              		.loc 1 1306 94 view .LVU8894
1307:Core/Src/lz4.c **** }
 27601              		.loc 1 1307 5 view .LVU8895
1307:Core/Src/lz4.c **** }
 27602              		.loc 1 1307 12 is_stmt 0 view .LVU8896
 27603 0d9e FFF765F9 		bl	.L988	@ far jump
 27604              	.LVL2782:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 681


 27605              	.L1104:
 27606              	.LBB5030:
1294:Core/Src/lz4.c ****         }
 27607              		.loc 1 1294 13 is_stmt 1 view .LVU8897
1294:Core/Src/lz4.c ****         }
 27608              		.loc 1 1294 16 is_stmt 0 view .LVU8898
 27609 0da2 079A     		ldr	r2, [sp, #28]
 27610 0da4 541C     		adds	r4, r2, #1
 27611              	.LVL2783:
1294:Core/Src/lz4.c ****         }
 27612              		.loc 1 1294 21 view .LVU8899
 27613 0da6 2B01     		lsls	r3, r5, #4
1294:Core/Src/lz4.c ****         }
 27614              		.loc 1 1294 19 view .LVU8900
 27615 0da8 1370     		strb	r3, [r2]
 27616 0daa EAE7     		b	.L1107
 27617              	.LVL2784:
 27618              	.L1116:
1294:Core/Src/lz4.c ****         }
 27619              		.loc 1 1294 19 view .LVU8901
 27620              	.LBE5030:
 27621              	.LBE5037:
 27622              	.LBE5045:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 27623              		.loc 1 1330 58 view .LVU8902
 27624 0dac 0024     		movs	r4, #0
 27625              	.LVL2785:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 27626              		.loc 1 1330 58 view .LVU8903
 27627 0dae FFF75DF9 		bl	.L988	@ far jump
 27628              	.LVL2786:
 27629              	.L1117:
 27630              	.LBB5046:
 27631              	.LBB5038:
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 27632              		.loc 1 956 70 view .LVU8904
 27633 0db2 0024     		movs	r4, #0
 27634              	.LVL2787:
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 27635              		.loc 1 956 70 view .LVU8905
 27636 0db4 FFF75AF9 		bl	.L988	@ far jump
 27637              	.LVL2788:
 27638              	.L1118:
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 27639              		.loc 1 957 69 view .LVU8906
 27640 0db8 0024     		movs	r4, #0
 27641              	.LVL2789:
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 27642              		.loc 1 957 69 view .LVU8907
 27643              	.LBE5038:
 27644              	.LBE5046:
 27645              	.LBE5054:
 27646              	.LBE5062:
1462:Core/Src/lz4.c ****     }   }
 27647              		.loc 1 1462 20 view .LVU8908
 27648 0dba FFF757F9 		bl	.L988	@ far jump
 27649              	.L1182:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 682


 27650 0dbe C046     		.align	2
 27651              	.L1181:
 27652 0dc0 FFFF0000 		.word	65535
 27653              	.LBE5067:
 27654              		.cfi_endproc
 27655              	.LFE33:
 27657              		.section	.text.LZ4_compress_destSize,"ax",%progbits
 27658              		.align	1
 27659              		.global	LZ4_compress_destSize
 27660              		.syntax unified
 27661              		.code	16
 27662              		.thumb_func
 27663              		.fpu softvfp
 27665              	LZ4_compress_destSize:
 27666              	.LVL2790:
 27667              	.LFB34:
1468:Core/Src/lz4.c **** #if (LZ4_HEAPMODE)
 27668              		.loc 1 1468 1 is_stmt 1 view -0
 27669              		.cfi_startproc
 27670              		@ args = 0, pretend = 0, frame = 16416
 27671              		@ frame_needed = 0, uses_anonymous_args = 0
1468:Core/Src/lz4.c **** #if (LZ4_HEAPMODE)
 27672              		.loc 1 1468 1 is_stmt 0 view .LVU8910
 27673 0000 80B5     		push	{r7, lr}
 27674              		.cfi_def_cfa_offset 8
 27675              		.cfi_offset 7, -8
 27676              		.cfi_offset 14, -4
 27677 0002 064F     		ldr	r7, .L1184
 27678 0004 BD44     		add	sp, sp, r7
 27679              		.cfi_def_cfa_offset 16432
1473:Core/Src/lz4.c ****     LZ4_stream_t* ctx = &ctxBody;
 27680              		.loc 1 1473 5 is_stmt 1 view .LVU8911
1474:Core/Src/lz4.c **** #endif
 27681              		.loc 1 1474 5 view .LVU8912
 27682              	.LVL2791:
1477:Core/Src/lz4.c **** 
 27683              		.loc 1 1477 5 view .LVU8913
1477:Core/Src/lz4.c **** 
 27684              		.loc 1 1477 18 is_stmt 0 view .LVU8914
 27685 0006 0093     		str	r3, [sp]
 27686 0008 1300     		movs	r3, r2
 27687              	.LVL2792:
1477:Core/Src/lz4.c **** 
 27688              		.loc 1 1477 18 view .LVU8915
 27689 000a 0A00     		movs	r2, r1
 27690              	.LVL2793:
1477:Core/Src/lz4.c **** 
 27691              		.loc 1 1477 18 view .LVU8916
 27692 000c 0100     		movs	r1, r0
 27693              	.LVL2794:
1477:Core/Src/lz4.c **** 
 27694              		.loc 1 1477 18 view .LVU8917
 27695 000e 02A8     		add	r0, sp, #8
 27696              	.LVL2795:
1477:Core/Src/lz4.c **** 
 27697              		.loc 1 1477 18 view .LVU8918
 27698 0010 FFF7FEFF 		bl	LZ4_compress_destSize_extState
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 683


 27699              	.LVL2796:
1482:Core/Src/lz4.c **** }
 27700              		.loc 1 1482 5 is_stmt 1 view .LVU8919
1483:Core/Src/lz4.c **** 
 27701              		.loc 1 1483 1 is_stmt 0 view .LVU8920
 27702 0014 024B     		ldr	r3, .L1184+4
 27703 0016 9D44     		add	sp, sp, r3
 27704              		@ sp needed
 27705 0018 80BD     		pop	{r7, pc}
 27706              	.L1185:
 27707 001a C046     		.align	2
 27708              	.L1184:
 27709 001c D8BFFFFF 		.word	-16424
 27710 0020 28400000 		.word	16424
 27711              		.cfi_endproc
 27712              	.LFE34:
 27714              		.section	.text.LZ4_createStream,"ax",%progbits
 27715              		.align	1
 27716              		.global	LZ4_createStream
 27717              		.syntax unified
 27718              		.code	16
 27719              		.thumb_func
 27720              		.fpu softvfp
 27722              	LZ4_createStream:
 27723              	.LFB35:
1493:Core/Src/lz4.c ****     LZ4_stream_t* const lz4s = (LZ4_stream_t*)ALLOC(sizeof(LZ4_stream_t));
 27724              		.loc 1 1493 1 is_stmt 1 view -0
 27725              		.cfi_startproc
 27726              		@ args = 0, pretend = 0, frame = 0
 27727              		@ frame_needed = 0, uses_anonymous_args = 0
 27728 0000 10B5     		push	{r4, lr}
 27729              		.cfi_def_cfa_offset 8
 27730              		.cfi_offset 4, -8
 27731              		.cfi_offset 14, -4
1494:Core/Src/lz4.c ****     LZ4_STATIC_ASSERT(sizeof(LZ4_stream_t) >= sizeof(LZ4_stream_t_internal));
 27732              		.loc 1 1494 5 view .LVU8922
1494:Core/Src/lz4.c ****     LZ4_STATIC_ASSERT(sizeof(LZ4_stream_t) >= sizeof(LZ4_stream_t_internal));
 27733              		.loc 1 1494 47 is_stmt 0 view .LVU8923
 27734 0002 0548     		ldr	r0, .L1188
 27735 0004 FFF7FEFF 		bl	malloc
 27736              	.LVL2797:
 27737 0008 041E     		subs	r4, r0, #0
 27738              	.LVL2798:
 27739              	.LBB5068:
1495:Core/Src/lz4.c ****     DEBUGLOG(4, "LZ4_createStream %p", lz4s);
 27740              		.loc 1 1495 5 is_stmt 1 view .LVU8924
 27741              	.LBE5068:
1495:Core/Src/lz4.c ****     DEBUGLOG(4, "LZ4_createStream %p", lz4s);
 27742              		.loc 1 1495 77 view .LVU8925
1496:Core/Src/lz4.c ****     if (lz4s == NULL) return NULL;
 27743              		.loc 1 1496 5 view .LVU8926
1496:Core/Src/lz4.c ****     if (lz4s == NULL) return NULL;
 27744              		.loc 1 1496 45 view .LVU8927
1497:Core/Src/lz4.c ****     LZ4_initStream(lz4s, sizeof(*lz4s));
 27745              		.loc 1 1497 5 view .LVU8928
1497:Core/Src/lz4.c ****     LZ4_initStream(lz4s, sizeof(*lz4s));
 27746              		.loc 1 1497 8 is_stmt 0 view .LVU8929
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 684


 27747 000a 02D0     		beq	.L1186
1498:Core/Src/lz4.c ****     return lz4s;
 27748              		.loc 1 1498 5 is_stmt 1 view .LVU8930
 27749 000c 0249     		ldr	r1, .L1188
 27750 000e FFF7FEFF 		bl	LZ4_initStream
 27751              	.LVL2799:
1499:Core/Src/lz4.c **** }
 27752              		.loc 1 1499 5 view .LVU8931
 27753              	.L1186:
1500:Core/Src/lz4.c **** #endif
 27754              		.loc 1 1500 1 is_stmt 0 view .LVU8932
 27755 0012 2000     		movs	r0, r4
 27756              		@ sp needed
 27757              	.LVL2800:
1500:Core/Src/lz4.c **** #endif
 27758              		.loc 1 1500 1 view .LVU8933
 27759 0014 10BD     		pop	{r4, pc}
 27760              	.L1189:
 27761 0016 C046     		.align	2
 27762              	.L1188:
 27763 0018 20400000 		.word	16416
 27764              		.cfi_endproc
 27765              	.LFE35:
 27767              		.section	.text.LZ4_resetStream,"ax",%progbits
 27768              		.align	1
 27769              		.global	LZ4_resetStream
 27770              		.syntax unified
 27771              		.code	16
 27772              		.thumb_func
 27773              		.fpu softvfp
 27775              	LZ4_resetStream:
 27776              	.LVL2801:
 27777              	.LFB38:
1526:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_resetStream (ctx:%p)", LZ4_stream);
 27778              		.loc 1 1526 1 is_stmt 1 view -0
 27779              		.cfi_startproc
 27780              		@ args = 0, pretend = 0, frame = 0
 27781              		@ frame_needed = 0, uses_anonymous_args = 0
1526:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_resetStream (ctx:%p)", LZ4_stream);
 27782              		.loc 1 1526 1 is_stmt 0 view .LVU8935
 27783 0000 10B5     		push	{r4, lr}
 27784              		.cfi_def_cfa_offset 8
 27785              		.cfi_offset 4, -8
 27786              		.cfi_offset 14, -4
1527:Core/Src/lz4.c ****     MEM_INIT(LZ4_stream, 0, sizeof(LZ4_stream_t_internal));
 27787              		.loc 1 1527 5 is_stmt 1 view .LVU8936
1527:Core/Src/lz4.c ****     MEM_INIT(LZ4_stream, 0, sizeof(LZ4_stream_t_internal));
 27788              		.loc 1 1527 56 view .LVU8937
1528:Core/Src/lz4.c **** }
 27789              		.loc 1 1528 5 view .LVU8938
 27790 0002 024A     		ldr	r2, .L1191
 27791 0004 0021     		movs	r1, #0
 27792 0006 FFF7FEFF 		bl	memset
 27793              	.LVL2802:
1529:Core/Src/lz4.c **** 
 27794              		.loc 1 1529 1 is_stmt 0 view .LVU8939
 27795              		@ sp needed
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 685


 27796 000a 10BD     		pop	{r4, pc}
 27797              	.L1192:
 27798              		.align	2
 27799              	.L1191:
 27800 000c 14400000 		.word	16404
 27801              		.cfi_endproc
 27802              	.LFE38:
 27804              		.section	.text.LZ4_resetStream_fast,"ax",%progbits
 27805              		.align	1
 27806              		.global	LZ4_resetStream_fast
 27807              		.syntax unified
 27808              		.code	16
 27809              		.thumb_func
 27810              		.fpu softvfp
 27812              	LZ4_resetStream_fast:
 27813              	.LVL2803:
 27814              	.LFB39:
1531:Core/Src/lz4.c ****     LZ4_prepareTable(&(ctx->internal_donotuse), 0, byU32);
 27815              		.loc 1 1531 46 is_stmt 1 view -0
 27816              		.cfi_startproc
 27817              		@ args = 0, pretend = 0, frame = 0
 27818              		@ frame_needed = 0, uses_anonymous_args = 0
1531:Core/Src/lz4.c ****     LZ4_prepareTable(&(ctx->internal_donotuse), 0, byU32);
 27819              		.loc 1 1531 46 is_stmt 0 view .LVU8941
 27820 0000 10B5     		push	{r4, lr}
 27821              		.cfi_def_cfa_offset 8
 27822              		.cfi_offset 4, -8
 27823              		.cfi_offset 14, -4
 27824 0002 0400     		movs	r4, r0
1532:Core/Src/lz4.c **** }
 27825              		.loc 1 1532 5 is_stmt 1 view .LVU8942
 27826              	.LVL2804:
 27827              	.LBB5069:
 27828              	.LBI5069:
 858:Core/Src/lz4.c ****            const int inputSize,
 27829              		.loc 1 858 1 view .LVU8943
 27830              	.LBB5070:
 865:Core/Src/lz4.c ****         assert(inputSize >= 0);
 27831              		.loc 1 865 5 view .LVU8944
 865:Core/Src/lz4.c ****         assert(inputSize >= 0);
 27832              		.loc 1 865 9 is_stmt 0 view .LVU8945
 27833 0004 144B     		ldr	r3, .L1197
 27834 0006 C35C     		ldrb	r3, [r0, r3]
 865:Core/Src/lz4.c ****         assert(inputSize >= 0);
 27835              		.loc 1 865 8 view .LVU8946
 27836 0008 002B     		cmp	r3, #0
 27837 000a 12D0     		beq	.L1194
 866:Core/Src/lz4.c ****         if ((tableType_t)cctx->tableType != tableType
 27838              		.loc 1 866 9 is_stmt 1 view .LVU8947
 867:Core/Src/lz4.c ****           || ((tableType == byU16) && cctx->currentOffset + (unsigned)inputSize >= 0xFFFFU)
 27839              		.loc 1 867 9 view .LVU8948
 867:Core/Src/lz4.c ****           || ((tableType == byU16) && cctx->currentOffset + (unsigned)inputSize >= 0xFFFFU)
 27840              		.loc 1 867 12 is_stmt 0 view .LVU8949
 27841 000c 022B     		cmp	r3, #2
 27842 000e 05D1     		bne	.L1195
 869:Core/Src/lz4.c ****           || tableType == byPtr
 27843              		.loc 1 869 43 view .LVU8950
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 686


 27844 0010 124B     		ldr	r3, .L1197+4
 27845 0012 C258     		ldr	r2, [r0, r3]
 869:Core/Src/lz4.c ****           || tableType == byPtr
 27846              		.loc 1 869 36 view .LVU8951
 27847 0014 8023     		movs	r3, #128
 27848 0016 DB05     		lsls	r3, r3, #23
 27849 0018 9A42     		cmp	r2, r3
 27850 001a 0AD9     		bls	.L1194
 27851              	.L1195:
 873:Core/Src/lz4.c ****             MEM_INIT(cctx->hashTable, 0, LZ4_HASHTABLESIZE);
 27852              		.loc 1 873 13 is_stmt 1 view .LVU8952
 873:Core/Src/lz4.c ****             MEM_INIT(cctx->hashTable, 0, LZ4_HASHTABLESIZE);
 27853              		.loc 1 873 73 view .LVU8953
 874:Core/Src/lz4.c ****             cctx->currentOffset = 0;
 27854              		.loc 1 874 13 view .LVU8954
 27855 001c 8022     		movs	r2, #128
 27856 001e D201     		lsls	r2, r2, #7
 27857 0020 0021     		movs	r1, #0
 27858 0022 2000     		movs	r0, r4
 27859              	.LVL2805:
 874:Core/Src/lz4.c ****             cctx->currentOffset = 0;
 27860              		.loc 1 874 13 is_stmt 0 view .LVU8955
 27861 0024 FFF7FEFF 		bl	memset
 27862              	.LVL2806:
 875:Core/Src/lz4.c ****             cctx->tableType = (U32)clearedTable;
 27863              		.loc 1 875 13 is_stmt 1 view .LVU8956
 875:Core/Src/lz4.c ****             cctx->tableType = (U32)clearedTable;
 27864              		.loc 1 875 33 is_stmt 0 view .LVU8957
 27865 0028 0023     		movs	r3, #0
 27866 002a 0C4A     		ldr	r2, .L1197+4
 27867 002c A350     		str	r3, [r4, r2]
 876:Core/Src/lz4.c ****         } else {
 27868              		.loc 1 876 13 is_stmt 1 view .LVU8958
 876:Core/Src/lz4.c ****         } else {
 27869              		.loc 1 876 29 is_stmt 0 view .LVU8959
 27870 002e 0A4A     		ldr	r2, .L1197
 27871 0030 A350     		str	r3, [r4, r2]
 27872              	.L1194:
 887:Core/Src/lz4.c ****         DEBUGLOG(5, "LZ4_prepareTable: adding 64KB to currentOffset");
 27873              		.loc 1 887 5 is_stmt 1 view .LVU8960
 887:Core/Src/lz4.c ****         DEBUGLOG(5, "LZ4_prepareTable: adding 64KB to currentOffset");
 27874              		.loc 1 887 13 is_stmt 0 view .LVU8961
 27875 0032 0A4B     		ldr	r3, .L1197+4
 27876 0034 E358     		ldr	r3, [r4, r3]
 887:Core/Src/lz4.c ****         DEBUGLOG(5, "LZ4_prepareTable: adding 64KB to currentOffset");
 27877              		.loc 1 887 8 view .LVU8962
 27878 0036 002B     		cmp	r3, #0
 27879 0038 05D0     		beq	.L1196
 888:Core/Src/lz4.c ****         cctx->currentOffset += 64 KB;
 27880              		.loc 1 888 9 is_stmt 1 view .LVU8963
 888:Core/Src/lz4.c ****         cctx->currentOffset += 64 KB;
 27881              		.loc 1 888 70 view .LVU8964
 889:Core/Src/lz4.c ****     }
 27882              		.loc 1 889 9 view .LVU8965
 889:Core/Src/lz4.c ****     }
 27883              		.loc 1 889 29 is_stmt 0 view .LVU8966
 27884 003a 8022     		movs	r2, #128
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 687


 27885 003c 5202     		lsls	r2, r2, #9
 27886 003e 9446     		mov	ip, r2
 27887 0040 6344     		add	r3, r3, ip
 27888 0042 064A     		ldr	r2, .L1197+4
 27889 0044 A350     		str	r3, [r4, r2]
 27890              	.L1196:
 893:Core/Src/lz4.c ****     cctx->dictionary = NULL;
 27891              		.loc 1 893 5 is_stmt 1 view .LVU8967
 893:Core/Src/lz4.c ****     cctx->dictionary = NULL;
 27892              		.loc 1 893 19 is_stmt 0 view .LVU8968
 27893 0046 0023     		movs	r3, #0
 27894 0048 054A     		ldr	r2, .L1197+8
 27895 004a A350     		str	r3, [r4, r2]
 894:Core/Src/lz4.c ****     cctx->dictSize = 0;
 27896              		.loc 1 894 5 is_stmt 1 view .LVU8969
 894:Core/Src/lz4.c ****     cctx->dictSize = 0;
 27897              		.loc 1 894 22 is_stmt 0 view .LVU8970
 27898 004c 043A     		subs	r2, r2, #4
 27899 004e A350     		str	r3, [r4, r2]
 895:Core/Src/lz4.c **** }
 27900              		.loc 1 895 5 is_stmt 1 view .LVU8971
 895:Core/Src/lz4.c **** }
 27901              		.loc 1 895 20 is_stmt 0 view .LVU8972
 27902 0050 044A     		ldr	r2, .L1197+12
 27903 0052 A350     		str	r3, [r4, r2]
 27904              	.LVL2807:
 895:Core/Src/lz4.c **** }
 27905              		.loc 1 895 20 view .LVU8973
 27906              	.LBE5070:
 27907              	.LBE5069:
1533:Core/Src/lz4.c **** 
 27908              		.loc 1 1533 1 view .LVU8974
 27909              		@ sp needed
 27910              	.LVL2808:
1533:Core/Src/lz4.c **** 
 27911              		.loc 1 1533 1 view .LVU8975
 27912 0054 10BD     		pop	{r4, pc}
 27913              	.L1198:
 27914 0056 C046     		.align	2
 27915              	.L1197:
 27916 0058 0C400000 		.word	16396
 27917 005c 08400000 		.word	16392
 27918 0060 04400000 		.word	16388
 27919 0064 10400000 		.word	16400
 27920              		.cfi_endproc
 27921              	.LFE39:
 27923              		.section	.text.LZ4_freeStream,"ax",%progbits
 27924              		.align	1
 27925              		.global	LZ4_freeStream
 27926              		.syntax unified
 27927              		.code	16
 27928              		.thumb_func
 27929              		.fpu softvfp
 27931              	LZ4_freeStream:
 27932              	.LVL2809:
 27933              	.LFB40:
1537:Core/Src/lz4.c ****     if (!LZ4_stream) return 0;   /* support free on NULL */
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 688


 27934              		.loc 1 1537 1 is_stmt 1 view -0
 27935              		.cfi_startproc
 27936              		@ args = 0, pretend = 0, frame = 0
 27937              		@ frame_needed = 0, uses_anonymous_args = 0
1537:Core/Src/lz4.c ****     if (!LZ4_stream) return 0;   /* support free on NULL */
 27938              		.loc 1 1537 1 is_stmt 0 view .LVU8977
 27939 0000 10B5     		push	{r4, lr}
 27940              		.cfi_def_cfa_offset 8
 27941              		.cfi_offset 4, -8
 27942              		.cfi_offset 14, -4
1538:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_freeStream %p", LZ4_stream);
 27943              		.loc 1 1538 5 is_stmt 1 view .LVU8978
1538:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_freeStream %p", LZ4_stream);
 27944              		.loc 1 1538 8 is_stmt 0 view .LVU8979
 27945 0002 0028     		cmp	r0, #0
 27946 0004 01D0     		beq	.L1200
1539:Core/Src/lz4.c ****     FREEMEM(LZ4_stream);
 27947              		.loc 1 1539 5 is_stmt 1 view .LVU8980
1539:Core/Src/lz4.c ****     FREEMEM(LZ4_stream);
 27948              		.loc 1 1539 49 view .LVU8981
1540:Core/Src/lz4.c ****     return (0);
 27949              		.loc 1 1540 5 view .LVU8982
 27950 0006 FFF7FEFF 		bl	free
 27951              	.LVL2810:
1541:Core/Src/lz4.c **** }
 27952              		.loc 1 1541 5 view .LVU8983
 27953              	.L1200:
1542:Core/Src/lz4.c **** #endif
 27954              		.loc 1 1542 1 is_stmt 0 view .LVU8984
 27955 000a 0020     		movs	r0, #0
 27956              		@ sp needed
 27957 000c 10BD     		pop	{r4, pc}
 27958              		.cfi_endproc
 27959              	.LFE40:
 27961              		.section	.text.LZ4_loadDict,"ax",%progbits
 27962              		.align	1
 27963              		.global	LZ4_loadDict
 27964              		.syntax unified
 27965              		.code	16
 27966              		.thumb_func
 27967              		.fpu softvfp
 27969              	LZ4_loadDict:
 27970              	.LVL2811:
 27971              	.LFB41:
1548:Core/Src/lz4.c ****     LZ4_stream_t_internal* dict = &LZ4_dict->internal_donotuse;
 27972              		.loc 1 1548 1 is_stmt 1 view -0
 27973              		.cfi_startproc
 27974              		@ args = 0, pretend = 0, frame = 0
 27975              		@ frame_needed = 0, uses_anonymous_args = 0
1548:Core/Src/lz4.c ****     LZ4_stream_t_internal* dict = &LZ4_dict->internal_donotuse;
 27976              		.loc 1 1548 1 is_stmt 0 view .LVU8986
 27977 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 27978              		.cfi_def_cfa_offset 24
 27979              		.cfi_offset 3, -24
 27980              		.cfi_offset 4, -20
 27981              		.cfi_offset 5, -16
 27982              		.cfi_offset 6, -12
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 689


 27983              		.cfi_offset 7, -8
 27984              		.cfi_offset 14, -4
 27985 0002 0600     		movs	r6, r0
 27986 0004 0C00     		movs	r4, r1
 27987 0006 1500     		movs	r5, r2
1549:Core/Src/lz4.c ****     const tableType_t tableType = byU32;
 27988              		.loc 1 1549 5 is_stmt 1 view .LVU8987
 27989              	.LVL2812:
1550:Core/Src/lz4.c ****     const BYTE* p = (const BYTE*)dictionary;
 27990              		.loc 1 1550 5 view .LVU8988
1551:Core/Src/lz4.c ****     const BYTE* const dictEnd = p + dictSize;
 27991              		.loc 1 1551 5 view .LVU8989
1552:Core/Src/lz4.c ****     U32 idx32;
 27992              		.loc 1 1552 5 view .LVU8990
1552:Core/Src/lz4.c ****     U32 idx32;
 27993              		.loc 1 1552 23 is_stmt 0 view .LVU8991
 27994 0008 8F18     		adds	r7, r1, r2
 27995              	.LVL2813:
1553:Core/Src/lz4.c **** 
 27996              		.loc 1 1553 5 is_stmt 1 view .LVU8992
1555:Core/Src/lz4.c **** 
 27997              		.loc 1 1555 5 view .LVU8993
1555:Core/Src/lz4.c **** 
 27998              		.loc 1 1555 91 view .LVU8994
1561:Core/Src/lz4.c **** 
 27999              		.loc 1 1561 5 view .LVU8995
 28000 000a FFF7FEFF 		bl	LZ4_resetStream
 28001              	.LVL2814:
1569:Core/Src/lz4.c **** 
 28002              		.loc 1 1569 5 view .LVU8996
1569:Core/Src/lz4.c **** 
 28003              		.loc 1 1569 25 is_stmt 0 view .LVU8997
 28004 000e 1B4A     		ldr	r2, .L1207
 28005 0010 B358     		ldr	r3, [r6, r2]
 28006 0012 8021     		movs	r1, #128
 28007 0014 4902     		lsls	r1, r1, #9
 28008 0016 8C46     		mov	ip, r1
 28009 0018 6344     		add	r3, r3, ip
 28010 001a B350     		str	r3, [r6, r2]
1571:Core/Src/lz4.c ****         return 0;
 28011              		.loc 1 1571 5 is_stmt 1 view .LVU8998
1571:Core/Src/lz4.c ****         return 0;
 28012              		.loc 1 1571 8 is_stmt 0 view .LVU8999
 28013 001c 032D     		cmp	r5, #3
 28014 001e 2BDD     		ble	.L1206
1575:Core/Src/lz4.c ****     dict->dictionary = p;
 28015              		.loc 1 1575 5 is_stmt 1 view .LVU9000
1575:Core/Src/lz4.c ****     dict->dictionary = p;
 28016              		.loc 1 1575 8 is_stmt 0 view .LVU9001
 28017 0020 8D42     		cmp	r5, r1
 28018 0022 01DD     		ble	.L1203
1575:Core/Src/lz4.c ****     dict->dictionary = p;
 28019              		.loc 1 1575 32 is_stmt 1 discriminator 1 view .LVU9002
1575:Core/Src/lz4.c ****     dict->dictionary = p;
 28020              		.loc 1 1575 34 is_stmt 0 discriminator 1 view .LVU9003
 28021 0024 164A     		ldr	r2, .L1207+4
 28022 0026 BC18     		adds	r4, r7, r2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 690


 28023              	.LVL2815:
 28024              	.L1203:
1576:Core/Src/lz4.c ****     dict->dictSize = (U32)(dictEnd - p);
 28025              		.loc 1 1576 5 is_stmt 1 view .LVU9004
1576:Core/Src/lz4.c ****     dict->dictSize = (U32)(dictEnd - p);
 28026              		.loc 1 1576 22 is_stmt 0 view .LVU9005
 28027 0028 8022     		movs	r2, #128
 28028 002a D201     		lsls	r2, r2, #7
 28029 002c B450     		str	r4, [r6, r2]
1577:Core/Src/lz4.c ****     dict->tableType = (U32)tableType;
 28030              		.loc 1 1577 5 is_stmt 1 view .LVU9006
1577:Core/Src/lz4.c ****     dict->tableType = (U32)tableType;
 28031              		.loc 1 1577 36 is_stmt 0 view .LVU9007
 28032 002e 3D1B     		subs	r5, r7, r4
 28033              	.LVL2816:
1577:Core/Src/lz4.c ****     dict->tableType = (U32)tableType;
 28034              		.loc 1 1577 20 view .LVU9008
 28035 0030 144A     		ldr	r2, .L1207+8
 28036 0032 B550     		str	r5, [r6, r2]
1578:Core/Src/lz4.c ****     idx32 = dict->currentOffset - dict->dictSize;
 28037              		.loc 1 1578 5 is_stmt 1 view .LVU9009
1578:Core/Src/lz4.c ****     idx32 = dict->currentOffset - dict->dictSize;
 28038              		.loc 1 1578 21 is_stmt 0 view .LVU9010
 28039 0034 144A     		ldr	r2, .L1207+12
 28040 0036 0221     		movs	r1, #2
 28041 0038 B150     		str	r1, [r6, r2]
1579:Core/Src/lz4.c **** 
 28042              		.loc 1 1579 5 is_stmt 1 view .LVU9011
1579:Core/Src/lz4.c **** 
 28043              		.loc 1 1579 11 is_stmt 0 view .LVU9012
 28044 003a 5D1B     		subs	r5, r3, r5
 28045              	.LVL2817:
1581:Core/Src/lz4.c ****         U32 const h = LZ4_hashPosition(p, tableType);
 28046              		.loc 1 1581 5 is_stmt 1 view .LVU9013
1581:Core/Src/lz4.c ****         U32 const h = LZ4_hashPosition(p, tableType);
 28047              		.loc 1 1581 11 is_stmt 0 view .LVU9014
 28048 003c 16E0     		b	.L1204
 28049              	.L1205:
 28050              	.LBB5071:
1582:Core/Src/lz4.c ****         LZ4_putIndexOnHash(idx32, h, dict->hashTable, tableType);
 28051              		.loc 1 1582 9 is_stmt 1 view .LVU9015
 28052              	.LVL2818:
 28053              	.LBB5072:
 28054              	.LBI5072:
 778:Core/Src/lz4.c **** {
 28055              		.loc 1 778 22 view .LVU9016
 28056              	.LBB5073:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 28057              		.loc 1 780 5 view .LVU9017
 781:Core/Src/lz4.c **** }
 28058              		.loc 1 781 5 view .LVU9018
 781:Core/Src/lz4.c **** }
 28059              		.loc 1 781 12 is_stmt 0 view .LVU9019
 28060 003e 2000     		movs	r0, r4
 28061 0040 FFF7FEFF 		bl	LZ4_read32
 28062              	.LVL2819:
 28063 0044 0200     		movs	r2, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 691


 28064              	.LVL2820:
 28065              	.LBB5074:
 28066              	.LBI5074:
 758:Core/Src/lz4.c **** {
 28067              		.loc 1 758 22 is_stmt 1 view .LVU9020
 28068              	.LBB5075:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 28069              		.loc 1 760 5 view .LVU9021
 763:Core/Src/lz4.c **** }
 28070              		.loc 1 763 9 view .LVU9022
 763:Core/Src/lz4.c **** }
 28071              		.loc 1 763 27 is_stmt 0 view .LVU9023
 28072 0046 8300     		lsls	r3, r0, #2
 28073 0048 1B18     		adds	r3, r3, r0
 28074 004a 5B01     		lsls	r3, r3, #5
 28075 004c 1B1A     		subs	r3, r3, r0
 28076 004e 5901     		lsls	r1, r3, #5
 28077 0050 5B18     		adds	r3, r3, r1
 28078 0052 9B00     		lsls	r3, r3, #2
 28079 0054 1B1A     		subs	r3, r3, r0
 28080 0056 5801     		lsls	r0, r3, #5
 28081              	.LVL2821:
 763:Core/Src/lz4.c **** }
 28082              		.loc 1 763 27 view .LVU9024
 28083 0058 C31A     		subs	r3, r0, r3
 28084 005a 1802     		lsls	r0, r3, #8
 28085 005c C01A     		subs	r0, r0, r3
 28086 005e 0001     		lsls	r0, r0, #4
 28087 0060 8018     		adds	r0, r0, r2
 763:Core/Src/lz4.c **** }
 28088              		.loc 1 763 42 view .LVU9025
 28089 0062 000D     		lsrs	r0, r0, #20
 28090              	.LVL2822:
 763:Core/Src/lz4.c **** }
 28091              		.loc 1 763 42 view .LVU9026
 28092              	.LBE5075:
 28093              	.LBE5074:
 28094              	.LBE5073:
 28095              	.LBE5072:
1583:Core/Src/lz4.c ****         p+=3; idx32+=3;
 28096              		.loc 1 1583 9 is_stmt 1 view .LVU9027
 28097              	.LBB5076:
 28098              	.LBI5076:
 796:Core/Src/lz4.c **** {
 28099              		.loc 1 796 23 view .LVU9028
 28100              	.LBE5076:
 28101              	.LBE5071:
 798:Core/Src/lz4.c ****     {
 28102              		.loc 1 798 5 view .LVU9029
 28103              	.LBB5079:
 28104              	.LBB5078:
 28105              	.LBB5077:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 28106              		.loc 1 803 19 view .LVU9030
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 28107              		.loc 1 803 54 view .LVU9031
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 692


 28108              		.loc 1 803 63 is_stmt 0 view .LVU9032
 28109 0064 8000     		lsls	r0, r0, #2
 28110              	.LVL2823:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 28111              		.loc 1 803 67 view .LVU9033
 28112 0066 3550     		str	r5, [r6, r0]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 28113              		.loc 1 803 74 is_stmt 1 view .LVU9034
 28114              	.LVL2824:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 28115              		.loc 1 803 74 is_stmt 0 view .LVU9035
 28116              	.LBE5077:
 28117              	.LBE5078:
1584:Core/Src/lz4.c ****     }
 28118              		.loc 1 1584 9 is_stmt 1 view .LVU9036
1584:Core/Src/lz4.c ****     }
 28119              		.loc 1 1584 10 is_stmt 0 view .LVU9037
 28120 0068 0334     		adds	r4, r4, #3
 28121              	.LVL2825:
1584:Core/Src/lz4.c ****     }
 28122              		.loc 1 1584 15 is_stmt 1 view .LVU9038
1584:Core/Src/lz4.c ****     }
 28123              		.loc 1 1584 20 is_stmt 0 view .LVU9039
 28124 006a 0335     		adds	r5, r5, #3
 28125              	.LVL2826:
 28126              	.L1204:
1584:Core/Src/lz4.c ****     }
 28127              		.loc 1 1584 20 view .LVU9040
 28128              	.LBE5079:
1581:Core/Src/lz4.c ****         U32 const h = LZ4_hashPosition(p, tableType);
 28129              		.loc 1 1581 11 is_stmt 1 view .LVU9041
1581:Core/Src/lz4.c ****         U32 const h = LZ4_hashPosition(p, tableType);
 28130              		.loc 1 1581 24 is_stmt 0 view .LVU9042
 28131 006c 3B1F     		subs	r3, r7, #4
1581:Core/Src/lz4.c ****         U32 const h = LZ4_hashPosition(p, tableType);
 28132              		.loc 1 1581 11 view .LVU9043
 28133 006e A342     		cmp	r3, r4
 28134 0070 E5D2     		bcs	.L1205
1587:Core/Src/lz4.c **** }
 28135              		.loc 1 1587 5 is_stmt 1 view .LVU9044
1587:Core/Src/lz4.c **** }
 28136              		.loc 1 1587 21 is_stmt 0 view .LVU9045
 28137 0072 044B     		ldr	r3, .L1207+8
 28138 0074 F058     		ldr	r0, [r6, r3]
 28139              	.LVL2827:
 28140              	.L1201:
1588:Core/Src/lz4.c **** 
 28141              		.loc 1 1588 1 view .LVU9046
 28142              		@ sp needed
 28143              	.LVL2828:
 28144              	.LVL2829:
 28145              	.LVL2830:
1588:Core/Src/lz4.c **** 
 28146              		.loc 1 1588 1 view .LVU9047
 28147 0076 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 28148              	.LVL2831:
 28149              	.L1206:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 693


1572:Core/Src/lz4.c ****     }
 28150              		.loc 1 1572 16 view .LVU9048
 28151 0078 0020     		movs	r0, #0
 28152 007a FCE7     		b	.L1201
 28153              	.L1208:
 28154              		.align	2
 28155              	.L1207:
 28156 007c 08400000 		.word	16392
 28157 0080 0000FFFF 		.word	-65536
 28158 0084 10400000 		.word	16400
 28159 0088 0C400000 		.word	16396
 28160              		.cfi_endproc
 28161              	.LFE41:
 28163              		.section	.text.LZ4_attach_dictionary,"ax",%progbits
 28164              		.align	1
 28165              		.global	LZ4_attach_dictionary
 28166              		.syntax unified
 28167              		.code	16
 28168              		.thumb_func
 28169              		.fpu softvfp
 28171              	LZ4_attach_dictionary:
 28172              	.LVL2832:
 28173              	.LFB42:
1591:Core/Src/lz4.c ****     const LZ4_stream_t_internal* dictCtx = (dictionaryStream == NULL) ? NULL :
 28174              		.loc 1 1591 1 is_stmt 1 view -0
 28175              		.cfi_startproc
 28176              		@ args = 0, pretend = 0, frame = 0
 28177              		@ frame_needed = 0, uses_anonymous_args = 0
 28178              		@ link register save eliminated.
1592:Core/Src/lz4.c ****         &(dictionaryStream->internal_donotuse);
 28179              		.loc 1 1592 5 view .LVU9050
1592:Core/Src/lz4.c ****         &(dictionaryStream->internal_donotuse);
 28180              		.loc 1 1592 78 is_stmt 0 view .LVU9051
 28181 0000 0029     		cmp	r1, #0
 28182 0002 0DD0     		beq	.L1210
 28183              	.LVL2833:
1595:Core/Src/lz4.c ****              workingStream, dictionaryStream,
 28184              		.loc 1 1595 5 is_stmt 1 discriminator 1 view .LVU9052
1597:Core/Src/lz4.c **** 
 28185              		.loc 1 1597 54 discriminator 1 view .LVU9053
1599:Core/Src/lz4.c ****         /* If the current offset is zero, we will never look in the
 28186              		.loc 1 1599 5 discriminator 1 view .LVU9054
1599:Core/Src/lz4.c ****         /* If the current offset is zero, we will never look in the
 28187              		.loc 1 1599 8 is_stmt 0 discriminator 1 view .LVU9055
 28188 0004 0CD0     		beq	.L1210
1605:Core/Src/lz4.c ****             workingStream->internal_donotuse.currentOffset = 64 KB;
 28189              		.loc 1 1605 9 is_stmt 1 view .LVU9056
1605:Core/Src/lz4.c ****             workingStream->internal_donotuse.currentOffset = 64 KB;
 28190              		.loc 1 1605 45 is_stmt 0 view .LVU9057
 28191 0006 084B     		ldr	r3, .L1213
 28192 0008 C358     		ldr	r3, [r0, r3]
1605:Core/Src/lz4.c ****             workingStream->internal_donotuse.currentOffset = 64 KB;
 28193              		.loc 1 1605 12 view .LVU9058
 28194 000a 002B     		cmp	r3, #0
 28195 000c 03D1     		bne	.L1211
1606:Core/Src/lz4.c ****         }
 28196              		.loc 1 1606 13 is_stmt 1 view .LVU9059
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 694


1606:Core/Src/lz4.c ****         }
 28197              		.loc 1 1606 60 is_stmt 0 view .LVU9060
 28198 000e 064B     		ldr	r3, .L1213
 28199 0010 8022     		movs	r2, #128
 28200 0012 5202     		lsls	r2, r2, #9
 28201 0014 C250     		str	r2, [r0, r3]
 28202              	.L1211:
1611:Core/Src/lz4.c ****             dictCtx = NULL;
 28203              		.loc 1 1611 9 is_stmt 1 view .LVU9061
1611:Core/Src/lz4.c ****             dictCtx = NULL;
 28204              		.loc 1 1611 20 is_stmt 0 view .LVU9062
 28205 0016 054B     		ldr	r3, .L1213+4
 28206 0018 CB58     		ldr	r3, [r1, r3]
1611:Core/Src/lz4.c ****             dictCtx = NULL;
 28207              		.loc 1 1611 12 view .LVU9063
 28208 001a 002B     		cmp	r3, #0
 28209 001c 00D1     		bne	.L1210
1612:Core/Src/lz4.c ****         }
 28210              		.loc 1 1612 21 view .LVU9064
 28211 001e 0021     		movs	r1, #0
 28212              	.LVL2834:
 28213              	.L1210:
1615:Core/Src/lz4.c **** }
 28214              		.loc 1 1615 5 is_stmt 1 view .LVU9065
1615:Core/Src/lz4.c **** }
 28215              		.loc 1 1615 46 is_stmt 0 view .LVU9066
 28216 0020 034B     		ldr	r3, .L1213+8
 28217 0022 C150     		str	r1, [r0, r3]
1616:Core/Src/lz4.c **** 
 28218              		.loc 1 1616 1 view .LVU9067
 28219              		@ sp needed
 28220 0024 7047     		bx	lr
 28221              	.L1214:
 28222 0026 C046     		.align	2
 28223              	.L1213:
 28224 0028 08400000 		.word	16392
 28225 002c 10400000 		.word	16400
 28226 0030 04400000 		.word	16388
 28227              		.cfi_endproc
 28228              	.LFE42:
 28230              		.section	.text.LZ4_compress_fast_continue,"ax",%progbits
 28231              		.align	1
 28232              		.global	LZ4_compress_fast_continue
 28233              		.syntax unified
 28234              		.code	16
 28235              		.thumb_func
 28236              		.fpu softvfp
 28238              	LZ4_compress_fast_continue:
 28239              	.LVL2835:
 28240              	.LFB44:
1643:Core/Src/lz4.c ****     const tableType_t tableType = byU32;
 28241              		.loc 1 1643 1 is_stmt 1 view -0
 28242              		.cfi_startproc
 28243              		@ args = 8, pretend = 0, frame = 88
 28244              		@ frame_needed = 0, uses_anonymous_args = 0
1643:Core/Src/lz4.c ****     const tableType_t tableType = byU32;
 28245              		.loc 1 1643 1 is_stmt 0 view .LVU9069
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 695


 28246 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 28247              		.cfi_def_cfa_offset 20
 28248              		.cfi_offset 4, -20
 28249              		.cfi_offset 5, -16
 28250              		.cfi_offset 6, -12
 28251              		.cfi_offset 7, -8
 28252              		.cfi_offset 14, -4
 28253 0002 DE46     		mov	lr, fp
 28254 0004 5746     		mov	r7, r10
 28255 0006 4E46     		mov	r6, r9
 28256 0008 4546     		mov	r5, r8
 28257 000a E0B5     		push	{r5, r6, r7, lr}
 28258              		.cfi_def_cfa_offset 36
 28259              		.cfi_offset 8, -36
 28260              		.cfi_offset 9, -32
 28261              		.cfi_offset 10, -28
 28262              		.cfi_offset 11, -24
 28263 000c 97B0     		sub	sp, sp, #92
 28264              		.cfi_def_cfa_offset 128
 28265 000e 0700     		movs	r7, r0
 28266 0010 0191     		str	r1, [sp, #4]
 28267 0012 0392     		str	r2, [sp, #12]
 28268 0014 9B46     		mov	fp, r3
1644:Core/Src/lz4.c ****     LZ4_stream_t_internal* const streamPtr = &LZ4_stream->internal_donotuse;
 28269              		.loc 1 1644 5 is_stmt 1 view .LVU9070
 28270              	.LVL2836:
1645:Core/Src/lz4.c ****     const char* dictEnd = streamPtr->dictSize ? (const char*)streamPtr->dictionary + streamPtr->dic
 28271              		.loc 1 1645 5 view .LVU9071
1646:Core/Src/lz4.c **** 
 28272              		.loc 1 1646 5 view .LVU9072
1646:Core/Src/lz4.c **** 
 28273              		.loc 1 1646 36 is_stmt 0 view .LVU9073
 28274 0016 BB4B     		ldr	r3, .L1666
 28275              	.LVL2837:
1646:Core/Src/lz4.c **** 
 28276              		.loc 1 1646 36 view .LVU9074
 28277 0018 C358     		ldr	r3, [r0, r3]
1646:Core/Src/lz4.c **** 
 28278              		.loc 1 1646 106 view .LVU9075
 28279 001a 002B     		cmp	r3, #0
 28280 001c 04D0     		beq	.L1511
1646:Core/Src/lz4.c **** 
 28281              		.loc 1 1646 71 discriminator 1 view .LVU9076
 28282 001e 8022     		movs	r2, #128
 28283              	.LVL2838:
1646:Core/Src/lz4.c **** 
 28284              		.loc 1 1646 71 discriminator 1 view .LVU9077
 28285 0020 D201     		lsls	r2, r2, #7
 28286 0022 8458     		ldr	r4, [r0, r2]
1646:Core/Src/lz4.c **** 
 28287              		.loc 1 1646 106 discriminator 1 view .LVU9078
 28288 0024 E418     		adds	r4, r4, r3
 28289 0026 00E0     		b	.L1216
 28290              	.LVL2839:
 28291              	.L1511:
1646:Core/Src/lz4.c **** 
 28292              		.loc 1 1646 106 view .LVU9079
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 696


 28293 0028 0024     		movs	r4, #0
 28294              	.LVL2840:
 28295              	.L1216:
1648:Core/Src/lz4.c **** 
 28296              		.loc 1 1648 5 is_stmt 1 discriminator 4 view .LVU9080
1648:Core/Src/lz4.c **** 
 28297              		.loc 1 1648 106 discriminator 4 view .LVU9081
1650:Core/Src/lz4.c ****     if (acceleration < 1) acceleration = LZ4_ACCELERATION_DEFAULT;
 28298              		.loc 1 1650 5 discriminator 4 view .LVU9082
 28299 002a 5946     		mov	r1, fp
 28300              	.LVL2841:
1650:Core/Src/lz4.c ****     if (acceleration < 1) acceleration = LZ4_ACCELERATION_DEFAULT;
 28301              		.loc 1 1650 5 is_stmt 0 discriminator 4 view .LVU9083
 28302 002c 3800     		movs	r0, r7
 28303              	.LVL2842:
1650:Core/Src/lz4.c ****     if (acceleration < 1) acceleration = LZ4_ACCELERATION_DEFAULT;
 28304              		.loc 1 1650 5 discriminator 4 view .LVU9084
 28305 002e FFF7FEFF 		bl	LZ4_renormDictT
 28306              	.LVL2843:
1651:Core/Src/lz4.c ****     if (acceleration > LZ4_ACCELERATION_MAX) acceleration = LZ4_ACCELERATION_MAX;
 28307              		.loc 1 1651 5 is_stmt 1 discriminator 4 view .LVU9085
1651:Core/Src/lz4.c ****     if (acceleration > LZ4_ACCELERATION_MAX) acceleration = LZ4_ACCELERATION_MAX;
 28308              		.loc 1 1651 8 is_stmt 0 discriminator 4 view .LVU9086
 28309 0032 219B     		ldr	r3, [sp, #132]
 28310 0034 002B     		cmp	r3, #0
 28311 0036 06DD     		ble	.L1512
 28312              	.LVL2844:
1652:Core/Src/lz4.c **** 
 28313              		.loc 1 1652 5 is_stmt 1 view .LVU9087
1652:Core/Src/lz4.c **** 
 28314              		.loc 1 1652 8 is_stmt 0 view .LVU9088
 28315 0038 B34B     		ldr	r3, .L1666+4
 28316              	.LVL2845:
1652:Core/Src/lz4.c **** 
 28317              		.loc 1 1652 8 view .LVU9089
 28318 003a 219A     		ldr	r2, [sp, #132]
 28319 003c 9A42     		cmp	r2, r3
 28320 003e 04DD     		ble	.L1217
1652:Core/Src/lz4.c **** 
 28321              		.loc 1 1652 59 view .LVU9090
 28322 0040 B14B     		ldr	r3, .L1666+4
 28323 0042 2193     		str	r3, [sp, #132]
 28324              	.LVL2846:
1652:Core/Src/lz4.c **** 
 28325              		.loc 1 1652 59 view .LVU9091
 28326 0044 01E0     		b	.L1217
 28327              	.LVL2847:
 28328              	.L1512:
1651:Core/Src/lz4.c ****     if (acceleration > LZ4_ACCELERATION_MAX) acceleration = LZ4_ACCELERATION_MAX;
 28329              		.loc 1 1651 40 view .LVU9092
 28330 0046 0123     		movs	r3, #1
 28331 0048 2193     		str	r3, [sp, #132]
 28332              	.LVL2848:
 28333              	.L1217:
1655:Core/Src/lz4.c ****       && (dictEnd != source)           /* prefix mode */
 28334              		.loc 1 1655 5 is_stmt 1 view .LVU9093
1655:Core/Src/lz4.c ****       && (dictEnd != source)           /* prefix mode */
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 697


 28335              		.loc 1 1655 20 is_stmt 0 view .LVU9094
 28336 004a AE4B     		ldr	r3, .L1666
 28337 004c FB58     		ldr	r3, [r7, r3]
1655:Core/Src/lz4.c ****       && (dictEnd != source)           /* prefix mode */
 28338              		.loc 1 1655 8 view .LVU9095
 28339 004e 032B     		cmp	r3, #3
 28340 0050 09D8     		bhi	.L1218
1656:Core/Src/lz4.c ****       && (inputSize > 0)               /* tolerance : don't lose history, in case next invocation w
 28341              		.loc 1 1656 7 view .LVU9096
 28342 0052 019B     		ldr	r3, [sp, #4]
 28343 0054 9C42     		cmp	r4, r3
 28344 0056 06D0     		beq	.L1218
1657:Core/Src/lz4.c ****       && (streamPtr->dictCtx == NULL)  /* usingDictCtx */
 28345              		.loc 1 1657 7 view .LVU9097
 28346 0058 5B46     		mov	r3, fp
 28347 005a 002B     		cmp	r3, #0
 28348 005c 03DD     		ble	.L1218
 28349              	.LVL2849:
1658:Core/Src/lz4.c ****       ) {
 28350              		.loc 1 1658 20 view .LVU9098
 28351 005e AB4B     		ldr	r3, .L1666+8
 28352              	.LVL2850:
1658:Core/Src/lz4.c ****       ) {
 28353              		.loc 1 1658 20 view .LVU9099
 28354 0060 FB58     		ldr	r3, [r7, r3]
1658:Core/Src/lz4.c ****       ) {
 28355              		.loc 1 1658 7 view .LVU9100
 28356 0062 002B     		cmp	r3, #0
 28357 0064 47D0     		beq	.L1586
 28358              	.L1218:
 28359              	.LBB5080:
1668:Core/Src/lz4.c ****         if ((sourceEnd > (const char*)streamPtr->dictionary) && (sourceEnd < dictEnd)) {
 28360              		.loc 1 1668 9 is_stmt 1 view .LVU9101
1668:Core/Src/lz4.c ****         if ((sourceEnd > (const char*)streamPtr->dictionary) && (sourceEnd < dictEnd)) {
 28361              		.loc 1 1668 46 is_stmt 0 view .LVU9102
 28362 0066 5D46     		mov	r5, fp
1668:Core/Src/lz4.c ****         if ((sourceEnd > (const char*)streamPtr->dictionary) && (sourceEnd < dictEnd)) {
 28363              		.loc 1 1668 27 view .LVU9103
 28364 0068 019A     		ldr	r2, [sp, #4]
 28365 006a 5A44     		add	r2, r2, fp
 28366 006c 0292     		str	r2, [sp, #8]
 28367              	.LVL2851:
1669:Core/Src/lz4.c ****             streamPtr->dictSize = (U32)(dictEnd - sourceEnd);
 28368              		.loc 1 1669 9 is_stmt 1 view .LVU9104
1669:Core/Src/lz4.c ****             streamPtr->dictSize = (U32)(dictEnd - sourceEnd);
 28369              		.loc 1 1669 48 is_stmt 0 view .LVU9105
 28370 006e 8023     		movs	r3, #128
 28371 0070 DB01     		lsls	r3, r3, #7
 28372 0072 FB58     		ldr	r3, [r7, r3]
1669:Core/Src/lz4.c ****             streamPtr->dictSize = (U32)(dictEnd - sourceEnd);
 28373              		.loc 1 1669 12 view .LVU9106
 28374 0074 9342     		cmp	r3, r2
 28375 0076 17D2     		bcs	.L1219
 28376              	.LVL2852:
1669:Core/Src/lz4.c ****             streamPtr->dictSize = (U32)(dictEnd - sourceEnd);
 28377              		.loc 1 1669 62 discriminator 1 view .LVU9107
 28378 0078 9442     		cmp	r4, r2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 698


 28379 007a 15D9     		bls	.L1219
1670:Core/Src/lz4.c ****             if (streamPtr->dictSize > 64 KB) streamPtr->dictSize = 64 KB;
 28380              		.loc 1 1670 13 is_stmt 1 view .LVU9108
1670:Core/Src/lz4.c ****             if (streamPtr->dictSize > 64 KB) streamPtr->dictSize = 64 KB;
 28381              		.loc 1 1670 49 is_stmt 0 view .LVU9109
 28382 007c A31A     		subs	r3, r4, r2
1670:Core/Src/lz4.c ****             if (streamPtr->dictSize > 64 KB) streamPtr->dictSize = 64 KB;
 28383              		.loc 1 1670 33 view .LVU9110
 28384 007e A14A     		ldr	r2, .L1666
 28385              	.LVL2853:
1670:Core/Src/lz4.c ****             if (streamPtr->dictSize > 64 KB) streamPtr->dictSize = 64 KB;
 28386              		.loc 1 1670 33 view .LVU9111
 28387 0080 BB50     		str	r3, [r7, r2]
1671:Core/Src/lz4.c ****             if (streamPtr->dictSize < 4) streamPtr->dictSize = 0;
 28388              		.loc 1 1671 13 is_stmt 1 view .LVU9112
1671:Core/Src/lz4.c ****             if (streamPtr->dictSize < 4) streamPtr->dictSize = 0;
 28389              		.loc 1 1671 16 is_stmt 0 view .LVU9113
 28390 0082 8022     		movs	r2, #128
 28391 0084 5202     		lsls	r2, r2, #9
 28392 0086 9342     		cmp	r3, r2
 28393 0088 01D9     		bls	.L1220
1671:Core/Src/lz4.c ****             if (streamPtr->dictSize < 4) streamPtr->dictSize = 0;
 28394              		.loc 1 1671 46 is_stmt 1 discriminator 1 view .LVU9114
1671:Core/Src/lz4.c ****             if (streamPtr->dictSize < 4) streamPtr->dictSize = 0;
 28395              		.loc 1 1671 66 is_stmt 0 discriminator 1 view .LVU9115
 28396 008a 9E4B     		ldr	r3, .L1666
 28397 008c FA50     		str	r2, [r7, r3]
 28398              	.L1220:
1672:Core/Src/lz4.c ****             streamPtr->dictionary = (const BYTE*)dictEnd - streamPtr->dictSize;
 28399              		.loc 1 1672 13 is_stmt 1 view .LVU9116
1672:Core/Src/lz4.c ****             streamPtr->dictionary = (const BYTE*)dictEnd - streamPtr->dictSize;
 28400              		.loc 1 1672 26 is_stmt 0 view .LVU9117
 28401 008e 9D4B     		ldr	r3, .L1666
 28402 0090 FB58     		ldr	r3, [r7, r3]
1672:Core/Src/lz4.c ****             streamPtr->dictionary = (const BYTE*)dictEnd - streamPtr->dictSize;
 28403              		.loc 1 1672 16 view .LVU9118
 28404 0092 032B     		cmp	r3, #3
 28405 0094 02D8     		bhi	.L1221
1672:Core/Src/lz4.c ****             streamPtr->dictionary = (const BYTE*)dictEnd - streamPtr->dictSize;
 28406              		.loc 1 1672 42 is_stmt 1 discriminator 1 view .LVU9119
1672:Core/Src/lz4.c ****             streamPtr->dictionary = (const BYTE*)dictEnd - streamPtr->dictSize;
 28407              		.loc 1 1672 62 is_stmt 0 discriminator 1 view .LVU9120
 28408 0096 9B4B     		ldr	r3, .L1666
 28409 0098 0022     		movs	r2, #0
 28410 009a FA50     		str	r2, [r7, r3]
 28411              	.L1221:
1673:Core/Src/lz4.c ****         }
 28412              		.loc 1 1673 13 is_stmt 1 view .LVU9121
1673:Core/Src/lz4.c ****         }
 28413              		.loc 1 1673 69 is_stmt 0 view .LVU9122
 28414 009c 994B     		ldr	r3, .L1666
 28415 009e FB58     		ldr	r3, [r7, r3]
1673:Core/Src/lz4.c ****         }
 28416              		.loc 1 1673 58 view .LVU9123
 28417 00a0 E31A     		subs	r3, r4, r3
1673:Core/Src/lz4.c ****         }
 28418              		.loc 1 1673 35 view .LVU9124
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 699


 28419 00a2 8022     		movs	r2, #128
 28420 00a4 D201     		lsls	r2, r2, #7
 28421 00a6 BB50     		str	r3, [r7, r2]
 28422              	.L1219:
1673:Core/Src/lz4.c ****         }
 28423              		.loc 1 1673 35 view .LVU9125
 28424              	.LBE5080:
1678:Core/Src/lz4.c ****         if ((streamPtr->dictSize < 64 KB) && (streamPtr->dictSize < streamPtr->currentOffset))
 28425              		.loc 1 1678 5 is_stmt 1 view .LVU9126
1678:Core/Src/lz4.c ****         if ((streamPtr->dictSize < 64 KB) && (streamPtr->dictSize < streamPtr->currentOffset))
 28426              		.loc 1 1678 8 is_stmt 0 view .LVU9127
 28427 00a8 019B     		ldr	r3, [sp, #4]
 28428 00aa 9C42     		cmp	r4, r3
 28429 00ac 2BD0     		beq	.L1587
 28430              	.LBB5081:
1686:Core/Src/lz4.c ****         if (streamPtr->dictCtx) {
 28431              		.loc 1 1686 9 is_stmt 1 view .LVU9128
1687:Core/Src/lz4.c ****             /* We depend here on the fact that dictCtx'es (produced by
 28432              		.loc 1 1687 9 view .LVU9129
1687:Core/Src/lz4.c ****             /* We depend here on the fact that dictCtx'es (produced by
 28433              		.loc 1 1687 22 is_stmt 0 view .LVU9130
 28434 00ae 974B     		ldr	r3, .L1666+8
 28435 00b0 FB58     		ldr	r3, [r7, r3]
 28436 00b2 9846     		mov	r8, r3
1687:Core/Src/lz4.c ****             /* We depend here on the fact that dictCtx'es (produced by
 28437              		.loc 1 1687 12 view .LVU9131
 28438 00b4 002B     		cmp	r3, #0
 28439 00b6 01D1     		bne	.LCB36446
 28440 00b8 01F058FB 		bl	.L1287	@far jump
 28441              	.LCB36446:
1694:Core/Src/lz4.c ****                 /* For compressing large blobs, it is faster to pay the setup
 28442              		.loc 1 1694 13 is_stmt 1 view .LVU9132
1694:Core/Src/lz4.c ****                 /* For compressing large blobs, it is faster to pay the setup
 28443              		.loc 1 1694 16 is_stmt 0 view .LVU9133
 28444 00bc 8023     		movs	r3, #128
 28445 00be 5B01     		lsls	r3, r3, #5
 28446 00c0 9B45     		cmp	fp, r3
 28447 00c2 01DD     		ble	.LCB36451
 28448 00c4 00F0AEFC 		bl	.L1588	@far jump
 28449              	.LCB36451:
1702:Core/Src/lz4.c ****             }
 28450              		.loc 1 1702 17 is_stmt 1 view .LVU9134
 28451              	.LVL2854:
 28452              	.LBB5082:
 28453              	.LBI5082:
1314:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 28454              		.loc 1 1314 22 view .LVU9135
 28455              	.LBB5083:
1327:Core/Src/lz4.c ****                 srcSize, dstCapacity);
 28456              		.loc 1 1327 5 view .LVU9136
1328:Core/Src/lz4.c **** 
 28457              		.loc 1 1328 38 view .LVU9137
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 28458              		.loc 1 1330 5 view .LVU9138
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 28459              		.loc 1 1330 8 is_stmt 0 view .LVU9139
 28460 00c8 FC23     		movs	r3, #252
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 700


 28461 00ca DB05     		lsls	r3, r3, #23
 28462 00cc 9D42     		cmp	r5, r3
 28463 00ce 01D9     		bls	.LCB36473
 28464 00d0 02F0E3F9 		bl	.L1540	@far jump
 28465              	.LCB36473:
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 28466              		.loc 1 1331 5 is_stmt 1 view .LVU9140
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 28467              		.loc 1 1331 8 is_stmt 0 view .LVU9141
 28468 00d4 5B46     		mov	r3, fp
 28469 00d6 002B     		cmp	r3, #0
 28470 00d8 01D0     		beq	.LCB36477
 28471 00da 00F0EFFF 		bl	.L1345	@far jump
 28472              	.LCB36477:
 28473              	.LVL2855:
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 28474              		.loc 1 1332 9 is_stmt 1 view .LVU9142
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 28475              		.loc 1 1332 43 is_stmt 0 view .LVU9143
 28476 00de 209B     		ldr	r3, [sp, #128]
 28477              	.LVL2856:
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 28478              		.loc 1 1332 43 view .LVU9144
 28479 00e0 002B     		cmp	r3, #0
 28480 00e2 01DC     		bgt	.LCB36485
 28481 00e4 02F0EAF9 		bl	.L1541	@far jump
 28482              	.LCB36485:
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 28483              		.loc 1 1333 9 is_stmt 1 view .LVU9145
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 28484              		.loc 1 1333 49 view .LVU9146
1334:Core/Src/lz4.c ****         assert(dst != NULL);
 28485              		.loc 1 1334 9 view .LVU9147
1335:Core/Src/lz4.c ****         dst[0] = 0;
 28486              		.loc 1 1335 9 view .LVU9148
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 28487              		.loc 1 1336 9 view .LVU9149
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 28488              		.loc 1 1336 16 is_stmt 0 view .LVU9150
 28489 00e8 0023     		movs	r3, #0
 28490 00ea 039A     		ldr	r2, [sp, #12]
 28491 00ec 1370     		strb	r3, [r2]
1337:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
 28492              		.loc 1 1337 9 is_stmt 1 view .LVU9151
1341:Core/Src/lz4.c ****     }
 28493              		.loc 1 1341 9 view .LVU9152
1341:Core/Src/lz4.c ****     }
 28494              		.loc 1 1341 16 is_stmt 0 view .LVU9153
 28495 00ee 0133     		adds	r3, r3, #1
 28496 00f0 9A46     		mov	r10, r3
 28497 00f2 02F0D4F9 		bl	.L1289	@ far jump
 28498              	.LVL2857:
 28499              	.L1586:
1341:Core/Src/lz4.c ****     }
 28500              		.loc 1 1341 16 view .LVU9154
 28501              	.LBE5083:
 28502              	.LBE5082:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 701


 28503              	.LBE5081:
1660:Core/Src/lz4.c ****         /* remove dictionary existence from history, to employ faster prefix mode */
 28504              		.loc 1 1660 9 is_stmt 1 view .LVU9155
1660:Core/Src/lz4.c ****         /* remove dictionary existence from history, to employ faster prefix mode */
 28505              		.loc 1 1660 132 view .LVU9156
1662:Core/Src/lz4.c ****         streamPtr->dictionary = (const BYTE*)source;
 28506              		.loc 1 1662 9 view .LVU9157
1662:Core/Src/lz4.c ****         streamPtr->dictionary = (const BYTE*)source;
 28507              		.loc 1 1662 29 is_stmt 0 view .LVU9158
 28508 00f6 834B     		ldr	r3, .L1666
 28509 00f8 0022     		movs	r2, #0
 28510 00fa FA50     		str	r2, [r7, r3]
1663:Core/Src/lz4.c ****         dictEnd = source;
 28511              		.loc 1 1663 9 is_stmt 1 view .LVU9159
1663:Core/Src/lz4.c ****         dictEnd = source;
 28512              		.loc 1 1663 31 is_stmt 0 view .LVU9160
 28513 00fc 103B     		subs	r3, r3, #16
 28514 00fe 019A     		ldr	r2, [sp, #4]
 28515 0100 FA50     		str	r2, [r7, r3]
1664:Core/Src/lz4.c ****     }
 28516              		.loc 1 1664 9 is_stmt 1 view .LVU9161
 28517              	.LVL2858:
1664:Core/Src/lz4.c ****     }
 28518              		.loc 1 1664 17 is_stmt 0 view .LVU9162
 28519 0102 1400     		movs	r4, r2
 28520 0104 AFE7     		b	.L1218
 28521              	.LVL2859:
 28522              	.L1587:
1679:Core/Src/lz4.c ****             return LZ4_compress_generic(streamPtr, source, dest, inputSize, NULL, maxOutputSize, li
 28523              		.loc 1 1679 9 is_stmt 1 view .LVU9163
1679:Core/Src/lz4.c ****             return LZ4_compress_generic(streamPtr, source, dest, inputSize, NULL, maxOutputSize, li
 28524              		.loc 1 1679 23 is_stmt 0 view .LVU9164
 28525 0106 7F4B     		ldr	r3, .L1666
 28526 0108 FB58     		ldr	r3, [r7, r3]
1679:Core/Src/lz4.c ****             return LZ4_compress_generic(streamPtr, source, dest, inputSize, NULL, maxOutputSize, li
 28527              		.loc 1 1679 12 view .LVU9165
 28528 010a 8022     		movs	r2, #128
 28529 010c 5202     		lsls	r2, r2, #9
 28530 010e 9342     		cmp	r3, r2
 28531 0110 00D3     		bcc	.LCB36549
 28532 0112 49E2     		b	.L1223	@long jump
 28533              	.LCB36549:
1679:Core/Src/lz4.c ****             return LZ4_compress_generic(streamPtr, source, dest, inputSize, NULL, maxOutputSize, li
 28534              		.loc 1 1679 78 discriminator 1 view .LVU9166
 28535 0114 7E4A     		ldr	r2, .L1666+12
 28536 0116 BC58     		ldr	r4, [r7, r2]
 28537              	.LVL2860:
1679:Core/Src/lz4.c ****             return LZ4_compress_generic(streamPtr, source, dest, inputSize, NULL, maxOutputSize, li
 28538              		.loc 1 1679 43 discriminator 1 view .LVU9167
 28539 0118 A342     		cmp	r3, r4
 28540 011a 00D3     		bcc	.LCB36554
 28541 011c 44E2     		b	.L1223	@long jump
 28542              	.LCB36554:
1680:Core/Src/lz4.c ****         else
 28543              		.loc 1 1680 13 is_stmt 1 view .LVU9168
 28544              	.LVL2861:
 28545              	.LBB5696:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 702


 28546              	.LBI5696:
1314:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 28547              		.loc 1 1314 22 view .LVU9169
 28548              	.LBB5697:
1327:Core/Src/lz4.c ****                 srcSize, dstCapacity);
 28549              		.loc 1 1327 5 view .LVU9170
1328:Core/Src/lz4.c **** 
 28550              		.loc 1 1328 38 view .LVU9171
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 28551              		.loc 1 1330 5 view .LVU9172
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 28552              		.loc 1 1330 8 is_stmt 0 view .LVU9173
 28553 011e FC22     		movs	r2, #252
 28554 0120 D205     		lsls	r2, r2, #23
 28555 0122 9542     		cmp	r5, r2
 28556 0124 00D9     		bls	.LCB36576
 28557 0126 30E2     		b	.L1514	@long jump
 28558              	.LCB36576:
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 28559              		.loc 1 1331 5 is_stmt 1 view .LVU9174
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 28560              		.loc 1 1331 8 is_stmt 0 view .LVU9175
 28561 0128 5A46     		mov	r2, fp
 28562 012a 002A     		cmp	r2, #0
 28563 012c 0AD1     		bne	.L1225
 28564              	.LVL2862:
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 28565              		.loc 1 1332 9 is_stmt 1 view .LVU9176
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 28566              		.loc 1 1332 43 is_stmt 0 view .LVU9177
 28567 012e 209B     		ldr	r3, [sp, #128]
 28568 0130 002B     		cmp	r3, #0
 28569 0132 00DC     		bgt	.LCB36586
 28570 0134 2DE2     		b	.L1515	@long jump
 28571              	.LCB36586:
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 28572              		.loc 1 1333 9 is_stmt 1 view .LVU9178
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 28573              		.loc 1 1333 49 view .LVU9179
1334:Core/Src/lz4.c ****         assert(dst != NULL);
 28574              		.loc 1 1334 9 view .LVU9180
1335:Core/Src/lz4.c ****         dst[0] = 0;
 28575              		.loc 1 1335 9 view .LVU9181
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 28576              		.loc 1 1336 9 view .LVU9182
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 28577              		.loc 1 1336 16 is_stmt 0 view .LVU9183
 28578 0136 0023     		movs	r3, #0
 28579 0138 039A     		ldr	r2, [sp, #12]
 28580              	.LVL2863:
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 28581              		.loc 1 1336 16 view .LVU9184
 28582 013a 1370     		strb	r3, [r2]
1337:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
 28583              		.loc 1 1337 9 is_stmt 1 view .LVU9185
1341:Core/Src/lz4.c ****     }
 28584              		.loc 1 1341 9 view .LVU9186
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 703


1341:Core/Src/lz4.c ****     }
 28585              		.loc 1 1341 16 is_stmt 0 view .LVU9187
 28586 013c 0133     		adds	r3, r3, #1
 28587 013e 9A46     		mov	r10, r3
 28588 0140 02F0B4F9 		bl	.L1215	@ far jump
 28589              	.LVL2864:
 28590              	.L1225:
1343:Core/Src/lz4.c **** 
 28591              		.loc 1 1343 5 is_stmt 1 view .LVU9188
1345:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
 28592              		.loc 1 1345 5 view .LVU9189
 28593              	.LBB5698:
 28594              	.LBI5698:
 904:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 28595              		.loc 1 904 22 view .LVU9190
 28596              	.LBB5699:
 917:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 28597              		.loc 1 917 5 view .LVU9191
 918:Core/Src/lz4.c **** 
 28598              		.loc 1 918 5 view .LVU9192
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 28599              		.loc 1 920 5 view .LVU9193
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 28600              		.loc 1 921 5 view .LVU9194
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 28601              		.loc 1 921 17 is_stmt 0 view .LVU9195
 28602 0144 0198     		ldr	r0, [sp, #4]
 28603 0146 021B     		subs	r2, r0, r4
 28604              	.LVL2865:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 28605              		.loc 1 921 17 view .LVU9196
 28606 0148 9046     		mov	r8, r2
 28607              	.LVL2866:
 922:Core/Src/lz4.c **** 
 28608              		.loc 1 922 5 is_stmt 1 view .LVU9197
 924:Core/Src/lz4.c ****     const BYTE* const dictionary =
 28609              		.loc 1 924 5 view .LVU9198
 925:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
 28610              		.loc 1 925 5 view .LVU9199
 927:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
 28611              		.loc 1 927 5 view .LVU9200
 929:Core/Src/lz4.c **** 
 28612              		.loc 1 929 5 view .LVU9201
 931:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
 28613              		.loc 1 931 5 view .LVU9202
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 28614              		.loc 1 932 5 view .LVU9203
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 28615              		.loc 1 932 15 is_stmt 0 view .LVU9204
 28616 014a E21A     		subs	r2, r4, r3
 28617              	.LVL2867:
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 28618              		.loc 1 932 15 view .LVU9205
 28619 014c 0892     		str	r2, [sp, #32]
 28620              	.LVL2868:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 28621              		.loc 1 933 5 is_stmt 1 view .LVU9206
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 704


 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 28622              		.loc 1 934 5 view .LVU9207
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 28623              		.loc 1 935 5 view .LVU9208
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 28624              		.loc 1 936 5 view .LVU9209
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 28625              		.loc 1 936 23 is_stmt 0 view .LVU9210
 28626 014e 029A     		ldr	r2, [sp, #8]
 28627              	.LVL2869:
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 28628              		.loc 1 936 23 view .LVU9211
 28629 0150 1100     		movs	r1, r2
 28630 0152 0B39     		subs	r1, r1, #11
 28631 0154 0691     		str	r1, [sp, #24]
 28632              	.LVL2870:
 937:Core/Src/lz4.c **** 
 28633              		.loc 1 937 5 is_stmt 1 view .LVU9212
 937:Core/Src/lz4.c **** 
 28634              		.loc 1 937 23 is_stmt 0 view .LVU9213
 28635 0156 053A     		subs	r2, r2, #5
 28636 0158 0D92     		str	r2, [sp, #52]
 28637              	.LVL2871:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 28638              		.loc 1 941 5 is_stmt 1 view .LVU9214
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 28639              		.loc 1 946 5 view .LVU9215
 947:Core/Src/lz4.c **** 
 28640              		.loc 1 947 5 view .LVU9216
 947:Core/Src/lz4.c **** 
 28641              		.loc 1 947 17 is_stmt 0 view .LVU9217
 28642 015a 039E     		ldr	r6, [sp, #12]
 28643 015c 3200     		movs	r2, r6
 28644              	.LVL2872:
 947:Core/Src/lz4.c **** 
 28645              		.loc 1 947 17 view .LVU9218
 28646 015e 2099     		ldr	r1, [sp, #128]
 28647              	.LVL2873:
 947:Core/Src/lz4.c **** 
 28648              		.loc 1 947 17 view .LVU9219
 28649 0160 8C46     		mov	ip, r1
 28650 0162 6244     		add	r2, r2, ip
 28651 0164 0B92     		str	r2, [sp, #44]
 28652              	.LVL2874:
 949:Core/Src/lz4.c ****     U32 forwardH;
 28653              		.loc 1 949 5 is_stmt 1 view .LVU9220
 950:Core/Src/lz4.c **** 
 28654              		.loc 1 950 5 view .LVU9221
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 28655              		.loc 1 952 5 view .LVU9222
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 28656              		.loc 1 952 98 view .LVU9223
 953:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 28657              		.loc 1 953 5 view .LVU9224
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 28658              		.loc 1 956 5 view .LVU9225
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 705


 28659              		.loc 1 957 5 view .LVU9226
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 28660              		.loc 1 958 5 view .LVU9227
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 28661              		.loc 1 958 27 view .LVU9228
 959:Core/Src/lz4.c **** 
 28662              		.loc 1 959 5 view .LVU9229
 961:Core/Src/lz4.c **** 
 28663              		.loc 1 961 5 view .LVU9230
 961:Core/Src/lz4.c **** 
 28664              		.loc 1 961 14 is_stmt 0 view .LVU9231
 28665 0166 0500     		movs	r5, r0
 28666              	.LVL2875:
 961:Core/Src/lz4.c **** 
 28667              		.loc 1 961 14 view .LVU9232
 28668 0168 C21A     		subs	r2, r0, r3
 28669              	.LVL2876:
 961:Core/Src/lz4.c **** 
 28670              		.loc 1 961 14 view .LVU9233
 28671 016a 0C92     		str	r2, [sp, #48]
 28672              	.LVL2877:
 964:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 28673              		.loc 1 964 5 is_stmt 1 view .LVU9234
 970:Core/Src/lz4.c ****     }
 28674              		.loc 1 970 9 view .LVU9235
 970:Core/Src/lz4.c ****     }
 28675              		.loc 1 970 24 is_stmt 0 view .LVU9236
 28676 016c 5B44     		add	r3, r3, fp
 28677              	.LVL2878:
 970:Core/Src/lz4.c ****     }
 28678              		.loc 1 970 24 view .LVU9237
 28679 016e 654A     		ldr	r2, .L1666
 28680              	.LVL2879:
 970:Core/Src/lz4.c ****     }
 28681              		.loc 1 970 24 view .LVU9238
 28682 0170 BB50     		str	r3, [r7, r2]
 28683              	.LVL2880:
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 28684              		.loc 1 972 5 is_stmt 1 view .LVU9239
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 28685              		.loc 1 972 25 is_stmt 0 view .LVU9240
 28686 0172 5B46     		mov	r3, fp
 28687 0174 1A19     		adds	r2, r3, r4
 28688 0176 664B     		ldr	r3, .L1666+12
 28689 0178 FA50     		str	r2, [r7, r3]
 973:Core/Src/lz4.c **** 
 28690              		.loc 1 973 5 is_stmt 1 view .LVU9241
 973:Core/Src/lz4.c **** 
 28691              		.loc 1 973 21 is_stmt 0 view .LVU9242
 28692 017a 664B     		ldr	r3, .L1666+16
 28693 017c 0222     		movs	r2, #2
 28694 017e FA50     		str	r2, [r7, r3]
 975:Core/Src/lz4.c **** 
 28695              		.loc 1 975 5 is_stmt 1 view .LVU9243
 975:Core/Src/lz4.c **** 
 28696              		.loc 1 975 8 is_stmt 0 view .LVU9244
 28697 0180 5B46     		mov	r3, fp
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 706


 28698 0182 0C2B     		cmp	r3, #12
 28699 0184 00DC     		bgt	.LCB36727
 28700 0186 CBE1     		b	.L1516	@long jump
 28701              	.LCB36727:
 28702              	.LVL2881:
 28703              	.LBB5700:
 978:Core/Src/lz4.c ****         if (tableType == byPtr) {
 28704              		.loc 1 978 9 is_stmt 1 view .LVU9245
 28705              	.LBB5701:
 28706              	.LBI5701:
 778:Core/Src/lz4.c **** {
 28707              		.loc 1 778 22 view .LVU9246
 28708              	.LBB5702:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 28709              		.loc 1 780 5 view .LVU9247
 781:Core/Src/lz4.c **** }
 28710              		.loc 1 781 5 view .LVU9248
 781:Core/Src/lz4.c **** }
 28711              		.loc 1 781 12 is_stmt 0 view .LVU9249
 28712 0188 FFF7FEFF 		bl	LZ4_read32
 28713              	.LVL2882:
 28714              	.LBB5703:
 28715              	.LBI5703:
 758:Core/Src/lz4.c **** {
 28716              		.loc 1 758 22 is_stmt 1 view .LVU9250
 28717              	.LBB5704:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 28718              		.loc 1 760 5 view .LVU9251
 763:Core/Src/lz4.c **** }
 28719              		.loc 1 763 9 view .LVU9252
 763:Core/Src/lz4.c **** }
 28720              		.loc 1 763 27 is_stmt 0 view .LVU9253
 28721 018c 8300     		lsls	r3, r0, #2
 28722 018e 1B18     		adds	r3, r3, r0
 28723 0190 5B01     		lsls	r3, r3, #5
 28724 0192 1B1A     		subs	r3, r3, r0
 28725 0194 5A01     		lsls	r2, r3, #5
 28726 0196 9B18     		adds	r3, r3, r2
 28727 0198 9B00     		lsls	r3, r3, #2
 28728 019a 1B1A     		subs	r3, r3, r0
 28729 019c 5A01     		lsls	r2, r3, #5
 28730 019e D21A     		subs	r2, r2, r3
 28731 01a0 1302     		lsls	r3, r2, #8
 28732 01a2 9B1A     		subs	r3, r3, r2
 28733 01a4 1B01     		lsls	r3, r3, #4
 28734 01a6 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 28735              		.loc 1 763 42 view .LVU9254
 28736 01a8 1B0D     		lsrs	r3, r3, #20
 28737              	.LVL2883:
 763:Core/Src/lz4.c **** }
 28738              		.loc 1 763 42 view .LVU9255
 28739              	.LBE5704:
 28740              	.LBE5703:
 28741              	.LBE5702:
 28742              	.LBE5701:
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 707


 28743              		.loc 1 979 9 is_stmt 1 view .LVU9256
 982:Core/Src/lz4.c ****     }   }
 28744              		.loc 1 982 13 view .LVU9257
 28745              	.LBB5705:
 28746              	.LBI5705:
 796:Core/Src/lz4.c **** {
 28747              		.loc 1 796 23 view .LVU9258
 28748              	.LBE5705:
 28749              	.LBE5700:
 28750              	.LBE5699:
 28751              	.LBE5698:
 28752              	.LBE5697:
 28753              	.LBE5696:
 798:Core/Src/lz4.c ****     {
 28754              		.loc 1 798 5 view .LVU9259
 28755              	.LBB5812:
 28756              	.LBB5806:
 28757              	.LBB5799:
 28758              	.LBB5792:
 28759              	.LBB5708:
 28760              	.LBB5707:
 28761              	.LBB5706:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 28762              		.loc 1 803 19 view .LVU9260
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 28763              		.loc 1 803 54 view .LVU9261
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 28764              		.loc 1 803 63 is_stmt 0 view .LVU9262
 28765 01aa 9B00     		lsls	r3, r3, #2
 28766              	.LVL2884:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 28767              		.loc 1 803 67 view .LVU9263
 28768 01ac FC50     		str	r4, [r7, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 28769              		.loc 1 803 74 is_stmt 1 view .LVU9264
 28770              	.LVL2885:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 28771              		.loc 1 803 74 is_stmt 0 view .LVU9265
 28772              	.LBE5706:
 28773              	.LBE5707:
 28774              	.LBE5708:
 984:Core/Src/lz4.c **** 
 28775              		.loc 1 984 5 is_stmt 1 view .LVU9266
 984:Core/Src/lz4.c **** 
 28776              		.loc 1 984 7 is_stmt 0 view .LVU9267
 28777 01ae 0135     		adds	r5, r5, #1
 28778              	.LVL2886:
 984:Core/Src/lz4.c **** 
 28779              		.loc 1 984 11 is_stmt 1 view .LVU9268
 28780              	.LBB5709:
 28781              	.LBI5709:
 778:Core/Src/lz4.c **** {
 28782              		.loc 1 778 22 view .LVU9269
 28783              	.LBB5710:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 28784              		.loc 1 780 5 view .LVU9270
 781:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 708


 28785              		.loc 1 781 5 view .LVU9271
 781:Core/Src/lz4.c **** }
 28786              		.loc 1 781 12 is_stmt 0 view .LVU9272
 28787 01b0 2800     		movs	r0, r5
 28788              	.LVL2887:
 781:Core/Src/lz4.c **** }
 28789              		.loc 1 781 12 view .LVU9273
 28790 01b2 FFF7FEFF 		bl	LZ4_read32
 28791              	.LVL2888:
 28792              	.LBB5711:
 28793              	.LBI5711:
 758:Core/Src/lz4.c **** {
 28794              		.loc 1 758 22 is_stmt 1 view .LVU9274
 28795              	.LBB5712:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 28796              		.loc 1 760 5 view .LVU9275
 763:Core/Src/lz4.c **** }
 28797              		.loc 1 763 9 view .LVU9276
 763:Core/Src/lz4.c **** }
 28798              		.loc 1 763 27 is_stmt 0 view .LVU9277
 28799 01b6 8300     		lsls	r3, r0, #2
 28800 01b8 1B18     		adds	r3, r3, r0
 28801 01ba 5B01     		lsls	r3, r3, #5
 28802 01bc 1B1A     		subs	r3, r3, r0
 28803 01be 5A01     		lsls	r2, r3, #5
 28804 01c0 9B18     		adds	r3, r3, r2
 28805 01c2 9B00     		lsls	r3, r3, #2
 28806 01c4 1B1A     		subs	r3, r3, r0
 28807 01c6 5C01     		lsls	r4, r3, #5
 28808              	.LVL2889:
 763:Core/Src/lz4.c **** }
 28809              		.loc 1 763 27 view .LVU9278
 28810 01c8 E31A     		subs	r3, r4, r3
 28811 01ca 1C02     		lsls	r4, r3, #8
 28812 01cc E41A     		subs	r4, r4, r3
 28813 01ce 2401     		lsls	r4, r4, #4
 28814 01d0 2418     		adds	r4, r4, r0
 763:Core/Src/lz4.c **** }
 28815              		.loc 1 763 42 view .LVU9279
 28816 01d2 240D     		lsrs	r4, r4, #20
 28817 01d4 0A96     		str	r6, [sp, #40]
 28818 01d6 C146     		mov	r9, r8
 28819 01d8 0797     		str	r7, [sp, #28]
 28820              	.LVL2890:
 28821              	.L1250:
 763:Core/Src/lz4.c **** }
 28822              		.loc 1 763 42 view .LVU9280
 28823              	.LBE5712:
 28824              	.LBE5711:
 28825              	.LBE5710:
 28826              	.LBE5709:
 987:Core/Src/lz4.c ****         const BYTE* match;
 28827              		.loc 1 987 5 is_stmt 1 view .LVU9281
 28828              	.LBB5713:
 988:Core/Src/lz4.c ****         BYTE* token;
 28829              		.loc 1 988 9 view .LVU9282
 989:Core/Src/lz4.c ****         const BYTE* filledIp;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 709


 28830              		.loc 1 989 9 view .LVU9283
 990:Core/Src/lz4.c **** 
 28831              		.loc 1 990 9 view .LVU9284
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 28832              		.loc 1 993 9 view .LVU9285
 28833              	.LBB5714:
1015:Core/Src/lz4.c ****             int step = 1;
 28834              		.loc 1 1015 13 view .LVU9286
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 28835              		.loc 1 1016 13 view .LVU9287
1017:Core/Src/lz4.c ****             do {
 28836              		.loc 1 1017 13 view .LVU9288
1017:Core/Src/lz4.c ****             do {
 28837              		.loc 1 1017 17 is_stmt 0 view .LVU9289
 28838 01da 219B     		ldr	r3, [sp, #132]
 28839 01dc 9B01     		lsls	r3, r3, #6
 28840 01de 0493     		str	r3, [sp, #16]
 28841              	.LVL2891:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 28842              		.loc 1 1016 17 view .LVU9290
 28843 01e0 0126     		movs	r6, #1
 28844              	.LVL2892:
 28845              	.L1227:
1018:Core/Src/lz4.c ****                 U32 const h = forwardH;
 28846              		.loc 1 1018 13 is_stmt 1 view .LVU9291
 28847              	.LBB5715:
1019:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
 28848              		.loc 1 1019 17 view .LVU9292
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 28849              		.loc 1 1020 17 view .LVU9293
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 28850              		.loc 1 1020 53 is_stmt 0 view .LVU9294
 28851 01e2 4B46     		mov	r3, r9
 28852 01e4 EB1A     		subs	r3, r5, r3
 28853 01e6 9B46     		mov	fp, r3
 28854              	.LVL2893:
1021:Core/Src/lz4.c ****                 assert(matchIndex <= current);
 28855              		.loc 1 1021 17 is_stmt 1 view .LVU9295
 28856              	.LBB5716:
 28857              	.LBI5716:
 827:Core/Src/lz4.c **** {
 28858              		.loc 1 827 22 view .LVU9296
 28859              	.LBB5717:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 28860              		.loc 1 829 5 view .LVU9297
 28861              	.LBE5717:
 28862              	.LBE5716:
 28863              	.LBE5715:
 28864              	.LBE5714:
 28865              	.LBE5713:
 28866              	.LBE5792:
 28867              	.LBE5799:
 28868              	.LBE5806:
 28869              	.LBE5812:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 28870              		.loc 1 829 44 view .LVU9298
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 710


 28871              		.loc 1 830 5 view .LVU9299
 28872              	.LBB5813:
 28873              	.LBB5807:
 28874              	.LBB5800:
 28875              	.LBB5793:
 28876              	.LBB5779:
 28877              	.LBB5729:
 28878              	.LBB5727:
 28879              	.LBB5719:
 28880              	.LBB5718:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 28881              		.loc 1 831 9 view .LVU9300
 832:Core/Src/lz4.c ****         return hashTable[h];
 28882              		.loc 1 832 9 view .LVU9301
 833:Core/Src/lz4.c ****     }
 28883              		.loc 1 833 9 view .LVU9302
 833:Core/Src/lz4.c ****     }
 28884              		.loc 1 833 25 is_stmt 0 view .LVU9303
 28885 01e8 A700     		lsls	r7, r4, #2
 28886 01ea 079B     		ldr	r3, [sp, #28]
 28887              	.LVL2894:
 833:Core/Src/lz4.c ****     }
 28888              		.loc 1 833 25 view .LVU9304
 28889 01ec 9C46     		mov	ip, r3
 28890 01ee 6744     		add	r7, r7, ip
 28891 01f0 3B68     		ldr	r3, [r7]
 28892 01f2 9A46     		mov	r10, r3
 28893              	.LVL2895:
 833:Core/Src/lz4.c ****     }
 28894              		.loc 1 833 25 view .LVU9305
 28895              	.LBE5718:
 28896              	.LBE5719:
1022:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
 28897              		.loc 1 1022 17 is_stmt 1 view .LVU9306
1023:Core/Src/lz4.c ****                 ip = forwardIp;
 28898              		.loc 1 1023 17 view .LVU9307
1024:Core/Src/lz4.c ****                 forwardIp += step;
 28899              		.loc 1 1024 17 view .LVU9308
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 28900              		.loc 1 1025 17 view .LVU9309
 28901 01f4 0595     		str	r5, [sp, #20]
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 28902              		.loc 1 1025 27 is_stmt 0 view .LVU9310
 28903 01f6 AD19     		adds	r5, r5, r6
 28904              	.LVL2896:
1026:Core/Src/lz4.c **** 
 28905              		.loc 1 1026 17 is_stmt 1 view .LVU9311
 28906 01f8 049B     		ldr	r3, [sp, #16]
 28907              	.LVL2897:
1026:Core/Src/lz4.c **** 
 28908              		.loc 1 1026 22 is_stmt 0 view .LVU9312
 28909 01fa 9E11     		asrs	r6, r3, #6
 28910              	.LVL2898:
1026:Core/Src/lz4.c **** 
 28911              		.loc 1 1026 22 view .LVU9313
 28912 01fc 0133     		adds	r3, r3, #1
 28913 01fe 0493     		str	r3, [sp, #16]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 711


 28914              	.LVL2899:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 28915              		.loc 1 1028 17 is_stmt 1 view .LVU9314
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 28916              		.loc 1 1028 21 is_stmt 0 view .LVU9315
 28917 0200 069A     		ldr	r2, [sp, #24]
 28918 0202 9446     		mov	ip, r2
 28919 0204 AC45     		cmp	ip, r5
 28920 0206 9B41     		sbcs	r3, r3, r3
 28921              	.LVL2900:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 28922              		.loc 1 1028 21 view .LVU9316
 28923 0208 5B42     		rsbs	r3, r3, #0
 28924 020a 0993     		str	r3, [sp, #36]
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 28925              		.loc 1 1028 20 view .LVU9317
 28926 020c AA42     		cmp	r2, r5
 28927 020e 00D2     		bcs	.LCB37005
 28928 0210 88E1     		b	.L1226	@long jump
 28929              	.LCB37005:
1029:Core/Src/lz4.c **** 
 28930              		.loc 1 1029 17 is_stmt 1 view .LVU9318
1031:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 28931              		.loc 1 1031 17 view .LVU9319
1043:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 28932              		.loc 1 1043 24 view .LVU9320
1055:Core/Src/lz4.c ****                 }
 28933              		.loc 1 1055 21 view .LVU9321
1055:Core/Src/lz4.c ****                 }
 28934              		.loc 1 1055 27 is_stmt 0 view .LVU9322
 28935 0212 C846     		mov	r8, r9
 28936 0214 D044     		add	r8, r8, r10
 28937              	.LVL2901:
1057:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
 28938              		.loc 1 1057 17 is_stmt 1 view .LVU9323
 28939              	.LBB5720:
 28940              	.LBI5720:
 778:Core/Src/lz4.c **** {
 28941              		.loc 1 778 22 view .LVU9324
 28942              	.LBB5721:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 28943              		.loc 1 780 5 view .LVU9325
 781:Core/Src/lz4.c **** }
 28944              		.loc 1 781 5 view .LVU9326
 781:Core/Src/lz4.c **** }
 28945              		.loc 1 781 12 is_stmt 0 view .LVU9327
 28946 0216 2800     		movs	r0, r5
 28947 0218 FFF7FEFF 		bl	LZ4_read32
 28948              	.LVL2902:
 28949              	.LBB5722:
 28950              	.LBI5722:
 758:Core/Src/lz4.c **** {
 28951              		.loc 1 758 22 is_stmt 1 view .LVU9328
 28952              	.LBB5723:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 28953              		.loc 1 760 5 view .LVU9329
 763:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 712


 28954              		.loc 1 763 9 view .LVU9330
 763:Core/Src/lz4.c **** }
 28955              		.loc 1 763 27 is_stmt 0 view .LVU9331
 28956 021c 8300     		lsls	r3, r0, #2
 28957 021e 1B18     		adds	r3, r3, r0
 28958 0220 5B01     		lsls	r3, r3, #5
 28959 0222 1B1A     		subs	r3, r3, r0
 28960 0224 5A01     		lsls	r2, r3, #5
 28961 0226 9B18     		adds	r3, r3, r2
 28962 0228 9B00     		lsls	r3, r3, #2
 28963 022a 1B1A     		subs	r3, r3, r0
 28964 022c 5C01     		lsls	r4, r3, #5
 28965              	.LVL2903:
 763:Core/Src/lz4.c **** }
 28966              		.loc 1 763 27 view .LVU9332
 28967 022e E31A     		subs	r3, r4, r3
 28968 0230 1C02     		lsls	r4, r3, #8
 28969 0232 E41A     		subs	r4, r4, r3
 28970 0234 2401     		lsls	r4, r4, #4
 28971 0236 2418     		adds	r4, r4, r0
 763:Core/Src/lz4.c **** }
 28972              		.loc 1 763 42 view .LVU9333
 28973 0238 240D     		lsrs	r4, r4, #20
 28974              	.LVL2904:
 763:Core/Src/lz4.c **** }
 28975              		.loc 1 763 42 view .LVU9334
 28976              	.LBE5723:
 28977              	.LBE5722:
 28978              	.LBE5721:
 28979              	.LBE5720:
1058:Core/Src/lz4.c **** 
 28980              		.loc 1 1058 17 is_stmt 1 view .LVU9335
 28981              	.LBB5724:
 28982              	.LBI5724:
 796:Core/Src/lz4.c **** {
 28983              		.loc 1 796 23 view .LVU9336
 28984              	.LBE5724:
 28985              	.LBE5727:
 28986              	.LBE5729:
 28987              	.LBE5779:
 28988              	.LBE5793:
 28989              	.LBE5800:
 28990              	.LBE5807:
 28991              	.LBE5813:
 798:Core/Src/lz4.c ****     {
 28992              		.loc 1 798 5 view .LVU9337
 28993              	.LBB5814:
 28994              	.LBB5808:
 28995              	.LBB5801:
 28996              	.LBB5794:
 28997              	.LBB5780:
 28998              	.LBB5730:
 28999              	.LBB5728:
 29000              	.LBB5726:
 29001              	.LBB5725:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 29002              		.loc 1 803 19 view .LVU9338
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 713


 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 29003              		.loc 1 803 54 view .LVU9339
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 29004              		.loc 1 803 67 is_stmt 0 view .LVU9340
 29005 023a 5B46     		mov	r3, fp
 29006 023c 3B60     		str	r3, [r7]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 29007              		.loc 1 803 74 is_stmt 1 view .LVU9341
 29008              	.LVL2905:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 29009              		.loc 1 803 74 is_stmt 0 view .LVU9342
 29010              	.LBE5725:
 29011              	.LBE5726:
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 29012              		.loc 1 1060 17 is_stmt 1 view .LVU9343
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 29013              		.loc 1 1060 100 view .LVU9344
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 29014              		.loc 1 1061 17 view .LVU9345
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 29015              		.loc 1 1061 46 is_stmt 0 view .LVU9346
 29016 023e 089B     		ldr	r3, [sp, #32]
 29017 0240 5345     		cmp	r3, r10
 29018 0242 CED8     		bhi	.L1227
1062:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
 29019              		.loc 1 1062 17 is_stmt 1 view .LVU9347
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 29020              		.loc 1 1063 17 view .LVU9348
1064:Core/Src/lz4.c ****                     continue;
 29021              		.loc 1 1064 33 is_stmt 0 view .LVU9349
 29022 0244 344B     		ldr	r3, .L1666+20
 29023 0246 5344     		add	r3, r3, r10
1064:Core/Src/lz4.c ****                     continue;
 29024              		.loc 1 1064 19 view .LVU9350
 29025 0248 9B45     		cmp	fp, r3
 29026 024a CAD8     		bhi	.L1227
1067:Core/Src/lz4.c **** 
 29027              		.loc 1 1067 17 is_stmt 1 view .LVU9351
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 29028              		.loc 1 1069 17 view .LVU9352
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 29029              		.loc 1 1069 21 is_stmt 0 view .LVU9353
 29030 024c 4046     		mov	r0, r8
 29031 024e FFF7FEFF 		bl	LZ4_read32
 29032              	.LVL2906:
 29033 0252 0700     		movs	r7, r0
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 29034              		.loc 1 1069 42 view .LVU9354
 29035 0254 0598     		ldr	r0, [sp, #20]
 29036 0256 FFF7FEFF 		bl	LZ4_read32
 29037              	.LVL2907:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 29038              		.loc 1 1069 20 view .LVU9355
 29039 025a 8742     		cmp	r7, r0
 29040 025c C1D1     		bne	.L1227
 29041 025e 4146     		mov	r1, r8
 29042              	.LVL2908:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 714


 29043              	.L1228:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 29044              		.loc 1 1069 20 view .LVU9356
 29045              	.LBE5728:
 29046              	.LBE5730:
1079:Core/Src/lz4.c **** 
 29047              		.loc 1 1079 15 is_stmt 1 view .LVU9357
1079:Core/Src/lz4.c **** 
 29048              		.loc 1 1079 29 is_stmt 0 view .LVU9358
 29049 0260 019B     		ldr	r3, [sp, #4]
 29050 0262 9C46     		mov	ip, r3
 29051 0264 0598     		ldr	r0, [sp, #20]
 29052 0266 8445     		cmp	ip, r0
 29053 0268 9B41     		sbcs	r3, r3, r3
 29054 026a 5B42     		rsbs	r3, r3, #0
 29055 026c 0C9A     		ldr	r2, [sp, #48]
 29056 026e 9446     		mov	ip, r2
 29057 0270 8C45     		cmp	ip, r1
 29058 0272 9241     		sbcs	r2, r2, r2
 29059 0274 5242     		rsbs	r2, r2, #0
1079:Core/Src/lz4.c **** 
 29060              		.loc 1 1079 15 view .LVU9359
 29061 0276 1A42     		tst	r2, r3
 29062 0278 05D0     		beq	.L1229
1079:Core/Src/lz4.c **** 
 29063              		.loc 1 1079 55 view .LVU9360
 29064 027a 431E     		subs	r3, r0, #1
 29065 027c 1A78     		ldrb	r2, [r3]
 29066 027e 4B1E     		subs	r3, r1, #1
 29067 0280 1B78     		ldrb	r3, [r3]
1079:Core/Src/lz4.c **** 
 29068              		.loc 1 1079 51 view .LVU9361
 29069 0282 9A42     		cmp	r2, r3
 29070 0284 2AD0     		beq	.L1230
 29071              	.L1229:
 29072              	.LBB5731:
1082:Core/Src/lz4.c ****             token = op++;
 29073              		.loc 1 1082 54 view .LVU9362
 29074 0286 8846     		mov	r8, r1
1082:Core/Src/lz4.c ****             token = op++;
 29075              		.loc 1 1082 13 is_stmt 1 view .LVU9363
1082:Core/Src/lz4.c ****             token = op++;
 29076              		.loc 1 1082 54 is_stmt 0 view .LVU9364
 29077 0288 059B     		ldr	r3, [sp, #20]
 29078 028a 019A     		ldr	r2, [sp, #4]
 29079 028c 9C1A     		subs	r4, r3, r2
 29080              	.LVL2909:
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 29081              		.loc 1 1083 13 is_stmt 1 view .LVU9365
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 29082              		.loc 1 1083 23 is_stmt 0 view .LVU9366
 29083 028e 0A9B     		ldr	r3, [sp, #40]
 29084 0290 5D1C     		adds	r5, r3, #1
 29085              	.LVL2910:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 29086              		.loc 1 1084 13 is_stmt 1 view .LVU9367
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 715


 29087              		.loc 1 1085 18 is_stmt 0 view .LVU9368
 29088 0292 FF21     		movs	r1, #255
 29089              	.LVL2911:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 29090              		.loc 1 1085 18 view .LVU9369
 29091 0294 2000     		movs	r0, r4
 29092 0296 FFF7FEFF 		bl	__aeabi_uidiv
 29093              	.LVL2912:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 29094              		.loc 1 1085 18 view .LVU9370
 29095 029a 2318     		adds	r3, r4, r0
 29096 029c 0833     		adds	r3, r3, #8
 29097 029e EB18     		adds	r3, r5, r3
 29098 02a0 0B99     		ldr	r1, [sp, #44]
 29099 02a2 8C46     		mov	ip, r1
 29100 02a4 9C45     		cmp	ip, r3
 29101 02a6 9241     		sbcs	r2, r2, r2
 29102 02a8 5242     		rsbs	r2, r2, #0
 29103 02aa 9246     		mov	r10, r2
 29104              	.LVL2913:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 29105              		.loc 1 1084 52 view .LVU9371
 29106 02ac 9942     		cmp	r1, r3
 29107 02ae 00D2     		bcs	.LCB37188
 29108 02b0 72E1     		b	.L1517	@long jump
 29109              	.LCB37188:
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 29110              		.loc 1 1088 13 is_stmt 1 view .LVU9372
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 29111              		.loc 1 1093 13 view .LVU9373
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 29112              		.loc 1 1093 16 is_stmt 0 view .LVU9374
 29113 02b2 0E2C     		cmp	r4, #14
 29114 02b4 17D8     		bhi	.L1589
1099:Core/Src/lz4.c **** 
 29115              		.loc 1 1099 18 is_stmt 1 view .LVU9375
1099:Core/Src/lz4.c **** 
 29116              		.loc 1 1099 27 is_stmt 0 view .LVU9376
 29117 02b6 2301     		lsls	r3, r4, #4
1099:Core/Src/lz4.c **** 
 29118              		.loc 1 1099 25 view .LVU9377
 29119 02b8 0A9A     		ldr	r2, [sp, #40]
 29120 02ba 1370     		strb	r3, [r2]
 29121              	.L1234:
1102:Core/Src/lz4.c ****             op+=litLength;
 29122              		.loc 1 1102 13 is_stmt 1 view .LVU9378
1102:Core/Src/lz4.c ****             op+=litLength;
 29123              		.loc 1 1102 41 is_stmt 0 view .LVU9379
 29124 02bc 2C19     		adds	r4, r5, r4
 29125              	.LVL2914:
 29126              	.LBB5732:
 29127              	.LBI5732:
 446:Core/Src/lz4.c **** {
 29128              		.loc 1 446 6 is_stmt 1 view .LVU9380
 29129              	.LBB5733:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 29130              		.loc 1 448 5 view .LVU9381
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 716


 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 29131              		.loc 1 449 5 view .LVU9382
 450:Core/Src/lz4.c **** 
 29132              		.loc 1 450 5 view .LVU9383
 450:Core/Src/lz4.c **** 
 29133              		.loc 1 450 5 is_stmt 0 view .LVU9384
 29134              	.LBE5733:
 29135              	.LBE5732:
1102:Core/Src/lz4.c ****             op+=litLength;
 29136              		.loc 1 1102 41 view .LVU9385
 29137 02be 019E     		ldr	r6, [sp, #4]
 29138              	.LVL2915:
 29139              	.L1235:
 29140              	.LBB5735:
 29141              	.LBB5734:
 452:Core/Src/lz4.c **** }
 29142              		.loc 1 452 5 is_stmt 1 view .LVU9386
 452:Core/Src/lz4.c **** }
 29143              		.loc 1 452 10 view .LVU9387
 29144 02c0 0822     		movs	r2, #8
 29145 02c2 3100     		movs	r1, r6
 29146 02c4 2800     		movs	r0, r5
 29147 02c6 FFF7FEFF 		bl	memcpy
 29148              	.LVL2916:
 452:Core/Src/lz4.c **** }
 29149              		.loc 1 452 29 view .LVU9388
 452:Core/Src/lz4.c **** }
 29150              		.loc 1 452 30 is_stmt 0 view .LVU9389
 29151 02ca 0835     		adds	r5, r5, #8
 29152              	.LVL2917:
 452:Core/Src/lz4.c **** }
 29153              		.loc 1 452 35 is_stmt 1 view .LVU9390
 452:Core/Src/lz4.c **** }
 29154              		.loc 1 452 36 is_stmt 0 view .LVU9391
 29155 02cc 0836     		adds	r6, r6, #8
 29156              	.LVL2918:
 452:Core/Src/lz4.c **** }
 29157              		.loc 1 452 49 is_stmt 1 view .LVU9392
 452:Core/Src/lz4.c **** }
 29158              		.loc 1 452 5 is_stmt 0 view .LVU9393
 29159 02ce AC42     		cmp	r4, r5
 29160 02d0 F6D8     		bhi	.L1235
 29161 02d2 4646     		mov	r6, r8
 29162              	.LVL2919:
 452:Core/Src/lz4.c **** }
 29163              		.loc 1 452 5 view .LVU9394
 29164 02d4 059D     		ldr	r5, [sp, #20]
 29165              	.LVL2920:
 452:Core/Src/lz4.c **** }
 29166              		.loc 1 452 5 view .LVU9395
 29167 02d6 5346     		mov	r3, r10
 29168 02d8 0193     		str	r3, [sp, #4]
 29169              	.LVL2921:
 452:Core/Src/lz4.c **** }
 29170              		.loc 1 452 5 view .LVU9396
 29171 02da 88E0     		b	.L1249
 29172              	.LVL2922:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 717


 29173              	.L1230:
 452:Core/Src/lz4.c **** }
 29174              		.loc 1 452 5 view .LVU9397
 29175              	.LBE5734:
 29176              	.LBE5735:
 29177              	.LBE5731:
1079:Core/Src/lz4.c **** 
 29178              		.loc 1 1079 87 is_stmt 1 view .LVU9398
1079:Core/Src/lz4.c **** 
 29179              		.loc 1 1079 89 is_stmt 0 view .LVU9399
 29180 02dc 059B     		ldr	r3, [sp, #20]
 29181 02de 013B     		subs	r3, r3, #1
 29182 02e0 0593     		str	r3, [sp, #20]
 29183              	.LVL2923:
1079:Core/Src/lz4.c **** 
 29184              		.loc 1 1079 93 is_stmt 1 view .LVU9400
1079:Core/Src/lz4.c **** 
 29185              		.loc 1 1079 98 is_stmt 0 view .LVU9401
 29186 02e2 0139     		subs	r1, r1, #1
 29187              	.LVL2924:
1079:Core/Src/lz4.c **** 
 29188              		.loc 1 1079 98 view .LVU9402
 29189 02e4 BCE7     		b	.L1228
 29190              	.LVL2925:
 29191              	.L1589:
 29192              	.LBB5737:
 29193              	.LBB5736:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 29194              		.loc 1 1094 17 is_stmt 1 view .LVU9403
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 29195              		.loc 1 1094 43 is_stmt 0 view .LVU9404
 29196 02e6 2300     		movs	r3, r4
 29197 02e8 0F3B     		subs	r3, r3, #15
 29198              	.LVL2926:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 29199              		.loc 1 1095 17 is_stmt 1 view .LVU9405
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 29200              		.loc 1 1095 24 is_stmt 0 view .LVU9406
 29201 02ea F022     		movs	r2, #240
 29202 02ec 0A99     		ldr	r1, [sp, #40]
 29203 02ee 0A70     		strb	r2, [r1]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 29204              		.loc 1 1096 17 is_stmt 1 view .LVU9407
 29205              	.L1232:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 29206              		.loc 1 1096 23 view .LVU9408
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 29207              		.loc 1 1096 17 is_stmt 0 view .LVU9409
 29208 02f0 FE2B     		cmp	r3, #254
 29209 02f2 04DD     		ble	.L1590
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 29210              		.loc 1 1096 46 is_stmt 1 view .LVU9410
 29211              	.LVL2927:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 29212              		.loc 1 1096 52 is_stmt 0 view .LVU9411
 29213 02f4 FF22     		movs	r2, #255
 29214 02f6 2A70     		strb	r2, [r5]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 718


1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 29215              		.loc 1 1096 36 is_stmt 1 view .LVU9412
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 29216              		.loc 1 1096 39 is_stmt 0 view .LVU9413
 29217 02f8 FF3B     		subs	r3, r3, #255
 29218              	.LVL2928:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 29219              		.loc 1 1096 49 view .LVU9414
 29220 02fa 0135     		adds	r5, r5, #1
 29221              	.LVL2929:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 29222              		.loc 1 1096 49 view .LVU9415
 29223 02fc F8E7     		b	.L1232
 29224              	.L1590:
1097:Core/Src/lz4.c ****             }
 29225              		.loc 1 1097 17 is_stmt 1 view .LVU9416
 29226              	.LVL2930:
1097:Core/Src/lz4.c ****             }
 29227              		.loc 1 1097 23 is_stmt 0 view .LVU9417
 29228 02fe 2B70     		strb	r3, [r5]
1097:Core/Src/lz4.c ****             }
 29229              		.loc 1 1097 20 view .LVU9418
 29230 0300 0135     		adds	r5, r5, #1
 29231              	.LVL2931:
1097:Core/Src/lz4.c ****             }
 29232              		.loc 1 1097 20 view .LVU9419
 29233              	.LBE5736:
 29234 0302 DBE7     		b	.L1234
 29235              	.L1667:
 29236              		.align	2
 29237              	.L1666:
 29238 0304 10400000 		.word	16400
 29239 0308 01000100 		.word	65537
 29240 030c 04400000 		.word	16388
 29241 0310 08400000 		.word	16392
 29242 0314 0C400000 		.word	16396
 29243 0318 FFFF0000 		.word	65535
 29244              	.LVL2932:
 29245              	.L1237:
1097:Core/Src/lz4.c ****             }
 29246              		.loc 1 1097 20 view .LVU9420
 29247              	.LBE5737:
 29248              	.LBB5738:
 29249              	.LBB5739:
 29250              	.LBB5740:
 29251              	.LBB5741:
 670:Core/Src/lz4.c ****     }   }
 29252              		.loc 1 670 13 is_stmt 1 view .LVU9421
 670:Core/Src/lz4.c ****     }   }
 29253              		.loc 1 670 20 is_stmt 0 view .LVU9422
 29254 031c FFF7FEFF 		bl	LZ4_NbCommonBytes
 29255              	.LVL2933:
 670:Core/Src/lz4.c ****     }   }
 29256              		.loc 1 670 20 view .LVU9423
 29257 0320 0700     		movs	r7, r0
 29258              	.LVL2934:
 29259              	.L1238:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 719


 670:Core/Src/lz4.c ****     }   }
 29260              		.loc 1 670 20 view .LVU9424
 29261              	.LBE5741:
 29262              	.LBE5740:
 29263              	.LBE5739:
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 29264              		.loc 1 1153 17 is_stmt 1 view .LVU9425
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 29265              		.loc 1 1153 20 is_stmt 0 view .LVU9426
 29266 0322 3B1D     		adds	r3, r7, #4
 29267 0324 ED18     		adds	r5, r5, r3
 29268              	.LVL2935:
1154:Core/Src/lz4.c ****             }
 29269              		.loc 1 1154 17 is_stmt 1 view .LVU9427
1154:Core/Src/lz4.c ****             }
 29270              		.loc 1 1154 84 view .LVU9428
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 29271              		.loc 1 1157 13 view .LVU9429
1158:Core/Src/lz4.c ****                 if (outputDirective == fillOutput) {
 29272              		.loc 1 1158 18 is_stmt 0 view .LVU9430
 29273 0326 3800     		movs	r0, r7
 29274 0328 F030     		adds	r0, r0, #240
 29275 032a FF21     		movs	r1, #255
 29276 032c FFF7FEFF 		bl	__aeabi_uidiv
 29277              	.LVL2936:
 29278 0330 0630     		adds	r0, r0, #6
 29279 0332 2018     		adds	r0, r4, r0
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 29280              		.loc 1 1157 35 view .LVU9431
 29281 0334 0B9B     		ldr	r3, [sp, #44]
 29282 0336 8342     		cmp	r3, r0
 29283 0338 01D2     		bcs	.LCB37427
 29284 033a 02F0FEF8 		bl	.L1576	@far jump
 29285              	.LCB37427:
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 29286              		.loc 1 1183 13 is_stmt 1 view .LVU9432
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 29287              		.loc 1 1183 16 is_stmt 0 view .LVU9433
 29288 033e 0E2F     		cmp	r7, #14
 29289 0340 00D9     		bls	.LCB37433
 29290 0342 B2E0     		b	.L1591	@long jump
 29291              	.LCB37433:
1195:Core/Src/lz4.c ****         }
 29292              		.loc 1 1195 17 is_stmt 1 view .LVU9434
1195:Core/Src/lz4.c ****         }
 29293              		.loc 1 1195 27 is_stmt 0 view .LVU9435
 29294 0344 FFB2     		uxtb	r7, r7
 29295              	.LVL2937:
1195:Core/Src/lz4.c ****         }
 29296              		.loc 1 1195 24 view .LVU9436
 29297 0346 0A9A     		ldr	r2, [sp, #40]
 29298 0348 1378     		ldrb	r3, [r2]
 29299 034a FF18     		adds	r7, r7, r3
 29300 034c 1770     		strb	r7, [r2]
 29301 034e 0A94     		str	r4, [sp, #40]
 29302              	.LVL2938:
 29303              	.L1247:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 720


1195:Core/Src/lz4.c ****         }
 29304              		.loc 1 1195 24 view .LVU9437
 29305              	.LBE5738:
1198:Core/Src/lz4.c **** 
 29306              		.loc 1 1198 9 is_stmt 1 view .LVU9438
1200:Core/Src/lz4.c **** 
 29307              		.loc 1 1200 9 view .LVU9439
1203:Core/Src/lz4.c **** 
 29308              		.loc 1 1203 9 view .LVU9440
1203:Core/Src/lz4.c **** 
 29309              		.loc 1 1203 12 is_stmt 0 view .LVU9441
 29310 0350 069B     		ldr	r3, [sp, #24]
 29311 0352 AB42     		cmp	r3, r5
 29312 0354 00D8     		bhi	.LCB37455
 29313 0356 FEE0     		b	.L1519	@long jump
 29314              	.LCB37455:
 29315              	.LBB5747:
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 29316              		.loc 1 1206 13 is_stmt 1 view .LVU9442
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 29317              		.loc 1 1206 46 is_stmt 0 view .LVU9443
 29318 0358 AC1E     		subs	r4, r5, #2
 29319              	.LVL2939:
 29320              	.LBB5748:
 29321              	.LBI5748:
 778:Core/Src/lz4.c **** {
 29322              		.loc 1 778 22 is_stmt 1 view .LVU9444
 29323              	.LBB5749:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 29324              		.loc 1 780 5 view .LVU9445
 781:Core/Src/lz4.c **** }
 29325              		.loc 1 781 5 view .LVU9446
 781:Core/Src/lz4.c **** }
 29326              		.loc 1 781 12 is_stmt 0 view .LVU9447
 29327 035a 2000     		movs	r0, r4
 29328 035c FFF7FEFF 		bl	LZ4_read32
 29329              	.LVL2940:
 29330              	.LBB5750:
 29331              	.LBI5750:
 758:Core/Src/lz4.c **** {
 29332              		.loc 1 758 22 is_stmt 1 view .LVU9448
 29333              	.LBB5751:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 29334              		.loc 1 760 5 view .LVU9449
 763:Core/Src/lz4.c **** }
 29335              		.loc 1 763 9 view .LVU9450
 763:Core/Src/lz4.c **** }
 29336              		.loc 1 763 27 is_stmt 0 view .LVU9451
 29337 0360 8300     		lsls	r3, r0, #2
 29338 0362 1B18     		adds	r3, r3, r0
 29339 0364 5B01     		lsls	r3, r3, #5
 29340 0366 1B1A     		subs	r3, r3, r0
 29341 0368 5A01     		lsls	r2, r3, #5
 29342 036a 9B18     		adds	r3, r3, r2
 29343 036c 9B00     		lsls	r3, r3, #2
 29344 036e 1B1A     		subs	r3, r3, r0
 29345 0370 5A01     		lsls	r2, r3, #5
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 721


 29346 0372 D21A     		subs	r2, r2, r3
 29347 0374 1302     		lsls	r3, r2, #8
 29348 0376 9B1A     		subs	r3, r3, r2
 29349 0378 1B01     		lsls	r3, r3, #4
 29350 037a 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 29351              		.loc 1 763 42 view .LVU9452
 29352 037c 1B0D     		lsrs	r3, r3, #20
 29353              	.LVL2941:
 763:Core/Src/lz4.c **** }
 29354              		.loc 1 763 42 view .LVU9453
 29355              	.LBE5751:
 29356              	.LBE5750:
 29357              	.LBE5749:
 29358              	.LBE5748:
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 29359              		.loc 1 1207 13 is_stmt 1 view .LVU9454
 29360              	.LBB5752:
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 29361              		.loc 1 1210 17 view .LVU9455
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 29362              		.loc 1 1210 46 is_stmt 0 view .LVU9456
 29363 037e 4A46     		mov	r2, r9
 29364 0380 A41A     		subs	r4, r4, r2
 29365              	.LVL2942:
1211:Core/Src/lz4.c ****         }   }
 29366              		.loc 1 1211 17 is_stmt 1 view .LVU9457
 29367              	.LBB5753:
 29368              	.LBI5753:
 796:Core/Src/lz4.c **** {
 29369              		.loc 1 796 23 view .LVU9458
 29370              	.LBE5753:
 29371              	.LBE5752:
 29372              	.LBE5747:
 29373              	.LBE5780:
 29374              	.LBE5794:
 29375              	.LBE5801:
 29376              	.LBE5808:
 29377              	.LBE5814:
 798:Core/Src/lz4.c ****     {
 29378              		.loc 1 798 5 view .LVU9459
 29379              	.LBB5815:
 29380              	.LBB5809:
 29381              	.LBB5802:
 29382              	.LBB5795:
 29383              	.LBB5781:
 29384              	.LBB5757:
 29385              	.LBB5756:
 29386              	.LBB5755:
 29387              	.LBB5754:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 29388              		.loc 1 803 19 view .LVU9460
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 29389              		.loc 1 803 54 view .LVU9461
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 29390              		.loc 1 803 63 is_stmt 0 view .LVU9462
 29391 0382 9B00     		lsls	r3, r3, #2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 722


 29392              	.LVL2943:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 29393              		.loc 1 803 67 view .LVU9463
 29394 0384 079E     		ldr	r6, [sp, #28]
 29395 0386 F450     		str	r4, [r6, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 29396              		.loc 1 803 74 is_stmt 1 view .LVU9464
 29397              	.LVL2944:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 29398              		.loc 1 803 74 is_stmt 0 view .LVU9465
 29399              	.LBE5754:
 29400              	.LBE5755:
 29401              	.LBE5756:
 29402              	.LBE5757:
1215:Core/Src/lz4.c **** 
 29403              		.loc 1 1215 9 is_stmt 1 view .LVU9466
 29404              	.LBB5758:
1225:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
 29405              		.loc 1 1225 13 view .LVU9467
 29406              	.LBB5759:
 29407              	.LBI5759:
 778:Core/Src/lz4.c **** {
 29408              		.loc 1 778 22 view .LVU9468
 29409              	.LBB5760:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 29410              		.loc 1 780 5 view .LVU9469
 781:Core/Src/lz4.c **** }
 29411              		.loc 1 781 5 view .LVU9470
 781:Core/Src/lz4.c **** }
 29412              		.loc 1 781 12 is_stmt 0 view .LVU9471
 29413 0388 2800     		movs	r0, r5
 29414              	.LVL2945:
 781:Core/Src/lz4.c **** }
 29415              		.loc 1 781 12 view .LVU9472
 29416 038a FFF7FEFF 		bl	LZ4_read32
 29417              	.LVL2946:
 29418              	.LBB5761:
 29419              	.LBI5761:
 758:Core/Src/lz4.c **** {
 29420              		.loc 1 758 22 is_stmt 1 view .LVU9473
 29421              	.LBB5762:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 29422              		.loc 1 760 5 view .LVU9474
 763:Core/Src/lz4.c **** }
 29423              		.loc 1 763 9 view .LVU9475
 763:Core/Src/lz4.c **** }
 29424              		.loc 1 763 27 is_stmt 0 view .LVU9476
 29425 038e 8300     		lsls	r3, r0, #2
 29426 0390 1B18     		adds	r3, r3, r0
 29427 0392 5B01     		lsls	r3, r3, #5
 29428 0394 1B1A     		subs	r3, r3, r0
 29429 0396 5A01     		lsls	r2, r3, #5
 29430 0398 9B18     		adds	r3, r3, r2
 29431 039a 9B00     		lsls	r3, r3, #2
 29432 039c 1B1A     		subs	r3, r3, r0
 29433 039e 5A01     		lsls	r2, r3, #5
 29434 03a0 D21A     		subs	r2, r2, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 723


 29435 03a2 1302     		lsls	r3, r2, #8
 29436 03a4 9B1A     		subs	r3, r3, r2
 29437 03a6 1B01     		lsls	r3, r3, #4
 29438 03a8 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 29439              		.loc 1 763 42 view .LVU9477
 29440 03aa 1B0D     		lsrs	r3, r3, #20
 29441              	.LVL2947:
 763:Core/Src/lz4.c **** }
 29442              		.loc 1 763 42 view .LVU9478
 29443              	.LBE5762:
 29444              	.LBE5761:
 29445              	.LBE5760:
 29446              	.LBE5759:
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 29447              		.loc 1 1226 13 is_stmt 1 view .LVU9479
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 29448              		.loc 1 1226 41 is_stmt 0 view .LVU9480
 29449 03ac 4A46     		mov	r2, r9
 29450 03ae A91A     		subs	r1, r5, r2
 29451              	.LVL2948:
1227:Core/Src/lz4.c ****             assert(matchIndex < current);
 29452              		.loc 1 1227 13 is_stmt 1 view .LVU9481
 29453              	.LBB5763:
 29454              	.LBI5763:
 827:Core/Src/lz4.c **** {
 29455              		.loc 1 827 22 view .LVU9482
 29456              	.LBB5764:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 29457              		.loc 1 829 5 view .LVU9483
 29458              	.LBE5764:
 29459              	.LBE5763:
 29460              	.LBE5758:
 29461              	.LBE5781:
 29462              	.LBE5795:
 29463              	.LBE5802:
 29464              	.LBE5809:
 29465              	.LBE5815:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 29466              		.loc 1 829 44 view .LVU9484
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 29467              		.loc 1 830 5 view .LVU9485
 29468              	.LBB5816:
 29469              	.LBB5810:
 29470              	.LBB5803:
 29471              	.LBB5796:
 29472              	.LBB5782:
 29473              	.LBB5770:
 29474              	.LBB5766:
 29475              	.LBB5765:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 29476              		.loc 1 831 9 view .LVU9486
 832:Core/Src/lz4.c ****         return hashTable[h];
 29477              		.loc 1 832 9 view .LVU9487
 833:Core/Src/lz4.c ****     }
 29478              		.loc 1 833 9 view .LVU9488
 833:Core/Src/lz4.c ****     }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 724


 29479              		.loc 1 833 25 is_stmt 0 view .LVU9489
 29480 03b0 9B00     		lsls	r3, r3, #2
 29481              	.LVL2949:
 833:Core/Src/lz4.c ****     }
 29482              		.loc 1 833 25 view .LVU9490
 29483 03b2 B446     		mov	ip, r6
 29484 03b4 6344     		add	r3, r3, ip
 29485 03b6 1A68     		ldr	r2, [r3]
 29486              	.LVL2950:
 833:Core/Src/lz4.c ****     }
 29487              		.loc 1 833 25 view .LVU9491
 29488              	.LBE5765:
 29489              	.LBE5766:
1228:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
 29490              		.loc 1 1228 13 is_stmt 1 view .LVU9492
1229:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 29491              		.loc 1 1229 13 view .LVU9493
1241:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 29492              		.loc 1 1241 20 view .LVU9494
1251:Core/Src/lz4.c ****             }
 29493              		.loc 1 1251 17 view .LVU9495
1251:Core/Src/lz4.c ****             }
 29494              		.loc 1 1251 23 is_stmt 0 view .LVU9496
 29495 03b8 4846     		mov	r0, r9
 29496              	.LVL2951:
1251:Core/Src/lz4.c ****             }
 29497              		.loc 1 1251 23 view .LVU9497
 29498 03ba 8618     		adds	r6, r0, r2
 29499              	.LVL2952:
1253:Core/Src/lz4.c ****             assert(matchIndex < current);
 29500              		.loc 1 1253 13 is_stmt 1 view .LVU9498
 29501              	.LBB5767:
 29502              	.LBI5767:
 796:Core/Src/lz4.c **** {
 29503              		.loc 1 796 23 view .LVU9499
 29504              	.LBE5767:
 29505              	.LBE5770:
 29506              	.LBE5782:
 29507              	.LBE5796:
 29508              	.LBE5803:
 29509              	.LBE5810:
 29510              	.LBE5816:
 798:Core/Src/lz4.c ****     {
 29511              		.loc 1 798 5 view .LVU9500
 29512              	.LBB5817:
 29513              	.LBB5811:
 29514              	.LBB5804:
 29515              	.LBB5797:
 29516              	.LBB5783:
 29517              	.LBB5771:
 29518              	.LBB5769:
 29519              	.LBB5768:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 29520              		.loc 1 803 19 view .LVU9501
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 29521              		.loc 1 803 54 view .LVU9502
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 725


 29522              		.loc 1 803 67 is_stmt 0 view .LVU9503
 29523 03bc 1960     		str	r1, [r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 29524              		.loc 1 803 74 is_stmt 1 view .LVU9504
 29525              	.LVL2953:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 29526              		.loc 1 803 74 is_stmt 0 view .LVU9505
 29527              	.LBE5768:
 29528              	.LBE5769:
1254:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
 29529              		.loc 1 1254 13 is_stmt 1 view .LVU9506
1255:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
 29530              		.loc 1 1255 13 view .LVU9507
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 29531              		.loc 1 1256 15 is_stmt 0 view .LVU9508
 29532 03be 089B     		ldr	r3, [sp, #32]
 29533 03c0 9342     		cmp	r3, r2
 29534 03c2 00D9     		bls	.LCB37686
 29535 03c4 96E0     		b	.L1248	@long jump
 29536              	.LCB37686:
 29537              	.LVL2954:
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 29538              		.loc 1 1256 108 view .LVU9509
 29539 03c6 824B     		ldr	r3, .L1668
 29540 03c8 9C46     		mov	ip, r3
 29541 03ca 6244     		add	r2, r2, ip
 29542              	.LVL2955:
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 29543              		.loc 1 1256 15 view .LVU9510
 29544 03cc 9142     		cmp	r1, r2
 29545 03ce 00D9     		bls	.LCB37693
 29546 03d0 90E0     		b	.L1248	@long jump
 29547              	.LCB37693:
1257:Core/Src/lz4.c ****                 token=op++;
 29548              		.loc 1 1257 19 view .LVU9511
 29549 03d2 3000     		movs	r0, r6
 29550              	.LVL2956:
1257:Core/Src/lz4.c ****                 token=op++;
 29551              		.loc 1 1257 19 view .LVU9512
 29552 03d4 FFF7FEFF 		bl	LZ4_read32
 29553              	.LVL2957:
1257:Core/Src/lz4.c ****                 token=op++;
 29554              		.loc 1 1257 19 view .LVU9513
 29555 03d8 0400     		movs	r4, r0
 29556              	.LVL2958:
1257:Core/Src/lz4.c ****                 token=op++;
 29557              		.loc 1 1257 40 view .LVU9514
 29558 03da 2800     		movs	r0, r5
 29559 03dc FFF7FEFF 		bl	LZ4_read32
 29560              	.LVL2959:
1257:Core/Src/lz4.c ****                 token=op++;
 29561              		.loc 1 1257 15 view .LVU9515
 29562 03e0 8442     		cmp	r4, r0
 29563 03e2 00D0     		beq	.LCB37705
 29564 03e4 86E0     		b	.L1248	@long jump
 29565              	.LCB37705:
1258:Core/Src/lz4.c ****                 *token=0;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 726


 29566              		.loc 1 1258 17 is_stmt 1 view .LVU9516
1258:Core/Src/lz4.c ****                 *token=0;
 29567              		.loc 1 1258 25 is_stmt 0 view .LVU9517
 29568 03e6 0A9A     		ldr	r2, [sp, #40]
 29569 03e8 541C     		adds	r4, r2, #1
 29570              	.LVL2960:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 29571              		.loc 1 1259 17 is_stmt 1 view .LVU9518
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 29572              		.loc 1 1259 23 is_stmt 0 view .LVU9519
 29573 03ea 0023     		movs	r3, #0
 29574 03ec 1370     		strb	r3, [r2]
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 29575              		.loc 1 1260 17 is_stmt 1 view .LVU9520
1261:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
 29576              		.loc 1 1261 17 view .LVU9521
1262:Core/Src/lz4.c ****                 goto _next_match;
 29577              		.loc 1 1262 97 view .LVU9522
1263:Core/Src/lz4.c ****             }
 29578              		.loc 1 1263 17 view .LVU9523
 29579              	.LVL2961:
 29580              	.L1249:
1263:Core/Src/lz4.c ****             }
 29581              		.loc 1 1263 17 is_stmt 0 view .LVU9524
 29582              	.LBE5771:
 29583              	.LBB5772:
1104:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
 29584              		.loc 1 1104 13 is_stmt 1 view .LVU9525
1105:Core/Src/lz4.c ****         }
 29585              		.loc 1 1105 101 view .LVU9526
 29586              	.LBE5772:
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 29587              		.loc 1 1117 9 view .LVU9527
1125:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
 29588              		.loc 1 1125 9 view .LVU9528
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 29589              		.loc 1 1130 13 view .LVU9529
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 29590              		.loc 1 1130 90 view .LVU9530
1131:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)(ip - match)); op+=2;
 29591              		.loc 1 1131 13 view .LVU9531
1132:Core/Src/lz4.c ****         }
 29592              		.loc 1 1132 13 view .LVU9532
1132:Core/Src/lz4.c ****         }
 29593              		.loc 1 1132 40 is_stmt 0 view .LVU9533
 29594 03ee A91B     		subs	r1, r5, r6
1132:Core/Src/lz4.c ****         }
 29595              		.loc 1 1132 13 view .LVU9534
 29596 03f0 89B2     		uxth	r1, r1
 29597 03f2 2000     		movs	r0, r4
 29598 03f4 FFF7FEFF 		bl	LZ4_writeLE16
 29599              	.LVL2962:
1132:Core/Src/lz4.c ****         }
 29600              		.loc 1 1132 51 is_stmt 1 view .LVU9535
1132:Core/Src/lz4.c ****         }
 29601              		.loc 1 1132 53 is_stmt 0 view .LVU9536
 29602 03f8 0234     		adds	r4, r4, #2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 727


 29603              	.LVL2963:
 29604              	.LBB5773:
1136:Core/Src/lz4.c **** 
 29605              		.loc 1 1136 13 is_stmt 1 view .LVU9537
1138:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
 29606              		.loc 1 1138 13 view .LVU9538
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 29607              		.loc 1 1152 17 view .LVU9539
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 29608              		.loc 1 1152 29 is_stmt 0 view .LVU9540
 29609 03fa 2B1D     		adds	r3, r5, #4
 29610 03fc 9B46     		mov	fp, r3
 29611 03fe 331D     		adds	r3, r6, #4
 29612 0400 9A46     		mov	r10, r3
 29613              	.LVL2964:
 29614              	.LBB5746:
 29615              	.LBI5739:
 661:Core/Src/lz4.c **** {
 29616              		.loc 1 661 10 is_stmt 1 view .LVU9541
 29617              	.LBB5745:
 663:Core/Src/lz4.c **** 
 29618              		.loc 1 663 5 view .LVU9542
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 29619              		.loc 1 665 5 view .LVU9543
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 29620              		.loc 1 665 9 is_stmt 0 view .LVU9544
 29621 0402 029B     		ldr	r3, [sp, #8]
 29622              	.LVL2965:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 29623              		.loc 1 665 9 view .LVU9545
 29624 0404 0822     		movs	r2, #8
 29625 0406 5242     		rsbs	r2, r2, #0
 29626 0408 9446     		mov	ip, r2
 29627 040a 6344     		add	r3, r3, ip
 29628 040c 9846     		mov	r8, r3
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 29629              		.loc 1 665 8 view .LVU9546
 29630 040e 9B45     		cmp	fp, r3
 29631 0410 2AD2     		bcs	.L1518
 29632              	.LBB5742:
 666:Core/Src/lz4.c ****         if (!diff) {
 29633              		.loc 1 666 9 is_stmt 1 view .LVU9547
 666:Core/Src/lz4.c ****         if (!diff) {
 29634              		.loc 1 666 28 is_stmt 0 view .LVU9548
 29635 0412 5046     		mov	r0, r10
 29636 0414 FFF7FEFF 		bl	LZ4_read_ARCH
 29637              	.LVL2966:
 29638 0418 0700     		movs	r7, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 29639              		.loc 1 666 52 view .LVU9549
 29640 041a 5846     		mov	r0, fp
 29641 041c FFF7FEFF 		bl	LZ4_read_ARCH
 29642              	.LVL2967:
 29643 0420 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 29644              		.loc 1 666 21 view .LVU9550
 29645 0422 3800     		movs	r0, r7
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 728


 29646 0424 5840     		eors	r0, r3
 29647              	.LVL2968:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 29648              		.loc 1 667 9 is_stmt 1 view .LVU9551
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 29649              		.loc 1 667 12 is_stmt 0 view .LVU9552
 29650 0426 9F42     		cmp	r7, r3
 29651 0428 00D0     		beq	.LCB37805
 29652 042a 77E7     		b	.L1237	@long jump
 29653              	.LCB37805:
 668:Core/Src/lz4.c ****         } else {
 29654              		.loc 1 668 13 is_stmt 1 view .LVU9553
 668:Core/Src/lz4.c ****         } else {
 29655              		.loc 1 668 16 is_stmt 0 view .LVU9554
 29656 042c 2F00     		movs	r7, r5
 29657 042e 0837     		adds	r7, r7, #8
 29658              	.LVL2969:
 668:Core/Src/lz4.c ****         } else {
 29659              		.loc 1 668 28 is_stmt 1 view .LVU9555
 668:Core/Src/lz4.c ****         } else {
 29660              		.loc 1 668 34 is_stmt 0 view .LVU9556
 29661 0430 0823     		movs	r3, #8
 29662 0432 9A46     		mov	r10, r3
 29663              	.LVL2970:
 668:Core/Src/lz4.c ****         } else {
 29664              		.loc 1 668 34 view .LVU9557
 29665 0434 B244     		add	r10, r10, r6
 29666              	.LVL2971:
 29667              	.L1240:
 668:Core/Src/lz4.c ****         } else {
 29668              		.loc 1 668 34 view .LVU9558
 29669              	.LBE5742:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 29670              		.loc 1 673 11 is_stmt 1 view .LVU9559
 29671 0436 4745     		cmp	r7, r8
 29672 0438 18D2     		bcs	.L1592
 29673              	.LBB5743:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 29674              		.loc 1 674 9 view .LVU9560
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 29675              		.loc 1 674 28 is_stmt 0 view .LVU9561
 29676 043a 5046     		mov	r0, r10
 29677 043c FFF7FEFF 		bl	LZ4_read_ARCH
 29678              	.LVL2972:
 29679 0440 0600     		movs	r6, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 29680              		.loc 1 674 52 view .LVU9562
 29681 0442 3800     		movs	r0, r7
 29682 0444 FFF7FEFF 		bl	LZ4_read_ARCH
 29683              	.LVL2973:
 29684 0448 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 29685              		.loc 1 674 21 view .LVU9563
 29686 044a 3000     		movs	r0, r6
 29687 044c 5840     		eors	r0, r3
 29688              	.LVL2974:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 729


 29689              		.loc 1 675 9 is_stmt 1 view .LVU9564
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 29690              		.loc 1 675 12 is_stmt 0 view .LVU9565
 29691 044e 9E42     		cmp	r6, r3
 29692 0450 05D0     		beq	.L1593
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 29693              		.loc 1 676 9 is_stmt 1 view .LVU9566
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 29694              		.loc 1 676 16 is_stmt 0 view .LVU9567
 29695 0452 FFF7FEFF 		bl	LZ4_NbCommonBytes
 29696              	.LVL2975:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 29697              		.loc 1 676 13 view .LVU9568
 29698 0456 3F18     		adds	r7, r7, r0
 29699              	.LVL2976:
 677:Core/Src/lz4.c ****     }
 29700              		.loc 1 677 9 is_stmt 1 view .LVU9569
 677:Core/Src/lz4.c ****     }
 29701              		.loc 1 677 31 is_stmt 0 view .LVU9570
 29702 0458 5B46     		mov	r3, fp
 29703 045a FF1A     		subs	r7, r7, r3
 29704              	.LVL2977:
 677:Core/Src/lz4.c ****     }
 29705              		.loc 1 677 16 view .LVU9571
 29706 045c 61E7     		b	.L1238
 29707              	.LVL2978:
 29708              	.L1593:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 29709              		.loc 1 675 22 is_stmt 1 view .LVU9572
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 29710              		.loc 1 675 25 is_stmt 0 view .LVU9573
 29711 045e 0437     		adds	r7, r7, #4
 29712              	.LVL2979:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 29713              		.loc 1 675 37 is_stmt 1 view .LVU9574
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 29714              		.loc 1 675 43 is_stmt 0 view .LVU9575
 29715 0460 0423     		movs	r3, #4
 29716 0462 9C46     		mov	ip, r3
 29717 0464 E244     		add	r10, r10, ip
 29718              	.LVL2980:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 29719              		.loc 1 675 55 is_stmt 1 view .LVU9576
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 29720              		.loc 1 675 9 is_stmt 0 view .LVU9577
 29721 0466 E6E7     		b	.L1240
 29722              	.LVL2981:
 29723              	.L1518:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 29724              		.loc 1 675 9 view .LVU9578
 29725              	.LBE5743:
 29726              	.LBB5744:
 29727 0468 5F46     		mov	r7, fp
 29728 046a E4E7     		b	.L1240
 29729              	.LVL2982:
 29730              	.L1592:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 730


 29731              		.loc 1 675 9 view .LVU9579
 29732              	.LBE5744:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 29733              		.loc 1 680 5 is_stmt 1 view .LVU9580
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 29734              		.loc 1 681 5 view .LVU9581
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 29735              		.loc 1 681 23 is_stmt 0 view .LVU9582
 29736 046c 029B     		ldr	r3, [sp, #8]
 29737 046e 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 29738              		.loc 1 681 8 view .LVU9583
 29739 0470 9F42     		cmp	r7, r3
 29740 0472 08D2     		bcs	.L1242
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 29741              		.loc 1 681 32 view .LVU9584
 29742 0474 5046     		mov	r0, r10
 29743 0476 FFF7FEFF 		bl	LZ4_read16
 29744              	.LVL2983:
 29745 047a 0600     		movs	r6, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 29746              		.loc 1 681 54 view .LVU9585
 29747 047c 3800     		movs	r0, r7
 29748 047e FFF7FEFF 		bl	LZ4_read16
 29749              	.LVL2984:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 29750              		.loc 1 681 28 view .LVU9586
 29751 0482 8642     		cmp	r6, r0
 29752 0484 0AD0     		beq	.L1594
 29753              	.L1242:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 29754              		.loc 1 682 5 is_stmt 1 view .LVU9587
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 29755              		.loc 1 682 8 is_stmt 0 view .LVU9588
 29756 0486 0D9B     		ldr	r3, [sp, #52]
 29757 0488 BB42     		cmp	r3, r7
 29758 048a 04D9     		bls	.L1243
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 29759              		.loc 1 682 28 view .LVU9589
 29760 048c 5346     		mov	r3, r10
 29761 048e 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 29762              		.loc 1 682 39 view .LVU9590
 29763 0490 3B78     		ldrb	r3, [r7]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 29764              		.loc 1 682 24 view .LVU9591
 29765 0492 9A42     		cmp	r2, r3
 29766 0494 07D0     		beq	.L1595
 29767              	.L1243:
 683:Core/Src/lz4.c **** }
 29768              		.loc 1 683 5 is_stmt 1 view .LVU9592
 683:Core/Src/lz4.c **** }
 29769              		.loc 1 683 27 is_stmt 0 view .LVU9593
 29770 0496 5B46     		mov	r3, fp
 29771 0498 FF1A     		subs	r7, r7, r3
 29772              	.LVL2985:
 683:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 731


 29773              		.loc 1 683 12 view .LVU9594
 29774 049a 42E7     		b	.L1238
 29775              	.LVL2986:
 29776              	.L1594:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 29777              		.loc 1 681 74 is_stmt 1 view .LVU9595
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 29778              		.loc 1 681 77 is_stmt 0 view .LVU9596
 29779 049c 0237     		adds	r7, r7, #2
 29780              	.LVL2987:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 29781              		.loc 1 681 82 is_stmt 1 view .LVU9597
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 29782              		.loc 1 681 88 is_stmt 0 view .LVU9598
 29783 049e 0223     		movs	r3, #2
 29784 04a0 9C46     		mov	ip, r3
 29785 04a2 E244     		add	r10, r10, ip
 29786              	.LVL2988:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 29787              		.loc 1 681 88 view .LVU9599
 29788 04a4 EFE7     		b	.L1242
 29789              	.L1595:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 29790              		.loc 1 682 46 is_stmt 1 view .LVU9600
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 29791              		.loc 1 682 49 is_stmt 0 view .LVU9601
 29792 04a6 0137     		adds	r7, r7, #1
 29793              	.LVL2989:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 29794              		.loc 1 682 49 view .LVU9602
 29795 04a8 F5E7     		b	.L1243
 29796              	.LVL2990:
 29797              	.L1591:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 29798              		.loc 1 682 49 view .LVU9603
 29799              	.LBE5745:
 29800              	.LBE5746:
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 29801              		.loc 1 1184 17 is_stmt 1 view .LVU9604
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 29802              		.loc 1 1184 24 is_stmt 0 view .LVU9605
 29803 04aa 0A9A     		ldr	r2, [sp, #40]
 29804 04ac 1378     		ldrb	r3, [r2]
 29805 04ae 0F33     		adds	r3, r3, #15
 29806 04b0 1370     		strb	r3, [r2]
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 29807              		.loc 1 1185 17 is_stmt 1 view .LVU9606
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 29808              		.loc 1 1185 27 is_stmt 0 view .LVU9607
 29809 04b2 0F3F     		subs	r7, r7, #15
 29810              	.LVL2991:
1186:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
 29811              		.loc 1 1186 17 is_stmt 1 view .LVU9608
 29812 04b4 0121     		movs	r1, #1
 29813 04b6 4942     		rsbs	r1, r1, #0
 29814 04b8 2000     		movs	r0, r4
 29815 04ba FFF7FEFF 		bl	LZ4_write32
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 732


 29816              	.LVL2992:
1187:Core/Src/lz4.c ****                     op+=4;
 29817              		.loc 1 1187 17 view .LVU9609
1187:Core/Src/lz4.c ****                     op+=4;
 29818              		.loc 1 1187 23 is_stmt 0 view .LVU9610
 29819 04be 08E0     		b	.L1245
 29820              	.L1246:
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 29821              		.loc 1 1188 21 is_stmt 1 view .LVU9611
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 29822              		.loc 1 1188 23 is_stmt 0 view .LVU9612
 29823 04c0 0434     		adds	r4, r4, #4
 29824              	.LVL2993:
1189:Core/Src/lz4.c ****                     matchCode -= 4*255;
 29825              		.loc 1 1189 21 is_stmt 1 view .LVU9613
 29826 04c2 0121     		movs	r1, #1
 29827 04c4 4942     		rsbs	r1, r1, #0
 29828 04c6 2000     		movs	r0, r4
 29829 04c8 FFF7FEFF 		bl	LZ4_write32
 29830              	.LVL2994:
1190:Core/Src/lz4.c ****                 }
 29831              		.loc 1 1190 21 view .LVU9614
1190:Core/Src/lz4.c ****                 }
 29832              		.loc 1 1190 31 is_stmt 0 view .LVU9615
 29833 04cc 414B     		ldr	r3, .L1668+4
 29834 04ce 9C46     		mov	ip, r3
 29835 04d0 6744     		add	r7, r7, ip
 29836              	.LVL2995:
 29837              	.L1245:
1187:Core/Src/lz4.c ****                     op+=4;
 29838              		.loc 1 1187 23 is_stmt 1 view .LVU9616
 29839 04d2 FF23     		movs	r3, #255
 29840 04d4 9B00     		lsls	r3, r3, #2
 29841 04d6 9F42     		cmp	r7, r3
 29842 04d8 F2D2     		bcs	.L1246
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 29843              		.loc 1 1192 17 view .LVU9617
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 29844              		.loc 1 1192 33 is_stmt 0 view .LVU9618
 29845 04da FF21     		movs	r1, #255
 29846 04dc 3800     		movs	r0, r7
 29847 04de FFF7FEFF 		bl	__aeabi_uidiv
 29848              	.LVL2996:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 29849              		.loc 1 1192 20 view .LVU9619
 29850 04e2 2418     		adds	r4, r4, r0
 29851              	.LVL2997:
1193:Core/Src/lz4.c ****             } else
 29852              		.loc 1 1193 17 is_stmt 1 view .LVU9620
1193:Core/Src/lz4.c ****             } else
 29853              		.loc 1 1193 42 is_stmt 0 view .LVU9621
 29854 04e4 FF21     		movs	r1, #255
 29855 04e6 3800     		movs	r0, r7
 29856 04e8 FFF7FEFF 		bl	__aeabi_uidivmod
 29857              	.LVL2998:
1193:Core/Src/lz4.c ****             } else
 29858              		.loc 1 1193 20 view .LVU9622
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 733


 29859 04ec 631C     		adds	r3, r4, #1
 29860 04ee 0A93     		str	r3, [sp, #40]
 29861              	.LVL2999:
1193:Core/Src/lz4.c ****             } else
 29862              		.loc 1 1193 23 view .LVU9623
 29863 04f0 2170     		strb	r1, [r4]
 29864 04f2 2DE7     		b	.L1247
 29865              	.LVL3000:
 29866              	.L1248:
1193:Core/Src/lz4.c ****             } else
 29867              		.loc 1 1193 23 view .LVU9624
 29868              	.LBE5773:
1268:Core/Src/lz4.c **** 
 29869              		.loc 1 1268 18 view .LVU9625
 29870 04f4 2E00     		movs	r6, r5
 29871              	.LVL3001:
1268:Core/Src/lz4.c **** 
 29872              		.loc 1 1268 9 is_stmt 1 view .LVU9626
1268:Core/Src/lz4.c **** 
 29873              		.loc 1 1268 18 is_stmt 0 view .LVU9627
 29874 04f6 0135     		adds	r5, r5, #1
 29875              	.LVL3002:
 29876              	.LBB5774:
 29877              	.LBI5774:
 778:Core/Src/lz4.c **** {
 29878              		.loc 1 778 22 is_stmt 1 view .LVU9628
 29879              	.LBB5775:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 29880              		.loc 1 780 5 view .LVU9629
 781:Core/Src/lz4.c **** }
 29881              		.loc 1 781 5 view .LVU9630
 781:Core/Src/lz4.c **** }
 29882              		.loc 1 781 12 is_stmt 0 view .LVU9631
 29883 04f8 2800     		movs	r0, r5
 29884 04fa FFF7FEFF 		bl	LZ4_read32
 29885              	.LVL3003:
 29886              	.LBB5776:
 29887              	.LBI5776:
 758:Core/Src/lz4.c **** {
 29888              		.loc 1 758 22 is_stmt 1 view .LVU9632
 29889              	.LBB5777:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 29890              		.loc 1 760 5 view .LVU9633
 763:Core/Src/lz4.c **** }
 29891              		.loc 1 763 9 view .LVU9634
 763:Core/Src/lz4.c **** }
 29892              		.loc 1 763 27 is_stmt 0 view .LVU9635
 29893 04fe 8300     		lsls	r3, r0, #2
 29894 0500 1B18     		adds	r3, r3, r0
 29895 0502 5B01     		lsls	r3, r3, #5
 29896 0504 1B1A     		subs	r3, r3, r0
 29897 0506 5A01     		lsls	r2, r3, #5
 29898 0508 9B18     		adds	r3, r3, r2
 29899 050a 9B00     		lsls	r3, r3, #2
 29900 050c 1B1A     		subs	r3, r3, r0
 29901 050e 5C01     		lsls	r4, r3, #5
 29902 0510 E31A     		subs	r3, r4, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 734


 29903 0512 1C02     		lsls	r4, r3, #8
 29904 0514 E41A     		subs	r4, r4, r3
 29905 0516 2401     		lsls	r4, r4, #4
 29906 0518 2418     		adds	r4, r4, r0
 763:Core/Src/lz4.c **** }
 29907              		.loc 1 763 42 view .LVU9636
 29908 051a 240D     		lsrs	r4, r4, #20
 29909 051c 0196     		str	r6, [sp, #4]
 29910 051e 5CE6     		b	.L1250
 29911              	.LVL3004:
 29912              	.L1516:
 763:Core/Src/lz4.c **** }
 29913              		.loc 1 763 42 view .LVU9637
 29914              	.LBE5777:
 29915              	.LBE5776:
 29916              	.LBE5775:
 29917              	.LBE5774:
 29918              	.LBE5783:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 29919              		.loc 1 946 11 view .LVU9638
 29920 0520 039B     		ldr	r3, [sp, #12]
 29921              	.LVL3005:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 29922              		.loc 1 946 11 view .LVU9639
 29923 0522 0A93     		str	r3, [sp, #40]
 29924              	.LVL3006:
 29925              	.L1226:
 29926              	.LBB5784:
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 29927              		.loc 1 1274 9 is_stmt 1 view .LVU9640
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 29928              		.loc 1 1274 40 is_stmt 0 view .LVU9641
 29929 0524 029B     		ldr	r3, [sp, #8]
 29930 0526 019A     		ldr	r2, [sp, #4]
 29931 0528 9D1A     		subs	r5, r3, r2
 29932              	.LVL3007:
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 29933              		.loc 1 1275 9 is_stmt 1 view .LVU9642
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 29934              		.loc 1 1276 46 is_stmt 0 view .LVU9643
 29935 052a 2800     		movs	r0, r5
 29936 052c F030     		adds	r0, r0, #240
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 29937              		.loc 1 1276 56 view .LVU9644
 29938 052e FF21     		movs	r1, #255
 29939 0530 FFF7FEFF 		bl	__aeabi_uidiv
 29940              	.LVL3008:
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 29941              		.loc 1 1276 31 view .LVU9645
 29942 0534 2818     		adds	r0, r5, r0
 29943 0536 0130     		adds	r0, r0, #1
 29944 0538 0A9A     		ldr	r2, [sp, #40]
 29945 053a 9446     		mov	ip, r2
 29946 053c 6044     		add	r0, r0, ip
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 29947              		.loc 1 1275 32 view .LVU9646
 29948 053e 0B9B     		ldr	r3, [sp, #44]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 735


 29949 0540 8342     		cmp	r3, r0
 29950 0542 2DD3     		bcc	.L1520
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 29951              		.loc 1 1287 9 is_stmt 1 view .LVU9647
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 29952              		.loc 1 1287 69 view .LVU9648
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 29953              		.loc 1 1288 9 view .LVU9649
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 29954              		.loc 1 1288 12 is_stmt 0 view .LVU9650
 29955 0544 0E2D     		cmp	r5, #14
 29956 0546 1BD9     		bls	.L1251
 29957              	.LBB5785:
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 29958              		.loc 1 1289 13 is_stmt 1 view .LVU9651
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 29959              		.loc 1 1289 20 is_stmt 0 view .LVU9652
 29960 0548 2B00     		movs	r3, r5
 29961 054a 0F3B     		subs	r3, r3, #15
 29962              	.LVL3009:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 29963              		.loc 1 1290 13 is_stmt 1 view .LVU9653
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 29964              		.loc 1 1290 16 is_stmt 0 view .LVU9654
 29965 054c 1000     		movs	r0, r2
 29966 054e 0132     		adds	r2, r2, #1
 29967              	.LVL3010:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 29968              		.loc 1 1290 19 view .LVU9655
 29969 0550 F021     		movs	r1, #240
 29970 0552 0170     		strb	r1, [r0]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 29971              		.loc 1 1291 13 is_stmt 1 view .LVU9656
 29972 0554 05E0     		b	.L1252
 29973              	.LVL3011:
 29974              	.L1519:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 29975              		.loc 1 1291 13 is_stmt 0 view .LVU9657
 29976              	.LBE5785:
 29977              	.LBE5784:
 29978              	.LBB5787:
1200:Core/Src/lz4.c **** 
 29979              		.loc 1 1200 16 view .LVU9658
 29980 0556 0195     		str	r5, [sp, #4]
 29981 0558 E4E7     		b	.L1226
 29982              	.LVL3012:
 29983              	.L1253:
1200:Core/Src/lz4.c **** 
 29984              		.loc 1 1200 16 view .LVU9659
 29985              	.LBE5787:
 29986              	.LBB5788:
 29987              	.LBB5786:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 29988              		.loc 1 1291 58 is_stmt 1 view .LVU9660
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 29989              		.loc 1 1291 64 is_stmt 0 view .LVU9661
 29990 055a FF21     		movs	r1, #255
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 736


 29991 055c 1170     		strb	r1, [r2]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 29992              		.loc 1 1291 40 is_stmt 1 view .LVU9662
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 29993              		.loc 1 1291 51 is_stmt 0 view .LVU9663
 29994 055e FF3B     		subs	r3, r3, #255
 29995              	.LVL3013:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 29996              		.loc 1 1291 61 view .LVU9664
 29997 0560 0132     		adds	r2, r2, #1
 29998              	.LVL3014:
 29999              	.L1252:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 30000              		.loc 1 1291 19 is_stmt 1 view .LVU9665
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 30001              		.loc 1 1291 13 is_stmt 0 view .LVU9666
 30002 0562 FE2B     		cmp	r3, #254
 30003 0564 F9D8     		bhi	.L1253
1292:Core/Src/lz4.c ****         } else {
 30004              		.loc 1 1292 13 is_stmt 1 view .LVU9667
1292:Core/Src/lz4.c ****         } else {
 30005              		.loc 1 1292 16 is_stmt 0 view .LVU9668
 30006 0566 541C     		adds	r4, r2, #1
 30007              	.LVL3015:
1292:Core/Src/lz4.c ****         } else {
 30008              		.loc 1 1292 19 view .LVU9669
 30009 0568 1370     		strb	r3, [r2]
 30010              	.LVL3016:
 30011              	.L1254:
1292:Core/Src/lz4.c ****         } else {
 30012              		.loc 1 1292 19 view .LVU9670
 30013              	.LBE5786:
1296:Core/Src/lz4.c ****         ip = anchor + lastRun;
 30014              		.loc 1 1296 9 is_stmt 1 view .LVU9671
 30015 056a 2A00     		movs	r2, r5
 30016 056c 0199     		ldr	r1, [sp, #4]
 30017 056e 2000     		movs	r0, r4
 30018 0570 FFF7FEFF 		bl	memcpy
 30019              	.LVL3017:
1297:Core/Src/lz4.c ****         op += lastRun;
 30020              		.loc 1 1297 9 view .LVU9672
1298:Core/Src/lz4.c ****     }
 30021              		.loc 1 1298 9 view .LVU9673
1298:Core/Src/lz4.c ****     }
 30022              		.loc 1 1298 12 is_stmt 0 view .LVU9674
 30023 0574 6419     		adds	r4, r4, r5
 30024              	.LVL3018:
1298:Core/Src/lz4.c ****     }
 30025              		.loc 1 1298 12 view .LVU9675
 30026              	.LBE5788:
1301:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
 30027              		.loc 1 1301 5 is_stmt 1 view .LVU9676
1304:Core/Src/lz4.c ****     assert(result > 0);
 30028              		.loc 1 1304 5 view .LVU9677
1304:Core/Src/lz4.c ****     assert(result > 0);
 30029              		.loc 1 1304 12 is_stmt 0 view .LVU9678
 30030 0576 039B     		ldr	r3, [sp, #12]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 737


 30031 0578 E31A     		subs	r3, r4, r3
 30032 057a 9A46     		mov	r10, r3
 30033              	.LVL3019:
1305:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
 30034              		.loc 1 1305 5 is_stmt 1 view .LVU9679
1306:Core/Src/lz4.c ****     return result;
 30035              		.loc 1 1306 5 view .LVU9680
1306:Core/Src/lz4.c ****     return result;
 30036              		.loc 1 1306 94 view .LVU9681
1307:Core/Src/lz4.c **** }
 30037              		.loc 1 1307 5 view .LVU9682
1307:Core/Src/lz4.c **** }
 30038              		.loc 1 1307 12 is_stmt 0 view .LVU9683
 30039 057c 01F096FF 		bl	.L1215	@ far jump
 30040              	.LVL3020:
 30041              	.L1251:
 30042              	.LBB5789:
1294:Core/Src/lz4.c ****         }
 30043              		.loc 1 1294 13 is_stmt 1 view .LVU9684
1294:Core/Src/lz4.c ****         }
 30044              		.loc 1 1294 16 is_stmt 0 view .LVU9685
 30045 0580 0A9A     		ldr	r2, [sp, #40]
 30046              	.LVL3021:
1294:Core/Src/lz4.c ****         }
 30047              		.loc 1 1294 16 view .LVU9686
 30048 0582 541C     		adds	r4, r2, #1
 30049              	.LVL3022:
1294:Core/Src/lz4.c ****         }
 30050              		.loc 1 1294 21 view .LVU9687
 30051 0584 2B01     		lsls	r3, r5, #4
1294:Core/Src/lz4.c ****         }
 30052              		.loc 1 1294 19 view .LVU9688
 30053 0586 1370     		strb	r3, [r2]
 30054 0588 EFE7     		b	.L1254
 30055              	.LVL3023:
 30056              	.L1514:
1294:Core/Src/lz4.c ****         }
 30057              		.loc 1 1294 19 view .LVU9689
 30058              	.LBE5789:
 30059              	.LBE5797:
 30060              	.LBE5804:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 30061              		.loc 1 1330 58 view .LVU9690
 30062 058a 0023     		movs	r3, #0
 30063 058c 9A46     		mov	r10, r3
 30064 058e 01F08DFF 		bl	.L1215	@ far jump
 30065              	.LVL3024:
 30066              	.L1515:
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 30067              		.loc 1 1332 71 view .LVU9691
 30068 0592 DA46     		mov	r10, fp
 30069 0594 01F08AFF 		bl	.L1215	@ far jump
 30070              	.LVL3025:
 30071              	.L1517:
 30072              	.LBB5805:
 30073              	.LBB5798:
 30074              	.LBB5790:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 738


 30075              	.LBB5778:
1086:Core/Src/lz4.c ****             }
 30076              		.loc 1 1086 24 view .LVU9692
 30077 0598 099B     		ldr	r3, [sp, #36]
 30078 059a 9A46     		mov	r10, r3
 30079 059c 01F086FF 		bl	.L1215	@ far jump
 30080              	.LVL3026:
 30081              	.L1520:
1086:Core/Src/lz4.c ****             }
 30082              		.loc 1 1086 24 view .LVU9693
 30083              	.LBE5778:
 30084              	.LBE5790:
 30085              	.LBB5791:
1284:Core/Src/lz4.c ****             }
 30086              		.loc 1 1284 24 view .LVU9694
 30087 05a0 0023     		movs	r3, #0
 30088 05a2 9A46     		mov	r10, r3
 30089              	.LVL3027:
1284:Core/Src/lz4.c ****             }
 30090              		.loc 1 1284 24 view .LVU9695
 30091              	.LBE5791:
 30092              	.LBE5798:
 30093              	.LBE5805:
 30094              	.LBE5811:
 30095              	.LBE5817:
1680:Core/Src/lz4.c ****         else
 30096              		.loc 1 1680 20 view .LVU9696
 30097 05a4 01F082FF 		bl	.L1215	@ far jump
 30098              	.LVL3028:
 30099              	.L1223:
1682:Core/Src/lz4.c ****     }
 30100              		.loc 1 1682 13 is_stmt 1 view .LVU9697
 30101              	.LBB5818:
 30102              	.LBI5818:
1314:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 30103              		.loc 1 1314 22 view .LVU9698
 30104              	.LBB5819:
1327:Core/Src/lz4.c ****                 srcSize, dstCapacity);
 30105              		.loc 1 1327 5 view .LVU9699
1328:Core/Src/lz4.c **** 
 30106              		.loc 1 1328 38 view .LVU9700
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 30107              		.loc 1 1330 5 view .LVU9701
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 30108              		.loc 1 1330 8 is_stmt 0 view .LVU9702
 30109 05a8 FC22     		movs	r2, #252
 30110 05aa D205     		lsls	r2, r2, #23
 30111 05ac 9542     		cmp	r5, r2
 30112 05ae 00D9     		bls	.LCB38588
 30113 05b0 29E2     		b	.L1521	@long jump
 30114              	.LCB38588:
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 30115              		.loc 1 1331 5 is_stmt 1 view .LVU9703
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 30116              		.loc 1 1331 8 is_stmt 0 view .LVU9704
 30117 05b2 5A46     		mov	r2, fp
 30118 05b4 002A     		cmp	r2, #0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 739


 30119 05b6 0FD1     		bne	.L1257
 30120              	.LVL3029:
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 30121              		.loc 1 1332 9 is_stmt 1 view .LVU9705
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 30122              		.loc 1 1332 43 is_stmt 0 view .LVU9706
 30123 05b8 209B     		ldr	r3, [sp, #128]
 30124 05ba 002B     		cmp	r3, #0
 30125 05bc 00DC     		bgt	.LCB38598
 30126 05be 26E2     		b	.L1522	@long jump
 30127              	.LCB38598:
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 30128              		.loc 1 1333 9 is_stmt 1 view .LVU9707
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 30129              		.loc 1 1333 49 view .LVU9708
1334:Core/Src/lz4.c ****         assert(dst != NULL);
 30130              		.loc 1 1334 9 view .LVU9709
1335:Core/Src/lz4.c ****         dst[0] = 0;
 30131              		.loc 1 1335 9 view .LVU9710
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 30132              		.loc 1 1336 9 view .LVU9711
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 30133              		.loc 1 1336 16 is_stmt 0 view .LVU9712
 30134 05c0 0023     		movs	r3, #0
 30135 05c2 039A     		ldr	r2, [sp, #12]
 30136              	.LVL3030:
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 30137              		.loc 1 1336 16 view .LVU9713
 30138 05c4 1370     		strb	r3, [r2]
1337:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
 30139              		.loc 1 1337 9 is_stmt 1 view .LVU9714
1341:Core/Src/lz4.c ****     }
 30140              		.loc 1 1341 9 view .LVU9715
1341:Core/Src/lz4.c ****     }
 30141              		.loc 1 1341 16 is_stmt 0 view .LVU9716
 30142 05c6 0133     		adds	r3, r3, #1
 30143 05c8 9A46     		mov	r10, r3
 30144 05ca 01F06FFF 		bl	.L1215	@ far jump
 30145              	.L1669:
 30146 05ce C046     		.align	2
 30147              	.L1668:
 30148 05d0 FFFF0000 		.word	65535
 30149 05d4 04FCFFFF 		.word	-1020
 30150              	.LVL3031:
 30151              	.L1257:
1343:Core/Src/lz4.c **** 
 30152              		.loc 1 1343 5 is_stmt 1 view .LVU9717
1345:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
 30153              		.loc 1 1345 5 view .LVU9718
 30154              	.LBB5820:
 30155              	.LBI5820:
 904:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 30156              		.loc 1 904 22 view .LVU9719
 30157              	.LBB5821:
 917:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 30158              		.loc 1 917 5 view .LVU9720
 918:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 740


 30159              		.loc 1 918 5 view .LVU9721
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 30160              		.loc 1 920 5 view .LVU9722
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 30161              		.loc 1 920 15 is_stmt 0 view .LVU9723
 30162 05d8 E04A     		ldr	r2, .L1670
 30163              	.LVL3032:
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 30164              		.loc 1 920 15 view .LVU9724
 30165 05da BC58     		ldr	r4, [r7, r2]
 30166              	.LVL3033:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 30167              		.loc 1 921 5 is_stmt 1 view .LVU9725
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 30168              		.loc 1 921 17 is_stmt 0 view .LVU9726
 30169 05dc 019D     		ldr	r5, [sp, #4]
 30170              	.LVL3034:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 30171              		.loc 1 921 17 view .LVU9727
 30172 05de 291B     		subs	r1, r5, r4
 30173 05e0 8846     		mov	r8, r1
 30174              	.LVL3035:
 922:Core/Src/lz4.c **** 
 30175              		.loc 1 922 5 is_stmt 1 view .LVU9728
 924:Core/Src/lz4.c ****     const BYTE* const dictionary =
 30176              		.loc 1 924 5 view .LVU9729
 925:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
 30177              		.loc 1 925 5 view .LVU9730
 927:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
 30178              		.loc 1 927 5 view .LVU9731
 929:Core/Src/lz4.c **** 
 30179              		.loc 1 929 5 view .LVU9732
 931:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
 30180              		.loc 1 931 5 view .LVU9733
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 30181              		.loc 1 932 5 view .LVU9734
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 30182              		.loc 1 933 5 view .LVU9735
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 30183              		.loc 1 934 5 view .LVU9736
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 30184              		.loc 1 935 5 view .LVU9737
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 30185              		.loc 1 936 5 view .LVU9738
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 30186              		.loc 1 936 23 is_stmt 0 view .LVU9739
 30187 05e2 0299     		ldr	r1, [sp, #8]
 30188              	.LVL3036:
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 30189              		.loc 1 936 23 view .LVU9740
 30190 05e4 0800     		movs	r0, r1
 30191 05e6 0B38     		subs	r0, r0, #11
 30192 05e8 0690     		str	r0, [sp, #24]
 30193              	.LVL3037:
 937:Core/Src/lz4.c **** 
 30194              		.loc 1 937 5 is_stmt 1 view .LVU9741
 937:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 741


 30195              		.loc 1 937 23 is_stmt 0 view .LVU9742
 30196 05ea 0539     		subs	r1, r1, #5
 30197 05ec 0C91     		str	r1, [sp, #48]
 30198              	.LVL3038:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 30199              		.loc 1 941 5 is_stmt 1 view .LVU9743
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 30200              		.loc 1 946 5 view .LVU9744
 947:Core/Src/lz4.c **** 
 30201              		.loc 1 947 5 view .LVU9745
 947:Core/Src/lz4.c **** 
 30202              		.loc 1 947 17 is_stmt 0 view .LVU9746
 30203 05ee 039E     		ldr	r6, [sp, #12]
 30204 05f0 3100     		movs	r1, r6
 30205              	.LVL3039:
 947:Core/Src/lz4.c **** 
 30206              		.loc 1 947 17 view .LVU9747
 30207 05f2 2098     		ldr	r0, [sp, #128]
 30208              	.LVL3040:
 947:Core/Src/lz4.c **** 
 30209              		.loc 1 947 17 view .LVU9748
 30210 05f4 8446     		mov	ip, r0
 30211 05f6 6144     		add	r1, r1, ip
 30212 05f8 0A91     		str	r1, [sp, #40]
 30213              	.LVL3041:
 949:Core/Src/lz4.c ****     U32 forwardH;
 30214              		.loc 1 949 5 is_stmt 1 view .LVU9749
 950:Core/Src/lz4.c **** 
 30215              		.loc 1 950 5 view .LVU9750
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 30216              		.loc 1 952 5 view .LVU9751
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 30217              		.loc 1 952 98 view .LVU9752
 953:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 30218              		.loc 1 953 5 view .LVU9753
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 30219              		.loc 1 956 5 view .LVU9754
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 30220              		.loc 1 957 5 view .LVU9755
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 30221              		.loc 1 958 5 view .LVU9756
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 30222              		.loc 1 958 27 view .LVU9757
 959:Core/Src/lz4.c **** 
 30223              		.loc 1 959 5 view .LVU9758
 961:Core/Src/lz4.c **** 
 30224              		.loc 1 961 5 view .LVU9759
 961:Core/Src/lz4.c **** 
 30225              		.loc 1 961 14 is_stmt 0 view .LVU9760
 30226 05fa E91A     		subs	r1, r5, r3
 30227              	.LVL3042:
 961:Core/Src/lz4.c **** 
 30228              		.loc 1 961 14 view .LVU9761
 30229 05fc 0B91     		str	r1, [sp, #44]
 30230              	.LVL3043:
 964:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 30231              		.loc 1 964 5 is_stmt 1 view .LVU9762
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 742


 970:Core/Src/lz4.c ****     }
 30232              		.loc 1 970 9 view .LVU9763
 970:Core/Src/lz4.c ****     }
 30233              		.loc 1 970 24 is_stmt 0 view .LVU9764
 30234 05fe 5B44     		add	r3, r3, fp
 30235              	.LVL3044:
 970:Core/Src/lz4.c ****     }
 30236              		.loc 1 970 24 view .LVU9765
 30237 0600 D749     		ldr	r1, .L1670+4
 30238              	.LVL3045:
 970:Core/Src/lz4.c ****     }
 30239              		.loc 1 970 24 view .LVU9766
 30240 0602 7B50     		str	r3, [r7, r1]
 30241              	.LVL3046:
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 30242              		.loc 1 972 5 is_stmt 1 view .LVU9767
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 30243              		.loc 1 972 25 is_stmt 0 view .LVU9768
 30244 0604 5B46     		mov	r3, fp
 30245 0606 1B19     		adds	r3, r3, r4
 30246 0608 BB50     		str	r3, [r7, r2]
 973:Core/Src/lz4.c **** 
 30247              		.loc 1 973 5 is_stmt 1 view .LVU9769
 973:Core/Src/lz4.c **** 
 30248              		.loc 1 973 21 is_stmt 0 view .LVU9770
 30249 060a D64B     		ldr	r3, .L1670+8
 30250 060c 0222     		movs	r2, #2
 30251 060e FA50     		str	r2, [r7, r3]
 975:Core/Src/lz4.c **** 
 30252              		.loc 1 975 5 is_stmt 1 view .LVU9771
 975:Core/Src/lz4.c **** 
 30253              		.loc 1 975 8 is_stmt 0 view .LVU9772
 30254 0610 5B46     		mov	r3, fp
 30255 0612 0C2B     		cmp	r3, #12
 30256 0614 00DC     		bgt	.LCB38746
 30257 0616 C1E1     		b	.L1523	@long jump
 30258              	.LCB38746:
 30259              	.LVL3047:
 30260              	.LBB5822:
 978:Core/Src/lz4.c ****         if (tableType == byPtr) {
 30261              		.loc 1 978 9 is_stmt 1 view .LVU9773
 30262              	.LBB5823:
 30263              	.LBI5823:
 778:Core/Src/lz4.c **** {
 30264              		.loc 1 778 22 view .LVU9774
 30265              	.LBB5824:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 30266              		.loc 1 780 5 view .LVU9775
 781:Core/Src/lz4.c **** }
 30267              		.loc 1 781 5 view .LVU9776
 781:Core/Src/lz4.c **** }
 30268              		.loc 1 781 12 is_stmt 0 view .LVU9777
 30269 0618 2800     		movs	r0, r5
 30270 061a FFF7FEFF 		bl	LZ4_read32
 30271              	.LVL3048:
 30272              	.LBB5825:
 30273              	.LBI5825:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 743


 758:Core/Src/lz4.c **** {
 30274              		.loc 1 758 22 is_stmt 1 view .LVU9778
 30275              	.LBB5826:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 30276              		.loc 1 760 5 view .LVU9779
 763:Core/Src/lz4.c **** }
 30277              		.loc 1 763 9 view .LVU9780
 763:Core/Src/lz4.c **** }
 30278              		.loc 1 763 27 is_stmt 0 view .LVU9781
 30279 061e 8300     		lsls	r3, r0, #2
 30280 0620 1B18     		adds	r3, r3, r0
 30281 0622 5B01     		lsls	r3, r3, #5
 30282 0624 1B1A     		subs	r3, r3, r0
 30283 0626 5A01     		lsls	r2, r3, #5
 30284 0628 9B18     		adds	r3, r3, r2
 30285 062a 9B00     		lsls	r3, r3, #2
 30286 062c 1B1A     		subs	r3, r3, r0
 30287 062e 5A01     		lsls	r2, r3, #5
 30288 0630 D21A     		subs	r2, r2, r3
 30289 0632 1302     		lsls	r3, r2, #8
 30290 0634 9B1A     		subs	r3, r3, r2
 30291 0636 1B01     		lsls	r3, r3, #4
 30292 0638 1818     		adds	r0, r3, r0
 30293              	.LVL3049:
 763:Core/Src/lz4.c **** }
 30294              		.loc 1 763 42 view .LVU9782
 30295 063a 000D     		lsrs	r0, r0, #20
 30296              	.LVL3050:
 763:Core/Src/lz4.c **** }
 30297              		.loc 1 763 42 view .LVU9783
 30298              	.LBE5826:
 30299              	.LBE5825:
 30300              	.LBE5824:
 30301              	.LBE5823:
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 30302              		.loc 1 979 9 is_stmt 1 view .LVU9784
 982:Core/Src/lz4.c ****     }   }
 30303              		.loc 1 982 13 view .LVU9785
 30304              	.LBB5827:
 30305              	.LBI5827:
 796:Core/Src/lz4.c **** {
 30306              		.loc 1 796 23 view .LVU9786
 30307              	.LBE5827:
 30308              	.LBE5822:
 30309              	.LBE5821:
 30310              	.LBE5820:
 30311              	.LBE5819:
 30312              	.LBE5818:
 798:Core/Src/lz4.c ****     {
 30313              		.loc 1 798 5 view .LVU9787
 30314              	.LBB5934:
 30315              	.LBB5928:
 30316              	.LBB5921:
 30317              	.LBB5914:
 30318              	.LBB5830:
 30319              	.LBB5829:
 30320              	.LBB5828:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 744


 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 30321              		.loc 1 803 19 view .LVU9788
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 30322              		.loc 1 803 54 view .LVU9789
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 30323              		.loc 1 803 63 is_stmt 0 view .LVU9790
 30324 063c 8000     		lsls	r0, r0, #2
 30325              	.LVL3051:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 30326              		.loc 1 803 67 view .LVU9791
 30327 063e 3C50     		str	r4, [r7, r0]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 30328              		.loc 1 803 74 is_stmt 1 view .LVU9792
 30329              	.LVL3052:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 30330              		.loc 1 803 74 is_stmt 0 view .LVU9793
 30331              	.LBE5828:
 30332              	.LBE5829:
 30333              	.LBE5830:
 984:Core/Src/lz4.c **** 
 30334              		.loc 1 984 5 is_stmt 1 view .LVU9794
 984:Core/Src/lz4.c **** 
 30335              		.loc 1 984 7 is_stmt 0 view .LVU9795
 30336 0640 0135     		adds	r5, r5, #1
 30337              	.LVL3053:
 984:Core/Src/lz4.c **** 
 30338              		.loc 1 984 11 is_stmt 1 view .LVU9796
 30339              	.LBB5831:
 30340              	.LBI5831:
 778:Core/Src/lz4.c **** {
 30341              		.loc 1 778 22 view .LVU9797
 30342              	.LBB5832:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 30343              		.loc 1 780 5 view .LVU9798
 781:Core/Src/lz4.c **** }
 30344              		.loc 1 781 5 view .LVU9799
 781:Core/Src/lz4.c **** }
 30345              		.loc 1 781 12 is_stmt 0 view .LVU9800
 30346 0642 2800     		movs	r0, r5
 30347 0644 FFF7FEFF 		bl	LZ4_read32
 30348              	.LVL3054:
 30349              	.LBB5833:
 30350              	.LBI5833:
 758:Core/Src/lz4.c **** {
 30351              		.loc 1 758 22 is_stmt 1 view .LVU9801
 30352              	.LBB5834:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 30353              		.loc 1 760 5 view .LVU9802
 763:Core/Src/lz4.c **** }
 30354              		.loc 1 763 9 view .LVU9803
 763:Core/Src/lz4.c **** }
 30355              		.loc 1 763 27 is_stmt 0 view .LVU9804
 30356 0648 8300     		lsls	r3, r0, #2
 30357 064a 1B18     		adds	r3, r3, r0
 30358 064c 5B01     		lsls	r3, r3, #5
 30359 064e 1B1A     		subs	r3, r3, r0
 30360 0650 5A01     		lsls	r2, r3, #5
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 745


 30361 0652 9B18     		adds	r3, r3, r2
 30362 0654 9B00     		lsls	r3, r3, #2
 30363 0656 1B1A     		subs	r3, r3, r0
 30364 0658 5C01     		lsls	r4, r3, #5
 30365              	.LVL3055:
 763:Core/Src/lz4.c **** }
 30366              		.loc 1 763 27 view .LVU9805
 30367 065a E31A     		subs	r3, r4, r3
 30368 065c 1C02     		lsls	r4, r3, #8
 30369 065e E41A     		subs	r4, r4, r3
 30370 0660 2401     		lsls	r4, r4, #4
 30371 0662 2418     		adds	r4, r4, r0
 763:Core/Src/lz4.c **** }
 30372              		.loc 1 763 42 view .LVU9806
 30373 0664 240D     		lsrs	r4, r4, #20
 30374 0666 0996     		str	r6, [sp, #36]
 30375 0668 0797     		str	r7, [sp, #28]
 30376              	.LVL3056:
 30377              	.L1282:
 763:Core/Src/lz4.c **** }
 30378              		.loc 1 763 42 view .LVU9807
 30379              	.LBE5834:
 30380              	.LBE5833:
 30381              	.LBE5832:
 30382              	.LBE5831:
 987:Core/Src/lz4.c ****         const BYTE* match;
 30383              		.loc 1 987 5 is_stmt 1 view .LVU9808
 30384              	.LBB5835:
 988:Core/Src/lz4.c ****         BYTE* token;
 30385              		.loc 1 988 9 view .LVU9809
 989:Core/Src/lz4.c ****         const BYTE* filledIp;
 30386              		.loc 1 989 9 view .LVU9810
 990:Core/Src/lz4.c **** 
 30387              		.loc 1 990 9 view .LVU9811
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 30388              		.loc 1 993 9 view .LVU9812
 30389              	.LBB5836:
1015:Core/Src/lz4.c ****             int step = 1;
 30390              		.loc 1 1015 13 view .LVU9813
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 30391              		.loc 1 1016 13 view .LVU9814
1017:Core/Src/lz4.c ****             do {
 30392              		.loc 1 1017 13 view .LVU9815
1017:Core/Src/lz4.c ****             do {
 30393              		.loc 1 1017 17 is_stmt 0 view .LVU9816
 30394 066a 219B     		ldr	r3, [sp, #132]
 30395 066c 9B01     		lsls	r3, r3, #6
 30396 066e 0493     		str	r3, [sp, #16]
 30397              	.LVL3057:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 30398              		.loc 1 1016 17 view .LVU9817
 30399 0670 0126     		movs	r6, #1
 30400              	.LVL3058:
 30401              	.L1259:
1018:Core/Src/lz4.c ****                 U32 const h = forwardH;
 30402              		.loc 1 1018 13 is_stmt 1 view .LVU9818
 30403              	.LBB5837:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 746


1019:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
 30404              		.loc 1 1019 17 view .LVU9819
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 30405              		.loc 1 1020 17 view .LVU9820
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 30406              		.loc 1 1020 53 is_stmt 0 view .LVU9821
 30407 0672 4346     		mov	r3, r8
 30408 0674 EB1A     		subs	r3, r5, r3
 30409 0676 9A46     		mov	r10, r3
 30410              	.LVL3059:
1021:Core/Src/lz4.c ****                 assert(matchIndex <= current);
 30411              		.loc 1 1021 17 is_stmt 1 view .LVU9822
 30412              	.LBB5838:
 30413              	.LBI5838:
 827:Core/Src/lz4.c **** {
 30414              		.loc 1 827 22 view .LVU9823
 30415              	.LBB5839:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 30416              		.loc 1 829 5 view .LVU9824
 30417              	.LBE5839:
 30418              	.LBE5838:
 30419              	.LBE5837:
 30420              	.LBE5836:
 30421              	.LBE5835:
 30422              	.LBE5914:
 30423              	.LBE5921:
 30424              	.LBE5928:
 30425              	.LBE5934:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 30426              		.loc 1 829 44 view .LVU9825
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 30427              		.loc 1 830 5 view .LVU9826
 30428              	.LBB5935:
 30429              	.LBB5929:
 30430              	.LBB5922:
 30431              	.LBB5915:
 30432              	.LBB5901:
 30433              	.LBB5851:
 30434              	.LBB5849:
 30435              	.LBB5841:
 30436              	.LBB5840:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 30437              		.loc 1 831 9 view .LVU9827
 832:Core/Src/lz4.c ****         return hashTable[h];
 30438              		.loc 1 832 9 view .LVU9828
 833:Core/Src/lz4.c ****     }
 30439              		.loc 1 833 9 view .LVU9829
 833:Core/Src/lz4.c ****     }
 30440              		.loc 1 833 25 is_stmt 0 view .LVU9830
 30441 0678 A700     		lsls	r7, r4, #2
 30442 067a 079B     		ldr	r3, [sp, #28]
 30443              	.LVL3060:
 833:Core/Src/lz4.c ****     }
 30444              		.loc 1 833 25 view .LVU9831
 30445 067c 9C46     		mov	ip, r3
 30446 067e 6744     		add	r7, r7, ip
 30447 0680 3B68     		ldr	r3, [r7]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 747


 30448 0682 9946     		mov	r9, r3
 30449              	.LVL3061:
 833:Core/Src/lz4.c ****     }
 30450              		.loc 1 833 25 view .LVU9832
 30451              	.LBE5840:
 30452              	.LBE5841:
1022:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
 30453              		.loc 1 1022 17 is_stmt 1 view .LVU9833
1023:Core/Src/lz4.c ****                 ip = forwardIp;
 30454              		.loc 1 1023 17 view .LVU9834
1024:Core/Src/lz4.c ****                 forwardIp += step;
 30455              		.loc 1 1024 17 view .LVU9835
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 30456              		.loc 1 1025 17 view .LVU9836
 30457 0684 0595     		str	r5, [sp, #20]
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 30458              		.loc 1 1025 27 is_stmt 0 view .LVU9837
 30459 0686 AD19     		adds	r5, r5, r6
 30460              	.LVL3062:
1026:Core/Src/lz4.c **** 
 30461              		.loc 1 1026 17 is_stmt 1 view .LVU9838
 30462 0688 049B     		ldr	r3, [sp, #16]
 30463              	.LVL3063:
1026:Core/Src/lz4.c **** 
 30464              		.loc 1 1026 22 is_stmt 0 view .LVU9839
 30465 068a 9E11     		asrs	r6, r3, #6
 30466              	.LVL3064:
1026:Core/Src/lz4.c **** 
 30467              		.loc 1 1026 22 view .LVU9840
 30468 068c 0133     		adds	r3, r3, #1
 30469 068e 0493     		str	r3, [sp, #16]
 30470              	.LVL3065:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 30471              		.loc 1 1028 17 is_stmt 1 view .LVU9841
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 30472              		.loc 1 1028 21 is_stmt 0 view .LVU9842
 30473 0690 069A     		ldr	r2, [sp, #24]
 30474 0692 9446     		mov	ip, r2
 30475 0694 AC45     		cmp	ip, r5
 30476 0696 9B41     		sbcs	r3, r3, r3
 30477              	.LVL3066:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 30478              		.loc 1 1028 21 view .LVU9843
 30479 0698 5B42     		rsbs	r3, r3, #0
 30480 069a 0893     		str	r3, [sp, #32]
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 30481              		.loc 1 1028 20 view .LVU9844
 30482 069c AA42     		cmp	r2, r5
 30483 069e 00D2     		bcs	.LCB39023
 30484 06a0 7EE1     		b	.L1258	@long jump
 30485              	.LCB39023:
1029:Core/Src/lz4.c **** 
 30486              		.loc 1 1029 17 is_stmt 1 view .LVU9845
1031:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 30487              		.loc 1 1031 17 view .LVU9846
1043:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 30488              		.loc 1 1043 24 view .LVU9847
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 748


1055:Core/Src/lz4.c ****                 }
 30489              		.loc 1 1055 21 view .LVU9848
1055:Core/Src/lz4.c ****                 }
 30490              		.loc 1 1055 27 is_stmt 0 view .LVU9849
 30491 06a2 C346     		mov	fp, r8
 30492 06a4 CB44     		add	fp, fp, r9
 30493              	.LVL3067:
1057:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
 30494              		.loc 1 1057 17 is_stmt 1 view .LVU9850
 30495              	.LBB5842:
 30496              	.LBI5842:
 778:Core/Src/lz4.c **** {
 30497              		.loc 1 778 22 view .LVU9851
 30498              	.LBB5843:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 30499              		.loc 1 780 5 view .LVU9852
 781:Core/Src/lz4.c **** }
 30500              		.loc 1 781 5 view .LVU9853
 781:Core/Src/lz4.c **** }
 30501              		.loc 1 781 12 is_stmt 0 view .LVU9854
 30502 06a6 2800     		movs	r0, r5
 30503 06a8 FFF7FEFF 		bl	LZ4_read32
 30504              	.LVL3068:
 30505              	.LBB5844:
 30506              	.LBI5844:
 758:Core/Src/lz4.c **** {
 30507              		.loc 1 758 22 is_stmt 1 view .LVU9855
 30508              	.LBB5845:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 30509              		.loc 1 760 5 view .LVU9856
 763:Core/Src/lz4.c **** }
 30510              		.loc 1 763 9 view .LVU9857
 763:Core/Src/lz4.c **** }
 30511              		.loc 1 763 27 is_stmt 0 view .LVU9858
 30512 06ac 8300     		lsls	r3, r0, #2
 30513 06ae 1B18     		adds	r3, r3, r0
 30514 06b0 5B01     		lsls	r3, r3, #5
 30515 06b2 1B1A     		subs	r3, r3, r0
 30516 06b4 5A01     		lsls	r2, r3, #5
 30517 06b6 9B18     		adds	r3, r3, r2
 30518 06b8 9B00     		lsls	r3, r3, #2
 30519 06ba 1B1A     		subs	r3, r3, r0
 30520 06bc 5C01     		lsls	r4, r3, #5
 30521              	.LVL3069:
 763:Core/Src/lz4.c **** }
 30522              		.loc 1 763 27 view .LVU9859
 30523 06be E31A     		subs	r3, r4, r3
 30524 06c0 1C02     		lsls	r4, r3, #8
 30525 06c2 E41A     		subs	r4, r4, r3
 30526 06c4 2401     		lsls	r4, r4, #4
 30527 06c6 2418     		adds	r4, r4, r0
 763:Core/Src/lz4.c **** }
 30528              		.loc 1 763 42 view .LVU9860
 30529 06c8 240D     		lsrs	r4, r4, #20
 30530              	.LVL3070:
 763:Core/Src/lz4.c **** }
 30531              		.loc 1 763 42 view .LVU9861
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 749


 30532              	.LBE5845:
 30533              	.LBE5844:
 30534              	.LBE5843:
 30535              	.LBE5842:
1058:Core/Src/lz4.c **** 
 30536              		.loc 1 1058 17 is_stmt 1 view .LVU9862
 30537              	.LBB5846:
 30538              	.LBI5846:
 796:Core/Src/lz4.c **** {
 30539              		.loc 1 796 23 view .LVU9863
 30540              	.LBE5846:
 30541              	.LBE5849:
 30542              	.LBE5851:
 30543              	.LBE5901:
 30544              	.LBE5915:
 30545              	.LBE5922:
 30546              	.LBE5929:
 30547              	.LBE5935:
 798:Core/Src/lz4.c ****     {
 30548              		.loc 1 798 5 view .LVU9864
 30549              	.LBB5936:
 30550              	.LBB5930:
 30551              	.LBB5923:
 30552              	.LBB5916:
 30553              	.LBB5902:
 30554              	.LBB5852:
 30555              	.LBB5850:
 30556              	.LBB5848:
 30557              	.LBB5847:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 30558              		.loc 1 803 19 view .LVU9865
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 30559              		.loc 1 803 54 view .LVU9866
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 30560              		.loc 1 803 67 is_stmt 0 view .LVU9867
 30561 06ca 5346     		mov	r3, r10
 30562 06cc 3B60     		str	r3, [r7]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 30563              		.loc 1 803 74 is_stmt 1 view .LVU9868
 30564              	.LVL3071:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 30565              		.loc 1 803 74 is_stmt 0 view .LVU9869
 30566              	.LBE5847:
 30567              	.LBE5848:
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 30568              		.loc 1 1060 17 is_stmt 1 view .LVU9870
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 30569              		.loc 1 1060 100 view .LVU9871
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 30570              		.loc 1 1061 17 view .LVU9872
1062:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
 30571              		.loc 1 1062 17 view .LVU9873
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 30572              		.loc 1 1063 17 view .LVU9874
1064:Core/Src/lz4.c ****                     continue;
 30573              		.loc 1 1064 33 is_stmt 0 view .LVU9875
 30574 06ce A64B     		ldr	r3, .L1670+12
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 750


 30575 06d0 4B44     		add	r3, r3, r9
1064:Core/Src/lz4.c ****                     continue;
 30576              		.loc 1 1064 19 view .LVU9876
 30577 06d2 9A45     		cmp	r10, r3
 30578 06d4 CDD8     		bhi	.L1259
1067:Core/Src/lz4.c **** 
 30579              		.loc 1 1067 17 is_stmt 1 view .LVU9877
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 30580              		.loc 1 1069 17 view .LVU9878
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 30581              		.loc 1 1069 21 is_stmt 0 view .LVU9879
 30582 06d6 5846     		mov	r0, fp
 30583 06d8 FFF7FEFF 		bl	LZ4_read32
 30584              	.LVL3072:
 30585 06dc 0700     		movs	r7, r0
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 30586              		.loc 1 1069 42 view .LVU9880
 30587 06de 0598     		ldr	r0, [sp, #20]
 30588 06e0 FFF7FEFF 		bl	LZ4_read32
 30589              	.LVL3073:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 30590              		.loc 1 1069 20 view .LVU9881
 30591 06e4 8742     		cmp	r7, r0
 30592 06e6 C4D1     		bne	.L1259
 30593 06e8 5946     		mov	r1, fp
 30594              	.LVL3074:
 30595              	.L1260:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 30596              		.loc 1 1069 20 view .LVU9882
 30597              	.LBE5850:
 30598              	.LBE5852:
1079:Core/Src/lz4.c **** 
 30599              		.loc 1 1079 15 is_stmt 1 view .LVU9883
1079:Core/Src/lz4.c **** 
 30600              		.loc 1 1079 29 is_stmt 0 view .LVU9884
 30601 06ea 019B     		ldr	r3, [sp, #4]
 30602 06ec 9C46     		mov	ip, r3
 30603 06ee 0598     		ldr	r0, [sp, #20]
 30604 06f0 8445     		cmp	ip, r0
 30605 06f2 9B41     		sbcs	r3, r3, r3
 30606 06f4 5B42     		rsbs	r3, r3, #0
 30607 06f6 0B9A     		ldr	r2, [sp, #44]
 30608 06f8 9446     		mov	ip, r2
 30609 06fa 8C45     		cmp	ip, r1
 30610 06fc 9241     		sbcs	r2, r2, r2
 30611 06fe 5242     		rsbs	r2, r2, #0
1079:Core/Src/lz4.c **** 
 30612              		.loc 1 1079 15 view .LVU9885
 30613 0700 1A42     		tst	r2, r3
 30614 0702 05D0     		beq	.L1261
1079:Core/Src/lz4.c **** 
 30615              		.loc 1 1079 55 view .LVU9886
 30616 0704 431E     		subs	r3, r0, #1
 30617 0706 1A78     		ldrb	r2, [r3]
 30618 0708 4B1E     		subs	r3, r1, #1
 30619 070a 1B78     		ldrb	r3, [r3]
1079:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 751


 30620              		.loc 1 1079 51 view .LVU9887
 30621 070c 9A42     		cmp	r2, r3
 30622 070e 29D0     		beq	.L1262
 30623              	.L1261:
 30624              	.LBB5853:
1082:Core/Src/lz4.c ****             token = op++;
 30625              		.loc 1 1082 54 view .LVU9888
 30626 0710 8B46     		mov	fp, r1
1082:Core/Src/lz4.c ****             token = op++;
 30627              		.loc 1 1082 13 is_stmt 1 view .LVU9889
1082:Core/Src/lz4.c ****             token = op++;
 30628              		.loc 1 1082 54 is_stmt 0 view .LVU9890
 30629 0712 059B     		ldr	r3, [sp, #20]
 30630 0714 019A     		ldr	r2, [sp, #4]
 30631 0716 9C1A     		subs	r4, r3, r2
 30632              	.LVL3075:
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 30633              		.loc 1 1083 13 is_stmt 1 view .LVU9891
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 30634              		.loc 1 1083 23 is_stmt 0 view .LVU9892
 30635 0718 099B     		ldr	r3, [sp, #36]
 30636 071a 5D1C     		adds	r5, r3, #1
 30637              	.LVL3076:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 30638              		.loc 1 1084 13 is_stmt 1 view .LVU9893
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 30639              		.loc 1 1085 18 is_stmt 0 view .LVU9894
 30640 071c FF21     		movs	r1, #255
 30641              	.LVL3077:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 30642              		.loc 1 1085 18 view .LVU9895
 30643 071e 2000     		movs	r0, r4
 30644 0720 FFF7FEFF 		bl	__aeabi_uidiv
 30645              	.LVL3078:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 30646              		.loc 1 1085 18 view .LVU9896
 30647 0724 2018     		adds	r0, r4, r0
 30648 0726 0300     		movs	r3, r0
 30649 0728 0833     		adds	r3, r3, #8
 30650 072a EB18     		adds	r3, r5, r3
 30651 072c 0A99     		ldr	r1, [sp, #40]
 30652 072e 8C46     		mov	ip, r1
 30653 0730 9C45     		cmp	ip, r3
 30654 0732 9241     		sbcs	r2, r2, r2
 30655 0734 5242     		rsbs	r2, r2, #0
 30656 0736 0492     		str	r2, [sp, #16]
 30657              	.LVL3079:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 30658              		.loc 1 1084 52 view .LVU9897
 30659 0738 9942     		cmp	r1, r3
 30660 073a 00D2     		bcs	.LCB39204
 30661 073c 6AE1     		b	.L1524	@long jump
 30662              	.LCB39204:
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 30663              		.loc 1 1088 13 is_stmt 1 view .LVU9898
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 30664              		.loc 1 1093 13 view .LVU9899
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 752


1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 30665              		.loc 1 1093 16 is_stmt 0 view .LVU9900
 30666 073e 0E2C     		cmp	r4, #14
 30667 0740 15D8     		bhi	.L1596
1099:Core/Src/lz4.c **** 
 30668              		.loc 1 1099 18 is_stmt 1 view .LVU9901
1099:Core/Src/lz4.c **** 
 30669              		.loc 1 1099 27 is_stmt 0 view .LVU9902
 30670 0742 2301     		lsls	r3, r4, #4
1099:Core/Src/lz4.c **** 
 30671              		.loc 1 1099 25 view .LVU9903
 30672 0744 099A     		ldr	r2, [sp, #36]
 30673 0746 1370     		strb	r3, [r2]
 30674              	.L1266:
1102:Core/Src/lz4.c ****             op+=litLength;
 30675              		.loc 1 1102 13 is_stmt 1 view .LVU9904
1102:Core/Src/lz4.c ****             op+=litLength;
 30676              		.loc 1 1102 41 is_stmt 0 view .LVU9905
 30677 0748 2C19     		adds	r4, r5, r4
 30678              	.LVL3080:
 30679              	.LBB5854:
 30680              	.LBI5854:
 446:Core/Src/lz4.c **** {
 30681              		.loc 1 446 6 is_stmt 1 view .LVU9906
 30682              	.LBB5855:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 30683              		.loc 1 448 5 view .LVU9907
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 30684              		.loc 1 449 5 view .LVU9908
 450:Core/Src/lz4.c **** 
 30685              		.loc 1 450 5 view .LVU9909
 450:Core/Src/lz4.c **** 
 30686              		.loc 1 450 5 is_stmt 0 view .LVU9910
 30687              	.LBE5855:
 30688              	.LBE5854:
1102:Core/Src/lz4.c ****             op+=litLength;
 30689              		.loc 1 1102 41 view .LVU9911
 30690 074a 019E     		ldr	r6, [sp, #4]
 30691              	.LVL3081:
 30692              	.L1267:
 30693              	.LBB5857:
 30694              	.LBB5856:
 452:Core/Src/lz4.c **** }
 30695              		.loc 1 452 5 is_stmt 1 view .LVU9912
 452:Core/Src/lz4.c **** }
 30696              		.loc 1 452 10 view .LVU9913
 30697 074c 0822     		movs	r2, #8
 30698 074e 3100     		movs	r1, r6
 30699 0750 2800     		movs	r0, r5
 30700 0752 FFF7FEFF 		bl	memcpy
 30701              	.LVL3082:
 452:Core/Src/lz4.c **** }
 30702              		.loc 1 452 29 view .LVU9914
 452:Core/Src/lz4.c **** }
 30703              		.loc 1 452 30 is_stmt 0 view .LVU9915
 30704 0756 0835     		adds	r5, r5, #8
 30705              	.LVL3083:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 753


 452:Core/Src/lz4.c **** }
 30706              		.loc 1 452 35 is_stmt 1 view .LVU9916
 452:Core/Src/lz4.c **** }
 30707              		.loc 1 452 36 is_stmt 0 view .LVU9917
 30708 0758 0836     		adds	r6, r6, #8
 30709              	.LVL3084:
 452:Core/Src/lz4.c **** }
 30710              		.loc 1 452 49 is_stmt 1 view .LVU9918
 452:Core/Src/lz4.c **** }
 30711              		.loc 1 452 5 is_stmt 0 view .LVU9919
 30712 075a AC42     		cmp	r4, r5
 30713 075c F6D8     		bhi	.L1267
 30714 075e 059D     		ldr	r5, [sp, #20]
 30715              	.LVL3085:
 452:Core/Src/lz4.c **** }
 30716              		.loc 1 452 5 view .LVU9920
 30717 0760 5E46     		mov	r6, fp
 30718              	.LVL3086:
 452:Core/Src/lz4.c **** }
 30719              		.loc 1 452 5 view .LVU9921
 30720 0762 78E0     		b	.L1281
 30721              	.LVL3087:
 30722              	.L1262:
 452:Core/Src/lz4.c **** }
 30723              		.loc 1 452 5 view .LVU9922
 30724              	.LBE5856:
 30725              	.LBE5857:
 30726              	.LBE5853:
1079:Core/Src/lz4.c **** 
 30727              		.loc 1 1079 87 is_stmt 1 view .LVU9923
1079:Core/Src/lz4.c **** 
 30728              		.loc 1 1079 89 is_stmt 0 view .LVU9924
 30729 0764 059B     		ldr	r3, [sp, #20]
 30730 0766 013B     		subs	r3, r3, #1
 30731 0768 0593     		str	r3, [sp, #20]
 30732              	.LVL3088:
1079:Core/Src/lz4.c **** 
 30733              		.loc 1 1079 93 is_stmt 1 view .LVU9925
1079:Core/Src/lz4.c **** 
 30734              		.loc 1 1079 98 is_stmt 0 view .LVU9926
 30735 076a 0139     		subs	r1, r1, #1
 30736              	.LVL3089:
1079:Core/Src/lz4.c **** 
 30737              		.loc 1 1079 98 view .LVU9927
 30738 076c BDE7     		b	.L1260
 30739              	.LVL3090:
 30740              	.L1596:
 30741              	.LBB5859:
 30742              	.LBB5858:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 30743              		.loc 1 1094 17 is_stmt 1 view .LVU9928
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 30744              		.loc 1 1094 43 is_stmt 0 view .LVU9929
 30745 076e 2300     		movs	r3, r4
 30746 0770 0F3B     		subs	r3, r3, #15
 30747              	.LVL3091:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 754


 30748              		.loc 1 1095 17 is_stmt 1 view .LVU9930
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 30749              		.loc 1 1095 24 is_stmt 0 view .LVU9931
 30750 0772 F022     		movs	r2, #240
 30751 0774 0999     		ldr	r1, [sp, #36]
 30752 0776 0A70     		strb	r2, [r1]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 30753              		.loc 1 1096 17 is_stmt 1 view .LVU9932
 30754 0778 03E0     		b	.L1264
 30755              	.L1265:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 30756              		.loc 1 1096 46 view .LVU9933
 30757              	.LVL3092:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 30758              		.loc 1 1096 52 is_stmt 0 view .LVU9934
 30759 077a FF22     		movs	r2, #255
 30760 077c 2A70     		strb	r2, [r5]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 30761              		.loc 1 1096 36 is_stmt 1 view .LVU9935
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 30762              		.loc 1 1096 39 is_stmt 0 view .LVU9936
 30763 077e FF3B     		subs	r3, r3, #255
 30764              	.LVL3093:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 30765              		.loc 1 1096 49 view .LVU9937
 30766 0780 0135     		adds	r5, r5, #1
 30767              	.LVL3094:
 30768              	.L1264:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 30769              		.loc 1 1096 23 is_stmt 1 view .LVU9938
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 30770              		.loc 1 1096 17 is_stmt 0 view .LVU9939
 30771 0782 FE2B     		cmp	r3, #254
 30772 0784 F9DC     		bgt	.L1265
1097:Core/Src/lz4.c ****             }
 30773              		.loc 1 1097 17 is_stmt 1 view .LVU9940
 30774              	.LVL3095:
1097:Core/Src/lz4.c ****             }
 30775              		.loc 1 1097 23 is_stmt 0 view .LVU9941
 30776 0786 2B70     		strb	r3, [r5]
1097:Core/Src/lz4.c ****             }
 30777              		.loc 1 1097 20 view .LVU9942
 30778 0788 0135     		adds	r5, r5, #1
 30779              	.LVL3096:
1097:Core/Src/lz4.c ****             }
 30780              		.loc 1 1097 20 view .LVU9943
 30781              	.LBE5858:
 30782 078a DDE7     		b	.L1266
 30783              	.LVL3097:
 30784              	.L1269:
1097:Core/Src/lz4.c ****             }
 30785              		.loc 1 1097 20 view .LVU9944
 30786              	.LBE5859:
 30787              	.LBB5860:
 30788              	.LBB5861:
 30789              	.LBB5862:
 30790              	.LBB5863:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 755


 670:Core/Src/lz4.c ****     }   }
 30791              		.loc 1 670 13 is_stmt 1 view .LVU9945
 670:Core/Src/lz4.c ****     }   }
 30792              		.loc 1 670 20 is_stmt 0 view .LVU9946
 30793 078c FFF7FEFF 		bl	LZ4_NbCommonBytes
 30794              	.LVL3098:
 670:Core/Src/lz4.c ****     }   }
 30795              		.loc 1 670 20 view .LVU9947
 30796 0790 0700     		movs	r7, r0
 30797              	.LVL3099:
 30798              	.L1270:
 670:Core/Src/lz4.c ****     }   }
 30799              		.loc 1 670 20 view .LVU9948
 30800              	.LBE5863:
 30801              	.LBE5862:
 30802              	.LBE5861:
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 30803              		.loc 1 1153 17 is_stmt 1 view .LVU9949
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 30804              		.loc 1 1153 20 is_stmt 0 view .LVU9950
 30805 0792 3B1D     		adds	r3, r7, #4
 30806 0794 ED18     		adds	r5, r5, r3
 30807              	.LVL3100:
1154:Core/Src/lz4.c ****             }
 30808              		.loc 1 1154 17 is_stmt 1 view .LVU9951
1154:Core/Src/lz4.c ****             }
 30809              		.loc 1 1154 84 view .LVU9952
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 30810              		.loc 1 1157 13 view .LVU9953
1158:Core/Src/lz4.c ****                 if (outputDirective == fillOutput) {
 30811              		.loc 1 1158 18 is_stmt 0 view .LVU9954
 30812 0796 3800     		movs	r0, r7
 30813 0798 F030     		adds	r0, r0, #240
 30814 079a FF21     		movs	r1, #255
 30815 079c FFF7FEFF 		bl	__aeabi_uidiv
 30816              	.LVL3101:
 30817 07a0 0630     		adds	r0, r0, #6
 30818 07a2 2018     		adds	r0, r4, r0
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 30819              		.loc 1 1157 35 view .LVU9955
 30820 07a4 0A9B     		ldr	r3, [sp, #40]
 30821 07a6 8342     		cmp	r3, r0
 30822 07a8 01D2     		bcs	.LCB39427
 30823 07aa 01F0C9FE 		bl	.L1577	@far jump
 30824              	.LCB39427:
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 30825              		.loc 1 1183 13 is_stmt 1 view .LVU9956
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 30826              		.loc 1 1183 16 is_stmt 0 view .LVU9957
 30827 07ae 0E2F     		cmp	r7, #14
 30828 07b0 00D9     		bls	.LCB39433
 30829 07b2 AEE0     		b	.L1597	@long jump
 30830              	.LCB39433:
1195:Core/Src/lz4.c ****         }
 30831              		.loc 1 1195 17 is_stmt 1 view .LVU9958
1195:Core/Src/lz4.c ****         }
 30832              		.loc 1 1195 27 is_stmt 0 view .LVU9959
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 756


 30833 07b4 FFB2     		uxtb	r7, r7
 30834              	.LVL3102:
1195:Core/Src/lz4.c ****         }
 30835              		.loc 1 1195 24 view .LVU9960
 30836 07b6 099B     		ldr	r3, [sp, #36]
 30837 07b8 1878     		ldrb	r0, [r3]
 30838 07ba 3F18     		adds	r7, r7, r0
 30839 07bc 1F70     		strb	r7, [r3]
 30840 07be 0994     		str	r4, [sp, #36]
 30841              	.LVL3103:
 30842              	.L1279:
1195:Core/Src/lz4.c ****         }
 30843              		.loc 1 1195 24 view .LVU9961
 30844              	.LBE5860:
1198:Core/Src/lz4.c **** 
 30845              		.loc 1 1198 9 is_stmt 1 view .LVU9962
1200:Core/Src/lz4.c **** 
 30846              		.loc 1 1200 9 view .LVU9963
1203:Core/Src/lz4.c **** 
 30847              		.loc 1 1203 9 view .LVU9964
1203:Core/Src/lz4.c **** 
 30848              		.loc 1 1203 12 is_stmt 0 view .LVU9965
 30849 07c0 069B     		ldr	r3, [sp, #24]
 30850 07c2 AB42     		cmp	r3, r5
 30851 07c4 00D8     		bhi	.LCB39455
 30852 07c6 0AE1     		b	.L1526	@long jump
 30853              	.LCB39455:
 30854              	.LBB5869:
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 30855              		.loc 1 1206 13 is_stmt 1 view .LVU9966
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 30856              		.loc 1 1206 46 is_stmt 0 view .LVU9967
 30857 07c8 AC1E     		subs	r4, r5, #2
 30858              	.LVL3104:
 30859              	.LBB5870:
 30860              	.LBI5870:
 778:Core/Src/lz4.c **** {
 30861              		.loc 1 778 22 is_stmt 1 view .LVU9968
 30862              	.LBB5871:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 30863              		.loc 1 780 5 view .LVU9969
 781:Core/Src/lz4.c **** }
 30864              		.loc 1 781 5 view .LVU9970
 781:Core/Src/lz4.c **** }
 30865              		.loc 1 781 12 is_stmt 0 view .LVU9971
 30866 07ca 2000     		movs	r0, r4
 30867 07cc FFF7FEFF 		bl	LZ4_read32
 30868              	.LVL3105:
 30869              	.LBB5872:
 30870              	.LBI5872:
 758:Core/Src/lz4.c **** {
 30871              		.loc 1 758 22 is_stmt 1 view .LVU9972
 30872              	.LBB5873:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 30873              		.loc 1 760 5 view .LVU9973
 763:Core/Src/lz4.c **** }
 30874              		.loc 1 763 9 view .LVU9974
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 757


 763:Core/Src/lz4.c **** }
 30875              		.loc 1 763 27 is_stmt 0 view .LVU9975
 30876 07d0 8300     		lsls	r3, r0, #2
 30877 07d2 1B18     		adds	r3, r3, r0
 30878 07d4 5B01     		lsls	r3, r3, #5
 30879 07d6 1B1A     		subs	r3, r3, r0
 30880 07d8 5A01     		lsls	r2, r3, #5
 30881 07da 9B18     		adds	r3, r3, r2
 30882 07dc 9B00     		lsls	r3, r3, #2
 30883 07de 1B1A     		subs	r3, r3, r0
 30884 07e0 5A01     		lsls	r2, r3, #5
 30885 07e2 D21A     		subs	r2, r2, r3
 30886 07e4 1302     		lsls	r3, r2, #8
 30887 07e6 9B1A     		subs	r3, r3, r2
 30888 07e8 1B01     		lsls	r3, r3, #4
 30889 07ea 1818     		adds	r0, r3, r0
 30890              	.LVL3106:
 763:Core/Src/lz4.c **** }
 30891              		.loc 1 763 42 view .LVU9976
 30892 07ec 000D     		lsrs	r0, r0, #20
 30893              	.LVL3107:
 763:Core/Src/lz4.c **** }
 30894              		.loc 1 763 42 view .LVU9977
 30895              	.LBE5873:
 30896              	.LBE5872:
 30897              	.LBE5871:
 30898              	.LBE5870:
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 30899              		.loc 1 1207 13 is_stmt 1 view .LVU9978
 30900              	.LBB5874:
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 30901              		.loc 1 1210 17 view .LVU9979
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 30902              		.loc 1 1210 46 is_stmt 0 view .LVU9980
 30903 07ee 4346     		mov	r3, r8
 30904 07f0 E41A     		subs	r4, r4, r3
 30905              	.LVL3108:
1211:Core/Src/lz4.c ****         }   }
 30906              		.loc 1 1211 17 is_stmt 1 view .LVU9981
 30907              	.LBB5875:
 30908              	.LBI5875:
 796:Core/Src/lz4.c **** {
 30909              		.loc 1 796 23 view .LVU9982
 30910              	.LBE5875:
 30911              	.LBE5874:
 30912              	.LBE5869:
 30913              	.LBE5902:
 30914              	.LBE5916:
 30915              	.LBE5923:
 30916              	.LBE5930:
 30917              	.LBE5936:
 798:Core/Src/lz4.c ****     {
 30918              		.loc 1 798 5 view .LVU9983
 30919              	.LBB5937:
 30920              	.LBB5931:
 30921              	.LBB5924:
 30922              	.LBB5917:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 758


 30923              	.LBB5903:
 30924              	.LBB5879:
 30925              	.LBB5878:
 30926              	.LBB5877:
 30927              	.LBB5876:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 30928              		.loc 1 803 19 view .LVU9984
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 30929              		.loc 1 803 54 view .LVU9985
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 30930              		.loc 1 803 63 is_stmt 0 view .LVU9986
 30931 07f2 8000     		lsls	r0, r0, #2
 30932              	.LVL3109:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 30933              		.loc 1 803 67 view .LVU9987
 30934 07f4 079E     		ldr	r6, [sp, #28]
 30935 07f6 3450     		str	r4, [r6, r0]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 30936              		.loc 1 803 74 is_stmt 1 view .LVU9988
 30937              	.LVL3110:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 30938              		.loc 1 803 74 is_stmt 0 view .LVU9989
 30939              	.LBE5876:
 30940              	.LBE5877:
 30941              	.LBE5878:
 30942              	.LBE5879:
1215:Core/Src/lz4.c **** 
 30943              		.loc 1 1215 9 is_stmt 1 view .LVU9990
 30944              	.LBB5880:
1225:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
 30945              		.loc 1 1225 13 view .LVU9991
 30946              	.LBB5881:
 30947              	.LBI5881:
 778:Core/Src/lz4.c **** {
 30948              		.loc 1 778 22 view .LVU9992
 30949              	.LBB5882:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 30950              		.loc 1 780 5 view .LVU9993
 781:Core/Src/lz4.c **** }
 30951              		.loc 1 781 5 view .LVU9994
 781:Core/Src/lz4.c **** }
 30952              		.loc 1 781 12 is_stmt 0 view .LVU9995
 30953 07f8 2800     		movs	r0, r5
 30954 07fa FFF7FEFF 		bl	LZ4_read32
 30955              	.LVL3111:
 30956              	.LBB5883:
 30957              	.LBI5883:
 758:Core/Src/lz4.c **** {
 30958              		.loc 1 758 22 is_stmt 1 view .LVU9996
 30959              	.LBB5884:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 30960              		.loc 1 760 5 view .LVU9997
 763:Core/Src/lz4.c **** }
 30961              		.loc 1 763 9 view .LVU9998
 763:Core/Src/lz4.c **** }
 30962              		.loc 1 763 27 is_stmt 0 view .LVU9999
 30963 07fe 8300     		lsls	r3, r0, #2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 759


 30964 0800 1B18     		adds	r3, r3, r0
 30965 0802 5B01     		lsls	r3, r3, #5
 30966 0804 1B1A     		subs	r3, r3, r0
 30967 0806 5A01     		lsls	r2, r3, #5
 30968 0808 9B18     		adds	r3, r3, r2
 30969 080a 9B00     		lsls	r3, r3, #2
 30970 080c 1B1A     		subs	r3, r3, r0
 30971 080e 5A01     		lsls	r2, r3, #5
 30972 0810 D21A     		subs	r2, r2, r3
 30973 0812 1302     		lsls	r3, r2, #8
 30974 0814 9B1A     		subs	r3, r3, r2
 30975 0816 1B01     		lsls	r3, r3, #4
 30976 0818 1818     		adds	r0, r3, r0
 30977              	.LVL3112:
 763:Core/Src/lz4.c **** }
 30978              		.loc 1 763 42 view .LVU10000
 30979 081a 000D     		lsrs	r0, r0, #20
 30980              	.LVL3113:
 763:Core/Src/lz4.c **** }
 30981              		.loc 1 763 42 view .LVU10001
 30982              	.LBE5884:
 30983              	.LBE5883:
 30984              	.LBE5882:
 30985              	.LBE5881:
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 30986              		.loc 1 1226 13 is_stmt 1 view .LVU10002
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 30987              		.loc 1 1226 41 is_stmt 0 view .LVU10003
 30988 081c 4346     		mov	r3, r8
 30989 081e EB1A     		subs	r3, r5, r3
1227:Core/Src/lz4.c ****             assert(matchIndex < current);
 30990              		.loc 1 1227 13 is_stmt 1 view .LVU10004
 30991              	.LVL3114:
 30992              	.LBB5885:
 30993              	.LBI5885:
 827:Core/Src/lz4.c **** {
 30994              		.loc 1 827 22 view .LVU10005
 30995              	.LBB5886:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 30996              		.loc 1 829 5 view .LVU10006
 30997              	.LBE5886:
 30998              	.LBE5885:
 30999              	.LBE5880:
 31000              	.LBE5903:
 31001              	.LBE5917:
 31002              	.LBE5924:
 31003              	.LBE5931:
 31004              	.LBE5937:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 31005              		.loc 1 829 44 view .LVU10007
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 31006              		.loc 1 830 5 view .LVU10008
 31007              	.LBB5938:
 31008              	.LBB5932:
 31009              	.LBB5925:
 31010              	.LBB5918:
 31011              	.LBB5904:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 760


 31012              	.LBB5892:
 31013              	.LBB5888:
 31014              	.LBB5887:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 31015              		.loc 1 831 9 view .LVU10009
 832:Core/Src/lz4.c ****         return hashTable[h];
 31016              		.loc 1 832 9 view .LVU10010
 833:Core/Src/lz4.c ****     }
 31017              		.loc 1 833 9 view .LVU10011
 833:Core/Src/lz4.c ****     }
 31018              		.loc 1 833 25 is_stmt 0 view .LVU10012
 31019 0820 8000     		lsls	r0, r0, #2
 31020              	.LVL3115:
 833:Core/Src/lz4.c ****     }
 31021              		.loc 1 833 25 view .LVU10013
 31022 0822 B446     		mov	ip, r6
 31023 0824 6044     		add	r0, r0, ip
 31024 0826 0268     		ldr	r2, [r0]
 31025              	.LVL3116:
 833:Core/Src/lz4.c ****     }
 31026              		.loc 1 833 25 view .LVU10014
 31027              	.LBE5887:
 31028              	.LBE5888:
1228:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
 31029              		.loc 1 1228 13 is_stmt 1 view .LVU10015
1229:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 31030              		.loc 1 1229 13 view .LVU10016
1241:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 31031              		.loc 1 1241 20 view .LVU10017
1251:Core/Src/lz4.c ****             }
 31032              		.loc 1 1251 17 view .LVU10018
1251:Core/Src/lz4.c ****             }
 31033              		.loc 1 1251 23 is_stmt 0 view .LVU10019
 31034 0828 4146     		mov	r1, r8
 31035 082a 8E18     		adds	r6, r1, r2
 31036              	.LVL3117:
1253:Core/Src/lz4.c ****             assert(matchIndex < current);
 31037              		.loc 1 1253 13 is_stmt 1 view .LVU10020
 31038              	.LBB5889:
 31039              	.LBI5889:
 796:Core/Src/lz4.c **** {
 31040              		.loc 1 796 23 view .LVU10021
 31041              	.LBE5889:
 31042              	.LBE5892:
 31043              	.LBE5904:
 31044              	.LBE5918:
 31045              	.LBE5925:
 31046              	.LBE5932:
 31047              	.LBE5938:
 798:Core/Src/lz4.c ****     {
 31048              		.loc 1 798 5 view .LVU10022
 31049              	.LBB5939:
 31050              	.LBB5933:
 31051              	.LBB5926:
 31052              	.LBB5919:
 31053              	.LBB5905:
 31054              	.LBB5893:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 761


 31055              	.LBB5891:
 31056              	.LBB5890:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 31057              		.loc 1 803 19 view .LVU10023
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 31058              		.loc 1 803 54 view .LVU10024
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 31059              		.loc 1 803 67 is_stmt 0 view .LVU10025
 31060 082c 0360     		str	r3, [r0]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 31061              		.loc 1 803 74 is_stmt 1 view .LVU10026
 31062              	.LVL3118:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 31063              		.loc 1 803 74 is_stmt 0 view .LVU10027
 31064              	.LBE5890:
 31065              	.LBE5891:
1254:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
 31066              		.loc 1 1254 13 is_stmt 1 view .LVU10028
1255:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
 31067              		.loc 1 1255 13 view .LVU10029
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 31068              		.loc 1 1256 108 is_stmt 0 view .LVU10030
 31069 082e 4E49     		ldr	r1, .L1670+12
 31070 0830 8C46     		mov	ip, r1
 31071 0832 6244     		add	r2, r2, ip
 31072              	.LVL3119:
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 31073              		.loc 1 1256 15 view .LVU10031
 31074 0834 9342     		cmp	r3, r2
 31075 0836 00D9     		bls	.LCB39689
 31076 0838 9AE0     		b	.L1280	@long jump
 31077              	.LCB39689:
1257:Core/Src/lz4.c ****                 token=op++;
 31078              		.loc 1 1257 19 view .LVU10032
 31079 083a 3000     		movs	r0, r6
 31080 083c FFF7FEFF 		bl	LZ4_read32
 31081              	.LVL3120:
1257:Core/Src/lz4.c ****                 token=op++;
 31082              		.loc 1 1257 19 view .LVU10033
 31083 0840 0400     		movs	r4, r0
 31084              	.LVL3121:
1257:Core/Src/lz4.c ****                 token=op++;
 31085              		.loc 1 1257 40 view .LVU10034
 31086 0842 2800     		movs	r0, r5
 31087 0844 FFF7FEFF 		bl	LZ4_read32
 31088              	.LVL3122:
1257:Core/Src/lz4.c ****                 token=op++;
 31089              		.loc 1 1257 15 view .LVU10035
 31090 0848 8442     		cmp	r4, r0
 31091 084a 00D0     		beq	.LCB39699
 31092 084c 90E0     		b	.L1280	@long jump
 31093              	.LCB39699:
1258:Core/Src/lz4.c ****                 *token=0;
 31094              		.loc 1 1258 17 is_stmt 1 view .LVU10036
1258:Core/Src/lz4.c ****                 *token=0;
 31095              		.loc 1 1258 25 is_stmt 0 view .LVU10037
 31096 084e 099A     		ldr	r2, [sp, #36]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 762


 31097 0850 541C     		adds	r4, r2, #1
 31098              	.LVL3123:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 31099              		.loc 1 1259 17 is_stmt 1 view .LVU10038
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 31100              		.loc 1 1259 23 is_stmt 0 view .LVU10039
 31101 0852 0023     		movs	r3, #0
 31102 0854 1370     		strb	r3, [r2]
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 31103              		.loc 1 1260 17 is_stmt 1 view .LVU10040
1261:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
 31104              		.loc 1 1261 17 view .LVU10041
1262:Core/Src/lz4.c ****                 goto _next_match;
 31105              		.loc 1 1262 97 view .LVU10042
1263:Core/Src/lz4.c ****             }
 31106              		.loc 1 1263 17 view .LVU10043
 31107              	.LVL3124:
 31108              	.L1281:
1263:Core/Src/lz4.c ****             }
 31109              		.loc 1 1263 17 is_stmt 0 view .LVU10044
 31110              	.LBE5893:
 31111              	.LBB5894:
1104:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
 31112              		.loc 1 1104 13 is_stmt 1 view .LVU10045
1105:Core/Src/lz4.c ****         }
 31113              		.loc 1 1105 101 view .LVU10046
 31114              	.LBE5894:
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 31115              		.loc 1 1117 9 view .LVU10047
1125:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
 31116              		.loc 1 1125 9 view .LVU10048
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 31117              		.loc 1 1130 13 view .LVU10049
1130:Core/Src/lz4.c ****             assert(ip-match <= LZ4_DISTANCE_MAX);
 31118              		.loc 1 1130 90 view .LVU10050
1131:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)(ip - match)); op+=2;
 31119              		.loc 1 1131 13 view .LVU10051
1132:Core/Src/lz4.c ****         }
 31120              		.loc 1 1132 13 view .LVU10052
1132:Core/Src/lz4.c ****         }
 31121              		.loc 1 1132 40 is_stmt 0 view .LVU10053
 31122 0856 A91B     		subs	r1, r5, r6
1132:Core/Src/lz4.c ****         }
 31123              		.loc 1 1132 13 view .LVU10054
 31124 0858 89B2     		uxth	r1, r1
 31125 085a 2000     		movs	r0, r4
 31126 085c FFF7FEFF 		bl	LZ4_writeLE16
 31127              	.LVL3125:
1132:Core/Src/lz4.c ****         }
 31128              		.loc 1 1132 51 is_stmt 1 view .LVU10055
1132:Core/Src/lz4.c ****         }
 31129              		.loc 1 1132 53 is_stmt 0 view .LVU10056
 31130 0860 0234     		adds	r4, r4, #2
 31131              	.LVL3126:
 31132              	.LBB5895:
1136:Core/Src/lz4.c **** 
 31133              		.loc 1 1136 13 is_stmt 1 view .LVU10057
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 763


1138:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
 31134              		.loc 1 1138 13 view .LVU10058
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 31135              		.loc 1 1152 17 view .LVU10059
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 31136              		.loc 1 1152 29 is_stmt 0 view .LVU10060
 31137 0862 2B1D     		adds	r3, r5, #4
 31138 0864 9A46     		mov	r10, r3
 31139 0866 331D     		adds	r3, r6, #4
 31140 0868 9946     		mov	r9, r3
 31141              	.LVL3127:
 31142              	.LBB5868:
 31143              	.LBI5861:
 661:Core/Src/lz4.c **** {
 31144              		.loc 1 661 10 is_stmt 1 view .LVU10061
 31145              	.LBB5867:
 663:Core/Src/lz4.c **** 
 31146              		.loc 1 663 5 view .LVU10062
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 31147              		.loc 1 665 5 view .LVU10063
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 31148              		.loc 1 665 9 is_stmt 0 view .LVU10064
 31149 086a 029B     		ldr	r3, [sp, #8]
 31150              	.LVL3128:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 31151              		.loc 1 665 9 view .LVU10065
 31152 086c 0822     		movs	r2, #8
 31153 086e 5242     		rsbs	r2, r2, #0
 31154 0870 9446     		mov	ip, r2
 31155 0872 6344     		add	r3, r3, ip
 31156 0874 9B46     		mov	fp, r3
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 31157              		.loc 1 665 8 view .LVU10066
 31158 0876 9A45     		cmp	r10, r3
 31159 0878 2AD2     		bcs	.L1525
 31160              	.LBB5864:
 666:Core/Src/lz4.c ****         if (!diff) {
 31161              		.loc 1 666 9 is_stmt 1 view .LVU10067
 666:Core/Src/lz4.c ****         if (!diff) {
 31162              		.loc 1 666 28 is_stmt 0 view .LVU10068
 31163 087a 4846     		mov	r0, r9
 31164 087c FFF7FEFF 		bl	LZ4_read_ARCH
 31165              	.LVL3129:
 31166 0880 0700     		movs	r7, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 31167              		.loc 1 666 52 view .LVU10069
 31168 0882 5046     		mov	r0, r10
 31169 0884 FFF7FEFF 		bl	LZ4_read_ARCH
 31170              	.LVL3130:
 31171 0888 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 31172              		.loc 1 666 21 view .LVU10070
 31173 088a 3800     		movs	r0, r7
 31174 088c 5840     		eors	r0, r3
 31175              	.LVL3131:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 31176              		.loc 1 667 9 is_stmt 1 view .LVU10071
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 764


 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 31177              		.loc 1 667 12 is_stmt 0 view .LVU10072
 31178 088e 9F42     		cmp	r7, r3
 31179 0890 00D0     		beq	.LCB39798
 31180 0892 7BE7     		b	.L1269	@long jump
 31181              	.LCB39798:
 668:Core/Src/lz4.c ****         } else {
 31182              		.loc 1 668 13 is_stmt 1 view .LVU10073
 668:Core/Src/lz4.c ****         } else {
 31183              		.loc 1 668 16 is_stmt 0 view .LVU10074
 31184 0894 2F00     		movs	r7, r5
 31185 0896 0837     		adds	r7, r7, #8
 31186              	.LVL3132:
 668:Core/Src/lz4.c ****         } else {
 31187              		.loc 1 668 28 is_stmt 1 view .LVU10075
 668:Core/Src/lz4.c ****         } else {
 31188              		.loc 1 668 34 is_stmt 0 view .LVU10076
 31189 0898 0823     		movs	r3, #8
 31190 089a 9946     		mov	r9, r3
 31191              	.LVL3133:
 668:Core/Src/lz4.c ****         } else {
 31192              		.loc 1 668 34 view .LVU10077
 31193 089c B144     		add	r9, r9, r6
 31194              	.LVL3134:
 31195              	.L1272:
 668:Core/Src/lz4.c ****         } else {
 31196              		.loc 1 668 34 view .LVU10078
 31197              	.LBE5864:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 31198              		.loc 1 673 11 is_stmt 1 view .LVU10079
 31199 089e 5F45     		cmp	r7, fp
 31200 08a0 18D2     		bcs	.L1598
 31201              	.LBB5865:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 31202              		.loc 1 674 9 view .LVU10080
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 31203              		.loc 1 674 28 is_stmt 0 view .LVU10081
 31204 08a2 4846     		mov	r0, r9
 31205 08a4 FFF7FEFF 		bl	LZ4_read_ARCH
 31206              	.LVL3135:
 31207 08a8 0600     		movs	r6, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 31208              		.loc 1 674 52 view .LVU10082
 31209 08aa 3800     		movs	r0, r7
 31210 08ac FFF7FEFF 		bl	LZ4_read_ARCH
 31211              	.LVL3136:
 31212 08b0 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 31213              		.loc 1 674 21 view .LVU10083
 31214 08b2 3000     		movs	r0, r6
 31215 08b4 5840     		eors	r0, r3
 31216              	.LVL3137:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 31217              		.loc 1 675 9 is_stmt 1 view .LVU10084
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 31218              		.loc 1 675 12 is_stmt 0 view .LVU10085
 31219 08b6 9E42     		cmp	r6, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 765


 31220 08b8 05D0     		beq	.L1599
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 31221              		.loc 1 676 9 is_stmt 1 view .LVU10086
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 31222              		.loc 1 676 16 is_stmt 0 view .LVU10087
 31223 08ba FFF7FEFF 		bl	LZ4_NbCommonBytes
 31224              	.LVL3138:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 31225              		.loc 1 676 13 view .LVU10088
 31226 08be 3F18     		adds	r7, r7, r0
 31227              	.LVL3139:
 677:Core/Src/lz4.c ****     }
 31228              		.loc 1 677 9 is_stmt 1 view .LVU10089
 677:Core/Src/lz4.c ****     }
 31229              		.loc 1 677 31 is_stmt 0 view .LVU10090
 31230 08c0 5346     		mov	r3, r10
 31231 08c2 FF1A     		subs	r7, r7, r3
 31232              	.LVL3140:
 677:Core/Src/lz4.c ****     }
 31233              		.loc 1 677 16 view .LVU10091
 31234 08c4 65E7     		b	.L1270
 31235              	.LVL3141:
 31236              	.L1599:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 31237              		.loc 1 675 22 is_stmt 1 view .LVU10092
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 31238              		.loc 1 675 25 is_stmt 0 view .LVU10093
 31239 08c6 0437     		adds	r7, r7, #4
 31240              	.LVL3142:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 31241              		.loc 1 675 37 is_stmt 1 view .LVU10094
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 31242              		.loc 1 675 43 is_stmt 0 view .LVU10095
 31243 08c8 0423     		movs	r3, #4
 31244 08ca 9C46     		mov	ip, r3
 31245 08cc E144     		add	r9, r9, ip
 31246              	.LVL3143:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 31247              		.loc 1 675 55 is_stmt 1 view .LVU10096
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 31248              		.loc 1 675 9 is_stmt 0 view .LVU10097
 31249 08ce E6E7     		b	.L1272
 31250              	.LVL3144:
 31251              	.L1525:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 31252              		.loc 1 675 9 view .LVU10098
 31253              	.LBE5865:
 31254              	.LBB5866:
 31255 08d0 5746     		mov	r7, r10
 31256 08d2 E4E7     		b	.L1272
 31257              	.LVL3145:
 31258              	.L1598:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 31259              		.loc 1 675 9 view .LVU10099
 31260              	.LBE5866:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 31261              		.loc 1 680 5 is_stmt 1 view .LVU10100
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 766


 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 31262              		.loc 1 681 5 view .LVU10101
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 31263              		.loc 1 681 23 is_stmt 0 view .LVU10102
 31264 08d4 029B     		ldr	r3, [sp, #8]
 31265 08d6 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 31266              		.loc 1 681 8 view .LVU10103
 31267 08d8 9F42     		cmp	r7, r3
 31268 08da 08D2     		bcs	.L1274
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 31269              		.loc 1 681 32 view .LVU10104
 31270 08dc 4846     		mov	r0, r9
 31271 08de FFF7FEFF 		bl	LZ4_read16
 31272              	.LVL3146:
 31273 08e2 0600     		movs	r6, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 31274              		.loc 1 681 54 view .LVU10105
 31275 08e4 3800     		movs	r0, r7
 31276 08e6 FFF7FEFF 		bl	LZ4_read16
 31277              	.LVL3147:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 31278              		.loc 1 681 28 view .LVU10106
 31279 08ea 8642     		cmp	r6, r0
 31280 08ec 0AD0     		beq	.L1600
 31281              	.L1274:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 31282              		.loc 1 682 5 is_stmt 1 view .LVU10107
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 31283              		.loc 1 682 8 is_stmt 0 view .LVU10108
 31284 08ee 0C9B     		ldr	r3, [sp, #48]
 31285 08f0 BB42     		cmp	r3, r7
 31286 08f2 04D9     		bls	.L1275
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 31287              		.loc 1 682 28 view .LVU10109
 31288 08f4 4B46     		mov	r3, r9
 31289 08f6 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 31290              		.loc 1 682 39 view .LVU10110
 31291 08f8 3B78     		ldrb	r3, [r7]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 31292              		.loc 1 682 24 view .LVU10111
 31293 08fa 9A42     		cmp	r2, r3
 31294 08fc 07D0     		beq	.L1601
 31295              	.L1275:
 683:Core/Src/lz4.c **** }
 31296              		.loc 1 683 5 is_stmt 1 view .LVU10112
 683:Core/Src/lz4.c **** }
 31297              		.loc 1 683 27 is_stmt 0 view .LVU10113
 31298 08fe 5346     		mov	r3, r10
 31299 0900 FF1A     		subs	r7, r7, r3
 31300              	.LVL3148:
 683:Core/Src/lz4.c **** }
 31301              		.loc 1 683 12 view .LVU10114
 31302 0902 46E7     		b	.L1270
 31303              	.LVL3149:
 31304              	.L1600:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 767


 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 31305              		.loc 1 681 74 is_stmt 1 view .LVU10115
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 31306              		.loc 1 681 77 is_stmt 0 view .LVU10116
 31307 0904 0237     		adds	r7, r7, #2
 31308              	.LVL3150:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 31309              		.loc 1 681 82 is_stmt 1 view .LVU10117
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 31310              		.loc 1 681 88 is_stmt 0 view .LVU10118
 31311 0906 0223     		movs	r3, #2
 31312 0908 9C46     		mov	ip, r3
 31313 090a E144     		add	r9, r9, ip
 31314              	.LVL3151:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 31315              		.loc 1 681 88 view .LVU10119
 31316 090c EFE7     		b	.L1274
 31317              	.L1601:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 31318              		.loc 1 682 46 is_stmt 1 view .LVU10120
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 31319              		.loc 1 682 49 is_stmt 0 view .LVU10121
 31320 090e 0137     		adds	r7, r7, #1
 31321              	.LVL3152:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 31322              		.loc 1 682 49 view .LVU10122
 31323 0910 F5E7     		b	.L1275
 31324              	.LVL3153:
 31325              	.L1597:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 31326              		.loc 1 682 49 view .LVU10123
 31327              	.LBE5867:
 31328              	.LBE5868:
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 31329              		.loc 1 1184 17 is_stmt 1 view .LVU10124
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 31330              		.loc 1 1184 24 is_stmt 0 view .LVU10125
 31331 0912 099A     		ldr	r2, [sp, #36]
 31332 0914 1378     		ldrb	r3, [r2]
 31333 0916 0F33     		adds	r3, r3, #15
 31334 0918 1370     		strb	r3, [r2]
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 31335              		.loc 1 1185 17 is_stmt 1 view .LVU10126
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 31336              		.loc 1 1185 27 is_stmt 0 view .LVU10127
 31337 091a 0F3F     		subs	r7, r7, #15
 31338              	.LVL3154:
1186:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
 31339              		.loc 1 1186 17 is_stmt 1 view .LVU10128
 31340 091c 0121     		movs	r1, #1
 31341 091e 4942     		rsbs	r1, r1, #0
 31342 0920 2000     		movs	r0, r4
 31343 0922 FFF7FEFF 		bl	LZ4_write32
 31344              	.LVL3155:
1187:Core/Src/lz4.c ****                     op+=4;
 31345              		.loc 1 1187 17 view .LVU10129
1187:Core/Src/lz4.c ****                     op+=4;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 768


 31346              		.loc 1 1187 23 is_stmt 0 view .LVU10130
 31347 0926 08E0     		b	.L1277
 31348              	.L1278:
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 31349              		.loc 1 1188 21 is_stmt 1 view .LVU10131
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 31350              		.loc 1 1188 23 is_stmt 0 view .LVU10132
 31351 0928 0434     		adds	r4, r4, #4
 31352              	.LVL3156:
1189:Core/Src/lz4.c ****                     matchCode -= 4*255;
 31353              		.loc 1 1189 21 is_stmt 1 view .LVU10133
 31354 092a 0121     		movs	r1, #1
 31355 092c 4942     		rsbs	r1, r1, #0
 31356 092e 2000     		movs	r0, r4
 31357 0930 FFF7FEFF 		bl	LZ4_write32
 31358              	.LVL3157:
1190:Core/Src/lz4.c ****                 }
 31359              		.loc 1 1190 21 view .LVU10134
1190:Core/Src/lz4.c ****                 }
 31360              		.loc 1 1190 31 is_stmt 0 view .LVU10135
 31361 0934 0D4B     		ldr	r3, .L1670+16
 31362 0936 9C46     		mov	ip, r3
 31363 0938 6744     		add	r7, r7, ip
 31364              	.LVL3158:
 31365              	.L1277:
1187:Core/Src/lz4.c ****                     op+=4;
 31366              		.loc 1 1187 23 is_stmt 1 view .LVU10136
 31367 093a FF23     		movs	r3, #255
 31368 093c 9B00     		lsls	r3, r3, #2
 31369 093e 9F42     		cmp	r7, r3
 31370 0940 F2D2     		bcs	.L1278
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 31371              		.loc 1 1192 17 view .LVU10137
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 31372              		.loc 1 1192 33 is_stmt 0 view .LVU10138
 31373 0942 FF21     		movs	r1, #255
 31374 0944 3800     		movs	r0, r7
 31375 0946 FFF7FEFF 		bl	__aeabi_uidiv
 31376              	.LVL3159:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 31377              		.loc 1 1192 20 view .LVU10139
 31378 094a 2418     		adds	r4, r4, r0
 31379              	.LVL3160:
1193:Core/Src/lz4.c ****             } else
 31380              		.loc 1 1193 17 is_stmt 1 view .LVU10140
1193:Core/Src/lz4.c ****             } else
 31381              		.loc 1 1193 42 is_stmt 0 view .LVU10141
 31382 094c FF21     		movs	r1, #255
 31383 094e 3800     		movs	r0, r7
 31384 0950 FFF7FEFF 		bl	__aeabi_uidivmod
 31385              	.LVL3161:
1193:Core/Src/lz4.c ****             } else
 31386              		.loc 1 1193 20 view .LVU10142
 31387 0954 631C     		adds	r3, r4, #1
 31388 0956 0993     		str	r3, [sp, #36]
 31389              	.LVL3162:
1193:Core/Src/lz4.c ****             } else
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 769


 31390              		.loc 1 1193 23 view .LVU10143
 31391 0958 2170     		strb	r1, [r4]
 31392 095a 31E7     		b	.L1279
 31393              	.L1671:
 31394              		.align	2
 31395              	.L1670:
 31396 095c 08400000 		.word	16392
 31397 0960 10400000 		.word	16400
 31398 0964 0C400000 		.word	16396
 31399 0968 FFFF0000 		.word	65535
 31400 096c 04FCFFFF 		.word	-1020
 31401              	.LVL3163:
 31402              	.L1280:
1193:Core/Src/lz4.c ****             } else
 31403              		.loc 1 1193 23 view .LVU10144
 31404              	.LBE5895:
1268:Core/Src/lz4.c **** 
 31405              		.loc 1 1268 18 view .LVU10145
 31406 0970 2E00     		movs	r6, r5
 31407              	.LVL3164:
1268:Core/Src/lz4.c **** 
 31408              		.loc 1 1268 9 is_stmt 1 view .LVU10146
1268:Core/Src/lz4.c **** 
 31409              		.loc 1 1268 18 is_stmt 0 view .LVU10147
 31410 0972 0135     		adds	r5, r5, #1
 31411              	.LVL3165:
 31412              	.LBB5896:
 31413              	.LBI5896:
 778:Core/Src/lz4.c **** {
 31414              		.loc 1 778 22 is_stmt 1 view .LVU10148
 31415              	.LBB5897:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 31416              		.loc 1 780 5 view .LVU10149
 781:Core/Src/lz4.c **** }
 31417              		.loc 1 781 5 view .LVU10150
 781:Core/Src/lz4.c **** }
 31418              		.loc 1 781 12 is_stmt 0 view .LVU10151
 31419 0974 2800     		movs	r0, r5
 31420 0976 FFF7FEFF 		bl	LZ4_read32
 31421              	.LVL3166:
 31422              	.LBB5898:
 31423              	.LBI5898:
 758:Core/Src/lz4.c **** {
 31424              		.loc 1 758 22 is_stmt 1 view .LVU10152
 31425              	.LBB5899:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 31426              		.loc 1 760 5 view .LVU10153
 763:Core/Src/lz4.c **** }
 31427              		.loc 1 763 9 view .LVU10154
 763:Core/Src/lz4.c **** }
 31428              		.loc 1 763 27 is_stmt 0 view .LVU10155
 31429 097a 8300     		lsls	r3, r0, #2
 31430 097c 1B18     		adds	r3, r3, r0
 31431 097e 5B01     		lsls	r3, r3, #5
 31432 0980 1B1A     		subs	r3, r3, r0
 31433 0982 5A01     		lsls	r2, r3, #5
 31434 0984 9B18     		adds	r3, r3, r2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 770


 31435 0986 9B00     		lsls	r3, r3, #2
 31436 0988 1B1A     		subs	r3, r3, r0
 31437 098a 5C01     		lsls	r4, r3, #5
 31438 098c E31A     		subs	r3, r4, r3
 31439 098e 1C02     		lsls	r4, r3, #8
 31440 0990 E41A     		subs	r4, r4, r3
 31441 0992 2401     		lsls	r4, r4, #4
 31442 0994 2418     		adds	r4, r4, r0
 763:Core/Src/lz4.c **** }
 31443              		.loc 1 763 42 view .LVU10156
 31444 0996 240D     		lsrs	r4, r4, #20
 31445 0998 0196     		str	r6, [sp, #4]
 31446              	.LVL3167:
 763:Core/Src/lz4.c **** }
 31447              		.loc 1 763 42 view .LVU10157
 31448 099a 66E6     		b	.L1282
 31449              	.LVL3168:
 31450              	.L1523:
 763:Core/Src/lz4.c **** }
 31451              		.loc 1 763 42 view .LVU10158
 31452              	.LBE5899:
 31453              	.LBE5898:
 31454              	.LBE5897:
 31455              	.LBE5896:
 31456              	.LBE5905:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 31457              		.loc 1 946 11 view .LVU10159
 31458 099c 039B     		ldr	r3, [sp, #12]
 31459              	.LVL3169:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 31460              		.loc 1 946 11 view .LVU10160
 31461 099e 0993     		str	r3, [sp, #36]
 31462              	.LVL3170:
 31463              	.L1258:
 31464              	.LBB5906:
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 31465              		.loc 1 1274 9 is_stmt 1 view .LVU10161
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 31466              		.loc 1 1274 40 is_stmt 0 view .LVU10162
 31467 09a0 029B     		ldr	r3, [sp, #8]
 31468 09a2 019A     		ldr	r2, [sp, #4]
 31469 09a4 9D1A     		subs	r5, r3, r2
 31470              	.LVL3171:
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 31471              		.loc 1 1275 9 is_stmt 1 view .LVU10163
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 31472              		.loc 1 1276 46 is_stmt 0 view .LVU10164
 31473 09a6 2800     		movs	r0, r5
 31474 09a8 F030     		adds	r0, r0, #240
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 31475              		.loc 1 1276 56 view .LVU10165
 31476 09aa FF21     		movs	r1, #255
 31477 09ac FFF7FEFF 		bl	__aeabi_uidiv
 31478              	.LVL3172:
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 31479              		.loc 1 1276 31 view .LVU10166
 31480 09b0 2818     		adds	r0, r5, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 771


 31481 09b2 0130     		adds	r0, r0, #1
 31482 09b4 099B     		ldr	r3, [sp, #36]
 31483 09b6 9C46     		mov	ip, r3
 31484 09b8 6044     		add	r0, r0, ip
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 31485              		.loc 1 1275 32 view .LVU10167
 31486 09ba 0A9A     		ldr	r2, [sp, #40]
 31487 09bc 8242     		cmp	r2, r0
 31488 09be 2DD3     		bcc	.L1527
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 31489              		.loc 1 1287 9 is_stmt 1 view .LVU10168
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 31490              		.loc 1 1287 69 view .LVU10169
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 31491              		.loc 1 1288 9 view .LVU10170
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 31492              		.loc 1 1288 12 is_stmt 0 view .LVU10171
 31493 09c0 0E2D     		cmp	r5, #14
 31494 09c2 1BD9     		bls	.L1283
 31495              	.LBB5907:
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 31496              		.loc 1 1289 13 is_stmt 1 view .LVU10172
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 31497              		.loc 1 1289 20 is_stmt 0 view .LVU10173
 31498 09c4 2A00     		movs	r2, r5
 31499 09c6 0F3A     		subs	r2, r2, #15
 31500              	.LVL3173:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 31501              		.loc 1 1290 13 is_stmt 1 view .LVU10174
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 31502              		.loc 1 1290 16 is_stmt 0 view .LVU10175
 31503 09c8 1800     		movs	r0, r3
 31504 09ca 0133     		adds	r3, r3, #1
 31505              	.LVL3174:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 31506              		.loc 1 1290 19 view .LVU10176
 31507 09cc F021     		movs	r1, #240
 31508 09ce 0170     		strb	r1, [r0]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 31509              		.loc 1 1291 13 is_stmt 1 view .LVU10177
 31510              	.L1284:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 31511              		.loc 1 1291 19 view .LVU10178
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 31512              		.loc 1 1291 13 is_stmt 0 view .LVU10179
 31513 09d0 FE2A     		cmp	r2, #254
 31514 09d2 06D9     		bls	.L1602
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 31515              		.loc 1 1291 58 is_stmt 1 view .LVU10180
 31516              	.LVL3175:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 31517              		.loc 1 1291 64 is_stmt 0 view .LVU10181
 31518 09d4 FF21     		movs	r1, #255
 31519 09d6 1970     		strb	r1, [r3]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 31520              		.loc 1 1291 40 is_stmt 1 view .LVU10182
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 772


 31521              		.loc 1 1291 51 is_stmt 0 view .LVU10183
 31522 09d8 FF3A     		subs	r2, r2, #255
 31523              	.LVL3176:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 31524              		.loc 1 1291 61 view .LVU10184
 31525 09da 0133     		adds	r3, r3, #1
 31526              	.LVL3177:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 31527              		.loc 1 1291 61 view .LVU10185
 31528 09dc F8E7     		b	.L1284
 31529              	.LVL3178:
 31530              	.L1526:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 31531              		.loc 1 1291 61 view .LVU10186
 31532              	.LBE5907:
 31533              	.LBE5906:
 31534              	.LBB5909:
1200:Core/Src/lz4.c **** 
 31535              		.loc 1 1200 16 view .LVU10187
 31536 09de 0195     		str	r5, [sp, #4]
 31537              	.LVL3179:
1200:Core/Src/lz4.c **** 
 31538              		.loc 1 1200 16 view .LVU10188
 31539 09e0 DEE7     		b	.L1258
 31540              	.LVL3180:
 31541              	.L1602:
1200:Core/Src/lz4.c **** 
 31542              		.loc 1 1200 16 view .LVU10189
 31543              	.LBE5909:
 31544              	.LBB5910:
 31545              	.LBB5908:
1292:Core/Src/lz4.c ****         } else {
 31546              		.loc 1 1292 13 is_stmt 1 view .LVU10190
1292:Core/Src/lz4.c ****         } else {
 31547              		.loc 1 1292 16 is_stmt 0 view .LVU10191
 31548 09e2 5C1C     		adds	r4, r3, #1
 31549              	.LVL3181:
1292:Core/Src/lz4.c ****         } else {
 31550              		.loc 1 1292 19 view .LVU10192
 31551 09e4 1A70     		strb	r2, [r3]
 31552              	.LVL3182:
 31553              	.L1286:
1292:Core/Src/lz4.c ****         } else {
 31554              		.loc 1 1292 19 view .LVU10193
 31555              	.LBE5908:
1296:Core/Src/lz4.c ****         ip = anchor + lastRun;
 31556              		.loc 1 1296 9 is_stmt 1 view .LVU10194
 31557 09e6 2A00     		movs	r2, r5
 31558 09e8 0199     		ldr	r1, [sp, #4]
 31559 09ea 2000     		movs	r0, r4
 31560 09ec FFF7FEFF 		bl	memcpy
 31561              	.LVL3183:
1297:Core/Src/lz4.c ****         op += lastRun;
 31562              		.loc 1 1297 9 view .LVU10195
1298:Core/Src/lz4.c ****     }
 31563              		.loc 1 1298 9 view .LVU10196
1298:Core/Src/lz4.c ****     }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 773


 31564              		.loc 1 1298 12 is_stmt 0 view .LVU10197
 31565 09f0 6419     		adds	r4, r4, r5
 31566              	.LVL3184:
1298:Core/Src/lz4.c ****     }
 31567              		.loc 1 1298 12 view .LVU10198
 31568              	.LBE5910:
1301:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
 31569              		.loc 1 1301 5 is_stmt 1 view .LVU10199
1304:Core/Src/lz4.c ****     assert(result > 0);
 31570              		.loc 1 1304 5 view .LVU10200
1304:Core/Src/lz4.c ****     assert(result > 0);
 31571              		.loc 1 1304 12 is_stmt 0 view .LVU10201
 31572 09f2 039B     		ldr	r3, [sp, #12]
 31573 09f4 E31A     		subs	r3, r4, r3
 31574 09f6 9A46     		mov	r10, r3
 31575              	.LVL3185:
1305:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
 31576              		.loc 1 1305 5 is_stmt 1 view .LVU10202
1306:Core/Src/lz4.c ****     return result;
 31577              		.loc 1 1306 5 view .LVU10203
1306:Core/Src/lz4.c ****     return result;
 31578              		.loc 1 1306 94 view .LVU10204
1307:Core/Src/lz4.c **** }
 31579              		.loc 1 1307 5 view .LVU10205
1307:Core/Src/lz4.c **** }
 31580              		.loc 1 1307 12 is_stmt 0 view .LVU10206
 31581 09f8 01F058FD 		bl	.L1215	@ far jump
 31582              	.LVL3186:
 31583              	.L1283:
 31584              	.LBB5911:
1294:Core/Src/lz4.c ****         }
 31585              		.loc 1 1294 13 is_stmt 1 view .LVU10207
1294:Core/Src/lz4.c ****         }
 31586              		.loc 1 1294 16 is_stmt 0 view .LVU10208
 31587 09fc 099A     		ldr	r2, [sp, #36]
 31588 09fe 541C     		adds	r4, r2, #1
 31589              	.LVL3187:
1294:Core/Src/lz4.c ****         }
 31590              		.loc 1 1294 21 view .LVU10209
 31591 0a00 2B01     		lsls	r3, r5, #4
1294:Core/Src/lz4.c ****         }
 31592              		.loc 1 1294 19 view .LVU10210
 31593 0a02 1370     		strb	r3, [r2]
 31594 0a04 EFE7     		b	.L1286
 31595              	.LVL3188:
 31596              	.L1521:
1294:Core/Src/lz4.c ****         }
 31597              		.loc 1 1294 19 view .LVU10211
 31598              	.LBE5911:
 31599              	.LBE5919:
 31600              	.LBE5926:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 31601              		.loc 1 1330 58 view .LVU10212
 31602 0a06 0023     		movs	r3, #0
 31603 0a08 9A46     		mov	r10, r3
 31604 0a0a 01F04FFD 		bl	.L1215	@ far jump
 31605              	.LVL3189:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 774


 31606              	.L1522:
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 31607              		.loc 1 1332 71 view .LVU10213
 31608 0a0e DA46     		mov	r10, fp
 31609 0a10 01F04CFD 		bl	.L1215	@ far jump
 31610              	.LVL3190:
 31611              	.L1524:
 31612              	.LBB5927:
 31613              	.LBB5920:
 31614              	.LBB5912:
 31615              	.LBB5900:
1086:Core/Src/lz4.c ****             }
 31616              		.loc 1 1086 24 view .LVU10214
 31617 0a14 089B     		ldr	r3, [sp, #32]
 31618 0a16 9A46     		mov	r10, r3
 31619              	.LVL3191:
1086:Core/Src/lz4.c ****             }
 31620              		.loc 1 1086 24 view .LVU10215
 31621 0a18 01F048FD 		bl	.L1215	@ far jump
 31622              	.LVL3192:
 31623              	.L1527:
1086:Core/Src/lz4.c ****             }
 31624              		.loc 1 1086 24 view .LVU10216
 31625              	.LBE5900:
 31626              	.LBE5912:
 31627              	.LBB5913:
1284:Core/Src/lz4.c ****             }
 31628              		.loc 1 1284 24 view .LVU10217
 31629 0a1c 0023     		movs	r3, #0
 31630              	.LVL3193:
1284:Core/Src/lz4.c ****             }
 31631              		.loc 1 1284 24 view .LVU10218
 31632 0a1e 9A46     		mov	r10, r3
 31633              	.LVL3194:
1284:Core/Src/lz4.c ****             }
 31634              		.loc 1 1284 24 view .LVU10219
 31635              	.LBE5913:
 31636              	.LBE5920:
 31637              	.LBE5927:
 31638              	.LBE5933:
 31639              	.LBE5939:
1682:Core/Src/lz4.c ****     }
 31640              		.loc 1 1682 20 view .LVU10220
 31641 0a20 01F044FD 		bl	.L1215	@ far jump
 31642              	.LVL3195:
 31643              	.L1588:
 31644              	.LBB5940:
1699:Core/Src/lz4.c ****                 result = LZ4_compress_generic(streamPtr, source, dest, inputSize, NULL, maxOutputSi
 31645              		.loc 1 1699 17 is_stmt 1 view .LVU10221
 31646 0a24 DB4A     		ldr	r2, .L1672
 31647 0a26 4146     		mov	r1, r8
 31648 0a28 3800     		movs	r0, r7
 31649 0a2a FFF7FEFF 		bl	memcpy
 31650              	.LVL3196:
1700:Core/Src/lz4.c ****             } else {
 31651              		.loc 1 1700 17 view .LVU10222
 31652              	.LBB5243:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 775


 31653              	.LBI5243:
1314:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 31654              		.loc 1 1314 22 view .LVU10223
 31655              	.LBB5244:
1327:Core/Src/lz4.c ****                 srcSize, dstCapacity);
 31656              		.loc 1 1327 5 view .LVU10224
1328:Core/Src/lz4.c **** 
 31657              		.loc 1 1328 38 view .LVU10225
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 31658              		.loc 1 1330 5 view .LVU10226
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 31659              		.loc 1 1330 8 is_stmt 0 view .LVU10227
 31660 0a2e FC23     		movs	r3, #252
 31661 0a30 DB05     		lsls	r3, r3, #23
 31662 0a32 9D42     		cmp	r5, r3
 31663 0a34 01D9     		bls	.LCB40599
 31664 0a36 01F022FD 		bl	.L1528	@far jump
 31665              	.LCB40599:
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 31666              		.loc 1 1331 5 is_stmt 1 view .LVU10228
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 31667              		.loc 1 1331 8 is_stmt 0 view .LVU10229
 31668 0a3a 5B46     		mov	r3, fp
 31669 0a3c 002B     		cmp	r3, #0
 31670 0a3e 0BD1     		bne	.L1290
 31671              	.LVL3197:
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 31672              		.loc 1 1332 9 is_stmt 1 view .LVU10230
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 31673              		.loc 1 1332 43 is_stmt 0 view .LVU10231
 31674 0a40 209B     		ldr	r3, [sp, #128]
 31675              	.LVL3198:
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 31676              		.loc 1 1332 43 view .LVU10232
 31677 0a42 002B     		cmp	r3, #0
 31678 0a44 01DC     		bgt	.LCB40611
 31679 0a46 01F01DFD 		bl	.L1529	@far jump
 31680              	.LCB40611:
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 31681              		.loc 1 1333 9 is_stmt 1 view .LVU10233
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 31682              		.loc 1 1333 49 view .LVU10234
1334:Core/Src/lz4.c ****         assert(dst != NULL);
 31683              		.loc 1 1334 9 view .LVU10235
1335:Core/Src/lz4.c ****         dst[0] = 0;
 31684              		.loc 1 1335 9 view .LVU10236
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 31685              		.loc 1 1336 9 view .LVU10237
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 31686              		.loc 1 1336 16 is_stmt 0 view .LVU10238
 31687 0a4a 0023     		movs	r3, #0
 31688 0a4c 039A     		ldr	r2, [sp, #12]
 31689 0a4e 1370     		strb	r3, [r2]
1337:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
 31690              		.loc 1 1337 9 is_stmt 1 view .LVU10239
1341:Core/Src/lz4.c ****     }
 31691              		.loc 1 1341 9 view .LVU10240
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 776


1341:Core/Src/lz4.c ****     }
 31692              		.loc 1 1341 16 is_stmt 0 view .LVU10241
 31693 0a50 0133     		adds	r3, r3, #1
 31694 0a52 9A46     		mov	r10, r3
 31695 0a54 01F023FD 		bl	.L1289	@ far jump
 31696              	.LVL3199:
 31697              	.L1290:
1343:Core/Src/lz4.c **** 
 31698              		.loc 1 1343 5 is_stmt 1 view .LVU10242
1345:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
 31699              		.loc 1 1345 5 view .LVU10243
 31700              	.LBB5245:
 31701              	.LBI5245:
 904:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 31702              		.loc 1 904 22 view .LVU10244
 31703              	.LBB5246:
 917:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 31704              		.loc 1 917 5 view .LVU10245
 918:Core/Src/lz4.c **** 
 31705              		.loc 1 918 5 view .LVU10246
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 31706              		.loc 1 920 5 view .LVU10247
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 31707              		.loc 1 920 15 is_stmt 0 view .LVU10248
 31708 0a58 CF4B     		ldr	r3, .L1672+4
 31709              	.LVL3200:
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 31710              		.loc 1 920 15 view .LVU10249
 31711 0a5a FB58     		ldr	r3, [r7, r3]
 31712 0a5c 0793     		str	r3, [sp, #28]
 31713              	.LVL3201:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 31714              		.loc 1 921 5 is_stmt 1 view .LVU10250
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 31715              		.loc 1 921 17 is_stmt 0 view .LVU10251
 31716 0a5e 019A     		ldr	r2, [sp, #4]
 31717 0a60 D31A     		subs	r3, r2, r3
 31718              	.LVL3202:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 31719              		.loc 1 921 17 view .LVU10252
 31720 0a62 0593     		str	r3, [sp, #20]
 31721              	.LVL3203:
 922:Core/Src/lz4.c **** 
 31722              		.loc 1 922 5 is_stmt 1 view .LVU10253
 924:Core/Src/lz4.c ****     const BYTE* const dictionary =
 31723              		.loc 1 924 5 view .LVU10254
 925:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
 31724              		.loc 1 925 5 view .LVU10255
 926:Core/Src/lz4.c ****     const U32 dictSize =
 31725              		.loc 1 926 61 is_stmt 0 view .LVU10256
 31726 0a64 8023     		movs	r3, #128
 31727              	.LVL3204:
 926:Core/Src/lz4.c ****     const U32 dictSize =
 31728              		.loc 1 926 61 view .LVU10257
 31729 0a66 DB01     		lsls	r3, r3, #7
 31730 0a68 FA58     		ldr	r2, [r7, r3]
 31731 0a6a 0A92     		str	r2, [sp, #40]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 777


 31732              	.LVL3205:
 927:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
 31733              		.loc 1 927 5 is_stmt 1 view .LVU10258
 928:Core/Src/lz4.c ****     const U32 dictDelta = (dictDirective == usingDictCtx) ? startIndex - dictCtx->currentOffset : 0
 31734              		.loc 1 928 59 is_stmt 0 view .LVU10259
 31735 0a6c CB4B     		ldr	r3, .L1672+8
 31736 0a6e FB58     		ldr	r3, [r7, r3]
 31737              	.LVL3206:
 929:Core/Src/lz4.c **** 
 31738              		.loc 1 929 5 is_stmt 1 view .LVU10260
 931:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
 31739              		.loc 1 931 5 view .LVU10261
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 31740              		.loc 1 932 5 view .LVU10262
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 31741              		.loc 1 933 5 view .LVU10263
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 31742              		.loc 1 933 68 is_stmt 0 view .LVU10264
 31743 0a70 002A     		cmp	r2, #0
 31744 0a72 5AD0     		beq	.L1530
 31745 0a74 9446     		mov	ip, r2
 31746 0a76 9C44     		add	ip, ip, r3
 31747 0a78 6246     		mov	r2, ip
 31748              	.LVL3207:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 31749              		.loc 1 933 68 view .LVU10265
 31750 0a7a 1192     		str	r2, [sp, #68]
 31751              	.L1291:
 31752              	.LVL3208:
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 31753              		.loc 1 934 5 is_stmt 1 view .LVU10266
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 31754              		.loc 1 935 5 view .LVU10267
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 31755              		.loc 1 936 5 view .LVU10268
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 31756              		.loc 1 936 23 is_stmt 0 view .LVU10269
 31757 0a7c 029A     		ldr	r2, [sp, #8]
 31758 0a7e 1100     		movs	r1, r2
 31759 0a80 0B39     		subs	r1, r1, #11
 31760 0a82 0891     		str	r1, [sp, #32]
 31761              	.LVL3209:
 937:Core/Src/lz4.c **** 
 31762              		.loc 1 937 5 is_stmt 1 view .LVU10270
 937:Core/Src/lz4.c **** 
 31763              		.loc 1 937 23 is_stmt 0 view .LVU10271
 31764 0a84 053A     		subs	r2, r2, #5
 31765 0a86 1092     		str	r2, [sp, #64]
 31766              	.LVL3210:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 31767              		.loc 1 941 5 is_stmt 1 view .LVU10272
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 31768              		.loc 1 941 56 is_stmt 0 view .LVU10273
 31769 0a88 0A99     		ldr	r1, [sp, #40]
 31770              	.LVL3211:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 31771              		.loc 1 941 56 view .LVU10274
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 778


 31772 0a8a 0029     		cmp	r1, #0
 31773 0a8c 50D0     		beq	.L1531
 944:Core/Src/lz4.c **** 
 31774              		.loc 1 944 51 view .LVU10275
 31775 0a8e 079A     		ldr	r2, [sp, #28]
 31776              	.LVL3212:
 944:Core/Src/lz4.c **** 
 31777              		.loc 1 944 51 view .LVU10276
 31778 0a90 9A1A     		subs	r2, r3, r2
 943:Core/Src/lz4.c ****                             dictionary + dictSize - startIndex;
 31779              		.loc 1 943 76 view .LVU10277
 31780 0a92 8C46     		mov	ip, r1
 31781 0a94 6244     		add	r2, r2, ip
 31782 0a96 0D92     		str	r2, [sp, #52]
 31783              	.L1292:
 31784              	.LVL3213:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 31785              		.loc 1 946 5 is_stmt 1 view .LVU10278
 947:Core/Src/lz4.c **** 
 31786              		.loc 1 947 5 view .LVU10279
 947:Core/Src/lz4.c **** 
 31787              		.loc 1 947 17 is_stmt 0 view .LVU10280
 31788 0a98 039C     		ldr	r4, [sp, #12]
 31789              	.LVL3214:
 947:Core/Src/lz4.c **** 
 31790              		.loc 1 947 17 view .LVU10281
 31791 0a9a 2200     		movs	r2, r4
 31792 0a9c 2099     		ldr	r1, [sp, #128]
 31793 0a9e 8C46     		mov	ip, r1
 31794 0aa0 6244     		add	r2, r2, ip
 31795 0aa2 0E92     		str	r2, [sp, #56]
 31796              	.LVL3215:
 949:Core/Src/lz4.c ****     U32 forwardH;
 31797              		.loc 1 949 5 is_stmt 1 view .LVU10282
 950:Core/Src/lz4.c **** 
 31798              		.loc 1 950 5 view .LVU10283
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 31799              		.loc 1 952 5 view .LVU10284
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 31800              		.loc 1 952 98 view .LVU10285
 953:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 31801              		.loc 1 953 5 view .LVU10286
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 31802              		.loc 1 956 5 view .LVU10287
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 31803              		.loc 1 957 5 view .LVU10288
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 31804              		.loc 1 958 5 view .LVU10289
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 31805              		.loc 1 958 27 view .LVU10290
 959:Core/Src/lz4.c **** 
 31806              		.loc 1 959 5 view .LVU10291
 961:Core/Src/lz4.c **** 
 31807              		.loc 1 961 5 view .LVU10292
 964:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 31808              		.loc 1 964 5 view .LVU10293
 970:Core/Src/lz4.c ****     }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 779


 31809              		.loc 1 970 9 view .LVU10294
 970:Core/Src/lz4.c ****     }
 31810              		.loc 1 970 24 is_stmt 0 view .LVU10295
 31811 0aa4 5B44     		add	r3, r3, fp
 31812              	.LVL3216:
 970:Core/Src/lz4.c ****     }
 31813              		.loc 1 970 24 view .LVU10296
 31814 0aa6 BD4A     		ldr	r2, .L1672+8
 31815              	.LVL3217:
 970:Core/Src/lz4.c ****     }
 31816              		.loc 1 970 24 view .LVU10297
 31817 0aa8 BB50     		str	r3, [r7, r2]
 31818              	.LVL3218:
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 31819              		.loc 1 972 5 is_stmt 1 view .LVU10298
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 31820              		.loc 1 972 25 is_stmt 0 view .LVU10299
 31821 0aaa 079D     		ldr	r5, [sp, #28]
 31822              	.LVL3219:
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 31823              		.loc 1 972 25 view .LVU10300
 31824 0aac 2B00     		movs	r3, r5
 31825 0aae 5B44     		add	r3, r3, fp
 31826 0ab0 B94A     		ldr	r2, .L1672+4
 31827 0ab2 BB50     		str	r3, [r7, r2]
 973:Core/Src/lz4.c **** 
 31828              		.loc 1 973 5 is_stmt 1 view .LVU10301
 973:Core/Src/lz4.c **** 
 31829              		.loc 1 973 21 is_stmt 0 view .LVU10302
 31830 0ab4 BA4B     		ldr	r3, .L1672+12
 31831 0ab6 0222     		movs	r2, #2
 31832 0ab8 FA50     		str	r2, [r7, r3]
 975:Core/Src/lz4.c **** 
 31833              		.loc 1 975 5 is_stmt 1 view .LVU10303
 975:Core/Src/lz4.c **** 
 31834              		.loc 1 975 8 is_stmt 0 view .LVU10304
 31835 0aba 5B46     		mov	r3, fp
 31836 0abc 0C2B     		cmp	r3, #12
 31837 0abe 00DC     		bgt	.LCB40781
 31838 0ac0 BCE2     		b	.L1532	@long jump
 31839              	.LCB40781:
 31840              	.LVL3220:
 31841              	.LBB5247:
 978:Core/Src/lz4.c ****         if (tableType == byPtr) {
 31842              		.loc 1 978 9 is_stmt 1 view .LVU10305
 31843              	.LBB5248:
 31844              	.LBI5248:
 778:Core/Src/lz4.c **** {
 31845              		.loc 1 778 22 view .LVU10306
 31846              	.LBB5249:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 31847              		.loc 1 780 5 view .LVU10307
 781:Core/Src/lz4.c **** }
 31848              		.loc 1 781 5 view .LVU10308
 781:Core/Src/lz4.c **** }
 31849              		.loc 1 781 12 is_stmt 0 view .LVU10309
 31850 0ac2 019E     		ldr	r6, [sp, #4]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 780


 31851 0ac4 3000     		movs	r0, r6
 31852 0ac6 FFF7FEFF 		bl	LZ4_read32
 31853              	.LVL3221:
 31854              	.LBB5250:
 31855              	.LBI5250:
 758:Core/Src/lz4.c **** {
 31856              		.loc 1 758 22 is_stmt 1 view .LVU10310
 31857              	.LBB5251:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 31858              		.loc 1 760 5 view .LVU10311
 763:Core/Src/lz4.c **** }
 31859              		.loc 1 763 9 view .LVU10312
 763:Core/Src/lz4.c **** }
 31860              		.loc 1 763 27 is_stmt 0 view .LVU10313
 31861 0aca 8300     		lsls	r3, r0, #2
 31862 0acc 1B18     		adds	r3, r3, r0
 31863 0ace 5B01     		lsls	r3, r3, #5
 31864 0ad0 1B1A     		subs	r3, r3, r0
 31865 0ad2 5A01     		lsls	r2, r3, #5
 31866 0ad4 9B18     		adds	r3, r3, r2
 31867 0ad6 9B00     		lsls	r3, r3, #2
 31868 0ad8 1B1A     		subs	r3, r3, r0
 31869 0ada 5A01     		lsls	r2, r3, #5
 31870 0adc D21A     		subs	r2, r2, r3
 31871 0ade 1302     		lsls	r3, r2, #8
 31872 0ae0 9B1A     		subs	r3, r3, r2
 31873 0ae2 1B01     		lsls	r3, r3, #4
 31874 0ae4 1818     		adds	r0, r3, r0
 31875              	.LVL3222:
 763:Core/Src/lz4.c **** }
 31876              		.loc 1 763 42 view .LVU10314
 31877 0ae6 000D     		lsrs	r0, r0, #20
 31878              	.LVL3223:
 763:Core/Src/lz4.c **** }
 31879              		.loc 1 763 42 view .LVU10315
 31880              	.LBE5251:
 31881              	.LBE5250:
 31882              	.LBE5249:
 31883              	.LBE5248:
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 31884              		.loc 1 979 9 is_stmt 1 view .LVU10316
 982:Core/Src/lz4.c ****     }   }
 31885              		.loc 1 982 13 view .LVU10317
 31886              	.LBB5252:
 31887              	.LBI5252:
 796:Core/Src/lz4.c **** {
 31888              		.loc 1 796 23 view .LVU10318
 31889              	.LBE5252:
 31890              	.LBE5247:
 31891              	.LBE5246:
 31892              	.LBE5245:
 31893              	.LBE5244:
 31894              	.LBE5243:
 31895              	.LBE5940:
 798:Core/Src/lz4.c ****     {
 31896              		.loc 1 798 5 view .LVU10319
 31897              	.LBB5941:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 781


 31898              	.LBB5383:
 31899              	.LBB5376:
 31900              	.LBB5369:
 31901              	.LBB5362:
 31902              	.LBB5255:
 31903              	.LBB5254:
 31904              	.LBB5253:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 31905              		.loc 1 803 19 view .LVU10320
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 31906              		.loc 1 803 54 view .LVU10321
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 31907              		.loc 1 803 63 is_stmt 0 view .LVU10322
 31908 0ae8 8000     		lsls	r0, r0, #2
 31909              	.LVL3224:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 31910              		.loc 1 803 67 view .LVU10323
 31911 0aea 3D50     		str	r5, [r7, r0]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 31912              		.loc 1 803 74 is_stmt 1 view .LVU10324
 31913              	.LVL3225:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 31914              		.loc 1 803 74 is_stmt 0 view .LVU10325
 31915              	.LBE5253:
 31916              	.LBE5254:
 31917              	.LBE5255:
 984:Core/Src/lz4.c **** 
 31918              		.loc 1 984 5 is_stmt 1 view .LVU10326
 984:Core/Src/lz4.c **** 
 31919              		.loc 1 984 7 is_stmt 0 view .LVU10327
 31920 0aec 731C     		adds	r3, r6, #1
 984:Core/Src/lz4.c **** 
 31921              		.loc 1 984 7 view .LVU10328
 31922 0aee 9A46     		mov	r10, r3
 31923              	.LVL3226:
 984:Core/Src/lz4.c **** 
 31924              		.loc 1 984 11 is_stmt 1 view .LVU10329
 31925              	.LBB5256:
 31926              	.LBI5256:
 778:Core/Src/lz4.c **** {
 31927              		.loc 1 778 22 view .LVU10330
 31928              	.LBB5257:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 31929              		.loc 1 780 5 view .LVU10331
 781:Core/Src/lz4.c **** }
 31930              		.loc 1 781 5 view .LVU10332
 781:Core/Src/lz4.c **** }
 31931              		.loc 1 781 12 is_stmt 0 view .LVU10333
 31932 0af0 1800     		movs	r0, r3
 31933 0af2 FFF7FEFF 		bl	LZ4_read32
 31934              	.LVL3227:
 31935              	.LBB5258:
 31936              	.LBI5258:
 758:Core/Src/lz4.c **** {
 31937              		.loc 1 758 22 is_stmt 1 view .LVU10334
 31938              	.LBB5259:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 782


 31939              		.loc 1 760 5 view .LVU10335
 763:Core/Src/lz4.c **** }
 31940              		.loc 1 763 9 view .LVU10336
 763:Core/Src/lz4.c **** }
 31941              		.loc 1 763 27 is_stmt 0 view .LVU10337
 31942 0af6 8300     		lsls	r3, r0, #2
 31943 0af8 1B18     		adds	r3, r3, r0
 31944 0afa 5B01     		lsls	r3, r3, #5
 31945 0afc 1B1A     		subs	r3, r3, r0
 31946 0afe 5A01     		lsls	r2, r3, #5
 31947 0b00 9B18     		adds	r3, r3, r2
 31948 0b02 9B00     		lsls	r3, r3, #2
 31949 0b04 1B1A     		subs	r3, r3, r0
 31950 0b06 5D01     		lsls	r5, r3, #5
 31951 0b08 EB1A     		subs	r3, r5, r3
 31952 0b0a 1D02     		lsls	r5, r3, #8
 31953 0b0c ED1A     		subs	r5, r5, r3
 31954 0b0e 2D01     		lsls	r5, r5, #4
 31955 0b10 2D18     		adds	r5, r5, r0
 763:Core/Src/lz4.c **** }
 31956              		.loc 1 763 42 view .LVU10338
 31957 0b12 2D0D     		lsrs	r5, r5, #20
 31958 0b14 0C94     		str	r4, [sp, #48]
 31959 0b16 0F96     		str	r6, [sp, #60]
 31960 0b18 5446     		mov	r4, r10
 31961 0b1a BA46     		mov	r10, r7
 31962              	.LVL3228:
 763:Core/Src/lz4.c **** }
 31963              		.loc 1 763 42 view .LVU10339
 31964 0b1c 5B46     		mov	r3, fp
 31965 0b1e 1293     		str	r3, [sp, #72]
 31966              	.LVL3229:
 31967              	.L1340:
 763:Core/Src/lz4.c **** }
 31968              		.loc 1 763 42 view .LVU10340
 31969              	.LBE5259:
 31970              	.LBE5258:
 31971              	.LBE5257:
 31972              	.LBE5256:
 987:Core/Src/lz4.c ****         const BYTE* match;
 31973              		.loc 1 987 5 is_stmt 1 view .LVU10341
 31974              	.LBB5260:
 988:Core/Src/lz4.c ****         BYTE* token;
 31975              		.loc 1 988 9 view .LVU10342
 989:Core/Src/lz4.c ****         const BYTE* filledIp;
 31976              		.loc 1 989 9 view .LVU10343
 990:Core/Src/lz4.c **** 
 31977              		.loc 1 990 9 view .LVU10344
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 31978              		.loc 1 993 9 view .LVU10345
 31979              	.LBB5261:
1015:Core/Src/lz4.c ****             int step = 1;
 31980              		.loc 1 1015 13 view .LVU10346
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 31981              		.loc 1 1016 13 view .LVU10347
1017:Core/Src/lz4.c ****             do {
 31982              		.loc 1 1017 13 view .LVU10348
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 783


1017:Core/Src/lz4.c ****             do {
 31983              		.loc 1 1017 17 is_stmt 0 view .LVU10349
 31984 0b20 219B     		ldr	r3, [sp, #132]
 31985 0b22 9B01     		lsls	r3, r3, #6
 31986 0b24 0493     		str	r3, [sp, #16]
 31987              	.LVL3230:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 31988              		.loc 1 1016 17 view .LVU10350
 31989 0b26 0127     		movs	r7, #1
 31990 0b28 2BE0     		b	.L1296
 31991              	.LVL3231:
 31992              	.L1530:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 31993              		.loc 1 1016 17 view .LVU10351
 31994              	.LBE5261:
 31995              	.LBE5260:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 31996              		.loc 1 933 68 view .LVU10352
 31997 0b2a 0A9A     		ldr	r2, [sp, #40]
 31998              	.LVL3232:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 31999              		.loc 1 933 68 view .LVU10353
 32000 0b2c 1192     		str	r2, [sp, #68]
 32001 0b2e A5E7     		b	.L1291
 32002              	.LVL3233:
 32003              	.L1531:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 32004              		.loc 1 941 56 view .LVU10354
 32005 0b30 0A9A     		ldr	r2, [sp, #40]
 32006              	.LVL3234:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 32007              		.loc 1 941 56 view .LVU10355
 32008 0b32 0D92     		str	r2, [sp, #52]
 32009 0b34 B0E7     		b	.L1292
 32010              	.LVL3235:
 32011              	.L1294:
 32012              	.LBB5350:
 32013              	.LBB5277:
 32014              	.LBB5262:
1051:Core/Src/lz4.c ****                         lowLimit = (const BYTE*)source;
 32015              		.loc 1 1051 25 is_stmt 1 view .LVU10356
1051:Core/Src/lz4.c ****                         lowLimit = (const BYTE*)source;
 32016              		.loc 1 1051 31 is_stmt 0 view .LVU10357
 32017 0b36 059B     		ldr	r3, [sp, #20]
 32018 0b38 4B44     		add	r3, r3, r9
 32019 0b3a 9B46     		mov	fp, r3
 32020              	.LVL3236:
1052:Core/Src/lz4.c ****                     }
 32021              		.loc 1 1052 25 is_stmt 1 view .LVU10358
1052:Core/Src/lz4.c ****                     }
 32022              		.loc 1 1052 34 is_stmt 0 view .LVU10359
 32023 0b3c 019B     		ldr	r3, [sp, #4]
 32024              	.LVL3237:
1052:Core/Src/lz4.c ****                     }
 32025              		.loc 1 1052 34 view .LVU10360
 32026 0b3e 0993     		str	r3, [sp, #36]
 32027              	.LVL3238:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 784


 32028              	.L1295:
1057:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
 32029              		.loc 1 1057 17 is_stmt 1 view .LVU10361
 32030              	.LBB5263:
 32031              	.LBI5263:
 778:Core/Src/lz4.c **** {
 32032              		.loc 1 778 22 view .LVU10362
 32033              	.LBB5264:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 32034              		.loc 1 780 5 view .LVU10363
 781:Core/Src/lz4.c **** }
 32035              		.loc 1 781 5 view .LVU10364
 781:Core/Src/lz4.c **** }
 32036              		.loc 1 781 12 is_stmt 0 view .LVU10365
 32037 0b40 2000     		movs	r0, r4
 32038 0b42 FFF7FEFF 		bl	LZ4_read32
 32039              	.LVL3239:
 32040              	.LBB5265:
 32041              	.LBI5265:
 758:Core/Src/lz4.c **** {
 32042              		.loc 1 758 22 is_stmt 1 view .LVU10366
 32043              	.LBB5266:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 32044              		.loc 1 760 5 view .LVU10367
 763:Core/Src/lz4.c **** }
 32045              		.loc 1 763 9 view .LVU10368
 763:Core/Src/lz4.c **** }
 32046              		.loc 1 763 27 is_stmt 0 view .LVU10369
 32047 0b46 8300     		lsls	r3, r0, #2
 32048 0b48 1B18     		adds	r3, r3, r0
 32049 0b4a 5B01     		lsls	r3, r3, #5
 32050 0b4c 1B1A     		subs	r3, r3, r0
 32051 0b4e 5A01     		lsls	r2, r3, #5
 32052 0b50 9B18     		adds	r3, r3, r2
 32053 0b52 9B00     		lsls	r3, r3, #2
 32054 0b54 1B1A     		subs	r3, r3, r0
 32055 0b56 5D01     		lsls	r5, r3, #5
 32056              	.LVL3240:
 763:Core/Src/lz4.c **** }
 32057              		.loc 1 763 27 view .LVU10370
 32058 0b58 EB1A     		subs	r3, r5, r3
 32059 0b5a 1D02     		lsls	r5, r3, #8
 32060 0b5c ED1A     		subs	r5, r5, r3
 32061 0b5e 2D01     		lsls	r5, r5, #4
 32062 0b60 2D18     		adds	r5, r5, r0
 763:Core/Src/lz4.c **** }
 32063              		.loc 1 763 42 view .LVU10371
 32064 0b62 2D0D     		lsrs	r5, r5, #20
 32065              	.LVL3241:
 763:Core/Src/lz4.c **** }
 32066              		.loc 1 763 42 view .LVU10372
 32067              	.LBE5266:
 32068              	.LBE5265:
 32069              	.LBE5264:
 32070              	.LBE5263:
1058:Core/Src/lz4.c **** 
 32071              		.loc 1 1058 17 is_stmt 1 view .LVU10373
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 785


 32072              	.LBB5267:
 32073              	.LBI5267:
 796:Core/Src/lz4.c **** {
 32074              		.loc 1 796 23 view .LVU10374
 32075              	.LBE5267:
 32076              	.LBE5262:
 32077              	.LBE5277:
 32078              	.LBE5350:
 32079              	.LBE5362:
 32080              	.LBE5369:
 32081              	.LBE5376:
 32082              	.LBE5383:
 32083              	.LBE5941:
 798:Core/Src/lz4.c ****     {
 32084              		.loc 1 798 5 view .LVU10375
 32085              	.LBB5942:
 32086              	.LBB5384:
 32087              	.LBB5377:
 32088              	.LBB5370:
 32089              	.LBB5363:
 32090              	.LBB5351:
 32091              	.LBB5278:
 32092              	.LBB5274:
 32093              	.LBB5269:
 32094              	.LBB5268:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 32095              		.loc 1 803 19 view .LVU10376
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 32096              		.loc 1 803 54 view .LVU10377
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 32097              		.loc 1 803 67 is_stmt 0 view .LVU10378
 32098 0b64 4346     		mov	r3, r8
 32099 0b66 3360     		str	r3, [r6]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 32100              		.loc 1 803 74 is_stmt 1 view .LVU10379
 32101              	.LVL3242:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 32102              		.loc 1 803 74 is_stmt 0 view .LVU10380
 32103              	.LBE5268:
 32104              	.LBE5269:
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 32105              		.loc 1 1060 17 is_stmt 1 view .LVU10381
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 32106              		.loc 1 1060 100 view .LVU10382
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 32107              		.loc 1 1061 17 view .LVU10383
1062:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
 32108              		.loc 1 1062 17 view .LVU10384
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 32109              		.loc 1 1063 17 view .LVU10385
1064:Core/Src/lz4.c ****                     continue;
 32110              		.loc 1 1064 33 is_stmt 0 view .LVU10386
 32111 0b68 8E4B     		ldr	r3, .L1672+16
 32112 0b6a 4B44     		add	r3, r3, r9
1064:Core/Src/lz4.c ****                     continue;
 32113              		.loc 1 1064 19 view .LVU10387
 32114 0b6c 9845     		cmp	r8, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 786


 32115 0b6e 08D8     		bhi	.L1296
1067:Core/Src/lz4.c **** 
 32116              		.loc 1 1067 17 is_stmt 1 view .LVU10388
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 32117              		.loc 1 1069 17 view .LVU10389
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 32118              		.loc 1 1069 21 is_stmt 0 view .LVU10390
 32119 0b70 5846     		mov	r0, fp
 32120 0b72 FFF7FEFF 		bl	LZ4_read32
 32121              	.LVL3243:
 32122 0b76 0600     		movs	r6, r0
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 32123              		.loc 1 1069 42 view .LVU10391
 32124 0b78 0698     		ldr	r0, [sp, #24]
 32125 0b7a FFF7FEFF 		bl	LZ4_read32
 32126              	.LVL3244:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 32127              		.loc 1 1069 20 view .LVU10392
 32128 0b7e 8642     		cmp	r6, r0
 32129 0b80 1ED0     		beq	.L1603
 32130              	.LVL3245:
 32131              	.L1296:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 32132              		.loc 1 1069 20 view .LVU10393
 32133              	.LBE5274:
1018:Core/Src/lz4.c ****                 U32 const h = forwardH;
 32134              		.loc 1 1018 13 is_stmt 1 view .LVU10394
 32135              	.LBB5275:
1019:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
 32136              		.loc 1 1019 17 view .LVU10395
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 32137              		.loc 1 1020 17 view .LVU10396
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 32138              		.loc 1 1020 53 is_stmt 0 view .LVU10397
 32139 0b82 059B     		ldr	r3, [sp, #20]
 32140 0b84 E31A     		subs	r3, r4, r3
 32141 0b86 9846     		mov	r8, r3
 32142              	.LVL3246:
1021:Core/Src/lz4.c ****                 assert(matchIndex <= current);
 32143              		.loc 1 1021 17 is_stmt 1 view .LVU10398
 32144              	.LBB5270:
 32145              	.LBI5270:
 827:Core/Src/lz4.c **** {
 32146              		.loc 1 827 22 view .LVU10399
 32147              	.LBB5271:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 32148              		.loc 1 829 5 view .LVU10400
 32149              	.LBE5271:
 32150              	.LBE5270:
 32151              	.LBE5275:
 32152              	.LBE5278:
 32153              	.LBE5351:
 32154              	.LBE5363:
 32155              	.LBE5370:
 32156              	.LBE5377:
 32157              	.LBE5384:
 32158              	.LBE5942:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 787


 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 32159              		.loc 1 829 44 view .LVU10401
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 32160              		.loc 1 830 5 view .LVU10402
 32161              	.LBB5943:
 32162              	.LBB5385:
 32163              	.LBB5378:
 32164              	.LBB5371:
 32165              	.LBB5364:
 32166              	.LBB5352:
 32167              	.LBB5279:
 32168              	.LBB5276:
 32169              	.LBB5273:
 32170              	.LBB5272:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 32171              		.loc 1 831 9 view .LVU10403
 832:Core/Src/lz4.c ****         return hashTable[h];
 32172              		.loc 1 832 9 view .LVU10404
 833:Core/Src/lz4.c ****     }
 32173              		.loc 1 833 9 view .LVU10405
 833:Core/Src/lz4.c ****     }
 32174              		.loc 1 833 25 is_stmt 0 view .LVU10406
 32175 0b88 AE00     		lsls	r6, r5, #2
 32176 0b8a 5644     		add	r6, r6, r10
 32177 0b8c 3368     		ldr	r3, [r6]
 32178              	.LVL3247:
 833:Core/Src/lz4.c ****     }
 32179              		.loc 1 833 25 view .LVU10407
 32180 0b8e 9946     		mov	r9, r3
 32181              	.LVL3248:
 833:Core/Src/lz4.c ****     }
 32182              		.loc 1 833 25 view .LVU10408
 32183              	.LBE5272:
 32184              	.LBE5273:
1022:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
 32185              		.loc 1 1022 17 is_stmt 1 view .LVU10409
1023:Core/Src/lz4.c ****                 ip = forwardIp;
 32186              		.loc 1 1023 17 view .LVU10410
1024:Core/Src/lz4.c ****                 forwardIp += step;
 32187              		.loc 1 1024 17 view .LVU10411
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 32188              		.loc 1 1025 17 view .LVU10412
 32189 0b90 0694     		str	r4, [sp, #24]
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 32190              		.loc 1 1025 27 is_stmt 0 view .LVU10413
 32191 0b92 E419     		adds	r4, r4, r7
 32192              	.LVL3249:
1026:Core/Src/lz4.c **** 
 32193              		.loc 1 1026 17 is_stmt 1 view .LVU10414
 32194 0b94 049B     		ldr	r3, [sp, #16]
 32195              	.LVL3250:
1026:Core/Src/lz4.c **** 
 32196              		.loc 1 1026 22 is_stmt 0 view .LVU10415
 32197 0b96 9F11     		asrs	r7, r3, #6
 32198              	.LVL3251:
1026:Core/Src/lz4.c **** 
 32199              		.loc 1 1026 22 view .LVU10416
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 788


 32200 0b98 0133     		adds	r3, r3, #1
 32201 0b9a 0493     		str	r3, [sp, #16]
 32202              	.LVL3252:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 32203              		.loc 1 1028 17 is_stmt 1 view .LVU10417
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 32204              		.loc 1 1028 21 is_stmt 0 view .LVU10418
 32205 0b9c 089A     		ldr	r2, [sp, #32]
 32206 0b9e 9446     		mov	ip, r2
 32207 0ba0 A445     		cmp	ip, r4
 32208 0ba2 9B41     		sbcs	r3, r3, r3
 32209              	.LVL3253:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 32210              		.loc 1 1028 21 view .LVU10419
 32211 0ba4 5B42     		rsbs	r3, r3, #0
 32212 0ba6 0B93     		str	r3, [sp, #44]
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 32213              		.loc 1 1028 20 view .LVU10420
 32214 0ba8 A242     		cmp	r2, r4
 32215 0baa 00D2     		bcs	.LCB41282
 32216 0bac 50E2     		b	.L1578	@long jump
 32217              	.LCB41282:
1029:Core/Src/lz4.c **** 
 32218              		.loc 1 1029 17 is_stmt 1 view .LVU10421
1031:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 32219              		.loc 1 1031 17 view .LVU10422
1043:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 32220              		.loc 1 1043 24 view .LVU10423
1044:Core/Src/lz4.c ****                         DEBUGLOG(7, "extDict candidate: matchIndex=%5u  <  startIndex=%5u", matchIn
 32221              		.loc 1 1044 21 view .LVU10424
1044:Core/Src/lz4.c ****                         DEBUGLOG(7, "extDict candidate: matchIndex=%5u  <  startIndex=%5u", matchIn
 32222              		.loc 1 1044 24 is_stmt 0 view .LVU10425
 32223 0bae 079B     		ldr	r3, [sp, #28]
 32224 0bb0 4B45     		cmp	r3, r9
 32225 0bb2 C0D9     		bls	.L1294
1045:Core/Src/lz4.c ****                         assert(startIndex - matchIndex >= MINMATCH);
 32226              		.loc 1 1045 25 is_stmt 1 view .LVU10426
1045:Core/Src/lz4.c ****                         assert(startIndex - matchIndex >= MINMATCH);
 32227              		.loc 1 1045 116 view .LVU10427
1046:Core/Src/lz4.c ****                         assert(dictBase);
 32228              		.loc 1 1046 25 view .LVU10428
1047:Core/Src/lz4.c ****                         match = dictBase + matchIndex;
 32229              		.loc 1 1047 25 view .LVU10429
1048:Core/Src/lz4.c ****                         lowLimit = dictionary;
 32230              		.loc 1 1048 25 view .LVU10430
1048:Core/Src/lz4.c ****                         lowLimit = dictionary;
 32231              		.loc 1 1048 31 is_stmt 0 view .LVU10431
 32232 0bb4 0D9B     		ldr	r3, [sp, #52]
 32233 0bb6 4B44     		add	r3, r3, r9
 32234 0bb8 9B46     		mov	fp, r3
 32235              	.LVL3254:
1049:Core/Src/lz4.c ****                     } else {
 32236              		.loc 1 1049 25 is_stmt 1 view .LVU10432
1049:Core/Src/lz4.c ****                     } else {
 32237              		.loc 1 1049 34 is_stmt 0 view .LVU10433
 32238 0bba 0A9B     		ldr	r3, [sp, #40]
 32239              	.LVL3255:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 789


1049:Core/Src/lz4.c ****                     } else {
 32240              		.loc 1 1049 34 view .LVU10434
 32241 0bbc 0993     		str	r3, [sp, #36]
 32242 0bbe BFE7     		b	.L1295
 32243              	.LVL3256:
 32244              	.L1603:
1070:Core/Src/lz4.c ****                     break;   /* match found */
 32245              		.loc 1 1070 21 is_stmt 1 view .LVU10435
1070:Core/Src/lz4.c ****                     break;   /* match found */
 32246              		.loc 1 1070 39 view .LVU10436
1070:Core/Src/lz4.c ****                     break;   /* match found */
 32247              		.loc 1 1070 46 is_stmt 0 view .LVU10437
 32248 0bc0 4346     		mov	r3, r8
 32249 0bc2 4A46     		mov	r2, r9
 32250 0bc4 9C1A     		subs	r4, r3, r2
 32251              	.LVL3257:
1070:Core/Src/lz4.c ****                     break;   /* match found */
 32252              		.loc 1 1070 46 view .LVU10438
 32253              	.LBE5276:
 32254              	.LBE5279:
1078:Core/Src/lz4.c ****         while (((ip>anchor) & (match > lowLimit)) && (unlikely(ip[-1]==match[-1]))) { ip--; match--
 32255              		.loc 1 1078 9 is_stmt 1 view .LVU10439
1079:Core/Src/lz4.c **** 
 32256              		.loc 1 1079 9 view .LVU10440
 32257 0bc6 5946     		mov	r1, fp
 32258              	.LVL3258:
 32259              	.L1297:
1079:Core/Src/lz4.c **** 
 32260              		.loc 1 1079 15 view .LVU10441
1079:Core/Src/lz4.c **** 
 32261              		.loc 1 1079 29 is_stmt 0 view .LVU10442
 32262 0bc8 0F9B     		ldr	r3, [sp, #60]
 32263 0bca 9C46     		mov	ip, r3
 32264 0bcc 0698     		ldr	r0, [sp, #24]
 32265 0bce 8445     		cmp	ip, r0
 32266 0bd0 9B41     		sbcs	r3, r3, r3
 32267 0bd2 5B42     		rsbs	r3, r3, #0
 32268 0bd4 099A     		ldr	r2, [sp, #36]
 32269 0bd6 9446     		mov	ip, r2
 32270 0bd8 8C45     		cmp	ip, r1
 32271 0bda 9241     		sbcs	r2, r2, r2
 32272 0bdc 5242     		rsbs	r2, r2, #0
1079:Core/Src/lz4.c **** 
 32273              		.loc 1 1079 15 view .LVU10443
 32274 0bde 1A42     		tst	r2, r3
 32275 0be0 05D0     		beq	.L1298
1079:Core/Src/lz4.c **** 
 32276              		.loc 1 1079 55 view .LVU10444
 32277 0be2 431E     		subs	r3, r0, #1
 32278 0be4 1A78     		ldrb	r2, [r3]
 32279 0be6 4B1E     		subs	r3, r1, #1
 32280 0be8 1B78     		ldrb	r3, [r3]
1079:Core/Src/lz4.c **** 
 32281              		.loc 1 1079 51 view .LVU10445
 32282 0bea 9A42     		cmp	r2, r3
 32283 0bec 2CD0     		beq	.L1299
 32284              	.L1298:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 790


 32285              	.LBB5280:
1082:Core/Src/lz4.c ****             token = op++;
 32286              		.loc 1 1082 54 view .LVU10446
 32287 0bee 8B46     		mov	fp, r1
1082:Core/Src/lz4.c ****             token = op++;
 32288              		.loc 1 1082 13 is_stmt 1 view .LVU10447
1082:Core/Src/lz4.c ****             token = op++;
 32289              		.loc 1 1082 54 is_stmt 0 view .LVU10448
 32290 0bf0 069B     		ldr	r3, [sp, #24]
 32291 0bf2 0F9A     		ldr	r2, [sp, #60]
 32292 0bf4 9D1A     		subs	r5, r3, r2
 32293              	.LVL3259:
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 32294              		.loc 1 1083 13 is_stmt 1 view .LVU10449
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 32295              		.loc 1 1083 23 is_stmt 0 view .LVU10450
 32296 0bf6 0C9B     		ldr	r3, [sp, #48]
 32297 0bf8 5E1C     		adds	r6, r3, #1
 32298              	.LVL3260:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 32299              		.loc 1 1084 13 is_stmt 1 view .LVU10451
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 32300              		.loc 1 1085 18 is_stmt 0 view .LVU10452
 32301 0bfa FF21     		movs	r1, #255
 32302              	.LVL3261:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 32303              		.loc 1 1085 18 view .LVU10453
 32304 0bfc 2800     		movs	r0, r5
 32305 0bfe FFF7FEFF 		bl	__aeabi_uidiv
 32306              	.LVL3262:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 32307              		.loc 1 1085 18 view .LVU10454
 32308 0c02 2818     		adds	r0, r5, r0
 32309 0c04 0300     		movs	r3, r0
 32310 0c06 0833     		adds	r3, r3, #8
 32311 0c08 F318     		adds	r3, r6, r3
 32312 0c0a 0E99     		ldr	r1, [sp, #56]
 32313 0c0c 8C46     		mov	ip, r1
 32314 0c0e 9C45     		cmp	ip, r3
 32315 0c10 9241     		sbcs	r2, r2, r2
 32316 0c12 5242     		rsbs	r2, r2, #0
 32317 0c14 1392     		str	r2, [sp, #76]
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 32318              		.loc 1 1084 52 view .LVU10455
 32319 0c16 9942     		cmp	r1, r3
 32320 0c18 01D2     		bcs	.LCB41407
 32321 0c1a 01F035FC 		bl	.L1533	@far jump
 32322              	.LCB41407:
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 32323              		.loc 1 1088 13 is_stmt 1 view .LVU10456
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 32324              		.loc 1 1093 13 view .LVU10457
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 32325              		.loc 1 1093 16 is_stmt 0 view .LVU10458
 32326 0c1e 0E2D     		cmp	r5, #14
 32327 0c20 17D8     		bhi	.L1604
1099:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 791


 32328              		.loc 1 1099 18 is_stmt 1 view .LVU10459
1099:Core/Src/lz4.c **** 
 32329              		.loc 1 1099 27 is_stmt 0 view .LVU10460
 32330 0c22 2B01     		lsls	r3, r5, #4
1099:Core/Src/lz4.c **** 
 32331              		.loc 1 1099 25 view .LVU10461
 32332 0c24 0C9A     		ldr	r2, [sp, #48]
 32333 0c26 1370     		strb	r3, [r2]
 32334              	.L1303:
1102:Core/Src/lz4.c ****             op+=litLength;
 32335              		.loc 1 1102 13 is_stmt 1 view .LVU10462
1102:Core/Src/lz4.c ****             op+=litLength;
 32336              		.loc 1 1102 41 is_stmt 0 view .LVU10463
 32337 0c28 7519     		adds	r5, r6, r5
 32338              	.LVL3263:
 32339              	.LBB5281:
 32340              	.LBI5281:
 446:Core/Src/lz4.c **** {
 32341              		.loc 1 446 6 is_stmt 1 view .LVU10464
 32342              	.LBB5282:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 32343              		.loc 1 448 5 view .LVU10465
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 32344              		.loc 1 449 5 view .LVU10466
 450:Core/Src/lz4.c **** 
 32345              		.loc 1 450 5 view .LVU10467
 450:Core/Src/lz4.c **** 
 32346              		.loc 1 450 5 is_stmt 0 view .LVU10468
 32347              	.LBE5282:
 32348              	.LBE5281:
1102:Core/Src/lz4.c ****             op+=litLength;
 32349              		.loc 1 1102 41 view .LVU10469
 32350 0c2a 0F9F     		ldr	r7, [sp, #60]
 32351              	.LVL3264:
 32352              	.L1304:
 32353              	.LBB5284:
 32354              	.LBB5283:
 452:Core/Src/lz4.c **** }
 32355              		.loc 1 452 5 is_stmt 1 view .LVU10470
 452:Core/Src/lz4.c **** }
 32356              		.loc 1 452 10 view .LVU10471
 32357 0c2c 0822     		movs	r2, #8
 32358 0c2e 3900     		movs	r1, r7
 32359 0c30 3000     		movs	r0, r6
 32360 0c32 FFF7FEFF 		bl	memcpy
 32361              	.LVL3265:
 452:Core/Src/lz4.c **** }
 32362              		.loc 1 452 29 view .LVU10472
 452:Core/Src/lz4.c **** }
 32363              		.loc 1 452 30 is_stmt 0 view .LVU10473
 32364 0c36 0836     		adds	r6, r6, #8
 32365              	.LVL3266:
 452:Core/Src/lz4.c **** }
 32366              		.loc 1 452 35 is_stmt 1 view .LVU10474
 452:Core/Src/lz4.c **** }
 32367              		.loc 1 452 36 is_stmt 0 view .LVU10475
 32368 0c38 0837     		adds	r7, r7, #8
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 792


 32369              	.LVL3267:
 452:Core/Src/lz4.c **** }
 32370              		.loc 1 452 49 is_stmt 1 view .LVU10476
 452:Core/Src/lz4.c **** }
 32371              		.loc 1 452 5 is_stmt 0 view .LVU10477
 32372 0c3a B542     		cmp	r5, r6
 32373 0c3c F6D8     		bhi	.L1304
 32374 0c3e 2100     		movs	r1, r4
 32375 0c40 069E     		ldr	r6, [sp, #24]
 32376              	.LVL3268:
 452:Core/Src/lz4.c **** }
 32377              		.loc 1 452 5 view .LVU10478
 32378 0c42 5F46     		mov	r7, fp
 32379              	.LVL3269:
 452:Core/Src/lz4.c **** }
 32380              		.loc 1 452 5 view .LVU10479
 32381 0c44 D346     		mov	fp, r10
 32382              	.LVL3270:
 452:Core/Src/lz4.c **** }
 32383              		.loc 1 452 5 view .LVU10480
 32384 0c46 57E1     		b	.L1339
 32385              	.LVL3271:
 32386              	.L1299:
 452:Core/Src/lz4.c **** }
 32387              		.loc 1 452 5 view .LVU10481
 32388              	.LBE5283:
 32389              	.LBE5284:
 32390              	.LBE5280:
1079:Core/Src/lz4.c **** 
 32391              		.loc 1 1079 87 is_stmt 1 view .LVU10482
1079:Core/Src/lz4.c **** 
 32392              		.loc 1 1079 89 is_stmt 0 view .LVU10483
 32393 0c48 069B     		ldr	r3, [sp, #24]
 32394 0c4a 013B     		subs	r3, r3, #1
 32395 0c4c 0693     		str	r3, [sp, #24]
 32396              	.LVL3272:
1079:Core/Src/lz4.c **** 
 32397              		.loc 1 1079 93 is_stmt 1 view .LVU10484
1079:Core/Src/lz4.c **** 
 32398              		.loc 1 1079 98 is_stmt 0 view .LVU10485
 32399 0c4e 0139     		subs	r1, r1, #1
 32400              	.LVL3273:
1079:Core/Src/lz4.c **** 
 32401              		.loc 1 1079 98 view .LVU10486
 32402 0c50 BAE7     		b	.L1297
 32403              	.LVL3274:
 32404              	.L1604:
 32405              	.LBB5286:
 32406              	.LBB5285:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 32407              		.loc 1 1094 17 is_stmt 1 view .LVU10487
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 32408              		.loc 1 1094 43 is_stmt 0 view .LVU10488
 32409 0c52 2B00     		movs	r3, r5
 32410 0c54 0F3B     		subs	r3, r3, #15
 32411              	.LVL3275:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 793


 32412              		.loc 1 1095 17 is_stmt 1 view .LVU10489
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 32413              		.loc 1 1095 24 is_stmt 0 view .LVU10490
 32414 0c56 F022     		movs	r2, #240
 32415 0c58 0C99     		ldr	r1, [sp, #48]
 32416 0c5a 0A70     		strb	r2, [r1]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 32417              		.loc 1 1096 17 is_stmt 1 view .LVU10491
 32418 0c5c 03E0     		b	.L1301
 32419              	.L1302:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 32420              		.loc 1 1096 46 view .LVU10492
 32421              	.LVL3276:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 32422              		.loc 1 1096 52 is_stmt 0 view .LVU10493
 32423 0c5e FF22     		movs	r2, #255
 32424 0c60 3270     		strb	r2, [r6]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 32425              		.loc 1 1096 36 is_stmt 1 view .LVU10494
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 32426              		.loc 1 1096 39 is_stmt 0 view .LVU10495
 32427 0c62 FF3B     		subs	r3, r3, #255
 32428              	.LVL3277:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 32429              		.loc 1 1096 49 view .LVU10496
 32430 0c64 0136     		adds	r6, r6, #1
 32431              	.LVL3278:
 32432              	.L1301:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 32433              		.loc 1 1096 23 is_stmt 1 view .LVU10497
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 32434              		.loc 1 1096 17 is_stmt 0 view .LVU10498
 32435 0c66 FE2B     		cmp	r3, #254
 32436 0c68 F9DC     		bgt	.L1302
1097:Core/Src/lz4.c ****             }
 32437              		.loc 1 1097 17 is_stmt 1 view .LVU10499
 32438              	.LVL3279:
1097:Core/Src/lz4.c ****             }
 32439              		.loc 1 1097 23 is_stmt 0 view .LVU10500
 32440 0c6a 3370     		strb	r3, [r6]
1097:Core/Src/lz4.c ****             }
 32441              		.loc 1 1097 20 view .LVU10501
 32442 0c6c 0136     		adds	r6, r6, #1
 32443              	.LVL3280:
1097:Core/Src/lz4.c ****             }
 32444              		.loc 1 1097 20 view .LVU10502
 32445              	.LBE5285:
 32446 0c6e DBE7     		b	.L1303
 32447              	.LVL3281:
 32448              	.L1614:
1097:Core/Src/lz4.c ****             }
 32449              		.loc 1 1097 20 view .LVU10503
 32450              	.LBE5286:
 32451              	.LBB5287:
 32452              	.LBB5288:
1140:Core/Src/lz4.c ****                 assert(dictEnd > match);
 32453              		.loc 1 1140 17 is_stmt 1 view .LVU10504
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 794


1140:Core/Src/lz4.c ****                 assert(dictEnd > match);
 32454              		.loc 1 1140 50 is_stmt 0 view .LVU10505
 32455 0c70 119B     		ldr	r3, [sp, #68]
 32456 0c72 DC1B     		subs	r4, r3, r7
1140:Core/Src/lz4.c ****                 assert(dictEnd > match);
 32457              		.loc 1 1140 29 view .LVU10506
 32458 0c74 3419     		adds	r4, r6, r4
 32459              	.LVL3282:
1141:Core/Src/lz4.c ****                 if (limit > matchlimit) limit = matchlimit;
 32460              		.loc 1 1141 17 is_stmt 1 view .LVU10507
1142:Core/Src/lz4.c ****                 matchCode = LZ4_count(ip+MINMATCH, match+MINMATCH, limit);
 32461              		.loc 1 1142 17 view .LVU10508
1142:Core/Src/lz4.c ****                 matchCode = LZ4_count(ip+MINMATCH, match+MINMATCH, limit);
 32462              		.loc 1 1142 20 is_stmt 0 view .LVU10509
 32463 0c76 109B     		ldr	r3, [sp, #64]
 32464 0c78 A342     		cmp	r3, r4
 32465 0c7a 00D2     		bcs	.L1306
1142:Core/Src/lz4.c ****                 matchCode = LZ4_count(ip+MINMATCH, match+MINMATCH, limit);
 32466              		.loc 1 1142 47 view .LVU10510
 32467 0c7c 1C00     		movs	r4, r3
 32468              	.LVL3283:
 32469              	.L1306:
1143:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 32470              		.loc 1 1143 17 is_stmt 1 view .LVU10511
1143:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 32471              		.loc 1 1143 29 is_stmt 0 view .LVU10512
 32472 0c7e 331D     		adds	r3, r6, #4
 32473 0c80 9A46     		mov	r10, r3
 32474 0c82 3B1D     		adds	r3, r7, #4
 32475 0c84 9946     		mov	r9, r3
 32476              	.LVL3284:
 32477              	.LBB5289:
 32478              	.LBI5289:
 661:Core/Src/lz4.c **** {
 32479              		.loc 1 661 10 is_stmt 1 view .LVU10513
 32480              	.LBB5290:
 663:Core/Src/lz4.c **** 
 32481              		.loc 1 663 5 view .LVU10514
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 32482              		.loc 1 665 5 view .LVU10515
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 32483              		.loc 1 665 9 is_stmt 0 view .LVU10516
 32484 0c86 E31E     		subs	r3, r4, #3
 32485              	.LVL3285:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 32486              		.loc 1 665 9 view .LVU10517
 32487 0c88 0493     		str	r3, [sp, #16]
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 32488              		.loc 1 665 8 view .LVU10518
 32489 0c8a 9A45     		cmp	r10, r3
 32490 0c8c 68D2     		bcs	.L1535
 32491              	.LBB5291:
 666:Core/Src/lz4.c ****         if (!diff) {
 32492              		.loc 1 666 9 is_stmt 1 view .LVU10519
 666:Core/Src/lz4.c ****         if (!diff) {
 32493              		.loc 1 666 28 is_stmt 0 view .LVU10520
 32494 0c8e 4846     		mov	r0, r9
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 795


 32495 0c90 FFF7FEFF 		bl	LZ4_read_ARCH
 32496              	.LVL3286:
 32497 0c94 8046     		mov	r8, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 32498              		.loc 1 666 52 view .LVU10521
 32499 0c96 5046     		mov	r0, r10
 32500 0c98 FFF7FEFF 		bl	LZ4_read_ARCH
 32501              	.LVL3287:
 32502 0c9c 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 32503              		.loc 1 666 21 view .LVU10522
 32504 0c9e 4046     		mov	r0, r8
 32505 0ca0 5840     		eors	r0, r3
 32506              	.LVL3288:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 32507              		.loc 1 667 9 is_stmt 1 view .LVU10523
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 32508              		.loc 1 667 12 is_stmt 0 view .LVU10524
 32509 0ca2 9845     		cmp	r8, r3
 32510 0ca4 53D1     		bne	.L1308
 668:Core/Src/lz4.c ****         } else {
 32511              		.loc 1 668 13 is_stmt 1 view .LVU10525
 668:Core/Src/lz4.c ****         } else {
 32512              		.loc 1 668 16 is_stmt 0 view .LVU10526
 32513 0ca6 0823     		movs	r3, #8
 32514 0ca8 9846     		mov	r8, r3
 32515 0caa B044     		add	r8, r8, r6
 32516              	.LVL3289:
 668:Core/Src/lz4.c ****         } else {
 32517              		.loc 1 668 28 is_stmt 1 view .LVU10527
 668:Core/Src/lz4.c ****         } else {
 32518              		.loc 1 668 34 is_stmt 0 view .LVU10528
 32519 0cac 9946     		mov	r9, r3
 32520              	.LVL3290:
 668:Core/Src/lz4.c ****         } else {
 32521              		.loc 1 668 34 view .LVU10529
 32522 0cae B944     		add	r9, r9, r7
 32523              	.LVL3291:
 32524              	.L1311:
 668:Core/Src/lz4.c ****         } else {
 32525              		.loc 1 668 34 view .LVU10530
 32526              	.LBE5291:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 32527              		.loc 1 673 11 is_stmt 1 view .LVU10531
 32528 0cb0 049B     		ldr	r3, [sp, #16]
 32529 0cb2 9845     		cmp	r8, r3
 32530 0cb4 56D2     		bcs	.L1605
 32531              	.LBB5292:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 32532              		.loc 1 674 9 view .LVU10532
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 32533              		.loc 1 674 28 is_stmt 0 view .LVU10533
 32534 0cb6 4846     		mov	r0, r9
 32535 0cb8 FFF7FEFF 		bl	LZ4_read_ARCH
 32536              	.LVL3292:
 32537 0cbc 0700     		movs	r7, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 796


 32538              		.loc 1 674 52 view .LVU10534
 32539 0cbe 4046     		mov	r0, r8
 32540 0cc0 FFF7FEFF 		bl	LZ4_read_ARCH
 32541              	.LVL3293:
 32542 0cc4 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 32543              		.loc 1 674 21 view .LVU10535
 32544 0cc6 3800     		movs	r0, r7
 32545 0cc8 5840     		eors	r0, r3
 32546              	.LVL3294:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32547              		.loc 1 675 9 is_stmt 1 view .LVU10536
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32548              		.loc 1 675 12 is_stmt 0 view .LVU10537
 32549 0cca 9F42     		cmp	r7, r3
 32550 0ccc 43D0     		beq	.L1606
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 32551              		.loc 1 676 9 is_stmt 1 view .LVU10538
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 32552              		.loc 1 676 16 is_stmt 0 view .LVU10539
 32553 0cce FFF7FEFF 		bl	LZ4_NbCommonBytes
 32554              	.LVL3295:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 32555              		.loc 1 676 13 view .LVU10540
 32556 0cd2 4044     		add	r0, r0, r8
 32557              	.LVL3296:
 677:Core/Src/lz4.c ****     }
 32558              		.loc 1 677 9 is_stmt 1 view .LVU10541
 677:Core/Src/lz4.c ****     }
 32559              		.loc 1 677 31 is_stmt 0 view .LVU10542
 32560 0cd4 5346     		mov	r3, r10
 32561 0cd6 C71A     		subs	r7, r0, r3
 32562              	.LVL3297:
 32563              	.L1309:
 677:Core/Src/lz4.c ****     }
 32564              		.loc 1 677 31 view .LVU10543
 32565              	.LBE5292:
 32566              	.LBE5290:
 32567              	.LBE5289:
1144:Core/Src/lz4.c ****                 if (ip==limit) {
 32568              		.loc 1 1144 17 is_stmt 1 view .LVU10544
1144:Core/Src/lz4.c ****                 if (ip==limit) {
 32569              		.loc 1 1144 20 is_stmt 0 view .LVU10545
 32570 0cd8 3B1D     		adds	r3, r7, #4
 32571 0cda F618     		adds	r6, r6, r3
 32572              	.LVL3298:
1145:Core/Src/lz4.c ****                     unsigned const more = LZ4_count(limit, (const BYTE*)source, matchlimit);
 32573              		.loc 1 1145 17 is_stmt 1 view .LVU10546
1145:Core/Src/lz4.c ****                     unsigned const more = LZ4_count(limit, (const BYTE*)source, matchlimit);
 32574              		.loc 1 1145 20 is_stmt 0 view .LVU10547
 32575 0cdc B442     		cmp	r4, r6
 32576 0cde 00D0     		beq	.LCB41726
 32577 0ce0 A3E0     		b	.L1315	@long jump
 32578              	.LCB41726:
 32579              	.LBB5297:
1146:Core/Src/lz4.c ****                     matchCode += more;
 32580              		.loc 1 1146 21 is_stmt 1 view .LVU10548
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 797


 32581              	.LVL3299:
 32582              	.LBB5298:
 32583              	.LBI5298:
 661:Core/Src/lz4.c **** {
 32584              		.loc 1 661 10 view .LVU10549
 32585              	.LBB5299:
 663:Core/Src/lz4.c **** 
 32586              		.loc 1 663 5 view .LVU10550
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 32587              		.loc 1 665 5 view .LVU10551
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 32588              		.loc 1 665 9 is_stmt 0 view .LVU10552
 32589 0ce2 029B     		ldr	r3, [sp, #8]
 32590 0ce4 0822     		movs	r2, #8
 32591 0ce6 5242     		rsbs	r2, r2, #0
 32592 0ce8 9446     		mov	ip, r2
 32593 0cea 6344     		add	r3, r3, ip
 32594 0cec 9A46     		mov	r10, r3
 32595              	.LVL3300:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 32596              		.loc 1 665 8 view .LVU10553
 32597 0cee 9C42     		cmp	r4, r3
 32598 0cf0 6CD2     		bcs	.L1536
 32599              	.LBB5300:
 666:Core/Src/lz4.c ****         if (!diff) {
 32600              		.loc 1 666 9 is_stmt 1 view .LVU10554
 666:Core/Src/lz4.c ****         if (!diff) {
 32601              		.loc 1 666 28 is_stmt 0 view .LVU10555
 32602 0cf2 019B     		ldr	r3, [sp, #4]
 32603 0cf4 9946     		mov	r9, r3
 32604 0cf6 1800     		movs	r0, r3
 32605 0cf8 FFF7FEFF 		bl	LZ4_read_ARCH
 32606              	.LVL3301:
 32607 0cfc 8046     		mov	r8, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 32608              		.loc 1 666 52 view .LVU10556
 32609 0cfe 2000     		movs	r0, r4
 32610 0d00 FFF7FEFF 		bl	LZ4_read_ARCH
 32611              	.LVL3302:
 32612 0d04 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 32613              		.loc 1 666 21 view .LVU10557
 32614 0d06 4246     		mov	r2, r8
 32615 0d08 4240     		eors	r2, r0
 32616 0d0a 1000     		movs	r0, r2
 32617              	.LVL3303:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 32618              		.loc 1 667 9 is_stmt 1 view .LVU10558
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 32619              		.loc 1 667 12 is_stmt 0 view .LVU10559
 32620 0d0c 9845     		cmp	r8, r3
 32621 0d0e 54D1     		bne	.L1317
 668:Core/Src/lz4.c ****         } else {
 32622              		.loc 1 668 13 is_stmt 1 view .LVU10560
 668:Core/Src/lz4.c ****         } else {
 32623              		.loc 1 668 16 is_stmt 0 view .LVU10561
 32624 0d10 231D     		adds	r3, r4, #4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 798


 32625 0d12 9846     		mov	r8, r3
 32626              	.LVL3304:
 668:Core/Src/lz4.c ****         } else {
 32627              		.loc 1 668 28 is_stmt 1 view .LVU10562
 668:Core/Src/lz4.c ****         } else {
 32628              		.loc 1 668 34 is_stmt 0 view .LVU10563
 32629 0d14 4B46     		mov	r3, r9
 32630              	.LVL3305:
 668:Core/Src/lz4.c ****         } else {
 32631              		.loc 1 668 34 view .LVU10564
 32632 0d16 0433     		adds	r3, r3, #4
 32633 0d18 9946     		mov	r9, r3
 32634              	.LVL3306:
 668:Core/Src/lz4.c ****         } else {
 32635              		.loc 1 668 34 view .LVU10565
 32636 0d1a 5346     		mov	r3, r10
 32637              	.LVL3307:
 668:Core/Src/lz4.c ****         } else {
 32638              		.loc 1 668 34 view .LVU10566
 32639 0d1c A246     		mov	r10, r4
 32640 0d1e 1C00     		movs	r4, r3
 32641              	.LVL3308:
 32642              	.L1320:
 668:Core/Src/lz4.c ****         } else {
 32643              		.loc 1 668 34 view .LVU10567
 32644              	.LBE5300:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 32645              		.loc 1 673 11 is_stmt 1 view .LVU10568
 32646 0d20 A045     		cmp	r8, r4
 32647 0d22 5AD2     		bcs	.L1607
 32648              	.LBB5301:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 32649              		.loc 1 674 9 view .LVU10569
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 32650              		.loc 1 674 28 is_stmt 0 view .LVU10570
 32651 0d24 4846     		mov	r0, r9
 32652 0d26 FFF7FEFF 		bl	LZ4_read_ARCH
 32653              	.LVL3309:
 32654 0d2a 0490     		str	r0, [sp, #16]
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 32655              		.loc 1 674 52 view .LVU10571
 32656 0d2c 4046     		mov	r0, r8
 32657 0d2e FFF7FEFF 		bl	LZ4_read_ARCH
 32658              	.LVL3310:
 32659 0d32 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 32660              		.loc 1 674 21 view .LVU10572
 32661 0d34 049A     		ldr	r2, [sp, #16]
 32662 0d36 1000     		movs	r0, r2
 32663 0d38 5840     		eors	r0, r3
 32664              	.LVL3311:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32665              		.loc 1 675 9 is_stmt 1 view .LVU10573
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32666              		.loc 1 675 12 is_stmt 0 view .LVU10574
 32667 0d3a 9A42     		cmp	r2, r3
 32668 0d3c 41D0     		beq	.L1608
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 799


 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 32669              		.loc 1 676 16 view .LVU10575
 32670 0d3e 5446     		mov	r4, r10
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 32671              		.loc 1 676 9 is_stmt 1 view .LVU10576
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 32672              		.loc 1 676 16 is_stmt 0 view .LVU10577
 32673 0d40 FFF7FEFF 		bl	LZ4_NbCommonBytes
 32674              	.LVL3312:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 32675              		.loc 1 676 13 view .LVU10578
 32676 0d44 4044     		add	r0, r0, r8
 32677              	.LVL3313:
 677:Core/Src/lz4.c ****     }
 32678              		.loc 1 677 9 is_stmt 1 view .LVU10579
 677:Core/Src/lz4.c ****     }
 32679              		.loc 1 677 31 is_stmt 0 view .LVU10580
 32680 0d46 041B     		subs	r4, r0, r4
 32681              	.LVL3314:
 32682              	.L1318:
 677:Core/Src/lz4.c ****     }
 32683              		.loc 1 677 31 view .LVU10581
 32684              	.LBE5301:
 32685              	.LBE5299:
 32686              	.LBE5298:
1147:Core/Src/lz4.c ****                     ip += more;
 32687              		.loc 1 1147 21 is_stmt 1 view .LVU10582
1147:Core/Src/lz4.c ****                     ip += more;
 32688              		.loc 1 1147 31 is_stmt 0 view .LVU10583
 32689 0d48 3F19     		adds	r7, r7, r4
 32690              	.LVL3315:
1148:Core/Src/lz4.c ****                 }
 32691              		.loc 1 1148 21 is_stmt 1 view .LVU10584
1148:Core/Src/lz4.c ****                 }
 32692              		.loc 1 1148 24 is_stmt 0 view .LVU10585
 32693 0d4a 3619     		adds	r6, r6, r4
 32694              	.LVL3316:
1148:Core/Src/lz4.c ****                 }
 32695              		.loc 1 1148 24 view .LVU10586
 32696 0d4c 6DE0     		b	.L1315
 32697              	.LVL3317:
 32698              	.L1308:
1148:Core/Src/lz4.c ****                 }
 32699              		.loc 1 1148 24 view .LVU10587
 32700              	.LBE5297:
 32701              	.LBB5307:
 32702              	.LBB5296:
 32703              	.LBB5293:
 670:Core/Src/lz4.c ****     }   }
 32704              		.loc 1 670 13 is_stmt 1 view .LVU10588
 670:Core/Src/lz4.c ****     }   }
 32705              		.loc 1 670 20 is_stmt 0 view .LVU10589
 32706 0d4e FFF7FEFF 		bl	LZ4_NbCommonBytes
 32707              	.LVL3318:
 670:Core/Src/lz4.c ****     }   }
 32708              		.loc 1 670 20 view .LVU10590
 32709 0d52 0700     		movs	r7, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 800


 32710              	.LVL3319:
 670:Core/Src/lz4.c ****     }   }
 32711              		.loc 1 670 20 view .LVU10591
 32712 0d54 C0E7     		b	.L1309
 32713              	.LVL3320:
 32714              	.L1606:
 670:Core/Src/lz4.c ****     }   }
 32715              		.loc 1 670 20 view .LVU10592
 32716              	.LBE5293:
 32717              	.LBB5294:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32718              		.loc 1 675 22 is_stmt 1 view .LVU10593
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32719              		.loc 1 675 25 is_stmt 0 view .LVU10594
 32720 0d56 0423     		movs	r3, #4
 32721 0d58 9C46     		mov	ip, r3
 32722 0d5a E044     		add	r8, r8, ip
 32723              	.LVL3321:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32724              		.loc 1 675 37 is_stmt 1 view .LVU10595
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32725              		.loc 1 675 43 is_stmt 0 view .LVU10596
 32726 0d5c E144     		add	r9, r9, ip
 32727              	.LVL3322:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32728              		.loc 1 675 55 is_stmt 1 view .LVU10597
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32729              		.loc 1 675 9 is_stmt 0 view .LVU10598
 32730 0d5e A7E7     		b	.L1311
 32731              	.LVL3323:
 32732              	.L1535:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32733              		.loc 1 675 9 view .LVU10599
 32734              	.LBE5294:
 32735              	.LBB5295:
 32736 0d60 D046     		mov	r8, r10
 32737 0d62 A5E7     		b	.L1311
 32738              	.LVL3324:
 32739              	.L1605:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32740              		.loc 1 675 9 view .LVU10600
 32741              	.LBE5295:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 32742              		.loc 1 680 5 is_stmt 1 view .LVU10601
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32743              		.loc 1 681 5 view .LVU10602
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32744              		.loc 1 681 23 is_stmt 0 view .LVU10603
 32745 0d64 631E     		subs	r3, r4, #1
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32746              		.loc 1 681 8 view .LVU10604
 32747 0d66 9845     		cmp	r8, r3
 32748 0d68 08D2     		bcs	.L1313
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32749              		.loc 1 681 32 view .LVU10605
 32750 0d6a 4846     		mov	r0, r9
 32751 0d6c FFF7FEFF 		bl	LZ4_read16
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 801


 32752              	.LVL3325:
 32753 0d70 0700     		movs	r7, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32754              		.loc 1 681 54 view .LVU10606
 32755 0d72 4046     		mov	r0, r8
 32756 0d74 FFF7FEFF 		bl	LZ4_read16
 32757              	.LVL3326:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32758              		.loc 1 681 28 view .LVU10607
 32759 0d78 8742     		cmp	r7, r0
 32760 0d7a 15D0     		beq	.L1609
 32761              	.L1313:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 32762              		.loc 1 682 5 is_stmt 1 view .LVU10608
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 32763              		.loc 1 682 8 is_stmt 0 view .LVU10609
 32764 0d7c 4445     		cmp	r4, r8
 32765 0d7e 05D9     		bls	.L1314
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 32766              		.loc 1 682 28 view .LVU10610
 32767 0d80 4B46     		mov	r3, r9
 32768 0d82 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 32769              		.loc 1 682 39 view .LVU10611
 32770 0d84 4346     		mov	r3, r8
 32771 0d86 1B78     		ldrb	r3, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 32772              		.loc 1 682 24 view .LVU10612
 32773 0d88 9A42     		cmp	r2, r3
 32774 0d8a 12D0     		beq	.L1610
 32775              	.L1314:
 683:Core/Src/lz4.c **** }
 32776              		.loc 1 683 5 is_stmt 1 view .LVU10613
 683:Core/Src/lz4.c **** }
 32777              		.loc 1 683 27 is_stmt 0 view .LVU10614
 32778 0d8c 4346     		mov	r3, r8
 32779 0d8e 5246     		mov	r2, r10
 32780 0d90 9F1A     		subs	r7, r3, r2
 683:Core/Src/lz4.c **** }
 32781              		.loc 1 683 12 view .LVU10615
 32782 0d92 A1E7     		b	.L1309
 32783              	.L1673:
 32784              		.align	2
 32785              	.L1672:
 32786 0d94 14400000 		.word	16404
 32787 0d98 08400000 		.word	16392
 32788 0d9c 10400000 		.word	16400
 32789 0da0 0C400000 		.word	16396
 32790 0da4 FFFF0000 		.word	65535
 32791              	.L1609:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32792              		.loc 1 681 74 is_stmt 1 view .LVU10616
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32793              		.loc 1 681 77 is_stmt 0 view .LVU10617
 32794 0da8 0223     		movs	r3, #2
 32795 0daa 9C46     		mov	ip, r3
 32796 0dac E044     		add	r8, r8, ip
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 802


 32797              	.LVL3327:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32798              		.loc 1 681 82 is_stmt 1 view .LVU10618
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32799              		.loc 1 681 88 is_stmt 0 view .LVU10619
 32800 0dae E144     		add	r9, r9, ip
 32801              	.LVL3328:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32802              		.loc 1 681 88 view .LVU10620
 32803 0db0 E4E7     		b	.L1313
 32804              	.L1610:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 32805              		.loc 1 682 46 is_stmt 1 view .LVU10621
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 32806              		.loc 1 682 49 is_stmt 0 view .LVU10622
 32807 0db2 0123     		movs	r3, #1
 32808 0db4 9C46     		mov	ip, r3
 32809 0db6 E044     		add	r8, r8, ip
 32810              	.LVL3329:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 32811              		.loc 1 682 49 view .LVU10623
 32812 0db8 E8E7     		b	.L1314
 32813              	.LVL3330:
 32814              	.L1317:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 32815              		.loc 1 682 49 view .LVU10624
 32816              	.LBE5296:
 32817              	.LBE5307:
 32818              	.LBB5308:
 32819              	.LBB5306:
 32820              	.LBB5305:
 32821              	.LBB5302:
 670:Core/Src/lz4.c ****     }   }
 32822              		.loc 1 670 13 is_stmt 1 view .LVU10625
 670:Core/Src/lz4.c ****     }   }
 32823              		.loc 1 670 20 is_stmt 0 view .LVU10626
 32824 0dba FFF7FEFF 		bl	LZ4_NbCommonBytes
 32825              	.LVL3331:
 670:Core/Src/lz4.c ****     }   }
 32826              		.loc 1 670 20 view .LVU10627
 32827 0dbe 0400     		movs	r4, r0
 32828              	.LVL3332:
 670:Core/Src/lz4.c ****     }   }
 32829              		.loc 1 670 20 view .LVU10628
 32830 0dc0 C2E7     		b	.L1318
 32831              	.LVL3333:
 32832              	.L1608:
 670:Core/Src/lz4.c ****     }   }
 32833              		.loc 1 670 20 view .LVU10629
 32834              	.LBE5302:
 32835              	.LBB5303:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32836              		.loc 1 675 22 is_stmt 1 view .LVU10630
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32837              		.loc 1 675 25 is_stmt 0 view .LVU10631
 32838 0dc2 0423     		movs	r3, #4
 32839 0dc4 9C46     		mov	ip, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 803


 32840 0dc6 E044     		add	r8, r8, ip
 32841              	.LVL3334:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32842              		.loc 1 675 37 is_stmt 1 view .LVU10632
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32843              		.loc 1 675 43 is_stmt 0 view .LVU10633
 32844 0dc8 E144     		add	r9, r9, ip
 32845              	.LVL3335:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32846              		.loc 1 675 55 is_stmt 1 view .LVU10634
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32847              		.loc 1 675 9 is_stmt 0 view .LVU10635
 32848 0dca A9E7     		b	.L1320
 32849              	.LVL3336:
 32850              	.L1536:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32851              		.loc 1 675 9 view .LVU10636
 32852              	.LBE5303:
 32853              	.LBB5304:
 32854 0dcc 019B     		ldr	r3, [sp, #4]
 32855 0dce 9946     		mov	r9, r3
 32856 0dd0 A046     		mov	r8, r4
 32857 0dd2 5346     		mov	r3, r10
 32858 0dd4 A246     		mov	r10, r4
 32859 0dd6 1C00     		movs	r4, r3
 32860              	.LVL3337:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32861              		.loc 1 675 9 view .LVU10637
 32862 0dd8 A2E7     		b	.L1320
 32863              	.LVL3338:
 32864              	.L1607:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 32865              		.loc 1 675 9 view .LVU10638
 32866              	.LBE5304:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32867              		.loc 1 681 23 view .LVU10639
 32868 0dda 5446     		mov	r4, r10
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 32869              		.loc 1 680 5 is_stmt 1 view .LVU10640
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32870              		.loc 1 681 5 view .LVU10641
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32871              		.loc 1 681 23 is_stmt 0 view .LVU10642
 32872 0ddc 029B     		ldr	r3, [sp, #8]
 32873 0dde 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32874              		.loc 1 681 8 view .LVU10643
 32875 0de0 9845     		cmp	r8, r3
 32876 0de2 08D2     		bcs	.L1322
 32877              	.LVL3339:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32878              		.loc 1 681 32 view .LVU10644
 32879 0de4 4846     		mov	r0, r9
 32880 0de6 FFF7FEFF 		bl	LZ4_read16
 32881              	.LVL3340:
 32882 0dea 8246     		mov	r10, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 804


 32883              		.loc 1 681 54 view .LVU10645
 32884 0dec 4046     		mov	r0, r8
 32885 0dee FFF7FEFF 		bl	LZ4_read16
 32886              	.LVL3341:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32887              		.loc 1 681 28 view .LVU10646
 32888 0df2 8245     		cmp	r10, r0
 32889 0df4 0BD0     		beq	.L1611
 32890              	.L1322:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 32891              		.loc 1 682 5 is_stmt 1 view .LVU10647
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 32892              		.loc 1 682 8 is_stmt 0 view .LVU10648
 32893 0df6 109B     		ldr	r3, [sp, #64]
 32894 0df8 4345     		cmp	r3, r8
 32895 0dfa 05D9     		bls	.L1323
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 32896              		.loc 1 682 28 view .LVU10649
 32897 0dfc 4B46     		mov	r3, r9
 32898 0dfe 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 32899              		.loc 1 682 39 view .LVU10650
 32900 0e00 4346     		mov	r3, r8
 32901 0e02 1B78     		ldrb	r3, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 32902              		.loc 1 682 24 view .LVU10651
 32903 0e04 9A42     		cmp	r2, r3
 32904 0e06 07D0     		beq	.L1612
 32905              	.L1323:
 683:Core/Src/lz4.c **** }
 32906              		.loc 1 683 5 is_stmt 1 view .LVU10652
 683:Core/Src/lz4.c **** }
 32907              		.loc 1 683 27 is_stmt 0 view .LVU10653
 32908 0e08 4346     		mov	r3, r8
 32909 0e0a 1C1B     		subs	r4, r3, r4
 32910              	.LVL3342:
 683:Core/Src/lz4.c **** }
 32911              		.loc 1 683 12 view .LVU10654
 32912 0e0c 9CE7     		b	.L1318
 32913              	.LVL3343:
 32914              	.L1611:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32915              		.loc 1 681 74 is_stmt 1 view .LVU10655
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32916              		.loc 1 681 77 is_stmt 0 view .LVU10656
 32917 0e0e 0223     		movs	r3, #2
 32918 0e10 9C46     		mov	ip, r3
 32919 0e12 E044     		add	r8, r8, ip
 32920              	.LVL3344:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32921              		.loc 1 681 82 is_stmt 1 view .LVU10657
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32922              		.loc 1 681 88 is_stmt 0 view .LVU10658
 32923 0e14 E144     		add	r9, r9, ip
 32924              	.LVL3345:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 32925              		.loc 1 681 88 view .LVU10659
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 805


 32926 0e16 EEE7     		b	.L1322
 32927              	.L1612:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 32928              		.loc 1 682 46 is_stmt 1 view .LVU10660
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 32929              		.loc 1 682 49 is_stmt 0 view .LVU10661
 32930 0e18 0123     		movs	r3, #1
 32931 0e1a 9C46     		mov	ip, r3
 32932 0e1c E044     		add	r8, r8, ip
 32933              	.LVL3346:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 32934              		.loc 1 682 49 view .LVU10662
 32935 0e1e F3E7     		b	.L1323
 32936              	.LVL3347:
 32937              	.L1325:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 32938              		.loc 1 682 49 view .LVU10663
 32939              	.LBE5305:
 32940              	.LBE5306:
 32941              	.LBE5308:
 32942              	.LBE5288:
 32943              	.LBB5309:
 32944              	.LBB5310:
 32945              	.LBB5311:
 670:Core/Src/lz4.c ****     }   }
 32946              		.loc 1 670 13 is_stmt 1 view .LVU10664
 670:Core/Src/lz4.c ****     }   }
 32947              		.loc 1 670 20 is_stmt 0 view .LVU10665
 32948 0e20 FFF7FEFF 		bl	LZ4_NbCommonBytes
 32949              	.LVL3348:
 670:Core/Src/lz4.c ****     }   }
 32950              		.loc 1 670 20 view .LVU10666
 32951 0e24 0700     		movs	r7, r0
 32952              	.LVL3349:
 32953              	.L1326:
 670:Core/Src/lz4.c ****     }   }
 32954              		.loc 1 670 20 view .LVU10667
 32955              	.LBE5311:
 32956              	.LBE5310:
 32957              	.LBE5309:
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 32958              		.loc 1 1153 17 is_stmt 1 view .LVU10668
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 32959              		.loc 1 1153 20 is_stmt 0 view .LVU10669
 32960 0e26 3B1D     		adds	r3, r7, #4
 32961 0e28 F618     		adds	r6, r6, r3
 32962              	.LVL3350:
 32963              	.L1315:
1154:Core/Src/lz4.c ****             }
 32964              		.loc 1 1154 17 is_stmt 1 view .LVU10670
1154:Core/Src/lz4.c ****             }
 32965              		.loc 1 1154 84 view .LVU10671
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 32966              		.loc 1 1157 13 view .LVU10672
1158:Core/Src/lz4.c ****                 if (outputDirective == fillOutput) {
 32967              		.loc 1 1158 18 is_stmt 0 view .LVU10673
 32968 0e2a 3800     		movs	r0, r7
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 806


 32969 0e2c F030     		adds	r0, r0, #240
 32970 0e2e FF21     		movs	r1, #255
 32971 0e30 FFF7FEFF 		bl	__aeabi_uidiv
 32972              	.LVL3351:
 32973 0e34 0630     		adds	r0, r0, #6
 32974 0e36 2818     		adds	r0, r5, r0
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 32975              		.loc 1 1157 35 view .LVU10674
 32976 0e38 0E9B     		ldr	r3, [sp, #56]
 32977 0e3a 8342     		cmp	r3, r0
 32978 0e3c 01D2     		bcs	.LCB42215
 32979 0e3e 01F064FB 		bl	.L1579	@far jump
 32980              	.LCB42215:
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 32981              		.loc 1 1183 13 is_stmt 1 view .LVU10675
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 32982              		.loc 1 1183 16 is_stmt 0 view .LVU10676
 32983 0e42 0E2F     		cmp	r7, #14
 32984 0e44 00D9     		bls	.LCB42223
 32985 0e46 B9E0     		b	.L1613	@long jump
 32986              	.LCB42223:
1195:Core/Src/lz4.c ****         }
 32987              		.loc 1 1195 17 is_stmt 1 view .LVU10677
1195:Core/Src/lz4.c ****         }
 32988              		.loc 1 1195 27 is_stmt 0 view .LVU10678
 32989 0e48 FFB2     		uxtb	r7, r7
 32990              	.LVL3352:
1195:Core/Src/lz4.c ****         }
 32991              		.loc 1 1195 24 view .LVU10679
 32992 0e4a 0C9B     		ldr	r3, [sp, #48]
 32993 0e4c 1C78     		ldrb	r4, [r3]
 32994 0e4e 3F19     		adds	r7, r7, r4
 32995 0e50 1F70     		strb	r7, [r3]
 32996 0e52 0C95     		str	r5, [sp, #48]
 32997              	.LVL3353:
 32998              	.L1335:
1195:Core/Src/lz4.c ****         }
 32999              		.loc 1 1195 24 view .LVU10680
 33000              	.LBE5287:
1198:Core/Src/lz4.c **** 
 33001              		.loc 1 1198 9 is_stmt 1 view .LVU10681
1200:Core/Src/lz4.c **** 
 33002              		.loc 1 1200 9 view .LVU10682
1203:Core/Src/lz4.c **** 
 33003              		.loc 1 1203 9 view .LVU10683
1203:Core/Src/lz4.c **** 
 33004              		.loc 1 1203 12 is_stmt 0 view .LVU10684
 33005 0e54 089B     		ldr	r3, [sp, #32]
 33006 0e56 B342     		cmp	r3, r6
 33007 0e58 00D8     		bhi	.LCB42245
 33008 0e5a F4E0     		b	.L1538	@long jump
 33009              	.LCB42245:
 33010              	.LBB5317:
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 33011              		.loc 1 1206 13 is_stmt 1 view .LVU10685
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 33012              		.loc 1 1206 46 is_stmt 0 view .LVU10686
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 807


 33013 0e5c B41E     		subs	r4, r6, #2
 33014              	.LVL3354:
 33015              	.LBB5318:
 33016              	.LBI5318:
 778:Core/Src/lz4.c **** {
 33017              		.loc 1 778 22 is_stmt 1 view .LVU10687
 33018              	.LBB5319:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 33019              		.loc 1 780 5 view .LVU10688
 781:Core/Src/lz4.c **** }
 33020              		.loc 1 781 5 view .LVU10689
 781:Core/Src/lz4.c **** }
 33021              		.loc 1 781 12 is_stmt 0 view .LVU10690
 33022 0e5e 2000     		movs	r0, r4
 33023 0e60 FFF7FEFF 		bl	LZ4_read32
 33024              	.LVL3355:
 33025              	.LBB5320:
 33026              	.LBI5320:
 758:Core/Src/lz4.c **** {
 33027              		.loc 1 758 22 is_stmt 1 view .LVU10691
 33028              	.LBB5321:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 33029              		.loc 1 760 5 view .LVU10692
 763:Core/Src/lz4.c **** }
 33030              		.loc 1 763 9 view .LVU10693
 763:Core/Src/lz4.c **** }
 33031              		.loc 1 763 27 is_stmt 0 view .LVU10694
 33032 0e64 8300     		lsls	r3, r0, #2
 33033 0e66 1B18     		adds	r3, r3, r0
 33034 0e68 5B01     		lsls	r3, r3, #5
 33035 0e6a 1B1A     		subs	r3, r3, r0
 33036 0e6c 5A01     		lsls	r2, r3, #5
 33037 0e6e 9B18     		adds	r3, r3, r2
 33038 0e70 9B00     		lsls	r3, r3, #2
 33039 0e72 1B1A     		subs	r3, r3, r0
 33040 0e74 5A01     		lsls	r2, r3, #5
 33041 0e76 D21A     		subs	r2, r2, r3
 33042 0e78 1302     		lsls	r3, r2, #8
 33043 0e7a 9B1A     		subs	r3, r3, r2
 33044 0e7c 1B01     		lsls	r3, r3, #4
 33045 0e7e 1818     		adds	r0, r3, r0
 33046              	.LVL3356:
 763:Core/Src/lz4.c **** }
 33047              		.loc 1 763 42 view .LVU10695
 33048 0e80 000D     		lsrs	r0, r0, #20
 33049              	.LVL3357:
 763:Core/Src/lz4.c **** }
 33050              		.loc 1 763 42 view .LVU10696
 33051              	.LBE5321:
 33052              	.LBE5320:
 33053              	.LBE5319:
 33054              	.LBE5318:
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 33055              		.loc 1 1207 13 is_stmt 1 view .LVU10697
 33056              	.LBB5322:
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 33057              		.loc 1 1210 17 view .LVU10698
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 808


1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 33058              		.loc 1 1210 46 is_stmt 0 view .LVU10699
 33059 0e82 059D     		ldr	r5, [sp, #20]
 33060 0e84 641B     		subs	r4, r4, r5
 33061              	.LVL3358:
1211:Core/Src/lz4.c ****         }   }
 33062              		.loc 1 1211 17 is_stmt 1 view .LVU10700
 33063              	.LBB5323:
 33064              	.LBI5323:
 796:Core/Src/lz4.c **** {
 33065              		.loc 1 796 23 view .LVU10701
 33066              	.LBE5323:
 33067              	.LBE5322:
 33068              	.LBE5317:
 33069              	.LBE5352:
 33070              	.LBE5364:
 33071              	.LBE5371:
 33072              	.LBE5378:
 33073              	.LBE5385:
 33074              	.LBE5943:
 798:Core/Src/lz4.c ****     {
 33075              		.loc 1 798 5 view .LVU10702
 33076              	.LBB5944:
 33077              	.LBB5386:
 33078              	.LBB5379:
 33079              	.LBB5372:
 33080              	.LBB5365:
 33081              	.LBB5353:
 33082              	.LBB5327:
 33083              	.LBB5326:
 33084              	.LBB5325:
 33085              	.LBB5324:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 33086              		.loc 1 803 19 view .LVU10703
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 33087              		.loc 1 803 54 view .LVU10704
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 33088              		.loc 1 803 63 is_stmt 0 view .LVU10705
 33089 0e86 8000     		lsls	r0, r0, #2
 33090              	.LVL3359:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 33091              		.loc 1 803 67 view .LVU10706
 33092 0e88 5B46     		mov	r3, fp
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 33093              		.loc 1 803 67 view .LVU10707
 33094 0e8a 1C50     		str	r4, [r3, r0]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 33095              		.loc 1 803 74 is_stmt 1 view .LVU10708
 33096              	.LVL3360:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 33097              		.loc 1 803 74 is_stmt 0 view .LVU10709
 33098              	.LBE5324:
 33099              	.LBE5325:
 33100              	.LBE5326:
 33101              	.LBE5327:
1215:Core/Src/lz4.c **** 
 33102              		.loc 1 1215 9 is_stmt 1 view .LVU10710
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 809


 33103              	.LBB5328:
1225:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
 33104              		.loc 1 1225 13 view .LVU10711
 33105              	.LBB5329:
 33106              	.LBI5329:
 778:Core/Src/lz4.c **** {
 33107              		.loc 1 778 22 view .LVU10712
 33108              	.LBB5330:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 33109              		.loc 1 780 5 view .LVU10713
 781:Core/Src/lz4.c **** }
 33110              		.loc 1 781 5 view .LVU10714
 781:Core/Src/lz4.c **** }
 33111              		.loc 1 781 12 is_stmt 0 view .LVU10715
 33112 0e8c 3000     		movs	r0, r6
 33113 0e8e FFF7FEFF 		bl	LZ4_read32
 33114              	.LVL3361:
 33115              	.LBB5331:
 33116              	.LBI5331:
 758:Core/Src/lz4.c **** {
 33117              		.loc 1 758 22 is_stmt 1 view .LVU10716
 33118              	.LBB5332:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 33119              		.loc 1 760 5 view .LVU10717
 763:Core/Src/lz4.c **** }
 33120              		.loc 1 763 9 view .LVU10718
 763:Core/Src/lz4.c **** }
 33121              		.loc 1 763 27 is_stmt 0 view .LVU10719
 33122 0e92 8300     		lsls	r3, r0, #2
 33123 0e94 1B18     		adds	r3, r3, r0
 33124 0e96 5B01     		lsls	r3, r3, #5
 33125 0e98 1B1A     		subs	r3, r3, r0
 33126 0e9a 5A01     		lsls	r2, r3, #5
 33127 0e9c 9B18     		adds	r3, r3, r2
 33128 0e9e 9B00     		lsls	r3, r3, #2
 33129 0ea0 1B1A     		subs	r3, r3, r0
 33130 0ea2 5A01     		lsls	r2, r3, #5
 33131 0ea4 D21A     		subs	r2, r2, r3
 33132 0ea6 1302     		lsls	r3, r2, #8
 33133 0ea8 9B1A     		subs	r3, r3, r2
 33134 0eaa 1B01     		lsls	r3, r3, #4
 33135 0eac 1818     		adds	r0, r3, r0
 33136              	.LVL3362:
 763:Core/Src/lz4.c **** }
 33137              		.loc 1 763 42 view .LVU10720
 33138 0eae 000D     		lsrs	r0, r0, #20
 33139              	.LVL3363:
 763:Core/Src/lz4.c **** }
 33140              		.loc 1 763 42 view .LVU10721
 33141              	.LBE5332:
 33142              	.LBE5331:
 33143              	.LBE5330:
 33144              	.LBE5329:
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 33145              		.loc 1 1226 13 is_stmt 1 view .LVU10722
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 33146              		.loc 1 1226 41 is_stmt 0 view .LVU10723
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 810


 33147 0eb0 731B     		subs	r3, r6, r5
 33148 0eb2 9846     		mov	r8, r3
 33149              	.LVL3364:
1227:Core/Src/lz4.c ****             assert(matchIndex < current);
 33150              		.loc 1 1227 13 is_stmt 1 view .LVU10724
 33151              	.LBB5333:
 33152              	.LBI5333:
 827:Core/Src/lz4.c **** {
 33153              		.loc 1 827 22 view .LVU10725
 33154              	.LBB5334:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 33155              		.loc 1 829 5 view .LVU10726
 33156              	.LBE5334:
 33157              	.LBE5333:
 33158              	.LBE5328:
 33159              	.LBE5353:
 33160              	.LBE5365:
 33161              	.LBE5372:
 33162              	.LBE5379:
 33163              	.LBE5386:
 33164              	.LBE5944:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 33165              		.loc 1 829 44 view .LVU10727
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 33166              		.loc 1 830 5 view .LVU10728
 33167              	.LBB5945:
 33168              	.LBB5387:
 33169              	.LBB5380:
 33170              	.LBB5373:
 33171              	.LBB5366:
 33172              	.LBB5354:
 33173              	.LBB5340:
 33174              	.LBB5336:
 33175              	.LBB5335:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 33176              		.loc 1 831 9 view .LVU10729
 832:Core/Src/lz4.c ****         return hashTable[h];
 33177              		.loc 1 832 9 view .LVU10730
 833:Core/Src/lz4.c ****     }
 33178              		.loc 1 833 9 view .LVU10731
 833:Core/Src/lz4.c ****     }
 33179              		.loc 1 833 25 is_stmt 0 view .LVU10732
 33180 0eb4 8000     		lsls	r0, r0, #2
 33181              	.LVL3365:
 833:Core/Src/lz4.c ****     }
 33182              		.loc 1 833 25 view .LVU10733
 33183 0eb6 5844     		add	r0, r0, fp
 33184 0eb8 0468     		ldr	r4, [r0]
 33185              	.LVL3366:
 833:Core/Src/lz4.c ****     }
 33186              		.loc 1 833 25 view .LVU10734
 33187              	.LBE5335:
 33188              	.LBE5336:
1228:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
 33189              		.loc 1 1228 13 is_stmt 1 view .LVU10735
1229:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 33190              		.loc 1 1229 13 view .LVU10736
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 811


1241:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 33191              		.loc 1 1241 20 view .LVU10737
1242:Core/Src/lz4.c ****                     assert(dictBase);
 33192              		.loc 1 1242 17 view .LVU10738
1242:Core/Src/lz4.c ****                     assert(dictBase);
 33193              		.loc 1 1242 20 is_stmt 0 view .LVU10739
 33194 0eba 079B     		ldr	r3, [sp, #28]
 33195              	.LVL3367:
1242:Core/Src/lz4.c ****                     assert(dictBase);
 33196              		.loc 1 1242 20 view .LVU10740
 33197 0ebc A342     		cmp	r3, r4
 33198 0ebe 00D8     		bhi	.LCB42443
 33199 0ec0 A1E0     		b	.L1336	@long jump
 33200              	.LCB42443:
1243:Core/Src/lz4.c ****                     match = dictBase + matchIndex;
 33201              		.loc 1 1243 21 is_stmt 1 view .LVU10741
1244:Core/Src/lz4.c ****                     lowLimit = dictionary;   /* required for match length counter */
 33202              		.loc 1 1244 21 view .LVU10742
1244:Core/Src/lz4.c ****                     lowLimit = dictionary;   /* required for match length counter */
 33203              		.loc 1 1244 27 is_stmt 0 view .LVU10743
 33204 0ec2 0D9B     		ldr	r3, [sp, #52]
 33205 0ec4 1F19     		adds	r7, r3, r4
 33206              	.LVL3368:
1245:Core/Src/lz4.c ****                 } else {
 33207              		.loc 1 1245 21 is_stmt 1 view .LVU10744
1245:Core/Src/lz4.c ****                 } else {
 33208              		.loc 1 1245 30 is_stmt 0 view .LVU10745
 33209 0ec6 0A9B     		ldr	r3, [sp, #40]
 33210 0ec8 0993     		str	r3, [sp, #36]
 33211              	.LVL3369:
 33212              	.L1337:
1253:Core/Src/lz4.c ****             assert(matchIndex < current);
 33213              		.loc 1 1253 13 is_stmt 1 view .LVU10746
 33214              	.LBB5337:
 33215              	.LBI5337:
 796:Core/Src/lz4.c **** {
 33216              		.loc 1 796 23 view .LVU10747
 33217              	.LBE5337:
 33218              	.LBE5340:
 33219              	.LBE5354:
 33220              	.LBE5366:
 33221              	.LBE5373:
 33222              	.LBE5380:
 33223              	.LBE5387:
 33224              	.LBE5945:
 798:Core/Src/lz4.c ****     {
 33225              		.loc 1 798 5 view .LVU10748
 33226              	.LBB5946:
 33227              	.LBB5388:
 33228              	.LBB5381:
 33229              	.LBB5374:
 33230              	.LBB5367:
 33231              	.LBB5355:
 33232              	.LBB5341:
 33233              	.LBB5339:
 33234              	.LBB5338:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 812


 33235              		.loc 1 803 19 view .LVU10749
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 33236              		.loc 1 803 54 view .LVU10750
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 33237              		.loc 1 803 67 is_stmt 0 view .LVU10751
 33238 0eca 4346     		mov	r3, r8
 33239              	.LVL3370:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 33240              		.loc 1 803 67 view .LVU10752
 33241 0ecc 0360     		str	r3, [r0]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 33242              		.loc 1 803 74 is_stmt 1 view .LVU10753
 33243              	.LVL3371:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 33244              		.loc 1 803 74 is_stmt 0 view .LVU10754
 33245              	.LBE5338:
 33246              	.LBE5339:
1254:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
 33247              		.loc 1 1254 13 is_stmt 1 view .LVU10755
1255:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
 33248              		.loc 1 1255 13 view .LVU10756
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 33249              		.loc 1 1256 108 is_stmt 0 view .LVU10757
 33250 0ece DD4B     		ldr	r3, .L1674
 33251 0ed0 E318     		adds	r3, r4, r3
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 33252              		.loc 1 1256 15 view .LVU10758
 33253 0ed2 9845     		cmp	r8, r3
 33254 0ed4 00D9     		bls	.LCB42506
 33255 0ed6 9BE0     		b	.L1338	@long jump
 33256              	.LCB42506:
1257:Core/Src/lz4.c ****                 token=op++;
 33257              		.loc 1 1257 19 view .LVU10759
 33258 0ed8 3800     		movs	r0, r7
 33259 0eda FFF7FEFF 		bl	LZ4_read32
 33260              	.LVL3372:
1257:Core/Src/lz4.c ****                 token=op++;
 33261              		.loc 1 1257 19 view .LVU10760
 33262 0ede 0500     		movs	r5, r0
 33263              	.LVL3373:
1257:Core/Src/lz4.c ****                 token=op++;
 33264              		.loc 1 1257 40 view .LVU10761
 33265 0ee0 3000     		movs	r0, r6
 33266 0ee2 FFF7FEFF 		bl	LZ4_read32
 33267              	.LVL3374:
1257:Core/Src/lz4.c ****                 token=op++;
 33268              		.loc 1 1257 15 view .LVU10762
 33269 0ee6 8542     		cmp	r5, r0
 33270 0ee8 00D0     		beq	.LCB42518
 33271 0eea 91E0     		b	.L1338	@long jump
 33272              	.LCB42518:
1258:Core/Src/lz4.c ****                 *token=0;
 33273              		.loc 1 1258 17 is_stmt 1 view .LVU10763
1258:Core/Src/lz4.c ****                 *token=0;
 33274              		.loc 1 1258 25 is_stmt 0 view .LVU10764
 33275 0eec 0C9A     		ldr	r2, [sp, #48]
 33276 0eee 551C     		adds	r5, r2, #1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 813


 33277              	.LVL3375:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 33278              		.loc 1 1259 17 is_stmt 1 view .LVU10765
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 33279              		.loc 1 1259 23 is_stmt 0 view .LVU10766
 33280 0ef0 0023     		movs	r3, #0
 33281 0ef2 1370     		strb	r3, [r2]
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 33282              		.loc 1 1260 17 is_stmt 1 view .LVU10767
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 33283              		.loc 1 1260 35 view .LVU10768
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 33284              		.loc 1 1260 42 is_stmt 0 view .LVU10769
 33285 0ef4 4346     		mov	r3, r8
 33286 0ef6 191B     		subs	r1, r3, r4
 33287              	.LVL3376:
1261:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
 33288              		.loc 1 1261 17 is_stmt 1 view .LVU10770
1262:Core/Src/lz4.c ****                 goto _next_match;
 33289              		.loc 1 1262 97 view .LVU10771
1263:Core/Src/lz4.c ****             }
 33290              		.loc 1 1263 17 view .LVU10772
 33291              	.L1339:
1263:Core/Src/lz4.c ****             }
 33292              		.loc 1 1263 17 is_stmt 0 view .LVU10773
 33293              	.LBE5341:
 33294              	.LBB5342:
1104:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
 33295              		.loc 1 1104 13 is_stmt 1 view .LVU10774
1105:Core/Src/lz4.c ****         }
 33296              		.loc 1 1105 101 view .LVU10775
 33297              	.LBE5342:
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 33298              		.loc 1 1117 9 view .LVU10776
1125:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
 33299              		.loc 1 1125 9 view .LVU10777
1126:Core/Src/lz4.c ****             assert(offset <= LZ4_DISTANCE_MAX && offset > 0);
 33300              		.loc 1 1126 13 view .LVU10778
1126:Core/Src/lz4.c ****             assert(offset <= LZ4_DISTANCE_MAX && offset > 0);
 33301              		.loc 1 1126 111 view .LVU10779
1127:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)offset); op+=2;
 33302              		.loc 1 1127 13 view .LVU10780
1128:Core/Src/lz4.c ****         } else  {
 33303              		.loc 1 1128 13 view .LVU10781
 33304 0ef8 89B2     		uxth	r1, r1
 33305              	.LVL3377:
1128:Core/Src/lz4.c ****         } else  {
 33306              		.loc 1 1128 13 is_stmt 0 view .LVU10782
 33307 0efa 2800     		movs	r0, r5
 33308 0efc FFF7FEFF 		bl	LZ4_writeLE16
 33309              	.LVL3378:
1128:Core/Src/lz4.c ****         } else  {
 33310              		.loc 1 1128 45 is_stmt 1 view .LVU10783
1128:Core/Src/lz4.c ****         } else  {
 33311              		.loc 1 1128 47 is_stmt 0 view .LVU10784
 33312 0f00 0235     		adds	r5, r5, #2
 33313              	.LVL3379:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 814


 33314              	.LBB5343:
1136:Core/Src/lz4.c **** 
 33315              		.loc 1 1136 13 is_stmt 1 view .LVU10785
1138:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
 33316              		.loc 1 1138 13 view .LVU10786
1139:Core/Src/lz4.c ****                 const BYTE* limit = ip + (dictEnd-match);
 33317              		.loc 1 1139 15 is_stmt 0 view .LVU10787
 33318 0f02 0A9B     		ldr	r3, [sp, #40]
 33319 0f04 099A     		ldr	r2, [sp, #36]
 33320 0f06 9342     		cmp	r3, r2
 33321 0f08 00D1     		bne	.LCB42590
 33322 0f0a B1E6     		b	.L1614	@long jump
 33323              	.LCB42590:
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 33324              		.loc 1 1152 17 is_stmt 1 view .LVU10788
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 33325              		.loc 1 1152 29 is_stmt 0 view .LVU10789
 33326 0f0c 331D     		adds	r3, r6, #4
 33327 0f0e 9946     		mov	r9, r3
 33328 0f10 3B1D     		adds	r3, r7, #4
 33329 0f12 9846     		mov	r8, r3
 33330              	.LVL3380:
 33331              	.LBB5316:
 33332              	.LBI5309:
 661:Core/Src/lz4.c **** {
 33333              		.loc 1 661 10 is_stmt 1 view .LVU10790
 33334              	.LBB5315:
 663:Core/Src/lz4.c **** 
 33335              		.loc 1 663 5 view .LVU10791
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 33336              		.loc 1 665 5 view .LVU10792
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 33337              		.loc 1 665 9 is_stmt 0 view .LVU10793
 33338 0f14 029B     		ldr	r3, [sp, #8]
 33339              	.LVL3381:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 33340              		.loc 1 665 9 view .LVU10794
 33341 0f16 0822     		movs	r2, #8
 33342 0f18 5242     		rsbs	r2, r2, #0
 33343 0f1a 9446     		mov	ip, r2
 33344 0f1c 6344     		add	r3, r3, ip
 33345 0f1e 9A46     		mov	r10, r3
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 33346              		.loc 1 665 8 view .LVU10795
 33347 0f20 9945     		cmp	r9, r3
 33348 0f22 2AD2     		bcs	.L1537
 33349              	.LBB5312:
 666:Core/Src/lz4.c ****         if (!diff) {
 33350              		.loc 1 666 9 is_stmt 1 view .LVU10796
 666:Core/Src/lz4.c ****         if (!diff) {
 33351              		.loc 1 666 28 is_stmt 0 view .LVU10797
 33352 0f24 4046     		mov	r0, r8
 33353 0f26 FFF7FEFF 		bl	LZ4_read_ARCH
 33354              	.LVL3382:
 33355 0f2a 0400     		movs	r4, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 33356              		.loc 1 666 52 view .LVU10798
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 815


 33357 0f2c 4846     		mov	r0, r9
 33358 0f2e FFF7FEFF 		bl	LZ4_read_ARCH
 33359              	.LVL3383:
 33360 0f32 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 33361              		.loc 1 666 21 view .LVU10799
 33362 0f34 2000     		movs	r0, r4
 33363 0f36 5840     		eors	r0, r3
 33364              	.LVL3384:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 33365              		.loc 1 667 9 is_stmt 1 view .LVU10800
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 33366              		.loc 1 667 12 is_stmt 0 view .LVU10801
 33367 0f38 9C42     		cmp	r4, r3
 33368 0f3a 00D0     		beq	.LCB42630
 33369 0f3c 70E7     		b	.L1325	@long jump
 33370              	.LCB42630:
 668:Core/Src/lz4.c ****         } else {
 33371              		.loc 1 668 13 is_stmt 1 view .LVU10802
 668:Core/Src/lz4.c ****         } else {
 33372              		.loc 1 668 16 is_stmt 0 view .LVU10803
 33373 0f3e 3400     		movs	r4, r6
 33374 0f40 0834     		adds	r4, r4, #8
 33375              	.LVL3385:
 668:Core/Src/lz4.c ****         } else {
 33376              		.loc 1 668 28 is_stmt 1 view .LVU10804
 668:Core/Src/lz4.c ****         } else {
 33377              		.loc 1 668 34 is_stmt 0 view .LVU10805
 33378 0f42 0823     		movs	r3, #8
 33379 0f44 9846     		mov	r8, r3
 33380              	.LVL3386:
 668:Core/Src/lz4.c ****         } else {
 33381              		.loc 1 668 34 view .LVU10806
 33382 0f46 B844     		add	r8, r8, r7
 33383              	.LVL3387:
 33384              	.L1328:
 668:Core/Src/lz4.c ****         } else {
 33385              		.loc 1 668 34 view .LVU10807
 33386              	.LBE5312:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 33387              		.loc 1 673 11 is_stmt 1 view .LVU10808
 33388 0f48 5445     		cmp	r4, r10
 33389 0f4a 18D2     		bcs	.L1615
 33390              	.LBB5313:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 33391              		.loc 1 674 9 view .LVU10809
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 33392              		.loc 1 674 28 is_stmt 0 view .LVU10810
 33393 0f4c 4046     		mov	r0, r8
 33394 0f4e FFF7FEFF 		bl	LZ4_read_ARCH
 33395              	.LVL3388:
 33396 0f52 0700     		movs	r7, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 33397              		.loc 1 674 52 view .LVU10811
 33398 0f54 2000     		movs	r0, r4
 33399 0f56 FFF7FEFF 		bl	LZ4_read_ARCH
 33400              	.LVL3389:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 816


 33401 0f5a 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 33402              		.loc 1 674 21 view .LVU10812
 33403 0f5c 3800     		movs	r0, r7
 33404 0f5e 5840     		eors	r0, r3
 33405              	.LVL3390:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 33406              		.loc 1 675 9 is_stmt 1 view .LVU10813
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 33407              		.loc 1 675 12 is_stmt 0 view .LVU10814
 33408 0f60 9F42     		cmp	r7, r3
 33409 0f62 05D0     		beq	.L1616
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 33410              		.loc 1 676 9 is_stmt 1 view .LVU10815
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 33411              		.loc 1 676 16 is_stmt 0 view .LVU10816
 33412 0f64 FFF7FEFF 		bl	LZ4_NbCommonBytes
 33413              	.LVL3391:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 33414              		.loc 1 676 13 view .LVU10817
 33415 0f68 2418     		adds	r4, r4, r0
 33416              	.LVL3392:
 677:Core/Src/lz4.c ****     }
 33417              		.loc 1 677 9 is_stmt 1 view .LVU10818
 677:Core/Src/lz4.c ****     }
 33418              		.loc 1 677 31 is_stmt 0 view .LVU10819
 33419 0f6a 4B46     		mov	r3, r9
 33420 0f6c E71A     		subs	r7, r4, r3
 677:Core/Src/lz4.c ****     }
 33421              		.loc 1 677 16 view .LVU10820
 33422 0f6e 5AE7     		b	.L1326
 33423              	.LVL3393:
 33424              	.L1616:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 33425              		.loc 1 675 22 is_stmt 1 view .LVU10821
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 33426              		.loc 1 675 25 is_stmt 0 view .LVU10822
 33427 0f70 0434     		adds	r4, r4, #4
 33428              	.LVL3394:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 33429              		.loc 1 675 37 is_stmt 1 view .LVU10823
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 33430              		.loc 1 675 43 is_stmt 0 view .LVU10824
 33431 0f72 0423     		movs	r3, #4
 33432 0f74 9C46     		mov	ip, r3
 33433 0f76 E044     		add	r8, r8, ip
 33434              	.LVL3395:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 33435              		.loc 1 675 55 is_stmt 1 view .LVU10825
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 33436              		.loc 1 675 9 is_stmt 0 view .LVU10826
 33437 0f78 E6E7     		b	.L1328
 33438              	.LVL3396:
 33439              	.L1537:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 33440              		.loc 1 675 9 view .LVU10827
 33441              	.LBE5313:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 817


 33442              	.LBB5314:
 33443 0f7a 4C46     		mov	r4, r9
 33444 0f7c E4E7     		b	.L1328
 33445              	.LVL3397:
 33446              	.L1615:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 33447              		.loc 1 675 9 view .LVU10828
 33448              	.LBE5314:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 33449              		.loc 1 680 5 is_stmt 1 view .LVU10829
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 33450              		.loc 1 681 5 view .LVU10830
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 33451              		.loc 1 681 23 is_stmt 0 view .LVU10831
 33452 0f7e 029B     		ldr	r3, [sp, #8]
 33453 0f80 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 33454              		.loc 1 681 8 view .LVU10832
 33455 0f82 9C42     		cmp	r4, r3
 33456 0f84 08D2     		bcs	.L1330
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 33457              		.loc 1 681 32 view .LVU10833
 33458 0f86 4046     		mov	r0, r8
 33459 0f88 FFF7FEFF 		bl	LZ4_read16
 33460              	.LVL3398:
 33461 0f8c 0700     		movs	r7, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 33462              		.loc 1 681 54 view .LVU10834
 33463 0f8e 2000     		movs	r0, r4
 33464 0f90 FFF7FEFF 		bl	LZ4_read16
 33465              	.LVL3399:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 33466              		.loc 1 681 28 view .LVU10835
 33467 0f94 8742     		cmp	r7, r0
 33468 0f96 0AD0     		beq	.L1617
 33469              	.L1330:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 33470              		.loc 1 682 5 is_stmt 1 view .LVU10836
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 33471              		.loc 1 682 8 is_stmt 0 view .LVU10837
 33472 0f98 109B     		ldr	r3, [sp, #64]
 33473 0f9a A342     		cmp	r3, r4
 33474 0f9c 04D9     		bls	.L1331
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 33475              		.loc 1 682 28 view .LVU10838
 33476 0f9e 4346     		mov	r3, r8
 33477 0fa0 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 33478              		.loc 1 682 39 view .LVU10839
 33479 0fa2 2378     		ldrb	r3, [r4]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 33480              		.loc 1 682 24 view .LVU10840
 33481 0fa4 9A42     		cmp	r2, r3
 33482 0fa6 07D0     		beq	.L1618
 33483              	.L1331:
 683:Core/Src/lz4.c **** }
 33484              		.loc 1 683 5 is_stmt 1 view .LVU10841
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 818


 683:Core/Src/lz4.c **** }
 33485              		.loc 1 683 27 is_stmt 0 view .LVU10842
 33486 0fa8 4B46     		mov	r3, r9
 33487 0faa E71A     		subs	r7, r4, r3
 683:Core/Src/lz4.c **** }
 33488              		.loc 1 683 12 view .LVU10843
 33489 0fac 3BE7     		b	.L1326
 33490              	.L1617:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 33491              		.loc 1 681 74 is_stmt 1 view .LVU10844
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 33492              		.loc 1 681 77 is_stmt 0 view .LVU10845
 33493 0fae 0234     		adds	r4, r4, #2
 33494              	.LVL3400:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 33495              		.loc 1 681 82 is_stmt 1 view .LVU10846
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 33496              		.loc 1 681 88 is_stmt 0 view .LVU10847
 33497 0fb0 0223     		movs	r3, #2
 33498 0fb2 9C46     		mov	ip, r3
 33499 0fb4 E044     		add	r8, r8, ip
 33500              	.LVL3401:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 33501              		.loc 1 681 88 view .LVU10848
 33502 0fb6 EFE7     		b	.L1330
 33503              	.L1618:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 33504              		.loc 1 682 46 is_stmt 1 view .LVU10849
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 33505              		.loc 1 682 49 is_stmt 0 view .LVU10850
 33506 0fb8 0134     		adds	r4, r4, #1
 33507              	.LVL3402:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 33508              		.loc 1 682 49 view .LVU10851
 33509 0fba F5E7     		b	.L1331
 33510              	.LVL3403:
 33511              	.L1613:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 33512              		.loc 1 682 49 view .LVU10852
 33513              	.LBE5315:
 33514              	.LBE5316:
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 33515              		.loc 1 1184 17 is_stmt 1 view .LVU10853
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 33516              		.loc 1 1184 24 is_stmt 0 view .LVU10854
 33517 0fbc 0C9A     		ldr	r2, [sp, #48]
 33518 0fbe 1378     		ldrb	r3, [r2]
 33519 0fc0 0F33     		adds	r3, r3, #15
 33520 0fc2 1370     		strb	r3, [r2]
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 33521              		.loc 1 1185 17 is_stmt 1 view .LVU10855
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 33522              		.loc 1 1185 27 is_stmt 0 view .LVU10856
 33523 0fc4 0F3F     		subs	r7, r7, #15
 33524              	.LVL3404:
1186:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
 33525              		.loc 1 1186 17 is_stmt 1 view .LVU10857
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 819


 33526 0fc6 0121     		movs	r1, #1
 33527 0fc8 4942     		rsbs	r1, r1, #0
 33528 0fca 2800     		movs	r0, r5
 33529 0fcc FFF7FEFF 		bl	LZ4_write32
 33530              	.LVL3405:
1187:Core/Src/lz4.c ****                     op+=4;
 33531              		.loc 1 1187 17 view .LVU10858
1187:Core/Src/lz4.c ****                     op+=4;
 33532              		.loc 1 1187 23 is_stmt 0 view .LVU10859
 33533 0fd0 08E0     		b	.L1333
 33534              	.L1334:
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 33535              		.loc 1 1188 21 is_stmt 1 view .LVU10860
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 33536              		.loc 1 1188 23 is_stmt 0 view .LVU10861
 33537 0fd2 0435     		adds	r5, r5, #4
 33538              	.LVL3406:
1189:Core/Src/lz4.c ****                     matchCode -= 4*255;
 33539              		.loc 1 1189 21 is_stmt 1 view .LVU10862
 33540 0fd4 0121     		movs	r1, #1
 33541 0fd6 4942     		rsbs	r1, r1, #0
 33542 0fd8 2800     		movs	r0, r5
 33543 0fda FFF7FEFF 		bl	LZ4_write32
 33544              	.LVL3407:
1190:Core/Src/lz4.c ****                 }
 33545              		.loc 1 1190 21 view .LVU10863
1190:Core/Src/lz4.c ****                 }
 33546              		.loc 1 1190 31 is_stmt 0 view .LVU10864
 33547 0fde 9A4B     		ldr	r3, .L1674+4
 33548 0fe0 9C46     		mov	ip, r3
 33549 0fe2 6744     		add	r7, r7, ip
 33550              	.LVL3408:
 33551              	.L1333:
1187:Core/Src/lz4.c ****                     op+=4;
 33552              		.loc 1 1187 23 is_stmt 1 view .LVU10865
 33553 0fe4 FF23     		movs	r3, #255
 33554 0fe6 9B00     		lsls	r3, r3, #2
 33555 0fe8 9F42     		cmp	r7, r3
 33556 0fea F2D2     		bcs	.L1334
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 33557              		.loc 1 1192 17 view .LVU10866
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 33558              		.loc 1 1192 33 is_stmt 0 view .LVU10867
 33559 0fec FF21     		movs	r1, #255
 33560 0fee 3800     		movs	r0, r7
 33561 0ff0 FFF7FEFF 		bl	__aeabi_uidiv
 33562              	.LVL3409:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 33563              		.loc 1 1192 20 view .LVU10868
 33564 0ff4 2D18     		adds	r5, r5, r0
 33565              	.LVL3410:
1193:Core/Src/lz4.c ****             } else
 33566              		.loc 1 1193 17 is_stmt 1 view .LVU10869
1193:Core/Src/lz4.c ****             } else
 33567              		.loc 1 1193 42 is_stmt 0 view .LVU10870
 33568 0ff6 FF21     		movs	r1, #255
 33569 0ff8 3800     		movs	r0, r7
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 820


 33570 0ffa FFF7FEFF 		bl	__aeabi_uidivmod
 33571              	.LVL3411:
1193:Core/Src/lz4.c ****             } else
 33572              		.loc 1 1193 20 view .LVU10871
 33573 0ffe 6B1C     		adds	r3, r5, #1
 33574 1000 0C93     		str	r3, [sp, #48]
 33575              	.LVL3412:
1193:Core/Src/lz4.c ****             } else
 33576              		.loc 1 1193 23 view .LVU10872
 33577 1002 2970     		strb	r1, [r5]
 33578 1004 26E7     		b	.L1335
 33579              	.LVL3413:
 33580              	.L1336:
1193:Core/Src/lz4.c ****             } else
 33581              		.loc 1 1193 23 view .LVU10873
 33582              	.LBE5343:
 33583              	.LBB5344:
1247:Core/Src/lz4.c ****                     lowLimit = (const BYTE*)source;   /* required for match length counter */
 33584              		.loc 1 1247 21 is_stmt 1 view .LVU10874
1247:Core/Src/lz4.c ****                     lowLimit = (const BYTE*)source;   /* required for match length counter */
 33585              		.loc 1 1247 27 is_stmt 0 view .LVU10875
 33586 1006 059B     		ldr	r3, [sp, #20]
 33587 1008 1F19     		adds	r7, r3, r4
 33588              	.LVL3414:
1248:Core/Src/lz4.c ****                 }
 33589              		.loc 1 1248 21 is_stmt 1 view .LVU10876
1248:Core/Src/lz4.c ****                 }
 33590              		.loc 1 1248 30 is_stmt 0 view .LVU10877
 33591 100a 019B     		ldr	r3, [sp, #4]
 33592 100c 0993     		str	r3, [sp, #36]
 33593 100e 5CE7     		b	.L1337
 33594              	.LVL3415:
 33595              	.L1338:
1248:Core/Src/lz4.c ****                 }
 33596              		.loc 1 1248 30 view .LVU10878
 33597              	.LBE5344:
1268:Core/Src/lz4.c **** 
 33598              		.loc 1 1268 18 view .LVU10879
 33599 1010 DA46     		mov	r10, fp
1268:Core/Src/lz4.c **** 
 33600              		.loc 1 1268 9 is_stmt 1 view .LVU10880
1268:Core/Src/lz4.c **** 
 33601              		.loc 1 1268 18 is_stmt 0 view .LVU10881
 33602 1012 741C     		adds	r4, r6, #1
 33603              	.LVL3416:
 33604              	.LBB5345:
 33605              	.LBI5345:
 778:Core/Src/lz4.c **** {
 33606              		.loc 1 778 22 is_stmt 1 view .LVU10882
 33607              	.LBB5346:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 33608              		.loc 1 780 5 view .LVU10883
 781:Core/Src/lz4.c **** }
 33609              		.loc 1 781 5 view .LVU10884
 781:Core/Src/lz4.c **** }
 33610              		.loc 1 781 12 is_stmt 0 view .LVU10885
 33611 1014 2000     		movs	r0, r4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 821


 33612 1016 FFF7FEFF 		bl	LZ4_read32
 33613              	.LVL3417:
 33614              	.LBB5347:
 33615              	.LBI5347:
 758:Core/Src/lz4.c **** {
 33616              		.loc 1 758 22 is_stmt 1 view .LVU10886
 33617              	.LBB5348:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 33618              		.loc 1 760 5 view .LVU10887
 763:Core/Src/lz4.c **** }
 33619              		.loc 1 763 9 view .LVU10888
 763:Core/Src/lz4.c **** }
 33620              		.loc 1 763 27 is_stmt 0 view .LVU10889
 33621 101a 8300     		lsls	r3, r0, #2
 33622 101c 1B18     		adds	r3, r3, r0
 33623 101e 5B01     		lsls	r3, r3, #5
 33624 1020 1B1A     		subs	r3, r3, r0
 33625 1022 5A01     		lsls	r2, r3, #5
 33626 1024 9B18     		adds	r3, r3, r2
 33627 1026 9B00     		lsls	r3, r3, #2
 33628 1028 1B1A     		subs	r3, r3, r0
 33629 102a 5D01     		lsls	r5, r3, #5
 33630 102c EB1A     		subs	r3, r5, r3
 33631 102e 1D02     		lsls	r5, r3, #8
 33632 1030 ED1A     		subs	r5, r5, r3
 33633 1032 2D01     		lsls	r5, r5, #4
 33634 1034 2D18     		adds	r5, r5, r0
 763:Core/Src/lz4.c **** }
 33635              		.loc 1 763 42 view .LVU10890
 33636 1036 2D0D     		lsrs	r5, r5, #20
 33637 1038 0F96     		str	r6, [sp, #60]
 33638              	.LVL3418:
 763:Core/Src/lz4.c **** }
 33639              		.loc 1 763 42 view .LVU10891
 33640 103a 71E5     		b	.L1340
 33641              	.LVL3419:
 33642              	.L1532:
 763:Core/Src/lz4.c **** }
 33643              		.loc 1 763 42 view .LVU10892
 33644              	.LBE5348:
 33645              	.LBE5347:
 33646              	.LBE5346:
 33647              	.LBE5345:
 33648              	.LBE5355:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 33649              		.loc 1 946 11 view .LVU10893
 33650 103c 039B     		ldr	r3, [sp, #12]
 33651              	.LVL3420:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 33652              		.loc 1 946 11 view .LVU10894
 33653 103e 0C93     		str	r3, [sp, #48]
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 33654              		.loc 1 934 17 view .LVU10895
 33655 1040 019B     		ldr	r3, [sp, #4]
 33656 1042 0F93     		str	r3, [sp, #60]
 33657 1044 07E0     		b	.L1293
 33658              	.LVL3421:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 822


 33659              	.L1538:
 33660              	.LBB5356:
1200:Core/Src/lz4.c **** 
 33661              		.loc 1 1200 16 view .LVU10896
 33662 1046 5F46     		mov	r7, fp
 33663 1048 129B     		ldr	r3, [sp, #72]
 33664 104a 9B46     		mov	fp, r3
 33665              	.LVL3422:
1200:Core/Src/lz4.c **** 
 33666              		.loc 1 1200 16 view .LVU10897
 33667 104c 0F96     		str	r6, [sp, #60]
 33668              	.LVL3423:
1200:Core/Src/lz4.c **** 
 33669              		.loc 1 1200 16 view .LVU10898
 33670 104e 02E0     		b	.L1293
 33671              	.LVL3424:
 33672              	.L1578:
1200:Core/Src/lz4.c **** 
 33673              		.loc 1 1200 16 view .LVU10899
 33674 1050 5746     		mov	r7, r10
 33675              	.LVL3425:
1200:Core/Src/lz4.c **** 
 33676              		.loc 1 1200 16 view .LVU10900
 33677 1052 129B     		ldr	r3, [sp, #72]
 33678 1054 9B46     		mov	fp, r3
 33679              	.LVL3426:
 33680              	.L1293:
1200:Core/Src/lz4.c **** 
 33681              		.loc 1 1200 16 view .LVU10901
 33682              	.LBE5356:
 33683              	.LBB5357:
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 33684              		.loc 1 1274 9 is_stmt 1 view .LVU10902
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 33685              		.loc 1 1274 40 is_stmt 0 view .LVU10903
 33686 1056 029B     		ldr	r3, [sp, #8]
 33687 1058 0F9A     		ldr	r2, [sp, #60]
 33688 105a 9D1A     		subs	r5, r3, r2
 33689              	.LVL3427:
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 33690              		.loc 1 1275 9 is_stmt 1 view .LVU10904
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 33691              		.loc 1 1276 46 is_stmt 0 view .LVU10905
 33692 105c 2800     		movs	r0, r5
 33693 105e F030     		adds	r0, r0, #240
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 33694              		.loc 1 1276 56 view .LVU10906
 33695 1060 FF21     		movs	r1, #255
 33696 1062 FFF7FEFF 		bl	__aeabi_uidiv
 33697              	.LVL3428:
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 33698              		.loc 1 1276 31 view .LVU10907
 33699 1066 2818     		adds	r0, r5, r0
 33700 1068 0130     		adds	r0, r0, #1
 33701 106a 0C9B     		ldr	r3, [sp, #48]
 33702 106c 9C46     		mov	ip, r3
 33703 106e 6044     		add	r0, r0, ip
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 823


1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 33704              		.loc 1 1275 32 view .LVU10908
 33705 1070 0E9A     		ldr	r2, [sp, #56]
 33706 1072 8242     		cmp	r2, r0
 33707 1074 01D2     		bcs	.LCB43139
 33708 1076 01F00DFA 		bl	.L1539	@far jump
 33709              	.LCB43139:
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 33710              		.loc 1 1287 9 is_stmt 1 view .LVU10909
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 33711              		.loc 1 1287 69 view .LVU10910
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 33712              		.loc 1 1288 9 view .LVU10911
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 33713              		.loc 1 1288 12 is_stmt 0 view .LVU10912
 33714 107a 0E2D     		cmp	r5, #14
 33715 107c 19D9     		bls	.L1341
 33716              	.LBB5358:
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 33717              		.loc 1 1289 13 is_stmt 1 view .LVU10913
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 33718              		.loc 1 1289 20 is_stmt 0 view .LVU10914
 33719 107e 2A00     		movs	r2, r5
 33720 1080 0F3A     		subs	r2, r2, #15
 33721              	.LVL3429:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 33722              		.loc 1 1290 13 is_stmt 1 view .LVU10915
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 33723              		.loc 1 1290 16 is_stmt 0 view .LVU10916
 33724 1082 1800     		movs	r0, r3
 33725 1084 0133     		adds	r3, r3, #1
 33726              	.LVL3430:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 33727              		.loc 1 1290 19 view .LVU10917
 33728 1086 F021     		movs	r1, #240
 33729 1088 0170     		strb	r1, [r0]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 33730              		.loc 1 1291 13 is_stmt 1 view .LVU10918
 33731 108a 03E0     		b	.L1342
 33732              	.L1343:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 33733              		.loc 1 1291 58 view .LVU10919
 33734              	.LVL3431:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 33735              		.loc 1 1291 64 is_stmt 0 view .LVU10920
 33736 108c FF21     		movs	r1, #255
 33737 108e 1970     		strb	r1, [r3]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 33738              		.loc 1 1291 40 is_stmt 1 view .LVU10921
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 33739              		.loc 1 1291 51 is_stmt 0 view .LVU10922
 33740 1090 FF3A     		subs	r2, r2, #255
 33741              	.LVL3432:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 33742              		.loc 1 1291 61 view .LVU10923
 33743 1092 0133     		adds	r3, r3, #1
 33744              	.LVL3433:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 824


 33745              	.L1342:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 33746              		.loc 1 1291 19 is_stmt 1 view .LVU10924
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 33747              		.loc 1 1291 13 is_stmt 0 view .LVU10925
 33748 1094 FE2A     		cmp	r2, #254
 33749 1096 F9D8     		bhi	.L1343
1292:Core/Src/lz4.c ****         } else {
 33750              		.loc 1 1292 13 is_stmt 1 view .LVU10926
1292:Core/Src/lz4.c ****         } else {
 33751              		.loc 1 1292 16 is_stmt 0 view .LVU10927
 33752 1098 5C1C     		adds	r4, r3, #1
 33753              	.LVL3434:
1292:Core/Src/lz4.c ****         } else {
 33754              		.loc 1 1292 19 view .LVU10928
 33755 109a 1A70     		strb	r2, [r3]
 33756              	.LVL3435:
 33757              	.L1344:
1292:Core/Src/lz4.c ****         } else {
 33758              		.loc 1 1292 19 view .LVU10929
 33759              	.LBE5358:
1296:Core/Src/lz4.c ****         ip = anchor + lastRun;
 33760              		.loc 1 1296 9 is_stmt 1 view .LVU10930
 33761 109c 2A00     		movs	r2, r5
 33762 109e 0F99     		ldr	r1, [sp, #60]
 33763 10a0 2000     		movs	r0, r4
 33764 10a2 FFF7FEFF 		bl	memcpy
 33765              	.LVL3436:
1297:Core/Src/lz4.c ****         op += lastRun;
 33766              		.loc 1 1297 9 view .LVU10931
1298:Core/Src/lz4.c ****     }
 33767              		.loc 1 1298 9 view .LVU10932
1298:Core/Src/lz4.c ****     }
 33768              		.loc 1 1298 12 is_stmt 0 view .LVU10933
 33769 10a6 6419     		adds	r4, r4, r5
 33770              	.LVL3437:
1298:Core/Src/lz4.c ****     }
 33771              		.loc 1 1298 12 view .LVU10934
 33772              	.LBE5357:
1301:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
 33773              		.loc 1 1301 5 is_stmt 1 view .LVU10935
1304:Core/Src/lz4.c ****     assert(result > 0);
 33774              		.loc 1 1304 5 view .LVU10936
1304:Core/Src/lz4.c ****     assert(result > 0);
 33775              		.loc 1 1304 12 is_stmt 0 view .LVU10937
 33776 10a8 039B     		ldr	r3, [sp, #12]
 33777 10aa E31A     		subs	r3, r4, r3
 33778 10ac 9A46     		mov	r10, r3
 33779              	.LVL3438:
1305:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
 33780              		.loc 1 1305 5 is_stmt 1 view .LVU10938
1306:Core/Src/lz4.c ****     return result;
 33781              		.loc 1 1306 5 view .LVU10939
1306:Core/Src/lz4.c ****     return result;
 33782              		.loc 1 1306 94 view .LVU10940
1307:Core/Src/lz4.c **** }
 33783              		.loc 1 1307 5 view .LVU10941
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 825


1307:Core/Src/lz4.c **** }
 33784              		.loc 1 1307 12 is_stmt 0 view .LVU10942
 33785 10ae 01F0F6F9 		bl	.L1289	@ far jump
 33786              	.LVL3439:
 33787              	.L1341:
 33788              	.LBB5359:
1294:Core/Src/lz4.c ****         }
 33789              		.loc 1 1294 13 is_stmt 1 view .LVU10943
1294:Core/Src/lz4.c ****         }
 33790              		.loc 1 1294 16 is_stmt 0 view .LVU10944
 33791 10b2 0C9A     		ldr	r2, [sp, #48]
 33792 10b4 541C     		adds	r4, r2, #1
 33793              	.LVL3440:
1294:Core/Src/lz4.c ****         }
 33794              		.loc 1 1294 21 view .LVU10945
 33795 10b6 2B01     		lsls	r3, r5, #4
1294:Core/Src/lz4.c ****         }
 33796              		.loc 1 1294 19 view .LVU10946
 33797 10b8 1370     		strb	r3, [r2]
 33798 10ba EFE7     		b	.L1344
 33799              	.LVL3441:
 33800              	.L1345:
1294:Core/Src/lz4.c ****         }
 33801              		.loc 1 1294 19 view .LVU10947
 33802              	.LBE5359:
 33803              	.LBE5367:
 33804              	.LBE5374:
 33805              	.LBE5381:
 33806              	.LBE5388:
 33807              	.LBB5389:
 33808              	.LBB5232:
1343:Core/Src/lz4.c **** 
 33809              		.loc 1 1343 5 is_stmt 1 view .LVU10948
1345:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
 33810              		.loc 1 1345 5 view .LVU10949
 33811              	.LBB5084:
 33812              	.LBI5084:
 904:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 33813              		.loc 1 904 22 view .LVU10950
 33814              	.LBB5085:
 917:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 33815              		.loc 1 917 5 view .LVU10951
 918:Core/Src/lz4.c **** 
 33816              		.loc 1 918 5 view .LVU10952
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 33817              		.loc 1 920 5 view .LVU10953
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 33818              		.loc 1 920 15 is_stmt 0 view .LVU10954
 33819 10bc 634A     		ldr	r2, .L1674+8
 33820 10be B958     		ldr	r1, [r7, r2]
 33821 10c0 0791     		str	r1, [sp, #28]
 33822              	.LVL3442:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 33823              		.loc 1 921 5 is_stmt 1 view .LVU10955
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 33824              		.loc 1 921 17 is_stmt 0 view .LVU10956
 33825 10c2 019B     		ldr	r3, [sp, #4]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 826


 33826              	.LVL3443:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 33827              		.loc 1 921 17 view .LVU10957
 33828 10c4 5B1A     		subs	r3, r3, r1
 33829 10c6 0593     		str	r3, [sp, #20]
 33830              	.LVL3444:
 922:Core/Src/lz4.c **** 
 33831              		.loc 1 922 5 is_stmt 1 view .LVU10958
 924:Core/Src/lz4.c ****     const BYTE* const dictionary =
 33832              		.loc 1 924 5 view .LVU10959
 925:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
 33833              		.loc 1 925 5 view .LVU10960
 926:Core/Src/lz4.c ****     const U32 dictSize =
 33834              		.loc 1 926 61 is_stmt 0 view .LVU10961
 33835 10c8 8023     		movs	r3, #128
 33836              	.LVL3445:
 926:Core/Src/lz4.c ****     const U32 dictSize =
 33837              		.loc 1 926 61 view .LVU10962
 33838 10ca DB01     		lsls	r3, r3, #7
 33839 10cc 4046     		mov	r0, r8
 33840 10ce C058     		ldr	r0, [r0, r3]
 33841 10d0 0A90     		str	r0, [sp, #40]
 33842              	.LVL3446:
 927:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
 33843              		.loc 1 927 5 is_stmt 1 view .LVU10963
 928:Core/Src/lz4.c ****     const U32 dictDelta = (dictDirective == usingDictCtx) ? startIndex - dictCtx->currentOffset : 0
 33844              		.loc 1 928 59 is_stmt 0 view .LVU10964
 33845 10d2 5F4B     		ldr	r3, .L1674+12
 33846 10d4 4446     		mov	r4, r8
 33847              	.LVL3447:
 928:Core/Src/lz4.c ****     const U32 dictDelta = (dictDirective == usingDictCtx) ? startIndex - dictCtx->currentOffset : 0
 33848              		.loc 1 928 59 view .LVU10965
 33849 10d6 E358     		ldr	r3, [r4, r3]
 33850              	.LVL3448:
 929:Core/Src/lz4.c **** 
 33851              		.loc 1 929 5 is_stmt 1 view .LVU10966
 929:Core/Src/lz4.c **** 
 33852              		.loc 1 929 81 is_stmt 0 view .LVU10967
 33853 10d8 A258     		ldr	r2, [r4, r2]
 929:Core/Src/lz4.c **** 
 33854              		.loc 1 929 97 view .LVU10968
 33855 10da 891A     		subs	r1, r1, r2
 33856              	.LVL3449:
 929:Core/Src/lz4.c **** 
 33857              		.loc 1 929 97 view .LVU10969
 33858 10dc 0C91     		str	r1, [sp, #48]
 33859              	.LVL3450:
 931:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
 33860              		.loc 1 931 5 is_stmt 1 view .LVU10970
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 33861              		.loc 1 932 5 view .LVU10971
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 33862              		.loc 1 933 5 view .LVU10972
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 33863              		.loc 1 933 68 is_stmt 0 view .LVU10973
 33864 10de 0028     		cmp	r0, #0
 33865 10e0 5ED0     		beq	.L1542
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 827


 33866              	.LVL3451:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 33867              		.loc 1 933 68 view .LVU10974
 33868 10e2 8446     		mov	ip, r0
 33869 10e4 9C44     		add	ip, ip, r3
 33870 10e6 6146     		mov	r1, ip
 33871              	.LVL3452:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 33872              		.loc 1 933 68 view .LVU10975
 33873 10e8 1491     		str	r1, [sp, #80]
 33874              	.L1346:
 33875              	.LVL3453:
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 33876              		.loc 1 934 5 is_stmt 1 view .LVU10976
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 33877              		.loc 1 935 5 view .LVU10977
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 33878              		.loc 1 936 5 view .LVU10978
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 33879              		.loc 1 936 23 is_stmt 0 view .LVU10979
 33880 10ea 0299     		ldr	r1, [sp, #8]
 33881 10ec 0800     		movs	r0, r1
 33882              	.LVL3454:
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 33883              		.loc 1 936 23 view .LVU10980
 33884 10ee 0B38     		subs	r0, r0, #11
 33885 10f0 0890     		str	r0, [sp, #32]
 33886              	.LVL3455:
 937:Core/Src/lz4.c **** 
 33887              		.loc 1 937 5 is_stmt 1 view .LVU10981
 937:Core/Src/lz4.c **** 
 33888              		.loc 1 937 23 is_stmt 0 view .LVU10982
 33889 10f2 0539     		subs	r1, r1, #5
 33890 10f4 1291     		str	r1, [sp, #72]
 33891              	.LVL3456:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 33892              		.loc 1 941 5 is_stmt 1 view .LVU10983
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 33893              		.loc 1 941 56 is_stmt 0 view .LVU10984
 33894 10f6 0A99     		ldr	r1, [sp, #40]
 33895              	.LVL3457:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 33896              		.loc 1 941 56 view .LVU10985
 33897 10f8 0029     		cmp	r1, #0
 33898 10fa 54D0     		beq	.L1543
 943:Core/Src/lz4.c ****                             dictionary + dictSize - startIndex;
 33899              		.loc 1 943 51 view .LVU10986
 33900 10fc 9B1A     		subs	r3, r3, r2
 33901              	.LVL3458:
 943:Core/Src/lz4.c ****                             dictionary + dictSize - startIndex;
 33902              		.loc 1 943 76 view .LVU10987
 33903 10fe 8C46     		mov	ip, r1
 33904 1100 6344     		add	r3, r3, ip
 33905 1102 0D93     		str	r3, [sp, #52]
 33906              	.L1347:
 33907              	.LVL3459:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 828


 33908              		.loc 1 946 5 is_stmt 1 view .LVU10988
 947:Core/Src/lz4.c **** 
 33909              		.loc 1 947 5 view .LVU10989
 947:Core/Src/lz4.c **** 
 33910              		.loc 1 947 17 is_stmt 0 view .LVU10990
 33911 1104 039D     		ldr	r5, [sp, #12]
 33912              	.LVL3460:
 947:Core/Src/lz4.c **** 
 33913              		.loc 1 947 17 view .LVU10991
 33914 1106 2B00     		movs	r3, r5
 33915 1108 209A     		ldr	r2, [sp, #128]
 33916 110a 9446     		mov	ip, r2
 33917 110c 6344     		add	r3, r3, ip
 33918 110e 0F93     		str	r3, [sp, #60]
 33919              	.LVL3461:
 949:Core/Src/lz4.c ****     U32 forwardH;
 33920              		.loc 1 949 5 is_stmt 1 view .LVU10992
 950:Core/Src/lz4.c **** 
 33921              		.loc 1 950 5 view .LVU10993
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 33922              		.loc 1 952 5 view .LVU10994
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 33923              		.loc 1 952 98 view .LVU10995
 953:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 33924              		.loc 1 953 5 view .LVU10996
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 33925              		.loc 1 956 5 view .LVU10997
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 33926              		.loc 1 957 5 view .LVU10998
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 33927              		.loc 1 958 5 view .LVU10999
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 33928              		.loc 1 958 27 view .LVU11000
 959:Core/Src/lz4.c **** 
 33929              		.loc 1 959 5 view .LVU11001
 961:Core/Src/lz4.c **** 
 33930              		.loc 1 961 5 view .LVU11002
 964:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 33931              		.loc 1 964 5 view .LVU11003
 967:Core/Src/lz4.c ****         cctx->dictSize = (U32)inputSize;
 33932              		.loc 1 967 9 view .LVU11004
 967:Core/Src/lz4.c ****         cctx->dictSize = (U32)inputSize;
 33933              		.loc 1 967 23 is_stmt 0 view .LVU11005
 33934 1110 504B     		ldr	r3, .L1674+16
 33935              	.LVL3462:
 967:Core/Src/lz4.c ****         cctx->dictSize = (U32)inputSize;
 33936              		.loc 1 967 23 view .LVU11006
 33937 1112 0022     		movs	r2, #0
 33938 1114 FA50     		str	r2, [r7, r3]
 33939              	.LVL3463:
 968:Core/Src/lz4.c ****     } else {
 33940              		.loc 1 968 9 is_stmt 1 view .LVU11007
 968:Core/Src/lz4.c ****     } else {
 33941              		.loc 1 968 24 is_stmt 0 view .LVU11008
 33942 1116 4E4B     		ldr	r3, .L1674+12
 33943 1118 5A46     		mov	r2, fp
 33944 111a FA50     		str	r2, [r7, r3]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 829


 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 33945              		.loc 1 972 5 is_stmt 1 view .LVU11009
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 33946              		.loc 1 972 25 is_stmt 0 view .LVU11010
 33947 111c 079C     		ldr	r4, [sp, #28]
 33948              	.LVL3464:
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 33949              		.loc 1 972 25 view .LVU11011
 33950 111e 2300     		movs	r3, r4
 33951 1120 5B44     		add	r3, r3, fp
 33952 1122 4A4A     		ldr	r2, .L1674+8
 33953 1124 BB50     		str	r3, [r7, r2]
 973:Core/Src/lz4.c **** 
 33954              		.loc 1 973 5 is_stmt 1 view .LVU11012
 973:Core/Src/lz4.c **** 
 33955              		.loc 1 973 21 is_stmt 0 view .LVU11013
 33956 1126 4C4B     		ldr	r3, .L1674+20
 33957 1128 0222     		movs	r2, #2
 33958 112a FA50     		str	r2, [r7, r3]
 975:Core/Src/lz4.c **** 
 33959              		.loc 1 975 5 is_stmt 1 view .LVU11014
 975:Core/Src/lz4.c **** 
 33960              		.loc 1 975 8 is_stmt 0 view .LVU11015
 33961 112c 5B46     		mov	r3, fp
 33962 112e 0C2B     		cmp	r3, #12
 33963 1130 00DC     		bgt	.LCB43458
 33964 1132 DAE2     		b	.L1544	@long jump
 33965              	.LCB43458:
 33966              	.LVL3465:
 33967              	.LBB5086:
 978:Core/Src/lz4.c ****         if (tableType == byPtr) {
 33968              		.loc 1 978 9 is_stmt 1 view .LVU11016
 33969              	.LBB5087:
 33970              	.LBI5087:
 778:Core/Src/lz4.c **** {
 33971              		.loc 1 778 22 view .LVU11017
 33972              	.LBB5088:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 33973              		.loc 1 780 5 view .LVU11018
 781:Core/Src/lz4.c **** }
 33974              		.loc 1 781 5 view .LVU11019
 781:Core/Src/lz4.c **** }
 33975              		.loc 1 781 12 is_stmt 0 view .LVU11020
 33976 1134 019E     		ldr	r6, [sp, #4]
 33977 1136 3000     		movs	r0, r6
 33978              	.LVL3466:
 781:Core/Src/lz4.c **** }
 33979              		.loc 1 781 12 view .LVU11021
 33980 1138 FFF7FEFF 		bl	LZ4_read32
 33981              	.LVL3467:
 33982              	.LBB5089:
 33983              	.LBI5089:
 758:Core/Src/lz4.c **** {
 33984              		.loc 1 758 22 is_stmt 1 view .LVU11022
 33985              	.LBB5090:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 33986              		.loc 1 760 5 view .LVU11023
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 830


 763:Core/Src/lz4.c **** }
 33987              		.loc 1 763 9 view .LVU11024
 763:Core/Src/lz4.c **** }
 33988              		.loc 1 763 27 is_stmt 0 view .LVU11025
 33989 113c 8300     		lsls	r3, r0, #2
 33990 113e 1B18     		adds	r3, r3, r0
 33991 1140 5B01     		lsls	r3, r3, #5
 33992 1142 1B1A     		subs	r3, r3, r0
 33993 1144 5A01     		lsls	r2, r3, #5
 33994 1146 9B18     		adds	r3, r3, r2
 33995 1148 9B00     		lsls	r3, r3, #2
 33996 114a 1B1A     		subs	r3, r3, r0
 33997 114c 5A01     		lsls	r2, r3, #5
 33998 114e D21A     		subs	r2, r2, r3
 33999 1150 1302     		lsls	r3, r2, #8
 34000 1152 9B1A     		subs	r3, r3, r2
 34001 1154 1B01     		lsls	r3, r3, #4
 34002 1156 1818     		adds	r0, r3, r0
 34003              	.LVL3468:
 763:Core/Src/lz4.c **** }
 34004              		.loc 1 763 42 view .LVU11026
 34005 1158 000D     		lsrs	r0, r0, #20
 34006              	.LVL3469:
 763:Core/Src/lz4.c **** }
 34007              		.loc 1 763 42 view .LVU11027
 34008              	.LBE5090:
 34009              	.LBE5089:
 34010              	.LBE5088:
 34011              	.LBE5087:
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 34012              		.loc 1 979 9 is_stmt 1 view .LVU11028
 982:Core/Src/lz4.c ****     }   }
 34013              		.loc 1 982 13 view .LVU11029
 34014              	.LBB5091:
 34015              	.LBI5091:
 796:Core/Src/lz4.c **** {
 34016              		.loc 1 796 23 view .LVU11030
 34017              	.LBE5091:
 34018              	.LBE5086:
 34019              	.LBE5085:
 34020              	.LBE5084:
 34021              	.LBE5232:
 34022              	.LBE5389:
 34023              	.LBE5946:
 798:Core/Src/lz4.c ****     {
 34024              		.loc 1 798 5 view .LVU11031
 34025              	.LBB5947:
 34026              	.LBB5390:
 34027              	.LBB5233:
 34028              	.LBB5223:
 34029              	.LBB5214:
 34030              	.LBB5094:
 34031              	.LBB5093:
 34032              	.LBB5092:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 34033              		.loc 1 803 19 view .LVU11032
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 831


 34034              		.loc 1 803 54 view .LVU11033
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 34035              		.loc 1 803 63 is_stmt 0 view .LVU11034
 34036 115a 8000     		lsls	r0, r0, #2
 34037              	.LVL3470:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 34038              		.loc 1 803 67 view .LVU11035
 34039 115c 3C50     		str	r4, [r7, r0]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 34040              		.loc 1 803 74 is_stmt 1 view .LVU11036
 34041              	.LVL3471:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 34042              		.loc 1 803 74 is_stmt 0 view .LVU11037
 34043              	.LBE5092:
 34044              	.LBE5093:
 34045              	.LBE5094:
 984:Core/Src/lz4.c **** 
 34046              		.loc 1 984 5 is_stmt 1 view .LVU11038
 984:Core/Src/lz4.c **** 
 34047              		.loc 1 984 7 is_stmt 0 view .LVU11039
 34048 115e 731C     		adds	r3, r6, #1
 984:Core/Src/lz4.c **** 
 34049              		.loc 1 984 7 view .LVU11040
 34050 1160 9946     		mov	r9, r3
 34051              	.LVL3472:
 984:Core/Src/lz4.c **** 
 34052              		.loc 1 984 11 is_stmt 1 view .LVU11041
 34053              	.LBB5095:
 34054              	.LBI5095:
 778:Core/Src/lz4.c **** {
 34055              		.loc 1 778 22 view .LVU11042
 34056              	.LBB5096:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 34057              		.loc 1 780 5 view .LVU11043
 781:Core/Src/lz4.c **** }
 34058              		.loc 1 781 5 view .LVU11044
 781:Core/Src/lz4.c **** }
 34059              		.loc 1 781 12 is_stmt 0 view .LVU11045
 34060 1162 1800     		movs	r0, r3
 34061 1164 FFF7FEFF 		bl	LZ4_read32
 34062              	.LVL3473:
 34063              	.LBB5097:
 34064              	.LBI5097:
 758:Core/Src/lz4.c **** {
 34065              		.loc 1 758 22 is_stmt 1 view .LVU11046
 34066              	.LBB5098:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 34067              		.loc 1 760 5 view .LVU11047
 763:Core/Src/lz4.c **** }
 34068              		.loc 1 763 9 view .LVU11048
 763:Core/Src/lz4.c **** }
 34069              		.loc 1 763 27 is_stmt 0 view .LVU11049
 34070 1168 8300     		lsls	r3, r0, #2
 34071 116a 1B18     		adds	r3, r3, r0
 34072 116c 5B01     		lsls	r3, r3, #5
 34073 116e 1B1A     		subs	r3, r3, r0
 34074 1170 5A01     		lsls	r2, r3, #5
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 832


 34075 1172 9B18     		adds	r3, r3, r2
 34076 1174 9B00     		lsls	r3, r3, #2
 34077 1176 1B1A     		subs	r3, r3, r0
 34078 1178 5C01     		lsls	r4, r3, #5
 34079 117a E31A     		subs	r3, r4, r3
 34080 117c 1C02     		lsls	r4, r3, #8
 34081 117e E41A     		subs	r4, r4, r3
 34082 1180 2401     		lsls	r4, r4, #4
 34083 1182 2418     		adds	r4, r4, r0
 763:Core/Src/lz4.c **** }
 34084              		.loc 1 763 42 view .LVU11050
 34085 1184 240D     		lsrs	r4, r4, #20
 34086 1186 1195     		str	r5, [sp, #68]
 34087 1188 1096     		str	r6, [sp, #64]
 34088 118a 4346     		mov	r3, r8
 34089 118c 0E93     		str	r3, [sp, #56]
 34090 118e 4D46     		mov	r5, r9
 34091 1190 BA46     		mov	r10, r7
 34092 1192 5B46     		mov	r3, fp
 34093 1194 1393     		str	r3, [sp, #76]
 34094              	.LVL3474:
 34095              	.L1395:
 763:Core/Src/lz4.c **** }
 34096              		.loc 1 763 42 view .LVU11051
 34097              	.LBE5098:
 34098              	.LBE5097:
 34099              	.LBE5096:
 34100              	.LBE5095:
 987:Core/Src/lz4.c ****         const BYTE* match;
 34101              		.loc 1 987 5 is_stmt 1 view .LVU11052
 34102              	.LBB5099:
 988:Core/Src/lz4.c ****         BYTE* token;
 34103              		.loc 1 988 9 view .LVU11053
 989:Core/Src/lz4.c ****         const BYTE* filledIp;
 34104              		.loc 1 989 9 view .LVU11054
 990:Core/Src/lz4.c **** 
 34105              		.loc 1 990 9 view .LVU11055
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 34106              		.loc 1 993 9 view .LVU11056
 34107              	.LBB5100:
1015:Core/Src/lz4.c ****             int step = 1;
 34108              		.loc 1 1015 13 view .LVU11057
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 34109              		.loc 1 1016 13 view .LVU11058
1017:Core/Src/lz4.c ****             do {
 34110              		.loc 1 1017 13 view .LVU11059
1017:Core/Src/lz4.c ****             do {
 34111              		.loc 1 1017 17 is_stmt 0 view .LVU11060
 34112 1196 219B     		ldr	r3, [sp, #132]
 34113 1198 9B01     		lsls	r3, r3, #6
 34114 119a 0493     		str	r3, [sp, #16]
 34115              	.LVL3475:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 34116              		.loc 1 1016 17 view .LVU11061
 34117 119c 0126     		movs	r6, #1
 34118 119e 2CE0     		b	.L1351
 34119              	.LVL3476:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 833


 34120              	.L1542:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 34121              		.loc 1 1016 17 view .LVU11062
 34122              	.LBE5100:
 34123              	.LBE5099:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 34124              		.loc 1 933 68 view .LVU11063
 34125 11a0 0A99     		ldr	r1, [sp, #40]
 34126              	.LVL3477:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 34127              		.loc 1 933 68 view .LVU11064
 34128 11a2 1491     		str	r1, [sp, #80]
 34129 11a4 A1E7     		b	.L1346
 34130              	.LVL3478:
 34131              	.L1543:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 34132              		.loc 1 941 56 view .LVU11065
 34133 11a6 0A9B     		ldr	r3, [sp, #40]
 34134              	.LVL3479:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 34135              		.loc 1 941 56 view .LVU11066
 34136 11a8 0D93     		str	r3, [sp, #52]
 34137 11aa ABE7     		b	.L1347
 34138              	.LVL3480:
 34139              	.L1349:
 34140              	.LBB5200:
 34141              	.LBB5121:
 34142              	.LBB5101:
1040:Core/Src/lz4.c ****                         lowLimit = (const BYTE*)source;
 34143              		.loc 1 1040 25 is_stmt 1 view .LVU11067
1040:Core/Src/lz4.c ****                         lowLimit = (const BYTE*)source;
 34144              		.loc 1 1040 31 is_stmt 0 view .LVU11068
 34145 11ac 059B     		ldr	r3, [sp, #20]
 34146 11ae 9946     		mov	r9, r3
 34147 11b0 B944     		add	r9, r9, r7
 34148              	.LVL3481:
1041:Core/Src/lz4.c ****                     }
 34149              		.loc 1 1041 25 is_stmt 1 view .LVU11069
1041:Core/Src/lz4.c ****                     }
 34150              		.loc 1 1041 34 is_stmt 0 view .LVU11070
 34151 11b2 019B     		ldr	r3, [sp, #4]
 34152 11b4 0993     		str	r3, [sp, #36]
 34153              	.LVL3482:
 34154              	.L1350:
1057:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
 34155              		.loc 1 1057 17 is_stmt 1 view .LVU11071
 34156              	.LBB5102:
 34157              	.LBI5102:
 778:Core/Src/lz4.c **** {
 34158              		.loc 1 778 22 view .LVU11072
 34159              	.LBB5103:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 34160              		.loc 1 780 5 view .LVU11073
 781:Core/Src/lz4.c **** }
 34161              		.loc 1 781 5 view .LVU11074
 781:Core/Src/lz4.c **** }
 34162              		.loc 1 781 12 is_stmt 0 view .LVU11075
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 834


 34163 11b6 2800     		movs	r0, r5
 34164 11b8 FFF7FEFF 		bl	LZ4_read32
 34165              	.LVL3483:
 34166              	.LBB5104:
 34167              	.LBI5104:
 758:Core/Src/lz4.c **** {
 34168              		.loc 1 758 22 is_stmt 1 view .LVU11076
 34169              	.LBB5105:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 34170              		.loc 1 760 5 view .LVU11077
 763:Core/Src/lz4.c **** }
 34171              		.loc 1 763 9 view .LVU11078
 763:Core/Src/lz4.c **** }
 34172              		.loc 1 763 27 is_stmt 0 view .LVU11079
 34173 11bc 8300     		lsls	r3, r0, #2
 34174 11be 1B18     		adds	r3, r3, r0
 34175 11c0 5B01     		lsls	r3, r3, #5
 34176 11c2 1B1A     		subs	r3, r3, r0
 34177 11c4 5A01     		lsls	r2, r3, #5
 34178 11c6 9B18     		adds	r3, r3, r2
 34179 11c8 9B00     		lsls	r3, r3, #2
 34180 11ca 1B1A     		subs	r3, r3, r0
 34181 11cc 5C01     		lsls	r4, r3, #5
 34182 11ce E31A     		subs	r3, r4, r3
 34183 11d0 1C02     		lsls	r4, r3, #8
 34184 11d2 E41A     		subs	r4, r4, r3
 34185 11d4 2401     		lsls	r4, r4, #4
 34186 11d6 2418     		adds	r4, r4, r0
 34187              	.LVL3484:
 763:Core/Src/lz4.c **** }
 34188              		.loc 1 763 42 view .LVU11080
 34189 11d8 240D     		lsrs	r4, r4, #20
 34190              	.LVL3485:
 763:Core/Src/lz4.c **** }
 34191              		.loc 1 763 42 view .LVU11081
 34192              	.LBE5105:
 34193              	.LBE5104:
 34194              	.LBE5103:
 34195              	.LBE5102:
1058:Core/Src/lz4.c **** 
 34196              		.loc 1 1058 17 is_stmt 1 view .LVU11082
 34197              	.LBB5106:
 34198              	.LBI5106:
 796:Core/Src/lz4.c **** {
 34199              		.loc 1 796 23 view .LVU11083
 34200              	.LBE5106:
 34201              	.LBE5101:
 34202              	.LBE5121:
 34203              	.LBE5200:
 34204              	.LBE5214:
 34205              	.LBE5223:
 34206              	.LBE5233:
 34207              	.LBE5390:
 34208              	.LBE5947:
 798:Core/Src/lz4.c ****     {
 34209              		.loc 1 798 5 view .LVU11084
 34210              	.LBB5948:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 835


 34211              	.LBB5391:
 34212              	.LBB5234:
 34213              	.LBB5224:
 34214              	.LBB5215:
 34215              	.LBB5201:
 34216              	.LBB5122:
 34217              	.LBB5117:
 34218              	.LBB5108:
 34219              	.LBB5107:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 34220              		.loc 1 803 19 view .LVU11085
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 34221              		.loc 1 803 54 view .LVU11086
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 34222              		.loc 1 803 67 is_stmt 0 view .LVU11087
 34223 11da 5B46     		mov	r3, fp
 34224 11dc 4246     		mov	r2, r8
 34225 11de 1A60     		str	r2, [r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 34226              		.loc 1 803 74 is_stmt 1 view .LVU11088
 34227              	.LVL3486:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 34228              		.loc 1 803 74 is_stmt 0 view .LVU11089
 34229              	.LBE5107:
 34230              	.LBE5108:
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 34231              		.loc 1 1060 17 is_stmt 1 view .LVU11090
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 34232              		.loc 1 1060 100 view .LVU11091
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 34233              		.loc 1 1061 17 view .LVU11092
1062:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
 34234              		.loc 1 1062 17 view .LVU11093
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 34235              		.loc 1 1063 17 view .LVU11094
1064:Core/Src/lz4.c ****                     continue;
 34236              		.loc 1 1064 33 is_stmt 0 view .LVU11095
 34237 11e0 184B     		ldr	r3, .L1674
 34238 11e2 FB18     		adds	r3, r7, r3
1064:Core/Src/lz4.c ****                     continue;
 34239              		.loc 1 1064 19 view .LVU11096
 34240 11e4 9845     		cmp	r8, r3
 34241 11e6 08D8     		bhi	.L1351
 34242              	.LVL3487:
1067:Core/Src/lz4.c **** 
 34243              		.loc 1 1067 17 is_stmt 1 view .LVU11097
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 34244              		.loc 1 1069 17 view .LVU11098
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 34245              		.loc 1 1069 21 is_stmt 0 view .LVU11099
 34246 11e8 4846     		mov	r0, r9
 34247 11ea FFF7FEFF 		bl	LZ4_read32
 34248              	.LVL3488:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 34249              		.loc 1 1069 21 view .LVU11100
 34250 11ee 8346     		mov	fp, r0
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 836


 34251              		.loc 1 1069 42 view .LVU11101
 34252 11f0 0698     		ldr	r0, [sp, #24]
 34253 11f2 FFF7FEFF 		bl	LZ4_read32
 34254              	.LVL3489:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 34255              		.loc 1 1069 20 view .LVU11102
 34256 11f6 8345     		cmp	fp, r0
 34257 11f8 30D0     		beq	.L1619
 34258              	.LVL3490:
 34259              	.L1351:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 34260              		.loc 1 1069 20 view .LVU11103
 34261              	.LBE5117:
1018:Core/Src/lz4.c ****                 U32 const h = forwardH;
 34262              		.loc 1 1018 13 is_stmt 1 view .LVU11104
 34263              	.LBB5118:
1019:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
 34264              		.loc 1 1019 17 view .LVU11105
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 34265              		.loc 1 1020 17 view .LVU11106
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 34266              		.loc 1 1020 53 is_stmt 0 view .LVU11107
 34267 11fa 059B     		ldr	r3, [sp, #20]
 34268 11fc EB1A     		subs	r3, r5, r3
 34269 11fe 9846     		mov	r8, r3
 34270              	.LVL3491:
1021:Core/Src/lz4.c ****                 assert(matchIndex <= current);
 34271              		.loc 1 1021 17 is_stmt 1 view .LVU11108
 34272              	.LBB5109:
 34273              	.LBI5109:
 827:Core/Src/lz4.c **** {
 34274              		.loc 1 827 22 view .LVU11109
 34275              	.LBB5110:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 34276              		.loc 1 829 5 view .LVU11110
 34277              	.LBE5110:
 34278              	.LBE5109:
 34279              	.LBE5118:
 34280              	.LBE5122:
 34281              	.LBE5201:
 34282              	.LBE5215:
 34283              	.LBE5224:
 34284              	.LBE5234:
 34285              	.LBE5391:
 34286              	.LBE5948:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 34287              		.loc 1 829 44 view .LVU11111
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 34288              		.loc 1 830 5 view .LVU11112
 34289              	.LBB5949:
 34290              	.LBB5392:
 34291              	.LBB5235:
 34292              	.LBB5225:
 34293              	.LBB5216:
 34294              	.LBB5202:
 34295              	.LBB5123:
 34296              	.LBB5119:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 837


 34297              	.LBB5112:
 34298              	.LBB5111:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 34299              		.loc 1 831 9 view .LVU11113
 832:Core/Src/lz4.c ****         return hashTable[h];
 34300              		.loc 1 832 9 view .LVU11114
 833:Core/Src/lz4.c ****     }
 34301              		.loc 1 833 9 view .LVU11115
 833:Core/Src/lz4.c ****     }
 34302              		.loc 1 833 25 is_stmt 0 view .LVU11116
 34303 1200 A400     		lsls	r4, r4, #2
 34304              	.LVL3492:
 833:Core/Src/lz4.c ****     }
 34305              		.loc 1 833 25 view .LVU11117
 34306 1202 A346     		mov	fp, r4
 34307 1204 D344     		add	fp, fp, r10
 34308 1206 5B46     		mov	r3, fp
 34309              	.LVL3493:
 833:Core/Src/lz4.c ****     }
 34310              		.loc 1 833 25 view .LVU11118
 34311 1208 1F68     		ldr	r7, [r3]
 34312              	.LVL3494:
 833:Core/Src/lz4.c ****     }
 34313              		.loc 1 833 25 view .LVU11119
 34314              	.LBE5111:
 34315              	.LBE5112:
1022:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
 34316              		.loc 1 1022 17 is_stmt 1 view .LVU11120
1023:Core/Src/lz4.c ****                 ip = forwardIp;
 34317              		.loc 1 1023 17 view .LVU11121
1024:Core/Src/lz4.c ****                 forwardIp += step;
 34318              		.loc 1 1024 17 view .LVU11122
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 34319              		.loc 1 1025 17 view .LVU11123
 34320 120a 0695     		str	r5, [sp, #24]
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 34321              		.loc 1 1025 27 is_stmt 0 view .LVU11124
 34322 120c AD19     		adds	r5, r5, r6
 34323              	.LVL3495:
1026:Core/Src/lz4.c **** 
 34324              		.loc 1 1026 17 is_stmt 1 view .LVU11125
 34325 120e 049B     		ldr	r3, [sp, #16]
1026:Core/Src/lz4.c **** 
 34326              		.loc 1 1026 22 is_stmt 0 view .LVU11126
 34327 1210 9E11     		asrs	r6, r3, #6
 34328              	.LVL3496:
1026:Core/Src/lz4.c **** 
 34329              		.loc 1 1026 22 view .LVU11127
 34330 1212 0133     		adds	r3, r3, #1
 34331 1214 0493     		str	r3, [sp, #16]
 34332              	.LVL3497:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 34333              		.loc 1 1028 17 is_stmt 1 view .LVU11128
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 34334              		.loc 1 1028 21 is_stmt 0 view .LVU11129
 34335 1216 089A     		ldr	r2, [sp, #32]
 34336 1218 9446     		mov	ip, r2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 838


 34337 121a AC45     		cmp	ip, r5
 34338 121c 9B41     		sbcs	r3, r3, r3
 34339              	.LVL3498:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 34340              		.loc 1 1028 21 view .LVU11130
 34341 121e 5B42     		rsbs	r3, r3, #0
 34342 1220 0B93     		str	r3, [sp, #44]
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 34343              		.loc 1 1028 20 view .LVU11131
 34344 1222 AA42     		cmp	r2, r5
 34345 1224 00D2     		bcs	.LCB43969
 34346 1226 6BE2     		b	.L1580	@long jump
 34347              	.LCB43969:
1029:Core/Src/lz4.c **** 
 34348              		.loc 1 1029 17 is_stmt 1 view .LVU11132
1031:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 34349              		.loc 1 1031 17 view .LVU11133
1032:Core/Src/lz4.c ****                         /* there was no match, try the dictionary */
 34350              		.loc 1 1032 21 view .LVU11134
1032:Core/Src/lz4.c ****                         /* there was no match, try the dictionary */
 34351              		.loc 1 1032 24 is_stmt 0 view .LVU11135
 34352 1228 079B     		ldr	r3, [sp, #28]
 34353 122a BB42     		cmp	r3, r7
 34354 122c BED9     		bls	.L1349
1034:Core/Src/lz4.c ****                         matchIndex = LZ4_getIndexOnHash(h, dictCtx->hashTable, byU32);
 34355              		.loc 1 1034 25 is_stmt 1 view .LVU11136
1035:Core/Src/lz4.c ****                         match = dictBase + matchIndex;
 34356              		.loc 1 1035 25 view .LVU11137
 34357              	.LVL3499:
 34358              	.LBB5113:
 34359              	.LBI5113:
 827:Core/Src/lz4.c **** {
 34360              		.loc 1 827 22 view .LVU11138
 34361              	.LBB5114:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 34362              		.loc 1 829 5 view .LVU11139
 34363              	.LBE5114:
 34364              	.LBE5113:
 34365              	.LBE5119:
 34366              	.LBE5123:
 34367              	.LBE5202:
 34368              	.LBE5216:
 34369              	.LBE5225:
 34370              	.LBE5235:
 34371              	.LBE5392:
 34372              	.LBE5949:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 34373              		.loc 1 829 44 view .LVU11140
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 34374              		.loc 1 830 5 view .LVU11141
 34375              	.LBB5950:
 34376              	.LBB5393:
 34377              	.LBB5236:
 34378              	.LBB5226:
 34379              	.LBB5217:
 34380              	.LBB5203:
 34381              	.LBB5124:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 839


 34382              	.LBB5120:
 34383              	.LBB5116:
 34384              	.LBB5115:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 34385              		.loc 1 831 9 view .LVU11142
 832:Core/Src/lz4.c ****         return hashTable[h];
 34386              		.loc 1 832 9 view .LVU11143
 833:Core/Src/lz4.c ****     }
 34387              		.loc 1 833 9 view .LVU11144
 833:Core/Src/lz4.c ****     }
 34388              		.loc 1 833 25 is_stmt 0 view .LVU11145
 34389 122e 0E9B     		ldr	r3, [sp, #56]
 34390 1230 1F59     		ldr	r7, [r3, r4]
 34391              	.LVL3500:
 833:Core/Src/lz4.c ****     }
 34392              		.loc 1 833 25 view .LVU11146
 34393              	.LBE5115:
 34394              	.LBE5116:
1036:Core/Src/lz4.c ****                         matchIndex += dictDelta;   /* make dictCtx index comparable with current co
 34395              		.loc 1 1036 25 is_stmt 1 view .LVU11147
1036:Core/Src/lz4.c ****                         matchIndex += dictDelta;   /* make dictCtx index comparable with current co
 34396              		.loc 1 1036 31 is_stmt 0 view .LVU11148
 34397 1232 0D9B     		ldr	r3, [sp, #52]
 34398 1234 9946     		mov	r9, r3
 34399 1236 B944     		add	r9, r9, r7
 34400              	.LVL3501:
1037:Core/Src/lz4.c ****                         lowLimit = dictionary;
 34401              		.loc 1 1037 25 is_stmt 1 view .LVU11149
1037:Core/Src/lz4.c ****                         lowLimit = dictionary;
 34402              		.loc 1 1037 36 is_stmt 0 view .LVU11150
 34403 1238 0C9B     		ldr	r3, [sp, #48]
 34404 123a 9C46     		mov	ip, r3
 34405 123c 6744     		add	r7, r7, ip
 34406              	.LVL3502:
1038:Core/Src/lz4.c ****                     } else {
 34407              		.loc 1 1038 25 is_stmt 1 view .LVU11151
1038:Core/Src/lz4.c ****                     } else {
 34408              		.loc 1 1038 34 is_stmt 0 view .LVU11152
 34409 123e 0A9B     		ldr	r3, [sp, #40]
 34410 1240 0993     		str	r3, [sp, #36]
 34411 1242 B8E7     		b	.L1350
 34412              	.L1675:
 34413              		.align	2
 34414              	.L1674:
 34415 1244 FFFF0000 		.word	65535
 34416 1248 04FCFFFF 		.word	-1020
 34417 124c 08400000 		.word	16392
 34418 1250 10400000 		.word	16400
 34419 1254 04400000 		.word	16388
 34420 1258 0C400000 		.word	16396
 34421              	.LVL3503:
 34422              	.L1619:
1070:Core/Src/lz4.c ****                     break;   /* match found */
 34423              		.loc 1 1070 21 is_stmt 1 view .LVU11153
1070:Core/Src/lz4.c ****                     break;   /* match found */
 34424              		.loc 1 1070 39 view .LVU11154
1070:Core/Src/lz4.c ****                     break;   /* match found */
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 840


 34425              		.loc 1 1070 46 is_stmt 0 view .LVU11155
 34426 125c 4346     		mov	r3, r8
 34427 125e DF1B     		subs	r7, r3, r7
 34428              	.LVL3504:
1070:Core/Src/lz4.c ****                     break;   /* match found */
 34429              		.loc 1 1070 46 view .LVU11156
 34430              	.LBE5120:
 34431              	.LBE5124:
1078:Core/Src/lz4.c ****         while (((ip>anchor) & (match > lowLimit)) && (unlikely(ip[-1]==match[-1]))) { ip--; match--
 34432              		.loc 1 1078 9 is_stmt 1 view .LVU11157
1079:Core/Src/lz4.c **** 
 34433              		.loc 1 1079 9 view .LVU11158
 34434 1260 4946     		mov	r1, r9
 34435              	.LVL3505:
 34436              	.L1352:
1079:Core/Src/lz4.c **** 
 34437              		.loc 1 1079 15 view .LVU11159
1079:Core/Src/lz4.c **** 
 34438              		.loc 1 1079 29 is_stmt 0 view .LVU11160
 34439 1262 109B     		ldr	r3, [sp, #64]
 34440 1264 9C46     		mov	ip, r3
 34441 1266 0698     		ldr	r0, [sp, #24]
 34442 1268 8445     		cmp	ip, r0
 34443 126a 9B41     		sbcs	r3, r3, r3
 34444 126c 5B42     		rsbs	r3, r3, #0
 34445 126e 099A     		ldr	r2, [sp, #36]
 34446 1270 9446     		mov	ip, r2
 34447 1272 8C45     		cmp	ip, r1
 34448 1274 9241     		sbcs	r2, r2, r2
 34449 1276 5242     		rsbs	r2, r2, #0
1079:Core/Src/lz4.c **** 
 34450              		.loc 1 1079 15 view .LVU11161
 34451 1278 1A42     		tst	r2, r3
 34452 127a 05D0     		beq	.L1353
1079:Core/Src/lz4.c **** 
 34453              		.loc 1 1079 55 view .LVU11162
 34454 127c 431E     		subs	r3, r0, #1
 34455 127e 1A78     		ldrb	r2, [r3]
 34456 1280 4B1E     		subs	r3, r1, #1
 34457 1282 1B78     		ldrb	r3, [r3]
1079:Core/Src/lz4.c **** 
 34458              		.loc 1 1079 51 view .LVU11163
 34459 1284 9A42     		cmp	r2, r3
 34460 1286 2DD0     		beq	.L1354
 34461              	.L1353:
 34462              	.LBB5125:
1082:Core/Src/lz4.c ****             token = op++;
 34463              		.loc 1 1082 54 view .LVU11164
 34464 1288 8946     		mov	r9, r1
1082:Core/Src/lz4.c ****             token = op++;
 34465              		.loc 1 1082 13 is_stmt 1 view .LVU11165
1082:Core/Src/lz4.c ****             token = op++;
 34466              		.loc 1 1082 54 is_stmt 0 view .LVU11166
 34467 128a 069B     		ldr	r3, [sp, #24]
 34468 128c 109A     		ldr	r2, [sp, #64]
 34469 128e 9D1A     		subs	r5, r3, r2
 34470              	.LVL3506:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 841


1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 34471              		.loc 1 1083 13 is_stmt 1 view .LVU11167
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 34472              		.loc 1 1083 23 is_stmt 0 view .LVU11168
 34473 1290 119B     		ldr	r3, [sp, #68]
 34474 1292 5C1C     		adds	r4, r3, #1
 34475              	.LVL3507:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 34476              		.loc 1 1084 13 is_stmt 1 view .LVU11169
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 34477              		.loc 1 1085 18 is_stmt 0 view .LVU11170
 34478 1294 FF21     		movs	r1, #255
 34479              	.LVL3508:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 34480              		.loc 1 1085 18 view .LVU11171
 34481 1296 2800     		movs	r0, r5
 34482 1298 FFF7FEFF 		bl	__aeabi_uidiv
 34483              	.LVL3509:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 34484              		.loc 1 1085 18 view .LVU11172
 34485 129c 2818     		adds	r0, r5, r0
 34486 129e 0300     		movs	r3, r0
 34487 12a0 0833     		adds	r3, r3, #8
 34488 12a2 E318     		adds	r3, r4, r3
 34489 12a4 0F99     		ldr	r1, [sp, #60]
 34490 12a6 8C46     		mov	ip, r1
 34491 12a8 9C45     		cmp	ip, r3
 34492 12aa 9241     		sbcs	r2, r2, r2
 34493 12ac 5242     		rsbs	r2, r2, #0
 34494 12ae 1592     		str	r2, [sp, #84]
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 34495              		.loc 1 1084 52 view .LVU11173
 34496 12b0 9942     		cmp	r1, r3
 34497 12b2 01D2     		bcs	.LCB44143
 34498 12b4 01F004F9 		bl	.L1545	@far jump
 34499              	.LCB44143:
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 34500              		.loc 1 1088 13 is_stmt 1 view .LVU11174
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 34501              		.loc 1 1093 13 view .LVU11175
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 34502              		.loc 1 1093 16 is_stmt 0 view .LVU11176
 34503 12b8 0E2D     		cmp	r5, #14
 34504 12ba 18D8     		bhi	.L1620
1099:Core/Src/lz4.c **** 
 34505              		.loc 1 1099 18 is_stmt 1 view .LVU11177
1099:Core/Src/lz4.c **** 
 34506              		.loc 1 1099 27 is_stmt 0 view .LVU11178
 34507 12bc 2B01     		lsls	r3, r5, #4
1099:Core/Src/lz4.c **** 
 34508              		.loc 1 1099 25 view .LVU11179
 34509 12be 119A     		ldr	r2, [sp, #68]
 34510 12c0 1370     		strb	r3, [r2]
 34511              	.L1358:
1102:Core/Src/lz4.c ****             op+=litLength;
 34512              		.loc 1 1102 13 is_stmt 1 view .LVU11180
1102:Core/Src/lz4.c ****             op+=litLength;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 842


 34513              		.loc 1 1102 41 is_stmt 0 view .LVU11181
 34514 12c2 6519     		adds	r5, r4, r5
 34515              	.LVL3510:
 34516              	.LBB5126:
 34517              	.LBI5126:
 446:Core/Src/lz4.c **** {
 34518              		.loc 1 446 6 is_stmt 1 view .LVU11182
 34519              	.LBB5127:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 34520              		.loc 1 448 5 view .LVU11183
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 34521              		.loc 1 449 5 view .LVU11184
 450:Core/Src/lz4.c **** 
 34522              		.loc 1 450 5 view .LVU11185
 450:Core/Src/lz4.c **** 
 34523              		.loc 1 450 5 is_stmt 0 view .LVU11186
 34524              	.LBE5127:
 34525              	.LBE5126:
1102:Core/Src/lz4.c ****             op+=litLength;
 34526              		.loc 1 1102 41 view .LVU11187
 34527 12c4 109E     		ldr	r6, [sp, #64]
 34528              	.LVL3511:
 34529              	.L1359:
 34530              	.LBB5129:
 34531              	.LBB5128:
 452:Core/Src/lz4.c **** }
 34532              		.loc 1 452 5 is_stmt 1 view .LVU11188
 452:Core/Src/lz4.c **** }
 34533              		.loc 1 452 10 view .LVU11189
 34534 12c6 0822     		movs	r2, #8
 34535 12c8 3100     		movs	r1, r6
 34536 12ca 2000     		movs	r0, r4
 34537 12cc FFF7FEFF 		bl	memcpy
 34538              	.LVL3512:
 452:Core/Src/lz4.c **** }
 34539              		.loc 1 452 29 view .LVU11190
 452:Core/Src/lz4.c **** }
 34540              		.loc 1 452 30 is_stmt 0 view .LVU11191
 34541 12d0 0834     		adds	r4, r4, #8
 34542              	.LVL3513:
 452:Core/Src/lz4.c **** }
 34543              		.loc 1 452 35 is_stmt 1 view .LVU11192
 452:Core/Src/lz4.c **** }
 34544              		.loc 1 452 36 is_stmt 0 view .LVU11193
 34545 12d2 0836     		adds	r6, r6, #8
 34546              	.LVL3514:
 452:Core/Src/lz4.c **** }
 34547              		.loc 1 452 49 is_stmt 1 view .LVU11194
 452:Core/Src/lz4.c **** }
 34548              		.loc 1 452 5 is_stmt 0 view .LVU11195
 34549 12d4 A542     		cmp	r5, r4
 34550 12d6 F6D8     		bhi	.L1359
 34551 12d8 119E     		ldr	r6, [sp, #68]
 34552              	.LVL3515:
 452:Core/Src/lz4.c **** }
 34553              		.loc 1 452 5 view .LVU11196
 34554 12da 3900     		movs	r1, r7
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 843


 34555 12dc 069C     		ldr	r4, [sp, #24]
 34556              	.LVL3516:
 452:Core/Src/lz4.c **** }
 34557              		.loc 1 452 5 view .LVU11197
 34558 12de 5346     		mov	r3, r10
 34559 12e0 0493     		str	r3, [sp, #16]
 34560              	.LVL3517:
 452:Core/Src/lz4.c **** }
 34561              		.loc 1 452 5 view .LVU11198
 34562 12e2 59E1     		b	.L1394
 34563              	.LVL3518:
 34564              	.L1354:
 452:Core/Src/lz4.c **** }
 34565              		.loc 1 452 5 view .LVU11199
 34566              	.LBE5128:
 34567              	.LBE5129:
 34568              	.LBE5125:
1079:Core/Src/lz4.c **** 
 34569              		.loc 1 1079 87 is_stmt 1 view .LVU11200
1079:Core/Src/lz4.c **** 
 34570              		.loc 1 1079 89 is_stmt 0 view .LVU11201
 34571 12e4 069B     		ldr	r3, [sp, #24]
 34572 12e6 013B     		subs	r3, r3, #1
 34573 12e8 0693     		str	r3, [sp, #24]
 34574              	.LVL3519:
1079:Core/Src/lz4.c **** 
 34575              		.loc 1 1079 93 is_stmt 1 view .LVU11202
1079:Core/Src/lz4.c **** 
 34576              		.loc 1 1079 98 is_stmt 0 view .LVU11203
 34577 12ea 0139     		subs	r1, r1, #1
 34578              	.LVL3520:
1079:Core/Src/lz4.c **** 
 34579              		.loc 1 1079 98 view .LVU11204
 34580 12ec B9E7     		b	.L1352
 34581              	.LVL3521:
 34582              	.L1620:
 34583              	.LBB5131:
 34584              	.LBB5130:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 34585              		.loc 1 1094 17 is_stmt 1 view .LVU11205
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 34586              		.loc 1 1094 43 is_stmt 0 view .LVU11206
 34587 12ee 2B00     		movs	r3, r5
 34588 12f0 0F3B     		subs	r3, r3, #15
 34589              	.LVL3522:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 34590              		.loc 1 1095 17 is_stmt 1 view .LVU11207
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 34591              		.loc 1 1095 24 is_stmt 0 view .LVU11208
 34592 12f2 F022     		movs	r2, #240
 34593 12f4 1199     		ldr	r1, [sp, #68]
 34594 12f6 0A70     		strb	r2, [r1]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 34595              		.loc 1 1096 17 is_stmt 1 view .LVU11209
 34596 12f8 03E0     		b	.L1356
 34597              	.L1357:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 844


 34598              		.loc 1 1096 46 view .LVU11210
 34599              	.LVL3523:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 34600              		.loc 1 1096 52 is_stmt 0 view .LVU11211
 34601 12fa FF22     		movs	r2, #255
 34602 12fc 2270     		strb	r2, [r4]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 34603              		.loc 1 1096 36 is_stmt 1 view .LVU11212
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 34604              		.loc 1 1096 39 is_stmt 0 view .LVU11213
 34605 12fe FF3B     		subs	r3, r3, #255
 34606              	.LVL3524:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 34607              		.loc 1 1096 49 view .LVU11214
 34608 1300 0134     		adds	r4, r4, #1
 34609              	.LVL3525:
 34610              	.L1356:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 34611              		.loc 1 1096 23 is_stmt 1 view .LVU11215
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 34612              		.loc 1 1096 17 is_stmt 0 view .LVU11216
 34613 1302 FE2B     		cmp	r3, #254
 34614 1304 F9DC     		bgt	.L1357
1097:Core/Src/lz4.c ****             }
 34615              		.loc 1 1097 17 is_stmt 1 view .LVU11217
 34616              	.LVL3526:
1097:Core/Src/lz4.c ****             }
 34617              		.loc 1 1097 23 is_stmt 0 view .LVU11218
 34618 1306 2370     		strb	r3, [r4]
1097:Core/Src/lz4.c ****             }
 34619              		.loc 1 1097 20 view .LVU11219
 34620 1308 0134     		adds	r4, r4, #1
 34621              	.LVL3527:
1097:Core/Src/lz4.c ****             }
 34622              		.loc 1 1097 20 view .LVU11220
 34623              	.LBE5130:
 34624 130a DAE7     		b	.L1358
 34625              	.LVL3528:
 34626              	.L1630:
1097:Core/Src/lz4.c ****             }
 34627              		.loc 1 1097 20 view .LVU11221
 34628              	.LBE5131:
 34629              	.LBB5132:
 34630              	.LBB5133:
1140:Core/Src/lz4.c ****                 assert(dictEnd > match);
 34631              		.loc 1 1140 17 is_stmt 1 view .LVU11222
1140:Core/Src/lz4.c ****                 assert(dictEnd > match);
 34632              		.loc 1 1140 50 is_stmt 0 view .LVU11223
 34633 130c 149B     		ldr	r3, [sp, #80]
 34634 130e 4A46     		mov	r2, r9
 34635 1310 9B1A     		subs	r3, r3, r2
1140:Core/Src/lz4.c ****                 assert(dictEnd > match);
 34636              		.loc 1 1140 29 view .LVU11224
 34637 1312 9B46     		mov	fp, r3
 34638 1314 A344     		add	fp, fp, r4
 34639              	.LVL3529:
1141:Core/Src/lz4.c ****                 if (limit > matchlimit) limit = matchlimit;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 845


 34640              		.loc 1 1141 17 is_stmt 1 view .LVU11225
1142:Core/Src/lz4.c ****                 matchCode = LZ4_count(ip+MINMATCH, match+MINMATCH, limit);
 34641              		.loc 1 1142 17 view .LVU11226
1142:Core/Src/lz4.c ****                 matchCode = LZ4_count(ip+MINMATCH, match+MINMATCH, limit);
 34642              		.loc 1 1142 20 is_stmt 0 view .LVU11227
 34643 1316 129B     		ldr	r3, [sp, #72]
 34644 1318 5B45     		cmp	r3, fp
 34645 131a 00D2     		bcs	.L1361
 34646              	.LVL3530:
1142:Core/Src/lz4.c ****                 matchCode = LZ4_count(ip+MINMATCH, match+MINMATCH, limit);
 34647              		.loc 1 1142 47 view .LVU11228
 34648 131c 9B46     		mov	fp, r3
 34649              	.LVL3531:
 34650              	.L1361:
1143:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 34651              		.loc 1 1143 17 is_stmt 1 view .LVU11229
1143:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 34652              		.loc 1 1143 29 is_stmt 0 view .LVU11230
 34653 131e 231D     		adds	r3, r4, #4
 34654 1320 9A46     		mov	r10, r3
 34655 1322 0423     		movs	r3, #4
 34656 1324 4B44     		add	r3, r3, r9
 34657 1326 9846     		mov	r8, r3
 34658              	.LVL3532:
 34659              	.LBB5134:
 34660              	.LBI5134:
 661:Core/Src/lz4.c **** {
 34661              		.loc 1 661 10 is_stmt 1 view .LVU11231
 34662              	.LBB5135:
 663:Core/Src/lz4.c **** 
 34663              		.loc 1 663 5 view .LVU11232
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 34664              		.loc 1 665 5 view .LVU11233
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 34665              		.loc 1 665 9 is_stmt 0 view .LVU11234
 34666 1328 5B46     		mov	r3, fp
 34667              	.LVL3533:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 34668              		.loc 1 665 9 view .LVU11235
 34669 132a 033B     		subs	r3, r3, #3
 34670 132c 0693     		str	r3, [sp, #24]
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 34671              		.loc 1 665 8 view .LVU11236
 34672 132e 9A45     		cmp	r10, r3
 34673 1330 6CD2     		bcs	.L1547
 34674              	.LBB5136:
 666:Core/Src/lz4.c ****         if (!diff) {
 34675              		.loc 1 666 9 is_stmt 1 view .LVU11237
 666:Core/Src/lz4.c ****         if (!diff) {
 34676              		.loc 1 666 28 is_stmt 0 view .LVU11238
 34677 1332 4046     		mov	r0, r8
 34678 1334 FFF7FEFF 		bl	LZ4_read_ARCH
 34679              	.LVL3534:
 666:Core/Src/lz4.c ****         if (!diff) {
 34680              		.loc 1 666 28 view .LVU11239
 34681 1338 0700     		movs	r7, r0
 666:Core/Src/lz4.c ****         if (!diff) {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 846


 34682              		.loc 1 666 52 view .LVU11240
 34683 133a 5046     		mov	r0, r10
 34684 133c FFF7FEFF 		bl	LZ4_read_ARCH
 34685              	.LVL3535:
 34686 1340 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 34687              		.loc 1 666 21 view .LVU11241
 34688 1342 3800     		movs	r0, r7
 34689 1344 5840     		eors	r0, r3
 34690              	.LVL3536:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 34691              		.loc 1 667 9 is_stmt 1 view .LVU11242
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 34692              		.loc 1 667 12 is_stmt 0 view .LVU11243
 34693 1346 9F42     		cmp	r7, r3
 34694 1348 57D1     		bne	.L1363
 668:Core/Src/lz4.c ****         } else {
 34695              		.loc 1 668 13 is_stmt 1 view .LVU11244
 668:Core/Src/lz4.c ****         } else {
 34696              		.loc 1 668 16 is_stmt 0 view .LVU11245
 34697 134a 2700     		movs	r7, r4
 34698 134c 0837     		adds	r7, r7, #8
 34699              	.LVL3537:
 668:Core/Src/lz4.c ****         } else {
 34700              		.loc 1 668 28 is_stmt 1 view .LVU11246
 668:Core/Src/lz4.c ****         } else {
 34701              		.loc 1 668 34 is_stmt 0 view .LVU11247
 34702 134e 0823     		movs	r3, #8
 34703 1350 4B44     		add	r3, r3, r9
 34704 1352 9846     		mov	r8, r3
 34705              	.LVL3538:
 668:Core/Src/lz4.c ****         } else {
 34706              		.loc 1 668 34 view .LVU11248
 34707 1354 A146     		mov	r9, r4
 34708              	.LVL3539:
 34709              	.L1366:
 668:Core/Src/lz4.c ****         } else {
 34710              		.loc 1 668 34 view .LVU11249
 34711              	.LBE5136:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 34712              		.loc 1 673 11 is_stmt 1 view .LVU11250
 34713 1356 069B     		ldr	r3, [sp, #24]
 34714 1358 9F42     		cmp	r7, r3
 34715 135a 5AD2     		bcs	.L1621
 34716              	.LBB5137:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 34717              		.loc 1 674 9 view .LVU11251
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 34718              		.loc 1 674 28 is_stmt 0 view .LVU11252
 34719 135c 4046     		mov	r0, r8
 34720 135e FFF7FEFF 		bl	LZ4_read_ARCH
 34721              	.LVL3540:
 34722 1362 0400     		movs	r4, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 34723              		.loc 1 674 52 view .LVU11253
 34724 1364 3800     		movs	r0, r7
 34725 1366 FFF7FEFF 		bl	LZ4_read_ARCH
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 847


 34726              	.LVL3541:
 34727 136a 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 34728              		.loc 1 674 21 view .LVU11254
 34729 136c 2000     		movs	r0, r4
 34730 136e 5840     		eors	r0, r3
 34731              	.LVL3542:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 34732              		.loc 1 675 9 is_stmt 1 view .LVU11255
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 34733              		.loc 1 675 12 is_stmt 0 view .LVU11256
 34734 1370 9C42     		cmp	r4, r3
 34735 1372 46D0     		beq	.L1622
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 34736              		.loc 1 676 16 view .LVU11257
 34737 1374 4C46     		mov	r4, r9
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 34738              		.loc 1 676 9 is_stmt 1 view .LVU11258
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 34739              		.loc 1 676 16 is_stmt 0 view .LVU11259
 34740 1376 FFF7FEFF 		bl	LZ4_NbCommonBytes
 34741              	.LVL3543:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 34742              		.loc 1 676 13 view .LVU11260
 34743 137a 3F18     		adds	r7, r7, r0
 34744              	.LVL3544:
 677:Core/Src/lz4.c ****     }
 34745              		.loc 1 677 9 is_stmt 1 view .LVU11261
 677:Core/Src/lz4.c ****     }
 34746              		.loc 1 677 31 is_stmt 0 view .LVU11262
 34747 137c 5346     		mov	r3, r10
 34748 137e FF1A     		subs	r7, r7, r3
 34749              	.LVL3545:
 34750              	.L1364:
 677:Core/Src/lz4.c ****     }
 34751              		.loc 1 677 31 view .LVU11263
 34752              	.LBE5137:
 34753              	.LBE5135:
 34754              	.LBE5134:
1144:Core/Src/lz4.c ****                 if (ip==limit) {
 34755              		.loc 1 1144 17 is_stmt 1 view .LVU11264
1144:Core/Src/lz4.c ****                 if (ip==limit) {
 34756              		.loc 1 1144 20 is_stmt 0 view .LVU11265
 34757 1380 3B1D     		adds	r3, r7, #4
 34758 1382 E418     		adds	r4, r4, r3
 34759              	.LVL3546:
1145:Core/Src/lz4.c ****                     unsigned const more = LZ4_count(limit, (const BYTE*)source, matchlimit);
 34760              		.loc 1 1145 17 is_stmt 1 view .LVU11266
1145:Core/Src/lz4.c ****                     unsigned const more = LZ4_count(limit, (const BYTE*)source, matchlimit);
 34761              		.loc 1 1145 20 is_stmt 0 view .LVU11267
 34762 1384 A345     		cmp	fp, r4
 34763 1386 00D0     		beq	.LCB44469
 34764 1388 9AE0     		b	.L1370	@long jump
 34765              	.LCB44469:
 34766              	.LBB5142:
1146:Core/Src/lz4.c ****                     matchCode += more;
 34767              		.loc 1 1146 21 is_stmt 1 view .LVU11268
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 848


 34768              	.LVL3547:
 34769              	.LBB5143:
 34770              	.LBI5143:
 661:Core/Src/lz4.c **** {
 34771              		.loc 1 661 10 view .LVU11269
 34772              	.LBB5144:
 663:Core/Src/lz4.c **** 
 34773              		.loc 1 663 5 view .LVU11270
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 34774              		.loc 1 665 5 view .LVU11271
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 34775              		.loc 1 665 9 is_stmt 0 view .LVU11272
 34776 138a 029B     		ldr	r3, [sp, #8]
 34777 138c 0822     		movs	r2, #8
 34778 138e 5242     		rsbs	r2, r2, #0
 34779 1390 9446     		mov	ip, r2
 34780 1392 6344     		add	r3, r3, ip
 34781 1394 9A46     		mov	r10, r3
 34782              	.LVL3548:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 34783              		.loc 1 665 8 view .LVU11273
 34784 1396 9B45     		cmp	fp, r3
 34785 1398 62D2     		bcs	.L1548
 34786              	.LBB5145:
 666:Core/Src/lz4.c ****         if (!diff) {
 34787              		.loc 1 666 9 is_stmt 1 view .LVU11274
 666:Core/Src/lz4.c ****         if (!diff) {
 34788              		.loc 1 666 28 is_stmt 0 view .LVU11275
 34789 139a 019B     		ldr	r3, [sp, #4]
 34790 139c 9946     		mov	r9, r3
 34791 139e 1800     		movs	r0, r3
 34792 13a0 FFF7FEFF 		bl	LZ4_read_ARCH
 34793              	.LVL3549:
 34794 13a4 8046     		mov	r8, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 34795              		.loc 1 666 52 view .LVU11276
 34796 13a6 5846     		mov	r0, fp
 34797 13a8 FFF7FEFF 		bl	LZ4_read_ARCH
 34798              	.LVL3550:
 34799 13ac 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 34800              		.loc 1 666 21 view .LVU11277
 34801 13ae 4246     		mov	r2, r8
 34802 13b0 4240     		eors	r2, r0
 34803 13b2 1000     		movs	r0, r2
 34804              	.LVL3551:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 34805              		.loc 1 667 9 is_stmt 1 view .LVU11278
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 34806              		.loc 1 667 12 is_stmt 0 view .LVU11279
 34807 13b4 9845     		cmp	r8, r3
 34808 13b6 4BD1     		bne	.L1372
 668:Core/Src/lz4.c ****         } else {
 34809              		.loc 1 668 13 is_stmt 1 view .LVU11280
 668:Core/Src/lz4.c ****         } else {
 34810              		.loc 1 668 16 is_stmt 0 view .LVU11281
 34811 13b8 0423     		movs	r3, #4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 849


 34812 13ba 5B44     		add	r3, r3, fp
 34813 13bc 9846     		mov	r8, r3
 34814              	.LVL3552:
 668:Core/Src/lz4.c ****         } else {
 34815              		.loc 1 668 28 is_stmt 1 view .LVU11282
 668:Core/Src/lz4.c ****         } else {
 34816              		.loc 1 668 34 is_stmt 0 view .LVU11283
 34817 13be 4B46     		mov	r3, r9
 34818              	.LVL3553:
 668:Core/Src/lz4.c ****         } else {
 34819              		.loc 1 668 34 view .LVU11284
 34820 13c0 0433     		adds	r3, r3, #4
 34821 13c2 9946     		mov	r9, r3
 34822              	.LVL3554:
 668:Core/Src/lz4.c ****         } else {
 34823              		.loc 1 668 34 view .LVU11285
 34824 13c4 5346     		mov	r3, r10
 34825              	.LVL3555:
 668:Core/Src/lz4.c ****         } else {
 34826              		.loc 1 668 34 view .LVU11286
 34827 13c6 A246     		mov	r10, r4
 34828 13c8 1C00     		movs	r4, r3
 34829              	.LVL3556:
 34830              	.L1375:
 668:Core/Src/lz4.c ****         } else {
 34831              		.loc 1 668 34 view .LVU11287
 34832              	.LBE5145:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 34833              		.loc 1 673 11 is_stmt 1 view .LVU11288
 34834 13ca A045     		cmp	r8, r4
 34835 13cc 4FD2     		bcs	.L1623
 34836              	.LBB5146:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 34837              		.loc 1 674 9 view .LVU11289
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 34838              		.loc 1 674 28 is_stmt 0 view .LVU11290
 34839 13ce 4846     		mov	r0, r9
 34840 13d0 FFF7FEFF 		bl	LZ4_read_ARCH
 34841              	.LVL3557:
 34842 13d4 0690     		str	r0, [sp, #24]
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 34843              		.loc 1 674 52 view .LVU11291
 34844 13d6 4046     		mov	r0, r8
 34845 13d8 FFF7FEFF 		bl	LZ4_read_ARCH
 34846              	.LVL3558:
 34847 13dc 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 34848              		.loc 1 674 21 view .LVU11292
 34849 13de 069A     		ldr	r2, [sp, #24]
 34850 13e0 1000     		movs	r0, r2
 34851 13e2 5840     		eors	r0, r3
 34852              	.LVL3559:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 34853              		.loc 1 675 9 is_stmt 1 view .LVU11293
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 34854              		.loc 1 675 12 is_stmt 0 view .LVU11294
 34855 13e4 9A42     		cmp	r2, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 850


 34856 13e6 36D0     		beq	.L1624
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 34857              		.loc 1 676 16 view .LVU11295
 34858 13e8 5446     		mov	r4, r10
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 34859              		.loc 1 676 9 is_stmt 1 view .LVU11296
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 34860              		.loc 1 676 16 is_stmt 0 view .LVU11297
 34861 13ea FFF7FEFF 		bl	LZ4_NbCommonBytes
 34862              	.LVL3560:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 34863              		.loc 1 676 13 view .LVU11298
 34864 13ee 4044     		add	r0, r0, r8
 34865              	.LVL3561:
 677:Core/Src/lz4.c ****     }
 34866              		.loc 1 677 9 is_stmt 1 view .LVU11299
 677:Core/Src/lz4.c ****     }
 34867              		.loc 1 677 31 is_stmt 0 view .LVU11300
 34868 13f0 5B46     		mov	r3, fp
 34869 13f2 C01A     		subs	r0, r0, r3
 34870              	.LVL3562:
 34871              	.L1373:
 677:Core/Src/lz4.c ****     }
 34872              		.loc 1 677 31 view .LVU11301
 34873              	.LBE5146:
 34874              	.LBE5144:
 34875              	.LBE5143:
1147:Core/Src/lz4.c ****                     ip += more;
 34876              		.loc 1 1147 21 is_stmt 1 view .LVU11302
1147:Core/Src/lz4.c ****                     ip += more;
 34877              		.loc 1 1147 31 is_stmt 0 view .LVU11303
 34878 13f4 3F18     		adds	r7, r7, r0
 34879              	.LVL3563:
1148:Core/Src/lz4.c ****                 }
 34880              		.loc 1 1148 21 is_stmt 1 view .LVU11304
1148:Core/Src/lz4.c ****                 }
 34881              		.loc 1 1148 24 is_stmt 0 view .LVU11305
 34882 13f6 2418     		adds	r4, r4, r0
 34883              	.LVL3564:
1148:Core/Src/lz4.c ****                 }
 34884              		.loc 1 1148 24 view .LVU11306
 34885 13f8 62E0     		b	.L1370
 34886              	.LVL3565:
 34887              	.L1363:
1148:Core/Src/lz4.c ****                 }
 34888              		.loc 1 1148 24 view .LVU11307
 34889              	.LBE5142:
 34890              	.LBB5152:
 34891              	.LBB5141:
 34892              	.LBB5138:
 670:Core/Src/lz4.c ****     }   }
 34893              		.loc 1 670 13 is_stmt 1 view .LVU11308
 670:Core/Src/lz4.c ****     }   }
 34894              		.loc 1 670 20 is_stmt 0 view .LVU11309
 34895 13fa FFF7FEFF 		bl	LZ4_NbCommonBytes
 34896              	.LVL3566:
 670:Core/Src/lz4.c ****     }   }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 851


 34897              		.loc 1 670 20 view .LVU11310
 34898 13fe 0700     		movs	r7, r0
 670:Core/Src/lz4.c ****     }   }
 34899              		.loc 1 670 20 view .LVU11311
 34900 1400 BEE7     		b	.L1364
 34901              	.LVL3567:
 34902              	.L1622:
 670:Core/Src/lz4.c ****     }   }
 34903              		.loc 1 670 20 view .LVU11312
 34904              	.LBE5138:
 34905              	.LBB5139:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 34906              		.loc 1 675 22 is_stmt 1 view .LVU11313
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 34907              		.loc 1 675 25 is_stmt 0 view .LVU11314
 34908 1402 0437     		adds	r7, r7, #4
 34909              	.LVL3568:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 34910              		.loc 1 675 37 is_stmt 1 view .LVU11315
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 34911              		.loc 1 675 43 is_stmt 0 view .LVU11316
 34912 1404 0423     		movs	r3, #4
 34913 1406 9C46     		mov	ip, r3
 34914 1408 E044     		add	r8, r8, ip
 34915              	.LVL3569:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 34916              		.loc 1 675 55 is_stmt 1 view .LVU11317
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 34917              		.loc 1 675 9 is_stmt 0 view .LVU11318
 34918 140a A4E7     		b	.L1366
 34919              	.LVL3570:
 34920              	.L1547:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 34921              		.loc 1 675 9 view .LVU11319
 34922              	.LBE5139:
 34923              	.LBB5140:
 34924 140c 5746     		mov	r7, r10
 34925 140e A146     		mov	r9, r4
 34926 1410 A1E7     		b	.L1366
 34927              	.LVL3571:
 34928              	.L1621:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 34929              		.loc 1 675 9 view .LVU11320
 34930              	.LBE5140:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 34931              		.loc 1 681 23 view .LVU11321
 34932 1412 4C46     		mov	r4, r9
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 34933              		.loc 1 680 5 is_stmt 1 view .LVU11322
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 34934              		.loc 1 681 5 view .LVU11323
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 34935              		.loc 1 681 23 is_stmt 0 view .LVU11324
 34936 1414 5B46     		mov	r3, fp
 34937 1416 013B     		subs	r3, r3, #1
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 34938              		.loc 1 681 8 view .LVU11325
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 852


 34939 1418 9F42     		cmp	r7, r3
 34940 141a 08D2     		bcs	.L1368
 34941              	.LVL3572:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 34942              		.loc 1 681 32 view .LVU11326
 34943 141c 4046     		mov	r0, r8
 34944 141e FFF7FEFF 		bl	LZ4_read16
 34945              	.LVL3573:
 34946 1422 8146     		mov	r9, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 34947              		.loc 1 681 54 view .LVU11327
 34948 1424 3800     		movs	r0, r7
 34949 1426 FFF7FEFF 		bl	LZ4_read16
 34950              	.LVL3574:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 34951              		.loc 1 681 28 view .LVU11328
 34952 142a 8145     		cmp	r9, r0
 34953 142c 09D0     		beq	.L1625
 34954              	.L1368:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 34955              		.loc 1 682 5 is_stmt 1 view .LVU11329
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 34956              		.loc 1 682 8 is_stmt 0 view .LVU11330
 34957 142e BB45     		cmp	fp, r7
 34958 1430 04D9     		bls	.L1369
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 34959              		.loc 1 682 28 view .LVU11331
 34960 1432 4346     		mov	r3, r8
 34961 1434 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 34962              		.loc 1 682 39 view .LVU11332
 34963 1436 3B78     		ldrb	r3, [r7]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 34964              		.loc 1 682 24 view .LVU11333
 34965 1438 9A42     		cmp	r2, r3
 34966 143a 07D0     		beq	.L1626
 34967              	.L1369:
 683:Core/Src/lz4.c **** }
 34968              		.loc 1 683 5 is_stmt 1 view .LVU11334
 683:Core/Src/lz4.c **** }
 34969              		.loc 1 683 27 is_stmt 0 view .LVU11335
 34970 143c 5346     		mov	r3, r10
 34971 143e FF1A     		subs	r7, r7, r3
 34972              	.LVL3575:
 683:Core/Src/lz4.c **** }
 34973              		.loc 1 683 12 view .LVU11336
 34974 1440 9EE7     		b	.L1364
 34975              	.LVL3576:
 34976              	.L1625:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 34977              		.loc 1 681 74 is_stmt 1 view .LVU11337
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 34978              		.loc 1 681 77 is_stmt 0 view .LVU11338
 34979 1442 0237     		adds	r7, r7, #2
 34980              	.LVL3577:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 34981              		.loc 1 681 82 is_stmt 1 view .LVU11339
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 853


 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 34982              		.loc 1 681 88 is_stmt 0 view .LVU11340
 34983 1444 0223     		movs	r3, #2
 34984 1446 9C46     		mov	ip, r3
 34985 1448 E044     		add	r8, r8, ip
 34986              	.LVL3578:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 34987              		.loc 1 681 88 view .LVU11341
 34988 144a F0E7     		b	.L1368
 34989              	.L1626:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 34990              		.loc 1 682 46 is_stmt 1 view .LVU11342
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 34991              		.loc 1 682 49 is_stmt 0 view .LVU11343
 34992 144c 0137     		adds	r7, r7, #1
 34993              	.LVL3579:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 34994              		.loc 1 682 49 view .LVU11344
 34995 144e F5E7     		b	.L1369
 34996              	.LVL3580:
 34997              	.L1372:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 34998              		.loc 1 682 49 view .LVU11345
 34999              	.LBE5141:
 35000              	.LBE5152:
 35001              	.LBB5153:
 35002              	.LBB5151:
 35003              	.LBB5150:
 35004              	.LBB5147:
 670:Core/Src/lz4.c ****     }   }
 35005              		.loc 1 670 13 is_stmt 1 view .LVU11346
 670:Core/Src/lz4.c ****     }   }
 35006              		.loc 1 670 20 is_stmt 0 view .LVU11347
 35007 1450 FFF7FEFF 		bl	LZ4_NbCommonBytes
 35008              	.LVL3581:
 670:Core/Src/lz4.c ****     }   }
 35009              		.loc 1 670 20 view .LVU11348
 35010 1454 CEE7     		b	.L1373
 35011              	.LVL3582:
 35012              	.L1624:
 670:Core/Src/lz4.c ****     }   }
 35013              		.loc 1 670 20 view .LVU11349
 35014              	.LBE5147:
 35015              	.LBB5148:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 35016              		.loc 1 675 22 is_stmt 1 view .LVU11350
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 35017              		.loc 1 675 25 is_stmt 0 view .LVU11351
 35018 1456 0423     		movs	r3, #4
 35019 1458 9C46     		mov	ip, r3
 35020 145a E044     		add	r8, r8, ip
 35021              	.LVL3583:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 35022              		.loc 1 675 37 is_stmt 1 view .LVU11352
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 35023              		.loc 1 675 43 is_stmt 0 view .LVU11353
 35024 145c E144     		add	r9, r9, ip
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 854


 35025              	.LVL3584:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 35026              		.loc 1 675 55 is_stmt 1 view .LVU11354
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 35027              		.loc 1 675 9 is_stmt 0 view .LVU11355
 35028 145e B4E7     		b	.L1375
 35029              	.LVL3585:
 35030              	.L1548:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 35031              		.loc 1 675 9 view .LVU11356
 35032              	.LBE5148:
 35033              	.LBB5149:
 35034 1460 019B     		ldr	r3, [sp, #4]
 35035 1462 9946     		mov	r9, r3
 35036 1464 D846     		mov	r8, fp
 35037 1466 5346     		mov	r3, r10
 35038 1468 A246     		mov	r10, r4
 35039 146a 1C00     		movs	r4, r3
 35040              	.LVL3586:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 35041              		.loc 1 675 9 view .LVU11357
 35042 146c ADE7     		b	.L1375
 35043              	.LVL3587:
 35044              	.L1623:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 35045              		.loc 1 675 9 view .LVU11358
 35046              	.LBE5149:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35047              		.loc 1 681 23 view .LVU11359
 35048 146e 5446     		mov	r4, r10
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 35049              		.loc 1 680 5 is_stmt 1 view .LVU11360
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35050              		.loc 1 681 5 view .LVU11361
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35051              		.loc 1 681 23 is_stmt 0 view .LVU11362
 35052 1470 029B     		ldr	r3, [sp, #8]
 35053 1472 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35054              		.loc 1 681 8 view .LVU11363
 35055 1474 9845     		cmp	r8, r3
 35056 1476 08D2     		bcs	.L1377
 35057              	.LVL3588:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35058              		.loc 1 681 32 view .LVU11364
 35059 1478 4846     		mov	r0, r9
 35060 147a FFF7FEFF 		bl	LZ4_read16
 35061              	.LVL3589:
 35062 147e 8246     		mov	r10, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35063              		.loc 1 681 54 view .LVU11365
 35064 1480 4046     		mov	r0, r8
 35065 1482 FFF7FEFF 		bl	LZ4_read16
 35066              	.LVL3590:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35067              		.loc 1 681 28 view .LVU11366
 35068 1486 8245     		cmp	r10, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 855


 35069 1488 0CD0     		beq	.L1627
 35070              	.L1377:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 35071              		.loc 1 682 5 is_stmt 1 view .LVU11367
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 35072              		.loc 1 682 8 is_stmt 0 view .LVU11368
 35073 148a 129B     		ldr	r3, [sp, #72]
 35074 148c 4345     		cmp	r3, r8
 35075 148e 05D9     		bls	.L1378
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 35076              		.loc 1 682 28 view .LVU11369
 35077 1490 4B46     		mov	r3, r9
 35078 1492 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 35079              		.loc 1 682 39 view .LVU11370
 35080 1494 4346     		mov	r3, r8
 35081 1496 1B78     		ldrb	r3, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 35082              		.loc 1 682 24 view .LVU11371
 35083 1498 9A42     		cmp	r2, r3
 35084 149a 08D0     		beq	.L1628
 35085              	.L1378:
 683:Core/Src/lz4.c **** }
 35086              		.loc 1 683 5 is_stmt 1 view .LVU11372
 683:Core/Src/lz4.c **** }
 35087              		.loc 1 683 27 is_stmt 0 view .LVU11373
 35088 149c 4346     		mov	r3, r8
 35089 149e 5A46     		mov	r2, fp
 35090 14a0 981A     		subs	r0, r3, r2
 683:Core/Src/lz4.c **** }
 35091              		.loc 1 683 12 view .LVU11374
 35092 14a2 A7E7     		b	.L1373
 35093              	.L1627:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35094              		.loc 1 681 74 is_stmt 1 view .LVU11375
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35095              		.loc 1 681 77 is_stmt 0 view .LVU11376
 35096 14a4 0223     		movs	r3, #2
 35097 14a6 9C46     		mov	ip, r3
 35098 14a8 E044     		add	r8, r8, ip
 35099              	.LVL3591:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35100              		.loc 1 681 82 is_stmt 1 view .LVU11377
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35101              		.loc 1 681 88 is_stmt 0 view .LVU11378
 35102 14aa E144     		add	r9, r9, ip
 35103              	.LVL3592:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35104              		.loc 1 681 88 view .LVU11379
 35105 14ac EDE7     		b	.L1377
 35106              	.L1628:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 35107              		.loc 1 682 46 is_stmt 1 view .LVU11380
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 35108              		.loc 1 682 49 is_stmt 0 view .LVU11381
 35109 14ae 0123     		movs	r3, #1
 35110 14b0 9C46     		mov	ip, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 856


 35111 14b2 E044     		add	r8, r8, ip
 35112              	.LVL3593:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 35113              		.loc 1 682 49 view .LVU11382
 35114 14b4 F2E7     		b	.L1378
 35115              	.LVL3594:
 35116              	.L1380:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 35117              		.loc 1 682 49 view .LVU11383
 35118              	.LBE5150:
 35119              	.LBE5151:
 35120              	.LBE5153:
 35121              	.LBE5133:
 35122              	.LBB5154:
 35123              	.LBB5155:
 35124              	.LBB5156:
 670:Core/Src/lz4.c ****     }   }
 35125              		.loc 1 670 13 is_stmt 1 view .LVU11384
 670:Core/Src/lz4.c ****     }   }
 35126              		.loc 1 670 20 is_stmt 0 view .LVU11385
 35127 14b6 FFF7FEFF 		bl	LZ4_NbCommonBytes
 35128              	.LVL3595:
 670:Core/Src/lz4.c ****     }   }
 35129              		.loc 1 670 20 view .LVU11386
 35130 14ba 0700     		movs	r7, r0
 35131              	.LVL3596:
 35132              	.L1381:
 670:Core/Src/lz4.c ****     }   }
 35133              		.loc 1 670 20 view .LVU11387
 35134              	.LBE5156:
 35135              	.LBE5155:
 35136              	.LBE5154:
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 35137              		.loc 1 1153 17 is_stmt 1 view .LVU11388
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 35138              		.loc 1 1153 20 is_stmt 0 view .LVU11389
 35139 14bc 3B1D     		adds	r3, r7, #4
 35140 14be E418     		adds	r4, r4, r3
 35141              	.LVL3597:
 35142              	.L1370:
1154:Core/Src/lz4.c ****             }
 35143              		.loc 1 1154 17 is_stmt 1 view .LVU11390
1154:Core/Src/lz4.c ****             }
 35144              		.loc 1 1154 84 view .LVU11391
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 35145              		.loc 1 1157 13 view .LVU11392
1158:Core/Src/lz4.c ****                 if (outputDirective == fillOutput) {
 35146              		.loc 1 1158 18 is_stmt 0 view .LVU11393
 35147 14c0 3800     		movs	r0, r7
 35148 14c2 F030     		adds	r0, r0, #240
 35149 14c4 FF21     		movs	r1, #255
 35150 14c6 FFF7FEFF 		bl	__aeabi_uidiv
 35151              	.LVL3598:
 35152 14ca 0630     		adds	r0, r0, #6
 35153 14cc 2818     		adds	r0, r5, r0
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 35154              		.loc 1 1157 35 view .LVU11394
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 857


 35155 14ce 0F9B     		ldr	r3, [sp, #60]
 35156 14d0 8342     		cmp	r3, r0
 35157 14d2 01D2     		bcs	.LCB44947
 35158 14d4 01F01FF8 		bl	.L1581	@far jump
 35159              	.LCB44947:
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 35160              		.loc 1 1183 13 is_stmt 1 view .LVU11395
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 35161              		.loc 1 1183 16 is_stmt 0 view .LVU11396
 35162 14d8 0E2F     		cmp	r7, #14
 35163 14da 00D9     		bls	.LCB44955
 35164 14dc C3E0     		b	.L1629	@long jump
 35165              	.LCB44955:
1195:Core/Src/lz4.c ****         }
 35166              		.loc 1 1195 17 is_stmt 1 view .LVU11397
1195:Core/Src/lz4.c ****         }
 35167              		.loc 1 1195 27 is_stmt 0 view .LVU11398
 35168 14de FFB2     		uxtb	r7, r7
 35169              	.LVL3599:
1195:Core/Src/lz4.c ****         }
 35170              		.loc 1 1195 24 view .LVU11399
 35171 14e0 3078     		ldrb	r0, [r6]
 35172 14e2 3F18     		adds	r7, r7, r0
 35173 14e4 3770     		strb	r7, [r6]
 35174 14e6 2E00     		movs	r6, r5
 35175              	.LVL3600:
 35176              	.L1390:
1195:Core/Src/lz4.c ****         }
 35177              		.loc 1 1195 24 view .LVU11400
 35178              	.LBE5132:
1198:Core/Src/lz4.c **** 
 35179              		.loc 1 1198 9 is_stmt 1 view .LVU11401
1200:Core/Src/lz4.c **** 
 35180              		.loc 1 1200 9 view .LVU11402
1203:Core/Src/lz4.c **** 
 35181              		.loc 1 1203 9 view .LVU11403
1203:Core/Src/lz4.c **** 
 35182              		.loc 1 1203 12 is_stmt 0 view .LVU11404
 35183 14e8 089B     		ldr	r3, [sp, #32]
 35184 14ea A342     		cmp	r3, r4
 35185 14ec 00D8     		bhi	.LCB44977
 35186 14ee 01E1     		b	.L1550	@long jump
 35187              	.LCB44977:
 35188              	.LBB5162:
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 35189              		.loc 1 1206 13 is_stmt 1 view .LVU11405
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 35190              		.loc 1 1206 46 is_stmt 0 view .LVU11406
 35191 14f0 A51E     		subs	r5, r4, #2
 35192              	.LVL3601:
 35193              	.LBB5163:
 35194              	.LBI5163:
 778:Core/Src/lz4.c **** {
 35195              		.loc 1 778 22 is_stmt 1 view .LVU11407
 35196              	.LBB5164:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 35197              		.loc 1 780 5 view .LVU11408
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 858


 781:Core/Src/lz4.c **** }
 35198              		.loc 1 781 5 view .LVU11409
 781:Core/Src/lz4.c **** }
 35199              		.loc 1 781 12 is_stmt 0 view .LVU11410
 35200 14f2 2800     		movs	r0, r5
 35201 14f4 FFF7FEFF 		bl	LZ4_read32
 35202              	.LVL3602:
 35203              	.LBB5165:
 35204              	.LBI5165:
 758:Core/Src/lz4.c **** {
 35205              		.loc 1 758 22 is_stmt 1 view .LVU11411
 35206              	.LBB5166:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 35207              		.loc 1 760 5 view .LVU11412
 763:Core/Src/lz4.c **** }
 35208              		.loc 1 763 9 view .LVU11413
 763:Core/Src/lz4.c **** }
 35209              		.loc 1 763 27 is_stmt 0 view .LVU11414
 35210 14f8 8300     		lsls	r3, r0, #2
 35211 14fa 1B18     		adds	r3, r3, r0
 35212 14fc 5B01     		lsls	r3, r3, #5
 35213 14fe 1B1A     		subs	r3, r3, r0
 35214 1500 5A01     		lsls	r2, r3, #5
 35215 1502 9B18     		adds	r3, r3, r2
 35216 1504 9B00     		lsls	r3, r3, #2
 35217 1506 1B1A     		subs	r3, r3, r0
 35218 1508 5A01     		lsls	r2, r3, #5
 35219 150a D21A     		subs	r2, r2, r3
 35220 150c 1302     		lsls	r3, r2, #8
 35221 150e 9B1A     		subs	r3, r3, r2
 35222 1510 1B01     		lsls	r3, r3, #4
 35223 1512 1818     		adds	r0, r3, r0
 35224              	.LVL3603:
 763:Core/Src/lz4.c **** }
 35225              		.loc 1 763 42 view .LVU11415
 35226 1514 000D     		lsrs	r0, r0, #20
 35227              	.LVL3604:
 763:Core/Src/lz4.c **** }
 35228              		.loc 1 763 42 view .LVU11416
 35229              	.LBE5166:
 35230              	.LBE5165:
 35231              	.LBE5164:
 35232              	.LBE5163:
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 35233              		.loc 1 1207 13 is_stmt 1 view .LVU11417
 35234              	.LBB5167:
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 35235              		.loc 1 1210 17 view .LVU11418
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 35236              		.loc 1 1210 46 is_stmt 0 view .LVU11419
 35237 1516 059F     		ldr	r7, [sp, #20]
 35238 1518 ED1B     		subs	r5, r5, r7
 35239              	.LVL3605:
1211:Core/Src/lz4.c ****         }   }
 35240              		.loc 1 1211 17 is_stmt 1 view .LVU11420
 35241              	.LBB5168:
 35242              	.LBI5168:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 859


 796:Core/Src/lz4.c **** {
 35243              		.loc 1 796 23 view .LVU11421
 35244              	.LBE5168:
 35245              	.LBE5167:
 35246              	.LBE5162:
 35247              	.LBE5203:
 35248              	.LBE5217:
 35249              	.LBE5226:
 35250              	.LBE5236:
 35251              	.LBE5393:
 35252              	.LBE5950:
 798:Core/Src/lz4.c ****     {
 35253              		.loc 1 798 5 view .LVU11422
 35254              	.LBB5951:
 35255              	.LBB5394:
 35256              	.LBB5237:
 35257              	.LBB5227:
 35258              	.LBB5218:
 35259              	.LBB5204:
 35260              	.LBB5172:
 35261              	.LBB5171:
 35262              	.LBB5170:
 35263              	.LBB5169:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 35264              		.loc 1 803 19 view .LVU11423
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 35265              		.loc 1 803 54 view .LVU11424
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 35266              		.loc 1 803 63 is_stmt 0 view .LVU11425
 35267 151a 8000     		lsls	r0, r0, #2
 35268              	.LVL3606:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 35269              		.loc 1 803 67 view .LVU11426
 35270 151c 049B     		ldr	r3, [sp, #16]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 35271              		.loc 1 803 67 view .LVU11427
 35272 151e 1D50     		str	r5, [r3, r0]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 35273              		.loc 1 803 74 is_stmt 1 view .LVU11428
 35274              	.LVL3607:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 35275              		.loc 1 803 74 is_stmt 0 view .LVU11429
 35276              	.LBE5169:
 35277              	.LBE5170:
 35278              	.LBE5171:
 35279              	.LBE5172:
1215:Core/Src/lz4.c **** 
 35280              		.loc 1 1215 9 is_stmt 1 view .LVU11430
 35281              	.LBB5173:
1225:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
 35282              		.loc 1 1225 13 view .LVU11431
 35283              	.LBB5174:
 35284              	.LBI5174:
 778:Core/Src/lz4.c **** {
 35285              		.loc 1 778 22 view .LVU11432
 35286              	.LBB5175:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 860


 35287              		.loc 1 780 5 view .LVU11433
 781:Core/Src/lz4.c **** }
 35288              		.loc 1 781 5 view .LVU11434
 781:Core/Src/lz4.c **** }
 35289              		.loc 1 781 12 is_stmt 0 view .LVU11435
 35290 1520 2000     		movs	r0, r4
 35291 1522 FFF7FEFF 		bl	LZ4_read32
 35292              	.LVL3608:
 35293              	.LBB5176:
 35294              	.LBI5176:
 758:Core/Src/lz4.c **** {
 35295              		.loc 1 758 22 is_stmt 1 view .LVU11436
 35296              	.LBB5177:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 35297              		.loc 1 760 5 view .LVU11437
 763:Core/Src/lz4.c **** }
 35298              		.loc 1 763 9 view .LVU11438
 763:Core/Src/lz4.c **** }
 35299              		.loc 1 763 27 is_stmt 0 view .LVU11439
 35300 1526 8300     		lsls	r3, r0, #2
 35301 1528 1B18     		adds	r3, r3, r0
 35302 152a 5B01     		lsls	r3, r3, #5
 35303 152c 1B1A     		subs	r3, r3, r0
 35304 152e 5A01     		lsls	r2, r3, #5
 35305 1530 9B18     		adds	r3, r3, r2
 35306 1532 9B00     		lsls	r3, r3, #2
 35307 1534 1B1A     		subs	r3, r3, r0
 35308 1536 5A01     		lsls	r2, r3, #5
 35309 1538 D21A     		subs	r2, r2, r3
 35310 153a 1302     		lsls	r3, r2, #8
 35311 153c 9B1A     		subs	r3, r3, r2
 35312 153e 1B01     		lsls	r3, r3, #4
 35313 1540 1818     		adds	r0, r3, r0
 35314              	.LVL3609:
 763:Core/Src/lz4.c **** }
 35315              		.loc 1 763 42 view .LVU11440
 35316 1542 000D     		lsrs	r0, r0, #20
 35317              	.LVL3610:
 763:Core/Src/lz4.c **** }
 35318              		.loc 1 763 42 view .LVU11441
 35319              	.LBE5177:
 35320              	.LBE5176:
 35321              	.LBE5175:
 35322              	.LBE5174:
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 35323              		.loc 1 1226 13 is_stmt 1 view .LVU11442
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 35324              		.loc 1 1226 41 is_stmt 0 view .LVU11443
 35325 1544 E21B     		subs	r2, r4, r7
 35326 1546 9046     		mov	r8, r2
 35327              	.LVL3611:
1227:Core/Src/lz4.c ****             assert(matchIndex < current);
 35328              		.loc 1 1227 13 is_stmt 1 view .LVU11444
 35329              	.LBB5178:
 35330              	.LBI5178:
 827:Core/Src/lz4.c **** {
 35331              		.loc 1 827 22 view .LVU11445
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 861


 35332              	.LBB5179:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 35333              		.loc 1 829 5 view .LVU11446
 35334              	.LBE5179:
 35335              	.LBE5178:
 35336              	.LBE5173:
 35337              	.LBE5204:
 35338              	.LBE5218:
 35339              	.LBE5227:
 35340              	.LBE5237:
 35341              	.LBE5394:
 35342              	.LBE5951:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 35343              		.loc 1 829 44 view .LVU11447
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 35344              		.loc 1 830 5 view .LVU11448
 35345              	.LBB5952:
 35346              	.LBB5395:
 35347              	.LBB5238:
 35348              	.LBB5228:
 35349              	.LBB5219:
 35350              	.LBB5205:
 35351              	.LBB5189:
 35352              	.LBB5181:
 35353              	.LBB5180:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 35354              		.loc 1 831 9 view .LVU11449
 832:Core/Src/lz4.c ****         return hashTable[h];
 35355              		.loc 1 832 9 view .LVU11450
 833:Core/Src/lz4.c ****     }
 35356              		.loc 1 833 9 view .LVU11451
 833:Core/Src/lz4.c ****     }
 35357              		.loc 1 833 25 is_stmt 0 view .LVU11452
 35358 1548 8000     		lsls	r0, r0, #2
 35359              	.LVL3612:
 833:Core/Src/lz4.c ****     }
 35360              		.loc 1 833 25 view .LVU11453
 35361 154a 049B     		ldr	r3, [sp, #16]
 833:Core/Src/lz4.c ****     }
 35362              		.loc 1 833 25 view .LVU11454
 35363 154c 1B18     		adds	r3, r3, r0
 35364 154e 1F68     		ldr	r7, [r3]
 35365              	.LVL3613:
 833:Core/Src/lz4.c ****     }
 35366              		.loc 1 833 25 view .LVU11455
 35367              	.LBE5180:
 35368              	.LBE5181:
1228:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
 35369              		.loc 1 1228 13 is_stmt 1 view .LVU11456
1229:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 35370              		.loc 1 1229 13 view .LVU11457
1230:Core/Src/lz4.c ****                     /* there was no match, try the dictionary */
 35371              		.loc 1 1230 17 view .LVU11458
1230:Core/Src/lz4.c ****                     /* there was no match, try the dictionary */
 35372              		.loc 1 1230 20 is_stmt 0 view .LVU11459
 35373 1550 079A     		ldr	r2, [sp, #28]
 35374              	.LVL3614:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 862


1230:Core/Src/lz4.c ****                     /* there was no match, try the dictionary */
 35375              		.loc 1 1230 20 view .LVU11460
 35376 1552 BA42     		cmp	r2, r7
 35377 1554 00D8     		bhi	.LCB45179
 35378 1556 A9E0     		b	.L1391	@long jump
 35379              	.LCB45179:
1232:Core/Src/lz4.c ****                     matchIndex = LZ4_getIndexOnHash(h, dictCtx->hashTable, byU32);
 35380              		.loc 1 1232 21 is_stmt 1 view .LVU11461
1233:Core/Src/lz4.c ****                     match = dictBase + matchIndex;
 35381              		.loc 1 1233 21 view .LVU11462
 35382              	.LVL3615:
 35383              	.LBB5182:
 35384              	.LBI5182:
 827:Core/Src/lz4.c **** {
 35385              		.loc 1 827 22 view .LVU11463
 35386              	.LBB5183:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 35387              		.loc 1 829 5 view .LVU11464
 35388              	.LBE5183:
 35389              	.LBE5182:
 35390              	.LBE5189:
 35391              	.LBE5205:
 35392              	.LBE5219:
 35393              	.LBE5228:
 35394              	.LBE5238:
 35395              	.LBE5395:
 35396              	.LBE5952:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 35397              		.loc 1 829 44 view .LVU11465
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 35398              		.loc 1 830 5 view .LVU11466
 35399              	.LBB5953:
 35400              	.LBB5396:
 35401              	.LBB5239:
 35402              	.LBB5229:
 35403              	.LBB5220:
 35404              	.LBB5206:
 35405              	.LBB5190:
 35406              	.LBB5185:
 35407              	.LBB5184:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 35408              		.loc 1 831 9 view .LVU11467
 832:Core/Src/lz4.c ****         return hashTable[h];
 35409              		.loc 1 832 9 view .LVU11468
 833:Core/Src/lz4.c ****     }
 35410              		.loc 1 833 9 view .LVU11469
 833:Core/Src/lz4.c ****     }
 35411              		.loc 1 833 25 is_stmt 0 view .LVU11470
 35412 1558 0E9A     		ldr	r2, [sp, #56]
 35413 155a 1758     		ldr	r7, [r2, r0]
 35414              	.LVL3616:
 833:Core/Src/lz4.c ****     }
 35415              		.loc 1 833 25 view .LVU11471
 35416              	.LBE5184:
 35417              	.LBE5185:
1234:Core/Src/lz4.c ****                     lowLimit = dictionary;   /* required for match length counter */
 35418              		.loc 1 1234 21 is_stmt 1 view .LVU11472
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 863


1234:Core/Src/lz4.c ****                     lowLimit = dictionary;   /* required for match length counter */
 35419              		.loc 1 1234 27 is_stmt 0 view .LVU11473
 35420 155c 0D9A     		ldr	r2, [sp, #52]
 35421 155e 9146     		mov	r9, r2
 35422 1560 B944     		add	r9, r9, r7
 35423              	.LVL3617:
1235:Core/Src/lz4.c ****                     matchIndex += dictDelta;
 35424              		.loc 1 1235 21 is_stmt 1 view .LVU11474
1236:Core/Src/lz4.c ****                 } else {
 35425              		.loc 1 1236 21 view .LVU11475
1236:Core/Src/lz4.c ****                 } else {
 35426              		.loc 1 1236 32 is_stmt 0 view .LVU11476
 35427 1562 0C9A     		ldr	r2, [sp, #48]
 35428 1564 9446     		mov	ip, r2
 35429 1566 6744     		add	r7, r7, ip
 35430              	.LVL3618:
1235:Core/Src/lz4.c ****                     matchIndex += dictDelta;
 35431              		.loc 1 1235 30 view .LVU11477
 35432 1568 0A9A     		ldr	r2, [sp, #40]
 35433 156a 0992     		str	r2, [sp, #36]
 35434              	.LVL3619:
 35435              	.L1392:
1253:Core/Src/lz4.c ****             assert(matchIndex < current);
 35436              		.loc 1 1253 13 is_stmt 1 view .LVU11478
 35437              	.LBB5186:
 35438              	.LBI5186:
 796:Core/Src/lz4.c **** {
 35439              		.loc 1 796 23 view .LVU11479
 35440              	.LBE5186:
 35441              	.LBE5190:
 35442              	.LBE5206:
 35443              	.LBE5220:
 35444              	.LBE5229:
 35445              	.LBE5239:
 35446              	.LBE5396:
 35447              	.LBE5953:
 798:Core/Src/lz4.c ****     {
 35448              		.loc 1 798 5 view .LVU11480
 35449              	.LBB5954:
 35450              	.LBB5397:
 35451              	.LBB5240:
 35452              	.LBB5230:
 35453              	.LBB5221:
 35454              	.LBB5207:
 35455              	.LBB5191:
 35456              	.LBB5188:
 35457              	.LBB5187:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 35458              		.loc 1 803 19 view .LVU11481
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 35459              		.loc 1 803 54 view .LVU11482
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 35460              		.loc 1 803 67 is_stmt 0 view .LVU11483
 35461 156c 4246     		mov	r2, r8
 35462              	.LVL3620:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 35463              		.loc 1 803 67 view .LVU11484
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 864


 35464 156e 1A60     		str	r2, [r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 35465              		.loc 1 803 74 is_stmt 1 view .LVU11485
 35466              	.LVL3621:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 35467              		.loc 1 803 74 is_stmt 0 view .LVU11486
 35468              	.LBE5187:
 35469              	.LBE5188:
1254:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
 35470              		.loc 1 1254 13 is_stmt 1 view .LVU11487
1255:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
 35471              		.loc 1 1255 13 view .LVU11488
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 35472              		.loc 1 1256 108 is_stmt 0 view .LVU11489
 35473 1570 8F4B     		ldr	r3, .L1676
 35474 1572 FB18     		adds	r3, r7, r3
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 35475              		.loc 1 1256 15 view .LVU11490
 35476 1574 9845     		cmp	r8, r3
 35477 1576 00D9     		bls	.LCB45290
 35478 1578 9EE0     		b	.L1393	@long jump
 35479              	.LCB45290:
 35480              	.LVL3622:
1257:Core/Src/lz4.c ****                 token=op++;
 35481              		.loc 1 1257 19 view .LVU11491
 35482 157a 4846     		mov	r0, r9
 35483 157c FFF7FEFF 		bl	LZ4_read32
 35484              	.LVL3623:
1257:Core/Src/lz4.c ****                 token=op++;
 35485              		.loc 1 1257 19 view .LVU11492
 35486 1580 0500     		movs	r5, r0
 35487              	.LVL3624:
1257:Core/Src/lz4.c ****                 token=op++;
 35488              		.loc 1 1257 40 view .LVU11493
 35489 1582 2000     		movs	r0, r4
 35490 1584 FFF7FEFF 		bl	LZ4_read32
 35491              	.LVL3625:
1257:Core/Src/lz4.c ****                 token=op++;
 35492              		.loc 1 1257 15 view .LVU11494
 35493 1588 8542     		cmp	r5, r0
 35494 158a 00D0     		beq	.LCB45303
 35495 158c 94E0     		b	.L1393	@long jump
 35496              	.LCB45303:
1258:Core/Src/lz4.c ****                 *token=0;
 35497              		.loc 1 1258 17 is_stmt 1 view .LVU11495
1258:Core/Src/lz4.c ****                 *token=0;
 35498              		.loc 1 1258 25 is_stmt 0 view .LVU11496
 35499 158e 751C     		adds	r5, r6, #1
 35500              	.LVL3626:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 35501              		.loc 1 1259 17 is_stmt 1 view .LVU11497
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 35502              		.loc 1 1259 23 is_stmt 0 view .LVU11498
 35503 1590 0023     		movs	r3, #0
 35504 1592 3370     		strb	r3, [r6]
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 35505              		.loc 1 1260 17 is_stmt 1 view .LVU11499
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 865


1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 35506              		.loc 1 1260 35 view .LVU11500
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 35507              		.loc 1 1260 42 is_stmt 0 view .LVU11501
 35508 1594 4346     		mov	r3, r8
 35509 1596 D91B     		subs	r1, r3, r7
 35510              	.LVL3627:
1261:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
 35511              		.loc 1 1261 17 is_stmt 1 view .LVU11502
1262:Core/Src/lz4.c ****                 goto _next_match;
 35512              		.loc 1 1262 97 view .LVU11503
1263:Core/Src/lz4.c ****             }
 35513              		.loc 1 1263 17 view .LVU11504
 35514              	.L1394:
1263:Core/Src/lz4.c ****             }
 35515              		.loc 1 1263 17 is_stmt 0 view .LVU11505
 35516              	.LBE5191:
 35517              	.LBB5192:
1104:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
 35518              		.loc 1 1104 13 is_stmt 1 view .LVU11506
1105:Core/Src/lz4.c ****         }
 35519              		.loc 1 1105 101 view .LVU11507
 35520              	.LBE5192:
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 35521              		.loc 1 1117 9 view .LVU11508
1125:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
 35522              		.loc 1 1125 9 view .LVU11509
1126:Core/Src/lz4.c ****             assert(offset <= LZ4_DISTANCE_MAX && offset > 0);
 35523              		.loc 1 1126 13 view .LVU11510
1126:Core/Src/lz4.c ****             assert(offset <= LZ4_DISTANCE_MAX && offset > 0);
 35524              		.loc 1 1126 111 view .LVU11511
1127:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)offset); op+=2;
 35525              		.loc 1 1127 13 view .LVU11512
1128:Core/Src/lz4.c ****         } else  {
 35526              		.loc 1 1128 13 view .LVU11513
 35527 1598 89B2     		uxth	r1, r1
 35528              	.LVL3628:
1128:Core/Src/lz4.c ****         } else  {
 35529              		.loc 1 1128 13 is_stmt 0 view .LVU11514
 35530 159a 2800     		movs	r0, r5
 35531 159c FFF7FEFF 		bl	LZ4_writeLE16
 35532              	.LVL3629:
1128:Core/Src/lz4.c ****         } else  {
 35533              		.loc 1 1128 45 is_stmt 1 view .LVU11515
1128:Core/Src/lz4.c ****         } else  {
 35534              		.loc 1 1128 47 is_stmt 0 view .LVU11516
 35535 15a0 0235     		adds	r5, r5, #2
 35536              	.LVL3630:
 35537              	.LBB5193:
1136:Core/Src/lz4.c **** 
 35538              		.loc 1 1136 13 is_stmt 1 view .LVU11517
1138:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
 35539              		.loc 1 1138 13 view .LVU11518
1139:Core/Src/lz4.c ****                 const BYTE* limit = ip + (dictEnd-match);
 35540              		.loc 1 1139 15 is_stmt 0 view .LVU11519
 35541 15a2 0A9B     		ldr	r3, [sp, #40]
 35542 15a4 099A     		ldr	r2, [sp, #36]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 866


 35543 15a6 9342     		cmp	r3, r2
 35544 15a8 00D1     		bne	.LCB45367
 35545 15aa AFE6     		b	.L1630	@long jump
 35546              	.LCB45367:
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 35547              		.loc 1 1152 17 is_stmt 1 view .LVU11520
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 35548              		.loc 1 1152 29 is_stmt 0 view .LVU11521
 35549 15ac 231D     		adds	r3, r4, #4
 35550 15ae 9B46     		mov	fp, r3
 35551 15b0 0423     		movs	r3, #4
 35552 15b2 4B44     		add	r3, r3, r9
 35553 15b4 9846     		mov	r8, r3
 35554              	.LVL3631:
 35555              	.LBB5161:
 35556              	.LBI5154:
 661:Core/Src/lz4.c **** {
 35557              		.loc 1 661 10 is_stmt 1 view .LVU11522
 35558              	.LBB5160:
 663:Core/Src/lz4.c **** 
 35559              		.loc 1 663 5 view .LVU11523
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 35560              		.loc 1 665 5 view .LVU11524
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 35561              		.loc 1 665 9 is_stmt 0 view .LVU11525
 35562 15b6 029B     		ldr	r3, [sp, #8]
 35563              	.LVL3632:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 35564              		.loc 1 665 9 view .LVU11526
 35565 15b8 0822     		movs	r2, #8
 35566 15ba 5242     		rsbs	r2, r2, #0
 35567 15bc 9446     		mov	ip, r2
 35568 15be 6344     		add	r3, r3, ip
 35569 15c0 9A46     		mov	r10, r3
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 35570              		.loc 1 665 8 view .LVU11527
 35571 15c2 9B45     		cmp	fp, r3
 35572 15c4 2CD2     		bcs	.L1549
 35573              	.LBB5157:
 666:Core/Src/lz4.c ****         if (!diff) {
 35574              		.loc 1 666 9 is_stmt 1 view .LVU11528
 666:Core/Src/lz4.c ****         if (!diff) {
 35575              		.loc 1 666 28 is_stmt 0 view .LVU11529
 35576 15c6 4046     		mov	r0, r8
 35577 15c8 FFF7FEFF 		bl	LZ4_read_ARCH
 35578              	.LVL3633:
 35579 15cc 0700     		movs	r7, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 35580              		.loc 1 666 52 view .LVU11530
 35581 15ce 5846     		mov	r0, fp
 35582 15d0 FFF7FEFF 		bl	LZ4_read_ARCH
 35583              	.LVL3634:
 35584 15d4 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 35585              		.loc 1 666 21 view .LVU11531
 35586 15d6 3800     		movs	r0, r7
 35587 15d8 5840     		eors	r0, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 867


 35588              	.LVL3635:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 35589              		.loc 1 667 9 is_stmt 1 view .LVU11532
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 35590              		.loc 1 667 12 is_stmt 0 view .LVU11533
 35591 15da 9F42     		cmp	r7, r3
 35592 15dc 00D0     		beq	.LCB45408
 35593 15de 6AE7     		b	.L1380	@long jump
 35594              	.LCB45408:
 668:Core/Src/lz4.c ****         } else {
 35595              		.loc 1 668 13 is_stmt 1 view .LVU11534
 668:Core/Src/lz4.c ****         } else {
 35596              		.loc 1 668 16 is_stmt 0 view .LVU11535
 35597 15e0 2700     		movs	r7, r4
 35598 15e2 0837     		adds	r7, r7, #8
 35599              	.LVL3636:
 668:Core/Src/lz4.c ****         } else {
 35600              		.loc 1 668 28 is_stmt 1 view .LVU11536
 668:Core/Src/lz4.c ****         } else {
 35601              		.loc 1 668 34 is_stmt 0 view .LVU11537
 35602 15e4 0823     		movs	r3, #8
 35603 15e6 4B44     		add	r3, r3, r9
 35604 15e8 9846     		mov	r8, r3
 35605              	.LVL3637:
 668:Core/Src/lz4.c ****         } else {
 35606              		.loc 1 668 34 view .LVU11538
 35607 15ea A146     		mov	r9, r4
 35608              	.LVL3638:
 35609              	.L1383:
 668:Core/Src/lz4.c ****         } else {
 35610              		.loc 1 668 34 view .LVU11539
 35611              	.LBE5157:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 35612              		.loc 1 673 11 is_stmt 1 view .LVU11540
 35613 15ec 5745     		cmp	r7, r10
 35614 15ee 1AD2     		bcs	.L1631
 35615              	.LBB5158:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 35616              		.loc 1 674 9 view .LVU11541
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 35617              		.loc 1 674 28 is_stmt 0 view .LVU11542
 35618 15f0 4046     		mov	r0, r8
 35619 15f2 FFF7FEFF 		bl	LZ4_read_ARCH
 35620              	.LVL3639:
 35621 15f6 0400     		movs	r4, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 35622              		.loc 1 674 52 view .LVU11543
 35623 15f8 3800     		movs	r0, r7
 35624 15fa FFF7FEFF 		bl	LZ4_read_ARCH
 35625              	.LVL3640:
 35626 15fe 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 35627              		.loc 1 674 21 view .LVU11544
 35628 1600 2000     		movs	r0, r4
 35629 1602 5840     		eors	r0, r3
 35630              	.LVL3641:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 868


 35631              		.loc 1 675 9 is_stmt 1 view .LVU11545
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 35632              		.loc 1 675 12 is_stmt 0 view .LVU11546
 35633 1604 9C42     		cmp	r4, r3
 35634 1606 06D0     		beq	.L1632
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 35635              		.loc 1 676 16 view .LVU11547
 35636 1608 4C46     		mov	r4, r9
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 35637              		.loc 1 676 9 is_stmt 1 view .LVU11548
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 35638              		.loc 1 676 16 is_stmt 0 view .LVU11549
 35639 160a FFF7FEFF 		bl	LZ4_NbCommonBytes
 35640              	.LVL3642:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 35641              		.loc 1 676 13 view .LVU11550
 35642 160e 3F18     		adds	r7, r7, r0
 35643              	.LVL3643:
 677:Core/Src/lz4.c ****     }
 35644              		.loc 1 677 9 is_stmt 1 view .LVU11551
 677:Core/Src/lz4.c ****     }
 35645              		.loc 1 677 31 is_stmt 0 view .LVU11552
 35646 1610 5B46     		mov	r3, fp
 35647 1612 FF1A     		subs	r7, r7, r3
 35648              	.LVL3644:
 677:Core/Src/lz4.c ****     }
 35649              		.loc 1 677 16 view .LVU11553
 35650 1614 52E7     		b	.L1381
 35651              	.LVL3645:
 35652              	.L1632:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 35653              		.loc 1 675 22 is_stmt 1 view .LVU11554
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 35654              		.loc 1 675 25 is_stmt 0 view .LVU11555
 35655 1616 0437     		adds	r7, r7, #4
 35656              	.LVL3646:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 35657              		.loc 1 675 37 is_stmt 1 view .LVU11556
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 35658              		.loc 1 675 43 is_stmt 0 view .LVU11557
 35659 1618 0423     		movs	r3, #4
 35660 161a 9C46     		mov	ip, r3
 35661 161c E044     		add	r8, r8, ip
 35662              	.LVL3647:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 35663              		.loc 1 675 55 is_stmt 1 view .LVU11558
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 35664              		.loc 1 675 9 is_stmt 0 view .LVU11559
 35665 161e E5E7     		b	.L1383
 35666              	.LVL3648:
 35667              	.L1549:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 35668              		.loc 1 675 9 view .LVU11560
 35669              	.LBE5158:
 35670              	.LBB5159:
 35671 1620 5F46     		mov	r7, fp
 35672 1622 A146     		mov	r9, r4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 869


 35673              	.LVL3649:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 35674              		.loc 1 675 9 view .LVU11561
 35675 1624 E2E7     		b	.L1383
 35676              	.LVL3650:
 35677              	.L1631:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 35678              		.loc 1 675 9 view .LVU11562
 35679              	.LBE5159:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35680              		.loc 1 681 23 view .LVU11563
 35681 1626 4C46     		mov	r4, r9
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 35682              		.loc 1 680 5 is_stmt 1 view .LVU11564
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35683              		.loc 1 681 5 view .LVU11565
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35684              		.loc 1 681 23 is_stmt 0 view .LVU11566
 35685 1628 029B     		ldr	r3, [sp, #8]
 35686 162a 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35687              		.loc 1 681 8 view .LVU11567
 35688 162c 9F42     		cmp	r7, r3
 35689 162e 08D2     		bcs	.L1385
 35690              	.LVL3651:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35691              		.loc 1 681 32 view .LVU11568
 35692 1630 4046     		mov	r0, r8
 35693 1632 FFF7FEFF 		bl	LZ4_read16
 35694              	.LVL3652:
 35695 1636 8146     		mov	r9, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35696              		.loc 1 681 54 view .LVU11569
 35697 1638 3800     		movs	r0, r7
 35698 163a FFF7FEFF 		bl	LZ4_read16
 35699              	.LVL3653:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35700              		.loc 1 681 28 view .LVU11570
 35701 163e 8145     		cmp	r9, r0
 35702 1640 0AD0     		beq	.L1633
 35703              	.L1385:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 35704              		.loc 1 682 5 is_stmt 1 view .LVU11571
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 35705              		.loc 1 682 8 is_stmt 0 view .LVU11572
 35706 1642 129B     		ldr	r3, [sp, #72]
 35707 1644 BB42     		cmp	r3, r7
 35708 1646 04D9     		bls	.L1386
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 35709              		.loc 1 682 28 view .LVU11573
 35710 1648 4346     		mov	r3, r8
 35711 164a 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 35712              		.loc 1 682 39 view .LVU11574
 35713 164c 3B78     		ldrb	r3, [r7]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 35714              		.loc 1 682 24 view .LVU11575
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 870


 35715 164e 9A42     		cmp	r2, r3
 35716 1650 07D0     		beq	.L1634
 35717              	.L1386:
 683:Core/Src/lz4.c **** }
 35718              		.loc 1 683 5 is_stmt 1 view .LVU11576
 683:Core/Src/lz4.c **** }
 35719              		.loc 1 683 27 is_stmt 0 view .LVU11577
 35720 1652 5B46     		mov	r3, fp
 35721 1654 FF1A     		subs	r7, r7, r3
 35722              	.LVL3654:
 683:Core/Src/lz4.c **** }
 35723              		.loc 1 683 12 view .LVU11578
 35724 1656 31E7     		b	.L1381
 35725              	.LVL3655:
 35726              	.L1633:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35727              		.loc 1 681 74 is_stmt 1 view .LVU11579
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35728              		.loc 1 681 77 is_stmt 0 view .LVU11580
 35729 1658 0237     		adds	r7, r7, #2
 35730              	.LVL3656:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35731              		.loc 1 681 82 is_stmt 1 view .LVU11581
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35732              		.loc 1 681 88 is_stmt 0 view .LVU11582
 35733 165a 0223     		movs	r3, #2
 35734 165c 9C46     		mov	ip, r3
 35735 165e E044     		add	r8, r8, ip
 35736              	.LVL3657:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 35737              		.loc 1 681 88 view .LVU11583
 35738 1660 EFE7     		b	.L1385
 35739              	.L1634:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 35740              		.loc 1 682 46 is_stmt 1 view .LVU11584
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 35741              		.loc 1 682 49 is_stmt 0 view .LVU11585
 35742 1662 0137     		adds	r7, r7, #1
 35743              	.LVL3658:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 35744              		.loc 1 682 49 view .LVU11586
 35745 1664 F5E7     		b	.L1386
 35746              	.LVL3659:
 35747              	.L1629:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 35748              		.loc 1 682 49 view .LVU11587
 35749              	.LBE5160:
 35750              	.LBE5161:
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 35751              		.loc 1 1184 17 is_stmt 1 view .LVU11588
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 35752              		.loc 1 1184 24 is_stmt 0 view .LVU11589
 35753 1666 3378     		ldrb	r3, [r6]
 35754 1668 0F33     		adds	r3, r3, #15
 35755 166a 3370     		strb	r3, [r6]
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 35756              		.loc 1 1185 17 is_stmt 1 view .LVU11590
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 871


1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 35757              		.loc 1 1185 27 is_stmt 0 view .LVU11591
 35758 166c 0F3F     		subs	r7, r7, #15
 35759              	.LVL3660:
1186:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
 35760              		.loc 1 1186 17 is_stmt 1 view .LVU11592
 35761 166e 0121     		movs	r1, #1
 35762 1670 4942     		rsbs	r1, r1, #0
 35763 1672 2800     		movs	r0, r5
 35764 1674 FFF7FEFF 		bl	LZ4_write32
 35765              	.LVL3661:
1187:Core/Src/lz4.c ****                     op+=4;
 35766              		.loc 1 1187 17 view .LVU11593
 35767              	.L1388:
1187:Core/Src/lz4.c ****                     op+=4;
 35768              		.loc 1 1187 23 view .LVU11594
 35769 1678 FF23     		movs	r3, #255
 35770 167a 9B00     		lsls	r3, r3, #2
 35771 167c 9F42     		cmp	r7, r3
 35772 167e 09D3     		bcc	.L1635
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 35773              		.loc 1 1188 21 view .LVU11595
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 35774              		.loc 1 1188 23 is_stmt 0 view .LVU11596
 35775 1680 0435     		adds	r5, r5, #4
 35776              	.LVL3662:
1189:Core/Src/lz4.c ****                     matchCode -= 4*255;
 35777              		.loc 1 1189 21 is_stmt 1 view .LVU11597
 35778 1682 0121     		movs	r1, #1
 35779 1684 4942     		rsbs	r1, r1, #0
 35780 1686 2800     		movs	r0, r5
 35781 1688 FFF7FEFF 		bl	LZ4_write32
 35782              	.LVL3663:
1190:Core/Src/lz4.c ****                 }
 35783              		.loc 1 1190 21 view .LVU11598
1190:Core/Src/lz4.c ****                 }
 35784              		.loc 1 1190 31 is_stmt 0 view .LVU11599
 35785 168c 494B     		ldr	r3, .L1676+4
 35786 168e 9C46     		mov	ip, r3
 35787 1690 6744     		add	r7, r7, ip
 35788              	.LVL3664:
1190:Core/Src/lz4.c ****                 }
 35789              		.loc 1 1190 31 view .LVU11600
 35790 1692 F1E7     		b	.L1388
 35791              	.L1635:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 35792              		.loc 1 1192 17 is_stmt 1 view .LVU11601
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 35793              		.loc 1 1192 33 is_stmt 0 view .LVU11602
 35794 1694 FF21     		movs	r1, #255
 35795 1696 3800     		movs	r0, r7
 35796 1698 FFF7FEFF 		bl	__aeabi_uidiv
 35797              	.LVL3665:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 35798              		.loc 1 1192 20 view .LVU11603
 35799 169c 2D18     		adds	r5, r5, r0
 35800              	.LVL3666:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 872


1193:Core/Src/lz4.c ****             } else
 35801              		.loc 1 1193 17 is_stmt 1 view .LVU11604
1193:Core/Src/lz4.c ****             } else
 35802              		.loc 1 1193 42 is_stmt 0 view .LVU11605
 35803 169e FF21     		movs	r1, #255
 35804 16a0 3800     		movs	r0, r7
 35805 16a2 FFF7FEFF 		bl	__aeabi_uidivmod
 35806              	.LVL3667:
1193:Core/Src/lz4.c ****             } else
 35807              		.loc 1 1193 20 view .LVU11606
 35808 16a6 6E1C     		adds	r6, r5, #1
 35809              	.LVL3668:
1193:Core/Src/lz4.c ****             } else
 35810              		.loc 1 1193 23 view .LVU11607
 35811 16a8 2970     		strb	r1, [r5]
 35812 16aa 1DE7     		b	.L1390
 35813              	.LVL3669:
 35814              	.L1391:
1193:Core/Src/lz4.c ****             } else
 35815              		.loc 1 1193 23 view .LVU11608
 35816              	.LBE5193:
 35817              	.LBB5194:
1238:Core/Src/lz4.c ****                     lowLimit = (const BYTE*)source;  /* required for match length counter */
 35818              		.loc 1 1238 21 is_stmt 1 view .LVU11609
1238:Core/Src/lz4.c ****                     lowLimit = (const BYTE*)source;  /* required for match length counter */
 35819              		.loc 1 1238 27 is_stmt 0 view .LVU11610
 35820 16ac 059A     		ldr	r2, [sp, #20]
 35821 16ae 9146     		mov	r9, r2
 35822 16b0 B944     		add	r9, r9, r7
 35823              	.LVL3670:
1239:Core/Src/lz4.c ****                 }
 35824              		.loc 1 1239 21 is_stmt 1 view .LVU11611
1239:Core/Src/lz4.c ****                 }
 35825              		.loc 1 1239 30 is_stmt 0 view .LVU11612
 35826 16b2 019A     		ldr	r2, [sp, #4]
 35827 16b4 0992     		str	r2, [sp, #36]
 35828 16b6 59E7     		b	.L1392
 35829              	.LVL3671:
 35830              	.L1393:
1239:Core/Src/lz4.c ****                 }
 35831              		.loc 1 1239 30 view .LVU11613
 35832              	.LBE5194:
1268:Core/Src/lz4.c **** 
 35833              		.loc 1 1268 18 view .LVU11614
 35834 16b8 1196     		str	r6, [sp, #68]
 35835 16ba 2600     		movs	r6, r4
 35836              	.LVL3672:
1268:Core/Src/lz4.c **** 
 35837              		.loc 1 1268 18 view .LVU11615
 35838 16bc 049B     		ldr	r3, [sp, #16]
 35839 16be 9A46     		mov	r10, r3
1268:Core/Src/lz4.c **** 
 35840              		.loc 1 1268 9 is_stmt 1 view .LVU11616
1268:Core/Src/lz4.c **** 
 35841              		.loc 1 1268 18 is_stmt 0 view .LVU11617
 35842 16c0 651C     		adds	r5, r4, #1
 35843              	.LVL3673:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 873


 35844              	.LBB5195:
 35845              	.LBI5195:
 778:Core/Src/lz4.c **** {
 35846              		.loc 1 778 22 is_stmt 1 view .LVU11618
 35847              	.LBB5196:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 35848              		.loc 1 780 5 view .LVU11619
 781:Core/Src/lz4.c **** }
 35849              		.loc 1 781 5 view .LVU11620
 781:Core/Src/lz4.c **** }
 35850              		.loc 1 781 12 is_stmt 0 view .LVU11621
 35851 16c2 2800     		movs	r0, r5
 35852 16c4 FFF7FEFF 		bl	LZ4_read32
 35853              	.LVL3674:
 35854              	.LBB5197:
 35855              	.LBI5197:
 758:Core/Src/lz4.c **** {
 35856              		.loc 1 758 22 is_stmt 1 view .LVU11622
 35857              	.LBB5198:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 35858              		.loc 1 760 5 view .LVU11623
 763:Core/Src/lz4.c **** }
 35859              		.loc 1 763 9 view .LVU11624
 763:Core/Src/lz4.c **** }
 35860              		.loc 1 763 27 is_stmt 0 view .LVU11625
 35861 16c8 8300     		lsls	r3, r0, #2
 35862 16ca 1B18     		adds	r3, r3, r0
 35863 16cc 5B01     		lsls	r3, r3, #5
 35864 16ce 1B1A     		subs	r3, r3, r0
 35865 16d0 5A01     		lsls	r2, r3, #5
 35866 16d2 9B18     		adds	r3, r3, r2
 35867 16d4 9B00     		lsls	r3, r3, #2
 35868 16d6 1B1A     		subs	r3, r3, r0
 35869 16d8 5C01     		lsls	r4, r3, #5
 35870              	.LVL3675:
 763:Core/Src/lz4.c **** }
 35871              		.loc 1 763 27 view .LVU11626
 35872 16da E31A     		subs	r3, r4, r3
 35873 16dc 1C02     		lsls	r4, r3, #8
 35874 16de E41A     		subs	r4, r4, r3
 35875 16e0 2401     		lsls	r4, r4, #4
 35876 16e2 2418     		adds	r4, r4, r0
 35877              	.LVL3676:
 763:Core/Src/lz4.c **** }
 35878              		.loc 1 763 42 view .LVU11627
 35879 16e4 240D     		lsrs	r4, r4, #20
 35880              	.LVL3677:
 763:Core/Src/lz4.c **** }
 35881              		.loc 1 763 42 view .LVU11628
 35882 16e6 1096     		str	r6, [sp, #64]
 35883 16e8 55E5     		b	.L1395
 35884              	.LVL3678:
 35885              	.L1544:
 763:Core/Src/lz4.c **** }
 35886              		.loc 1 763 42 view .LVU11629
 35887              	.LBE5198:
 35888              	.LBE5197:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 874


 35889              	.LBE5196:
 35890              	.LBE5195:
 35891              	.LBE5207:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 35892              		.loc 1 946 11 view .LVU11630
 35893 16ea 039B     		ldr	r3, [sp, #12]
 35894              	.LVL3679:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 35895              		.loc 1 946 11 view .LVU11631
 35896 16ec 1193     		str	r3, [sp, #68]
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 35897              		.loc 1 934 17 view .LVU11632
 35898 16ee 019B     		ldr	r3, [sp, #4]
 35899 16f0 1093     		str	r3, [sp, #64]
 35900 16f2 08E0     		b	.L1348
 35901              	.LVL3680:
 35902              	.L1550:
 35903              	.LBB5208:
1200:Core/Src/lz4.c **** 
 35904              		.loc 1 1200 16 view .LVU11633
 35905 16f4 1196     		str	r6, [sp, #68]
 35906 16f6 049F     		ldr	r7, [sp, #16]
 35907 16f8 139B     		ldr	r3, [sp, #76]
 35908 16fa 9B46     		mov	fp, r3
 35909 16fc 1094     		str	r4, [sp, #64]
 35910 16fe 02E0     		b	.L1348
 35911              	.LVL3681:
 35912              	.L1580:
1200:Core/Src/lz4.c **** 
 35913              		.loc 1 1200 16 view .LVU11634
 35914 1700 5746     		mov	r7, r10
 35915              	.LVL3682:
1200:Core/Src/lz4.c **** 
 35916              		.loc 1 1200 16 view .LVU11635
 35917 1702 139B     		ldr	r3, [sp, #76]
 35918 1704 9B46     		mov	fp, r3
 35919              	.LVL3683:
 35920              	.L1348:
1200:Core/Src/lz4.c **** 
 35921              		.loc 1 1200 16 view .LVU11636
 35922              	.LBE5208:
 35923              	.LBB5209:
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 35924              		.loc 1 1274 9 is_stmt 1 view .LVU11637
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 35925              		.loc 1 1274 40 is_stmt 0 view .LVU11638
 35926 1706 029B     		ldr	r3, [sp, #8]
 35927 1708 109A     		ldr	r2, [sp, #64]
 35928 170a 9D1A     		subs	r5, r3, r2
 35929              	.LVL3684:
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 35930              		.loc 1 1275 9 is_stmt 1 view .LVU11639
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 35931              		.loc 1 1276 46 is_stmt 0 view .LVU11640
 35932 170c 2800     		movs	r0, r5
 35933 170e F030     		adds	r0, r0, #240
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 875


 35934              		.loc 1 1276 56 view .LVU11641
 35935 1710 FF21     		movs	r1, #255
 35936 1712 FFF7FEFF 		bl	__aeabi_uidiv
 35937              	.LVL3685:
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 35938              		.loc 1 1276 31 view .LVU11642
 35939 1716 2818     		adds	r0, r5, r0
 35940 1718 0130     		adds	r0, r0, #1
 35941 171a 119B     		ldr	r3, [sp, #68]
 35942 171c 9C46     		mov	ip, r3
 35943 171e 6044     		add	r0, r0, ip
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 35944              		.loc 1 1275 32 view .LVU11643
 35945 1720 0F9A     		ldr	r2, [sp, #60]
 35946 1722 8242     		cmp	r2, r0
 35947 1724 01D2     		bcs	.LCB45912
 35948 1726 00F0D1FE 		bl	.L1551	@far jump
 35949              	.LCB45912:
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 35950              		.loc 1 1287 9 is_stmt 1 view .LVU11644
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 35951              		.loc 1 1287 69 view .LVU11645
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 35952              		.loc 1 1288 9 view .LVU11646
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 35953              		.loc 1 1288 12 is_stmt 0 view .LVU11647
 35954 172a 0E2D     		cmp	r5, #14
 35955 172c 19D9     		bls	.L1396
 35956              	.LBB5210:
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 35957              		.loc 1 1289 13 is_stmt 1 view .LVU11648
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 35958              		.loc 1 1289 20 is_stmt 0 view .LVU11649
 35959 172e 2A00     		movs	r2, r5
 35960 1730 0F3A     		subs	r2, r2, #15
 35961              	.LVL3686:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 35962              		.loc 1 1290 13 is_stmt 1 view .LVU11650
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 35963              		.loc 1 1290 16 is_stmt 0 view .LVU11651
 35964 1732 1800     		movs	r0, r3
 35965 1734 0133     		adds	r3, r3, #1
 35966              	.LVL3687:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 35967              		.loc 1 1290 19 view .LVU11652
 35968 1736 F021     		movs	r1, #240
 35969 1738 0170     		strb	r1, [r0]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 35970              		.loc 1 1291 13 is_stmt 1 view .LVU11653
 35971 173a 03E0     		b	.L1397
 35972              	.L1398:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 35973              		.loc 1 1291 58 view .LVU11654
 35974              	.LVL3688:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 35975              		.loc 1 1291 64 is_stmt 0 view .LVU11655
 35976 173c FF21     		movs	r1, #255
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 876


 35977 173e 1970     		strb	r1, [r3]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 35978              		.loc 1 1291 40 is_stmt 1 view .LVU11656
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 35979              		.loc 1 1291 51 is_stmt 0 view .LVU11657
 35980 1740 FF3A     		subs	r2, r2, #255
 35981              	.LVL3689:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 35982              		.loc 1 1291 61 view .LVU11658
 35983 1742 0133     		adds	r3, r3, #1
 35984              	.LVL3690:
 35985              	.L1397:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 35986              		.loc 1 1291 19 is_stmt 1 view .LVU11659
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 35987              		.loc 1 1291 13 is_stmt 0 view .LVU11660
 35988 1744 FE2A     		cmp	r2, #254
 35989 1746 F9D8     		bhi	.L1398
1292:Core/Src/lz4.c ****         } else {
 35990              		.loc 1 1292 13 is_stmt 1 view .LVU11661
1292:Core/Src/lz4.c ****         } else {
 35991              		.loc 1 1292 16 is_stmt 0 view .LVU11662
 35992 1748 5C1C     		adds	r4, r3, #1
 35993              	.LVL3691:
1292:Core/Src/lz4.c ****         } else {
 35994              		.loc 1 1292 19 view .LVU11663
 35995 174a 1A70     		strb	r2, [r3]
 35996              	.LVL3692:
 35997              	.L1399:
1292:Core/Src/lz4.c ****         } else {
 35998              		.loc 1 1292 19 view .LVU11664
 35999              	.LBE5210:
1296:Core/Src/lz4.c ****         ip = anchor + lastRun;
 36000              		.loc 1 1296 9 is_stmt 1 view .LVU11665
 36001 174c 2A00     		movs	r2, r5
 36002 174e 1099     		ldr	r1, [sp, #64]
 36003 1750 2000     		movs	r0, r4
 36004 1752 FFF7FEFF 		bl	memcpy
 36005              	.LVL3693:
1297:Core/Src/lz4.c ****         op += lastRun;
 36006              		.loc 1 1297 9 view .LVU11666
1298:Core/Src/lz4.c ****     }
 36007              		.loc 1 1298 9 view .LVU11667
1298:Core/Src/lz4.c ****     }
 36008              		.loc 1 1298 12 is_stmt 0 view .LVU11668
 36009 1756 6419     		adds	r4, r4, r5
 36010              	.LVL3694:
1298:Core/Src/lz4.c ****     }
 36011              		.loc 1 1298 12 view .LVU11669
 36012              	.LBE5209:
1301:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
 36013              		.loc 1 1301 5 is_stmt 1 view .LVU11670
1304:Core/Src/lz4.c ****     assert(result > 0);
 36014              		.loc 1 1304 5 view .LVU11671
1304:Core/Src/lz4.c ****     assert(result > 0);
 36015              		.loc 1 1304 12 is_stmt 0 view .LVU11672
 36016 1758 039B     		ldr	r3, [sp, #12]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 877


 36017 175a E31A     		subs	r3, r4, r3
 36018 175c 9A46     		mov	r10, r3
 36019              	.LVL3695:
1305:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
 36020              		.loc 1 1305 5 is_stmt 1 view .LVU11673
1306:Core/Src/lz4.c ****     return result;
 36021              		.loc 1 1306 5 view .LVU11674
1306:Core/Src/lz4.c ****     return result;
 36022              		.loc 1 1306 94 view .LVU11675
1307:Core/Src/lz4.c **** }
 36023              		.loc 1 1307 5 view .LVU11676
1307:Core/Src/lz4.c **** }
 36024              		.loc 1 1307 12 is_stmt 0 view .LVU11677
 36025 175e 00F09EFE 		bl	.L1289	@ far jump
 36026              	.LVL3696:
 36027              	.L1396:
 36028              	.LBB5211:
1294:Core/Src/lz4.c ****         }
 36029              		.loc 1 1294 13 is_stmt 1 view .LVU11678
1294:Core/Src/lz4.c ****         }
 36030              		.loc 1 1294 16 is_stmt 0 view .LVU11679
 36031 1762 119A     		ldr	r2, [sp, #68]
 36032 1764 541C     		adds	r4, r2, #1
 36033              	.LVL3697:
1294:Core/Src/lz4.c ****         }
 36034              		.loc 1 1294 21 view .LVU11680
 36035 1766 2B01     		lsls	r3, r5, #4
1294:Core/Src/lz4.c ****         }
 36036              		.loc 1 1294 19 view .LVU11681
 36037 1768 1370     		strb	r3, [r2]
 36038 176a EFE7     		b	.L1399
 36039              	.LVL3698:
 36040              	.L1287:
1294:Core/Src/lz4.c ****         }
 36041              		.loc 1 1294 19 view .LVU11682
 36042              	.LBE5211:
 36043              	.LBE5221:
 36044              	.LBE5230:
 36045              	.LBE5240:
 36046              	.LBE5397:
1705:Core/Src/lz4.c ****                 result = LZ4_compress_generic(streamPtr, source, dest, inputSize, NULL, maxOutputSi
 36047              		.loc 1 1705 13 is_stmt 1 view .LVU11683
1705:Core/Src/lz4.c ****                 result = LZ4_compress_generic(streamPtr, source, dest, inputSize, NULL, maxOutputSi
 36048              		.loc 1 1705 27 is_stmt 0 view .LVU11684
 36049 176c 124B     		ldr	r3, .L1676+8
 36050 176e FB58     		ldr	r3, [r7, r3]
1705:Core/Src/lz4.c ****                 result = LZ4_compress_generic(streamPtr, source, dest, inputSize, NULL, maxOutputSi
 36051              		.loc 1 1705 16 view .LVU11685
 36052 1770 8022     		movs	r2, #128
 36053 1772 5202     		lsls	r2, r2, #9
 36054 1774 9342     		cmp	r3, r2
 36055 1776 00D3     		bcc	.LCB46067
 36056 1778 42E3     		b	.L1400	@long jump
 36057              	.LCB46067:
1705:Core/Src/lz4.c ****                 result = LZ4_compress_generic(streamPtr, source, dest, inputSize, NULL, maxOutputSi
 36058              		.loc 1 1705 82 discriminator 1 view .LVU11686
 36059 177a 104A     		ldr	r2, .L1676+12
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 878


 36060 177c BA58     		ldr	r2, [r7, r2]
 36061 177e 9146     		mov	r9, r2
1705:Core/Src/lz4.c ****                 result = LZ4_compress_generic(streamPtr, source, dest, inputSize, NULL, maxOutputSi
 36062              		.loc 1 1705 47 discriminator 1 view .LVU11687
 36063 1780 9342     		cmp	r3, r2
 36064 1782 00D3     		bcc	.LCB46072
 36065 1784 3CE3     		b	.L1400	@long jump
 36066              	.LCB46072:
1706:Core/Src/lz4.c ****             } else {
 36067              		.loc 1 1706 17 is_stmt 1 view .LVU11688
 36068              	.LVL3699:
 36069              	.LBB5398:
 36070              	.LBI5398:
1314:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 36071              		.loc 1 1314 22 view .LVU11689
 36072              	.LBB5399:
1327:Core/Src/lz4.c ****                 srcSize, dstCapacity);
 36073              		.loc 1 1327 5 view .LVU11690
1328:Core/Src/lz4.c **** 
 36074              		.loc 1 1328 38 view .LVU11691
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 36075              		.loc 1 1330 5 view .LVU11692
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 36076              		.loc 1 1330 8 is_stmt 0 view .LVU11693
 36077 1786 FC22     		movs	r2, #252
 36078 1788 D205     		lsls	r2, r2, #23
 36079 178a 9542     		cmp	r5, r2
 36080 178c 01D9     		bls	.LCB46094
 36081 178e 00F0A0FE 		bl	.L1552	@far jump
 36082              	.LCB46094:
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 36083              		.loc 1 1331 5 is_stmt 1 view .LVU11694
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 36084              		.loc 1 1331 8 is_stmt 0 view .LVU11695
 36085 1792 5A46     		mov	r2, fp
 36086 1794 002A     		cmp	r2, #0
 36087 1796 13D1     		bne	.L1401
 36088              	.LVL3700:
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 36089              		.loc 1 1332 9 is_stmt 1 view .LVU11696
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 36090              		.loc 1 1332 43 is_stmt 0 view .LVU11697
 36091 1798 209B     		ldr	r3, [sp, #128]
 36092 179a 002B     		cmp	r3, #0
 36093 179c 01DC     		bgt	.LCB46104
 36094 179e 00F09BFE 		bl	.L1553	@far jump
 36095              	.LCB46104:
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 36096              		.loc 1 1333 9 is_stmt 1 view .LVU11698
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 36097              		.loc 1 1333 49 view .LVU11699
1334:Core/Src/lz4.c ****         assert(dst != NULL);
 36098              		.loc 1 1334 9 view .LVU11700
1335:Core/Src/lz4.c ****         dst[0] = 0;
 36099              		.loc 1 1335 9 view .LVU11701
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 36100              		.loc 1 1336 9 view .LVU11702
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 879


1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 36101              		.loc 1 1336 16 is_stmt 0 view .LVU11703
 36102 17a2 0023     		movs	r3, #0
 36103 17a4 039A     		ldr	r2, [sp, #12]
 36104              	.LVL3701:
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 36105              		.loc 1 1336 16 view .LVU11704
 36106 17a6 1370     		strb	r3, [r2]
1337:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
 36107              		.loc 1 1337 9 is_stmt 1 view .LVU11705
1341:Core/Src/lz4.c ****     }
 36108              		.loc 1 1341 9 view .LVU11706
1341:Core/Src/lz4.c ****     }
 36109              		.loc 1 1341 16 is_stmt 0 view .LVU11707
 36110 17a8 0133     		adds	r3, r3, #1
 36111 17aa 9A46     		mov	r10, r3
 36112 17ac 00F077FE 		bl	.L1289	@ far jump
 36113              	.L1677:
 36114              		.align	2
 36115              	.L1676:
 36116 17b0 FFFF0000 		.word	65535
 36117 17b4 04FCFFFF 		.word	-1020
 36118 17b8 10400000 		.word	16400
 36119 17bc 08400000 		.word	16392
 36120              	.LVL3702:
 36121              	.L1401:
1343:Core/Src/lz4.c **** 
 36122              		.loc 1 1343 5 is_stmt 1 view .LVU11708
1345:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
 36123              		.loc 1 1345 5 view .LVU11709
 36124              	.LBB5400:
 36125              	.LBI5400:
 904:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 36126              		.loc 1 904 22 view .LVU11710
 36127              	.LBB5401:
 917:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 36128              		.loc 1 917 5 view .LVU11711
 918:Core/Src/lz4.c **** 
 36129              		.loc 1 918 5 view .LVU11712
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 36130              		.loc 1 920 5 view .LVU11713
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 36131              		.loc 1 921 5 view .LVU11714
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 36132              		.loc 1 921 17 is_stmt 0 view .LVU11715
 36133 17c0 019A     		ldr	r2, [sp, #4]
 36134              	.LVL3703:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 36135              		.loc 1 921 17 view .LVU11716
 36136 17c2 4946     		mov	r1, r9
 36137 17c4 521A     		subs	r2, r2, r1
 36138 17c6 0592     		str	r2, [sp, #20]
 36139              	.LVL3704:
 922:Core/Src/lz4.c **** 
 36140              		.loc 1 922 5 is_stmt 1 view .LVU11717
 924:Core/Src/lz4.c ****     const BYTE* const dictionary =
 36141              		.loc 1 924 5 view .LVU11718
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 880


 925:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
 36142              		.loc 1 925 5 view .LVU11719
 926:Core/Src/lz4.c ****     const U32 dictSize =
 36143              		.loc 1 926 61 is_stmt 0 view .LVU11720
 36144 17c8 8022     		movs	r2, #128
 36145              	.LVL3705:
 926:Core/Src/lz4.c ****     const U32 dictSize =
 36146              		.loc 1 926 61 view .LVU11721
 36147 17ca D201     		lsls	r2, r2, #7
 36148 17cc BA58     		ldr	r2, [r7, r2]
 36149 17ce 0B92     		str	r2, [sp, #44]
 36150              	.LVL3706:
 927:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
 36151              		.loc 1 927 5 is_stmt 1 view .LVU11722
 929:Core/Src/lz4.c **** 
 36152              		.loc 1 929 5 view .LVU11723
 931:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
 36153              		.loc 1 931 5 view .LVU11724
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 36154              		.loc 1 932 5 view .LVU11725
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 36155              		.loc 1 932 15 is_stmt 0 view .LVU11726
 36156 17d0 C91A     		subs	r1, r1, r3
 36157 17d2 0891     		str	r1, [sp, #32]
 36158              	.LVL3707:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 36159              		.loc 1 933 5 is_stmt 1 view .LVU11727
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 36160              		.loc 1 933 68 is_stmt 0 view .LVU11728
 36161 17d4 002A     		cmp	r2, #0
 36162 17d6 00D1     		bne	.LCB46188
 36163 17d8 E2E0     		b	.L1554	@long jump
 36164              	.LCB46188:
 36165 17da 9446     		mov	ip, r2
 36166 17dc 9C44     		add	ip, ip, r3
 36167 17de 6246     		mov	r2, ip
 36168              	.LVL3708:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 36169              		.loc 1 933 68 view .LVU11729
 36170 17e0 1392     		str	r2, [sp, #76]
 36171              	.L1402:
 36172              	.LVL3709:
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 36173              		.loc 1 934 5 is_stmt 1 view .LVU11730
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 36174              		.loc 1 935 5 view .LVU11731
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 36175              		.loc 1 936 5 view .LVU11732
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 36176              		.loc 1 936 23 is_stmt 0 view .LVU11733
 36177 17e2 029A     		ldr	r2, [sp, #8]
 36178 17e4 1100     		movs	r1, r2
 36179              	.LVL3710:
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 36180              		.loc 1 936 23 view .LVU11734
 36181 17e6 0B39     		subs	r1, r1, #11
 36182 17e8 0791     		str	r1, [sp, #28]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 881


 36183              	.LVL3711:
 937:Core/Src/lz4.c **** 
 36184              		.loc 1 937 5 is_stmt 1 view .LVU11735
 937:Core/Src/lz4.c **** 
 36185              		.loc 1 937 23 is_stmt 0 view .LVU11736
 36186 17ea 053A     		subs	r2, r2, #5
 36187 17ec 1292     		str	r2, [sp, #72]
 36188              	.LVL3712:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 36189              		.loc 1 941 5 is_stmt 1 view .LVU11737
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 36190              		.loc 1 941 56 is_stmt 0 view .LVU11738
 36191 17ee 0B99     		ldr	r1, [sp, #44]
 36192              	.LVL3713:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 36193              		.loc 1 941 56 view .LVU11739
 36194 17f0 0029     		cmp	r1, #0
 36195 17f2 00D1     		bne	.LCB46220
 36196 17f4 D7E0     		b	.L1555	@long jump
 36197              	.LCB46220:
 944:Core/Src/lz4.c **** 
 36198              		.loc 1 944 51 view .LVU11740
 36199 17f6 4A46     		mov	r2, r9
 36200              	.LVL3714:
 944:Core/Src/lz4.c **** 
 36201              		.loc 1 944 51 view .LVU11741
 36202 17f8 9A1A     		subs	r2, r3, r2
 943:Core/Src/lz4.c ****                             dictionary + dictSize - startIndex;
 36203              		.loc 1 943 76 view .LVU11742
 36204 17fa 8C46     		mov	ip, r1
 36205 17fc 6244     		add	r2, r2, ip
 36206 17fe 0D92     		str	r2, [sp, #52]
 36207              	.L1403:
 36208              	.LVL3715:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 36209              		.loc 1 946 5 is_stmt 1 view .LVU11743
 947:Core/Src/lz4.c **** 
 36210              		.loc 1 947 5 view .LVU11744
 947:Core/Src/lz4.c **** 
 36211              		.loc 1 947 17 is_stmt 0 view .LVU11745
 36212 1800 039C     		ldr	r4, [sp, #12]
 36213              	.LVL3716:
 947:Core/Src/lz4.c **** 
 36214              		.loc 1 947 17 view .LVU11746
 36215 1802 2200     		movs	r2, r4
 36216 1804 2099     		ldr	r1, [sp, #128]
 36217 1806 8C46     		mov	ip, r1
 36218 1808 6244     		add	r2, r2, ip
 36219 180a 1092     		str	r2, [sp, #64]
 36220              	.LVL3717:
 949:Core/Src/lz4.c ****     U32 forwardH;
 36221              		.loc 1 949 5 is_stmt 1 view .LVU11747
 950:Core/Src/lz4.c **** 
 36222              		.loc 1 950 5 view .LVU11748
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 36223              		.loc 1 952 5 view .LVU11749
 952:Core/Src/lz4.c ****     assert(ip != NULL);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 882


 36224              		.loc 1 952 98 view .LVU11750
 953:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 36225              		.loc 1 953 5 view .LVU11751
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 36226              		.loc 1 956 5 view .LVU11752
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 36227              		.loc 1 957 5 view .LVU11753
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 36228              		.loc 1 958 5 view .LVU11754
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 36229              		.loc 1 958 27 view .LVU11755
 959:Core/Src/lz4.c **** 
 36230              		.loc 1 959 5 view .LVU11756
 961:Core/Src/lz4.c **** 
 36231              		.loc 1 961 5 view .LVU11757
 964:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 36232              		.loc 1 964 5 view .LVU11758
 970:Core/Src/lz4.c ****     }
 36233              		.loc 1 970 9 view .LVU11759
 970:Core/Src/lz4.c ****     }
 36234              		.loc 1 970 24 is_stmt 0 view .LVU11760
 36235 180c 5B44     		add	r3, r3, fp
 36236              	.LVL3718:
 970:Core/Src/lz4.c ****     }
 36237              		.loc 1 970 24 view .LVU11761
 36238 180e D84A     		ldr	r2, .L1678
 36239              	.LVL3719:
 970:Core/Src/lz4.c ****     }
 36240              		.loc 1 970 24 view .LVU11762
 36241 1810 BB50     		str	r3, [r7, r2]
 36242              	.LVL3720:
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 36243              		.loc 1 972 5 is_stmt 1 view .LVU11763
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 36244              		.loc 1 972 25 is_stmt 0 view .LVU11764
 36245 1812 5B46     		mov	r3, fp
 36246 1814 4B44     		add	r3, r3, r9
 36247 1816 D74A     		ldr	r2, .L1678+4
 36248 1818 BB50     		str	r3, [r7, r2]
 973:Core/Src/lz4.c **** 
 36249              		.loc 1 973 5 is_stmt 1 view .LVU11765
 973:Core/Src/lz4.c **** 
 36250              		.loc 1 973 21 is_stmt 0 view .LVU11766
 36251 181a D74B     		ldr	r3, .L1678+8
 36252 181c 0222     		movs	r2, #2
 36253 181e FA50     		str	r2, [r7, r3]
 975:Core/Src/lz4.c **** 
 36254              		.loc 1 975 5 is_stmt 1 view .LVU11767
 975:Core/Src/lz4.c **** 
 36255              		.loc 1 975 8 is_stmt 0 view .LVU11768
 36256 1820 5B46     		mov	r3, fp
 36257 1822 0C2B     		cmp	r3, #12
 36258 1824 00DC     		bgt	.LCB46277
 36259 1826 AEE2     		b	.L1556	@long jump
 36260              	.LCB46277:
 36261              	.LVL3721:
 36262              	.LBB5402:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 883


 978:Core/Src/lz4.c ****         if (tableType == byPtr) {
 36263              		.loc 1 978 9 is_stmt 1 view .LVU11769
 36264              	.LBB5403:
 36265              	.LBI5403:
 778:Core/Src/lz4.c **** {
 36266              		.loc 1 778 22 view .LVU11770
 36267              	.LBB5404:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 36268              		.loc 1 780 5 view .LVU11771
 781:Core/Src/lz4.c **** }
 36269              		.loc 1 781 5 view .LVU11772
 781:Core/Src/lz4.c **** }
 36270              		.loc 1 781 12 is_stmt 0 view .LVU11773
 36271 1828 019E     		ldr	r6, [sp, #4]
 36272 182a 3000     		movs	r0, r6
 36273 182c FFF7FEFF 		bl	LZ4_read32
 36274              	.LVL3722:
 36275              	.LBB5405:
 36276              	.LBI5405:
 758:Core/Src/lz4.c **** {
 36277              		.loc 1 758 22 is_stmt 1 view .LVU11774
 36278              	.LBB5406:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 36279              		.loc 1 760 5 view .LVU11775
 763:Core/Src/lz4.c **** }
 36280              		.loc 1 763 9 view .LVU11776
 763:Core/Src/lz4.c **** }
 36281              		.loc 1 763 27 is_stmt 0 view .LVU11777
 36282 1830 8300     		lsls	r3, r0, #2
 36283 1832 1B18     		adds	r3, r3, r0
 36284 1834 5B01     		lsls	r3, r3, #5
 36285 1836 1B1A     		subs	r3, r3, r0
 36286 1838 5A01     		lsls	r2, r3, #5
 36287 183a 9B18     		adds	r3, r3, r2
 36288 183c 9B00     		lsls	r3, r3, #2
 36289 183e 1B1A     		subs	r3, r3, r0
 36290 1840 5A01     		lsls	r2, r3, #5
 36291 1842 D21A     		subs	r2, r2, r3
 36292 1844 1302     		lsls	r3, r2, #8
 36293 1846 9B1A     		subs	r3, r3, r2
 36294 1848 1B01     		lsls	r3, r3, #4
 36295 184a 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 36296              		.loc 1 763 42 view .LVU11778
 36297 184c 1B0D     		lsrs	r3, r3, #20
 36298              	.LVL3723:
 763:Core/Src/lz4.c **** }
 36299              		.loc 1 763 42 view .LVU11779
 36300              	.LBE5406:
 36301              	.LBE5405:
 36302              	.LBE5404:
 36303              	.LBE5403:
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 36304              		.loc 1 979 9 is_stmt 1 view .LVU11780
 982:Core/Src/lz4.c ****     }   }
 36305              		.loc 1 982 13 view .LVU11781
 36306              	.LBB5407:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 884


 36307              	.LBI5407:
 796:Core/Src/lz4.c **** {
 36308              		.loc 1 796 23 view .LVU11782
 36309              	.LBE5407:
 36310              	.LBE5402:
 36311              	.LBE5401:
 36312              	.LBE5400:
 36313              	.LBE5399:
 36314              	.LBE5398:
 36315              	.LBE5954:
 798:Core/Src/lz4.c ****     {
 36316              		.loc 1 798 5 view .LVU11783
 36317              	.LBB5955:
 36318              	.LBB5539:
 36319              	.LBB5532:
 36320              	.LBB5525:
 36321              	.LBB5518:
 36322              	.LBB5410:
 36323              	.LBB5409:
 36324              	.LBB5408:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 36325              		.loc 1 803 19 view .LVU11784
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 36326              		.loc 1 803 54 view .LVU11785
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 36327              		.loc 1 803 63 is_stmt 0 view .LVU11786
 36328 184e 9B00     		lsls	r3, r3, #2
 36329              	.LVL3724:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 36330              		.loc 1 803 67 view .LVU11787
 36331 1850 4A46     		mov	r2, r9
 36332              	.LVL3725:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 36333              		.loc 1 803 67 view .LVU11788
 36334 1852 FA50     		str	r2, [r7, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 36335              		.loc 1 803 74 is_stmt 1 view .LVU11789
 36336              	.LVL3726:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 36337              		.loc 1 803 74 is_stmt 0 view .LVU11790
 36338              	.LBE5408:
 36339              	.LBE5409:
 36340              	.LBE5410:
 984:Core/Src/lz4.c **** 
 36341              		.loc 1 984 5 is_stmt 1 view .LVU11791
 984:Core/Src/lz4.c **** 
 36342              		.loc 1 984 7 is_stmt 0 view .LVU11792
 36343 1854 731C     		adds	r3, r6, #1
 36344 1856 9A46     		mov	r10, r3
 36345              	.LVL3727:
 984:Core/Src/lz4.c **** 
 36346              		.loc 1 984 11 is_stmt 1 view .LVU11793
 36347              	.LBB5411:
 36348              	.LBI5411:
 778:Core/Src/lz4.c **** {
 36349              		.loc 1 778 22 view .LVU11794
 36350              	.LBB5412:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 885


 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 36351              		.loc 1 780 5 view .LVU11795
 781:Core/Src/lz4.c **** }
 36352              		.loc 1 781 5 view .LVU11796
 781:Core/Src/lz4.c **** }
 36353              		.loc 1 781 12 is_stmt 0 view .LVU11797
 36354 1858 1800     		movs	r0, r3
 36355              	.LVL3728:
 781:Core/Src/lz4.c **** }
 36356              		.loc 1 781 12 view .LVU11798
 36357 185a FFF7FEFF 		bl	LZ4_read32
 36358              	.LVL3729:
 36359              	.LBB5413:
 36360              	.LBI5413:
 758:Core/Src/lz4.c **** {
 36361              		.loc 1 758 22 is_stmt 1 view .LVU11799
 36362              	.LBB5414:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 36363              		.loc 1 760 5 view .LVU11800
 763:Core/Src/lz4.c **** }
 36364              		.loc 1 763 9 view .LVU11801
 763:Core/Src/lz4.c **** }
 36365              		.loc 1 763 27 is_stmt 0 view .LVU11802
 36366 185e 8300     		lsls	r3, r0, #2
 36367 1860 1B18     		adds	r3, r3, r0
 36368 1862 5B01     		lsls	r3, r3, #5
 36369 1864 1B1A     		subs	r3, r3, r0
 36370 1866 5A01     		lsls	r2, r3, #5
 36371 1868 9B18     		adds	r3, r3, r2
 36372 186a 9B00     		lsls	r3, r3, #2
 36373 186c 1B1A     		subs	r3, r3, r0
 36374 186e 5D01     		lsls	r5, r3, #5
 36375              	.LVL3730:
 763:Core/Src/lz4.c **** }
 36376              		.loc 1 763 27 view .LVU11803
 36377 1870 EB1A     		subs	r3, r5, r3
 36378 1872 1D02     		lsls	r5, r3, #8
 36379 1874 ED1A     		subs	r5, r5, r3
 36380 1876 2D01     		lsls	r5, r5, #4
 36381 1878 2D18     		adds	r5, r5, r0
 763:Core/Src/lz4.c **** }
 36382              		.loc 1 763 42 view .LVU11804
 36383 187a 2D0D     		lsrs	r5, r5, #20
 36384 187c 0E94     		str	r4, [sp, #56]
 36385 187e 0F96     		str	r6, [sp, #60]
 36386 1880 4B46     		mov	r3, r9
 36387 1882 0A93     		str	r3, [sp, #40]
 36388 1884 5446     		mov	r4, r10
 36389 1886 B946     		mov	r9, r7
 36390              	.LVL3731:
 763:Core/Src/lz4.c **** }
 36391              		.loc 1 763 42 view .LVU11805
 36392 1888 5B46     		mov	r3, fp
 36393              	.LVL3732:
 763:Core/Src/lz4.c **** }
 36394              		.loc 1 763 42 view .LVU11806
 36395 188a 1193     		str	r3, [sp, #68]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 886


 36396              	.LVL3733:
 36397              	.L1451:
 763:Core/Src/lz4.c **** }
 36398              		.loc 1 763 42 view .LVU11807
 36399              	.LBE5414:
 36400              	.LBE5413:
 36401              	.LBE5412:
 36402              	.LBE5411:
 987:Core/Src/lz4.c ****         const BYTE* match;
 36403              		.loc 1 987 5 is_stmt 1 view .LVU11808
 36404              	.LBB5415:
 988:Core/Src/lz4.c ****         BYTE* token;
 36405              		.loc 1 988 9 view .LVU11809
 989:Core/Src/lz4.c ****         const BYTE* filledIp;
 36406              		.loc 1 989 9 view .LVU11810
 990:Core/Src/lz4.c **** 
 36407              		.loc 1 990 9 view .LVU11811
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 36408              		.loc 1 993 9 view .LVU11812
 36409              	.LBB5416:
1015:Core/Src/lz4.c ****             int step = 1;
 36410              		.loc 1 1015 13 view .LVU11813
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 36411              		.loc 1 1016 13 view .LVU11814
1017:Core/Src/lz4.c ****             do {
 36412              		.loc 1 1017 13 view .LVU11815
1017:Core/Src/lz4.c ****             do {
 36413              		.loc 1 1017 17 is_stmt 0 view .LVU11816
 36414 188c 219B     		ldr	r3, [sp, #132]
 36415 188e 9B01     		lsls	r3, r3, #6
 36416 1890 0493     		str	r3, [sp, #16]
 36417              	.LVL3734:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 36418              		.loc 1 1016 17 view .LVU11817
 36419 1892 0127     		movs	r7, #1
 36420              	.LVL3735:
 36421              	.L1407:
1018:Core/Src/lz4.c ****                 U32 const h = forwardH;
 36422              		.loc 1 1018 13 is_stmt 1 view .LVU11818
 36423              	.LBB5417:
1019:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
 36424              		.loc 1 1019 17 view .LVU11819
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 36425              		.loc 1 1020 17 view .LVU11820
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 36426              		.loc 1 1020 53 is_stmt 0 view .LVU11821
 36427 1894 059B     		ldr	r3, [sp, #20]
 36428 1896 E31A     		subs	r3, r4, r3
 36429 1898 9B46     		mov	fp, r3
 36430              	.LVL3736:
1021:Core/Src/lz4.c ****                 assert(matchIndex <= current);
 36431              		.loc 1 1021 17 is_stmt 1 view .LVU11822
 36432              	.LBB5418:
 36433              	.LBI5418:
 827:Core/Src/lz4.c **** {
 36434              		.loc 1 827 22 view .LVU11823
 36435              	.LBB5419:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 887


 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 36436              		.loc 1 829 5 view .LVU11824
 36437              	.LBE5419:
 36438              	.LBE5418:
 36439              	.LBE5417:
 36440              	.LBE5416:
 36441              	.LBE5415:
 36442              	.LBE5518:
 36443              	.LBE5525:
 36444              	.LBE5532:
 36445              	.LBE5539:
 36446              	.LBE5955:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 36447              		.loc 1 829 44 view .LVU11825
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 36448              		.loc 1 830 5 view .LVU11826
 36449              	.LBB5956:
 36450              	.LBB5540:
 36451              	.LBB5533:
 36452              	.LBB5526:
 36453              	.LBB5519:
 36454              	.LBB5506:
 36455              	.LBB5432:
 36456              	.LBB5429:
 36457              	.LBB5421:
 36458              	.LBB5420:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 36459              		.loc 1 831 9 view .LVU11827
 832:Core/Src/lz4.c ****         return hashTable[h];
 36460              		.loc 1 832 9 view .LVU11828
 833:Core/Src/lz4.c ****     }
 36461              		.loc 1 833 9 view .LVU11829
 833:Core/Src/lz4.c ****     }
 36462              		.loc 1 833 25 is_stmt 0 view .LVU11830
 36463 189a AE00     		lsls	r6, r5, #2
 36464 189c 4E44     		add	r6, r6, r9
 36465 189e 3368     		ldr	r3, [r6]
 36466              	.LVL3737:
 833:Core/Src/lz4.c ****     }
 36467              		.loc 1 833 25 view .LVU11831
 36468 18a0 9846     		mov	r8, r3
 36469              	.LVL3738:
 833:Core/Src/lz4.c ****     }
 36470              		.loc 1 833 25 view .LVU11832
 36471              	.LBE5420:
 36472              	.LBE5421:
1022:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
 36473              		.loc 1 1022 17 is_stmt 1 view .LVU11833
1023:Core/Src/lz4.c ****                 ip = forwardIp;
 36474              		.loc 1 1023 17 view .LVU11834
1024:Core/Src/lz4.c ****                 forwardIp += step;
 36475              		.loc 1 1024 17 view .LVU11835
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 36476              		.loc 1 1025 17 view .LVU11836
 36477 18a2 0694     		str	r4, [sp, #24]
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 36478              		.loc 1 1025 27 is_stmt 0 view .LVU11837
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 888


 36479 18a4 E419     		adds	r4, r4, r7
 36480              	.LVL3739:
1026:Core/Src/lz4.c **** 
 36481              		.loc 1 1026 17 is_stmt 1 view .LVU11838
 36482 18a6 049B     		ldr	r3, [sp, #16]
 36483              	.LVL3740:
1026:Core/Src/lz4.c **** 
 36484              		.loc 1 1026 22 is_stmt 0 view .LVU11839
 36485 18a8 9F11     		asrs	r7, r3, #6
 36486              	.LVL3741:
1026:Core/Src/lz4.c **** 
 36487              		.loc 1 1026 22 view .LVU11840
 36488 18aa 0133     		adds	r3, r3, #1
 36489 18ac 0493     		str	r3, [sp, #16]
 36490              	.LVL3742:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 36491              		.loc 1 1028 17 is_stmt 1 view .LVU11841
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 36492              		.loc 1 1028 21 is_stmt 0 view .LVU11842
 36493 18ae 079A     		ldr	r2, [sp, #28]
 36494 18b0 9446     		mov	ip, r2
 36495 18b2 A445     		cmp	ip, r4
 36496 18b4 9B41     		sbcs	r3, r3, r3
 36497              	.LVL3743:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 36498              		.loc 1 1028 21 view .LVU11843
 36499 18b6 5B42     		rsbs	r3, r3, #0
 36500 18b8 0C93     		str	r3, [sp, #48]
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 36501              		.loc 1 1028 20 view .LVU11844
 36502 18ba A242     		cmp	r2, r4
 36503 18bc 00D2     		bcs	.LCB46563
 36504 18be 6CE2     		b	.L1582	@long jump
 36505              	.LCB46563:
1029:Core/Src/lz4.c **** 
 36506              		.loc 1 1029 17 is_stmt 1 view .LVU11845
1031:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 36507              		.loc 1 1031 17 view .LVU11846
1043:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 36508              		.loc 1 1043 24 view .LVU11847
1044:Core/Src/lz4.c ****                         DEBUGLOG(7, "extDict candidate: matchIndex=%5u  <  startIndex=%5u", matchIn
 36509              		.loc 1 1044 21 view .LVU11848
1044:Core/Src/lz4.c ****                         DEBUGLOG(7, "extDict candidate: matchIndex=%5u  <  startIndex=%5u", matchIn
 36510              		.loc 1 1044 24 is_stmt 0 view .LVU11849
 36511 18c0 0A9B     		ldr	r3, [sp, #40]
 36512 18c2 4345     		cmp	r3, r8
 36513 18c4 72D9     		bls	.L1405
1045:Core/Src/lz4.c ****                         assert(startIndex - matchIndex >= MINMATCH);
 36514              		.loc 1 1045 25 is_stmt 1 view .LVU11850
1045:Core/Src/lz4.c ****                         assert(startIndex - matchIndex >= MINMATCH);
 36515              		.loc 1 1045 116 view .LVU11851
1046:Core/Src/lz4.c ****                         assert(dictBase);
 36516              		.loc 1 1046 25 view .LVU11852
1047:Core/Src/lz4.c ****                         match = dictBase + matchIndex;
 36517              		.loc 1 1047 25 view .LVU11853
1048:Core/Src/lz4.c ****                         lowLimit = dictionary;
 36518              		.loc 1 1048 25 view .LVU11854
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 889


1048:Core/Src/lz4.c ****                         lowLimit = dictionary;
 36519              		.loc 1 1048 31 is_stmt 0 view .LVU11855
 36520 18c6 0D9B     		ldr	r3, [sp, #52]
 36521 18c8 4344     		add	r3, r3, r8
 36522 18ca 9A46     		mov	r10, r3
 36523              	.LVL3744:
1049:Core/Src/lz4.c ****                     } else {
 36524              		.loc 1 1049 25 is_stmt 1 view .LVU11856
1049:Core/Src/lz4.c ****                     } else {
 36525              		.loc 1 1049 34 is_stmt 0 view .LVU11857
 36526 18cc 0B9B     		ldr	r3, [sp, #44]
 36527              	.LVL3745:
1049:Core/Src/lz4.c ****                     } else {
 36528              		.loc 1 1049 34 view .LVU11858
 36529 18ce 0993     		str	r3, [sp, #36]
 36530              	.LVL3746:
 36531              	.L1406:
1057:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
 36532              		.loc 1 1057 17 is_stmt 1 view .LVU11859
 36533              	.LBB5422:
 36534              	.LBI5422:
 778:Core/Src/lz4.c **** {
 36535              		.loc 1 778 22 view .LVU11860
 36536              	.LBB5423:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 36537              		.loc 1 780 5 view .LVU11861
 781:Core/Src/lz4.c **** }
 36538              		.loc 1 781 5 view .LVU11862
 781:Core/Src/lz4.c **** }
 36539              		.loc 1 781 12 is_stmt 0 view .LVU11863
 36540 18d0 2000     		movs	r0, r4
 36541 18d2 FFF7FEFF 		bl	LZ4_read32
 36542              	.LVL3747:
 36543              	.LBB5424:
 36544              	.LBI5424:
 758:Core/Src/lz4.c **** {
 36545              		.loc 1 758 22 is_stmt 1 view .LVU11864
 36546              	.LBB5425:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 36547              		.loc 1 760 5 view .LVU11865
 763:Core/Src/lz4.c **** }
 36548              		.loc 1 763 9 view .LVU11866
 763:Core/Src/lz4.c **** }
 36549              		.loc 1 763 27 is_stmt 0 view .LVU11867
 36550 18d6 8300     		lsls	r3, r0, #2
 36551 18d8 1B18     		adds	r3, r3, r0
 36552 18da 5B01     		lsls	r3, r3, #5
 36553 18dc 1B1A     		subs	r3, r3, r0
 36554 18de 5A01     		lsls	r2, r3, #5
 36555 18e0 9B18     		adds	r3, r3, r2
 36556 18e2 9B00     		lsls	r3, r3, #2
 36557 18e4 1B1A     		subs	r3, r3, r0
 36558 18e6 5D01     		lsls	r5, r3, #5
 36559              	.LVL3748:
 763:Core/Src/lz4.c **** }
 36560              		.loc 1 763 27 view .LVU11868
 36561 18e8 EB1A     		subs	r3, r5, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 890


 36562 18ea 1D02     		lsls	r5, r3, #8
 36563 18ec ED1A     		subs	r5, r5, r3
 36564 18ee 2D01     		lsls	r5, r5, #4
 36565 18f0 2D18     		adds	r5, r5, r0
 763:Core/Src/lz4.c **** }
 36566              		.loc 1 763 42 view .LVU11869
 36567 18f2 2D0D     		lsrs	r5, r5, #20
 36568              	.LVL3749:
 763:Core/Src/lz4.c **** }
 36569              		.loc 1 763 42 view .LVU11870
 36570              	.LBE5425:
 36571              	.LBE5424:
 36572              	.LBE5423:
 36573              	.LBE5422:
1058:Core/Src/lz4.c **** 
 36574              		.loc 1 1058 17 is_stmt 1 view .LVU11871
 36575              	.LBB5426:
 36576              	.LBI5426:
 796:Core/Src/lz4.c **** {
 36577              		.loc 1 796 23 view .LVU11872
 36578              	.LBE5426:
 36579              	.LBE5429:
 36580              	.LBE5432:
 36581              	.LBE5506:
 36582              	.LBE5519:
 36583              	.LBE5526:
 36584              	.LBE5533:
 36585              	.LBE5540:
 36586              	.LBE5956:
 798:Core/Src/lz4.c ****     {
 36587              		.loc 1 798 5 view .LVU11873
 36588              	.LBB5957:
 36589              	.LBB5541:
 36590              	.LBB5534:
 36591              	.LBB5527:
 36592              	.LBB5520:
 36593              	.LBB5507:
 36594              	.LBB5433:
 36595              	.LBB5430:
 36596              	.LBB5428:
 36597              	.LBB5427:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 36598              		.loc 1 803 19 view .LVU11874
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 36599              		.loc 1 803 54 view .LVU11875
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 36600              		.loc 1 803 67 is_stmt 0 view .LVU11876
 36601 18f4 5B46     		mov	r3, fp
 36602 18f6 3360     		str	r3, [r6]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 36603              		.loc 1 803 74 is_stmt 1 view .LVU11877
 36604              	.LVL3750:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 36605              		.loc 1 803 74 is_stmt 0 view .LVU11878
 36606              	.LBE5427:
 36607              	.LBE5428:
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 891


 36608              		.loc 1 1060 17 is_stmt 1 view .LVU11879
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 36609              		.loc 1 1060 100 view .LVU11880
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 36610              		.loc 1 1061 17 view .LVU11881
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 36611              		.loc 1 1061 46 is_stmt 0 view .LVU11882
 36612 18f8 089B     		ldr	r3, [sp, #32]
 36613 18fa 4345     		cmp	r3, r8
 36614 18fc CAD8     		bhi	.L1407
1062:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
 36615              		.loc 1 1062 17 is_stmt 1 view .LVU11883
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 36616              		.loc 1 1063 17 view .LVU11884
1064:Core/Src/lz4.c ****                     continue;
 36617              		.loc 1 1064 33 is_stmt 0 view .LVU11885
 36618 18fe 9F4B     		ldr	r3, .L1678+12
 36619 1900 4344     		add	r3, r3, r8
1064:Core/Src/lz4.c ****                     continue;
 36620              		.loc 1 1064 19 view .LVU11886
 36621 1902 9B45     		cmp	fp, r3
 36622 1904 C6D8     		bhi	.L1407
1067:Core/Src/lz4.c **** 
 36623              		.loc 1 1067 17 is_stmt 1 view .LVU11887
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 36624              		.loc 1 1069 17 view .LVU11888
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 36625              		.loc 1 1069 21 is_stmt 0 view .LVU11889
 36626 1906 5046     		mov	r0, r10
 36627 1908 FFF7FEFF 		bl	LZ4_read32
 36628              	.LVL3751:
 36629 190c 0600     		movs	r6, r0
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 36630              		.loc 1 1069 42 view .LVU11890
 36631 190e 0698     		ldr	r0, [sp, #24]
 36632 1910 FFF7FEFF 		bl	LZ4_read32
 36633              	.LVL3752:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 36634              		.loc 1 1069 20 view .LVU11891
 36635 1914 8642     		cmp	r6, r0
 36636 1916 BDD1     		bne	.L1407
1070:Core/Src/lz4.c ****                     break;   /* match found */
 36637              		.loc 1 1070 21 is_stmt 1 view .LVU11892
1070:Core/Src/lz4.c ****                     break;   /* match found */
 36638              		.loc 1 1070 39 view .LVU11893
1070:Core/Src/lz4.c ****                     break;   /* match found */
 36639              		.loc 1 1070 46 is_stmt 0 view .LVU11894
 36640 1918 5B46     		mov	r3, fp
 36641 191a 4246     		mov	r2, r8
 36642 191c 9E1A     		subs	r6, r3, r2
 36643              	.LVL3753:
1070:Core/Src/lz4.c ****                     break;   /* match found */
 36644              		.loc 1 1070 46 view .LVU11895
 36645              	.LBE5430:
 36646              	.LBE5433:
1078:Core/Src/lz4.c ****         while (((ip>anchor) & (match > lowLimit)) && (unlikely(ip[-1]==match[-1]))) { ip--; match--
 36647              		.loc 1 1078 9 is_stmt 1 view .LVU11896
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 892


1079:Core/Src/lz4.c **** 
 36648              		.loc 1 1079 9 view .LVU11897
 36649 191e 5146     		mov	r1, r10
 36650              	.LVL3754:
 36651              	.L1408:
1079:Core/Src/lz4.c **** 
 36652              		.loc 1 1079 15 view .LVU11898
1079:Core/Src/lz4.c **** 
 36653              		.loc 1 1079 29 is_stmt 0 view .LVU11899
 36654 1920 0F9B     		ldr	r3, [sp, #60]
 36655 1922 9C46     		mov	ip, r3
 36656 1924 0698     		ldr	r0, [sp, #24]
 36657 1926 8445     		cmp	ip, r0
 36658 1928 9B41     		sbcs	r3, r3, r3
 36659 192a 5B42     		rsbs	r3, r3, #0
 36660 192c 099A     		ldr	r2, [sp, #36]
 36661 192e 9446     		mov	ip, r2
 36662 1930 8C45     		cmp	ip, r1
 36663 1932 9241     		sbcs	r2, r2, r2
 36664 1934 5242     		rsbs	r2, r2, #0
1079:Core/Src/lz4.c **** 
 36665              		.loc 1 1079 15 view .LVU11900
 36666 1936 1A42     		tst	r2, r3
 36667 1938 05D0     		beq	.L1409
1079:Core/Src/lz4.c **** 
 36668              		.loc 1 1079 55 view .LVU11901
 36669 193a 431E     		subs	r3, r0, #1
 36670 193c 1A78     		ldrb	r2, [r3]
 36671 193e 4B1E     		subs	r3, r1, #1
 36672 1940 1B78     		ldrb	r3, [r3]
1079:Core/Src/lz4.c **** 
 36673              		.loc 1 1079 51 view .LVU11902
 36674 1942 9A42     		cmp	r2, r3
 36675 1944 38D0     		beq	.L1410
 36676              	.L1409:
 36677              	.LBB5434:
1082:Core/Src/lz4.c ****             token = op++;
 36678              		.loc 1 1082 54 view .LVU11903
 36679 1946 8A46     		mov	r10, r1
1082:Core/Src/lz4.c ****             token = op++;
 36680              		.loc 1 1082 13 is_stmt 1 view .LVU11904
1082:Core/Src/lz4.c ****             token = op++;
 36681              		.loc 1 1082 54 is_stmt 0 view .LVU11905
 36682 1948 069B     		ldr	r3, [sp, #24]
 36683 194a 0F9A     		ldr	r2, [sp, #60]
 36684 194c 9D1A     		subs	r5, r3, r2
 36685              	.LVL3755:
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 36686              		.loc 1 1083 13 is_stmt 1 view .LVU11906
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 36687              		.loc 1 1083 23 is_stmt 0 view .LVU11907
 36688 194e 0E9B     		ldr	r3, [sp, #56]
 36689 1950 5C1C     		adds	r4, r3, #1
 36690              	.LVL3756:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 36691              		.loc 1 1084 13 is_stmt 1 view .LVU11908
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 893


 36692              		.loc 1 1085 18 is_stmt 0 view .LVU11909
 36693 1952 FF21     		movs	r1, #255
 36694              	.LVL3757:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 36695              		.loc 1 1085 18 view .LVU11910
 36696 1954 2800     		movs	r0, r5
 36697 1956 FFF7FEFF 		bl	__aeabi_uidiv
 36698              	.LVL3758:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 36699              		.loc 1 1085 18 view .LVU11911
 36700 195a 2B18     		adds	r3, r5, r0
 36701 195c 0833     		adds	r3, r3, #8
 36702 195e E318     		adds	r3, r4, r3
 36703 1960 1099     		ldr	r1, [sp, #64]
 36704 1962 8C46     		mov	ip, r1
 36705 1964 9C45     		cmp	ip, r3
 36706 1966 9241     		sbcs	r2, r2, r2
 36707 1968 5242     		rsbs	r2, r2, #0
 36708 196a 9346     		mov	fp, r2
 36709              	.LVL3759:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 36710              		.loc 1 1084 52 view .LVU11912
 36711 196c 9942     		cmp	r1, r3
 36712 196e 01D2     		bcs	.LCB46784
 36713 1970 00F0B4FD 		bl	.L1557	@far jump
 36714              	.LCB46784:
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 36715              		.loc 1 1088 13 is_stmt 1 view .LVU11913
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 36716              		.loc 1 1093 13 view .LVU11914
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 36717              		.loc 1 1093 16 is_stmt 0 view .LVU11915
 36718 1974 0E2D     		cmp	r5, #14
 36719 1976 24D8     		bhi	.L1636
1099:Core/Src/lz4.c **** 
 36720              		.loc 1 1099 18 is_stmt 1 view .LVU11916
1099:Core/Src/lz4.c **** 
 36721              		.loc 1 1099 27 is_stmt 0 view .LVU11917
 36722 1978 2B01     		lsls	r3, r5, #4
1099:Core/Src/lz4.c **** 
 36723              		.loc 1 1099 25 view .LVU11918
 36724 197a 0E9A     		ldr	r2, [sp, #56]
 36725 197c 1370     		strb	r3, [r2]
 36726              	.L1414:
1102:Core/Src/lz4.c ****             op+=litLength;
 36727              		.loc 1 1102 13 is_stmt 1 view .LVU11919
1102:Core/Src/lz4.c ****             op+=litLength;
 36728              		.loc 1 1102 41 is_stmt 0 view .LVU11920
 36729 197e 6519     		adds	r5, r4, r5
 36730              	.LVL3760:
 36731              	.LBB5435:
 36732              	.LBI5435:
 446:Core/Src/lz4.c **** {
 36733              		.loc 1 446 6 is_stmt 1 view .LVU11921
 36734              	.LBB5436:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 36735              		.loc 1 448 5 view .LVU11922
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 894


 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 36736              		.loc 1 449 5 view .LVU11923
 450:Core/Src/lz4.c **** 
 36737              		.loc 1 450 5 view .LVU11924
 450:Core/Src/lz4.c **** 
 36738              		.loc 1 450 5 is_stmt 0 view .LVU11925
 36739              	.LBE5436:
 36740              	.LBE5435:
1102:Core/Src/lz4.c ****             op+=litLength;
 36741              		.loc 1 1102 41 view .LVU11926
 36742 1980 0F9F     		ldr	r7, [sp, #60]
 36743              	.LVL3761:
 36744              	.L1415:
 36745              	.LBB5438:
 36746              	.LBB5437:
 452:Core/Src/lz4.c **** }
 36747              		.loc 1 452 5 is_stmt 1 view .LVU11927
 452:Core/Src/lz4.c **** }
 36748              		.loc 1 452 10 view .LVU11928
 36749 1982 0822     		movs	r2, #8
 36750 1984 3900     		movs	r1, r7
 36751 1986 2000     		movs	r0, r4
 36752 1988 FFF7FEFF 		bl	memcpy
 36753              	.LVL3762:
 452:Core/Src/lz4.c **** }
 36754              		.loc 1 452 29 view .LVU11929
 452:Core/Src/lz4.c **** }
 36755              		.loc 1 452 30 is_stmt 0 view .LVU11930
 36756 198c 0834     		adds	r4, r4, #8
 36757              	.LVL3763:
 452:Core/Src/lz4.c **** }
 36758              		.loc 1 452 35 is_stmt 1 view .LVU11931
 452:Core/Src/lz4.c **** }
 36759              		.loc 1 452 36 is_stmt 0 view .LVU11932
 36760 198e 0837     		adds	r7, r7, #8
 36761              	.LVL3764:
 452:Core/Src/lz4.c **** }
 36762              		.loc 1 452 49 is_stmt 1 view .LVU11933
 452:Core/Src/lz4.c **** }
 36763              		.loc 1 452 5 is_stmt 0 view .LVU11934
 36764 1990 A542     		cmp	r5, r4
 36765 1992 F6D8     		bhi	.L1415
 36766 1994 3100     		movs	r1, r6
 36767 1996 069C     		ldr	r4, [sp, #24]
 36768              	.LVL3765:
 452:Core/Src/lz4.c **** }
 36769              		.loc 1 452 5 view .LVU11935
 36770 1998 5746     		mov	r7, r10
 36771              	.LVL3766:
 452:Core/Src/lz4.c **** }
 36772              		.loc 1 452 5 view .LVU11936
 36773 199a 5B46     		mov	r3, fp
 36774 199c 0693     		str	r3, [sp, #24]
 36775              	.LVL3767:
 452:Core/Src/lz4.c **** }
 36776              		.loc 1 452 5 view .LVU11937
 36777 199e 61E1     		b	.L1450
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 895


 36778              	.LVL3768:
 36779              	.L1554:
 452:Core/Src/lz4.c **** }
 36780              		.loc 1 452 5 view .LVU11938
 36781              	.LBE5437:
 36782              	.LBE5438:
 36783              	.LBE5434:
 36784              	.LBE5507:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 36785              		.loc 1 933 68 view .LVU11939
 36786 19a0 0B9A     		ldr	r2, [sp, #44]
 36787              	.LVL3769:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 36788              		.loc 1 933 68 view .LVU11940
 36789 19a2 1392     		str	r2, [sp, #76]
 36790 19a4 1DE7     		b	.L1402
 36791              	.LVL3770:
 36792              	.L1555:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 36793              		.loc 1 941 56 view .LVU11941
 36794 19a6 0B9A     		ldr	r2, [sp, #44]
 36795              	.LVL3771:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 36796              		.loc 1 941 56 view .LVU11942
 36797 19a8 0D92     		str	r2, [sp, #52]
 36798 19aa 29E7     		b	.L1403
 36799              	.LVL3772:
 36800              	.L1405:
 36801              	.LBB5508:
 36802              	.LBB5440:
 36803              	.LBB5431:
1051:Core/Src/lz4.c ****                         lowLimit = (const BYTE*)source;
 36804              		.loc 1 1051 25 is_stmt 1 view .LVU11943
1051:Core/Src/lz4.c ****                         lowLimit = (const BYTE*)source;
 36805              		.loc 1 1051 31 is_stmt 0 view .LVU11944
 36806 19ac 059B     		ldr	r3, [sp, #20]
 36807 19ae 4344     		add	r3, r3, r8
 36808 19b0 9A46     		mov	r10, r3
 36809              	.LVL3773:
1052:Core/Src/lz4.c ****                     }
 36810              		.loc 1 1052 25 is_stmt 1 view .LVU11945
1052:Core/Src/lz4.c ****                     }
 36811              		.loc 1 1052 34 is_stmt 0 view .LVU11946
 36812 19b2 019B     		ldr	r3, [sp, #4]
 36813              	.LVL3774:
1052:Core/Src/lz4.c ****                     }
 36814              		.loc 1 1052 34 view .LVU11947
 36815 19b4 0993     		str	r3, [sp, #36]
 36816 19b6 8BE7     		b	.L1406
 36817              	.LVL3775:
 36818              	.L1410:
1052:Core/Src/lz4.c ****                     }
 36819              		.loc 1 1052 34 view .LVU11948
 36820              	.LBE5431:
 36821              	.LBE5440:
1079:Core/Src/lz4.c **** 
 36822              		.loc 1 1079 87 is_stmt 1 view .LVU11949
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 896


1079:Core/Src/lz4.c **** 
 36823              		.loc 1 1079 89 is_stmt 0 view .LVU11950
 36824 19b8 069B     		ldr	r3, [sp, #24]
 36825 19ba 013B     		subs	r3, r3, #1
 36826 19bc 0693     		str	r3, [sp, #24]
 36827              	.LVL3776:
1079:Core/Src/lz4.c **** 
 36828              		.loc 1 1079 93 is_stmt 1 view .LVU11951
1079:Core/Src/lz4.c **** 
 36829              		.loc 1 1079 98 is_stmt 0 view .LVU11952
 36830 19be 0139     		subs	r1, r1, #1
 36831              	.LVL3777:
1079:Core/Src/lz4.c **** 
 36832              		.loc 1 1079 98 view .LVU11953
 36833 19c0 AEE7     		b	.L1408
 36834              	.LVL3778:
 36835              	.L1636:
 36836              	.LBB5441:
 36837              	.LBB5439:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 36838              		.loc 1 1094 17 is_stmt 1 view .LVU11954
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 36839              		.loc 1 1094 43 is_stmt 0 view .LVU11955
 36840 19c2 2B00     		movs	r3, r5
 36841 19c4 0F3B     		subs	r3, r3, #15
 36842              	.LVL3779:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 36843              		.loc 1 1095 17 is_stmt 1 view .LVU11956
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 36844              		.loc 1 1095 24 is_stmt 0 view .LVU11957
 36845 19c6 F022     		movs	r2, #240
 36846 19c8 0E99     		ldr	r1, [sp, #56]
 36847 19ca 0A70     		strb	r2, [r1]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 36848              		.loc 1 1096 17 is_stmt 1 view .LVU11958
 36849 19cc 03E0     		b	.L1412
 36850              	.L1413:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 36851              		.loc 1 1096 46 view .LVU11959
 36852              	.LVL3780:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 36853              		.loc 1 1096 52 is_stmt 0 view .LVU11960
 36854 19ce FF22     		movs	r2, #255
 36855 19d0 2270     		strb	r2, [r4]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 36856              		.loc 1 1096 36 is_stmt 1 view .LVU11961
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 36857              		.loc 1 1096 39 is_stmt 0 view .LVU11962
 36858 19d2 FF3B     		subs	r3, r3, #255
 36859              	.LVL3781:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 36860              		.loc 1 1096 49 view .LVU11963
 36861 19d4 0134     		adds	r4, r4, #1
 36862              	.LVL3782:
 36863              	.L1412:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 36864              		.loc 1 1096 23 is_stmt 1 view .LVU11964
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 897


1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 36865              		.loc 1 1096 17 is_stmt 0 view .LVU11965
 36866 19d6 FE2B     		cmp	r3, #254
 36867 19d8 F9DC     		bgt	.L1413
1097:Core/Src/lz4.c ****             }
 36868              		.loc 1 1097 17 is_stmt 1 view .LVU11966
 36869              	.LVL3783:
1097:Core/Src/lz4.c ****             }
 36870              		.loc 1 1097 23 is_stmt 0 view .LVU11967
 36871 19da 2370     		strb	r3, [r4]
1097:Core/Src/lz4.c ****             }
 36872              		.loc 1 1097 20 view .LVU11968
 36873 19dc 0134     		adds	r4, r4, #1
 36874              	.LVL3784:
1097:Core/Src/lz4.c ****             }
 36875              		.loc 1 1097 20 view .LVU11969
 36876              	.LBE5439:
 36877 19de CEE7     		b	.L1414
 36878              	.LVL3785:
 36879              	.L1646:
1097:Core/Src/lz4.c ****             }
 36880              		.loc 1 1097 20 view .LVU11970
 36881              	.LBE5441:
 36882              	.LBB5442:
 36883              	.LBB5443:
1140:Core/Src/lz4.c ****                 assert(dictEnd > match);
 36884              		.loc 1 1140 17 is_stmt 1 view .LVU11971
1140:Core/Src/lz4.c ****                 assert(dictEnd > match);
 36885              		.loc 1 1140 50 is_stmt 0 view .LVU11972
 36886 19e0 139B     		ldr	r3, [sp, #76]
 36887 19e2 DB1B     		subs	r3, r3, r7
1140:Core/Src/lz4.c ****                 assert(dictEnd > match);
 36888              		.loc 1 1140 29 view .LVU11973
 36889 19e4 9B46     		mov	fp, r3
 36890 19e6 A344     		add	fp, fp, r4
 36891              	.LVL3786:
1141:Core/Src/lz4.c ****                 if (limit > matchlimit) limit = matchlimit;
 36892              		.loc 1 1141 17 is_stmt 1 view .LVU11974
1142:Core/Src/lz4.c ****                 matchCode = LZ4_count(ip+MINMATCH, match+MINMATCH, limit);
 36893              		.loc 1 1142 17 view .LVU11975
1142:Core/Src/lz4.c ****                 matchCode = LZ4_count(ip+MINMATCH, match+MINMATCH, limit);
 36894              		.loc 1 1142 20 is_stmt 0 view .LVU11976
 36895 19e8 129B     		ldr	r3, [sp, #72]
 36896 19ea 5B45     		cmp	r3, fp
 36897 19ec 00D2     		bcs	.L1417
1142:Core/Src/lz4.c ****                 matchCode = LZ4_count(ip+MINMATCH, match+MINMATCH, limit);
 36898              		.loc 1 1142 47 view .LVU11977
 36899 19ee 9B46     		mov	fp, r3
 36900              	.LVL3787:
 36901              	.L1417:
1143:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 36902              		.loc 1 1143 17 is_stmt 1 view .LVU11978
1143:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 36903              		.loc 1 1143 29 is_stmt 0 view .LVU11979
 36904 19f0 231D     		adds	r3, r4, #4
 36905 19f2 9A46     		mov	r10, r3
 36906 19f4 3B1D     		adds	r3, r7, #4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 898


 36907 19f6 9846     		mov	r8, r3
 36908              	.LVL3788:
 36909              	.LBB5444:
 36910              	.LBI5444:
 661:Core/Src/lz4.c **** {
 36911              		.loc 1 661 10 is_stmt 1 view .LVU11980
 36912              	.LBB5445:
 663:Core/Src/lz4.c **** 
 36913              		.loc 1 663 5 view .LVU11981
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 36914              		.loc 1 665 5 view .LVU11982
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 36915              		.loc 1 665 9 is_stmt 0 view .LVU11983
 36916 19f8 5B46     		mov	r3, fp
 36917              	.LVL3789:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 36918              		.loc 1 665 9 view .LVU11984
 36919 19fa 033B     		subs	r3, r3, #3
 36920 19fc 0493     		str	r3, [sp, #16]
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 36921              		.loc 1 665 8 view .LVU11985
 36922 19fe 9A45     		cmp	r10, r3
 36923 1a00 65D2     		bcs	.L1559
 36924              	.LBB5446:
 666:Core/Src/lz4.c ****         if (!diff) {
 36925              		.loc 1 666 9 is_stmt 1 view .LVU11986
 666:Core/Src/lz4.c ****         if (!diff) {
 36926              		.loc 1 666 28 is_stmt 0 view .LVU11987
 36927 1a02 4046     		mov	r0, r8
 36928 1a04 FFF7FEFF 		bl	LZ4_read_ARCH
 36929              	.LVL3790:
 36930 1a08 0600     		movs	r6, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 36931              		.loc 1 666 52 view .LVU11988
 36932 1a0a 5046     		mov	r0, r10
 36933 1a0c FFF7FEFF 		bl	LZ4_read_ARCH
 36934              	.LVL3791:
 36935 1a10 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 36936              		.loc 1 666 21 view .LVU11989
 36937 1a12 3000     		movs	r0, r6
 36938 1a14 5840     		eors	r0, r3
 36939              	.LVL3792:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 36940              		.loc 1 667 9 is_stmt 1 view .LVU11990
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 36941              		.loc 1 667 12 is_stmt 0 view .LVU11991
 36942 1a16 9E42     		cmp	r6, r3
 36943 1a18 50D1     		bne	.L1419
 668:Core/Src/lz4.c ****         } else {
 36944              		.loc 1 668 13 is_stmt 1 view .LVU11992
 668:Core/Src/lz4.c ****         } else {
 36945              		.loc 1 668 16 is_stmt 0 view .LVU11993
 36946 1a1a 2600     		movs	r6, r4
 36947 1a1c 0836     		adds	r6, r6, #8
 36948              	.LVL3793:
 668:Core/Src/lz4.c ****         } else {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 899


 36949              		.loc 1 668 28 is_stmt 1 view .LVU11994
 668:Core/Src/lz4.c ****         } else {
 36950              		.loc 1 668 34 is_stmt 0 view .LVU11995
 36951 1a1e 0823     		movs	r3, #8
 36952 1a20 9846     		mov	r8, r3
 36953              	.LVL3794:
 668:Core/Src/lz4.c ****         } else {
 36954              		.loc 1 668 34 view .LVU11996
 36955 1a22 B844     		add	r8, r8, r7
 36956              	.LVL3795:
 36957              	.L1422:
 668:Core/Src/lz4.c ****         } else {
 36958              		.loc 1 668 34 view .LVU11997
 36959              	.LBE5446:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 36960              		.loc 1 673 11 is_stmt 1 view .LVU11998
 36961 1a24 049B     		ldr	r3, [sp, #16]
 36962 1a26 9E42     		cmp	r6, r3
 36963 1a28 53D2     		bcs	.L1637
 36964              	.LBB5447:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 36965              		.loc 1 674 9 view .LVU11999
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 36966              		.loc 1 674 28 is_stmt 0 view .LVU12000
 36967 1a2a 4046     		mov	r0, r8
 36968 1a2c FFF7FEFF 		bl	LZ4_read_ARCH
 36969              	.LVL3796:
 36970 1a30 0700     		movs	r7, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 36971              		.loc 1 674 52 view .LVU12001
 36972 1a32 3000     		movs	r0, r6
 36973 1a34 FFF7FEFF 		bl	LZ4_read_ARCH
 36974              	.LVL3797:
 36975 1a38 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 36976              		.loc 1 674 21 view .LVU12002
 36977 1a3a 3800     		movs	r0, r7
 36978 1a3c 5840     		eors	r0, r3
 36979              	.LVL3798:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 36980              		.loc 1 675 9 is_stmt 1 view .LVU12003
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 36981              		.loc 1 675 12 is_stmt 0 view .LVU12004
 36982 1a3e 9F42     		cmp	r7, r3
 36983 1a40 40D0     		beq	.L1638
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 36984              		.loc 1 676 9 is_stmt 1 view .LVU12005
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 36985              		.loc 1 676 16 is_stmt 0 view .LVU12006
 36986 1a42 FFF7FEFF 		bl	LZ4_NbCommonBytes
 36987              	.LVL3799:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 36988              		.loc 1 676 13 view .LVU12007
 36989 1a46 3618     		adds	r6, r6, r0
 36990              	.LVL3800:
 677:Core/Src/lz4.c ****     }
 36991              		.loc 1 677 9 is_stmt 1 view .LVU12008
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 900


 677:Core/Src/lz4.c ****     }
 36992              		.loc 1 677 31 is_stmt 0 view .LVU12009
 36993 1a48 5346     		mov	r3, r10
 36994 1a4a F61A     		subs	r6, r6, r3
 36995              	.LVL3801:
 36996              	.L1420:
 677:Core/Src/lz4.c ****     }
 36997              		.loc 1 677 31 view .LVU12010
 36998              	.LBE5447:
 36999              	.LBE5445:
 37000              	.LBE5444:
1144:Core/Src/lz4.c ****                 if (ip==limit) {
 37001              		.loc 1 1144 17 is_stmt 1 view .LVU12011
1144:Core/Src/lz4.c ****                 if (ip==limit) {
 37002              		.loc 1 1144 20 is_stmt 0 view .LVU12012
 37003 1a4c 331D     		adds	r3, r6, #4
 37004 1a4e E418     		adds	r4, r4, r3
 37005              	.LVL3802:
1145:Core/Src/lz4.c ****                     unsigned const more = LZ4_count(limit, (const BYTE*)source, matchlimit);
 37006              		.loc 1 1145 17 is_stmt 1 view .LVU12013
1145:Core/Src/lz4.c ****                     unsigned const more = LZ4_count(limit, (const BYTE*)source, matchlimit);
 37007              		.loc 1 1145 20 is_stmt 0 view .LVU12014
 37008 1a50 A345     		cmp	fp, r4
 37009 1a52 00D0     		beq	.LCB47216
 37010 1a54 9BE0     		b	.L1426	@long jump
 37011              	.LCB47216:
 37012              	.LBB5452:
1146:Core/Src/lz4.c ****                     matchCode += more;
 37013              		.loc 1 1146 21 is_stmt 1 view .LVU12015
 37014              	.LVL3803:
 37015              	.LBB5453:
 37016              	.LBI5453:
 661:Core/Src/lz4.c **** {
 37017              		.loc 1 661 10 view .LVU12016
 37018              	.LBB5454:
 663:Core/Src/lz4.c **** 
 37019              		.loc 1 663 5 view .LVU12017
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 37020              		.loc 1 665 5 view .LVU12018
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 37021              		.loc 1 665 9 is_stmt 0 view .LVU12019
 37022 1a56 029B     		ldr	r3, [sp, #8]
 37023 1a58 0822     		movs	r2, #8
 37024 1a5a 5242     		rsbs	r2, r2, #0
 37025 1a5c 9446     		mov	ip, r2
 37026 1a5e 6344     		add	r3, r3, ip
 37027 1a60 9846     		mov	r8, r3
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 37028              		.loc 1 665 8 view .LVU12020
 37029 1a62 9B45     		cmp	fp, r3
 37030 1a64 5CD2     		bcs	.L1560
 37031              	.LBB5455:
 666:Core/Src/lz4.c ****         if (!diff) {
 37032              		.loc 1 666 9 is_stmt 1 view .LVU12021
 666:Core/Src/lz4.c ****         if (!diff) {
 37033              		.loc 1 666 28 is_stmt 0 view .LVU12022
 37034 1a66 019B     		ldr	r3, [sp, #4]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 901


 37035 1a68 9A46     		mov	r10, r3
 37036              	.LVL3804:
 666:Core/Src/lz4.c ****         if (!diff) {
 37037              		.loc 1 666 28 view .LVU12023
 37038 1a6a 1800     		movs	r0, r3
 37039 1a6c FFF7FEFF 		bl	LZ4_read_ARCH
 37040              	.LVL3805:
 37041 1a70 0700     		movs	r7, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 37042              		.loc 1 666 52 view .LVU12024
 37043 1a72 5846     		mov	r0, fp
 37044 1a74 FFF7FEFF 		bl	LZ4_read_ARCH
 37045              	.LVL3806:
 37046 1a78 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 37047              		.loc 1 666 21 view .LVU12025
 37048 1a7a 3A00     		movs	r2, r7
 37049 1a7c 4240     		eors	r2, r0
 37050 1a7e 1000     		movs	r0, r2
 37051              	.LVL3807:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 37052              		.loc 1 667 9 is_stmt 1 view .LVU12026
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 37053              		.loc 1 667 12 is_stmt 0 view .LVU12027
 37054 1a80 9F42     		cmp	r7, r3
 37055 1a82 44D1     		bne	.L1428
 668:Core/Src/lz4.c ****         } else {
 37056              		.loc 1 668 13 is_stmt 1 view .LVU12028
 668:Core/Src/lz4.c ****         } else {
 37057              		.loc 1 668 16 is_stmt 0 view .LVU12029
 37058 1a84 5B46     		mov	r3, fp
 37059 1a86 1F1D     		adds	r7, r3, #4
 37060              	.LVL3808:
 668:Core/Src/lz4.c ****         } else {
 37061              		.loc 1 668 28 is_stmt 1 view .LVU12030
 668:Core/Src/lz4.c ****         } else {
 37062              		.loc 1 668 34 is_stmt 0 view .LVU12031
 37063 1a88 5346     		mov	r3, r10
 37064 1a8a 0433     		adds	r3, r3, #4
 37065 1a8c 9A46     		mov	r10, r3
 37066              	.LVL3809:
 37067              	.L1431:
 668:Core/Src/lz4.c ****         } else {
 37068              		.loc 1 668 34 view .LVU12032
 37069              	.LBE5455:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 37070              		.loc 1 673 11 is_stmt 1 view .LVU12033
 37071 1a8e 4745     		cmp	r7, r8
 37072 1a90 4AD2     		bcs	.L1639
 37073              	.LBB5456:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 37074              		.loc 1 674 9 view .LVU12034
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 37075              		.loc 1 674 28 is_stmt 0 view .LVU12035
 37076 1a92 5046     		mov	r0, r10
 37077 1a94 FFF7FEFF 		bl	LZ4_read_ARCH
 37078              	.LVL3810:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 902


 37079 1a98 0490     		str	r0, [sp, #16]
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 37080              		.loc 1 674 52 view .LVU12036
 37081 1a9a 3800     		movs	r0, r7
 37082 1a9c FFF7FEFF 		bl	LZ4_read_ARCH
 37083              	.LVL3811:
 37084 1aa0 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 37085              		.loc 1 674 21 view .LVU12037
 37086 1aa2 049A     		ldr	r2, [sp, #16]
 37087 1aa4 1000     		movs	r0, r2
 37088 1aa6 5840     		eors	r0, r3
 37089              	.LVL3812:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37090              		.loc 1 675 9 is_stmt 1 view .LVU12038
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37091              		.loc 1 675 12 is_stmt 0 view .LVU12039
 37092 1aa8 9A42     		cmp	r2, r3
 37093 1aaa 34D0     		beq	.L1640
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 37094              		.loc 1 676 9 is_stmt 1 view .LVU12040
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 37095              		.loc 1 676 16 is_stmt 0 view .LVU12041
 37096 1aac FFF7FEFF 		bl	LZ4_NbCommonBytes
 37097              	.LVL3813:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 37098              		.loc 1 676 13 view .LVU12042
 37099 1ab0 3F18     		adds	r7, r7, r0
 37100              	.LVL3814:
 677:Core/Src/lz4.c ****     }
 37101              		.loc 1 677 9 is_stmt 1 view .LVU12043
 677:Core/Src/lz4.c ****     }
 37102              		.loc 1 677 31 is_stmt 0 view .LVU12044
 37103 1ab2 5B46     		mov	r3, fp
 37104 1ab4 FF1A     		subs	r7, r7, r3
 37105              	.LVL3815:
 37106              	.L1429:
 677:Core/Src/lz4.c ****     }
 37107              		.loc 1 677 31 view .LVU12045
 37108              	.LBE5456:
 37109              	.LBE5454:
 37110              	.LBE5453:
1147:Core/Src/lz4.c ****                     ip += more;
 37111              		.loc 1 1147 21 is_stmt 1 view .LVU12046
1147:Core/Src/lz4.c ****                     ip += more;
 37112              		.loc 1 1147 31 is_stmt 0 view .LVU12047
 37113 1ab6 F619     		adds	r6, r6, r7
 37114              	.LVL3816:
1148:Core/Src/lz4.c ****                 }
 37115              		.loc 1 1148 21 is_stmt 1 view .LVU12048
1148:Core/Src/lz4.c ****                 }
 37116              		.loc 1 1148 24 is_stmt 0 view .LVU12049
 37117 1ab8 E419     		adds	r4, r4, r7
 37118              	.LVL3817:
1148:Core/Src/lz4.c ****                 }
 37119              		.loc 1 1148 24 view .LVU12050
 37120 1aba 68E0     		b	.L1426
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 903


 37121              	.LVL3818:
 37122              	.L1419:
1148:Core/Src/lz4.c ****                 }
 37123              		.loc 1 1148 24 view .LVU12051
 37124              	.LBE5452:
 37125              	.LBB5462:
 37126              	.LBB5451:
 37127              	.LBB5448:
 670:Core/Src/lz4.c ****     }   }
 37128              		.loc 1 670 13 is_stmt 1 view .LVU12052
 670:Core/Src/lz4.c ****     }   }
 37129              		.loc 1 670 20 is_stmt 0 view .LVU12053
 37130 1abc FFF7FEFF 		bl	LZ4_NbCommonBytes
 37131              	.LVL3819:
 670:Core/Src/lz4.c ****     }   }
 37132              		.loc 1 670 20 view .LVU12054
 37133 1ac0 0600     		movs	r6, r0
 670:Core/Src/lz4.c ****     }   }
 37134              		.loc 1 670 20 view .LVU12055
 37135 1ac2 C3E7     		b	.L1420
 37136              	.LVL3820:
 37137              	.L1638:
 670:Core/Src/lz4.c ****     }   }
 37138              		.loc 1 670 20 view .LVU12056
 37139              	.LBE5448:
 37140              	.LBB5449:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37141              		.loc 1 675 22 is_stmt 1 view .LVU12057
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37142              		.loc 1 675 25 is_stmt 0 view .LVU12058
 37143 1ac4 0436     		adds	r6, r6, #4
 37144              	.LVL3821:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37145              		.loc 1 675 37 is_stmt 1 view .LVU12059
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37146              		.loc 1 675 43 is_stmt 0 view .LVU12060
 37147 1ac6 0423     		movs	r3, #4
 37148 1ac8 9C46     		mov	ip, r3
 37149 1aca E044     		add	r8, r8, ip
 37150              	.LVL3822:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37151              		.loc 1 675 55 is_stmt 1 view .LVU12061
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37152              		.loc 1 675 9 is_stmt 0 view .LVU12062
 37153 1acc AAE7     		b	.L1422
 37154              	.LVL3823:
 37155              	.L1559:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37156              		.loc 1 675 9 view .LVU12063
 37157              	.LBE5449:
 37158              	.LBB5450:
 37159 1ace 5646     		mov	r6, r10
 37160 1ad0 A8E7     		b	.L1422
 37161              	.LVL3824:
 37162              	.L1637:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37163              		.loc 1 675 9 view .LVU12064
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 904


 37164              	.LBE5450:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 37165              		.loc 1 680 5 is_stmt 1 view .LVU12065
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37166              		.loc 1 681 5 view .LVU12066
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37167              		.loc 1 681 23 is_stmt 0 view .LVU12067
 37168 1ad2 5B46     		mov	r3, fp
 37169 1ad4 013B     		subs	r3, r3, #1
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37170              		.loc 1 681 8 view .LVU12068
 37171 1ad6 9E42     		cmp	r6, r3
 37172 1ad8 08D2     		bcs	.L1424
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37173              		.loc 1 681 32 view .LVU12069
 37174 1ada 4046     		mov	r0, r8
 37175 1adc FFF7FEFF 		bl	LZ4_read16
 37176              	.LVL3825:
 37177 1ae0 0700     		movs	r7, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37178              		.loc 1 681 54 view .LVU12070
 37179 1ae2 3000     		movs	r0, r6
 37180 1ae4 FFF7FEFF 		bl	LZ4_read16
 37181              	.LVL3826:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37182              		.loc 1 681 28 view .LVU12071
 37183 1ae8 8742     		cmp	r7, r0
 37184 1aea 09D0     		beq	.L1641
 37185              	.L1424:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37186              		.loc 1 682 5 is_stmt 1 view .LVU12072
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37187              		.loc 1 682 8 is_stmt 0 view .LVU12073
 37188 1aec B345     		cmp	fp, r6
 37189 1aee 04D9     		bls	.L1425
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37190              		.loc 1 682 28 view .LVU12074
 37191 1af0 4346     		mov	r3, r8
 37192 1af2 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37193              		.loc 1 682 39 view .LVU12075
 37194 1af4 3378     		ldrb	r3, [r6]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37195              		.loc 1 682 24 view .LVU12076
 37196 1af6 9A42     		cmp	r2, r3
 37197 1af8 07D0     		beq	.L1642
 37198              	.L1425:
 683:Core/Src/lz4.c **** }
 37199              		.loc 1 683 5 is_stmt 1 view .LVU12077
 683:Core/Src/lz4.c **** }
 37200              		.loc 1 683 27 is_stmt 0 view .LVU12078
 37201 1afa 5346     		mov	r3, r10
 37202 1afc F61A     		subs	r6, r6, r3
 37203              	.LVL3827:
 683:Core/Src/lz4.c **** }
 37204              		.loc 1 683 12 view .LVU12079
 37205 1afe A5E7     		b	.L1420
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 905


 37206              	.LVL3828:
 37207              	.L1641:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37208              		.loc 1 681 74 is_stmt 1 view .LVU12080
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37209              		.loc 1 681 77 is_stmt 0 view .LVU12081
 37210 1b00 0236     		adds	r6, r6, #2
 37211              	.LVL3829:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37212              		.loc 1 681 82 is_stmt 1 view .LVU12082
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37213              		.loc 1 681 88 is_stmt 0 view .LVU12083
 37214 1b02 0223     		movs	r3, #2
 37215 1b04 9C46     		mov	ip, r3
 37216 1b06 E044     		add	r8, r8, ip
 37217              	.LVL3830:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37218              		.loc 1 681 88 view .LVU12084
 37219 1b08 F0E7     		b	.L1424
 37220              	.L1642:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37221              		.loc 1 682 46 is_stmt 1 view .LVU12085
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37222              		.loc 1 682 49 is_stmt 0 view .LVU12086
 37223 1b0a 0136     		adds	r6, r6, #1
 37224              	.LVL3831:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37225              		.loc 1 682 49 view .LVU12087
 37226 1b0c F5E7     		b	.L1425
 37227              	.LVL3832:
 37228              	.L1428:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37229              		.loc 1 682 49 view .LVU12088
 37230              	.LBE5451:
 37231              	.LBE5462:
 37232              	.LBB5463:
 37233              	.LBB5461:
 37234              	.LBB5460:
 37235              	.LBB5457:
 670:Core/Src/lz4.c ****     }   }
 37236              		.loc 1 670 13 is_stmt 1 view .LVU12089
 670:Core/Src/lz4.c ****     }   }
 37237              		.loc 1 670 20 is_stmt 0 view .LVU12090
 37238 1b0e FFF7FEFF 		bl	LZ4_NbCommonBytes
 37239              	.LVL3833:
 670:Core/Src/lz4.c ****     }   }
 37240              		.loc 1 670 20 view .LVU12091
 37241 1b12 0700     		movs	r7, r0
 670:Core/Src/lz4.c ****     }   }
 37242              		.loc 1 670 20 view .LVU12092
 37243 1b14 CFE7     		b	.L1429
 37244              	.LVL3834:
 37245              	.L1640:
 670:Core/Src/lz4.c ****     }   }
 37246              		.loc 1 670 20 view .LVU12093
 37247              	.LBE5457:
 37248              	.LBB5458:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 906


 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37249              		.loc 1 675 22 is_stmt 1 view .LVU12094
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37250              		.loc 1 675 25 is_stmt 0 view .LVU12095
 37251 1b16 0437     		adds	r7, r7, #4
 37252              	.LVL3835:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37253              		.loc 1 675 37 is_stmt 1 view .LVU12096
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37254              		.loc 1 675 43 is_stmt 0 view .LVU12097
 37255 1b18 0423     		movs	r3, #4
 37256 1b1a 9C46     		mov	ip, r3
 37257 1b1c E244     		add	r10, r10, ip
 37258              	.LVL3836:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37259              		.loc 1 675 55 is_stmt 1 view .LVU12098
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37260              		.loc 1 675 9 is_stmt 0 view .LVU12099
 37261 1b1e B6E7     		b	.L1431
 37262              	.LVL3837:
 37263              	.L1560:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37264              		.loc 1 675 9 view .LVU12100
 37265              	.LBE5458:
 37266              	.LBB5459:
 37267 1b20 019B     		ldr	r3, [sp, #4]
 37268 1b22 9A46     		mov	r10, r3
 37269              	.LVL3838:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37270              		.loc 1 675 9 view .LVU12101
 37271 1b24 5F46     		mov	r7, fp
 37272 1b26 B2E7     		b	.L1431
 37273              	.LVL3839:
 37274              	.L1639:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37275              		.loc 1 675 9 view .LVU12102
 37276              	.LBE5459:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 37277              		.loc 1 680 5 is_stmt 1 view .LVU12103
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37278              		.loc 1 681 5 view .LVU12104
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37279              		.loc 1 681 23 is_stmt 0 view .LVU12105
 37280 1b28 029B     		ldr	r3, [sp, #8]
 37281 1b2a 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37282              		.loc 1 681 8 view .LVU12106
 37283 1b2c 9F42     		cmp	r7, r3
 37284 1b2e 08D2     		bcs	.L1433
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37285              		.loc 1 681 32 view .LVU12107
 37286 1b30 5046     		mov	r0, r10
 37287 1b32 FFF7FEFF 		bl	LZ4_read16
 37288              	.LVL3840:
 37289 1b36 8046     		mov	r8, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37290              		.loc 1 681 54 view .LVU12108
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 907


 37291 1b38 3800     		movs	r0, r7
 37292 1b3a FFF7FEFF 		bl	LZ4_read16
 37293              	.LVL3841:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37294              		.loc 1 681 28 view .LVU12109
 37295 1b3e 8045     		cmp	r8, r0
 37296 1b40 0AD0     		beq	.L1643
 37297              	.L1433:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37298              		.loc 1 682 5 is_stmt 1 view .LVU12110
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37299              		.loc 1 682 8 is_stmt 0 view .LVU12111
 37300 1b42 129B     		ldr	r3, [sp, #72]
 37301 1b44 BB42     		cmp	r3, r7
 37302 1b46 04D9     		bls	.L1434
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37303              		.loc 1 682 28 view .LVU12112
 37304 1b48 5346     		mov	r3, r10
 37305 1b4a 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37306              		.loc 1 682 39 view .LVU12113
 37307 1b4c 3B78     		ldrb	r3, [r7]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37308              		.loc 1 682 24 view .LVU12114
 37309 1b4e 9A42     		cmp	r2, r3
 37310 1b50 07D0     		beq	.L1644
 37311              	.L1434:
 683:Core/Src/lz4.c **** }
 37312              		.loc 1 683 5 is_stmt 1 view .LVU12115
 683:Core/Src/lz4.c **** }
 37313              		.loc 1 683 27 is_stmt 0 view .LVU12116
 37314 1b52 5B46     		mov	r3, fp
 37315 1b54 FF1A     		subs	r7, r7, r3
 37316              	.LVL3842:
 683:Core/Src/lz4.c **** }
 37317              		.loc 1 683 12 view .LVU12117
 37318 1b56 AEE7     		b	.L1429
 37319              	.LVL3843:
 37320              	.L1643:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37321              		.loc 1 681 74 is_stmt 1 view .LVU12118
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37322              		.loc 1 681 77 is_stmt 0 view .LVU12119
 37323 1b58 0237     		adds	r7, r7, #2
 37324              	.LVL3844:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37325              		.loc 1 681 82 is_stmt 1 view .LVU12120
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37326              		.loc 1 681 88 is_stmt 0 view .LVU12121
 37327 1b5a 0223     		movs	r3, #2
 37328 1b5c 9C46     		mov	ip, r3
 37329 1b5e E244     		add	r10, r10, ip
 37330              	.LVL3845:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37331              		.loc 1 681 88 view .LVU12122
 37332 1b60 EFE7     		b	.L1433
 37333              	.L1644:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 908


 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37334              		.loc 1 682 46 is_stmt 1 view .LVU12123
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37335              		.loc 1 682 49 is_stmt 0 view .LVU12124
 37336 1b62 0137     		adds	r7, r7, #1
 37337              	.LVL3846:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37338              		.loc 1 682 49 view .LVU12125
 37339 1b64 F5E7     		b	.L1434
 37340              	.LVL3847:
 37341              	.L1436:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37342              		.loc 1 682 49 view .LVU12126
 37343              	.LBE5460:
 37344              	.LBE5461:
 37345              	.LBE5463:
 37346              	.LBE5443:
 37347              	.LBB5464:
 37348              	.LBB5465:
 37349              	.LBB5466:
 670:Core/Src/lz4.c ****     }   }
 37350              		.loc 1 670 13 is_stmt 1 view .LVU12127
 670:Core/Src/lz4.c ****     }   }
 37351              		.loc 1 670 20 is_stmt 0 view .LVU12128
 37352 1b66 FFF7FEFF 		bl	LZ4_NbCommonBytes
 37353              	.LVL3848:
 670:Core/Src/lz4.c ****     }   }
 37354              		.loc 1 670 20 view .LVU12129
 37355 1b6a 0600     		movs	r6, r0
 670:Core/Src/lz4.c ****     }   }
 37356              		.loc 1 670 20 view .LVU12130
 37357 1b6c 0DE0     		b	.L1437
 37358              	.L1679:
 37359 1b6e C046     		.align	2
 37360              	.L1678:
 37361 1b70 10400000 		.word	16400
 37362 1b74 08400000 		.word	16392
 37363 1b78 0C400000 		.word	16396
 37364 1b7c FFFF0000 		.word	65535
 37365              	.LVL3849:
 37366              	.L1438:
 670:Core/Src/lz4.c ****     }   }
 37367              		.loc 1 670 20 view .LVU12131
 37368              	.LBE5466:
 37369              	.LBB5467:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 37370              		.loc 1 676 9 is_stmt 1 view .LVU12132
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 37371              		.loc 1 676 16 is_stmt 0 view .LVU12133
 37372 1b80 FFF7FEFF 		bl	LZ4_NbCommonBytes
 37373              	.LVL3850:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 37374              		.loc 1 676 13 view .LVU12134
 37375 1b84 3618     		adds	r6, r6, r0
 37376              	.LVL3851:
 677:Core/Src/lz4.c ****     }
 37377              		.loc 1 677 9 is_stmt 1 view .LVU12135
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 909


 677:Core/Src/lz4.c ****     }
 37378              		.loc 1 677 31 is_stmt 0 view .LVU12136
 37379 1b86 5346     		mov	r3, r10
 37380 1b88 F61A     		subs	r6, r6, r3
 37381              	.LVL3852:
 37382              	.L1437:
 677:Core/Src/lz4.c ****     }
 37383              		.loc 1 677 31 view .LVU12137
 37384              	.LBE5467:
 37385              	.LBE5465:
 37386              	.LBE5464:
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 37387              		.loc 1 1153 17 is_stmt 1 view .LVU12138
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 37388              		.loc 1 1153 20 is_stmt 0 view .LVU12139
 37389 1b8a 331D     		adds	r3, r6, #4
 37390 1b8c E418     		adds	r4, r4, r3
 37391              	.LVL3853:
 37392              	.L1426:
1154:Core/Src/lz4.c ****             }
 37393              		.loc 1 1154 17 is_stmt 1 view .LVU12140
1154:Core/Src/lz4.c ****             }
 37394              		.loc 1 1154 84 view .LVU12141
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 37395              		.loc 1 1157 13 view .LVU12142
1158:Core/Src/lz4.c ****                 if (outputDirective == fillOutput) {
 37396              		.loc 1 1158 18 is_stmt 0 view .LVU12143
 37397 1b8e 3000     		movs	r0, r6
 37398 1b90 F030     		adds	r0, r0, #240
 37399 1b92 FF21     		movs	r1, #255
 37400 1b94 FFF7FEFF 		bl	__aeabi_uidiv
 37401              	.LVL3854:
 37402 1b98 0630     		adds	r0, r0, #6
 37403 1b9a 2818     		adds	r0, r5, r0
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 37404              		.loc 1 1157 35 view .LVU12144
 37405 1b9c 109B     		ldr	r3, [sp, #64]
 37406 1b9e 8342     		cmp	r3, r0
 37407 1ba0 01D2     		bcs	.LCB47701
 37408 1ba2 00F0BEFC 		bl	.L1583	@far jump
 37409              	.LCB47701:
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 37410              		.loc 1 1183 13 is_stmt 1 view .LVU12145
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 37411              		.loc 1 1183 16 is_stmt 0 view .LVU12146
 37412 1ba6 0E2E     		cmp	r6, #14
 37413 1ba8 00D9     		bls	.LCB47709
 37414 1baa B8E0     		b	.L1645	@long jump
 37415              	.LCB47709:
1195:Core/Src/lz4.c ****         }
 37416              		.loc 1 1195 17 is_stmt 1 view .LVU12147
1195:Core/Src/lz4.c ****         }
 37417              		.loc 1 1195 27 is_stmt 0 view .LVU12148
 37418 1bac F6B2     		uxtb	r6, r6
 37419              	.LVL3855:
1195:Core/Src/lz4.c ****         }
 37420              		.loc 1 1195 24 view .LVU12149
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 910


 37421 1bae 0E9A     		ldr	r2, [sp, #56]
 37422 1bb0 1378     		ldrb	r3, [r2]
 37423 1bb2 F618     		adds	r6, r6, r3
 37424 1bb4 1670     		strb	r6, [r2]
 37425 1bb6 0E95     		str	r5, [sp, #56]
 37426              	.LVL3856:
 37427              	.L1446:
1195:Core/Src/lz4.c ****         }
 37428              		.loc 1 1195 24 view .LVU12150
 37429              	.LBE5442:
1198:Core/Src/lz4.c **** 
 37430              		.loc 1 1198 9 is_stmt 1 view .LVU12151
1200:Core/Src/lz4.c **** 
 37431              		.loc 1 1200 9 view .LVU12152
1203:Core/Src/lz4.c **** 
 37432              		.loc 1 1203 9 view .LVU12153
1203:Core/Src/lz4.c **** 
 37433              		.loc 1 1203 12 is_stmt 0 view .LVU12154
 37434 1bb8 079B     		ldr	r3, [sp, #28]
 37435 1bba A342     		cmp	r3, r4
 37436 1bbc 00D8     		bhi	.LCB47731
 37437 1bbe E7E0     		b	.L1562	@long jump
 37438              	.LCB47731:
 37439              	.LBB5473:
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 37440              		.loc 1 1206 13 is_stmt 1 view .LVU12155
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 37441              		.loc 1 1206 46 is_stmt 0 view .LVU12156
 37442 1bc0 A51E     		subs	r5, r4, #2
 37443              	.LVL3857:
 37444              	.LBB5474:
 37445              	.LBI5474:
 778:Core/Src/lz4.c **** {
 37446              		.loc 1 778 22 is_stmt 1 view .LVU12157
 37447              	.LBB5475:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 37448              		.loc 1 780 5 view .LVU12158
 781:Core/Src/lz4.c **** }
 37449              		.loc 1 781 5 view .LVU12159
 781:Core/Src/lz4.c **** }
 37450              		.loc 1 781 12 is_stmt 0 view .LVU12160
 37451 1bc2 2800     		movs	r0, r5
 37452 1bc4 FFF7FEFF 		bl	LZ4_read32
 37453              	.LVL3858:
 37454              	.LBB5476:
 37455              	.LBI5476:
 758:Core/Src/lz4.c **** {
 37456              		.loc 1 758 22 is_stmt 1 view .LVU12161
 37457              	.LBB5477:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 37458              		.loc 1 760 5 view .LVU12162
 763:Core/Src/lz4.c **** }
 37459              		.loc 1 763 9 view .LVU12163
 763:Core/Src/lz4.c **** }
 37460              		.loc 1 763 27 is_stmt 0 view .LVU12164
 37461 1bc8 8300     		lsls	r3, r0, #2
 37462 1bca 1B18     		adds	r3, r3, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 911


 37463 1bcc 5B01     		lsls	r3, r3, #5
 37464 1bce 1B1A     		subs	r3, r3, r0
 37465 1bd0 5A01     		lsls	r2, r3, #5
 37466 1bd2 9B18     		adds	r3, r3, r2
 37467 1bd4 9B00     		lsls	r3, r3, #2
 37468 1bd6 1B1A     		subs	r3, r3, r0
 37469 1bd8 5A01     		lsls	r2, r3, #5
 37470 1bda D21A     		subs	r2, r2, r3
 37471 1bdc 1302     		lsls	r3, r2, #8
 37472 1bde 9B1A     		subs	r3, r3, r2
 37473 1be0 1B01     		lsls	r3, r3, #4
 37474 1be2 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 37475              		.loc 1 763 42 view .LVU12165
 37476 1be4 1B0D     		lsrs	r3, r3, #20
 37477              	.LVL3859:
 763:Core/Src/lz4.c **** }
 37478              		.loc 1 763 42 view .LVU12166
 37479              	.LBE5477:
 37480              	.LBE5476:
 37481              	.LBE5475:
 37482              	.LBE5474:
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 37483              		.loc 1 1207 13 is_stmt 1 view .LVU12167
 37484              	.LBB5478:
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 37485              		.loc 1 1210 17 view .LVU12168
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 37486              		.loc 1 1210 46 is_stmt 0 view .LVU12169
 37487 1be6 059E     		ldr	r6, [sp, #20]
 37488 1be8 AD1B     		subs	r5, r5, r6
 37489              	.LVL3860:
1211:Core/Src/lz4.c ****         }   }
 37490              		.loc 1 1211 17 is_stmt 1 view .LVU12170
 37491              	.LBB5479:
 37492              	.LBI5479:
 796:Core/Src/lz4.c **** {
 37493              		.loc 1 796 23 view .LVU12171
 37494              	.LBE5479:
 37495              	.LBE5478:
 37496              	.LBE5473:
 37497              	.LBE5508:
 37498              	.LBE5520:
 37499              	.LBE5527:
 37500              	.LBE5534:
 37501              	.LBE5541:
 37502              	.LBE5957:
 798:Core/Src/lz4.c ****     {
 37503              		.loc 1 798 5 view .LVU12172
 37504              	.LBB5958:
 37505              	.LBB5542:
 37506              	.LBB5535:
 37507              	.LBB5528:
 37508              	.LBB5521:
 37509              	.LBB5509:
 37510              	.LBB5483:
 37511              	.LBB5482:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 912


 37512              	.LBB5481:
 37513              	.LBB5480:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 37514              		.loc 1 803 19 view .LVU12173
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 37515              		.loc 1 803 54 view .LVU12174
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 37516              		.loc 1 803 63 is_stmt 0 view .LVU12175
 37517 1bea 9B00     		lsls	r3, r3, #2
 37518              	.LVL3861:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 37519              		.loc 1 803 67 view .LVU12176
 37520 1bec 4A46     		mov	r2, r9
 37521              	.LVL3862:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 37522              		.loc 1 803 67 view .LVU12177
 37523 1bee D550     		str	r5, [r2, r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 37524              		.loc 1 803 74 is_stmt 1 view .LVU12178
 37525              	.LVL3863:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 37526              		.loc 1 803 74 is_stmt 0 view .LVU12179
 37527              	.LBE5480:
 37528              	.LBE5481:
 37529              	.LBE5482:
 37530              	.LBE5483:
1215:Core/Src/lz4.c **** 
 37531              		.loc 1 1215 9 is_stmt 1 view .LVU12180
 37532              	.LBB5484:
1225:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
 37533              		.loc 1 1225 13 view .LVU12181
 37534              	.LBB5485:
 37535              	.LBI5485:
 778:Core/Src/lz4.c **** {
 37536              		.loc 1 778 22 view .LVU12182
 37537              	.LBB5486:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 37538              		.loc 1 780 5 view .LVU12183
 781:Core/Src/lz4.c **** }
 37539              		.loc 1 781 5 view .LVU12184
 781:Core/Src/lz4.c **** }
 37540              		.loc 1 781 12 is_stmt 0 view .LVU12185
 37541 1bf0 2000     		movs	r0, r4
 37542              	.LVL3864:
 781:Core/Src/lz4.c **** }
 37543              		.loc 1 781 12 view .LVU12186
 37544 1bf2 FFF7FEFF 		bl	LZ4_read32
 37545              	.LVL3865:
 37546              	.LBB5487:
 37547              	.LBI5487:
 758:Core/Src/lz4.c **** {
 37548              		.loc 1 758 22 is_stmt 1 view .LVU12187
 37549              	.LBB5488:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 37550              		.loc 1 760 5 view .LVU12188
 763:Core/Src/lz4.c **** }
 37551              		.loc 1 763 9 view .LVU12189
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 913


 763:Core/Src/lz4.c **** }
 37552              		.loc 1 763 27 is_stmt 0 view .LVU12190
 37553 1bf6 8300     		lsls	r3, r0, #2
 37554 1bf8 1B18     		adds	r3, r3, r0
 37555 1bfa 5B01     		lsls	r3, r3, #5
 37556 1bfc 1B1A     		subs	r3, r3, r0
 37557 1bfe 5A01     		lsls	r2, r3, #5
 37558 1c00 9B18     		adds	r3, r3, r2
 37559 1c02 9B00     		lsls	r3, r3, #2
 37560 1c04 1B1A     		subs	r3, r3, r0
 37561 1c06 5A01     		lsls	r2, r3, #5
 37562 1c08 D21A     		subs	r2, r2, r3
 37563 1c0a 1302     		lsls	r3, r2, #8
 37564 1c0c 9B1A     		subs	r3, r3, r2
 37565 1c0e 1B01     		lsls	r3, r3, #4
 37566 1c10 1B18     		adds	r3, r3, r0
 763:Core/Src/lz4.c **** }
 37567              		.loc 1 763 42 view .LVU12191
 37568 1c12 1B0D     		lsrs	r3, r3, #20
 37569              	.LVL3866:
 763:Core/Src/lz4.c **** }
 37570              		.loc 1 763 42 view .LVU12192
 37571              	.LBE5488:
 37572              	.LBE5487:
 37573              	.LBE5486:
 37574              	.LBE5485:
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 37575              		.loc 1 1226 13 is_stmt 1 view .LVU12193
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 37576              		.loc 1 1226 41 is_stmt 0 view .LVU12194
 37577 1c14 A21B     		subs	r2, r4, r6
 37578 1c16 9046     		mov	r8, r2
 37579              	.LVL3867:
1227:Core/Src/lz4.c ****             assert(matchIndex < current);
 37580              		.loc 1 1227 13 is_stmt 1 view .LVU12195
 37581              	.LBB5489:
 37582              	.LBI5489:
 827:Core/Src/lz4.c **** {
 37583              		.loc 1 827 22 view .LVU12196
 37584              	.LBB5490:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 37585              		.loc 1 829 5 view .LVU12197
 37586              	.LBE5490:
 37587              	.LBE5489:
 37588              	.LBE5484:
 37589              	.LBE5509:
 37590              	.LBE5521:
 37591              	.LBE5528:
 37592              	.LBE5535:
 37593              	.LBE5542:
 37594              	.LBE5958:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 37595              		.loc 1 829 44 view .LVU12198
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 37596              		.loc 1 830 5 view .LVU12199
 37597              	.LBB5959:
 37598              	.LBB5543:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 914


 37599              	.LBB5536:
 37600              	.LBB5529:
 37601              	.LBB5522:
 37602              	.LBB5510:
 37603              	.LBB5496:
 37604              	.LBB5492:
 37605              	.LBB5491:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 37606              		.loc 1 831 9 view .LVU12200
 832:Core/Src/lz4.c ****         return hashTable[h];
 37607              		.loc 1 832 9 view .LVU12201
 833:Core/Src/lz4.c ****     }
 37608              		.loc 1 833 9 view .LVU12202
 833:Core/Src/lz4.c ****     }
 37609              		.loc 1 833 25 is_stmt 0 view .LVU12203
 37610 1c18 9B00     		lsls	r3, r3, #2
 37611              	.LVL3868:
 833:Core/Src/lz4.c ****     }
 37612              		.loc 1 833 25 view .LVU12204
 37613 1c1a 4B44     		add	r3, r3, r9
 37614 1c1c 1E68     		ldr	r6, [r3]
 37615              	.LVL3869:
 833:Core/Src/lz4.c ****     }
 37616              		.loc 1 833 25 view .LVU12205
 37617              	.LBE5491:
 37618              	.LBE5492:
1228:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
 37619              		.loc 1 1228 13 is_stmt 1 view .LVU12206
1229:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 37620              		.loc 1 1229 13 view .LVU12207
1241:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 37621              		.loc 1 1241 20 view .LVU12208
1242:Core/Src/lz4.c ****                     assert(dictBase);
 37622              		.loc 1 1242 17 view .LVU12209
1242:Core/Src/lz4.c ****                     assert(dictBase);
 37623              		.loc 1 1242 20 is_stmt 0 view .LVU12210
 37624 1c1e 0A9A     		ldr	r2, [sp, #40]
 37625              	.LVL3870:
1242:Core/Src/lz4.c ****                     assert(dictBase);
 37626              		.loc 1 1242 20 view .LVU12211
 37627 1c20 B242     		cmp	r2, r6
 37628 1c22 00D8     		bhi	.LCB47926
 37629 1c24 A0E0     		b	.L1447	@long jump
 37630              	.LCB47926:
1243:Core/Src/lz4.c ****                     match = dictBase + matchIndex;
 37631              		.loc 1 1243 21 is_stmt 1 view .LVU12212
1244:Core/Src/lz4.c ****                     lowLimit = dictionary;   /* required for match length counter */
 37632              		.loc 1 1244 21 view .LVU12213
1244:Core/Src/lz4.c ****                     lowLimit = dictionary;   /* required for match length counter */
 37633              		.loc 1 1244 27 is_stmt 0 view .LVU12214
 37634 1c26 0D9A     		ldr	r2, [sp, #52]
 37635 1c28 9719     		adds	r7, r2, r6
 37636              	.LVL3871:
1245:Core/Src/lz4.c ****                 } else {
 37637              		.loc 1 1245 21 is_stmt 1 view .LVU12215
1245:Core/Src/lz4.c ****                 } else {
 37638              		.loc 1 1245 30 is_stmt 0 view .LVU12216
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 915


 37639 1c2a 0B9A     		ldr	r2, [sp, #44]
 37640 1c2c 0992     		str	r2, [sp, #36]
 37641              	.LVL3872:
 37642              	.L1448:
1253:Core/Src/lz4.c ****             assert(matchIndex < current);
 37643              		.loc 1 1253 13 is_stmt 1 view .LVU12217
 37644              	.LBB5493:
 37645              	.LBI5493:
 796:Core/Src/lz4.c **** {
 37646              		.loc 1 796 23 view .LVU12218
 37647              	.LBE5493:
 37648              	.LBE5496:
 37649              	.LBE5510:
 37650              	.LBE5522:
 37651              	.LBE5529:
 37652              	.LBE5536:
 37653              	.LBE5543:
 37654              	.LBE5959:
 798:Core/Src/lz4.c ****     {
 37655              		.loc 1 798 5 view .LVU12219
 37656              	.LBB5960:
 37657              	.LBB5544:
 37658              	.LBB5537:
 37659              	.LBB5530:
 37660              	.LBB5523:
 37661              	.LBB5511:
 37662              	.LBB5497:
 37663              	.LBB5495:
 37664              	.LBB5494:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 37665              		.loc 1 803 19 view .LVU12220
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 37666              		.loc 1 803 54 view .LVU12221
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 37667              		.loc 1 803 67 is_stmt 0 view .LVU12222
 37668 1c2e 4246     		mov	r2, r8
 37669              	.LVL3873:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 37670              		.loc 1 803 67 view .LVU12223
 37671 1c30 1A60     		str	r2, [r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 37672              		.loc 1 803 74 is_stmt 1 view .LVU12224
 37673              	.LVL3874:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 37674              		.loc 1 803 74 is_stmt 0 view .LVU12225
 37675              	.LBE5494:
 37676              	.LBE5495:
1254:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
 37677              		.loc 1 1254 13 is_stmt 1 view .LVU12226
1255:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
 37678              		.loc 1 1255 13 view .LVU12227
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 37679              		.loc 1 1256 15 is_stmt 0 view .LVU12228
 37680 1c32 089B     		ldr	r3, [sp, #32]
 37681 1c34 B342     		cmp	r3, r6
 37682 1c36 00D9     		bls	.LCB47988
 37683 1c38 9BE0     		b	.L1449	@long jump
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 916


 37684              	.LCB47988:
 37685              	.LVL3875:
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 37686              		.loc 1 1256 108 view .LVU12229
 37687 1c3a D34B     		ldr	r3, .L1680
 37688 1c3c F318     		adds	r3, r6, r3
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 37689              		.loc 1 1256 15 view .LVU12230
 37690 1c3e 9845     		cmp	r8, r3
 37691 1c40 00D9     		bls	.LCB47994
 37692 1c42 96E0     		b	.L1449	@long jump
 37693              	.LCB47994:
1257:Core/Src/lz4.c ****                 token=op++;
 37694              		.loc 1 1257 19 view .LVU12231
 37695 1c44 3800     		movs	r0, r7
 37696              	.LVL3876:
1257:Core/Src/lz4.c ****                 token=op++;
 37697              		.loc 1 1257 19 view .LVU12232
 37698 1c46 FFF7FEFF 		bl	LZ4_read32
 37699              	.LVL3877:
1257:Core/Src/lz4.c ****                 token=op++;
 37700              		.loc 1 1257 19 view .LVU12233
 37701 1c4a 0500     		movs	r5, r0
 37702              	.LVL3878:
1257:Core/Src/lz4.c ****                 token=op++;
 37703              		.loc 1 1257 40 view .LVU12234
 37704 1c4c 2000     		movs	r0, r4
 37705 1c4e FFF7FEFF 		bl	LZ4_read32
 37706              	.LVL3879:
1257:Core/Src/lz4.c ****                 token=op++;
 37707              		.loc 1 1257 15 view .LVU12235
 37708 1c52 8542     		cmp	r5, r0
 37709 1c54 00D0     		beq	.LCB48005
 37710 1c56 8CE0     		b	.L1449	@long jump
 37711              	.LCB48005:
1258:Core/Src/lz4.c ****                 *token=0;
 37712              		.loc 1 1258 17 is_stmt 1 view .LVU12236
1258:Core/Src/lz4.c ****                 *token=0;
 37713              		.loc 1 1258 25 is_stmt 0 view .LVU12237
 37714 1c58 0E9A     		ldr	r2, [sp, #56]
 37715 1c5a 551C     		adds	r5, r2, #1
 37716              	.LVL3880:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 37717              		.loc 1 1259 17 is_stmt 1 view .LVU12238
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 37718              		.loc 1 1259 23 is_stmt 0 view .LVU12239
 37719 1c5c 0023     		movs	r3, #0
 37720 1c5e 1370     		strb	r3, [r2]
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 37721              		.loc 1 1260 17 is_stmt 1 view .LVU12240
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 37722              		.loc 1 1260 35 view .LVU12241
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 37723              		.loc 1 1260 42 is_stmt 0 view .LVU12242
 37724 1c60 4346     		mov	r3, r8
 37725 1c62 991B     		subs	r1, r3, r6
 37726              	.LVL3881:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 917


1261:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
 37727              		.loc 1 1261 17 is_stmt 1 view .LVU12243
1262:Core/Src/lz4.c ****                 goto _next_match;
 37728              		.loc 1 1262 97 view .LVU12244
1263:Core/Src/lz4.c ****             }
 37729              		.loc 1 1263 17 view .LVU12245
 37730              	.L1450:
1263:Core/Src/lz4.c ****             }
 37731              		.loc 1 1263 17 is_stmt 0 view .LVU12246
 37732              	.LBE5497:
 37733              	.LBB5498:
1104:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
 37734              		.loc 1 1104 13 is_stmt 1 view .LVU12247
1105:Core/Src/lz4.c ****         }
 37735              		.loc 1 1105 101 view .LVU12248
 37736              	.LBE5498:
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 37737              		.loc 1 1117 9 view .LVU12249
1125:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
 37738              		.loc 1 1125 9 view .LVU12250
1126:Core/Src/lz4.c ****             assert(offset <= LZ4_DISTANCE_MAX && offset > 0);
 37739              		.loc 1 1126 13 view .LVU12251
1126:Core/Src/lz4.c ****             assert(offset <= LZ4_DISTANCE_MAX && offset > 0);
 37740              		.loc 1 1126 111 view .LVU12252
1127:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)offset); op+=2;
 37741              		.loc 1 1127 13 view .LVU12253
1128:Core/Src/lz4.c ****         } else  {
 37742              		.loc 1 1128 13 view .LVU12254
 37743 1c64 89B2     		uxth	r1, r1
 37744              	.LVL3882:
1128:Core/Src/lz4.c ****         } else  {
 37745              		.loc 1 1128 13 is_stmt 0 view .LVU12255
 37746 1c66 2800     		movs	r0, r5
 37747 1c68 FFF7FEFF 		bl	LZ4_writeLE16
 37748              	.LVL3883:
1128:Core/Src/lz4.c ****         } else  {
 37749              		.loc 1 1128 45 is_stmt 1 view .LVU12256
1128:Core/Src/lz4.c ****         } else  {
 37750              		.loc 1 1128 47 is_stmt 0 view .LVU12257
 37751 1c6c 0235     		adds	r5, r5, #2
 37752              	.LVL3884:
 37753              	.LBB5499:
1136:Core/Src/lz4.c **** 
 37754              		.loc 1 1136 13 is_stmt 1 view .LVU12258
1138:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
 37755              		.loc 1 1138 13 view .LVU12259
1139:Core/Src/lz4.c ****                 const BYTE* limit = ip + (dictEnd-match);
 37756              		.loc 1 1139 15 is_stmt 0 view .LVU12260
 37757 1c6e 0B9B     		ldr	r3, [sp, #44]
 37758 1c70 099A     		ldr	r2, [sp, #36]
 37759 1c72 9342     		cmp	r3, r2
 37760 1c74 00D1     		bne	.LCB48077
 37761 1c76 B3E6     		b	.L1646	@long jump
 37762              	.LCB48077:
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 37763              		.loc 1 1152 17 is_stmt 1 view .LVU12261
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 918


 37764              		.loc 1 1152 29 is_stmt 0 view .LVU12262
 37765 1c78 231D     		adds	r3, r4, #4
 37766 1c7a 9A46     		mov	r10, r3
 37767 1c7c 3B1D     		adds	r3, r7, #4
 37768 1c7e 9846     		mov	r8, r3
 37769              	.LVL3885:
 37770              	.LBB5472:
 37771              	.LBI5464:
 661:Core/Src/lz4.c **** {
 37772              		.loc 1 661 10 is_stmt 1 view .LVU12263
 37773              	.LBB5471:
 663:Core/Src/lz4.c **** 
 37774              		.loc 1 663 5 view .LVU12264
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 37775              		.loc 1 665 5 view .LVU12265
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 37776              		.loc 1 665 9 is_stmt 0 view .LVU12266
 37777 1c80 029B     		ldr	r3, [sp, #8]
 37778              	.LVL3886:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 37779              		.loc 1 665 9 view .LVU12267
 37780 1c82 0822     		movs	r2, #8
 37781 1c84 5242     		rsbs	r2, r2, #0
 37782 1c86 9446     		mov	ip, r2
 37783 1c88 6344     		add	r3, r3, ip
 37784 1c8a 9B46     		mov	fp, r3
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 37785              		.loc 1 665 8 view .LVU12268
 37786 1c8c 9A45     		cmp	r10, r3
 37787 1c8e 25D2     		bcs	.L1561
 37788              	.LBB5468:
 666:Core/Src/lz4.c ****         if (!diff) {
 37789              		.loc 1 666 9 is_stmt 1 view .LVU12269
 666:Core/Src/lz4.c ****         if (!diff) {
 37790              		.loc 1 666 28 is_stmt 0 view .LVU12270
 37791 1c90 4046     		mov	r0, r8
 37792 1c92 FFF7FEFF 		bl	LZ4_read_ARCH
 37793              	.LVL3887:
 37794 1c96 0600     		movs	r6, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 37795              		.loc 1 666 52 view .LVU12271
 37796 1c98 5046     		mov	r0, r10
 37797 1c9a FFF7FEFF 		bl	LZ4_read_ARCH
 37798              	.LVL3888:
 37799 1c9e 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 37800              		.loc 1 666 21 view .LVU12272
 37801 1ca0 3000     		movs	r0, r6
 37802 1ca2 5840     		eors	r0, r3
 37803              	.LVL3889:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 37804              		.loc 1 667 9 is_stmt 1 view .LVU12273
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 37805              		.loc 1 667 12 is_stmt 0 view .LVU12274
 37806 1ca4 9E42     		cmp	r6, r3
 37807 1ca6 00D0     		beq	.LCB48117
 37808 1ca8 5DE7     		b	.L1436	@long jump
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 919


 37809              	.LCB48117:
 668:Core/Src/lz4.c ****         } else {
 37810              		.loc 1 668 13 is_stmt 1 view .LVU12275
 668:Core/Src/lz4.c ****         } else {
 37811              		.loc 1 668 16 is_stmt 0 view .LVU12276
 37812 1caa 2600     		movs	r6, r4
 37813 1cac 0836     		adds	r6, r6, #8
 37814              	.LVL3890:
 668:Core/Src/lz4.c ****         } else {
 37815              		.loc 1 668 28 is_stmt 1 view .LVU12277
 668:Core/Src/lz4.c ****         } else {
 37816              		.loc 1 668 34 is_stmt 0 view .LVU12278
 37817 1cae 0823     		movs	r3, #8
 37818 1cb0 9846     		mov	r8, r3
 37819              	.LVL3891:
 668:Core/Src/lz4.c ****         } else {
 37820              		.loc 1 668 34 view .LVU12279
 37821 1cb2 B844     		add	r8, r8, r7
 37822              	.LVL3892:
 37823              	.L1439:
 668:Core/Src/lz4.c ****         } else {
 37824              		.loc 1 668 34 view .LVU12280
 37825              	.LBE5468:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 37826              		.loc 1 673 11 is_stmt 1 view .LVU12281
 37827 1cb4 5E45     		cmp	r6, fp
 37828 1cb6 13D2     		bcs	.L1647
 37829              	.LBB5469:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 37830              		.loc 1 674 9 view .LVU12282
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 37831              		.loc 1 674 28 is_stmt 0 view .LVU12283
 37832 1cb8 4046     		mov	r0, r8
 37833 1cba FFF7FEFF 		bl	LZ4_read_ARCH
 37834              	.LVL3893:
 37835 1cbe 0700     		movs	r7, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 37836              		.loc 1 674 52 view .LVU12284
 37837 1cc0 3000     		movs	r0, r6
 37838 1cc2 FFF7FEFF 		bl	LZ4_read_ARCH
 37839              	.LVL3894:
 37840 1cc6 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 37841              		.loc 1 674 21 view .LVU12285
 37842 1cc8 3800     		movs	r0, r7
 37843 1cca 5840     		eors	r0, r3
 37844              	.LVL3895:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37845              		.loc 1 675 9 is_stmt 1 view .LVU12286
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37846              		.loc 1 675 12 is_stmt 0 view .LVU12287
 37847 1ccc 9F42     		cmp	r7, r3
 37848 1cce 00D0     		beq	.LCB48158
 37849 1cd0 56E7     		b	.L1438	@long jump
 37850              	.LCB48158:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37851              		.loc 1 675 22 is_stmt 1 view .LVU12288
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 920


 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37852              		.loc 1 675 25 is_stmt 0 view .LVU12289
 37853 1cd2 0436     		adds	r6, r6, #4
 37854              	.LVL3896:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37855              		.loc 1 675 37 is_stmt 1 view .LVU12290
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37856              		.loc 1 675 43 is_stmt 0 view .LVU12291
 37857 1cd4 0423     		movs	r3, #4
 37858 1cd6 9C46     		mov	ip, r3
 37859 1cd8 E044     		add	r8, r8, ip
 37860              	.LVL3897:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37861              		.loc 1 675 55 is_stmt 1 view .LVU12292
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37862              		.loc 1 675 9 is_stmt 0 view .LVU12293
 37863 1cda EBE7     		b	.L1439
 37864              	.LVL3898:
 37865              	.L1561:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37866              		.loc 1 675 9 view .LVU12294
 37867              	.LBE5469:
 37868              	.LBB5470:
 37869 1cdc 5646     		mov	r6, r10
 37870 1cde E9E7     		b	.L1439
 37871              	.LVL3899:
 37872              	.L1647:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 37873              		.loc 1 675 9 view .LVU12295
 37874              	.LBE5470:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 37875              		.loc 1 680 5 is_stmt 1 view .LVU12296
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37876              		.loc 1 681 5 view .LVU12297
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37877              		.loc 1 681 23 is_stmt 0 view .LVU12298
 37878 1ce0 029B     		ldr	r3, [sp, #8]
 37879 1ce2 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37880              		.loc 1 681 8 view .LVU12299
 37881 1ce4 9E42     		cmp	r6, r3
 37882 1ce6 08D2     		bcs	.L1441
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37883              		.loc 1 681 32 view .LVU12300
 37884 1ce8 4046     		mov	r0, r8
 37885 1cea FFF7FEFF 		bl	LZ4_read16
 37886              	.LVL3900:
 37887 1cee 0700     		movs	r7, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37888              		.loc 1 681 54 view .LVU12301
 37889 1cf0 3000     		movs	r0, r6
 37890 1cf2 FFF7FEFF 		bl	LZ4_read16
 37891              	.LVL3901:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37892              		.loc 1 681 28 view .LVU12302
 37893 1cf6 8742     		cmp	r7, r0
 37894 1cf8 0AD0     		beq	.L1648
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 921


 37895              	.L1441:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37896              		.loc 1 682 5 is_stmt 1 view .LVU12303
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37897              		.loc 1 682 8 is_stmt 0 view .LVU12304
 37898 1cfa 129B     		ldr	r3, [sp, #72]
 37899 1cfc B342     		cmp	r3, r6
 37900 1cfe 04D9     		bls	.L1442
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37901              		.loc 1 682 28 view .LVU12305
 37902 1d00 4346     		mov	r3, r8
 37903 1d02 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37904              		.loc 1 682 39 view .LVU12306
 37905 1d04 3378     		ldrb	r3, [r6]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37906              		.loc 1 682 24 view .LVU12307
 37907 1d06 9A42     		cmp	r2, r3
 37908 1d08 07D0     		beq	.L1649
 37909              	.L1442:
 683:Core/Src/lz4.c **** }
 37910              		.loc 1 683 5 is_stmt 1 view .LVU12308
 683:Core/Src/lz4.c **** }
 37911              		.loc 1 683 27 is_stmt 0 view .LVU12309
 37912 1d0a 5346     		mov	r3, r10
 37913 1d0c F61A     		subs	r6, r6, r3
 37914              	.LVL3902:
 683:Core/Src/lz4.c **** }
 37915              		.loc 1 683 12 view .LVU12310
 37916 1d0e 3CE7     		b	.L1437
 37917              	.LVL3903:
 37918              	.L1648:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37919              		.loc 1 681 74 is_stmt 1 view .LVU12311
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37920              		.loc 1 681 77 is_stmt 0 view .LVU12312
 37921 1d10 0236     		adds	r6, r6, #2
 37922              	.LVL3904:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37923              		.loc 1 681 82 is_stmt 1 view .LVU12313
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37924              		.loc 1 681 88 is_stmt 0 view .LVU12314
 37925 1d12 0223     		movs	r3, #2
 37926 1d14 9C46     		mov	ip, r3
 37927 1d16 E044     		add	r8, r8, ip
 37928              	.LVL3905:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 37929              		.loc 1 681 88 view .LVU12315
 37930 1d18 EFE7     		b	.L1441
 37931              	.L1649:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37932              		.loc 1 682 46 is_stmt 1 view .LVU12316
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37933              		.loc 1 682 49 is_stmt 0 view .LVU12317
 37934 1d1a 0136     		adds	r6, r6, #1
 37935              	.LVL3906:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 922


 37936              		.loc 1 682 49 view .LVU12318
 37937 1d1c F5E7     		b	.L1442
 37938              	.LVL3907:
 37939              	.L1645:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 37940              		.loc 1 682 49 view .LVU12319
 37941              	.LBE5471:
 37942              	.LBE5472:
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 37943              		.loc 1 1184 17 is_stmt 1 view .LVU12320
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 37944              		.loc 1 1184 24 is_stmt 0 view .LVU12321
 37945 1d1e 0E9A     		ldr	r2, [sp, #56]
 37946 1d20 1378     		ldrb	r3, [r2]
 37947 1d22 0F33     		adds	r3, r3, #15
 37948 1d24 1370     		strb	r3, [r2]
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 37949              		.loc 1 1185 17 is_stmt 1 view .LVU12322
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 37950              		.loc 1 1185 27 is_stmt 0 view .LVU12323
 37951 1d26 0F3E     		subs	r6, r6, #15
 37952              	.LVL3908:
1186:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
 37953              		.loc 1 1186 17 is_stmt 1 view .LVU12324
 37954 1d28 0121     		movs	r1, #1
 37955 1d2a 4942     		rsbs	r1, r1, #0
 37956 1d2c 2800     		movs	r0, r5
 37957 1d2e FFF7FEFF 		bl	LZ4_write32
 37958              	.LVL3909:
1187:Core/Src/lz4.c ****                     op+=4;
 37959              		.loc 1 1187 17 view .LVU12325
1187:Core/Src/lz4.c ****                     op+=4;
 37960              		.loc 1 1187 23 is_stmt 0 view .LVU12326
 37961 1d32 08E0     		b	.L1444
 37962              	.L1445:
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 37963              		.loc 1 1188 21 is_stmt 1 view .LVU12327
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 37964              		.loc 1 1188 23 is_stmt 0 view .LVU12328
 37965 1d34 0435     		adds	r5, r5, #4
 37966              	.LVL3910:
1189:Core/Src/lz4.c ****                     matchCode -= 4*255;
 37967              		.loc 1 1189 21 is_stmt 1 view .LVU12329
 37968 1d36 0121     		movs	r1, #1
 37969 1d38 4942     		rsbs	r1, r1, #0
 37970 1d3a 2800     		movs	r0, r5
 37971 1d3c FFF7FEFF 		bl	LZ4_write32
 37972              	.LVL3911:
1190:Core/Src/lz4.c ****                 }
 37973              		.loc 1 1190 21 view .LVU12330
1190:Core/Src/lz4.c ****                 }
 37974              		.loc 1 1190 31 is_stmt 0 view .LVU12331
 37975 1d40 924B     		ldr	r3, .L1680+4
 37976 1d42 9C46     		mov	ip, r3
 37977 1d44 6644     		add	r6, r6, ip
 37978              	.LVL3912:
 37979              	.L1444:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 923


1187:Core/Src/lz4.c ****                     op+=4;
 37980              		.loc 1 1187 23 is_stmt 1 view .LVU12332
 37981 1d46 FF23     		movs	r3, #255
 37982 1d48 9B00     		lsls	r3, r3, #2
 37983 1d4a 9E42     		cmp	r6, r3
 37984 1d4c F2D2     		bcs	.L1445
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 37985              		.loc 1 1192 17 view .LVU12333
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 37986              		.loc 1 1192 33 is_stmt 0 view .LVU12334
 37987 1d4e FF21     		movs	r1, #255
 37988 1d50 3000     		movs	r0, r6
 37989 1d52 FFF7FEFF 		bl	__aeabi_uidiv
 37990              	.LVL3913:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 37991              		.loc 1 1192 20 view .LVU12335
 37992 1d56 2D18     		adds	r5, r5, r0
 37993              	.LVL3914:
1193:Core/Src/lz4.c ****             } else
 37994              		.loc 1 1193 17 is_stmt 1 view .LVU12336
1193:Core/Src/lz4.c ****             } else
 37995              		.loc 1 1193 42 is_stmt 0 view .LVU12337
 37996 1d58 FF21     		movs	r1, #255
 37997 1d5a 3000     		movs	r0, r6
 37998 1d5c FFF7FEFF 		bl	__aeabi_uidivmod
 37999              	.LVL3915:
1193:Core/Src/lz4.c ****             } else
 38000              		.loc 1 1193 20 view .LVU12338
 38001 1d60 6B1C     		adds	r3, r5, #1
 38002 1d62 0E93     		str	r3, [sp, #56]
 38003              	.LVL3916:
1193:Core/Src/lz4.c ****             } else
 38004              		.loc 1 1193 23 view .LVU12339
 38005 1d64 2970     		strb	r1, [r5]
 38006 1d66 27E7     		b	.L1446
 38007              	.LVL3917:
 38008              	.L1447:
1193:Core/Src/lz4.c ****             } else
 38009              		.loc 1 1193 23 view .LVU12340
 38010              	.LBE5499:
 38011              	.LBB5500:
1247:Core/Src/lz4.c ****                     lowLimit = (const BYTE*)source;   /* required for match length counter */
 38012              		.loc 1 1247 21 is_stmt 1 view .LVU12341
1247:Core/Src/lz4.c ****                     lowLimit = (const BYTE*)source;   /* required for match length counter */
 38013              		.loc 1 1247 27 is_stmt 0 view .LVU12342
 38014 1d68 059A     		ldr	r2, [sp, #20]
 38015 1d6a 9719     		adds	r7, r2, r6
 38016              	.LVL3918:
1248:Core/Src/lz4.c ****                 }
 38017              		.loc 1 1248 21 is_stmt 1 view .LVU12343
1248:Core/Src/lz4.c ****                 }
 38018              		.loc 1 1248 30 is_stmt 0 view .LVU12344
 38019 1d6c 019A     		ldr	r2, [sp, #4]
 38020 1d6e 0992     		str	r2, [sp, #36]
 38021 1d70 5DE7     		b	.L1448
 38022              	.LVL3919:
 38023              	.L1449:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 924


1248:Core/Src/lz4.c ****                 }
 38024              		.loc 1 1248 30 view .LVU12345
 38025              	.LBE5500:
1268:Core/Src/lz4.c **** 
 38026              		.loc 1 1268 18 view .LVU12346
 38027 1d72 2600     		movs	r6, r4
 38028              	.LVL3920:
1268:Core/Src/lz4.c **** 
 38029              		.loc 1 1268 9 is_stmt 1 view .LVU12347
1268:Core/Src/lz4.c **** 
 38030              		.loc 1 1268 18 is_stmt 0 view .LVU12348
 38031 1d74 0134     		adds	r4, r4, #1
 38032              	.LVL3921:
 38033              	.LBB5501:
 38034              	.LBI5501:
 778:Core/Src/lz4.c **** {
 38035              		.loc 1 778 22 is_stmt 1 view .LVU12349
 38036              	.LBB5502:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 38037              		.loc 1 780 5 view .LVU12350
 781:Core/Src/lz4.c **** }
 38038              		.loc 1 781 5 view .LVU12351
 781:Core/Src/lz4.c **** }
 38039              		.loc 1 781 12 is_stmt 0 view .LVU12352
 38040 1d76 2000     		movs	r0, r4
 38041 1d78 FFF7FEFF 		bl	LZ4_read32
 38042              	.LVL3922:
 38043              	.LBB5503:
 38044              	.LBI5503:
 758:Core/Src/lz4.c **** {
 38045              		.loc 1 758 22 is_stmt 1 view .LVU12353
 38046              	.LBB5504:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 38047              		.loc 1 760 5 view .LVU12354
 763:Core/Src/lz4.c **** }
 38048              		.loc 1 763 9 view .LVU12355
 763:Core/Src/lz4.c **** }
 38049              		.loc 1 763 27 is_stmt 0 view .LVU12356
 38050 1d7c 844D     		ldr	r5, .L1680+8
 38051 1d7e 4543     		muls	r5, r0
 763:Core/Src/lz4.c **** }
 38052              		.loc 1 763 42 view .LVU12357
 38053 1d80 2D0D     		lsrs	r5, r5, #20
 38054 1d82 0F96     		str	r6, [sp, #60]
 38055 1d84 82E5     		b	.L1451
 38056              	.LVL3923:
 38057              	.L1556:
 763:Core/Src/lz4.c **** }
 38058              		.loc 1 763 42 view .LVU12358
 38059              	.LBE5504:
 38060              	.LBE5503:
 38061              	.LBE5502:
 38062              	.LBE5501:
 38063              	.LBE5511:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 38064              		.loc 1 946 11 view .LVU12359
 38065 1d86 039B     		ldr	r3, [sp, #12]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 925


 38066              	.LVL3924:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 38067              		.loc 1 946 11 view .LVU12360
 38068 1d88 0E93     		str	r3, [sp, #56]
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 38069              		.loc 1 934 17 view .LVU12361
 38070 1d8a 019B     		ldr	r3, [sp, #4]
 38071 1d8c 0F93     		str	r3, [sp, #60]
 38072 1d8e 07E0     		b	.L1404
 38073              	.LVL3925:
 38074              	.L1562:
 38075              	.LBB5512:
1200:Core/Src/lz4.c **** 
 38076              		.loc 1 1200 16 view .LVU12362
 38077 1d90 4F46     		mov	r7, r9
 38078 1d92 119B     		ldr	r3, [sp, #68]
 38079 1d94 9B46     		mov	fp, r3
 38080 1d96 0F94     		str	r4, [sp, #60]
 38081 1d98 02E0     		b	.L1404
 38082              	.LVL3926:
 38083              	.L1582:
1200:Core/Src/lz4.c **** 
 38084              		.loc 1 1200 16 view .LVU12363
 38085 1d9a 4F46     		mov	r7, r9
 38086              	.LVL3927:
1200:Core/Src/lz4.c **** 
 38087              		.loc 1 1200 16 view .LVU12364
 38088 1d9c 119B     		ldr	r3, [sp, #68]
 38089 1d9e 9B46     		mov	fp, r3
 38090              	.LVL3928:
 38091              	.L1404:
1200:Core/Src/lz4.c **** 
 38092              		.loc 1 1200 16 view .LVU12365
 38093              	.LBE5512:
 38094              	.LBB5513:
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 38095              		.loc 1 1274 9 is_stmt 1 view .LVU12366
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 38096              		.loc 1 1274 40 is_stmt 0 view .LVU12367
 38097 1da0 029B     		ldr	r3, [sp, #8]
 38098 1da2 0F9A     		ldr	r2, [sp, #60]
 38099 1da4 9D1A     		subs	r5, r3, r2
 38100              	.LVL3929:
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 38101              		.loc 1 1275 9 is_stmt 1 view .LVU12368
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 38102              		.loc 1 1276 46 is_stmt 0 view .LVU12369
 38103 1da6 2800     		movs	r0, r5
 38104 1da8 F030     		adds	r0, r0, #240
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 38105              		.loc 1 1276 56 view .LVU12370
 38106 1daa FF21     		movs	r1, #255
 38107 1dac FFF7FEFF 		bl	__aeabi_uidiv
 38108              	.LVL3930:
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 38109              		.loc 1 1276 31 view .LVU12371
 38110 1db0 2B18     		adds	r3, r5, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 926


 38111 1db2 0133     		adds	r3, r3, #1
 38112 1db4 0E98     		ldr	r0, [sp, #56]
 38113 1db6 8446     		mov	ip, r0
 38114 1db8 6344     		add	r3, r3, ip
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 38115              		.loc 1 1275 32 view .LVU12372
 38116 1dba 109A     		ldr	r2, [sp, #64]
 38117 1dbc 9A42     		cmp	r2, r3
 38118 1dbe 00D2     		bcs	.LCB48600
 38119 1dc0 92E3     		b	.L1563	@long jump
 38120              	.LCB48600:
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 38121              		.loc 1 1287 9 is_stmt 1 view .LVU12373
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 38122              		.loc 1 1287 69 view .LVU12374
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 38123              		.loc 1 1288 9 view .LVU12375
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 38124              		.loc 1 1288 12 is_stmt 0 view .LVU12376
 38125 1dc2 0E2D     		cmp	r5, #14
 38126 1dc4 17D9     		bls	.L1452
 38127              	.LBB5514:
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 38128              		.loc 1 1289 13 is_stmt 1 view .LVU12377
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 38129              		.loc 1 1289 20 is_stmt 0 view .LVU12378
 38130 1dc6 2A00     		movs	r2, r5
 38131 1dc8 0F3A     		subs	r2, r2, #15
 38132              	.LVL3931:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 38133              		.loc 1 1290 13 is_stmt 1 view .LVU12379
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 38134              		.loc 1 1290 16 is_stmt 0 view .LVU12380
 38135 1dca 431C     		adds	r3, r0, #1
 38136              	.LVL3932:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 38137              		.loc 1 1290 19 view .LVU12381
 38138 1dcc F021     		movs	r1, #240
 38139 1dce 0170     		strb	r1, [r0]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 38140              		.loc 1 1291 13 is_stmt 1 view .LVU12382
 38141 1dd0 03E0     		b	.L1453
 38142              	.L1454:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 38143              		.loc 1 1291 58 view .LVU12383
 38144              	.LVL3933:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 38145              		.loc 1 1291 64 is_stmt 0 view .LVU12384
 38146 1dd2 FF21     		movs	r1, #255
 38147 1dd4 1970     		strb	r1, [r3]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 38148              		.loc 1 1291 40 is_stmt 1 view .LVU12385
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 38149              		.loc 1 1291 51 is_stmt 0 view .LVU12386
 38150 1dd6 FF3A     		subs	r2, r2, #255
 38151              	.LVL3934:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 927


 38152              		.loc 1 1291 61 view .LVU12387
 38153 1dd8 0133     		adds	r3, r3, #1
 38154              	.LVL3935:
 38155              	.L1453:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 38156              		.loc 1 1291 19 is_stmt 1 view .LVU12388
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 38157              		.loc 1 1291 13 is_stmt 0 view .LVU12389
 38158 1dda FE2A     		cmp	r2, #254
 38159 1ddc F9D8     		bhi	.L1454
1292:Core/Src/lz4.c ****         } else {
 38160              		.loc 1 1292 13 is_stmt 1 view .LVU12390
1292:Core/Src/lz4.c ****         } else {
 38161              		.loc 1 1292 16 is_stmt 0 view .LVU12391
 38162 1dde 5C1C     		adds	r4, r3, #1
 38163              	.LVL3936:
1292:Core/Src/lz4.c ****         } else {
 38164              		.loc 1 1292 19 view .LVU12392
 38165 1de0 1A70     		strb	r2, [r3]
 38166              	.LVL3937:
 38167              	.L1455:
1292:Core/Src/lz4.c ****         } else {
 38168              		.loc 1 1292 19 view .LVU12393
 38169              	.LBE5514:
1296:Core/Src/lz4.c ****         ip = anchor + lastRun;
 38170              		.loc 1 1296 9 is_stmt 1 view .LVU12394
 38171 1de2 2A00     		movs	r2, r5
 38172 1de4 0F99     		ldr	r1, [sp, #60]
 38173 1de6 2000     		movs	r0, r4
 38174 1de8 FFF7FEFF 		bl	memcpy
 38175              	.LVL3938:
1297:Core/Src/lz4.c ****         op += lastRun;
 38176              		.loc 1 1297 9 view .LVU12395
1298:Core/Src/lz4.c ****     }
 38177              		.loc 1 1298 9 view .LVU12396
1298:Core/Src/lz4.c ****     }
 38178              		.loc 1 1298 12 is_stmt 0 view .LVU12397
 38179 1dec 6419     		adds	r4, r4, r5
 38180              	.LVL3939:
1298:Core/Src/lz4.c ****     }
 38181              		.loc 1 1298 12 view .LVU12398
 38182              	.LBE5513:
1301:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
 38183              		.loc 1 1301 5 is_stmt 1 view .LVU12399
1304:Core/Src/lz4.c ****     assert(result > 0);
 38184              		.loc 1 1304 5 view .LVU12400
1304:Core/Src/lz4.c ****     assert(result > 0);
 38185              		.loc 1 1304 12 is_stmt 0 view .LVU12401
 38186 1dee 039B     		ldr	r3, [sp, #12]
 38187 1df0 E31A     		subs	r3, r4, r3
 38188 1df2 9A46     		mov	r10, r3
 38189              	.LVL3940:
1305:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
 38190              		.loc 1 1305 5 is_stmt 1 view .LVU12402
1306:Core/Src/lz4.c ****     return result;
 38191              		.loc 1 1306 5 view .LVU12403
1306:Core/Src/lz4.c ****     return result;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 928


 38192              		.loc 1 1306 94 view .LVU12404
1307:Core/Src/lz4.c **** }
 38193              		.loc 1 1307 5 view .LVU12405
1307:Core/Src/lz4.c **** }
 38194              		.loc 1 1307 12 is_stmt 0 view .LVU12406
 38195 1df4 53E3     		b	.L1289
 38196              	.LVL3941:
 38197              	.L1452:
 38198              	.LBB5515:
1294:Core/Src/lz4.c ****         }
 38199              		.loc 1 1294 13 is_stmt 1 view .LVU12407
1294:Core/Src/lz4.c ****         }
 38200              		.loc 1 1294 16 is_stmt 0 view .LVU12408
 38201 1df6 0E9A     		ldr	r2, [sp, #56]
 38202 1df8 541C     		adds	r4, r2, #1
 38203              	.LVL3942:
1294:Core/Src/lz4.c ****         }
 38204              		.loc 1 1294 21 view .LVU12409
 38205 1dfa 2B01     		lsls	r3, r5, #4
1294:Core/Src/lz4.c ****         }
 38206              		.loc 1 1294 19 view .LVU12410
 38207 1dfc 1370     		strb	r3, [r2]
 38208 1dfe F0E7     		b	.L1455
 38209              	.LVL3943:
 38210              	.L1400:
1294:Core/Src/lz4.c ****         }
 38211              		.loc 1 1294 19 view .LVU12411
 38212              	.LBE5515:
 38213              	.LBE5523:
 38214              	.LBE5530:
 38215              	.LBE5537:
 38216              	.LBE5544:
1708:Core/Src/lz4.c ****             }
 38217              		.loc 1 1708 17 is_stmt 1 view .LVU12412
 38218              	.LBB5545:
 38219              	.LBI5545:
1314:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 38220              		.loc 1 1314 22 view .LVU12413
 38221              	.LBB5546:
1327:Core/Src/lz4.c ****                 srcSize, dstCapacity);
 38222              		.loc 1 1327 5 view .LVU12414
1328:Core/Src/lz4.c **** 
 38223              		.loc 1 1328 38 view .LVU12415
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 38224              		.loc 1 1330 5 view .LVU12416
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 38225              		.loc 1 1330 8 is_stmt 0 view .LVU12417
 38226 1e00 FC22     		movs	r2, #252
 38227 1e02 D205     		lsls	r2, r2, #23
 38228 1e04 9542     		cmp	r5, r2
 38229 1e06 00D9     		bls	.LCB48769
 38230 1e08 71E3     		b	.L1564	@long jump
 38231              	.LCB48769:
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 38232              		.loc 1 1331 5 is_stmt 1 view .LVU12418
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 38233              		.loc 1 1331 8 is_stmt 0 view .LVU12419
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 929


 38234 1e0a 5A46     		mov	r2, fp
 38235 1e0c 002A     		cmp	r2, #0
 38236 1e0e 09D1     		bne	.L1456
 38237              	.LVL3944:
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 38238              		.loc 1 1332 9 is_stmt 1 view .LVU12420
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 38239              		.loc 1 1332 43 is_stmt 0 view .LVU12421
 38240 1e10 209B     		ldr	r3, [sp, #128]
 38241 1e12 002B     		cmp	r3, #0
 38242 1e14 00DC     		bgt	.LCB48779
 38243 1e16 6DE3     		b	.L1565	@long jump
 38244              	.LCB48779:
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 38245              		.loc 1 1333 9 is_stmt 1 view .LVU12422
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 38246              		.loc 1 1333 49 view .LVU12423
1334:Core/Src/lz4.c ****         assert(dst != NULL);
 38247              		.loc 1 1334 9 view .LVU12424
1335:Core/Src/lz4.c ****         dst[0] = 0;
 38248              		.loc 1 1335 9 view .LVU12425
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 38249              		.loc 1 1336 9 view .LVU12426
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 38250              		.loc 1 1336 16 is_stmt 0 view .LVU12427
 38251 1e18 0023     		movs	r3, #0
 38252 1e1a 039A     		ldr	r2, [sp, #12]
 38253              	.LVL3945:
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 38254              		.loc 1 1336 16 view .LVU12428
 38255 1e1c 1370     		strb	r3, [r2]
1337:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
 38256              		.loc 1 1337 9 is_stmt 1 view .LVU12429
1341:Core/Src/lz4.c ****     }
 38257              		.loc 1 1341 9 view .LVU12430
1341:Core/Src/lz4.c ****     }
 38258              		.loc 1 1341 16 is_stmt 0 view .LVU12431
 38259 1e1e 0133     		adds	r3, r3, #1
 38260 1e20 9A46     		mov	r10, r3
 38261 1e22 3CE3     		b	.L1289
 38262              	.LVL3946:
 38263              	.L1456:
1343:Core/Src/lz4.c **** 
 38264              		.loc 1 1343 5 is_stmt 1 view .LVU12432
1345:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
 38265              		.loc 1 1345 5 view .LVU12433
 38266              	.LBB5547:
 38267              	.LBI5547:
 904:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 38268              		.loc 1 904 22 view .LVU12434
 38269              	.LBB5548:
 917:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 38270              		.loc 1 917 5 view .LVU12435
 918:Core/Src/lz4.c **** 
 38271              		.loc 1 918 5 view .LVU12436
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 38272              		.loc 1 920 5 view .LVU12437
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 930


 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 38273              		.loc 1 920 15 is_stmt 0 view .LVU12438
 38274 1e24 5B4A     		ldr	r2, .L1680+12
 38275              	.LVL3947:
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 38276              		.loc 1 920 15 view .LVU12439
 38277 1e26 BA58     		ldr	r2, [r7, r2]
 38278 1e28 0792     		str	r2, [sp, #28]
 38279              	.LVL3948:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 38280              		.loc 1 921 5 is_stmt 1 view .LVU12440
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 38281              		.loc 1 921 17 is_stmt 0 view .LVU12441
 38282 1e2a 0199     		ldr	r1, [sp, #4]
 38283 1e2c 8A1A     		subs	r2, r1, r2
 38284              	.LVL3949:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 38285              		.loc 1 921 17 view .LVU12442
 38286 1e2e 0592     		str	r2, [sp, #20]
 38287              	.LVL3950:
 922:Core/Src/lz4.c **** 
 38288              		.loc 1 922 5 is_stmt 1 view .LVU12443
 924:Core/Src/lz4.c ****     const BYTE* const dictionary =
 38289              		.loc 1 924 5 view .LVU12444
 925:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
 38290              		.loc 1 925 5 view .LVU12445
 926:Core/Src/lz4.c ****     const U32 dictSize =
 38291              		.loc 1 926 61 is_stmt 0 view .LVU12446
 38292 1e30 8022     		movs	r2, #128
 38293              	.LVL3951:
 926:Core/Src/lz4.c ****     const U32 dictSize =
 38294              		.loc 1 926 61 view .LVU12447
 38295 1e32 D201     		lsls	r2, r2, #7
 38296 1e34 BA58     		ldr	r2, [r7, r2]
 38297 1e36 0A92     		str	r2, [sp, #40]
 38298              	.LVL3952:
 927:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
 38299              		.loc 1 927 5 is_stmt 1 view .LVU12448
 929:Core/Src/lz4.c **** 
 38300              		.loc 1 929 5 view .LVU12449
 931:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
 38301              		.loc 1 931 5 view .LVU12450
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 38302              		.loc 1 932 5 view .LVU12451
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 38303              		.loc 1 933 5 view .LVU12452
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 38304              		.loc 1 933 68 is_stmt 0 view .LVU12453
 38305 1e38 002A     		cmp	r2, #0
 38306 1e3a 5AD0     		beq	.L1566
 38307 1e3c 9446     		mov	ip, r2
 38308 1e3e 9C44     		add	ip, ip, r3
 38309 1e40 6246     		mov	r2, ip
 38310              	.LVL3953:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 38311              		.loc 1 933 68 view .LVU12454
 38312 1e42 1292     		str	r2, [sp, #72]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 931


 38313              	.L1457:
 38314              	.LVL3954:
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 38315              		.loc 1 934 5 is_stmt 1 view .LVU12455
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 38316              		.loc 1 935 5 view .LVU12456
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 38317              		.loc 1 936 5 view .LVU12457
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 38318              		.loc 1 936 23 is_stmt 0 view .LVU12458
 38319 1e44 029A     		ldr	r2, [sp, #8]
 38320 1e46 1100     		movs	r1, r2
 38321 1e48 0B39     		subs	r1, r1, #11
 38322 1e4a 0891     		str	r1, [sp, #32]
 38323              	.LVL3955:
 937:Core/Src/lz4.c **** 
 38324              		.loc 1 937 5 is_stmt 1 view .LVU12459
 937:Core/Src/lz4.c **** 
 38325              		.loc 1 937 23 is_stmt 0 view .LVU12460
 38326 1e4c 053A     		subs	r2, r2, #5
 38327 1e4e 1092     		str	r2, [sp, #64]
 38328              	.LVL3956:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 38329              		.loc 1 941 5 is_stmt 1 view .LVU12461
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 38330              		.loc 1 941 56 is_stmt 0 view .LVU12462
 38331 1e50 0A99     		ldr	r1, [sp, #40]
 38332              	.LVL3957:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 38333              		.loc 1 941 56 view .LVU12463
 38334 1e52 0029     		cmp	r1, #0
 38335 1e54 50D0     		beq	.L1567
 944:Core/Src/lz4.c **** 
 38336              		.loc 1 944 51 view .LVU12464
 38337 1e56 079A     		ldr	r2, [sp, #28]
 38338              	.LVL3958:
 944:Core/Src/lz4.c **** 
 38339              		.loc 1 944 51 view .LVU12465
 38340 1e58 9A1A     		subs	r2, r3, r2
 943:Core/Src/lz4.c ****                             dictionary + dictSize - startIndex;
 38341              		.loc 1 943 76 view .LVU12466
 38342 1e5a 8C46     		mov	ip, r1
 38343 1e5c 6244     		add	r2, r2, ip
 38344 1e5e 0D92     		str	r2, [sp, #52]
 38345              	.L1458:
 38346              	.LVL3959:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 38347              		.loc 1 946 5 is_stmt 1 view .LVU12467
 947:Core/Src/lz4.c **** 
 38348              		.loc 1 947 5 view .LVU12468
 947:Core/Src/lz4.c **** 
 38349              		.loc 1 947 17 is_stmt 0 view .LVU12469
 38350 1e60 039C     		ldr	r4, [sp, #12]
 38351              	.LVL3960:
 947:Core/Src/lz4.c **** 
 38352              		.loc 1 947 17 view .LVU12470
 38353 1e62 2200     		movs	r2, r4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 932


 38354 1e64 2099     		ldr	r1, [sp, #128]
 38355 1e66 8C46     		mov	ip, r1
 38356 1e68 6244     		add	r2, r2, ip
 38357 1e6a 0E92     		str	r2, [sp, #56]
 38358              	.LVL3961:
 949:Core/Src/lz4.c ****     U32 forwardH;
 38359              		.loc 1 949 5 is_stmt 1 view .LVU12471
 950:Core/Src/lz4.c **** 
 38360              		.loc 1 950 5 view .LVU12472
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 38361              		.loc 1 952 5 view .LVU12473
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 38362              		.loc 1 952 98 view .LVU12474
 953:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 38363              		.loc 1 953 5 view .LVU12475
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 38364              		.loc 1 956 5 view .LVU12476
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 38365              		.loc 1 957 5 view .LVU12477
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 38366              		.loc 1 958 5 view .LVU12478
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 38367              		.loc 1 958 27 view .LVU12479
 959:Core/Src/lz4.c **** 
 38368              		.loc 1 959 5 view .LVU12480
 961:Core/Src/lz4.c **** 
 38369              		.loc 1 961 5 view .LVU12481
 964:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 38370              		.loc 1 964 5 view .LVU12482
 970:Core/Src/lz4.c ****     }
 38371              		.loc 1 970 9 view .LVU12483
 970:Core/Src/lz4.c ****     }
 38372              		.loc 1 970 24 is_stmt 0 view .LVU12484
 38373 1e6c 5B44     		add	r3, r3, fp
 38374              	.LVL3962:
 970:Core/Src/lz4.c ****     }
 38375              		.loc 1 970 24 view .LVU12485
 38376 1e6e 4A4A     		ldr	r2, .L1680+16
 38377              	.LVL3963:
 970:Core/Src/lz4.c ****     }
 38378              		.loc 1 970 24 view .LVU12486
 38379 1e70 BB50     		str	r3, [r7, r2]
 38380              	.LVL3964:
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 38381              		.loc 1 972 5 is_stmt 1 view .LVU12487
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 38382              		.loc 1 972 25 is_stmt 0 view .LVU12488
 38383 1e72 079D     		ldr	r5, [sp, #28]
 38384              	.LVL3965:
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 38385              		.loc 1 972 25 view .LVU12489
 38386 1e74 2B00     		movs	r3, r5
 38387 1e76 5B44     		add	r3, r3, fp
 38388 1e78 464A     		ldr	r2, .L1680+12
 38389 1e7a BB50     		str	r3, [r7, r2]
 973:Core/Src/lz4.c **** 
 38390              		.loc 1 973 5 is_stmt 1 view .LVU12490
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 933


 973:Core/Src/lz4.c **** 
 38391              		.loc 1 973 21 is_stmt 0 view .LVU12491
 38392 1e7c 474B     		ldr	r3, .L1680+20
 38393 1e7e 0222     		movs	r2, #2
 38394 1e80 FA50     		str	r2, [r7, r3]
 975:Core/Src/lz4.c **** 
 38395              		.loc 1 975 5 is_stmt 1 view .LVU12492
 975:Core/Src/lz4.c **** 
 38396              		.loc 1 975 8 is_stmt 0 view .LVU12493
 38397 1e82 5B46     		mov	r3, fp
 38398 1e84 0C2B     		cmp	r3, #12
 38399 1e86 00DC     		bgt	.LCB48949
 38400 1e88 BCE2     		b	.L1568	@long jump
 38401              	.LCB48949:
 38402              	.LVL3966:
 38403              	.LBB5549:
 978:Core/Src/lz4.c ****         if (tableType == byPtr) {
 38404              		.loc 1 978 9 is_stmt 1 view .LVU12494
 38405              	.LBB5550:
 38406              	.LBI5550:
 778:Core/Src/lz4.c **** {
 38407              		.loc 1 778 22 view .LVU12495
 38408              	.LBB5551:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 38409              		.loc 1 780 5 view .LVU12496
 781:Core/Src/lz4.c **** }
 38410              		.loc 1 781 5 view .LVU12497
 781:Core/Src/lz4.c **** }
 38411              		.loc 1 781 12 is_stmt 0 view .LVU12498
 38412 1e8a 019E     		ldr	r6, [sp, #4]
 38413 1e8c 3000     		movs	r0, r6
 38414 1e8e FFF7FEFF 		bl	LZ4_read32
 38415              	.LVL3967:
 38416              	.LBB5552:
 38417              	.LBI5552:
 758:Core/Src/lz4.c **** {
 38418              		.loc 1 758 22 is_stmt 1 view .LVU12499
 38419              	.LBB5553:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 38420              		.loc 1 760 5 view .LVU12500
 763:Core/Src/lz4.c **** }
 38421              		.loc 1 763 9 view .LVU12501
 763:Core/Src/lz4.c **** }
 38422              		.loc 1 763 27 is_stmt 0 view .LVU12502
 38423 1e92 8300     		lsls	r3, r0, #2
 38424 1e94 1B18     		adds	r3, r3, r0
 38425 1e96 5B01     		lsls	r3, r3, #5
 38426 1e98 1B1A     		subs	r3, r3, r0
 38427 1e9a 5A01     		lsls	r2, r3, #5
 38428 1e9c 9B18     		adds	r3, r3, r2
 38429 1e9e 9B00     		lsls	r3, r3, #2
 38430 1ea0 1B1A     		subs	r3, r3, r0
 38431 1ea2 5A01     		lsls	r2, r3, #5
 38432 1ea4 D21A     		subs	r2, r2, r3
 38433 1ea6 1302     		lsls	r3, r2, #8
 38434 1ea8 9B1A     		subs	r3, r3, r2
 38435 1eaa 1B01     		lsls	r3, r3, #4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 934


 38436 1eac 1818     		adds	r0, r3, r0
 38437              	.LVL3968:
 763:Core/Src/lz4.c **** }
 38438              		.loc 1 763 42 view .LVU12503
 38439 1eae 000D     		lsrs	r0, r0, #20
 38440              	.LVL3969:
 763:Core/Src/lz4.c **** }
 38441              		.loc 1 763 42 view .LVU12504
 38442              	.LBE5553:
 38443              	.LBE5552:
 38444              	.LBE5551:
 38445              	.LBE5550:
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 38446              		.loc 1 979 9 is_stmt 1 view .LVU12505
 982:Core/Src/lz4.c ****     }   }
 38447              		.loc 1 982 13 view .LVU12506
 38448              	.LBB5554:
 38449              	.LBI5554:
 796:Core/Src/lz4.c **** {
 38450              		.loc 1 796 23 view .LVU12507
 38451              	.LBE5554:
 38452              	.LBE5549:
 38453              	.LBE5548:
 38454              	.LBE5547:
 38455              	.LBE5546:
 38456              	.LBE5545:
 38457              	.LBE5960:
 798:Core/Src/lz4.c ****     {
 38458              		.loc 1 798 5 view .LVU12508
 38459              	.LBB5961:
 38460              	.LBB5685:
 38461              	.LBB5678:
 38462              	.LBB5671:
 38463              	.LBB5664:
 38464              	.LBB5557:
 38465              	.LBB5556:
 38466              	.LBB5555:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 38467              		.loc 1 803 19 view .LVU12509
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 38468              		.loc 1 803 54 view .LVU12510
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 38469              		.loc 1 803 63 is_stmt 0 view .LVU12511
 38470 1eb0 8000     		lsls	r0, r0, #2
 38471              	.LVL3970:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 38472              		.loc 1 803 67 view .LVU12512
 38473 1eb2 3D50     		str	r5, [r7, r0]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 38474              		.loc 1 803 74 is_stmt 1 view .LVU12513
 38475              	.LVL3971:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 38476              		.loc 1 803 74 is_stmt 0 view .LVU12514
 38477              	.LBE5555:
 38478              	.LBE5556:
 38479              	.LBE5557:
 984:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 935


 38480              		.loc 1 984 5 is_stmt 1 view .LVU12515
 984:Core/Src/lz4.c **** 
 38481              		.loc 1 984 7 is_stmt 0 view .LVU12516
 38482 1eb4 731C     		adds	r3, r6, #1
 984:Core/Src/lz4.c **** 
 38483              		.loc 1 984 7 view .LVU12517
 38484 1eb6 9A46     		mov	r10, r3
 38485              	.LVL3972:
 984:Core/Src/lz4.c **** 
 38486              		.loc 1 984 11 is_stmt 1 view .LVU12518
 38487              	.LBB5558:
 38488              	.LBI5558:
 778:Core/Src/lz4.c **** {
 38489              		.loc 1 778 22 view .LVU12519
 38490              	.LBB5559:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 38491              		.loc 1 780 5 view .LVU12520
 781:Core/Src/lz4.c **** }
 38492              		.loc 1 781 5 view .LVU12521
 781:Core/Src/lz4.c **** }
 38493              		.loc 1 781 12 is_stmt 0 view .LVU12522
 38494 1eb8 1800     		movs	r0, r3
 38495 1eba FFF7FEFF 		bl	LZ4_read32
 38496              	.LVL3973:
 38497              	.LBB5560:
 38498              	.LBI5560:
 758:Core/Src/lz4.c **** {
 38499              		.loc 1 758 22 is_stmt 1 view .LVU12523
 38500              	.LBB5561:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 38501              		.loc 1 760 5 view .LVU12524
 763:Core/Src/lz4.c **** }
 38502              		.loc 1 763 9 view .LVU12525
 763:Core/Src/lz4.c **** }
 38503              		.loc 1 763 27 is_stmt 0 view .LVU12526
 38504 1ebe 8300     		lsls	r3, r0, #2
 38505 1ec0 1B18     		adds	r3, r3, r0
 38506 1ec2 5B01     		lsls	r3, r3, #5
 38507 1ec4 1B1A     		subs	r3, r3, r0
 38508 1ec6 5A01     		lsls	r2, r3, #5
 38509 1ec8 9B18     		adds	r3, r3, r2
 38510 1eca 9B00     		lsls	r3, r3, #2
 38511 1ecc 1B1A     		subs	r3, r3, r0
 38512 1ece 5D01     		lsls	r5, r3, #5
 38513 1ed0 EB1A     		subs	r3, r5, r3
 38514 1ed2 1D02     		lsls	r5, r3, #8
 38515 1ed4 ED1A     		subs	r5, r5, r3
 38516 1ed6 2D01     		lsls	r5, r5, #4
 38517 1ed8 2D18     		adds	r5, r5, r0
 763:Core/Src/lz4.c **** }
 38518              		.loc 1 763 42 view .LVU12527
 38519 1eda 2D0D     		lsrs	r5, r5, #20
 38520 1edc 0C94     		str	r4, [sp, #48]
 38521 1ede 0F96     		str	r6, [sp, #60]
 38522 1ee0 5446     		mov	r4, r10
 38523 1ee2 BA46     		mov	r10, r7
 38524              	.LVL3974:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 936


 763:Core/Src/lz4.c **** }
 38525              		.loc 1 763 42 view .LVU12528
 38526 1ee4 5B46     		mov	r3, fp
 38527 1ee6 1193     		str	r3, [sp, #68]
 38528              	.LVL3975:
 38529              	.L1506:
 763:Core/Src/lz4.c **** }
 38530              		.loc 1 763 42 view .LVU12529
 38531              	.LBE5561:
 38532              	.LBE5560:
 38533              	.LBE5559:
 38534              	.LBE5558:
 987:Core/Src/lz4.c ****         const BYTE* match;
 38535              		.loc 1 987 5 is_stmt 1 view .LVU12530
 38536              	.LBB5562:
 988:Core/Src/lz4.c ****         BYTE* token;
 38537              		.loc 1 988 9 view .LVU12531
 989:Core/Src/lz4.c ****         const BYTE* filledIp;
 38538              		.loc 1 989 9 view .LVU12532
 990:Core/Src/lz4.c **** 
 38539              		.loc 1 990 9 view .LVU12533
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 38540              		.loc 1 993 9 view .LVU12534
 38541              	.LBB5563:
1015:Core/Src/lz4.c ****             int step = 1;
 38542              		.loc 1 1015 13 view .LVU12535
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 38543              		.loc 1 1016 13 view .LVU12536
1017:Core/Src/lz4.c ****             do {
 38544              		.loc 1 1017 13 view .LVU12537
1017:Core/Src/lz4.c ****             do {
 38545              		.loc 1 1017 17 is_stmt 0 view .LVU12538
 38546 1ee8 219B     		ldr	r3, [sp, #132]
 38547 1eea 9B01     		lsls	r3, r3, #6
 38548 1eec 0493     		str	r3, [sp, #16]
 38549              	.LVL3976:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 38550              		.loc 1 1016 17 view .LVU12539
 38551 1eee 0127     		movs	r7, #1
 38552 1ef0 2BE0     		b	.L1462
 38553              	.LVL3977:
 38554              	.L1566:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 38555              		.loc 1 1016 17 view .LVU12540
 38556              	.LBE5563:
 38557              	.LBE5562:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 38558              		.loc 1 933 68 view .LVU12541
 38559 1ef2 0A9A     		ldr	r2, [sp, #40]
 38560              	.LVL3978:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 38561              		.loc 1 933 68 view .LVU12542
 38562 1ef4 1292     		str	r2, [sp, #72]
 38563 1ef6 A5E7     		b	.L1457
 38564              	.LVL3979:
 38565              	.L1567:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 937


 38566              		.loc 1 941 56 view .LVU12543
 38567 1ef8 0A9A     		ldr	r2, [sp, #40]
 38568              	.LVL3980:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 38569              		.loc 1 941 56 view .LVU12544
 38570 1efa 0D92     		str	r2, [sp, #52]
 38571 1efc B0E7     		b	.L1458
 38572              	.LVL3981:
 38573              	.L1460:
 38574              	.LBB5652:
 38575              	.LBB5579:
 38576              	.LBB5564:
1051:Core/Src/lz4.c ****                         lowLimit = (const BYTE*)source;
 38577              		.loc 1 1051 25 is_stmt 1 view .LVU12545
1051:Core/Src/lz4.c ****                         lowLimit = (const BYTE*)source;
 38578              		.loc 1 1051 31 is_stmt 0 view .LVU12546
 38579 1efe 059B     		ldr	r3, [sp, #20]
 38580 1f00 4B44     		add	r3, r3, r9
 38581 1f02 9B46     		mov	fp, r3
 38582              	.LVL3982:
1052:Core/Src/lz4.c ****                     }
 38583              		.loc 1 1052 25 is_stmt 1 view .LVU12547
1052:Core/Src/lz4.c ****                     }
 38584              		.loc 1 1052 34 is_stmt 0 view .LVU12548
 38585 1f04 019B     		ldr	r3, [sp, #4]
 38586              	.LVL3983:
1052:Core/Src/lz4.c ****                     }
 38587              		.loc 1 1052 34 view .LVU12549
 38588 1f06 0993     		str	r3, [sp, #36]
 38589              	.LVL3984:
 38590              	.L1461:
1057:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
 38591              		.loc 1 1057 17 is_stmt 1 view .LVU12550
 38592              	.LBB5565:
 38593              	.LBI5565:
 778:Core/Src/lz4.c **** {
 38594              		.loc 1 778 22 view .LVU12551
 38595              	.LBB5566:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 38596              		.loc 1 780 5 view .LVU12552
 781:Core/Src/lz4.c **** }
 38597              		.loc 1 781 5 view .LVU12553
 781:Core/Src/lz4.c **** }
 38598              		.loc 1 781 12 is_stmt 0 view .LVU12554
 38599 1f08 2000     		movs	r0, r4
 38600 1f0a FFF7FEFF 		bl	LZ4_read32
 38601              	.LVL3985:
 38602              	.LBB5567:
 38603              	.LBI5567:
 758:Core/Src/lz4.c **** {
 38604              		.loc 1 758 22 is_stmt 1 view .LVU12555
 38605              	.LBB5568:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 38606              		.loc 1 760 5 view .LVU12556
 763:Core/Src/lz4.c **** }
 38607              		.loc 1 763 9 view .LVU12557
 763:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 938


 38608              		.loc 1 763 27 is_stmt 0 view .LVU12558
 38609 1f0e 8300     		lsls	r3, r0, #2
 38610 1f10 1B18     		adds	r3, r3, r0
 38611 1f12 5B01     		lsls	r3, r3, #5
 38612 1f14 1B1A     		subs	r3, r3, r0
 38613 1f16 5A01     		lsls	r2, r3, #5
 38614 1f18 9B18     		adds	r3, r3, r2
 38615 1f1a 9B00     		lsls	r3, r3, #2
 38616 1f1c 1B1A     		subs	r3, r3, r0
 38617 1f1e 5D01     		lsls	r5, r3, #5
 38618              	.LVL3986:
 763:Core/Src/lz4.c **** }
 38619              		.loc 1 763 27 view .LVU12559
 38620 1f20 EB1A     		subs	r3, r5, r3
 38621 1f22 1D02     		lsls	r5, r3, #8
 38622 1f24 ED1A     		subs	r5, r5, r3
 38623 1f26 2D01     		lsls	r5, r5, #4
 38624 1f28 2D18     		adds	r5, r5, r0
 763:Core/Src/lz4.c **** }
 38625              		.loc 1 763 42 view .LVU12560
 38626 1f2a 2D0D     		lsrs	r5, r5, #20
 38627              	.LVL3987:
 763:Core/Src/lz4.c **** }
 38628              		.loc 1 763 42 view .LVU12561
 38629              	.LBE5568:
 38630              	.LBE5567:
 38631              	.LBE5566:
 38632              	.LBE5565:
1058:Core/Src/lz4.c **** 
 38633              		.loc 1 1058 17 is_stmt 1 view .LVU12562
 38634              	.LBB5569:
 38635              	.LBI5569:
 796:Core/Src/lz4.c **** {
 38636              		.loc 1 796 23 view .LVU12563
 38637              	.LBE5569:
 38638              	.LBE5564:
 38639              	.LBE5579:
 38640              	.LBE5652:
 38641              	.LBE5664:
 38642              	.LBE5671:
 38643              	.LBE5678:
 38644              	.LBE5685:
 38645              	.LBE5961:
 798:Core/Src/lz4.c ****     {
 38646              		.loc 1 798 5 view .LVU12564
 38647              	.LBB5962:
 38648              	.LBB5686:
 38649              	.LBB5679:
 38650              	.LBB5672:
 38651              	.LBB5665:
 38652              	.LBB5653:
 38653              	.LBB5580:
 38654              	.LBB5576:
 38655              	.LBB5571:
 38656              	.LBB5570:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 38657              		.loc 1 803 19 view .LVU12565
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 939


 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 38658              		.loc 1 803 54 view .LVU12566
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 38659              		.loc 1 803 67 is_stmt 0 view .LVU12567
 38660 1f2c 4346     		mov	r3, r8
 38661 1f2e 3360     		str	r3, [r6]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 38662              		.loc 1 803 74 is_stmt 1 view .LVU12568
 38663              	.LVL3988:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 38664              		.loc 1 803 74 is_stmt 0 view .LVU12569
 38665              	.LBE5570:
 38666              	.LBE5571:
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 38667              		.loc 1 1060 17 is_stmt 1 view .LVU12570
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 38668              		.loc 1 1060 100 view .LVU12571
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 38669              		.loc 1 1061 17 view .LVU12572
1062:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
 38670              		.loc 1 1062 17 view .LVU12573
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 38671              		.loc 1 1063 17 view .LVU12574
1064:Core/Src/lz4.c ****                     continue;
 38672              		.loc 1 1064 33 is_stmt 0 view .LVU12575
 38673 1f30 154B     		ldr	r3, .L1680
 38674 1f32 4B44     		add	r3, r3, r9
1064:Core/Src/lz4.c ****                     continue;
 38675              		.loc 1 1064 19 view .LVU12576
 38676 1f34 9845     		cmp	r8, r3
 38677 1f36 08D8     		bhi	.L1462
1067:Core/Src/lz4.c **** 
 38678              		.loc 1 1067 17 is_stmt 1 view .LVU12577
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 38679              		.loc 1 1069 17 view .LVU12578
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 38680              		.loc 1 1069 21 is_stmt 0 view .LVU12579
 38681 1f38 5846     		mov	r0, fp
 38682 1f3a FFF7FEFF 		bl	LZ4_read32
 38683              	.LVL3989:
 38684 1f3e 0600     		movs	r6, r0
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 38685              		.loc 1 1069 42 view .LVU12580
 38686 1f40 0698     		ldr	r0, [sp, #24]
 38687 1f42 FFF7FEFF 		bl	LZ4_read32
 38688              	.LVL3990:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 38689              		.loc 1 1069 20 view .LVU12581
 38690 1f46 8642     		cmp	r6, r0
 38691 1f48 2AD0     		beq	.L1650
 38692              	.LVL3991:
 38693              	.L1462:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 38694              		.loc 1 1069 20 view .LVU12582
 38695              	.LBE5576:
1018:Core/Src/lz4.c ****                 U32 const h = forwardH;
 38696              		.loc 1 1018 13 is_stmt 1 view .LVU12583
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 940


 38697              	.LBB5577:
1019:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
 38698              		.loc 1 1019 17 view .LVU12584
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 38699              		.loc 1 1020 17 view .LVU12585
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 38700              		.loc 1 1020 53 is_stmt 0 view .LVU12586
 38701 1f4a 059B     		ldr	r3, [sp, #20]
 38702 1f4c E31A     		subs	r3, r4, r3
 38703 1f4e 9846     		mov	r8, r3
 38704              	.LVL3992:
1021:Core/Src/lz4.c ****                 assert(matchIndex <= current);
 38705              		.loc 1 1021 17 is_stmt 1 view .LVU12587
 38706              	.LBB5572:
 38707              	.LBI5572:
 827:Core/Src/lz4.c **** {
 38708              		.loc 1 827 22 view .LVU12588
 38709              	.LBB5573:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 38710              		.loc 1 829 5 view .LVU12589
 38711              	.LBE5573:
 38712              	.LBE5572:
 38713              	.LBE5577:
 38714              	.LBE5580:
 38715              	.LBE5653:
 38716              	.LBE5665:
 38717              	.LBE5672:
 38718              	.LBE5679:
 38719              	.LBE5686:
 38720              	.LBE5962:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 38721              		.loc 1 829 44 view .LVU12590
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 38722              		.loc 1 830 5 view .LVU12591
 38723              	.LBB5963:
 38724              	.LBB5687:
 38725              	.LBB5680:
 38726              	.LBB5673:
 38727              	.LBB5666:
 38728              	.LBB5654:
 38729              	.LBB5581:
 38730              	.LBB5578:
 38731              	.LBB5575:
 38732              	.LBB5574:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 38733              		.loc 1 831 9 view .LVU12592
 832:Core/Src/lz4.c ****         return hashTable[h];
 38734              		.loc 1 832 9 view .LVU12593
 833:Core/Src/lz4.c ****     }
 38735              		.loc 1 833 9 view .LVU12594
 833:Core/Src/lz4.c ****     }
 38736              		.loc 1 833 25 is_stmt 0 view .LVU12595
 38737 1f50 AE00     		lsls	r6, r5, #2
 38738 1f52 5644     		add	r6, r6, r10
 38739 1f54 3368     		ldr	r3, [r6]
 38740              	.LVL3993:
 833:Core/Src/lz4.c ****     }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 941


 38741              		.loc 1 833 25 view .LVU12596
 38742 1f56 9946     		mov	r9, r3
 38743              	.LVL3994:
 833:Core/Src/lz4.c ****     }
 38744              		.loc 1 833 25 view .LVU12597
 38745              	.LBE5574:
 38746              	.LBE5575:
1022:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
 38747              		.loc 1 1022 17 is_stmt 1 view .LVU12598
1023:Core/Src/lz4.c ****                 ip = forwardIp;
 38748              		.loc 1 1023 17 view .LVU12599
1024:Core/Src/lz4.c ****                 forwardIp += step;
 38749              		.loc 1 1024 17 view .LVU12600
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 38750              		.loc 1 1025 17 view .LVU12601
 38751 1f58 0694     		str	r4, [sp, #24]
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 38752              		.loc 1 1025 27 is_stmt 0 view .LVU12602
 38753 1f5a E419     		adds	r4, r4, r7
 38754              	.LVL3995:
1026:Core/Src/lz4.c **** 
 38755              		.loc 1 1026 17 is_stmt 1 view .LVU12603
 38756 1f5c 049B     		ldr	r3, [sp, #16]
 38757              	.LVL3996:
1026:Core/Src/lz4.c **** 
 38758              		.loc 1 1026 22 is_stmt 0 view .LVU12604
 38759 1f5e 9F11     		asrs	r7, r3, #6
 38760              	.LVL3997:
1026:Core/Src/lz4.c **** 
 38761              		.loc 1 1026 22 view .LVU12605
 38762 1f60 0133     		adds	r3, r3, #1
 38763 1f62 0493     		str	r3, [sp, #16]
 38764              	.LVL3998:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 38765              		.loc 1 1028 17 is_stmt 1 view .LVU12606
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 38766              		.loc 1 1028 21 is_stmt 0 view .LVU12607
 38767 1f64 089A     		ldr	r2, [sp, #32]
 38768 1f66 9446     		mov	ip, r2
 38769 1f68 A445     		cmp	ip, r4
 38770 1f6a 9B41     		sbcs	r3, r3, r3
 38771              	.LVL3999:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 38772              		.loc 1 1028 21 view .LVU12608
 38773 1f6c 5B42     		rsbs	r3, r3, #0
 38774 1f6e 0B93     		str	r3, [sp, #44]
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 38775              		.loc 1 1028 20 view .LVU12609
 38776 1f70 A242     		cmp	r2, r4
 38777 1f72 00D2     		bcs	.LCB49457
 38778 1f74 50E2     		b	.L1584	@long jump
 38779              	.LCB49457:
1029:Core/Src/lz4.c **** 
 38780              		.loc 1 1029 17 is_stmt 1 view .LVU12610
1031:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 38781              		.loc 1 1031 17 view .LVU12611
1043:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 942


 38782              		.loc 1 1043 24 view .LVU12612
1044:Core/Src/lz4.c ****                         DEBUGLOG(7, "extDict candidate: matchIndex=%5u  <  startIndex=%5u", matchIn
 38783              		.loc 1 1044 21 view .LVU12613
1044:Core/Src/lz4.c ****                         DEBUGLOG(7, "extDict candidate: matchIndex=%5u  <  startIndex=%5u", matchIn
 38784              		.loc 1 1044 24 is_stmt 0 view .LVU12614
 38785 1f76 079B     		ldr	r3, [sp, #28]
 38786 1f78 4B45     		cmp	r3, r9
 38787 1f7a C0D9     		bls	.L1460
1045:Core/Src/lz4.c ****                         assert(startIndex - matchIndex >= MINMATCH);
 38788              		.loc 1 1045 25 is_stmt 1 view .LVU12615
1045:Core/Src/lz4.c ****                         assert(startIndex - matchIndex >= MINMATCH);
 38789              		.loc 1 1045 116 view .LVU12616
1046:Core/Src/lz4.c ****                         assert(dictBase);
 38790              		.loc 1 1046 25 view .LVU12617
1047:Core/Src/lz4.c ****                         match = dictBase + matchIndex;
 38791              		.loc 1 1047 25 view .LVU12618
1048:Core/Src/lz4.c ****                         lowLimit = dictionary;
 38792              		.loc 1 1048 25 view .LVU12619
1048:Core/Src/lz4.c ****                         lowLimit = dictionary;
 38793              		.loc 1 1048 31 is_stmt 0 view .LVU12620
 38794 1f7c 0D9B     		ldr	r3, [sp, #52]
 38795 1f7e 4B44     		add	r3, r3, r9
 38796 1f80 9B46     		mov	fp, r3
 38797              	.LVL4000:
1049:Core/Src/lz4.c ****                     } else {
 38798              		.loc 1 1049 25 is_stmt 1 view .LVU12621
1049:Core/Src/lz4.c ****                     } else {
 38799              		.loc 1 1049 34 is_stmt 0 view .LVU12622
 38800 1f82 0A9B     		ldr	r3, [sp, #40]
 38801              	.LVL4001:
1049:Core/Src/lz4.c ****                     } else {
 38802              		.loc 1 1049 34 view .LVU12623
 38803 1f84 0993     		str	r3, [sp, #36]
 38804 1f86 BFE7     		b	.L1461
 38805              	.L1681:
 38806              		.align	2
 38807              	.L1680:
 38808 1f88 FFFF0000 		.word	65535
 38809 1f8c 04FCFFFF 		.word	-1020
 38810 1f90 B179379E 		.word	-1640531535
 38811 1f94 08400000 		.word	16392
 38812 1f98 10400000 		.word	16400
 38813 1f9c 0C400000 		.word	16396
 38814              	.LVL4002:
 38815              	.L1650:
1070:Core/Src/lz4.c ****                     break;   /* match found */
 38816              		.loc 1 1070 21 is_stmt 1 view .LVU12624
1070:Core/Src/lz4.c ****                     break;   /* match found */
 38817              		.loc 1 1070 39 view .LVU12625
1070:Core/Src/lz4.c ****                     break;   /* match found */
 38818              		.loc 1 1070 46 is_stmt 0 view .LVU12626
 38819 1fa0 4346     		mov	r3, r8
 38820 1fa2 4A46     		mov	r2, r9
 38821 1fa4 9C1A     		subs	r4, r3, r2
 38822              	.LVL4003:
1070:Core/Src/lz4.c ****                     break;   /* match found */
 38823              		.loc 1 1070 46 view .LVU12627
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 943


 38824              	.LBE5578:
 38825              	.LBE5581:
1078:Core/Src/lz4.c ****         while (((ip>anchor) & (match > lowLimit)) && (unlikely(ip[-1]==match[-1]))) { ip--; match--
 38826              		.loc 1 1078 9 is_stmt 1 view .LVU12628
1079:Core/Src/lz4.c **** 
 38827              		.loc 1 1079 9 view .LVU12629
 38828 1fa6 5946     		mov	r1, fp
 38829              	.LVL4004:
 38830              	.L1463:
1079:Core/Src/lz4.c **** 
 38831              		.loc 1 1079 15 view .LVU12630
1079:Core/Src/lz4.c **** 
 38832              		.loc 1 1079 29 is_stmt 0 view .LVU12631
 38833 1fa8 0F9B     		ldr	r3, [sp, #60]
 38834 1faa 9C46     		mov	ip, r3
 38835 1fac 0698     		ldr	r0, [sp, #24]
 38836 1fae 8445     		cmp	ip, r0
 38837 1fb0 9B41     		sbcs	r3, r3, r3
 38838 1fb2 5B42     		rsbs	r3, r3, #0
 38839 1fb4 099A     		ldr	r2, [sp, #36]
 38840 1fb6 9446     		mov	ip, r2
 38841 1fb8 8C45     		cmp	ip, r1
 38842 1fba 9241     		sbcs	r2, r2, r2
 38843 1fbc 5242     		rsbs	r2, r2, #0
1079:Core/Src/lz4.c **** 
 38844              		.loc 1 1079 15 view .LVU12632
 38845 1fbe 1A42     		tst	r2, r3
 38846 1fc0 05D0     		beq	.L1464
1079:Core/Src/lz4.c **** 
 38847              		.loc 1 1079 55 view .LVU12633
 38848 1fc2 431E     		subs	r3, r0, #1
 38849 1fc4 1A78     		ldrb	r2, [r3]
 38850 1fc6 4B1E     		subs	r3, r1, #1
 38851 1fc8 1B78     		ldrb	r3, [r3]
1079:Core/Src/lz4.c **** 
 38852              		.loc 1 1079 51 view .LVU12634
 38853 1fca 9A42     		cmp	r2, r3
 38854 1fcc 2BD0     		beq	.L1465
 38855              	.L1464:
 38856              	.LBB5582:
1082:Core/Src/lz4.c ****             token = op++;
 38857              		.loc 1 1082 54 view .LVU12635
 38858 1fce 8B46     		mov	fp, r1
1082:Core/Src/lz4.c ****             token = op++;
 38859              		.loc 1 1082 13 is_stmt 1 view .LVU12636
1082:Core/Src/lz4.c ****             token = op++;
 38860              		.loc 1 1082 54 is_stmt 0 view .LVU12637
 38861 1fd0 069B     		ldr	r3, [sp, #24]
 38862 1fd2 0F9A     		ldr	r2, [sp, #60]
 38863 1fd4 9D1A     		subs	r5, r3, r2
 38864              	.LVL4005:
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 38865              		.loc 1 1083 13 is_stmt 1 view .LVU12638
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 38866              		.loc 1 1083 23 is_stmt 0 view .LVU12639
 38867 1fd6 0C9B     		ldr	r3, [sp, #48]
 38868 1fd8 5E1C     		adds	r6, r3, #1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 944


 38869              	.LVL4006:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 38870              		.loc 1 1084 13 is_stmt 1 view .LVU12640
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 38871              		.loc 1 1085 18 is_stmt 0 view .LVU12641
 38872 1fda FF21     		movs	r1, #255
 38873              	.LVL4007:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 38874              		.loc 1 1085 18 view .LVU12642
 38875 1fdc 2800     		movs	r0, r5
 38876 1fde FFF7FEFF 		bl	__aeabi_uidiv
 38877              	.LVL4008:
1085:Core/Src/lz4.c ****                 return 0;   /* cannot compress within `dst` budget. Stored indexes in hash table ar
 38878              		.loc 1 1085 18 view .LVU12643
 38879 1fe2 2818     		adds	r0, r5, r0
 38880 1fe4 0300     		movs	r3, r0
 38881 1fe6 0833     		adds	r3, r3, #8
 38882 1fe8 F318     		adds	r3, r6, r3
 38883 1fea 0E99     		ldr	r1, [sp, #56]
 38884 1fec 8C46     		mov	ip, r1
 38885 1fee 9C45     		cmp	ip, r3
 38886 1ff0 9241     		sbcs	r2, r2, r2
 38887 1ff2 5242     		rsbs	r2, r2, #0
 38888 1ff4 1392     		str	r2, [sp, #76]
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 38889              		.loc 1 1084 52 view .LVU12644
 38890 1ff6 9942     		cmp	r1, r3
 38891 1ff8 00D2     		bcs	.LCB49593
 38892 1ffa 7DE2     		b	.L1569	@long jump
 38893              	.LCB49593:
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 38894              		.loc 1 1088 13 is_stmt 1 view .LVU12645
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 38895              		.loc 1 1093 13 view .LVU12646
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 38896              		.loc 1 1093 16 is_stmt 0 view .LVU12647
 38897 1ffc 0E2D     		cmp	r5, #14
 38898 1ffe 17D8     		bhi	.L1651
1099:Core/Src/lz4.c **** 
 38899              		.loc 1 1099 18 is_stmt 1 view .LVU12648
1099:Core/Src/lz4.c **** 
 38900              		.loc 1 1099 27 is_stmt 0 view .LVU12649
 38901 2000 2B01     		lsls	r3, r5, #4
1099:Core/Src/lz4.c **** 
 38902              		.loc 1 1099 25 view .LVU12650
 38903 2002 0C9A     		ldr	r2, [sp, #48]
 38904 2004 1370     		strb	r3, [r2]
 38905              	.L1469:
1102:Core/Src/lz4.c ****             op+=litLength;
 38906              		.loc 1 1102 13 is_stmt 1 view .LVU12651
1102:Core/Src/lz4.c ****             op+=litLength;
 38907              		.loc 1 1102 41 is_stmt 0 view .LVU12652
 38908 2006 7519     		adds	r5, r6, r5
 38909              	.LVL4009:
 38910              	.LBB5583:
 38911              	.LBI5583:
 446:Core/Src/lz4.c **** {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 945


 38912              		.loc 1 446 6 is_stmt 1 view .LVU12653
 38913              	.LBB5584:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 38914              		.loc 1 448 5 view .LVU12654
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 38915              		.loc 1 449 5 view .LVU12655
 450:Core/Src/lz4.c **** 
 38916              		.loc 1 450 5 view .LVU12656
 450:Core/Src/lz4.c **** 
 38917              		.loc 1 450 5 is_stmt 0 view .LVU12657
 38918              	.LBE5584:
 38919              	.LBE5583:
1102:Core/Src/lz4.c ****             op+=litLength;
 38920              		.loc 1 1102 41 view .LVU12658
 38921 2008 0F9F     		ldr	r7, [sp, #60]
 38922              	.LVL4010:
 38923              	.L1470:
 38924              	.LBB5586:
 38925              	.LBB5585:
 452:Core/Src/lz4.c **** }
 38926              		.loc 1 452 5 is_stmt 1 view .LVU12659
 452:Core/Src/lz4.c **** }
 38927              		.loc 1 452 10 view .LVU12660
 38928 200a 0822     		movs	r2, #8
 38929 200c 3900     		movs	r1, r7
 38930 200e 3000     		movs	r0, r6
 38931 2010 FFF7FEFF 		bl	memcpy
 38932              	.LVL4011:
 452:Core/Src/lz4.c **** }
 38933              		.loc 1 452 29 view .LVU12661
 452:Core/Src/lz4.c **** }
 38934              		.loc 1 452 30 is_stmt 0 view .LVU12662
 38935 2014 0836     		adds	r6, r6, #8
 38936              	.LVL4012:
 452:Core/Src/lz4.c **** }
 38937              		.loc 1 452 35 is_stmt 1 view .LVU12663
 452:Core/Src/lz4.c **** }
 38938              		.loc 1 452 36 is_stmt 0 view .LVU12664
 38939 2016 0837     		adds	r7, r7, #8
 38940              	.LVL4013:
 452:Core/Src/lz4.c **** }
 38941              		.loc 1 452 49 is_stmt 1 view .LVU12665
 452:Core/Src/lz4.c **** }
 38942              		.loc 1 452 5 is_stmt 0 view .LVU12666
 38943 2018 B542     		cmp	r5, r6
 38944 201a F6D8     		bhi	.L1470
 38945 201c 2100     		movs	r1, r4
 38946 201e 069E     		ldr	r6, [sp, #24]
 38947              	.LVL4014:
 452:Core/Src/lz4.c **** }
 38948              		.loc 1 452 5 view .LVU12667
 38949 2020 5F46     		mov	r7, fp
 38950              	.LVL4015:
 452:Core/Src/lz4.c **** }
 38951              		.loc 1 452 5 view .LVU12668
 38952 2022 D346     		mov	fp, r10
 38953              	.LVL4016:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 946


 452:Core/Src/lz4.c **** }
 38954              		.loc 1 452 5 view .LVU12669
 38955 2024 4CE1     		b	.L1505
 38956              	.LVL4017:
 38957              	.L1465:
 452:Core/Src/lz4.c **** }
 38958              		.loc 1 452 5 view .LVU12670
 38959              	.LBE5585:
 38960              	.LBE5586:
 38961              	.LBE5582:
1079:Core/Src/lz4.c **** 
 38962              		.loc 1 1079 87 is_stmt 1 view .LVU12671
1079:Core/Src/lz4.c **** 
 38963              		.loc 1 1079 89 is_stmt 0 view .LVU12672
 38964 2026 069B     		ldr	r3, [sp, #24]
 38965 2028 013B     		subs	r3, r3, #1
 38966 202a 0693     		str	r3, [sp, #24]
 38967              	.LVL4018:
1079:Core/Src/lz4.c **** 
 38968              		.loc 1 1079 93 is_stmt 1 view .LVU12673
1079:Core/Src/lz4.c **** 
 38969              		.loc 1 1079 98 is_stmt 0 view .LVU12674
 38970 202c 0139     		subs	r1, r1, #1
 38971              	.LVL4019:
1079:Core/Src/lz4.c **** 
 38972              		.loc 1 1079 98 view .LVU12675
 38973 202e BBE7     		b	.L1463
 38974              	.LVL4020:
 38975              	.L1651:
 38976              	.LBB5588:
 38977              	.LBB5587:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 38978              		.loc 1 1094 17 is_stmt 1 view .LVU12676
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 38979              		.loc 1 1094 43 is_stmt 0 view .LVU12677
 38980 2030 2B00     		movs	r3, r5
 38981 2032 0F3B     		subs	r3, r3, #15
 38982              	.LVL4021:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 38983              		.loc 1 1095 17 is_stmt 1 view .LVU12678
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 38984              		.loc 1 1095 24 is_stmt 0 view .LVU12679
 38985 2034 F022     		movs	r2, #240
 38986 2036 0C99     		ldr	r1, [sp, #48]
 38987 2038 0A70     		strb	r2, [r1]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 38988              		.loc 1 1096 17 is_stmt 1 view .LVU12680
 38989 203a 03E0     		b	.L1467
 38990              	.L1468:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 38991              		.loc 1 1096 46 view .LVU12681
 38992              	.LVL4022:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 38993              		.loc 1 1096 52 is_stmt 0 view .LVU12682
 38994 203c FF22     		movs	r2, #255
 38995 203e 3270     		strb	r2, [r6]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 947


 38996              		.loc 1 1096 36 is_stmt 1 view .LVU12683
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 38997              		.loc 1 1096 39 is_stmt 0 view .LVU12684
 38998 2040 FF3B     		subs	r3, r3, #255
 38999              	.LVL4023:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 39000              		.loc 1 1096 49 view .LVU12685
 39001 2042 0136     		adds	r6, r6, #1
 39002              	.LVL4024:
 39003              	.L1467:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 39004              		.loc 1 1096 23 is_stmt 1 view .LVU12686
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 39005              		.loc 1 1096 17 is_stmt 0 view .LVU12687
 39006 2044 FE2B     		cmp	r3, #254
 39007 2046 F9DC     		bgt	.L1468
1097:Core/Src/lz4.c ****             }
 39008              		.loc 1 1097 17 is_stmt 1 view .LVU12688
 39009              	.LVL4025:
1097:Core/Src/lz4.c ****             }
 39010              		.loc 1 1097 23 is_stmt 0 view .LVU12689
 39011 2048 3370     		strb	r3, [r6]
1097:Core/Src/lz4.c ****             }
 39012              		.loc 1 1097 20 view .LVU12690
 39013 204a 0136     		adds	r6, r6, #1
 39014              	.LVL4026:
1097:Core/Src/lz4.c ****             }
 39015              		.loc 1 1097 20 view .LVU12691
 39016              	.LBE5587:
 39017 204c DBE7     		b	.L1469
 39018              	.LVL4027:
 39019              	.L1661:
1097:Core/Src/lz4.c ****             }
 39020              		.loc 1 1097 20 view .LVU12692
 39021              	.LBE5588:
 39022              	.LBB5589:
 39023              	.LBB5590:
1140:Core/Src/lz4.c ****                 assert(dictEnd > match);
 39024              		.loc 1 1140 17 is_stmt 1 view .LVU12693
1140:Core/Src/lz4.c ****                 assert(dictEnd > match);
 39025              		.loc 1 1140 50 is_stmt 0 view .LVU12694
 39026 204e 129B     		ldr	r3, [sp, #72]
 39027 2050 DC1B     		subs	r4, r3, r7
1140:Core/Src/lz4.c ****                 assert(dictEnd > match);
 39028              		.loc 1 1140 29 view .LVU12695
 39029 2052 3419     		adds	r4, r6, r4
 39030              	.LVL4028:
1141:Core/Src/lz4.c ****                 if (limit > matchlimit) limit = matchlimit;
 39031              		.loc 1 1141 17 is_stmt 1 view .LVU12696
1142:Core/Src/lz4.c ****                 matchCode = LZ4_count(ip+MINMATCH, match+MINMATCH, limit);
 39032              		.loc 1 1142 17 view .LVU12697
1142:Core/Src/lz4.c ****                 matchCode = LZ4_count(ip+MINMATCH, match+MINMATCH, limit);
 39033              		.loc 1 1142 20 is_stmt 0 view .LVU12698
 39034 2054 109B     		ldr	r3, [sp, #64]
 39035 2056 A342     		cmp	r3, r4
 39036 2058 00D2     		bcs	.L1472
1142:Core/Src/lz4.c ****                 matchCode = LZ4_count(ip+MINMATCH, match+MINMATCH, limit);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 948


 39037              		.loc 1 1142 47 view .LVU12699
 39038 205a 1C00     		movs	r4, r3
 39039              	.LVL4029:
 39040              	.L1472:
1143:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 39041              		.loc 1 1143 17 is_stmt 1 view .LVU12700
1143:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 39042              		.loc 1 1143 29 is_stmt 0 view .LVU12701
 39043 205c 331D     		adds	r3, r6, #4
 39044 205e 9A46     		mov	r10, r3
 39045 2060 3B1D     		adds	r3, r7, #4
 39046 2062 9946     		mov	r9, r3
 39047              	.LVL4030:
 39048              	.LBB5591:
 39049              	.LBI5591:
 661:Core/Src/lz4.c **** {
 39050              		.loc 1 661 10 is_stmt 1 view .LVU12702
 39051              	.LBB5592:
 663:Core/Src/lz4.c **** 
 39052              		.loc 1 663 5 view .LVU12703
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 39053              		.loc 1 665 5 view .LVU12704
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 39054              		.loc 1 665 9 is_stmt 0 view .LVU12705
 39055 2064 E31E     		subs	r3, r4, #3
 39056              	.LVL4031:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 39057              		.loc 1 665 9 view .LVU12706
 39058 2066 0493     		str	r3, [sp, #16]
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 39059              		.loc 1 665 8 view .LVU12707
 39060 2068 9A45     		cmp	r10, r3
 39061 206a 68D2     		bcs	.L1571
 39062              	.LBB5593:
 666:Core/Src/lz4.c ****         if (!diff) {
 39063              		.loc 1 666 9 is_stmt 1 view .LVU12708
 666:Core/Src/lz4.c ****         if (!diff) {
 39064              		.loc 1 666 28 is_stmt 0 view .LVU12709
 39065 206c 4846     		mov	r0, r9
 39066 206e FFF7FEFF 		bl	LZ4_read_ARCH
 39067              	.LVL4032:
 39068 2072 8046     		mov	r8, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 39069              		.loc 1 666 52 view .LVU12710
 39070 2074 5046     		mov	r0, r10
 39071 2076 FFF7FEFF 		bl	LZ4_read_ARCH
 39072              	.LVL4033:
 39073 207a 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 39074              		.loc 1 666 21 view .LVU12711
 39075 207c 4046     		mov	r0, r8
 39076 207e 5840     		eors	r0, r3
 39077              	.LVL4034:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 39078              		.loc 1 667 9 is_stmt 1 view .LVU12712
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 39079              		.loc 1 667 12 is_stmt 0 view .LVU12713
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 949


 39080 2080 9845     		cmp	r8, r3
 39081 2082 53D1     		bne	.L1474
 668:Core/Src/lz4.c ****         } else {
 39082              		.loc 1 668 13 is_stmt 1 view .LVU12714
 668:Core/Src/lz4.c ****         } else {
 39083              		.loc 1 668 16 is_stmt 0 view .LVU12715
 39084 2084 0823     		movs	r3, #8
 39085 2086 9846     		mov	r8, r3
 39086 2088 B044     		add	r8, r8, r6
 39087              	.LVL4035:
 668:Core/Src/lz4.c ****         } else {
 39088              		.loc 1 668 28 is_stmt 1 view .LVU12716
 668:Core/Src/lz4.c ****         } else {
 39089              		.loc 1 668 34 is_stmt 0 view .LVU12717
 39090 208a 9946     		mov	r9, r3
 39091              	.LVL4036:
 668:Core/Src/lz4.c ****         } else {
 39092              		.loc 1 668 34 view .LVU12718
 39093 208c B944     		add	r9, r9, r7
 39094              	.LVL4037:
 39095              	.L1477:
 668:Core/Src/lz4.c ****         } else {
 39096              		.loc 1 668 34 view .LVU12719
 39097              	.LBE5593:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 39098              		.loc 1 673 11 is_stmt 1 view .LVU12720
 39099 208e 049B     		ldr	r3, [sp, #16]
 39100 2090 9845     		cmp	r8, r3
 39101 2092 56D2     		bcs	.L1652
 39102              	.LBB5594:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 39103              		.loc 1 674 9 view .LVU12721
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 39104              		.loc 1 674 28 is_stmt 0 view .LVU12722
 39105 2094 4846     		mov	r0, r9
 39106 2096 FFF7FEFF 		bl	LZ4_read_ARCH
 39107              	.LVL4038:
 39108 209a 0700     		movs	r7, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 39109              		.loc 1 674 52 view .LVU12723
 39110 209c 4046     		mov	r0, r8
 39111 209e FFF7FEFF 		bl	LZ4_read_ARCH
 39112              	.LVL4039:
 39113 20a2 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 39114              		.loc 1 674 21 view .LVU12724
 39115 20a4 3800     		movs	r0, r7
 39116 20a6 5840     		eors	r0, r3
 39117              	.LVL4040:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39118              		.loc 1 675 9 is_stmt 1 view .LVU12725
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39119              		.loc 1 675 12 is_stmt 0 view .LVU12726
 39120 20a8 9F42     		cmp	r7, r3
 39121 20aa 43D0     		beq	.L1653
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 39122              		.loc 1 676 9 is_stmt 1 view .LVU12727
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 950


 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 39123              		.loc 1 676 16 is_stmt 0 view .LVU12728
 39124 20ac FFF7FEFF 		bl	LZ4_NbCommonBytes
 39125              	.LVL4041:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 39126              		.loc 1 676 13 view .LVU12729
 39127 20b0 4044     		add	r0, r0, r8
 39128              	.LVL4042:
 677:Core/Src/lz4.c ****     }
 39129              		.loc 1 677 9 is_stmt 1 view .LVU12730
 677:Core/Src/lz4.c ****     }
 39130              		.loc 1 677 31 is_stmt 0 view .LVU12731
 39131 20b2 5346     		mov	r3, r10
 39132 20b4 C71A     		subs	r7, r0, r3
 39133              	.LVL4043:
 39134              	.L1475:
 677:Core/Src/lz4.c ****     }
 39135              		.loc 1 677 31 view .LVU12732
 39136              	.LBE5594:
 39137              	.LBE5592:
 39138              	.LBE5591:
1144:Core/Src/lz4.c ****                 if (ip==limit) {
 39139              		.loc 1 1144 17 is_stmt 1 view .LVU12733
1144:Core/Src/lz4.c ****                 if (ip==limit) {
 39140              		.loc 1 1144 20 is_stmt 0 view .LVU12734
 39141 20b6 3B1D     		adds	r3, r7, #4
 39142 20b8 F618     		adds	r6, r6, r3
 39143              	.LVL4044:
1145:Core/Src/lz4.c ****                     unsigned const more = LZ4_count(limit, (const BYTE*)source, matchlimit);
 39144              		.loc 1 1145 17 is_stmt 1 view .LVU12735
1145:Core/Src/lz4.c ****                     unsigned const more = LZ4_count(limit, (const BYTE*)source, matchlimit);
 39145              		.loc 1 1145 20 is_stmt 0 view .LVU12736
 39146 20ba B442     		cmp	r4, r6
 39147 20bc 00D0     		beq	.LCB49912
 39148 20be 99E0     		b	.L1481	@long jump
 39149              	.LCB49912:
 39150              	.LBB5599:
1146:Core/Src/lz4.c ****                     matchCode += more;
 39151              		.loc 1 1146 21 is_stmt 1 view .LVU12737
 39152              	.LVL4045:
 39153              	.LBB5600:
 39154              	.LBI5600:
 661:Core/Src/lz4.c **** {
 39155              		.loc 1 661 10 view .LVU12738
 39156              	.LBB5601:
 663:Core/Src/lz4.c **** 
 39157              		.loc 1 663 5 view .LVU12739
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 39158              		.loc 1 665 5 view .LVU12740
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 39159              		.loc 1 665 9 is_stmt 0 view .LVU12741
 39160 20c0 029B     		ldr	r3, [sp, #8]
 39161 20c2 0822     		movs	r2, #8
 39162 20c4 5242     		rsbs	r2, r2, #0
 39163 20c6 9446     		mov	ip, r2
 39164 20c8 6344     		add	r3, r3, ip
 39165 20ca 9A46     		mov	r10, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 951


 39166              	.LVL4046:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 39167              		.loc 1 665 8 view .LVU12742
 39168 20cc 9C42     		cmp	r4, r3
 39169 20ce 62D2     		bcs	.L1572
 39170              	.LBB5602:
 666:Core/Src/lz4.c ****         if (!diff) {
 39171              		.loc 1 666 9 is_stmt 1 view .LVU12743
 666:Core/Src/lz4.c ****         if (!diff) {
 39172              		.loc 1 666 28 is_stmt 0 view .LVU12744
 39173 20d0 019B     		ldr	r3, [sp, #4]
 39174 20d2 9946     		mov	r9, r3
 39175 20d4 1800     		movs	r0, r3
 39176 20d6 FFF7FEFF 		bl	LZ4_read_ARCH
 39177              	.LVL4047:
 39178 20da 8046     		mov	r8, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 39179              		.loc 1 666 52 view .LVU12745
 39180 20dc 2000     		movs	r0, r4
 39181 20de FFF7FEFF 		bl	LZ4_read_ARCH
 39182              	.LVL4048:
 39183 20e2 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 39184              		.loc 1 666 21 view .LVU12746
 39185 20e4 4246     		mov	r2, r8
 39186 20e6 4240     		eors	r2, r0
 39187 20e8 1000     		movs	r0, r2
 39188              	.LVL4049:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 39189              		.loc 1 667 9 is_stmt 1 view .LVU12747
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 39190              		.loc 1 667 12 is_stmt 0 view .LVU12748
 39191 20ea 9845     		cmp	r8, r3
 39192 20ec 4AD1     		bne	.L1483
 668:Core/Src/lz4.c ****         } else {
 39193              		.loc 1 668 13 is_stmt 1 view .LVU12749
 668:Core/Src/lz4.c ****         } else {
 39194              		.loc 1 668 16 is_stmt 0 view .LVU12750
 39195 20ee 231D     		adds	r3, r4, #4
 39196 20f0 9846     		mov	r8, r3
 39197              	.LVL4050:
 668:Core/Src/lz4.c ****         } else {
 39198              		.loc 1 668 28 is_stmt 1 view .LVU12751
 668:Core/Src/lz4.c ****         } else {
 39199              		.loc 1 668 34 is_stmt 0 view .LVU12752
 39200 20f2 4B46     		mov	r3, r9
 39201              	.LVL4051:
 668:Core/Src/lz4.c ****         } else {
 39202              		.loc 1 668 34 view .LVU12753
 39203 20f4 0433     		adds	r3, r3, #4
 39204 20f6 9946     		mov	r9, r3
 39205              	.LVL4052:
 668:Core/Src/lz4.c ****         } else {
 39206              		.loc 1 668 34 view .LVU12754
 39207 20f8 5346     		mov	r3, r10
 39208              	.LVL4053:
 668:Core/Src/lz4.c ****         } else {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 952


 39209              		.loc 1 668 34 view .LVU12755
 39210 20fa A246     		mov	r10, r4
 39211 20fc 1C00     		movs	r4, r3
 39212              	.LVL4054:
 39213              	.L1486:
 668:Core/Src/lz4.c ****         } else {
 39214              		.loc 1 668 34 view .LVU12756
 39215              	.LBE5602:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 39216              		.loc 1 673 11 is_stmt 1 view .LVU12757
 39217 20fe A045     		cmp	r8, r4
 39218 2100 50D2     		bcs	.L1654
 39219              	.LBB5603:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 39220              		.loc 1 674 9 view .LVU12758
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 39221              		.loc 1 674 28 is_stmt 0 view .LVU12759
 39222 2102 4846     		mov	r0, r9
 39223 2104 FFF7FEFF 		bl	LZ4_read_ARCH
 39224              	.LVL4055:
 39225 2108 0490     		str	r0, [sp, #16]
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 39226              		.loc 1 674 52 view .LVU12760
 39227 210a 4046     		mov	r0, r8
 39228 210c FFF7FEFF 		bl	LZ4_read_ARCH
 39229              	.LVL4056:
 39230 2110 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 39231              		.loc 1 674 21 view .LVU12761
 39232 2112 049A     		ldr	r2, [sp, #16]
 39233 2114 1000     		movs	r0, r2
 39234 2116 5840     		eors	r0, r3
 39235              	.LVL4057:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39236              		.loc 1 675 9 is_stmt 1 view .LVU12762
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39237              		.loc 1 675 12 is_stmt 0 view .LVU12763
 39238 2118 9A42     		cmp	r2, r3
 39239 211a 37D0     		beq	.L1655
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 39240              		.loc 1 676 16 view .LVU12764
 39241 211c 5446     		mov	r4, r10
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 39242              		.loc 1 676 9 is_stmt 1 view .LVU12765
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 39243              		.loc 1 676 16 is_stmt 0 view .LVU12766
 39244 211e FFF7FEFF 		bl	LZ4_NbCommonBytes
 39245              	.LVL4058:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 39246              		.loc 1 676 13 view .LVU12767
 39247 2122 4044     		add	r0, r0, r8
 39248              	.LVL4059:
 677:Core/Src/lz4.c ****     }
 39249              		.loc 1 677 9 is_stmt 1 view .LVU12768
 677:Core/Src/lz4.c ****     }
 39250              		.loc 1 677 31 is_stmt 0 view .LVU12769
 39251 2124 041B     		subs	r4, r0, r4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 953


 39252              	.LVL4060:
 39253              	.L1484:
 677:Core/Src/lz4.c ****     }
 39254              		.loc 1 677 31 view .LVU12770
 39255              	.LBE5603:
 39256              	.LBE5601:
 39257              	.LBE5600:
1147:Core/Src/lz4.c ****                     ip += more;
 39258              		.loc 1 1147 21 is_stmt 1 view .LVU12771
1147:Core/Src/lz4.c ****                     ip += more;
 39259              		.loc 1 1147 31 is_stmt 0 view .LVU12772
 39260 2126 3F19     		adds	r7, r7, r4
 39261              	.LVL4061:
1148:Core/Src/lz4.c ****                 }
 39262              		.loc 1 1148 21 is_stmt 1 view .LVU12773
1148:Core/Src/lz4.c ****                 }
 39263              		.loc 1 1148 24 is_stmt 0 view .LVU12774
 39264 2128 3619     		adds	r6, r6, r4
 39265              	.LVL4062:
1148:Core/Src/lz4.c ****                 }
 39266              		.loc 1 1148 24 view .LVU12775
 39267 212a 63E0     		b	.L1481
 39268              	.LVL4063:
 39269              	.L1474:
1148:Core/Src/lz4.c ****                 }
 39270              		.loc 1 1148 24 view .LVU12776
 39271              	.LBE5599:
 39272              	.LBB5609:
 39273              	.LBB5598:
 39274              	.LBB5595:
 670:Core/Src/lz4.c ****     }   }
 39275              		.loc 1 670 13 is_stmt 1 view .LVU12777
 670:Core/Src/lz4.c ****     }   }
 39276              		.loc 1 670 20 is_stmt 0 view .LVU12778
 39277 212c FFF7FEFF 		bl	LZ4_NbCommonBytes
 39278              	.LVL4064:
 670:Core/Src/lz4.c ****     }   }
 39279              		.loc 1 670 20 view .LVU12779
 39280 2130 0700     		movs	r7, r0
 39281              	.LVL4065:
 670:Core/Src/lz4.c ****     }   }
 39282              		.loc 1 670 20 view .LVU12780
 39283 2132 C0E7     		b	.L1475
 39284              	.LVL4066:
 39285              	.L1653:
 670:Core/Src/lz4.c ****     }   }
 39286              		.loc 1 670 20 view .LVU12781
 39287              	.LBE5595:
 39288              	.LBB5596:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39289              		.loc 1 675 22 is_stmt 1 view .LVU12782
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39290              		.loc 1 675 25 is_stmt 0 view .LVU12783
 39291 2134 0423     		movs	r3, #4
 39292 2136 9C46     		mov	ip, r3
 39293 2138 E044     		add	r8, r8, ip
 39294              	.LVL4067:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 954


 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39295              		.loc 1 675 37 is_stmt 1 view .LVU12784
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39296              		.loc 1 675 43 is_stmt 0 view .LVU12785
 39297 213a E144     		add	r9, r9, ip
 39298              	.LVL4068:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39299              		.loc 1 675 55 is_stmt 1 view .LVU12786
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39300              		.loc 1 675 9 is_stmt 0 view .LVU12787
 39301 213c A7E7     		b	.L1477
 39302              	.LVL4069:
 39303              	.L1571:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39304              		.loc 1 675 9 view .LVU12788
 39305              	.LBE5596:
 39306              	.LBB5597:
 39307 213e D046     		mov	r8, r10
 39308 2140 A5E7     		b	.L1477
 39309              	.LVL4070:
 39310              	.L1652:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39311              		.loc 1 675 9 view .LVU12789
 39312              	.LBE5597:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 39313              		.loc 1 680 5 is_stmt 1 view .LVU12790
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39314              		.loc 1 681 5 view .LVU12791
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39315              		.loc 1 681 23 is_stmt 0 view .LVU12792
 39316 2142 631E     		subs	r3, r4, #1
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39317              		.loc 1 681 8 view .LVU12793
 39318 2144 9845     		cmp	r8, r3
 39319 2146 08D2     		bcs	.L1479
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39320              		.loc 1 681 32 view .LVU12794
 39321 2148 4846     		mov	r0, r9
 39322 214a FFF7FEFF 		bl	LZ4_read16
 39323              	.LVL4071:
 39324 214e 0700     		movs	r7, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39325              		.loc 1 681 54 view .LVU12795
 39326 2150 4046     		mov	r0, r8
 39327 2152 FFF7FEFF 		bl	LZ4_read16
 39328              	.LVL4072:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39329              		.loc 1 681 28 view .LVU12796
 39330 2156 8742     		cmp	r7, r0
 39331 2158 0BD0     		beq	.L1656
 39332              	.L1479:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 39333              		.loc 1 682 5 is_stmt 1 view .LVU12797
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 39334              		.loc 1 682 8 is_stmt 0 view .LVU12798
 39335 215a 4445     		cmp	r4, r8
 39336 215c 05D9     		bls	.L1480
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 955


 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 39337              		.loc 1 682 28 view .LVU12799
 39338 215e 4B46     		mov	r3, r9
 39339 2160 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 39340              		.loc 1 682 39 view .LVU12800
 39341 2162 4346     		mov	r3, r8
 39342 2164 1B78     		ldrb	r3, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 39343              		.loc 1 682 24 view .LVU12801
 39344 2166 9A42     		cmp	r2, r3
 39345 2168 08D0     		beq	.L1657
 39346              	.L1480:
 683:Core/Src/lz4.c **** }
 39347              		.loc 1 683 5 is_stmt 1 view .LVU12802
 683:Core/Src/lz4.c **** }
 39348              		.loc 1 683 27 is_stmt 0 view .LVU12803
 39349 216a 4346     		mov	r3, r8
 39350 216c 5246     		mov	r2, r10
 39351 216e 9F1A     		subs	r7, r3, r2
 683:Core/Src/lz4.c **** }
 39352              		.loc 1 683 12 view .LVU12804
 39353 2170 A1E7     		b	.L1475
 39354              	.L1656:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39355              		.loc 1 681 74 is_stmt 1 view .LVU12805
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39356              		.loc 1 681 77 is_stmt 0 view .LVU12806
 39357 2172 0223     		movs	r3, #2
 39358 2174 9C46     		mov	ip, r3
 39359 2176 E044     		add	r8, r8, ip
 39360              	.LVL4073:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39361              		.loc 1 681 82 is_stmt 1 view .LVU12807
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39362              		.loc 1 681 88 is_stmt 0 view .LVU12808
 39363 2178 E144     		add	r9, r9, ip
 39364              	.LVL4074:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39365              		.loc 1 681 88 view .LVU12809
 39366 217a EEE7     		b	.L1479
 39367              	.L1657:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 39368              		.loc 1 682 46 is_stmt 1 view .LVU12810
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 39369              		.loc 1 682 49 is_stmt 0 view .LVU12811
 39370 217c 0123     		movs	r3, #1
 39371 217e 9C46     		mov	ip, r3
 39372 2180 E044     		add	r8, r8, ip
 39373              	.LVL4075:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 39374              		.loc 1 682 49 view .LVU12812
 39375 2182 F2E7     		b	.L1480
 39376              	.LVL4076:
 39377              	.L1483:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 39378              		.loc 1 682 49 view .LVU12813
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 956


 39379              	.LBE5598:
 39380              	.LBE5609:
 39381              	.LBB5610:
 39382              	.LBB5608:
 39383              	.LBB5607:
 39384              	.LBB5604:
 670:Core/Src/lz4.c ****     }   }
 39385              		.loc 1 670 13 is_stmt 1 view .LVU12814
 670:Core/Src/lz4.c ****     }   }
 39386              		.loc 1 670 20 is_stmt 0 view .LVU12815
 39387 2184 FFF7FEFF 		bl	LZ4_NbCommonBytes
 39388              	.LVL4077:
 670:Core/Src/lz4.c ****     }   }
 39389              		.loc 1 670 20 view .LVU12816
 39390 2188 0400     		movs	r4, r0
 39391              	.LVL4078:
 670:Core/Src/lz4.c ****     }   }
 39392              		.loc 1 670 20 view .LVU12817
 39393 218a CCE7     		b	.L1484
 39394              	.LVL4079:
 39395              	.L1655:
 670:Core/Src/lz4.c ****     }   }
 39396              		.loc 1 670 20 view .LVU12818
 39397              	.LBE5604:
 39398              	.LBB5605:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39399              		.loc 1 675 22 is_stmt 1 view .LVU12819
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39400              		.loc 1 675 25 is_stmt 0 view .LVU12820
 39401 218c 0423     		movs	r3, #4
 39402 218e 9C46     		mov	ip, r3
 39403 2190 E044     		add	r8, r8, ip
 39404              	.LVL4080:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39405              		.loc 1 675 37 is_stmt 1 view .LVU12821
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39406              		.loc 1 675 43 is_stmt 0 view .LVU12822
 39407 2192 E144     		add	r9, r9, ip
 39408              	.LVL4081:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39409              		.loc 1 675 55 is_stmt 1 view .LVU12823
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39410              		.loc 1 675 9 is_stmt 0 view .LVU12824
 39411 2194 B3E7     		b	.L1486
 39412              	.LVL4082:
 39413              	.L1572:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39414              		.loc 1 675 9 view .LVU12825
 39415              	.LBE5605:
 39416              	.LBB5606:
 39417 2196 019B     		ldr	r3, [sp, #4]
 39418 2198 9946     		mov	r9, r3
 39419 219a A046     		mov	r8, r4
 39420 219c 5346     		mov	r3, r10
 39421 219e A246     		mov	r10, r4
 39422 21a0 1C00     		movs	r4, r3
 39423              	.LVL4083:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 957


 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39424              		.loc 1 675 9 view .LVU12826
 39425 21a2 ACE7     		b	.L1486
 39426              	.LVL4084:
 39427              	.L1654:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39428              		.loc 1 675 9 view .LVU12827
 39429              	.LBE5606:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39430              		.loc 1 681 23 view .LVU12828
 39431 21a4 5446     		mov	r4, r10
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 39432              		.loc 1 680 5 is_stmt 1 view .LVU12829
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39433              		.loc 1 681 5 view .LVU12830
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39434              		.loc 1 681 23 is_stmt 0 view .LVU12831
 39435 21a6 029B     		ldr	r3, [sp, #8]
 39436 21a8 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39437              		.loc 1 681 8 view .LVU12832
 39438 21aa 9845     		cmp	r8, r3
 39439 21ac 08D2     		bcs	.L1488
 39440              	.LVL4085:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39441              		.loc 1 681 32 view .LVU12833
 39442 21ae 4846     		mov	r0, r9
 39443 21b0 FFF7FEFF 		bl	LZ4_read16
 39444              	.LVL4086:
 39445 21b4 8246     		mov	r10, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39446              		.loc 1 681 54 view .LVU12834
 39447 21b6 4046     		mov	r0, r8
 39448 21b8 FFF7FEFF 		bl	LZ4_read16
 39449              	.LVL4087:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39450              		.loc 1 681 28 view .LVU12835
 39451 21bc 8245     		cmp	r10, r0
 39452 21be 0BD0     		beq	.L1658
 39453              	.L1488:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 39454              		.loc 1 682 5 is_stmt 1 view .LVU12836
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 39455              		.loc 1 682 8 is_stmt 0 view .LVU12837
 39456 21c0 109B     		ldr	r3, [sp, #64]
 39457 21c2 4345     		cmp	r3, r8
 39458 21c4 05D9     		bls	.L1489
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 39459              		.loc 1 682 28 view .LVU12838
 39460 21c6 4B46     		mov	r3, r9
 39461 21c8 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 39462              		.loc 1 682 39 view .LVU12839
 39463 21ca 4346     		mov	r3, r8
 39464 21cc 1B78     		ldrb	r3, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 39465              		.loc 1 682 24 view .LVU12840
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 958


 39466 21ce 9A42     		cmp	r2, r3
 39467 21d0 07D0     		beq	.L1659
 39468              	.L1489:
 683:Core/Src/lz4.c **** }
 39469              		.loc 1 683 5 is_stmt 1 view .LVU12841
 683:Core/Src/lz4.c **** }
 39470              		.loc 1 683 27 is_stmt 0 view .LVU12842
 39471 21d2 4346     		mov	r3, r8
 39472 21d4 1C1B     		subs	r4, r3, r4
 39473              	.LVL4088:
 683:Core/Src/lz4.c **** }
 39474              		.loc 1 683 12 view .LVU12843
 39475 21d6 A6E7     		b	.L1484
 39476              	.LVL4089:
 39477              	.L1658:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39478              		.loc 1 681 74 is_stmt 1 view .LVU12844
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39479              		.loc 1 681 77 is_stmt 0 view .LVU12845
 39480 21d8 0223     		movs	r3, #2
 39481 21da 9C46     		mov	ip, r3
 39482 21dc E044     		add	r8, r8, ip
 39483              	.LVL4090:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39484              		.loc 1 681 82 is_stmt 1 view .LVU12846
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39485              		.loc 1 681 88 is_stmt 0 view .LVU12847
 39486 21de E144     		add	r9, r9, ip
 39487              	.LVL4091:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 39488              		.loc 1 681 88 view .LVU12848
 39489 21e0 EEE7     		b	.L1488
 39490              	.L1659:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 39491              		.loc 1 682 46 is_stmt 1 view .LVU12849
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 39492              		.loc 1 682 49 is_stmt 0 view .LVU12850
 39493 21e2 0123     		movs	r3, #1
 39494 21e4 9C46     		mov	ip, r3
 39495 21e6 E044     		add	r8, r8, ip
 39496              	.LVL4092:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 39497              		.loc 1 682 49 view .LVU12851
 39498 21e8 F3E7     		b	.L1489
 39499              	.LVL4093:
 39500              	.L1491:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 39501              		.loc 1 682 49 view .LVU12852
 39502              	.LBE5607:
 39503              	.LBE5608:
 39504              	.LBE5610:
 39505              	.LBE5590:
 39506              	.LBB5611:
 39507              	.LBB5612:
 39508              	.LBB5613:
 670:Core/Src/lz4.c ****     }   }
 39509              		.loc 1 670 13 is_stmt 1 view .LVU12853
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 959


 670:Core/Src/lz4.c ****     }   }
 39510              		.loc 1 670 20 is_stmt 0 view .LVU12854
 39511 21ea FFF7FEFF 		bl	LZ4_NbCommonBytes
 39512              	.LVL4094:
 670:Core/Src/lz4.c ****     }   }
 39513              		.loc 1 670 20 view .LVU12855
 39514 21ee 0700     		movs	r7, r0
 39515              	.LVL4095:
 39516              	.L1492:
 670:Core/Src/lz4.c ****     }   }
 39517              		.loc 1 670 20 view .LVU12856
 39518              	.LBE5613:
 39519              	.LBE5612:
 39520              	.LBE5611:
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 39521              		.loc 1 1153 17 is_stmt 1 view .LVU12857
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 39522              		.loc 1 1153 20 is_stmt 0 view .LVU12858
 39523 21f0 3B1D     		adds	r3, r7, #4
 39524 21f2 F618     		adds	r6, r6, r3
 39525              	.LVL4096:
 39526              	.L1481:
1154:Core/Src/lz4.c ****             }
 39527              		.loc 1 1154 17 is_stmt 1 view .LVU12859
1154:Core/Src/lz4.c ****             }
 39528              		.loc 1 1154 84 view .LVU12860
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 39529              		.loc 1 1157 13 view .LVU12861
1158:Core/Src/lz4.c ****                 if (outputDirective == fillOutput) {
 39530              		.loc 1 1158 18 is_stmt 0 view .LVU12862
 39531 21f4 3800     		movs	r0, r7
 39532 21f6 F030     		adds	r0, r0, #240
 39533 21f8 FF21     		movs	r1, #255
 39534 21fa FFF7FEFF 		bl	__aeabi_uidiv
 39535              	.LVL4097:
 39536 21fe 0630     		adds	r0, r0, #6
 39537 2200 2818     		adds	r0, r5, r0
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 39538              		.loc 1 1157 35 view .LVU12863
 39539 2202 0E9B     		ldr	r3, [sp, #56]
 39540 2204 8342     		cmp	r3, r0
 39541 2206 00D2     		bcs	.LCB50391
 39542 2208 91E1     		b	.L1585	@long jump
 39543              	.LCB50391:
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 39544              		.loc 1 1183 13 is_stmt 1 view .LVU12864
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 39545              		.loc 1 1183 16 is_stmt 0 view .LVU12865
 39546 220a 0E2F     		cmp	r7, #14
 39547 220c 00D9     		bls	.LCB50399
 39548 220e B9E0     		b	.L1660	@long jump
 39549              	.LCB50399:
1195:Core/Src/lz4.c ****         }
 39550              		.loc 1 1195 17 is_stmt 1 view .LVU12866
1195:Core/Src/lz4.c ****         }
 39551              		.loc 1 1195 27 is_stmt 0 view .LVU12867
 39552 2210 FFB2     		uxtb	r7, r7
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 960


 39553              	.LVL4098:
1195:Core/Src/lz4.c ****         }
 39554              		.loc 1 1195 24 view .LVU12868
 39555 2212 0C9B     		ldr	r3, [sp, #48]
 39556 2214 1C78     		ldrb	r4, [r3]
 39557 2216 3F19     		adds	r7, r7, r4
 39558 2218 1F70     		strb	r7, [r3]
 39559 221a 0C95     		str	r5, [sp, #48]
 39560              	.LVL4099:
 39561              	.L1501:
1195:Core/Src/lz4.c ****         }
 39562              		.loc 1 1195 24 view .LVU12869
 39563              	.LBE5589:
1198:Core/Src/lz4.c **** 
 39564              		.loc 1 1198 9 is_stmt 1 view .LVU12870
1200:Core/Src/lz4.c **** 
 39565              		.loc 1 1200 9 view .LVU12871
1203:Core/Src/lz4.c **** 
 39566              		.loc 1 1203 9 view .LVU12872
1203:Core/Src/lz4.c **** 
 39567              		.loc 1 1203 12 is_stmt 0 view .LVU12873
 39568 221c 089B     		ldr	r3, [sp, #32]
 39569 221e B342     		cmp	r3, r6
 39570 2220 00D8     		bhi	.LCB50421
 39571 2222 F4E0     		b	.L1574	@long jump
 39572              	.LCB50421:
 39573              	.LBB5619:
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 39574              		.loc 1 1206 13 is_stmt 1 view .LVU12874
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 39575              		.loc 1 1206 46 is_stmt 0 view .LVU12875
 39576 2224 B41E     		subs	r4, r6, #2
 39577              	.LVL4100:
 39578              	.LBB5620:
 39579              	.LBI5620:
 778:Core/Src/lz4.c **** {
 39580              		.loc 1 778 22 is_stmt 1 view .LVU12876
 39581              	.LBB5621:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 39582              		.loc 1 780 5 view .LVU12877
 781:Core/Src/lz4.c **** }
 39583              		.loc 1 781 5 view .LVU12878
 781:Core/Src/lz4.c **** }
 39584              		.loc 1 781 12 is_stmt 0 view .LVU12879
 39585 2226 2000     		movs	r0, r4
 39586 2228 FFF7FEFF 		bl	LZ4_read32
 39587              	.LVL4101:
 39588              	.LBB5622:
 39589              	.LBI5622:
 758:Core/Src/lz4.c **** {
 39590              		.loc 1 758 22 is_stmt 1 view .LVU12880
 39591              	.LBB5623:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 39592              		.loc 1 760 5 view .LVU12881
 763:Core/Src/lz4.c **** }
 39593              		.loc 1 763 9 view .LVU12882
 763:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 961


 39594              		.loc 1 763 27 is_stmt 0 view .LVU12883
 39595 222c 8300     		lsls	r3, r0, #2
 39596 222e 1B18     		adds	r3, r3, r0
 39597 2230 5B01     		lsls	r3, r3, #5
 39598 2232 1B1A     		subs	r3, r3, r0
 39599 2234 5A01     		lsls	r2, r3, #5
 39600 2236 9B18     		adds	r3, r3, r2
 39601 2238 9B00     		lsls	r3, r3, #2
 39602 223a 1B1A     		subs	r3, r3, r0
 39603 223c 5A01     		lsls	r2, r3, #5
 39604 223e D21A     		subs	r2, r2, r3
 39605 2240 1302     		lsls	r3, r2, #8
 39606 2242 9B1A     		subs	r3, r3, r2
 39607 2244 1B01     		lsls	r3, r3, #4
 39608 2246 1818     		adds	r0, r3, r0
 39609              	.LVL4102:
 763:Core/Src/lz4.c **** }
 39610              		.loc 1 763 42 view .LVU12884
 39611 2248 000D     		lsrs	r0, r0, #20
 39612              	.LVL4103:
 763:Core/Src/lz4.c **** }
 39613              		.loc 1 763 42 view .LVU12885
 39614              	.LBE5623:
 39615              	.LBE5622:
 39616              	.LBE5621:
 39617              	.LBE5620:
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 39618              		.loc 1 1207 13 is_stmt 1 view .LVU12886
 39619              	.LBB5624:
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 39620              		.loc 1 1210 17 view .LVU12887
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 39621              		.loc 1 1210 46 is_stmt 0 view .LVU12888
 39622 224a 059D     		ldr	r5, [sp, #20]
 39623 224c 641B     		subs	r4, r4, r5
 39624              	.LVL4104:
1211:Core/Src/lz4.c ****         }   }
 39625              		.loc 1 1211 17 is_stmt 1 view .LVU12889
 39626              	.LBB5625:
 39627              	.LBI5625:
 796:Core/Src/lz4.c **** {
 39628              		.loc 1 796 23 view .LVU12890
 39629              	.LBE5625:
 39630              	.LBE5624:
 39631              	.LBE5619:
 39632              	.LBE5654:
 39633              	.LBE5666:
 39634              	.LBE5673:
 39635              	.LBE5680:
 39636              	.LBE5687:
 39637              	.LBE5963:
 798:Core/Src/lz4.c ****     {
 39638              		.loc 1 798 5 view .LVU12891
 39639              	.LBB5964:
 39640              	.LBB5688:
 39641              	.LBB5681:
 39642              	.LBB5674:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 962


 39643              	.LBB5667:
 39644              	.LBB5655:
 39645              	.LBB5629:
 39646              	.LBB5628:
 39647              	.LBB5627:
 39648              	.LBB5626:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 39649              		.loc 1 803 19 view .LVU12892
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 39650              		.loc 1 803 54 view .LVU12893
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 39651              		.loc 1 803 63 is_stmt 0 view .LVU12894
 39652 224e 8000     		lsls	r0, r0, #2
 39653              	.LVL4105:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 39654              		.loc 1 803 67 view .LVU12895
 39655 2250 5B46     		mov	r3, fp
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 39656              		.loc 1 803 67 view .LVU12896
 39657 2252 1C50     		str	r4, [r3, r0]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 39658              		.loc 1 803 74 is_stmt 1 view .LVU12897
 39659              	.LVL4106:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 39660              		.loc 1 803 74 is_stmt 0 view .LVU12898
 39661              	.LBE5626:
 39662              	.LBE5627:
 39663              	.LBE5628:
 39664              	.LBE5629:
1215:Core/Src/lz4.c **** 
 39665              		.loc 1 1215 9 is_stmt 1 view .LVU12899
 39666              	.LBB5630:
1225:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
 39667              		.loc 1 1225 13 view .LVU12900
 39668              	.LBB5631:
 39669              	.LBI5631:
 778:Core/Src/lz4.c **** {
 39670              		.loc 1 778 22 view .LVU12901
 39671              	.LBB5632:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 39672              		.loc 1 780 5 view .LVU12902
 781:Core/Src/lz4.c **** }
 39673              		.loc 1 781 5 view .LVU12903
 781:Core/Src/lz4.c **** }
 39674              		.loc 1 781 12 is_stmt 0 view .LVU12904
 39675 2254 3000     		movs	r0, r6
 39676 2256 FFF7FEFF 		bl	LZ4_read32
 39677              	.LVL4107:
 39678              	.LBB5633:
 39679              	.LBI5633:
 758:Core/Src/lz4.c **** {
 39680              		.loc 1 758 22 is_stmt 1 view .LVU12905
 39681              	.LBB5634:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 39682              		.loc 1 760 5 view .LVU12906
 763:Core/Src/lz4.c **** }
 39683              		.loc 1 763 9 view .LVU12907
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 963


 763:Core/Src/lz4.c **** }
 39684              		.loc 1 763 27 is_stmt 0 view .LVU12908
 39685 225a 8300     		lsls	r3, r0, #2
 39686 225c 1B18     		adds	r3, r3, r0
 39687 225e 5B01     		lsls	r3, r3, #5
 39688 2260 1B1A     		subs	r3, r3, r0
 39689 2262 5A01     		lsls	r2, r3, #5
 39690 2264 9B18     		adds	r3, r3, r2
 39691 2266 9B00     		lsls	r3, r3, #2
 39692 2268 1B1A     		subs	r3, r3, r0
 39693 226a 5A01     		lsls	r2, r3, #5
 39694 226c D21A     		subs	r2, r2, r3
 39695 226e 1302     		lsls	r3, r2, #8
 39696 2270 9B1A     		subs	r3, r3, r2
 39697 2272 1B01     		lsls	r3, r3, #4
 39698 2274 1818     		adds	r0, r3, r0
 39699              	.LVL4108:
 763:Core/Src/lz4.c **** }
 39700              		.loc 1 763 42 view .LVU12909
 39701 2276 000D     		lsrs	r0, r0, #20
 39702              	.LVL4109:
 763:Core/Src/lz4.c **** }
 39703              		.loc 1 763 42 view .LVU12910
 39704              	.LBE5634:
 39705              	.LBE5633:
 39706              	.LBE5632:
 39707              	.LBE5631:
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 39708              		.loc 1 1226 13 is_stmt 1 view .LVU12911
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 39709              		.loc 1 1226 41 is_stmt 0 view .LVU12912
 39710 2278 731B     		subs	r3, r6, r5
 39711 227a 9846     		mov	r8, r3
 39712              	.LVL4110:
1227:Core/Src/lz4.c ****             assert(matchIndex < current);
 39713              		.loc 1 1227 13 is_stmt 1 view .LVU12913
 39714              	.LBB5635:
 39715              	.LBI5635:
 827:Core/Src/lz4.c **** {
 39716              		.loc 1 827 22 view .LVU12914
 39717              	.LBB5636:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 39718              		.loc 1 829 5 view .LVU12915
 39719              	.LBE5636:
 39720              	.LBE5635:
 39721              	.LBE5630:
 39722              	.LBE5655:
 39723              	.LBE5667:
 39724              	.LBE5674:
 39725              	.LBE5681:
 39726              	.LBE5688:
 39727              	.LBE5964:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 39728              		.loc 1 829 44 view .LVU12916
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 39729              		.loc 1 830 5 view .LVU12917
 39730              	.LBB5965:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 964


 39731              	.LBB5689:
 39732              	.LBB5682:
 39733              	.LBB5675:
 39734              	.LBB5668:
 39735              	.LBB5656:
 39736              	.LBB5642:
 39737              	.LBB5638:
 39738              	.LBB5637:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 39739              		.loc 1 831 9 view .LVU12918
 832:Core/Src/lz4.c ****         return hashTable[h];
 39740              		.loc 1 832 9 view .LVU12919
 833:Core/Src/lz4.c ****     }
 39741              		.loc 1 833 9 view .LVU12920
 833:Core/Src/lz4.c ****     }
 39742              		.loc 1 833 25 is_stmt 0 view .LVU12921
 39743 227c 8000     		lsls	r0, r0, #2
 39744              	.LVL4111:
 833:Core/Src/lz4.c ****     }
 39745              		.loc 1 833 25 view .LVU12922
 39746 227e 5844     		add	r0, r0, fp
 39747 2280 0468     		ldr	r4, [r0]
 39748              	.LVL4112:
 833:Core/Src/lz4.c ****     }
 39749              		.loc 1 833 25 view .LVU12923
 39750              	.LBE5637:
 39751              	.LBE5638:
1228:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
 39752              		.loc 1 1228 13 is_stmt 1 view .LVU12924
1229:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 39753              		.loc 1 1229 13 view .LVU12925
1241:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 39754              		.loc 1 1241 20 view .LVU12926
1242:Core/Src/lz4.c ****                     assert(dictBase);
 39755              		.loc 1 1242 17 view .LVU12927
1242:Core/Src/lz4.c ****                     assert(dictBase);
 39756              		.loc 1 1242 20 is_stmt 0 view .LVU12928
 39757 2282 079B     		ldr	r3, [sp, #28]
 39758              	.LVL4113:
1242:Core/Src/lz4.c ****                     assert(dictBase);
 39759              		.loc 1 1242 20 view .LVU12929
 39760 2284 A342     		cmp	r3, r4
 39761 2286 00D8     		bhi	.LCB50619
 39762 2288 A1E0     		b	.L1502	@long jump
 39763              	.LCB50619:
1243:Core/Src/lz4.c ****                     match = dictBase + matchIndex;
 39764              		.loc 1 1243 21 is_stmt 1 view .LVU12930
1244:Core/Src/lz4.c ****                     lowLimit = dictionary;   /* required for match length counter */
 39765              		.loc 1 1244 21 view .LVU12931
1244:Core/Src/lz4.c ****                     lowLimit = dictionary;   /* required for match length counter */
 39766              		.loc 1 1244 27 is_stmt 0 view .LVU12932
 39767 228a 0D9B     		ldr	r3, [sp, #52]
 39768 228c 1F19     		adds	r7, r3, r4
 39769              	.LVL4114:
1245:Core/Src/lz4.c ****                 } else {
 39770              		.loc 1 1245 21 is_stmt 1 view .LVU12933
1245:Core/Src/lz4.c ****                 } else {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 965


 39771              		.loc 1 1245 30 is_stmt 0 view .LVU12934
 39772 228e 0A9B     		ldr	r3, [sp, #40]
 39773 2290 0993     		str	r3, [sp, #36]
 39774              	.LVL4115:
 39775              	.L1503:
1253:Core/Src/lz4.c ****             assert(matchIndex < current);
 39776              		.loc 1 1253 13 is_stmt 1 view .LVU12935
 39777              	.LBB5639:
 39778              	.LBI5639:
 796:Core/Src/lz4.c **** {
 39779              		.loc 1 796 23 view .LVU12936
 39780              	.LBE5639:
 39781              	.LBE5642:
 39782              	.LBE5656:
 39783              	.LBE5668:
 39784              	.LBE5675:
 39785              	.LBE5682:
 39786              	.LBE5689:
 39787              	.LBE5965:
 798:Core/Src/lz4.c ****     {
 39788              		.loc 1 798 5 view .LVU12937
 39789              	.LBB5966:
 39790              	.LBB5690:
 39791              	.LBB5683:
 39792              	.LBB5676:
 39793              	.LBB5669:
 39794              	.LBB5657:
 39795              	.LBB5643:
 39796              	.LBB5641:
 39797              	.LBB5640:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 39798              		.loc 1 803 19 view .LVU12938
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 39799              		.loc 1 803 54 view .LVU12939
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 39800              		.loc 1 803 67 is_stmt 0 view .LVU12940
 39801 2292 4346     		mov	r3, r8
 39802              	.LVL4116:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 39803              		.loc 1 803 67 view .LVU12941
 39804 2294 0360     		str	r3, [r0]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 39805              		.loc 1 803 74 is_stmt 1 view .LVU12942
 39806              	.LVL4117:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 39807              		.loc 1 803 74 is_stmt 0 view .LVU12943
 39808              	.LBE5640:
 39809              	.LBE5641:
1254:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
 39810              		.loc 1 1254 13 is_stmt 1 view .LVU12944
1255:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
 39811              		.loc 1 1255 13 view .LVU12945
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 39812              		.loc 1 1256 108 is_stmt 0 view .LVU12946
 39813 2296 AC4B     		ldr	r3, .L1682
 39814 2298 E318     		adds	r3, r4, r3
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 966


 39815              		.loc 1 1256 15 view .LVU12947
 39816 229a 9845     		cmp	r8, r3
 39817 229c 00D9     		bls	.LCB50682
 39818 229e 9BE0     		b	.L1504	@long jump
 39819              	.LCB50682:
1257:Core/Src/lz4.c ****                 token=op++;
 39820              		.loc 1 1257 19 view .LVU12948
 39821 22a0 3800     		movs	r0, r7
 39822 22a2 FFF7FEFF 		bl	LZ4_read32
 39823              	.LVL4118:
1257:Core/Src/lz4.c ****                 token=op++;
 39824              		.loc 1 1257 19 view .LVU12949
 39825 22a6 0500     		movs	r5, r0
 39826              	.LVL4119:
1257:Core/Src/lz4.c ****                 token=op++;
 39827              		.loc 1 1257 40 view .LVU12950
 39828 22a8 3000     		movs	r0, r6
 39829 22aa FFF7FEFF 		bl	LZ4_read32
 39830              	.LVL4120:
1257:Core/Src/lz4.c ****                 token=op++;
 39831              		.loc 1 1257 15 view .LVU12951
 39832 22ae 8542     		cmp	r5, r0
 39833 22b0 00D0     		beq	.LCB50694
 39834 22b2 91E0     		b	.L1504	@long jump
 39835              	.LCB50694:
1258:Core/Src/lz4.c ****                 *token=0;
 39836              		.loc 1 1258 17 is_stmt 1 view .LVU12952
1258:Core/Src/lz4.c ****                 *token=0;
 39837              		.loc 1 1258 25 is_stmt 0 view .LVU12953
 39838 22b4 0C9A     		ldr	r2, [sp, #48]
 39839 22b6 551C     		adds	r5, r2, #1
 39840              	.LVL4121:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 39841              		.loc 1 1259 17 is_stmt 1 view .LVU12954
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 39842              		.loc 1 1259 23 is_stmt 0 view .LVU12955
 39843 22b8 0023     		movs	r3, #0
 39844 22ba 1370     		strb	r3, [r2]
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 39845              		.loc 1 1260 17 is_stmt 1 view .LVU12956
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 39846              		.loc 1 1260 35 view .LVU12957
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 39847              		.loc 1 1260 42 is_stmt 0 view .LVU12958
 39848 22bc 4346     		mov	r3, r8
 39849 22be 191B     		subs	r1, r3, r4
 39850              	.LVL4122:
1261:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
 39851              		.loc 1 1261 17 is_stmt 1 view .LVU12959
1262:Core/Src/lz4.c ****                 goto _next_match;
 39852              		.loc 1 1262 97 view .LVU12960
1263:Core/Src/lz4.c ****             }
 39853              		.loc 1 1263 17 view .LVU12961
 39854              	.L1505:
1263:Core/Src/lz4.c ****             }
 39855              		.loc 1 1263 17 is_stmt 0 view .LVU12962
 39856              	.LBE5643:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 967


 39857              	.LBB5644:
1104:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
 39858              		.loc 1 1104 13 is_stmt 1 view .LVU12963
1105:Core/Src/lz4.c ****         }
 39859              		.loc 1 1105 101 view .LVU12964
 39860              	.LBE5644:
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 39861              		.loc 1 1117 9 view .LVU12965
1125:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
 39862              		.loc 1 1125 9 view .LVU12966
1126:Core/Src/lz4.c ****             assert(offset <= LZ4_DISTANCE_MAX && offset > 0);
 39863              		.loc 1 1126 13 view .LVU12967
1126:Core/Src/lz4.c ****             assert(offset <= LZ4_DISTANCE_MAX && offset > 0);
 39864              		.loc 1 1126 111 view .LVU12968
1127:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)offset); op+=2;
 39865              		.loc 1 1127 13 view .LVU12969
1128:Core/Src/lz4.c ****         } else  {
 39866              		.loc 1 1128 13 view .LVU12970
 39867 22c0 89B2     		uxth	r1, r1
 39868              	.LVL4123:
1128:Core/Src/lz4.c ****         } else  {
 39869              		.loc 1 1128 13 is_stmt 0 view .LVU12971
 39870 22c2 2800     		movs	r0, r5
 39871 22c4 FFF7FEFF 		bl	LZ4_writeLE16
 39872              	.LVL4124:
1128:Core/Src/lz4.c ****         } else  {
 39873              		.loc 1 1128 45 is_stmt 1 view .LVU12972
1128:Core/Src/lz4.c ****         } else  {
 39874              		.loc 1 1128 47 is_stmt 0 view .LVU12973
 39875 22c8 0235     		adds	r5, r5, #2
 39876              	.LVL4125:
 39877              	.LBB5645:
1136:Core/Src/lz4.c **** 
 39878              		.loc 1 1136 13 is_stmt 1 view .LVU12974
1138:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
 39879              		.loc 1 1138 13 view .LVU12975
1139:Core/Src/lz4.c ****                 const BYTE* limit = ip + (dictEnd-match);
 39880              		.loc 1 1139 15 is_stmt 0 view .LVU12976
 39881 22ca 0A9B     		ldr	r3, [sp, #40]
 39882 22cc 099A     		ldr	r2, [sp, #36]
 39883 22ce 9342     		cmp	r3, r2
 39884 22d0 00D1     		bne	.LCB50766
 39885 22d2 BCE6     		b	.L1661	@long jump
 39886              	.LCB50766:
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 39887              		.loc 1 1152 17 is_stmt 1 view .LVU12977
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 39888              		.loc 1 1152 29 is_stmt 0 view .LVU12978
 39889 22d4 331D     		adds	r3, r6, #4
 39890 22d6 9946     		mov	r9, r3
 39891 22d8 3B1D     		adds	r3, r7, #4
 39892 22da 9846     		mov	r8, r3
 39893              	.LVL4126:
 39894              	.LBB5618:
 39895              	.LBI5611:
 661:Core/Src/lz4.c **** {
 39896              		.loc 1 661 10 is_stmt 1 view .LVU12979
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 968


 39897              	.LBB5617:
 663:Core/Src/lz4.c **** 
 39898              		.loc 1 663 5 view .LVU12980
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 39899              		.loc 1 665 5 view .LVU12981
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 39900              		.loc 1 665 9 is_stmt 0 view .LVU12982
 39901 22dc 029B     		ldr	r3, [sp, #8]
 39902              	.LVL4127:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 39903              		.loc 1 665 9 view .LVU12983
 39904 22de 0822     		movs	r2, #8
 39905 22e0 5242     		rsbs	r2, r2, #0
 39906 22e2 9446     		mov	ip, r2
 39907 22e4 6344     		add	r3, r3, ip
 39908 22e6 9A46     		mov	r10, r3
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 39909              		.loc 1 665 8 view .LVU12984
 39910 22e8 9945     		cmp	r9, r3
 39911 22ea 2AD2     		bcs	.L1573
 39912              	.LBB5614:
 666:Core/Src/lz4.c ****         if (!diff) {
 39913              		.loc 1 666 9 is_stmt 1 view .LVU12985
 666:Core/Src/lz4.c ****         if (!diff) {
 39914              		.loc 1 666 28 is_stmt 0 view .LVU12986
 39915 22ec 4046     		mov	r0, r8
 39916 22ee FFF7FEFF 		bl	LZ4_read_ARCH
 39917              	.LVL4128:
 39918 22f2 0400     		movs	r4, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 39919              		.loc 1 666 52 view .LVU12987
 39920 22f4 4846     		mov	r0, r9
 39921 22f6 FFF7FEFF 		bl	LZ4_read_ARCH
 39922              	.LVL4129:
 39923 22fa 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 39924              		.loc 1 666 21 view .LVU12988
 39925 22fc 2000     		movs	r0, r4
 39926 22fe 5840     		eors	r0, r3
 39927              	.LVL4130:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 39928              		.loc 1 667 9 is_stmt 1 view .LVU12989
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 39929              		.loc 1 667 12 is_stmt 0 view .LVU12990
 39930 2300 9C42     		cmp	r4, r3
 39931 2302 00D0     		beq	.LCB50806
 39932 2304 71E7     		b	.L1491	@long jump
 39933              	.LCB50806:
 668:Core/Src/lz4.c ****         } else {
 39934              		.loc 1 668 13 is_stmt 1 view .LVU12991
 668:Core/Src/lz4.c ****         } else {
 39935              		.loc 1 668 16 is_stmt 0 view .LVU12992
 39936 2306 3400     		movs	r4, r6
 39937 2308 0834     		adds	r4, r4, #8
 39938              	.LVL4131:
 668:Core/Src/lz4.c ****         } else {
 39939              		.loc 1 668 28 is_stmt 1 view .LVU12993
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 969


 668:Core/Src/lz4.c ****         } else {
 39940              		.loc 1 668 34 is_stmt 0 view .LVU12994
 39941 230a 0823     		movs	r3, #8
 39942 230c 9846     		mov	r8, r3
 39943              	.LVL4132:
 668:Core/Src/lz4.c ****         } else {
 39944              		.loc 1 668 34 view .LVU12995
 39945 230e B844     		add	r8, r8, r7
 39946              	.LVL4133:
 39947              	.L1494:
 668:Core/Src/lz4.c ****         } else {
 39948              		.loc 1 668 34 view .LVU12996
 39949              	.LBE5614:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 39950              		.loc 1 673 11 is_stmt 1 view .LVU12997
 39951 2310 5445     		cmp	r4, r10
 39952 2312 18D2     		bcs	.L1662
 39953              	.LBB5615:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 39954              		.loc 1 674 9 view .LVU12998
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 39955              		.loc 1 674 28 is_stmt 0 view .LVU12999
 39956 2314 4046     		mov	r0, r8
 39957 2316 FFF7FEFF 		bl	LZ4_read_ARCH
 39958              	.LVL4134:
 39959 231a 0700     		movs	r7, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 39960              		.loc 1 674 52 view .LVU13000
 39961 231c 2000     		movs	r0, r4
 39962 231e FFF7FEFF 		bl	LZ4_read_ARCH
 39963              	.LVL4135:
 39964 2322 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 39965              		.loc 1 674 21 view .LVU13001
 39966 2324 3800     		movs	r0, r7
 39967 2326 5840     		eors	r0, r3
 39968              	.LVL4136:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39969              		.loc 1 675 9 is_stmt 1 view .LVU13002
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39970              		.loc 1 675 12 is_stmt 0 view .LVU13003
 39971 2328 9F42     		cmp	r7, r3
 39972 232a 05D0     		beq	.L1663
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 39973              		.loc 1 676 9 is_stmt 1 view .LVU13004
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 39974              		.loc 1 676 16 is_stmt 0 view .LVU13005
 39975 232c FFF7FEFF 		bl	LZ4_NbCommonBytes
 39976              	.LVL4137:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 39977              		.loc 1 676 13 view .LVU13006
 39978 2330 2418     		adds	r4, r4, r0
 39979              	.LVL4138:
 677:Core/Src/lz4.c ****     }
 39980              		.loc 1 677 9 is_stmt 1 view .LVU13007
 677:Core/Src/lz4.c ****     }
 39981              		.loc 1 677 31 is_stmt 0 view .LVU13008
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 970


 39982 2332 4B46     		mov	r3, r9
 39983 2334 E71A     		subs	r7, r4, r3
 677:Core/Src/lz4.c ****     }
 39984              		.loc 1 677 16 view .LVU13009
 39985 2336 5BE7     		b	.L1492
 39986              	.LVL4139:
 39987              	.L1663:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39988              		.loc 1 675 22 is_stmt 1 view .LVU13010
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39989              		.loc 1 675 25 is_stmt 0 view .LVU13011
 39990 2338 0434     		adds	r4, r4, #4
 39991              	.LVL4140:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39992              		.loc 1 675 37 is_stmt 1 view .LVU13012
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39993              		.loc 1 675 43 is_stmt 0 view .LVU13013
 39994 233a 0423     		movs	r3, #4
 39995 233c 9C46     		mov	ip, r3
 39996 233e E044     		add	r8, r8, ip
 39997              	.LVL4141:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39998              		.loc 1 675 55 is_stmt 1 view .LVU13014
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 39999              		.loc 1 675 9 is_stmt 0 view .LVU13015
 40000 2340 E6E7     		b	.L1494
 40001              	.LVL4142:
 40002              	.L1573:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 40003              		.loc 1 675 9 view .LVU13016
 40004              	.LBE5615:
 40005              	.LBB5616:
 40006 2342 4C46     		mov	r4, r9
 40007 2344 E4E7     		b	.L1494
 40008              	.LVL4143:
 40009              	.L1662:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 40010              		.loc 1 675 9 view .LVU13017
 40011              	.LBE5616:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 40012              		.loc 1 680 5 is_stmt 1 view .LVU13018
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 40013              		.loc 1 681 5 view .LVU13019
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 40014              		.loc 1 681 23 is_stmt 0 view .LVU13020
 40015 2346 029B     		ldr	r3, [sp, #8]
 40016 2348 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 40017              		.loc 1 681 8 view .LVU13021
 40018 234a 9C42     		cmp	r4, r3
 40019 234c 08D2     		bcs	.L1496
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 40020              		.loc 1 681 32 view .LVU13022
 40021 234e 4046     		mov	r0, r8
 40022 2350 FFF7FEFF 		bl	LZ4_read16
 40023              	.LVL4144:
 40024 2354 0700     		movs	r7, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 971


 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 40025              		.loc 1 681 54 view .LVU13023
 40026 2356 2000     		movs	r0, r4
 40027 2358 FFF7FEFF 		bl	LZ4_read16
 40028              	.LVL4145:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 40029              		.loc 1 681 28 view .LVU13024
 40030 235c 8742     		cmp	r7, r0
 40031 235e 0AD0     		beq	.L1664
 40032              	.L1496:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 40033              		.loc 1 682 5 is_stmt 1 view .LVU13025
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 40034              		.loc 1 682 8 is_stmt 0 view .LVU13026
 40035 2360 109B     		ldr	r3, [sp, #64]
 40036 2362 A342     		cmp	r3, r4
 40037 2364 04D9     		bls	.L1497
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 40038              		.loc 1 682 28 view .LVU13027
 40039 2366 4346     		mov	r3, r8
 40040 2368 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 40041              		.loc 1 682 39 view .LVU13028
 40042 236a 2378     		ldrb	r3, [r4]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 40043              		.loc 1 682 24 view .LVU13029
 40044 236c 9A42     		cmp	r2, r3
 40045 236e 07D0     		beq	.L1665
 40046              	.L1497:
 683:Core/Src/lz4.c **** }
 40047              		.loc 1 683 5 is_stmt 1 view .LVU13030
 683:Core/Src/lz4.c **** }
 40048              		.loc 1 683 27 is_stmt 0 view .LVU13031
 40049 2370 4B46     		mov	r3, r9
 40050 2372 E71A     		subs	r7, r4, r3
 683:Core/Src/lz4.c **** }
 40051              		.loc 1 683 12 view .LVU13032
 40052 2374 3CE7     		b	.L1492
 40053              	.L1664:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 40054              		.loc 1 681 74 is_stmt 1 view .LVU13033
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 40055              		.loc 1 681 77 is_stmt 0 view .LVU13034
 40056 2376 0234     		adds	r4, r4, #2
 40057              	.LVL4146:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 40058              		.loc 1 681 82 is_stmt 1 view .LVU13035
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 40059              		.loc 1 681 88 is_stmt 0 view .LVU13036
 40060 2378 0223     		movs	r3, #2
 40061 237a 9C46     		mov	ip, r3
 40062 237c E044     		add	r8, r8, ip
 40063              	.LVL4147:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 40064              		.loc 1 681 88 view .LVU13037
 40065 237e EFE7     		b	.L1496
 40066              	.L1665:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 972


 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 40067              		.loc 1 682 46 is_stmt 1 view .LVU13038
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 40068              		.loc 1 682 49 is_stmt 0 view .LVU13039
 40069 2380 0134     		adds	r4, r4, #1
 40070              	.LVL4148:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 40071              		.loc 1 682 49 view .LVU13040
 40072 2382 F5E7     		b	.L1497
 40073              	.LVL4149:
 40074              	.L1660:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 40075              		.loc 1 682 49 view .LVU13041
 40076              	.LBE5617:
 40077              	.LBE5618:
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 40078              		.loc 1 1184 17 is_stmt 1 view .LVU13042
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 40079              		.loc 1 1184 24 is_stmt 0 view .LVU13043
 40080 2384 0C9A     		ldr	r2, [sp, #48]
 40081 2386 1378     		ldrb	r3, [r2]
 40082 2388 0F33     		adds	r3, r3, #15
 40083 238a 1370     		strb	r3, [r2]
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 40084              		.loc 1 1185 17 is_stmt 1 view .LVU13044
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 40085              		.loc 1 1185 27 is_stmt 0 view .LVU13045
 40086 238c 0F3F     		subs	r7, r7, #15
 40087              	.LVL4150:
1186:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
 40088              		.loc 1 1186 17 is_stmt 1 view .LVU13046
 40089 238e 0121     		movs	r1, #1
 40090 2390 4942     		rsbs	r1, r1, #0
 40091 2392 2800     		movs	r0, r5
 40092 2394 FFF7FEFF 		bl	LZ4_write32
 40093              	.LVL4151:
1187:Core/Src/lz4.c ****                     op+=4;
 40094              		.loc 1 1187 17 view .LVU13047
1187:Core/Src/lz4.c ****                     op+=4;
 40095              		.loc 1 1187 23 is_stmt 0 view .LVU13048
 40096 2398 08E0     		b	.L1499
 40097              	.L1500:
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 40098              		.loc 1 1188 21 is_stmt 1 view .LVU13049
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 40099              		.loc 1 1188 23 is_stmt 0 view .LVU13050
 40100 239a 0435     		adds	r5, r5, #4
 40101              	.LVL4152:
1189:Core/Src/lz4.c ****                     matchCode -= 4*255;
 40102              		.loc 1 1189 21 is_stmt 1 view .LVU13051
 40103 239c 0121     		movs	r1, #1
 40104 239e 4942     		rsbs	r1, r1, #0
 40105 23a0 2800     		movs	r0, r5
 40106 23a2 FFF7FEFF 		bl	LZ4_write32
 40107              	.LVL4153:
1190:Core/Src/lz4.c ****                 }
 40108              		.loc 1 1190 21 view .LVU13052
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 973


1190:Core/Src/lz4.c ****                 }
 40109              		.loc 1 1190 31 is_stmt 0 view .LVU13053
 40110 23a6 694B     		ldr	r3, .L1682+4
 40111 23a8 9C46     		mov	ip, r3
 40112 23aa 6744     		add	r7, r7, ip
 40113              	.LVL4154:
 40114              	.L1499:
1187:Core/Src/lz4.c ****                     op+=4;
 40115              		.loc 1 1187 23 is_stmt 1 view .LVU13054
 40116 23ac FF23     		movs	r3, #255
 40117 23ae 9B00     		lsls	r3, r3, #2
 40118 23b0 9F42     		cmp	r7, r3
 40119 23b2 F2D2     		bcs	.L1500
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 40120              		.loc 1 1192 17 view .LVU13055
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 40121              		.loc 1 1192 33 is_stmt 0 view .LVU13056
 40122 23b4 FF21     		movs	r1, #255
 40123 23b6 3800     		movs	r0, r7
 40124 23b8 FFF7FEFF 		bl	__aeabi_uidiv
 40125              	.LVL4155:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 40126              		.loc 1 1192 20 view .LVU13057
 40127 23bc 2D18     		adds	r5, r5, r0
 40128              	.LVL4156:
1193:Core/Src/lz4.c ****             } else
 40129              		.loc 1 1193 17 is_stmt 1 view .LVU13058
1193:Core/Src/lz4.c ****             } else
 40130              		.loc 1 1193 42 is_stmt 0 view .LVU13059
 40131 23be FF21     		movs	r1, #255
 40132 23c0 3800     		movs	r0, r7
 40133 23c2 FFF7FEFF 		bl	__aeabi_uidivmod
 40134              	.LVL4157:
1193:Core/Src/lz4.c ****             } else
 40135              		.loc 1 1193 20 view .LVU13060
 40136 23c6 6B1C     		adds	r3, r5, #1
 40137 23c8 0C93     		str	r3, [sp, #48]
 40138              	.LVL4158:
1193:Core/Src/lz4.c ****             } else
 40139              		.loc 1 1193 23 view .LVU13061
 40140 23ca 2970     		strb	r1, [r5]
 40141 23cc 26E7     		b	.L1501
 40142              	.LVL4159:
 40143              	.L1502:
1193:Core/Src/lz4.c ****             } else
 40144              		.loc 1 1193 23 view .LVU13062
 40145              	.LBE5645:
 40146              	.LBB5646:
1247:Core/Src/lz4.c ****                     lowLimit = (const BYTE*)source;   /* required for match length counter */
 40147              		.loc 1 1247 21 is_stmt 1 view .LVU13063
1247:Core/Src/lz4.c ****                     lowLimit = (const BYTE*)source;   /* required for match length counter */
 40148              		.loc 1 1247 27 is_stmt 0 view .LVU13064
 40149 23ce 059B     		ldr	r3, [sp, #20]
 40150 23d0 1F19     		adds	r7, r3, r4
 40151              	.LVL4160:
1248:Core/Src/lz4.c ****                 }
 40152              		.loc 1 1248 21 is_stmt 1 view .LVU13065
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 974


1248:Core/Src/lz4.c ****                 }
 40153              		.loc 1 1248 30 is_stmt 0 view .LVU13066
 40154 23d2 019B     		ldr	r3, [sp, #4]
 40155 23d4 0993     		str	r3, [sp, #36]
 40156 23d6 5CE7     		b	.L1503
 40157              	.LVL4161:
 40158              	.L1504:
1248:Core/Src/lz4.c ****                 }
 40159              		.loc 1 1248 30 view .LVU13067
 40160              	.LBE5646:
1268:Core/Src/lz4.c **** 
 40161              		.loc 1 1268 18 view .LVU13068
 40162 23d8 DA46     		mov	r10, fp
1268:Core/Src/lz4.c **** 
 40163              		.loc 1 1268 9 is_stmt 1 view .LVU13069
1268:Core/Src/lz4.c **** 
 40164              		.loc 1 1268 18 is_stmt 0 view .LVU13070
 40165 23da 741C     		adds	r4, r6, #1
 40166              	.LVL4162:
 40167              	.LBB5647:
 40168              	.LBI5647:
 778:Core/Src/lz4.c **** {
 40169              		.loc 1 778 22 is_stmt 1 view .LVU13071
 40170              	.LBB5648:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 40171              		.loc 1 780 5 view .LVU13072
 781:Core/Src/lz4.c **** }
 40172              		.loc 1 781 5 view .LVU13073
 781:Core/Src/lz4.c **** }
 40173              		.loc 1 781 12 is_stmt 0 view .LVU13074
 40174 23dc 2000     		movs	r0, r4
 40175 23de FFF7FEFF 		bl	LZ4_read32
 40176              	.LVL4163:
 40177              	.LBB5649:
 40178              	.LBI5649:
 758:Core/Src/lz4.c **** {
 40179              		.loc 1 758 22 is_stmt 1 view .LVU13075
 40180              	.LBB5650:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 40181              		.loc 1 760 5 view .LVU13076
 763:Core/Src/lz4.c **** }
 40182              		.loc 1 763 9 view .LVU13077
 763:Core/Src/lz4.c **** }
 40183              		.loc 1 763 27 is_stmt 0 view .LVU13078
 40184 23e2 8300     		lsls	r3, r0, #2
 40185 23e4 1B18     		adds	r3, r3, r0
 40186 23e6 5B01     		lsls	r3, r3, #5
 40187 23e8 1B1A     		subs	r3, r3, r0
 40188 23ea 5A01     		lsls	r2, r3, #5
 40189 23ec 9B18     		adds	r3, r3, r2
 40190 23ee 9B00     		lsls	r3, r3, #2
 40191 23f0 1B1A     		subs	r3, r3, r0
 40192 23f2 5D01     		lsls	r5, r3, #5
 40193 23f4 EB1A     		subs	r3, r5, r3
 40194 23f6 1D02     		lsls	r5, r3, #8
 40195 23f8 ED1A     		subs	r5, r5, r3
 40196 23fa 2D01     		lsls	r5, r5, #4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 975


 40197 23fc 2D18     		adds	r5, r5, r0
 763:Core/Src/lz4.c **** }
 40198              		.loc 1 763 42 view .LVU13079
 40199 23fe 2D0D     		lsrs	r5, r5, #20
 40200 2400 0F96     		str	r6, [sp, #60]
 40201              	.LVL4164:
 763:Core/Src/lz4.c **** }
 40202              		.loc 1 763 42 view .LVU13080
 40203 2402 71E5     		b	.L1506
 40204              	.LVL4165:
 40205              	.L1568:
 763:Core/Src/lz4.c **** }
 40206              		.loc 1 763 42 view .LVU13081
 40207              	.LBE5650:
 40208              	.LBE5649:
 40209              	.LBE5648:
 40210              	.LBE5647:
 40211              	.LBE5657:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 40212              		.loc 1 946 11 view .LVU13082
 40213 2404 039B     		ldr	r3, [sp, #12]
 40214              	.LVL4166:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 40215              		.loc 1 946 11 view .LVU13083
 40216 2406 0C93     		str	r3, [sp, #48]
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 40217              		.loc 1 934 17 view .LVU13084
 40218 2408 019B     		ldr	r3, [sp, #4]
 40219 240a 0F93     		str	r3, [sp, #60]
 40220 240c 07E0     		b	.L1459
 40221              	.LVL4167:
 40222              	.L1574:
 40223              	.LBB5658:
1200:Core/Src/lz4.c **** 
 40224              		.loc 1 1200 16 view .LVU13085
 40225 240e 5F46     		mov	r7, fp
 40226 2410 119B     		ldr	r3, [sp, #68]
 40227 2412 9B46     		mov	fp, r3
 40228              	.LVL4168:
1200:Core/Src/lz4.c **** 
 40229              		.loc 1 1200 16 view .LVU13086
 40230 2414 0F96     		str	r6, [sp, #60]
 40231              	.LVL4169:
1200:Core/Src/lz4.c **** 
 40232              		.loc 1 1200 16 view .LVU13087
 40233 2416 02E0     		b	.L1459
 40234              	.LVL4170:
 40235              	.L1584:
1200:Core/Src/lz4.c **** 
 40236              		.loc 1 1200 16 view .LVU13088
 40237 2418 5746     		mov	r7, r10
 40238              	.LVL4171:
1200:Core/Src/lz4.c **** 
 40239              		.loc 1 1200 16 view .LVU13089
 40240 241a 119B     		ldr	r3, [sp, #68]
 40241 241c 9B46     		mov	fp, r3
 40242              	.LVL4172:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 976


 40243              	.L1459:
1200:Core/Src/lz4.c **** 
 40244              		.loc 1 1200 16 view .LVU13090
 40245              	.LBE5658:
 40246              	.LBB5659:
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 40247              		.loc 1 1274 9 is_stmt 1 view .LVU13091
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 40248              		.loc 1 1274 40 is_stmt 0 view .LVU13092
 40249 241e 029B     		ldr	r3, [sp, #8]
 40250 2420 0F9A     		ldr	r2, [sp, #60]
 40251 2422 9D1A     		subs	r5, r3, r2
 40252              	.LVL4173:
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 40253              		.loc 1 1275 9 is_stmt 1 view .LVU13093
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 40254              		.loc 1 1276 46 is_stmt 0 view .LVU13094
 40255 2424 2800     		movs	r0, r5
 40256 2426 F030     		adds	r0, r0, #240
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 40257              		.loc 1 1276 56 view .LVU13095
 40258 2428 FF21     		movs	r1, #255
 40259 242a FFF7FEFF 		bl	__aeabi_uidiv
 40260              	.LVL4174:
1276:Core/Src/lz4.c ****             if (outputDirective == fillOutput) {
 40261              		.loc 1 1276 31 view .LVU13096
 40262 242e 2818     		adds	r0, r5, r0
 40263 2430 0130     		adds	r0, r0, #1
 40264 2432 0C9A     		ldr	r2, [sp, #48]
 40265 2434 9446     		mov	ip, r2
 40266 2436 6044     		add	r0, r0, ip
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 40267              		.loc 1 1275 32 view .LVU13097
 40268 2438 0E9B     		ldr	r3, [sp, #56]
 40269 243a 8342     		cmp	r3, r0
 40270 243c 62D3     		bcc	.L1575
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 40271              		.loc 1 1287 9 is_stmt 1 view .LVU13098
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 40272              		.loc 1 1287 69 view .LVU13099
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 40273              		.loc 1 1288 9 view .LVU13100
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 40274              		.loc 1 1288 12 is_stmt 0 view .LVU13101
 40275 243e 0E2D     		cmp	r5, #14
 40276 2440 18D9     		bls	.L1507
 40277              	.LBB5660:
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 40278              		.loc 1 1289 13 is_stmt 1 view .LVU13102
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 40279              		.loc 1 1289 20 is_stmt 0 view .LVU13103
 40280 2442 2B00     		movs	r3, r5
 40281 2444 0F3B     		subs	r3, r3, #15
 40282              	.LVL4175:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 40283              		.loc 1 1290 13 is_stmt 1 view .LVU13104
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 977


 40284              		.loc 1 1290 16 is_stmt 0 view .LVU13105
 40285 2446 1000     		movs	r0, r2
 40286 2448 0132     		adds	r2, r2, #1
 40287              	.LVL4176:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 40288              		.loc 1 1290 19 view .LVU13106
 40289 244a F021     		movs	r1, #240
 40290 244c 0170     		strb	r1, [r0]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 40291              		.loc 1 1291 13 is_stmt 1 view .LVU13107
 40292 244e 03E0     		b	.L1508
 40293              	.L1509:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 40294              		.loc 1 1291 58 view .LVU13108
 40295              	.LVL4177:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 40296              		.loc 1 1291 64 is_stmt 0 view .LVU13109
 40297 2450 FF21     		movs	r1, #255
 40298 2452 1170     		strb	r1, [r2]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 40299              		.loc 1 1291 40 is_stmt 1 view .LVU13110
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 40300              		.loc 1 1291 51 is_stmt 0 view .LVU13111
 40301 2454 FF3B     		subs	r3, r3, #255
 40302              	.LVL4178:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 40303              		.loc 1 1291 61 view .LVU13112
 40304 2456 0132     		adds	r2, r2, #1
 40305              	.LVL4179:
 40306              	.L1508:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 40307              		.loc 1 1291 19 is_stmt 1 view .LVU13113
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 40308              		.loc 1 1291 13 is_stmt 0 view .LVU13114
 40309 2458 FE2B     		cmp	r3, #254
 40310 245a F9D8     		bhi	.L1509
1292:Core/Src/lz4.c ****         } else {
 40311              		.loc 1 1292 13 is_stmt 1 view .LVU13115
1292:Core/Src/lz4.c ****         } else {
 40312              		.loc 1 1292 16 is_stmt 0 view .LVU13116
 40313 245c 541C     		adds	r4, r2, #1
 40314              	.LVL4180:
1292:Core/Src/lz4.c ****         } else {
 40315              		.loc 1 1292 19 view .LVU13117
 40316 245e 1370     		strb	r3, [r2]
 40317              	.LVL4181:
 40318              	.L1510:
1292:Core/Src/lz4.c ****         } else {
 40319              		.loc 1 1292 19 view .LVU13118
 40320              	.LBE5660:
1296:Core/Src/lz4.c ****         ip = anchor + lastRun;
 40321              		.loc 1 1296 9 is_stmt 1 view .LVU13119
 40322 2460 2A00     		movs	r2, r5
 40323 2462 0F99     		ldr	r1, [sp, #60]
 40324 2464 2000     		movs	r0, r4
 40325 2466 FFF7FEFF 		bl	memcpy
 40326              	.LVL4182:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 978


1297:Core/Src/lz4.c ****         op += lastRun;
 40327              		.loc 1 1297 9 view .LVU13120
1298:Core/Src/lz4.c ****     }
 40328              		.loc 1 1298 9 view .LVU13121
1298:Core/Src/lz4.c ****     }
 40329              		.loc 1 1298 12 is_stmt 0 view .LVU13122
 40330 246a 6419     		adds	r4, r4, r5
 40331              	.LVL4183:
1298:Core/Src/lz4.c ****     }
 40332              		.loc 1 1298 12 view .LVU13123
 40333              	.LBE5659:
1301:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
 40334              		.loc 1 1301 5 is_stmt 1 view .LVU13124
1304:Core/Src/lz4.c ****     assert(result > 0);
 40335              		.loc 1 1304 5 view .LVU13125
1304:Core/Src/lz4.c ****     assert(result > 0);
 40336              		.loc 1 1304 12 is_stmt 0 view .LVU13126
 40337 246c 039B     		ldr	r3, [sp, #12]
 40338 246e E31A     		subs	r3, r4, r3
 40339 2470 9A46     		mov	r10, r3
 40340              	.LVL4184:
1305:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
 40341              		.loc 1 1305 5 is_stmt 1 view .LVU13127
1306:Core/Src/lz4.c ****     return result;
 40342              		.loc 1 1306 5 view .LVU13128
1306:Core/Src/lz4.c ****     return result;
 40343              		.loc 1 1306 94 view .LVU13129
1307:Core/Src/lz4.c **** }
 40344              		.loc 1 1307 5 view .LVU13130
1307:Core/Src/lz4.c **** }
 40345              		.loc 1 1307 12 is_stmt 0 view .LVU13131
 40346 2472 14E0     		b	.L1289
 40347              	.LVL4185:
 40348              	.L1507:
 40349              	.LBB5661:
1294:Core/Src/lz4.c ****         }
 40350              		.loc 1 1294 13 is_stmt 1 view .LVU13132
1294:Core/Src/lz4.c ****         }
 40351              		.loc 1 1294 16 is_stmt 0 view .LVU13133
 40352 2474 0C9A     		ldr	r2, [sp, #48]
 40353              	.LVL4186:
1294:Core/Src/lz4.c ****         }
 40354              		.loc 1 1294 16 view .LVU13134
 40355 2476 541C     		adds	r4, r2, #1
 40356              	.LVL4187:
1294:Core/Src/lz4.c ****         }
 40357              		.loc 1 1294 21 view .LVU13135
 40358 2478 2B01     		lsls	r3, r5, #4
1294:Core/Src/lz4.c ****         }
 40359              		.loc 1 1294 19 view .LVU13136
 40360 247a 1370     		strb	r3, [r2]
 40361 247c F0E7     		b	.L1510
 40362              	.LVL4188:
 40363              	.L1528:
1294:Core/Src/lz4.c ****         }
 40364              		.loc 1 1294 19 view .LVU13137
 40365              	.LBE5661:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 979


 40366              	.LBE5669:
 40367              	.LBE5676:
 40368              	.LBE5683:
 40369              	.LBE5690:
 40370              	.LBB5691:
 40371              	.LBB5382:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 40372              		.loc 1 1330 58 view .LVU13138
 40373 247e 0023     		movs	r3, #0
 40374 2480 9A46     		mov	r10, r3
 40375 2482 0CE0     		b	.L1289
 40376              	.LVL4189:
 40377              	.L1529:
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 40378              		.loc 1 1332 71 view .LVU13139
 40379 2484 DA46     		mov	r10, fp
 40380 2486 0AE0     		b	.L1289
 40381              	.LVL4190:
 40382              	.L1533:
 40383              	.LBB5375:
 40384              	.LBB5368:
 40385              	.LBB5360:
 40386              	.LBB5349:
1086:Core/Src/lz4.c ****             }
 40387              		.loc 1 1086 24 view .LVU13140
 40388 2488 5746     		mov	r7, r10
 40389              	.LVL4191:
1086:Core/Src/lz4.c ****             }
 40390              		.loc 1 1086 24 view .LVU13141
 40391 248a 129B     		ldr	r3, [sp, #72]
 40392 248c 9B46     		mov	fp, r3
 40393              	.LVL4192:
1086:Core/Src/lz4.c ****             }
 40394              		.loc 1 1086 24 view .LVU13142
 40395 248e 0B9B     		ldr	r3, [sp, #44]
 40396 2490 9A46     		mov	r10, r3
 40397              	.LVL4193:
1086:Core/Src/lz4.c ****             }
 40398              		.loc 1 1086 24 view .LVU13143
 40399 2492 04E0     		b	.L1289
 40400              	.LVL4194:
 40401              	.L1539:
1086:Core/Src/lz4.c ****             }
 40402              		.loc 1 1086 24 view .LVU13144
 40403              	.LBE5349:
 40404              	.LBE5360:
 40405              	.LBB5361:
1284:Core/Src/lz4.c ****             }
 40406              		.loc 1 1284 24 view .LVU13145
 40407 2494 0023     		movs	r3, #0
 40408              	.LVL4195:
1284:Core/Src/lz4.c ****             }
 40409              		.loc 1 1284 24 view .LVU13146
 40410 2496 9A46     		mov	r10, r3
 40411 2498 01E0     		b	.L1289
 40412              	.LVL4196:
 40413              	.L1540:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 980


1284:Core/Src/lz4.c ****             }
 40414              		.loc 1 1284 24 view .LVU13147
 40415              	.LBE5361:
 40416              	.LBE5368:
 40417              	.LBE5375:
 40418              	.LBE5382:
 40419              	.LBE5691:
 40420              	.LBB5692:
 40421              	.LBB5241:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 40422              		.loc 1 1330 58 view .LVU13148
 40423 249a 0023     		movs	r3, #0
 40424 249c 9A46     		mov	r10, r3
 40425              	.LVL4197:
 40426              	.L1289:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 40427              		.loc 1 1330 58 view .LVU13149
 40428              	.LBE5241:
 40429              	.LBE5692:
1711:Core/Src/lz4.c ****         streamPtr->dictSize = (U32)inputSize;
 40430              		.loc 1 1711 9 is_stmt 1 view .LVU13150
1711:Core/Src/lz4.c ****         streamPtr->dictSize = (U32)inputSize;
 40431              		.loc 1 1711 31 is_stmt 0 view .LVU13151
 40432 249e 8023     		movs	r3, #128
 40433 24a0 DB01     		lsls	r3, r3, #7
 40434 24a2 019A     		ldr	r2, [sp, #4]
 40435 24a4 FA50     		str	r2, [r7, r3]
1712:Core/Src/lz4.c ****         return result;
 40436              		.loc 1 1712 9 is_stmt 1 view .LVU13152
1712:Core/Src/lz4.c ****         return result;
 40437              		.loc 1 1712 29 is_stmt 0 view .LVU13153
 40438 24a6 2A4B     		ldr	r3, .L1682+8
 40439 24a8 5A46     		mov	r2, fp
 40440 24aa FA50     		str	r2, [r7, r3]
1713:Core/Src/lz4.c ****     }
 40441              		.loc 1 1713 9 is_stmt 1 view .LVU13154
 40442              	.LVL4198:
 40443              	.L1215:
1713:Core/Src/lz4.c ****     }
 40444              		.loc 1 1713 9 is_stmt 0 view .LVU13155
 40445              	.LBE5966:
1715:Core/Src/lz4.c **** 
 40446              		.loc 1 1715 1 view .LVU13156
 40447 24ac 5046     		mov	r0, r10
 40448 24ae 17B0     		add	sp, sp, #92
 40449              		@ sp needed
 40450 24b0 F0BC     		pop	{r4, r5, r6, r7}
 40451 24b2 BB46     		mov	fp, r7
 40452 24b4 B246     		mov	r10, r6
 40453 24b6 A946     		mov	r9, r5
 40454 24b8 A046     		mov	r8, r4
 40455 24ba F0BD     		pop	{r4, r5, r6, r7, pc}
 40456              	.LVL4199:
 40457              	.L1541:
 40458              	.LBB5967:
 40459              	.LBB5693:
 40460              	.LBB5242:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 981


1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 40461              		.loc 1 1332 71 view .LVU13157
 40462 24bc DA46     		mov	r10, fp
 40463 24be EEE7     		b	.L1289
 40464              	.LVL4200:
 40465              	.L1545:
 40466              	.LBB5231:
 40467              	.LBB5222:
 40468              	.LBB5212:
 40469              	.LBB5199:
1086:Core/Src/lz4.c ****             }
 40470              		.loc 1 1086 24 view .LVU13158
 40471 24c0 5746     		mov	r7, r10
 40472              	.LVL4201:
1086:Core/Src/lz4.c ****             }
 40473              		.loc 1 1086 24 view .LVU13159
 40474 24c2 139B     		ldr	r3, [sp, #76]
 40475 24c4 9B46     		mov	fp, r3
 40476 24c6 0B9B     		ldr	r3, [sp, #44]
 40477 24c8 9A46     		mov	r10, r3
 40478              	.LVL4202:
1086:Core/Src/lz4.c ****             }
 40479              		.loc 1 1086 24 view .LVU13160
 40480 24ca E8E7     		b	.L1289
 40481              	.LVL4203:
 40482              	.L1551:
1086:Core/Src/lz4.c ****             }
 40483              		.loc 1 1086 24 view .LVU13161
 40484              	.LBE5199:
 40485              	.LBE5212:
 40486              	.LBB5213:
1284:Core/Src/lz4.c ****             }
 40487              		.loc 1 1284 24 view .LVU13162
 40488 24cc 0023     		movs	r3, #0
 40489              	.LVL4204:
1284:Core/Src/lz4.c ****             }
 40490              		.loc 1 1284 24 view .LVU13163
 40491 24ce 9A46     		mov	r10, r3
 40492 24d0 E5E7     		b	.L1289
 40493              	.LVL4205:
 40494              	.L1552:
1284:Core/Src/lz4.c ****             }
 40495              		.loc 1 1284 24 view .LVU13164
 40496              	.LBE5213:
 40497              	.LBE5222:
 40498              	.LBE5231:
 40499              	.LBE5242:
 40500              	.LBE5693:
 40501              	.LBB5694:
 40502              	.LBB5538:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 40503              		.loc 1 1330 58 view .LVU13165
 40504 24d2 0023     		movs	r3, #0
 40505 24d4 9A46     		mov	r10, r3
 40506 24d6 E2E7     		b	.L1289
 40507              	.LVL4206:
 40508              	.L1553:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 982


1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 40509              		.loc 1 1332 71 view .LVU13166
 40510 24d8 DA46     		mov	r10, fp
 40511 24da E0E7     		b	.L1289
 40512              	.LVL4207:
 40513              	.L1557:
 40514              	.LBB5531:
 40515              	.LBB5524:
 40516              	.LBB5516:
 40517              	.LBB5505:
1086:Core/Src/lz4.c ****             }
 40518              		.loc 1 1086 24 view .LVU13167
 40519 24dc 4F46     		mov	r7, r9
 40520              	.LVL4208:
1086:Core/Src/lz4.c ****             }
 40521              		.loc 1 1086 24 view .LVU13168
 40522 24de 119B     		ldr	r3, [sp, #68]
 40523 24e0 9B46     		mov	fp, r3
 40524 24e2 0C9B     		ldr	r3, [sp, #48]
 40525 24e4 9A46     		mov	r10, r3
 40526              	.LVL4209:
1086:Core/Src/lz4.c ****             }
 40527              		.loc 1 1086 24 view .LVU13169
 40528 24e6 DAE7     		b	.L1289
 40529              	.LVL4210:
 40530              	.L1563:
1086:Core/Src/lz4.c ****             }
 40531              		.loc 1 1086 24 view .LVU13170
 40532              	.LBE5505:
 40533              	.LBE5516:
 40534              	.LBB5517:
1284:Core/Src/lz4.c ****             }
 40535              		.loc 1 1284 24 view .LVU13171
 40536 24e8 0023     		movs	r3, #0
 40537 24ea 9A46     		mov	r10, r3
 40538 24ec D7E7     		b	.L1289
 40539              	.LVL4211:
 40540              	.L1564:
1284:Core/Src/lz4.c ****             }
 40541              		.loc 1 1284 24 view .LVU13172
 40542              	.LBE5517:
 40543              	.LBE5524:
 40544              	.LBE5531:
 40545              	.LBE5538:
 40546              	.LBE5694:
 40547              	.LBB5695:
 40548              	.LBB5684:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 40549              		.loc 1 1330 58 view .LVU13173
 40550 24ee 0023     		movs	r3, #0
 40551 24f0 9A46     		mov	r10, r3
 40552 24f2 D4E7     		b	.L1289
 40553              	.LVL4212:
 40554              	.L1565:
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 40555              		.loc 1 1332 71 view .LVU13174
 40556 24f4 DA46     		mov	r10, fp
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 983


 40557 24f6 D2E7     		b	.L1289
 40558              	.LVL4213:
 40559              	.L1569:
 40560              	.LBB5677:
 40561              	.LBB5670:
 40562              	.LBB5662:
 40563              	.LBB5651:
1086:Core/Src/lz4.c ****             }
 40564              		.loc 1 1086 24 view .LVU13175
 40565 24f8 5746     		mov	r7, r10
 40566              	.LVL4214:
1086:Core/Src/lz4.c ****             }
 40567              		.loc 1 1086 24 view .LVU13176
 40568 24fa 119B     		ldr	r3, [sp, #68]
 40569 24fc 9B46     		mov	fp, r3
 40570              	.LVL4215:
1086:Core/Src/lz4.c ****             }
 40571              		.loc 1 1086 24 view .LVU13177
 40572 24fe 0B9B     		ldr	r3, [sp, #44]
 40573 2500 9A46     		mov	r10, r3
 40574              	.LVL4216:
1086:Core/Src/lz4.c ****             }
 40575              		.loc 1 1086 24 view .LVU13178
 40576 2502 CCE7     		b	.L1289
 40577              	.LVL4217:
 40578              	.L1575:
1086:Core/Src/lz4.c ****             }
 40579              		.loc 1 1086 24 view .LVU13179
 40580              	.LBE5651:
 40581              	.LBE5662:
 40582              	.LBB5663:
1284:Core/Src/lz4.c ****             }
 40583              		.loc 1 1284 24 view .LVU13180
 40584 2504 0023     		movs	r3, #0
 40585 2506 9A46     		mov	r10, r3
 40586 2508 C9E7     		b	.L1289
 40587              	.LVL4218:
 40588              	.L1579:
1284:Core/Src/lz4.c ****             }
 40589              		.loc 1 1284 24 view .LVU13181
 40590 250a 139B     		ldr	r3, [sp, #76]
 40591 250c 9A46     		mov	r10, r3
 40592 250e 5F46     		mov	r7, fp
 40593              	.LVL4219:
1284:Core/Src/lz4.c ****             }
 40594              		.loc 1 1284 24 view .LVU13182
 40595 2510 129B     		ldr	r3, [sp, #72]
 40596 2512 9B46     		mov	fp, r3
 40597              	.LVL4220:
1284:Core/Src/lz4.c ****             }
 40598              		.loc 1 1284 24 view .LVU13183
 40599 2514 C3E7     		b	.L1289
 40600              	.LVL4221:
 40601              	.L1581:
1284:Core/Src/lz4.c ****             }
 40602              		.loc 1 1284 24 view .LVU13184
 40603 2516 159B     		ldr	r3, [sp, #84]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 984


 40604 2518 9A46     		mov	r10, r3
 40605 251a 049F     		ldr	r7, [sp, #16]
 40606              	.LVL4222:
1284:Core/Src/lz4.c ****             }
 40607              		.loc 1 1284 24 view .LVU13185
 40608 251c 139B     		ldr	r3, [sp, #76]
 40609 251e 9B46     		mov	fp, r3
 40610 2520 BDE7     		b	.L1289
 40611              	.LVL4223:
 40612              	.L1583:
1284:Core/Src/lz4.c ****             }
 40613              		.loc 1 1284 24 view .LVU13186
 40614 2522 069B     		ldr	r3, [sp, #24]
 40615 2524 9A46     		mov	r10, r3
 40616 2526 4F46     		mov	r7, r9
 40617 2528 119B     		ldr	r3, [sp, #68]
 40618 252a 9B46     		mov	fp, r3
 40619 252c B7E7     		b	.L1289
 40620              	.LVL4224:
 40621              	.L1585:
1284:Core/Src/lz4.c ****             }
 40622              		.loc 1 1284 24 view .LVU13187
 40623 252e 139B     		ldr	r3, [sp, #76]
 40624 2530 9A46     		mov	r10, r3
 40625 2532 5F46     		mov	r7, fp
 40626              	.LVL4225:
1284:Core/Src/lz4.c ****             }
 40627              		.loc 1 1284 24 view .LVU13188
 40628 2534 119B     		ldr	r3, [sp, #68]
 40629 2536 9B46     		mov	fp, r3
 40630              	.LVL4226:
1284:Core/Src/lz4.c ****             }
 40631              		.loc 1 1284 24 view .LVU13189
 40632 2538 B1E7     		b	.L1289
 40633              	.LVL4227:
 40634              	.L1576:
1284:Core/Src/lz4.c ****             }
 40635              		.loc 1 1284 24 view .LVU13190
 40636 253a 019B     		ldr	r3, [sp, #4]
 40637 253c 9A46     		mov	r10, r3
 40638 253e B5E7     		b	.L1215
 40639              	.LVL4228:
 40640              	.L1577:
1284:Core/Src/lz4.c ****             }
 40641              		.loc 1 1284 24 view .LVU13191
 40642 2540 049B     		ldr	r3, [sp, #16]
 40643 2542 9A46     		mov	r10, r3
 40644              	.LVL4229:
1284:Core/Src/lz4.c ****             }
 40645              		.loc 1 1284 24 view .LVU13192
 40646 2544 B2E7     		b	.L1215
 40647              	.L1683:
 40648 2546 C046     		.align	2
 40649              	.L1682:
 40650 2548 FFFF0000 		.word	65535
 40651 254c 04FCFFFF 		.word	-1020
 40652 2550 10400000 		.word	16400
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 985


 40653              	.LBE5663:
 40654              	.LBE5670:
 40655              	.LBE5677:
 40656              	.LBE5684:
 40657              	.LBE5695:
 40658              	.LBE5967:
 40659              		.cfi_endproc
 40660              	.LFE44:
 40662              		.section	.text.LZ4_compress_forceExtDict,"ax",%progbits
 40663              		.align	1
 40664              		.global	LZ4_compress_forceExtDict
 40665              		.syntax unified
 40666              		.code	16
 40667              		.thumb_func
 40668              		.fpu softvfp
 40670              	LZ4_compress_forceExtDict:
 40671              	.LVL4230:
 40672              	.LFB45:
1720:Core/Src/lz4.c ****     LZ4_stream_t_internal* streamPtr = &LZ4_dict->internal_donotuse;
 40673              		.loc 1 1720 1 is_stmt 1 view -0
 40674              		.cfi_startproc
 40675              		@ args = 0, pretend = 0, frame = 72
 40676              		@ frame_needed = 0, uses_anonymous_args = 0
1720:Core/Src/lz4.c ****     LZ4_stream_t_internal* streamPtr = &LZ4_dict->internal_donotuse;
 40677              		.loc 1 1720 1 is_stmt 0 view .LVU13194
 40678 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 40679              		.cfi_def_cfa_offset 20
 40680              		.cfi_offset 4, -20
 40681              		.cfi_offset 5, -16
 40682              		.cfi_offset 6, -12
 40683              		.cfi_offset 7, -8
 40684              		.cfi_offset 14, -4
 40685 0002 DE46     		mov	lr, fp
 40686 0004 5746     		mov	r7, r10
 40687 0006 4E46     		mov	r6, r9
 40688 0008 4546     		mov	r5, r8
 40689 000a E0B5     		push	{r5, r6, r7, lr}
 40690              		.cfi_def_cfa_offset 36
 40691              		.cfi_offset 8, -36
 40692              		.cfi_offset 9, -32
 40693              		.cfi_offset 10, -28
 40694              		.cfi_offset 11, -24
 40695 000c 93B0     		sub	sp, sp, #76
 40696              		.cfi_def_cfa_offset 112
 40697 000e 0700     		movs	r7, r0
 40698 0010 0191     		str	r1, [sp, #4]
 40699 0012 1400     		movs	r4, r2
 40700 0014 0A92     		str	r2, [sp, #40]
 40701 0016 1D00     		movs	r5, r3
 40702 0018 0493     		str	r3, [sp, #16]
1721:Core/Src/lz4.c ****     int result;
 40703              		.loc 1 1721 5 is_stmt 1 view .LVU13195
 40704              	.LVL4231:
1722:Core/Src/lz4.c **** 
 40705              		.loc 1 1722 5 view .LVU13196
1724:Core/Src/lz4.c **** 
 40706              		.loc 1 1724 5 view .LVU13197
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 986


 40707 001a 1900     		movs	r1, r3
 40708              	.LVL4232:
1724:Core/Src/lz4.c **** 
 40709              		.loc 1 1724 5 is_stmt 0 view .LVU13198
 40710 001c FFF7FEFF 		bl	LZ4_renormDictT
 40711              	.LVL4233:
1726:Core/Src/lz4.c ****         result = LZ4_compress_generic(streamPtr, source, dest, srcSize, NULL, 0, notLimited, byU32,
 40712              		.loc 1 1726 5 is_stmt 1 view .LVU13199
1726:Core/Src/lz4.c ****         result = LZ4_compress_generic(streamPtr, source, dest, srcSize, NULL, 0, notLimited, byU32,
 40713              		.loc 1 1726 19 is_stmt 0 view .LVU13200
 40714 0020 DB4B     		ldr	r3, .L1848
 40715 0022 FB58     		ldr	r3, [r7, r3]
1726:Core/Src/lz4.c ****         result = LZ4_compress_generic(streamPtr, source, dest, srcSize, NULL, 0, notLimited, byU32,
 40716              		.loc 1 1726 8 view .LVU13201
 40717 0024 8022     		movs	r2, #128
 40718 0026 5202     		lsls	r2, r2, #9
 40719 0028 9342     		cmp	r3, r2
 40720 002a 00D3     		bcc	.LCB53032
 40721 002c 24E3     		b	.L1685	@long jump
 40722              	.LCB53032:
1726:Core/Src/lz4.c ****         result = LZ4_compress_generic(streamPtr, source, dest, srcSize, NULL, 0, notLimited, byU32,
 40723              		.loc 1 1726 74 discriminator 1 view .LVU13202
 40724 002e D94A     		ldr	r2, .L1848+4
 40725 0030 BA58     		ldr	r2, [r7, r2]
 40726 0032 9346     		mov	fp, r2
1726:Core/Src/lz4.c ****         result = LZ4_compress_generic(streamPtr, source, dest, srcSize, NULL, 0, notLimited, byU32,
 40727              		.loc 1 1726 39 discriminator 1 view .LVU13203
 40728 0034 9342     		cmp	r3, r2
 40729 0036 00D3     		bcc	.LCB53037
 40730 0038 1EE3     		b	.L1685	@long jump
 40731              	.LCB53037:
1727:Core/Src/lz4.c ****     } else {
 40732              		.loc 1 1727 9 is_stmt 1 view .LVU13204
 40733              	.LVL4234:
 40734              	.LBB5968:
 40735              	.LBI5968:
1314:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 40736              		.loc 1 1314 22 view .LVU13205
 40737              	.LBB5969:
1327:Core/Src/lz4.c ****                 srcSize, dstCapacity);
 40738              		.loc 1 1327 5 view .LVU13206
1328:Core/Src/lz4.c **** 
 40739              		.loc 1 1328 38 view .LVU13207
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 40740              		.loc 1 1330 5 view .LVU13208
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 40741              		.loc 1 1330 8 is_stmt 0 view .LVU13209
 40742 003a FC22     		movs	r2, #252
 40743 003c D205     		lsls	r2, r2, #23
 40744 003e 9542     		cmp	r5, r2
 40745 0040 01D9     		bls	.LCB53059
 40746 0042 00F02EFE 		bl	.L1797	@far jump
 40747              	.LCB53059:
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 40748              		.loc 1 1331 5 is_stmt 1 view .LVU13210
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 40749              		.loc 1 1331 8 is_stmt 0 view .LVU13211
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 987


 40750 0046 002D     		cmp	r5, #0
 40751 0048 04D1     		bne	.L1687
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 40752              		.loc 1 1332 9 is_stmt 1 view .LVU13212
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 40753              		.loc 1 1333 9 view .LVU13213
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 40754              		.loc 1 1333 49 view .LVU13214
1334:Core/Src/lz4.c ****         assert(dst != NULL);
 40755              		.loc 1 1334 9 view .LVU13215
1335:Core/Src/lz4.c ****         dst[0] = 0;
 40756              		.loc 1 1335 9 view .LVU13216
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 40757              		.loc 1 1336 9 view .LVU13217
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 40758              		.loc 1 1336 16 is_stmt 0 view .LVU13218
 40759 004a 0023     		movs	r3, #0
 40760 004c 2370     		strb	r3, [r4]
1337:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
 40761              		.loc 1 1337 9 is_stmt 1 view .LVU13219
1341:Core/Src/lz4.c ****     }
 40762              		.loc 1 1341 9 view .LVU13220
1341:Core/Src/lz4.c ****     }
 40763              		.loc 1 1341 16 is_stmt 0 view .LVU13221
 40764 004e 0120     		movs	r0, #1
 40765 0050 00F02AFE 		bl	.L1686	@ far jump
 40766              	.L1687:
1343:Core/Src/lz4.c **** 
 40767              		.loc 1 1343 5 is_stmt 1 view .LVU13222
1345:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
 40768              		.loc 1 1345 5 view .LVU13223
 40769              	.LVL4235:
 40770              	.LBB5970:
 40771              	.LBI5970:
 904:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 40772              		.loc 1 904 22 view .LVU13224
 40773              	.LBB5971:
 917:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 40774              		.loc 1 917 5 view .LVU13225
 918:Core/Src/lz4.c **** 
 40775              		.loc 1 918 5 view .LVU13226
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 40776              		.loc 1 920 5 view .LVU13227
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 40777              		.loc 1 921 5 view .LVU13228
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 40778              		.loc 1 921 17 is_stmt 0 view .LVU13229
 40779 0054 019A     		ldr	r2, [sp, #4]
 40780 0056 5946     		mov	r1, fp
 40781 0058 521A     		subs	r2, r2, r1
 40782 005a 0292     		str	r2, [sp, #8]
 40783              	.LVL4236:
 922:Core/Src/lz4.c **** 
 40784              		.loc 1 922 5 is_stmt 1 view .LVU13230
 924:Core/Src/lz4.c ****     const BYTE* const dictionary =
 40785              		.loc 1 924 5 view .LVU13231
 925:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 988


 40786              		.loc 1 925 5 view .LVU13232
 926:Core/Src/lz4.c ****     const U32 dictSize =
 40787              		.loc 1 926 61 is_stmt 0 view .LVU13233
 40788 005c 8022     		movs	r2, #128
 40789              	.LVL4237:
 926:Core/Src/lz4.c ****     const U32 dictSize =
 40790              		.loc 1 926 61 view .LVU13234
 40791 005e D201     		lsls	r2, r2, #7
 40792 0060 BA58     		ldr	r2, [r7, r2]
 40793 0062 0992     		str	r2, [sp, #36]
 40794              	.LVL4238:
 927:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
 40795              		.loc 1 927 5 is_stmt 1 view .LVU13235
 929:Core/Src/lz4.c **** 
 40796              		.loc 1 929 5 view .LVU13236
 931:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
 40797              		.loc 1 931 5 view .LVU13237
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 40798              		.loc 1 932 5 view .LVU13238
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 40799              		.loc 1 932 15 is_stmt 0 view .LVU13239
 40800 0064 C91A     		subs	r1, r1, r3
 40801 0066 0891     		str	r1, [sp, #32]
 40802              	.LVL4239:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 40803              		.loc 1 933 5 is_stmt 1 view .LVU13240
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 40804              		.loc 1 933 68 is_stmt 0 view .LVU13241
 40805 0068 002A     		cmp	r2, #0
 40806 006a 00D1     		bne	.LCB53128
 40807 006c C9E0     		b	.L1798	@long jump
 40808              	.LCB53128:
 40809 006e 9446     		mov	ip, r2
 40810 0070 9C44     		add	ip, ip, r3
 40811 0072 6246     		mov	r2, ip
 40812              	.LVL4240:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 40813              		.loc 1 933 68 view .LVU13242
 40814 0074 1192     		str	r2, [sp, #68]
 40815              	.L1688:
 40816              	.LVL4241:
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 40817              		.loc 1 934 5 is_stmt 1 view .LVU13243
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 40818              		.loc 1 935 5 view .LVU13244
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 40819              		.loc 1 935 23 is_stmt 0 view .LVU13245
 40820 0076 019A     		ldr	r2, [sp, #4]
 40821 0078 0499     		ldr	r1, [sp, #16]
 40822              	.LVL4242:
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 40823              		.loc 1 935 23 view .LVU13246
 40824 007a 8C46     		mov	ip, r1
 40825 007c 6244     		add	r2, r2, ip
 40826 007e 0D92     		str	r2, [sp, #52]
 40827              	.LVL4243:
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 989


 40828              		.loc 1 936 5 is_stmt 1 view .LVU13247
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 40829              		.loc 1 936 23 is_stmt 0 view .LVU13248
 40830 0080 1100     		movs	r1, r2
 40831 0082 0B39     		subs	r1, r1, #11
 40832 0084 0691     		str	r1, [sp, #24]
 40833              	.LVL4244:
 937:Core/Src/lz4.c **** 
 40834              		.loc 1 937 5 is_stmt 1 view .LVU13249
 937:Core/Src/lz4.c **** 
 40835              		.loc 1 937 23 is_stmt 0 view .LVU13250
 40836 0086 053A     		subs	r2, r2, #5
 40837              	.LVL4245:
 937:Core/Src/lz4.c **** 
 40838              		.loc 1 937 23 view .LVU13251
 40839 0088 1092     		str	r2, [sp, #64]
 40840              	.LVL4246:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 40841              		.loc 1 941 5 is_stmt 1 view .LVU13252
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 40842              		.loc 1 941 56 is_stmt 0 view .LVU13253
 40843 008a 0999     		ldr	r1, [sp, #36]
 40844              	.LVL4247:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 40845              		.loc 1 941 56 view .LVU13254
 40846 008c 0029     		cmp	r1, #0
 40847 008e 00D1     		bne	.LCB53163
 40848 0090 BAE0     		b	.L1799	@long jump
 40849              	.LCB53163:
 944:Core/Src/lz4.c **** 
 40850              		.loc 1 944 51 view .LVU13255
 40851 0092 5A46     		mov	r2, fp
 40852              	.LVL4248:
 944:Core/Src/lz4.c **** 
 40853              		.loc 1 944 51 view .LVU13256
 40854 0094 9A1A     		subs	r2, r3, r2
 943:Core/Src/lz4.c ****                             dictionary + dictSize - startIndex;
 40855              		.loc 1 943 76 view .LVU13257
 40856 0096 8C46     		mov	ip, r1
 40857 0098 6244     		add	r2, r2, ip
 40858 009a 0C92     		str	r2, [sp, #48]
 40859              	.L1689:
 40860              	.LVL4249:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 40861              		.loc 1 946 5 is_stmt 1 view .LVU13258
 947:Core/Src/lz4.c **** 
 40862              		.loc 1 947 5 view .LVU13259
 949:Core/Src/lz4.c ****     U32 forwardH;
 40863              		.loc 1 949 5 view .LVU13260
 950:Core/Src/lz4.c **** 
 40864              		.loc 1 950 5 view .LVU13261
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 40865              		.loc 1 952 5 view .LVU13262
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 40866              		.loc 1 952 98 view .LVU13263
 953:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 40867              		.loc 1 953 5 view .LVU13264
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 990


 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 40868              		.loc 1 956 5 view .LVU13265
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 40869              		.loc 1 957 5 view .LVU13266
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 40870              		.loc 1 958 5 view .LVU13267
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 40871              		.loc 1 958 27 view .LVU13268
 959:Core/Src/lz4.c **** 
 40872              		.loc 1 959 5 view .LVU13269
 961:Core/Src/lz4.c **** 
 40873              		.loc 1 961 5 view .LVU13270
 964:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 40874              		.loc 1 964 5 view .LVU13271
 970:Core/Src/lz4.c ****     }
 40875              		.loc 1 970 9 view .LVU13272
 970:Core/Src/lz4.c ****     }
 40876              		.loc 1 970 24 is_stmt 0 view .LVU13273
 40877 009c 0499     		ldr	r1, [sp, #16]
 40878 009e 8C46     		mov	ip, r1
 40879 00a0 6344     		add	r3, r3, ip
 40880              	.LVL4250:
 970:Core/Src/lz4.c ****     }
 40881              		.loc 1 970 24 view .LVU13274
 40882 00a2 BB4A     		ldr	r2, .L1848
 40883              	.LVL4251:
 970:Core/Src/lz4.c ****     }
 40884              		.loc 1 970 24 view .LVU13275
 40885 00a4 BB50     		str	r3, [r7, r2]
 40886              	.LVL4252:
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 40887              		.loc 1 972 5 is_stmt 1 view .LVU13276
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 40888              		.loc 1 972 25 is_stmt 0 view .LVU13277
 40889 00a6 0B00     		movs	r3, r1
 40890 00a8 5B44     		add	r3, r3, fp
 40891 00aa BA4A     		ldr	r2, .L1848+4
 40892 00ac BB50     		str	r3, [r7, r2]
 973:Core/Src/lz4.c **** 
 40893              		.loc 1 973 5 is_stmt 1 view .LVU13278
 973:Core/Src/lz4.c **** 
 40894              		.loc 1 973 21 is_stmt 0 view .LVU13279
 40895 00ae BA4B     		ldr	r3, .L1848+8
 40896 00b0 0222     		movs	r2, #2
 40897 00b2 FA50     		str	r2, [r7, r3]
 975:Core/Src/lz4.c **** 
 40898              		.loc 1 975 5 is_stmt 1 view .LVU13280
 975:Core/Src/lz4.c **** 
 40899              		.loc 1 975 8 is_stmt 0 view .LVU13281
 40900 00b4 0C29     		cmp	r1, #12
 40901 00b6 00DC     		bgt	.LCB53215
 40902 00b8 B2E2     		b	.L1800	@long jump
 40903              	.LCB53215:
 40904              	.LBB5972:
 978:Core/Src/lz4.c ****         if (tableType == byPtr) {
 40905              		.loc 1 978 9 is_stmt 1 view .LVU13282
 40906              	.LVL4253:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 991


 40907              	.LBB5973:
 40908              	.LBI5973:
 778:Core/Src/lz4.c **** {
 40909              		.loc 1 778 22 view .LVU13283
 40910              	.LBB5974:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 40911              		.loc 1 780 5 view .LVU13284
 781:Core/Src/lz4.c **** }
 40912              		.loc 1 781 5 view .LVU13285
 781:Core/Src/lz4.c **** }
 40913              		.loc 1 781 12 is_stmt 0 view .LVU13286
 40914 00ba 019C     		ldr	r4, [sp, #4]
 40915              	.LVL4254:
 781:Core/Src/lz4.c **** }
 40916              		.loc 1 781 12 view .LVU13287
 40917 00bc 2000     		movs	r0, r4
 40918 00be FFF7FEFF 		bl	LZ4_read32
 40919              	.LVL4255:
 40920              	.LBB5975:
 40921              	.LBI5975:
 758:Core/Src/lz4.c **** {
 40922              		.loc 1 758 22 is_stmt 1 view .LVU13288
 40923              	.LBB5976:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 40924              		.loc 1 760 5 view .LVU13289
 763:Core/Src/lz4.c **** }
 40925              		.loc 1 763 9 view .LVU13290
 763:Core/Src/lz4.c **** }
 40926              		.loc 1 763 27 is_stmt 0 view .LVU13291
 40927 00c2 8300     		lsls	r3, r0, #2
 40928 00c4 1B18     		adds	r3, r3, r0
 40929 00c6 5B01     		lsls	r3, r3, #5
 40930 00c8 1B1A     		subs	r3, r3, r0
 40931 00ca 5A01     		lsls	r2, r3, #5
 40932 00cc 9B18     		adds	r3, r3, r2
 40933 00ce 9B00     		lsls	r3, r3, #2
 40934 00d0 1B1A     		subs	r3, r3, r0
 40935 00d2 5A01     		lsls	r2, r3, #5
 40936 00d4 D21A     		subs	r2, r2, r3
 40937 00d6 1302     		lsls	r3, r2, #8
 40938 00d8 9B1A     		subs	r3, r3, r2
 40939 00da 1B01     		lsls	r3, r3, #4
 40940 00dc 1818     		adds	r0, r3, r0
 40941              	.LVL4256:
 763:Core/Src/lz4.c **** }
 40942              		.loc 1 763 42 view .LVU13292
 40943 00de 000D     		lsrs	r0, r0, #20
 40944              	.LVL4257:
 763:Core/Src/lz4.c **** }
 40945              		.loc 1 763 42 view .LVU13293
 40946              	.LBE5976:
 40947              	.LBE5975:
 40948              	.LBE5974:
 40949              	.LBE5973:
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 40950              		.loc 1 979 9 is_stmt 1 view .LVU13294
 982:Core/Src/lz4.c ****     }   }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 992


 40951              		.loc 1 982 13 view .LVU13295
 40952              	.LBB5977:
 40953              	.LBI5977:
 796:Core/Src/lz4.c **** {
 40954              		.loc 1 796 23 view .LVU13296
 40955              	.LBE5977:
 40956              	.LBE5972:
 40957              	.LBE5971:
 40958              	.LBE5970:
 40959              	.LBE5969:
 40960              	.LBE5968:
 798:Core/Src/lz4.c ****     {
 40961              		.loc 1 798 5 view .LVU13297
 40962              	.LBB6103:
 40963              	.LBB6096:
 40964              	.LBB6090:
 40965              	.LBB6084:
 40966              	.LBB5980:
 40967              	.LBB5979:
 40968              	.LBB5978:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 40969              		.loc 1 803 19 view .LVU13298
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 40970              		.loc 1 803 54 view .LVU13299
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 40971              		.loc 1 803 63 is_stmt 0 view .LVU13300
 40972 00e0 8000     		lsls	r0, r0, #2
 40973              	.LVL4258:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 40974              		.loc 1 803 67 view .LVU13301
 40975 00e2 5B46     		mov	r3, fp
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 40976              		.loc 1 803 67 view .LVU13302
 40977 00e4 3B50     		str	r3, [r7, r0]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 40978              		.loc 1 803 74 is_stmt 1 view .LVU13303
 40979              	.LVL4259:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 40980              		.loc 1 803 74 is_stmt 0 view .LVU13304
 40981              	.LBE5978:
 40982              	.LBE5979:
 40983              	.LBE5980:
 984:Core/Src/lz4.c **** 
 40984              		.loc 1 984 5 is_stmt 1 view .LVU13305
 984:Core/Src/lz4.c **** 
 40985              		.loc 1 984 7 is_stmt 0 view .LVU13306
 40986 00e6 631C     		adds	r3, r4, #1
 40987 00e8 9A46     		mov	r10, r3
 40988              	.LVL4260:
 984:Core/Src/lz4.c **** 
 40989              		.loc 1 984 11 is_stmt 1 view .LVU13307
 40990              	.LBB5981:
 40991              	.LBI5981:
 778:Core/Src/lz4.c **** {
 40992              		.loc 1 778 22 view .LVU13308
 40993              	.LBB5982:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 993


 40994              		.loc 1 780 5 view .LVU13309
 781:Core/Src/lz4.c **** }
 40995              		.loc 1 781 5 view .LVU13310
 781:Core/Src/lz4.c **** }
 40996              		.loc 1 781 12 is_stmt 0 view .LVU13311
 40997 00ea 1800     		movs	r0, r3
 40998 00ec FFF7FEFF 		bl	LZ4_read32
 40999              	.LVL4261:
 41000              	.LBB5983:
 41001              	.LBI5983:
 758:Core/Src/lz4.c **** {
 41002              		.loc 1 758 22 is_stmt 1 view .LVU13312
 41003              	.LBB5984:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 41004              		.loc 1 760 5 view .LVU13313
 763:Core/Src/lz4.c **** }
 41005              		.loc 1 763 9 view .LVU13314
 763:Core/Src/lz4.c **** }
 41006              		.loc 1 763 27 is_stmt 0 view .LVU13315
 41007 00f0 8300     		lsls	r3, r0, #2
 41008 00f2 1B18     		adds	r3, r3, r0
 41009 00f4 5B01     		lsls	r3, r3, #5
 41010 00f6 1B1A     		subs	r3, r3, r0
 41011 00f8 5A01     		lsls	r2, r3, #5
 41012 00fa 9B18     		adds	r3, r3, r2
 41013 00fc 9B00     		lsls	r3, r3, #2
 41014 00fe 1B1A     		subs	r3, r3, r0
 41015 0100 5D01     		lsls	r5, r3, #5
 41016              	.LVL4262:
 763:Core/Src/lz4.c **** }
 41017              		.loc 1 763 27 view .LVU13316
 41018 0102 EB1A     		subs	r3, r5, r3
 41019 0104 1D02     		lsls	r5, r3, #8
 41020 0106 ED1A     		subs	r5, r5, r3
 41021 0108 2D01     		lsls	r5, r5, #4
 41022 010a 2D18     		adds	r5, r5, r0
 763:Core/Src/lz4.c **** }
 41023              		.loc 1 763 42 view .LVU13317
 41024 010c 2D0D     		lsrs	r5, r5, #20
 41025 010e 0A9B     		ldr	r3, [sp, #40]
 41026 0110 0F93     		str	r3, [sp, #60]
 41027 0112 0E94     		str	r4, [sp, #56]
 41028 0114 5B46     		mov	r3, fp
 41029 0116 0B93     		str	r3, [sp, #44]
 41030 0118 5446     		mov	r4, r10
 41031 011a 0397     		str	r7, [sp, #12]
 41032              	.LVL4263:
 41033              	.L1737:
 763:Core/Src/lz4.c **** }
 41034              		.loc 1 763 42 view .LVU13318
 41035              	.LBE5984:
 41036              	.LBE5983:
 41037              	.LBE5982:
 41038              	.LBE5981:
 987:Core/Src/lz4.c ****         const BYTE* match;
 41039              		.loc 1 987 5 is_stmt 1 view .LVU13319
 41040              	.LBB5985:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 994


 988:Core/Src/lz4.c ****         BYTE* token;
 41041              		.loc 1 988 9 view .LVU13320
 989:Core/Src/lz4.c ****         const BYTE* filledIp;
 41042              		.loc 1 989 9 view .LVU13321
 990:Core/Src/lz4.c **** 
 41043              		.loc 1 990 9 view .LVU13322
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 41044              		.loc 1 993 9 view .LVU13323
 41045              	.LBB5986:
1015:Core/Src/lz4.c ****             int step = 1;
 41046              		.loc 1 1015 13 view .LVU13324
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 41047              		.loc 1 1016 13 view .LVU13325
1017:Core/Src/lz4.c ****             do {
 41048              		.loc 1 1017 13 view .LVU13326
1017:Core/Src/lz4.c ****             do {
 41049              		.loc 1 1017 17 is_stmt 0 view .LVU13327
 41050 011c 4023     		movs	r3, #64
 41051 011e 9846     		mov	r8, r3
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 41052              		.loc 1 1016 17 view .LVU13328
 41053 0120 0127     		movs	r7, #1
 41054              	.LVL4264:
 41055              	.L1693:
1018:Core/Src/lz4.c ****                 U32 const h = forwardH;
 41056              		.loc 1 1018 13 is_stmt 1 view .LVU13329
 41057              	.LBB5987:
1019:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
 41058              		.loc 1 1019 17 view .LVU13330
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 41059              		.loc 1 1020 17 view .LVU13331
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 41060              		.loc 1 1020 53 is_stmt 0 view .LVU13332
 41061 0122 029B     		ldr	r3, [sp, #8]
 41062 0124 E61A     		subs	r6, r4, r3
 41063              	.LVL4265:
1021:Core/Src/lz4.c ****                 assert(matchIndex <= current);
 41064              		.loc 1 1021 17 is_stmt 1 view .LVU13333
 41065              	.LBB5988:
 41066              	.LBI5988:
 827:Core/Src/lz4.c **** {
 41067              		.loc 1 827 22 view .LVU13334
 41068              	.LBB5989:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 41069              		.loc 1 829 5 view .LVU13335
 41070              	.LBE5989:
 41071              	.LBE5988:
 41072              	.LBE5987:
 41073              	.LBE5986:
 41074              	.LBE5985:
 41075              	.LBE6084:
 41076              	.LBE6090:
 41077              	.LBE6096:
 41078              	.LBE6103:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 41079              		.loc 1 829 44 view .LVU13336
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 995


 41080              		.loc 1 830 5 view .LVU13337
 41081              	.LBB6104:
 41082              	.LBB6097:
 41083              	.LBB6091:
 41084              	.LBB6085:
 41085              	.LBB6074:
 41086              	.LBB6002:
 41087              	.LBB5999:
 41088              	.LBB5991:
 41089              	.LBB5990:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 41090              		.loc 1 831 9 view .LVU13338
 832:Core/Src/lz4.c ****         return hashTable[h];
 41091              		.loc 1 832 9 view .LVU13339
 833:Core/Src/lz4.c ****     }
 41092              		.loc 1 833 9 view .LVU13340
 833:Core/Src/lz4.c ****     }
 41093              		.loc 1 833 25 is_stmt 0 view .LVU13341
 41094 0126 AD00     		lsls	r5, r5, #2
 41095              	.LVL4266:
 833:Core/Src/lz4.c ****     }
 41096              		.loc 1 833 25 view .LVU13342
 41097 0128 039B     		ldr	r3, [sp, #12]
 41098 012a 9A46     		mov	r10, r3
 41099 012c AA44     		add	r10, r10, r5
 41100 012e 5346     		mov	r3, r10
 41101 0130 1B68     		ldr	r3, [r3]
 41102 0132 9946     		mov	r9, r3
 41103              	.LVL4267:
 833:Core/Src/lz4.c ****     }
 41104              		.loc 1 833 25 view .LVU13343
 41105              	.LBE5990:
 41106              	.LBE5991:
1022:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
 41107              		.loc 1 1022 17 is_stmt 1 view .LVU13344
1023:Core/Src/lz4.c ****                 ip = forwardIp;
 41108              		.loc 1 1023 17 view .LVU13345
1024:Core/Src/lz4.c ****                 forwardIp += step;
 41109              		.loc 1 1024 17 view .LVU13346
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 41110              		.loc 1 1025 17 view .LVU13347
 41111 0134 0794     		str	r4, [sp, #28]
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 41112              		.loc 1 1025 27 is_stmt 0 view .LVU13348
 41113 0136 E419     		adds	r4, r4, r7
 41114              	.LVL4268:
1026:Core/Src/lz4.c **** 
 41115              		.loc 1 1026 17 is_stmt 1 view .LVU13349
 41116 0138 4346     		mov	r3, r8
 41117              	.LVL4269:
1026:Core/Src/lz4.c **** 
 41118              		.loc 1 1026 22 is_stmt 0 view .LVU13350
 41119 013a 9F11     		asrs	r7, r3, #6
 41120              	.LVL4270:
1026:Core/Src/lz4.c **** 
 41121              		.loc 1 1026 22 view .LVU13351
 41122 013c 0133     		adds	r3, r3, #1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 996


 41123 013e 9846     		mov	r8, r3
 41124              	.LVL4271:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 41125              		.loc 1 1028 17 is_stmt 1 view .LVU13352
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 41126              		.loc 1 1028 20 is_stmt 0 view .LVU13353
 41127 0140 069B     		ldr	r3, [sp, #24]
 41128              	.LVL4272:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 41129              		.loc 1 1028 20 view .LVU13354
 41130 0142 A342     		cmp	r3, r4
 41131 0144 00D2     		bcs	.LCB53487
 41132 0146 74E2     		b	.L1815	@long jump
 41133              	.LCB53487:
1029:Core/Src/lz4.c **** 
 41134              		.loc 1 1029 17 is_stmt 1 view .LVU13355
1031:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 41135              		.loc 1 1031 17 view .LVU13356
1043:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 41136              		.loc 1 1043 24 view .LVU13357
1044:Core/Src/lz4.c ****                         DEBUGLOG(7, "extDict candidate: matchIndex=%5u  <  startIndex=%5u", matchIn
 41137              		.loc 1 1044 21 view .LVU13358
1044:Core/Src/lz4.c ****                         DEBUGLOG(7, "extDict candidate: matchIndex=%5u  <  startIndex=%5u", matchIn
 41138              		.loc 1 1044 24 is_stmt 0 view .LVU13359
 41139 0148 0B9B     		ldr	r3, [sp, #44]
 41140 014a 4B45     		cmp	r3, r9
 41141 014c 5FD9     		bls	.L1691
1045:Core/Src/lz4.c ****                         assert(startIndex - matchIndex >= MINMATCH);
 41142              		.loc 1 1045 25 is_stmt 1 view .LVU13360
1045:Core/Src/lz4.c ****                         assert(startIndex - matchIndex >= MINMATCH);
 41143              		.loc 1 1045 116 view .LVU13361
1046:Core/Src/lz4.c ****                         assert(dictBase);
 41144              		.loc 1 1046 25 view .LVU13362
1047:Core/Src/lz4.c ****                         match = dictBase + matchIndex;
 41145              		.loc 1 1047 25 view .LVU13363
1048:Core/Src/lz4.c ****                         lowLimit = dictionary;
 41146              		.loc 1 1048 25 view .LVU13364
1048:Core/Src/lz4.c ****                         lowLimit = dictionary;
 41147              		.loc 1 1048 31 is_stmt 0 view .LVU13365
 41148 014e 0C9B     		ldr	r3, [sp, #48]
 41149 0150 4B44     		add	r3, r3, r9
 41150 0152 9B46     		mov	fp, r3
 41151              	.LVL4273:
1049:Core/Src/lz4.c ****                     } else {
 41152              		.loc 1 1049 25 is_stmt 1 view .LVU13366
1049:Core/Src/lz4.c ****                     } else {
 41153              		.loc 1 1049 34 is_stmt 0 view .LVU13367
 41154 0154 099B     		ldr	r3, [sp, #36]
 41155              	.LVL4274:
1049:Core/Src/lz4.c ****                     } else {
 41156              		.loc 1 1049 34 view .LVU13368
 41157 0156 0593     		str	r3, [sp, #20]
 41158              	.LVL4275:
 41159              	.L1692:
1057:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
 41160              		.loc 1 1057 17 is_stmt 1 view .LVU13369
 41161              	.LBB5992:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 997


 41162              	.LBI5992:
 778:Core/Src/lz4.c **** {
 41163              		.loc 1 778 22 view .LVU13370
 41164              	.LBB5993:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 41165              		.loc 1 780 5 view .LVU13371
 781:Core/Src/lz4.c **** }
 41166              		.loc 1 781 5 view .LVU13372
 781:Core/Src/lz4.c **** }
 41167              		.loc 1 781 12 is_stmt 0 view .LVU13373
 41168 0158 2000     		movs	r0, r4
 41169 015a FFF7FEFF 		bl	LZ4_read32
 41170              	.LVL4276:
 41171              	.LBB5994:
 41172              	.LBI5994:
 758:Core/Src/lz4.c **** {
 41173              		.loc 1 758 22 is_stmt 1 view .LVU13374
 41174              	.LBB5995:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 41175              		.loc 1 760 5 view .LVU13375
 763:Core/Src/lz4.c **** }
 41176              		.loc 1 763 9 view .LVU13376
 763:Core/Src/lz4.c **** }
 41177              		.loc 1 763 27 is_stmt 0 view .LVU13377
 41178 015e 8300     		lsls	r3, r0, #2
 41179 0160 1B18     		adds	r3, r3, r0
 41180 0162 5B01     		lsls	r3, r3, #5
 41181 0164 1B1A     		subs	r3, r3, r0
 41182 0166 5A01     		lsls	r2, r3, #5
 41183 0168 9B18     		adds	r3, r3, r2
 41184 016a 9B00     		lsls	r3, r3, #2
 41185 016c 1B1A     		subs	r3, r3, r0
 41186 016e 5D01     		lsls	r5, r3, #5
 41187 0170 EB1A     		subs	r3, r5, r3
 41188 0172 1D02     		lsls	r5, r3, #8
 41189 0174 ED1A     		subs	r5, r5, r3
 41190 0176 2D01     		lsls	r5, r5, #4
 41191 0178 2D18     		adds	r5, r5, r0
 763:Core/Src/lz4.c **** }
 41192              		.loc 1 763 42 view .LVU13378
 41193 017a 2D0D     		lsrs	r5, r5, #20
 41194              	.LVL4277:
 763:Core/Src/lz4.c **** }
 41195              		.loc 1 763 42 view .LVU13379
 41196              	.LBE5995:
 41197              	.LBE5994:
 41198              	.LBE5993:
 41199              	.LBE5992:
1058:Core/Src/lz4.c **** 
 41200              		.loc 1 1058 17 is_stmt 1 view .LVU13380
 41201              	.LBB5996:
 41202              	.LBI5996:
 796:Core/Src/lz4.c **** {
 41203              		.loc 1 796 23 view .LVU13381
 41204              	.LBE5996:
 41205              	.LBE5999:
 41206              	.LBE6002:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 998


 41207              	.LBE6074:
 41208              	.LBE6085:
 41209              	.LBE6091:
 41210              	.LBE6097:
 41211              	.LBE6104:
 798:Core/Src/lz4.c ****     {
 41212              		.loc 1 798 5 view .LVU13382
 41213              	.LBB6105:
 41214              	.LBB6098:
 41215              	.LBB6092:
 41216              	.LBB6086:
 41217              	.LBB6075:
 41218              	.LBB6003:
 41219              	.LBB6000:
 41220              	.LBB5998:
 41221              	.LBB5997:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 41222              		.loc 1 803 19 view .LVU13383
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 41223              		.loc 1 803 54 view .LVU13384
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 41224              		.loc 1 803 67 is_stmt 0 view .LVU13385
 41225 017c 5346     		mov	r3, r10
 41226 017e 1E60     		str	r6, [r3]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 41227              		.loc 1 803 74 is_stmt 1 view .LVU13386
 41228              	.LVL4278:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 41229              		.loc 1 803 74 is_stmt 0 view .LVU13387
 41230              	.LBE5997:
 41231              	.LBE5998:
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 41232              		.loc 1 1060 17 is_stmt 1 view .LVU13388
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 41233              		.loc 1 1060 100 view .LVU13389
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 41234              		.loc 1 1061 17 view .LVU13390
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 41235              		.loc 1 1061 46 is_stmt 0 view .LVU13391
 41236 0180 089B     		ldr	r3, [sp, #32]
 41237 0182 4B45     		cmp	r3, r9
 41238 0184 CDD8     		bhi	.L1693
1062:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
 41239              		.loc 1 1062 17 is_stmt 1 view .LVU13392
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 41240              		.loc 1 1063 17 view .LVU13393
1064:Core/Src/lz4.c ****                     continue;
 41241              		.loc 1 1064 33 is_stmt 0 view .LVU13394
 41242 0186 854B     		ldr	r3, .L1848+12
 41243 0188 4B44     		add	r3, r3, r9
1064:Core/Src/lz4.c ****                     continue;
 41244              		.loc 1 1064 19 view .LVU13395
 41245 018a 9E42     		cmp	r6, r3
 41246 018c C9D8     		bhi	.L1693
1067:Core/Src/lz4.c **** 
 41247              		.loc 1 1067 17 is_stmt 1 view .LVU13396
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 999


 41248              		.loc 1 1069 17 view .LVU13397
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 41249              		.loc 1 1069 21 is_stmt 0 view .LVU13398
 41250 018e 5846     		mov	r0, fp
 41251 0190 FFF7FEFF 		bl	LZ4_read32
 41252              	.LVL4279:
 41253 0194 8246     		mov	r10, r0
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 41254              		.loc 1 1069 42 view .LVU13399
 41255 0196 0798     		ldr	r0, [sp, #28]
 41256 0198 FFF7FEFF 		bl	LZ4_read32
 41257              	.LVL4280:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 41258              		.loc 1 1069 20 view .LVU13400
 41259 019c 8245     		cmp	r10, r0
 41260 019e C0D1     		bne	.L1693
1070:Core/Src/lz4.c ****                     break;   /* match found */
 41261              		.loc 1 1070 46 view .LVU13401
 41262 01a0 079B     		ldr	r3, [sp, #28]
1070:Core/Src/lz4.c ****                     break;   /* match found */
 41263              		.loc 1 1070 21 is_stmt 1 view .LVU13402
1070:Core/Src/lz4.c ****                     break;   /* match found */
 41264              		.loc 1 1070 39 view .LVU13403
1070:Core/Src/lz4.c ****                     break;   /* match found */
 41265              		.loc 1 1070 46 is_stmt 0 view .LVU13404
 41266 01a2 4A46     		mov	r2, r9
 41267 01a4 B41A     		subs	r4, r6, r2
 41268              	.LVL4281:
1070:Core/Src/lz4.c ****                     break;   /* match found */
 41269              		.loc 1 1070 46 view .LVU13405
 41270              	.LBE6000:
 41271              	.LBE6003:
1078:Core/Src/lz4.c ****         while (((ip>anchor) & (match > lowLimit)) && (unlikely(ip[-1]==match[-1]))) { ip--; match--
 41272              		.loc 1 1078 9 is_stmt 1 view .LVU13406
1079:Core/Src/lz4.c **** 
 41273              		.loc 1 1079 9 view .LVU13407
 41274 01a6 1900     		movs	r1, r3
 41275 01a8 5846     		mov	r0, fp
 41276              	.LVL4282:
 41277              	.L1694:
1079:Core/Src/lz4.c **** 
 41278              		.loc 1 1079 15 view .LVU13408
1079:Core/Src/lz4.c **** 
 41279              		.loc 1 1079 29 is_stmt 0 view .LVU13409
 41280 01aa 0E9B     		ldr	r3, [sp, #56]
 41281 01ac 9C46     		mov	ip, r3
 41282 01ae 8C45     		cmp	ip, r1
 41283 01b0 9B41     		sbcs	r3, r3, r3
 41284 01b2 5B42     		rsbs	r3, r3, #0
 41285 01b4 059A     		ldr	r2, [sp, #20]
 41286 01b6 9446     		mov	ip, r2
 41287 01b8 8445     		cmp	ip, r0
 41288 01ba 9241     		sbcs	r2, r2, r2
 41289 01bc 5242     		rsbs	r2, r2, #0
1079:Core/Src/lz4.c **** 
 41290              		.loc 1 1079 15 view .LVU13410
 41291 01be 1A42     		tst	r2, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1000


 41292 01c0 05D0     		beq	.L1695
1079:Core/Src/lz4.c **** 
 41293              		.loc 1 1079 55 view .LVU13411
 41294 01c2 4B1E     		subs	r3, r1, #1
 41295 01c4 1A78     		ldrb	r2, [r3]
 41296 01c6 431E     		subs	r3, r0, #1
 41297 01c8 1B78     		ldrb	r3, [r3]
1079:Core/Src/lz4.c **** 
 41298              		.loc 1 1079 51 view .LVU13412
 41299 01ca 9A42     		cmp	r2, r3
 41300 01cc 25D0     		beq	.L1696
 41301              	.L1695:
 41302              	.LBB6004:
1082:Core/Src/lz4.c ****             token = op++;
 41303              		.loc 1 1082 54 view .LVU13413
 41304 01ce 8A46     		mov	r10, r1
 41305 01d0 8346     		mov	fp, r0
1082:Core/Src/lz4.c ****             token = op++;
 41306              		.loc 1 1082 13 is_stmt 1 view .LVU13414
1082:Core/Src/lz4.c ****             token = op++;
 41307              		.loc 1 1082 54 is_stmt 0 view .LVU13415
 41308 01d2 0E9A     		ldr	r2, [sp, #56]
 41309 01d4 8D1A     		subs	r5, r1, r2
 41310              	.LVL4283:
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 41311              		.loc 1 1083 13 is_stmt 1 view .LVU13416
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 41312              		.loc 1 1083 23 is_stmt 0 view .LVU13417
 41313 01d6 0F9B     		ldr	r3, [sp, #60]
 41314 01d8 5E1C     		adds	r6, r3, #1
 41315              	.LVL4284:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 41316              		.loc 1 1084 13 is_stmt 1 view .LVU13418
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 41317              		.loc 1 1088 13 view .LVU13419
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 41318              		.loc 1 1093 13 view .LVU13420
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 41319              		.loc 1 1093 16 is_stmt 0 view .LVU13421
 41320 01da 0E2D     		cmp	r5, #14
 41321 01dc 20D8     		bhi	.L1817
1099:Core/Src/lz4.c **** 
 41322              		.loc 1 1099 18 is_stmt 1 view .LVU13422
1099:Core/Src/lz4.c **** 
 41323              		.loc 1 1099 27 is_stmt 0 view .LVU13423
 41324 01de 2B01     		lsls	r3, r5, #4
 41325              	.LVL4285:
1099:Core/Src/lz4.c **** 
 41326              		.loc 1 1099 25 view .LVU13424
 41327 01e0 0F9A     		ldr	r2, [sp, #60]
 41328 01e2 1370     		strb	r3, [r2]
 41329              	.LVL4286:
 41330              	.L1700:
1102:Core/Src/lz4.c ****             op+=litLength;
 41331              		.loc 1 1102 13 is_stmt 1 view .LVU13425
1102:Core/Src/lz4.c ****             op+=litLength;
 41332              		.loc 1 1102 41 is_stmt 0 view .LVU13426
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1001


 41333 01e4 7519     		adds	r5, r6, r5
 41334              	.LVL4287:
 41335              	.LBB6005:
 41336              	.LBI6005:
 446:Core/Src/lz4.c **** {
 41337              		.loc 1 446 6 is_stmt 1 view .LVU13427
 41338              	.LBB6006:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 41339              		.loc 1 448 5 view .LVU13428
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 41340              		.loc 1 449 5 view .LVU13429
 450:Core/Src/lz4.c **** 
 41341              		.loc 1 450 5 view .LVU13430
 450:Core/Src/lz4.c **** 
 41342              		.loc 1 450 5 is_stmt 0 view .LVU13431
 41343              	.LBE6006:
 41344              	.LBE6005:
1102:Core/Src/lz4.c ****             op+=litLength;
 41345              		.loc 1 1102 41 view .LVU13432
 41346 01e6 0E9F     		ldr	r7, [sp, #56]
 41347              	.LVL4288:
 41348              	.L1701:
 41349              	.LBB6008:
 41350              	.LBB6007:
 452:Core/Src/lz4.c **** }
 41351              		.loc 1 452 5 is_stmt 1 view .LVU13433
 452:Core/Src/lz4.c **** }
 41352              		.loc 1 452 10 view .LVU13434
 41353 01e8 0822     		movs	r2, #8
 41354 01ea 3900     		movs	r1, r7
 41355 01ec 3000     		movs	r0, r6
 41356 01ee FFF7FEFF 		bl	memcpy
 41357              	.LVL4289:
 452:Core/Src/lz4.c **** }
 41358              		.loc 1 452 29 view .LVU13435
 452:Core/Src/lz4.c **** }
 41359              		.loc 1 452 30 is_stmt 0 view .LVU13436
 41360 01f2 0836     		adds	r6, r6, #8
 41361              	.LVL4290:
 452:Core/Src/lz4.c **** }
 41362              		.loc 1 452 35 is_stmt 1 view .LVU13437
 452:Core/Src/lz4.c **** }
 41363              		.loc 1 452 36 is_stmt 0 view .LVU13438
 41364 01f4 0837     		adds	r7, r7, #8
 41365              	.LVL4291:
 452:Core/Src/lz4.c **** }
 41366              		.loc 1 452 49 is_stmt 1 view .LVU13439
 452:Core/Src/lz4.c **** }
 41367              		.loc 1 452 5 is_stmt 0 view .LVU13440
 41368 01f6 B542     		cmp	r5, r6
 41369 01f8 F6D8     		bhi	.L1701
 41370 01fa 0F9F     		ldr	r7, [sp, #60]
 41371              	.LVL4292:
 452:Core/Src/lz4.c **** }
 41372              		.loc 1 452 5 view .LVU13441
 41373 01fc 2100     		movs	r1, r4
 41374 01fe 5646     		mov	r6, r10
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1002


 41375              	.LVL4293:
 452:Core/Src/lz4.c **** }
 41376              		.loc 1 452 5 view .LVU13442
 41377 0200 65E1     		b	.L1736
 41378              	.LVL4294:
 41379              	.L1798:
 452:Core/Src/lz4.c **** }
 41380              		.loc 1 452 5 view .LVU13443
 41381              	.LBE6007:
 41382              	.LBE6008:
 41383              	.LBE6004:
 41384              	.LBE6075:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 41385              		.loc 1 933 68 view .LVU13444
 41386 0202 099A     		ldr	r2, [sp, #36]
 41387              	.LVL4295:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 41388              		.loc 1 933 68 view .LVU13445
 41389 0204 1192     		str	r2, [sp, #68]
 41390 0206 36E7     		b	.L1688
 41391              	.LVL4296:
 41392              	.L1799:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 41393              		.loc 1 941 56 view .LVU13446
 41394 0208 099A     		ldr	r2, [sp, #36]
 41395              	.LVL4297:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 41396              		.loc 1 941 56 view .LVU13447
 41397 020a 0C92     		str	r2, [sp, #48]
 41398 020c 46E7     		b	.L1689
 41399              	.LVL4298:
 41400              	.L1691:
 41401              	.LBB6076:
 41402              	.LBB6010:
 41403              	.LBB6001:
1051:Core/Src/lz4.c ****                         lowLimit = (const BYTE*)source;
 41404              		.loc 1 1051 25 is_stmt 1 view .LVU13448
1051:Core/Src/lz4.c ****                         lowLimit = (const BYTE*)source;
 41405              		.loc 1 1051 31 is_stmt 0 view .LVU13449
 41406 020e 029B     		ldr	r3, [sp, #8]
 41407 0210 4B44     		add	r3, r3, r9
 41408 0212 9B46     		mov	fp, r3
 41409              	.LVL4299:
1052:Core/Src/lz4.c ****                     }
 41410              		.loc 1 1052 25 is_stmt 1 view .LVU13450
1052:Core/Src/lz4.c ****                     }
 41411              		.loc 1 1052 34 is_stmt 0 view .LVU13451
 41412 0214 019B     		ldr	r3, [sp, #4]
 41413              	.LVL4300:
1052:Core/Src/lz4.c ****                     }
 41414              		.loc 1 1052 34 view .LVU13452
 41415 0216 0593     		str	r3, [sp, #20]
 41416 0218 9EE7     		b	.L1692
 41417              	.LVL4301:
 41418              	.L1696:
1052:Core/Src/lz4.c ****                     }
 41419              		.loc 1 1052 34 view .LVU13453
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1003


 41420              	.LBE6001:
 41421              	.LBE6010:
1079:Core/Src/lz4.c **** 
 41422              		.loc 1 1079 87 is_stmt 1 view .LVU13454
1079:Core/Src/lz4.c **** 
 41423              		.loc 1 1079 89 is_stmt 0 view .LVU13455
 41424 021a 0139     		subs	r1, r1, #1
 41425              	.LVL4302:
1079:Core/Src/lz4.c **** 
 41426              		.loc 1 1079 93 is_stmt 1 view .LVU13456
1079:Core/Src/lz4.c **** 
 41427              		.loc 1 1079 98 is_stmt 0 view .LVU13457
 41428 021c 0138     		subs	r0, r0, #1
 41429              	.LVL4303:
1079:Core/Src/lz4.c **** 
 41430              		.loc 1 1079 98 view .LVU13458
 41431 021e C4E7     		b	.L1694
 41432              	.LVL4304:
 41433              	.L1817:
 41434              	.LBB6011:
 41435              	.LBB6009:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 41436              		.loc 1 1094 17 is_stmt 1 view .LVU13459
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 41437              		.loc 1 1094 43 is_stmt 0 view .LVU13460
 41438 0220 2B00     		movs	r3, r5
 41439              	.LVL4305:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 41440              		.loc 1 1094 43 view .LVU13461
 41441 0222 0F3B     		subs	r3, r3, #15
 41442              	.LVL4306:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 41443              		.loc 1 1095 17 is_stmt 1 view .LVU13462
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 41444              		.loc 1 1095 24 is_stmt 0 view .LVU13463
 41445 0224 F022     		movs	r2, #240
 41446 0226 0F99     		ldr	r1, [sp, #60]
 41447              	.LVL4307:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 41448              		.loc 1 1095 24 view .LVU13464
 41449 0228 0A70     		strb	r2, [r1]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 41450              		.loc 1 1096 17 is_stmt 1 view .LVU13465
 41451 022a 03E0     		b	.L1698
 41452              	.L1699:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 41453              		.loc 1 1096 46 view .LVU13466
 41454              	.LVL4308:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 41455              		.loc 1 1096 52 is_stmt 0 view .LVU13467
 41456 022c FF22     		movs	r2, #255
 41457 022e 3270     		strb	r2, [r6]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 41458              		.loc 1 1096 36 is_stmt 1 view .LVU13468
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 41459              		.loc 1 1096 39 is_stmt 0 view .LVU13469
 41460 0230 FF3B     		subs	r3, r3, #255
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1004


 41461              	.LVL4309:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 41462              		.loc 1 1096 49 view .LVU13470
 41463 0232 0136     		adds	r6, r6, #1
 41464              	.LVL4310:
 41465              	.L1698:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 41466              		.loc 1 1096 23 is_stmt 1 view .LVU13471
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 41467              		.loc 1 1096 17 is_stmt 0 view .LVU13472
 41468 0234 FE2B     		cmp	r3, #254
 41469 0236 F9DC     		bgt	.L1699
1097:Core/Src/lz4.c ****             }
 41470              		.loc 1 1097 17 is_stmt 1 view .LVU13473
 41471              	.LVL4311:
1097:Core/Src/lz4.c ****             }
 41472              		.loc 1 1097 23 is_stmt 0 view .LVU13474
 41473 0238 3370     		strb	r3, [r6]
1097:Core/Src/lz4.c ****             }
 41474              		.loc 1 1097 20 view .LVU13475
 41475 023a 0136     		adds	r6, r6, #1
 41476              	.LVL4312:
1097:Core/Src/lz4.c ****             }
 41477              		.loc 1 1097 20 view .LVU13476
 41478              	.LBE6009:
 41479 023c D2E7     		b	.L1700
 41480              	.LVL4313:
 41481              	.L1827:
1097:Core/Src/lz4.c ****             }
 41482              		.loc 1 1097 20 view .LVU13477
 41483              	.LBE6011:
 41484              	.LBB6012:
 41485              	.LBB6013:
1140:Core/Src/lz4.c ****                 assert(dictEnd > match);
 41486              		.loc 1 1140 17 is_stmt 1 view .LVU13478
1140:Core/Src/lz4.c ****                 assert(dictEnd > match);
 41487              		.loc 1 1140 50 is_stmt 0 view .LVU13479
 41488 023e 119B     		ldr	r3, [sp, #68]
 41489 0240 5A46     		mov	r2, fp
 41490 0242 9B1A     		subs	r3, r3, r2
1140:Core/Src/lz4.c ****                 assert(dictEnd > match);
 41491              		.loc 1 1140 29 view .LVU13480
 41492 0244 9946     		mov	r9, r3
 41493 0246 B144     		add	r9, r9, r6
 41494              	.LVL4314:
1141:Core/Src/lz4.c ****                 if (limit > matchlimit) limit = matchlimit;
 41495              		.loc 1 1141 17 is_stmt 1 view .LVU13481
1142:Core/Src/lz4.c ****                 matchCode = LZ4_count(ip+MINMATCH, match+MINMATCH, limit);
 41496              		.loc 1 1142 17 view .LVU13482
1142:Core/Src/lz4.c ****                 matchCode = LZ4_count(ip+MINMATCH, match+MINMATCH, limit);
 41497              		.loc 1 1142 20 is_stmt 0 view .LVU13483
 41498 0248 109B     		ldr	r3, [sp, #64]
 41499 024a 4B45     		cmp	r3, r9
 41500 024c 00D2     		bcs	.L1703
 41501              	.LVL4315:
1142:Core/Src/lz4.c ****                 matchCode = LZ4_count(ip+MINMATCH, match+MINMATCH, limit);
 41502              		.loc 1 1142 47 view .LVU13484
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1005


 41503 024e 9946     		mov	r9, r3
 41504              	.LVL4316:
 41505              	.L1703:
1143:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 41506              		.loc 1 1143 17 is_stmt 1 view .LVU13485
1143:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 41507              		.loc 1 1143 29 is_stmt 0 view .LVU13486
 41508 0250 331D     		adds	r3, r6, #4
 41509 0252 9A46     		mov	r10, r3
 41510 0254 0423     		movs	r3, #4
 41511 0256 5B44     		add	r3, r3, fp
 41512 0258 9846     		mov	r8, r3
 41513              	.LVL4317:
 41514              	.LBB6014:
 41515              	.LBI6014:
 661:Core/Src/lz4.c **** {
 41516              		.loc 1 661 10 is_stmt 1 view .LVU13487
 41517              	.LBB6015:
 663:Core/Src/lz4.c **** 
 41518              		.loc 1 663 5 view .LVU13488
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 41519              		.loc 1 665 5 view .LVU13489
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 41520              		.loc 1 665 9 is_stmt 0 view .LVU13490
 41521 025a 4B46     		mov	r3, r9
 41522              	.LVL4318:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 41523              		.loc 1 665 9 view .LVU13491
 41524 025c 033B     		subs	r3, r3, #3
 41525 025e 0593     		str	r3, [sp, #20]
 41526              	.LVL4319:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 41527              		.loc 1 665 8 view .LVU13492
 41528 0260 9A45     		cmp	r10, r3
 41529 0262 6ED2     		bcs	.L1802
 41530              	.LBB6016:
 666:Core/Src/lz4.c ****         if (!diff) {
 41531              		.loc 1 666 9 is_stmt 1 view .LVU13493
 666:Core/Src/lz4.c ****         if (!diff) {
 41532              		.loc 1 666 28 is_stmt 0 view .LVU13494
 41533 0264 4046     		mov	r0, r8
 41534 0266 FFF7FEFF 		bl	LZ4_read_ARCH
 41535              	.LVL4320:
 666:Core/Src/lz4.c ****         if (!diff) {
 41536              		.loc 1 666 28 view .LVU13495
 41537 026a 0400     		movs	r4, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 41538              		.loc 1 666 52 view .LVU13496
 41539 026c 5046     		mov	r0, r10
 41540 026e FFF7FEFF 		bl	LZ4_read_ARCH
 41541              	.LVL4321:
 41542 0272 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 41543              		.loc 1 666 21 view .LVU13497
 41544 0274 2000     		movs	r0, r4
 41545 0276 5840     		eors	r0, r3
 41546              	.LVL4322:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1006


 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 41547              		.loc 1 667 9 is_stmt 1 view .LVU13498
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 41548              		.loc 1 667 12 is_stmt 0 view .LVU13499
 41549 0278 9C42     		cmp	r4, r3
 41550 027a 59D1     		bne	.L1705
 668:Core/Src/lz4.c ****         } else {
 41551              		.loc 1 668 13 is_stmt 1 view .LVU13500
 668:Core/Src/lz4.c ****         } else {
 41552              		.loc 1 668 16 is_stmt 0 view .LVU13501
 41553 027c 3400     		movs	r4, r6
 41554 027e 0834     		adds	r4, r4, #8
 41555              	.LVL4323:
 668:Core/Src/lz4.c ****         } else {
 41556              		.loc 1 668 28 is_stmt 1 view .LVU13502
 668:Core/Src/lz4.c ****         } else {
 41557              		.loc 1 668 34 is_stmt 0 view .LVU13503
 41558 0280 0823     		movs	r3, #8
 41559 0282 5B44     		add	r3, r3, fp
 41560 0284 9846     		mov	r8, r3
 41561              	.LVL4324:
 668:Core/Src/lz4.c ****         } else {
 41562              		.loc 1 668 34 view .LVU13504
 41563 0286 AB46     		mov	fp, r5
 41564              	.LVL4325:
 668:Core/Src/lz4.c ****         } else {
 41565              		.loc 1 668 34 view .LVU13505
 41566 0288 2500     		movs	r5, r4
 41567              	.LVL4326:
 41568              	.L1708:
 668:Core/Src/lz4.c ****         } else {
 41569              		.loc 1 668 34 view .LVU13506
 41570              	.LBE6016:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 41571              		.loc 1 673 11 is_stmt 1 view .LVU13507
 41572 028a 059B     		ldr	r3, [sp, #20]
 41573 028c 9D42     		cmp	r5, r3
 41574 028e 5BD2     		bcs	.L1818
 41575              	.LBB6017:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 41576              		.loc 1 674 9 view .LVU13508
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 41577              		.loc 1 674 28 is_stmt 0 view .LVU13509
 41578 0290 4046     		mov	r0, r8
 41579 0292 FFF7FEFF 		bl	LZ4_read_ARCH
 41580              	.LVL4327:
 41581 0296 0400     		movs	r4, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 41582              		.loc 1 674 52 view .LVU13510
 41583 0298 2800     		movs	r0, r5
 41584 029a FFF7FEFF 		bl	LZ4_read_ARCH
 41585              	.LVL4328:
 41586 029e 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 41587              		.loc 1 674 21 view .LVU13511
 41588 02a0 2000     		movs	r0, r4
 41589 02a2 5840     		eors	r0, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1007


 41590              	.LVL4329:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41591              		.loc 1 675 9 is_stmt 1 view .LVU13512
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41592              		.loc 1 675 12 is_stmt 0 view .LVU13513
 41593 02a4 9C42     		cmp	r4, r3
 41594 02a6 47D0     		beq	.L1819
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 41595              		.loc 1 676 16 view .LVU13514
 41596 02a8 2C00     		movs	r4, r5
 41597 02aa 5D46     		mov	r5, fp
 41598              	.LVL4330:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 41599              		.loc 1 676 9 is_stmt 1 view .LVU13515
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 41600              		.loc 1 676 16 is_stmt 0 view .LVU13516
 41601 02ac FFF7FEFF 		bl	LZ4_NbCommonBytes
 41602              	.LVL4331:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 41603              		.loc 1 676 13 view .LVU13517
 41604 02b0 2418     		adds	r4, r4, r0
 41605              	.LVL4332:
 677:Core/Src/lz4.c ****     }
 41606              		.loc 1 677 9 is_stmt 1 view .LVU13518
 677:Core/Src/lz4.c ****     }
 41607              		.loc 1 677 31 is_stmt 0 view .LVU13519
 41608 02b2 5346     		mov	r3, r10
 41609 02b4 E41A     		subs	r4, r4, r3
 41610              	.LVL4333:
 41611              	.L1706:
 677:Core/Src/lz4.c ****     }
 41612              		.loc 1 677 31 view .LVU13520
 41613              	.LBE6017:
 41614              	.LBE6015:
 41615              	.LBE6014:
1144:Core/Src/lz4.c ****                 if (ip==limit) {
 41616              		.loc 1 1144 17 is_stmt 1 view .LVU13521
1144:Core/Src/lz4.c ****                 if (ip==limit) {
 41617              		.loc 1 1144 20 is_stmt 0 view .LVU13522
 41618 02b6 231D     		adds	r3, r4, #4
 41619 02b8 F618     		adds	r6, r6, r3
 41620              	.LVL4334:
1145:Core/Src/lz4.c ****                     unsigned const more = LZ4_count(limit, (const BYTE*)source, matchlimit);
 41621              		.loc 1 1145 17 is_stmt 1 view .LVU13523
1145:Core/Src/lz4.c ****                     unsigned const more = LZ4_count(limit, (const BYTE*)source, matchlimit);
 41622              		.loc 1 1145 20 is_stmt 0 view .LVU13524
 41623 02ba B145     		cmp	r9, r6
 41624 02bc 00D0     		beq	.LCB54122
 41625 02be A6E0     		b	.L1712	@long jump
 41626              	.LCB54122:
 41627              	.LBB6022:
1146:Core/Src/lz4.c ****                     matchCode += more;
 41628              		.loc 1 1146 21 is_stmt 1 view .LVU13525
 41629              	.LVL4335:
 41630              	.LBB6023:
 41631              	.LBI6023:
 661:Core/Src/lz4.c **** {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1008


 41632              		.loc 1 661 10 view .LVU13526
 41633              	.LBB6024:
 663:Core/Src/lz4.c **** 
 41634              		.loc 1 663 5 view .LVU13527
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 41635              		.loc 1 665 5 view .LVU13528
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 41636              		.loc 1 665 9 is_stmt 0 view .LVU13529
 41637 02c0 0D9B     		ldr	r3, [sp, #52]
 41638 02c2 0822     		movs	r2, #8
 41639 02c4 5242     		rsbs	r2, r2, #0
 41640 02c6 9446     		mov	ip, r2
 41641 02c8 6344     		add	r3, r3, ip
 41642 02ca 9A46     		mov	r10, r3
 41643              	.LVL4336:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 41644              		.loc 1 665 8 view .LVU13530
 41645 02cc 9945     		cmp	r9, r3
 41646 02ce 6CD2     		bcs	.L1803
 41647              	.LBB6025:
 666:Core/Src/lz4.c ****         if (!diff) {
 41648              		.loc 1 666 9 is_stmt 1 view .LVU13531
 666:Core/Src/lz4.c ****         if (!diff) {
 41649              		.loc 1 666 28 is_stmt 0 view .LVU13532
 41650 02d0 019B     		ldr	r3, [sp, #4]
 41651 02d2 9B46     		mov	fp, r3
 41652 02d4 1800     		movs	r0, r3
 41653 02d6 FFF7FEFF 		bl	LZ4_read_ARCH
 41654              	.LVL4337:
 41655 02da 8046     		mov	r8, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 41656              		.loc 1 666 52 view .LVU13533
 41657 02dc 4846     		mov	r0, r9
 41658 02de FFF7FEFF 		bl	LZ4_read_ARCH
 41659              	.LVL4338:
 41660 02e2 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 41661              		.loc 1 666 21 view .LVU13534
 41662 02e4 4246     		mov	r2, r8
 41663 02e6 4240     		eors	r2, r0
 41664 02e8 1000     		movs	r0, r2
 41665              	.LVL4339:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 41666              		.loc 1 667 9 is_stmt 1 view .LVU13535
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 41667              		.loc 1 667 12 is_stmt 0 view .LVU13536
 41668 02ea 9845     		cmp	r8, r3
 41669 02ec 4CD1     		bne	.L1714
 668:Core/Src/lz4.c ****         } else {
 41670              		.loc 1 668 13 is_stmt 1 view .LVU13537
 668:Core/Src/lz4.c ****         } else {
 41671              		.loc 1 668 16 is_stmt 0 view .LVU13538
 41672 02ee 0423     		movs	r3, #4
 41673 02f0 4B44     		add	r3, r3, r9
 41674 02f2 9846     		mov	r8, r3
 41675              	.LVL4340:
 668:Core/Src/lz4.c ****         } else {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1009


 41676              		.loc 1 668 28 is_stmt 1 view .LVU13539
 668:Core/Src/lz4.c ****         } else {
 41677              		.loc 1 668 34 is_stmt 0 view .LVU13540
 41678 02f4 5B46     		mov	r3, fp
 41679              	.LVL4341:
 668:Core/Src/lz4.c ****         } else {
 41680              		.loc 1 668 34 view .LVU13541
 41681 02f6 0433     		adds	r3, r3, #4
 41682 02f8 9B46     		mov	fp, r3
 41683              	.LVL4342:
 668:Core/Src/lz4.c ****         } else {
 41684              		.loc 1 668 34 view .LVU13542
 41685 02fa 2300     		movs	r3, r4
 41686              	.LVL4343:
 668:Core/Src/lz4.c ****         } else {
 41687              		.loc 1 668 34 view .LVU13543
 41688 02fc 5C46     		mov	r4, fp
 41689              	.LVL4344:
 668:Core/Src/lz4.c ****         } else {
 41690              		.loc 1 668 34 view .LVU13544
 41691 02fe 9B46     		mov	fp, r3
 41692              	.LVL4345:
 41693              	.L1717:
 668:Core/Src/lz4.c ****         } else {
 41694              		.loc 1 668 34 view .LVU13545
 41695              	.LBE6025:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 41696              		.loc 1 673 11 is_stmt 1 view .LVU13546
 41697 0300 D045     		cmp	r8, r10
 41698 0302 59D2     		bcs	.L1820
 41699              	.LBB6026:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 41700              		.loc 1 674 9 view .LVU13547
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 41701              		.loc 1 674 28 is_stmt 0 view .LVU13548
 41702 0304 2000     		movs	r0, r4
 41703 0306 FFF7FEFF 		bl	LZ4_read_ARCH
 41704              	.LVL4346:
 41705 030a 0590     		str	r0, [sp, #20]
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 41706              		.loc 1 674 52 view .LVU13549
 41707 030c 4046     		mov	r0, r8
 41708 030e FFF7FEFF 		bl	LZ4_read_ARCH
 41709              	.LVL4347:
 41710 0312 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 41711              		.loc 1 674 21 view .LVU13550
 41712 0314 059A     		ldr	r2, [sp, #20]
 41713 0316 1000     		movs	r0, r2
 41714 0318 5840     		eors	r0, r3
 41715              	.LVL4348:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41716              		.loc 1 675 9 is_stmt 1 view .LVU13551
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41717              		.loc 1 675 12 is_stmt 0 view .LVU13552
 41718 031a 9A42     		cmp	r2, r3
 41719 031c 40D0     		beq	.L1821
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1010


 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 41720              		.loc 1 676 16 view .LVU13553
 41721 031e 5C46     		mov	r4, fp
 41722              	.LVL4349:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 41723              		.loc 1 676 9 is_stmt 1 view .LVU13554
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 41724              		.loc 1 676 16 is_stmt 0 view .LVU13555
 41725 0320 FFF7FEFF 		bl	LZ4_NbCommonBytes
 41726              	.LVL4350:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 41727              		.loc 1 676 13 view .LVU13556
 41728 0324 4044     		add	r0, r0, r8
 41729              	.LVL4351:
 677:Core/Src/lz4.c ****     }
 41730              		.loc 1 677 9 is_stmt 1 view .LVU13557
 677:Core/Src/lz4.c ****     }
 41731              		.loc 1 677 31 is_stmt 0 view .LVU13558
 41732 0326 4B46     		mov	r3, r9
 41733 0328 C01A     		subs	r0, r0, r3
 41734              	.LVL4352:
 41735              	.L1715:
 677:Core/Src/lz4.c ****     }
 41736              		.loc 1 677 31 view .LVU13559
 41737              	.LBE6026:
 41738              	.LBE6024:
 41739              	.LBE6023:
1147:Core/Src/lz4.c ****                     ip += more;
 41740              		.loc 1 1147 21 is_stmt 1 view .LVU13560
1147:Core/Src/lz4.c ****                     ip += more;
 41741              		.loc 1 1147 31 is_stmt 0 view .LVU13561
 41742 032a 2418     		adds	r4, r4, r0
 41743              	.LVL4353:
1148:Core/Src/lz4.c ****                 }
 41744              		.loc 1 1148 21 is_stmt 1 view .LVU13562
1148:Core/Src/lz4.c ****                 }
 41745              		.loc 1 1148 24 is_stmt 0 view .LVU13563
 41746 032c 3618     		adds	r6, r6, r0
 41747              	.LVL4354:
1148:Core/Src/lz4.c ****                 }
 41748              		.loc 1 1148 24 view .LVU13564
 41749 032e 6EE0     		b	.L1712
 41750              	.LVL4355:
 41751              	.L1705:
1148:Core/Src/lz4.c ****                 }
 41752              		.loc 1 1148 24 view .LVU13565
 41753              	.LBE6022:
 41754              	.LBB6032:
 41755              	.LBB6021:
 41756              	.LBB6018:
 670:Core/Src/lz4.c ****     }   }
 41757              		.loc 1 670 13 is_stmt 1 view .LVU13566
 670:Core/Src/lz4.c ****     }   }
 41758              		.loc 1 670 20 is_stmt 0 view .LVU13567
 41759 0330 FFF7FEFF 		bl	LZ4_NbCommonBytes
 41760              	.LVL4356:
 670:Core/Src/lz4.c ****     }   }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1011


 41761              		.loc 1 670 20 view .LVU13568
 41762 0334 0400     		movs	r4, r0
 670:Core/Src/lz4.c ****     }   }
 41763              		.loc 1 670 20 view .LVU13569
 41764 0336 BEE7     		b	.L1706
 41765              	.LVL4357:
 41766              	.L1819:
 670:Core/Src/lz4.c ****     }   }
 41767              		.loc 1 670 20 view .LVU13570
 41768              	.LBE6018:
 41769              	.LBB6019:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41770              		.loc 1 675 22 is_stmt 1 view .LVU13571
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41771              		.loc 1 675 25 is_stmt 0 view .LVU13572
 41772 0338 0435     		adds	r5, r5, #4
 41773              	.LVL4358:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41774              		.loc 1 675 37 is_stmt 1 view .LVU13573
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41775              		.loc 1 675 43 is_stmt 0 view .LVU13574
 41776 033a 0423     		movs	r3, #4
 41777 033c 9C46     		mov	ip, r3
 41778 033e E044     		add	r8, r8, ip
 41779              	.LVL4359:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41780              		.loc 1 675 55 is_stmt 1 view .LVU13575
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41781              		.loc 1 675 9 is_stmt 0 view .LVU13576
 41782 0340 A3E7     		b	.L1708
 41783              	.LVL4360:
 41784              	.L1802:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41785              		.loc 1 675 9 view .LVU13577
 41786              	.LBE6019:
 41787              	.LBB6020:
 41788 0342 AB46     		mov	fp, r5
 41789 0344 5546     		mov	r5, r10
 41790              	.LVL4361:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41791              		.loc 1 675 9 view .LVU13578
 41792 0346 A0E7     		b	.L1708
 41793              	.LVL4362:
 41794              	.L1818:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41795              		.loc 1 675 9 view .LVU13579
 41796              	.LBE6020:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41797              		.loc 1 681 23 view .LVU13580
 41798 0348 2C00     		movs	r4, r5
 41799 034a 5D46     		mov	r5, fp
 41800              	.LVL4363:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 41801              		.loc 1 680 5 is_stmt 1 view .LVU13581
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41802              		.loc 1 681 5 view .LVU13582
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1012


 41803              		.loc 1 681 23 is_stmt 0 view .LVU13583
 41804 034c 4B46     		mov	r3, r9
 41805 034e 013B     		subs	r3, r3, #1
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41806              		.loc 1 681 8 view .LVU13584
 41807 0350 9C42     		cmp	r4, r3
 41808 0352 08D2     		bcs	.L1710
 41809              	.LVL4364:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41810              		.loc 1 681 32 view .LVU13585
 41811 0354 4046     		mov	r0, r8
 41812 0356 FFF7FEFF 		bl	LZ4_read16
 41813              	.LVL4365:
 41814 035a 8346     		mov	fp, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41815              		.loc 1 681 54 view .LVU13586
 41816 035c 2000     		movs	r0, r4
 41817 035e FFF7FEFF 		bl	LZ4_read16
 41818              	.LVL4366:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41819              		.loc 1 681 28 view .LVU13587
 41820 0362 8345     		cmp	fp, r0
 41821 0364 09D0     		beq	.L1822
 41822              	.L1710:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 41823              		.loc 1 682 5 is_stmt 1 view .LVU13588
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 41824              		.loc 1 682 8 is_stmt 0 view .LVU13589
 41825 0366 A145     		cmp	r9, r4
 41826 0368 04D9     		bls	.L1711
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 41827              		.loc 1 682 28 view .LVU13590
 41828 036a 4346     		mov	r3, r8
 41829 036c 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 41830              		.loc 1 682 39 view .LVU13591
 41831 036e 2378     		ldrb	r3, [r4]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 41832              		.loc 1 682 24 view .LVU13592
 41833 0370 9A42     		cmp	r2, r3
 41834 0372 07D0     		beq	.L1823
 41835              	.L1711:
 683:Core/Src/lz4.c **** }
 41836              		.loc 1 683 5 is_stmt 1 view .LVU13593
 683:Core/Src/lz4.c **** }
 41837              		.loc 1 683 27 is_stmt 0 view .LVU13594
 41838 0374 5346     		mov	r3, r10
 41839 0376 E41A     		subs	r4, r4, r3
 41840              	.LVL4367:
 683:Core/Src/lz4.c **** }
 41841              		.loc 1 683 12 view .LVU13595
 41842 0378 9DE7     		b	.L1706
 41843              	.LVL4368:
 41844              	.L1822:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41845              		.loc 1 681 74 is_stmt 1 view .LVU13596
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1013


 41846              		.loc 1 681 77 is_stmt 0 view .LVU13597
 41847 037a 0234     		adds	r4, r4, #2
 41848              	.LVL4369:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41849              		.loc 1 681 82 is_stmt 1 view .LVU13598
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41850              		.loc 1 681 88 is_stmt 0 view .LVU13599
 41851 037c 0223     		movs	r3, #2
 41852 037e 9C46     		mov	ip, r3
 41853 0380 E044     		add	r8, r8, ip
 41854              	.LVL4370:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41855              		.loc 1 681 88 view .LVU13600
 41856 0382 F0E7     		b	.L1710
 41857              	.L1823:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 41858              		.loc 1 682 46 is_stmt 1 view .LVU13601
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 41859              		.loc 1 682 49 is_stmt 0 view .LVU13602
 41860 0384 0134     		adds	r4, r4, #1
 41861              	.LVL4371:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 41862              		.loc 1 682 49 view .LVU13603
 41863 0386 F5E7     		b	.L1711
 41864              	.LVL4372:
 41865              	.L1714:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 41866              		.loc 1 682 49 view .LVU13604
 41867              	.LBE6021:
 41868              	.LBE6032:
 41869              	.LBB6033:
 41870              	.LBB6031:
 41871              	.LBB6030:
 41872              	.LBB6027:
 670:Core/Src/lz4.c ****     }   }
 41873              		.loc 1 670 13 is_stmt 1 view .LVU13605
 670:Core/Src/lz4.c ****     }   }
 41874              		.loc 1 670 20 is_stmt 0 view .LVU13606
 41875 0388 FFF7FEFF 		bl	LZ4_NbCommonBytes
 41876              	.LVL4373:
 670:Core/Src/lz4.c ****     }   }
 41877              		.loc 1 670 20 view .LVU13607
 41878 038c CDE7     		b	.L1715
 41879              	.L1849:
 41880 038e C046     		.align	2
 41881              	.L1848:
 41882 0390 10400000 		.word	16400
 41883 0394 08400000 		.word	16392
 41884 0398 0C400000 		.word	16396
 41885 039c FFFF0000 		.word	65535
 41886              	.LVL4374:
 41887              	.L1821:
 670:Core/Src/lz4.c ****     }   }
 41888              		.loc 1 670 20 view .LVU13608
 41889              	.LBE6027:
 41890              	.LBB6028:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1014


 41891              		.loc 1 675 22 is_stmt 1 view .LVU13609
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41892              		.loc 1 675 25 is_stmt 0 view .LVU13610
 41893 03a0 0423     		movs	r3, #4
 41894 03a2 9C46     		mov	ip, r3
 41895 03a4 E044     		add	r8, r8, ip
 41896              	.LVL4375:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41897              		.loc 1 675 37 is_stmt 1 view .LVU13611
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41898              		.loc 1 675 43 is_stmt 0 view .LVU13612
 41899 03a6 0434     		adds	r4, r4, #4
 41900              	.LVL4376:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41901              		.loc 1 675 55 is_stmt 1 view .LVU13613
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41902              		.loc 1 675 9 is_stmt 0 view .LVU13614
 41903 03a8 AAE7     		b	.L1717
 41904              	.LVL4377:
 41905              	.L1803:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41906              		.loc 1 675 9 view .LVU13615
 41907              	.LBE6028:
 41908              	.LBB6029:
 41909 03aa 019B     		ldr	r3, [sp, #4]
 41910 03ac 9B46     		mov	fp, r3
 41911 03ae C846     		mov	r8, r9
 41912 03b0 2300     		movs	r3, r4
 41913 03b2 5C46     		mov	r4, fp
 41914              	.LVL4378:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41915              		.loc 1 675 9 view .LVU13616
 41916 03b4 9B46     		mov	fp, r3
 41917 03b6 A3E7     		b	.L1717
 41918              	.LVL4379:
 41919              	.L1820:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 41920              		.loc 1 675 9 view .LVU13617
 41921              	.LBE6029:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41922              		.loc 1 681 23 view .LVU13618
 41923 03b8 5B46     		mov	r3, fp
 41924 03ba A346     		mov	fp, r4
 41925              	.LVL4380:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41926              		.loc 1 681 23 view .LVU13619
 41927 03bc 1C00     		movs	r4, r3
 41928              	.LVL4381:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 41929              		.loc 1 680 5 is_stmt 1 view .LVU13620
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41930              		.loc 1 681 5 view .LVU13621
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41931              		.loc 1 681 23 is_stmt 0 view .LVU13622
 41932 03be 0D9B     		ldr	r3, [sp, #52]
 41933              	.LVL4382:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1015


 41934              		.loc 1 681 23 view .LVU13623
 41935 03c0 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41936              		.loc 1 681 8 view .LVU13624
 41937 03c2 9845     		cmp	r8, r3
 41938 03c4 08D2     		bcs	.L1719
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41939              		.loc 1 681 32 view .LVU13625
 41940 03c6 5846     		mov	r0, fp
 41941 03c8 FFF7FEFF 		bl	LZ4_read16
 41942              	.LVL4383:
 41943 03cc 8246     		mov	r10, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41944              		.loc 1 681 54 view .LVU13626
 41945 03ce 4046     		mov	r0, r8
 41946 03d0 FFF7FEFF 		bl	LZ4_read16
 41947              	.LVL4384:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41948              		.loc 1 681 28 view .LVU13627
 41949 03d4 8245     		cmp	r10, r0
 41950 03d6 0CD0     		beq	.L1824
 41951              	.L1719:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 41952              		.loc 1 682 5 is_stmt 1 view .LVU13628
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 41953              		.loc 1 682 8 is_stmt 0 view .LVU13629
 41954 03d8 109B     		ldr	r3, [sp, #64]
 41955 03da 4345     		cmp	r3, r8
 41956 03dc 05D9     		bls	.L1720
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 41957              		.loc 1 682 28 view .LVU13630
 41958 03de 5B46     		mov	r3, fp
 41959 03e0 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 41960              		.loc 1 682 39 view .LVU13631
 41961 03e2 4346     		mov	r3, r8
 41962 03e4 1B78     		ldrb	r3, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 41963              		.loc 1 682 24 view .LVU13632
 41964 03e6 9A42     		cmp	r2, r3
 41965 03e8 08D0     		beq	.L1825
 41966              	.L1720:
 683:Core/Src/lz4.c **** }
 41967              		.loc 1 683 5 is_stmt 1 view .LVU13633
 683:Core/Src/lz4.c **** }
 41968              		.loc 1 683 27 is_stmt 0 view .LVU13634
 41969 03ea 4346     		mov	r3, r8
 41970 03ec 4A46     		mov	r2, r9
 41971 03ee 981A     		subs	r0, r3, r2
 683:Core/Src/lz4.c **** }
 41972              		.loc 1 683 12 view .LVU13635
 41973 03f0 9BE7     		b	.L1715
 41974              	.L1824:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41975              		.loc 1 681 74 is_stmt 1 view .LVU13636
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41976              		.loc 1 681 77 is_stmt 0 view .LVU13637
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1016


 41977 03f2 0223     		movs	r3, #2
 41978 03f4 9C46     		mov	ip, r3
 41979 03f6 E044     		add	r8, r8, ip
 41980              	.LVL4385:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41981              		.loc 1 681 82 is_stmt 1 view .LVU13638
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41982              		.loc 1 681 88 is_stmt 0 view .LVU13639
 41983 03f8 E344     		add	fp, fp, ip
 41984              	.LVL4386:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 41985              		.loc 1 681 88 view .LVU13640
 41986 03fa EDE7     		b	.L1719
 41987              	.L1825:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 41988              		.loc 1 682 46 is_stmt 1 view .LVU13641
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 41989              		.loc 1 682 49 is_stmt 0 view .LVU13642
 41990 03fc 0123     		movs	r3, #1
 41991 03fe 9C46     		mov	ip, r3
 41992 0400 E044     		add	r8, r8, ip
 41993              	.LVL4387:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 41994              		.loc 1 682 49 view .LVU13643
 41995 0402 F2E7     		b	.L1720
 41996              	.LVL4388:
 41997              	.L1722:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 41998              		.loc 1 682 49 view .LVU13644
 41999              	.LBE6030:
 42000              	.LBE6031:
 42001              	.LBE6033:
 42002              	.LBE6013:
 42003              	.LBB6034:
 42004              	.LBB6035:
 42005              	.LBB6036:
 670:Core/Src/lz4.c ****     }   }
 42006              		.loc 1 670 13 is_stmt 1 view .LVU13645
 670:Core/Src/lz4.c ****     }   }
 42007              		.loc 1 670 20 is_stmt 0 view .LVU13646
 42008 0404 FFF7FEFF 		bl	LZ4_NbCommonBytes
 42009              	.LVL4389:
 670:Core/Src/lz4.c ****     }   }
 42010              		.loc 1 670 20 view .LVU13647
 42011 0408 0400     		movs	r4, r0
 42012              	.LVL4390:
 42013              	.L1723:
 670:Core/Src/lz4.c ****     }   }
 42014              		.loc 1 670 20 view .LVU13648
 42015              	.LBE6036:
 42016              	.LBE6035:
 42017              	.LBE6034:
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 42018              		.loc 1 1153 17 is_stmt 1 view .LVU13649
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 42019              		.loc 1 1153 20 is_stmt 0 view .LVU13650
 42020 040a 231D     		adds	r3, r4, #4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1017


 42021 040c F618     		adds	r6, r6, r3
 42022              	.LVL4391:
 42023              	.L1712:
1154:Core/Src/lz4.c ****             }
 42024              		.loc 1 1154 17 is_stmt 1 view .LVU13651
1154:Core/Src/lz4.c ****             }
 42025              		.loc 1 1154 84 view .LVU13652
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 42026              		.loc 1 1157 13 view .LVU13653
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 42027              		.loc 1 1183 13 view .LVU13654
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 42028              		.loc 1 1183 16 is_stmt 0 view .LVU13655
 42029 040e 0E2C     		cmp	r4, #14
 42030 0410 00D9     		bls	.LCB54625
 42031 0412 C6E0     		b	.L1826	@long jump
 42032              	.LCB54625:
1195:Core/Src/lz4.c ****         }
 42033              		.loc 1 1195 17 is_stmt 1 view .LVU13656
1195:Core/Src/lz4.c ****         }
 42034              		.loc 1 1195 27 is_stmt 0 view .LVU13657
 42035 0414 E4B2     		uxtb	r4, r4
 42036              	.LVL4392:
1195:Core/Src/lz4.c ****         }
 42037              		.loc 1 1195 24 view .LVU13658
 42038 0416 3878     		ldrb	r0, [r7]
 42039 0418 2418     		adds	r4, r4, r0
 42040 041a 3C70     		strb	r4, [r7]
 42041 041c 2F00     		movs	r7, r5
 42042              	.LVL4393:
 42043              	.L1732:
1195:Core/Src/lz4.c ****         }
 42044              		.loc 1 1195 24 view .LVU13659
 42045              	.LBE6012:
1198:Core/Src/lz4.c **** 
 42046              		.loc 1 1198 9 is_stmt 1 view .LVU13660
1200:Core/Src/lz4.c **** 
 42047              		.loc 1 1200 9 view .LVU13661
1203:Core/Src/lz4.c **** 
 42048              		.loc 1 1203 9 view .LVU13662
1203:Core/Src/lz4.c **** 
 42049              		.loc 1 1203 12 is_stmt 0 view .LVU13663
 42050 041e 069B     		ldr	r3, [sp, #24]
 42051 0420 B342     		cmp	r3, r6
 42052 0422 00D8     		bhi	.LCB54649
 42053 0424 01E1     		b	.L1805	@long jump
 42054              	.LCB54649:
 42055              	.LBB6042:
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 42056              		.loc 1 1206 13 is_stmt 1 view .LVU13664
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 42057              		.loc 1 1206 46 is_stmt 0 view .LVU13665
 42058 0426 B41E     		subs	r4, r6, #2
 42059              	.LVL4394:
 42060              	.LBB6043:
 42061              	.LBI6043:
 778:Core/Src/lz4.c **** {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1018


 42062              		.loc 1 778 22 is_stmt 1 view .LVU13666
 42063              	.LBB6044:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 42064              		.loc 1 780 5 view .LVU13667
 781:Core/Src/lz4.c **** }
 42065              		.loc 1 781 5 view .LVU13668
 781:Core/Src/lz4.c **** }
 42066              		.loc 1 781 12 is_stmt 0 view .LVU13669
 42067 0428 2000     		movs	r0, r4
 42068 042a FFF7FEFF 		bl	LZ4_read32
 42069              	.LVL4395:
 42070              	.LBB6045:
 42071              	.LBI6045:
 758:Core/Src/lz4.c **** {
 42072              		.loc 1 758 22 is_stmt 1 view .LVU13670
 42073              	.LBB6046:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 42074              		.loc 1 760 5 view .LVU13671
 763:Core/Src/lz4.c **** }
 42075              		.loc 1 763 9 view .LVU13672
 763:Core/Src/lz4.c **** }
 42076              		.loc 1 763 27 is_stmt 0 view .LVU13673
 42077 042e 8300     		lsls	r3, r0, #2
 42078 0430 1B18     		adds	r3, r3, r0
 42079 0432 5B01     		lsls	r3, r3, #5
 42080 0434 1B1A     		subs	r3, r3, r0
 42081 0436 5A01     		lsls	r2, r3, #5
 42082 0438 9B18     		adds	r3, r3, r2
 42083 043a 9B00     		lsls	r3, r3, #2
 42084 043c 1B1A     		subs	r3, r3, r0
 42085 043e 5A01     		lsls	r2, r3, #5
 42086 0440 D21A     		subs	r2, r2, r3
 42087 0442 1302     		lsls	r3, r2, #8
 42088 0444 9B1A     		subs	r3, r3, r2
 42089 0446 1B01     		lsls	r3, r3, #4
 42090 0448 1818     		adds	r0, r3, r0
 42091              	.LVL4396:
 763:Core/Src/lz4.c **** }
 42092              		.loc 1 763 42 view .LVU13674
 42093 044a 000D     		lsrs	r0, r0, #20
 42094              	.LVL4397:
 763:Core/Src/lz4.c **** }
 42095              		.loc 1 763 42 view .LVU13675
 42096              	.LBE6046:
 42097              	.LBE6045:
 42098              	.LBE6044:
 42099              	.LBE6043:
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 42100              		.loc 1 1207 13 is_stmt 1 view .LVU13676
 42101              	.LBB6047:
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 42102              		.loc 1 1210 17 view .LVU13677
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 42103              		.loc 1 1210 46 is_stmt 0 view .LVU13678
 42104 044c 029D     		ldr	r5, [sp, #8]
 42105 044e 641B     		subs	r4, r4, r5
 42106              	.LVL4398:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1019


1211:Core/Src/lz4.c ****         }   }
 42107              		.loc 1 1211 17 is_stmt 1 view .LVU13679
 42108              	.LBB6048:
 42109              	.LBI6048:
 796:Core/Src/lz4.c **** {
 42110              		.loc 1 796 23 view .LVU13680
 42111              	.LBE6048:
 42112              	.LBE6047:
 42113              	.LBE6042:
 42114              	.LBE6076:
 42115              	.LBE6086:
 42116              	.LBE6092:
 42117              	.LBE6098:
 42118              	.LBE6105:
 798:Core/Src/lz4.c ****     {
 42119              		.loc 1 798 5 view .LVU13681
 42120              	.LBB6106:
 42121              	.LBB6099:
 42122              	.LBB6093:
 42123              	.LBB6087:
 42124              	.LBB6077:
 42125              	.LBB6052:
 42126              	.LBB6051:
 42127              	.LBB6050:
 42128              	.LBB6049:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 42129              		.loc 1 803 19 view .LVU13682
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 42130              		.loc 1 803 54 view .LVU13683
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 42131              		.loc 1 803 63 is_stmt 0 view .LVU13684
 42132 0450 8000     		lsls	r0, r0, #2
 42133              	.LVL4399:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 42134              		.loc 1 803 67 view .LVU13685
 42135 0452 039B     		ldr	r3, [sp, #12]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 42136              		.loc 1 803 67 view .LVU13686
 42137 0454 1C50     		str	r4, [r3, r0]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 42138              		.loc 1 803 74 is_stmt 1 view .LVU13687
 42139              	.LVL4400:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 42140              		.loc 1 803 74 is_stmt 0 view .LVU13688
 42141              	.LBE6049:
 42142              	.LBE6050:
 42143              	.LBE6051:
 42144              	.LBE6052:
1215:Core/Src/lz4.c **** 
 42145              		.loc 1 1215 9 is_stmt 1 view .LVU13689
 42146              	.LBB6053:
1225:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
 42147              		.loc 1 1225 13 view .LVU13690
 42148              	.LBB6054:
 42149              	.LBI6054:
 778:Core/Src/lz4.c **** {
 42150              		.loc 1 778 22 view .LVU13691
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1020


 42151              	.LBB6055:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 42152              		.loc 1 780 5 view .LVU13692
 781:Core/Src/lz4.c **** }
 42153              		.loc 1 781 5 view .LVU13693
 781:Core/Src/lz4.c **** }
 42154              		.loc 1 781 12 is_stmt 0 view .LVU13694
 42155 0456 3000     		movs	r0, r6
 42156 0458 FFF7FEFF 		bl	LZ4_read32
 42157              	.LVL4401:
 42158              	.LBB6056:
 42159              	.LBI6056:
 758:Core/Src/lz4.c **** {
 42160              		.loc 1 758 22 is_stmt 1 view .LVU13695
 42161              	.LBB6057:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 42162              		.loc 1 760 5 view .LVU13696
 763:Core/Src/lz4.c **** }
 42163              		.loc 1 763 9 view .LVU13697
 763:Core/Src/lz4.c **** }
 42164              		.loc 1 763 27 is_stmt 0 view .LVU13698
 42165 045c 8300     		lsls	r3, r0, #2
 42166 045e 1B18     		adds	r3, r3, r0
 42167 0460 5B01     		lsls	r3, r3, #5
 42168 0462 1B1A     		subs	r3, r3, r0
 42169 0464 5A01     		lsls	r2, r3, #5
 42170 0466 9B18     		adds	r3, r3, r2
 42171 0468 9B00     		lsls	r3, r3, #2
 42172 046a 1B1A     		subs	r3, r3, r0
 42173 046c 5A01     		lsls	r2, r3, #5
 42174 046e D21A     		subs	r2, r2, r3
 42175 0470 1302     		lsls	r3, r2, #8
 42176 0472 9B1A     		subs	r3, r3, r2
 42177 0474 1B01     		lsls	r3, r3, #4
 42178 0476 1818     		adds	r0, r3, r0
 42179              	.LVL4402:
 763:Core/Src/lz4.c **** }
 42180              		.loc 1 763 42 view .LVU13699
 42181 0478 000D     		lsrs	r0, r0, #20
 42182              	.LVL4403:
 763:Core/Src/lz4.c **** }
 42183              		.loc 1 763 42 view .LVU13700
 42184              	.LBE6057:
 42185              	.LBE6056:
 42186              	.LBE6055:
 42187              	.LBE6054:
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 42188              		.loc 1 1226 13 is_stmt 1 view .LVU13701
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 42189              		.loc 1 1226 41 is_stmt 0 view .LVU13702
 42190 047a 721B     		subs	r2, r6, r5
 42191 047c 9046     		mov	r8, r2
 42192              	.LVL4404:
1227:Core/Src/lz4.c ****             assert(matchIndex < current);
 42193              		.loc 1 1227 13 is_stmt 1 view .LVU13703
 42194              	.LBB6058:
 42195              	.LBI6058:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1021


 827:Core/Src/lz4.c **** {
 42196              		.loc 1 827 22 view .LVU13704
 42197              	.LBB6059:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 42198              		.loc 1 829 5 view .LVU13705
 42199              	.LBE6059:
 42200              	.LBE6058:
 42201              	.LBE6053:
 42202              	.LBE6077:
 42203              	.LBE6087:
 42204              	.LBE6093:
 42205              	.LBE6099:
 42206              	.LBE6106:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 42207              		.loc 1 829 44 view .LVU13706
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 42208              		.loc 1 830 5 view .LVU13707
 42209              	.LBB6107:
 42210              	.LBB6100:
 42211              	.LBB6094:
 42212              	.LBB6088:
 42213              	.LBB6078:
 42214              	.LBB6065:
 42215              	.LBB6061:
 42216              	.LBB6060:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 42217              		.loc 1 831 9 view .LVU13708
 832:Core/Src/lz4.c ****         return hashTable[h];
 42218              		.loc 1 832 9 view .LVU13709
 833:Core/Src/lz4.c ****     }
 42219              		.loc 1 833 9 view .LVU13710
 833:Core/Src/lz4.c ****     }
 42220              		.loc 1 833 25 is_stmt 0 view .LVU13711
 42221 047e 8000     		lsls	r0, r0, #2
 42222              	.LVL4405:
 833:Core/Src/lz4.c ****     }
 42223              		.loc 1 833 25 view .LVU13712
 42224 0480 039B     		ldr	r3, [sp, #12]
 833:Core/Src/lz4.c ****     }
 42225              		.loc 1 833 25 view .LVU13713
 42226 0482 9C46     		mov	ip, r3
 42227 0484 6044     		add	r0, r0, ip
 42228 0486 0468     		ldr	r4, [r0]
 42229              	.LVL4406:
 833:Core/Src/lz4.c ****     }
 42230              		.loc 1 833 25 view .LVU13714
 42231              	.LBE6060:
 42232              	.LBE6061:
1228:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
 42233              		.loc 1 1228 13 is_stmt 1 view .LVU13715
1229:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 42234              		.loc 1 1229 13 view .LVU13716
1241:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 42235              		.loc 1 1241 20 view .LVU13717
1242:Core/Src/lz4.c ****                     assert(dictBase);
 42236              		.loc 1 1242 17 view .LVU13718
1242:Core/Src/lz4.c ****                     assert(dictBase);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1022


 42237              		.loc 1 1242 20 is_stmt 0 view .LVU13719
 42238 0488 0B9B     		ldr	r3, [sp, #44]
 42239 048a A342     		cmp	r3, r4
 42240 048c 00D8     		bhi	.LCB54849
 42241 048e ABE0     		b	.L1733	@long jump
 42242              	.LCB54849:
1243:Core/Src/lz4.c ****                     match = dictBase + matchIndex;
 42243              		.loc 1 1243 21 is_stmt 1 view .LVU13720
1244:Core/Src/lz4.c ****                     lowLimit = dictionary;   /* required for match length counter */
 42244              		.loc 1 1244 21 view .LVU13721
1244:Core/Src/lz4.c ****                     lowLimit = dictionary;   /* required for match length counter */
 42245              		.loc 1 1244 27 is_stmt 0 view .LVU13722
 42246 0490 0C9B     		ldr	r3, [sp, #48]
 42247 0492 9B46     		mov	fp, r3
 42248 0494 A344     		add	fp, fp, r4
 42249              	.LVL4407:
1245:Core/Src/lz4.c ****                 } else {
 42250              		.loc 1 1245 21 is_stmt 1 view .LVU13723
1245:Core/Src/lz4.c ****                 } else {
 42251              		.loc 1 1245 30 is_stmt 0 view .LVU13724
 42252 0496 099B     		ldr	r3, [sp, #36]
 42253 0498 0593     		str	r3, [sp, #20]
 42254              	.LVL4408:
 42255              	.L1734:
1253:Core/Src/lz4.c ****             assert(matchIndex < current);
 42256              		.loc 1 1253 13 is_stmt 1 view .LVU13725
 42257              	.LBB6062:
 42258              	.LBI6062:
 796:Core/Src/lz4.c **** {
 42259              		.loc 1 796 23 view .LVU13726
 42260              	.LBE6062:
 42261              	.LBE6065:
 42262              	.LBE6078:
 42263              	.LBE6088:
 42264              	.LBE6094:
 42265              	.LBE6100:
 42266              	.LBE6107:
 798:Core/Src/lz4.c ****     {
 42267              		.loc 1 798 5 view .LVU13727
 42268              	.LBB6108:
 42269              	.LBB6101:
 42270              	.LBB6095:
 42271              	.LBB6089:
 42272              	.LBB6079:
 42273              	.LBB6066:
 42274              	.LBB6064:
 42275              	.LBB6063:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 42276              		.loc 1 803 19 view .LVU13728
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 42277              		.loc 1 803 54 view .LVU13729
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 42278              		.loc 1 803 67 is_stmt 0 view .LVU13730
 42279 049a 4346     		mov	r3, r8
 42280              	.LVL4409:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 42281              		.loc 1 803 67 view .LVU13731
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1023


 42282 049c 0360     		str	r3, [r0]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 42283              		.loc 1 803 74 is_stmt 1 view .LVU13732
 42284              	.LVL4410:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 42285              		.loc 1 803 74 is_stmt 0 view .LVU13733
 42286              	.LBE6063:
 42287              	.LBE6064:
1254:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
 42288              		.loc 1 1254 13 is_stmt 1 view .LVU13734
1255:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
 42289              		.loc 1 1255 13 view .LVU13735
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 42290              		.loc 1 1256 15 is_stmt 0 view .LVU13736
 42291 049e 089B     		ldr	r3, [sp, #32]
 42292 04a0 A342     		cmp	r3, r4
 42293 04a2 00D9     		bls	.LCB54908
 42294 04a4 A6E0     		b	.L1735	@long jump
 42295              	.LCB54908:
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 42296              		.loc 1 1256 108 view .LVU13737
 42297 04a6 D14B     		ldr	r3, .L1850
 42298 04a8 E318     		adds	r3, r4, r3
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 42299              		.loc 1 1256 15 view .LVU13738
 42300 04aa 9845     		cmp	r8, r3
 42301 04ac 00D9     		bls	.LCB54914
 42302 04ae A1E0     		b	.L1735	@long jump
 42303              	.LCB54914:
1257:Core/Src/lz4.c ****                 token=op++;
 42304              		.loc 1 1257 19 view .LVU13739
 42305 04b0 5846     		mov	r0, fp
 42306 04b2 FFF7FEFF 		bl	LZ4_read32
 42307              	.LVL4411:
1257:Core/Src/lz4.c ****                 token=op++;
 42308              		.loc 1 1257 19 view .LVU13740
 42309 04b6 0500     		movs	r5, r0
 42310              	.LVL4412:
1257:Core/Src/lz4.c ****                 token=op++;
 42311              		.loc 1 1257 40 view .LVU13741
 42312 04b8 3000     		movs	r0, r6
 42313 04ba FFF7FEFF 		bl	LZ4_read32
 42314              	.LVL4413:
1257:Core/Src/lz4.c ****                 token=op++;
 42315              		.loc 1 1257 15 view .LVU13742
 42316 04be 8542     		cmp	r5, r0
 42317 04c0 00D0     		beq	.LCB54924
 42318 04c2 97E0     		b	.L1735	@long jump
 42319              	.LCB54924:
1258:Core/Src/lz4.c ****                 *token=0;
 42320              		.loc 1 1258 17 is_stmt 1 view .LVU13743
1258:Core/Src/lz4.c ****                 *token=0;
 42321              		.loc 1 1258 25 is_stmt 0 view .LVU13744
 42322 04c4 7D1C     		adds	r5, r7, #1
 42323              	.LVL4414:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 42324              		.loc 1 1259 17 is_stmt 1 view .LVU13745
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1024


1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 42325              		.loc 1 1259 23 is_stmt 0 view .LVU13746
 42326 04c6 0023     		movs	r3, #0
 42327 04c8 3B70     		strb	r3, [r7]
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 42328              		.loc 1 1260 17 is_stmt 1 view .LVU13747
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 42329              		.loc 1 1260 35 view .LVU13748
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 42330              		.loc 1 1260 42 is_stmt 0 view .LVU13749
 42331 04ca 4346     		mov	r3, r8
 42332 04cc 191B     		subs	r1, r3, r4
 42333              	.LVL4415:
1261:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
 42334              		.loc 1 1261 17 is_stmt 1 view .LVU13750
1262:Core/Src/lz4.c ****                 goto _next_match;
 42335              		.loc 1 1262 97 view .LVU13751
1263:Core/Src/lz4.c ****             }
 42336              		.loc 1 1263 17 view .LVU13752
 42337              	.L1736:
1263:Core/Src/lz4.c ****             }
 42338              		.loc 1 1263 17 is_stmt 0 view .LVU13753
 42339              	.LBE6066:
 42340              	.LBB6067:
1104:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
 42341              		.loc 1 1104 13 is_stmt 1 view .LVU13754
1105:Core/Src/lz4.c ****         }
 42342              		.loc 1 1105 101 view .LVU13755
 42343              	.LBE6067:
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 42344              		.loc 1 1117 9 view .LVU13756
1125:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
 42345              		.loc 1 1125 9 view .LVU13757
1126:Core/Src/lz4.c ****             assert(offset <= LZ4_DISTANCE_MAX && offset > 0);
 42346              		.loc 1 1126 13 view .LVU13758
1126:Core/Src/lz4.c ****             assert(offset <= LZ4_DISTANCE_MAX && offset > 0);
 42347              		.loc 1 1126 111 view .LVU13759
1127:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)offset); op+=2;
 42348              		.loc 1 1127 13 view .LVU13760
1128:Core/Src/lz4.c ****         } else  {
 42349              		.loc 1 1128 13 view .LVU13761
 42350 04ce 89B2     		uxth	r1, r1
 42351              	.LVL4416:
1128:Core/Src/lz4.c ****         } else  {
 42352              		.loc 1 1128 13 is_stmt 0 view .LVU13762
 42353 04d0 2800     		movs	r0, r5
 42354 04d2 FFF7FEFF 		bl	LZ4_writeLE16
 42355              	.LVL4417:
1128:Core/Src/lz4.c ****         } else  {
 42356              		.loc 1 1128 45 is_stmt 1 view .LVU13763
1128:Core/Src/lz4.c ****         } else  {
 42357              		.loc 1 1128 47 is_stmt 0 view .LVU13764
 42358 04d6 0235     		adds	r5, r5, #2
 42359              	.LVL4418:
 42360              	.LBB6068:
1136:Core/Src/lz4.c **** 
 42361              		.loc 1 1136 13 is_stmt 1 view .LVU13765
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1025


1138:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
 42362              		.loc 1 1138 13 view .LVU13766
1139:Core/Src/lz4.c ****                 const BYTE* limit = ip + (dictEnd-match);
 42363              		.loc 1 1139 15 is_stmt 0 view .LVU13767
 42364 04d8 099B     		ldr	r3, [sp, #36]
 42365 04da 059A     		ldr	r2, [sp, #20]
 42366 04dc 9342     		cmp	r3, r2
 42367 04de 00D1     		bne	.LCB54988
 42368 04e0 ADE6     		b	.L1827	@long jump
 42369              	.LCB54988:
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 42370              		.loc 1 1152 17 is_stmt 1 view .LVU13768
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 42371              		.loc 1 1152 29 is_stmt 0 view .LVU13769
 42372 04e2 331D     		adds	r3, r6, #4
 42373 04e4 9A46     		mov	r10, r3
 42374 04e6 0423     		movs	r3, #4
 42375 04e8 5B44     		add	r3, r3, fp
 42376 04ea 9846     		mov	r8, r3
 42377              	.LVL4419:
 42378              	.LBB6041:
 42379              	.LBI6034:
 661:Core/Src/lz4.c **** {
 42380              		.loc 1 661 10 is_stmt 1 view .LVU13770
 42381              	.LBB6040:
 663:Core/Src/lz4.c **** 
 42382              		.loc 1 663 5 view .LVU13771
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 42383              		.loc 1 665 5 view .LVU13772
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 42384              		.loc 1 665 9 is_stmt 0 view .LVU13773
 42385 04ec 0D9B     		ldr	r3, [sp, #52]
 42386              	.LVL4420:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 42387              		.loc 1 665 9 view .LVU13774
 42388 04ee 0822     		movs	r2, #8
 42389 04f0 5242     		rsbs	r2, r2, #0
 42390 04f2 9446     		mov	ip, r2
 42391 04f4 6344     		add	r3, r3, ip
 42392 04f6 9946     		mov	r9, r3
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 42393              		.loc 1 665 8 view .LVU13775
 42394 04f8 9A45     		cmp	r10, r3
 42395 04fa 2ED2     		bcs	.L1804
 42396              	.LBB6037:
 666:Core/Src/lz4.c ****         if (!diff) {
 42397              		.loc 1 666 9 is_stmt 1 view .LVU13776
 666:Core/Src/lz4.c ****         if (!diff) {
 42398              		.loc 1 666 28 is_stmt 0 view .LVU13777
 42399 04fc 4046     		mov	r0, r8
 42400 04fe FFF7FEFF 		bl	LZ4_read_ARCH
 42401              	.LVL4421:
 42402 0502 0400     		movs	r4, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 42403              		.loc 1 666 52 view .LVU13778
 42404 0504 5046     		mov	r0, r10
 42405 0506 FFF7FEFF 		bl	LZ4_read_ARCH
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1026


 42406              	.LVL4422:
 42407 050a 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 42408              		.loc 1 666 21 view .LVU13779
 42409 050c 2000     		movs	r0, r4
 42410 050e 5840     		eors	r0, r3
 42411              	.LVL4423:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 42412              		.loc 1 667 9 is_stmt 1 view .LVU13780
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 42413              		.loc 1 667 12 is_stmt 0 view .LVU13781
 42414 0510 9C42     		cmp	r4, r3
 42415 0512 00D0     		beq	.LCB55030
 42416 0514 76E7     		b	.L1722	@long jump
 42417              	.LCB55030:
 668:Core/Src/lz4.c ****         } else {
 42418              		.loc 1 668 13 is_stmt 1 view .LVU13782
 668:Core/Src/lz4.c ****         } else {
 42419              		.loc 1 668 16 is_stmt 0 view .LVU13783
 42420 0516 3400     		movs	r4, r6
 42421 0518 0834     		adds	r4, r4, #8
 42422              	.LVL4424:
 668:Core/Src/lz4.c ****         } else {
 42423              		.loc 1 668 28 is_stmt 1 view .LVU13784
 668:Core/Src/lz4.c ****         } else {
 42424              		.loc 1 668 34 is_stmt 0 view .LVU13785
 42425 051a 0823     		movs	r3, #8
 42426 051c 5B44     		add	r3, r3, fp
 42427 051e 9846     		mov	r8, r3
 42428              	.LVL4425:
 668:Core/Src/lz4.c ****         } else {
 42429              		.loc 1 668 34 view .LVU13786
 42430 0520 AB46     		mov	fp, r5
 42431              	.LVL4426:
 668:Core/Src/lz4.c ****         } else {
 42432              		.loc 1 668 34 view .LVU13787
 42433 0522 2500     		movs	r5, r4
 42434              	.LVL4427:
 42435              	.L1725:
 668:Core/Src/lz4.c ****         } else {
 42436              		.loc 1 668 34 view .LVU13788
 42437              	.LBE6037:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 42438              		.loc 1 673 11 is_stmt 1 view .LVU13789
 42439 0524 4D45     		cmp	r5, r9
 42440 0526 1BD2     		bcs	.L1828
 42441              	.LBB6038:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 42442              		.loc 1 674 9 view .LVU13790
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 42443              		.loc 1 674 28 is_stmt 0 view .LVU13791
 42444 0528 4046     		mov	r0, r8
 42445 052a FFF7FEFF 		bl	LZ4_read_ARCH
 42446              	.LVL4428:
 42447 052e 0400     		movs	r4, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 42448              		.loc 1 674 52 view .LVU13792
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1027


 42449 0530 2800     		movs	r0, r5
 42450 0532 FFF7FEFF 		bl	LZ4_read_ARCH
 42451              	.LVL4429:
 42452 0536 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 42453              		.loc 1 674 21 view .LVU13793
 42454 0538 2000     		movs	r0, r4
 42455 053a 5840     		eors	r0, r3
 42456              	.LVL4430:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 42457              		.loc 1 675 9 is_stmt 1 view .LVU13794
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 42458              		.loc 1 675 12 is_stmt 0 view .LVU13795
 42459 053c 9C42     		cmp	r4, r3
 42460 053e 07D0     		beq	.L1829
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 42461              		.loc 1 676 16 view .LVU13796
 42462 0540 2C00     		movs	r4, r5
 42463 0542 5D46     		mov	r5, fp
 42464              	.LVL4431:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 42465              		.loc 1 676 9 is_stmt 1 view .LVU13797
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 42466              		.loc 1 676 16 is_stmt 0 view .LVU13798
 42467 0544 FFF7FEFF 		bl	LZ4_NbCommonBytes
 42468              	.LVL4432:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 42469              		.loc 1 676 13 view .LVU13799
 42470 0548 2418     		adds	r4, r4, r0
 42471              	.LVL4433:
 677:Core/Src/lz4.c ****     }
 42472              		.loc 1 677 9 is_stmt 1 view .LVU13800
 677:Core/Src/lz4.c ****     }
 42473              		.loc 1 677 31 is_stmt 0 view .LVU13801
 42474 054a 5346     		mov	r3, r10
 42475 054c E41A     		subs	r4, r4, r3
 42476              	.LVL4434:
 677:Core/Src/lz4.c ****     }
 42477              		.loc 1 677 16 view .LVU13802
 42478 054e 5CE7     		b	.L1723
 42479              	.LVL4435:
 42480              	.L1829:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 42481              		.loc 1 675 22 is_stmt 1 view .LVU13803
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 42482              		.loc 1 675 25 is_stmt 0 view .LVU13804
 42483 0550 0435     		adds	r5, r5, #4
 42484              	.LVL4436:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 42485              		.loc 1 675 37 is_stmt 1 view .LVU13805
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 42486              		.loc 1 675 43 is_stmt 0 view .LVU13806
 42487 0552 0423     		movs	r3, #4
 42488 0554 9C46     		mov	ip, r3
 42489 0556 E044     		add	r8, r8, ip
 42490              	.LVL4437:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1028


 42491              		.loc 1 675 55 is_stmt 1 view .LVU13807
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 42492              		.loc 1 675 9 is_stmt 0 view .LVU13808
 42493 0558 E4E7     		b	.L1725
 42494              	.LVL4438:
 42495              	.L1804:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 42496              		.loc 1 675 9 view .LVU13809
 42497              	.LBE6038:
 42498              	.LBB6039:
 42499 055a AB46     		mov	fp, r5
 42500              	.LVL4439:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 42501              		.loc 1 675 9 view .LVU13810
 42502 055c 5546     		mov	r5, r10
 42503              	.LVL4440:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 42504              		.loc 1 675 9 view .LVU13811
 42505 055e E1E7     		b	.L1725
 42506              	.LVL4441:
 42507              	.L1828:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 42508              		.loc 1 675 9 view .LVU13812
 42509              	.LBE6039:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 42510              		.loc 1 681 23 view .LVU13813
 42511 0560 2C00     		movs	r4, r5
 42512 0562 5D46     		mov	r5, fp
 42513              	.LVL4442:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 42514              		.loc 1 680 5 is_stmt 1 view .LVU13814
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 42515              		.loc 1 681 5 view .LVU13815
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 42516              		.loc 1 681 23 is_stmt 0 view .LVU13816
 42517 0564 0D9B     		ldr	r3, [sp, #52]
 42518 0566 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 42519              		.loc 1 681 8 view .LVU13817
 42520 0568 9C42     		cmp	r4, r3
 42521 056a 08D2     		bcs	.L1727
 42522              	.LVL4443:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 42523              		.loc 1 681 32 view .LVU13818
 42524 056c 4046     		mov	r0, r8
 42525 056e FFF7FEFF 		bl	LZ4_read16
 42526              	.LVL4444:
 42527 0572 8146     		mov	r9, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 42528              		.loc 1 681 54 view .LVU13819
 42529 0574 2000     		movs	r0, r4
 42530 0576 FFF7FEFF 		bl	LZ4_read16
 42531              	.LVL4445:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 42532              		.loc 1 681 28 view .LVU13820
 42533 057a 8145     		cmp	r9, r0
 42534 057c 0AD0     		beq	.L1830
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1029


 42535              	.L1727:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 42536              		.loc 1 682 5 is_stmt 1 view .LVU13821
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 42537              		.loc 1 682 8 is_stmt 0 view .LVU13822
 42538 057e 109B     		ldr	r3, [sp, #64]
 42539 0580 A342     		cmp	r3, r4
 42540 0582 04D9     		bls	.L1728
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 42541              		.loc 1 682 28 view .LVU13823
 42542 0584 4346     		mov	r3, r8
 42543 0586 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 42544              		.loc 1 682 39 view .LVU13824
 42545 0588 2378     		ldrb	r3, [r4]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 42546              		.loc 1 682 24 view .LVU13825
 42547 058a 9A42     		cmp	r2, r3
 42548 058c 07D0     		beq	.L1831
 42549              	.L1728:
 683:Core/Src/lz4.c **** }
 42550              		.loc 1 683 5 is_stmt 1 view .LVU13826
 683:Core/Src/lz4.c **** }
 42551              		.loc 1 683 27 is_stmt 0 view .LVU13827
 42552 058e 5346     		mov	r3, r10
 42553 0590 E41A     		subs	r4, r4, r3
 42554              	.LVL4446:
 683:Core/Src/lz4.c **** }
 42555              		.loc 1 683 12 view .LVU13828
 42556 0592 3AE7     		b	.L1723
 42557              	.LVL4447:
 42558              	.L1830:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 42559              		.loc 1 681 74 is_stmt 1 view .LVU13829
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 42560              		.loc 1 681 77 is_stmt 0 view .LVU13830
 42561 0594 0234     		adds	r4, r4, #2
 42562              	.LVL4448:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 42563              		.loc 1 681 82 is_stmt 1 view .LVU13831
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 42564              		.loc 1 681 88 is_stmt 0 view .LVU13832
 42565 0596 0223     		movs	r3, #2
 42566 0598 9C46     		mov	ip, r3
 42567 059a E044     		add	r8, r8, ip
 42568              	.LVL4449:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 42569              		.loc 1 681 88 view .LVU13833
 42570 059c EFE7     		b	.L1727
 42571              	.L1831:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 42572              		.loc 1 682 46 is_stmt 1 view .LVU13834
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 42573              		.loc 1 682 49 is_stmt 0 view .LVU13835
 42574 059e 0134     		adds	r4, r4, #1
 42575              	.LVL4450:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1030


 42576              		.loc 1 682 49 view .LVU13836
 42577 05a0 F5E7     		b	.L1728
 42578              	.LVL4451:
 42579              	.L1826:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 42580              		.loc 1 682 49 view .LVU13837
 42581              	.LBE6040:
 42582              	.LBE6041:
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 42583              		.loc 1 1184 17 is_stmt 1 view .LVU13838
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 42584              		.loc 1 1184 24 is_stmt 0 view .LVU13839
 42585 05a2 3B78     		ldrb	r3, [r7]
 42586 05a4 0F33     		adds	r3, r3, #15
 42587 05a6 3B70     		strb	r3, [r7]
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 42588              		.loc 1 1185 17 is_stmt 1 view .LVU13840
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 42589              		.loc 1 1185 27 is_stmt 0 view .LVU13841
 42590 05a8 0F3C     		subs	r4, r4, #15
 42591              	.LVL4452:
1186:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
 42592              		.loc 1 1186 17 is_stmt 1 view .LVU13842
 42593 05aa 0121     		movs	r1, #1
 42594 05ac 4942     		rsbs	r1, r1, #0
 42595 05ae 2800     		movs	r0, r5
 42596 05b0 FFF7FEFF 		bl	LZ4_write32
 42597              	.LVL4453:
1187:Core/Src/lz4.c ****                     op+=4;
 42598              		.loc 1 1187 17 view .LVU13843
1187:Core/Src/lz4.c ****                     op+=4;
 42599              		.loc 1 1187 23 is_stmt 0 view .LVU13844
 42600 05b4 08E0     		b	.L1730
 42601              	.L1731:
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 42602              		.loc 1 1188 21 is_stmt 1 view .LVU13845
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 42603              		.loc 1 1188 23 is_stmt 0 view .LVU13846
 42604 05b6 0435     		adds	r5, r5, #4
 42605              	.LVL4454:
1189:Core/Src/lz4.c ****                     matchCode -= 4*255;
 42606              		.loc 1 1189 21 is_stmt 1 view .LVU13847
 42607 05b8 0121     		movs	r1, #1
 42608 05ba 4942     		rsbs	r1, r1, #0
 42609 05bc 2800     		movs	r0, r5
 42610 05be FFF7FEFF 		bl	LZ4_write32
 42611              	.LVL4455:
1190:Core/Src/lz4.c ****                 }
 42612              		.loc 1 1190 21 view .LVU13848
1190:Core/Src/lz4.c ****                 }
 42613              		.loc 1 1190 31 is_stmt 0 view .LVU13849
 42614 05c2 8B4B     		ldr	r3, .L1850+4
 42615 05c4 9C46     		mov	ip, r3
 42616 05c6 6444     		add	r4, r4, ip
 42617              	.LVL4456:
 42618              	.L1730:
1187:Core/Src/lz4.c ****                     op+=4;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1031


 42619              		.loc 1 1187 23 is_stmt 1 view .LVU13850
 42620 05c8 FF23     		movs	r3, #255
 42621 05ca 9B00     		lsls	r3, r3, #2
 42622 05cc 9C42     		cmp	r4, r3
 42623 05ce F2D2     		bcs	.L1731
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 42624              		.loc 1 1192 17 view .LVU13851
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 42625              		.loc 1 1192 33 is_stmt 0 view .LVU13852
 42626 05d0 FF21     		movs	r1, #255
 42627 05d2 2000     		movs	r0, r4
 42628 05d4 FFF7FEFF 		bl	__aeabi_uidiv
 42629              	.LVL4457:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 42630              		.loc 1 1192 20 view .LVU13853
 42631 05d8 2D18     		adds	r5, r5, r0
 42632              	.LVL4458:
1193:Core/Src/lz4.c ****             } else
 42633              		.loc 1 1193 17 is_stmt 1 view .LVU13854
1193:Core/Src/lz4.c ****             } else
 42634              		.loc 1 1193 42 is_stmt 0 view .LVU13855
 42635 05da FF21     		movs	r1, #255
 42636 05dc 2000     		movs	r0, r4
 42637 05de FFF7FEFF 		bl	__aeabi_uidivmod
 42638              	.LVL4459:
1193:Core/Src/lz4.c ****             } else
 42639              		.loc 1 1193 20 view .LVU13856
 42640 05e2 6F1C     		adds	r7, r5, #1
 42641              	.LVL4460:
1193:Core/Src/lz4.c ****             } else
 42642              		.loc 1 1193 23 view .LVU13857
 42643 05e4 2970     		strb	r1, [r5]
 42644 05e6 1AE7     		b	.L1732
 42645              	.LVL4461:
 42646              	.L1733:
1193:Core/Src/lz4.c ****             } else
 42647              		.loc 1 1193 23 view .LVU13858
 42648              	.LBE6068:
 42649              	.LBB6069:
1247:Core/Src/lz4.c ****                     lowLimit = (const BYTE*)source;   /* required for match length counter */
 42650              		.loc 1 1247 21 is_stmt 1 view .LVU13859
1247:Core/Src/lz4.c ****                     lowLimit = (const BYTE*)source;   /* required for match length counter */
 42651              		.loc 1 1247 27 is_stmt 0 view .LVU13860
 42652 05e8 029B     		ldr	r3, [sp, #8]
 42653 05ea 9B46     		mov	fp, r3
 42654 05ec A344     		add	fp, fp, r4
 42655              	.LVL4462:
1248:Core/Src/lz4.c ****                 }
 42656              		.loc 1 1248 21 is_stmt 1 view .LVU13861
1248:Core/Src/lz4.c ****                 }
 42657              		.loc 1 1248 30 is_stmt 0 view .LVU13862
 42658 05ee 019B     		ldr	r3, [sp, #4]
 42659 05f0 0593     		str	r3, [sp, #20]
 42660 05f2 52E7     		b	.L1734
 42661              	.LVL4463:
 42662              	.L1735:
1248:Core/Src/lz4.c ****                 }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1032


 42663              		.loc 1 1248 30 view .LVU13863
 42664              	.LBE6069:
1268:Core/Src/lz4.c **** 
 42665              		.loc 1 1268 18 view .LVU13864
 42666 05f4 0F97     		str	r7, [sp, #60]
1268:Core/Src/lz4.c **** 
 42667              		.loc 1 1268 9 is_stmt 1 view .LVU13865
1268:Core/Src/lz4.c **** 
 42668              		.loc 1 1268 18 is_stmt 0 view .LVU13866
 42669 05f6 741C     		adds	r4, r6, #1
 42670              	.LVL4464:
 42671              	.LBB6070:
 42672              	.LBI6070:
 778:Core/Src/lz4.c **** {
 42673              		.loc 1 778 22 is_stmt 1 view .LVU13867
 42674              	.LBB6071:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 42675              		.loc 1 780 5 view .LVU13868
 781:Core/Src/lz4.c **** }
 42676              		.loc 1 781 5 view .LVU13869
 781:Core/Src/lz4.c **** }
 42677              		.loc 1 781 12 is_stmt 0 view .LVU13870
 42678 05f8 2000     		movs	r0, r4
 42679 05fa FFF7FEFF 		bl	LZ4_read32
 42680              	.LVL4465:
 42681              	.LBB6072:
 42682              	.LBI6072:
 758:Core/Src/lz4.c **** {
 42683              		.loc 1 758 22 is_stmt 1 view .LVU13871
 42684              	.LBB6073:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 42685              		.loc 1 760 5 view .LVU13872
 763:Core/Src/lz4.c **** }
 42686              		.loc 1 763 9 view .LVU13873
 763:Core/Src/lz4.c **** }
 42687              		.loc 1 763 27 is_stmt 0 view .LVU13874
 42688 05fe 8300     		lsls	r3, r0, #2
 42689 0600 1B18     		adds	r3, r3, r0
 42690 0602 5B01     		lsls	r3, r3, #5
 42691 0604 1B1A     		subs	r3, r3, r0
 42692 0606 5A01     		lsls	r2, r3, #5
 42693 0608 9B18     		adds	r3, r3, r2
 42694 060a 9B00     		lsls	r3, r3, #2
 42695 060c 1B1A     		subs	r3, r3, r0
 42696 060e 5D01     		lsls	r5, r3, #5
 42697 0610 EB1A     		subs	r3, r5, r3
 42698 0612 1D02     		lsls	r5, r3, #8
 42699 0614 ED1A     		subs	r5, r5, r3
 42700 0616 2D01     		lsls	r5, r5, #4
 42701 0618 2D18     		adds	r5, r5, r0
 763:Core/Src/lz4.c **** }
 42702              		.loc 1 763 42 view .LVU13875
 42703 061a 2D0D     		lsrs	r5, r5, #20
 42704 061c 0E96     		str	r6, [sp, #56]
 42705 061e 7DE5     		b	.L1737
 42706              	.LVL4466:
 42707              	.L1800:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1033


 763:Core/Src/lz4.c **** }
 42708              		.loc 1 763 42 view .LVU13876
 42709              	.LBE6073:
 42710              	.LBE6072:
 42711              	.LBE6071:
 42712              	.LBE6070:
 42713              	.LBE6079:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 42714              		.loc 1 946 11 view .LVU13877
 42715 0620 0A9B     		ldr	r3, [sp, #40]
 42716 0622 0F93     		str	r3, [sp, #60]
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 42717              		.loc 1 934 17 view .LVU13878
 42718 0624 019B     		ldr	r3, [sp, #4]
 42719 0626 0E93     		str	r3, [sp, #56]
 42720 0628 04E0     		b	.L1690
 42721              	.LVL4467:
 42722              	.L1805:
 42723              	.LBB6080:
1200:Core/Src/lz4.c **** 
 42724              		.loc 1 1200 16 view .LVU13879
 42725 062a 0F97     		str	r7, [sp, #60]
 42726 062c 039F     		ldr	r7, [sp, #12]
 42727              	.LVL4468:
1200:Core/Src/lz4.c **** 
 42728              		.loc 1 1200 16 view .LVU13880
 42729 062e 0E96     		str	r6, [sp, #56]
 42730 0630 00E0     		b	.L1690
 42731              	.LVL4469:
 42732              	.L1815:
1200:Core/Src/lz4.c **** 
 42733              		.loc 1 1200 16 view .LVU13881
 42734 0632 039F     		ldr	r7, [sp, #12]
 42735              	.LVL4470:
 42736              	.L1690:
1200:Core/Src/lz4.c **** 
 42737              		.loc 1 1200 16 view .LVU13882
 42738              	.LBE6080:
 42739              	.LBB6081:
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 42740              		.loc 1 1274 9 is_stmt 1 view .LVU13883
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 42741              		.loc 1 1274 40 is_stmt 0 view .LVU13884
 42742 0634 0D9B     		ldr	r3, [sp, #52]
 42743 0636 0E9A     		ldr	r2, [sp, #56]
 42744 0638 9D1A     		subs	r5, r3, r2
 42745              	.LVL4471:
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 42746              		.loc 1 1275 9 is_stmt 1 view .LVU13885
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 42747              		.loc 1 1287 9 view .LVU13886
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 42748              		.loc 1 1287 69 view .LVU13887
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 42749              		.loc 1 1288 9 view .LVU13888
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 42750              		.loc 1 1288 12 is_stmt 0 view .LVU13889
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1034


 42751 063a 0E2D     		cmp	r5, #14
 42752 063c 17D9     		bls	.L1738
 42753              	.LBB6082:
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 42754              		.loc 1 1289 13 is_stmt 1 view .LVU13890
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 42755              		.loc 1 1289 20 is_stmt 0 view .LVU13891
 42756 063e 2A00     		movs	r2, r5
 42757 0640 0F3A     		subs	r2, r2, #15
 42758              	.LVL4472:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 42759              		.loc 1 1290 13 is_stmt 1 view .LVU13892
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 42760              		.loc 1 1290 16 is_stmt 0 view .LVU13893
 42761 0642 0F98     		ldr	r0, [sp, #60]
 42762 0644 431C     		adds	r3, r0, #1
 42763              	.LVL4473:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 42764              		.loc 1 1290 19 view .LVU13894
 42765 0646 F021     		movs	r1, #240
 42766 0648 0170     		strb	r1, [r0]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 42767              		.loc 1 1291 13 is_stmt 1 view .LVU13895
 42768 064a 03E0     		b	.L1739
 42769              	.L1740:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 42770              		.loc 1 1291 58 view .LVU13896
 42771              	.LVL4474:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 42772              		.loc 1 1291 64 is_stmt 0 view .LVU13897
 42773 064c FF21     		movs	r1, #255
 42774 064e 1970     		strb	r1, [r3]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 42775              		.loc 1 1291 40 is_stmt 1 view .LVU13898
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 42776              		.loc 1 1291 51 is_stmt 0 view .LVU13899
 42777 0650 FF3A     		subs	r2, r2, #255
 42778              	.LVL4475:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 42779              		.loc 1 1291 61 view .LVU13900
 42780 0652 0133     		adds	r3, r3, #1
 42781              	.LVL4476:
 42782              	.L1739:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 42783              		.loc 1 1291 19 is_stmt 1 view .LVU13901
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 42784              		.loc 1 1291 13 is_stmt 0 view .LVU13902
 42785 0654 FE2A     		cmp	r2, #254
 42786 0656 F9D8     		bhi	.L1740
1292:Core/Src/lz4.c ****         } else {
 42787              		.loc 1 1292 13 is_stmt 1 view .LVU13903
1292:Core/Src/lz4.c ****         } else {
 42788              		.loc 1 1292 16 is_stmt 0 view .LVU13904
 42789 0658 5C1C     		adds	r4, r3, #1
 42790              	.LVL4477:
1292:Core/Src/lz4.c ****         } else {
 42791              		.loc 1 1292 19 view .LVU13905
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1035


 42792 065a 1A70     		strb	r2, [r3]
 42793              	.LVL4478:
 42794              	.L1741:
1292:Core/Src/lz4.c ****         } else {
 42795              		.loc 1 1292 19 view .LVU13906
 42796              	.LBE6082:
1296:Core/Src/lz4.c ****         ip = anchor + lastRun;
 42797              		.loc 1 1296 9 is_stmt 1 view .LVU13907
 42798 065c 2A00     		movs	r2, r5
 42799 065e 0E99     		ldr	r1, [sp, #56]
 42800 0660 2000     		movs	r0, r4
 42801 0662 FFF7FEFF 		bl	memcpy
 42802              	.LVL4479:
1297:Core/Src/lz4.c ****         op += lastRun;
 42803              		.loc 1 1297 9 view .LVU13908
1298:Core/Src/lz4.c ****     }
 42804              		.loc 1 1298 9 view .LVU13909
1298:Core/Src/lz4.c ****     }
 42805              		.loc 1 1298 12 is_stmt 0 view .LVU13910
 42806 0666 6419     		adds	r4, r4, r5
 42807              	.LVL4480:
1298:Core/Src/lz4.c ****     }
 42808              		.loc 1 1298 12 view .LVU13911
 42809              	.LBE6081:
1301:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
 42810              		.loc 1 1301 5 is_stmt 1 view .LVU13912
1304:Core/Src/lz4.c ****     assert(result > 0);
 42811              		.loc 1 1304 5 view .LVU13913
1304:Core/Src/lz4.c ****     assert(result > 0);
 42812              		.loc 1 1304 12 is_stmt 0 view .LVU13914
 42813 0668 0A9B     		ldr	r3, [sp, #40]
 42814 066a E01A     		subs	r0, r4, r3
 42815              	.LVL4481:
1305:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
 42816              		.loc 1 1305 5 is_stmt 1 view .LVU13915
1306:Core/Src/lz4.c ****     return result;
 42817              		.loc 1 1306 5 view .LVU13916
1306:Core/Src/lz4.c ****     return result;
 42818              		.loc 1 1306 94 view .LVU13917
1307:Core/Src/lz4.c **** }
 42819              		.loc 1 1307 5 view .LVU13918
1307:Core/Src/lz4.c **** }
 42820              		.loc 1 1307 12 is_stmt 0 view .LVU13919
 42821 066c 1CE3     		b	.L1686
 42822              	.LVL4482:
 42823              	.L1738:
 42824              	.LBB6083:
1294:Core/Src/lz4.c ****         }
 42825              		.loc 1 1294 13 is_stmt 1 view .LVU13920
1294:Core/Src/lz4.c ****         }
 42826              		.loc 1 1294 16 is_stmt 0 view .LVU13921
 42827 066e 0F9A     		ldr	r2, [sp, #60]
 42828              	.LVL4483:
1294:Core/Src/lz4.c ****         }
 42829              		.loc 1 1294 16 view .LVU13922
 42830 0670 541C     		adds	r4, r2, #1
 42831              	.LVL4484:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1036


1294:Core/Src/lz4.c ****         }
 42832              		.loc 1 1294 21 view .LVU13923
 42833 0672 2B01     		lsls	r3, r5, #4
1294:Core/Src/lz4.c ****         }
 42834              		.loc 1 1294 19 view .LVU13924
 42835 0674 1370     		strb	r3, [r2]
 42836 0676 F1E7     		b	.L1741
 42837              	.LVL4485:
 42838              	.L1685:
1294:Core/Src/lz4.c ****         }
 42839              		.loc 1 1294 19 view .LVU13925
 42840              	.LBE6083:
 42841              	.LBE6089:
 42842              	.LBE6095:
 42843              	.LBE6101:
 42844              	.LBE6108:
1729:Core/Src/lz4.c ****     }
 42845              		.loc 1 1729 9 is_stmt 1 view .LVU13926
 42846              	.LBB6109:
 42847              	.LBI6109:
1314:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 42848              		.loc 1 1314 22 view .LVU13927
 42849              	.LBB6110:
1327:Core/Src/lz4.c ****                 srcSize, dstCapacity);
 42850              		.loc 1 1327 5 view .LVU13928
1328:Core/Src/lz4.c **** 
 42851              		.loc 1 1328 38 view .LVU13929
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 42852              		.loc 1 1330 5 view .LVU13930
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 42853              		.loc 1 1330 8 is_stmt 0 view .LVU13931
 42854 0678 FC22     		movs	r2, #252
 42855 067a D205     		lsls	r2, r2, #23
 42856 067c 0499     		ldr	r1, [sp, #16]
 42857 067e 9142     		cmp	r1, r2
 42858 0680 00D9     		bls	.LCB55686
 42859 0682 10E3     		b	.L1806	@long jump
 42860              	.LCB55686:
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 42861              		.loc 1 1331 5 is_stmt 1 view .LVU13932
1331:Core/Src/lz4.c ****         if (outputDirective != notLimited && dstCapacity <= 0) return 0;  /* no output, can't write
 42862              		.loc 1 1331 8 is_stmt 0 view .LVU13933
 42863 0684 0029     		cmp	r1, #0
 42864 0686 04D1     		bne	.L1742
1332:Core/Src/lz4.c ****         DEBUGLOG(5, "Generating an empty block");
 42865              		.loc 1 1332 9 is_stmt 1 view .LVU13934
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 42866              		.loc 1 1333 9 view .LVU13935
1333:Core/Src/lz4.c ****         assert(outputDirective == notLimited || dstCapacity >= 1);
 42867              		.loc 1 1333 49 view .LVU13936
1334:Core/Src/lz4.c ****         assert(dst != NULL);
 42868              		.loc 1 1334 9 view .LVU13937
1335:Core/Src/lz4.c ****         dst[0] = 0;
 42869              		.loc 1 1335 9 view .LVU13938
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
 42870              		.loc 1 1336 9 view .LVU13939
1336:Core/Src/lz4.c ****         if (outputDirective == fillOutput) {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1037


 42871              		.loc 1 1336 16 is_stmt 0 view .LVU13940
 42872 0688 0023     		movs	r3, #0
 42873 068a 0A9A     		ldr	r2, [sp, #40]
 42874 068c 1370     		strb	r3, [r2]
1337:Core/Src/lz4.c ****             assert (inputConsumed != NULL);
 42875              		.loc 1 1337 9 is_stmt 1 view .LVU13941
1341:Core/Src/lz4.c ****     }
 42876              		.loc 1 1341 9 view .LVU13942
1341:Core/Src/lz4.c ****     }
 42877              		.loc 1 1341 16 is_stmt 0 view .LVU13943
 42878 068e 0120     		movs	r0, #1
 42879 0690 0AE3     		b	.L1686
 42880              	.L1742:
1343:Core/Src/lz4.c **** 
 42881              		.loc 1 1343 5 is_stmt 1 view .LVU13944
1345:Core/Src/lz4.c ****                 inputConsumed, /* only written into if outputDirective == fillOutput */
 42882              		.loc 1 1345 5 view .LVU13945
 42883              	.LVL4486:
 42884              	.LBB6111:
 42885              	.LBI6111:
 904:Core/Src/lz4.c ****                  LZ4_stream_t_internal* const cctx,
 42886              		.loc 1 904 22 view .LVU13946
 42887              	.LBB6112:
 917:Core/Src/lz4.c ****     const BYTE* ip = (const BYTE*) source;
 42888              		.loc 1 917 5 view .LVU13947
 918:Core/Src/lz4.c **** 
 42889              		.loc 1 918 5 view .LVU13948
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 42890              		.loc 1 920 5 view .LVU13949
 920:Core/Src/lz4.c ****     const BYTE* base = (const BYTE*) source - startIndex;
 42891              		.loc 1 920 15 is_stmt 0 view .LVU13950
 42892 0692 584A     		ldr	r2, .L1850+8
 42893 0694 BA58     		ldr	r2, [r7, r2]
 42894 0696 0792     		str	r2, [sp, #28]
 42895              	.LVL4487:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 42896              		.loc 1 921 5 is_stmt 1 view .LVU13951
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 42897              		.loc 1 921 17 is_stmt 0 view .LVU13952
 42898 0698 0199     		ldr	r1, [sp, #4]
 42899 069a 8A1A     		subs	r2, r1, r2
 42900              	.LVL4488:
 921:Core/Src/lz4.c ****     const BYTE* lowLimit;
 42901              		.loc 1 921 17 view .LVU13953
 42902 069c 0292     		str	r2, [sp, #8]
 42903              	.LVL4489:
 922:Core/Src/lz4.c **** 
 42904              		.loc 1 922 5 is_stmt 1 view .LVU13954
 924:Core/Src/lz4.c ****     const BYTE* const dictionary =
 42905              		.loc 1 924 5 view .LVU13955
 925:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictionary : cctx->dictionary;
 42906              		.loc 1 925 5 view .LVU13956
 926:Core/Src/lz4.c ****     const U32 dictSize =
 42907              		.loc 1 926 61 is_stmt 0 view .LVU13957
 42908 069e 8022     		movs	r2, #128
 42909              	.LVL4490:
 926:Core/Src/lz4.c ****     const U32 dictSize =
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1038


 42910              		.loc 1 926 61 view .LVU13958
 42911 06a0 D201     		lsls	r2, r2, #7
 42912 06a2 BA58     		ldr	r2, [r7, r2]
 42913 06a4 0992     		str	r2, [sp, #36]
 42914              	.LVL4491:
 927:Core/Src/lz4.c ****         dictDirective == usingDictCtx ? dictCtx->dictSize : cctx->dictSize;
 42915              		.loc 1 927 5 is_stmt 1 view .LVU13959
 929:Core/Src/lz4.c **** 
 42916              		.loc 1 929 5 view .LVU13960
 931:Core/Src/lz4.c ****     U32 const prefixIdxLimit = startIndex - dictSize;   /* used when dictDirective == dictSmall */
 42917              		.loc 1 931 5 view .LVU13961
 932:Core/Src/lz4.c ****     const BYTE* const dictEnd = dictionary ? dictionary + dictSize : dictionary;
 42918              		.loc 1 932 5 view .LVU13962
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 42919              		.loc 1 933 5 view .LVU13963
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 42920              		.loc 1 933 68 is_stmt 0 view .LVU13964
 42921 06a6 002A     		cmp	r2, #0
 42922 06a8 57D0     		beq	.L1807
 42923 06aa 9446     		mov	ip, r2
 42924 06ac 9C44     		add	ip, ip, r3
 42925 06ae 6246     		mov	r2, ip
 42926              	.LVL4492:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 42927              		.loc 1 933 68 view .LVU13965
 42928 06b0 1092     		str	r2, [sp, #64]
 42929              	.L1743:
 42930              	.LVL4493:
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 42931              		.loc 1 934 5 is_stmt 1 view .LVU13966
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 42932              		.loc 1 935 5 view .LVU13967
 935:Core/Src/lz4.c ****     const BYTE* const mflimitPlusOne = iend - MFLIMIT + 1;
 42933              		.loc 1 935 23 is_stmt 0 view .LVU13968
 42934 06b2 019A     		ldr	r2, [sp, #4]
 42935 06b4 0499     		ldr	r1, [sp, #16]
 42936 06b6 8C46     		mov	ip, r1
 42937 06b8 6244     		add	r2, r2, ip
 42938 06ba 0C92     		str	r2, [sp, #48]
 42939              	.LVL4494:
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 42940              		.loc 1 936 5 is_stmt 1 view .LVU13969
 936:Core/Src/lz4.c ****     const BYTE* const matchlimit = iend - LASTLITERALS;
 42941              		.loc 1 936 23 is_stmt 0 view .LVU13970
 42942 06bc 1100     		movs	r1, r2
 42943 06be 0B39     		subs	r1, r1, #11
 42944 06c0 0891     		str	r1, [sp, #32]
 42945              	.LVL4495:
 937:Core/Src/lz4.c **** 
 42946              		.loc 1 937 5 is_stmt 1 view .LVU13971
 937:Core/Src/lz4.c **** 
 42947              		.loc 1 937 23 is_stmt 0 view .LVU13972
 42948 06c2 053A     		subs	r2, r2, #5
 42949              	.LVL4496:
 937:Core/Src/lz4.c **** 
 42950              		.loc 1 937 23 view .LVU13973
 42951 06c4 0F92     		str	r2, [sp, #60]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1039


 42952              	.LVL4497:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 42953              		.loc 1 941 5 is_stmt 1 view .LVU13974
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 42954              		.loc 1 941 56 is_stmt 0 view .LVU13975
 42955 06c6 0999     		ldr	r1, [sp, #36]
 42956              	.LVL4498:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 42957              		.loc 1 941 56 view .LVU13976
 42958 06c8 0029     		cmp	r1, #0
 42959 06ca 49D0     		beq	.L1808
 944:Core/Src/lz4.c **** 
 42960              		.loc 1 944 51 view .LVU13977
 42961 06cc 079A     		ldr	r2, [sp, #28]
 42962              	.LVL4499:
 944:Core/Src/lz4.c **** 
 42963              		.loc 1 944 51 view .LVU13978
 42964 06ce 9A1A     		subs	r2, r3, r2
 943:Core/Src/lz4.c ****                             dictionary + dictSize - startIndex;
 42965              		.loc 1 943 76 view .LVU13979
 42966 06d0 8C46     		mov	ip, r1
 42967 06d2 6244     		add	r2, r2, ip
 42968 06d4 0B92     		str	r2, [sp, #44]
 42969              	.L1744:
 42970              	.LVL4500:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 42971              		.loc 1 946 5 is_stmt 1 view .LVU13980
 947:Core/Src/lz4.c **** 
 42972              		.loc 1 947 5 view .LVU13981
 949:Core/Src/lz4.c ****     U32 forwardH;
 42973              		.loc 1 949 5 view .LVU13982
 950:Core/Src/lz4.c **** 
 42974              		.loc 1 950 5 view .LVU13983
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 42975              		.loc 1 952 5 view .LVU13984
 952:Core/Src/lz4.c ****     assert(ip != NULL);
 42976              		.loc 1 952 98 view .LVU13985
 953:Core/Src/lz4.c ****     /* If init conditions are not met, we don't have to mark stream
 42977              		.loc 1 953 5 view .LVU13986
 956:Core/Src/lz4.c ****     if ((tableType == byU16) && (inputSize>=LZ4_64Klimit)) { return 0; }  /* Size too large (not wi
 42978              		.loc 1 956 5 view .LVU13987
 957:Core/Src/lz4.c ****     if (tableType==byPtr) assert(dictDirective==noDict);      /* only supported use case with byPtr
 42979              		.loc 1 957 5 view .LVU13988
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 42980              		.loc 1 958 5 view .LVU13989
 958:Core/Src/lz4.c ****     assert(acceleration >= 1);
 42981              		.loc 1 958 27 view .LVU13990
 959:Core/Src/lz4.c **** 
 42982              		.loc 1 959 5 view .LVU13991
 961:Core/Src/lz4.c **** 
 42983              		.loc 1 961 5 view .LVU13992
 964:Core/Src/lz4.c ****         /* Subsequent linked blocks can't use the dictionary. */
 42984              		.loc 1 964 5 view .LVU13993
 970:Core/Src/lz4.c ****     }
 42985              		.loc 1 970 9 view .LVU13994
 970:Core/Src/lz4.c ****     }
 42986              		.loc 1 970 24 is_stmt 0 view .LVU13995
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1040


 42987 06d6 0499     		ldr	r1, [sp, #16]
 42988 06d8 8C46     		mov	ip, r1
 42989 06da 6344     		add	r3, r3, ip
 42990              	.LVL4501:
 970:Core/Src/lz4.c ****     }
 42991              		.loc 1 970 24 view .LVU13996
 42992 06dc 464A     		ldr	r2, .L1850+12
 42993              	.LVL4502:
 970:Core/Src/lz4.c ****     }
 42994              		.loc 1 970 24 view .LVU13997
 42995 06de BB50     		str	r3, [r7, r2]
 42996              	.LVL4503:
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 42997              		.loc 1 972 5 is_stmt 1 view .LVU13998
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 42998              		.loc 1 972 25 is_stmt 0 view .LVU13999
 42999 06e0 079C     		ldr	r4, [sp, #28]
 43000              	.LVL4504:
 972:Core/Src/lz4.c ****     cctx->tableType = (U32)tableType;
 43001              		.loc 1 972 25 view .LVU14000
 43002 06e2 2300     		movs	r3, r4
 43003 06e4 6344     		add	r3, r3, ip
 43004 06e6 434A     		ldr	r2, .L1850+8
 43005 06e8 BB50     		str	r3, [r7, r2]
 973:Core/Src/lz4.c **** 
 43006              		.loc 1 973 5 is_stmt 1 view .LVU14001
 973:Core/Src/lz4.c **** 
 43007              		.loc 1 973 21 is_stmt 0 view .LVU14002
 43008 06ea 444B     		ldr	r3, .L1850+16
 43009 06ec 0222     		movs	r2, #2
 43010 06ee FA50     		str	r2, [r7, r3]
 975:Core/Src/lz4.c **** 
 43011              		.loc 1 975 5 is_stmt 1 view .LVU14003
 975:Core/Src/lz4.c **** 
 43012              		.loc 1 975 8 is_stmt 0 view .LVU14004
 43013 06f0 0C29     		cmp	r1, #12
 43014 06f2 00DC     		bgt	.LCB55847
 43015 06f4 A9E2     		b	.L1809	@long jump
 43016              	.LCB55847:
 43017              	.LBB6113:
 978:Core/Src/lz4.c ****         if (tableType == byPtr) {
 43018              		.loc 1 978 9 is_stmt 1 view .LVU14005
 43019              	.LVL4505:
 43020              	.LBB6114:
 43021              	.LBI6114:
 778:Core/Src/lz4.c **** {
 43022              		.loc 1 778 22 view .LVU14006
 43023              	.LBB6115:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 43024              		.loc 1 780 5 view .LVU14007
 781:Core/Src/lz4.c **** }
 43025              		.loc 1 781 5 view .LVU14008
 781:Core/Src/lz4.c **** }
 43026              		.loc 1 781 12 is_stmt 0 view .LVU14009
 43027 06f6 019D     		ldr	r5, [sp, #4]
 43028              	.LVL4506:
 781:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1041


 43029              		.loc 1 781 12 view .LVU14010
 43030 06f8 2800     		movs	r0, r5
 43031 06fa FFF7FEFF 		bl	LZ4_read32
 43032              	.LVL4507:
 43033              	.LBB6116:
 43034              	.LBI6116:
 758:Core/Src/lz4.c **** {
 43035              		.loc 1 758 22 is_stmt 1 view .LVU14011
 43036              	.LBB6117:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 43037              		.loc 1 760 5 view .LVU14012
 763:Core/Src/lz4.c **** }
 43038              		.loc 1 763 9 view .LVU14013
 763:Core/Src/lz4.c **** }
 43039              		.loc 1 763 27 is_stmt 0 view .LVU14014
 43040 06fe 8300     		lsls	r3, r0, #2
 43041 0700 1B18     		adds	r3, r3, r0
 43042 0702 5B01     		lsls	r3, r3, #5
 43043 0704 1B1A     		subs	r3, r3, r0
 43044 0706 5A01     		lsls	r2, r3, #5
 43045 0708 9B18     		adds	r3, r3, r2
 43046 070a 9B00     		lsls	r3, r3, #2
 43047 070c 1B1A     		subs	r3, r3, r0
 43048 070e 5A01     		lsls	r2, r3, #5
 43049 0710 D21A     		subs	r2, r2, r3
 43050 0712 1302     		lsls	r3, r2, #8
 43051 0714 9B1A     		subs	r3, r3, r2
 43052 0716 1B01     		lsls	r3, r3, #4
 43053 0718 1818     		adds	r0, r3, r0
 43054              	.LVL4508:
 763:Core/Src/lz4.c **** }
 43055              		.loc 1 763 42 view .LVU14015
 43056 071a 000D     		lsrs	r0, r0, #20
 43057              	.LVL4509:
 763:Core/Src/lz4.c **** }
 43058              		.loc 1 763 42 view .LVU14016
 43059              	.LBE6117:
 43060              	.LBE6116:
 43061              	.LBE6115:
 43062              	.LBE6114:
 979:Core/Src/lz4.c ****             LZ4_putPositionOnHash(ip, h, cctx->hashTable, tableType);
 43063              		.loc 1 979 9 is_stmt 1 view .LVU14017
 982:Core/Src/lz4.c ****     }   }
 43064              		.loc 1 982 13 view .LVU14018
 43065              	.LBB6118:
 43066              	.LBI6118:
 796:Core/Src/lz4.c **** {
 43067              		.loc 1 796 23 view .LVU14019
 43068              	.LBE6118:
 43069              	.LBE6113:
 43070              	.LBE6112:
 43071              	.LBE6111:
 43072              	.LBE6110:
 43073              	.LBE6109:
 798:Core/Src/lz4.c ****     {
 43074              		.loc 1 798 5 view .LVU14020
 43075              	.LBB6244:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1042


 43076              	.LBB6237:
 43077              	.LBB6231:
 43078              	.LBB6225:
 43079              	.LBB6121:
 43080              	.LBB6120:
 43081              	.LBB6119:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 43082              		.loc 1 803 19 view .LVU14021
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 43083              		.loc 1 803 54 view .LVU14022
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 43084              		.loc 1 803 63 is_stmt 0 view .LVU14023
 43085 071c 8000     		lsls	r0, r0, #2
 43086              	.LVL4510:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 43087              		.loc 1 803 67 view .LVU14024
 43088 071e 3C50     		str	r4, [r7, r0]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 43089              		.loc 1 803 74 is_stmt 1 view .LVU14025
 43090              	.LVL4511:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 43091              		.loc 1 803 74 is_stmt 0 view .LVU14026
 43092              	.LBE6119:
 43093              	.LBE6120:
 43094              	.LBE6121:
 984:Core/Src/lz4.c **** 
 43095              		.loc 1 984 5 is_stmt 1 view .LVU14027
 984:Core/Src/lz4.c **** 
 43096              		.loc 1 984 7 is_stmt 0 view .LVU14028
 43097 0720 2C00     		movs	r4, r5
 43098 0722 6E1C     		adds	r6, r5, #1
 43099              	.LVL4512:
 984:Core/Src/lz4.c **** 
 43100              		.loc 1 984 11 is_stmt 1 view .LVU14029
 43101              	.LBB6122:
 43102              	.LBI6122:
 778:Core/Src/lz4.c **** {
 43103              		.loc 1 778 22 view .LVU14030
 43104              	.LBB6123:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 43105              		.loc 1 780 5 view .LVU14031
 781:Core/Src/lz4.c **** }
 43106              		.loc 1 781 5 view .LVU14032
 781:Core/Src/lz4.c **** }
 43107              		.loc 1 781 12 is_stmt 0 view .LVU14033
 43108 0724 3000     		movs	r0, r6
 43109 0726 FFF7FEFF 		bl	LZ4_read32
 43110              	.LVL4513:
 43111              	.LBB6124:
 43112              	.LBI6124:
 758:Core/Src/lz4.c **** {
 43113              		.loc 1 758 22 is_stmt 1 view .LVU14034
 43114              	.LBB6125:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 43115              		.loc 1 760 5 view .LVU14035
 763:Core/Src/lz4.c **** }
 43116              		.loc 1 763 9 view .LVU14036
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1043


 763:Core/Src/lz4.c **** }
 43117              		.loc 1 763 27 is_stmt 0 view .LVU14037
 43118 072a 8300     		lsls	r3, r0, #2
 43119 072c 1B18     		adds	r3, r3, r0
 43120 072e 5B01     		lsls	r3, r3, #5
 43121 0730 1B1A     		subs	r3, r3, r0
 43122 0732 5A01     		lsls	r2, r3, #5
 43123 0734 9B18     		adds	r3, r3, r2
 43124 0736 9B00     		lsls	r3, r3, #2
 43125 0738 1B1A     		subs	r3, r3, r0
 43126 073a 5D01     		lsls	r5, r3, #5
 43127 073c EB1A     		subs	r3, r5, r3
 43128 073e 1D02     		lsls	r5, r3, #8
 43129 0740 ED1A     		subs	r5, r5, r3
 43130 0742 2D01     		lsls	r5, r5, #4
 43131 0744 2D18     		adds	r5, r5, r0
 763:Core/Src/lz4.c **** }
 43132              		.loc 1 763 42 view .LVU14038
 43133 0746 2D0D     		lsrs	r5, r5, #20
 43134 0748 0A9B     		ldr	r3, [sp, #40]
 43135 074a 0E93     		str	r3, [sp, #56]
 43136 074c 0D94     		str	r4, [sp, #52]
 43137 074e 0397     		str	r7, [sp, #12]
 43138              	.LVL4514:
 43139              	.L1792:
 763:Core/Src/lz4.c **** }
 43140              		.loc 1 763 42 view .LVU14039
 43141              	.LBE6125:
 43142              	.LBE6124:
 43143              	.LBE6123:
 43144              	.LBE6122:
 987:Core/Src/lz4.c ****         const BYTE* match;
 43145              		.loc 1 987 5 is_stmt 1 view .LVU14040
 43146              	.LBB6126:
 988:Core/Src/lz4.c ****         BYTE* token;
 43147              		.loc 1 988 9 view .LVU14041
 989:Core/Src/lz4.c ****         const BYTE* filledIp;
 43148              		.loc 1 989 9 view .LVU14042
 990:Core/Src/lz4.c **** 
 43149              		.loc 1 990 9 view .LVU14043
 993:Core/Src/lz4.c ****             const BYTE* forwardIp = ip;
 43150              		.loc 1 993 9 view .LVU14044
 43151              	.LBB6127:
1015:Core/Src/lz4.c ****             int step = 1;
 43152              		.loc 1 1015 13 view .LVU14045
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 43153              		.loc 1 1016 13 view .LVU14046
1017:Core/Src/lz4.c ****             do {
 43154              		.loc 1 1017 13 view .LVU14047
1017:Core/Src/lz4.c ****             do {
 43155              		.loc 1 1017 17 is_stmt 0 view .LVU14048
 43156 0750 4023     		movs	r3, #64
 43157 0752 0593     		str	r3, [sp, #20]
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 43158              		.loc 1 1016 17 view .LVU14049
 43159 0754 3F3B     		subs	r3, r3, #63
 43160 0756 1F00     		movs	r7, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1044


 43161 0758 2BE0     		b	.L1748
 43162              	.LVL4515:
 43163              	.L1807:
1016:Core/Src/lz4.c ****             int searchMatchNb = acceleration << LZ4_skipTrigger;
 43164              		.loc 1 1016 17 view .LVU14050
 43165              	.LBE6127:
 43166              	.LBE6126:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 43167              		.loc 1 933 68 view .LVU14051
 43168 075a 099A     		ldr	r2, [sp, #36]
 43169              	.LVL4516:
 933:Core/Src/lz4.c ****     const BYTE* anchor = (const BYTE*) source;
 43170              		.loc 1 933 68 view .LVU14052
 43171 075c 1092     		str	r2, [sp, #64]
 43172 075e A8E7     		b	.L1743
 43173              	.LVL4517:
 43174              	.L1808:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 43175              		.loc 1 941 56 view .LVU14053
 43176 0760 099A     		ldr	r2, [sp, #36]
 43177              	.LVL4518:
 941:Core/Src/lz4.c ****                            (dictDirective == usingDictCtx) ?
 43178              		.loc 1 941 56 view .LVU14054
 43179 0762 0B92     		str	r2, [sp, #44]
 43180 0764 B7E7     		b	.L1744
 43181              	.LVL4519:
 43182              	.L1746:
 43183              	.LBB6215:
 43184              	.LBB6143:
 43185              	.LBB6128:
1051:Core/Src/lz4.c ****                         lowLimit = (const BYTE*)source;
 43186              		.loc 1 1051 25 is_stmt 1 view .LVU14055
1051:Core/Src/lz4.c ****                         lowLimit = (const BYTE*)source;
 43187              		.loc 1 1051 31 is_stmt 0 view .LVU14056
 43188 0766 029B     		ldr	r3, [sp, #8]
 43189 0768 5344     		add	r3, r3, r10
 43190 076a 9946     		mov	r9, r3
 43191              	.LVL4520:
1052:Core/Src/lz4.c ****                     }
 43192              		.loc 1 1052 25 is_stmt 1 view .LVU14057
1052:Core/Src/lz4.c ****                     }
 43193              		.loc 1 1052 34 is_stmt 0 view .LVU14058
 43194 076c 019B     		ldr	r3, [sp, #4]
 43195              	.LVL4521:
1052:Core/Src/lz4.c ****                     }
 43196              		.loc 1 1052 34 view .LVU14059
 43197 076e 0693     		str	r3, [sp, #24]
 43198              	.LVL4522:
 43199              	.L1747:
1057:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(current, h, cctx->hashTable, tableType);
 43200              		.loc 1 1057 17 is_stmt 1 view .LVU14060
 43201              	.LBB6129:
 43202              	.LBI6129:
 778:Core/Src/lz4.c **** {
 43203              		.loc 1 778 22 view .LVU14061
 43204              	.LBB6130:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1045


 43205              		.loc 1 780 5 view .LVU14062
 781:Core/Src/lz4.c **** }
 43206              		.loc 1 781 5 view .LVU14063
 781:Core/Src/lz4.c **** }
 43207              		.loc 1 781 12 is_stmt 0 view .LVU14064
 43208 0770 3000     		movs	r0, r6
 43209 0772 FFF7FEFF 		bl	LZ4_read32
 43210              	.LVL4523:
 43211              	.LBB6131:
 43212              	.LBI6131:
 758:Core/Src/lz4.c **** {
 43213              		.loc 1 758 22 is_stmt 1 view .LVU14065
 43214              	.LBB6132:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 43215              		.loc 1 760 5 view .LVU14066
 763:Core/Src/lz4.c **** }
 43216              		.loc 1 763 9 view .LVU14067
 763:Core/Src/lz4.c **** }
 43217              		.loc 1 763 27 is_stmt 0 view .LVU14068
 43218 0776 8300     		lsls	r3, r0, #2
 43219 0778 1B18     		adds	r3, r3, r0
 43220 077a 5B01     		lsls	r3, r3, #5
 43221 077c 1B1A     		subs	r3, r3, r0
 43222 077e 5A01     		lsls	r2, r3, #5
 43223 0780 9B18     		adds	r3, r3, r2
 43224 0782 9B00     		lsls	r3, r3, #2
 43225 0784 1B1A     		subs	r3, r3, r0
 43226 0786 5D01     		lsls	r5, r3, #5
 43227              	.LVL4524:
 763:Core/Src/lz4.c **** }
 43228              		.loc 1 763 27 view .LVU14069
 43229 0788 EB1A     		subs	r3, r5, r3
 43230 078a 1D02     		lsls	r5, r3, #8
 43231 078c ED1A     		subs	r5, r5, r3
 43232 078e 2D01     		lsls	r5, r5, #4
 43233 0790 2D18     		adds	r5, r5, r0
 763:Core/Src/lz4.c **** }
 43234              		.loc 1 763 42 view .LVU14070
 43235 0792 2D0D     		lsrs	r5, r5, #20
 43236              	.LVL4525:
 763:Core/Src/lz4.c **** }
 43237              		.loc 1 763 42 view .LVU14071
 43238              	.LBE6132:
 43239              	.LBE6131:
 43240              	.LBE6130:
 43241              	.LBE6129:
1058:Core/Src/lz4.c **** 
 43242              		.loc 1 1058 17 is_stmt 1 view .LVU14072
 43243              	.LBB6133:
 43244              	.LBI6133:
 796:Core/Src/lz4.c **** {
 43245              		.loc 1 796 23 view .LVU14073
 43246              	.LBE6133:
 43247              	.LBE6128:
 43248              	.LBE6143:
 43249              	.LBE6215:
 43250              	.LBE6225:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1046


 43251              	.LBE6231:
 43252              	.LBE6237:
 43253              	.LBE6244:
 798:Core/Src/lz4.c ****     {
 43254              		.loc 1 798 5 view .LVU14074
 43255              	.LBB6245:
 43256              	.LBB6238:
 43257              	.LBB6232:
 43258              	.LBB6226:
 43259              	.LBB6216:
 43260              	.LBB6144:
 43261              	.LBB6140:
 43262              	.LBB6135:
 43263              	.LBB6134:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 43264              		.loc 1 803 19 view .LVU14075
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 43265              		.loc 1 803 54 view .LVU14076
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 43266              		.loc 1 803 67 is_stmt 0 view .LVU14077
 43267 0794 5B46     		mov	r3, fp
 43268 0796 2360     		str	r3, [r4]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 43269              		.loc 1 803 74 is_stmt 1 view .LVU14078
 43270              	.LVL4526:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 43271              		.loc 1 803 74 is_stmt 0 view .LVU14079
 43272              	.LBE6134:
 43273              	.LBE6135:
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 43274              		.loc 1 1060 17 is_stmt 1 view .LVU14080
1060:Core/Src/lz4.c ****                 if ((dictIssue == dictSmall) && (matchIndex < prefixIdxLimit)) { continue; }    /* 
 43275              		.loc 1 1060 100 view .LVU14081
1061:Core/Src/lz4.c ****                 assert(matchIndex < current);
 43276              		.loc 1 1061 17 view .LVU14082
1062:Core/Src/lz4.c ****                 if ( ((tableType != byU16) || (LZ4_DISTANCE_MAX < LZ4_DISTANCE_ABSOLUTE_MAX))
 43277              		.loc 1 1062 17 view .LVU14083
1063:Core/Src/lz4.c ****                   && (matchIndex+LZ4_DISTANCE_MAX < current)) {
 43278              		.loc 1 1063 17 view .LVU14084
1064:Core/Src/lz4.c ****                     continue;
 43279              		.loc 1 1064 33 is_stmt 0 view .LVU14085
 43280 0798 144B     		ldr	r3, .L1850
 43281 079a 5344     		add	r3, r3, r10
1064:Core/Src/lz4.c ****                     continue;
 43282              		.loc 1 1064 19 view .LVU14086
 43283 079c 9B45     		cmp	fp, r3
 43284 079e 08D8     		bhi	.L1748
1067:Core/Src/lz4.c **** 
 43285              		.loc 1 1067 17 is_stmt 1 view .LVU14087
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 43286              		.loc 1 1069 17 view .LVU14088
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 43287              		.loc 1 1069 21 is_stmt 0 view .LVU14089
 43288 07a0 4846     		mov	r0, r9
 43289 07a2 FFF7FEFF 		bl	LZ4_read32
 43290              	.LVL4527:
 43291 07a6 0400     		movs	r4, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1047


1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 43292              		.loc 1 1069 42 view .LVU14090
 43293 07a8 4046     		mov	r0, r8
 43294 07aa FFF7FEFF 		bl	LZ4_read32
 43295              	.LVL4528:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 43296              		.loc 1 1069 20 view .LVU14091
 43297 07ae 8442     		cmp	r4, r0
 43298 07b0 26D0     		beq	.L1832
 43299              	.LVL4529:
 43300              	.L1748:
1069:Core/Src/lz4.c ****                     if (maybe_extMem) offset = current - matchIndex;
 43301              		.loc 1 1069 20 view .LVU14092
 43302              	.LBE6140:
1018:Core/Src/lz4.c ****                 U32 const h = forwardH;
 43303              		.loc 1 1018 13 is_stmt 1 view .LVU14093
 43304              	.LBB6141:
1019:Core/Src/lz4.c ****                 U32 const current = (U32)(forwardIp - base);
 43305              		.loc 1 1019 17 view .LVU14094
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 43306              		.loc 1 1020 17 view .LVU14095
1020:Core/Src/lz4.c ****                 U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 43307              		.loc 1 1020 53 is_stmt 0 view .LVU14096
 43308 07b2 029B     		ldr	r3, [sp, #8]
 43309 07b4 F31A     		subs	r3, r6, r3
 43310 07b6 9B46     		mov	fp, r3
 43311              	.LVL4530:
1021:Core/Src/lz4.c ****                 assert(matchIndex <= current);
 43312              		.loc 1 1021 17 is_stmt 1 view .LVU14097
 43313              	.LBB6136:
 43314              	.LBI6136:
 827:Core/Src/lz4.c **** {
 43315              		.loc 1 827 22 view .LVU14098
 43316              	.LBB6137:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 43317              		.loc 1 829 5 view .LVU14099
 43318              	.LBE6137:
 43319              	.LBE6136:
 43320              	.LBE6141:
 43321              	.LBE6144:
 43322              	.LBE6216:
 43323              	.LBE6226:
 43324              	.LBE6232:
 43325              	.LBE6238:
 43326              	.LBE6245:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 43327              		.loc 1 829 44 view .LVU14100
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 43328              		.loc 1 830 5 view .LVU14101
 43329              	.LBB6246:
 43330              	.LBB6239:
 43331              	.LBB6233:
 43332              	.LBB6227:
 43333              	.LBB6217:
 43334              	.LBB6145:
 43335              	.LBB6142:
 43336              	.LBB6139:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1048


 43337              	.LBB6138:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 43338              		.loc 1 831 9 view .LVU14102
 832:Core/Src/lz4.c ****         return hashTable[h];
 43339              		.loc 1 832 9 view .LVU14103
 833:Core/Src/lz4.c ****     }
 43340              		.loc 1 833 9 view .LVU14104
 833:Core/Src/lz4.c ****     }
 43341              		.loc 1 833 25 is_stmt 0 view .LVU14105
 43342 07b8 AC00     		lsls	r4, r5, #2
 43343 07ba 039B     		ldr	r3, [sp, #12]
 43344              	.LVL4531:
 833:Core/Src/lz4.c ****     }
 43345              		.loc 1 833 25 view .LVU14106
 43346 07bc 9C46     		mov	ip, r3
 43347 07be 6444     		add	r4, r4, ip
 43348 07c0 2368     		ldr	r3, [r4]
 43349 07c2 9A46     		mov	r10, r3
 43350              	.LVL4532:
 833:Core/Src/lz4.c ****     }
 43351              		.loc 1 833 25 view .LVU14107
 43352              	.LBE6138:
 43353              	.LBE6139:
1022:Core/Src/lz4.c ****                 assert(forwardIp - base < (ptrdiff_t)(2 GB - 1));
 43354              		.loc 1 1022 17 is_stmt 1 view .LVU14108
1023:Core/Src/lz4.c ****                 ip = forwardIp;
 43355              		.loc 1 1023 17 view .LVU14109
1024:Core/Src/lz4.c ****                 forwardIp += step;
 43356              		.loc 1 1024 17 view .LVU14110
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 43357              		.loc 1 1025 17 view .LVU14111
 43358 07c4 B046     		mov	r8, r6
1025:Core/Src/lz4.c ****                 step = (searchMatchNb++ >> LZ4_skipTrigger);
 43359              		.loc 1 1025 27 is_stmt 0 view .LVU14112
 43360 07c6 F619     		adds	r6, r6, r7
 43361              	.LVL4533:
1026:Core/Src/lz4.c **** 
 43362              		.loc 1 1026 17 is_stmt 1 view .LVU14113
 43363 07c8 059B     		ldr	r3, [sp, #20]
 43364              	.LVL4534:
1026:Core/Src/lz4.c **** 
 43365              		.loc 1 1026 22 is_stmt 0 view .LVU14114
 43366 07ca 9F11     		asrs	r7, r3, #6
 43367              	.LVL4535:
1026:Core/Src/lz4.c **** 
 43368              		.loc 1 1026 22 view .LVU14115
 43369 07cc 0133     		adds	r3, r3, #1
 43370 07ce 0593     		str	r3, [sp, #20]
 43371              	.LVL4536:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 43372              		.loc 1 1028 17 is_stmt 1 view .LVU14116
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 43373              		.loc 1 1028 20 is_stmt 0 view .LVU14117
 43374 07d0 089B     		ldr	r3, [sp, #32]
 43375              	.LVL4537:
1028:Core/Src/lz4.c ****                 assert(ip < mflimitPlusOne);
 43376              		.loc 1 1028 20 view .LVU14118
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1049


 43377 07d2 B342     		cmp	r3, r6
 43378 07d4 00D2     		bcs	.LCB56320
 43379 07d6 41E2     		b	.L1816	@long jump
 43380              	.LCB56320:
1029:Core/Src/lz4.c **** 
 43381              		.loc 1 1029 17 is_stmt 1 view .LVU14119
1031:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 43382              		.loc 1 1031 17 view .LVU14120
1043:Core/Src/lz4.c ****                     if (matchIndex < startIndex) {
 43383              		.loc 1 1043 24 view .LVU14121
1044:Core/Src/lz4.c ****                         DEBUGLOG(7, "extDict candidate: matchIndex=%5u  <  startIndex=%5u", matchIn
 43384              		.loc 1 1044 21 view .LVU14122
1044:Core/Src/lz4.c ****                         DEBUGLOG(7, "extDict candidate: matchIndex=%5u  <  startIndex=%5u", matchIn
 43385              		.loc 1 1044 24 is_stmt 0 view .LVU14123
 43386 07d8 079B     		ldr	r3, [sp, #28]
 43387 07da 5345     		cmp	r3, r10
 43388 07dc C3D9     		bls	.L1746
1045:Core/Src/lz4.c ****                         assert(startIndex - matchIndex >= MINMATCH);
 43389              		.loc 1 1045 25 is_stmt 1 view .LVU14124
1045:Core/Src/lz4.c ****                         assert(startIndex - matchIndex >= MINMATCH);
 43390              		.loc 1 1045 116 view .LVU14125
1046:Core/Src/lz4.c ****                         assert(dictBase);
 43391              		.loc 1 1046 25 view .LVU14126
1047:Core/Src/lz4.c ****                         match = dictBase + matchIndex;
 43392              		.loc 1 1047 25 view .LVU14127
1048:Core/Src/lz4.c ****                         lowLimit = dictionary;
 43393              		.loc 1 1048 25 view .LVU14128
1048:Core/Src/lz4.c ****                         lowLimit = dictionary;
 43394              		.loc 1 1048 31 is_stmt 0 view .LVU14129
 43395 07de 0B9B     		ldr	r3, [sp, #44]
 43396 07e0 5344     		add	r3, r3, r10
 43397 07e2 9946     		mov	r9, r3
 43398              	.LVL4538:
1049:Core/Src/lz4.c ****                     } else {
 43399              		.loc 1 1049 25 is_stmt 1 view .LVU14130
1049:Core/Src/lz4.c ****                     } else {
 43400              		.loc 1 1049 34 is_stmt 0 view .LVU14131
 43401 07e4 099B     		ldr	r3, [sp, #36]
 43402              	.LVL4539:
1049:Core/Src/lz4.c ****                     } else {
 43403              		.loc 1 1049 34 view .LVU14132
 43404 07e6 0693     		str	r3, [sp, #24]
 43405 07e8 C2E7     		b	.L1747
 43406              	.L1851:
 43407 07ea C046     		.align	2
 43408              	.L1850:
 43409 07ec FFFF0000 		.word	65535
 43410 07f0 04FCFFFF 		.word	-1020
 43411 07f4 08400000 		.word	16392
 43412 07f8 10400000 		.word	16400
 43413 07fc 0C400000 		.word	16396
 43414              	.LVL4540:
 43415              	.L1832:
1070:Core/Src/lz4.c ****                     break;   /* match found */
 43416              		.loc 1 1070 46 view .LVU14133
 43417 0800 5C46     		mov	r4, fp
1070:Core/Src/lz4.c ****                     break;   /* match found */
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1050


 43418              		.loc 1 1070 21 is_stmt 1 view .LVU14134
1070:Core/Src/lz4.c ****                     break;   /* match found */
 43419              		.loc 1 1070 39 view .LVU14135
1070:Core/Src/lz4.c ****                     break;   /* match found */
 43420              		.loc 1 1070 46 is_stmt 0 view .LVU14136
 43421 0802 5346     		mov	r3, r10
 43422 0804 E41A     		subs	r4, r4, r3
 43423              	.LVL4541:
1070:Core/Src/lz4.c ****                     break;   /* match found */
 43424              		.loc 1 1070 46 view .LVU14137
 43425              	.LBE6142:
 43426              	.LBE6145:
1078:Core/Src/lz4.c ****         while (((ip>anchor) & (match > lowLimit)) && (unlikely(ip[-1]==match[-1]))) { ip--; match--
 43427              		.loc 1 1078 9 is_stmt 1 view .LVU14138
1079:Core/Src/lz4.c **** 
 43428              		.loc 1 1079 9 view .LVU14139
 43429 0806 4146     		mov	r1, r8
 43430 0808 4846     		mov	r0, r9
 43431              	.LVL4542:
 43432              	.L1749:
1079:Core/Src/lz4.c **** 
 43433              		.loc 1 1079 15 view .LVU14140
1079:Core/Src/lz4.c **** 
 43434              		.loc 1 1079 29 is_stmt 0 view .LVU14141
 43435 080a 0D9B     		ldr	r3, [sp, #52]
 43436 080c 9C46     		mov	ip, r3
 43437 080e 8C45     		cmp	ip, r1
 43438 0810 9B41     		sbcs	r3, r3, r3
 43439 0812 5B42     		rsbs	r3, r3, #0
 43440 0814 069A     		ldr	r2, [sp, #24]
 43441 0816 9446     		mov	ip, r2
 43442 0818 8445     		cmp	ip, r0
 43443 081a 9241     		sbcs	r2, r2, r2
 43444 081c 5242     		rsbs	r2, r2, #0
1079:Core/Src/lz4.c **** 
 43445              		.loc 1 1079 15 view .LVU14142
 43446 081e 1A42     		tst	r2, r3
 43447 0820 05D0     		beq	.L1750
1079:Core/Src/lz4.c **** 
 43448              		.loc 1 1079 55 view .LVU14143
 43449 0822 4B1E     		subs	r3, r1, #1
 43450 0824 1A78     		ldrb	r2, [r3]
 43451 0826 431E     		subs	r3, r0, #1
 43452 0828 1B78     		ldrb	r3, [r3]
1079:Core/Src/lz4.c **** 
 43453              		.loc 1 1079 51 view .LVU14144
 43454 082a 9A42     		cmp	r2, r3
 43455 082c 19D0     		beq	.L1751
 43456              	.L1750:
 43457              	.LBB6146:
1082:Core/Src/lz4.c ****             token = op++;
 43458              		.loc 1 1082 54 view .LVU14145
 43459 082e 8B46     		mov	fp, r1
 43460              	.LVL4543:
1082:Core/Src/lz4.c ****             token = op++;
 43461              		.loc 1 1082 54 view .LVU14146
 43462 0830 8146     		mov	r9, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1051


1082:Core/Src/lz4.c ****             token = op++;
 43463              		.loc 1 1082 13 is_stmt 1 view .LVU14147
1082:Core/Src/lz4.c ****             token = op++;
 43464              		.loc 1 1082 54 is_stmt 0 view .LVU14148
 43465 0832 0D9A     		ldr	r2, [sp, #52]
 43466 0834 8D1A     		subs	r5, r1, r2
 43467              	.LVL4544:
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 43468              		.loc 1 1083 13 is_stmt 1 view .LVU14149
1083:Core/Src/lz4.c ****             if ((outputDirective == limitedOutput) &&  /* Check output buffer overflow */
 43469              		.loc 1 1083 23 is_stmt 0 view .LVU14150
 43470 0836 0E9B     		ldr	r3, [sp, #56]
 43471 0838 5E1C     		adds	r6, r3, #1
 43472              	.LVL4545:
1084:Core/Src/lz4.c ****                 (unlikely(op + litLength + (2 + 1 + LASTLITERALS) + (litLength/255) > olimit)) ) {
 43473              		.loc 1 1084 13 is_stmt 1 view .LVU14151
1088:Core/Src/lz4.c ****                 (unlikely(op + (litLength+240)/255 /* litlen */ + litLength /* literals */ + 2 /* o
 43474              		.loc 1 1088 13 view .LVU14152
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 43475              		.loc 1 1093 13 view .LVU14153
1093:Core/Src/lz4.c ****                 int len = (int)(litLength - RUN_MASK);
 43476              		.loc 1 1093 16 is_stmt 0 view .LVU14154
 43477 083a 0E2D     		cmp	r5, #14
 43478 083c 14D8     		bhi	.L1833
1099:Core/Src/lz4.c **** 
 43479              		.loc 1 1099 18 is_stmt 1 view .LVU14155
1099:Core/Src/lz4.c **** 
 43480              		.loc 1 1099 27 is_stmt 0 view .LVU14156
 43481 083e 2B01     		lsls	r3, r5, #4
 43482              	.LVL4546:
1099:Core/Src/lz4.c **** 
 43483              		.loc 1 1099 25 view .LVU14157
 43484 0840 0E9A     		ldr	r2, [sp, #56]
 43485 0842 1370     		strb	r3, [r2]
 43486              	.LVL4547:
 43487              	.L1755:
1102:Core/Src/lz4.c ****             op+=litLength;
 43488              		.loc 1 1102 13 is_stmt 1 view .LVU14158
1102:Core/Src/lz4.c ****             op+=litLength;
 43489              		.loc 1 1102 41 is_stmt 0 view .LVU14159
 43490 0844 7519     		adds	r5, r6, r5
 43491              	.LVL4548:
 43492              	.LBB6147:
 43493              	.LBI6147:
 446:Core/Src/lz4.c **** {
 43494              		.loc 1 446 6 is_stmt 1 view .LVU14160
 43495              	.LBB6148:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 43496              		.loc 1 448 5 view .LVU14161
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 43497              		.loc 1 449 5 view .LVU14162
 450:Core/Src/lz4.c **** 
 43498              		.loc 1 450 5 view .LVU14163
 450:Core/Src/lz4.c **** 
 43499              		.loc 1 450 5 is_stmt 0 view .LVU14164
 43500              	.LBE6148:
 43501              	.LBE6147:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1052


1102:Core/Src/lz4.c ****             op+=litLength;
 43502              		.loc 1 1102 41 view .LVU14165
 43503 0846 0D9F     		ldr	r7, [sp, #52]
 43504              	.LVL4549:
 43505              	.L1756:
 43506              	.LBB6150:
 43507              	.LBB6149:
 452:Core/Src/lz4.c **** }
 43508              		.loc 1 452 5 is_stmt 1 view .LVU14166
 452:Core/Src/lz4.c **** }
 43509              		.loc 1 452 10 view .LVU14167
 43510 0848 0822     		movs	r2, #8
 43511 084a 3900     		movs	r1, r7
 43512 084c 3000     		movs	r0, r6
 43513 084e FFF7FEFF 		bl	memcpy
 43514              	.LVL4550:
 452:Core/Src/lz4.c **** }
 43515              		.loc 1 452 29 view .LVU14168
 452:Core/Src/lz4.c **** }
 43516              		.loc 1 452 30 is_stmt 0 view .LVU14169
 43517 0852 0836     		adds	r6, r6, #8
 43518              	.LVL4551:
 452:Core/Src/lz4.c **** }
 43519              		.loc 1 452 35 is_stmt 1 view .LVU14170
 452:Core/Src/lz4.c **** }
 43520              		.loc 1 452 36 is_stmt 0 view .LVU14171
 43521 0854 0837     		adds	r7, r7, #8
 43522              	.LVL4552:
 452:Core/Src/lz4.c **** }
 43523              		.loc 1 452 49 is_stmt 1 view .LVU14172
 452:Core/Src/lz4.c **** }
 43524              		.loc 1 452 5 is_stmt 0 view .LVU14173
 43525 0856 B542     		cmp	r5, r6
 43526 0858 F6D8     		bhi	.L1756
 43527 085a 2100     		movs	r1, r4
 43528 085c 5E46     		mov	r6, fp
 43529              	.LVL4553:
 452:Core/Src/lz4.c **** }
 43530              		.loc 1 452 5 view .LVU14174
 43531 085e 0E9F     		ldr	r7, [sp, #56]
 43532              	.LVL4554:
 452:Core/Src/lz4.c **** }
 43533              		.loc 1 452 5 view .LVU14175
 43534 0860 48E1     		b	.L1791
 43535              	.LVL4555:
 43536              	.L1751:
 452:Core/Src/lz4.c **** }
 43537              		.loc 1 452 5 view .LVU14176
 43538              	.LBE6149:
 43539              	.LBE6150:
 43540              	.LBE6146:
1079:Core/Src/lz4.c **** 
 43541              		.loc 1 1079 87 is_stmt 1 view .LVU14177
1079:Core/Src/lz4.c **** 
 43542              		.loc 1 1079 89 is_stmt 0 view .LVU14178
 43543 0862 0139     		subs	r1, r1, #1
 43544              	.LVL4556:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1053


1079:Core/Src/lz4.c **** 
 43545              		.loc 1 1079 93 is_stmt 1 view .LVU14179
1079:Core/Src/lz4.c **** 
 43546              		.loc 1 1079 98 is_stmt 0 view .LVU14180
 43547 0864 0138     		subs	r0, r0, #1
 43548              	.LVL4557:
1079:Core/Src/lz4.c **** 
 43549              		.loc 1 1079 98 view .LVU14181
 43550 0866 D0E7     		b	.L1749
 43551              	.LVL4558:
 43552              	.L1833:
 43553              	.LBB6152:
 43554              	.LBB6151:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 43555              		.loc 1 1094 17 is_stmt 1 view .LVU14182
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 43556              		.loc 1 1094 43 is_stmt 0 view .LVU14183
 43557 0868 2B00     		movs	r3, r5
 43558              	.LVL4559:
1094:Core/Src/lz4.c ****                 *token = (RUN_MASK<<ML_BITS);
 43559              		.loc 1 1094 43 view .LVU14184
 43560 086a 0F3B     		subs	r3, r3, #15
 43561              	.LVL4560:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 43562              		.loc 1 1095 17 is_stmt 1 view .LVU14185
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 43563              		.loc 1 1095 24 is_stmt 0 view .LVU14186
 43564 086c F022     		movs	r2, #240
 43565 086e 0E99     		ldr	r1, [sp, #56]
 43566              	.LVL4561:
1095:Core/Src/lz4.c ****                 for(; len >= 255 ; len-=255) *op++ = 255;
 43567              		.loc 1 1095 24 view .LVU14187
 43568 0870 0A70     		strb	r2, [r1]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 43569              		.loc 1 1096 17 is_stmt 1 view .LVU14188
 43570 0872 03E0     		b	.L1753
 43571              	.L1754:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 43572              		.loc 1 1096 46 view .LVU14189
 43573              	.LVL4562:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 43574              		.loc 1 1096 52 is_stmt 0 view .LVU14190
 43575 0874 FF22     		movs	r2, #255
 43576 0876 3270     		strb	r2, [r6]
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 43577              		.loc 1 1096 36 is_stmt 1 view .LVU14191
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 43578              		.loc 1 1096 39 is_stmt 0 view .LVU14192
 43579 0878 FF3B     		subs	r3, r3, #255
 43580              	.LVL4563:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 43581              		.loc 1 1096 49 view .LVU14193
 43582 087a 0136     		adds	r6, r6, #1
 43583              	.LVL4564:
 43584              	.L1753:
1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 43585              		.loc 1 1096 23 is_stmt 1 view .LVU14194
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1054


1096:Core/Src/lz4.c ****                 *op++ = (BYTE)len;
 43586              		.loc 1 1096 17 is_stmt 0 view .LVU14195
 43587 087c FE2B     		cmp	r3, #254
 43588 087e F9DC     		bgt	.L1754
1097:Core/Src/lz4.c ****             }
 43589              		.loc 1 1097 17 is_stmt 1 view .LVU14196
 43590              	.LVL4565:
1097:Core/Src/lz4.c ****             }
 43591              		.loc 1 1097 23 is_stmt 0 view .LVU14197
 43592 0880 3370     		strb	r3, [r6]
1097:Core/Src/lz4.c ****             }
 43593              		.loc 1 1097 20 view .LVU14198
 43594 0882 0136     		adds	r6, r6, #1
 43595              	.LVL4566:
1097:Core/Src/lz4.c ****             }
 43596              		.loc 1 1097 20 view .LVU14199
 43597              	.LBE6151:
 43598 0884 DEE7     		b	.L1755
 43599              	.LVL4567:
 43600              	.L1843:
1097:Core/Src/lz4.c ****             }
 43601              		.loc 1 1097 20 view .LVU14200
 43602              	.LBE6152:
 43603              	.LBB6153:
 43604              	.LBB6154:
1140:Core/Src/lz4.c ****                 assert(dictEnd > match);
 43605              		.loc 1 1140 17 is_stmt 1 view .LVU14201
1140:Core/Src/lz4.c ****                 assert(dictEnd > match);
 43606              		.loc 1 1140 50 is_stmt 0 view .LVU14202
 43607 0886 109B     		ldr	r3, [sp, #64]
 43608 0888 4A46     		mov	r2, r9
 43609 088a 981A     		subs	r0, r3, r2
1140:Core/Src/lz4.c ****                 assert(dictEnd > match);
 43610              		.loc 1 1140 29 view .LVU14203
 43611 088c 8346     		mov	fp, r0
 43612 088e B344     		add	fp, fp, r6
 43613              	.LVL4568:
1141:Core/Src/lz4.c ****                 if (limit > matchlimit) limit = matchlimit;
 43614              		.loc 1 1141 17 is_stmt 1 view .LVU14204
1142:Core/Src/lz4.c ****                 matchCode = LZ4_count(ip+MINMATCH, match+MINMATCH, limit);
 43615              		.loc 1 1142 17 view .LVU14205
1142:Core/Src/lz4.c ****                 matchCode = LZ4_count(ip+MINMATCH, match+MINMATCH, limit);
 43616              		.loc 1 1142 20 is_stmt 0 view .LVU14206
 43617 0890 0F9B     		ldr	r3, [sp, #60]
 43618 0892 5B45     		cmp	r3, fp
 43619 0894 00D2     		bcs	.L1758
 43620              	.LVL4569:
1142:Core/Src/lz4.c ****                 matchCode = LZ4_count(ip+MINMATCH, match+MINMATCH, limit);
 43621              		.loc 1 1142 47 view .LVU14207
 43622 0896 9B46     		mov	fp, r3
 43623              	.LVL4570:
 43624              	.L1758:
1143:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 43625              		.loc 1 1143 17 is_stmt 1 view .LVU14208
1143:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 43626              		.loc 1 1143 29 is_stmt 0 view .LVU14209
 43627 0898 331D     		adds	r3, r6, #4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1055


 43628 089a 9A46     		mov	r10, r3
 43629 089c 0423     		movs	r3, #4
 43630 089e 4B44     		add	r3, r3, r9
 43631 08a0 9846     		mov	r8, r3
 43632              	.LVL4571:
 43633              	.LBB6155:
 43634              	.LBI6155:
 661:Core/Src/lz4.c **** {
 43635              		.loc 1 661 10 is_stmt 1 view .LVU14210
 43636              	.LBB6156:
 663:Core/Src/lz4.c **** 
 43637              		.loc 1 663 5 view .LVU14211
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 43638              		.loc 1 665 5 view .LVU14212
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 43639              		.loc 1 665 9 is_stmt 0 view .LVU14213
 43640 08a2 5B46     		mov	r3, fp
 43641              	.LVL4572:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 43642              		.loc 1 665 9 view .LVU14214
 43643 08a4 033B     		subs	r3, r3, #3
 43644 08a6 0593     		str	r3, [sp, #20]
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 43645              		.loc 1 665 8 view .LVU14215
 43646 08a8 9A45     		cmp	r10, r3
 43647 08aa 6CD2     		bcs	.L1811
 43648              	.LBB6157:
 666:Core/Src/lz4.c ****         if (!diff) {
 43649              		.loc 1 666 9 is_stmt 1 view .LVU14216
 666:Core/Src/lz4.c ****         if (!diff) {
 43650              		.loc 1 666 28 is_stmt 0 view .LVU14217
 43651 08ac 4046     		mov	r0, r8
 43652 08ae FFF7FEFF 		bl	LZ4_read_ARCH
 43653              	.LVL4573:
 666:Core/Src/lz4.c ****         if (!diff) {
 43654              		.loc 1 666 28 view .LVU14218
 43655 08b2 0400     		movs	r4, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 43656              		.loc 1 666 52 view .LVU14219
 43657 08b4 5046     		mov	r0, r10
 43658 08b6 FFF7FEFF 		bl	LZ4_read_ARCH
 43659              	.LVL4574:
 43660 08ba 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 43661              		.loc 1 666 21 view .LVU14220
 43662 08bc 2000     		movs	r0, r4
 43663 08be 5840     		eors	r0, r3
 43664              	.LVL4575:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 43665              		.loc 1 667 9 is_stmt 1 view .LVU14221
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 43666              		.loc 1 667 12 is_stmt 0 view .LVU14222
 43667 08c0 9C42     		cmp	r4, r3
 43668 08c2 57D1     		bne	.L1760
 668:Core/Src/lz4.c ****         } else {
 43669              		.loc 1 668 13 is_stmt 1 view .LVU14223
 668:Core/Src/lz4.c ****         } else {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1056


 43670              		.loc 1 668 16 is_stmt 0 view .LVU14224
 43671 08c4 3400     		movs	r4, r6
 43672 08c6 0834     		adds	r4, r4, #8
 43673              	.LVL4576:
 668:Core/Src/lz4.c ****         } else {
 43674              		.loc 1 668 28 is_stmt 1 view .LVU14225
 668:Core/Src/lz4.c ****         } else {
 43675              		.loc 1 668 34 is_stmt 0 view .LVU14226
 43676 08c8 0823     		movs	r3, #8
 43677 08ca 4B44     		add	r3, r3, r9
 43678 08cc 9846     		mov	r8, r3
 43679              	.LVL4577:
 668:Core/Src/lz4.c ****         } else {
 43680              		.loc 1 668 34 view .LVU14227
 43681 08ce A946     		mov	r9, r5
 43682              	.LVL4578:
 668:Core/Src/lz4.c ****         } else {
 43683              		.loc 1 668 34 view .LVU14228
 43684 08d0 2500     		movs	r5, r4
 43685              	.LVL4579:
 43686              	.L1763:
 668:Core/Src/lz4.c ****         } else {
 43687              		.loc 1 668 34 view .LVU14229
 43688              	.LBE6157:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 43689              		.loc 1 673 11 is_stmt 1 view .LVU14230
 43690 08d2 059B     		ldr	r3, [sp, #20]
 43691 08d4 9D42     		cmp	r5, r3
 43692 08d6 59D2     		bcs	.L1834
 43693              	.LBB6158:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 43694              		.loc 1 674 9 view .LVU14231
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 43695              		.loc 1 674 28 is_stmt 0 view .LVU14232
 43696 08d8 4046     		mov	r0, r8
 43697 08da FFF7FEFF 		bl	LZ4_read_ARCH
 43698              	.LVL4580:
 43699 08de 0400     		movs	r4, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 43700              		.loc 1 674 52 view .LVU14233
 43701 08e0 2800     		movs	r0, r5
 43702 08e2 FFF7FEFF 		bl	LZ4_read_ARCH
 43703              	.LVL4581:
 43704 08e6 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 43705              		.loc 1 674 21 view .LVU14234
 43706 08e8 2000     		movs	r0, r4
 43707 08ea 5840     		eors	r0, r3
 43708              	.LVL4582:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 43709              		.loc 1 675 9 is_stmt 1 view .LVU14235
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 43710              		.loc 1 675 12 is_stmt 0 view .LVU14236
 43711 08ec 9C42     		cmp	r4, r3
 43712 08ee 45D0     		beq	.L1835
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 43713              		.loc 1 676 16 view .LVU14237
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1057


 43714 08f0 2C00     		movs	r4, r5
 43715 08f2 4D46     		mov	r5, r9
 43716              	.LVL4583:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 43717              		.loc 1 676 9 is_stmt 1 view .LVU14238
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 43718              		.loc 1 676 16 is_stmt 0 view .LVU14239
 43719 08f4 FFF7FEFF 		bl	LZ4_NbCommonBytes
 43720              	.LVL4584:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 43721              		.loc 1 676 13 view .LVU14240
 43722 08f8 2418     		adds	r4, r4, r0
 43723              	.LVL4585:
 677:Core/Src/lz4.c ****     }
 43724              		.loc 1 677 9 is_stmt 1 view .LVU14241
 677:Core/Src/lz4.c ****     }
 43725              		.loc 1 677 31 is_stmt 0 view .LVU14242
 43726 08fa 5346     		mov	r3, r10
 43727 08fc E41A     		subs	r4, r4, r3
 43728              	.LVL4586:
 43729              	.L1761:
 677:Core/Src/lz4.c ****     }
 43730              		.loc 1 677 31 view .LVU14243
 43731              	.LBE6158:
 43732              	.LBE6156:
 43733              	.LBE6155:
1144:Core/Src/lz4.c ****                 if (ip==limit) {
 43734              		.loc 1 1144 17 is_stmt 1 view .LVU14244
1144:Core/Src/lz4.c ****                 if (ip==limit) {
 43735              		.loc 1 1144 20 is_stmt 0 view .LVU14245
 43736 08fe 231D     		adds	r3, r4, #4
 43737 0900 F618     		adds	r6, r6, r3
 43738              	.LVL4587:
1145:Core/Src/lz4.c ****                     unsigned const more = LZ4_count(limit, (const BYTE*)source, matchlimit);
 43739              		.loc 1 1145 17 is_stmt 1 view .LVU14246
1145:Core/Src/lz4.c ****                     unsigned const more = LZ4_count(limit, (const BYTE*)source, matchlimit);
 43740              		.loc 1 1145 20 is_stmt 0 view .LVU14247
 43741 0902 B345     		cmp	fp, r6
 43742 0904 00D0     		beq	.LCB56765
 43743 0906 99E0     		b	.L1767	@long jump
 43744              	.LCB56765:
 43745              	.LBB6163:
1146:Core/Src/lz4.c ****                     matchCode += more;
 43746              		.loc 1 1146 21 is_stmt 1 view .LVU14248
 43747              	.LVL4588:
 43748              	.LBB6164:
 43749              	.LBI6164:
 661:Core/Src/lz4.c **** {
 43750              		.loc 1 661 10 view .LVU14249
 43751              	.LBB6165:
 663:Core/Src/lz4.c **** 
 43752              		.loc 1 663 5 view .LVU14250
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 43753              		.loc 1 665 5 view .LVU14251
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 43754              		.loc 1 665 9 is_stmt 0 view .LVU14252
 43755 0908 0C9B     		ldr	r3, [sp, #48]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1058


 43756 090a 0822     		movs	r2, #8
 43757 090c 5242     		rsbs	r2, r2, #0
 43758 090e 9446     		mov	ip, r2
 43759 0910 6344     		add	r3, r3, ip
 43760 0912 9A46     		mov	r10, r3
 43761              	.LVL4589:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 43762              		.loc 1 665 8 view .LVU14253
 43763 0914 9B45     		cmp	fp, r3
 43764 0916 61D2     		bcs	.L1812
 43765              	.LBB6166:
 666:Core/Src/lz4.c ****         if (!diff) {
 43766              		.loc 1 666 9 is_stmt 1 view .LVU14254
 666:Core/Src/lz4.c ****         if (!diff) {
 43767              		.loc 1 666 28 is_stmt 0 view .LVU14255
 43768 0918 0198     		ldr	r0, [sp, #4]
 43769 091a FFF7FEFF 		bl	LZ4_read_ARCH
 43770              	.LVL4590:
 43771 091e 8046     		mov	r8, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 43772              		.loc 1 666 52 view .LVU14256
 43773 0920 5846     		mov	r0, fp
 43774 0922 FFF7FEFF 		bl	LZ4_read_ARCH
 43775              	.LVL4591:
 43776 0926 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 43777              		.loc 1 666 21 view .LVU14257
 43778 0928 4246     		mov	r2, r8
 43779 092a 4240     		eors	r2, r0
 43780 092c 1000     		movs	r0, r2
 43781              	.LVL4592:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 43782              		.loc 1 667 9 is_stmt 1 view .LVU14258
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 43783              		.loc 1 667 12 is_stmt 0 view .LVU14259
 43784 092e 9845     		cmp	r8, r3
 43785 0930 4CD1     		bne	.L1769
 668:Core/Src/lz4.c ****         } else {
 43786              		.loc 1 668 13 is_stmt 1 view .LVU14260
 668:Core/Src/lz4.c ****         } else {
 43787              		.loc 1 668 16 is_stmt 0 view .LVU14261
 43788 0932 0423     		movs	r3, #4
 43789 0934 5B44     		add	r3, r3, fp
 43790 0936 9946     		mov	r9, r3
 43791              	.LVL4593:
 668:Core/Src/lz4.c ****         } else {
 43792              		.loc 1 668 28 is_stmt 1 view .LVU14262
 668:Core/Src/lz4.c ****         } else {
 43793              		.loc 1 668 34 is_stmt 0 view .LVU14263
 43794 0938 019B     		ldr	r3, [sp, #4]
 43795              	.LVL4594:
 668:Core/Src/lz4.c ****         } else {
 43796              		.loc 1 668 34 view .LVU14264
 43797 093a 0433     		adds	r3, r3, #4
 43798 093c 9846     		mov	r8, r3
 43799              	.LVL4595:
 668:Core/Src/lz4.c ****         } else {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1059


 43800              		.loc 1 668 34 view .LVU14265
 43801 093e 2300     		movs	r3, r4
 43802              	.LVL4596:
 668:Core/Src/lz4.c ****         } else {
 43803              		.loc 1 668 34 view .LVU14266
 43804 0940 5446     		mov	r4, r10
 43805              	.LVL4597:
 668:Core/Src/lz4.c ****         } else {
 43806              		.loc 1 668 34 view .LVU14267
 43807 0942 9A46     		mov	r10, r3
 43808              	.LVL4598:
 43809              	.L1772:
 668:Core/Src/lz4.c ****         } else {
 43810              		.loc 1 668 34 view .LVU14268
 43811              	.LBE6166:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 43812              		.loc 1 673 11 is_stmt 1 view .LVU14269
 43813 0944 A145     		cmp	r9, r4
 43814 0946 50D2     		bcs	.L1836
 43815              	.LBB6167:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 43816              		.loc 1 674 9 view .LVU14270
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 43817              		.loc 1 674 28 is_stmt 0 view .LVU14271
 43818 0948 4046     		mov	r0, r8
 43819 094a FFF7FEFF 		bl	LZ4_read_ARCH
 43820              	.LVL4599:
 43821 094e 0590     		str	r0, [sp, #20]
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 43822              		.loc 1 674 52 view .LVU14272
 43823 0950 4846     		mov	r0, r9
 43824 0952 FFF7FEFF 		bl	LZ4_read_ARCH
 43825              	.LVL4600:
 43826 0956 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 43827              		.loc 1 674 21 view .LVU14273
 43828 0958 059A     		ldr	r2, [sp, #20]
 43829 095a 1000     		movs	r0, r2
 43830 095c 5840     		eors	r0, r3
 43831              	.LVL4601:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 43832              		.loc 1 675 9 is_stmt 1 view .LVU14274
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 43833              		.loc 1 675 12 is_stmt 0 view .LVU14275
 43834 095e 9A42     		cmp	r2, r3
 43835 0960 37D0     		beq	.L1837
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 43836              		.loc 1 676 16 view .LVU14276
 43837 0962 5446     		mov	r4, r10
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 43838              		.loc 1 676 9 is_stmt 1 view .LVU14277
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 43839              		.loc 1 676 16 is_stmt 0 view .LVU14278
 43840 0964 FFF7FEFF 		bl	LZ4_NbCommonBytes
 43841              	.LVL4602:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 43842              		.loc 1 676 13 view .LVU14279
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1060


 43843 0968 4844     		add	r0, r0, r9
 43844              	.LVL4603:
 677:Core/Src/lz4.c ****     }
 43845              		.loc 1 677 9 is_stmt 1 view .LVU14280
 677:Core/Src/lz4.c ****     }
 43846              		.loc 1 677 31 is_stmt 0 view .LVU14281
 43847 096a 5B46     		mov	r3, fp
 43848 096c C01A     		subs	r0, r0, r3
 43849              	.LVL4604:
 43850              	.L1770:
 677:Core/Src/lz4.c ****     }
 43851              		.loc 1 677 31 view .LVU14282
 43852              	.LBE6167:
 43853              	.LBE6165:
 43854              	.LBE6164:
1147:Core/Src/lz4.c ****                     ip += more;
 43855              		.loc 1 1147 21 is_stmt 1 view .LVU14283
1147:Core/Src/lz4.c ****                     ip += more;
 43856              		.loc 1 1147 31 is_stmt 0 view .LVU14284
 43857 096e 2418     		adds	r4, r4, r0
 43858              	.LVL4605:
1148:Core/Src/lz4.c ****                 }
 43859              		.loc 1 1148 21 is_stmt 1 view .LVU14285
1148:Core/Src/lz4.c ****                 }
 43860              		.loc 1 1148 24 is_stmt 0 view .LVU14286
 43861 0970 3618     		adds	r6, r6, r0
 43862              	.LVL4606:
1148:Core/Src/lz4.c ****                 }
 43863              		.loc 1 1148 24 view .LVU14287
 43864 0972 63E0     		b	.L1767
 43865              	.LVL4607:
 43866              	.L1760:
1148:Core/Src/lz4.c ****                 }
 43867              		.loc 1 1148 24 view .LVU14288
 43868              	.LBE6163:
 43869              	.LBB6173:
 43870              	.LBB6162:
 43871              	.LBB6159:
 670:Core/Src/lz4.c ****     }   }
 43872              		.loc 1 670 13 is_stmt 1 view .LVU14289
 670:Core/Src/lz4.c ****     }   }
 43873              		.loc 1 670 20 is_stmt 0 view .LVU14290
 43874 0974 FFF7FEFF 		bl	LZ4_NbCommonBytes
 43875              	.LVL4608:
 670:Core/Src/lz4.c ****     }   }
 43876              		.loc 1 670 20 view .LVU14291
 43877 0978 0400     		movs	r4, r0
 670:Core/Src/lz4.c ****     }   }
 43878              		.loc 1 670 20 view .LVU14292
 43879 097a C0E7     		b	.L1761
 43880              	.LVL4609:
 43881              	.L1835:
 670:Core/Src/lz4.c ****     }   }
 43882              		.loc 1 670 20 view .LVU14293
 43883              	.LBE6159:
 43884              	.LBB6160:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1061


 43885              		.loc 1 675 22 is_stmt 1 view .LVU14294
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 43886              		.loc 1 675 25 is_stmt 0 view .LVU14295
 43887 097c 0435     		adds	r5, r5, #4
 43888              	.LVL4610:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 43889              		.loc 1 675 37 is_stmt 1 view .LVU14296
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 43890              		.loc 1 675 43 is_stmt 0 view .LVU14297
 43891 097e 0423     		movs	r3, #4
 43892 0980 9C46     		mov	ip, r3
 43893 0982 E044     		add	r8, r8, ip
 43894              	.LVL4611:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 43895              		.loc 1 675 55 is_stmt 1 view .LVU14298
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 43896              		.loc 1 675 9 is_stmt 0 view .LVU14299
 43897 0984 A5E7     		b	.L1763
 43898              	.LVL4612:
 43899              	.L1811:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 43900              		.loc 1 675 9 view .LVU14300
 43901              	.LBE6160:
 43902              	.LBB6161:
 43903 0986 A946     		mov	r9, r5
 43904 0988 5546     		mov	r5, r10
 43905              	.LVL4613:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 43906              		.loc 1 675 9 view .LVU14301
 43907 098a A2E7     		b	.L1763
 43908              	.LVL4614:
 43909              	.L1834:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 43910              		.loc 1 675 9 view .LVU14302
 43911              	.LBE6161:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 43912              		.loc 1 681 23 view .LVU14303
 43913 098c 2C00     		movs	r4, r5
 43914 098e 4D46     		mov	r5, r9
 43915              	.LVL4615:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 43916              		.loc 1 680 5 is_stmt 1 view .LVU14304
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 43917              		.loc 1 681 5 view .LVU14305
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 43918              		.loc 1 681 23 is_stmt 0 view .LVU14306
 43919 0990 5B46     		mov	r3, fp
 43920 0992 013B     		subs	r3, r3, #1
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 43921              		.loc 1 681 8 view .LVU14307
 43922 0994 9C42     		cmp	r4, r3
 43923 0996 08D2     		bcs	.L1765
 43924              	.LVL4616:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 43925              		.loc 1 681 32 view .LVU14308
 43926 0998 4046     		mov	r0, r8
 43927 099a FFF7FEFF 		bl	LZ4_read16
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1062


 43928              	.LVL4617:
 43929 099e 8146     		mov	r9, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 43930              		.loc 1 681 54 view .LVU14309
 43931 09a0 2000     		movs	r0, r4
 43932 09a2 FFF7FEFF 		bl	LZ4_read16
 43933              	.LVL4618:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 43934              		.loc 1 681 28 view .LVU14310
 43935 09a6 8145     		cmp	r9, r0
 43936 09a8 09D0     		beq	.L1838
 43937              	.L1765:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 43938              		.loc 1 682 5 is_stmt 1 view .LVU14311
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 43939              		.loc 1 682 8 is_stmt 0 view .LVU14312
 43940 09aa A345     		cmp	fp, r4
 43941 09ac 04D9     		bls	.L1766
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 43942              		.loc 1 682 28 view .LVU14313
 43943 09ae 4346     		mov	r3, r8
 43944 09b0 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 43945              		.loc 1 682 39 view .LVU14314
 43946 09b2 2378     		ldrb	r3, [r4]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 43947              		.loc 1 682 24 view .LVU14315
 43948 09b4 9A42     		cmp	r2, r3
 43949 09b6 07D0     		beq	.L1839
 43950              	.L1766:
 683:Core/Src/lz4.c **** }
 43951              		.loc 1 683 5 is_stmt 1 view .LVU14316
 683:Core/Src/lz4.c **** }
 43952              		.loc 1 683 27 is_stmt 0 view .LVU14317
 43953 09b8 5346     		mov	r3, r10
 43954 09ba E41A     		subs	r4, r4, r3
 43955              	.LVL4619:
 683:Core/Src/lz4.c **** }
 43956              		.loc 1 683 12 view .LVU14318
 43957 09bc 9FE7     		b	.L1761
 43958              	.LVL4620:
 43959              	.L1838:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 43960              		.loc 1 681 74 is_stmt 1 view .LVU14319
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 43961              		.loc 1 681 77 is_stmt 0 view .LVU14320
 43962 09be 0234     		adds	r4, r4, #2
 43963              	.LVL4621:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 43964              		.loc 1 681 82 is_stmt 1 view .LVU14321
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 43965              		.loc 1 681 88 is_stmt 0 view .LVU14322
 43966 09c0 0223     		movs	r3, #2
 43967 09c2 9C46     		mov	ip, r3
 43968 09c4 E044     		add	r8, r8, ip
 43969              	.LVL4622:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1063


 43970              		.loc 1 681 88 view .LVU14323
 43971 09c6 F0E7     		b	.L1765
 43972              	.L1839:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 43973              		.loc 1 682 46 is_stmt 1 view .LVU14324
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 43974              		.loc 1 682 49 is_stmt 0 view .LVU14325
 43975 09c8 0134     		adds	r4, r4, #1
 43976              	.LVL4623:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 43977              		.loc 1 682 49 view .LVU14326
 43978 09ca F5E7     		b	.L1766
 43979              	.LVL4624:
 43980              	.L1769:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 43981              		.loc 1 682 49 view .LVU14327
 43982              	.LBE6162:
 43983              	.LBE6173:
 43984              	.LBB6174:
 43985              	.LBB6172:
 43986              	.LBB6171:
 43987              	.LBB6168:
 670:Core/Src/lz4.c ****     }   }
 43988              		.loc 1 670 13 is_stmt 1 view .LVU14328
 670:Core/Src/lz4.c ****     }   }
 43989              		.loc 1 670 20 is_stmt 0 view .LVU14329
 43990 09cc FFF7FEFF 		bl	LZ4_NbCommonBytes
 43991              	.LVL4625:
 670:Core/Src/lz4.c ****     }   }
 43992              		.loc 1 670 20 view .LVU14330
 43993 09d0 CDE7     		b	.L1770
 43994              	.LVL4626:
 43995              	.L1837:
 670:Core/Src/lz4.c ****     }   }
 43996              		.loc 1 670 20 view .LVU14331
 43997              	.LBE6168:
 43998              	.LBB6169:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 43999              		.loc 1 675 22 is_stmt 1 view .LVU14332
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 44000              		.loc 1 675 25 is_stmt 0 view .LVU14333
 44001 09d2 0423     		movs	r3, #4
 44002 09d4 9C46     		mov	ip, r3
 44003 09d6 E144     		add	r9, r9, ip
 44004              	.LVL4627:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 44005              		.loc 1 675 37 is_stmt 1 view .LVU14334
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 44006              		.loc 1 675 43 is_stmt 0 view .LVU14335
 44007 09d8 E044     		add	r8, r8, ip
 44008              	.LVL4628:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 44009              		.loc 1 675 55 is_stmt 1 view .LVU14336
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 44010              		.loc 1 675 9 is_stmt 0 view .LVU14337
 44011 09da B3E7     		b	.L1772
 44012              	.LVL4629:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1064


 44013              	.L1812:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 44014              		.loc 1 675 9 view .LVU14338
 44015              	.LBE6169:
 44016              	.LBB6170:
 44017 09dc 019B     		ldr	r3, [sp, #4]
 44018 09de 9846     		mov	r8, r3
 44019 09e0 D946     		mov	r9, fp
 44020 09e2 2300     		movs	r3, r4
 44021 09e4 5446     		mov	r4, r10
 44022              	.LVL4630:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 44023              		.loc 1 675 9 view .LVU14339
 44024 09e6 9A46     		mov	r10, r3
 44025 09e8 ACE7     		b	.L1772
 44026              	.LVL4631:
 44027              	.L1836:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 44028              		.loc 1 675 9 view .LVU14340
 44029              	.LBE6170:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44030              		.loc 1 681 23 view .LVU14341
 44031 09ea 5446     		mov	r4, r10
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 44032              		.loc 1 680 5 is_stmt 1 view .LVU14342
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44033              		.loc 1 681 5 view .LVU14343
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44034              		.loc 1 681 23 is_stmt 0 view .LVU14344
 44035 09ec 0C9B     		ldr	r3, [sp, #48]
 44036 09ee 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44037              		.loc 1 681 8 view .LVU14345
 44038 09f0 9945     		cmp	r9, r3
 44039 09f2 08D2     		bcs	.L1774
 44040              	.LVL4632:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44041              		.loc 1 681 32 view .LVU14346
 44042 09f4 4046     		mov	r0, r8
 44043 09f6 FFF7FEFF 		bl	LZ4_read16
 44044              	.LVL4633:
 44045 09fa 8246     		mov	r10, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44046              		.loc 1 681 54 view .LVU14347
 44047 09fc 4846     		mov	r0, r9
 44048 09fe FFF7FEFF 		bl	LZ4_read16
 44049              	.LVL4634:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44050              		.loc 1 681 28 view .LVU14348
 44051 0a02 8245     		cmp	r10, r0
 44052 0a04 0CD0     		beq	.L1840
 44053              	.L1774:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 44054              		.loc 1 682 5 is_stmt 1 view .LVU14349
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 44055              		.loc 1 682 8 is_stmt 0 view .LVU14350
 44056 0a06 0F9B     		ldr	r3, [sp, #60]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1065


 44057 0a08 4B45     		cmp	r3, r9
 44058 0a0a 05D9     		bls	.L1775
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 44059              		.loc 1 682 28 view .LVU14351
 44060 0a0c 4346     		mov	r3, r8
 44061 0a0e 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 44062              		.loc 1 682 39 view .LVU14352
 44063 0a10 4B46     		mov	r3, r9
 44064 0a12 1B78     		ldrb	r3, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 44065              		.loc 1 682 24 view .LVU14353
 44066 0a14 9A42     		cmp	r2, r3
 44067 0a16 08D0     		beq	.L1841
 44068              	.L1775:
 683:Core/Src/lz4.c **** }
 44069              		.loc 1 683 5 is_stmt 1 view .LVU14354
 683:Core/Src/lz4.c **** }
 44070              		.loc 1 683 27 is_stmt 0 view .LVU14355
 44071 0a18 4B46     		mov	r3, r9
 44072 0a1a 5A46     		mov	r2, fp
 44073 0a1c 981A     		subs	r0, r3, r2
 683:Core/Src/lz4.c **** }
 44074              		.loc 1 683 12 view .LVU14356
 44075 0a1e A6E7     		b	.L1770
 44076              	.L1840:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44077              		.loc 1 681 74 is_stmt 1 view .LVU14357
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44078              		.loc 1 681 77 is_stmt 0 view .LVU14358
 44079 0a20 0223     		movs	r3, #2
 44080 0a22 9C46     		mov	ip, r3
 44081 0a24 E144     		add	r9, r9, ip
 44082              	.LVL4635:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44083              		.loc 1 681 82 is_stmt 1 view .LVU14359
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44084              		.loc 1 681 88 is_stmt 0 view .LVU14360
 44085 0a26 E044     		add	r8, r8, ip
 44086              	.LVL4636:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44087              		.loc 1 681 88 view .LVU14361
 44088 0a28 EDE7     		b	.L1774
 44089              	.L1841:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 44090              		.loc 1 682 46 is_stmt 1 view .LVU14362
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 44091              		.loc 1 682 49 is_stmt 0 view .LVU14363
 44092 0a2a 0123     		movs	r3, #1
 44093 0a2c 9C46     		mov	ip, r3
 44094 0a2e E144     		add	r9, r9, ip
 44095              	.LVL4637:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 44096              		.loc 1 682 49 view .LVU14364
 44097 0a30 F2E7     		b	.L1775
 44098              	.LVL4638:
 44099              	.L1777:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1066


 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 44100              		.loc 1 682 49 view .LVU14365
 44101              	.LBE6171:
 44102              	.LBE6172:
 44103              	.LBE6174:
 44104              	.LBE6154:
 44105              	.LBB6175:
 44106              	.LBB6176:
 44107              	.LBB6177:
 670:Core/Src/lz4.c ****     }   }
 44108              		.loc 1 670 13 is_stmt 1 view .LVU14366
 670:Core/Src/lz4.c ****     }   }
 44109              		.loc 1 670 20 is_stmt 0 view .LVU14367
 44110 0a32 FFF7FEFF 		bl	LZ4_NbCommonBytes
 44111              	.LVL4639:
 670:Core/Src/lz4.c ****     }   }
 44112              		.loc 1 670 20 view .LVU14368
 44113 0a36 0400     		movs	r4, r0
 44114              	.LVL4640:
 44115              	.L1778:
 670:Core/Src/lz4.c ****     }   }
 44116              		.loc 1 670 20 view .LVU14369
 44117              	.LBE6177:
 44118              	.LBE6176:
 44119              	.LBE6175:
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 44120              		.loc 1 1153 17 is_stmt 1 view .LVU14370
1153:Core/Src/lz4.c ****                 DEBUGLOG(6, "             with matchLength=%u", matchCode+MINMATCH);
 44121              		.loc 1 1153 20 is_stmt 0 view .LVU14371
 44122 0a38 231D     		adds	r3, r4, #4
 44123 0a3a F618     		adds	r6, r6, r3
 44124              	.LVL4641:
 44125              	.L1767:
1154:Core/Src/lz4.c ****             }
 44126              		.loc 1 1154 17 is_stmt 1 view .LVU14372
1154:Core/Src/lz4.c ****             }
 44127              		.loc 1 1154 84 view .LVU14373
1157:Core/Src/lz4.c ****                 (unlikely(op + (1 + LASTLITERALS) + (matchCode+240)/255 > olimit)) ) {
 44128              		.loc 1 1157 13 view .LVU14374
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 44129              		.loc 1 1183 13 view .LVU14375
1183:Core/Src/lz4.c ****                 *token += ML_MASK;
 44130              		.loc 1 1183 16 is_stmt 0 view .LVU14376
 44131 0a3c 0E2C     		cmp	r4, #14
 44132 0a3e 00D9     		bls	.LCB57248
 44133 0a40 C2E0     		b	.L1842	@long jump
 44134              	.LCB57248:
1195:Core/Src/lz4.c ****         }
 44135              		.loc 1 1195 17 is_stmt 1 view .LVU14377
1195:Core/Src/lz4.c ****         }
 44136              		.loc 1 1195 27 is_stmt 0 view .LVU14378
 44137 0a42 E4B2     		uxtb	r4, r4
 44138              	.LVL4642:
1195:Core/Src/lz4.c ****         }
 44139              		.loc 1 1195 24 view .LVU14379
 44140 0a44 3878     		ldrb	r0, [r7]
 44141 0a46 2418     		adds	r4, r4, r0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1067


 44142 0a48 3C70     		strb	r4, [r7]
 44143 0a4a 2F00     		movs	r7, r5
 44144              	.LVL4643:
 44145              	.L1787:
1195:Core/Src/lz4.c ****         }
 44146              		.loc 1 1195 24 view .LVU14380
 44147              	.LBE6153:
1198:Core/Src/lz4.c **** 
 44148              		.loc 1 1198 9 is_stmt 1 view .LVU14381
1200:Core/Src/lz4.c **** 
 44149              		.loc 1 1200 9 view .LVU14382
1203:Core/Src/lz4.c **** 
 44150              		.loc 1 1203 9 view .LVU14383
1203:Core/Src/lz4.c **** 
 44151              		.loc 1 1203 12 is_stmt 0 view .LVU14384
 44152 0a4c 089B     		ldr	r3, [sp, #32]
 44153 0a4e B342     		cmp	r3, r6
 44154 0a50 00D8     		bhi	.LCB57272
 44155 0a52 FFE0     		b	.L1814	@long jump
 44156              	.LCB57272:
 44157              	.LBB6183:
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 44158              		.loc 1 1206 13 is_stmt 1 view .LVU14385
1206:Core/Src/lz4.c ****             if (tableType == byPtr) {
 44159              		.loc 1 1206 46 is_stmt 0 view .LVU14386
 44160 0a54 B41E     		subs	r4, r6, #2
 44161              	.LVL4644:
 44162              	.LBB6184:
 44163              	.LBI6184:
 778:Core/Src/lz4.c **** {
 44164              		.loc 1 778 22 is_stmt 1 view .LVU14387
 44165              	.LBB6185:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 44166              		.loc 1 780 5 view .LVU14388
 781:Core/Src/lz4.c **** }
 44167              		.loc 1 781 5 view .LVU14389
 781:Core/Src/lz4.c **** }
 44168              		.loc 1 781 12 is_stmt 0 view .LVU14390
 44169 0a56 2000     		movs	r0, r4
 44170 0a58 FFF7FEFF 		bl	LZ4_read32
 44171              	.LVL4645:
 44172              	.LBB6186:
 44173              	.LBI6186:
 758:Core/Src/lz4.c **** {
 44174              		.loc 1 758 22 is_stmt 1 view .LVU14391
 44175              	.LBB6187:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 44176              		.loc 1 760 5 view .LVU14392
 763:Core/Src/lz4.c **** }
 44177              		.loc 1 763 9 view .LVU14393
 763:Core/Src/lz4.c **** }
 44178              		.loc 1 763 27 is_stmt 0 view .LVU14394
 44179 0a5c 8300     		lsls	r3, r0, #2
 44180 0a5e 1B18     		adds	r3, r3, r0
 44181 0a60 5B01     		lsls	r3, r3, #5
 44182 0a62 1B1A     		subs	r3, r3, r0
 44183 0a64 5A01     		lsls	r2, r3, #5
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1068


 44184 0a66 9B18     		adds	r3, r3, r2
 44185 0a68 9B00     		lsls	r3, r3, #2
 44186 0a6a 1B1A     		subs	r3, r3, r0
 44187 0a6c 5A01     		lsls	r2, r3, #5
 44188 0a6e D21A     		subs	r2, r2, r3
 44189 0a70 1302     		lsls	r3, r2, #8
 44190 0a72 9B1A     		subs	r3, r3, r2
 44191 0a74 1B01     		lsls	r3, r3, #4
 44192 0a76 1818     		adds	r0, r3, r0
 44193              	.LVL4646:
 763:Core/Src/lz4.c **** }
 44194              		.loc 1 763 42 view .LVU14395
 44195 0a78 000D     		lsrs	r0, r0, #20
 44196              	.LVL4647:
 763:Core/Src/lz4.c **** }
 44197              		.loc 1 763 42 view .LVU14396
 44198              	.LBE6187:
 44199              	.LBE6186:
 44200              	.LBE6185:
 44201              	.LBE6184:
1207:Core/Src/lz4.c ****                 LZ4_putPositionOnHash(ip-2, h, cctx->hashTable, tableType);
 44202              		.loc 1 1207 13 is_stmt 1 view .LVU14397
 44203              	.LBB6188:
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 44204              		.loc 1 1210 17 view .LVU14398
1210:Core/Src/lz4.c ****                 LZ4_putIndexOnHash(idx, h, cctx->hashTable, tableType);
 44205              		.loc 1 1210 46 is_stmt 0 view .LVU14399
 44206 0a7a 029D     		ldr	r5, [sp, #8]
 44207 0a7c 641B     		subs	r4, r4, r5
 44208              	.LVL4648:
1211:Core/Src/lz4.c ****         }   }
 44209              		.loc 1 1211 17 is_stmt 1 view .LVU14400
 44210              	.LBB6189:
 44211              	.LBI6189:
 796:Core/Src/lz4.c **** {
 44212              		.loc 1 796 23 view .LVU14401
 44213              	.LBE6189:
 44214              	.LBE6188:
 44215              	.LBE6183:
 44216              	.LBE6217:
 44217              	.LBE6227:
 44218              	.LBE6233:
 44219              	.LBE6239:
 44220              	.LBE6246:
 798:Core/Src/lz4.c ****     {
 44221              		.loc 1 798 5 view .LVU14402
 44222              	.LBB6247:
 44223              	.LBB6240:
 44224              	.LBB6234:
 44225              	.LBB6228:
 44226              	.LBB6218:
 44227              	.LBB6193:
 44228              	.LBB6192:
 44229              	.LBB6191:
 44230              	.LBB6190:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 44231              		.loc 1 803 19 view .LVU14403
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1069


 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 44232              		.loc 1 803 54 view .LVU14404
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 44233              		.loc 1 803 63 is_stmt 0 view .LVU14405
 44234 0a7e 8000     		lsls	r0, r0, #2
 44235              	.LVL4649:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 44236              		.loc 1 803 67 view .LVU14406
 44237 0a80 039B     		ldr	r3, [sp, #12]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 44238              		.loc 1 803 67 view .LVU14407
 44239 0a82 1C50     		str	r4, [r3, r0]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 44240              		.loc 1 803 74 is_stmt 1 view .LVU14408
 44241              	.LVL4650:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 44242              		.loc 1 803 74 is_stmt 0 view .LVU14409
 44243              	.LBE6190:
 44244              	.LBE6191:
 44245              	.LBE6192:
 44246              	.LBE6193:
1215:Core/Src/lz4.c **** 
 44247              		.loc 1 1215 9 is_stmt 1 view .LVU14410
 44248              	.LBB6194:
1225:Core/Src/lz4.c ****             U32 const current = (U32)(ip-base);
 44249              		.loc 1 1225 13 view .LVU14411
 44250              	.LBB6195:
 44251              	.LBI6195:
 778:Core/Src/lz4.c **** {
 44252              		.loc 1 778 22 view .LVU14412
 44253              	.LBB6196:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 44254              		.loc 1 780 5 view .LVU14413
 781:Core/Src/lz4.c **** }
 44255              		.loc 1 781 5 view .LVU14414
 781:Core/Src/lz4.c **** }
 44256              		.loc 1 781 12 is_stmt 0 view .LVU14415
 44257 0a84 3000     		movs	r0, r6
 44258 0a86 FFF7FEFF 		bl	LZ4_read32
 44259              	.LVL4651:
 44260              	.LBB6197:
 44261              	.LBI6197:
 758:Core/Src/lz4.c **** {
 44262              		.loc 1 758 22 is_stmt 1 view .LVU14416
 44263              	.LBB6198:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 44264              		.loc 1 760 5 view .LVU14417
 763:Core/Src/lz4.c **** }
 44265              		.loc 1 763 9 view .LVU14418
 763:Core/Src/lz4.c **** }
 44266              		.loc 1 763 27 is_stmt 0 view .LVU14419
 44267 0a8a 8300     		lsls	r3, r0, #2
 44268 0a8c 1B18     		adds	r3, r3, r0
 44269 0a8e 5B01     		lsls	r3, r3, #5
 44270 0a90 1B1A     		subs	r3, r3, r0
 44271 0a92 5A01     		lsls	r2, r3, #5
 44272 0a94 9B18     		adds	r3, r3, r2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1070


 44273 0a96 9B00     		lsls	r3, r3, #2
 44274 0a98 1B1A     		subs	r3, r3, r0
 44275 0a9a 5A01     		lsls	r2, r3, #5
 44276 0a9c D21A     		subs	r2, r2, r3
 44277 0a9e 1302     		lsls	r3, r2, #8
 44278 0aa0 9B1A     		subs	r3, r3, r2
 44279 0aa2 1B01     		lsls	r3, r3, #4
 44280 0aa4 1818     		adds	r0, r3, r0
 44281              	.LVL4652:
 763:Core/Src/lz4.c **** }
 44282              		.loc 1 763 42 view .LVU14420
 44283 0aa6 000D     		lsrs	r0, r0, #20
 44284              	.LVL4653:
 763:Core/Src/lz4.c **** }
 44285              		.loc 1 763 42 view .LVU14421
 44286              	.LBE6198:
 44287              	.LBE6197:
 44288              	.LBE6196:
 44289              	.LBE6195:
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 44290              		.loc 1 1226 13 is_stmt 1 view .LVU14422
1226:Core/Src/lz4.c ****             U32 matchIndex = LZ4_getIndexOnHash(h, cctx->hashTable, tableType);
 44291              		.loc 1 1226 41 is_stmt 0 view .LVU14423
 44292 0aa8 721B     		subs	r2, r6, r5
 44293 0aaa 9046     		mov	r8, r2
 44294              	.LVL4654:
1227:Core/Src/lz4.c ****             assert(matchIndex < current);
 44295              		.loc 1 1227 13 is_stmt 1 view .LVU14424
 44296              	.LBB6199:
 44297              	.LBI6199:
 827:Core/Src/lz4.c **** {
 44298              		.loc 1 827 22 view .LVU14425
 44299              	.LBB6200:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 44300              		.loc 1 829 5 view .LVU14426
 44301              	.LBE6200:
 44302              	.LBE6199:
 44303              	.LBE6194:
 44304              	.LBE6218:
 44305              	.LBE6228:
 44306              	.LBE6234:
 44307              	.LBE6240:
 44308              	.LBE6247:
 829:Core/Src/lz4.c ****     if (tableType == byU32) {
 44309              		.loc 1 829 44 view .LVU14427
 830:Core/Src/lz4.c ****         const U32* const hashTable = (const U32*) tableBase;
 44310              		.loc 1 830 5 view .LVU14428
 44311              	.LBB6248:
 44312              	.LBB6241:
 44313              	.LBB6235:
 44314              	.LBB6229:
 44315              	.LBB6219:
 44316              	.LBB6206:
 44317              	.LBB6202:
 44318              	.LBB6201:
 831:Core/Src/lz4.c ****         assert(h < (1U << (LZ4_MEMORY_USAGE-2)));
 44319              		.loc 1 831 9 view .LVU14429
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1071


 832:Core/Src/lz4.c ****         return hashTable[h];
 44320              		.loc 1 832 9 view .LVU14430
 833:Core/Src/lz4.c ****     }
 44321              		.loc 1 833 9 view .LVU14431
 833:Core/Src/lz4.c ****     }
 44322              		.loc 1 833 25 is_stmt 0 view .LVU14432
 44323 0aac 8000     		lsls	r0, r0, #2
 44324              	.LVL4655:
 833:Core/Src/lz4.c ****     }
 44325              		.loc 1 833 25 view .LVU14433
 44326 0aae 039B     		ldr	r3, [sp, #12]
 833:Core/Src/lz4.c ****     }
 44327              		.loc 1 833 25 view .LVU14434
 44328 0ab0 9C46     		mov	ip, r3
 44329 0ab2 6044     		add	r0, r0, ip
 44330 0ab4 0468     		ldr	r4, [r0]
 44331              	.LVL4656:
 833:Core/Src/lz4.c ****     }
 44332              		.loc 1 833 25 view .LVU14435
 44333              	.LBE6201:
 44334              	.LBE6202:
1228:Core/Src/lz4.c ****             if (dictDirective == usingDictCtx) {
 44335              		.loc 1 1228 13 is_stmt 1 view .LVU14436
1229:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 44336              		.loc 1 1229 13 view .LVU14437
1241:Core/Src/lz4.c ****                 if (matchIndex < startIndex) {
 44337              		.loc 1 1241 20 view .LVU14438
1242:Core/Src/lz4.c ****                     assert(dictBase);
 44338              		.loc 1 1242 17 view .LVU14439
1242:Core/Src/lz4.c ****                     assert(dictBase);
 44339              		.loc 1 1242 20 is_stmt 0 view .LVU14440
 44340 0ab6 079B     		ldr	r3, [sp, #28]
 44341 0ab8 A342     		cmp	r3, r4
 44342 0aba 00D8     		bhi	.LCB57472
 44343 0abc A7E0     		b	.L1788	@long jump
 44344              	.LCB57472:
1243:Core/Src/lz4.c ****                     match = dictBase + matchIndex;
 44345              		.loc 1 1243 21 is_stmt 1 view .LVU14441
1244:Core/Src/lz4.c ****                     lowLimit = dictionary;   /* required for match length counter */
 44346              		.loc 1 1244 21 view .LVU14442
1244:Core/Src/lz4.c ****                     lowLimit = dictionary;   /* required for match length counter */
 44347              		.loc 1 1244 27 is_stmt 0 view .LVU14443
 44348 0abe 0B9B     		ldr	r3, [sp, #44]
 44349 0ac0 9946     		mov	r9, r3
 44350 0ac2 A144     		add	r9, r9, r4
 44351              	.LVL4657:
1245:Core/Src/lz4.c ****                 } else {
 44352              		.loc 1 1245 21 is_stmt 1 view .LVU14444
1245:Core/Src/lz4.c ****                 } else {
 44353              		.loc 1 1245 30 is_stmt 0 view .LVU14445
 44354 0ac4 099B     		ldr	r3, [sp, #36]
 44355 0ac6 0693     		str	r3, [sp, #24]
 44356              	.LVL4658:
 44357              	.L1789:
1253:Core/Src/lz4.c ****             assert(matchIndex < current);
 44358              		.loc 1 1253 13 is_stmt 1 view .LVU14446
 44359              	.LBB6203:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1072


 44360              	.LBI6203:
 796:Core/Src/lz4.c **** {
 44361              		.loc 1 796 23 view .LVU14447
 44362              	.LBE6203:
 44363              	.LBE6206:
 44364              	.LBE6219:
 44365              	.LBE6229:
 44366              	.LBE6235:
 44367              	.LBE6241:
 44368              	.LBE6248:
 798:Core/Src/lz4.c ****     {
 44369              		.loc 1 798 5 view .LVU14448
 44370              	.LBB6249:
 44371              	.LBB6242:
 44372              	.LBB6236:
 44373              	.LBB6230:
 44374              	.LBB6220:
 44375              	.LBB6207:
 44376              	.LBB6205:
 44377              	.LBB6204:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 44378              		.loc 1 803 19 view .LVU14449
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 44379              		.loc 1 803 54 view .LVU14450
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 44380              		.loc 1 803 67 is_stmt 0 view .LVU14451
 44381 0ac8 4346     		mov	r3, r8
 44382              	.LVL4659:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 44383              		.loc 1 803 67 view .LVU14452
 44384 0aca 0360     		str	r3, [r0]
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 44385              		.loc 1 803 74 is_stmt 1 view .LVU14453
 44386              	.LVL4660:
 803:Core/Src/lz4.c ****     case byU16: { U16* hashTable = (U16*) tableBase; assert(idx < 65536); hashTable[h] = (U16)idx; 
 44387              		.loc 1 803 74 is_stmt 0 view .LVU14454
 44388              	.LBE6204:
 44389              	.LBE6205:
1254:Core/Src/lz4.c ****             if ( ((dictIssue==dictSmall) ? (matchIndex >= prefixIdxLimit) : 1)
 44390              		.loc 1 1254 13 is_stmt 1 view .LVU14455
1255:Core/Src/lz4.c ****               && (((tableType==byU16) && (LZ4_DISTANCE_MAX == LZ4_DISTANCE_ABSOLUTE_MAX)) ? 1 : (ma
 44391              		.loc 1 1255 13 view .LVU14456
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 44392              		.loc 1 1256 108 is_stmt 0 view .LVU14457
 44393 0acc 7D4B     		ldr	r3, .L1852
 44394 0ace E318     		adds	r3, r4, r3
1256:Core/Src/lz4.c ****               && (LZ4_read32(match) == LZ4_read32(ip)) ) {
 44395              		.loc 1 1256 15 view .LVU14458
 44396 0ad0 9845     		cmp	r8, r3
 44397 0ad2 00D9     		bls	.LCB57532
 44398 0ad4 A1E0     		b	.L1790	@long jump
 44399              	.LCB57532:
1257:Core/Src/lz4.c ****                 token=op++;
 44400              		.loc 1 1257 19 view .LVU14459
 44401 0ad6 4846     		mov	r0, r9
 44402 0ad8 FFF7FEFF 		bl	LZ4_read32
 44403              	.LVL4661:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1073


1257:Core/Src/lz4.c ****                 token=op++;
 44404              		.loc 1 1257 19 view .LVU14460
 44405 0adc 0500     		movs	r5, r0
 44406              	.LVL4662:
1257:Core/Src/lz4.c ****                 token=op++;
 44407              		.loc 1 1257 40 view .LVU14461
 44408 0ade 3000     		movs	r0, r6
 44409 0ae0 FFF7FEFF 		bl	LZ4_read32
 44410              	.LVL4663:
1257:Core/Src/lz4.c ****                 token=op++;
 44411              		.loc 1 1257 15 view .LVU14462
 44412 0ae4 8542     		cmp	r5, r0
 44413 0ae6 00D0     		beq	.LCB57544
 44414 0ae8 97E0     		b	.L1790	@long jump
 44415              	.LCB57544:
1258:Core/Src/lz4.c ****                 *token=0;
 44416              		.loc 1 1258 17 is_stmt 1 view .LVU14463
1258:Core/Src/lz4.c ****                 *token=0;
 44417              		.loc 1 1258 25 is_stmt 0 view .LVU14464
 44418 0aea 7D1C     		adds	r5, r7, #1
 44419              	.LVL4664:
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 44420              		.loc 1 1259 17 is_stmt 1 view .LVU14465
1259:Core/Src/lz4.c ****                 if (maybe_extMem) offset = current - matchIndex;
 44421              		.loc 1 1259 23 is_stmt 0 view .LVU14466
 44422 0aec 0023     		movs	r3, #0
 44423 0aee 3B70     		strb	r3, [r7]
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 44424              		.loc 1 1260 17 is_stmt 1 view .LVU14467
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 44425              		.loc 1 1260 35 view .LVU14468
1260:Core/Src/lz4.c ****                 DEBUGLOG(6, "seq.start:%i, literals=%u, match.start:%i",
 44426              		.loc 1 1260 42 is_stmt 0 view .LVU14469
 44427 0af0 4346     		mov	r3, r8
 44428 0af2 191B     		subs	r1, r3, r4
 44429              	.LVL4665:
1261:Core/Src/lz4.c ****                             (int)(anchor-(const BYTE*)source), 0, (int)(ip-(const BYTE*)source));
 44430              		.loc 1 1261 17 is_stmt 1 view .LVU14470
1262:Core/Src/lz4.c ****                 goto _next_match;
 44431              		.loc 1 1262 97 view .LVU14471
1263:Core/Src/lz4.c ****             }
 44432              		.loc 1 1263 17 view .LVU14472
 44433              	.L1791:
1263:Core/Src/lz4.c ****             }
 44434              		.loc 1 1263 17 is_stmt 0 view .LVU14473
 44435              	.LBE6207:
 44436              	.LBB6208:
1104:Core/Src/lz4.c ****                         (int)(anchor-(const BYTE*)source), litLength, (int)(ip-(const BYTE*)source)
 44437              		.loc 1 1104 13 is_stmt 1 view .LVU14474
1105:Core/Src/lz4.c ****         }
 44438              		.loc 1 1105 101 view .LVU14475
 44439              	.LBE6208:
1117:Core/Src/lz4.c ****             (op + 2 /* offset */ + 1 /* token */ + MFLIMIT - MINMATCH /* min last literals so last 
 44440              		.loc 1 1117 9 view .LVU14476
1125:Core/Src/lz4.c ****             DEBUGLOG(6, "             with offset=%u  (ext if > %i)", offset, (int)(ip - (const BYT
 44441              		.loc 1 1125 9 view .LVU14477
1126:Core/Src/lz4.c ****             assert(offset <= LZ4_DISTANCE_MAX && offset > 0);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1074


 44442              		.loc 1 1126 13 view .LVU14478
1126:Core/Src/lz4.c ****             assert(offset <= LZ4_DISTANCE_MAX && offset > 0);
 44443              		.loc 1 1126 111 view .LVU14479
1127:Core/Src/lz4.c ****             LZ4_writeLE16(op, (U16)offset); op+=2;
 44444              		.loc 1 1127 13 view .LVU14480
1128:Core/Src/lz4.c ****         } else  {
 44445              		.loc 1 1128 13 view .LVU14481
 44446 0af4 89B2     		uxth	r1, r1
 44447              	.LVL4666:
1128:Core/Src/lz4.c ****         } else  {
 44448              		.loc 1 1128 13 is_stmt 0 view .LVU14482
 44449 0af6 2800     		movs	r0, r5
 44450 0af8 FFF7FEFF 		bl	LZ4_writeLE16
 44451              	.LVL4667:
1128:Core/Src/lz4.c ****         } else  {
 44452              		.loc 1 1128 45 is_stmt 1 view .LVU14483
1128:Core/Src/lz4.c ****         } else  {
 44453              		.loc 1 1128 47 is_stmt 0 view .LVU14484
 44454 0afc 0235     		adds	r5, r5, #2
 44455              	.LVL4668:
 44456              	.LBB6209:
1136:Core/Src/lz4.c **** 
 44457              		.loc 1 1136 13 is_stmt 1 view .LVU14485
1138:Core/Src/lz4.c ****               && (lowLimit==dictionary) /* match within extDict */ ) {
 44458              		.loc 1 1138 13 view .LVU14486
1139:Core/Src/lz4.c ****                 const BYTE* limit = ip + (dictEnd-match);
 44459              		.loc 1 1139 15 is_stmt 0 view .LVU14487
 44460 0afe 099B     		ldr	r3, [sp, #36]
 44461 0b00 069A     		ldr	r2, [sp, #24]
 44462 0b02 9342     		cmp	r3, r2
 44463 0b04 00D1     		bne	.LCB57608
 44464 0b06 BEE6     		b	.L1843	@long jump
 44465              	.LCB57608:
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 44466              		.loc 1 1152 17 is_stmt 1 view .LVU14488
1152:Core/Src/lz4.c ****                 ip += (size_t)matchCode + MINMATCH;
 44467              		.loc 1 1152 29 is_stmt 0 view .LVU14489
 44468 0b08 331D     		adds	r3, r6, #4
 44469 0b0a 9B46     		mov	fp, r3
 44470 0b0c 0423     		movs	r3, #4
 44471 0b0e 4B44     		add	r3, r3, r9
 44472 0b10 9846     		mov	r8, r3
 44473              	.LVL4669:
 44474              	.LBB6182:
 44475              	.LBI6175:
 661:Core/Src/lz4.c **** {
 44476              		.loc 1 661 10 is_stmt 1 view .LVU14490
 44477              	.LBB6181:
 663:Core/Src/lz4.c **** 
 44478              		.loc 1 663 5 view .LVU14491
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 44479              		.loc 1 665 5 view .LVU14492
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 44480              		.loc 1 665 9 is_stmt 0 view .LVU14493
 44481 0b12 0C9B     		ldr	r3, [sp, #48]
 44482              	.LVL4670:
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1075


 44483              		.loc 1 665 9 view .LVU14494
 44484 0b14 0822     		movs	r2, #8
 44485 0b16 5242     		rsbs	r2, r2, #0
 44486 0b18 9446     		mov	ip, r2
 44487 0b1a 6344     		add	r3, r3, ip
 44488 0b1c 9A46     		mov	r10, r3
 665:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 44489              		.loc 1 665 8 view .LVU14495
 44490 0b1e 9B45     		cmp	fp, r3
 44491 0b20 2ED2     		bcs	.L1813
 44492              	.LBB6178:
 666:Core/Src/lz4.c ****         if (!diff) {
 44493              		.loc 1 666 9 is_stmt 1 view .LVU14496
 666:Core/Src/lz4.c ****         if (!diff) {
 44494              		.loc 1 666 28 is_stmt 0 view .LVU14497
 44495 0b22 4046     		mov	r0, r8
 44496 0b24 FFF7FEFF 		bl	LZ4_read_ARCH
 44497              	.LVL4671:
 44498 0b28 0400     		movs	r4, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 44499              		.loc 1 666 52 view .LVU14498
 44500 0b2a 5846     		mov	r0, fp
 44501 0b2c FFF7FEFF 		bl	LZ4_read_ARCH
 44502              	.LVL4672:
 44503 0b30 0300     		movs	r3, r0
 666:Core/Src/lz4.c ****         if (!diff) {
 44504              		.loc 1 666 21 view .LVU14499
 44505 0b32 2000     		movs	r0, r4
 44506 0b34 5840     		eors	r0, r3
 44507              	.LVL4673:
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 44508              		.loc 1 667 9 is_stmt 1 view .LVU14500
 667:Core/Src/lz4.c ****             pIn+=STEPSIZE; pMatch+=STEPSIZE;
 44509              		.loc 1 667 12 is_stmt 0 view .LVU14501
 44510 0b36 9C42     		cmp	r4, r3
 44511 0b38 00D0     		beq	.LCB57650
 44512 0b3a 7AE7     		b	.L1777	@long jump
 44513              	.LCB57650:
 668:Core/Src/lz4.c ****         } else {
 44514              		.loc 1 668 13 is_stmt 1 view .LVU14502
 668:Core/Src/lz4.c ****         } else {
 44515              		.loc 1 668 16 is_stmt 0 view .LVU14503
 44516 0b3c 3400     		movs	r4, r6
 44517 0b3e 0834     		adds	r4, r4, #8
 44518              	.LVL4674:
 668:Core/Src/lz4.c ****         } else {
 44519              		.loc 1 668 28 is_stmt 1 view .LVU14504
 668:Core/Src/lz4.c ****         } else {
 44520              		.loc 1 668 34 is_stmt 0 view .LVU14505
 44521 0b40 0823     		movs	r3, #8
 44522 0b42 4B44     		add	r3, r3, r9
 44523 0b44 9846     		mov	r8, r3
 44524              	.LVL4675:
 668:Core/Src/lz4.c ****         } else {
 44525              		.loc 1 668 34 view .LVU14506
 44526 0b46 A946     		mov	r9, r5
 44527              	.LVL4676:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1076


 668:Core/Src/lz4.c ****         } else {
 44528              		.loc 1 668 34 view .LVU14507
 44529 0b48 2500     		movs	r5, r4
 44530              	.LVL4677:
 44531              	.L1780:
 668:Core/Src/lz4.c ****         } else {
 44532              		.loc 1 668 34 view .LVU14508
 44533              	.LBE6178:
 673:Core/Src/lz4.c ****         reg_t const diff = LZ4_read_ARCH(pMatch) ^ LZ4_read_ARCH(pIn);
 44534              		.loc 1 673 11 is_stmt 1 view .LVU14509
 44535 0b4a 5545     		cmp	r5, r10
 44536 0b4c 1BD2     		bcs	.L1844
 44537              	.LBB6179:
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 44538              		.loc 1 674 9 view .LVU14510
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 44539              		.loc 1 674 28 is_stmt 0 view .LVU14511
 44540 0b4e 4046     		mov	r0, r8
 44541 0b50 FFF7FEFF 		bl	LZ4_read_ARCH
 44542              	.LVL4678:
 44543 0b54 0400     		movs	r4, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 44544              		.loc 1 674 52 view .LVU14512
 44545 0b56 2800     		movs	r0, r5
 44546 0b58 FFF7FEFF 		bl	LZ4_read_ARCH
 44547              	.LVL4679:
 44548 0b5c 0300     		movs	r3, r0
 674:Core/Src/lz4.c ****         if (!diff) { pIn+=STEPSIZE; pMatch+=STEPSIZE; continue; }
 44549              		.loc 1 674 21 view .LVU14513
 44550 0b5e 2000     		movs	r0, r4
 44551 0b60 5840     		eors	r0, r3
 44552              	.LVL4680:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 44553              		.loc 1 675 9 is_stmt 1 view .LVU14514
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 44554              		.loc 1 675 12 is_stmt 0 view .LVU14515
 44555 0b62 9C42     		cmp	r4, r3
 44556 0b64 07D0     		beq	.L1845
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 44557              		.loc 1 676 16 view .LVU14516
 44558 0b66 2C00     		movs	r4, r5
 44559 0b68 4D46     		mov	r5, r9
 44560              	.LVL4681:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 44561              		.loc 1 676 9 is_stmt 1 view .LVU14517
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 44562              		.loc 1 676 16 is_stmt 0 view .LVU14518
 44563 0b6a FFF7FEFF 		bl	LZ4_NbCommonBytes
 44564              	.LVL4682:
 676:Core/Src/lz4.c ****         return (unsigned)(pIn - pStart);
 44565              		.loc 1 676 13 view .LVU14519
 44566 0b6e 2418     		adds	r4, r4, r0
 44567              	.LVL4683:
 677:Core/Src/lz4.c ****     }
 44568              		.loc 1 677 9 is_stmt 1 view .LVU14520
 677:Core/Src/lz4.c ****     }
 44569              		.loc 1 677 31 is_stmt 0 view .LVU14521
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1077


 44570 0b70 5B46     		mov	r3, fp
 44571 0b72 E41A     		subs	r4, r4, r3
 44572              	.LVL4684:
 677:Core/Src/lz4.c ****     }
 44573              		.loc 1 677 16 view .LVU14522
 44574 0b74 60E7     		b	.L1778
 44575              	.LVL4685:
 44576              	.L1845:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 44577              		.loc 1 675 22 is_stmt 1 view .LVU14523
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 44578              		.loc 1 675 25 is_stmt 0 view .LVU14524
 44579 0b76 0435     		adds	r5, r5, #4
 44580              	.LVL4686:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 44581              		.loc 1 675 37 is_stmt 1 view .LVU14525
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 44582              		.loc 1 675 43 is_stmt 0 view .LVU14526
 44583 0b78 0423     		movs	r3, #4
 44584 0b7a 9C46     		mov	ip, r3
 44585 0b7c E044     		add	r8, r8, ip
 44586              	.LVL4687:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 44587              		.loc 1 675 55 is_stmt 1 view .LVU14527
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 44588              		.loc 1 675 9 is_stmt 0 view .LVU14528
 44589 0b7e E4E7     		b	.L1780
 44590              	.LVL4688:
 44591              	.L1813:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 44592              		.loc 1 675 9 view .LVU14529
 44593              	.LBE6179:
 44594              	.LBB6180:
 44595 0b80 A946     		mov	r9, r5
 44596              	.LVL4689:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 44597              		.loc 1 675 9 view .LVU14530
 44598 0b82 5D46     		mov	r5, fp
 44599              	.LVL4690:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 44600              		.loc 1 675 9 view .LVU14531
 44601 0b84 E1E7     		b	.L1780
 44602              	.LVL4691:
 44603              	.L1844:
 675:Core/Src/lz4.c ****         pIn += LZ4_NbCommonBytes(diff);
 44604              		.loc 1 675 9 view .LVU14532
 44605              	.LBE6180:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44606              		.loc 1 681 23 view .LVU14533
 44607 0b86 2C00     		movs	r4, r5
 44608 0b88 4D46     		mov	r5, r9
 44609              	.LVL4692:
 680:Core/Src/lz4.c ****     if ((pIn<(pInLimit-1)) && (LZ4_read16(pMatch) == LZ4_read16(pIn))) { pIn+=2; pMatch+=2; }
 44610              		.loc 1 680 5 is_stmt 1 view .LVU14534
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44611              		.loc 1 681 5 view .LVU14535
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1078


 44612              		.loc 1 681 23 is_stmt 0 view .LVU14536
 44613 0b8a 0C9B     		ldr	r3, [sp, #48]
 44614 0b8c 063B     		subs	r3, r3, #6
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44615              		.loc 1 681 8 view .LVU14537
 44616 0b8e 9C42     		cmp	r4, r3
 44617 0b90 08D2     		bcs	.L1782
 44618              	.LVL4693:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44619              		.loc 1 681 32 view .LVU14538
 44620 0b92 4046     		mov	r0, r8
 44621 0b94 FFF7FEFF 		bl	LZ4_read16
 44622              	.LVL4694:
 44623 0b98 8146     		mov	r9, r0
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44624              		.loc 1 681 54 view .LVU14539
 44625 0b9a 2000     		movs	r0, r4
 44626 0b9c FFF7FEFF 		bl	LZ4_read16
 44627              	.LVL4695:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44628              		.loc 1 681 28 view .LVU14540
 44629 0ba0 8145     		cmp	r9, r0
 44630 0ba2 0AD0     		beq	.L1846
 44631              	.L1782:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 44632              		.loc 1 682 5 is_stmt 1 view .LVU14541
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 44633              		.loc 1 682 8 is_stmt 0 view .LVU14542
 44634 0ba4 0F9B     		ldr	r3, [sp, #60]
 44635 0ba6 A342     		cmp	r3, r4
 44636 0ba8 04D9     		bls	.L1783
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 44637              		.loc 1 682 28 view .LVU14543
 44638 0baa 4346     		mov	r3, r8
 44639 0bac 1A78     		ldrb	r2, [r3]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 44640              		.loc 1 682 39 view .LVU14544
 44641 0bae 2378     		ldrb	r3, [r4]
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 44642              		.loc 1 682 24 view .LVU14545
 44643 0bb0 9A42     		cmp	r2, r3
 44644 0bb2 07D0     		beq	.L1847
 44645              	.L1783:
 683:Core/Src/lz4.c **** }
 44646              		.loc 1 683 5 is_stmt 1 view .LVU14546
 683:Core/Src/lz4.c **** }
 44647              		.loc 1 683 27 is_stmt 0 view .LVU14547
 44648 0bb4 5B46     		mov	r3, fp
 44649 0bb6 E41A     		subs	r4, r4, r3
 44650              	.LVL4696:
 683:Core/Src/lz4.c **** }
 44651              		.loc 1 683 12 view .LVU14548
 44652 0bb8 3EE7     		b	.L1778
 44653              	.LVL4697:
 44654              	.L1846:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44655              		.loc 1 681 74 is_stmt 1 view .LVU14549
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1079


 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44656              		.loc 1 681 77 is_stmt 0 view .LVU14550
 44657 0bba 0234     		adds	r4, r4, #2
 44658              	.LVL4698:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44659              		.loc 1 681 82 is_stmt 1 view .LVU14551
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44660              		.loc 1 681 88 is_stmt 0 view .LVU14552
 44661 0bbc 0223     		movs	r3, #2
 44662 0bbe 9C46     		mov	ip, r3
 44663 0bc0 E044     		add	r8, r8, ip
 44664              	.LVL4699:
 681:Core/Src/lz4.c ****     if ((pIn<pInLimit) && (*pMatch == *pIn)) pIn++;
 44665              		.loc 1 681 88 view .LVU14553
 44666 0bc2 EFE7     		b	.L1782
 44667              	.L1847:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 44668              		.loc 1 682 46 is_stmt 1 view .LVU14554
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 44669              		.loc 1 682 49 is_stmt 0 view .LVU14555
 44670 0bc4 0134     		adds	r4, r4, #1
 44671              	.LVL4700:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 44672              		.loc 1 682 49 view .LVU14556
 44673 0bc6 F5E7     		b	.L1783
 44674              	.LVL4701:
 44675              	.L1842:
 682:Core/Src/lz4.c ****     return (unsigned)(pIn - pStart);
 44676              		.loc 1 682 49 view .LVU14557
 44677              	.LBE6181:
 44678              	.LBE6182:
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 44679              		.loc 1 1184 17 is_stmt 1 view .LVU14558
1184:Core/Src/lz4.c ****                 matchCode -= ML_MASK;
 44680              		.loc 1 1184 24 is_stmt 0 view .LVU14559
 44681 0bc8 3B78     		ldrb	r3, [r7]
 44682 0bca 0F33     		adds	r3, r3, #15
 44683 0bcc 3B70     		strb	r3, [r7]
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 44684              		.loc 1 1185 17 is_stmt 1 view .LVU14560
1185:Core/Src/lz4.c ****                 LZ4_write32(op, 0xFFFFFFFF);
 44685              		.loc 1 1185 27 is_stmt 0 view .LVU14561
 44686 0bce 0F3C     		subs	r4, r4, #15
 44687              	.LVL4702:
1186:Core/Src/lz4.c ****                 while (matchCode >= 4*255) {
 44688              		.loc 1 1186 17 is_stmt 1 view .LVU14562
 44689 0bd0 0121     		movs	r1, #1
 44690 0bd2 4942     		rsbs	r1, r1, #0
 44691 0bd4 2800     		movs	r0, r5
 44692 0bd6 FFF7FEFF 		bl	LZ4_write32
 44693              	.LVL4703:
1187:Core/Src/lz4.c ****                     op+=4;
 44694              		.loc 1 1187 17 view .LVU14563
1187:Core/Src/lz4.c ****                     op+=4;
 44695              		.loc 1 1187 23 is_stmt 0 view .LVU14564
 44696 0bda 08E0     		b	.L1785
 44697              	.L1786:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1080


1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 44698              		.loc 1 1188 21 is_stmt 1 view .LVU14565
1188:Core/Src/lz4.c ****                     LZ4_write32(op, 0xFFFFFFFF);
 44699              		.loc 1 1188 23 is_stmt 0 view .LVU14566
 44700 0bdc 0435     		adds	r5, r5, #4
 44701              	.LVL4704:
1189:Core/Src/lz4.c ****                     matchCode -= 4*255;
 44702              		.loc 1 1189 21 is_stmt 1 view .LVU14567
 44703 0bde 0121     		movs	r1, #1
 44704 0be0 4942     		rsbs	r1, r1, #0
 44705 0be2 2800     		movs	r0, r5
 44706 0be4 FFF7FEFF 		bl	LZ4_write32
 44707              	.LVL4705:
1190:Core/Src/lz4.c ****                 }
 44708              		.loc 1 1190 21 view .LVU14568
1190:Core/Src/lz4.c ****                 }
 44709              		.loc 1 1190 31 is_stmt 0 view .LVU14569
 44710 0be8 374B     		ldr	r3, .L1852+4
 44711 0bea 9C46     		mov	ip, r3
 44712 0bec 6444     		add	r4, r4, ip
 44713              	.LVL4706:
 44714              	.L1785:
1187:Core/Src/lz4.c ****                     op+=4;
 44715              		.loc 1 1187 23 is_stmt 1 view .LVU14570
 44716 0bee FF23     		movs	r3, #255
 44717 0bf0 9B00     		lsls	r3, r3, #2
 44718 0bf2 9C42     		cmp	r4, r3
 44719 0bf4 F2D2     		bcs	.L1786
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 44720              		.loc 1 1192 17 view .LVU14571
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 44721              		.loc 1 1192 33 is_stmt 0 view .LVU14572
 44722 0bf6 FF21     		movs	r1, #255
 44723 0bf8 2000     		movs	r0, r4
 44724 0bfa FFF7FEFF 		bl	__aeabi_uidiv
 44725              	.LVL4707:
1192:Core/Src/lz4.c ****                 *op++ = (BYTE)(matchCode % 255);
 44726              		.loc 1 1192 20 view .LVU14573
 44727 0bfe 2D18     		adds	r5, r5, r0
 44728              	.LVL4708:
1193:Core/Src/lz4.c ****             } else
 44729              		.loc 1 1193 17 is_stmt 1 view .LVU14574
1193:Core/Src/lz4.c ****             } else
 44730              		.loc 1 1193 42 is_stmt 0 view .LVU14575
 44731 0c00 FF21     		movs	r1, #255
 44732 0c02 2000     		movs	r0, r4
 44733 0c04 FFF7FEFF 		bl	__aeabi_uidivmod
 44734              	.LVL4709:
1193:Core/Src/lz4.c ****             } else
 44735              		.loc 1 1193 20 view .LVU14576
 44736 0c08 6F1C     		adds	r7, r5, #1
 44737              	.LVL4710:
1193:Core/Src/lz4.c ****             } else
 44738              		.loc 1 1193 23 view .LVU14577
 44739 0c0a 2970     		strb	r1, [r5]
 44740 0c0c 1EE7     		b	.L1787
 44741              	.LVL4711:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1081


 44742              	.L1788:
1193:Core/Src/lz4.c ****             } else
 44743              		.loc 1 1193 23 view .LVU14578
 44744              	.LBE6209:
 44745              	.LBB6210:
1247:Core/Src/lz4.c ****                     lowLimit = (const BYTE*)source;   /* required for match length counter */
 44746              		.loc 1 1247 21 is_stmt 1 view .LVU14579
1247:Core/Src/lz4.c ****                     lowLimit = (const BYTE*)source;   /* required for match length counter */
 44747              		.loc 1 1247 27 is_stmt 0 view .LVU14580
 44748 0c0e 029B     		ldr	r3, [sp, #8]
 44749 0c10 9946     		mov	r9, r3
 44750 0c12 A144     		add	r9, r9, r4
 44751              	.LVL4712:
1248:Core/Src/lz4.c ****                 }
 44752              		.loc 1 1248 21 is_stmt 1 view .LVU14581
1248:Core/Src/lz4.c ****                 }
 44753              		.loc 1 1248 30 is_stmt 0 view .LVU14582
 44754 0c14 019B     		ldr	r3, [sp, #4]
 44755 0c16 0693     		str	r3, [sp, #24]
 44756 0c18 56E7     		b	.L1789
 44757              	.LVL4713:
 44758              	.L1790:
1248:Core/Src/lz4.c ****                 }
 44759              		.loc 1 1248 30 view .LVU14583
 44760              	.LBE6210:
1268:Core/Src/lz4.c **** 
 44761              		.loc 1 1268 18 view .LVU14584
 44762 0c1a B346     		mov	fp, r6
 44763 0c1c 0E97     		str	r7, [sp, #56]
1268:Core/Src/lz4.c **** 
 44764              		.loc 1 1268 9 is_stmt 1 view .LVU14585
1268:Core/Src/lz4.c **** 
 44765              		.loc 1 1268 18 is_stmt 0 view .LVU14586
 44766 0c1e 0136     		adds	r6, r6, #1
 44767              	.LVL4714:
 44768              	.LBB6211:
 44769              	.LBI6211:
 778:Core/Src/lz4.c **** {
 44770              		.loc 1 778 22 is_stmt 1 view .LVU14587
 44771              	.LBB6212:
 780:Core/Src/lz4.c ****     return LZ4_hash4(LZ4_read32(p), tableType);
 44772              		.loc 1 780 5 view .LVU14588
 781:Core/Src/lz4.c **** }
 44773              		.loc 1 781 5 view .LVU14589
 781:Core/Src/lz4.c **** }
 44774              		.loc 1 781 12 is_stmt 0 view .LVU14590
 44775 0c20 3000     		movs	r0, r6
 44776 0c22 FFF7FEFF 		bl	LZ4_read32
 44777              	.LVL4715:
 44778              	.LBB6213:
 44779              	.LBI6213:
 758:Core/Src/lz4.c **** {
 44780              		.loc 1 758 22 is_stmt 1 view .LVU14591
 44781              	.LBB6214:
 760:Core/Src/lz4.c ****         return ((sequence * 2654435761U) >> ((MINMATCH*8)-(LZ4_HASHLOG+1)));
 44782              		.loc 1 760 5 view .LVU14592
 763:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1082


 44783              		.loc 1 763 9 view .LVU14593
 763:Core/Src/lz4.c **** }
 44784              		.loc 1 763 27 is_stmt 0 view .LVU14594
 44785 0c26 8300     		lsls	r3, r0, #2
 44786 0c28 1B18     		adds	r3, r3, r0
 44787 0c2a 5B01     		lsls	r3, r3, #5
 44788 0c2c 1B1A     		subs	r3, r3, r0
 44789 0c2e 5A01     		lsls	r2, r3, #5
 44790 0c30 9B18     		adds	r3, r3, r2
 44791 0c32 9B00     		lsls	r3, r3, #2
 44792 0c34 1B1A     		subs	r3, r3, r0
 44793 0c36 5D01     		lsls	r5, r3, #5
 44794 0c38 EB1A     		subs	r3, r5, r3
 44795 0c3a 1D02     		lsls	r5, r3, #8
 44796 0c3c ED1A     		subs	r5, r5, r3
 44797 0c3e 2D01     		lsls	r5, r5, #4
 44798 0c40 2D18     		adds	r5, r5, r0
 763:Core/Src/lz4.c **** }
 44799              		.loc 1 763 42 view .LVU14595
 44800 0c42 2D0D     		lsrs	r5, r5, #20
 44801 0c44 5B46     		mov	r3, fp
 44802 0c46 0D93     		str	r3, [sp, #52]
 44803 0c48 82E5     		b	.L1792
 44804              	.LVL4716:
 44805              	.L1809:
 763:Core/Src/lz4.c **** }
 44806              		.loc 1 763 42 view .LVU14596
 44807              	.LBE6214:
 44808              	.LBE6213:
 44809              	.LBE6212:
 44810              	.LBE6211:
 44811              	.LBE6220:
 946:Core/Src/lz4.c ****     BYTE* const olimit = op + maxOutputSize;
 44812              		.loc 1 946 11 view .LVU14597
 44813 0c4a 0A9B     		ldr	r3, [sp, #40]
 44814 0c4c 0E93     		str	r3, [sp, #56]
 934:Core/Src/lz4.c ****     const BYTE* const iend = ip + inputSize;
 44815              		.loc 1 934 17 view .LVU14598
 44816 0c4e 019B     		ldr	r3, [sp, #4]
 44817 0c50 0D93     		str	r3, [sp, #52]
 44818 0c52 04E0     		b	.L1745
 44819              	.LVL4717:
 44820              	.L1814:
 44821              	.LBB6221:
1200:Core/Src/lz4.c **** 
 44822              		.loc 1 1200 16 view .LVU14599
 44823 0c54 0E97     		str	r7, [sp, #56]
 44824 0c56 039F     		ldr	r7, [sp, #12]
 44825              	.LVL4718:
1200:Core/Src/lz4.c **** 
 44826              		.loc 1 1200 16 view .LVU14600
 44827 0c58 0D96     		str	r6, [sp, #52]
 44828 0c5a 00E0     		b	.L1745
 44829              	.LVL4719:
 44830              	.L1816:
1200:Core/Src/lz4.c **** 
 44831              		.loc 1 1200 16 view .LVU14601
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1083


 44832 0c5c 039F     		ldr	r7, [sp, #12]
 44833              	.LVL4720:
 44834              	.L1745:
1200:Core/Src/lz4.c **** 
 44835              		.loc 1 1200 16 view .LVU14602
 44836              	.LBE6221:
 44837              	.LBB6222:
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 44838              		.loc 1 1274 9 is_stmt 1 view .LVU14603
1274:Core/Src/lz4.c ****         if ( (outputDirective) &&  /* Check output buffer overflow */
 44839              		.loc 1 1274 40 is_stmt 0 view .LVU14604
 44840 0c5e 0C9B     		ldr	r3, [sp, #48]
 44841 0c60 0D9A     		ldr	r2, [sp, #52]
 44842 0c62 9D1A     		subs	r5, r3, r2
 44843              	.LVL4721:
1275:Core/Src/lz4.c ****             (op + lastRun + 1 + ((lastRun+255-RUN_MASK)/255) > olimit)) {
 44844              		.loc 1 1275 9 is_stmt 1 view .LVU14605
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 44845              		.loc 1 1287 9 view .LVU14606
1287:Core/Src/lz4.c ****         if (lastRun >= RUN_MASK) {
 44846              		.loc 1 1287 69 view .LVU14607
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 44847              		.loc 1 1288 9 view .LVU14608
1288:Core/Src/lz4.c ****             size_t accumulator = lastRun - RUN_MASK;
 44848              		.loc 1 1288 12 is_stmt 0 view .LVU14609
 44849 0c64 0E2D     		cmp	r5, #14
 44850 0c66 17D9     		bls	.L1793
 44851              	.LBB6223:
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 44852              		.loc 1 1289 13 is_stmt 1 view .LVU14610
1289:Core/Src/lz4.c ****             *op++ = RUN_MASK << ML_BITS;
 44853              		.loc 1 1289 20 is_stmt 0 view .LVU14611
 44854 0c68 2A00     		movs	r2, r5
 44855 0c6a 0F3A     		subs	r2, r2, #15
 44856              	.LVL4722:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 44857              		.loc 1 1290 13 is_stmt 1 view .LVU14612
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 44858              		.loc 1 1290 16 is_stmt 0 view .LVU14613
 44859 0c6c 0E98     		ldr	r0, [sp, #56]
 44860 0c6e 431C     		adds	r3, r0, #1
 44861              	.LVL4723:
1290:Core/Src/lz4.c ****             for(; accumulator >= 255 ; accumulator-=255) *op++ = 255;
 44862              		.loc 1 1290 19 view .LVU14614
 44863 0c70 F021     		movs	r1, #240
 44864 0c72 0170     		strb	r1, [r0]
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 44865              		.loc 1 1291 13 is_stmt 1 view .LVU14615
 44866 0c74 03E0     		b	.L1794
 44867              	.L1795:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 44868              		.loc 1 1291 58 view .LVU14616
 44869              	.LVL4724:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 44870              		.loc 1 1291 64 is_stmt 0 view .LVU14617
 44871 0c76 FF21     		movs	r1, #255
 44872 0c78 1970     		strb	r1, [r3]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1084


1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 44873              		.loc 1 1291 40 is_stmt 1 view .LVU14618
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 44874              		.loc 1 1291 51 is_stmt 0 view .LVU14619
 44875 0c7a FF3A     		subs	r2, r2, #255
 44876              	.LVL4725:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 44877              		.loc 1 1291 61 view .LVU14620
 44878 0c7c 0133     		adds	r3, r3, #1
 44879              	.LVL4726:
 44880              	.L1794:
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 44881              		.loc 1 1291 19 is_stmt 1 view .LVU14621
1291:Core/Src/lz4.c ****             *op++ = (BYTE) accumulator;
 44882              		.loc 1 1291 13 is_stmt 0 view .LVU14622
 44883 0c7e FE2A     		cmp	r2, #254
 44884 0c80 F9D8     		bhi	.L1795
1292:Core/Src/lz4.c ****         } else {
 44885              		.loc 1 1292 13 is_stmt 1 view .LVU14623
1292:Core/Src/lz4.c ****         } else {
 44886              		.loc 1 1292 16 is_stmt 0 view .LVU14624
 44887 0c82 5C1C     		adds	r4, r3, #1
 44888              	.LVL4727:
1292:Core/Src/lz4.c ****         } else {
 44889              		.loc 1 1292 19 view .LVU14625
 44890 0c84 1A70     		strb	r2, [r3]
 44891              	.LVL4728:
 44892              	.L1796:
1292:Core/Src/lz4.c ****         } else {
 44893              		.loc 1 1292 19 view .LVU14626
 44894              	.LBE6223:
1296:Core/Src/lz4.c ****         ip = anchor + lastRun;
 44895              		.loc 1 1296 9 is_stmt 1 view .LVU14627
 44896 0c86 2A00     		movs	r2, r5
 44897 0c88 0D99     		ldr	r1, [sp, #52]
 44898 0c8a 2000     		movs	r0, r4
 44899 0c8c FFF7FEFF 		bl	memcpy
 44900              	.LVL4729:
1297:Core/Src/lz4.c ****         op += lastRun;
 44901              		.loc 1 1297 9 view .LVU14628
1298:Core/Src/lz4.c ****     }
 44902              		.loc 1 1298 9 view .LVU14629
1298:Core/Src/lz4.c ****     }
 44903              		.loc 1 1298 12 is_stmt 0 view .LVU14630
 44904 0c90 6419     		adds	r4, r4, r5
 44905              	.LVL4730:
1298:Core/Src/lz4.c ****     }
 44906              		.loc 1 1298 12 view .LVU14631
 44907              	.LBE6222:
1301:Core/Src/lz4.c ****         *inputConsumed = (int) (((const char*)ip)-source);
 44908              		.loc 1 1301 5 is_stmt 1 view .LVU14632
1304:Core/Src/lz4.c ****     assert(result > 0);
 44909              		.loc 1 1304 5 view .LVU14633
1304:Core/Src/lz4.c ****     assert(result > 0);
 44910              		.loc 1 1304 12 is_stmt 0 view .LVU14634
 44911 0c92 0A9B     		ldr	r3, [sp, #40]
 44912 0c94 E01A     		subs	r0, r4, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1085


 44913              	.LVL4731:
1305:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_compress_generic: compressed %i bytes into %i bytes", inputSize, result);
 44914              		.loc 1 1305 5 is_stmt 1 view .LVU14635
1306:Core/Src/lz4.c ****     return result;
 44915              		.loc 1 1306 5 view .LVU14636
1306:Core/Src/lz4.c ****     return result;
 44916              		.loc 1 1306 94 view .LVU14637
1307:Core/Src/lz4.c **** }
 44917              		.loc 1 1307 5 view .LVU14638
1307:Core/Src/lz4.c **** }
 44918              		.loc 1 1307 12 is_stmt 0 view .LVU14639
 44919 0c96 07E0     		b	.L1686
 44920              	.LVL4732:
 44921              	.L1793:
 44922              	.LBB6224:
1294:Core/Src/lz4.c ****         }
 44923              		.loc 1 1294 13 is_stmt 1 view .LVU14640
1294:Core/Src/lz4.c ****         }
 44924              		.loc 1 1294 16 is_stmt 0 view .LVU14641
 44925 0c98 0E9A     		ldr	r2, [sp, #56]
 44926              	.LVL4733:
1294:Core/Src/lz4.c ****         }
 44927              		.loc 1 1294 16 view .LVU14642
 44928 0c9a 541C     		adds	r4, r2, #1
 44929              	.LVL4734:
1294:Core/Src/lz4.c ****         }
 44930              		.loc 1 1294 21 view .LVU14643
 44931 0c9c 2B01     		lsls	r3, r5, #4
1294:Core/Src/lz4.c ****         }
 44932              		.loc 1 1294 19 view .LVU14644
 44933 0c9e 1370     		strb	r3, [r2]
 44934 0ca0 F1E7     		b	.L1796
 44935              	.LVL4735:
 44936              	.L1797:
1294:Core/Src/lz4.c ****         }
 44937              		.loc 1 1294 19 view .LVU14645
 44938              	.LBE6224:
 44939              	.LBE6230:
 44940              	.LBE6236:
 44941              	.LBE6242:
 44942              	.LBE6249:
 44943              	.LBB6250:
 44944              	.LBB6102:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 44945              		.loc 1 1330 58 view .LVU14646
 44946 0ca2 0020     		movs	r0, #0
 44947 0ca4 00E0     		b	.L1686
 44948              	.LVL4736:
 44949              	.L1806:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 44950              		.loc 1 1330 58 view .LVU14647
 44951              	.LBE6102:
 44952              	.LBE6250:
 44953              	.LBB6251:
 44954              	.LBB6243:
 44955 0ca6 0020     		movs	r0, #0
 44956              	.LVL4737:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1086


 44957              	.L1686:
1330:Core/Src/lz4.c ****     if (srcSize == 0) {   /* src == NULL supported if srcSize == 0 */
 44958              		.loc 1 1330 58 view .LVU14648
 44959              	.LBE6243:
 44960              	.LBE6251:
1732:Core/Src/lz4.c ****     streamPtr->dictSize = (U32)srcSize;
 44961              		.loc 1 1732 5 is_stmt 1 view .LVU14649
1732:Core/Src/lz4.c ****     streamPtr->dictSize = (U32)srcSize;
 44962              		.loc 1 1732 27 is_stmt 0 view .LVU14650
 44963 0ca8 8023     		movs	r3, #128
 44964 0caa DB01     		lsls	r3, r3, #7
 44965 0cac 019A     		ldr	r2, [sp, #4]
 44966 0cae FA50     		str	r2, [r7, r3]
1733:Core/Src/lz4.c **** 
 44967              		.loc 1 1733 5 is_stmt 1 view .LVU14651
1733:Core/Src/lz4.c **** 
 44968              		.loc 1 1733 25 is_stmt 0 view .LVU14652
 44969 0cb0 064B     		ldr	r3, .L1852+8
 44970 0cb2 049A     		ldr	r2, [sp, #16]
 44971 0cb4 FA50     		str	r2, [r7, r3]
1735:Core/Src/lz4.c **** }
 44972              		.loc 1 1735 5 is_stmt 1 view .LVU14653
1736:Core/Src/lz4.c **** 
 44973              		.loc 1 1736 1 is_stmt 0 view .LVU14654
 44974 0cb6 13B0     		add	sp, sp, #76
 44975              		@ sp needed
 44976 0cb8 F0BC     		pop	{r4, r5, r6, r7}
 44977 0cba BB46     		mov	fp, r7
 44978 0cbc B246     		mov	r10, r6
 44979 0cbe A946     		mov	r9, r5
 44980 0cc0 A046     		mov	r8, r4
 44981 0cc2 F0BD     		pop	{r4, r5, r6, r7, pc}
 44982              	.L1853:
 44983              		.align	2
 44984              	.L1852:
 44985 0cc4 FFFF0000 		.word	65535
 44986 0cc8 04FCFFFF 		.word	-1020
 44987 0ccc 10400000 		.word	16400
 44988              		.cfi_endproc
 44989              	.LFE45:
 44991              		.section	.text.LZ4_saveDict,"ax",%progbits
 44992              		.align	1
 44993              		.global	LZ4_saveDict
 44994              		.syntax unified
 44995              		.code	16
 44996              		.thumb_func
 44997              		.fpu softvfp
 44999              	LZ4_saveDict:
 45000              	.LVL4738:
 45001              	.LFB46:
1747:Core/Src/lz4.c ****     LZ4_stream_t_internal* const dict = &LZ4_dict->internal_donotuse;
 45002              		.loc 1 1747 1 is_stmt 1 view -0
 45003              		.cfi_startproc
 45004              		@ args = 0, pretend = 0, frame = 0
 45005              		@ frame_needed = 0, uses_anonymous_args = 0
1747:Core/Src/lz4.c ****     LZ4_stream_t_internal* const dict = &LZ4_dict->internal_donotuse;
 45006              		.loc 1 1747 1 is_stmt 0 view .LVU14656
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1087


 45007 0000 70B5     		push	{r4, r5, r6, lr}
 45008              		.cfi_def_cfa_offset 16
 45009              		.cfi_offset 4, -16
 45010              		.cfi_offset 5, -12
 45011              		.cfi_offset 6, -8
 45012              		.cfi_offset 14, -4
 45013 0002 0500     		movs	r5, r0
 45014 0004 0E00     		movs	r6, r1
1748:Core/Src/lz4.c **** 
 45015              		.loc 1 1748 5 is_stmt 1 view .LVU14657
 45016              	.LVL4739:
1750:Core/Src/lz4.c **** 
 45017              		.loc 1 1750 5 view .LVU14658
1750:Core/Src/lz4.c **** 
 45018              		.loc 1 1750 83 view .LVU14659
1752:Core/Src/lz4.c ****     if ((U32)dictSize > dict->dictSize) { dictSize = (int)dict->dictSize; }
 45019              		.loc 1 1752 5 view .LVU14660
1752:Core/Src/lz4.c ****     if ((U32)dictSize > dict->dictSize) { dictSize = (int)dict->dictSize; }
 45020              		.loc 1 1752 8 is_stmt 0 view .LVU14661
 45021 0006 8023     		movs	r3, #128
 45022 0008 5B02     		lsls	r3, r3, #9
 45023 000a 9A42     		cmp	r2, r3
 45024 000c 0ED8     		bhi	.L1858
 45025 000e 1400     		movs	r4, r2
 45026              	.L1855:
 45027              	.LVL4740:
1753:Core/Src/lz4.c **** 
 45028              		.loc 1 1753 5 is_stmt 1 view .LVU14662
1753:Core/Src/lz4.c **** 
 45029              		.loc 1 1753 29 is_stmt 0 view .LVU14663
 45030 0010 0D4B     		ldr	r3, .L1860
 45031 0012 E958     		ldr	r1, [r5, r3]
 45032              	.LVL4741:
1753:Core/Src/lz4.c **** 
 45033              		.loc 1 1753 8 view .LVU14664
 45034 0014 A142     		cmp	r1, r4
 45035 0016 00D2     		bcs	.L1856
1753:Core/Src/lz4.c **** 
 45036              		.loc 1 1753 43 is_stmt 1 discriminator 1 view .LVU14665
1753:Core/Src/lz4.c **** 
 45037              		.loc 1 1753 52 is_stmt 0 discriminator 1 view .LVU14666
 45038 0018 0C00     		movs	r4, r1
 45039              	.LVL4742:
 45040              	.L1856:
1755:Core/Src/lz4.c ****     if (dictSize > 0) {
 45041              		.loc 1 1755 5 is_stmt 1 discriminator 1 view .LVU14667
1755:Core/Src/lz4.c ****     if (dictSize > 0) {
 45042              		.loc 1 1755 29 discriminator 1 view .LVU14668
1756:Core/Src/lz4.c ****         const BYTE* const previousDictEnd = dict->dictionary + dict->dictSize;
 45043              		.loc 1 1756 5 discriminator 1 view .LVU14669
1756:Core/Src/lz4.c ****         const BYTE* const previousDictEnd = dict->dictionary + dict->dictSize;
 45044              		.loc 1 1756 8 is_stmt 0 discriminator 1 view .LVU14670
 45045 001a 002C     		cmp	r4, #0
 45046 001c 09DC     		bgt	.L1859
 45047              	.LVL4743:
 45048              	.L1857:
1762:Core/Src/lz4.c ****     dict->dictSize = (U32)dictSize;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1088


 45049              		.loc 1 1762 5 is_stmt 1 view .LVU14671
1762:Core/Src/lz4.c ****     dict->dictSize = (U32)dictSize;
 45050              		.loc 1 1762 22 is_stmt 0 view .LVU14672
 45051 001e 8023     		movs	r3, #128
 45052 0020 DB01     		lsls	r3, r3, #7
 45053 0022 EE50     		str	r6, [r5, r3]
1763:Core/Src/lz4.c **** 
 45054              		.loc 1 1763 5 is_stmt 1 view .LVU14673
1763:Core/Src/lz4.c **** 
 45055              		.loc 1 1763 20 is_stmt 0 view .LVU14674
 45056 0024 084B     		ldr	r3, .L1860
 45057 0026 EC50     		str	r4, [r5, r3]
1765:Core/Src/lz4.c **** }
 45058              		.loc 1 1765 5 is_stmt 1 view .LVU14675
1766:Core/Src/lz4.c **** 
 45059              		.loc 1 1766 1 is_stmt 0 view .LVU14676
 45060 0028 2000     		movs	r0, r4
 45061              		@ sp needed
 45062              	.LVL4744:
 45063              	.LVL4745:
 45064              	.LVL4746:
1766:Core/Src/lz4.c **** 
 45065              		.loc 1 1766 1 view .LVU14677
 45066 002a 70BD     		pop	{r4, r5, r6, pc}
 45067              	.LVL4747:
 45068              	.L1858:
1752:Core/Src/lz4.c ****     if ((U32)dictSize > dict->dictSize) { dictSize = (int)dict->dictSize; }
 45069              		.loc 1 1752 43 view .LVU14678
 45070 002c 8024     		movs	r4, #128
 45071 002e 6402     		lsls	r4, r4, #9
 45072 0030 EEE7     		b	.L1855
 45073              	.LVL4748:
 45074              	.L1859:
 45075              	.LBB6252:
1757:Core/Src/lz4.c ****         assert(dict->dictionary);
 45076              		.loc 1 1757 9 is_stmt 1 view .LVU14679
1757:Core/Src/lz4.c ****         assert(dict->dictionary);
 45077              		.loc 1 1757 49 is_stmt 0 view .LVU14680
 45078 0032 8022     		movs	r2, #128
 45079 0034 D201     		lsls	r2, r2, #7
 45080 0036 AA58     		ldr	r2, [r5, r2]
 45081              	.LVL4749:
1758:Core/Src/lz4.c ****         LZ4_memmove(safeBuffer, previousDictEnd - dictSize, (size_t)dictSize);
 45082              		.loc 1 1758 9 is_stmt 1 view .LVU14681
1759:Core/Src/lz4.c ****     }
 45083              		.loc 1 1759 9 view .LVU14682
1759:Core/Src/lz4.c ****     }
 45084              		.loc 1 1759 49 is_stmt 0 view .LVU14683
 45085 0038 091B     		subs	r1, r1, r4
 45086              	.LVL4750:
1759:Core/Src/lz4.c ****     }
 45087              		.loc 1 1759 49 view .LVU14684
 45088 003a 5118     		adds	r1, r2, r1
1759:Core/Src/lz4.c ****     }
 45089              		.loc 1 1759 9 view .LVU14685
 45090 003c 2200     		movs	r2, r4
 45091              	.LVL4751:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1089


1759:Core/Src/lz4.c ****     }
 45092              		.loc 1 1759 9 view .LVU14686
 45093 003e 3000     		movs	r0, r6
 45094              	.LVL4752:
1759:Core/Src/lz4.c ****     }
 45095              		.loc 1 1759 9 view .LVU14687
 45096 0040 FFF7FEFF 		bl	memmove
 45097              	.LVL4753:
1759:Core/Src/lz4.c ****     }
 45098              		.loc 1 1759 9 view .LVU14688
 45099 0044 EBE7     		b	.L1857
 45100              	.L1861:
 45101 0046 C046     		.align	2
 45102              	.L1860:
 45103 0048 10400000 		.word	16400
 45104              	.LBE6252:
 45105              		.cfi_endproc
 45106              	.LFE46:
 45108              		.section	.text.read_long_length_no_check,"ax",%progbits
 45109              		.align	1
 45110              		.global	read_long_length_no_check
 45111              		.syntax unified
 45112              		.code	16
 45113              		.thumb_func
 45114              		.fpu softvfp
 45116              	read_long_length_no_check:
 45117              	.LVL4754:
 45118              	.LFB47:
1785:Core/Src/lz4.c ****     size_t b, l = 0;
 45119              		.loc 1 1785 1 is_stmt 1 view -0
 45120              		.cfi_startproc
 45121              		@ args = 0, pretend = 0, frame = 0
 45122              		@ frame_needed = 0, uses_anonymous_args = 0
 45123              		@ link register save eliminated.
1785:Core/Src/lz4.c ****     size_t b, l = 0;
 45124              		.loc 1 1785 1 is_stmt 0 view .LVU14690
 45125 0000 0100     		movs	r1, r0
1786:Core/Src/lz4.c ****     do { b = **pp; (*pp)++; l += b; } while (b==255);
 45126              		.loc 1 1786 5 is_stmt 1 view .LVU14691
 45127              	.LVL4755:
1786:Core/Src/lz4.c ****     do { b = **pp; (*pp)++; l += b; } while (b==255);
 45128              		.loc 1 1786 15 is_stmt 0 view .LVU14692
 45129 0002 0020     		movs	r0, #0
 45130              	.LVL4756:
 45131              	.L1863:
1787:Core/Src/lz4.c ****     DEBUGLOG(6, "read_long_length_no_check: +length=%zu using %zu input bytes", l, l/255 + 1)
 45132              		.loc 1 1787 5 is_stmt 1 discriminator 1 view .LVU14693
1787:Core/Src/lz4.c ****     DEBUGLOG(6, "read_long_length_no_check: +length=%zu using %zu input bytes", l, l/255 + 1)
 45133              		.loc 1 1787 10 discriminator 1 view .LVU14694
1787:Core/Src/lz4.c ****     DEBUGLOG(6, "read_long_length_no_check: +length=%zu using %zu input bytes", l, l/255 + 1)
 45134              		.loc 1 1787 15 is_stmt 0 discriminator 1 view .LVU14695
 45135 0004 0B68     		ldr	r3, [r1]
1787:Core/Src/lz4.c ****     DEBUGLOG(6, "read_long_length_no_check: +length=%zu using %zu input bytes", l, l/255 + 1)
 45136              		.loc 1 1787 14 discriminator 1 view .LVU14696
 45137 0006 1A78     		ldrb	r2, [r3]
 45138              	.LVL4757:
1787:Core/Src/lz4.c ****     DEBUGLOG(6, "read_long_length_no_check: +length=%zu using %zu input bytes", l, l/255 + 1)
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1090


 45139              		.loc 1 1787 20 is_stmt 1 discriminator 1 view .LVU14697
1787:Core/Src/lz4.c ****     DEBUGLOG(6, "read_long_length_no_check: +length=%zu using %zu input bytes", l, l/255 + 1)
 45140              		.loc 1 1787 25 is_stmt 0 discriminator 1 view .LVU14698
 45141 0008 0133     		adds	r3, r3, #1
 45142 000a 0B60     		str	r3, [r1]
1787:Core/Src/lz4.c ****     DEBUGLOG(6, "read_long_length_no_check: +length=%zu using %zu input bytes", l, l/255 + 1)
 45143              		.loc 1 1787 29 is_stmt 1 discriminator 1 view .LVU14699
1787:Core/Src/lz4.c ****     DEBUGLOG(6, "read_long_length_no_check: +length=%zu using %zu input bytes", l, l/255 + 1)
 45144              		.loc 1 1787 31 is_stmt 0 discriminator 1 view .LVU14700
 45145 000c 8018     		adds	r0, r0, r2
 45146              	.LVL4758:
1787:Core/Src/lz4.c ****     DEBUGLOG(6, "read_long_length_no_check: +length=%zu using %zu input bytes", l, l/255 + 1)
 45147              		.loc 1 1787 45 is_stmt 1 discriminator 1 view .LVU14701
1787:Core/Src/lz4.c ****     DEBUGLOG(6, "read_long_length_no_check: +length=%zu using %zu input bytes", l, l/255 + 1)
 45148              		.loc 1 1787 5 is_stmt 0 discriminator 1 view .LVU14702
 45149 000e FF2A     		cmp	r2, #255
 45150 0010 F8D0     		beq	.L1863
1788:Core/Src/lz4.c ****     return l;
 45151              		.loc 1 1788 5 is_stmt 1 view .LVU14703
1789:Core/Src/lz4.c **** }
 45152              		.loc 1 1789 5 view .LVU14704
1790:Core/Src/lz4.c **** 
 45153              		.loc 1 1790 1 is_stmt 0 view .LVU14705
 45154              		@ sp needed
 45155 0012 7047     		bx	lr
 45156              		.cfi_endproc
 45157              	.LFE47:
 45159              		.section	.text.LZ4_decompress_fast_extDict,"ax",%progbits
 45160              		.align	1
 45161              		.syntax unified
 45162              		.code	16
 45163              		.thumb_func
 45164              		.fpu softvfp
 45166              	LZ4_decompress_fast_extDict:
 45167              	.LVL4759:
 45168              	.LFB61:
2438:Core/Src/lz4.c **** 
2439:Core/Src/lz4.c **** LZ4_FORCE_O2
2440:Core/Src/lz4.c **** int LZ4_decompress_safe_forceExtDict(const char* source, char* dest,
2441:Core/Src/lz4.c ****                                      int compressedSize, int maxOutputSize,
2442:Core/Src/lz4.c ****                                      const void* dictStart, size_t dictSize)
2443:Core/Src/lz4.c **** {
2444:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_decompress_safe_forceExtDict");
2445:Core/Src/lz4.c ****     return LZ4_decompress_generic(source, dest, compressedSize, maxOutputSize,
2446:Core/Src/lz4.c ****                                   decode_full_block, usingExtDict,
2447:Core/Src/lz4.c ****                                   (BYTE*)dest, (const BYTE*)dictStart, dictSize);
2448:Core/Src/lz4.c **** }
2449:Core/Src/lz4.c **** 
2450:Core/Src/lz4.c **** LZ4_FORCE_O2
2451:Core/Src/lz4.c **** int LZ4_decompress_safe_partial_forceExtDict(const char* source, char* dest,
2452:Core/Src/lz4.c ****                                      int compressedSize, int targetOutputSize, int dstCapacity,
2453:Core/Src/lz4.c ****                                      const void* dictStart, size_t dictSize)
2454:Core/Src/lz4.c **** {
2455:Core/Src/lz4.c ****     dstCapacity = MIN(targetOutputSize, dstCapacity);
2456:Core/Src/lz4.c ****     return LZ4_decompress_generic(source, dest, compressedSize, dstCapacity,
2457:Core/Src/lz4.c ****                                   partial_decode, usingExtDict,
2458:Core/Src/lz4.c ****                                   (BYTE*)dest, (const BYTE*)dictStart, dictSize);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1091


2459:Core/Src/lz4.c **** }
2460:Core/Src/lz4.c **** 
2461:Core/Src/lz4.c **** LZ4_FORCE_O2
2462:Core/Src/lz4.c **** static int LZ4_decompress_fast_extDict(const char* source, char* dest, int originalSize,
2463:Core/Src/lz4.c ****                                        const void* dictStart, size_t dictSize)
2464:Core/Src/lz4.c **** {
 45169              		.loc 1 2464 1 is_stmt 1 view -0
 45170              		.cfi_startproc
 45171              		@ args = 4, pretend = 0, frame = 24
 45172              		@ frame_needed = 0, uses_anonymous_args = 0
 45173              		.loc 1 2464 1 is_stmt 0 view .LVU14707
 45174 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 45175              		.cfi_def_cfa_offset 20
 45176              		.cfi_offset 4, -20
 45177              		.cfi_offset 5, -16
 45178              		.cfi_offset 6, -12
 45179              		.cfi_offset 7, -8
 45180              		.cfi_offset 14, -4
 45181 0002 DE46     		mov	lr, fp
 45182 0004 5746     		mov	r7, r10
 45183 0006 4E46     		mov	r6, r9
 45184 0008 4546     		mov	r5, r8
 45185 000a E0B5     		push	{r5, r6, r7, lr}
 45186              		.cfi_def_cfa_offset 36
 45187              		.cfi_offset 8, -36
 45188              		.cfi_offset 9, -32
 45189              		.cfi_offset 10, -28
 45190              		.cfi_offset 11, -24
 45191 000c 87B0     		sub	sp, sp, #28
 45192              		.cfi_def_cfa_offset 64
 45193 000e 0390     		str	r0, [sp, #12]
 45194 0010 0D00     		movs	r5, r1
 45195 0012 0191     		str	r1, [sp, #4]
 45196 0014 0293     		str	r3, [sp, #8]
 45197 0016 109B     		ldr	r3, [sp, #64]
 45198              	.LVL4760:
 45199              		.loc 1 2464 1 view .LVU14708
 45200 0018 9B46     		mov	fp, r3
2465:Core/Src/lz4.c ****     return LZ4_decompress_unsafe_generic(
 45201              		.loc 1 2465 5 is_stmt 1 view .LVU14709
 45202              	.LVL4761:
 45203              	.LBB6253:
 45204              	.LBI6253:
1802:Core/Src/lz4.c ****                  const BYTE* const istart,
 45205              		.loc 1 1802 1 view .LVU14710
 45206              	.LBB6254:
1812:Core/Src/lz4.c ****     BYTE* op = (BYTE*)ostart;
 45207              		.loc 1 1812 5 view .LVU14711
1812:Core/Src/lz4.c ****     BYTE* op = (BYTE*)ostart;
 45208              		.loc 1 1812 17 is_stmt 0 view .LVU14712
 45209 001a 0590     		str	r0, [sp, #20]
1813:Core/Src/lz4.c ****     BYTE* const oend = ostart + decompressedSize;
 45210              		.loc 1 1813 5 is_stmt 1 view .LVU14713
 45211              	.LVL4762:
1814:Core/Src/lz4.c ****     const BYTE* const prefixStart = ostart - prefixSize;
 45212              		.loc 1 1814 5 view .LVU14714
1814:Core/Src/lz4.c ****     const BYTE* const prefixStart = ostart - prefixSize;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1092


 45213              		.loc 1 1814 17 is_stmt 0 view .LVU14715
 45214 001c 8846     		mov	r8, r1
 45215 001e 9044     		add	r8, r8, r2
 45216              	.LVL4763:
1815:Core/Src/lz4.c **** 
 45217              		.loc 1 1815 5 is_stmt 1 view .LVU14716
1817:Core/Src/lz4.c ****     if (dictStart == NULL) assert(dictSize == 0);
 45218              		.loc 1 1817 5 view .LVU14717
1817:Core/Src/lz4.c ****     if (dictStart == NULL) assert(dictSize == 0);
 45219              		.loc 1 1817 49 view .LVU14718
1818:Core/Src/lz4.c **** 
 45220              		.loc 1 1818 5 view .LVU14719
 45221 0020 23E0     		b	.L1874
 45222              	.LVL4764:
 45223              	.L1881:
 45224              	.LBB6255:
 45225              	.LBB6256:
1828:Core/Src/lz4.c ****             }
 45226              		.loc 1 1828 17 view .LVU14720
1828:Core/Src/lz4.c ****             }
 45227              		.loc 1 1828 23 is_stmt 0 view .LVU14721
 45228 0022 05A8     		add	r0, sp, #20
 45229 0024 FFF7FEFF 		bl	read_long_length_no_check
 45230              	.LVL4765:
1828:Core/Src/lz4.c ****             }
 45231              		.loc 1 1828 20 view .LVU14722
 45232 0028 3618     		adds	r6, r6, r0
 45233              	.LVL4766:
1828:Core/Src/lz4.c ****             }
 45234              		.loc 1 1828 20 view .LVU14723
 45235 002a 25E0     		b	.L1865
 45236              	.LVL4767:
 45237              	.L1882:
1835:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: literals end at distance %zi from end of block", oend-op);
 45238              		.loc 1 1835 17 is_stmt 1 view .LVU14724
1835:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: literals end at distance %zi from end of block", oend-op);
 45239              		.loc 1 1835 20 is_stmt 0 view .LVU14725
 45240 002c A845     		cmp	r8, r5
 45241 002e 02D1     		bne	.L1879
 45242              	.LBE6256:
 45243              	.LBE6255:
1897:Core/Src/lz4.c **** }
 45244              		.loc 1 1897 5 is_stmt 1 view .LVU14726
1897:Core/Src/lz4.c **** }
 45245              		.loc 1 1897 12 is_stmt 0 view .LVU14727
 45246 0030 039B     		ldr	r3, [sp, #12]
 45247 0032 F01A     		subs	r0, r6, r3
 45248 0034 5DE0     		b	.L1864
 45249              	.L1879:
 45250              	.LBB6270:
 45251              	.LBB6257:
1839:Core/Src/lz4.c ****         }   }
 45252              		.loc 1 1839 24 view .LVU14728
 45253 0036 0120     		movs	r0, #1
 45254 0038 4042     		rsbs	r0, r0, #0
 45255 003a 5AE0     		b	.L1864
 45256              	.LVL4768:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1093


 45257              	.L1883:
1839:Core/Src/lz4.c ****         }   }
 45258              		.loc 1 1839 24 view .LVU14729
 45259              	.LBE6257:
 45260              	.LBB6258:
1849:Core/Src/lz4.c ****             }
 45261              		.loc 1 1849 17 is_stmt 1 view .LVU14730
1849:Core/Src/lz4.c ****             }
 45262              		.loc 1 1849 23 is_stmt 0 view .LVU14731
 45263 003c 05A8     		add	r0, sp, #20
 45264              	.LVL4769:
1849:Core/Src/lz4.c ****             }
 45265              		.loc 1 1849 23 view .LVU14732
 45266 003e FFF7FEFF 		bl	read_long_length_no_check
 45267              	.LVL4770:
1849:Core/Src/lz4.c ****             }
 45268              		.loc 1 1849 20 view .LVU14733
 45269 0042 2418     		adds	r4, r4, r0
 45270              	.LVL4771:
1849:Core/Src/lz4.c ****             }
 45271              		.loc 1 1849 20 view .LVU14734
 45272 0044 36E0     		b	.L1869
 45273              	.LVL4772:
 45274              	.L1871:
 45275              	.LBB6259:
 45276              	.LBB6260:
1876:Core/Src/lz4.c ****                         op += extml;
 45277              		.loc 1 1876 25 is_stmt 1 view .LVU14735
 45278 0046 3200     		movs	r2, r6
 45279              	.LVL4773:
1876:Core/Src/lz4.c ****                         op += extml;
 45280              		.loc 1 1876 25 is_stmt 0 view .LVU14736
 45281 0048 2800     		movs	r0, r5
 45282 004a FFF7FEFF 		bl	memmove
 45283              	.LVL4774:
1877:Core/Src/lz4.c ****                         ml -= extml;
 45284              		.loc 1 1877 25 is_stmt 1 view .LVU14737
1877:Core/Src/lz4.c ****                         ml -= extml;
 45285              		.loc 1 1877 28 is_stmt 0 view .LVU14738
 45286 004e AD19     		adds	r5, r5, r6
 45287              	.LVL4775:
1878:Core/Src/lz4.c ****                     }
 45288              		.loc 1 1878 25 is_stmt 1 view .LVU14739
 45289 0050 E419     		adds	r4, r4, r7
 45290              	.LVL4776:
1880:Core/Src/lz4.c ****                 }
 45291              		.loc 1 1880 27 is_stmt 0 view .LVU14740
 45292 0052 0199     		ldr	r1, [sp, #4]
 45293 0054 49E0     		b	.L1870
 45294              	.LVL4777:
 45295              	.L1873:
1880:Core/Src/lz4.c ****                 }
 45296              		.loc 1 1880 27 view .LVU14741
 45297              	.LBE6260:
 45298              	.LBB6261:
1886:Core/Src/lz4.c ****             }   }   }
 45299              		.loc 1 1886 25 is_stmt 1 view .LVU14742
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1094


1886:Core/Src/lz4.c ****             }   }   }
 45300              		.loc 1 1886 38 is_stmt 0 view .LVU14743
 45301 0056 CA5C     		ldrb	r2, [r1, r3]
1886:Core/Src/lz4.c ****             }   }   }
 45302              		.loc 1 1886 31 view .LVU14744
 45303 0058 EA54     		strb	r2, [r5, r3]
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 45304              		.loc 1 1885 37 is_stmt 1 view .LVU14745
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 45305              		.loc 1 1885 38 is_stmt 0 view .LVU14746
 45306 005a 0133     		adds	r3, r3, #1
 45307              	.LVL4778:
 45308              	.L1872:
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 45309              		.loc 1 1885 31 is_stmt 1 view .LVU14747
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 45310              		.loc 1 1885 21 is_stmt 0 view .LVU14748
 45311 005c A342     		cmp	r3, r4
 45312 005e FAD3     		bcc	.L1873
 45313              	.LBE6261:
 45314              	.LBE6259:
1888:Core/Src/lz4.c ****             if ((size_t)(oend-op) < LASTLITERALS) {
 45315              		.loc 1 1888 13 is_stmt 1 view .LVU14749
1888:Core/Src/lz4.c ****             if ((size_t)(oend-op) < LASTLITERALS) {
 45316              		.loc 1 1888 16 is_stmt 0 view .LVU14750
 45317 0060 2D19     		adds	r5, r5, r4
 45318              	.LVL4779:
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 45319              		.loc 1 1889 13 is_stmt 1 view .LVU14751
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 45320              		.loc 1 1889 30 is_stmt 0 view .LVU14752
 45321 0062 4346     		mov	r3, r8
 45322              	.LVL4780:
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 45323              		.loc 1 1889 30 view .LVU14753
 45324 0064 5B1B     		subs	r3, r3, r5
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 45325              		.loc 1 1889 16 view .LVU14754
 45326 0066 042B     		cmp	r3, #4
 45327 0068 50D9     		bls	.L1880
 45328              	.LVL4781:
 45329              	.L1874:
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 45330              		.loc 1 1889 16 view .LVU14755
 45331              	.LBE6258:
 45332              	.LBE6270:
1818:Core/Src/lz4.c **** 
 45333              		.loc 1 1818 28 is_stmt 1 view .LVU14756
1820:Core/Src/lz4.c ****         /* start new sequence */
 45334              		.loc 1 1820 5 view .LVU14757
 45335              	.LBB6271:
1822:Core/Src/lz4.c **** 
 45336              		.loc 1 1822 9 view .LVU14758
1822:Core/Src/lz4.c **** 
 45337              		.loc 1 1822 29 is_stmt 0 view .LVU14759
 45338 006a 059B     		ldr	r3, [sp, #20]
 45339 006c 5A1C     		adds	r2, r3, #1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1095


 45340 006e 0592     		str	r2, [sp, #20]
1822:Core/Src/lz4.c **** 
 45341              		.loc 1 1822 26 view .LVU14760
 45342 0070 1F78     		ldrb	r7, [r3]
 45343              	.LVL4782:
 45344              	.LBB6266:
1825:Core/Src/lz4.c ****             if (ll==15) {
 45345              		.loc 1 1825 13 is_stmt 1 view .LVU14761
1825:Core/Src/lz4.c ****             if (ll==15) {
 45346              		.loc 1 1825 20 is_stmt 0 view .LVU14762
 45347 0072 3E09     		lsrs	r6, r7, #4
 45348              	.LVL4783:
1826:Core/Src/lz4.c ****                 /* long literal length */
 45349              		.loc 1 1826 13 is_stmt 1 view .LVU14763
1826:Core/Src/lz4.c ****                 /* long literal length */
 45350              		.loc 1 1826 16 is_stmt 0 view .LVU14764
 45351 0074 0F2E     		cmp	r6, #15
 45352 0076 D4D0     		beq	.L1881
 45353              	.L1865:
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 45354              		.loc 1 1830 13 is_stmt 1 view .LVU14765
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 45355              		.loc 1 1830 30 is_stmt 0 view .LVU14766
 45356 0078 4346     		mov	r3, r8
 45357 007a 5B1B     		subs	r3, r3, r5
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 45358              		.loc 1 1830 16 view .LVU14767
 45359 007c B342     		cmp	r3, r6
 45360 007e 36D3     		bcc	.L1875
1831:Core/Src/lz4.c ****             op += ll;
 45361              		.loc 1 1831 13 is_stmt 1 view .LVU14768
 45362 0080 3200     		movs	r2, r6
 45363 0082 0599     		ldr	r1, [sp, #20]
 45364 0084 2800     		movs	r0, r5
 45365 0086 FFF7FEFF 		bl	memmove
 45366              	.LVL4784:
1832:Core/Src/lz4.c ****             ip += ll;
 45367              		.loc 1 1832 13 view .LVU14769
1832:Core/Src/lz4.c ****             ip += ll;
 45368              		.loc 1 1832 16 is_stmt 0 view .LVU14770
 45369 008a AD19     		adds	r5, r5, r6
 45370              	.LVL4785:
1833:Core/Src/lz4.c ****             if ((size_t)(oend-op) < MFLIMIT) {
 45371              		.loc 1 1833 13 is_stmt 1 view .LVU14771
1833:Core/Src/lz4.c ****             if ((size_t)(oend-op) < MFLIMIT) {
 45372              		.loc 1 1833 16 is_stmt 0 view .LVU14772
 45373 008c 059B     		ldr	r3, [sp, #20]
 45374 008e 9C46     		mov	ip, r3
 45375 0090 6644     		add	r6, r6, ip
 45376              	.LVL4786:
1833:Core/Src/lz4.c ****             if ((size_t)(oend-op) < MFLIMIT) {
 45377              		.loc 1 1833 16 view .LVU14773
 45378 0092 0596     		str	r6, [sp, #20]
1834:Core/Src/lz4.c ****                 if (op==oend) break;  /* end of block */
 45379              		.loc 1 1834 13 is_stmt 1 view .LVU14774
1834:Core/Src/lz4.c ****                 if (op==oend) break;  /* end of block */
 45380              		.loc 1 1834 30 is_stmt 0 view .LVU14775
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1096


 45381 0094 4346     		mov	r3, r8
 45382 0096 5B1B     		subs	r3, r3, r5
 45383 0098 9946     		mov	r9, r3
1834:Core/Src/lz4.c ****                 if (op==oend) break;  /* end of block */
 45384              		.loc 1 1834 16 view .LVU14776
 45385 009a 0B2B     		cmp	r3, #11
 45386 009c C6D9     		bls	.L1882
 45387              	.LBE6266:
 45388              	.LBB6267:
1843:Core/Src/lz4.c ****             size_t const offset = LZ4_readLE16(ip);
 45389              		.loc 1 1843 13 is_stmt 1 view .LVU14777
1843:Core/Src/lz4.c ****             size_t const offset = LZ4_readLE16(ip);
 45390              		.loc 1 1843 20 is_stmt 0 view .LVU14778
 45391 009e 0F24     		movs	r4, #15
 45392 00a0 3C40     		ands	r4, r7
 45393              	.LVL4787:
1844:Core/Src/lz4.c ****             ip+=2;
 45394              		.loc 1 1844 13 is_stmt 1 view .LVU14779
1844:Core/Src/lz4.c ****             ip+=2;
 45395              		.loc 1 1844 35 is_stmt 0 view .LVU14780
 45396 00a2 3000     		movs	r0, r6
 45397 00a4 FFF7FEFF 		bl	LZ4_readLE16
 45398              	.LVL4788:
 45399 00a8 0700     		movs	r7, r0
 45400              	.LVL4789:
1844:Core/Src/lz4.c ****             ip+=2;
 45401              		.loc 1 1844 26 view .LVU14781
 45402 00aa 8246     		mov	r10, r0
 45403              	.LVL4790:
1845:Core/Src/lz4.c **** 
 45404              		.loc 1 1845 13 is_stmt 1 view .LVU14782
1845:Core/Src/lz4.c **** 
 45405              		.loc 1 1845 15 is_stmt 0 view .LVU14783
 45406 00ac 0236     		adds	r6, r6, #2
 45407 00ae 0596     		str	r6, [sp, #20]
1847:Core/Src/lz4.c ****                 /* long literal length */
 45408              		.loc 1 1847 13 is_stmt 1 view .LVU14784
1847:Core/Src/lz4.c ****                 /* long literal length */
 45409              		.loc 1 1847 16 is_stmt 0 view .LVU14785
 45410 00b0 0F2C     		cmp	r4, #15
 45411 00b2 C3D0     		beq	.L1883
 45412              	.LVL4791:
 45413              	.L1869:
1851:Core/Src/lz4.c **** 
 45414              		.loc 1 1851 13 is_stmt 1 view .LVU14786
1851:Core/Src/lz4.c **** 
 45415              		.loc 1 1851 16 is_stmt 0 view .LVU14787
 45416 00b4 0434     		adds	r4, r4, #4
 45417              	.LVL4792:
1853:Core/Src/lz4.c **** 
 45418              		.loc 1 1853 13 is_stmt 1 view .LVU14788
1853:Core/Src/lz4.c **** 
 45419              		.loc 1 1853 16 is_stmt 0 view .LVU14789
 45420 00b6 A145     		cmp	r9, r4
 45421 00b8 22D3     		bcc	.L1876
 45422              	.LBB6264:
1855:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1097


 45423              		.loc 1 1855 17 is_stmt 1 view .LVU14790
1855:Core/Src/lz4.c **** 
 45424              		.loc 1 1855 29 is_stmt 0 view .LVU14791
 45425 00ba E91B     		subs	r1, r5, r7
 45426              	.LVL4793:
1858:Core/Src/lz4.c ****                     DEBUGLOG(6, "offset out of range");
 45427              		.loc 1 1858 17 is_stmt 1 view .LVU14792
1858:Core/Src/lz4.c ****                     DEBUGLOG(6, "offset out of range");
 45428              		.loc 1 1858 42 is_stmt 0 view .LVU14793
 45429 00bc 019B     		ldr	r3, [sp, #4]
 45430 00be E81A     		subs	r0, r5, r3
1858:Core/Src/lz4.c ****                     DEBUGLOG(6, "offset out of range");
 45431              		.loc 1 1858 57 view .LVU14794
 45432 00c0 5A46     		mov	r2, fp
 45433 00c2 1318     		adds	r3, r2, r0
1858:Core/Src/lz4.c ****                     DEBUGLOG(6, "offset out of range");
 45434              		.loc 1 1858 20 view .LVU14795
 45435 00c4 9A45     		cmp	r10, r3
 45436 00c6 1ED8     		bhi	.L1877
 45437              	.LVL4794:
1864:Core/Src/lz4.c ****                     /* extDict scenario */
 45438              		.loc 1 1864 17 is_stmt 1 view .LVU14796
1864:Core/Src/lz4.c ****                     /* extDict scenario */
 45439              		.loc 1 1864 20 is_stmt 0 view .LVU14797
 45440 00c8 8245     		cmp	r10, r0
 45441 00ca 0ED9     		bls	.L1870
 45442              	.LBB6262:
1866:Core/Src/lz4.c ****                     const BYTE* extMatch = dictEnd - (offset - (size_t)(op-prefixStart));
 45443              		.loc 1 1866 21 is_stmt 1 view .LVU14798
 45444              	.LVL4795:
1867:Core/Src/lz4.c ****                     size_t const extml = (size_t)(dictEnd - extMatch);
 45445              		.loc 1 1867 21 view .LVU14799
1867:Core/Src/lz4.c ****                     size_t const extml = (size_t)(dictEnd - extMatch);
 45446              		.loc 1 1867 52 is_stmt 0 view .LVU14800
 45447 00cc C71B     		subs	r7, r0, r7
 45448              	.LVL4796:
1867:Core/Src/lz4.c ****                     size_t const extml = (size_t)(dictEnd - extMatch);
 45449              		.loc 1 1867 33 view .LVU14801
 45450 00ce D119     		adds	r1, r2, r7
 45451              	.LVL4797:
1867:Core/Src/lz4.c ****                     size_t const extml = (size_t)(dictEnd - extMatch);
 45452              		.loc 1 1867 33 view .LVU14802
 45453 00d0 029A     		ldr	r2, [sp, #8]
 45454              	.LVL4798:
1867:Core/Src/lz4.c ****                     size_t const extml = (size_t)(dictEnd - extMatch);
 45455              		.loc 1 1867 33 view .LVU14803
 45456 00d2 9446     		mov	ip, r2
 45457 00d4 6144     		add	r1, r1, ip
 45458              	.LVL4799:
1868:Core/Src/lz4.c ****                     if (extml > ml) {
 45459              		.loc 1 1868 21 is_stmt 1 view .LVU14804
1868:Core/Src/lz4.c ****                     if (extml > ml) {
 45460              		.loc 1 1868 59 is_stmt 0 view .LVU14805
 45461 00d6 7E42     		rsbs	r6, r7, #0
 45462              	.LVL4800:
1869:Core/Src/lz4.c ****                         /* match entirely within extDict */
 45463              		.loc 1 1869 21 is_stmt 1 view .LVU14806
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1098


1869:Core/Src/lz4.c ****                         /* match entirely within extDict */
 45464              		.loc 1 1869 24 is_stmt 0 view .LVU14807
 45465 00d8 B442     		cmp	r4, r6
 45466 00da B4D2     		bcs	.L1871
1871:Core/Src/lz4.c ****                         op += ml;
 45467              		.loc 1 1871 25 is_stmt 1 view .LVU14808
 45468 00dc 2200     		movs	r2, r4
 45469 00de 2800     		movs	r0, r5
 45470 00e0 FFF7FEFF 		bl	memmove
 45471              	.LVL4801:
1872:Core/Src/lz4.c ****                         ml = 0;
 45472              		.loc 1 1872 25 view .LVU14809
1872:Core/Src/lz4.c ****                         ml = 0;
 45473              		.loc 1 1872 28 is_stmt 0 view .LVU14810
 45474 00e4 2D19     		adds	r5, r5, r4
 45475              	.LVL4802:
1873:Core/Src/lz4.c ****                     } else {
 45476              		.loc 1 1873 25 is_stmt 1 view .LVU14811
1880:Core/Src/lz4.c ****                 }
 45477              		.loc 1 1880 27 is_stmt 0 view .LVU14812
 45478 00e6 0199     		ldr	r1, [sp, #4]
1873:Core/Src/lz4.c ****                     } else {
 45479              		.loc 1 1873 28 view .LVU14813
 45480 00e8 0024     		movs	r4, #0
 45481              	.LVL4803:
 45482              	.L1870:
1873:Core/Src/lz4.c ****                     } else {
 45483              		.loc 1 1873 28 view .LVU14814
 45484              	.LBE6262:
 45485              	.LBB6263:
1884:Core/Src/lz4.c ****                     for (u=0; u<ml; u++) {
 45486              		.loc 1 1884 21 is_stmt 1 view .LVU14815
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 45487              		.loc 1 1885 21 view .LVU14816
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 45488              		.loc 1 1885 27 is_stmt 0 view .LVU14817
 45489 00ea 0023     		movs	r3, #0
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 45490              		.loc 1 1885 21 view .LVU14818
 45491 00ec B6E7     		b	.L1872
 45492              	.LVL4804:
 45493              	.L1875:
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 45494              		.loc 1 1885 21 view .LVU14819
 45495              	.LBE6263:
 45496              	.LBE6264:
 45497              	.LBE6267:
 45498              	.LBB6268:
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 45499              		.loc 1 1830 48 view .LVU14820
 45500 00ee 0120     		movs	r0, #1
 45501 00f0 4042     		rsbs	r0, r0, #0
 45502              	.LVL4805:
 45503              	.L1864:
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 45504              		.loc 1 1830 48 view .LVU14821
 45505              	.LBE6268:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1099


 45506              	.LBE6271:
 45507              	.LBE6254:
 45508              	.LBE6253:
2466:Core/Src/lz4.c ****                 (const BYTE*)source, (BYTE*)dest, originalSize,
2467:Core/Src/lz4.c ****                 0, (const BYTE*)dictStart, dictSize);
2468:Core/Src/lz4.c **** }
 45509              		.loc 1 2468 1 view .LVU14822
 45510 00f2 07B0     		add	sp, sp, #28
 45511              		@ sp needed
 45512 00f4 F0BC     		pop	{r4, r5, r6, r7}
 45513 00f6 BB46     		mov	fp, r7
 45514 00f8 B246     		mov	r10, r6
 45515 00fa A946     		mov	r9, r5
 45516 00fc A046     		mov	r8, r4
 45517 00fe F0BD     		pop	{r4, r5, r6, r7, pc}
 45518              	.LVL4806:
 45519              	.L1876:
 45520              	.LBB6274:
 45521              	.LBB6273:
 45522              	.LBB6272:
 45523              	.LBB6269:
1853:Core/Src/lz4.c **** 
 45524              		.loc 1 1853 48 view .LVU14823
 45525 0100 0120     		movs	r0, #1
 45526 0102 4042     		rsbs	r0, r0, #0
 45527 0104 F5E7     		b	.L1864
 45528              	.LVL4807:
 45529              	.L1877:
 45530              	.LBB6265:
1860:Core/Src/lz4.c ****                 }
 45531              		.loc 1 1860 28 view .LVU14824
 45532 0106 0120     		movs	r0, #1
 45533 0108 4042     		rsbs	r0, r0, #0
 45534 010a F2E7     		b	.L1864
 45535              	.LVL4808:
 45536              	.L1880:
1860:Core/Src/lz4.c ****                 }
 45537              		.loc 1 1860 28 view .LVU14825
 45538              	.LBE6265:
1893:Core/Src/lz4.c ****             }
 45539              		.loc 1 1893 24 view .LVU14826
 45540 010c 0120     		movs	r0, #1
 45541 010e 4042     		rsbs	r0, r0, #0
 45542              	.LVL4809:
1893:Core/Src/lz4.c ****             }
 45543              		.loc 1 1893 24 view .LVU14827
 45544              	.LBE6269:
 45545              	.LBE6272:
 45546              	.LBE6273:
 45547              	.LBE6274:
2465:Core/Src/lz4.c ****                 (const BYTE*)source, (BYTE*)dest, originalSize,
 45548              		.loc 1 2465 12 view .LVU14828
 45549 0110 EFE7     		b	.L1864
 45550              		.cfi_endproc
 45551              	.LFE61:
 45553              		.section	.text.LZ4_decompress_safe,"ax",%progbits
 45554              		.align	1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1100


 45555              		.global	LZ4_decompress_safe
 45556              		.syntax unified
 45557              		.code	16
 45558              		.thumb_func
 45559              		.fpu softvfp
 45561              	LZ4_decompress_safe:
 45562              	.LVL4810:
 45563              	.LFB51:
2369:Core/Src/lz4.c ****     return LZ4_decompress_generic(source, dest, compressedSize, maxDecompressedSize,
 45564              		.loc 1 2369 1 is_stmt 1 view -0
 45565              		.cfi_startproc
 45566              		@ args = 0, pretend = 0, frame = 24
 45567              		@ frame_needed = 0, uses_anonymous_args = 0
2369:Core/Src/lz4.c ****     return LZ4_decompress_generic(source, dest, compressedSize, maxDecompressedSize,
 45568              		.loc 1 2369 1 is_stmt 0 view .LVU14830
 45569 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 45570              		.cfi_def_cfa_offset 20
 45571              		.cfi_offset 4, -20
 45572              		.cfi_offset 5, -16
 45573              		.cfi_offset 6, -12
 45574              		.cfi_offset 7, -8
 45575              		.cfi_offset 14, -4
 45576 0002 DE46     		mov	lr, fp
 45577 0004 5746     		mov	r7, r10
 45578 0006 4E46     		mov	r6, r9
 45579 0008 4546     		mov	r5, r8
 45580 000a E0B5     		push	{r5, r6, r7, lr}
 45581              		.cfi_def_cfa_offset 36
 45582              		.cfi_offset 8, -36
 45583              		.cfi_offset 9, -32
 45584              		.cfi_offset 10, -28
 45585              		.cfi_offset 11, -24
 45586 000c 87B0     		sub	sp, sp, #28
 45587              		.cfi_def_cfa_offset 64
 45588 000e 0390     		str	r0, [sp, #12]
 45589 0010 0091     		str	r1, [sp]
2370:Core/Src/lz4.c ****                                   decode_full_block, noDict,
 45590              		.loc 1 2370 5 is_stmt 1 view .LVU14831
 45591              	.LVL4811:
 45592              	.LBB6275:
 45593              	.LBI6275:
1944:Core/Src/lz4.c ****                  const char* const src,
 45594              		.loc 1 1944 1 view .LVU14832
 45595              	.LBB6276:
1957:Core/Src/lz4.c **** 
 45596              		.loc 1 1957 5 view .LVU14833
1957:Core/Src/lz4.c **** 
 45597              		.loc 1 1957 8 is_stmt 0 view .LVU14834
 45598 0012 0028     		cmp	r0, #0
 45599 0014 00D1     		bne	.LCB59051
 45600 0016 55E1     		b	.L1910	@long jump
 45601              	.LCB59051:
1957:Core/Src/lz4.c **** 
 45602              		.loc 1 1957 23 view .LVU14835
 45603 0018 002B     		cmp	r3, #0
 45604 001a 00DA     		bge	.LCB59053
 45605 001c 55E1     		b	.L1911	@long jump
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1101


 45606              	.LCB59053:
 45607              	.LBB6277:
1959:Core/Src/lz4.c ****         const BYTE* const iend = ip + srcSize;
 45608              		.loc 1 1959 9 is_stmt 1 view .LVU14836
 45609              	.LVL4812:
1960:Core/Src/lz4.c **** 
 45610              		.loc 1 1960 9 view .LVU14837
1960:Core/Src/lz4.c **** 
 45611              		.loc 1 1960 27 is_stmt 0 view .LVU14838
 45612 001e 8246     		mov	r10, r0
 45613 0020 9244     		add	r10, r10, r2
 45614              	.LVL4813:
1962:Core/Src/lz4.c ****         BYTE* const oend = op + outputSize;
 45615              		.loc 1 1962 9 is_stmt 1 view .LVU14839
1963:Core/Src/lz4.c ****         BYTE* cpy;
 45616              		.loc 1 1963 9 view .LVU14840
1963:Core/Src/lz4.c ****         BYTE* cpy;
 45617              		.loc 1 1963 21 is_stmt 0 view .LVU14841
 45618 0022 8846     		mov	r8, r1
 45619 0024 9844     		add	r8, r8, r3
 45620              	.LVL4814:
1964:Core/Src/lz4.c **** 
 45621              		.loc 1 1964 9 is_stmt 1 view .LVU14842
1966:Core/Src/lz4.c **** 
 45622              		.loc 1 1966 9 view .LVU14843
1968:Core/Src/lz4.c **** 
 45623              		.loc 1 1968 9 view .LVU14844
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 45624              		.loc 1 1972 9 view .LVU14845
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 45625              		.loc 1 1972 27 is_stmt 0 view .LVU14846
 45626 0026 1021     		movs	r1, #16
 45627              	.LVL4815:
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 45628              		.loc 1 1972 27 view .LVU14847
 45629 0028 4942     		rsbs	r1, r1, #0
 45630 002a 5144     		add	r1, r1, r10
 45631 002c 0191     		str	r1, [sp, #4]
 45632              	.LVL4816:
1973:Core/Src/lz4.c **** 
 45633              		.loc 1 1973 9 is_stmt 1 view .LVU14848
1973:Core/Src/lz4.c **** 
 45634              		.loc 1 1973 27 is_stmt 0 view .LVU14849
 45635 002e 2021     		movs	r1, #32
 45636              	.LVL4817:
1973:Core/Src/lz4.c **** 
 45637              		.loc 1 1973 27 view .LVU14850
 45638 0030 4942     		rsbs	r1, r1, #0
 45639 0032 4144     		add	r1, r1, r8
 45640 0034 0291     		str	r1, [sp, #8]
 45641              	.LVL4818:
1975:Core/Src/lz4.c ****         size_t offset;
 45642              		.loc 1 1975 9 is_stmt 1 view .LVU14851
1976:Core/Src/lz4.c ****         unsigned token;
 45643              		.loc 1 1976 9 view .LVU14852
1977:Core/Src/lz4.c ****         size_t length;
 45644              		.loc 1 1977 9 view .LVU14853
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1102


1978:Core/Src/lz4.c **** 
 45645              		.loc 1 1978 9 view .LVU14854
1981:Core/Src/lz4.c **** 
 45646              		.loc 1 1981 9 view .LVU14855
1981:Core/Src/lz4.c **** 
 45647              		.loc 1 1981 92 view .LVU14856
1984:Core/Src/lz4.c ****         if (unlikely(outputSize==0)) {
 45648              		.loc 1 1984 9 view .LVU14857
1985:Core/Src/lz4.c ****             /* Empty output buffer */
 45649              		.loc 1 1985 9 view .LVU14858
1985:Core/Src/lz4.c ****             /* Empty output buffer */
 45650              		.loc 1 1985 12 is_stmt 0 view .LVU14859
 45651 0036 002B     		cmp	r3, #0
 45652 0038 5DD0     		beq	.L1929
1990:Core/Src/lz4.c **** 
 45653              		.loc 1 1990 9 is_stmt 1 view .LVU14860
1990:Core/Src/lz4.c **** 
 45654              		.loc 1 1990 12 is_stmt 0 view .LVU14861
 45655 003a 002A     		cmp	r2, #0
 45656 003c 00D1     		bne	.LCB59105
 45657 003e 49E1     		b	.L1914	@long jump
 45658              	.LCB59105:
1959:Core/Src/lz4.c ****         const BYTE* const iend = ip + srcSize;
 45659              		.loc 1 1959 21 view .LVU14862
 45660 0040 039C     		ldr	r4, [sp, #12]
1962:Core/Src/lz4.c ****         BYTE* const oend = op + outputSize;
 45661              		.loc 1 1962 15 view .LVU14863
 45662 0042 009D     		ldr	r5, [sp]
 45663              	.LVL4819:
 45664              	.L1887:
2136:Core/Src/lz4.c ****         while (1) {
 45665              		.loc 1 2136 9 is_stmt 1 view .LVU14864
2136:Core/Src/lz4.c ****         while (1) {
 45666              		.loc 1 2136 46 view .LVU14865
2137:Core/Src/lz4.c ****             assert(ip < iend);
 45667              		.loc 1 2137 9 view .LVU14866
2138:Core/Src/lz4.c ****             token = *ip++;
 45668              		.loc 1 2138 13 view .LVU14867
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 45669              		.loc 1 2139 13 view .LVU14868
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 45670              		.loc 1 2139 24 is_stmt 0 view .LVU14869
 45671 0044 661C     		adds	r6, r4, #1
 45672              	.LVL4820:
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 45673              		.loc 1 2139 21 view .LVU14870
 45674 0046 2378     		ldrb	r3, [r4]
 45675 0048 9B46     		mov	fp, r3
 45676              	.LVL4821:
2140:Core/Src/lz4.c **** 
 45677              		.loc 1 2140 13 is_stmt 1 view .LVU14871
2140:Core/Src/lz4.c **** 
 45678              		.loc 1 2140 20 is_stmt 0 view .LVU14872
 45679 004a 1F09     		lsrs	r7, r3, #4
 45680              	.LVL4822:
2151:Core/Src/lz4.c ****                 /* strictly "less than" on input, to re-enter the loop with at least one byte */
 45681              		.loc 1 2151 13 is_stmt 1 view .LVU14873
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1103


2151:Core/Src/lz4.c ****                 /* strictly "less than" on input, to re-enter the loop with at least one byte */
 45682              		.loc 1 2151 16 is_stmt 0 view .LVU14874
 45683 004c 0F2F     		cmp	r7, #15
 45684 004e 74D0     		beq	.L1888
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 45685              		.loc 1 2153 18 view .LVU14875
 45686 0050 019B     		ldr	r3, [sp, #4]
 45687              	.LVL4823:
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 45688              		.loc 1 2153 18 view .LVU14876
 45689 0052 9E42     		cmp	r6, r3
 45690 0054 9241     		sbcs	r2, r2, r2
 45691 0056 5242     		rsbs	r2, r2, #0
 45692 0058 0023     		movs	r3, #0
 45693 005a 0299     		ldr	r1, [sp, #8]
 45694 005c A942     		cmp	r1, r5
 45695 005e 5B41     		adcs	r3, r3, r3
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 45696              		.loc 1 2153 15 view .LVU14877
 45697 0060 1342     		tst	r3, r2
 45698 0062 6AD0     		beq	.L1888
2155:Core/Src/lz4.c ****                 op += length; ip += length;
 45699              		.loc 1 2155 17 is_stmt 1 view .LVU14878
 45700 0064 1022     		movs	r2, #16
 45701 0066 3100     		movs	r1, r6
 45702 0068 2800     		movs	r0, r5
 45703 006a FFF7FEFF 		bl	memcpy
 45704              	.LVL4824:
2156:Core/Src/lz4.c **** 
 45705              		.loc 1 2156 17 view .LVU14879
2156:Core/Src/lz4.c **** 
 45706              		.loc 1 2156 20 is_stmt 0 view .LVU14880
 45707 006e A946     		mov	r9, r5
 45708 0070 B944     		add	r9, r9, r7
 45709              	.LVL4825:
2156:Core/Src/lz4.c **** 
 45710              		.loc 1 2156 31 is_stmt 1 view .LVU14881
2156:Core/Src/lz4.c **** 
 45711              		.loc 1 2156 34 is_stmt 0 view .LVU14882
 45712 0072 F419     		adds	r4, r6, r7
 45713              	.LVL4826:
2160:Core/Src/lz4.c ****                 offset = LZ4_readLE16(ip); ip += 2;
 45714              		.loc 1 2160 17 is_stmt 1 view .LVU14883
2160:Core/Src/lz4.c ****                 offset = LZ4_readLE16(ip); ip += 2;
 45715              		.loc 1 2160 24 is_stmt 0 view .LVU14884
 45716 0074 0F25     		movs	r5, #15
 45717 0076 5B46     		mov	r3, fp
 45718 0078 1D40     		ands	r5, r3
 45719              	.LVL4827:
2161:Core/Src/lz4.c ****                 match = op - offset;
 45720              		.loc 1 2161 17 is_stmt 1 view .LVU14885
2161:Core/Src/lz4.c ****                 match = op - offset;
 45721              		.loc 1 2161 26 is_stmt 0 view .LVU14886
 45722 007a 2000     		movs	r0, r4
 45723 007c FFF7FEFF 		bl	LZ4_readLE16
 45724              	.LVL4828:
2161:Core/Src/lz4.c ****                 match = op - offset;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1104


 45725              		.loc 1 2161 24 view .LVU14887
 45726 0080 0700     		movs	r7, r0
 45727              	.LVL4829:
2161:Core/Src/lz4.c ****                 match = op - offset;
 45728              		.loc 1 2161 44 is_stmt 1 view .LVU14888
2161:Core/Src/lz4.c ****                 match = op - offset;
 45729              		.loc 1 2161 47 is_stmt 0 view .LVU14889
 45730 0082 0234     		adds	r4, r4, #2
 45731              	.LVL4830:
2162:Core/Src/lz4.c ****                 assert(match <= op); /* check overflow */
 45732              		.loc 1 2162 17 is_stmt 1 view .LVU14890
2162:Core/Src/lz4.c ****                 assert(match <= op); /* check overflow */
 45733              		.loc 1 2162 23 is_stmt 0 view .LVU14891
 45734 0084 4B46     		mov	r3, r9
 45735 0086 1E1A     		subs	r6, r3, r0
 45736              	.LVL4831:
2163:Core/Src/lz4.c **** 
 45737              		.loc 1 2163 17 is_stmt 1 view .LVU14892
2166:Core/Src/lz4.c ****                   && (offset >= 8)
 45738              		.loc 1 2166 17 view .LVU14893
2166:Core/Src/lz4.c ****                   && (offset >= 8)
 45739              		.loc 1 2166 20 is_stmt 0 view .LVU14894
 45740 0088 0F2D     		cmp	r5, #15
 45741 008a 04D0     		beq	.L1889
2167:Core/Src/lz4.c ****                   && (dict==withPrefix64k || match >= lowPrefix) ) {
 45742              		.loc 1 2167 19 view .LVU14895
 45743 008c 0728     		cmp	r0, #7
 45744 008e 02D9     		bls	.L1889
2168:Core/Src/lz4.c ****                     /* Copy the match. */
 45745              		.loc 1 2168 43 view .LVU14896
 45746 0090 009B     		ldr	r3, [sp]
 45747 0092 B342     		cmp	r3, r6
 45748 0094 3BD9     		bls	.L1930
 45749              	.L1889:
2262:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 45750              		.loc 1 2262 13 is_stmt 1 view .LVU14897
2262:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 45751              		.loc 1 2262 16 is_stmt 0 view .LVU14898
 45752 0096 0F2D     		cmp	r5, #15
 45753 0098 00D1     		bne	.LCB59206
 45754 009a A9E0     		b	.L1931	@long jump
 45755              	.LCB59206:
 45756              	.L1899:
2268:Core/Src/lz4.c **** 
 45757              		.loc 1 2268 13 is_stmt 1 view .LVU14899
2268:Core/Src/lz4.c **** 
 45758              		.loc 1 2268 20 is_stmt 0 view .LVU14900
 45759 009c 2B1D     		adds	r3, r5, #4
 45760 009e 9B46     		mov	fp, r3
 45761              	.LVL4832:
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 45762              		.loc 1 2273 13 is_stmt 1 view .LVU14901
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 45763              		.loc 1 2273 31 is_stmt 0 view .LVU14902
 45764 00a0 009B     		ldr	r3, [sp]
 45765              	.LVL4833:
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1105


 45766              		.loc 1 2273 31 view .LVU14903
 45767 00a2 9E42     		cmp	r6, r3
 45768 00a4 00D2     		bcs	.LCB59226
 45769 00a6 BAE0     		b	.L1896	@long jump
 45770              	.LCB59226:
2275:Core/Src/lz4.c ****                 assert(dictEnd != NULL);
 45771              		.loc 1 2275 13 is_stmt 1 view .LVU14904
2302:Core/Src/lz4.c **** 
 45772              		.loc 1 2302 13 view .LVU14905
2305:Core/Src/lz4.c **** 
 45773              		.loc 1 2305 13 view .LVU14906
2305:Core/Src/lz4.c **** 
 45774              		.loc 1 2305 17 is_stmt 0 view .LVU14907
 45775 00a8 4D46     		mov	r5, r9
 45776 00aa 5D44     		add	r5, r5, fp
 45777              	.LVL4834:
2308:Core/Src/lz4.c ****             if (partialDecoding && (cpy > oend-MATCH_SAFEGUARD_DISTANCE)) {
 45778              		.loc 1 2308 13 is_stmt 1 view .LVU14908
2309:Core/Src/lz4.c ****                 size_t const mlen = MIN(length, (size_t)(oend-op));
 45779              		.loc 1 2309 13 view .LVU14909
2323:Core/Src/lz4.c ****                 LZ4_write32(op, 0);   /* silence msan warning when offset==0 */
 45780              		.loc 1 2323 13 view .LVU14910
2323:Core/Src/lz4.c ****                 LZ4_write32(op, 0);   /* silence msan warning when offset==0 */
 45781              		.loc 1 2323 16 is_stmt 0 view .LVU14911
 45782 00ac 072F     		cmp	r7, #7
 45783 00ae 00D8     		bhi	.LCB59242
 45784 00b0 BCE0     		b	.L1932	@long jump
 45785              	.LCB59242:
2333:Core/Src/lz4.c ****                 match += 8;
 45786              		.loc 1 2333 17 is_stmt 1 view .LVU14912
 45787 00b2 0822     		movs	r2, #8
 45788 00b4 3100     		movs	r1, r6
 45789 00b6 4846     		mov	r0, r9
 45790              	.LVL4835:
2333:Core/Src/lz4.c ****                 match += 8;
 45791              		.loc 1 2333 17 is_stmt 0 view .LVU14913
 45792 00b8 FFF7FEFF 		bl	memcpy
 45793              	.LVL4836:
2334:Core/Src/lz4.c ****             }
 45794              		.loc 1 2334 17 is_stmt 1 view .LVU14914
2334:Core/Src/lz4.c ****             }
 45795              		.loc 1 2334 23 is_stmt 0 view .LVU14915
 45796 00bc 0836     		adds	r6, r6, #8
 45797              	.LVL4837:
 45798              	.L1903:
2336:Core/Src/lz4.c **** 
 45799              		.loc 1 2336 13 is_stmt 1 view .LVU14916
2336:Core/Src/lz4.c **** 
 45800              		.loc 1 2336 16 is_stmt 0 view .LVU14917
 45801 00be 4F46     		mov	r7, r9
 45802 00c0 0837     		adds	r7, r7, #8
 45803              	.LVL4838:
2338:Core/Src/lz4.c ****                 BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 45804              		.loc 1 2338 13 is_stmt 1 view .LVU14918
2338:Core/Src/lz4.c ****                 BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 45805              		.loc 1 2338 17 is_stmt 0 view .LVU14919
 45806 00c2 4346     		mov	r3, r8
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1106


 45807 00c4 0C3B     		subs	r3, r3, #12
2338:Core/Src/lz4.c ****                 BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 45808              		.loc 1 2338 16 view .LVU14920
 45809 00c6 AB42     		cmp	r3, r5
 45810 00c8 00D2     		bcs	.LCB59268
 45811 00ca C9E0     		b	.L1933	@long jump
 45812              	.LCB59268:
2348:Core/Src/lz4.c ****                 if (length > 16)  { LZ4_wildCopy8(op+8, match+8, cpy); }
 45813              		.loc 1 2348 17 is_stmt 1 view .LVU14921
 45814 00cc 0822     		movs	r2, #8
 45815 00ce 3100     		movs	r1, r6
 45816 00d0 3800     		movs	r0, r7
 45817 00d2 FFF7FEFF 		bl	memcpy
 45818              	.LVL4839:
2349:Core/Src/lz4.c ****             }
 45819              		.loc 1 2349 17 view .LVU14922
2349:Core/Src/lz4.c ****             }
 45820              		.loc 1 2349 20 is_stmt 0 view .LVU14923
 45821 00d6 5B46     		mov	r3, fp
 45822 00d8 102B     		cmp	r3, #16
 45823 00da B3D9     		bls	.L1887
 45824              	.LVL4840:
2349:Core/Src/lz4.c ****             }
 45825              		.loc 1 2349 37 is_stmt 1 view .LVU14924
2349:Core/Src/lz4.c ****             }
 45826              		.loc 1 2349 53 is_stmt 0 view .LVU14925
 45827 00dc 4F46     		mov	r7, r9
 45828              	.LVL4841:
2349:Core/Src/lz4.c ****             }
 45829              		.loc 1 2349 53 view .LVU14926
 45830 00de 1037     		adds	r7, r7, #16
 45831              	.LVL4842:
2349:Core/Src/lz4.c ****             }
 45832              		.loc 1 2349 62 view .LVU14927
 45833 00e0 0836     		adds	r6, r6, #8
 45834              	.LVL4843:
 45835              	.LBB6278:
 45836              	.LBI6278:
 446:Core/Src/lz4.c **** {
 45837              		.loc 1 446 6 is_stmt 1 view .LVU14928
 45838              	.LBB6279:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 45839              		.loc 1 448 5 view .LVU14929
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 45840              		.loc 1 449 5 view .LVU14930
 450:Core/Src/lz4.c **** 
 45841              		.loc 1 450 5 view .LVU14931
 45842              	.L1909:
 452:Core/Src/lz4.c **** }
 45843              		.loc 1 452 5 view .LVU14932
 452:Core/Src/lz4.c **** }
 45844              		.loc 1 452 10 view .LVU14933
 45845 00e2 0822     		movs	r2, #8
 45846 00e4 3100     		movs	r1, r6
 45847 00e6 3800     		movs	r0, r7
 45848 00e8 FFF7FEFF 		bl	memcpy
 45849              	.LVL4844:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1107


 452:Core/Src/lz4.c **** }
 45850              		.loc 1 452 29 view .LVU14934
 452:Core/Src/lz4.c **** }
 45851              		.loc 1 452 30 is_stmt 0 view .LVU14935
 45852 00ec 0837     		adds	r7, r7, #8
 45853              	.LVL4845:
 452:Core/Src/lz4.c **** }
 45854              		.loc 1 452 35 is_stmt 1 view .LVU14936
 452:Core/Src/lz4.c **** }
 45855              		.loc 1 452 36 is_stmt 0 view .LVU14937
 45856 00ee 0836     		adds	r6, r6, #8
 45857              	.LVL4846:
 452:Core/Src/lz4.c **** }
 45858              		.loc 1 452 49 is_stmt 1 view .LVU14938
 452:Core/Src/lz4.c **** }
 45859              		.loc 1 452 5 is_stmt 0 view .LVU14939
 45860 00f0 BD42     		cmp	r5, r7
 45861 00f2 F6D8     		bhi	.L1909
 45862 00f4 A6E7     		b	.L1887
 45863              	.LVL4847:
 45864              	.L1929:
 452:Core/Src/lz4.c **** }
 45865              		.loc 1 452 5 view .LVU14940
 45866              	.LBE6279:
 45867              	.LBE6278:
1987:Core/Src/lz4.c ****             return ((srcSize==1) && (*ip==0)) ? 0 : -1;
 45868              		.loc 1 1987 13 is_stmt 1 view .LVU14941
1988:Core/Src/lz4.c ****         }
 45869              		.loc 1 1988 13 view .LVU14942
1988:Core/Src/lz4.c ****         }
 45870              		.loc 1 1988 51 is_stmt 0 view .LVU14943
 45871 00f6 012A     		cmp	r2, #1
 45872 00f8 02D0     		beq	.L1934
 45873 00fa 0120     		movs	r0, #1
 45874              	.LVL4848:
1988:Core/Src/lz4.c ****         }
 45875              		.loc 1 1988 51 view .LVU14944
 45876 00fc 4042     		rsbs	r0, r0, #0
 45877 00fe 38E0     		b	.L1884
 45878              	.LVL4849:
 45879              	.L1934:
1988:Core/Src/lz4.c ****         }
 45880              		.loc 1 1988 38 view .LVU14945
 45881 0100 0378     		ldrb	r3, [r0]
 45882              	.LVL4850:
1988:Core/Src/lz4.c ****         }
 45883              		.loc 1 1988 34 view .LVU14946
 45884 0102 002B     		cmp	r3, #0
 45885 0104 00D1     		bne	.LCB59376
 45886 0106 E3E0     		b	.L1913	@long jump
 45887              	.LCB59376:
1988:Core/Src/lz4.c ****         }
 45888              		.loc 1 1988 51 view .LVU14947
 45889 0108 0120     		movs	r0, #1
 45890              	.LVL4851:
1988:Core/Src/lz4.c ****         }
 45891              		.loc 1 1988 51 view .LVU14948
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1108


 45892 010a 4042     		rsbs	r0, r0, #0
 45893 010c 31E0     		b	.L1884
 45894              	.LVL4852:
 45895              	.L1930:
2170:Core/Src/lz4.c ****                     LZ4_memcpy(op + 8, match + 8, 8);
 45896              		.loc 1 2170 21 is_stmt 1 view .LVU14949
 45897 010e 0822     		movs	r2, #8
 45898 0110 3100     		movs	r1, r6
 45899 0112 4846     		mov	r0, r9
 45900              	.LVL4853:
2170:Core/Src/lz4.c ****                     LZ4_memcpy(op + 8, match + 8, 8);
 45901              		.loc 1 2170 21 is_stmt 0 view .LVU14950
 45902 0114 FFF7FEFF 		bl	memcpy
 45903              	.LVL4854:
2171:Core/Src/lz4.c ****                     LZ4_memcpy(op +16, match +16, 2);
 45904              		.loc 1 2171 21 is_stmt 1 view .LVU14951
 45905 0118 4846     		mov	r0, r9
 45906 011a 0830     		adds	r0, r0, #8
 45907 011c 3100     		movs	r1, r6
 45908 011e 0831     		adds	r1, r1, #8
 45909 0120 0822     		movs	r2, #8
 45910 0122 FFF7FEFF 		bl	memcpy
 45911              	.LVL4855:
2172:Core/Src/lz4.c ****                     op += length + MINMATCH;
 45912              		.loc 1 2172 21 view .LVU14952
 45913 0126 4846     		mov	r0, r9
 45914 0128 1030     		adds	r0, r0, #16
 45915 012a 3100     		movs	r1, r6
 45916 012c 1031     		adds	r1, r1, #16
 45917 012e 0222     		movs	r2, #2
 45918 0130 FFF7FEFF 		bl	memcpy
 45919              	.LVL4856:
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 45920              		.loc 1 2173 21 view .LVU14953
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 45921              		.loc 1 2173 24 is_stmt 0 view .LVU14954
 45922 0134 0435     		adds	r5, r5, #4
 45923              	.LVL4857:
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 45924              		.loc 1 2173 24 view .LVU14955
 45925 0136 4D44     		add	r5, r5, r9
 45926              	.LVL4858:
2175:Core/Src/lz4.c ****                 }
 45927              		.loc 1 2175 21 is_stmt 1 view .LVU14956
 45928 0138 84E7     		b	.L1887
 45929              	.LVL4859:
 45930              	.L1888:
2184:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 45931              		.loc 1 2184 13 view .LVU14957
2184:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 45932              		.loc 1 2184 16 is_stmt 0 view .LVU14958
 45933 013a 0F2F     		cmp	r7, #15
 45934 013c 20D0     		beq	.L1935
 45935              	.L1891:
2193:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
 45936              		.loc 1 2193 13 is_stmt 1 view .LVU14959
2193:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1109


 45937              		.loc 1 2193 17 is_stmt 0 view .LVU14960
 45938 013e EB19     		adds	r3, r5, r7
 45939 0140 9946     		mov	r9, r3
 45940              	.LVL4860:
 45941              	.LBB6280:
2197:Core/Src/lz4.c ****             if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
 45942              		.loc 1 2197 13 is_stmt 1 view .LVU14961
 45943              	.LBE6280:
2197:Core/Src/lz4.c ****             if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
 45944              		.loc 1 2197 57 view .LVU14962
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 45945              		.loc 1 2198 13 view .LVU14963
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 45946              		.loc 1 2198 26 is_stmt 0 view .LVU14964
 45947 0142 4346     		mov	r3, r8
 45948              	.LVL4861:
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 45949              		.loc 1 2198 26 view .LVU14965
 45950 0144 0C3B     		subs	r3, r3, #12
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 45951              		.loc 1 2198 16 view .LVU14966
 45952 0146 9945     		cmp	r9, r3
 45953 0148 04D8     		bhi	.L1897
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 45954              		.loc 1 2198 42 view .LVU14967
 45955 014a F419     		adds	r4, r6, r7
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 45956              		.loc 1 2198 54 view .LVU14968
 45957 014c 5346     		mov	r3, r10
 45958 014e 083B     		subs	r3, r3, #8
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 45959              		.loc 1 2198 36 view .LVU14969
 45960 0150 9C42     		cmp	r4, r3
 45961 0152 37D9     		bls	.L1923
 45962              	.L1897:
2204:Core/Src/lz4.c ****                     /* Since we are partial decoding we may be in this block because of the output 
 45963              		.loc 1 2204 17 is_stmt 1 view .LVU14970
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 45964              		.loc 1 2231 21 view .LVU14971
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 45965              		.loc 1 2231 28 is_stmt 0 view .LVU14972
 45966 0154 F319     		adds	r3, r6, r7
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 45967              		.loc 1 2231 24 view .LVU14973
 45968 0156 9A45     		cmp	r10, r3
 45969 0158 00D0     		beq	.LCB59468
 45970 015a AFE0     		b	.L1919	@long jump
 45971              	.LCB59468:
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 45972              		.loc 1 2231 45 view .LVU14974
 45973 015c C845     		cmp	r8, r9
 45974 015e 00D2     		bcs	.LCB59470
 45975 0160 AEE0     		b	.L1920	@long jump
 45976              	.LCB59470:
2238:Core/Src/lz4.c ****                 ip += length;
 45977              		.loc 1 2238 17 is_stmt 1 view .LVU14975
 45978 0162 3A00     		movs	r2, r7
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1110


 45979 0164 3100     		movs	r1, r6
 45980 0166 2800     		movs	r0, r5
 45981 0168 FFF7FEFF 		bl	memmove
 45982              	.LVL4862:
2239:Core/Src/lz4.c ****                 op += length;
 45983              		.loc 1 2239 17 view .LVU14976
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 45984              		.loc 1 2240 17 view .LVU14977
2246:Core/Src/lz4.c ****                     break;
 45985              		.loc 1 2246 17 view .LVU14978
2355:Core/Src/lz4.c ****         return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 45986              		.loc 1 2355 9 view .LVU14979
2355:Core/Src/lz4.c ****         return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 45987              		.loc 1 2355 65 view .LVU14980
2356:Core/Src/lz4.c **** 
 45988              		.loc 1 2356 9 view .LVU14981
2356:Core/Src/lz4.c **** 
 45989              		.loc 1 2356 16 is_stmt 0 view .LVU14982
 45990 016c 4B46     		mov	r3, r9
 45991 016e 009A     		ldr	r2, [sp]
 45992 0170 981A     		subs	r0, r3, r2
 45993              	.LVL4863:
 45994              	.L1884:
2356:Core/Src/lz4.c **** 
 45995              		.loc 1 2356 16 view .LVU14983
 45996              	.LBE6277:
 45997              	.LBE6276:
 45998              	.LBE6275:
2373:Core/Src/lz4.c **** 
 45999              		.loc 1 2373 1 view .LVU14984
 46000 0172 07B0     		add	sp, sp, #28
 46001              	.LVL4864:
2373:Core/Src/lz4.c **** 
 46002              		.loc 1 2373 1 view .LVU14985
 46003              		@ sp needed
 46004 0174 F0BC     		pop	{r4, r5, r6, r7}
 46005 0176 BB46     		mov	fp, r7
 46006 0178 B246     		mov	r10, r6
 46007 017a A946     		mov	r9, r5
 46008 017c A046     		mov	r8, r4
 46009 017e F0BD     		pop	{r4, r5, r6, r7, pc}
 46010              	.LVL4865:
 46011              	.L1935:
 46012              	.LBB6303:
 46013              	.LBB6302:
 46014              	.LBB6300:
 46015              	.LBB6281:
2185:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 46016              		.loc 1 2185 17 is_stmt 1 view .LVU14986
2185:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 46017              		.loc 1 2185 37 is_stmt 0 view .LVU14987
 46018 0180 5146     		mov	r1, r10
 46019 0182 0F39     		subs	r1, r1, #15
 46020              	.LVL4866:
 46021              	.LBB6282:
 46022              	.LBI6282:
1911:Core/Src/lz4.c ****                      int initial_check)
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1111


 46023              		.loc 1 1911 1 is_stmt 1 view .LVU14988
 46024              	.LBB6283:
1914:Core/Src/lz4.c ****     assert(ip != NULL);
 46025              		.loc 1 1914 5 view .LVU14989
1915:Core/Src/lz4.c ****     assert(*ip !=  NULL);
 46026              		.loc 1 1915 5 view .LVU14990
1916:Core/Src/lz4.c ****     assert(ilimit != NULL);
 46027              		.loc 1 1916 5 view .LVU14991
1917:Core/Src/lz4.c ****     if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 46028              		.loc 1 1917 5 view .LVU14992
1918:Core/Src/lz4.c ****         return rvl_error;
 46029              		.loc 1 1918 5 view .LVU14993
1918:Core/Src/lz4.c ****         return rvl_error;
 46030              		.loc 1 1918 23 is_stmt 0 view .LVU14994
 46031 0184 8E42     		cmp	r6, r1
 46032 0186 1BD2     		bcs	.L1892
 46033 0188 0023     		movs	r3, #0
 46034              	.LVL4867:
 46035              	.L1894:
1921:Core/Src/lz4.c ****         s = **ip;
 46036              		.loc 1 1921 5 is_stmt 1 view .LVU14995
1922:Core/Src/lz4.c ****         (*ip)++;
 46037              		.loc 1 1922 9 view .LVU14996
1922:Core/Src/lz4.c ****         (*ip)++;
 46038              		.loc 1 1922 13 is_stmt 0 view .LVU14997
 46039 018a 3278     		ldrb	r2, [r6]
 46040              	.LVL4868:
1923:Core/Src/lz4.c ****         length += s;
 46041              		.loc 1 1923 9 is_stmt 1 view .LVU14998
1923:Core/Src/lz4.c ****         length += s;
 46042              		.loc 1 1923 14 is_stmt 0 view .LVU14999
 46043 018c 0136     		adds	r6, r6, #1
 46044              	.LVL4869:
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 46045              		.loc 1 1924 9 is_stmt 1 view .LVU15000
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 46046              		.loc 1 1924 16 is_stmt 0 view .LVU15001
 46047 018e 9B18     		adds	r3, r3, r2
 46048              	.LVL4870:
1925:Core/Src/lz4.c ****             return rvl_error;
 46049              		.loc 1 1925 9 is_stmt 1 view .LVU15002
1925:Core/Src/lz4.c ****             return rvl_error;
 46050              		.loc 1 1925 12 is_stmt 0 view .LVU15003
 46051 0190 B142     		cmp	r1, r6
 46052 0192 04D3     		bcc	.L1915
1929:Core/Src/lz4.c ****             return rvl_error;
 46053              		.loc 1 1929 9 is_stmt 1 view .LVU15004
1929:Core/Src/lz4.c ****             return rvl_error;
 46054              		.loc 1 1929 12 is_stmt 0 view .LVU15005
 46055 0194 002B     		cmp	r3, #0
 46056 0196 10DB     		blt	.L1916
1932:Core/Src/lz4.c **** 
 46057              		.loc 1 1932 13 is_stmt 1 view .LVU15006
1932:Core/Src/lz4.c **** 
 46058              		.loc 1 1932 5 is_stmt 0 view .LVU15007
 46059 0198 FF2A     		cmp	r2, #255
 46060 019a F6D0     		beq	.L1894
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1112


 46061 019c 01E0     		b	.L1893
 46062              	.L1915:
1926:Core/Src/lz4.c ****         }
 46063              		.loc 1 1926 20 view .LVU15008
 46064 019e 0123     		movs	r3, #1
 46065              	.LVL4871:
1926:Core/Src/lz4.c ****         }
 46066              		.loc 1 1926 20 view .LVU15009
 46067 01a0 5B42     		rsbs	r3, r3, #0
 46068              	.L1893:
 46069              	.LVL4872:
1926:Core/Src/lz4.c ****         }
 46070              		.loc 1 1926 20 view .LVU15010
 46071              	.LBE6283:
 46072              	.LBE6282:
2186:Core/Src/lz4.c ****                 length += addl;
 46073              		.loc 1 2186 17 is_stmt 1 view .LVU15011
2186:Core/Src/lz4.c ****                 length += addl;
 46074              		.loc 1 2186 20 is_stmt 0 view .LVU15012
 46075 01a2 5A1C     		adds	r2, r3, #1
 46076 01a4 0CD0     		beq	.L1892
2187:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overfl
 46077              		.loc 1 2187 17 is_stmt 1 view .LVU15013
2187:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overfl
 46078              		.loc 1 2187 24 is_stmt 0 view .LVU15014
 46079 01a6 FF18     		adds	r7, r7, r3
 46080              	.LVL4873:
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 46081              		.loc 1 2188 17 is_stmt 1 view .LVU15015
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 46082              		.loc 1 2188 21 is_stmt 0 view .LVU15016
 46083 01a8 7B19     		adds	r3, r7, r5
 46084              	.LVL4874:
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 46085              		.loc 1 2188 20 view .LVU15017
 46086 01aa 9D42     		cmp	r5, r3
 46087 01ac 00D9     		bls	.LCB59639
 46088 01ae 83E0     		b	.L1917	@long jump
 46089              	.LCB59639:
2189:Core/Src/lz4.c ****             }
 46090              		.loc 1 2189 17 is_stmt 1 view .LVU15018
2189:Core/Src/lz4.c ****             }
 46091              		.loc 1 2189 21 is_stmt 0 view .LVU15019
 46092 01b0 BB19     		adds	r3, r7, r6
2189:Core/Src/lz4.c ****             }
 46093              		.loc 1 2189 20 view .LVU15020
 46094 01b2 9E42     		cmp	r6, r3
 46095 01b4 C3D9     		bls	.L1891
 46096 01b6 3400     		movs	r4, r6
 46097 01b8 31E0     		b	.L1896
 46098              	.LVL4875:
 46099              	.L1916:
 46100              	.LBB6285:
 46101              	.LBB6284:
1930:Core/Src/lz4.c ****         }
 46102              		.loc 1 1930 20 view .LVU15021
 46103 01ba 0123     		movs	r3, #1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1113


 46104              	.LVL4876:
1930:Core/Src/lz4.c ****         }
 46105              		.loc 1 1930 20 view .LVU15022
 46106 01bc 5B42     		rsbs	r3, r3, #0
 46107 01be F0E7     		b	.L1893
 46108              	.LVL4877:
 46109              	.L1892:
1930:Core/Src/lz4.c ****         }
 46110              		.loc 1 1930 20 view .LVU15023
 46111              	.LBE6284:
 46112              	.LBE6285:
2186:Core/Src/lz4.c ****                 length += addl;
 46113              		.loc 1 2186 42 is_stmt 1 view .LVU15024
 46114 01c0 3400     		movs	r4, r6
 46115 01c2 2CE0     		b	.L1896
 46116              	.LVL4878:
 46117              	.L1923:
2186:Core/Src/lz4.c ****                 length += addl;
 46118              		.loc 1 2186 42 is_stmt 0 view .LVU15025
 46119 01c4 4F46     		mov	r7, r9
 46120              	.LVL4879:
 46121              	.L1898:
2186:Core/Src/lz4.c ****                 length += addl;
 46122              		.loc 1 2186 42 view .LVU15026
 46123              	.LBE6281:
 46124              	.LBB6286:
 46125              	.LBB6287:
 452:Core/Src/lz4.c **** }
 46126              		.loc 1 452 5 is_stmt 1 view .LVU15027
 452:Core/Src/lz4.c **** }
 46127              		.loc 1 452 10 view .LVU15028
 46128 01c6 0822     		movs	r2, #8
 46129 01c8 3100     		movs	r1, r6
 46130 01ca 2800     		movs	r0, r5
 46131 01cc FFF7FEFF 		bl	memcpy
 46132              	.LVL4880:
 452:Core/Src/lz4.c **** }
 46133              		.loc 1 452 29 view .LVU15029
 452:Core/Src/lz4.c **** }
 46134              		.loc 1 452 30 is_stmt 0 view .LVU15030
 46135 01d0 0835     		adds	r5, r5, #8
 46136              	.LVL4881:
 452:Core/Src/lz4.c **** }
 46137              		.loc 1 452 35 is_stmt 1 view .LVU15031
 452:Core/Src/lz4.c **** }
 46138              		.loc 1 452 36 is_stmt 0 view .LVU15032
 46139 01d2 0836     		adds	r6, r6, #8
 46140              	.LVL4882:
 452:Core/Src/lz4.c **** }
 46141              		.loc 1 452 49 is_stmt 1 view .LVU15033
 452:Core/Src/lz4.c **** }
 46142              		.loc 1 452 5 is_stmt 0 view .LVU15034
 46143 01d4 AF42     		cmp	r7, r5
 46144 01d6 F6D8     		bhi	.L1898
 46145              	.LBE6287:
 46146              	.LBE6286:
2255:Core/Src/lz4.c ****             match = op - offset;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1114


 46147              		.loc 1 2255 22 view .LVU15035
 46148 01d8 B946     		mov	r9, r7
 46149              	.LVL4883:
2255:Core/Src/lz4.c ****             match = op - offset;
 46150              		.loc 1 2255 13 is_stmt 1 view .LVU15036
2255:Core/Src/lz4.c ****             match = op - offset;
 46151              		.loc 1 2255 22 is_stmt 0 view .LVU15037
 46152 01da 2000     		movs	r0, r4
 46153 01dc FFF7FEFF 		bl	LZ4_readLE16
 46154              	.LVL4884:
2255:Core/Src/lz4.c ****             match = op - offset;
 46155              		.loc 1 2255 20 view .LVU15038
 46156 01e0 0700     		movs	r7, r0
 46157              	.LVL4885:
2255:Core/Src/lz4.c ****             match = op - offset;
 46158              		.loc 1 2255 40 is_stmt 1 view .LVU15039
2255:Core/Src/lz4.c ****             match = op - offset;
 46159              		.loc 1 2255 42 is_stmt 0 view .LVU15040
 46160 01e2 0234     		adds	r4, r4, #2
 46161              	.LVL4886:
2256:Core/Src/lz4.c **** 
 46162              		.loc 1 2256 13 is_stmt 1 view .LVU15041
2256:Core/Src/lz4.c **** 
 46163              		.loc 1 2256 19 is_stmt 0 view .LVU15042
 46164 01e4 4B46     		mov	r3, r9
 46165 01e6 1E1A     		subs	r6, r3, r0
 46166              	.LVL4887:
2259:Core/Src/lz4.c **** 
 46167              		.loc 1 2259 13 is_stmt 1 view .LVU15043
2259:Core/Src/lz4.c **** 
 46168              		.loc 1 2259 20 is_stmt 0 view .LVU15044
 46169 01e8 0F25     		movs	r5, #15
 46170 01ea 5B46     		mov	r3, fp
 46171 01ec 1D40     		ands	r5, r3
 46172              	.LVL4888:
2259:Core/Src/lz4.c **** 
 46173              		.loc 1 2259 20 view .LVU15045
 46174 01ee 52E7     		b	.L1889
 46175              	.LVL4889:
 46176              	.L1931:
 46177              	.LBB6288:
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 46178              		.loc 1 2263 17 is_stmt 1 view .LVU15046
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 46179              		.loc 1 2263 37 is_stmt 0 view .LVU15047
 46180 01f0 5346     		mov	r3, r10
 46181 01f2 191F     		subs	r1, r3, #4
 46182              	.LVL4890:
 46183              	.LBB6289:
 46184              	.LBI6289:
1911:Core/Src/lz4.c ****                      int initial_check)
 46185              		.loc 1 1911 1 is_stmt 1 view .LVU15048
 46186              	.LBB6290:
1914:Core/Src/lz4.c ****     assert(ip != NULL);
 46187              		.loc 1 1914 5 view .LVU15049
1915:Core/Src/lz4.c ****     assert(*ip !=  NULL);
 46188              		.loc 1 1915 5 view .LVU15050
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1115


1916:Core/Src/lz4.c ****     assert(ilimit != NULL);
 46189              		.loc 1 1916 5 view .LVU15051
1917:Core/Src/lz4.c ****     if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 46190              		.loc 1 1917 5 view .LVU15052
1918:Core/Src/lz4.c ****         return rvl_error;
 46191              		.loc 1 1918 5 view .LVU15053
 46192              	.LBE6290:
 46193              	.LBE6289:
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 46194              		.loc 1 2263 37 is_stmt 0 view .LVU15054
 46195 01f4 0023     		movs	r3, #0
 46196              	.LVL4891:
 46197              	.L1901:
 46198              	.LBB6293:
 46199              	.LBB6291:
1921:Core/Src/lz4.c ****         s = **ip;
 46200              		.loc 1 1921 5 is_stmt 1 view .LVU15055
1922:Core/Src/lz4.c ****         (*ip)++;
 46201              		.loc 1 1922 9 view .LVU15056
1922:Core/Src/lz4.c ****         (*ip)++;
 46202              		.loc 1 1922 13 is_stmt 0 view .LVU15057
 46203 01f6 2278     		ldrb	r2, [r4]
 46204              	.LVL4892:
1923:Core/Src/lz4.c ****         length += s;
 46205              		.loc 1 1923 9 is_stmt 1 view .LVU15058
1923:Core/Src/lz4.c ****         length += s;
 46206              		.loc 1 1923 14 is_stmt 0 view .LVU15059
 46207 01f8 0134     		adds	r4, r4, #1
 46208              	.LVL4893:
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 46209              		.loc 1 1924 9 is_stmt 1 view .LVU15060
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 46210              		.loc 1 1924 16 is_stmt 0 view .LVU15061
 46211 01fa 9B18     		adds	r3, r3, r2
 46212              	.LVL4894:
1925:Core/Src/lz4.c ****             return rvl_error;
 46213              		.loc 1 1925 9 is_stmt 1 view .LVU15062
1925:Core/Src/lz4.c ****             return rvl_error;
 46214              		.loc 1 1925 12 is_stmt 0 view .LVU15063
 46215 01fc A142     		cmp	r1, r4
 46216 01fe 04D3     		bcc	.L1921
1929:Core/Src/lz4.c ****             return rvl_error;
 46217              		.loc 1 1929 9 is_stmt 1 view .LVU15064
1929:Core/Src/lz4.c ****             return rvl_error;
 46218              		.loc 1 1929 12 is_stmt 0 view .LVU15065
 46219 0200 002B     		cmp	r3, #0
 46220 0202 10DB     		blt	.L1922
1932:Core/Src/lz4.c **** 
 46221              		.loc 1 1932 13 is_stmt 1 view .LVU15066
1932:Core/Src/lz4.c **** 
 46222              		.loc 1 1932 5 is_stmt 0 view .LVU15067
 46223 0204 FF2A     		cmp	r2, #255
 46224 0206 F6D0     		beq	.L1901
 46225 0208 01E0     		b	.L1900
 46226              	.L1921:
1926:Core/Src/lz4.c ****         }
 46227              		.loc 1 1926 20 view .LVU15068
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1116


 46228 020a 0123     		movs	r3, #1
 46229              	.LVL4895:
1926:Core/Src/lz4.c ****         }
 46230              		.loc 1 1926 20 view .LVU15069
 46231 020c 5B42     		rsbs	r3, r3, #0
 46232              	.L1900:
 46233              	.LVL4896:
1926:Core/Src/lz4.c ****         }
 46234              		.loc 1 1926 20 view .LVU15070
 46235              	.LBE6291:
 46236              	.LBE6293:
2264:Core/Src/lz4.c ****                 length += addl;
 46237              		.loc 1 2264 17 is_stmt 1 view .LVU15071
2264:Core/Src/lz4.c ****                 length += addl;
 46238              		.loc 1 2264 20 is_stmt 0 view .LVU15072
 46239 020e 5A1C     		adds	r2, r3, #1
 46240 0210 05D0     		beq	.L1896
2265:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow d
 46241              		.loc 1 2265 17 is_stmt 1 view .LVU15073
2265:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow d
 46242              		.loc 1 2265 24 is_stmt 0 view .LVU15074
 46243 0212 ED18     		adds	r5, r5, r3
 46244              	.LVL4897:
2266:Core/Src/lz4.c ****             }
 46245              		.loc 1 2266 17 is_stmt 1 view .LVU15075
2266:Core/Src/lz4.c ****             }
 46246              		.loc 1 2266 21 is_stmt 0 view .LVU15076
 46247 0214 4B46     		mov	r3, r9
 46248              	.LVL4898:
2266:Core/Src/lz4.c ****             }
 46249              		.loc 1 2266 21 view .LVU15077
 46250 0216 EB18     		adds	r3, r5, r3
2266:Core/Src/lz4.c ****             }
 46251              		.loc 1 2266 20 view .LVU15078
 46252 0218 9945     		cmp	r9, r3
 46253 021a 00D8     		bhi	.LCB59840
 46254 021c 3EE7     		b	.L1899	@long jump
 46255              	.LCB59840:
 46256              	.LVL4899:
 46257              	.L1896:
2266:Core/Src/lz4.c ****             }
 46258              		.loc 1 2266 20 view .LVU15079
 46259              	.LBE6288:
2360:Core/Src/lz4.c ****     }
 46260              		.loc 1 2360 9 is_stmt 1 view .LVU15080
2360:Core/Src/lz4.c ****     }
 46261              		.loc 1 2360 16 is_stmt 0 view .LVU15081
 46262 021e 039B     		ldr	r3, [sp, #12]
 46263 0220 181B     		subs	r0, r3, r4
2360:Core/Src/lz4.c ****     }
 46264              		.loc 1 2360 48 view .LVU15082
 46265 0222 0138     		subs	r0, r0, #1
 46266 0224 A5E7     		b	.L1884
 46267              	.LVL4900:
 46268              	.L1922:
 46269              	.LBB6295:
 46270              	.LBB6294:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1117


 46271              	.LBB6292:
1930:Core/Src/lz4.c ****         }
 46272              		.loc 1 1930 20 view .LVU15083
 46273 0226 0123     		movs	r3, #1
 46274              	.LVL4901:
1930:Core/Src/lz4.c ****         }
 46275              		.loc 1 1930 20 view .LVU15084
 46276 0228 5B42     		rsbs	r3, r3, #0
 46277 022a F0E7     		b	.L1900
 46278              	.LVL4902:
 46279              	.L1932:
1930:Core/Src/lz4.c ****         }
 46280              		.loc 1 1930 20 view .LVU15085
 46281              	.LBE6292:
 46282              	.LBE6294:
 46283              	.LBE6295:
2324:Core/Src/lz4.c ****                 op[0] = match[0];
 46284              		.loc 1 2324 17 is_stmt 1 view .LVU15086
 46285 022c 0021     		movs	r1, #0
 46286 022e 4846     		mov	r0, r9
 46287              	.LVL4903:
2324:Core/Src/lz4.c ****                 op[0] = match[0];
 46288              		.loc 1 2324 17 is_stmt 0 view .LVU15087
 46289 0230 FFF7FEFF 		bl	LZ4_write32
 46290              	.LVL4904:
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 46291              		.loc 1 2325 17 is_stmt 1 view .LVU15088
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 46292              		.loc 1 2325 30 is_stmt 0 view .LVU15089
 46293 0234 3378     		ldrb	r3, [r6]
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 46294              		.loc 1 2325 23 view .LVU15090
 46295 0236 4A46     		mov	r2, r9
 46296 0238 1370     		strb	r3, [r2]
2326:Core/Src/lz4.c ****                 op[2] = match[2];
 46297              		.loc 1 2326 17 is_stmt 1 view .LVU15091
2326:Core/Src/lz4.c ****                 op[2] = match[2];
 46298              		.loc 1 2326 23 is_stmt 0 view .LVU15092
 46299 023a 7378     		ldrb	r3, [r6, #1]
 46300 023c 5370     		strb	r3, [r2, #1]
2327:Core/Src/lz4.c ****                 op[3] = match[3];
 46301              		.loc 1 2327 17 is_stmt 1 view .LVU15093
2327:Core/Src/lz4.c ****                 op[3] = match[3];
 46302              		.loc 1 2327 23 is_stmt 0 view .LVU15094
 46303 023e B378     		ldrb	r3, [r6, #2]
 46304 0240 9370     		strb	r3, [r2, #2]
2328:Core/Src/lz4.c ****                 match += inc32table[offset];
 46305              		.loc 1 2328 17 is_stmt 1 view .LVU15095
2328:Core/Src/lz4.c ****                 match += inc32table[offset];
 46306              		.loc 1 2328 23 is_stmt 0 view .LVU15096
 46307 0242 F378     		ldrb	r3, [r6, #3]
 46308 0244 D370     		strb	r3, [r2, #3]
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 46309              		.loc 1 2329 17 is_stmt 1 view .LVU15097
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 46310              		.loc 1 2329 36 is_stmt 0 view .LVU15098
 46311 0246 BF00     		lsls	r7, r7, #2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1118


 46312              	.LVL4905:
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 46313              		.loc 1 2329 36 view .LVU15099
 46314 0248 244B     		ldr	r3, .L1936
 46315 024a F958     		ldr	r1, [r7, r3]
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 46316              		.loc 1 2329 23 view .LVU15100
 46317 024c 7618     		adds	r6, r6, r1
 46318              	.LVL4906:
2330:Core/Src/lz4.c ****                 match -= dec64table[offset];
 46319              		.loc 1 2330 17 is_stmt 1 view .LVU15101
 46320 024e 101D     		adds	r0, r2, #4
 46321 0250 0422     		movs	r2, #4
 46322 0252 3100     		movs	r1, r6
 46323 0254 FFF7FEFF 		bl	memcpy
 46324              	.LVL4907:
2331:Core/Src/lz4.c ****             } else {
 46325              		.loc 1 2331 17 view .LVU15102
2331:Core/Src/lz4.c ****             } else {
 46326              		.loc 1 2331 36 is_stmt 0 view .LVU15103
 46327 0258 214B     		ldr	r3, .L1936+4
 46328 025a F958     		ldr	r1, [r7, r3]
2331:Core/Src/lz4.c ****             } else {
 46329              		.loc 1 2331 23 view .LVU15104
 46330 025c 761A     		subs	r6, r6, r1
 46331              	.LVL4908:
2331:Core/Src/lz4.c ****             } else {
 46332              		.loc 1 2331 23 view .LVU15105
 46333 025e 2EE7     		b	.L1903
 46334              	.LVL4909:
 46335              	.L1933:
 46336              	.LBB6296:
2339:Core/Src/lz4.c ****                 if (cpy > oend-LASTLITERALS) { goto _output_error; } /* Error : last LASTLITERALS b
 46337              		.loc 1 2339 17 is_stmt 1 view .LVU15106
2339:Core/Src/lz4.c ****                 if (cpy > oend-LASTLITERALS) { goto _output_error; } /* Error : last LASTLITERALS b
 46338              		.loc 1 2339 29 is_stmt 0 view .LVU15107
 46339 0260 4346     		mov	r3, r8
 46340 0262 DA1F     		subs	r2, r3, #7
 46341 0264 0492     		str	r2, [sp, #16]
 46342              	.LVL4910:
2340:Core/Src/lz4.c ****                 if (op < oCopyLimit) {
 46343              		.loc 1 2340 17 is_stmt 1 view .LVU15108
2340:Core/Src/lz4.c ****                 if (op < oCopyLimit) {
 46344              		.loc 1 2340 31 is_stmt 0 view .LVU15109
 46345 0266 053B     		subs	r3, r3, #5
2340:Core/Src/lz4.c ****                 if (op < oCopyLimit) {
 46346              		.loc 1 2340 20 view .LVU15110
 46347 0268 9D42     		cmp	r5, r3
 46348 026a D8D8     		bhi	.L1896
2341:Core/Src/lz4.c ****                     LZ4_wildCopy8(op, match, oCopyLimit);
 46349              		.loc 1 2341 17 is_stmt 1 view .LVU15111
2341:Core/Src/lz4.c ****                     LZ4_wildCopy8(op, match, oCopyLimit);
 46350              		.loc 1 2341 20 is_stmt 0 view .LVU15112
 46351 026c 9742     		cmp	r7, r2
 46352 026e 20D2     		bcs	.L1907
 46353              	.LBB6297:
 46354              	.LBB6298:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1119


 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 46355              		.loc 1 449 17 view .LVU15113
 46356 0270 B346     		mov	fp, r6
 46357              	.LVL4911:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 46358              		.loc 1 448 11 view .LVU15114
 46359 0272 5346     		mov	r3, r10
 46360 0274 0593     		str	r3, [sp, #20]
 46361 0276 B246     		mov	r10, r6
 46362 0278 1600     		movs	r6, r2
 46363              	.LVL4912:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 46364              		.loc 1 448 11 view .LVU15115
 46365 027a 2300     		movs	r3, r4
 46366 027c 3C00     		movs	r4, r7
 46367              	.LVL4913:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 46368              		.loc 1 448 11 view .LVU15116
 46369 027e A946     		mov	r9, r5
 46370 0280 5D46     		mov	r5, fp
 46371              	.LVL4914:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 46372              		.loc 1 448 11 view .LVU15117
 46373 0282 9B46     		mov	fp, r3
 46374              	.LVL4915:
 46375              	.L1906:
 452:Core/Src/lz4.c **** }
 46376              		.loc 1 452 5 is_stmt 1 view .LVU15118
 452:Core/Src/lz4.c **** }
 46377              		.loc 1 452 10 view .LVU15119
 46378 0284 0822     		movs	r2, #8
 46379 0286 2900     		movs	r1, r5
 46380 0288 2000     		movs	r0, r4
 46381 028a FFF7FEFF 		bl	memcpy
 46382              	.LVL4916:
 452:Core/Src/lz4.c **** }
 46383              		.loc 1 452 29 view .LVU15120
 452:Core/Src/lz4.c **** }
 46384              		.loc 1 452 30 is_stmt 0 view .LVU15121
 46385 028e 0834     		adds	r4, r4, #8
 46386              	.LVL4917:
 452:Core/Src/lz4.c **** }
 46387              		.loc 1 452 35 is_stmt 1 view .LVU15122
 452:Core/Src/lz4.c **** }
 46388              		.loc 1 452 36 is_stmt 0 view .LVU15123
 46389 0290 0835     		adds	r5, r5, #8
 46390              	.LVL4918:
 452:Core/Src/lz4.c **** }
 46391              		.loc 1 452 49 is_stmt 1 view .LVU15124
 452:Core/Src/lz4.c **** }
 46392              		.loc 1 452 5 is_stmt 0 view .LVU15125
 46393 0292 A642     		cmp	r6, r4
 46394 0294 F6D8     		bhi	.L1906
 46395              	.LBE6298:
 46396              	.LBE6297:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 46397              		.loc 1 2343 41 view .LVU15126
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1120


 46398 0296 4D46     		mov	r5, r9
 46399              	.LVL4919:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 46400              		.loc 1 2343 41 view .LVU15127
 46401 0298 5646     		mov	r6, r10
 46402              	.LVL4920:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 46403              		.loc 1 2343 41 view .LVU15128
 46404 029a 059B     		ldr	r3, [sp, #20]
 46405 029c 9A46     		mov	r10, r3
 46406              	.LVL4921:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 46407              		.loc 1 2343 41 view .LVU15129
 46408 029e 5C46     		mov	r4, fp
 46409              	.LVL4922:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 46410              		.loc 1 2343 21 is_stmt 1 view .LVU15130
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 46411              		.loc 1 2343 41 is_stmt 0 view .LVU15131
 46412 02a0 049B     		ldr	r3, [sp, #16]
 46413 02a2 DF1B     		subs	r7, r3, r7
 46414              	.LVL4923:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 46415              		.loc 1 2343 27 view .LVU15132
 46416 02a4 F619     		adds	r6, r6, r7
 46417              	.LVL4924:
2344:Core/Src/lz4.c ****                 }
 46418              		.loc 1 2344 21 is_stmt 1 view .LVU15133
2344:Core/Src/lz4.c ****                 }
 46419              		.loc 1 2344 24 is_stmt 0 view .LVU15134
 46420 02a6 1F00     		movs	r7, r3
 46421 02a8 03E0     		b	.L1907
 46422              	.LVL4925:
 46423              	.L1908:
2346:Core/Src/lz4.c ****             } else {
 46424              		.loc 1 2346 36 is_stmt 1 view .LVU15135
2346:Core/Src/lz4.c ****             } else {
 46425              		.loc 1 2346 44 is_stmt 0 view .LVU15136
 46426 02aa 3378     		ldrb	r3, [r6]
2346:Core/Src/lz4.c ****             } else {
 46427              		.loc 1 2346 42 view .LVU15137
 46428 02ac 3B70     		strb	r3, [r7]
2346:Core/Src/lz4.c ****             } else {
 46429              		.loc 1 2346 50 view .LVU15138
 46430 02ae 0136     		adds	r6, r6, #1
 46431              	.LVL4926:
2346:Core/Src/lz4.c ****             } else {
 46432              		.loc 1 2346 39 view .LVU15139
 46433 02b0 0137     		adds	r7, r7, #1
 46434              	.LVL4927:
 46435              	.L1907:
2346:Core/Src/lz4.c ****             } else {
 46436              		.loc 1 2346 23 is_stmt 1 view .LVU15140
 46437 02b2 BD42     		cmp	r5, r7
 46438 02b4 F9D8     		bhi	.L1908
2346:Core/Src/lz4.c ****             } else {
 46439              		.loc 1 2346 23 is_stmt 0 view .LVU15141
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1121


 46440 02b6 C5E6     		b	.L1887
 46441              	.LVL4928:
 46442              	.L1917:
2346:Core/Src/lz4.c ****             } else {
 46443              		.loc 1 2346 23 view .LVU15142
 46444              	.LBE6296:
 46445              	.LBB6299:
 46446 02b8 3400     		movs	r4, r6
 46447 02ba B0E7     		b	.L1896
 46448              	.LVL4929:
 46449              	.L1919:
2346:Core/Src/lz4.c ****             } else {
 46450              		.loc 1 2346 23 view .LVU15143
 46451              	.LBE6299:
 46452 02bc 3400     		movs	r4, r6
 46453 02be AEE7     		b	.L1896
 46454              	.L1920:
2346:Core/Src/lz4.c ****             } else {
 46455              		.loc 1 2346 23 view .LVU15144
 46456 02c0 3400     		movs	r4, r6
 46457 02c2 ACE7     		b	.L1896
 46458              	.LVL4930:
 46459              	.L1910:
2346:Core/Src/lz4.c ****             } else {
 46460              		.loc 1 2346 23 view .LVU15145
 46461              	.LBE6300:
1957:Core/Src/lz4.c **** 
 46462              		.loc 1 1957 53 view .LVU15146
 46463 02c4 0120     		movs	r0, #1
 46464              	.LVL4931:
1957:Core/Src/lz4.c **** 
 46465              		.loc 1 1957 53 view .LVU15147
 46466 02c6 4042     		rsbs	r0, r0, #0
 46467 02c8 53E7     		b	.L1884
 46468              	.LVL4932:
 46469              	.L1911:
1957:Core/Src/lz4.c **** 
 46470              		.loc 1 1957 53 view .LVU15148
 46471 02ca 0120     		movs	r0, #1
 46472              	.LVL4933:
1957:Core/Src/lz4.c **** 
 46473              		.loc 1 1957 53 view .LVU15149
 46474 02cc 4042     		rsbs	r0, r0, #0
 46475 02ce 50E7     		b	.L1884
 46476              	.LVL4934:
 46477              	.L1913:
 46478              	.LBB6301:
1988:Core/Src/lz4.c ****         }
 46479              		.loc 1 1988 51 view .LVU15150
 46480 02d0 0020     		movs	r0, #0
 46481              	.LVL4935:
1988:Core/Src/lz4.c ****         }
 46482              		.loc 1 1988 51 view .LVU15151
 46483 02d2 4EE7     		b	.L1884
 46484              	.LVL4936:
 46485              	.L1914:
1990:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1122


 46486              		.loc 1 1990 44 view .LVU15152
 46487 02d4 0120     		movs	r0, #1
 46488              	.LVL4937:
1990:Core/Src/lz4.c **** 
 46489              		.loc 1 1990 44 view .LVU15153
 46490 02d6 4042     		rsbs	r0, r0, #0
 46491              	.LVL4938:
1990:Core/Src/lz4.c **** 
 46492              		.loc 1 1990 44 view .LVU15154
 46493              	.LBE6301:
 46494              	.LBE6302:
 46495              	.LBE6303:
2370:Core/Src/lz4.c ****                                   decode_full_block, noDict,
 46496              		.loc 1 2370 12 view .LVU15155
 46497 02d8 4BE7     		b	.L1884
 46498              	.L1937:
 46499 02da C046     		.align	2
 46500              	.L1936:
 46501 02dc 00000000 		.word	.LANCHOR0
 46502 02e0 00000000 		.word	.LANCHOR1
 46503              		.cfi_endproc
 46504              	.LFE51:
 46506              		.section	.text.LZ4_decompress_safe_partial,"ax",%progbits
 46507              		.align	1
 46508              		.global	LZ4_decompress_safe_partial
 46509              		.syntax unified
 46510              		.code	16
 46511              		.thumb_func
 46512              		.fpu softvfp
 46514              	LZ4_decompress_safe_partial:
 46515              	.LVL4939:
 46516              	.LFB52:
2377:Core/Src/lz4.c ****     dstCapacity = MIN(targetOutputSize, dstCapacity);
 46517              		.loc 1 2377 1 is_stmt 1 view -0
 46518              		.cfi_startproc
 46519              		@ args = 4, pretend = 0, frame = 24
 46520              		@ frame_needed = 0, uses_anonymous_args = 0
2377:Core/Src/lz4.c ****     dstCapacity = MIN(targetOutputSize, dstCapacity);
 46521              		.loc 1 2377 1 is_stmt 0 view .LVU15157
 46522 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 46523              		.cfi_def_cfa_offset 20
 46524              		.cfi_offset 4, -20
 46525              		.cfi_offset 5, -16
 46526              		.cfi_offset 6, -12
 46527              		.cfi_offset 7, -8
 46528              		.cfi_offset 14, -4
 46529 0002 DE46     		mov	lr, fp
 46530 0004 5746     		mov	r7, r10
 46531 0006 4E46     		mov	r6, r9
 46532 0008 4546     		mov	r5, r8
 46533 000a E0B5     		push	{r5, r6, r7, lr}
 46534              		.cfi_def_cfa_offset 36
 46535              		.cfi_offset 8, -36
 46536              		.cfi_offset 9, -32
 46537              		.cfi_offset 10, -28
 46538              		.cfi_offset 11, -24
 46539 000c 87B0     		sub	sp, sp, #28
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1123


 46540              		.cfi_def_cfa_offset 64
 46541 000e 0590     		str	r0, [sp, #20]
 46542 0010 0191     		str	r1, [sp, #4]
2378:Core/Src/lz4.c ****     return LZ4_decompress_generic(src, dst, compressedSize, dstCapacity,
 46543              		.loc 1 2378 5 is_stmt 1 view .LVU15158
2378:Core/Src/lz4.c ****     return LZ4_decompress_generic(src, dst, compressedSize, dstCapacity,
 46544              		.loc 1 2378 17 is_stmt 0 view .LVU15159
 46545 0012 1099     		ldr	r1, [sp, #64]
 46546              	.LVL4940:
2378:Core/Src/lz4.c ****     return LZ4_decompress_generic(src, dst, compressedSize, dstCapacity,
 46547              		.loc 1 2378 17 view .LVU15160
 46548 0014 9942     		cmp	r1, r3
 46549 0016 00DD     		ble	.L1939
 46550 0018 1900     		movs	r1, r3
 46551              	.L1939:
 46552              	.LVL4941:
2379:Core/Src/lz4.c ****                                   partial_decode,
 46553              		.loc 1 2379 5 is_stmt 1 view .LVU15161
 46554              	.LBB6304:
 46555              	.LBI6304:
1944:Core/Src/lz4.c ****                  const char* const src,
 46556              		.loc 1 1944 1 view .LVU15162
 46557              	.LBB6305:
1957:Core/Src/lz4.c **** 
 46558              		.loc 1 1957 5 view .LVU15163
1957:Core/Src/lz4.c **** 
 46559              		.loc 1 1957 8 is_stmt 0 view .LVU15164
 46560 001a 059E     		ldr	r6, [sp, #20]
 46561 001c 002E     		cmp	r6, #0
 46562 001e 00D1     		bne	.LCB60243
 46563 0020 42E1     		b	.L1969	@long jump
 46564              	.LCB60243:
1957:Core/Src/lz4.c **** 
 46565              		.loc 1 1957 23 view .LVU15165
 46566 0022 0029     		cmp	r1, #0
 46567 0024 00DA     		bge	.LCB60245
 46568 0026 42E1     		b	.L1970	@long jump
 46569              	.LCB60245:
 46570              	.LBB6306:
1959:Core/Src/lz4.c ****         const BYTE* const iend = ip + srcSize;
 46571              		.loc 1 1959 9 is_stmt 1 view .LVU15166
 46572              	.LVL4942:
1960:Core/Src/lz4.c **** 
 46573              		.loc 1 1960 9 view .LVU15167
1960:Core/Src/lz4.c **** 
 46574              		.loc 1 1960 27 is_stmt 0 view .LVU15168
 46575 0028 B346     		mov	fp, r6
 46576 002a 9344     		add	fp, fp, r2
 46577              	.LVL4943:
1962:Core/Src/lz4.c ****         BYTE* const oend = op + outputSize;
 46578              		.loc 1 1962 9 is_stmt 1 view .LVU15169
1963:Core/Src/lz4.c ****         BYTE* cpy;
 46579              		.loc 1 1963 9 view .LVU15170
1963:Core/Src/lz4.c ****         BYTE* cpy;
 46580              		.loc 1 1963 21 is_stmt 0 view .LVU15171
 46581 002c 019C     		ldr	r4, [sp, #4]
 46582 002e A046     		mov	r8, r4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1124


 46583 0030 8844     		add	r8, r8, r1
 46584              	.LVL4944:
1964:Core/Src/lz4.c **** 
 46585              		.loc 1 1964 9 is_stmt 1 view .LVU15172
1966:Core/Src/lz4.c **** 
 46586              		.loc 1 1966 9 view .LVU15173
1968:Core/Src/lz4.c **** 
 46587              		.loc 1 1968 9 view .LVU15174
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 46588              		.loc 1 1972 9 view .LVU15175
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 46589              		.loc 1 1972 27 is_stmt 0 view .LVU15176
 46590 0032 1023     		movs	r3, #16
 46591              	.LVL4945:
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 46592              		.loc 1 1972 27 view .LVU15177
 46593 0034 5B42     		rsbs	r3, r3, #0
 46594 0036 5B44     		add	r3, r3, fp
 46595 0038 0293     		str	r3, [sp, #8]
 46596              	.LVL4946:
1973:Core/Src/lz4.c **** 
 46597              		.loc 1 1973 9 is_stmt 1 view .LVU15178
1973:Core/Src/lz4.c **** 
 46598              		.loc 1 1973 27 is_stmt 0 view .LVU15179
 46599 003a 2023     		movs	r3, #32
 46600              	.LVL4947:
1973:Core/Src/lz4.c **** 
 46601              		.loc 1 1973 27 view .LVU15180
 46602 003c 5B42     		rsbs	r3, r3, #0
 46603 003e 4344     		add	r3, r3, r8
 46604 0040 0393     		str	r3, [sp, #12]
 46605              	.LVL4948:
1975:Core/Src/lz4.c ****         size_t offset;
 46606              		.loc 1 1975 9 is_stmt 1 view .LVU15181
1976:Core/Src/lz4.c ****         unsigned token;
 46607              		.loc 1 1976 9 view .LVU15182
1977:Core/Src/lz4.c ****         size_t length;
 46608              		.loc 1 1977 9 view .LVU15183
1978:Core/Src/lz4.c **** 
 46609              		.loc 1 1978 9 view .LVU15184
1981:Core/Src/lz4.c **** 
 46610              		.loc 1 1981 9 view .LVU15185
1981:Core/Src/lz4.c **** 
 46611              		.loc 1 1981 92 view .LVU15186
1984:Core/Src/lz4.c ****         if (unlikely(outputSize==0)) {
 46612              		.loc 1 1984 9 view .LVU15187
1985:Core/Src/lz4.c ****             /* Empty output buffer */
 46613              		.loc 1 1985 9 view .LVU15188
1985:Core/Src/lz4.c ****             /* Empty output buffer */
 46614              		.loc 1 1985 12 is_stmt 0 view .LVU15189
 46615 0042 0029     		cmp	r1, #0
 46616 0044 00D1     		bne	.LCB60290
 46617 0046 35E1     		b	.L1971	@long jump
 46618              	.LCB60290:
1990:Core/Src/lz4.c **** 
 46619              		.loc 1 1990 9 is_stmt 1 view .LVU15190
1990:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1125


 46620              		.loc 1 1990 12 is_stmt 0 view .LVU15191
 46621 0048 002A     		cmp	r2, #0
 46622 004a 00D1     		bne	.LCB60295
 46623 004c 34E1     		b	.L1972	@long jump
 46624              	.LCB60295:
 46625              	.LVL4949:
 46626              	.L1941:
2136:Core/Src/lz4.c ****         while (1) {
 46627              		.loc 1 2136 9 is_stmt 1 view .LVU15192
2136:Core/Src/lz4.c ****         while (1) {
 46628              		.loc 1 2136 46 view .LVU15193
2137:Core/Src/lz4.c ****             assert(ip < iend);
 46629              		.loc 1 2137 9 view .LVU15194
2138:Core/Src/lz4.c ****             token = *ip++;
 46630              		.loc 1 2138 13 view .LVU15195
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 46631              		.loc 1 2139 13 view .LVU15196
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 46632              		.loc 1 2139 24 is_stmt 0 view .LVU15197
 46633 004e 751C     		adds	r5, r6, #1
 46634              	.LVL4950:
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 46635              		.loc 1 2139 21 view .LVU15198
 46636 0050 3378     		ldrb	r3, [r6]
 46637 0052 9946     		mov	r9, r3
 46638              	.LVL4951:
2140:Core/Src/lz4.c **** 
 46639              		.loc 1 2140 13 is_stmt 1 view .LVU15199
2140:Core/Src/lz4.c **** 
 46640              		.loc 1 2140 20 is_stmt 0 view .LVU15200
 46641 0054 1E09     		lsrs	r6, r3, #4
 46642              	.LVL4952:
2151:Core/Src/lz4.c ****                 /* strictly "less than" on input, to re-enter the loop with at least one byte */
 46643              		.loc 1 2151 13 is_stmt 1 view .LVU15201
2151:Core/Src/lz4.c ****                 /* strictly "less than" on input, to re-enter the loop with at least one byte */
 46644              		.loc 1 2151 16 is_stmt 0 view .LVU15202
 46645 0056 0F2E     		cmp	r6, #15
 46646 0058 36D0     		beq	.L1942
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 46647              		.loc 1 2153 18 view .LVU15203
 46648 005a 029B     		ldr	r3, [sp, #8]
 46649              	.LVL4953:
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 46650              		.loc 1 2153 18 view .LVU15204
 46651 005c 9D42     		cmp	r5, r3
 46652 005e 9241     		sbcs	r2, r2, r2
 46653 0060 5242     		rsbs	r2, r2, #0
 46654 0062 0023     		movs	r3, #0
 46655 0064 0399     		ldr	r1, [sp, #12]
 46656 0066 A142     		cmp	r1, r4
 46657 0068 5B41     		adcs	r3, r3, r3
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 46658              		.loc 1 2153 15 view .LVU15205
 46659 006a 1342     		tst	r3, r2
 46660 006c 2CD0     		beq	.L1942
2155:Core/Src/lz4.c ****                 op += length; ip += length;
 46661              		.loc 1 2155 17 is_stmt 1 view .LVU15206
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1126


 46662 006e 1022     		movs	r2, #16
 46663 0070 2900     		movs	r1, r5
 46664 0072 2000     		movs	r0, r4
 46665 0074 FFF7FEFF 		bl	memcpy
 46666              	.LVL4954:
2156:Core/Src/lz4.c **** 
 46667              		.loc 1 2156 17 view .LVU15207
2156:Core/Src/lz4.c **** 
 46668              		.loc 1 2156 20 is_stmt 0 view .LVU15208
 46669 0078 A719     		adds	r7, r4, r6
 46670              	.LVL4955:
2156:Core/Src/lz4.c **** 
 46671              		.loc 1 2156 31 is_stmt 1 view .LVU15209
2156:Core/Src/lz4.c **** 
 46672              		.loc 1 2156 34 is_stmt 0 view .LVU15210
 46673 007a AE19     		adds	r6, r5, r6
 46674              	.LVL4956:
2160:Core/Src/lz4.c ****                 offset = LZ4_readLE16(ip); ip += 2;
 46675              		.loc 1 2160 17 is_stmt 1 view .LVU15211
2160:Core/Src/lz4.c ****                 offset = LZ4_readLE16(ip); ip += 2;
 46676              		.loc 1 2160 24 is_stmt 0 view .LVU15212
 46677 007c 0F24     		movs	r4, #15
 46678 007e 4B46     		mov	r3, r9
 46679 0080 1C40     		ands	r4, r3
 46680              	.LVL4957:
2161:Core/Src/lz4.c ****                 match = op - offset;
 46681              		.loc 1 2161 17 is_stmt 1 view .LVU15213
2161:Core/Src/lz4.c ****                 match = op - offset;
 46682              		.loc 1 2161 26 is_stmt 0 view .LVU15214
 46683 0082 3000     		movs	r0, r6
 46684 0084 FFF7FEFF 		bl	LZ4_readLE16
 46685              	.LVL4958:
2161:Core/Src/lz4.c ****                 match = op - offset;
 46686              		.loc 1 2161 24 view .LVU15215
 46687 0088 8246     		mov	r10, r0
 46688              	.LVL4959:
2161:Core/Src/lz4.c ****                 match = op - offset;
 46689              		.loc 1 2161 44 is_stmt 1 view .LVU15216
2161:Core/Src/lz4.c ****                 match = op - offset;
 46690              		.loc 1 2161 47 is_stmt 0 view .LVU15217
 46691 008a 0236     		adds	r6, r6, #2
 46692              	.LVL4960:
2162:Core/Src/lz4.c ****                 assert(match <= op); /* check overflow */
 46693              		.loc 1 2162 17 is_stmt 1 view .LVU15218
2162:Core/Src/lz4.c ****                 assert(match <= op); /* check overflow */
 46694              		.loc 1 2162 23 is_stmt 0 view .LVU15219
 46695 008c 3D1A     		subs	r5, r7, r0
 46696              	.LVL4961:
2163:Core/Src/lz4.c **** 
 46697              		.loc 1 2163 17 is_stmt 1 view .LVU15220
2166:Core/Src/lz4.c ****                   && (offset >= 8)
 46698              		.loc 1 2166 17 view .LVU15221
2166:Core/Src/lz4.c ****                   && (offset >= 8)
 46699              		.loc 1 2166 20 is_stmt 0 view .LVU15222
 46700 008e 0F2C     		cmp	r4, #15
 46701 0090 4ED0     		beq	.L1943
2167:Core/Src/lz4.c ****                   && (dict==withPrefix64k || match >= lowPrefix) ) {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1127


 46702              		.loc 1 2167 19 view .LVU15223
 46703 0092 0728     		cmp	r0, #7
 46704 0094 4CD9     		bls	.L1943
2168:Core/Src/lz4.c ****                     /* Copy the match. */
 46705              		.loc 1 2168 43 view .LVU15224
 46706 0096 019B     		ldr	r3, [sp, #4]
 46707 0098 AB42     		cmp	r3, r5
 46708 009a 49D8     		bhi	.L1943
2170:Core/Src/lz4.c ****                     LZ4_memcpy(op + 8, match + 8, 8);
 46709              		.loc 1 2170 21 is_stmt 1 view .LVU15225
 46710 009c 0822     		movs	r2, #8
 46711 009e 2900     		movs	r1, r5
 46712 00a0 3800     		movs	r0, r7
 46713              	.LVL4962:
2170:Core/Src/lz4.c ****                     LZ4_memcpy(op + 8, match + 8, 8);
 46714              		.loc 1 2170 21 is_stmt 0 view .LVU15226
 46715 00a2 FFF7FEFF 		bl	memcpy
 46716              	.LVL4963:
2171:Core/Src/lz4.c ****                     LZ4_memcpy(op +16, match +16, 2);
 46717              		.loc 1 2171 21 is_stmt 1 view .LVU15227
 46718 00a6 3800     		movs	r0, r7
 46719 00a8 0830     		adds	r0, r0, #8
 46720 00aa 2900     		movs	r1, r5
 46721 00ac 0831     		adds	r1, r1, #8
 46722 00ae 0822     		movs	r2, #8
 46723 00b0 FFF7FEFF 		bl	memcpy
 46724              	.LVL4964:
2172:Core/Src/lz4.c ****                     op += length + MINMATCH;
 46725              		.loc 1 2172 21 view .LVU15228
 46726 00b4 3800     		movs	r0, r7
 46727 00b6 1030     		adds	r0, r0, #16
 46728 00b8 2900     		movs	r1, r5
 46729 00ba 1031     		adds	r1, r1, #16
 46730 00bc 0222     		movs	r2, #2
 46731 00be FFF7FEFF 		bl	memcpy
 46732              	.LVL4965:
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 46733              		.loc 1 2173 21 view .LVU15229
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 46734              		.loc 1 2173 24 is_stmt 0 view .LVU15230
 46735 00c2 0434     		adds	r4, r4, #4
 46736              	.LVL4966:
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 46737              		.loc 1 2173 24 view .LVU15231
 46738 00c4 3C19     		adds	r4, r7, r4
 46739              	.LVL4967:
2175:Core/Src/lz4.c ****                 }
 46740              		.loc 1 2175 21 is_stmt 1 view .LVU15232
 46741 00c6 C2E7     		b	.L1941
 46742              	.LVL4968:
 46743              	.L1942:
2184:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 46744              		.loc 1 2184 13 view .LVU15233
2184:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 46745              		.loc 1 2184 16 is_stmt 0 view .LVU15234
 46746 00c8 0F2E     		cmp	r6, #15
 46747 00ca 58D0     		beq	.L1986
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1128


 46748              	.L1945:
2193:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
 46749              		.loc 1 2193 13 is_stmt 1 view .LVU15235
2193:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
 46750              		.loc 1 2193 17 is_stmt 0 view .LVU15236
 46751 00cc A319     		adds	r3, r4, r6
 46752 00ce 9A46     		mov	r10, r3
 46753              	.LVL4969:
 46754              	.LBB6307:
2197:Core/Src/lz4.c ****             if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
 46755              		.loc 1 2197 13 is_stmt 1 view .LVU15237
 46756              	.LBE6307:
2197:Core/Src/lz4.c ****             if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
 46757              		.loc 1 2197 57 view .LVU15238
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 46758              		.loc 1 2198 13 view .LVU15239
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 46759              		.loc 1 2198 26 is_stmt 0 view .LVU15240
 46760 00d0 4346     		mov	r3, r8
 46761              	.LVL4970:
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 46762              		.loc 1 2198 26 view .LVU15241
 46763 00d2 0C3B     		subs	r3, r3, #12
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 46764              		.loc 1 2198 16 view .LVU15242
 46765 00d4 9A45     		cmp	r10, r3
 46766 00d6 05D8     		bhi	.L1951
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 46767              		.loc 1 2198 42 view .LVU15243
 46768 00d8 AA19     		adds	r2, r5, r6
 46769 00da 0492     		str	r2, [sp, #16]
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 46770              		.loc 1 2198 54 view .LVU15244
 46771 00dc 5B46     		mov	r3, fp
 46772 00de 083B     		subs	r3, r3, #8
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 46773              		.loc 1 2198 36 view .LVU15245
 46774 00e0 9A42     		cmp	r2, r3
 46775 00e2 6ED9     		bls	.L1982
 46776              	.L1951:
2204:Core/Src/lz4.c ****                     /* Since we are partial decoding we may be in this block because of the output 
 46777              		.loc 1 2204 17 is_stmt 1 view .LVU15246
2208:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: literal length = %u", (unsigned)length);
 46778              		.loc 1 2208 21 view .LVU15247
2209:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: remaining space in dstBuffer : %i", (int)(oend - 
 46779              		.loc 1 2209 21 view .LVU15248
2209:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: remaining space in dstBuffer : %i", (int)(oend - 
 46780              		.loc 1 2209 90 view .LVU15249
2210:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: remaining space in srcBuffer : %i", (int)(iend - 
 46781              		.loc 1 2210 21 view .LVU15250
2210:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: remaining space in srcBuffer : %i", (int)(iend - 
 46782              		.loc 1 2210 104 view .LVU15251
2211:Core/Src/lz4.c ****                     /* Finishing in the middle of a literals segment,
 46783              		.loc 1 2211 21 view .LVU15252
2211:Core/Src/lz4.c ****                     /* Finishing in the middle of a literals segment,
 46784              		.loc 1 2211 104 view .LVU15253
2215:Core/Src/lz4.c ****                         length = (size_t)(iend-ip);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1129


 46785              		.loc 1 2215 21 view .LVU15254
2215:Core/Src/lz4.c ****                         length = (size_t)(iend-ip);
 46786              		.loc 1 2215 27 is_stmt 0 view .LVU15255
 46787 00e4 AB19     		adds	r3, r5, r6
2215:Core/Src/lz4.c ****                         length = (size_t)(iend-ip);
 46788              		.loc 1 2215 24 view .LVU15256
 46789 00e6 9B45     		cmp	fp, r3
 46790 00e8 03D2     		bcs	.L1953
2216:Core/Src/lz4.c ****                         cpy = op + length;
 46791              		.loc 1 2216 25 is_stmt 1 view .LVU15257
2216:Core/Src/lz4.c ****                         cpy = op + length;
 46792              		.loc 1 2216 47 is_stmt 0 view .LVU15258
 46793 00ea 5B46     		mov	r3, fp
 46794 00ec 5E1B     		subs	r6, r3, r5
 46795              	.LVL4971:
2217:Core/Src/lz4.c ****                     }
 46796              		.loc 1 2217 25 is_stmt 1 view .LVU15259
2217:Core/Src/lz4.c ****                     }
 46797              		.loc 1 2217 29 is_stmt 0 view .LVU15260
 46798 00ee A319     		adds	r3, r4, r6
 46799 00f0 9A46     		mov	r10, r3
 46800              	.LVL4972:
 46801              	.L1953:
2222:Core/Src/lz4.c ****                         cpy = oend;
 46802              		.loc 1 2222 21 is_stmt 1 view .LVU15261
2222:Core/Src/lz4.c ****                         cpy = oend;
 46803              		.loc 1 2222 24 is_stmt 0 view .LVU15262
 46804 00f2 D045     		cmp	r8, r10
 46805 00f4 02D2     		bcs	.L1954
2223:Core/Src/lz4.c ****                         assert(op<=oend);
 46806              		.loc 1 2223 25 is_stmt 1 view .LVU15263
 46807              	.LVL4973:
2224:Core/Src/lz4.c ****                         length = (size_t)(oend-op);
 46808              		.loc 1 2224 25 view .LVU15264
2225:Core/Src/lz4.c ****                     }
 46809              		.loc 1 2225 25 view .LVU15265
2225:Core/Src/lz4.c ****                     }
 46810              		.loc 1 2225 47 is_stmt 0 view .LVU15266
 46811 00f6 4346     		mov	r3, r8
 46812 00f8 1E1B     		subs	r6, r3, r4
 46813              	.LVL4974:
2223:Core/Src/lz4.c ****                         assert(op<=oend);
 46814              		.loc 1 2223 29 view .LVU15267
 46815 00fa C246     		mov	r10, r8
 46816              	.LVL4975:
 46817              	.L1954:
2238:Core/Src/lz4.c ****                 ip += length;
 46818              		.loc 1 2238 17 is_stmt 1 view .LVU15268
 46819 00fc 3200     		movs	r2, r6
 46820 00fe 2900     		movs	r1, r5
 46821 0100 2000     		movs	r0, r4
 46822 0102 FFF7FEFF 		bl	memmove
 46823              	.LVL4976:
2239:Core/Src/lz4.c ****                 op += length;
 46824              		.loc 1 2239 17 view .LVU15269
2239:Core/Src/lz4.c ****                 op += length;
 46825              		.loc 1 2239 20 is_stmt 0 view .LVU15270
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1130


 46826 0106 AA19     		adds	r2, r5, r6
 46827 0108 0492     		str	r2, [sp, #16]
 46828              	.LVL4977:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 46829              		.loc 1 2240 17 is_stmt 1 view .LVU15271
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 46830              		.loc 1 2240 20 is_stmt 0 view .LVU15272
 46831 010a A719     		adds	r7, r4, r6
 46832              	.LVL4978:
2246:Core/Src/lz4.c ****                     break;
 46833              		.loc 1 2246 17 is_stmt 1 view .LVU15273
2246:Core/Src/lz4.c ****                     break;
 46834              		.loc 1 2246 38 is_stmt 0 view .LVU15274
 46835 010c D045     		cmp	r8, r10
 46836 010e 00D1     		bne	.LCB60511
 46837 0110 C4E0     		b	.L1977	@long jump
 46838              	.LCB60511:
2246:Core/Src/lz4.c ****                     break;
 46839              		.loc 1 2246 70 view .LVU15275
 46840 0112 5B46     		mov	r3, fp
 46841 0114 023B     		subs	r3, r3, #2
2246:Core/Src/lz4.c ****                     break;
 46842              		.loc 1 2246 55 view .LVU15276
 46843 0116 9A42     		cmp	r2, r3
 46844 0118 00D3     		bcc	.LCB60517
 46845 011a C1E0     		b	.L1987	@long jump
 46846              	.LCB60517:
 46847              	.LVL4979:
 46848              	.L1956:
2255:Core/Src/lz4.c ****             match = op - offset;
 46849              		.loc 1 2255 13 is_stmt 1 view .LVU15277
2255:Core/Src/lz4.c ****             match = op - offset;
 46850              		.loc 1 2255 22 is_stmt 0 view .LVU15278
 46851 011c 049E     		ldr	r6, [sp, #16]
 46852 011e 3000     		movs	r0, r6
 46853 0120 FFF7FEFF 		bl	LZ4_readLE16
 46854              	.LVL4980:
2255:Core/Src/lz4.c ****             match = op - offset;
 46855              		.loc 1 2255 20 view .LVU15279
 46856 0124 8246     		mov	r10, r0
 46857              	.LVL4981:
2255:Core/Src/lz4.c ****             match = op - offset;
 46858              		.loc 1 2255 40 is_stmt 1 view .LVU15280
2255:Core/Src/lz4.c ****             match = op - offset;
 46859              		.loc 1 2255 42 is_stmt 0 view .LVU15281
 46860 0126 0236     		adds	r6, r6, #2
 46861              	.LVL4982:
2256:Core/Src/lz4.c **** 
 46862              		.loc 1 2256 13 is_stmt 1 view .LVU15282
2256:Core/Src/lz4.c **** 
 46863              		.loc 1 2256 19 is_stmt 0 view .LVU15283
 46864 0128 3D1A     		subs	r5, r7, r0
 46865              	.LVL4983:
2259:Core/Src/lz4.c **** 
 46866              		.loc 1 2259 13 is_stmt 1 view .LVU15284
2259:Core/Src/lz4.c **** 
 46867              		.loc 1 2259 20 is_stmt 0 view .LVU15285
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1131


 46868 012a 0F24     		movs	r4, #15
 46869 012c 4B46     		mov	r3, r9
 46870 012e 1C40     		ands	r4, r3
 46871              	.LVL4984:
 46872              	.L1943:
2262:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 46873              		.loc 1 2262 13 is_stmt 1 view .LVU15286
2262:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 46874              		.loc 1 2262 16 is_stmt 0 view .LVU15287
 46875 0130 0F2C     		cmp	r4, #15
 46876 0132 52D0     		beq	.L1988
 46877              	.L1957:
2268:Core/Src/lz4.c **** 
 46878              		.loc 1 2268 13 is_stmt 1 view .LVU15288
2268:Core/Src/lz4.c **** 
 46879              		.loc 1 2268 20 is_stmt 0 view .LVU15289
 46880 0134 231D     		adds	r3, r4, #4
 46881 0136 9946     		mov	r9, r3
 46882              	.LVL4985:
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 46883              		.loc 1 2273 13 is_stmt 1 view .LVU15290
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 46884              		.loc 1 2273 31 is_stmt 0 view .LVU15291
 46885 0138 019B     		ldr	r3, [sp, #4]
 46886              	.LVL4986:
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 46887              		.loc 1 2273 31 view .LVU15292
 46888 013a 9D42     		cmp	r5, r3
 46889 013c 62D3     		bcc	.L1950
2275:Core/Src/lz4.c ****                 assert(dictEnd != NULL);
 46890              		.loc 1 2275 13 is_stmt 1 view .LVU15293
2302:Core/Src/lz4.c **** 
 46891              		.loc 1 2302 13 view .LVU15294
2305:Core/Src/lz4.c **** 
 46892              		.loc 1 2305 13 view .LVU15295
2305:Core/Src/lz4.c **** 
 46893              		.loc 1 2305 17 is_stmt 0 view .LVU15296
 46894 013e 4B46     		mov	r3, r9
 46895 0140 FC18     		adds	r4, r7, r3
 46896              	.LVL4987:
2308:Core/Src/lz4.c ****             if (partialDecoding && (cpy > oend-MATCH_SAFEGUARD_DISTANCE)) {
 46897              		.loc 1 2308 13 is_stmt 1 view .LVU15297
2309:Core/Src/lz4.c ****                 size_t const mlen = MIN(length, (size_t)(oend-op));
 46898              		.loc 1 2309 13 view .LVU15298
2309:Core/Src/lz4.c ****                 size_t const mlen = MIN(length, (size_t)(oend-op));
 46899              		.loc 1 2309 47 is_stmt 0 view .LVU15299
 46900 0142 4346     		mov	r3, r8
 46901 0144 0C3B     		subs	r3, r3, #12
2309:Core/Src/lz4.c ****                 size_t const mlen = MIN(length, (size_t)(oend-op));
 46902              		.loc 1 2309 33 view .LVU15300
 46903 0146 9C42     		cmp	r4, r3
 46904 0148 6AD9     		bls	.L1960
 46905              	.LBB6308:
2310:Core/Src/lz4.c ****                 const BYTE* const matchEnd = match + mlen;
 46906              		.loc 1 2310 17 is_stmt 1 view .LVU15301
2310:Core/Src/lz4.c ****                 const BYTE* const matchEnd = match + mlen;
 46907              		.loc 1 2310 37 is_stmt 0 view .LVU15302
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1132


 46908 014a 4346     		mov	r3, r8
 46909 014c DB1B     		subs	r3, r3, r7
2310:Core/Src/lz4.c ****                 const BYTE* const matchEnd = match + mlen;
 46910              		.loc 1 2310 30 view .LVU15303
 46911 014e 4A46     		mov	r2, r9
 46912 0150 9A42     		cmp	r2, r3
 46913 0152 00D9     		bls	.L1961
 46914 0154 1A00     		movs	r2, r3
 46915              	.L1961:
 46916              	.LVL4988:
2311:Core/Src/lz4.c ****                 BYTE* const copyEnd = op + mlen;
 46917              		.loc 1 2311 17 is_stmt 1 view .LVU15304
2311:Core/Src/lz4.c ****                 BYTE* const copyEnd = op + mlen;
 46918              		.loc 1 2311 35 is_stmt 0 view .LVU15305
 46919 0156 AB18     		adds	r3, r5, r2
2312:Core/Src/lz4.c ****                 if (matchEnd > op) {   /* overlap copy */
 46920              		.loc 1 2312 17 is_stmt 1 view .LVU15306
2312:Core/Src/lz4.c ****                 if (matchEnd > op) {   /* overlap copy */
 46921              		.loc 1 2312 29 is_stmt 0 view .LVU15307
 46922 0158 BC18     		adds	r4, r7, r2
 46923              	.LVL4989:
2313:Core/Src/lz4.c ****                     while (op < copyEnd) { *op++ = *match++; }
 46924              		.loc 1 2313 17 is_stmt 1 view .LVU15308
2313:Core/Src/lz4.c ****                     while (op < copyEnd) { *op++ = *match++; }
 46925              		.loc 1 2313 20 is_stmt 0 view .LVU15309
 46926 015a 9F42     		cmp	r7, r3
 46927 015c 5DD3     		bcc	.L1962
2316:Core/Src/lz4.c ****                 }
 46928              		.loc 1 2316 21 is_stmt 1 view .LVU15310
 46929 015e 2900     		movs	r1, r5
 46930 0160 3800     		movs	r0, r7
 46931              	.LVL4990:
2316:Core/Src/lz4.c ****                 }
 46932              		.loc 1 2316 21 is_stmt 0 view .LVU15311
 46933 0162 FFF7FEFF 		bl	memcpy
 46934              	.LVL4991:
 46935              	.L1965:
2318:Core/Src/lz4.c ****                 if (op == oend) { break; }
 46936              		.loc 1 2318 17 is_stmt 1 view .LVU15312
2319:Core/Src/lz4.c ****                 continue;
 46937              		.loc 1 2319 17 view .LVU15313
2319:Core/Src/lz4.c ****                 continue;
 46938              		.loc 1 2319 20 is_stmt 0 view .LVU15314
 46939 0166 A045     		cmp	r8, r4
 46940 0168 00D0     		beq	.LCB60632
 46941 016a 70E7     		b	.L1941	@long jump
 46942              	.LCB60632:
 46943              	.LVL4992:
 46944              	.L1955:
2319:Core/Src/lz4.c ****                 continue;
 46945              		.loc 1 2319 20 view .LVU15315
 46946              	.LBE6308:
2355:Core/Src/lz4.c ****         return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 46947              		.loc 1 2355 9 is_stmt 1 view .LVU15316
2355:Core/Src/lz4.c ****         return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 46948              		.loc 1 2355 65 view .LVU15317
2356:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1133


 46949              		.loc 1 2356 9 view .LVU15318
2356:Core/Src/lz4.c **** 
 46950              		.loc 1 2356 16 is_stmt 0 view .LVU15319
 46951 016c 019B     		ldr	r3, [sp, #4]
 46952 016e E01A     		subs	r0, r4, r3
 46953              	.LVL4993:
 46954              	.L1938:
2356:Core/Src/lz4.c **** 
 46955              		.loc 1 2356 16 view .LVU15320
 46956              	.LBE6306:
 46957              	.LBE6305:
 46958              	.LBE6304:
2382:Core/Src/lz4.c **** 
 46959              		.loc 1 2382 1 view .LVU15321
 46960 0170 07B0     		add	sp, sp, #28
 46961              		@ sp needed
 46962 0172 F0BC     		pop	{r4, r5, r6, r7}
 46963 0174 BB46     		mov	fp, r7
 46964 0176 B246     		mov	r10, r6
 46965 0178 A946     		mov	r9, r5
 46966 017a A046     		mov	r8, r4
 46967 017c F0BD     		pop	{r4, r5, r6, r7, pc}
 46968              	.LVL4994:
 46969              	.L1986:
 46970              	.LBB6331:
 46971              	.LBB6330:
 46972              	.LBB6328:
 46973              	.LBB6309:
2185:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 46974              		.loc 1 2185 17 is_stmt 1 view .LVU15322
2185:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 46975              		.loc 1 2185 37 is_stmt 0 view .LVU15323
 46976 017e 5946     		mov	r1, fp
 46977 0180 0F39     		subs	r1, r1, #15
 46978              	.LVL4995:
 46979              	.LBB6310:
 46980              	.LBI6310:
1911:Core/Src/lz4.c ****                      int initial_check)
 46981              		.loc 1 1911 1 is_stmt 1 view .LVU15324
 46982              	.LBB6311:
1914:Core/Src/lz4.c ****     assert(ip != NULL);
 46983              		.loc 1 1914 5 view .LVU15325
1915:Core/Src/lz4.c ****     assert(*ip !=  NULL);
 46984              		.loc 1 1915 5 view .LVU15326
1916:Core/Src/lz4.c ****     assert(ilimit != NULL);
 46985              		.loc 1 1916 5 view .LVU15327
1917:Core/Src/lz4.c ****     if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 46986              		.loc 1 1917 5 view .LVU15328
1918:Core/Src/lz4.c ****         return rvl_error;
 46987              		.loc 1 1918 5 view .LVU15329
1918:Core/Src/lz4.c ****         return rvl_error;
 46988              		.loc 1 1918 23 is_stmt 0 view .LVU15330
 46989 0182 8D42     		cmp	r5, r1
 46990 0184 1BD2     		bcs	.L1946
 46991 0186 0023     		movs	r3, #0
 46992              	.LVL4996:
 46993              	.L1948:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1134


1921:Core/Src/lz4.c ****         s = **ip;
 46994              		.loc 1 1921 5 is_stmt 1 view .LVU15331
1922:Core/Src/lz4.c ****         (*ip)++;
 46995              		.loc 1 1922 9 view .LVU15332
1922:Core/Src/lz4.c ****         (*ip)++;
 46996              		.loc 1 1922 13 is_stmt 0 view .LVU15333
 46997 0188 2A78     		ldrb	r2, [r5]
 46998              	.LVL4997:
1923:Core/Src/lz4.c ****         length += s;
 46999              		.loc 1 1923 9 is_stmt 1 view .LVU15334
1923:Core/Src/lz4.c ****         length += s;
 47000              		.loc 1 1923 14 is_stmt 0 view .LVU15335
 47001 018a 0135     		adds	r5, r5, #1
 47002              	.LVL4998:
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 47003              		.loc 1 1924 9 is_stmt 1 view .LVU15336
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 47004              		.loc 1 1924 16 is_stmt 0 view .LVU15337
 47005 018c 9B18     		adds	r3, r3, r2
 47006              	.LVL4999:
1925:Core/Src/lz4.c ****             return rvl_error;
 47007              		.loc 1 1925 9 is_stmt 1 view .LVU15338
1925:Core/Src/lz4.c ****             return rvl_error;
 47008              		.loc 1 1925 12 is_stmt 0 view .LVU15339
 47009 018e A942     		cmp	r1, r5
 47010 0190 04D3     		bcc	.L1973
1929:Core/Src/lz4.c ****             return rvl_error;
 47011              		.loc 1 1929 9 is_stmt 1 view .LVU15340
1929:Core/Src/lz4.c ****             return rvl_error;
 47012              		.loc 1 1929 12 is_stmt 0 view .LVU15341
 47013 0192 002B     		cmp	r3, #0
 47014 0194 10DB     		blt	.L1974
1932:Core/Src/lz4.c **** 
 47015              		.loc 1 1932 13 is_stmt 1 view .LVU15342
1932:Core/Src/lz4.c **** 
 47016              		.loc 1 1932 5 is_stmt 0 view .LVU15343
 47017 0196 FF2A     		cmp	r2, #255
 47018 0198 F6D0     		beq	.L1948
 47019 019a 01E0     		b	.L1947
 47020              	.L1973:
1926:Core/Src/lz4.c ****         }
 47021              		.loc 1 1926 20 view .LVU15344
 47022 019c 0123     		movs	r3, #1
 47023              	.LVL5000:
1926:Core/Src/lz4.c ****         }
 47024              		.loc 1 1926 20 view .LVU15345
 47025 019e 5B42     		rsbs	r3, r3, #0
 47026              	.L1947:
 47027              	.LVL5001:
1926:Core/Src/lz4.c ****         }
 47028              		.loc 1 1926 20 view .LVU15346
 47029              	.LBE6311:
 47030              	.LBE6310:
2186:Core/Src/lz4.c ****                 length += addl;
 47031              		.loc 1 2186 17 is_stmt 1 view .LVU15347
2186:Core/Src/lz4.c ****                 length += addl;
 47032              		.loc 1 2186 20 is_stmt 0 view .LVU15348
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1135


 47033 01a0 5A1C     		adds	r2, r3, #1
 47034 01a2 0CD0     		beq	.L1946
2187:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overfl
 47035              		.loc 1 2187 17 is_stmt 1 view .LVU15349
2187:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overfl
 47036              		.loc 1 2187 24 is_stmt 0 view .LVU15350
 47037 01a4 F618     		adds	r6, r6, r3
 47038              	.LVL5002:
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 47039              		.loc 1 2188 17 is_stmt 1 view .LVU15351
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 47040              		.loc 1 2188 21 is_stmt 0 view .LVU15352
 47041 01a6 3319     		adds	r3, r6, r4
 47042              	.LVL5003:
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 47043              		.loc 1 2188 20 view .LVU15353
 47044 01a8 9C42     		cmp	r4, r3
 47045 01aa 7BD8     		bhi	.L1975
2189:Core/Src/lz4.c ****             }
 47046              		.loc 1 2189 17 is_stmt 1 view .LVU15354
2189:Core/Src/lz4.c ****             }
 47047              		.loc 1 2189 21 is_stmt 0 view .LVU15355
 47048 01ac 7319     		adds	r3, r6, r5
2189:Core/Src/lz4.c ****             }
 47049              		.loc 1 2189 20 view .LVU15356
 47050 01ae 9D42     		cmp	r5, r3
 47051 01b0 00D8     		bhi	.LCB60800
 47052 01b2 8BE7     		b	.L1945	@long jump
 47053              	.LCB60800:
 47054 01b4 2E00     		movs	r6, r5
 47055              	.LVL5004:
2189:Core/Src/lz4.c ****             }
 47056              		.loc 1 2189 20 view .LVU15357
 47057 01b6 25E0     		b	.L1950
 47058              	.LVL5005:
 47059              	.L1974:
 47060              	.LBB6313:
 47061              	.LBB6312:
1930:Core/Src/lz4.c ****         }
 47062              		.loc 1 1930 20 view .LVU15358
 47063 01b8 0123     		movs	r3, #1
 47064              	.LVL5006:
1930:Core/Src/lz4.c ****         }
 47065              		.loc 1 1930 20 view .LVU15359
 47066 01ba 5B42     		rsbs	r3, r3, #0
 47067 01bc F0E7     		b	.L1947
 47068              	.LVL5007:
 47069              	.L1946:
1930:Core/Src/lz4.c ****         }
 47070              		.loc 1 1930 20 view .LVU15360
 47071              	.LBE6312:
 47072              	.LBE6313:
2186:Core/Src/lz4.c ****                 length += addl;
 47073              		.loc 1 2186 42 is_stmt 1 view .LVU15361
 47074 01be 2E00     		movs	r6, r5
 47075              	.LVL5008:
2186:Core/Src/lz4.c ****                 length += addl;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1136


 47076              		.loc 1 2186 42 is_stmt 0 view .LVU15362
 47077 01c0 20E0     		b	.L1950
 47078              	.LVL5009:
 47079              	.L1982:
2186:Core/Src/lz4.c ****                 length += addl;
 47080              		.loc 1 2186 42 view .LVU15363
 47081 01c2 5646     		mov	r6, r10
 47082              	.LVL5010:
 47083              	.L1952:
2186:Core/Src/lz4.c ****                 length += addl;
 47084              		.loc 1 2186 42 view .LVU15364
 47085              	.LBE6309:
 47086              	.LBB6314:
 47087              	.LBB6315:
 452:Core/Src/lz4.c **** }
 47088              		.loc 1 452 5 is_stmt 1 view .LVU15365
 452:Core/Src/lz4.c **** }
 47089              		.loc 1 452 10 view .LVU15366
 47090 01c4 0822     		movs	r2, #8
 47091 01c6 2900     		movs	r1, r5
 47092 01c8 2000     		movs	r0, r4
 47093 01ca FFF7FEFF 		bl	memcpy
 47094              	.LVL5011:
 452:Core/Src/lz4.c **** }
 47095              		.loc 1 452 29 view .LVU15367
 452:Core/Src/lz4.c **** }
 47096              		.loc 1 452 30 is_stmt 0 view .LVU15368
 47097 01ce 0834     		adds	r4, r4, #8
 47098              	.LVL5012:
 452:Core/Src/lz4.c **** }
 47099              		.loc 1 452 35 is_stmt 1 view .LVU15369
 452:Core/Src/lz4.c **** }
 47100              		.loc 1 452 36 is_stmt 0 view .LVU15370
 47101 01d0 0835     		adds	r5, r5, #8
 47102              	.LVL5013:
 452:Core/Src/lz4.c **** }
 47103              		.loc 1 452 49 is_stmt 1 view .LVU15371
 452:Core/Src/lz4.c **** }
 47104              		.loc 1 452 5 is_stmt 0 view .LVU15372
 47105 01d2 A642     		cmp	r6, r4
 47106 01d4 F6D8     		bhi	.L1952
 47107              	.LBE6315:
 47108              	.LBE6314:
2251:Core/Src/lz4.c ****             }
 47109              		.loc 1 2251 34 view .LVU15373
 47110 01d6 3700     		movs	r7, r6
 47111 01d8 A0E7     		b	.L1956
 47112              	.LVL5014:
 47113              	.L1988:
 47114              	.LBB6316:
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 47115              		.loc 1 2263 17 is_stmt 1 view .LVU15374
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 47116              		.loc 1 2263 37 is_stmt 0 view .LVU15375
 47117 01da 5B46     		mov	r3, fp
 47118 01dc 191F     		subs	r1, r3, #4
 47119              	.LVL5015:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1137


 47120              	.LBB6317:
 47121              	.LBI6317:
1911:Core/Src/lz4.c ****                      int initial_check)
 47122              		.loc 1 1911 1 is_stmt 1 view .LVU15376
 47123              	.LBB6318:
1914:Core/Src/lz4.c ****     assert(ip != NULL);
 47124              		.loc 1 1914 5 view .LVU15377
1915:Core/Src/lz4.c ****     assert(*ip !=  NULL);
 47125              		.loc 1 1915 5 view .LVU15378
1916:Core/Src/lz4.c ****     assert(ilimit != NULL);
 47126              		.loc 1 1916 5 view .LVU15379
1917:Core/Src/lz4.c ****     if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 47127              		.loc 1 1917 5 view .LVU15380
1918:Core/Src/lz4.c ****         return rvl_error;
 47128              		.loc 1 1918 5 view .LVU15381
 47129              	.LBE6318:
 47130              	.LBE6317:
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 47131              		.loc 1 2263 37 is_stmt 0 view .LVU15382
 47132 01de 0023     		movs	r3, #0
 47133              	.LVL5016:
 47134              	.L1959:
 47135              	.LBB6321:
 47136              	.LBB6319:
1921:Core/Src/lz4.c ****         s = **ip;
 47137              		.loc 1 1921 5 is_stmt 1 view .LVU15383
1922:Core/Src/lz4.c ****         (*ip)++;
 47138              		.loc 1 1922 9 view .LVU15384
1922:Core/Src/lz4.c ****         (*ip)++;
 47139              		.loc 1 1922 13 is_stmt 0 view .LVU15385
 47140 01e0 3278     		ldrb	r2, [r6]
 47141              	.LVL5017:
1923:Core/Src/lz4.c ****         length += s;
 47142              		.loc 1 1923 9 is_stmt 1 view .LVU15386
1923:Core/Src/lz4.c ****         length += s;
 47143              		.loc 1 1923 14 is_stmt 0 view .LVU15387
 47144 01e2 0136     		adds	r6, r6, #1
 47145              	.LVL5018:
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 47146              		.loc 1 1924 9 is_stmt 1 view .LVU15388
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 47147              		.loc 1 1924 16 is_stmt 0 view .LVU15389
 47148 01e4 9B18     		adds	r3, r3, r2
 47149              	.LVL5019:
1925:Core/Src/lz4.c ****             return rvl_error;
 47150              		.loc 1 1925 9 is_stmt 1 view .LVU15390
1925:Core/Src/lz4.c ****             return rvl_error;
 47151              		.loc 1 1925 12 is_stmt 0 view .LVU15391
 47152 01e6 B142     		cmp	r1, r6
 47153 01e8 04D3     		bcc	.L1979
1929:Core/Src/lz4.c ****             return rvl_error;
 47154              		.loc 1 1929 9 is_stmt 1 view .LVU15392
1929:Core/Src/lz4.c ****             return rvl_error;
 47155              		.loc 1 1929 12 is_stmt 0 view .LVU15393
 47156 01ea 002B     		cmp	r3, #0
 47157 01ec 0EDB     		blt	.L1980
1932:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1138


 47158              		.loc 1 1932 13 is_stmt 1 view .LVU15394
1932:Core/Src/lz4.c **** 
 47159              		.loc 1 1932 5 is_stmt 0 view .LVU15395
 47160 01ee FF2A     		cmp	r2, #255
 47161 01f0 F6D0     		beq	.L1959
 47162 01f2 01E0     		b	.L1958
 47163              	.L1979:
1926:Core/Src/lz4.c ****         }
 47164              		.loc 1 1926 20 view .LVU15396
 47165 01f4 0123     		movs	r3, #1
 47166              	.LVL5020:
1926:Core/Src/lz4.c ****         }
 47167              		.loc 1 1926 20 view .LVU15397
 47168 01f6 5B42     		rsbs	r3, r3, #0
 47169              	.L1958:
 47170              	.LVL5021:
1926:Core/Src/lz4.c ****         }
 47171              		.loc 1 1926 20 view .LVU15398
 47172              	.LBE6319:
 47173              	.LBE6321:
2264:Core/Src/lz4.c ****                 length += addl;
 47174              		.loc 1 2264 17 is_stmt 1 view .LVU15399
2264:Core/Src/lz4.c ****                 length += addl;
 47175              		.loc 1 2264 20 is_stmt 0 view .LVU15400
 47176 01f8 5A1C     		adds	r2, r3, #1
 47177 01fa 03D0     		beq	.L1950
2265:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow d
 47178              		.loc 1 2265 17 is_stmt 1 view .LVU15401
2265:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow d
 47179              		.loc 1 2265 24 is_stmt 0 view .LVU15402
 47180 01fc E418     		adds	r4, r4, r3
 47181              	.LVL5022:
2266:Core/Src/lz4.c ****             }
 47182              		.loc 1 2266 17 is_stmt 1 view .LVU15403
2266:Core/Src/lz4.c ****             }
 47183              		.loc 1 2266 21 is_stmt 0 view .LVU15404
 47184 01fe E319     		adds	r3, r4, r7
 47185              	.LVL5023:
2266:Core/Src/lz4.c ****             }
 47186              		.loc 1 2266 20 view .LVU15405
 47187 0200 9F42     		cmp	r7, r3
 47188 0202 97D9     		bls	.L1957
 47189              	.LVL5024:
 47190              	.L1950:
2266:Core/Src/lz4.c ****             }
 47191              		.loc 1 2266 20 view .LVU15406
 47192              	.LBE6316:
2360:Core/Src/lz4.c ****     }
 47193              		.loc 1 2360 9 is_stmt 1 view .LVU15407
2360:Core/Src/lz4.c ****     }
 47194              		.loc 1 2360 16 is_stmt 0 view .LVU15408
 47195 0204 059B     		ldr	r3, [sp, #20]
 47196 0206 981B     		subs	r0, r3, r6
2360:Core/Src/lz4.c ****     }
 47197              		.loc 1 2360 48 view .LVU15409
 47198 0208 0138     		subs	r0, r0, #1
 47199 020a B1E7     		b	.L1938
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1139


 47200              	.LVL5025:
 47201              	.L1980:
 47202              	.LBB6323:
 47203              	.LBB6322:
 47204              	.LBB6320:
1930:Core/Src/lz4.c ****         }
 47205              		.loc 1 1930 20 view .LVU15410
 47206 020c 0123     		movs	r3, #1
 47207              	.LVL5026:
1930:Core/Src/lz4.c ****         }
 47208              		.loc 1 1930 20 view .LVU15411
 47209 020e 5B42     		rsbs	r3, r3, #0
 47210 0210 F2E7     		b	.L1958
 47211              	.LVL5027:
 47212              	.L1964:
1930:Core/Src/lz4.c ****         }
 47213              		.loc 1 1930 20 view .LVU15412
 47214              	.LBE6320:
 47215              	.LBE6322:
 47216              	.LBE6323:
 47217              	.LBB6324:
2314:Core/Src/lz4.c ****                 } else {
 47218              		.loc 1 2314 44 is_stmt 1 view .LVU15413
2314:Core/Src/lz4.c ****                 } else {
 47219              		.loc 1 2314 52 is_stmt 0 view .LVU15414
 47220 0212 2B78     		ldrb	r3, [r5]
2314:Core/Src/lz4.c ****                 } else {
 47221              		.loc 1 2314 50 view .LVU15415
 47222 0214 3B70     		strb	r3, [r7]
2314:Core/Src/lz4.c ****                 } else {
 47223              		.loc 1 2314 58 view .LVU15416
 47224 0216 0135     		adds	r5, r5, #1
 47225              	.LVL5028:
2314:Core/Src/lz4.c ****                 } else {
 47226              		.loc 1 2314 47 view .LVU15417
 47227 0218 0137     		adds	r7, r7, #1
 47228              	.LVL5029:
 47229              	.L1962:
2314:Core/Src/lz4.c ****                 } else {
 47230              		.loc 1 2314 27 is_stmt 1 view .LVU15418
 47231 021a BC42     		cmp	r4, r7
 47232 021c F9D8     		bhi	.L1964
2314:Core/Src/lz4.c ****                 } else {
 47233              		.loc 1 2314 27 is_stmt 0 view .LVU15419
 47234 021e A2E7     		b	.L1965
 47235              	.LVL5030:
 47236              	.L1960:
2314:Core/Src/lz4.c ****                 } else {
 47237              		.loc 1 2314 27 view .LVU15420
 47238              	.LBE6324:
2323:Core/Src/lz4.c ****                 LZ4_write32(op, 0);   /* silence msan warning when offset==0 */
 47239              		.loc 1 2323 13 is_stmt 1 view .LVU15421
2323:Core/Src/lz4.c ****                 LZ4_write32(op, 0);   /* silence msan warning when offset==0 */
 47240              		.loc 1 2323 16 is_stmt 0 view .LVU15422
 47241 0220 5346     		mov	r3, r10
 47242 0222 072B     		cmp	r3, #7
 47243 0224 1BD9     		bls	.L1989
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1140


2333:Core/Src/lz4.c ****                 match += 8;
 47244              		.loc 1 2333 17 is_stmt 1 view .LVU15423
 47245 0226 0822     		movs	r2, #8
 47246 0228 2900     		movs	r1, r5
 47247 022a 3800     		movs	r0, r7
 47248              	.LVL5031:
2333:Core/Src/lz4.c ****                 match += 8;
 47249              		.loc 1 2333 17 is_stmt 0 view .LVU15424
 47250 022c FFF7FEFF 		bl	memcpy
 47251              	.LVL5032:
2334:Core/Src/lz4.c ****             }
 47252              		.loc 1 2334 17 is_stmt 1 view .LVU15425
2334:Core/Src/lz4.c ****             }
 47253              		.loc 1 2334 23 is_stmt 0 view .LVU15426
 47254 0230 0835     		adds	r5, r5, #8
 47255              	.LVL5033:
 47256              	.L1967:
2336:Core/Src/lz4.c **** 
 47257              		.loc 1 2336 13 is_stmt 1 view .LVU15427
2336:Core/Src/lz4.c **** 
 47258              		.loc 1 2336 16 is_stmt 0 view .LVU15428
 47259 0232 3800     		movs	r0, r7
 47260 0234 0830     		adds	r0, r0, #8
 47261              	.LVL5034:
2338:Core/Src/lz4.c ****                 BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 47262              		.loc 1 2338 13 is_stmt 1 view .LVU15429
2348:Core/Src/lz4.c ****                 if (length > 16)  { LZ4_wildCopy8(op+8, match+8, cpy); }
 47263              		.loc 1 2348 17 view .LVU15430
 47264 0236 0822     		movs	r2, #8
 47265 0238 2900     		movs	r1, r5
 47266 023a FFF7FEFF 		bl	memcpy
 47267              	.LVL5035:
2349:Core/Src/lz4.c ****             }
 47268              		.loc 1 2349 17 view .LVU15431
2349:Core/Src/lz4.c ****             }
 47269              		.loc 1 2349 20 is_stmt 0 view .LVU15432
 47270 023e 4B46     		mov	r3, r9
 47271 0240 102B     		cmp	r3, #16
 47272 0242 00D8     		bhi	.LCB61105
 47273 0244 03E7     		b	.L1941	@long jump
 47274              	.LCB61105:
 47275              	.LVL5036:
2349:Core/Src/lz4.c ****             }
 47276              		.loc 1 2349 37 is_stmt 1 view .LVU15433
2349:Core/Src/lz4.c ****             }
 47277              		.loc 1 2349 53 is_stmt 0 view .LVU15434
 47278 0246 1037     		adds	r7, r7, #16
2349:Core/Src/lz4.c ****             }
 47279              		.loc 1 2349 62 view .LVU15435
 47280 0248 0835     		adds	r5, r5, #8
 47281              	.LVL5037:
 47282              	.LBB6325:
 47283              	.LBI6325:
 446:Core/Src/lz4.c **** {
 47284              		.loc 1 446 6 is_stmt 1 view .LVU15436
 47285              	.LBB6326:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1141


 47286              		.loc 1 448 5 view .LVU15437
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 47287              		.loc 1 449 5 view .LVU15438
 450:Core/Src/lz4.c **** 
 47288              		.loc 1 450 5 view .LVU15439
 47289              	.L1968:
 452:Core/Src/lz4.c **** }
 47290              		.loc 1 452 5 view .LVU15440
 452:Core/Src/lz4.c **** }
 47291              		.loc 1 452 10 view .LVU15441
 47292 024a 0822     		movs	r2, #8
 47293 024c 2900     		movs	r1, r5
 47294 024e 3800     		movs	r0, r7
 47295 0250 FFF7FEFF 		bl	memcpy
 47296              	.LVL5038:
 452:Core/Src/lz4.c **** }
 47297              		.loc 1 452 29 view .LVU15442
 452:Core/Src/lz4.c **** }
 47298              		.loc 1 452 30 is_stmt 0 view .LVU15443
 47299 0254 0837     		adds	r7, r7, #8
 47300              	.LVL5039:
 452:Core/Src/lz4.c **** }
 47301              		.loc 1 452 35 is_stmt 1 view .LVU15444
 452:Core/Src/lz4.c **** }
 47302              		.loc 1 452 36 is_stmt 0 view .LVU15445
 47303 0256 0835     		adds	r5, r5, #8
 47304              	.LVL5040:
 452:Core/Src/lz4.c **** }
 47305              		.loc 1 452 49 is_stmt 1 view .LVU15446
 452:Core/Src/lz4.c **** }
 47306              		.loc 1 452 5 is_stmt 0 view .LVU15447
 47307 0258 BC42     		cmp	r4, r7
 47308 025a F6D8     		bhi	.L1968
 47309 025c F7E6     		b	.L1941
 47310              	.LVL5041:
 47311              	.L1989:
 452:Core/Src/lz4.c **** }
 47312              		.loc 1 452 5 view .LVU15448
 47313              	.LBE6326:
 47314              	.LBE6325:
2324:Core/Src/lz4.c ****                 op[0] = match[0];
 47315              		.loc 1 2324 17 is_stmt 1 view .LVU15449
 47316 025e 0021     		movs	r1, #0
 47317 0260 3800     		movs	r0, r7
 47318              	.LVL5042:
2324:Core/Src/lz4.c ****                 op[0] = match[0];
 47319              		.loc 1 2324 17 is_stmt 0 view .LVU15450
 47320 0262 FFF7FEFF 		bl	LZ4_write32
 47321              	.LVL5043:
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 47322              		.loc 1 2325 17 is_stmt 1 view .LVU15451
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 47323              		.loc 1 2325 30 is_stmt 0 view .LVU15452
 47324 0266 2B78     		ldrb	r3, [r5]
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 47325              		.loc 1 2325 23 view .LVU15453
 47326 0268 3B70     		strb	r3, [r7]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1142


2326:Core/Src/lz4.c ****                 op[2] = match[2];
 47327              		.loc 1 2326 17 is_stmt 1 view .LVU15454
2326:Core/Src/lz4.c ****                 op[2] = match[2];
 47328              		.loc 1 2326 23 is_stmt 0 view .LVU15455
 47329 026a 6B78     		ldrb	r3, [r5, #1]
 47330 026c 7B70     		strb	r3, [r7, #1]
2327:Core/Src/lz4.c ****                 op[3] = match[3];
 47331              		.loc 1 2327 17 is_stmt 1 view .LVU15456
2327:Core/Src/lz4.c ****                 op[3] = match[3];
 47332              		.loc 1 2327 23 is_stmt 0 view .LVU15457
 47333 026e AB78     		ldrb	r3, [r5, #2]
 47334 0270 BB70     		strb	r3, [r7, #2]
2328:Core/Src/lz4.c ****                 match += inc32table[offset];
 47335              		.loc 1 2328 17 is_stmt 1 view .LVU15458
2328:Core/Src/lz4.c ****                 match += inc32table[offset];
 47336              		.loc 1 2328 23 is_stmt 0 view .LVU15459
 47337 0272 EB78     		ldrb	r3, [r5, #3]
 47338 0274 FB70     		strb	r3, [r7, #3]
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 47339              		.loc 1 2329 17 is_stmt 1 view .LVU15460
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 47340              		.loc 1 2329 36 is_stmt 0 view .LVU15461
 47341 0276 5346     		mov	r3, r10
 47342 0278 9B00     		lsls	r3, r3, #2
 47343 027a 1A00     		movs	r2, r3
 47344 027c 104B     		ldr	r3, .L1990
 47345 027e 0492     		str	r2, [sp, #16]
 47346 0280 D158     		ldr	r1, [r2, r3]
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 47347              		.loc 1 2329 23 view .LVU15462
 47348 0282 AA46     		mov	r10, r5
 47349              	.LVL5044:
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 47350              		.loc 1 2329 23 view .LVU15463
 47351 0284 8A44     		add	r10, r10, r1
 47352              	.LVL5045:
2330:Core/Src/lz4.c ****                 match -= dec64table[offset];
 47353              		.loc 1 2330 17 is_stmt 1 view .LVU15464
 47354 0286 381D     		adds	r0, r7, #4
 47355 0288 0422     		movs	r2, #4
 47356 028a 5146     		mov	r1, r10
 47357 028c FFF7FEFF 		bl	memcpy
 47358              	.LVL5046:
2331:Core/Src/lz4.c ****             } else {
 47359              		.loc 1 2331 17 view .LVU15465
2331:Core/Src/lz4.c ****             } else {
 47360              		.loc 1 2331 36 is_stmt 0 view .LVU15466
 47361 0290 0C4B     		ldr	r3, .L1990+4
 47362 0292 049A     		ldr	r2, [sp, #16]
 47363 0294 D558     		ldr	r5, [r2, r3]
2331:Core/Src/lz4.c ****             } else {
 47364              		.loc 1 2331 23 view .LVU15467
 47365 0296 5346     		mov	r3, r10
 47366 0298 5D1B     		subs	r5, r3, r5
 47367              	.LVL5047:
2331:Core/Src/lz4.c ****             } else {
 47368              		.loc 1 2331 23 view .LVU15468
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1143


 47369 029a CAE7     		b	.L1967
 47370              	.LVL5048:
 47371              	.L1977:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 47372              		.loc 1 2240 20 view .LVU15469
 47373 029c 3C00     		movs	r4, r7
 47374 029e 65E7     		b	.L1955
 47375              	.L1987:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 47376              		.loc 1 2240 20 view .LVU15470
 47377 02a0 3C00     		movs	r4, r7
 47378 02a2 63E7     		b	.L1955
 47379              	.LVL5049:
 47380              	.L1975:
 47381              	.LBB6327:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 47382              		.loc 1 2240 20 view .LVU15471
 47383 02a4 2E00     		movs	r6, r5
 47384              	.LVL5050:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 47385              		.loc 1 2240 20 view .LVU15472
 47386 02a6 ADE7     		b	.L1950
 47387              	.LVL5051:
 47388              	.L1969:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 47389              		.loc 1 2240 20 view .LVU15473
 47390              	.LBE6327:
 47391              	.LBE6328:
1957:Core/Src/lz4.c **** 
 47392              		.loc 1 1957 53 view .LVU15474
 47393 02a8 0120     		movs	r0, #1
 47394              	.LVL5052:
1957:Core/Src/lz4.c **** 
 47395              		.loc 1 1957 53 view .LVU15475
 47396 02aa 4042     		rsbs	r0, r0, #0
 47397 02ac 60E7     		b	.L1938
 47398              	.LVL5053:
 47399              	.L1970:
1957:Core/Src/lz4.c **** 
 47400              		.loc 1 1957 53 view .LVU15476
 47401 02ae 0120     		movs	r0, #1
 47402              	.LVL5054:
1957:Core/Src/lz4.c **** 
 47403              		.loc 1 1957 53 view .LVU15477
 47404 02b0 4042     		rsbs	r0, r0, #0
 47405 02b2 5DE7     		b	.L1938
 47406              	.LVL5055:
 47407              	.L1971:
 47408              	.LBB6329:
1987:Core/Src/lz4.c ****             return ((srcSize==1) && (*ip==0)) ? 0 : -1;
 47409              		.loc 1 1987 41 view .LVU15478
 47410 02b4 0020     		movs	r0, #0
 47411              	.LVL5056:
1987:Core/Src/lz4.c ****             return ((srcSize==1) && (*ip==0)) ? 0 : -1;
 47412              		.loc 1 1987 41 view .LVU15479
 47413 02b6 5BE7     		b	.L1938
 47414              	.LVL5057:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1144


 47415              	.L1972:
1990:Core/Src/lz4.c **** 
 47416              		.loc 1 1990 44 view .LVU15480
 47417 02b8 0120     		movs	r0, #1
 47418              	.LVL5058:
1990:Core/Src/lz4.c **** 
 47419              		.loc 1 1990 44 view .LVU15481
 47420 02ba 4042     		rsbs	r0, r0, #0
 47421              	.LVL5059:
1990:Core/Src/lz4.c **** 
 47422              		.loc 1 1990 44 view .LVU15482
 47423              	.LBE6329:
 47424              	.LBE6330:
 47425              	.LBE6331:
2379:Core/Src/lz4.c ****                                   partial_decode,
 47426              		.loc 1 2379 12 view .LVU15483
 47427 02bc 58E7     		b	.L1938
 47428              	.L1991:
 47429 02be C046     		.align	2
 47430              	.L1990:
 47431 02c0 00000000 		.word	.LANCHOR0
 47432 02c4 00000000 		.word	.LANCHOR1
 47433              		.cfi_endproc
 47434              	.LFE52:
 47436              		.section	.text.LZ4_decompress_fast,"ax",%progbits
 47437              		.align	1
 47438              		.global	LZ4_decompress_fast
 47439              		.syntax unified
 47440              		.code	16
 47441              		.thumb_func
 47442              		.fpu softvfp
 47444              	LZ4_decompress_fast:
 47445              	.LVL5060:
 47446              	.LFB53:
2386:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_decompress_fast");
 47447              		.loc 1 2386 1 is_stmt 1 view -0
 47448              		.cfi_startproc
 47449              		@ args = 0, pretend = 0, frame = 16
 47450              		@ frame_needed = 0, uses_anonymous_args = 0
2386:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_decompress_fast");
 47451              		.loc 1 2386 1 is_stmt 0 view .LVU15485
 47452 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 47453              		.cfi_def_cfa_offset 20
 47454              		.cfi_offset 4, -20
 47455              		.cfi_offset 5, -16
 47456              		.cfi_offset 6, -12
 47457              		.cfi_offset 7, -8
 47458              		.cfi_offset 14, -4
 47459 0002 DE46     		mov	lr, fp
 47460 0004 5746     		mov	r7, r10
 47461 0006 4E46     		mov	r6, r9
 47462 0008 4546     		mov	r5, r8
 47463 000a E0B5     		push	{r5, r6, r7, lr}
 47464              		.cfi_def_cfa_offset 36
 47465              		.cfi_offset 8, -36
 47466              		.cfi_offset 9, -32
 47467              		.cfi_offset 10, -28
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1145


 47468              		.cfi_offset 11, -24
 47469 000c 85B0     		sub	sp, sp, #20
 47470              		.cfi_def_cfa_offset 56
 47471 000e 8146     		mov	r9, r0
 47472 0010 8B46     		mov	fp, r1
2387:Core/Src/lz4.c ****     return LZ4_decompress_unsafe_generic(
 47473              		.loc 1 2387 5 is_stmt 1 view .LVU15486
2387:Core/Src/lz4.c ****     return LZ4_decompress_unsafe_generic(
 47474              		.loc 1 2387 39 view .LVU15487
2388:Core/Src/lz4.c ****                 (const BYTE*)source, (BYTE*)dest, originalSize,
 47475              		.loc 1 2388 5 view .LVU15488
 47476              	.LVL5061:
 47477              	.LBB6332:
 47478              	.LBI6332:
1802:Core/Src/lz4.c ****                  const BYTE* const istart,
 47479              		.loc 1 1802 1 view .LVU15489
 47480              	.LBB6333:
1812:Core/Src/lz4.c ****     BYTE* op = (BYTE*)ostart;
 47481              		.loc 1 1812 5 view .LVU15490
1812:Core/Src/lz4.c ****     BYTE* op = (BYTE*)ostart;
 47482              		.loc 1 1812 17 is_stmt 0 view .LVU15491
 47483 0012 0390     		str	r0, [sp, #12]
1813:Core/Src/lz4.c ****     BYTE* const oend = ostart + decompressedSize;
 47484              		.loc 1 1813 5 is_stmt 1 view .LVU15492
 47485              	.LVL5062:
1814:Core/Src/lz4.c ****     const BYTE* const prefixStart = ostart - prefixSize;
 47486              		.loc 1 1814 5 view .LVU15493
1814:Core/Src/lz4.c ****     const BYTE* const prefixStart = ostart - prefixSize;
 47487              		.loc 1 1814 17 is_stmt 0 view .LVU15494
 47488 0014 5A44     		add	r2, r2, fp
 47489              	.LVL5063:
1814:Core/Src/lz4.c ****     const BYTE* const prefixStart = ostart - prefixSize;
 47490              		.loc 1 1814 17 view .LVU15495
 47491 0016 9046     		mov	r8, r2
 47492              	.LVL5064:
1815:Core/Src/lz4.c **** 
 47493              		.loc 1 1815 5 is_stmt 1 view .LVU15496
1817:Core/Src/lz4.c ****     if (dictStart == NULL) assert(dictSize == 0);
 47494              		.loc 1 1817 5 view .LVU15497
1817:Core/Src/lz4.c ****     if (dictStart == NULL) assert(dictSize == 0);
 47495              		.loc 1 1817 49 view .LVU15498
1818:Core/Src/lz4.c **** 
 47496              		.loc 1 1818 5 view .LVU15499
1813:Core/Src/lz4.c ****     BYTE* const oend = ostart + decompressedSize;
 47497              		.loc 1 1813 11 is_stmt 0 view .LVU15500
 47498 0018 0E00     		movs	r6, r1
 47499 001a 1BE0     		b	.L2000
 47500              	.LVL5065:
 47501              	.L2007:
 47502              	.LBB6334:
 47503              	.LBB6335:
1828:Core/Src/lz4.c ****             }
 47504              		.loc 1 1828 17 is_stmt 1 view .LVU15501
1828:Core/Src/lz4.c ****             }
 47505              		.loc 1 1828 23 is_stmt 0 view .LVU15502
 47506 001c 03A8     		add	r0, sp, #12
 47507 001e FFF7FEFF 		bl	read_long_length_no_check
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1146


 47508              	.LVL5066:
1828:Core/Src/lz4.c ****             }
 47509              		.loc 1 1828 20 view .LVU15503
 47510 0022 3F18     		adds	r7, r7, r0
 47511              	.LVL5067:
1828:Core/Src/lz4.c ****             }
 47512              		.loc 1 1828 20 view .LVU15504
 47513 0024 1DE0     		b	.L1993
 47514              	.LVL5068:
 47515              	.L2008:
1835:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: literals end at distance %zi from end of block", oend-op);
 47516              		.loc 1 1835 17 is_stmt 1 view .LVU15505
1835:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: literals end at distance %zi from end of block", oend-op);
 47517              		.loc 1 1835 20 is_stmt 0 view .LVU15506
 47518 0026 B045     		cmp	r8, r6
 47519 0028 02D1     		bne	.L2005
 47520              	.LBE6335:
 47521              	.LBE6334:
1897:Core/Src/lz4.c **** }
 47522              		.loc 1 1897 5 is_stmt 1 view .LVU15507
1897:Core/Src/lz4.c **** }
 47523              		.loc 1 1897 12 is_stmt 0 view .LVU15508
 47524 002a 4B46     		mov	r3, r9
 47525              	.LVL5069:
1897:Core/Src/lz4.c **** }
 47526              		.loc 1 1897 12 view .LVU15509
 47527 002c F81A     		subs	r0, r7, r3
 47528 002e 42E0     		b	.L1992
 47529              	.LVL5070:
 47530              	.L2005:
 47531              	.LBB6347:
 47532              	.LBB6336:
1839:Core/Src/lz4.c ****         }   }
 47533              		.loc 1 1839 24 view .LVU15510
 47534 0030 0120     		movs	r0, #1
 47535 0032 4042     		rsbs	r0, r0, #0
 47536 0034 3FE0     		b	.L1992
 47537              	.LVL5071:
 47538              	.L2009:
1839:Core/Src/lz4.c ****         }   }
 47539              		.loc 1 1839 24 view .LVU15511
 47540              	.LBE6336:
 47541              	.LBB6337:
1849:Core/Src/lz4.c ****             }
 47542              		.loc 1 1849 17 is_stmt 1 view .LVU15512
1849:Core/Src/lz4.c ****             }
 47543              		.loc 1 1849 23 is_stmt 0 view .LVU15513
 47544 0036 03A8     		add	r0, sp, #12
 47545              	.LVL5072:
1849:Core/Src/lz4.c ****             }
 47546              		.loc 1 1849 23 view .LVU15514
 47547 0038 FFF7FEFF 		bl	read_long_length_no_check
 47548              	.LVL5073:
1849:Core/Src/lz4.c ****             }
 47549              		.loc 1 1849 20 view .LVU15515
 47550 003c 2418     		adds	r4, r4, r0
 47551              	.LVL5074:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1147


1849:Core/Src/lz4.c ****             }
 47552              		.loc 1 1849 20 view .LVU15516
 47553 003e 2DE0     		b	.L1997
 47554              	.LVL5075:
 47555              	.L1999:
 47556              	.LBB6338:
 47557              	.LBB6339:
1886:Core/Src/lz4.c ****             }   }   }
 47558              		.loc 1 1886 25 is_stmt 1 view .LVU15517
1886:Core/Src/lz4.c ****             }   }   }
 47559              		.loc 1 1886 38 is_stmt 0 view .LVU15518
 47560 0040 EA5C     		ldrb	r2, [r5, r3]
1886:Core/Src/lz4.c ****             }   }   }
 47561              		.loc 1 1886 31 view .LVU15519
 47562 0042 F254     		strb	r2, [r6, r3]
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 47563              		.loc 1 1885 37 is_stmt 1 view .LVU15520
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 47564              		.loc 1 1885 38 is_stmt 0 view .LVU15521
 47565 0044 0133     		adds	r3, r3, #1
 47566              	.LVL5076:
 47567              	.L1998:
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 47568              		.loc 1 1885 31 is_stmt 1 view .LVU15522
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 47569              		.loc 1 1885 21 is_stmt 0 view .LVU15523
 47570 0046 9C42     		cmp	r4, r3
 47571 0048 FAD8     		bhi	.L1999
 47572              	.LBE6339:
 47573              	.LBE6338:
1888:Core/Src/lz4.c ****             if ((size_t)(oend-op) < LASTLITERALS) {
 47574              		.loc 1 1888 13 is_stmt 1 view .LVU15524
1888:Core/Src/lz4.c ****             if ((size_t)(oend-op) < LASTLITERALS) {
 47575              		.loc 1 1888 16 is_stmt 0 view .LVU15525
 47576 004a 3619     		adds	r6, r6, r4
 47577              	.LVL5077:
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 47578              		.loc 1 1889 13 is_stmt 1 view .LVU15526
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 47579              		.loc 1 1889 30 is_stmt 0 view .LVU15527
 47580 004c 4346     		mov	r3, r8
 47581              	.LVL5078:
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 47582              		.loc 1 1889 30 view .LVU15528
 47583 004e 9B1B     		subs	r3, r3, r6
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 47584              		.loc 1 1889 16 view .LVU15529
 47585 0050 042B     		cmp	r3, #4
 47586 0052 3DD9     		bls	.L2006
 47587              	.LVL5079:
 47588              	.L2000:
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 47589              		.loc 1 1889 16 view .LVU15530
 47590              	.LBE6337:
 47591              	.LBE6347:
1818:Core/Src/lz4.c **** 
 47592              		.loc 1 1818 28 is_stmt 1 view .LVU15531
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1148


1820:Core/Src/lz4.c ****         /* start new sequence */
 47593              		.loc 1 1820 5 view .LVU15532
 47594              	.LBB6348:
1822:Core/Src/lz4.c **** 
 47595              		.loc 1 1822 9 view .LVU15533
1822:Core/Src/lz4.c **** 
 47596              		.loc 1 1822 29 is_stmt 0 view .LVU15534
 47597 0054 039B     		ldr	r3, [sp, #12]
 47598 0056 5A1C     		adds	r2, r3, #1
 47599 0058 0392     		str	r2, [sp, #12]
1822:Core/Src/lz4.c **** 
 47600              		.loc 1 1822 26 view .LVU15535
 47601 005a 1C78     		ldrb	r4, [r3]
 47602              	.LVL5080:
 47603              	.LBB6343:
1825:Core/Src/lz4.c ****             if (ll==15) {
 47604              		.loc 1 1825 13 is_stmt 1 view .LVU15536
1825:Core/Src/lz4.c ****             if (ll==15) {
 47605              		.loc 1 1825 20 is_stmt 0 view .LVU15537
 47606 005c 2709     		lsrs	r7, r4, #4
 47607              	.LVL5081:
1826:Core/Src/lz4.c ****                 /* long literal length */
 47608              		.loc 1 1826 13 is_stmt 1 view .LVU15538
1826:Core/Src/lz4.c ****                 /* long literal length */
 47609              		.loc 1 1826 16 is_stmt 0 view .LVU15539
 47610 005e 0F2F     		cmp	r7, #15
 47611 0060 DCD0     		beq	.L2007
 47612              	.L1993:
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 47613              		.loc 1 1830 13 is_stmt 1 view .LVU15540
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 47614              		.loc 1 1830 30 is_stmt 0 view .LVU15541
 47615 0062 4346     		mov	r3, r8
 47616 0064 9B1B     		subs	r3, r3, r6
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 47617              		.loc 1 1830 16 view .LVU15542
 47618 0066 BB42     		cmp	r3, r7
 47619 0068 23D3     		bcc	.L2001
1831:Core/Src/lz4.c ****             op += ll;
 47620              		.loc 1 1831 13 is_stmt 1 view .LVU15543
 47621 006a 3A00     		movs	r2, r7
 47622 006c 0399     		ldr	r1, [sp, #12]
 47623 006e 3000     		movs	r0, r6
 47624 0070 FFF7FEFF 		bl	memmove
 47625              	.LVL5082:
1832:Core/Src/lz4.c ****             ip += ll;
 47626              		.loc 1 1832 13 view .LVU15544
1832:Core/Src/lz4.c ****             ip += ll;
 47627              		.loc 1 1832 16 is_stmt 0 view .LVU15545
 47628 0074 F619     		adds	r6, r6, r7
 47629              	.LVL5083:
1833:Core/Src/lz4.c ****             if ((size_t)(oend-op) < MFLIMIT) {
 47630              		.loc 1 1833 13 is_stmt 1 view .LVU15546
1833:Core/Src/lz4.c ****             if ((size_t)(oend-op) < MFLIMIT) {
 47631              		.loc 1 1833 16 is_stmt 0 view .LVU15547
 47632 0076 039B     		ldr	r3, [sp, #12]
 47633 0078 9C46     		mov	ip, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1149


 47634 007a 6744     		add	r7, r7, ip
 47635              	.LVL5084:
1833:Core/Src/lz4.c ****             if ((size_t)(oend-op) < MFLIMIT) {
 47636              		.loc 1 1833 16 view .LVU15548
 47637 007c 0397     		str	r7, [sp, #12]
1834:Core/Src/lz4.c ****                 if (op==oend) break;  /* end of block */
 47638              		.loc 1 1834 13 is_stmt 1 view .LVU15549
1834:Core/Src/lz4.c ****                 if (op==oend) break;  /* end of block */
 47639              		.loc 1 1834 30 is_stmt 0 view .LVU15550
 47640 007e 4346     		mov	r3, r8
 47641 0080 9D1B     		subs	r5, r3, r6
1834:Core/Src/lz4.c ****                 if (op==oend) break;  /* end of block */
 47642              		.loc 1 1834 16 view .LVU15551
 47643 0082 0B2D     		cmp	r5, #11
 47644 0084 CFD9     		bls	.L2008
 47645              	.LVL5085:
1834:Core/Src/lz4.c ****                 if (op==oend) break;  /* end of block */
 47646              		.loc 1 1834 16 view .LVU15552
 47647              	.LBE6343:
 47648              	.LBB6344:
1843:Core/Src/lz4.c ****             size_t const offset = LZ4_readLE16(ip);
 47649              		.loc 1 1843 13 is_stmt 1 view .LVU15553
1843:Core/Src/lz4.c ****             size_t const offset = LZ4_readLE16(ip);
 47650              		.loc 1 1843 20 is_stmt 0 view .LVU15554
 47651 0086 0F23     		movs	r3, #15
 47652              	.LVL5086:
1843:Core/Src/lz4.c ****             size_t const offset = LZ4_readLE16(ip);
 47653              		.loc 1 1843 20 view .LVU15555
 47654 0088 1C40     		ands	r4, r3
 47655              	.LVL5087:
1844:Core/Src/lz4.c ****             ip+=2;
 47656              		.loc 1 1844 13 is_stmt 1 view .LVU15556
1844:Core/Src/lz4.c ****             ip+=2;
 47657              		.loc 1 1844 35 is_stmt 0 view .LVU15557
 47658 008a 3800     		movs	r0, r7
 47659 008c FFF7FEFF 		bl	LZ4_readLE16
 47660              	.LVL5088:
 47661 0090 0190     		str	r0, [sp, #4]
1844:Core/Src/lz4.c ****             ip+=2;
 47662              		.loc 1 1844 26 view .LVU15558
 47663 0092 8246     		mov	r10, r0
 47664              	.LVL5089:
1845:Core/Src/lz4.c **** 
 47665              		.loc 1 1845 13 is_stmt 1 view .LVU15559
1845:Core/Src/lz4.c **** 
 47666              		.loc 1 1845 15 is_stmt 0 view .LVU15560
 47667 0094 0237     		adds	r7, r7, #2
 47668 0096 0397     		str	r7, [sp, #12]
1847:Core/Src/lz4.c ****                 /* long literal length */
 47669              		.loc 1 1847 13 is_stmt 1 view .LVU15561
1847:Core/Src/lz4.c ****                 /* long literal length */
 47670              		.loc 1 1847 16 is_stmt 0 view .LVU15562
 47671 0098 0F2C     		cmp	r4, #15
 47672 009a CCD0     		beq	.L2009
 47673              	.LVL5090:
 47674              	.L1997:
1851:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1150


 47675              		.loc 1 1851 13 is_stmt 1 view .LVU15563
1851:Core/Src/lz4.c **** 
 47676              		.loc 1 1851 16 is_stmt 0 view .LVU15564
 47677 009c 0434     		adds	r4, r4, #4
 47678              	.LVL5091:
1853:Core/Src/lz4.c **** 
 47679              		.loc 1 1853 13 is_stmt 1 view .LVU15565
1853:Core/Src/lz4.c **** 
 47680              		.loc 1 1853 16 is_stmt 0 view .LVU15566
 47681 009e A542     		cmp	r5, r4
 47682 00a0 10D3     		bcc	.L2002
 47683              	.LBB6341:
1855:Core/Src/lz4.c **** 
 47684              		.loc 1 1855 17 is_stmt 1 view .LVU15567
1855:Core/Src/lz4.c **** 
 47685              		.loc 1 1855 29 is_stmt 0 view .LVU15568
 47686 00a2 019B     		ldr	r3, [sp, #4]
 47687 00a4 F51A     		subs	r5, r6, r3
 47688              	.LVL5092:
1858:Core/Src/lz4.c ****                     DEBUGLOG(6, "offset out of range");
 47689              		.loc 1 1858 17 is_stmt 1 view .LVU15569
1858:Core/Src/lz4.c ****                     DEBUGLOG(6, "offset out of range");
 47690              		.loc 1 1858 42 is_stmt 0 view .LVU15570
 47691 00a6 5B46     		mov	r3, fp
 47692 00a8 F31A     		subs	r3, r6, r3
1858:Core/Src/lz4.c ****                     DEBUGLOG(6, "offset out of range");
 47693              		.loc 1 1858 20 view .LVU15571
 47694 00aa 9A45     		cmp	r10, r3
 47695 00ac 0DD8     		bhi	.L2003
 47696              	.LBB6340:
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 47697              		.loc 1 1885 27 view .LVU15572
 47698 00ae 0023     		movs	r3, #0
 47699 00b0 C9E7     		b	.L1998
 47700              	.LVL5093:
 47701              	.L2001:
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 47702              		.loc 1 1885 27 view .LVU15573
 47703              	.LBE6340:
 47704              	.LBE6341:
 47705              	.LBE6344:
 47706              	.LBB6345:
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 47707              		.loc 1 1830 48 view .LVU15574
 47708 00b2 0120     		movs	r0, #1
 47709 00b4 4042     		rsbs	r0, r0, #0
 47710              	.LVL5094:
 47711              	.L1992:
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 47712              		.loc 1 1830 48 view .LVU15575
 47713              	.LBE6345:
 47714              	.LBE6348:
 47715              	.LBE6333:
 47716              	.LBE6332:
2391:Core/Src/lz4.c **** 
 47717              		.loc 1 2391 1 view .LVU15576
 47718 00b6 05B0     		add	sp, sp, #20
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1151


 47719              		@ sp needed
 47720              	.LVL5095:
 47721              	.LVL5096:
2391:Core/Src/lz4.c **** 
 47722              		.loc 1 2391 1 view .LVU15577
 47723 00b8 F0BC     		pop	{r4, r5, r6, r7}
 47724 00ba BB46     		mov	fp, r7
 47725 00bc B246     		mov	r10, r6
 47726 00be A946     		mov	r9, r5
 47727 00c0 A046     		mov	r8, r4
 47728 00c2 F0BD     		pop	{r4, r5, r6, r7, pc}
 47729              	.LVL5097:
 47730              	.L2002:
 47731              	.LBB6351:
 47732              	.LBB6350:
 47733              	.LBB6349:
 47734              	.LBB6346:
1853:Core/Src/lz4.c **** 
 47735              		.loc 1 1853 48 view .LVU15578
 47736 00c4 0120     		movs	r0, #1
 47737 00c6 4042     		rsbs	r0, r0, #0
 47738 00c8 F5E7     		b	.L1992
 47739              	.LVL5098:
 47740              	.L2003:
 47741              	.LBB6342:
1860:Core/Src/lz4.c ****                 }
 47742              		.loc 1 1860 28 view .LVU15579
 47743 00ca 0120     		movs	r0, #1
 47744 00cc 4042     		rsbs	r0, r0, #0
 47745 00ce F2E7     		b	.L1992
 47746              	.LVL5099:
 47747              	.L2006:
1860:Core/Src/lz4.c ****                 }
 47748              		.loc 1 1860 28 view .LVU15580
 47749              	.LBE6342:
1893:Core/Src/lz4.c ****             }
 47750              		.loc 1 1893 24 view .LVU15581
 47751 00d0 0120     		movs	r0, #1
 47752 00d2 4042     		rsbs	r0, r0, #0
 47753              	.LVL5100:
1893:Core/Src/lz4.c ****             }
 47754              		.loc 1 1893 24 view .LVU15582
 47755              	.LBE6346:
 47756              	.LBE6349:
 47757              	.LBE6350:
 47758              	.LBE6351:
2388:Core/Src/lz4.c ****                 (const BYTE*)source, (BYTE*)dest, originalSize,
 47759              		.loc 1 2388 12 view .LVU15583
 47760 00d4 EFE7     		b	.L1992
 47761              		.cfi_endproc
 47762              	.LFE53:
 47764              		.section	.text.LZ4_decompress_safe_withPrefix64k,"ax",%progbits
 47765              		.align	1
 47766              		.global	LZ4_decompress_safe_withPrefix64k
 47767              		.syntax unified
 47768              		.code	16
 47769              		.thumb_func
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1152


 47770              		.fpu softvfp
 47772              	LZ4_decompress_safe_withPrefix64k:
 47773              	.LVL5101:
 47774              	.LFB54:
2397:Core/Src/lz4.c ****     return LZ4_decompress_generic(source, dest, compressedSize, maxOutputSize,
 47775              		.loc 1 2397 1 is_stmt 1 view -0
 47776              		.cfi_startproc
 47777              		@ args = 0, pretend = 0, frame = 24
 47778              		@ frame_needed = 0, uses_anonymous_args = 0
2397:Core/Src/lz4.c ****     return LZ4_decompress_generic(source, dest, compressedSize, maxOutputSize,
 47779              		.loc 1 2397 1 is_stmt 0 view .LVU15585
 47780 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 47781              		.cfi_def_cfa_offset 20
 47782              		.cfi_offset 4, -20
 47783              		.cfi_offset 5, -16
 47784              		.cfi_offset 6, -12
 47785              		.cfi_offset 7, -8
 47786              		.cfi_offset 14, -4
 47787 0002 DE46     		mov	lr, fp
 47788 0004 5746     		mov	r7, r10
 47789 0006 4E46     		mov	r6, r9
 47790 0008 4546     		mov	r5, r8
 47791 000a E0B5     		push	{r5, r6, r7, lr}
 47792              		.cfi_def_cfa_offset 36
 47793              		.cfi_offset 8, -36
 47794              		.cfi_offset 9, -32
 47795              		.cfi_offset 10, -28
 47796              		.cfi_offset 11, -24
 47797 000c 87B0     		sub	sp, sp, #28
 47798              		.cfi_def_cfa_offset 64
 47799 000e 0490     		str	r0, [sp, #16]
 47800 0010 0C00     		movs	r4, r1
 47801 0012 0091     		str	r1, [sp]
2398:Core/Src/lz4.c ****                                   decode_full_block, withPrefix64k,
 47802              		.loc 1 2398 5 is_stmt 1 view .LVU15586
2398:Core/Src/lz4.c ****                                   decode_full_block, withPrefix64k,
 47803              		.loc 1 2398 12 is_stmt 0 view .LVU15587
 47804 0014 0D00     		movs	r5, r1
 47805 0016 B04E     		ldr	r6, .L2062
 47806 0018 B046     		mov	r8, r6
 47807 001a 4544     		add	r5, r5, r8
 47808 001c 0595     		str	r5, [sp, #20]
 47809              	.LVL5102:
 47810              	.LBB6352:
 47811              	.LBI6352:
1944:Core/Src/lz4.c ****                  const char* const src,
 47812              		.loc 1 1944 1 is_stmt 1 view .LVU15588
 47813              	.LBB6353:
1957:Core/Src/lz4.c **** 
 47814              		.loc 1 1957 5 view .LVU15589
1957:Core/Src/lz4.c **** 
 47815              		.loc 1 1957 8 is_stmt 0 view .LVU15590
 47816 001e 0028     		cmp	r0, #0
 47817 0020 00D1     		bne	.LCB61774
 47818 0022 4EE1     		b	.L2036	@long jump
 47819              	.LCB61774:
1957:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1153


 47820              		.loc 1 1957 23 view .LVU15591
 47821 0024 002B     		cmp	r3, #0
 47822 0026 00DA     		bge	.LCB61776
 47823 0028 4EE1     		b	.L2037	@long jump
 47824              	.LCB61776:
 47825              	.LBB6354:
1959:Core/Src/lz4.c ****         const BYTE* const iend = ip + srcSize;
 47826              		.loc 1 1959 9 is_stmt 1 view .LVU15592
 47827              	.LVL5103:
1960:Core/Src/lz4.c **** 
 47828              		.loc 1 1960 9 view .LVU15593
1960:Core/Src/lz4.c **** 
 47829              		.loc 1 1960 27 is_stmt 0 view .LVU15594
 47830 002a 8446     		mov	ip, r0
 47831 002c 9444     		add	ip, ip, r2
 47832 002e 6146     		mov	r1, ip
 47833              	.LVL5104:
1960:Core/Src/lz4.c **** 
 47834              		.loc 1 1960 27 view .LVU15595
 47835 0030 0391     		str	r1, [sp, #12]
 47836              	.LVL5105:
1962:Core/Src/lz4.c ****         BYTE* const oend = op + outputSize;
 47837              		.loc 1 1962 9 is_stmt 1 view .LVU15596
1963:Core/Src/lz4.c ****         BYTE* cpy;
 47838              		.loc 1 1963 9 view .LVU15597
1963:Core/Src/lz4.c ****         BYTE* cpy;
 47839              		.loc 1 1963 21 is_stmt 0 view .LVU15598
 47840 0032 A246     		mov	r10, r4
 47841 0034 9A44     		add	r10, r10, r3
 47842              	.LVL5106:
1964:Core/Src/lz4.c **** 
 47843              		.loc 1 1964 9 is_stmt 1 view .LVU15599
1966:Core/Src/lz4.c **** 
 47844              		.loc 1 1966 9 view .LVU15600
1968:Core/Src/lz4.c **** 
 47845              		.loc 1 1968 9 view .LVU15601
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 47846              		.loc 1 1972 9 view .LVU15602
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 47847              		.loc 1 1972 27 is_stmt 0 view .LVU15603
 47848 0036 1039     		subs	r1, r1, #16
 47849              	.LVL5107:
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 47850              		.loc 1 1972 27 view .LVU15604
 47851 0038 0191     		str	r1, [sp, #4]
 47852              	.LVL5108:
1973:Core/Src/lz4.c **** 
 47853              		.loc 1 1973 9 is_stmt 1 view .LVU15605
1973:Core/Src/lz4.c **** 
 47854              		.loc 1 1973 27 is_stmt 0 view .LVU15606
 47855 003a 2021     		movs	r1, #32
 47856              	.LVL5109:
1973:Core/Src/lz4.c **** 
 47857              		.loc 1 1973 27 view .LVU15607
 47858 003c 4942     		rsbs	r1, r1, #0
 47859 003e 5144     		add	r1, r1, r10
 47860 0040 0291     		str	r1, [sp, #8]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1154


 47861              	.LVL5110:
1975:Core/Src/lz4.c ****         size_t offset;
 47862              		.loc 1 1975 9 is_stmt 1 view .LVU15608
1976:Core/Src/lz4.c ****         unsigned token;
 47863              		.loc 1 1976 9 view .LVU15609
1977:Core/Src/lz4.c ****         size_t length;
 47864              		.loc 1 1977 9 view .LVU15610
1978:Core/Src/lz4.c **** 
 47865              		.loc 1 1978 9 view .LVU15611
1981:Core/Src/lz4.c **** 
 47866              		.loc 1 1981 9 view .LVU15612
1981:Core/Src/lz4.c **** 
 47867              		.loc 1 1981 92 view .LVU15613
1984:Core/Src/lz4.c ****         if (unlikely(outputSize==0)) {
 47868              		.loc 1 1984 9 view .LVU15614
1985:Core/Src/lz4.c ****             /* Empty output buffer */
 47869              		.loc 1 1985 9 view .LVU15615
1985:Core/Src/lz4.c ****             /* Empty output buffer */
 47870              		.loc 1 1985 12 is_stmt 0 view .LVU15616
 47871 0042 002B     		cmp	r3, #0
 47872 0044 40D0     		beq	.L2055
1990:Core/Src/lz4.c **** 
 47873              		.loc 1 1990 9 is_stmt 1 view .LVU15617
1990:Core/Src/lz4.c **** 
 47874              		.loc 1 1990 12 is_stmt 0 view .LVU15618
 47875 0046 002A     		cmp	r2, #0
 47876 0048 00D1     		bne	.LCB61827
 47877 004a 42E1     		b	.L2040	@long jump
 47878              	.LCB61827:
1959:Core/Src/lz4.c ****         const BYTE* const iend = ip + srcSize;
 47879              		.loc 1 1959 21 view .LVU15619
 47880 004c 049C     		ldr	r4, [sp, #16]
 47881              	.LVL5111:
1962:Core/Src/lz4.c ****         BYTE* const oend = op + outputSize;
 47882              		.loc 1 1962 15 view .LVU15620
 47883 004e 009D     		ldr	r5, [sp]
 47884              	.LVL5112:
 47885              	.L2013:
2136:Core/Src/lz4.c ****         while (1) {
 47886              		.loc 1 2136 9 is_stmt 1 view .LVU15621
2136:Core/Src/lz4.c ****         while (1) {
 47887              		.loc 1 2136 46 view .LVU15622
2137:Core/Src/lz4.c ****             assert(ip < iend);
 47888              		.loc 1 2137 9 view .LVU15623
2138:Core/Src/lz4.c ****             token = *ip++;
 47889              		.loc 1 2138 13 view .LVU15624
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 47890              		.loc 1 2139 13 view .LVU15625
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 47891              		.loc 1 2139 24 is_stmt 0 view .LVU15626
 47892 0050 661C     		adds	r6, r4, #1
 47893              	.LVL5113:
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 47894              		.loc 1 2139 21 view .LVU15627
 47895 0052 2378     		ldrb	r3, [r4]
 47896 0054 9846     		mov	r8, r3
 47897              	.LVL5114:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1155


2140:Core/Src/lz4.c **** 
 47898              		.loc 1 2140 13 is_stmt 1 view .LVU15628
2140:Core/Src/lz4.c **** 
 47899              		.loc 1 2140 20 is_stmt 0 view .LVU15629
 47900 0056 1C09     		lsrs	r4, r3, #4
 47901              	.LVL5115:
2151:Core/Src/lz4.c ****                 /* strictly "less than" on input, to re-enter the loop with at least one byte */
 47902              		.loc 1 2151 13 is_stmt 1 view .LVU15630
2151:Core/Src/lz4.c ****                 /* strictly "less than" on input, to re-enter the loop with at least one byte */
 47903              		.loc 1 2151 16 is_stmt 0 view .LVU15631
 47904 0058 0F2C     		cmp	r4, #15
 47905 005a 41D0     		beq	.L2014
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 47906              		.loc 1 2153 18 view .LVU15632
 47907 005c 019B     		ldr	r3, [sp, #4]
 47908              	.LVL5116:
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 47909              		.loc 1 2153 18 view .LVU15633
 47910 005e 9E42     		cmp	r6, r3
 47911 0060 9241     		sbcs	r2, r2, r2
 47912 0062 5242     		rsbs	r2, r2, #0
 47913 0064 0023     		movs	r3, #0
 47914 0066 0299     		ldr	r1, [sp, #8]
 47915 0068 A942     		cmp	r1, r5
 47916 006a 5B41     		adcs	r3, r3, r3
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 47917              		.loc 1 2153 15 view .LVU15634
 47918 006c 1342     		tst	r3, r2
 47919 006e 37D0     		beq	.L2014
2155:Core/Src/lz4.c ****                 op += length; ip += length;
 47920              		.loc 1 2155 17 is_stmt 1 view .LVU15635
 47921 0070 1022     		movs	r2, #16
 47922 0072 3100     		movs	r1, r6
 47923 0074 2800     		movs	r0, r5
 47924 0076 FFF7FEFF 		bl	memcpy
 47925              	.LVL5117:
2156:Core/Src/lz4.c **** 
 47926              		.loc 1 2156 17 view .LVU15636
2156:Core/Src/lz4.c **** 
 47927              		.loc 1 2156 20 is_stmt 0 view .LVU15637
 47928 007a 2F19     		adds	r7, r5, r4
 47929              	.LVL5118:
2156:Core/Src/lz4.c **** 
 47930              		.loc 1 2156 31 is_stmt 1 view .LVU15638
2156:Core/Src/lz4.c **** 
 47931              		.loc 1 2156 34 is_stmt 0 view .LVU15639
 47932 007c 3419     		adds	r4, r6, r4
 47933              	.LVL5119:
2160:Core/Src/lz4.c ****                 offset = LZ4_readLE16(ip); ip += 2;
 47934              		.loc 1 2160 17 is_stmt 1 view .LVU15640
2160:Core/Src/lz4.c ****                 offset = LZ4_readLE16(ip); ip += 2;
 47935              		.loc 1 2160 24 is_stmt 0 view .LVU15641
 47936 007e 0F25     		movs	r5, #15
 47937 0080 4346     		mov	r3, r8
 47938 0082 1D40     		ands	r5, r3
 47939              	.LVL5120:
2161:Core/Src/lz4.c ****                 match = op - offset;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1156


 47940              		.loc 1 2161 17 is_stmt 1 view .LVU15642
2161:Core/Src/lz4.c ****                 match = op - offset;
 47941              		.loc 1 2161 26 is_stmt 0 view .LVU15643
 47942 0084 2000     		movs	r0, r4
 47943 0086 FFF7FEFF 		bl	LZ4_readLE16
 47944              	.LVL5121:
2161:Core/Src/lz4.c ****                 match = op - offset;
 47945              		.loc 1 2161 24 view .LVU15644
 47946 008a 8146     		mov	r9, r0
 47947              	.LVL5122:
2161:Core/Src/lz4.c ****                 match = op - offset;
 47948              		.loc 1 2161 44 is_stmt 1 view .LVU15645
2161:Core/Src/lz4.c ****                 match = op - offset;
 47949              		.loc 1 2161 47 is_stmt 0 view .LVU15646
 47950 008c 0234     		adds	r4, r4, #2
 47951              	.LVL5123:
2162:Core/Src/lz4.c ****                 assert(match <= op); /* check overflow */
 47952              		.loc 1 2162 17 is_stmt 1 view .LVU15647
2162:Core/Src/lz4.c ****                 assert(match <= op); /* check overflow */
 47953              		.loc 1 2162 23 is_stmt 0 view .LVU15648
 47954 008e 3E1A     		subs	r6, r7, r0
 47955              	.LVL5124:
2163:Core/Src/lz4.c **** 
 47956              		.loc 1 2163 17 is_stmt 1 view .LVU15649
2166:Core/Src/lz4.c ****                   && (offset >= 8)
 47957              		.loc 1 2166 17 view .LVU15650
2166:Core/Src/lz4.c ****                   && (offset >= 8)
 47958              		.loc 1 2166 20 is_stmt 0 view .LVU15651
 47959 0090 0F2D     		cmp	r5, #15
 47960 0092 00D1     		bne	.LCB61911
 47961 0094 7FE0     		b	.L2015	@long jump
 47962              	.LCB61911:
2167:Core/Src/lz4.c ****                   && (dict==withPrefix64k || match >= lowPrefix) ) {
 47963              		.loc 1 2167 19 view .LVU15652
 47964 0096 0728     		cmp	r0, #7
 47965 0098 00D8     		bhi	.LCB61913
 47966 009a 7CE0     		b	.L2015	@long jump
 47967              	.LCB61913:
2170:Core/Src/lz4.c ****                     LZ4_memcpy(op + 8, match + 8, 8);
 47968              		.loc 1 2170 21 is_stmt 1 view .LVU15653
 47969 009c 0822     		movs	r2, #8
 47970 009e 3100     		movs	r1, r6
 47971 00a0 3800     		movs	r0, r7
 47972              	.LVL5125:
2170:Core/Src/lz4.c ****                     LZ4_memcpy(op + 8, match + 8, 8);
 47973              		.loc 1 2170 21 is_stmt 0 view .LVU15654
 47974 00a2 FFF7FEFF 		bl	memcpy
 47975              	.LVL5126:
2171:Core/Src/lz4.c ****                     LZ4_memcpy(op +16, match +16, 2);
 47976              		.loc 1 2171 21 is_stmt 1 view .LVU15655
 47977 00a6 3800     		movs	r0, r7
 47978 00a8 0830     		adds	r0, r0, #8
 47979 00aa 3100     		movs	r1, r6
 47980 00ac 0831     		adds	r1, r1, #8
 47981 00ae 0822     		movs	r2, #8
 47982 00b0 FFF7FEFF 		bl	memcpy
 47983              	.LVL5127:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1157


2172:Core/Src/lz4.c ****                     op += length + MINMATCH;
 47984              		.loc 1 2172 21 view .LVU15656
 47985 00b4 3800     		movs	r0, r7
 47986 00b6 1030     		adds	r0, r0, #16
 47987 00b8 3100     		movs	r1, r6
 47988 00ba 1031     		adds	r1, r1, #16
 47989 00bc 0222     		movs	r2, #2
 47990 00be FFF7FEFF 		bl	memcpy
 47991              	.LVL5128:
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 47992              		.loc 1 2173 21 view .LVU15657
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 47993              		.loc 1 2173 24 is_stmt 0 view .LVU15658
 47994 00c2 0435     		adds	r5, r5, #4
 47995              	.LVL5129:
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 47996              		.loc 1 2173 24 view .LVU15659
 47997 00c4 7D19     		adds	r5, r7, r5
 47998              	.LVL5130:
2175:Core/Src/lz4.c ****                 }
 47999              		.loc 1 2175 21 is_stmt 1 view .LVU15660
 48000 00c6 C3E7     		b	.L2013
 48001              	.LVL5131:
 48002              	.L2055:
1987:Core/Src/lz4.c ****             return ((srcSize==1) && (*ip==0)) ? 0 : -1;
 48003              		.loc 1 1987 13 view .LVU15661
1988:Core/Src/lz4.c ****         }
 48004              		.loc 1 1988 13 view .LVU15662
1988:Core/Src/lz4.c ****         }
 48005              		.loc 1 1988 51 is_stmt 0 view .LVU15663
 48006 00c8 012A     		cmp	r2, #1
 48007 00ca 02D0     		beq	.L2056
 48008 00cc 0120     		movs	r0, #1
 48009              	.LVL5132:
1988:Core/Src/lz4.c ****         }
 48010              		.loc 1 1988 51 view .LVU15664
 48011 00ce 4042     		rsbs	r0, r0, #0
 48012 00d0 22E0     		b	.L2010
 48013              	.LVL5133:
 48014              	.L2056:
1988:Core/Src/lz4.c ****         }
 48015              		.loc 1 1988 38 view .LVU15665
 48016 00d2 0378     		ldrb	r3, [r0]
 48017              	.LVL5134:
1988:Core/Src/lz4.c ****         }
 48018              		.loc 1 1988 34 view .LVU15666
 48019 00d4 002B     		cmp	r3, #0
 48020 00d6 00D1     		bne	.LCB61982
 48021 00d8 F9E0     		b	.L2039	@long jump
 48022              	.LCB61982:
1988:Core/Src/lz4.c ****         }
 48023              		.loc 1 1988 51 view .LVU15667
 48024 00da 0120     		movs	r0, #1
 48025              	.LVL5135:
1988:Core/Src/lz4.c ****         }
 48026              		.loc 1 1988 51 view .LVU15668
 48027 00dc 4042     		rsbs	r0, r0, #0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1158


 48028 00de 1BE0     		b	.L2010
 48029              	.LVL5136:
 48030              	.L2014:
2184:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 48031              		.loc 1 2184 13 is_stmt 1 view .LVU15669
2184:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 48032              		.loc 1 2184 16 is_stmt 0 view .LVU15670
 48033 00e0 0F2C     		cmp	r4, #15
 48034 00e2 20D0     		beq	.L2057
 48035              	.L2017:
2193:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
 48036              		.loc 1 2193 13 is_stmt 1 view .LVU15671
2193:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
 48037              		.loc 1 2193 17 is_stmt 0 view .LVU15672
 48038 00e4 2F19     		adds	r7, r5, r4
 48039              	.LVL5137:
 48040              	.LBB6355:
2197:Core/Src/lz4.c ****             if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
 48041              		.loc 1 2197 13 is_stmt 1 view .LVU15673
 48042              	.LBE6355:
2197:Core/Src/lz4.c ****             if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
 48043              		.loc 1 2197 57 view .LVU15674
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 48044              		.loc 1 2198 13 view .LVU15675
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 48045              		.loc 1 2198 26 is_stmt 0 view .LVU15676
 48046 00e6 5346     		mov	r3, r10
 48047 00e8 0C3B     		subs	r3, r3, #12
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 48048              		.loc 1 2198 16 view .LVU15677
 48049 00ea 9F42     		cmp	r7, r3
 48050 00ec 05D8     		bhi	.L2023
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 48051              		.loc 1 2198 42 view .LVU15678
 48052 00ee 3319     		adds	r3, r6, r4
 48053 00f0 9B46     		mov	fp, r3
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 48054              		.loc 1 2198 54 view .LVU15679
 48055 00f2 039B     		ldr	r3, [sp, #12]
 48056 00f4 083B     		subs	r3, r3, #8
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 48057              		.loc 1 2198 36 view .LVU15680
 48058 00f6 9B45     		cmp	fp, r3
 48059 00f8 3AD9     		bls	.L2024
 48060              	.L2023:
2204:Core/Src/lz4.c ****                     /* Since we are partial decoding we may be in this block because of the output 
 48061              		.loc 1 2204 17 is_stmt 1 view .LVU15681
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 48062              		.loc 1 2231 21 view .LVU15682
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 48063              		.loc 1 2231 28 is_stmt 0 view .LVU15683
 48064 00fa 3319     		adds	r3, r6, r4
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 48065              		.loc 1 2231 24 view .LVU15684
 48066 00fc 039A     		ldr	r2, [sp, #12]
 48067 00fe 9A42     		cmp	r2, r3
 48068 0100 00D0     		beq	.LCB62039
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1159


 48069 0102 DAE0     		b	.L2045	@long jump
 48070              	.LCB62039:
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 48071              		.loc 1 2231 45 view .LVU15685
 48072 0104 BA45     		cmp	r10, r7
 48073 0106 00D2     		bcs	.LCB62041
 48074 0108 D9E0     		b	.L2046	@long jump
 48075              	.LCB62041:
2238:Core/Src/lz4.c ****                 ip += length;
 48076              		.loc 1 2238 17 is_stmt 1 view .LVU15686
 48077 010a 2200     		movs	r2, r4
 48078 010c 3100     		movs	r1, r6
 48079 010e 2800     		movs	r0, r5
 48080 0110 FFF7FEFF 		bl	memmove
 48081              	.LVL5138:
2239:Core/Src/lz4.c ****                 op += length;
 48082              		.loc 1 2239 17 view .LVU15687
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 48083              		.loc 1 2240 17 view .LVU15688
2246:Core/Src/lz4.c ****                     break;
 48084              		.loc 1 2246 17 view .LVU15689
2355:Core/Src/lz4.c ****         return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 48085              		.loc 1 2355 9 view .LVU15690
2355:Core/Src/lz4.c ****         return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 48086              		.loc 1 2355 65 view .LVU15691
2356:Core/Src/lz4.c **** 
 48087              		.loc 1 2356 9 view .LVU15692
2356:Core/Src/lz4.c **** 
 48088              		.loc 1 2356 16 is_stmt 0 view .LVU15693
 48089 0114 009B     		ldr	r3, [sp]
 48090 0116 F81A     		subs	r0, r7, r3
 48091              	.LVL5139:
 48092              	.L2010:
2356:Core/Src/lz4.c **** 
 48093              		.loc 1 2356 16 view .LVU15694
 48094              	.LBE6354:
 48095              	.LBE6353:
 48096              	.LBE6352:
2401:Core/Src/lz4.c **** 
 48097              		.loc 1 2401 1 view .LVU15695
 48098 0118 07B0     		add	sp, sp, #28
 48099              	.LVL5140:
2401:Core/Src/lz4.c **** 
 48100              		.loc 1 2401 1 view .LVU15696
 48101              		@ sp needed
 48102 011a F0BC     		pop	{r4, r5, r6, r7}
 48103 011c BB46     		mov	fp, r7
 48104 011e B246     		mov	r10, r6
 48105 0120 A946     		mov	r9, r5
 48106 0122 A046     		mov	r8, r4
 48107 0124 F0BD     		pop	{r4, r5, r6, r7, pc}
 48108              	.LVL5141:
 48109              	.L2057:
 48110              	.LBB6379:
 48111              	.LBB6378:
 48112              	.LBB6376:
 48113              	.LBB6356:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1160


2185:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 48114              		.loc 1 2185 17 is_stmt 1 view .LVU15697
2185:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 48115              		.loc 1 2185 37 is_stmt 0 view .LVU15698
 48116 0126 0399     		ldr	r1, [sp, #12]
 48117 0128 0F39     		subs	r1, r1, #15
 48118              	.LVL5142:
 48119              	.LBB6357:
 48120              	.LBI6357:
1911:Core/Src/lz4.c ****                      int initial_check)
 48121              		.loc 1 1911 1 is_stmt 1 view .LVU15699
 48122              	.LBB6358:
1914:Core/Src/lz4.c ****     assert(ip != NULL);
 48123              		.loc 1 1914 5 view .LVU15700
1915:Core/Src/lz4.c ****     assert(*ip !=  NULL);
 48124              		.loc 1 1915 5 view .LVU15701
1916:Core/Src/lz4.c ****     assert(ilimit != NULL);
 48125              		.loc 1 1916 5 view .LVU15702
1917:Core/Src/lz4.c ****     if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 48126              		.loc 1 1917 5 view .LVU15703
1918:Core/Src/lz4.c ****         return rvl_error;
 48127              		.loc 1 1918 5 view .LVU15704
1918:Core/Src/lz4.c ****         return rvl_error;
 48128              		.loc 1 1918 23 is_stmt 0 view .LVU15705
 48129 012a 8E42     		cmp	r6, r1
 48130 012c 1BD2     		bcs	.L2018
 48131 012e 0023     		movs	r3, #0
 48132              	.LVL5143:
 48133              	.L2020:
1921:Core/Src/lz4.c ****         s = **ip;
 48134              		.loc 1 1921 5 is_stmt 1 view .LVU15706
1922:Core/Src/lz4.c ****         (*ip)++;
 48135              		.loc 1 1922 9 view .LVU15707
1922:Core/Src/lz4.c ****         (*ip)++;
 48136              		.loc 1 1922 13 is_stmt 0 view .LVU15708
 48137 0130 3278     		ldrb	r2, [r6]
 48138              	.LVL5144:
1923:Core/Src/lz4.c ****         length += s;
 48139              		.loc 1 1923 9 is_stmt 1 view .LVU15709
1923:Core/Src/lz4.c ****         length += s;
 48140              		.loc 1 1923 14 is_stmt 0 view .LVU15710
 48141 0132 0136     		adds	r6, r6, #1
 48142              	.LVL5145:
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 48143              		.loc 1 1924 9 is_stmt 1 view .LVU15711
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 48144              		.loc 1 1924 16 is_stmt 0 view .LVU15712
 48145 0134 9B18     		adds	r3, r3, r2
 48146              	.LVL5146:
1925:Core/Src/lz4.c ****             return rvl_error;
 48147              		.loc 1 1925 9 is_stmt 1 view .LVU15713
1925:Core/Src/lz4.c ****             return rvl_error;
 48148              		.loc 1 1925 12 is_stmt 0 view .LVU15714
 48149 0136 B142     		cmp	r1, r6
 48150 0138 04D3     		bcc	.L2041
1929:Core/Src/lz4.c ****             return rvl_error;
 48151              		.loc 1 1929 9 is_stmt 1 view .LVU15715
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1161


1929:Core/Src/lz4.c ****             return rvl_error;
 48152              		.loc 1 1929 12 is_stmt 0 view .LVU15716
 48153 013a 002B     		cmp	r3, #0
 48154 013c 10DB     		blt	.L2042
1932:Core/Src/lz4.c **** 
 48155              		.loc 1 1932 13 is_stmt 1 view .LVU15717
1932:Core/Src/lz4.c **** 
 48156              		.loc 1 1932 5 is_stmt 0 view .LVU15718
 48157 013e FF2A     		cmp	r2, #255
 48158 0140 F6D0     		beq	.L2020
 48159 0142 01E0     		b	.L2019
 48160              	.L2041:
1926:Core/Src/lz4.c ****         }
 48161              		.loc 1 1926 20 view .LVU15719
 48162 0144 0123     		movs	r3, #1
 48163              	.LVL5147:
1926:Core/Src/lz4.c ****         }
 48164              		.loc 1 1926 20 view .LVU15720
 48165 0146 5B42     		rsbs	r3, r3, #0
 48166              	.L2019:
 48167              	.LVL5148:
1926:Core/Src/lz4.c ****         }
 48168              		.loc 1 1926 20 view .LVU15721
 48169              	.LBE6358:
 48170              	.LBE6357:
2186:Core/Src/lz4.c ****                 length += addl;
 48171              		.loc 1 2186 17 is_stmt 1 view .LVU15722
2186:Core/Src/lz4.c ****                 length += addl;
 48172              		.loc 1 2186 20 is_stmt 0 view .LVU15723
 48173 0148 5A1C     		adds	r2, r3, #1
 48174 014a 0CD0     		beq	.L2018
2187:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overfl
 48175              		.loc 1 2187 17 is_stmt 1 view .LVU15724
2187:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overfl
 48176              		.loc 1 2187 24 is_stmt 0 view .LVU15725
 48177 014c E418     		adds	r4, r4, r3
 48178              	.LVL5149:
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 48179              		.loc 1 2188 17 is_stmt 1 view .LVU15726
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 48180              		.loc 1 2188 21 is_stmt 0 view .LVU15727
 48181 014e 6319     		adds	r3, r4, r5
 48182              	.LVL5150:
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 48183              		.loc 1 2188 20 view .LVU15728
 48184 0150 9D42     		cmp	r5, r3
 48185 0152 00D9     		bls	.LCB62209
 48186 0154 AFE0     		b	.L2043	@long jump
 48187              	.LCB62209:
2189:Core/Src/lz4.c ****             }
 48188              		.loc 1 2189 17 is_stmt 1 view .LVU15729
2189:Core/Src/lz4.c ****             }
 48189              		.loc 1 2189 21 is_stmt 0 view .LVU15730
 48190 0156 A319     		adds	r3, r4, r6
2189:Core/Src/lz4.c ****             }
 48191              		.loc 1 2189 20 view .LVU15731
 48192 0158 9E42     		cmp	r6, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1162


 48193 015a C3D9     		bls	.L2017
 48194 015c 3400     		movs	r4, r6
 48195              	.LVL5151:
2189:Core/Src/lz4.c ****             }
 48196              		.loc 1 2189 20 view .LVU15732
 48197 015e 03E0     		b	.L2022
 48198              	.LVL5152:
 48199              	.L2042:
 48200              	.LBB6360:
 48201              	.LBB6359:
1930:Core/Src/lz4.c ****         }
 48202              		.loc 1 1930 20 view .LVU15733
 48203 0160 0123     		movs	r3, #1
 48204              	.LVL5153:
1930:Core/Src/lz4.c ****         }
 48205              		.loc 1 1930 20 view .LVU15734
 48206 0162 5B42     		rsbs	r3, r3, #0
 48207 0164 F0E7     		b	.L2019
 48208              	.LVL5154:
 48209              	.L2018:
1930:Core/Src/lz4.c ****         }
 48210              		.loc 1 1930 20 view .LVU15735
 48211              	.LBE6359:
 48212              	.LBE6360:
2186:Core/Src/lz4.c ****                 length += addl;
 48213              		.loc 1 2186 42 is_stmt 1 view .LVU15736
 48214 0166 3400     		movs	r4, r6
 48215              	.LVL5155:
 48216              	.L2022:
2186:Core/Src/lz4.c ****                 length += addl;
 48217              		.loc 1 2186 42 is_stmt 0 view .LVU15737
 48218              	.LBE6356:
2360:Core/Src/lz4.c ****     }
 48219              		.loc 1 2360 9 is_stmt 1 view .LVU15738
2360:Core/Src/lz4.c ****     }
 48220              		.loc 1 2360 16 is_stmt 0 view .LVU15739
 48221 0168 049B     		ldr	r3, [sp, #16]
 48222 016a 181B     		subs	r0, r3, r4
2360:Core/Src/lz4.c ****     }
 48223              		.loc 1 2360 48 view .LVU15740
 48224 016c 0138     		subs	r0, r0, #1
 48225 016e D3E7     		b	.L2010
 48226              	.LVL5156:
 48227              	.L2024:
 48228              	.LBB6361:
 48229              	.LBB6362:
 452:Core/Src/lz4.c **** }
 48230              		.loc 1 452 5 is_stmt 1 view .LVU15741
 452:Core/Src/lz4.c **** }
 48231              		.loc 1 452 10 view .LVU15742
 48232 0170 0822     		movs	r2, #8
 48233 0172 3100     		movs	r1, r6
 48234 0174 2800     		movs	r0, r5
 48235 0176 FFF7FEFF 		bl	memcpy
 48236              	.LVL5157:
 452:Core/Src/lz4.c **** }
 48237              		.loc 1 452 29 view .LVU15743
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1163


 452:Core/Src/lz4.c **** }
 48238              		.loc 1 452 30 is_stmt 0 view .LVU15744
 48239 017a 0835     		adds	r5, r5, #8
 48240              	.LVL5158:
 452:Core/Src/lz4.c **** }
 48241              		.loc 1 452 35 is_stmt 1 view .LVU15745
 452:Core/Src/lz4.c **** }
 48242              		.loc 1 452 36 is_stmt 0 view .LVU15746
 48243 017c 0836     		adds	r6, r6, #8
 48244              	.LVL5159:
 452:Core/Src/lz4.c **** }
 48245              		.loc 1 452 49 is_stmt 1 view .LVU15747
 452:Core/Src/lz4.c **** }
 48246              		.loc 1 452 5 is_stmt 0 view .LVU15748
 48247 017e AF42     		cmp	r7, r5
 48248 0180 F6D8     		bhi	.L2024
 48249              	.LVL5160:
 452:Core/Src/lz4.c **** }
 48250              		.loc 1 452 5 view .LVU15749
 48251              	.LBE6362:
 48252              	.LBE6361:
2255:Core/Src/lz4.c ****             match = op - offset;
 48253              		.loc 1 2255 13 is_stmt 1 view .LVU15750
2255:Core/Src/lz4.c ****             match = op - offset;
 48254              		.loc 1 2255 22 is_stmt 0 view .LVU15751
 48255 0182 5846     		mov	r0, fp
 48256 0184 FFF7FEFF 		bl	LZ4_readLE16
 48257              	.LVL5161:
2255:Core/Src/lz4.c ****             match = op - offset;
 48258              		.loc 1 2255 20 view .LVU15752
 48259 0188 8146     		mov	r9, r0
 48260              	.LVL5162:
2255:Core/Src/lz4.c ****             match = op - offset;
 48261              		.loc 1 2255 40 is_stmt 1 view .LVU15753
2255:Core/Src/lz4.c ****             match = op - offset;
 48262              		.loc 1 2255 42 is_stmt 0 view .LVU15754
 48263 018a 5C46     		mov	r4, fp
 48264              	.LVL5163:
2255:Core/Src/lz4.c ****             match = op - offset;
 48265              		.loc 1 2255 42 view .LVU15755
 48266 018c 0234     		adds	r4, r4, #2
 48267              	.LVL5164:
2256:Core/Src/lz4.c **** 
 48268              		.loc 1 2256 13 is_stmt 1 view .LVU15756
2256:Core/Src/lz4.c **** 
 48269              		.loc 1 2256 19 is_stmt 0 view .LVU15757
 48270 018e 3E1A     		subs	r6, r7, r0
 48271              	.LVL5165:
2259:Core/Src/lz4.c **** 
 48272              		.loc 1 2259 13 is_stmt 1 view .LVU15758
2259:Core/Src/lz4.c **** 
 48273              		.loc 1 2259 20 is_stmt 0 view .LVU15759
 48274 0190 0F25     		movs	r5, #15
 48275 0192 4346     		mov	r3, r8
 48276 0194 1D40     		ands	r5, r3
 48277              	.LVL5166:
 48278              	.L2015:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1164


2262:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 48279              		.loc 1 2262 13 is_stmt 1 view .LVU15760
2262:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 48280              		.loc 1 2262 16 is_stmt 0 view .LVU15761
 48281 0196 0F2D     		cmp	r5, #15
 48282 0198 2BD0     		beq	.L2058
 48283              	.L2025:
2268:Core/Src/lz4.c **** 
 48284              		.loc 1 2268 13 is_stmt 1 view .LVU15762
2268:Core/Src/lz4.c **** 
 48285              		.loc 1 2268 20 is_stmt 0 view .LVU15763
 48286 019a 2B1D     		adds	r3, r5, #4
 48287 019c 9846     		mov	r8, r3
 48288              	.LVL5167:
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 48289              		.loc 1 2273 13 is_stmt 1 view .LVU15764
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 48290              		.loc 1 2273 31 is_stmt 0 view .LVU15765
 48291 019e 059B     		ldr	r3, [sp, #20]
 48292              	.LVL5168:
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 48293              		.loc 1 2273 31 view .LVU15766
 48294 01a0 9E42     		cmp	r6, r3
 48295 01a2 E1D3     		bcc	.L2022
2275:Core/Src/lz4.c ****                 assert(dictEnd != NULL);
 48296              		.loc 1 2275 13 is_stmt 1 view .LVU15767
2302:Core/Src/lz4.c **** 
 48297              		.loc 1 2302 13 view .LVU15768
2305:Core/Src/lz4.c **** 
 48298              		.loc 1 2305 13 view .LVU15769
2305:Core/Src/lz4.c **** 
 48299              		.loc 1 2305 17 is_stmt 0 view .LVU15770
 48300 01a4 4346     		mov	r3, r8
 48301 01a6 FD18     		adds	r5, r7, r3
 48302              	.LVL5169:
2308:Core/Src/lz4.c ****             if (partialDecoding && (cpy > oend-MATCH_SAFEGUARD_DISTANCE)) {
 48303              		.loc 1 2308 13 is_stmt 1 view .LVU15771
2309:Core/Src/lz4.c ****                 size_t const mlen = MIN(length, (size_t)(oend-op));
 48304              		.loc 1 2309 13 view .LVU15772
2323:Core/Src/lz4.c ****                 LZ4_write32(op, 0);   /* silence msan warning when offset==0 */
 48305              		.loc 1 2323 13 view .LVU15773
2323:Core/Src/lz4.c ****                 LZ4_write32(op, 0);   /* silence msan warning when offset==0 */
 48306              		.loc 1 2323 16 is_stmt 0 view .LVU15774
 48307 01a8 4B46     		mov	r3, r9
 48308 01aa 072B     		cmp	r3, #7
 48309 01ac 3AD9     		bls	.L2059
2333:Core/Src/lz4.c ****                 match += 8;
 48310              		.loc 1 2333 17 is_stmt 1 view .LVU15775
 48311 01ae 0822     		movs	r2, #8
 48312 01b0 3100     		movs	r1, r6
 48313 01b2 3800     		movs	r0, r7
 48314              	.LVL5170:
2333:Core/Src/lz4.c ****                 match += 8;
 48315              		.loc 1 2333 17 is_stmt 0 view .LVU15776
 48316 01b4 FFF7FEFF 		bl	memcpy
 48317              	.LVL5171:
2334:Core/Src/lz4.c ****             }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1165


 48318              		.loc 1 2334 17 is_stmt 1 view .LVU15777
2334:Core/Src/lz4.c ****             }
 48319              		.loc 1 2334 23 is_stmt 0 view .LVU15778
 48320 01b8 0836     		adds	r6, r6, #8
 48321              	.LVL5172:
 48322              	.L2029:
2336:Core/Src/lz4.c **** 
 48323              		.loc 1 2336 13 is_stmt 1 view .LVU15779
2336:Core/Src/lz4.c **** 
 48324              		.loc 1 2336 16 is_stmt 0 view .LVU15780
 48325 01ba 0823     		movs	r3, #8
 48326 01bc 9946     		mov	r9, r3
 48327 01be B944     		add	r9, r9, r7
 48328              	.LVL5173:
2338:Core/Src/lz4.c ****                 BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 48329              		.loc 1 2338 13 is_stmt 1 view .LVU15781
2338:Core/Src/lz4.c ****                 BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 48330              		.loc 1 2338 17 is_stmt 0 view .LVU15782
 48331 01c0 5346     		mov	r3, r10
 48332 01c2 0C3B     		subs	r3, r3, #12
2338:Core/Src/lz4.c ****                 BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 48333              		.loc 1 2338 16 view .LVU15783
 48334 01c4 AB42     		cmp	r3, r5
 48335 01c6 4AD3     		bcc	.L2060
2348:Core/Src/lz4.c ****                 if (length > 16)  { LZ4_wildCopy8(op+8, match+8, cpy); }
 48336              		.loc 1 2348 17 is_stmt 1 view .LVU15784
 48337 01c8 0822     		movs	r2, #8
 48338 01ca 3100     		movs	r1, r6
 48339 01cc 4846     		mov	r0, r9
 48340 01ce FFF7FEFF 		bl	memcpy
 48341              	.LVL5174:
2349:Core/Src/lz4.c ****             }
 48342              		.loc 1 2349 17 view .LVU15785
2349:Core/Src/lz4.c ****             }
 48343              		.loc 1 2349 20 is_stmt 0 view .LVU15786
 48344 01d2 4346     		mov	r3, r8
 48345 01d4 102B     		cmp	r3, #16
 48346 01d6 00D8     		bhi	.LCB62413
 48347 01d8 3AE7     		b	.L2013	@long jump
 48348              	.LCB62413:
 48349              	.LVL5175:
2349:Core/Src/lz4.c ****             }
 48350              		.loc 1 2349 37 is_stmt 1 view .LVU15787
2349:Core/Src/lz4.c ****             }
 48351              		.loc 1 2349 53 is_stmt 0 view .LVU15788
 48352 01da 1037     		adds	r7, r7, #16
2349:Core/Src/lz4.c ****             }
 48353              		.loc 1 2349 62 view .LVU15789
 48354 01dc 0836     		adds	r6, r6, #8
 48355              	.LVL5176:
 48356              	.LBB6363:
 48357              	.LBI6363:
 446:Core/Src/lz4.c **** {
 48358              		.loc 1 446 6 is_stmt 1 view .LVU15790
 48359              	.LBB6364:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 48360              		.loc 1 448 5 view .LVU15791
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1166


 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 48361              		.loc 1 449 5 view .LVU15792
 450:Core/Src/lz4.c **** 
 48362              		.loc 1 450 5 view .LVU15793
 48363              	.L2035:
 452:Core/Src/lz4.c **** }
 48364              		.loc 1 452 5 view .LVU15794
 452:Core/Src/lz4.c **** }
 48365              		.loc 1 452 10 view .LVU15795
 48366 01de 0822     		movs	r2, #8
 48367 01e0 3100     		movs	r1, r6
 48368 01e2 3800     		movs	r0, r7
 48369 01e4 FFF7FEFF 		bl	memcpy
 48370              	.LVL5177:
 452:Core/Src/lz4.c **** }
 48371              		.loc 1 452 29 view .LVU15796
 452:Core/Src/lz4.c **** }
 48372              		.loc 1 452 30 is_stmt 0 view .LVU15797
 48373 01e8 0837     		adds	r7, r7, #8
 48374              	.LVL5178:
 452:Core/Src/lz4.c **** }
 48375              		.loc 1 452 35 is_stmt 1 view .LVU15798
 452:Core/Src/lz4.c **** }
 48376              		.loc 1 452 36 is_stmt 0 view .LVU15799
 48377 01ea 0836     		adds	r6, r6, #8
 48378              	.LVL5179:
 452:Core/Src/lz4.c **** }
 48379              		.loc 1 452 49 is_stmt 1 view .LVU15800
 452:Core/Src/lz4.c **** }
 48380              		.loc 1 452 5 is_stmt 0 view .LVU15801
 48381 01ec BD42     		cmp	r5, r7
 48382 01ee F6D8     		bhi	.L2035
 48383 01f0 2EE7     		b	.L2013
 48384              	.LVL5180:
 48385              	.L2058:
 452:Core/Src/lz4.c **** }
 48386              		.loc 1 452 5 view .LVU15802
 48387              	.LBE6364:
 48388              	.LBE6363:
 48389              	.LBB6365:
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 48390              		.loc 1 2263 17 is_stmt 1 view .LVU15803
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 48391              		.loc 1 2263 37 is_stmt 0 view .LVU15804
 48392 01f2 039B     		ldr	r3, [sp, #12]
 48393 01f4 191F     		subs	r1, r3, #4
 48394              	.LVL5181:
 48395              	.LBB6366:
 48396              	.LBI6366:
1911:Core/Src/lz4.c ****                      int initial_check)
 48397              		.loc 1 1911 1 is_stmt 1 view .LVU15805
 48398              	.LBB6367:
1914:Core/Src/lz4.c ****     assert(ip != NULL);
 48399              		.loc 1 1914 5 view .LVU15806
1915:Core/Src/lz4.c ****     assert(*ip !=  NULL);
 48400              		.loc 1 1915 5 view .LVU15807
1916:Core/Src/lz4.c ****     assert(ilimit != NULL);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1167


 48401              		.loc 1 1916 5 view .LVU15808
1917:Core/Src/lz4.c ****     if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 48402              		.loc 1 1917 5 view .LVU15809
1918:Core/Src/lz4.c ****         return rvl_error;
 48403              		.loc 1 1918 5 view .LVU15810
 48404              	.LBE6367:
 48405              	.LBE6366:
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 48406              		.loc 1 2263 37 is_stmt 0 view .LVU15811
 48407 01f6 0023     		movs	r3, #0
 48408              	.LVL5182:
 48409              	.L2027:
 48410              	.LBB6370:
 48411              	.LBB6368:
1921:Core/Src/lz4.c ****         s = **ip;
 48412              		.loc 1 1921 5 is_stmt 1 view .LVU15812
1922:Core/Src/lz4.c ****         (*ip)++;
 48413              		.loc 1 1922 9 view .LVU15813
1922:Core/Src/lz4.c ****         (*ip)++;
 48414              		.loc 1 1922 13 is_stmt 0 view .LVU15814
 48415 01f8 2278     		ldrb	r2, [r4]
 48416              	.LVL5183:
1923:Core/Src/lz4.c ****         length += s;
 48417              		.loc 1 1923 9 is_stmt 1 view .LVU15815
1923:Core/Src/lz4.c ****         length += s;
 48418              		.loc 1 1923 14 is_stmt 0 view .LVU15816
 48419 01fa 0134     		adds	r4, r4, #1
 48420              	.LVL5184:
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 48421              		.loc 1 1924 9 is_stmt 1 view .LVU15817
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 48422              		.loc 1 1924 16 is_stmt 0 view .LVU15818
 48423 01fc 9B18     		adds	r3, r3, r2
 48424              	.LVL5185:
1925:Core/Src/lz4.c ****             return rvl_error;
 48425              		.loc 1 1925 9 is_stmt 1 view .LVU15819
1925:Core/Src/lz4.c ****             return rvl_error;
 48426              		.loc 1 1925 12 is_stmt 0 view .LVU15820
 48427 01fe A142     		cmp	r1, r4
 48428 0200 04D3     		bcc	.L2047
1929:Core/Src/lz4.c ****             return rvl_error;
 48429              		.loc 1 1929 9 is_stmt 1 view .LVU15821
1929:Core/Src/lz4.c ****             return rvl_error;
 48430              		.loc 1 1929 12 is_stmt 0 view .LVU15822
 48431 0202 002B     		cmp	r3, #0
 48432 0204 0BDB     		blt	.L2048
1932:Core/Src/lz4.c **** 
 48433              		.loc 1 1932 13 is_stmt 1 view .LVU15823
1932:Core/Src/lz4.c **** 
 48434              		.loc 1 1932 5 is_stmt 0 view .LVU15824
 48435 0206 FF2A     		cmp	r2, #255
 48436 0208 F6D0     		beq	.L2027
 48437 020a 01E0     		b	.L2026
 48438              	.L2047:
1926:Core/Src/lz4.c ****         }
 48439              		.loc 1 1926 20 view .LVU15825
 48440 020c 0123     		movs	r3, #1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1168


 48441              	.LVL5186:
1926:Core/Src/lz4.c ****         }
 48442              		.loc 1 1926 20 view .LVU15826
 48443 020e 5B42     		rsbs	r3, r3, #0
 48444              	.L2026:
 48445              	.LVL5187:
1926:Core/Src/lz4.c ****         }
 48446              		.loc 1 1926 20 view .LVU15827
 48447              	.LBE6368:
 48448              	.LBE6370:
2264:Core/Src/lz4.c ****                 length += addl;
 48449              		.loc 1 2264 17 is_stmt 1 view .LVU15828
2264:Core/Src/lz4.c ****                 length += addl;
 48450              		.loc 1 2264 20 is_stmt 0 view .LVU15829
 48451 0210 5A1C     		adds	r2, r3, #1
 48452 0212 A9D0     		beq	.L2022
2265:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow d
 48453              		.loc 1 2265 17 is_stmt 1 view .LVU15830
2265:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow d
 48454              		.loc 1 2265 24 is_stmt 0 view .LVU15831
 48455 0214 ED18     		adds	r5, r5, r3
 48456              	.LVL5188:
2266:Core/Src/lz4.c ****             }
 48457              		.loc 1 2266 17 is_stmt 1 view .LVU15832
2266:Core/Src/lz4.c ****             }
 48458              		.loc 1 2266 21 is_stmt 0 view .LVU15833
 48459 0216 EB19     		adds	r3, r5, r7
 48460              	.LVL5189:
2266:Core/Src/lz4.c ****             }
 48461              		.loc 1 2266 20 view .LVU15834
 48462 0218 9F42     		cmp	r7, r3
 48463 021a BED9     		bls	.L2025
 48464 021c A4E7     		b	.L2022
 48465              	.LVL5190:
 48466              	.L2048:
 48467              	.LBB6371:
 48468              	.LBB6369:
1930:Core/Src/lz4.c ****         }
 48469              		.loc 1 1930 20 view .LVU15835
 48470 021e 0123     		movs	r3, #1
 48471              	.LVL5191:
1930:Core/Src/lz4.c ****         }
 48472              		.loc 1 1930 20 view .LVU15836
 48473 0220 5B42     		rsbs	r3, r3, #0
 48474 0222 F5E7     		b	.L2026
 48475              	.LVL5192:
 48476              	.L2059:
1930:Core/Src/lz4.c ****         }
 48477              		.loc 1 1930 20 view .LVU15837
 48478              	.LBE6369:
 48479              	.LBE6371:
 48480              	.LBE6365:
2324:Core/Src/lz4.c ****                 op[0] = match[0];
 48481              		.loc 1 2324 17 is_stmt 1 view .LVU15838
 48482 0224 0021     		movs	r1, #0
 48483 0226 3800     		movs	r0, r7
 48484              	.LVL5193:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1169


2324:Core/Src/lz4.c ****                 op[0] = match[0];
 48485              		.loc 1 2324 17 is_stmt 0 view .LVU15839
 48486 0228 FFF7FEFF 		bl	LZ4_write32
 48487              	.LVL5194:
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 48488              		.loc 1 2325 17 is_stmt 1 view .LVU15840
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 48489              		.loc 1 2325 30 is_stmt 0 view .LVU15841
 48490 022c 3378     		ldrb	r3, [r6]
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 48491              		.loc 1 2325 23 view .LVU15842
 48492 022e 3B70     		strb	r3, [r7]
2326:Core/Src/lz4.c ****                 op[2] = match[2];
 48493              		.loc 1 2326 17 is_stmt 1 view .LVU15843
2326:Core/Src/lz4.c ****                 op[2] = match[2];
 48494              		.loc 1 2326 23 is_stmt 0 view .LVU15844
 48495 0230 7378     		ldrb	r3, [r6, #1]
 48496 0232 7B70     		strb	r3, [r7, #1]
2327:Core/Src/lz4.c ****                 op[3] = match[3];
 48497              		.loc 1 2327 17 is_stmt 1 view .LVU15845
2327:Core/Src/lz4.c ****                 op[3] = match[3];
 48498              		.loc 1 2327 23 is_stmt 0 view .LVU15846
 48499 0234 B378     		ldrb	r3, [r6, #2]
 48500 0236 BB70     		strb	r3, [r7, #2]
2328:Core/Src/lz4.c ****                 match += inc32table[offset];
 48501              		.loc 1 2328 17 is_stmt 1 view .LVU15847
2328:Core/Src/lz4.c ****                 match += inc32table[offset];
 48502              		.loc 1 2328 23 is_stmt 0 view .LVU15848
 48503 0238 F378     		ldrb	r3, [r6, #3]
 48504 023a FB70     		strb	r3, [r7, #3]
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 48505              		.loc 1 2329 17 is_stmt 1 view .LVU15849
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 48506              		.loc 1 2329 36 is_stmt 0 view .LVU15850
 48507 023c 4B46     		mov	r3, r9
 48508 023e 9B00     		lsls	r3, r3, #2
 48509 0240 9946     		mov	r9, r3
 48510              	.LVL5195:
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 48511              		.loc 1 2329 36 view .LVU15851
 48512 0242 264B     		ldr	r3, .L2062+4
 48513 0244 4A46     		mov	r2, r9
 48514 0246 D158     		ldr	r1, [r2, r3]
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 48515              		.loc 1 2329 23 view .LVU15852
 48516 0248 7618     		adds	r6, r6, r1
 48517              	.LVL5196:
2330:Core/Src/lz4.c ****                 match -= dec64table[offset];
 48518              		.loc 1 2330 17 is_stmt 1 view .LVU15853
 48519 024a 381D     		adds	r0, r7, #4
 48520 024c 0422     		movs	r2, #4
 48521 024e 3100     		movs	r1, r6
 48522 0250 FFF7FEFF 		bl	memcpy
 48523              	.LVL5197:
2331:Core/Src/lz4.c ****             } else {
 48524              		.loc 1 2331 17 view .LVU15854
2331:Core/Src/lz4.c ****             } else {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1170


 48525              		.loc 1 2331 36 is_stmt 0 view .LVU15855
 48526 0254 224B     		ldr	r3, .L2062+8
 48527 0256 4A46     		mov	r2, r9
 48528 0258 D358     		ldr	r3, [r2, r3]
2331:Core/Src/lz4.c ****             } else {
 48529              		.loc 1 2331 23 view .LVU15856
 48530 025a F61A     		subs	r6, r6, r3
 48531              	.LVL5198:
2331:Core/Src/lz4.c ****             } else {
 48532              		.loc 1 2331 23 view .LVU15857
 48533 025c ADE7     		b	.L2029
 48534              	.LVL5199:
 48535              	.L2060:
 48536              	.LBB6372:
2339:Core/Src/lz4.c ****                 if (cpy > oend-LASTLITERALS) { goto _output_error; } /* Error : last LASTLITERALS b
 48537              		.loc 1 2339 17 is_stmt 1 view .LVU15858
2339:Core/Src/lz4.c ****                 if (cpy > oend-LASTLITERALS) { goto _output_error; } /* Error : last LASTLITERALS b
 48538              		.loc 1 2339 29 is_stmt 0 view .LVU15859
 48539 025e 0723     		movs	r3, #7
 48540 0260 5B42     		rsbs	r3, r3, #0
 48541 0262 5344     		add	r3, r3, r10
 48542 0264 9B46     		mov	fp, r3
 48543              	.LVL5200:
2340:Core/Src/lz4.c ****                 if (op < oCopyLimit) {
 48544              		.loc 1 2340 17 is_stmt 1 view .LVU15860
2340:Core/Src/lz4.c ****                 if (op < oCopyLimit) {
 48545              		.loc 1 2340 31 is_stmt 0 view .LVU15861
 48546 0266 5346     		mov	r3, r10
 48547              	.LVL5201:
2340:Core/Src/lz4.c ****                 if (op < oCopyLimit) {
 48548              		.loc 1 2340 31 view .LVU15862
 48549 0268 053B     		subs	r3, r3, #5
2340:Core/Src/lz4.c ****                 if (op < oCopyLimit) {
 48550              		.loc 1 2340 20 view .LVU15863
 48551 026a 9D42     		cmp	r5, r3
 48552 026c 00D9     		bls	.LCB62658
 48553 026e 7BE7     		b	.L2022	@long jump
 48554              	.LCB62658:
2341:Core/Src/lz4.c ****                     LZ4_wildCopy8(op, match, oCopyLimit);
 48555              		.loc 1 2341 17 is_stmt 1 view .LVU15864
2341:Core/Src/lz4.c ****                     LZ4_wildCopy8(op, match, oCopyLimit);
 48556              		.loc 1 2341 20 is_stmt 0 view .LVU15865
 48557 0270 D945     		cmp	r9, fp
 48558 0272 08D3     		bcc	.L2061
 48559 0274 4B46     		mov	r3, r9
 48560              	.LVL5202:
 48561              	.L2033:
2346:Core/Src/lz4.c ****             } else {
 48562              		.loc 1 2346 23 is_stmt 1 view .LVU15866
 48563 0276 9D42     		cmp	r5, r3
 48564 0278 00D8     		bhi	.LCB62672
 48565 027a E9E6     		b	.L2013	@long jump
 48566              	.LCB62672:
2346:Core/Src/lz4.c ****             } else {
 48567              		.loc 1 2346 36 view .LVU15867
 48568              	.LVL5203:
2346:Core/Src/lz4.c ****             } else {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1171


 48569              		.loc 1 2346 44 is_stmt 0 view .LVU15868
 48570 027c 3278     		ldrb	r2, [r6]
2346:Core/Src/lz4.c ****             } else {
 48571              		.loc 1 2346 42 view .LVU15869
 48572 027e 1A70     		strb	r2, [r3]
2346:Core/Src/lz4.c ****             } else {
 48573              		.loc 1 2346 50 view .LVU15870
 48574 0280 0136     		adds	r6, r6, #1
 48575              	.LVL5204:
2346:Core/Src/lz4.c ****             } else {
 48576              		.loc 1 2346 39 view .LVU15871
 48577 0282 0133     		adds	r3, r3, #1
 48578              	.LVL5205:
2346:Core/Src/lz4.c ****             } else {
 48579              		.loc 1 2346 39 view .LVU15872
 48580 0284 F7E7     		b	.L2033
 48581              	.LVL5206:
 48582              	.L2061:
 48583              	.LBB6373:
 48584              	.LBB6374:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 48585              		.loc 1 448 11 view .LVU15873
 48586 0286 4F46     		mov	r7, r9
 48587 0288 5B46     		mov	r3, fp
 48588 028a AB46     		mov	fp, r5
 48589              	.LVL5207:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 48590              		.loc 1 448 11 view .LVU15874
 48591 028c A046     		mov	r8, r4
 48592              	.LVL5208:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 48593              		.loc 1 448 11 view .LVU15875
 48594 028e 3400     		movs	r4, r6
 48595              	.LVL5209:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 48596              		.loc 1 448 11 view .LVU15876
 48597 0290 1D00     		movs	r5, r3
 48598              	.LVL5210:
 48599              	.L2032:
 452:Core/Src/lz4.c **** }
 48600              		.loc 1 452 5 is_stmt 1 view .LVU15877
 452:Core/Src/lz4.c **** }
 48601              		.loc 1 452 10 view .LVU15878
 48602 0292 0822     		movs	r2, #8
 48603 0294 2100     		movs	r1, r4
 48604 0296 3800     		movs	r0, r7
 48605 0298 FFF7FEFF 		bl	memcpy
 48606              	.LVL5211:
 452:Core/Src/lz4.c **** }
 48607              		.loc 1 452 29 view .LVU15879
 452:Core/Src/lz4.c **** }
 48608              		.loc 1 452 30 is_stmt 0 view .LVU15880
 48609 029c 0837     		adds	r7, r7, #8
 48610              	.LVL5212:
 452:Core/Src/lz4.c **** }
 48611              		.loc 1 452 35 is_stmt 1 view .LVU15881
 452:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1172


 48612              		.loc 1 452 36 is_stmt 0 view .LVU15882
 48613 029e 0834     		adds	r4, r4, #8
 48614              	.LVL5213:
 452:Core/Src/lz4.c **** }
 48615              		.loc 1 452 49 is_stmt 1 view .LVU15883
 452:Core/Src/lz4.c **** }
 48616              		.loc 1 452 5 is_stmt 0 view .LVU15884
 48617 02a0 BD42     		cmp	r5, r7
 48618 02a2 F6D8     		bhi	.L2032
 48619              	.LBE6374:
 48620              	.LBE6373:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 48621              		.loc 1 2343 41 view .LVU15885
 48622 02a4 4446     		mov	r4, r8
 48623              	.LVL5214:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 48624              		.loc 1 2343 41 view .LVU15886
 48625 02a6 2B00     		movs	r3, r5
 48626 02a8 5D46     		mov	r5, fp
 48627              	.LVL5215:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 48628              		.loc 1 2343 41 view .LVU15887
 48629 02aa 9B46     		mov	fp, r3
 48630              	.LVL5216:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 48631              		.loc 1 2343 21 is_stmt 1 view .LVU15888
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 48632              		.loc 1 2343 41 is_stmt 0 view .LVU15889
 48633 02ac 4A46     		mov	r2, r9
 48634 02ae 9B1A     		subs	r3, r3, r2
 48635              	.LVL5217:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 48636              		.loc 1 2343 27 view .LVU15890
 48637 02b0 F618     		adds	r6, r6, r3
 48638              	.LVL5218:
2344:Core/Src/lz4.c ****                 }
 48639              		.loc 1 2344 21 is_stmt 1 view .LVU15891
2344:Core/Src/lz4.c ****                 }
 48640              		.loc 1 2344 21 is_stmt 0 view .LVU15892
 48641 02b2 5B46     		mov	r3, fp
 48642 02b4 DFE7     		b	.L2033
 48643              	.LVL5219:
 48644              	.L2043:
2344:Core/Src/lz4.c ****                 }
 48645              		.loc 1 2344 21 view .LVU15893
 48646              	.LBE6372:
 48647              	.LBB6375:
 48648 02b6 3400     		movs	r4, r6
 48649              	.LVL5220:
2344:Core/Src/lz4.c ****                 }
 48650              		.loc 1 2344 21 view .LVU15894
 48651 02b8 56E7     		b	.L2022
 48652              	.LVL5221:
 48653              	.L2045:
2344:Core/Src/lz4.c ****                 }
 48654              		.loc 1 2344 21 view .LVU15895
 48655              	.LBE6375:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1173


 48656 02ba 3400     		movs	r4, r6
 48657              	.LVL5222:
2344:Core/Src/lz4.c ****                 }
 48658              		.loc 1 2344 21 view .LVU15896
 48659 02bc 54E7     		b	.L2022
 48660              	.LVL5223:
 48661              	.L2046:
2344:Core/Src/lz4.c ****                 }
 48662              		.loc 1 2344 21 view .LVU15897
 48663 02be 3400     		movs	r4, r6
 48664              	.LVL5224:
2344:Core/Src/lz4.c ****                 }
 48665              		.loc 1 2344 21 view .LVU15898
 48666 02c0 52E7     		b	.L2022
 48667              	.LVL5225:
 48668              	.L2036:
2344:Core/Src/lz4.c ****                 }
 48669              		.loc 1 2344 21 view .LVU15899
 48670              	.LBE6376:
1957:Core/Src/lz4.c **** 
 48671              		.loc 1 1957 53 view .LVU15900
 48672 02c2 0120     		movs	r0, #1
 48673              	.LVL5226:
1957:Core/Src/lz4.c **** 
 48674              		.loc 1 1957 53 view .LVU15901
 48675 02c4 4042     		rsbs	r0, r0, #0
 48676 02c6 27E7     		b	.L2010
 48677              	.LVL5227:
 48678              	.L2037:
1957:Core/Src/lz4.c **** 
 48679              		.loc 1 1957 53 view .LVU15902
 48680 02c8 0120     		movs	r0, #1
 48681              	.LVL5228:
1957:Core/Src/lz4.c **** 
 48682              		.loc 1 1957 53 view .LVU15903
 48683 02ca 4042     		rsbs	r0, r0, #0
 48684 02cc 24E7     		b	.L2010
 48685              	.LVL5229:
 48686              	.L2039:
 48687              	.LBB6377:
1988:Core/Src/lz4.c ****         }
 48688              		.loc 1 1988 51 view .LVU15904
 48689 02ce 0020     		movs	r0, #0
 48690              	.LVL5230:
1988:Core/Src/lz4.c ****         }
 48691              		.loc 1 1988 51 view .LVU15905
 48692 02d0 22E7     		b	.L2010
 48693              	.LVL5231:
 48694              	.L2040:
1990:Core/Src/lz4.c **** 
 48695              		.loc 1 1990 44 view .LVU15906
 48696 02d2 0120     		movs	r0, #1
 48697              	.LVL5232:
1990:Core/Src/lz4.c **** 
 48698              		.loc 1 1990 44 view .LVU15907
 48699 02d4 4042     		rsbs	r0, r0, #0
 48700              	.LVL5233:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1174


1990:Core/Src/lz4.c **** 
 48701              		.loc 1 1990 44 view .LVU15908
 48702              	.LBE6377:
 48703              	.LBE6378:
 48704              	.LBE6379:
2398:Core/Src/lz4.c ****                                   decode_full_block, withPrefix64k,
 48705              		.loc 1 2398 12 view .LVU15909
 48706 02d6 1FE7     		b	.L2010
 48707              	.L2063:
 48708              		.align	2
 48709              	.L2062:
 48710 02d8 0000FFFF 		.word	-65536
 48711 02dc 00000000 		.word	.LANCHOR0
 48712 02e0 00000000 		.word	.LANCHOR1
 48713              		.cfi_endproc
 48714              	.LFE54:
 48716              		.section	.text.LZ4_decompress_fast_withPrefix64k,"ax",%progbits
 48717              		.align	1
 48718              		.global	LZ4_decompress_fast_withPrefix64k
 48719              		.syntax unified
 48720              		.code	16
 48721              		.thumb_func
 48722              		.fpu softvfp
 48724              	LZ4_decompress_fast_withPrefix64k:
 48725              	.LVL5234:
 48726              	.LFB56:
2414:Core/Src/lz4.c ****     return LZ4_decompress_unsafe_generic(
 48727              		.loc 1 2414 1 is_stmt 1 view -0
 48728              		.cfi_startproc
 48729              		@ args = 0, pretend = 0, frame = 16
 48730              		@ frame_needed = 0, uses_anonymous_args = 0
2414:Core/Src/lz4.c ****     return LZ4_decompress_unsafe_generic(
 48731              		.loc 1 2414 1 is_stmt 0 view .LVU15911
 48732 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 48733              		.cfi_def_cfa_offset 20
 48734              		.cfi_offset 4, -20
 48735              		.cfi_offset 5, -16
 48736              		.cfi_offset 6, -12
 48737              		.cfi_offset 7, -8
 48738              		.cfi_offset 14, -4
 48739 0002 DE46     		mov	lr, fp
 48740 0004 5746     		mov	r7, r10
 48741 0006 4E46     		mov	r6, r9
 48742 0008 4546     		mov	r5, r8
 48743 000a E0B5     		push	{r5, r6, r7, lr}
 48744              		.cfi_def_cfa_offset 36
 48745              		.cfi_offset 8, -36
 48746              		.cfi_offset 9, -32
 48747              		.cfi_offset 10, -28
 48748              		.cfi_offset 11, -24
 48749 000c 85B0     		sub	sp, sp, #20
 48750              		.cfi_def_cfa_offset 56
 48751 000e 8146     		mov	r9, r0
 48752 0010 0E00     		movs	r6, r1
2415:Core/Src/lz4.c ****                 (const BYTE*)source, (BYTE*)dest, originalSize,
 48753              		.loc 1 2415 5 is_stmt 1 view .LVU15912
 48754              	.LVL5235:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1175


 48755              	.LBB6380:
 48756              	.LBI6380:
1802:Core/Src/lz4.c ****                  const BYTE* const istart,
 48757              		.loc 1 1802 1 view .LVU15913
 48758              	.LBB6381:
1812:Core/Src/lz4.c ****     BYTE* op = (BYTE*)ostart;
 48759              		.loc 1 1812 5 view .LVU15914
1812:Core/Src/lz4.c ****     BYTE* op = (BYTE*)ostart;
 48760              		.loc 1 1812 17 is_stmt 0 view .LVU15915
 48761 0012 0390     		str	r0, [sp, #12]
1813:Core/Src/lz4.c ****     BYTE* const oend = ostart + decompressedSize;
 48762              		.loc 1 1813 5 is_stmt 1 view .LVU15916
 48763              	.LVL5236:
1814:Core/Src/lz4.c ****     const BYTE* const prefixStart = ostart - prefixSize;
 48764              		.loc 1 1814 5 view .LVU15917
1814:Core/Src/lz4.c ****     const BYTE* const prefixStart = ostart - prefixSize;
 48765              		.loc 1 1814 17 is_stmt 0 view .LVU15918
 48766 0014 9046     		mov	r8, r2
 48767 0016 8844     		add	r8, r8, r1
 48768              	.LVL5237:
1815:Core/Src/lz4.c **** 
 48769              		.loc 1 1815 5 is_stmt 1 view .LVU15919
1815:Core/Src/lz4.c **** 
 48770              		.loc 1 1815 23 is_stmt 0 view .LVU15920
 48771 0018 304B     		ldr	r3, .L2082
 48772 001a 9B46     		mov	fp, r3
 48773 001c 8B44     		add	fp, fp, r1
 48774              	.LVL5238:
1817:Core/Src/lz4.c ****     if (dictStart == NULL) assert(dictSize == 0);
 48775              		.loc 1 1817 5 is_stmt 1 view .LVU15921
1817:Core/Src/lz4.c ****     if (dictStart == NULL) assert(dictSize == 0);
 48776              		.loc 1 1817 49 view .LVU15922
1818:Core/Src/lz4.c **** 
 48777              		.loc 1 1818 5 view .LVU15923
 48778 001e 1BE0     		b	.L2072
 48779              	.LVL5239:
 48780              	.L2079:
 48781              	.LBB6382:
 48782              	.LBB6383:
1828:Core/Src/lz4.c ****             }
 48783              		.loc 1 1828 17 view .LVU15924
1828:Core/Src/lz4.c ****             }
 48784              		.loc 1 1828 23 is_stmt 0 view .LVU15925
 48785 0020 03A8     		add	r0, sp, #12
 48786 0022 FFF7FEFF 		bl	read_long_length_no_check
 48787              	.LVL5240:
1828:Core/Src/lz4.c ****             }
 48788              		.loc 1 1828 20 view .LVU15926
 48789 0026 3F18     		adds	r7, r7, r0
 48790              	.LVL5241:
1828:Core/Src/lz4.c ****             }
 48791              		.loc 1 1828 20 view .LVU15927
 48792 0028 1DE0     		b	.L2065
 48793              	.LVL5242:
 48794              	.L2080:
1835:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: literals end at distance %zi from end of block", oend-op);
 48795              		.loc 1 1835 17 is_stmt 1 view .LVU15928
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1176


1835:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: literals end at distance %zi from end of block", oend-op);
 48796              		.loc 1 1835 20 is_stmt 0 view .LVU15929
 48797 002a B045     		cmp	r8, r6
 48798 002c 02D1     		bne	.L2077
 48799              	.LBE6383:
 48800              	.LBE6382:
1897:Core/Src/lz4.c **** }
 48801              		.loc 1 1897 5 is_stmt 1 view .LVU15930
1897:Core/Src/lz4.c **** }
 48802              		.loc 1 1897 12 is_stmt 0 view .LVU15931
 48803 002e 4B46     		mov	r3, r9
 48804              	.LVL5243:
1897:Core/Src/lz4.c **** }
 48805              		.loc 1 1897 12 view .LVU15932
 48806 0030 F81A     		subs	r0, r7, r3
 48807 0032 42E0     		b	.L2064
 48808              	.LVL5244:
 48809              	.L2077:
 48810              	.LBB6395:
 48811              	.LBB6384:
1839:Core/Src/lz4.c ****         }   }
 48812              		.loc 1 1839 24 view .LVU15933
 48813 0034 0120     		movs	r0, #1
 48814 0036 4042     		rsbs	r0, r0, #0
 48815 0038 3FE0     		b	.L2064
 48816              	.LVL5245:
 48817              	.L2081:
1839:Core/Src/lz4.c ****         }   }
 48818              		.loc 1 1839 24 view .LVU15934
 48819              	.LBE6384:
 48820              	.LBB6385:
1849:Core/Src/lz4.c ****             }
 48821              		.loc 1 1849 17 is_stmt 1 view .LVU15935
1849:Core/Src/lz4.c ****             }
 48822              		.loc 1 1849 23 is_stmt 0 view .LVU15936
 48823 003a 03A8     		add	r0, sp, #12
 48824              	.LVL5246:
1849:Core/Src/lz4.c ****             }
 48825              		.loc 1 1849 23 view .LVU15937
 48826 003c FFF7FEFF 		bl	read_long_length_no_check
 48827              	.LVL5247:
1849:Core/Src/lz4.c ****             }
 48828              		.loc 1 1849 20 view .LVU15938
 48829 0040 2418     		adds	r4, r4, r0
 48830              	.LVL5248:
1849:Core/Src/lz4.c ****             }
 48831              		.loc 1 1849 20 view .LVU15939
 48832 0042 2DE0     		b	.L2069
 48833              	.LVL5249:
 48834              	.L2071:
 48835              	.LBB6386:
 48836              	.LBB6387:
1886:Core/Src/lz4.c ****             }   }   }
 48837              		.loc 1 1886 25 is_stmt 1 view .LVU15940
1886:Core/Src/lz4.c ****             }   }   }
 48838              		.loc 1 1886 38 is_stmt 0 view .LVU15941
 48839 0044 EA5C     		ldrb	r2, [r5, r3]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1177


1886:Core/Src/lz4.c ****             }   }   }
 48840              		.loc 1 1886 31 view .LVU15942
 48841 0046 F254     		strb	r2, [r6, r3]
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 48842              		.loc 1 1885 37 is_stmt 1 view .LVU15943
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 48843              		.loc 1 1885 38 is_stmt 0 view .LVU15944
 48844 0048 0133     		adds	r3, r3, #1
 48845              	.LVL5250:
 48846              	.L2070:
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 48847              		.loc 1 1885 31 is_stmt 1 view .LVU15945
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 48848              		.loc 1 1885 21 is_stmt 0 view .LVU15946
 48849 004a 9C42     		cmp	r4, r3
 48850 004c FAD8     		bhi	.L2071
 48851              	.LBE6387:
 48852              	.LBE6386:
1888:Core/Src/lz4.c ****             if ((size_t)(oend-op) < LASTLITERALS) {
 48853              		.loc 1 1888 13 is_stmt 1 view .LVU15947
1888:Core/Src/lz4.c ****             if ((size_t)(oend-op) < LASTLITERALS) {
 48854              		.loc 1 1888 16 is_stmt 0 view .LVU15948
 48855 004e 3619     		adds	r6, r6, r4
 48856              	.LVL5251:
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 48857              		.loc 1 1889 13 is_stmt 1 view .LVU15949
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 48858              		.loc 1 1889 30 is_stmt 0 view .LVU15950
 48859 0050 4346     		mov	r3, r8
 48860              	.LVL5252:
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 48861              		.loc 1 1889 30 view .LVU15951
 48862 0052 9B1B     		subs	r3, r3, r6
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 48863              		.loc 1 1889 16 view .LVU15952
 48864 0054 042B     		cmp	r3, #4
 48865 0056 3DD9     		bls	.L2078
 48866              	.LVL5253:
 48867              	.L2072:
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 48868              		.loc 1 1889 16 view .LVU15953
 48869              	.LBE6385:
 48870              	.LBE6395:
1818:Core/Src/lz4.c **** 
 48871              		.loc 1 1818 28 is_stmt 1 view .LVU15954
1820:Core/Src/lz4.c ****         /* start new sequence */
 48872              		.loc 1 1820 5 view .LVU15955
 48873              	.LBB6396:
1822:Core/Src/lz4.c **** 
 48874              		.loc 1 1822 9 view .LVU15956
1822:Core/Src/lz4.c **** 
 48875              		.loc 1 1822 29 is_stmt 0 view .LVU15957
 48876 0058 039B     		ldr	r3, [sp, #12]
 48877 005a 5A1C     		adds	r2, r3, #1
 48878 005c 0392     		str	r2, [sp, #12]
1822:Core/Src/lz4.c **** 
 48879              		.loc 1 1822 26 view .LVU15958
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1178


 48880 005e 1C78     		ldrb	r4, [r3]
 48881              	.LVL5254:
 48882              	.LBB6391:
1825:Core/Src/lz4.c ****             if (ll==15) {
 48883              		.loc 1 1825 13 is_stmt 1 view .LVU15959
1825:Core/Src/lz4.c ****             if (ll==15) {
 48884              		.loc 1 1825 20 is_stmt 0 view .LVU15960
 48885 0060 2709     		lsrs	r7, r4, #4
 48886              	.LVL5255:
1826:Core/Src/lz4.c ****                 /* long literal length */
 48887              		.loc 1 1826 13 is_stmt 1 view .LVU15961
1826:Core/Src/lz4.c ****                 /* long literal length */
 48888              		.loc 1 1826 16 is_stmt 0 view .LVU15962
 48889 0062 0F2F     		cmp	r7, #15
 48890 0064 DCD0     		beq	.L2079
 48891              	.L2065:
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 48892              		.loc 1 1830 13 is_stmt 1 view .LVU15963
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 48893              		.loc 1 1830 30 is_stmt 0 view .LVU15964
 48894 0066 4346     		mov	r3, r8
 48895 0068 9B1B     		subs	r3, r3, r6
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 48896              		.loc 1 1830 16 view .LVU15965
 48897 006a BB42     		cmp	r3, r7
 48898 006c 23D3     		bcc	.L2073
1831:Core/Src/lz4.c ****             op += ll;
 48899              		.loc 1 1831 13 is_stmt 1 view .LVU15966
 48900 006e 3A00     		movs	r2, r7
 48901 0070 0399     		ldr	r1, [sp, #12]
 48902 0072 3000     		movs	r0, r6
 48903 0074 FFF7FEFF 		bl	memmove
 48904              	.LVL5256:
1832:Core/Src/lz4.c ****             ip += ll;
 48905              		.loc 1 1832 13 view .LVU15967
1832:Core/Src/lz4.c ****             ip += ll;
 48906              		.loc 1 1832 16 is_stmt 0 view .LVU15968
 48907 0078 F619     		adds	r6, r6, r7
 48908              	.LVL5257:
1833:Core/Src/lz4.c ****             if ((size_t)(oend-op) < MFLIMIT) {
 48909              		.loc 1 1833 13 is_stmt 1 view .LVU15969
1833:Core/Src/lz4.c ****             if ((size_t)(oend-op) < MFLIMIT) {
 48910              		.loc 1 1833 16 is_stmt 0 view .LVU15970
 48911 007a 039B     		ldr	r3, [sp, #12]
 48912 007c 9C46     		mov	ip, r3
 48913 007e 6744     		add	r7, r7, ip
 48914              	.LVL5258:
1833:Core/Src/lz4.c ****             if ((size_t)(oend-op) < MFLIMIT) {
 48915              		.loc 1 1833 16 view .LVU15971
 48916 0080 0397     		str	r7, [sp, #12]
1834:Core/Src/lz4.c ****                 if (op==oend) break;  /* end of block */
 48917              		.loc 1 1834 13 is_stmt 1 view .LVU15972
1834:Core/Src/lz4.c ****                 if (op==oend) break;  /* end of block */
 48918              		.loc 1 1834 30 is_stmt 0 view .LVU15973
 48919 0082 4346     		mov	r3, r8
 48920 0084 9D1B     		subs	r5, r3, r6
1834:Core/Src/lz4.c ****                 if (op==oend) break;  /* end of block */
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1179


 48921              		.loc 1 1834 16 view .LVU15974
 48922 0086 0B2D     		cmp	r5, #11
 48923 0088 CFD9     		bls	.L2080
 48924              	.LVL5259:
1834:Core/Src/lz4.c ****                 if (op==oend) break;  /* end of block */
 48925              		.loc 1 1834 16 view .LVU15975
 48926              	.LBE6391:
 48927              	.LBB6392:
1843:Core/Src/lz4.c ****             size_t const offset = LZ4_readLE16(ip);
 48928              		.loc 1 1843 13 is_stmt 1 view .LVU15976
1843:Core/Src/lz4.c ****             size_t const offset = LZ4_readLE16(ip);
 48929              		.loc 1 1843 20 is_stmt 0 view .LVU15977
 48930 008a 0F23     		movs	r3, #15
 48931              	.LVL5260:
1843:Core/Src/lz4.c ****             size_t const offset = LZ4_readLE16(ip);
 48932              		.loc 1 1843 20 view .LVU15978
 48933 008c 1C40     		ands	r4, r3
 48934              	.LVL5261:
1844:Core/Src/lz4.c ****             ip+=2;
 48935              		.loc 1 1844 13 is_stmt 1 view .LVU15979
1844:Core/Src/lz4.c ****             ip+=2;
 48936              		.loc 1 1844 35 is_stmt 0 view .LVU15980
 48937 008e 3800     		movs	r0, r7
 48938 0090 FFF7FEFF 		bl	LZ4_readLE16
 48939              	.LVL5262:
 48940 0094 0190     		str	r0, [sp, #4]
1844:Core/Src/lz4.c ****             ip+=2;
 48941              		.loc 1 1844 26 view .LVU15981
 48942 0096 8246     		mov	r10, r0
 48943              	.LVL5263:
1845:Core/Src/lz4.c **** 
 48944              		.loc 1 1845 13 is_stmt 1 view .LVU15982
1845:Core/Src/lz4.c **** 
 48945              		.loc 1 1845 15 is_stmt 0 view .LVU15983
 48946 0098 0237     		adds	r7, r7, #2
 48947 009a 0397     		str	r7, [sp, #12]
1847:Core/Src/lz4.c ****                 /* long literal length */
 48948              		.loc 1 1847 13 is_stmt 1 view .LVU15984
1847:Core/Src/lz4.c ****                 /* long literal length */
 48949              		.loc 1 1847 16 is_stmt 0 view .LVU15985
 48950 009c 0F2C     		cmp	r4, #15
 48951 009e CCD0     		beq	.L2081
 48952              	.LVL5264:
 48953              	.L2069:
1851:Core/Src/lz4.c **** 
 48954              		.loc 1 1851 13 is_stmt 1 view .LVU15986
1851:Core/Src/lz4.c **** 
 48955              		.loc 1 1851 16 is_stmt 0 view .LVU15987
 48956 00a0 0434     		adds	r4, r4, #4
 48957              	.LVL5265:
1853:Core/Src/lz4.c **** 
 48958              		.loc 1 1853 13 is_stmt 1 view .LVU15988
1853:Core/Src/lz4.c **** 
 48959              		.loc 1 1853 16 is_stmt 0 view .LVU15989
 48960 00a2 A542     		cmp	r5, r4
 48961 00a4 10D3     		bcc	.L2074
 48962              	.LBB6389:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1180


1855:Core/Src/lz4.c **** 
 48963              		.loc 1 1855 17 is_stmt 1 view .LVU15990
1855:Core/Src/lz4.c **** 
 48964              		.loc 1 1855 29 is_stmt 0 view .LVU15991
 48965 00a6 019B     		ldr	r3, [sp, #4]
 48966 00a8 F51A     		subs	r5, r6, r3
 48967              	.LVL5266:
1858:Core/Src/lz4.c ****                     DEBUGLOG(6, "offset out of range");
 48968              		.loc 1 1858 17 is_stmt 1 view .LVU15992
1858:Core/Src/lz4.c ****                     DEBUGLOG(6, "offset out of range");
 48969              		.loc 1 1858 42 is_stmt 0 view .LVU15993
 48970 00aa 5B46     		mov	r3, fp
 48971 00ac F31A     		subs	r3, r6, r3
1858:Core/Src/lz4.c ****                     DEBUGLOG(6, "offset out of range");
 48972              		.loc 1 1858 20 view .LVU15994
 48973 00ae 9A45     		cmp	r10, r3
 48974 00b0 0DD8     		bhi	.L2075
 48975              	.LBB6388:
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 48976              		.loc 1 1885 27 view .LVU15995
 48977 00b2 0023     		movs	r3, #0
 48978 00b4 C9E7     		b	.L2070
 48979              	.LVL5267:
 48980              	.L2073:
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 48981              		.loc 1 1885 27 view .LVU15996
 48982              	.LBE6388:
 48983              	.LBE6389:
 48984              	.LBE6392:
 48985              	.LBB6393:
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 48986              		.loc 1 1830 48 view .LVU15997
 48987 00b6 0120     		movs	r0, #1
 48988 00b8 4042     		rsbs	r0, r0, #0
 48989              	.LVL5268:
 48990              	.L2064:
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 48991              		.loc 1 1830 48 view .LVU15998
 48992              	.LBE6393:
 48993              	.LBE6396:
 48994              	.LBE6381:
 48995              	.LBE6380:
2418:Core/Src/lz4.c **** 
 48996              		.loc 1 2418 1 view .LVU15999
 48997 00ba 05B0     		add	sp, sp, #20
 48998              		@ sp needed
 48999              	.LVL5269:
2418:Core/Src/lz4.c **** 
 49000              		.loc 1 2418 1 view .LVU16000
 49001 00bc F0BC     		pop	{r4, r5, r6, r7}
 49002 00be BB46     		mov	fp, r7
 49003 00c0 B246     		mov	r10, r6
 49004 00c2 A946     		mov	r9, r5
 49005 00c4 A046     		mov	r8, r4
 49006 00c6 F0BD     		pop	{r4, r5, r6, r7, pc}
 49007              	.LVL5270:
 49008              	.L2074:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1181


 49009              	.LBB6399:
 49010              	.LBB6398:
 49011              	.LBB6397:
 49012              	.LBB6394:
1853:Core/Src/lz4.c **** 
 49013              		.loc 1 1853 48 view .LVU16001
 49014 00c8 0120     		movs	r0, #1
 49015 00ca 4042     		rsbs	r0, r0, #0
 49016 00cc F5E7     		b	.L2064
 49017              	.LVL5271:
 49018              	.L2075:
 49019              	.LBB6390:
1860:Core/Src/lz4.c ****                 }
 49020              		.loc 1 1860 28 view .LVU16002
 49021 00ce 0120     		movs	r0, #1
 49022 00d0 4042     		rsbs	r0, r0, #0
 49023 00d2 F2E7     		b	.L2064
 49024              	.LVL5272:
 49025              	.L2078:
1860:Core/Src/lz4.c ****                 }
 49026              		.loc 1 1860 28 view .LVU16003
 49027              	.LBE6390:
1893:Core/Src/lz4.c ****             }
 49028              		.loc 1 1893 24 view .LVU16004
 49029 00d4 0120     		movs	r0, #1
 49030 00d6 4042     		rsbs	r0, r0, #0
 49031              	.LVL5273:
1893:Core/Src/lz4.c ****             }
 49032              		.loc 1 1893 24 view .LVU16005
 49033              	.LBE6394:
 49034              	.LBE6397:
 49035              	.LBE6398:
 49036              	.LBE6399:
2415:Core/Src/lz4.c ****                 (const BYTE*)source, (BYTE*)dest, originalSize,
 49037              		.loc 1 2415 12 view .LVU16006
 49038 00d8 EFE7     		b	.L2064
 49039              	.L2083:
 49040 00da C046     		.align	2
 49041              	.L2082:
 49042 00dc 0000FFFF 		.word	-65536
 49043              		.cfi_endproc
 49044              	.LFE56:
 49046              		.section	.text.LZ4_decompress_safe_forceExtDict,"ax",%progbits
 49047              		.align	1
 49048              		.global	LZ4_decompress_safe_forceExtDict
 49049              		.syntax unified
 49050              		.code	16
 49051              		.thumb_func
 49052              		.fpu softvfp
 49054              	LZ4_decompress_safe_forceExtDict:
 49055              	.LVL5274:
 49056              	.LFB59:
2443:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_decompress_safe_forceExtDict");
 49057              		.loc 1 2443 1 is_stmt 1 view -0
 49058              		.cfi_startproc
 49059              		@ args = 8, pretend = 0, frame = 24
 49060              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1182


2443:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_decompress_safe_forceExtDict");
 49061              		.loc 1 2443 1 is_stmt 0 view .LVU16008
 49062 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 49063              		.cfi_def_cfa_offset 20
 49064              		.cfi_offset 4, -20
 49065              		.cfi_offset 5, -16
 49066              		.cfi_offset 6, -12
 49067              		.cfi_offset 7, -8
 49068              		.cfi_offset 14, -4
 49069 0002 DE46     		mov	lr, fp
 49070 0004 5746     		mov	r7, r10
 49071 0006 4E46     		mov	r6, r9
 49072 0008 4546     		mov	r5, r8
 49073 000a E0B5     		push	{r5, r6, r7, lr}
 49074              		.cfi_def_cfa_offset 36
 49075              		.cfi_offset 8, -36
 49076              		.cfi_offset 9, -32
 49077              		.cfi_offset 10, -28
 49078              		.cfi_offset 11, -24
 49079 000c 87B0     		sub	sp, sp, #28
 49080              		.cfi_def_cfa_offset 64
 49081 000e 0390     		str	r0, [sp, #12]
 49082 0010 0091     		str	r1, [sp]
2444:Core/Src/lz4.c ****     return LZ4_decompress_generic(source, dest, compressedSize, maxOutputSize,
 49083              		.loc 1 2444 5 is_stmt 1 view .LVU16009
2444:Core/Src/lz4.c ****     return LZ4_decompress_generic(source, dest, compressedSize, maxOutputSize,
 49084              		.loc 1 2444 52 view .LVU16010
2445:Core/Src/lz4.c ****                                   decode_full_block, usingExtDict,
 49085              		.loc 1 2445 5 view .LVU16011
 49086              	.LVL5275:
 49087              	.LBB6400:
 49088              	.LBI6400:
1944:Core/Src/lz4.c ****                  const char* const src,
 49089              		.loc 1 1944 1 view .LVU16012
 49090              	.LBB6401:
1957:Core/Src/lz4.c **** 
 49091              		.loc 1 1957 5 view .LVU16013
1957:Core/Src/lz4.c **** 
 49092              		.loc 1 1957 8 is_stmt 0 view .LVU16014
 49093 0012 0028     		cmp	r0, #0
 49094 0014 00D1     		bne	.LCB63329
 49095 0016 94E1     		b	.L2118	@long jump
 49096              	.LCB63329:
1957:Core/Src/lz4.c **** 
 49097              		.loc 1 1957 23 view .LVU16015
 49098 0018 002B     		cmp	r3, #0
 49099 001a 00DA     		bge	.LCB63331
 49100 001c 94E1     		b	.L2119	@long jump
 49101              	.LCB63331:
 49102              	.LBB6402:
1959:Core/Src/lz4.c ****         const BYTE* const iend = ip + srcSize;
 49103              		.loc 1 1959 9 is_stmt 1 view .LVU16016
 49104              	.LVL5276:
1960:Core/Src/lz4.c **** 
 49105              		.loc 1 1960 9 view .LVU16017
1960:Core/Src/lz4.c **** 
 49106              		.loc 1 1960 27 is_stmt 0 view .LVU16018
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1183


 49107 001e 8246     		mov	r10, r0
 49108 0020 9244     		add	r10, r10, r2
 49109              	.LVL5277:
1962:Core/Src/lz4.c ****         BYTE* const oend = op + outputSize;
 49110              		.loc 1 1962 9 is_stmt 1 view .LVU16019
1963:Core/Src/lz4.c ****         BYTE* cpy;
 49111              		.loc 1 1963 9 view .LVU16020
1963:Core/Src/lz4.c ****         BYTE* cpy;
 49112              		.loc 1 1963 21 is_stmt 0 view .LVU16021
 49113 0022 8846     		mov	r8, r1
 49114 0024 9844     		add	r8, r8, r3
 49115              	.LVL5278:
1964:Core/Src/lz4.c **** 
 49116              		.loc 1 1964 9 is_stmt 1 view .LVU16022
1966:Core/Src/lz4.c **** 
 49117              		.loc 1 1966 9 view .LVU16023
1966:Core/Src/lz4.c **** 
 49118              		.loc 1 1966 64 is_stmt 0 view .LVU16024
 49119 0026 1099     		ldr	r1, [sp, #64]
 49120              	.LVL5279:
1966:Core/Src/lz4.c **** 
 49121              		.loc 1 1966 64 view .LVU16025
 49122 0028 0029     		cmp	r1, #0
 49123 002a 03D0     		beq	.L2086
 49124 002c 1198     		ldr	r0, [sp, #68]
 49125              	.LVL5280:
1966:Core/Src/lz4.c **** 
 49126              		.loc 1 1966 64 view .LVU16026
 49127 002e 8446     		mov	ip, r0
 49128 0030 6144     		add	r1, r1, ip
 49129 0032 1091     		str	r1, [sp, #64]
 49130              	.LVL5281:
 49131              	.L2086:
1968:Core/Src/lz4.c **** 
 49132              		.loc 1 1968 9 is_stmt 1 view .LVU16027
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 49133              		.loc 1 1972 9 view .LVU16028
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 49134              		.loc 1 1972 27 is_stmt 0 view .LVU16029
 49135 0034 1021     		movs	r1, #16
 49136 0036 4942     		rsbs	r1, r1, #0
 49137 0038 5144     		add	r1, r1, r10
 49138 003a 0191     		str	r1, [sp, #4]
 49139              	.LVL5282:
1973:Core/Src/lz4.c **** 
 49140              		.loc 1 1973 9 is_stmt 1 view .LVU16030
1973:Core/Src/lz4.c **** 
 49141              		.loc 1 1973 27 is_stmt 0 view .LVU16031
 49142 003c 2021     		movs	r1, #32
 49143              	.LVL5283:
1973:Core/Src/lz4.c **** 
 49144              		.loc 1 1973 27 view .LVU16032
 49145 003e 4942     		rsbs	r1, r1, #0
 49146 0040 4144     		add	r1, r1, r8
 49147 0042 0291     		str	r1, [sp, #8]
 49148              	.LVL5284:
1975:Core/Src/lz4.c ****         size_t offset;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1184


 49149              		.loc 1 1975 9 is_stmt 1 view .LVU16033
1976:Core/Src/lz4.c ****         unsigned token;
 49150              		.loc 1 1976 9 view .LVU16034
1977:Core/Src/lz4.c ****         size_t length;
 49151              		.loc 1 1977 9 view .LVU16035
1978:Core/Src/lz4.c **** 
 49152              		.loc 1 1978 9 view .LVU16036
1981:Core/Src/lz4.c **** 
 49153              		.loc 1 1981 9 view .LVU16037
1981:Core/Src/lz4.c **** 
 49154              		.loc 1 1981 92 view .LVU16038
1984:Core/Src/lz4.c ****         if (unlikely(outputSize==0)) {
 49155              		.loc 1 1984 9 view .LVU16039
1985:Core/Src/lz4.c ****             /* Empty output buffer */
 49156              		.loc 1 1985 9 view .LVU16040
1985:Core/Src/lz4.c ****             /* Empty output buffer */
 49157              		.loc 1 1985 12 is_stmt 0 view .LVU16041
 49158 0044 002B     		cmp	r3, #0
 49159 0046 52D0     		beq	.L2140
1990:Core/Src/lz4.c **** 
 49160              		.loc 1 1990 9 is_stmt 1 view .LVU16042
1990:Core/Src/lz4.c **** 
 49161              		.loc 1 1990 12 is_stmt 0 view .LVU16043
 49162 0048 002A     		cmp	r2, #0
 49163 004a 00D1     		bne	.LCB63398
 49164 004c 81E1     		b	.L2122	@long jump
 49165              	.LCB63398:
1959:Core/Src/lz4.c ****         const BYTE* const iend = ip + srcSize;
 49166              		.loc 1 1959 21 view .LVU16044
 49167 004e 039C     		ldr	r4, [sp, #12]
1962:Core/Src/lz4.c ****         BYTE* const oend = op + outputSize;
 49168              		.loc 1 1962 15 view .LVU16045
 49169 0050 009D     		ldr	r5, [sp]
 49170              	.LVL5285:
 49171              	.L2088:
2136:Core/Src/lz4.c ****         while (1) {
 49172              		.loc 1 2136 9 is_stmt 1 view .LVU16046
2136:Core/Src/lz4.c ****         while (1) {
 49173              		.loc 1 2136 46 view .LVU16047
2137:Core/Src/lz4.c ****             assert(ip < iend);
 49174              		.loc 1 2137 9 view .LVU16048
2138:Core/Src/lz4.c ****             token = *ip++;
 49175              		.loc 1 2138 13 view .LVU16049
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 49176              		.loc 1 2139 13 view .LVU16050
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 49177              		.loc 1 2139 24 is_stmt 0 view .LVU16051
 49178 0052 671C     		adds	r7, r4, #1
 49179              	.LVL5286:
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 49180              		.loc 1 2139 21 view .LVU16052
 49181 0054 2378     		ldrb	r3, [r4]
 49182 0056 9B46     		mov	fp, r3
 49183              	.LVL5287:
2140:Core/Src/lz4.c **** 
 49184              		.loc 1 2140 13 is_stmt 1 view .LVU16053
2140:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1185


 49185              		.loc 1 2140 20 is_stmt 0 view .LVU16054
 49186 0058 1E09     		lsrs	r6, r3, #4
 49187              	.LVL5288:
2151:Core/Src/lz4.c ****                 /* strictly "less than" on input, to re-enter the loop with at least one byte */
 49188              		.loc 1 2151 13 is_stmt 1 view .LVU16055
2151:Core/Src/lz4.c ****                 /* strictly "less than" on input, to re-enter the loop with at least one byte */
 49189              		.loc 1 2151 16 is_stmt 0 view .LVU16056
 49190 005a 0F2E     		cmp	r6, #15
 49191 005c 6AD0     		beq	.L2089
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 49192              		.loc 1 2153 18 view .LVU16057
 49193 005e 019B     		ldr	r3, [sp, #4]
 49194              	.LVL5289:
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 49195              		.loc 1 2153 18 view .LVU16058
 49196 0060 9F42     		cmp	r7, r3
 49197 0062 9241     		sbcs	r2, r2, r2
 49198 0064 5242     		rsbs	r2, r2, #0
 49199 0066 0023     		movs	r3, #0
 49200 0068 0299     		ldr	r1, [sp, #8]
 49201 006a A942     		cmp	r1, r5
 49202 006c 5B41     		adcs	r3, r3, r3
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 49203              		.loc 1 2153 15 view .LVU16059
 49204 006e 1342     		tst	r3, r2
 49205 0070 60D0     		beq	.L2089
2155:Core/Src/lz4.c ****                 op += length; ip += length;
 49206              		.loc 1 2155 17 is_stmt 1 view .LVU16060
 49207 0072 1022     		movs	r2, #16
 49208 0074 3900     		movs	r1, r7
 49209 0076 2800     		movs	r0, r5
 49210 0078 FFF7FEFF 		bl	memcpy
 49211              	.LVL5290:
2156:Core/Src/lz4.c **** 
 49212              		.loc 1 2156 17 view .LVU16061
2156:Core/Src/lz4.c **** 
 49213              		.loc 1 2156 20 is_stmt 0 view .LVU16062
 49214 007c A946     		mov	r9, r5
 49215 007e B144     		add	r9, r9, r6
 49216              	.LVL5291:
2156:Core/Src/lz4.c **** 
 49217              		.loc 1 2156 31 is_stmt 1 view .LVU16063
2156:Core/Src/lz4.c **** 
 49218              		.loc 1 2156 34 is_stmt 0 view .LVU16064
 49219 0080 BC19     		adds	r4, r7, r6
 49220              	.LVL5292:
2160:Core/Src/lz4.c ****                 offset = LZ4_readLE16(ip); ip += 2;
 49221              		.loc 1 2160 17 is_stmt 1 view .LVU16065
2160:Core/Src/lz4.c ****                 offset = LZ4_readLE16(ip); ip += 2;
 49222              		.loc 1 2160 24 is_stmt 0 view .LVU16066
 49223 0082 0F25     		movs	r5, #15
 49224 0084 5B46     		mov	r3, fp
 49225 0086 1D40     		ands	r5, r3
 49226              	.LVL5293:
2161:Core/Src/lz4.c ****                 match = op - offset;
 49227              		.loc 1 2161 17 is_stmt 1 view .LVU16067
2161:Core/Src/lz4.c ****                 match = op - offset;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1186


 49228              		.loc 1 2161 26 is_stmt 0 view .LVU16068
 49229 0088 2000     		movs	r0, r4
 49230 008a FFF7FEFF 		bl	LZ4_readLE16
 49231              	.LVL5294:
2161:Core/Src/lz4.c ****                 match = op - offset;
 49232              		.loc 1 2161 24 view .LVU16069
 49233 008e 0600     		movs	r6, r0
 49234              	.LVL5295:
2161:Core/Src/lz4.c ****                 match = op - offset;
 49235              		.loc 1 2161 44 is_stmt 1 view .LVU16070
2161:Core/Src/lz4.c ****                 match = op - offset;
 49236              		.loc 1 2161 47 is_stmt 0 view .LVU16071
 49237 0090 0234     		adds	r4, r4, #2
 49238              	.LVL5296:
2162:Core/Src/lz4.c ****                 assert(match <= op); /* check overflow */
 49239              		.loc 1 2162 17 is_stmt 1 view .LVU16072
2162:Core/Src/lz4.c ****                 assert(match <= op); /* check overflow */
 49240              		.loc 1 2162 23 is_stmt 0 view .LVU16073
 49241 0092 4B46     		mov	r3, r9
 49242 0094 1F1A     		subs	r7, r3, r0
 49243              	.LVL5297:
2163:Core/Src/lz4.c **** 
 49244              		.loc 1 2163 17 is_stmt 1 view .LVU16074
2166:Core/Src/lz4.c ****                   && (offset >= 8)
 49245              		.loc 1 2166 17 view .LVU16075
2166:Core/Src/lz4.c ****                   && (offset >= 8)
 49246              		.loc 1 2166 20 is_stmt 0 view .LVU16076
 49247 0096 0F2D     		cmp	r5, #15
 49248 0098 04D0     		beq	.L2090
2167:Core/Src/lz4.c ****                   && (dict==withPrefix64k || match >= lowPrefix) ) {
 49249              		.loc 1 2167 19 view .LVU16077
 49250 009a 0728     		cmp	r0, #7
 49251 009c 02D9     		bls	.L2090
2168:Core/Src/lz4.c ****                     /* Copy the match. */
 49252              		.loc 1 2168 43 view .LVU16078
 49253 009e 009B     		ldr	r3, [sp]
 49254 00a0 BB42     		cmp	r3, r7
 49255 00a2 31D9     		bls	.L2141
 49256              	.L2090:
2262:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 49257              		.loc 1 2262 13 is_stmt 1 view .LVU16079
2262:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 49258              		.loc 1 2262 16 is_stmt 0 view .LVU16080
 49259 00a4 0F2D     		cmp	r5, #15
 49260 00a6 00D1     		bne	.LCB63495
 49261 00a8 A0E0     		b	.L2142	@long jump
 49262              	.LCB63495:
 49263              	.L2100:
2268:Core/Src/lz4.c **** 
 49264              		.loc 1 2268 13 is_stmt 1 view .LVU16081
2268:Core/Src/lz4.c **** 
 49265              		.loc 1 2268 20 is_stmt 0 view .LVU16082
 49266 00aa 2B1D     		adds	r3, r5, #4
 49267 00ac 9B46     		mov	fp, r3
 49268              	.LVL5298:
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 49269              		.loc 1 2273 13 is_stmt 1 view .LVU16083
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1187


2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 49270              		.loc 1 2273 16 is_stmt 0 view .LVU16084
 49271 00ae 8023     		movs	r3, #128
 49272              	.LVL5299:
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 49273              		.loc 1 2273 16 view .LVU16085
 49274 00b0 5B02     		lsls	r3, r3, #9
 49275 00b2 119A     		ldr	r2, [sp, #68]
 49276 00b4 9A42     		cmp	r2, r3
 49277 00b6 04D2     		bcs	.L2103
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 49278              		.loc 1 2273 35 view .LVU16086
 49279 00b8 BB18     		adds	r3, r7, r2
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 49280              		.loc 1 2273 31 view .LVU16087
 49281 00ba 009A     		ldr	r2, [sp]
 49282 00bc 9342     		cmp	r3, r2
 49283 00be 00D2     		bcs	.LCB63522
 49284 00c0 ABE0     		b	.L2097	@long jump
 49285              	.LCB63522:
 49286              	.L2103:
2275:Core/Src/lz4.c ****                 assert(dictEnd != NULL);
 49287              		.loc 1 2275 13 is_stmt 1 view .LVU16088
2275:Core/Src/lz4.c ****                 assert(dictEnd != NULL);
 49288              		.loc 1 2275 38 is_stmt 0 view .LVU16089
 49289 00c2 009A     		ldr	r2, [sp]
 49290 00c4 BA42     		cmp	r2, r7
 49291 00c6 00D8     		bhi	.LCB63528
 49292 00c8 CBE0     		b	.L2104	@long jump
 49293              	.LCB63528:
2276:Core/Src/lz4.c ****                 if (unlikely(op+length > oend-LASTLITERALS)) {
 49294              		.loc 1 2276 17 is_stmt 1 view .LVU16090
2277:Core/Src/lz4.c ****                     if (partialDecoding) length = MIN(length, (size_t)(oend-op));
 49295              		.loc 1 2277 17 view .LVU16091
2277:Core/Src/lz4.c ****                     if (partialDecoding) length = MIN(length, (size_t)(oend-op));
 49296              		.loc 1 2277 21 is_stmt 0 view .LVU16092
 49297 00ca 4D46     		mov	r5, r9
 49298 00cc 5D44     		add	r5, r5, fp
 49299 00ce 4346     		mov	r3, r8
 49300 00d0 053B     		subs	r3, r3, #5
2277:Core/Src/lz4.c ****                     if (partialDecoding) length = MIN(length, (size_t)(oend-op));
 49301              		.loc 1 2277 20 view .LVU16093
 49302 00d2 AB42     		cmp	r3, r5
 49303 00d4 00D2     		bcs	.LCB63538
 49304 00d6 A0E0     		b	.L2097	@long jump
 49305              	.LCB63538:
2282:Core/Src/lz4.c ****                     /* match fits entirely within external dictionary : just copy */
 49306              		.loc 1 2282 17 is_stmt 1 view .LVU16094
2282:Core/Src/lz4.c ****                     /* match fits entirely within external dictionary : just copy */
 49307              		.loc 1 2282 49 is_stmt 0 view .LVU16095
 49308 00d8 D71B     		subs	r7, r2, r7
 49309              	.LVL5300:
2282:Core/Src/lz4.c ****                     /* match fits entirely within external dictionary : just copy */
 49310              		.loc 1 2282 20 view .LVU16096
 49311 00da BB45     		cmp	fp, r7
 49312 00dc 00D9     		bls	.LCB63544
 49313 00de A3E0     		b	.L2105	@long jump
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1188


 49314              	.LCB63544:
2284:Core/Src/lz4.c ****                     op += length;
 49315              		.loc 1 2284 21 is_stmt 1 view .LVU16097
2284:Core/Src/lz4.c ****                     op += length;
 49316              		.loc 1 2284 45 is_stmt 0 view .LVU16098
 49317 00e0 109B     		ldr	r3, [sp, #64]
 49318 00e2 D91B     		subs	r1, r3, r7
2284:Core/Src/lz4.c ****                     op += length;
 49319              		.loc 1 2284 21 view .LVU16099
 49320 00e4 5A46     		mov	r2, fp
 49321 00e6 4846     		mov	r0, r9
 49322              	.LVL5301:
2284:Core/Src/lz4.c ****                     op += length;
 49323              		.loc 1 2284 21 view .LVU16100
 49324 00e8 FFF7FEFF 		bl	memmove
 49325              	.LVL5302:
2285:Core/Src/lz4.c ****                 } else {
 49326              		.loc 1 2285 21 is_stmt 1 view .LVU16101
2285:Core/Src/lz4.c ****                 } else {
 49327              		.loc 1 2285 21 is_stmt 0 view .LVU16102
 49328 00ec B1E7     		b	.L2088
 49329              	.LVL5303:
 49330              	.L2140:
1987:Core/Src/lz4.c ****             return ((srcSize==1) && (*ip==0)) ? 0 : -1;
 49331              		.loc 1 1987 13 is_stmt 1 view .LVU16103
1988:Core/Src/lz4.c ****         }
 49332              		.loc 1 1988 13 view .LVU16104
1988:Core/Src/lz4.c ****         }
 49333              		.loc 1 1988 51 is_stmt 0 view .LVU16105
 49334 00ee 012A     		cmp	r2, #1
 49335 00f0 02D0     		beq	.L2143
 49336 00f2 0120     		movs	r0, #1
 49337 00f4 4042     		rsbs	r0, r0, #0
 49338 00f6 3AE0     		b	.L2084
 49339              	.L2143:
1988:Core/Src/lz4.c ****         }
 49340              		.loc 1 1988 38 view .LVU16106
 49341 00f8 039B     		ldr	r3, [sp, #12]
 49342              	.LVL5304:
1988:Core/Src/lz4.c ****         }
 49343              		.loc 1 1988 38 view .LVU16107
 49344 00fa 1B78     		ldrb	r3, [r3]
1988:Core/Src/lz4.c ****         }
 49345              		.loc 1 1988 34 view .LVU16108
 49346 00fc 002B     		cmp	r3, #0
 49347 00fe 00D1     		bne	.LCB63587
 49348 0100 25E1     		b	.L2121	@long jump
 49349              	.LCB63587:
1988:Core/Src/lz4.c ****         }
 49350              		.loc 1 1988 51 view .LVU16109
 49351 0102 0120     		movs	r0, #1
 49352 0104 4042     		rsbs	r0, r0, #0
 49353 0106 32E0     		b	.L2084
 49354              	.LVL5305:
 49355              	.L2141:
2170:Core/Src/lz4.c ****                     LZ4_memcpy(op + 8, match + 8, 8);
 49356              		.loc 1 2170 21 is_stmt 1 view .LVU16110
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1189


 49357 0108 0822     		movs	r2, #8
 49358 010a 3900     		movs	r1, r7
 49359 010c 4846     		mov	r0, r9
 49360              	.LVL5306:
2170:Core/Src/lz4.c ****                     LZ4_memcpy(op + 8, match + 8, 8);
 49361              		.loc 1 2170 21 is_stmt 0 view .LVU16111
 49362 010e FFF7FEFF 		bl	memcpy
 49363              	.LVL5307:
2171:Core/Src/lz4.c ****                     LZ4_memcpy(op +16, match +16, 2);
 49364              		.loc 1 2171 21 is_stmt 1 view .LVU16112
 49365 0112 4846     		mov	r0, r9
 49366 0114 0830     		adds	r0, r0, #8
 49367 0116 3900     		movs	r1, r7
 49368 0118 0831     		adds	r1, r1, #8
 49369 011a 0822     		movs	r2, #8
 49370 011c FFF7FEFF 		bl	memcpy
 49371              	.LVL5308:
2172:Core/Src/lz4.c ****                     op += length + MINMATCH;
 49372              		.loc 1 2172 21 view .LVU16113
 49373 0120 4846     		mov	r0, r9
 49374 0122 1030     		adds	r0, r0, #16
 49375 0124 3900     		movs	r1, r7
 49376 0126 1031     		adds	r1, r1, #16
 49377 0128 0222     		movs	r2, #2
 49378 012a FFF7FEFF 		bl	memcpy
 49379              	.LVL5309:
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 49380              		.loc 1 2173 21 view .LVU16114
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 49381              		.loc 1 2173 24 is_stmt 0 view .LVU16115
 49382 012e 0435     		adds	r5, r5, #4
 49383              	.LVL5310:
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 49384              		.loc 1 2173 24 view .LVU16116
 49385 0130 4D44     		add	r5, r5, r9
 49386              	.LVL5311:
2175:Core/Src/lz4.c ****                 }
 49387              		.loc 1 2175 21 is_stmt 1 view .LVU16117
 49388 0132 8EE7     		b	.L2088
 49389              	.LVL5312:
 49390              	.L2089:
2184:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 49391              		.loc 1 2184 13 view .LVU16118
2184:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 49392              		.loc 1 2184 16 is_stmt 0 view .LVU16119
 49393 0134 0F2E     		cmp	r6, #15
 49394 0136 21D0     		beq	.L2144
 49395              	.L2092:
2193:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
 49396              		.loc 1 2193 13 is_stmt 1 view .LVU16120
2193:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
 49397              		.loc 1 2193 17 is_stmt 0 view .LVU16121
 49398 0138 AB19     		adds	r3, r5, r6
 49399 013a 9946     		mov	r9, r3
 49400              	.LVL5313:
 49401              	.LBB6403:
2197:Core/Src/lz4.c ****             if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1190


 49402              		.loc 1 2197 13 is_stmt 1 view .LVU16122
 49403              	.LBE6403:
2197:Core/Src/lz4.c ****             if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
 49404              		.loc 1 2197 57 view .LVU16123
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 49405              		.loc 1 2198 13 view .LVU16124
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 49406              		.loc 1 2198 26 is_stmt 0 view .LVU16125
 49407 013c 4346     		mov	r3, r8
 49408              	.LVL5314:
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 49409              		.loc 1 2198 26 view .LVU16126
 49410 013e 0C3B     		subs	r3, r3, #12
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 49411              		.loc 1 2198 16 view .LVU16127
 49412 0140 9945     		cmp	r9, r3
 49413 0142 04D8     		bhi	.L2098
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 49414              		.loc 1 2198 42 view .LVU16128
 49415 0144 BC19     		adds	r4, r7, r6
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 49416              		.loc 1 2198 54 view .LVU16129
 49417 0146 5346     		mov	r3, r10
 49418 0148 083B     		subs	r3, r3, #8
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 49419              		.loc 1 2198 36 view .LVU16130
 49420 014a 9C42     		cmp	r4, r3
 49421 014c 38D9     		bls	.L2133
 49422              	.L2098:
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 49423              		.loc 1 2231 28 view .LVU16131
 49424 014e 3400     		movs	r4, r6
 49425 0150 4E46     		mov	r6, r9
 49426              	.LVL5315:
2204:Core/Src/lz4.c ****                     /* Since we are partial decoding we may be in this block because of the output 
 49427              		.loc 1 2204 17 is_stmt 1 view .LVU16132
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 49428              		.loc 1 2231 21 view .LVU16133
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 49429              		.loc 1 2231 28 is_stmt 0 view .LVU16134
 49430 0152 3B19     		adds	r3, r7, r4
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 49431              		.loc 1 2231 24 view .LVU16135
 49432 0154 9A45     		cmp	r10, r3
 49433 0156 00D0     		beq	.LCB63678
 49434 0158 EFE0     		b	.L2127	@long jump
 49435              	.LCB63678:
 49436              	.LVL5316:
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 49437              		.loc 1 2231 45 view .LVU16136
 49438 015a C845     		cmp	r8, r9
 49439 015c 00D2     		bcs	.LCB63682
 49440 015e EEE0     		b	.L2128	@long jump
 49441              	.LCB63682:
2238:Core/Src/lz4.c ****                 ip += length;
 49442              		.loc 1 2238 17 is_stmt 1 view .LVU16137
 49443 0160 2200     		movs	r2, r4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1191


 49444 0162 3900     		movs	r1, r7
 49445 0164 2800     		movs	r0, r5
 49446 0166 FFF7FEFF 		bl	memmove
 49447              	.LVL5317:
2239:Core/Src/lz4.c ****                 op += length;
 49448              		.loc 1 2239 17 view .LVU16138
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 49449              		.loc 1 2240 17 view .LVU16139
2246:Core/Src/lz4.c ****                     break;
 49450              		.loc 1 2246 17 view .LVU16140
2355:Core/Src/lz4.c ****         return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 49451              		.loc 1 2355 9 view .LVU16141
2355:Core/Src/lz4.c ****         return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 49452              		.loc 1 2355 65 view .LVU16142
2356:Core/Src/lz4.c **** 
 49453              		.loc 1 2356 9 view .LVU16143
2356:Core/Src/lz4.c **** 
 49454              		.loc 1 2356 16 is_stmt 0 view .LVU16144
 49455 016a 009B     		ldr	r3, [sp]
 49456 016c F01A     		subs	r0, r6, r3
 49457              	.LVL5318:
 49458              	.L2084:
2356:Core/Src/lz4.c **** 
 49459              		.loc 1 2356 16 view .LVU16145
 49460              	.LBE6402:
 49461              	.LBE6401:
 49462              	.LBE6400:
2448:Core/Src/lz4.c **** 
 49463              		.loc 1 2448 1 view .LVU16146
 49464 016e 07B0     		add	sp, sp, #28
 49465              	.LVL5319:
2448:Core/Src/lz4.c **** 
 49466              		.loc 1 2448 1 view .LVU16147
 49467              		@ sp needed
 49468 0170 F0BC     		pop	{r4, r5, r6, r7}
 49469 0172 BB46     		mov	fp, r7
 49470 0174 B246     		mov	r10, r6
 49471 0176 A946     		mov	r9, r5
 49472 0178 A046     		mov	r8, r4
 49473 017a F0BD     		pop	{r4, r5, r6, r7, pc}
 49474              	.LVL5320:
 49475              	.L2144:
 49476              	.LBB6431:
 49477              	.LBB6430:
 49478              	.LBB6428:
 49479              	.LBB6404:
2185:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 49480              		.loc 1 2185 17 is_stmt 1 view .LVU16148
2185:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 49481              		.loc 1 2185 37 is_stmt 0 view .LVU16149
 49482 017c 5146     		mov	r1, r10
 49483 017e 0F39     		subs	r1, r1, #15
 49484              	.LVL5321:
 49485              	.LBB6405:
 49486              	.LBI6405:
1911:Core/Src/lz4.c ****                      int initial_check)
 49487              		.loc 1 1911 1 is_stmt 1 view .LVU16150
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1192


 49488              	.LBB6406:
1914:Core/Src/lz4.c ****     assert(ip != NULL);
 49489              		.loc 1 1914 5 view .LVU16151
1915:Core/Src/lz4.c ****     assert(*ip !=  NULL);
 49490              		.loc 1 1915 5 view .LVU16152
1916:Core/Src/lz4.c ****     assert(ilimit != NULL);
 49491              		.loc 1 1916 5 view .LVU16153
1917:Core/Src/lz4.c ****     if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 49492              		.loc 1 1917 5 view .LVU16154
1918:Core/Src/lz4.c ****         return rvl_error;
 49493              		.loc 1 1918 5 view .LVU16155
1918:Core/Src/lz4.c ****         return rvl_error;
 49494              		.loc 1 1918 23 is_stmt 0 view .LVU16156
 49495 0180 8F42     		cmp	r7, r1
 49496 0182 1BD2     		bcs	.L2093
 49497 0184 0023     		movs	r3, #0
 49498              	.LVL5322:
 49499              	.L2095:
1921:Core/Src/lz4.c ****         s = **ip;
 49500              		.loc 1 1921 5 is_stmt 1 view .LVU16157
1922:Core/Src/lz4.c ****         (*ip)++;
 49501              		.loc 1 1922 9 view .LVU16158
1922:Core/Src/lz4.c ****         (*ip)++;
 49502              		.loc 1 1922 13 is_stmt 0 view .LVU16159
 49503 0186 3A78     		ldrb	r2, [r7]
 49504              	.LVL5323:
1923:Core/Src/lz4.c ****         length += s;
 49505              		.loc 1 1923 9 is_stmt 1 view .LVU16160
1923:Core/Src/lz4.c ****         length += s;
 49506              		.loc 1 1923 14 is_stmt 0 view .LVU16161
 49507 0188 0137     		adds	r7, r7, #1
 49508              	.LVL5324:
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 49509              		.loc 1 1924 9 is_stmt 1 view .LVU16162
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 49510              		.loc 1 1924 16 is_stmt 0 view .LVU16163
 49511 018a 9B18     		adds	r3, r3, r2
 49512              	.LVL5325:
1925:Core/Src/lz4.c ****             return rvl_error;
 49513              		.loc 1 1925 9 is_stmt 1 view .LVU16164
1925:Core/Src/lz4.c ****             return rvl_error;
 49514              		.loc 1 1925 12 is_stmt 0 view .LVU16165
 49515 018c B942     		cmp	r1, r7
 49516 018e 04D3     		bcc	.L2123
1929:Core/Src/lz4.c ****             return rvl_error;
 49517              		.loc 1 1929 9 is_stmt 1 view .LVU16166
1929:Core/Src/lz4.c ****             return rvl_error;
 49518              		.loc 1 1929 12 is_stmt 0 view .LVU16167
 49519 0190 002B     		cmp	r3, #0
 49520 0192 10DB     		blt	.L2124
1932:Core/Src/lz4.c **** 
 49521              		.loc 1 1932 13 is_stmt 1 view .LVU16168
1932:Core/Src/lz4.c **** 
 49522              		.loc 1 1932 5 is_stmt 0 view .LVU16169
 49523 0194 FF2A     		cmp	r2, #255
 49524 0196 F6D0     		beq	.L2095
 49525 0198 01E0     		b	.L2094
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1193


 49526              	.L2123:
1926:Core/Src/lz4.c ****         }
 49527              		.loc 1 1926 20 view .LVU16170
 49528 019a 0123     		movs	r3, #1
 49529              	.LVL5326:
1926:Core/Src/lz4.c ****         }
 49530              		.loc 1 1926 20 view .LVU16171
 49531 019c 5B42     		rsbs	r3, r3, #0
 49532              	.L2094:
 49533              	.LVL5327:
1926:Core/Src/lz4.c ****         }
 49534              		.loc 1 1926 20 view .LVU16172
 49535              	.LBE6406:
 49536              	.LBE6405:
2186:Core/Src/lz4.c ****                 length += addl;
 49537              		.loc 1 2186 17 is_stmt 1 view .LVU16173
2186:Core/Src/lz4.c ****                 length += addl;
 49538              		.loc 1 2186 20 is_stmt 0 view .LVU16174
 49539 019e 5A1C     		adds	r2, r3, #1
 49540 01a0 0CD0     		beq	.L2093
2187:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overfl
 49541              		.loc 1 2187 17 is_stmt 1 view .LVU16175
2187:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overfl
 49542              		.loc 1 2187 24 is_stmt 0 view .LVU16176
 49543 01a2 F618     		adds	r6, r6, r3
 49544              	.LVL5328:
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 49545              		.loc 1 2188 17 is_stmt 1 view .LVU16177
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 49546              		.loc 1 2188 21 is_stmt 0 view .LVU16178
 49547 01a4 7319     		adds	r3, r6, r5
 49548              	.LVL5329:
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 49549              		.loc 1 2188 20 view .LVU16179
 49550 01a6 9D42     		cmp	r5, r3
 49551 01a8 00D9     		bls	.LCB63850
 49552 01aa C4E0     		b	.L2125	@long jump
 49553              	.LCB63850:
2189:Core/Src/lz4.c ****             }
 49554              		.loc 1 2189 17 is_stmt 1 view .LVU16180
2189:Core/Src/lz4.c ****             }
 49555              		.loc 1 2189 21 is_stmt 0 view .LVU16181
 49556 01ac F319     		adds	r3, r6, r7
2189:Core/Src/lz4.c ****             }
 49557              		.loc 1 2189 20 view .LVU16182
 49558 01ae 9F42     		cmp	r7, r3
 49559 01b0 C2D9     		bls	.L2092
 49560 01b2 3C00     		movs	r4, r7
 49561 01b4 31E0     		b	.L2097
 49562              	.LVL5330:
 49563              	.L2124:
 49564              	.LBB6408:
 49565              	.LBB6407:
1930:Core/Src/lz4.c ****         }
 49566              		.loc 1 1930 20 view .LVU16183
 49567 01b6 0123     		movs	r3, #1
 49568              	.LVL5331:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1194


1930:Core/Src/lz4.c ****         }
 49569              		.loc 1 1930 20 view .LVU16184
 49570 01b8 5B42     		rsbs	r3, r3, #0
 49571 01ba F0E7     		b	.L2094
 49572              	.LVL5332:
 49573              	.L2093:
1930:Core/Src/lz4.c ****         }
 49574              		.loc 1 1930 20 view .LVU16185
 49575              	.LBE6407:
 49576              	.LBE6408:
2186:Core/Src/lz4.c ****                 length += addl;
 49577              		.loc 1 2186 42 is_stmt 1 view .LVU16186
 49578 01bc 3C00     		movs	r4, r7
 49579 01be 2CE0     		b	.L2097
 49580              	.LVL5333:
 49581              	.L2133:
2186:Core/Src/lz4.c ****                 length += addl;
 49582              		.loc 1 2186 42 is_stmt 0 view .LVU16187
 49583 01c0 4E46     		mov	r6, r9
 49584              	.LVL5334:
 49585              	.L2099:
2186:Core/Src/lz4.c ****                 length += addl;
 49586              		.loc 1 2186 42 view .LVU16188
 49587              	.LBE6404:
 49588              	.LBB6409:
 49589              	.LBB6410:
 452:Core/Src/lz4.c **** }
 49590              		.loc 1 452 5 is_stmt 1 view .LVU16189
 452:Core/Src/lz4.c **** }
 49591              		.loc 1 452 10 view .LVU16190
 49592 01c2 0822     		movs	r2, #8
 49593 01c4 3900     		movs	r1, r7
 49594 01c6 2800     		movs	r0, r5
 49595 01c8 FFF7FEFF 		bl	memcpy
 49596              	.LVL5335:
 452:Core/Src/lz4.c **** }
 49597              		.loc 1 452 29 view .LVU16191
 452:Core/Src/lz4.c **** }
 49598              		.loc 1 452 30 is_stmt 0 view .LVU16192
 49599 01cc 0835     		adds	r5, r5, #8
 49600              	.LVL5336:
 452:Core/Src/lz4.c **** }
 49601              		.loc 1 452 35 is_stmt 1 view .LVU16193
 452:Core/Src/lz4.c **** }
 49602              		.loc 1 452 36 is_stmt 0 view .LVU16194
 49603 01ce 0837     		adds	r7, r7, #8
 49604              	.LVL5337:
 452:Core/Src/lz4.c **** }
 49605              		.loc 1 452 49 is_stmt 1 view .LVU16195
 452:Core/Src/lz4.c **** }
 49606              		.loc 1 452 5 is_stmt 0 view .LVU16196
 49607 01d0 AE42     		cmp	r6, r5
 49608 01d2 F6D8     		bhi	.L2099
 49609              	.LBE6410:
 49610              	.LBE6409:
2255:Core/Src/lz4.c ****             match = op - offset;
 49611              		.loc 1 2255 22 view .LVU16197
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1195


 49612 01d4 B146     		mov	r9, r6
 49613              	.LVL5338:
2255:Core/Src/lz4.c ****             match = op - offset;
 49614              		.loc 1 2255 13 is_stmt 1 view .LVU16198
2255:Core/Src/lz4.c ****             match = op - offset;
 49615              		.loc 1 2255 22 is_stmt 0 view .LVU16199
 49616 01d6 2000     		movs	r0, r4
 49617 01d8 FFF7FEFF 		bl	LZ4_readLE16
 49618              	.LVL5339:
2255:Core/Src/lz4.c ****             match = op - offset;
 49619              		.loc 1 2255 20 view .LVU16200
 49620 01dc 0600     		movs	r6, r0
 49621              	.LVL5340:
2255:Core/Src/lz4.c ****             match = op - offset;
 49622              		.loc 1 2255 40 is_stmt 1 view .LVU16201
2255:Core/Src/lz4.c ****             match = op - offset;
 49623              		.loc 1 2255 42 is_stmt 0 view .LVU16202
 49624 01de 0234     		adds	r4, r4, #2
 49625              	.LVL5341:
2256:Core/Src/lz4.c **** 
 49626              		.loc 1 2256 13 is_stmt 1 view .LVU16203
2256:Core/Src/lz4.c **** 
 49627              		.loc 1 2256 19 is_stmt 0 view .LVU16204
 49628 01e0 4B46     		mov	r3, r9
 49629 01e2 1F1A     		subs	r7, r3, r0
 49630              	.LVL5342:
2259:Core/Src/lz4.c **** 
 49631              		.loc 1 2259 13 is_stmt 1 view .LVU16205
2259:Core/Src/lz4.c **** 
 49632              		.loc 1 2259 20 is_stmt 0 view .LVU16206
 49633 01e4 0F25     		movs	r5, #15
 49634 01e6 5B46     		mov	r3, fp
 49635 01e8 1D40     		ands	r5, r3
 49636              	.LVL5343:
2259:Core/Src/lz4.c **** 
 49637              		.loc 1 2259 20 view .LVU16207
 49638 01ea 5BE7     		b	.L2090
 49639              	.LVL5344:
 49640              	.L2142:
 49641              	.LBB6411:
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 49642              		.loc 1 2263 17 is_stmt 1 view .LVU16208
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 49643              		.loc 1 2263 37 is_stmt 0 view .LVU16209
 49644 01ec 5346     		mov	r3, r10
 49645 01ee 191F     		subs	r1, r3, #4
 49646              	.LVL5345:
 49647              	.LBB6412:
 49648              	.LBI6412:
1911:Core/Src/lz4.c ****                      int initial_check)
 49649              		.loc 1 1911 1 is_stmt 1 view .LVU16210
 49650              	.LBB6413:
1914:Core/Src/lz4.c ****     assert(ip != NULL);
 49651              		.loc 1 1914 5 view .LVU16211
1915:Core/Src/lz4.c ****     assert(*ip !=  NULL);
 49652              		.loc 1 1915 5 view .LVU16212
1916:Core/Src/lz4.c ****     assert(ilimit != NULL);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1196


 49653              		.loc 1 1916 5 view .LVU16213
1917:Core/Src/lz4.c ****     if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 49654              		.loc 1 1917 5 view .LVU16214
1918:Core/Src/lz4.c ****         return rvl_error;
 49655              		.loc 1 1918 5 view .LVU16215
 49656              	.LBE6413:
 49657              	.LBE6412:
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 49658              		.loc 1 2263 37 is_stmt 0 view .LVU16216
 49659 01f0 0023     		movs	r3, #0
 49660              	.LVL5346:
 49661              	.L2102:
 49662              	.LBB6416:
 49663              	.LBB6414:
1921:Core/Src/lz4.c ****         s = **ip;
 49664              		.loc 1 1921 5 is_stmt 1 view .LVU16217
1922:Core/Src/lz4.c ****         (*ip)++;
 49665              		.loc 1 1922 9 view .LVU16218
1922:Core/Src/lz4.c ****         (*ip)++;
 49666              		.loc 1 1922 13 is_stmt 0 view .LVU16219
 49667 01f2 2278     		ldrb	r2, [r4]
 49668              	.LVL5347:
1923:Core/Src/lz4.c ****         length += s;
 49669              		.loc 1 1923 9 is_stmt 1 view .LVU16220
1923:Core/Src/lz4.c ****         length += s;
 49670              		.loc 1 1923 14 is_stmt 0 view .LVU16221
 49671 01f4 0134     		adds	r4, r4, #1
 49672              	.LVL5348:
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 49673              		.loc 1 1924 9 is_stmt 1 view .LVU16222
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 49674              		.loc 1 1924 16 is_stmt 0 view .LVU16223
 49675 01f6 9B18     		adds	r3, r3, r2
 49676              	.LVL5349:
1925:Core/Src/lz4.c ****             return rvl_error;
 49677              		.loc 1 1925 9 is_stmt 1 view .LVU16224
1925:Core/Src/lz4.c ****             return rvl_error;
 49678              		.loc 1 1925 12 is_stmt 0 view .LVU16225
 49679 01f8 A142     		cmp	r1, r4
 49680 01fa 04D3     		bcc	.L2129
1929:Core/Src/lz4.c ****             return rvl_error;
 49681              		.loc 1 1929 9 is_stmt 1 view .LVU16226
1929:Core/Src/lz4.c ****             return rvl_error;
 49682              		.loc 1 1929 12 is_stmt 0 view .LVU16227
 49683 01fc 002B     		cmp	r3, #0
 49684 01fe 10DB     		blt	.L2130
1932:Core/Src/lz4.c **** 
 49685              		.loc 1 1932 13 is_stmt 1 view .LVU16228
1932:Core/Src/lz4.c **** 
 49686              		.loc 1 1932 5 is_stmt 0 view .LVU16229
 49687 0200 FF2A     		cmp	r2, #255
 49688 0202 F6D0     		beq	.L2102
 49689 0204 01E0     		b	.L2101
 49690              	.L2129:
1926:Core/Src/lz4.c ****         }
 49691              		.loc 1 1926 20 view .LVU16230
 49692 0206 0123     		movs	r3, #1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1197


 49693              	.LVL5350:
1926:Core/Src/lz4.c ****         }
 49694              		.loc 1 1926 20 view .LVU16231
 49695 0208 5B42     		rsbs	r3, r3, #0
 49696              	.L2101:
 49697              	.LVL5351:
1926:Core/Src/lz4.c ****         }
 49698              		.loc 1 1926 20 view .LVU16232
 49699              	.LBE6414:
 49700              	.LBE6416:
2264:Core/Src/lz4.c ****                 length += addl;
 49701              		.loc 1 2264 17 is_stmt 1 view .LVU16233
2264:Core/Src/lz4.c ****                 length += addl;
 49702              		.loc 1 2264 20 is_stmt 0 view .LVU16234
 49703 020a 5A1C     		adds	r2, r3, #1
 49704 020c 05D0     		beq	.L2097
2265:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow d
 49705              		.loc 1 2265 17 is_stmt 1 view .LVU16235
2265:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow d
 49706              		.loc 1 2265 24 is_stmt 0 view .LVU16236
 49707 020e ED18     		adds	r5, r5, r3
 49708              	.LVL5352:
2266:Core/Src/lz4.c ****             }
 49709              		.loc 1 2266 17 is_stmt 1 view .LVU16237
2266:Core/Src/lz4.c ****             }
 49710              		.loc 1 2266 21 is_stmt 0 view .LVU16238
 49711 0210 4B46     		mov	r3, r9
 49712              	.LVL5353:
2266:Core/Src/lz4.c ****             }
 49713              		.loc 1 2266 21 view .LVU16239
 49714 0212 EB18     		adds	r3, r5, r3
2266:Core/Src/lz4.c ****             }
 49715              		.loc 1 2266 20 view .LVU16240
 49716 0214 9945     		cmp	r9, r3
 49717 0216 00D8     		bhi	.LCB64051
 49718 0218 47E7     		b	.L2100	@long jump
 49719              	.LCB64051:
 49720              	.LVL5354:
 49721              	.L2097:
2266:Core/Src/lz4.c ****             }
 49722              		.loc 1 2266 20 view .LVU16241
 49723              	.LBE6411:
2360:Core/Src/lz4.c ****     }
 49724              		.loc 1 2360 9 is_stmt 1 view .LVU16242
2360:Core/Src/lz4.c ****     }
 49725              		.loc 1 2360 16 is_stmt 0 view .LVU16243
 49726 021a 039B     		ldr	r3, [sp, #12]
 49727 021c 181B     		subs	r0, r3, r4
2360:Core/Src/lz4.c ****     }
 49728              		.loc 1 2360 48 view .LVU16244
 49729 021e 0138     		subs	r0, r0, #1
 49730 0220 A5E7     		b	.L2084
 49731              	.LVL5355:
 49732              	.L2130:
 49733              	.LBB6418:
 49734              	.LBB6417:
 49735              	.LBB6415:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1198


1930:Core/Src/lz4.c ****         }
 49736              		.loc 1 1930 20 view .LVU16245
 49737 0222 0123     		movs	r3, #1
 49738              	.LVL5356:
1930:Core/Src/lz4.c ****         }
 49739              		.loc 1 1930 20 view .LVU16246
 49740 0224 5B42     		rsbs	r3, r3, #0
 49741 0226 F0E7     		b	.L2101
 49742              	.LVL5357:
 49743              	.L2105:
1930:Core/Src/lz4.c ****         }
 49744              		.loc 1 1930 20 view .LVU16247
 49745              	.LBE6415:
 49746              	.LBE6417:
 49747              	.LBE6418:
 49748              	.LBB6419:
2288:Core/Src/lz4.c ****                     size_t const restSize = length - copySize;
 49749              		.loc 1 2288 21 is_stmt 1 view .LVU16248
2289:Core/Src/lz4.c ****                     LZ4_memcpy(op, dictEnd - copySize, copySize);
 49750              		.loc 1 2289 21 view .LVU16249
2289:Core/Src/lz4.c ****                     LZ4_memcpy(op, dictEnd - copySize, copySize);
 49751              		.loc 1 2289 34 is_stmt 0 view .LVU16250
 49752 0228 5B46     		mov	r3, fp
 49753 022a DE1B     		subs	r6, r3, r7
 49754              	.LVL5358:
2290:Core/Src/lz4.c ****                     op += copySize;
 49755              		.loc 1 2290 21 is_stmt 1 view .LVU16251
 49756 022c 109B     		ldr	r3, [sp, #64]
 49757 022e D91B     		subs	r1, r3, r7
 49758 0230 3A00     		movs	r2, r7
 49759 0232 4846     		mov	r0, r9
 49760              	.LVL5359:
2290:Core/Src/lz4.c ****                     op += copySize;
 49761              		.loc 1 2290 21 is_stmt 0 view .LVU16252
 49762 0234 FFF7FEFF 		bl	memcpy
 49763              	.LVL5360:
2291:Core/Src/lz4.c ****                     if (restSize > (size_t)(op - lowPrefix)) {  /* overlap copy */
 49764              		.loc 1 2291 21 is_stmt 1 view .LVU16253
2291:Core/Src/lz4.c ****                     if (restSize > (size_t)(op - lowPrefix)) {  /* overlap copy */
 49765              		.loc 1 2291 24 is_stmt 0 view .LVU16254
 49766 0238 3800     		movs	r0, r7
 49767 023a 4844     		add	r0, r0, r9
 49768              	.LVL5361:
2292:Core/Src/lz4.c ****                         BYTE* const endOfMatch = op + restSize;
 49769              		.loc 1 2292 21 is_stmt 1 view .LVU16255
2292:Core/Src/lz4.c ****                         BYTE* const endOfMatch = op + restSize;
 49770              		.loc 1 2292 48 is_stmt 0 view .LVU16256
 49771 023c 009B     		ldr	r3, [sp]
 49772 023e C31A     		subs	r3, r0, r3
2292:Core/Src/lz4.c ****                         BYTE* const endOfMatch = op + restSize;
 49773              		.loc 1 2292 24 view .LVU16257
 49774 0240 9E42     		cmp	r6, r3
 49775 0242 0CD8     		bhi	.L2145
2297:Core/Src/lz4.c ****                         op += restSize;
 49776              		.loc 1 2297 25 is_stmt 1 view .LVU16258
 49777 0244 3200     		movs	r2, r6
 49778 0246 0099     		ldr	r1, [sp]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1199


 49779 0248 FFF7FEFF 		bl	memcpy
 49780              	.LVL5362:
2298:Core/Src/lz4.c ****                 }   }
 49781              		.loc 1 2298 25 view .LVU16259
2298:Core/Src/lz4.c ****                 }   }
 49782              		.loc 1 2298 25 is_stmt 0 view .LVU16260
 49783              	.LBE6419:
2300:Core/Src/lz4.c ****             }
 49784              		.loc 1 2300 17 is_stmt 1 view .LVU16261
 49785 024c 01E7     		b	.L2088
 49786              	.LVL5363:
 49787              	.L2109:
 49788              	.LBB6421:
 49789              	.LBB6420:
2295:Core/Src/lz4.c ****                     } else {
 49790              		.loc 1 2295 49 view .LVU16262
2295:Core/Src/lz4.c ****                     } else {
 49791              		.loc 1 2295 57 is_stmt 0 view .LVU16263
 49792 024e 1A78     		ldrb	r2, [r3]
2295:Core/Src/lz4.c ****                     } else {
 49793              		.loc 1 2295 55 view .LVU16264
 49794 0250 0270     		strb	r2, [r0]
2295:Core/Src/lz4.c ****                     } else {
 49795              		.loc 1 2295 66 view .LVU16265
 49796 0252 0133     		adds	r3, r3, #1
 49797              	.LVL5364:
2295:Core/Src/lz4.c ****                     } else {
 49798              		.loc 1 2295 52 view .LVU16266
 49799 0254 0130     		adds	r0, r0, #1
 49800              	.LVL5365:
 49801              	.L2107:
2295:Core/Src/lz4.c ****                     } else {
 49802              		.loc 1 2295 31 is_stmt 1 view .LVU16267
 49803 0256 8542     		cmp	r5, r0
 49804 0258 F9D8     		bhi	.L2109
2295:Core/Src/lz4.c ****                     } else {
 49805              		.loc 1 2295 31 is_stmt 0 view .LVU16268
 49806 025a 0500     		movs	r5, r0
 49807 025c F9E6     		b	.L2088
 49808              	.LVL5366:
 49809              	.L2145:
2294:Core/Src/lz4.c ****                         while (op < endOfMatch) *op++ = *copyFrom++;
 49810              		.loc 1 2294 37 view .LVU16269
 49811 025e 009B     		ldr	r3, [sp]
 49812 0260 F9E7     		b	.L2107
 49813              	.LVL5367:
 49814              	.L2104:
2294:Core/Src/lz4.c ****                         while (op < endOfMatch) *op++ = *copyFrom++;
 49815              		.loc 1 2294 37 view .LVU16270
 49816              	.LBE6420:
 49817              	.LBE6421:
2302:Core/Src/lz4.c **** 
 49818              		.loc 1 2302 13 is_stmt 1 view .LVU16271
2305:Core/Src/lz4.c **** 
 49819              		.loc 1 2305 13 view .LVU16272
2305:Core/Src/lz4.c **** 
 49820              		.loc 1 2305 17 is_stmt 0 view .LVU16273
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1200


 49821 0262 4D46     		mov	r5, r9
 49822 0264 5D44     		add	r5, r5, fp
 49823              	.LVL5368:
2308:Core/Src/lz4.c ****             if (partialDecoding && (cpy > oend-MATCH_SAFEGUARD_DISTANCE)) {
 49824              		.loc 1 2308 13 is_stmt 1 view .LVU16274
2309:Core/Src/lz4.c ****                 size_t const mlen = MIN(length, (size_t)(oend-op));
 49825              		.loc 1 2309 13 view .LVU16275
2323:Core/Src/lz4.c ****                 LZ4_write32(op, 0);   /* silence msan warning when offset==0 */
 49826              		.loc 1 2323 13 view .LVU16276
2323:Core/Src/lz4.c ****                 LZ4_write32(op, 0);   /* silence msan warning when offset==0 */
 49827              		.loc 1 2323 16 is_stmt 0 view .LVU16277
 49828 0266 072E     		cmp	r6, #7
 49829 0268 21D9     		bls	.L2146
2333:Core/Src/lz4.c ****                 match += 8;
 49830              		.loc 1 2333 17 is_stmt 1 view .LVU16278
 49831 026a 0822     		movs	r2, #8
 49832 026c 3900     		movs	r1, r7
 49833 026e 4846     		mov	r0, r9
 49834              	.LVL5369:
2333:Core/Src/lz4.c ****                 match += 8;
 49835              		.loc 1 2333 17 is_stmt 0 view .LVU16279
 49836 0270 FFF7FEFF 		bl	memcpy
 49837              	.LVL5370:
2334:Core/Src/lz4.c ****             }
 49838              		.loc 1 2334 17 is_stmt 1 view .LVU16280
2334:Core/Src/lz4.c ****             }
 49839              		.loc 1 2334 23 is_stmt 0 view .LVU16281
 49840 0274 0837     		adds	r7, r7, #8
 49841              	.LVL5371:
 49842              	.L2111:
2336:Core/Src/lz4.c **** 
 49843              		.loc 1 2336 13 is_stmt 1 view .LVU16282
2336:Core/Src/lz4.c **** 
 49844              		.loc 1 2336 16 is_stmt 0 view .LVU16283
 49845 0276 4E46     		mov	r6, r9
 49846 0278 0836     		adds	r6, r6, #8
 49847              	.LVL5372:
2338:Core/Src/lz4.c ****                 BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 49848              		.loc 1 2338 13 is_stmt 1 view .LVU16284
2338:Core/Src/lz4.c ****                 BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 49849              		.loc 1 2338 17 is_stmt 0 view .LVU16285
 49850 027a 4346     		mov	r3, r8
 49851 027c 0C3B     		subs	r3, r3, #12
2338:Core/Src/lz4.c ****                 BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 49852              		.loc 1 2338 16 view .LVU16286
 49853 027e AB42     		cmp	r3, r5
 49854 0280 2FD3     		bcc	.L2147
2348:Core/Src/lz4.c ****                 if (length > 16)  { LZ4_wildCopy8(op+8, match+8, cpy); }
 49855              		.loc 1 2348 17 is_stmt 1 view .LVU16287
 49856 0282 0822     		movs	r2, #8
 49857 0284 3900     		movs	r1, r7
 49858 0286 3000     		movs	r0, r6
 49859 0288 FFF7FEFF 		bl	memcpy
 49860              	.LVL5373:
2349:Core/Src/lz4.c ****             }
 49861              		.loc 1 2349 17 view .LVU16288
2349:Core/Src/lz4.c ****             }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1201


 49862              		.loc 1 2349 20 is_stmt 0 view .LVU16289
 49863 028c 5B46     		mov	r3, fp
 49864 028e 102B     		cmp	r3, #16
 49865 0290 00D8     		bhi	.LCB64240
 49866 0292 DEE6     		b	.L2088	@long jump
 49867              	.LCB64240:
 49868              	.LVL5374:
2349:Core/Src/lz4.c ****             }
 49869              		.loc 1 2349 37 is_stmt 1 view .LVU16290
2349:Core/Src/lz4.c ****             }
 49870              		.loc 1 2349 53 is_stmt 0 view .LVU16291
 49871 0294 4E46     		mov	r6, r9
 49872              	.LVL5375:
2349:Core/Src/lz4.c ****             }
 49873              		.loc 1 2349 53 view .LVU16292
 49874 0296 1036     		adds	r6, r6, #16
 49875              	.LVL5376:
2349:Core/Src/lz4.c ****             }
 49876              		.loc 1 2349 62 view .LVU16293
 49877 0298 0837     		adds	r7, r7, #8
 49878              	.LVL5377:
 49879              	.LBB6422:
 49880              	.LBI6422:
 446:Core/Src/lz4.c **** {
 49881              		.loc 1 446 6 is_stmt 1 view .LVU16294
 49882              	.LBB6423:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 49883              		.loc 1 448 5 view .LVU16295
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 49884              		.loc 1 449 5 view .LVU16296
 450:Core/Src/lz4.c **** 
 49885              		.loc 1 450 5 view .LVU16297
 49886              	.L2117:
 452:Core/Src/lz4.c **** }
 49887              		.loc 1 452 5 view .LVU16298
 452:Core/Src/lz4.c **** }
 49888              		.loc 1 452 10 view .LVU16299
 49889 029a 0822     		movs	r2, #8
 49890 029c 3900     		movs	r1, r7
 49891 029e 3000     		movs	r0, r6
 49892 02a0 FFF7FEFF 		bl	memcpy
 49893              	.LVL5378:
 452:Core/Src/lz4.c **** }
 49894              		.loc 1 452 29 view .LVU16300
 452:Core/Src/lz4.c **** }
 49895              		.loc 1 452 30 is_stmt 0 view .LVU16301
 49896 02a4 0836     		adds	r6, r6, #8
 49897              	.LVL5379:
 452:Core/Src/lz4.c **** }
 49898              		.loc 1 452 35 is_stmt 1 view .LVU16302
 452:Core/Src/lz4.c **** }
 49899              		.loc 1 452 36 is_stmt 0 view .LVU16303
 49900 02a6 0837     		adds	r7, r7, #8
 49901              	.LVL5380:
 452:Core/Src/lz4.c **** }
 49902              		.loc 1 452 49 is_stmt 1 view .LVU16304
 452:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1202


 49903              		.loc 1 452 5 is_stmt 0 view .LVU16305
 49904 02a8 B542     		cmp	r5, r6
 49905 02aa F6D8     		bhi	.L2117
 49906 02ac D1E6     		b	.L2088
 49907              	.LVL5381:
 49908              	.L2146:
 452:Core/Src/lz4.c **** }
 49909              		.loc 1 452 5 view .LVU16306
 49910              	.LBE6423:
 49911              	.LBE6422:
2324:Core/Src/lz4.c ****                 op[0] = match[0];
 49912              		.loc 1 2324 17 is_stmt 1 view .LVU16307
 49913 02ae 0021     		movs	r1, #0
 49914 02b0 4846     		mov	r0, r9
 49915              	.LVL5382:
2324:Core/Src/lz4.c ****                 op[0] = match[0];
 49916              		.loc 1 2324 17 is_stmt 0 view .LVU16308
 49917 02b2 FFF7FEFF 		bl	LZ4_write32
 49918              	.LVL5383:
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 49919              		.loc 1 2325 17 is_stmt 1 view .LVU16309
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 49920              		.loc 1 2325 30 is_stmt 0 view .LVU16310
 49921 02b6 3B78     		ldrb	r3, [r7]
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 49922              		.loc 1 2325 23 view .LVU16311
 49923 02b8 4A46     		mov	r2, r9
 49924 02ba 1370     		strb	r3, [r2]
2326:Core/Src/lz4.c ****                 op[2] = match[2];
 49925              		.loc 1 2326 17 is_stmt 1 view .LVU16312
2326:Core/Src/lz4.c ****                 op[2] = match[2];
 49926              		.loc 1 2326 23 is_stmt 0 view .LVU16313
 49927 02bc 7B78     		ldrb	r3, [r7, #1]
 49928 02be 5370     		strb	r3, [r2, #1]
2327:Core/Src/lz4.c ****                 op[3] = match[3];
 49929              		.loc 1 2327 17 is_stmt 1 view .LVU16314
2327:Core/Src/lz4.c ****                 op[3] = match[3];
 49930              		.loc 1 2327 23 is_stmt 0 view .LVU16315
 49931 02c0 BB78     		ldrb	r3, [r7, #2]
 49932 02c2 9370     		strb	r3, [r2, #2]
2328:Core/Src/lz4.c ****                 match += inc32table[offset];
 49933              		.loc 1 2328 17 is_stmt 1 view .LVU16316
2328:Core/Src/lz4.c ****                 match += inc32table[offset];
 49934              		.loc 1 2328 23 is_stmt 0 view .LVU16317
 49935 02c4 FB78     		ldrb	r3, [r7, #3]
 49936 02c6 D370     		strb	r3, [r2, #3]
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 49937              		.loc 1 2329 17 is_stmt 1 view .LVU16318
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 49938              		.loc 1 2329 36 is_stmt 0 view .LVU16319
 49939 02c8 B600     		lsls	r6, r6, #2
 49940              	.LVL5384:
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 49941              		.loc 1 2329 36 view .LVU16320
 49942 02ca 234B     		ldr	r3, .L2148
 49943 02cc F158     		ldr	r1, [r6, r3]
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1203


 49944              		.loc 1 2329 23 view .LVU16321
 49945 02ce 7F18     		adds	r7, r7, r1
 49946              	.LVL5385:
2330:Core/Src/lz4.c ****                 match -= dec64table[offset];
 49947              		.loc 1 2330 17 is_stmt 1 view .LVU16322
 49948 02d0 101D     		adds	r0, r2, #4
 49949 02d2 0422     		movs	r2, #4
 49950 02d4 3900     		movs	r1, r7
 49951 02d6 FFF7FEFF 		bl	memcpy
 49952              	.LVL5386:
2331:Core/Src/lz4.c ****             } else {
 49953              		.loc 1 2331 17 view .LVU16323
2331:Core/Src/lz4.c ****             } else {
 49954              		.loc 1 2331 36 is_stmt 0 view .LVU16324
 49955 02da 204B     		ldr	r3, .L2148+4
 49956 02dc F358     		ldr	r3, [r6, r3]
2331:Core/Src/lz4.c ****             } else {
 49957              		.loc 1 2331 23 view .LVU16325
 49958 02de FF1A     		subs	r7, r7, r3
 49959              	.LVL5387:
2331:Core/Src/lz4.c ****             } else {
 49960              		.loc 1 2331 23 view .LVU16326
 49961 02e0 C9E7     		b	.L2111
 49962              	.LVL5388:
 49963              	.L2147:
 49964              	.LBB6424:
2339:Core/Src/lz4.c ****                 if (cpy > oend-LASTLITERALS) { goto _output_error; } /* Error : last LASTLITERALS b
 49965              		.loc 1 2339 17 is_stmt 1 view .LVU16327
2339:Core/Src/lz4.c ****                 if (cpy > oend-LASTLITERALS) { goto _output_error; } /* Error : last LASTLITERALS b
 49966              		.loc 1 2339 29 is_stmt 0 view .LVU16328
 49967 02e2 4346     		mov	r3, r8
 49968 02e4 DA1F     		subs	r2, r3, #7
 49969 02e6 0492     		str	r2, [sp, #16]
 49970              	.LVL5389:
2340:Core/Src/lz4.c ****                 if (op < oCopyLimit) {
 49971              		.loc 1 2340 17 is_stmt 1 view .LVU16329
2340:Core/Src/lz4.c ****                 if (op < oCopyLimit) {
 49972              		.loc 1 2340 31 is_stmt 0 view .LVU16330
 49973 02e8 053B     		subs	r3, r3, #5
2340:Core/Src/lz4.c ****                 if (op < oCopyLimit) {
 49974              		.loc 1 2340 20 view .LVU16331
 49975 02ea 9D42     		cmp	r5, r3
 49976 02ec 95D8     		bhi	.L2097
2341:Core/Src/lz4.c ****                     LZ4_wildCopy8(op, match, oCopyLimit);
 49977              		.loc 1 2341 17 is_stmt 1 view .LVU16332
2341:Core/Src/lz4.c ****                     LZ4_wildCopy8(op, match, oCopyLimit);
 49978              		.loc 1 2341 20 is_stmt 0 view .LVU16333
 49979 02ee 9642     		cmp	r6, r2
 49980 02f0 1ED2     		bcs	.L2115
 49981              	.LBB6425:
 49982              	.LBB6426:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 49983              		.loc 1 448 11 view .LVU16334
 49984 02f2 5346     		mov	r3, r10
 49985 02f4 0593     		str	r3, [sp, #20]
 49986 02f6 A246     		mov	r10, r4
 49987 02f8 3400     		movs	r4, r6
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1204


 49988              	.LVL5390:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 49989              		.loc 1 448 11 view .LVU16335
 49990 02fa A946     		mov	r9, r5
 49991 02fc 3D00     		movs	r5, r7
 49992              	.LVL5391:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 49993              		.loc 1 448 11 view .LVU16336
 49994 02fe B346     		mov	fp, r6
 49995              	.LVL5392:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 49996              		.loc 1 448 11 view .LVU16337
 49997 0300 1600     		movs	r6, r2
 49998              	.LVL5393:
 49999              	.L2114:
 452:Core/Src/lz4.c **** }
 50000              		.loc 1 452 5 is_stmt 1 view .LVU16338
 452:Core/Src/lz4.c **** }
 50001              		.loc 1 452 10 view .LVU16339
 50002 0302 0822     		movs	r2, #8
 50003 0304 2900     		movs	r1, r5
 50004 0306 2000     		movs	r0, r4
 50005 0308 FFF7FEFF 		bl	memcpy
 50006              	.LVL5394:
 452:Core/Src/lz4.c **** }
 50007              		.loc 1 452 29 view .LVU16340
 452:Core/Src/lz4.c **** }
 50008              		.loc 1 452 30 is_stmt 0 view .LVU16341
 50009 030c 0834     		adds	r4, r4, #8
 50010              	.LVL5395:
 452:Core/Src/lz4.c **** }
 50011              		.loc 1 452 35 is_stmt 1 view .LVU16342
 452:Core/Src/lz4.c **** }
 50012              		.loc 1 452 36 is_stmt 0 view .LVU16343
 50013 030e 0835     		adds	r5, r5, #8
 50014              	.LVL5396:
 452:Core/Src/lz4.c **** }
 50015              		.loc 1 452 49 is_stmt 1 view .LVU16344
 452:Core/Src/lz4.c **** }
 50016              		.loc 1 452 5 is_stmt 0 view .LVU16345
 50017 0310 A642     		cmp	r6, r4
 50018 0312 F6D8     		bhi	.L2114
 50019              	.LBE6426:
 50020              	.LBE6425:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 50021              		.loc 1 2343 41 view .LVU16346
 50022 0314 4D46     		mov	r5, r9
 50023              	.LVL5397:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 50024              		.loc 1 2343 41 view .LVU16347
 50025 0316 5446     		mov	r4, r10
 50026              	.LVL5398:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 50027              		.loc 1 2343 41 view .LVU16348
 50028 0318 059B     		ldr	r3, [sp, #20]
 50029 031a 9A46     		mov	r10, r3
 50030              	.LVL5399:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1205


2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 50031              		.loc 1 2343 41 view .LVU16349
 50032 031c 5E46     		mov	r6, fp
 50033              	.LVL5400:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 50034              		.loc 1 2343 21 is_stmt 1 view .LVU16350
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 50035              		.loc 1 2343 41 is_stmt 0 view .LVU16351
 50036 031e 049B     		ldr	r3, [sp, #16]
 50037 0320 9E1B     		subs	r6, r3, r6
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 50038              		.loc 1 2343 27 view .LVU16352
 50039 0322 BF19     		adds	r7, r7, r6
 50040              	.LVL5401:
2344:Core/Src/lz4.c ****                 }
 50041              		.loc 1 2344 21 is_stmt 1 view .LVU16353
2344:Core/Src/lz4.c ****                 }
 50042              		.loc 1 2344 24 is_stmt 0 view .LVU16354
 50043 0324 1E00     		movs	r6, r3
 50044 0326 03E0     		b	.L2115
 50045              	.LVL5402:
 50046              	.L2116:
2346:Core/Src/lz4.c ****             } else {
 50047              		.loc 1 2346 36 is_stmt 1 view .LVU16355
2346:Core/Src/lz4.c ****             } else {
 50048              		.loc 1 2346 44 is_stmt 0 view .LVU16356
 50049 0328 3B78     		ldrb	r3, [r7]
2346:Core/Src/lz4.c ****             } else {
 50050              		.loc 1 2346 42 view .LVU16357
 50051 032a 3370     		strb	r3, [r6]
2346:Core/Src/lz4.c ****             } else {
 50052              		.loc 1 2346 50 view .LVU16358
 50053 032c 0137     		adds	r7, r7, #1
 50054              	.LVL5403:
2346:Core/Src/lz4.c ****             } else {
 50055              		.loc 1 2346 39 view .LVU16359
 50056 032e 0136     		adds	r6, r6, #1
 50057              	.LVL5404:
 50058              	.L2115:
2346:Core/Src/lz4.c ****             } else {
 50059              		.loc 1 2346 23 is_stmt 1 view .LVU16360
 50060 0330 B542     		cmp	r5, r6
 50061 0332 F9D8     		bhi	.L2116
2346:Core/Src/lz4.c ****             } else {
 50062              		.loc 1 2346 23 is_stmt 0 view .LVU16361
 50063 0334 8DE6     		b	.L2088
 50064              	.LVL5405:
 50065              	.L2125:
2346:Core/Src/lz4.c ****             } else {
 50066              		.loc 1 2346 23 view .LVU16362
 50067              	.LBE6424:
 50068              	.LBB6427:
 50069 0336 3C00     		movs	r4, r7
 50070 0338 6FE7     		b	.L2097
 50071              	.LVL5406:
 50072              	.L2127:
2346:Core/Src/lz4.c ****             } else {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1206


 50073              		.loc 1 2346 23 view .LVU16363
 50074              	.LBE6427:
 50075 033a 3C00     		movs	r4, r7
 50076              	.LVL5407:
2346:Core/Src/lz4.c ****             } else {
 50077              		.loc 1 2346 23 view .LVU16364
 50078 033c 6DE7     		b	.L2097
 50079              	.LVL5408:
 50080              	.L2128:
2346:Core/Src/lz4.c ****             } else {
 50081              		.loc 1 2346 23 view .LVU16365
 50082 033e 3C00     		movs	r4, r7
 50083              	.LVL5409:
2346:Core/Src/lz4.c ****             } else {
 50084              		.loc 1 2346 23 view .LVU16366
 50085 0340 6BE7     		b	.L2097
 50086              	.LVL5410:
 50087              	.L2118:
2346:Core/Src/lz4.c ****             } else {
 50088              		.loc 1 2346 23 view .LVU16367
 50089              	.LBE6428:
1957:Core/Src/lz4.c **** 
 50090              		.loc 1 1957 53 view .LVU16368
 50091 0342 0120     		movs	r0, #1
 50092              	.LVL5411:
1957:Core/Src/lz4.c **** 
 50093              		.loc 1 1957 53 view .LVU16369
 50094 0344 4042     		rsbs	r0, r0, #0
 50095 0346 12E7     		b	.L2084
 50096              	.LVL5412:
 50097              	.L2119:
1957:Core/Src/lz4.c **** 
 50098              		.loc 1 1957 53 view .LVU16370
 50099 0348 0120     		movs	r0, #1
 50100              	.LVL5413:
1957:Core/Src/lz4.c **** 
 50101              		.loc 1 1957 53 view .LVU16371
 50102 034a 4042     		rsbs	r0, r0, #0
 50103 034c 0FE7     		b	.L2084
 50104              	.LVL5414:
 50105              	.L2121:
 50106              	.LBB6429:
1988:Core/Src/lz4.c ****         }
 50107              		.loc 1 1988 51 view .LVU16372
 50108 034e 0020     		movs	r0, #0
 50109 0350 0DE7     		b	.L2084
 50110              	.LVL5415:
 50111              	.L2122:
1990:Core/Src/lz4.c **** 
 50112              		.loc 1 1990 44 view .LVU16373
 50113 0352 0120     		movs	r0, #1
 50114 0354 4042     		rsbs	r0, r0, #0
 50115              	.LVL5416:
1990:Core/Src/lz4.c **** 
 50116              		.loc 1 1990 44 view .LVU16374
 50117              	.LBE6429:
 50118              	.LBE6430:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1207


 50119              	.LBE6431:
2445:Core/Src/lz4.c ****                                   decode_full_block, usingExtDict,
 50120              		.loc 1 2445 12 view .LVU16375
 50121 0356 0AE7     		b	.L2084
 50122              	.L2149:
 50123              		.align	2
 50124              	.L2148:
 50125 0358 00000000 		.word	.LANCHOR0
 50126 035c 00000000 		.word	.LANCHOR1
 50127              		.cfi_endproc
 50128              	.LFE59:
 50130              		.section	.text.LZ4_decompress_safe_partial_forceExtDict,"ax",%progbits
 50131              		.align	1
 50132              		.global	LZ4_decompress_safe_partial_forceExtDict
 50133              		.syntax unified
 50134              		.code	16
 50135              		.thumb_func
 50136              		.fpu softvfp
 50138              	LZ4_decompress_safe_partial_forceExtDict:
 50139              	.LVL5417:
 50140              	.LFB60:
2454:Core/Src/lz4.c ****     dstCapacity = MIN(targetOutputSize, dstCapacity);
 50141              		.loc 1 2454 1 is_stmt 1 view -0
 50142              		.cfi_startproc
 50143              		@ args = 12, pretend = 0, frame = 24
 50144              		@ frame_needed = 0, uses_anonymous_args = 0
2454:Core/Src/lz4.c ****     dstCapacity = MIN(targetOutputSize, dstCapacity);
 50145              		.loc 1 2454 1 is_stmt 0 view .LVU16377
 50146 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 50147              		.cfi_def_cfa_offset 20
 50148              		.cfi_offset 4, -20
 50149              		.cfi_offset 5, -16
 50150              		.cfi_offset 6, -12
 50151              		.cfi_offset 7, -8
 50152              		.cfi_offset 14, -4
 50153 0002 DE46     		mov	lr, fp
 50154 0004 5746     		mov	r7, r10
 50155 0006 4E46     		mov	r6, r9
 50156 0008 4546     		mov	r5, r8
 50157 000a E0B5     		push	{r5, r6, r7, lr}
 50158              		.cfi_def_cfa_offset 36
 50159              		.cfi_offset 8, -36
 50160              		.cfi_offset 9, -32
 50161              		.cfi_offset 10, -28
 50162              		.cfi_offset 11, -24
 50163 000c 87B0     		sub	sp, sp, #28
 50164              		.cfi_def_cfa_offset 64
 50165 000e 0590     		str	r0, [sp, #20]
 50166 0010 8B46     		mov	fp, r1
2455:Core/Src/lz4.c ****     return LZ4_decompress_generic(source, dest, compressedSize, dstCapacity,
 50167              		.loc 1 2455 5 is_stmt 1 view .LVU16378
2455:Core/Src/lz4.c ****     return LZ4_decompress_generic(source, dest, compressedSize, dstCapacity,
 50168              		.loc 1 2455 17 is_stmt 0 view .LVU16379
 50169 0012 1099     		ldr	r1, [sp, #64]
 50170              	.LVL5418:
2455:Core/Src/lz4.c ****     return LZ4_decompress_generic(source, dest, compressedSize, dstCapacity,
 50171              		.loc 1 2455 17 view .LVU16380
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1208


 50172 0014 9942     		cmp	r1, r3
 50173 0016 00DD     		ble	.L2151
 50174 0018 1900     		movs	r1, r3
 50175              	.L2151:
 50176              	.LVL5419:
2456:Core/Src/lz4.c ****                                   partial_decode, usingExtDict,
 50177              		.loc 1 2456 5 is_stmt 1 view .LVU16381
 50178              	.LBB6432:
 50179              	.LBI6432:
1944:Core/Src/lz4.c ****                  const char* const src,
 50180              		.loc 1 1944 1 view .LVU16382
 50181              	.LBB6433:
1957:Core/Src/lz4.c **** 
 50182              		.loc 1 1957 5 view .LVU16383
1957:Core/Src/lz4.c **** 
 50183              		.loc 1 1957 8 is_stmt 0 view .LVU16384
 50184 001a 059B     		ldr	r3, [sp, #20]
 50185              	.LVL5420:
1957:Core/Src/lz4.c **** 
 50186              		.loc 1 1957 8 view .LVU16385
 50187 001c 002B     		cmp	r3, #0
 50188 001e 00D1     		bne	.LCB64656
 50189 0020 93E1     		b	.L2191	@long jump
 50190              	.LCB64656:
1957:Core/Src/lz4.c **** 
 50191              		.loc 1 1957 23 view .LVU16386
 50192 0022 0029     		cmp	r1, #0
 50193 0024 00DA     		bge	.LCB64658
 50194 0026 93E1     		b	.L2192	@long jump
 50195              	.LCB64658:
 50196              	.LBB6434:
1959:Core/Src/lz4.c ****         const BYTE* const iend = ip + srcSize;
 50197              		.loc 1 1959 9 is_stmt 1 view .LVU16387
 50198              	.LVL5421:
1960:Core/Src/lz4.c **** 
 50199              		.loc 1 1960 9 view .LVU16388
1960:Core/Src/lz4.c **** 
 50200              		.loc 1 1960 27 is_stmt 0 view .LVU16389
 50201 0028 9C46     		mov	ip, r3
 50202 002a 9444     		add	ip, ip, r2
 50203 002c 6346     		mov	r3, ip
 50204 002e 0193     		str	r3, [sp, #4]
 50205              	.LVL5422:
1962:Core/Src/lz4.c ****         BYTE* const oend = op + outputSize;
 50206              		.loc 1 1962 9 is_stmt 1 view .LVU16390
1963:Core/Src/lz4.c ****         BYTE* cpy;
 50207              		.loc 1 1963 9 view .LVU16391
1963:Core/Src/lz4.c ****         BYTE* cpy;
 50208              		.loc 1 1963 21 is_stmt 0 view .LVU16392
 50209 0030 8846     		mov	r8, r1
 50210 0032 D844     		add	r8, r8, fp
 50211              	.LVL5423:
1964:Core/Src/lz4.c **** 
 50212              		.loc 1 1964 9 is_stmt 1 view .LVU16393
1966:Core/Src/lz4.c **** 
 50213              		.loc 1 1966 9 view .LVU16394
1966:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1209


 50214              		.loc 1 1966 64 is_stmt 0 view .LVU16395
 50215 0034 119B     		ldr	r3, [sp, #68]
 50216              	.LVL5424:
1966:Core/Src/lz4.c **** 
 50217              		.loc 1 1966 64 view .LVU16396
 50218 0036 002B     		cmp	r3, #0
 50219 0038 03D0     		beq	.L2153
 50220 003a 1298     		ldr	r0, [sp, #72]
 50221              	.LVL5425:
1966:Core/Src/lz4.c **** 
 50222              		.loc 1 1966 64 view .LVU16397
 50223 003c 8446     		mov	ip, r0
 50224              	.LVL5426:
1966:Core/Src/lz4.c **** 
 50225              		.loc 1 1966 64 view .LVU16398
 50226 003e 6344     		add	r3, r3, ip
 50227 0040 1193     		str	r3, [sp, #68]
 50228              	.LVL5427:
 50229              	.L2153:
1968:Core/Src/lz4.c **** 
 50230              		.loc 1 1968 9 is_stmt 1 view .LVU16399
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 50231              		.loc 1 1972 9 view .LVU16400
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 50232              		.loc 1 1972 27 is_stmt 0 view .LVU16401
 50233 0042 019B     		ldr	r3, [sp, #4]
 50234 0044 103B     		subs	r3, r3, #16
 50235 0046 0393     		str	r3, [sp, #12]
 50236              	.LVL5428:
1973:Core/Src/lz4.c **** 
 50237              		.loc 1 1973 9 is_stmt 1 view .LVU16402
1973:Core/Src/lz4.c **** 
 50238              		.loc 1 1973 27 is_stmt 0 view .LVU16403
 50239 0048 2023     		movs	r3, #32
 50240              	.LVL5429:
1973:Core/Src/lz4.c **** 
 50241              		.loc 1 1973 27 view .LVU16404
 50242 004a 5B42     		rsbs	r3, r3, #0
 50243 004c 4344     		add	r3, r3, r8
 50244 004e 0493     		str	r3, [sp, #16]
 50245              	.LVL5430:
1975:Core/Src/lz4.c ****         size_t offset;
 50246              		.loc 1 1975 9 is_stmt 1 view .LVU16405
1976:Core/Src/lz4.c ****         unsigned token;
 50247              		.loc 1 1976 9 view .LVU16406
1977:Core/Src/lz4.c ****         size_t length;
 50248              		.loc 1 1977 9 view .LVU16407
1978:Core/Src/lz4.c **** 
 50249              		.loc 1 1978 9 view .LVU16408
1981:Core/Src/lz4.c **** 
 50250              		.loc 1 1981 9 view .LVU16409
1981:Core/Src/lz4.c **** 
 50251              		.loc 1 1981 92 view .LVU16410
1984:Core/Src/lz4.c ****         if (unlikely(outputSize==0)) {
 50252              		.loc 1 1984 9 view .LVU16411
1985:Core/Src/lz4.c ****             /* Empty output buffer */
 50253              		.loc 1 1985 9 view .LVU16412
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1210


1985:Core/Src/lz4.c ****             /* Empty output buffer */
 50254              		.loc 1 1985 12 is_stmt 0 view .LVU16413
 50255 0050 0029     		cmp	r1, #0
 50256 0052 00D1     		bne	.LCB64721
 50257 0054 7FE1     		b	.L2193	@long jump
 50258              	.LCB64721:
1990:Core/Src/lz4.c **** 
 50259              		.loc 1 1990 9 is_stmt 1 view .LVU16414
1990:Core/Src/lz4.c **** 
 50260              		.loc 1 1990 12 is_stmt 0 view .LVU16415
 50261 0056 002A     		cmp	r2, #0
 50262 0058 00D1     		bne	.LCB64726
 50263 005a 7EE1     		b	.L2194	@long jump
 50264              	.LCB64726:
1959:Core/Src/lz4.c ****         const BYTE* const iend = ip + srcSize;
 50265              		.loc 1 1959 21 view .LVU16416
 50266 005c 059F     		ldr	r7, [sp, #20]
1962:Core/Src/lz4.c ****         BYTE* const oend = op + outputSize;
 50267              		.loc 1 1962 15 view .LVU16417
 50268 005e 5C46     		mov	r4, fp
 50269 0060 C246     		mov	r10, r8
 50270 0062 5AE0     		b	.L2154
 50271              	.LVL5431:
 50272              	.L2155:
2184:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 50273              		.loc 1 2184 13 is_stmt 1 view .LVU16418
2184:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 50274              		.loc 1 2184 16 is_stmt 0 view .LVU16419
 50275 0064 0F2F     		cmp	r7, #15
 50276 0066 00D1     		bne	.LCB64747
 50277 0068 93E0     		b	.L2208	@long jump
 50278              	.LCB64747:
 50279              	.L2158:
2193:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
 50280              		.loc 1 2193 13 is_stmt 1 view .LVU16420
2193:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
 50281              		.loc 1 2193 17 is_stmt 0 view .LVU16421
 50282 006a E319     		adds	r3, r4, r7
 50283 006c 9946     		mov	r9, r3
 50284              	.LVL5432:
 50285              	.LBB6435:
2197:Core/Src/lz4.c ****             if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
 50286              		.loc 1 2197 13 is_stmt 1 view .LVU16422
 50287              	.LBE6435:
2197:Core/Src/lz4.c ****             if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
 50288              		.loc 1 2197 57 view .LVU16423
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 50289              		.loc 1 2198 13 view .LVU16424
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 50290              		.loc 1 2198 26 is_stmt 0 view .LVU16425
 50291 006e 5346     		mov	r3, r10
 50292              	.LVL5433:
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 50293              		.loc 1 2198 26 view .LVU16426
 50294 0070 0C3B     		subs	r3, r3, #12
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 50295              		.loc 1 2198 16 view .LVU16427
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1211


 50296 0072 9945     		cmp	r9, r3
 50297 0074 06D8     		bhi	.L2164
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 50298              		.loc 1 2198 42 view .LVU16428
 50299 0076 F219     		adds	r2, r6, r7
 50300 0078 0292     		str	r2, [sp, #8]
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 50301              		.loc 1 2198 54 view .LVU16429
 50302 007a 019B     		ldr	r3, [sp, #4]
 50303 007c 083B     		subs	r3, r3, #8
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 50304              		.loc 1 2198 36 view .LVU16430
 50305 007e 9A42     		cmp	r2, r3
 50306 0080 00D8     		bhi	.LCB64775
 50307 0082 A9E0     		b	.L2204	@long jump
 50308              	.LCB64775:
 50309              	.L2164:
2204:Core/Src/lz4.c ****                     /* Since we are partial decoding we may be in this block because of the output 
 50310              		.loc 1 2204 17 is_stmt 1 view .LVU16431
2208:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: literal length = %u", (unsigned)length);
 50311              		.loc 1 2208 21 view .LVU16432
2209:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: remaining space in dstBuffer : %i", (int)(oend - 
 50312              		.loc 1 2209 21 view .LVU16433
2209:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: remaining space in dstBuffer : %i", (int)(oend - 
 50313              		.loc 1 2209 90 view .LVU16434
2210:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: remaining space in srcBuffer : %i", (int)(iend - 
 50314              		.loc 1 2210 21 view .LVU16435
2210:Core/Src/lz4.c ****                     DEBUGLOG(7, "partialDecoding: remaining space in srcBuffer : %i", (int)(iend - 
 50315              		.loc 1 2210 104 view .LVU16436
2211:Core/Src/lz4.c ****                     /* Finishing in the middle of a literals segment,
 50316              		.loc 1 2211 21 view .LVU16437
2211:Core/Src/lz4.c ****                     /* Finishing in the middle of a literals segment,
 50317              		.loc 1 2211 104 view .LVU16438
2215:Core/Src/lz4.c ****                         length = (size_t)(iend-ip);
 50318              		.loc 1 2215 21 view .LVU16439
2215:Core/Src/lz4.c ****                         length = (size_t)(iend-ip);
 50319              		.loc 1 2215 27 is_stmt 0 view .LVU16440
 50320 0084 F319     		adds	r3, r6, r7
2215:Core/Src/lz4.c ****                         length = (size_t)(iend-ip);
 50321              		.loc 1 2215 24 view .LVU16441
 50322 0086 019A     		ldr	r2, [sp, #4]
 50323 0088 9A42     		cmp	r2, r3
 50324 008a 02D2     		bcs	.L2166
2216:Core/Src/lz4.c ****                         cpy = op + length;
 50325              		.loc 1 2216 25 is_stmt 1 view .LVU16442
2216:Core/Src/lz4.c ****                         cpy = op + length;
 50326              		.loc 1 2216 47 is_stmt 0 view .LVU16443
 50327 008c 971B     		subs	r7, r2, r6
 50328              	.LVL5434:
2217:Core/Src/lz4.c ****                     }
 50329              		.loc 1 2217 25 is_stmt 1 view .LVU16444
2217:Core/Src/lz4.c ****                     }
 50330              		.loc 1 2217 29 is_stmt 0 view .LVU16445
 50331 008e E319     		adds	r3, r4, r7
 50332 0090 9946     		mov	r9, r3
 50333              	.LVL5435:
 50334              	.L2166:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1212


2222:Core/Src/lz4.c ****                         cpy = oend;
 50335              		.loc 1 2222 21 is_stmt 1 view .LVU16446
2222:Core/Src/lz4.c ****                         cpy = oend;
 50336              		.loc 1 2222 24 is_stmt 0 view .LVU16447
 50337 0092 CA45     		cmp	r10, r9
 50338 0094 02D2     		bcs	.L2167
2223:Core/Src/lz4.c ****                         assert(op<=oend);
 50339              		.loc 1 2223 25 is_stmt 1 view .LVU16448
 50340              	.LVL5436:
2224:Core/Src/lz4.c ****                         length = (size_t)(oend-op);
 50341              		.loc 1 2224 25 view .LVU16449
2225:Core/Src/lz4.c ****                     }
 50342              		.loc 1 2225 25 view .LVU16450
2225:Core/Src/lz4.c ****                     }
 50343              		.loc 1 2225 47 is_stmt 0 view .LVU16451
 50344 0096 5346     		mov	r3, r10
 50345 0098 1F1B     		subs	r7, r3, r4
 50346              	.LVL5437:
2223:Core/Src/lz4.c ****                         assert(op<=oend);
 50347              		.loc 1 2223 29 view .LVU16452
 50348 009a D146     		mov	r9, r10
 50349              	.LVL5438:
 50350              	.L2167:
2238:Core/Src/lz4.c ****                 ip += length;
 50351              		.loc 1 2238 17 is_stmt 1 view .LVU16453
 50352 009c 3A00     		movs	r2, r7
 50353 009e 3100     		movs	r1, r6
 50354 00a0 2000     		movs	r0, r4
 50355 00a2 FFF7FEFF 		bl	memmove
 50356              	.LVL5439:
2239:Core/Src/lz4.c ****                 op += length;
 50357              		.loc 1 2239 17 view .LVU16454
2239:Core/Src/lz4.c ****                 op += length;
 50358              		.loc 1 2239 20 is_stmt 0 view .LVU16455
 50359 00a6 F219     		adds	r2, r6, r7
 50360 00a8 0292     		str	r2, [sp, #8]
 50361              	.LVL5440:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 50362              		.loc 1 2240 17 is_stmt 1 view .LVU16456
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 50363              		.loc 1 2240 20 is_stmt 0 view .LVU16457
 50364 00aa E519     		adds	r5, r4, r7
 50365              	.LVL5441:
2246:Core/Src/lz4.c ****                     break;
 50366              		.loc 1 2246 17 is_stmt 1 view .LVU16458
2246:Core/Src/lz4.c ****                     break;
 50367              		.loc 1 2246 38 is_stmt 0 view .LVU16459
 50368 00ac CA45     		cmp	r10, r9
 50369 00ae 00D1     		bne	.LCB64843
 50370 00b0 45E1     		b	.L2199	@long jump
 50371              	.LCB64843:
2246:Core/Src/lz4.c ****                     break;
 50372              		.loc 1 2246 70 view .LVU16460
 50373 00b2 019B     		ldr	r3, [sp, #4]
 50374 00b4 023B     		subs	r3, r3, #2
2246:Core/Src/lz4.c ****                     break;
 50375              		.loc 1 2246 55 view .LVU16461
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1213


 50376 00b6 9A42     		cmp	r2, r3
 50377 00b8 00D3     		bcc	.LCB64849
 50378 00ba 42E1     		b	.L2209	@long jump
 50379              	.LCB64849:
 50380              	.LVL5442:
 50381              	.L2169:
2255:Core/Src/lz4.c ****             match = op - offset;
 50382              		.loc 1 2255 13 is_stmt 1 view .LVU16462
2255:Core/Src/lz4.c ****             match = op - offset;
 50383              		.loc 1 2255 22 is_stmt 0 view .LVU16463
 50384 00bc 029F     		ldr	r7, [sp, #8]
 50385              	.LVL5443:
2255:Core/Src/lz4.c ****             match = op - offset;
 50386              		.loc 1 2255 22 view .LVU16464
 50387 00be 3800     		movs	r0, r7
 50388 00c0 FFF7FEFF 		bl	LZ4_readLE16
 50389              	.LVL5444:
2255:Core/Src/lz4.c ****             match = op - offset;
 50390              		.loc 1 2255 20 view .LVU16465
 50391 00c4 0290     		str	r0, [sp, #8]
 50392              	.LVL5445:
2255:Core/Src/lz4.c ****             match = op - offset;
 50393              		.loc 1 2255 40 is_stmt 1 view .LVU16466
2255:Core/Src/lz4.c ****             match = op - offset;
 50394              		.loc 1 2255 42 is_stmt 0 view .LVU16467
 50395 00c6 0237     		adds	r7, r7, #2
 50396              	.LVL5446:
2256:Core/Src/lz4.c **** 
 50397              		.loc 1 2256 13 is_stmt 1 view .LVU16468
2256:Core/Src/lz4.c **** 
 50398              		.loc 1 2256 19 is_stmt 0 view .LVU16469
 50399 00c8 2E1A     		subs	r6, r5, r0
 50400              	.LVL5447:
2259:Core/Src/lz4.c **** 
 50401              		.loc 1 2259 13 is_stmt 1 view .LVU16470
2259:Core/Src/lz4.c **** 
 50402              		.loc 1 2259 20 is_stmt 0 view .LVU16471
 50403 00ca 0F24     		movs	r4, #15
 50404 00cc 4346     		mov	r3, r8
 50405 00ce 1C40     		ands	r4, r3
 50406              	.LVL5448:
 50407              	.L2156:
2262:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 50408              		.loc 1 2262 13 is_stmt 1 view .LVU16472
2262:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 50409              		.loc 1 2262 16 is_stmt 0 view .LVU16473
 50410 00d0 0F2C     		cmp	r4, #15
 50411 00d2 00D1     		bne	.LCB64896
 50412 00d4 8BE0     		b	.L2210	@long jump
 50413              	.LCB64896:
 50414              	.L2170:
2268:Core/Src/lz4.c **** 
 50415              		.loc 1 2268 13 is_stmt 1 view .LVU16474
2268:Core/Src/lz4.c **** 
 50416              		.loc 1 2268 20 is_stmt 0 view .LVU16475
 50417 00d6 231D     		adds	r3, r4, #4
 50418 00d8 9846     		mov	r8, r3
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1214


 50419              	.LVL5449:
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 50420              		.loc 1 2273 13 is_stmt 1 view .LVU16476
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 50421              		.loc 1 2273 16 is_stmt 0 view .LVU16477
 50422 00da 8023     		movs	r3, #128
 50423              	.LVL5450:
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 50424              		.loc 1 2273 16 view .LVU16478
 50425 00dc 5B02     		lsls	r3, r3, #9
 50426 00de 129A     		ldr	r2, [sp, #72]
 50427 00e0 9A42     		cmp	r2, r3
 50428 00e2 03D2     		bcs	.L2173
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 50429              		.loc 1 2273 35 view .LVU16479
 50430 00e4 B318     		adds	r3, r6, r2
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 50431              		.loc 1 2273 31 view .LVU16480
 50432 00e6 5B45     		cmp	r3, fp
 50433 00e8 00D2     		bcs	.LCB64921
 50434 00ea 96E0     		b	.L2163	@long jump
 50435              	.LCB64921:
 50436              	.L2173:
2275:Core/Src/lz4.c ****                 assert(dictEnd != NULL);
 50437              		.loc 1 2275 13 is_stmt 1 view .LVU16481
2275:Core/Src/lz4.c ****                 assert(dictEnd != NULL);
 50438              		.loc 1 2275 38 is_stmt 0 view .LVU16482
 50439 00ec B345     		cmp	fp, r6
 50440 00ee 00D8     		bhi	.LCB64926
 50441 00f0 C0E0     		b	.L2174	@long jump
 50442              	.LCB64926:
2276:Core/Src/lz4.c ****                 if (unlikely(op+length > oend-LASTLITERALS)) {
 50443              		.loc 1 2276 17 is_stmt 1 view .LVU16483
2277:Core/Src/lz4.c ****                     if (partialDecoding) length = MIN(length, (size_t)(oend-op));
 50444              		.loc 1 2277 17 view .LVU16484
2277:Core/Src/lz4.c ****                     if (partialDecoding) length = MIN(length, (size_t)(oend-op));
 50445              		.loc 1 2277 21 is_stmt 0 view .LVU16485
 50446 00f2 4346     		mov	r3, r8
 50447 00f4 EB18     		adds	r3, r5, r3
 50448 00f6 5246     		mov	r2, r10
 50449 00f8 053A     		subs	r2, r2, #5
2277:Core/Src/lz4.c ****                     if (partialDecoding) length = MIN(length, (size_t)(oend-op));
 50450              		.loc 1 2277 20 view .LVU16486
 50451 00fa 9A42     		cmp	r2, r3
 50452 00fc 00D2     		bcs	.LCB64936
 50453 00fe 93E0     		b	.L2211	@long jump
 50454              	.LCB64936:
 50455              	.LVL5451:
 50456              	.L2175:
2282:Core/Src/lz4.c ****                     /* match fits entirely within external dictionary : just copy */
 50457              		.loc 1 2282 17 is_stmt 1 view .LVU16487
2282:Core/Src/lz4.c ****                     /* match fits entirely within external dictionary : just copy */
 50458              		.loc 1 2282 49 is_stmt 0 view .LVU16488
 50459 0100 5B46     		mov	r3, fp
 50460 0102 9C1B     		subs	r4, r3, r6
2282:Core/Src/lz4.c ****                     /* match fits entirely within external dictionary : just copy */
 50461              		.loc 1 2282 20 view .LVU16489
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1215


 50462 0104 4445     		cmp	r4, r8
 50463 0106 00D2     		bcs	.LCB64944
 50464 0108 95E0     		b	.L2177	@long jump
 50465              	.LCB64944:
 50466              	.LVL5452:
2284:Core/Src/lz4.c ****                     op += length;
 50467              		.loc 1 2284 21 is_stmt 1 view .LVU16490
2284:Core/Src/lz4.c ****                     op += length;
 50468              		.loc 1 2284 45 is_stmt 0 view .LVU16491
 50469 010a 119B     		ldr	r3, [sp, #68]
 50470              	.LVL5453:
2284:Core/Src/lz4.c ****                     op += length;
 50471              		.loc 1 2284 45 view .LVU16492
 50472 010c 191B     		subs	r1, r3, r4
2284:Core/Src/lz4.c ****                     op += length;
 50473              		.loc 1 2284 21 view .LVU16493
 50474 010e 4246     		mov	r2, r8
 50475 0110 2800     		movs	r0, r5
 50476 0112 FFF7FEFF 		bl	memmove
 50477              	.LVL5454:
2285:Core/Src/lz4.c ****                 } else {
 50478              		.loc 1 2285 21 is_stmt 1 view .LVU16494
2285:Core/Src/lz4.c ****                 } else {
 50479              		.loc 1 2285 24 is_stmt 0 view .LVU16495
 50480 0116 2C00     		movs	r4, r5
 50481 0118 4444     		add	r4, r4, r8
 50482              	.LVL5455:
 50483              	.L2154:
2136:Core/Src/lz4.c ****         while (1) {
 50484              		.loc 1 2136 9 is_stmt 1 view .LVU16496
2136:Core/Src/lz4.c ****         while (1) {
 50485              		.loc 1 2136 46 view .LVU16497
2137:Core/Src/lz4.c ****             assert(ip < iend);
 50486              		.loc 1 2137 9 view .LVU16498
2138:Core/Src/lz4.c ****             token = *ip++;
 50487              		.loc 1 2138 13 view .LVU16499
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 50488              		.loc 1 2139 13 view .LVU16500
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 50489              		.loc 1 2139 24 is_stmt 0 view .LVU16501
 50490 011a 7E1C     		adds	r6, r7, #1
 50491              	.LVL5456:
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 50492              		.loc 1 2139 21 view .LVU16502
 50493 011c 3B78     		ldrb	r3, [r7]
 50494 011e 9846     		mov	r8, r3
 50495              	.LVL5457:
2140:Core/Src/lz4.c **** 
 50496              		.loc 1 2140 13 is_stmt 1 view .LVU16503
2140:Core/Src/lz4.c **** 
 50497              		.loc 1 2140 20 is_stmt 0 view .LVU16504
 50498 0120 1F09     		lsrs	r7, r3, #4
 50499              	.LVL5458:
2151:Core/Src/lz4.c ****                 /* strictly "less than" on input, to re-enter the loop with at least one byte */
 50500              		.loc 1 2151 13 is_stmt 1 view .LVU16505
2151:Core/Src/lz4.c ****                 /* strictly "less than" on input, to re-enter the loop with at least one byte */
 50501              		.loc 1 2151 16 is_stmt 0 view .LVU16506
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1216


 50502 0122 0F2F     		cmp	r7, #15
 50503 0124 9ED0     		beq	.L2155
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 50504              		.loc 1 2153 18 view .LVU16507
 50505 0126 039B     		ldr	r3, [sp, #12]
 50506              	.LVL5459:
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 50507              		.loc 1 2153 18 view .LVU16508
 50508 0128 9E42     		cmp	r6, r3
 50509 012a 9241     		sbcs	r2, r2, r2
 50510 012c 5242     		rsbs	r2, r2, #0
 50511 012e 0023     		movs	r3, #0
 50512 0130 0499     		ldr	r1, [sp, #16]
 50513 0132 A142     		cmp	r1, r4
 50514 0134 5B41     		adcs	r3, r3, r3
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 50515              		.loc 1 2153 15 view .LVU16509
 50516 0136 1342     		tst	r3, r2
 50517 0138 94D0     		beq	.L2155
2155:Core/Src/lz4.c ****                 op += length; ip += length;
 50518              		.loc 1 2155 17 is_stmt 1 view .LVU16510
 50519 013a 1022     		movs	r2, #16
 50520 013c 3100     		movs	r1, r6
 50521 013e 2000     		movs	r0, r4
 50522 0140 FFF7FEFF 		bl	memcpy
 50523              	.LVL5460:
2156:Core/Src/lz4.c **** 
 50524              		.loc 1 2156 17 view .LVU16511
2156:Core/Src/lz4.c **** 
 50525              		.loc 1 2156 20 is_stmt 0 view .LVU16512
 50526 0144 E519     		adds	r5, r4, r7
 50527              	.LVL5461:
2156:Core/Src/lz4.c **** 
 50528              		.loc 1 2156 31 is_stmt 1 view .LVU16513
2156:Core/Src/lz4.c **** 
 50529              		.loc 1 2156 34 is_stmt 0 view .LVU16514
 50530 0146 F719     		adds	r7, r6, r7
 50531              	.LVL5462:
2160:Core/Src/lz4.c ****                 offset = LZ4_readLE16(ip); ip += 2;
 50532              		.loc 1 2160 17 is_stmt 1 view .LVU16515
2160:Core/Src/lz4.c ****                 offset = LZ4_readLE16(ip); ip += 2;
 50533              		.loc 1 2160 24 is_stmt 0 view .LVU16516
 50534 0148 0F24     		movs	r4, #15
 50535 014a 4346     		mov	r3, r8
 50536 014c 1C40     		ands	r4, r3
 50537              	.LVL5463:
2161:Core/Src/lz4.c ****                 match = op - offset;
 50538              		.loc 1 2161 17 is_stmt 1 view .LVU16517
2161:Core/Src/lz4.c ****                 match = op - offset;
 50539              		.loc 1 2161 26 is_stmt 0 view .LVU16518
 50540 014e 3800     		movs	r0, r7
 50541 0150 FFF7FEFF 		bl	LZ4_readLE16
 50542              	.LVL5464:
2161:Core/Src/lz4.c ****                 match = op - offset;
 50543              		.loc 1 2161 24 view .LVU16519
 50544 0154 0290     		str	r0, [sp, #8]
 50545              	.LVL5465:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1217


2161:Core/Src/lz4.c ****                 match = op - offset;
 50546              		.loc 1 2161 44 is_stmt 1 view .LVU16520
2161:Core/Src/lz4.c ****                 match = op - offset;
 50547              		.loc 1 2161 47 is_stmt 0 view .LVU16521
 50548 0156 0237     		adds	r7, r7, #2
 50549              	.LVL5466:
2162:Core/Src/lz4.c ****                 assert(match <= op); /* check overflow */
 50550              		.loc 1 2162 17 is_stmt 1 view .LVU16522
2162:Core/Src/lz4.c ****                 assert(match <= op); /* check overflow */
 50551              		.loc 1 2162 23 is_stmt 0 view .LVU16523
 50552 0158 2E1A     		subs	r6, r5, r0
 50553              	.LVL5467:
2163:Core/Src/lz4.c **** 
 50554              		.loc 1 2163 17 is_stmt 1 view .LVU16524
2166:Core/Src/lz4.c ****                   && (offset >= 8)
 50555              		.loc 1 2166 17 view .LVU16525
2166:Core/Src/lz4.c ****                   && (offset >= 8)
 50556              		.loc 1 2166 20 is_stmt 0 view .LVU16526
 50557 015a 0F2C     		cmp	r4, #15
 50558 015c B8D0     		beq	.L2156
2167:Core/Src/lz4.c ****                   && (dict==withPrefix64k || match >= lowPrefix) ) {
 50559              		.loc 1 2167 19 view .LVU16527
 50560 015e 0728     		cmp	r0, #7
 50561 0160 B6D9     		bls	.L2156
2168:Core/Src/lz4.c ****                     /* Copy the match. */
 50562              		.loc 1 2168 43 view .LVU16528
 50563 0162 B345     		cmp	fp, r6
 50564 0164 B4D8     		bhi	.L2156
2170:Core/Src/lz4.c ****                     LZ4_memcpy(op + 8, match + 8, 8);
 50565              		.loc 1 2170 21 is_stmt 1 view .LVU16529
 50566 0166 0822     		movs	r2, #8
 50567 0168 3100     		movs	r1, r6
 50568 016a 2800     		movs	r0, r5
 50569              	.LVL5468:
2170:Core/Src/lz4.c ****                     LZ4_memcpy(op + 8, match + 8, 8);
 50570              		.loc 1 2170 21 is_stmt 0 view .LVU16530
 50571 016c FFF7FEFF 		bl	memcpy
 50572              	.LVL5469:
2171:Core/Src/lz4.c ****                     LZ4_memcpy(op +16, match +16, 2);
 50573              		.loc 1 2171 21 is_stmt 1 view .LVU16531
 50574 0170 2800     		movs	r0, r5
 50575 0172 0830     		adds	r0, r0, #8
 50576 0174 3100     		movs	r1, r6
 50577 0176 0831     		adds	r1, r1, #8
 50578 0178 0822     		movs	r2, #8
 50579 017a FFF7FEFF 		bl	memcpy
 50580              	.LVL5470:
2172:Core/Src/lz4.c ****                     op += length + MINMATCH;
 50581              		.loc 1 2172 21 view .LVU16532
 50582 017e 2800     		movs	r0, r5
 50583 0180 1030     		adds	r0, r0, #16
 50584 0182 3100     		movs	r1, r6
 50585 0184 1031     		adds	r1, r1, #16
 50586 0186 0222     		movs	r2, #2
 50587 0188 FFF7FEFF 		bl	memcpy
 50588              	.LVL5471:
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1218


 50589              		.loc 1 2173 21 view .LVU16533
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 50590              		.loc 1 2173 24 is_stmt 0 view .LVU16534
 50591 018c 0434     		adds	r4, r4, #4
 50592              	.LVL5472:
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 50593              		.loc 1 2173 24 view .LVU16535
 50594 018e 2C19     		adds	r4, r5, r4
 50595              	.LVL5473:
2175:Core/Src/lz4.c ****                 }
 50596              		.loc 1 2175 21 is_stmt 1 view .LVU16536
 50597 0190 C3E7     		b	.L2154
 50598              	.LVL5474:
 50599              	.L2208:
 50600              	.LBB6436:
2185:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 50601              		.loc 1 2185 17 view .LVU16537
2185:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 50602              		.loc 1 2185 37 is_stmt 0 view .LVU16538
 50603 0192 0199     		ldr	r1, [sp, #4]
 50604 0194 0F39     		subs	r1, r1, #15
 50605              	.LVL5475:
 50606              	.LBB6437:
 50607              	.LBI6437:
1911:Core/Src/lz4.c ****                      int initial_check)
 50608              		.loc 1 1911 1 is_stmt 1 view .LVU16539
 50609              	.LBB6438:
1914:Core/Src/lz4.c ****     assert(ip != NULL);
 50610              		.loc 1 1914 5 view .LVU16540
1915:Core/Src/lz4.c ****     assert(*ip !=  NULL);
 50611              		.loc 1 1915 5 view .LVU16541
1916:Core/Src/lz4.c ****     assert(ilimit != NULL);
 50612              		.loc 1 1916 5 view .LVU16542
1917:Core/Src/lz4.c ****     if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 50613              		.loc 1 1917 5 view .LVU16543
1918:Core/Src/lz4.c ****         return rvl_error;
 50614              		.loc 1 1918 5 view .LVU16544
1918:Core/Src/lz4.c ****         return rvl_error;
 50615              		.loc 1 1918 23 is_stmt 0 view .LVU16545
 50616 0196 8E42     		cmp	r6, r1
 50617 0198 1CD2     		bcs	.L2159
 50618 019a 0023     		movs	r3, #0
 50619              	.LVL5476:
 50620              	.L2161:
1921:Core/Src/lz4.c ****         s = **ip;
 50621              		.loc 1 1921 5 is_stmt 1 view .LVU16546
1922:Core/Src/lz4.c ****         (*ip)++;
 50622              		.loc 1 1922 9 view .LVU16547
1922:Core/Src/lz4.c ****         (*ip)++;
 50623              		.loc 1 1922 13 is_stmt 0 view .LVU16548
 50624 019c 3278     		ldrb	r2, [r6]
 50625              	.LVL5477:
1923:Core/Src/lz4.c ****         length += s;
 50626              		.loc 1 1923 9 is_stmt 1 view .LVU16549
1923:Core/Src/lz4.c ****         length += s;
 50627              		.loc 1 1923 14 is_stmt 0 view .LVU16550
 50628 019e 0136     		adds	r6, r6, #1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1219


 50629              	.LVL5478:
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 50630              		.loc 1 1924 9 is_stmt 1 view .LVU16551
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 50631              		.loc 1 1924 16 is_stmt 0 view .LVU16552
 50632 01a0 9B18     		adds	r3, r3, r2
 50633              	.LVL5479:
1925:Core/Src/lz4.c ****             return rvl_error;
 50634              		.loc 1 1925 9 is_stmt 1 view .LVU16553
1925:Core/Src/lz4.c ****             return rvl_error;
 50635              		.loc 1 1925 12 is_stmt 0 view .LVU16554
 50636 01a2 B142     		cmp	r1, r6
 50637 01a4 04D3     		bcc	.L2195
1929:Core/Src/lz4.c ****             return rvl_error;
 50638              		.loc 1 1929 9 is_stmt 1 view .LVU16555
1929:Core/Src/lz4.c ****             return rvl_error;
 50639              		.loc 1 1929 12 is_stmt 0 view .LVU16556
 50640 01a6 002B     		cmp	r3, #0
 50641 01a8 11DB     		blt	.L2196
1932:Core/Src/lz4.c **** 
 50642              		.loc 1 1932 13 is_stmt 1 view .LVU16557
1932:Core/Src/lz4.c **** 
 50643              		.loc 1 1932 5 is_stmt 0 view .LVU16558
 50644 01aa FF2A     		cmp	r2, #255
 50645 01ac F6D0     		beq	.L2161
 50646 01ae 01E0     		b	.L2160
 50647              	.L2195:
1926:Core/Src/lz4.c ****         }
 50648              		.loc 1 1926 20 view .LVU16559
 50649 01b0 0123     		movs	r3, #1
 50650              	.LVL5480:
1926:Core/Src/lz4.c ****         }
 50651              		.loc 1 1926 20 view .LVU16560
 50652 01b2 5B42     		rsbs	r3, r3, #0
 50653              	.L2160:
 50654              	.LVL5481:
1926:Core/Src/lz4.c ****         }
 50655              		.loc 1 1926 20 view .LVU16561
 50656              	.LBE6438:
 50657              	.LBE6437:
2186:Core/Src/lz4.c ****                 length += addl;
 50658              		.loc 1 2186 17 is_stmt 1 view .LVU16562
2186:Core/Src/lz4.c ****                 length += addl;
 50659              		.loc 1 2186 20 is_stmt 0 view .LVU16563
 50660 01b4 5A1C     		adds	r2, r3, #1
 50661 01b6 0DD0     		beq	.L2159
2187:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overfl
 50662              		.loc 1 2187 17 is_stmt 1 view .LVU16564
2187:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overfl
 50663              		.loc 1 2187 24 is_stmt 0 view .LVU16565
 50664 01b8 FF18     		adds	r7, r7, r3
 50665              	.LVL5482:
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 50666              		.loc 1 2188 17 is_stmt 1 view .LVU16566
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 50667              		.loc 1 2188 21 is_stmt 0 view .LVU16567
 50668 01ba 3B19     		adds	r3, r7, r4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1220


 50669              	.LVL5483:
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 50670              		.loc 1 2188 20 view .LVU16568
 50671 01bc 9C42     		cmp	r4, r3
 50672 01be 00D9     		bls	.LCB65160
 50673 01c0 C1E0     		b	.L2197	@long jump
 50674              	.LCB65160:
2189:Core/Src/lz4.c ****             }
 50675              		.loc 1 2189 17 is_stmt 1 view .LVU16569
2189:Core/Src/lz4.c ****             }
 50676              		.loc 1 2189 21 is_stmt 0 view .LVU16570
 50677 01c2 BB19     		adds	r3, r7, r6
2189:Core/Src/lz4.c ****             }
 50678              		.loc 1 2189 20 view .LVU16571
 50679 01c4 9E42     		cmp	r6, r3
 50680 01c6 00D8     		bhi	.LCB65166
 50681 01c8 4FE7     		b	.L2158	@long jump
 50682              	.LCB65166:
 50683 01ca 3700     		movs	r7, r6
 50684              	.LVL5484:
2189:Core/Src/lz4.c ****             }
 50685              		.loc 1 2189 20 view .LVU16572
 50686 01cc 25E0     		b	.L2163
 50687              	.LVL5485:
 50688              	.L2196:
 50689              	.LBB6440:
 50690              	.LBB6439:
1930:Core/Src/lz4.c ****         }
 50691              		.loc 1 1930 20 view .LVU16573
 50692 01ce 0123     		movs	r3, #1
 50693              	.LVL5486:
1930:Core/Src/lz4.c ****         }
 50694              		.loc 1 1930 20 view .LVU16574
 50695 01d0 5B42     		rsbs	r3, r3, #0
 50696 01d2 EFE7     		b	.L2160
 50697              	.LVL5487:
 50698              	.L2159:
1930:Core/Src/lz4.c ****         }
 50699              		.loc 1 1930 20 view .LVU16575
 50700              	.LBE6439:
 50701              	.LBE6440:
2186:Core/Src/lz4.c ****                 length += addl;
 50702              		.loc 1 2186 42 is_stmt 1 view .LVU16576
 50703 01d4 3700     		movs	r7, r6
 50704              	.LVL5488:
2186:Core/Src/lz4.c ****                 length += addl;
 50705              		.loc 1 2186 42 is_stmt 0 view .LVU16577
 50706 01d6 20E0     		b	.L2163
 50707              	.LVL5489:
 50708              	.L2204:
2186:Core/Src/lz4.c ****                 length += addl;
 50709              		.loc 1 2186 42 view .LVU16578
 50710 01d8 4D46     		mov	r5, r9
 50711              	.LVL5490:
 50712              	.L2165:
2186:Core/Src/lz4.c ****                 length += addl;
 50713              		.loc 1 2186 42 view .LVU16579
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1221


 50714              	.LBE6436:
 50715              	.LBB6441:
 50716              	.LBB6442:
 452:Core/Src/lz4.c **** }
 50717              		.loc 1 452 5 is_stmt 1 view .LVU16580
 452:Core/Src/lz4.c **** }
 50718              		.loc 1 452 10 view .LVU16581
 50719 01da 0822     		movs	r2, #8
 50720 01dc 3100     		movs	r1, r6
 50721 01de 2000     		movs	r0, r4
 50722 01e0 FFF7FEFF 		bl	memcpy
 50723              	.LVL5491:
 452:Core/Src/lz4.c **** }
 50724              		.loc 1 452 29 view .LVU16582
 452:Core/Src/lz4.c **** }
 50725              		.loc 1 452 30 is_stmt 0 view .LVU16583
 50726 01e4 0834     		adds	r4, r4, #8
 50727              	.LVL5492:
 452:Core/Src/lz4.c **** }
 50728              		.loc 1 452 35 is_stmt 1 view .LVU16584
 452:Core/Src/lz4.c **** }
 50729              		.loc 1 452 36 is_stmt 0 view .LVU16585
 50730 01e6 0836     		adds	r6, r6, #8
 50731              	.LVL5493:
 452:Core/Src/lz4.c **** }
 50732              		.loc 1 452 49 is_stmt 1 view .LVU16586
 452:Core/Src/lz4.c **** }
 50733              		.loc 1 452 5 is_stmt 0 view .LVU16587
 50734 01e8 A542     		cmp	r5, r4
 50735 01ea F6D8     		bhi	.L2165
 50736 01ec 66E7     		b	.L2169
 50737              	.LVL5494:
 50738              	.L2210:
 452:Core/Src/lz4.c **** }
 50739              		.loc 1 452 5 view .LVU16588
 50740              	.LBE6442:
 50741              	.LBE6441:
 50742              	.LBB6443:
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 50743              		.loc 1 2263 17 is_stmt 1 view .LVU16589
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 50744              		.loc 1 2263 37 is_stmt 0 view .LVU16590
 50745 01ee 019B     		ldr	r3, [sp, #4]
 50746 01f0 191F     		subs	r1, r3, #4
 50747              	.LVL5495:
 50748              	.LBB6444:
 50749              	.LBI6444:
1911:Core/Src/lz4.c ****                      int initial_check)
 50750              		.loc 1 1911 1 is_stmt 1 view .LVU16591
 50751              	.LBB6445:
1914:Core/Src/lz4.c ****     assert(ip != NULL);
 50752              		.loc 1 1914 5 view .LVU16592
1915:Core/Src/lz4.c ****     assert(*ip !=  NULL);
 50753              		.loc 1 1915 5 view .LVU16593
1916:Core/Src/lz4.c ****     assert(ilimit != NULL);
 50754              		.loc 1 1916 5 view .LVU16594
1917:Core/Src/lz4.c ****     if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1222


 50755              		.loc 1 1917 5 view .LVU16595
1918:Core/Src/lz4.c ****         return rvl_error;
 50756              		.loc 1 1918 5 view .LVU16596
 50757              	.LBE6445:
 50758              	.LBE6444:
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 50759              		.loc 1 2263 37 is_stmt 0 view .LVU16597
 50760 01f2 0023     		movs	r3, #0
 50761              	.LVL5496:
 50762              	.L2172:
 50763              	.LBB6448:
 50764              	.LBB6446:
1921:Core/Src/lz4.c ****         s = **ip;
 50765              		.loc 1 1921 5 is_stmt 1 view .LVU16598
1922:Core/Src/lz4.c ****         (*ip)++;
 50766              		.loc 1 1922 9 view .LVU16599
1922:Core/Src/lz4.c ****         (*ip)++;
 50767              		.loc 1 1922 13 is_stmt 0 view .LVU16600
 50768 01f4 3A78     		ldrb	r2, [r7]
 50769              	.LVL5497:
1923:Core/Src/lz4.c ****         length += s;
 50770              		.loc 1 1923 9 is_stmt 1 view .LVU16601
1923:Core/Src/lz4.c ****         length += s;
 50771              		.loc 1 1923 14 is_stmt 0 view .LVU16602
 50772 01f6 0137     		adds	r7, r7, #1
 50773              	.LVL5498:
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 50774              		.loc 1 1924 9 is_stmt 1 view .LVU16603
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 50775              		.loc 1 1924 16 is_stmt 0 view .LVU16604
 50776 01f8 9B18     		adds	r3, r3, r2
 50777              	.LVL5499:
1925:Core/Src/lz4.c ****             return rvl_error;
 50778              		.loc 1 1925 9 is_stmt 1 view .LVU16605
1925:Core/Src/lz4.c ****             return rvl_error;
 50779              		.loc 1 1925 12 is_stmt 0 view .LVU16606
 50780 01fa B942     		cmp	r1, r7
 50781 01fc 04D3     		bcc	.L2201
1929:Core/Src/lz4.c ****             return rvl_error;
 50782              		.loc 1 1929 9 is_stmt 1 view .LVU16607
1929:Core/Src/lz4.c ****             return rvl_error;
 50783              		.loc 1 1929 12 is_stmt 0 view .LVU16608
 50784 01fe 002B     		cmp	r3, #0
 50785 0200 0FDB     		blt	.L2202
1932:Core/Src/lz4.c **** 
 50786              		.loc 1 1932 13 is_stmt 1 view .LVU16609
1932:Core/Src/lz4.c **** 
 50787              		.loc 1 1932 5 is_stmt 0 view .LVU16610
 50788 0202 FF2A     		cmp	r2, #255
 50789 0204 F6D0     		beq	.L2172
 50790 0206 01E0     		b	.L2171
 50791              	.L2201:
1926:Core/Src/lz4.c ****         }
 50792              		.loc 1 1926 20 view .LVU16611
 50793 0208 0123     		movs	r3, #1
 50794              	.LVL5500:
1926:Core/Src/lz4.c ****         }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1223


 50795              		.loc 1 1926 20 view .LVU16612
 50796 020a 5B42     		rsbs	r3, r3, #0
 50797              	.L2171:
 50798              	.LVL5501:
1926:Core/Src/lz4.c ****         }
 50799              		.loc 1 1926 20 view .LVU16613
 50800              	.LBE6446:
 50801              	.LBE6448:
2264:Core/Src/lz4.c ****                 length += addl;
 50802              		.loc 1 2264 17 is_stmt 1 view .LVU16614
2264:Core/Src/lz4.c ****                 length += addl;
 50803              		.loc 1 2264 20 is_stmt 0 view .LVU16615
 50804 020c 5A1C     		adds	r2, r3, #1
 50805 020e 04D0     		beq	.L2163
2265:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow d
 50806              		.loc 1 2265 17 is_stmt 1 view .LVU16616
2265:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow d
 50807              		.loc 1 2265 24 is_stmt 0 view .LVU16617
 50808 0210 E418     		adds	r4, r4, r3
 50809              	.LVL5502:
2266:Core/Src/lz4.c ****             }
 50810              		.loc 1 2266 17 is_stmt 1 view .LVU16618
2266:Core/Src/lz4.c ****             }
 50811              		.loc 1 2266 21 is_stmt 0 view .LVU16619
 50812 0212 6319     		adds	r3, r4, r5
 50813              	.LVL5503:
2266:Core/Src/lz4.c ****             }
 50814              		.loc 1 2266 20 view .LVU16620
 50815 0214 9D42     		cmp	r5, r3
 50816 0216 00D8     		bhi	.LCB65336
 50817 0218 5DE7     		b	.L2170	@long jump
 50818              	.LCB65336:
 50819              	.LVL5504:
 50820              	.L2163:
2266:Core/Src/lz4.c ****             }
 50821              		.loc 1 2266 20 view .LVU16621
 50822              	.LBE6443:
2360:Core/Src/lz4.c ****     }
 50823              		.loc 1 2360 9 is_stmt 1 view .LVU16622
2360:Core/Src/lz4.c ****     }
 50824              		.loc 1 2360 16 is_stmt 0 view .LVU16623
 50825 021a 059B     		ldr	r3, [sp, #20]
 50826 021c D81B     		subs	r0, r3, r7
2360:Core/Src/lz4.c ****     }
 50827              		.loc 1 2360 48 view .LVU16624
 50828 021e 0138     		subs	r0, r0, #1
 50829 0220 41E0     		b	.L2150
 50830              	.LVL5505:
 50831              	.L2202:
 50832              	.LBB6450:
 50833              	.LBB6449:
 50834              	.LBB6447:
1930:Core/Src/lz4.c ****         }
 50835              		.loc 1 1930 20 view .LVU16625
 50836 0222 0123     		movs	r3, #1
 50837              	.LVL5506:
1930:Core/Src/lz4.c ****         }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1224


 50838              		.loc 1 1930 20 view .LVU16626
 50839 0224 5B42     		rsbs	r3, r3, #0
 50840 0226 F1E7     		b	.L2171
 50841              	.LVL5507:
 50842              	.L2211:
1930:Core/Src/lz4.c ****         }
 50843              		.loc 1 1930 20 view .LVU16627
 50844              	.LBE6447:
 50845              	.LBE6449:
 50846              	.LBE6450:
2278:Core/Src/lz4.c ****                     else goto _output_error;   /* doesn't respect parsing restriction */
 50847              		.loc 1 2278 21 is_stmt 1 view .LVU16628
2278:Core/Src/lz4.c ****                     else goto _output_error;   /* doesn't respect parsing restriction */
 50848              		.loc 1 2278 42 view .LVU16629
2278:Core/Src/lz4.c ****                     else goto _output_error;   /* doesn't respect parsing restriction */
 50849              		.loc 1 2278 51 is_stmt 0 view .LVU16630
 50850 0228 5346     		mov	r3, r10
 50851 022a 5B1B     		subs	r3, r3, r5
2278:Core/Src/lz4.c ****                     else goto _output_error;   /* doesn't respect parsing restriction */
 50852              		.loc 1 2278 49 view .LVU16631
 50853 022c 9845     		cmp	r8, r3
 50854 022e 00D8     		bhi	.LCB65394
 50855 0230 66E7     		b	.L2175	@long jump
 50856              	.LCB65394:
 50857 0232 9846     		mov	r8, r3
 50858              	.LVL5508:
2278:Core/Src/lz4.c ****                     else goto _output_error;   /* doesn't respect parsing restriction */
 50859              		.loc 1 2278 49 view .LVU16632
 50860 0234 64E7     		b	.L2175
 50861              	.LVL5509:
 50862              	.L2177:
 50863              	.LBB6451:
2288:Core/Src/lz4.c ****                     size_t const restSize = length - copySize;
 50864              		.loc 1 2288 21 is_stmt 1 view .LVU16633
2289:Core/Src/lz4.c ****                     LZ4_memcpy(op, dictEnd - copySize, copySize);
 50865              		.loc 1 2289 21 view .LVU16634
2289:Core/Src/lz4.c ****                     LZ4_memcpy(op, dictEnd - copySize, copySize);
 50866              		.loc 1 2289 34 is_stmt 0 view .LVU16635
 50867 0236 4346     		mov	r3, r8
 50868              	.LVL5510:
2289:Core/Src/lz4.c ****                     LZ4_memcpy(op, dictEnd - copySize, copySize);
 50869              		.loc 1 2289 34 view .LVU16636
 50870 0238 1E1B     		subs	r6, r3, r4
 50871              	.LVL5511:
2290:Core/Src/lz4.c ****                     op += copySize;
 50872              		.loc 1 2290 21 is_stmt 1 view .LVU16637
 50873 023a 119B     		ldr	r3, [sp, #68]
 50874 023c 191B     		subs	r1, r3, r4
 50875 023e 2200     		movs	r2, r4
 50876 0240 2800     		movs	r0, r5
 50877 0242 FFF7FEFF 		bl	memcpy
 50878              	.LVL5512:
2291:Core/Src/lz4.c ****                     if (restSize > (size_t)(op - lowPrefix)) {  /* overlap copy */
 50879              		.loc 1 2291 21 view .LVU16638
2291:Core/Src/lz4.c ****                     if (restSize > (size_t)(op - lowPrefix)) {  /* overlap copy */
 50880              		.loc 1 2291 24 is_stmt 0 view .LVU16639
 50881 0246 2C19     		adds	r4, r5, r4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1225


 50882              	.LVL5513:
2292:Core/Src/lz4.c ****                         BYTE* const endOfMatch = op + restSize;
 50883              		.loc 1 2292 21 is_stmt 1 view .LVU16640
2292:Core/Src/lz4.c ****                         BYTE* const endOfMatch = op + restSize;
 50884              		.loc 1 2292 48 is_stmt 0 view .LVU16641
 50885 0248 5B46     		mov	r3, fp
 50886 024a E31A     		subs	r3, r4, r3
2292:Core/Src/lz4.c ****                         BYTE* const endOfMatch = op + restSize;
 50887              		.loc 1 2292 24 view .LVU16642
 50888 024c 9E42     		cmp	r6, r3
 50889 024e 07D8     		bhi	.L2212
2297:Core/Src/lz4.c ****                         op += restSize;
 50890              		.loc 1 2297 25 is_stmt 1 view .LVU16643
 50891 0250 3200     		movs	r2, r6
 50892 0252 5946     		mov	r1, fp
 50893 0254 2000     		movs	r0, r4
 50894 0256 FFF7FEFF 		bl	memcpy
 50895              	.LVL5514:
2298:Core/Src/lz4.c ****                 }   }
 50896              		.loc 1 2298 25 view .LVU16644
2298:Core/Src/lz4.c ****                 }   }
 50897              		.loc 1 2298 28 is_stmt 0 view .LVU16645
 50898 025a 2C00     		movs	r4, r5
 50899              	.LVL5515:
2298:Core/Src/lz4.c ****                 }   }
 50900              		.loc 1 2298 28 view .LVU16646
 50901 025c 4444     		add	r4, r4, r8
 50902              	.LVL5516:
2298:Core/Src/lz4.c ****                 }   }
 50903              		.loc 1 2298 28 view .LVU16647
 50904              	.LBE6451:
2300:Core/Src/lz4.c ****             }
 50905              		.loc 1 2300 17 is_stmt 1 view .LVU16648
 50906 025e 5CE7     		b	.L2154
 50907              	.L2212:
 50908              	.LBB6453:
 50909              	.LBB6452:
2293:Core/Src/lz4.c ****                         const BYTE* copyFrom = lowPrefix;
 50910              		.loc 1 2293 25 view .LVU16649
2293:Core/Src/lz4.c ****                         const BYTE* copyFrom = lowPrefix;
 50911              		.loc 1 2293 37 is_stmt 0 view .LVU16650
 50912 0260 4544     		add	r5, r5, r8
 50913              	.LVL5517:
2294:Core/Src/lz4.c ****                         while (op < endOfMatch) *op++ = *copyFrom++;
 50914              		.loc 1 2294 25 is_stmt 1 view .LVU16651
2295:Core/Src/lz4.c ****                     } else {
 50915              		.loc 1 2295 25 view .LVU16652
2294:Core/Src/lz4.c ****                         while (op < endOfMatch) *op++ = *copyFrom++;
 50916              		.loc 1 2294 37 is_stmt 0 view .LVU16653
 50917 0262 5B46     		mov	r3, fp
2295:Core/Src/lz4.c ****                     } else {
 50918              		.loc 1 2295 31 view .LVU16654
 50919 0264 03E0     		b	.L2180
 50920              	.LVL5518:
 50921              	.L2181:
2295:Core/Src/lz4.c ****                     } else {
 50922              		.loc 1 2295 49 is_stmt 1 view .LVU16655
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1226


2295:Core/Src/lz4.c ****                     } else {
 50923              		.loc 1 2295 57 is_stmt 0 view .LVU16656
 50924 0266 1A78     		ldrb	r2, [r3]
2295:Core/Src/lz4.c ****                     } else {
 50925              		.loc 1 2295 55 view .LVU16657
 50926 0268 2270     		strb	r2, [r4]
2295:Core/Src/lz4.c ****                     } else {
 50927              		.loc 1 2295 66 view .LVU16658
 50928 026a 0133     		adds	r3, r3, #1
 50929              	.LVL5519:
2295:Core/Src/lz4.c ****                     } else {
 50930              		.loc 1 2295 52 view .LVU16659
 50931 026c 0134     		adds	r4, r4, #1
 50932              	.LVL5520:
 50933              	.L2180:
2295:Core/Src/lz4.c ****                     } else {
 50934              		.loc 1 2295 31 is_stmt 1 view .LVU16660
 50935 026e A542     		cmp	r5, r4
 50936 0270 F9D8     		bhi	.L2181
2295:Core/Src/lz4.c ****                     } else {
 50937              		.loc 1 2295 31 is_stmt 0 view .LVU16661
 50938 0272 52E7     		b	.L2154
 50939              	.LVL5521:
 50940              	.L2174:
2295:Core/Src/lz4.c ****                     } else {
 50941              		.loc 1 2295 31 view .LVU16662
 50942              	.LBE6452:
 50943              	.LBE6453:
2302:Core/Src/lz4.c **** 
 50944              		.loc 1 2302 13 is_stmt 1 view .LVU16663
2305:Core/Src/lz4.c **** 
 50945              		.loc 1 2305 13 view .LVU16664
2305:Core/Src/lz4.c **** 
 50946              		.loc 1 2305 17 is_stmt 0 view .LVU16665
 50947 0274 4346     		mov	r3, r8
 50948 0276 EC18     		adds	r4, r5, r3
 50949              	.LVL5522:
2308:Core/Src/lz4.c ****             if (partialDecoding && (cpy > oend-MATCH_SAFEGUARD_DISTANCE)) {
 50950              		.loc 1 2308 13 is_stmt 1 view .LVU16666
2309:Core/Src/lz4.c ****                 size_t const mlen = MIN(length, (size_t)(oend-op));
 50951              		.loc 1 2309 13 view .LVU16667
2309:Core/Src/lz4.c ****                 size_t const mlen = MIN(length, (size_t)(oend-op));
 50952              		.loc 1 2309 47 is_stmt 0 view .LVU16668
 50953 0278 5346     		mov	r3, r10
 50954 027a 0C3B     		subs	r3, r3, #12
2309:Core/Src/lz4.c ****                 size_t const mlen = MIN(length, (size_t)(oend-op));
 50955              		.loc 1 2309 33 view .LVU16669
 50956 027c 9C42     		cmp	r4, r3
 50957 027e 20D9     		bls	.L2182
 50958              	.LBB6454:
2310:Core/Src/lz4.c ****                 const BYTE* const matchEnd = match + mlen;
 50959              		.loc 1 2310 17 is_stmt 1 view .LVU16670
2310:Core/Src/lz4.c ****                 const BYTE* const matchEnd = match + mlen;
 50960              		.loc 1 2310 37 is_stmt 0 view .LVU16671
 50961 0280 5346     		mov	r3, r10
 50962 0282 5B1B     		subs	r3, r3, r5
2310:Core/Src/lz4.c ****                 const BYTE* const matchEnd = match + mlen;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1227


 50963              		.loc 1 2310 30 view .LVU16672
 50964 0284 4246     		mov	r2, r8
 50965 0286 9A42     		cmp	r2, r3
 50966 0288 00D9     		bls	.L2183
 50967              	.LVL5523:
2310:Core/Src/lz4.c ****                 const BYTE* const matchEnd = match + mlen;
 50968              		.loc 1 2310 30 view .LVU16673
 50969 028a 1A00     		movs	r2, r3
 50970              	.LVL5524:
 50971              	.L2183:
2311:Core/Src/lz4.c ****                 BYTE* const copyEnd = op + mlen;
 50972              		.loc 1 2311 17 is_stmt 1 view .LVU16674
2311:Core/Src/lz4.c ****                 BYTE* const copyEnd = op + mlen;
 50973              		.loc 1 2311 35 is_stmt 0 view .LVU16675
 50974 028c B318     		adds	r3, r6, r2
2312:Core/Src/lz4.c ****                 if (matchEnd > op) {   /* overlap copy */
 50975              		.loc 1 2312 17 is_stmt 1 view .LVU16676
2312:Core/Src/lz4.c ****                 if (matchEnd > op) {   /* overlap copy */
 50976              		.loc 1 2312 29 is_stmt 0 view .LVU16677
 50977 028e AC18     		adds	r4, r5, r2
 50978              	.LVL5525:
2313:Core/Src/lz4.c ****                     while (op < copyEnd) { *op++ = *match++; }
 50979              		.loc 1 2313 17 is_stmt 1 view .LVU16678
2313:Core/Src/lz4.c ****                     while (op < copyEnd) { *op++ = *match++; }
 50980              		.loc 1 2313 20 is_stmt 0 view .LVU16679
 50981 0290 9D42     		cmp	r5, r3
 50982 0292 13D3     		bcc	.L2184
2316:Core/Src/lz4.c ****                 }
 50983              		.loc 1 2316 21 is_stmt 1 view .LVU16680
 50984 0294 3100     		movs	r1, r6
 50985 0296 2800     		movs	r0, r5
 50986 0298 FFF7FEFF 		bl	memcpy
 50987              	.LVL5526:
 50988              	.L2187:
2318:Core/Src/lz4.c ****                 if (op == oend) { break; }
 50989              		.loc 1 2318 17 view .LVU16681
2319:Core/Src/lz4.c ****                 continue;
 50990              		.loc 1 2319 17 view .LVU16682
2319:Core/Src/lz4.c ****                 continue;
 50991              		.loc 1 2319 20 is_stmt 0 view .LVU16683
 50992 029c A245     		cmp	r10, r4
 50993 029e 00D0     		beq	.LCB65554
 50994 02a0 3BE7     		b	.L2154	@long jump
 50995              	.LCB65554:
 50996              	.LVL5527:
 50997              	.L2168:
2319:Core/Src/lz4.c ****                 continue;
 50998              		.loc 1 2319 20 view .LVU16684
 50999              	.LBE6454:
2355:Core/Src/lz4.c ****         return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 51000              		.loc 1 2355 9 is_stmt 1 view .LVU16685
2355:Core/Src/lz4.c ****         return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 51001              		.loc 1 2355 65 view .LVU16686
2356:Core/Src/lz4.c **** 
 51002              		.loc 1 2356 9 view .LVU16687
2356:Core/Src/lz4.c **** 
 51003              		.loc 1 2356 16 is_stmt 0 view .LVU16688
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1228


 51004 02a2 5B46     		mov	r3, fp
 51005 02a4 E01A     		subs	r0, r4, r3
 51006              	.LVL5528:
 51007              	.L2150:
2356:Core/Src/lz4.c **** 
 51008              		.loc 1 2356 16 view .LVU16689
 51009              	.LBE6434:
 51010              	.LBE6433:
 51011              	.LBE6432:
2459:Core/Src/lz4.c **** 
 51012              		.loc 1 2459 1 view .LVU16690
 51013 02a6 07B0     		add	sp, sp, #28
 51014              		@ sp needed
 51015              	.LVL5529:
2459:Core/Src/lz4.c **** 
 51016              		.loc 1 2459 1 view .LVU16691
 51017 02a8 F0BC     		pop	{r4, r5, r6, r7}
 51018 02aa BB46     		mov	fp, r7
 51019 02ac B246     		mov	r10, r6
 51020 02ae A946     		mov	r9, r5
 51021 02b0 A046     		mov	r8, r4
 51022 02b2 F0BD     		pop	{r4, r5, r6, r7, pc}
 51023              	.LVL5530:
 51024              	.L2186:
 51025              	.LBB6462:
 51026              	.LBB6461:
 51027              	.LBB6459:
 51028              	.LBB6455:
2314:Core/Src/lz4.c ****                 } else {
 51029              		.loc 1 2314 44 is_stmt 1 view .LVU16692
2314:Core/Src/lz4.c ****                 } else {
 51030              		.loc 1 2314 52 is_stmt 0 view .LVU16693
 51031 02b4 3378     		ldrb	r3, [r6]
2314:Core/Src/lz4.c ****                 } else {
 51032              		.loc 1 2314 50 view .LVU16694
 51033 02b6 2B70     		strb	r3, [r5]
2314:Core/Src/lz4.c ****                 } else {
 51034              		.loc 1 2314 58 view .LVU16695
 51035 02b8 0136     		adds	r6, r6, #1
 51036              	.LVL5531:
2314:Core/Src/lz4.c ****                 } else {
 51037              		.loc 1 2314 47 view .LVU16696
 51038 02ba 0135     		adds	r5, r5, #1
 51039              	.LVL5532:
 51040              	.L2184:
2314:Core/Src/lz4.c ****                 } else {
 51041              		.loc 1 2314 27 is_stmt 1 view .LVU16697
 51042 02bc AC42     		cmp	r4, r5
 51043 02be F9D8     		bhi	.L2186
2314:Core/Src/lz4.c ****                 } else {
 51044              		.loc 1 2314 27 is_stmt 0 view .LVU16698
 51045 02c0 ECE7     		b	.L2187
 51046              	.LVL5533:
 51047              	.L2182:
2314:Core/Src/lz4.c ****                 } else {
 51048              		.loc 1 2314 27 view .LVU16699
 51049              	.LBE6455:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1229


2323:Core/Src/lz4.c ****                 LZ4_write32(op, 0);   /* silence msan warning when offset==0 */
 51050              		.loc 1 2323 13 is_stmt 1 view .LVU16700
2323:Core/Src/lz4.c ****                 LZ4_write32(op, 0);   /* silence msan warning when offset==0 */
 51051              		.loc 1 2323 16 is_stmt 0 view .LVU16701
 51052 02c2 029B     		ldr	r3, [sp, #8]
 51053 02c4 072B     		cmp	r3, #7
 51054 02c6 1BD9     		bls	.L2213
2333:Core/Src/lz4.c ****                 match += 8;
 51055              		.loc 1 2333 17 is_stmt 1 view .LVU16702
 51056 02c8 0822     		movs	r2, #8
 51057 02ca 3100     		movs	r1, r6
 51058 02cc 2800     		movs	r0, r5
 51059 02ce FFF7FEFF 		bl	memcpy
 51060              	.LVL5534:
2334:Core/Src/lz4.c ****             }
 51061              		.loc 1 2334 17 view .LVU16703
2334:Core/Src/lz4.c ****             }
 51062              		.loc 1 2334 23 is_stmt 0 view .LVU16704
 51063 02d2 0836     		adds	r6, r6, #8
 51064              	.LVL5535:
 51065              	.L2189:
2336:Core/Src/lz4.c **** 
 51066              		.loc 1 2336 13 is_stmt 1 view .LVU16705
2336:Core/Src/lz4.c **** 
 51067              		.loc 1 2336 16 is_stmt 0 view .LVU16706
 51068 02d4 2800     		movs	r0, r5
 51069 02d6 0830     		adds	r0, r0, #8
 51070              	.LVL5536:
2338:Core/Src/lz4.c ****                 BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 51071              		.loc 1 2338 13 is_stmt 1 view .LVU16707
2348:Core/Src/lz4.c ****                 if (length > 16)  { LZ4_wildCopy8(op+8, match+8, cpy); }
 51072              		.loc 1 2348 17 view .LVU16708
 51073 02d8 0822     		movs	r2, #8
 51074 02da 3100     		movs	r1, r6
 51075 02dc FFF7FEFF 		bl	memcpy
 51076              	.LVL5537:
2349:Core/Src/lz4.c ****             }
 51077              		.loc 1 2349 17 view .LVU16709
2349:Core/Src/lz4.c ****             }
 51078              		.loc 1 2349 20 is_stmt 0 view .LVU16710
 51079 02e0 4346     		mov	r3, r8
 51080 02e2 102B     		cmp	r3, #16
 51081 02e4 00D8     		bhi	.LCB65709
 51082 02e6 18E7     		b	.L2154	@long jump
 51083              	.LCB65709:
 51084              	.LVL5538:
2349:Core/Src/lz4.c ****             }
 51085              		.loc 1 2349 37 is_stmt 1 view .LVU16711
2349:Core/Src/lz4.c ****             }
 51086              		.loc 1 2349 53 is_stmt 0 view .LVU16712
 51087 02e8 1035     		adds	r5, r5, #16
2349:Core/Src/lz4.c ****             }
 51088              		.loc 1 2349 62 view .LVU16713
 51089 02ea 0836     		adds	r6, r6, #8
 51090              	.LVL5539:
 51091              	.LBB6456:
 51092              	.LBI6456:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1230


 446:Core/Src/lz4.c **** {
 51093              		.loc 1 446 6 is_stmt 1 view .LVU16714
 51094              	.LBB6457:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 51095              		.loc 1 448 5 view .LVU16715
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 51096              		.loc 1 449 5 view .LVU16716
 450:Core/Src/lz4.c **** 
 51097              		.loc 1 450 5 view .LVU16717
 51098              	.L2190:
 452:Core/Src/lz4.c **** }
 51099              		.loc 1 452 5 view .LVU16718
 452:Core/Src/lz4.c **** }
 51100              		.loc 1 452 10 view .LVU16719
 51101 02ec 0822     		movs	r2, #8
 51102 02ee 3100     		movs	r1, r6
 51103 02f0 2800     		movs	r0, r5
 51104 02f2 FFF7FEFF 		bl	memcpy
 51105              	.LVL5540:
 452:Core/Src/lz4.c **** }
 51106              		.loc 1 452 29 view .LVU16720
 452:Core/Src/lz4.c **** }
 51107              		.loc 1 452 30 is_stmt 0 view .LVU16721
 51108 02f6 0835     		adds	r5, r5, #8
 51109              	.LVL5541:
 452:Core/Src/lz4.c **** }
 51110              		.loc 1 452 35 is_stmt 1 view .LVU16722
 452:Core/Src/lz4.c **** }
 51111              		.loc 1 452 36 is_stmt 0 view .LVU16723
 51112 02f8 0836     		adds	r6, r6, #8
 51113              	.LVL5542:
 452:Core/Src/lz4.c **** }
 51114              		.loc 1 452 49 is_stmt 1 view .LVU16724
 452:Core/Src/lz4.c **** }
 51115              		.loc 1 452 5 is_stmt 0 view .LVU16725
 51116 02fa AC42     		cmp	r4, r5
 51117 02fc F6D8     		bhi	.L2190
 51118 02fe 0CE7     		b	.L2154
 51119              	.LVL5543:
 51120              	.L2213:
 452:Core/Src/lz4.c **** }
 51121              		.loc 1 452 5 view .LVU16726
 51122              	.LBE6457:
 51123              	.LBE6456:
2324:Core/Src/lz4.c ****                 op[0] = match[0];
 51124              		.loc 1 2324 17 is_stmt 1 view .LVU16727
 51125 0300 0021     		movs	r1, #0
 51126 0302 2800     		movs	r0, r5
 51127 0304 FFF7FEFF 		bl	LZ4_write32
 51128              	.LVL5544:
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 51129              		.loc 1 2325 17 view .LVU16728
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 51130              		.loc 1 2325 30 is_stmt 0 view .LVU16729
 51131 0308 3378     		ldrb	r3, [r6]
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 51132              		.loc 1 2325 23 view .LVU16730
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1231


 51133 030a 2B70     		strb	r3, [r5]
2326:Core/Src/lz4.c ****                 op[2] = match[2];
 51134              		.loc 1 2326 17 is_stmt 1 view .LVU16731
2326:Core/Src/lz4.c ****                 op[2] = match[2];
 51135              		.loc 1 2326 23 is_stmt 0 view .LVU16732
 51136 030c 7378     		ldrb	r3, [r6, #1]
 51137 030e 6B70     		strb	r3, [r5, #1]
2327:Core/Src/lz4.c ****                 op[3] = match[3];
 51138              		.loc 1 2327 17 is_stmt 1 view .LVU16733
2327:Core/Src/lz4.c ****                 op[3] = match[3];
 51139              		.loc 1 2327 23 is_stmt 0 view .LVU16734
 51140 0310 B378     		ldrb	r3, [r6, #2]
 51141 0312 AB70     		strb	r3, [r5, #2]
2328:Core/Src/lz4.c ****                 match += inc32table[offset];
 51142              		.loc 1 2328 17 is_stmt 1 view .LVU16735
2328:Core/Src/lz4.c ****                 match += inc32table[offset];
 51143              		.loc 1 2328 23 is_stmt 0 view .LVU16736
 51144 0314 F378     		ldrb	r3, [r6, #3]
 51145 0316 EB70     		strb	r3, [r5, #3]
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 51146              		.loc 1 2329 17 is_stmt 1 view .LVU16737
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 51147              		.loc 1 2329 36 is_stmt 0 view .LVU16738
 51148 0318 029B     		ldr	r3, [sp, #8]
 51149 031a 9B00     		lsls	r3, r3, #2
 51150 031c 1A00     		movs	r2, r3
 51151 031e 104B     		ldr	r3, .L2214
 51152 0320 0292     		str	r2, [sp, #8]
 51153              	.LVL5545:
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 51154              		.loc 1 2329 36 view .LVU16739
 51155 0322 D158     		ldr	r1, [r2, r3]
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 51156              		.loc 1 2329 23 view .LVU16740
 51157 0324 B146     		mov	r9, r6
 51158 0326 8944     		add	r9, r9, r1
 51159              	.LVL5546:
2330:Core/Src/lz4.c ****                 match -= dec64table[offset];
 51160              		.loc 1 2330 17 is_stmt 1 view .LVU16741
 51161 0328 281D     		adds	r0, r5, #4
 51162 032a 0422     		movs	r2, #4
 51163 032c 4946     		mov	r1, r9
 51164 032e FFF7FEFF 		bl	memcpy
 51165              	.LVL5547:
2331:Core/Src/lz4.c ****             } else {
 51166              		.loc 1 2331 17 view .LVU16742
2331:Core/Src/lz4.c ****             } else {
 51167              		.loc 1 2331 36 is_stmt 0 view .LVU16743
 51168 0332 0C4B     		ldr	r3, .L2214+4
 51169 0334 029A     		ldr	r2, [sp, #8]
 51170 0336 D658     		ldr	r6, [r2, r3]
2331:Core/Src/lz4.c ****             } else {
 51171              		.loc 1 2331 23 view .LVU16744
 51172 0338 4B46     		mov	r3, r9
 51173 033a 9E1B     		subs	r6, r3, r6
 51174              	.LVL5548:
2331:Core/Src/lz4.c ****             } else {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1232


 51175              		.loc 1 2331 23 view .LVU16745
 51176 033c CAE7     		b	.L2189
 51177              	.LVL5549:
 51178              	.L2199:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 51179              		.loc 1 2240 20 view .LVU16746
 51180 033e 2C00     		movs	r4, r5
 51181 0340 AFE7     		b	.L2168
 51182              	.L2209:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 51183              		.loc 1 2240 20 view .LVU16747
 51184 0342 2C00     		movs	r4, r5
 51185 0344 ADE7     		b	.L2168
 51186              	.LVL5550:
 51187              	.L2197:
 51188              	.LBB6458:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 51189              		.loc 1 2240 20 view .LVU16748
 51190 0346 3700     		movs	r7, r6
 51191              	.LVL5551:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 51192              		.loc 1 2240 20 view .LVU16749
 51193 0348 67E7     		b	.L2163
 51194              	.LVL5552:
 51195              	.L2191:
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 51196              		.loc 1 2240 20 view .LVU16750
 51197              	.LBE6458:
 51198              	.LBE6459:
1957:Core/Src/lz4.c **** 
 51199              		.loc 1 1957 53 view .LVU16751
 51200 034a 0120     		movs	r0, #1
 51201              	.LVL5553:
1957:Core/Src/lz4.c **** 
 51202              		.loc 1 1957 53 view .LVU16752
 51203 034c 4042     		rsbs	r0, r0, #0
 51204 034e AAE7     		b	.L2150
 51205              	.LVL5554:
 51206              	.L2192:
1957:Core/Src/lz4.c **** 
 51207              		.loc 1 1957 53 view .LVU16753
 51208 0350 0120     		movs	r0, #1
 51209              	.LVL5555:
1957:Core/Src/lz4.c **** 
 51210              		.loc 1 1957 53 view .LVU16754
 51211 0352 4042     		rsbs	r0, r0, #0
 51212 0354 A7E7     		b	.L2150
 51213              	.LVL5556:
 51214              	.L2193:
 51215              	.LBB6460:
1987:Core/Src/lz4.c ****             return ((srcSize==1) && (*ip==0)) ? 0 : -1;
 51216              		.loc 1 1987 41 view .LVU16755
 51217 0356 0020     		movs	r0, #0
 51218 0358 A5E7     		b	.L2150
 51219              	.L2194:
1990:Core/Src/lz4.c **** 
 51220              		.loc 1 1990 44 view .LVU16756
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1233


 51221 035a 0120     		movs	r0, #1
 51222 035c 4042     		rsbs	r0, r0, #0
 51223              	.LVL5557:
1990:Core/Src/lz4.c **** 
 51224              		.loc 1 1990 44 view .LVU16757
 51225              	.LBE6460:
 51226              	.LBE6461:
 51227              	.LBE6462:
2456:Core/Src/lz4.c ****                                   partial_decode, usingExtDict,
 51228              		.loc 1 2456 12 view .LVU16758
 51229 035e A2E7     		b	.L2150
 51230              	.L2215:
 51231              		.align	2
 51232              	.L2214:
 51233 0360 00000000 		.word	.LANCHOR0
 51234 0364 00000000 		.word	.LANCHOR1
 51235              		.cfi_endproc
 51236              	.LFE60:
 51238              		.section	.text.LZ4_createStreamDecode,"ax",%progbits
 51239              		.align	1
 51240              		.global	LZ4_createStreamDecode
 51241              		.syntax unified
 51242              		.code	16
 51243              		.thumb_func
 51244              		.fpu softvfp
 51246              	LZ4_createStreamDecode:
 51247              	.LFB63:
2469:Core/Src/lz4.c **** 
2470:Core/Src/lz4.c **** /* The "double dictionary" mode, for use with e.g. ring buffers: the first part
2471:Core/Src/lz4.c ****  * of the dictionary is passed as prefix, and the second via dictStart + dictSize.
2472:Core/Src/lz4.c ****  * These routines are used only once, in LZ4_decompress_*_continue().
2473:Core/Src/lz4.c ****  */
2474:Core/Src/lz4.c **** LZ4_FORCE_INLINE
2475:Core/Src/lz4.c **** int LZ4_decompress_safe_doubleDict(const char* source, char* dest, int compressedSize, int maxOutpu
2476:Core/Src/lz4.c ****                                    size_t prefixSize, const void* dictStart, size_t dictSize)
2477:Core/Src/lz4.c **** {
2478:Core/Src/lz4.c ****     return LZ4_decompress_generic(source, dest, compressedSize, maxOutputSize,
2479:Core/Src/lz4.c ****                                   decode_full_block, usingExtDict,
2480:Core/Src/lz4.c ****                                   (BYTE*)dest-prefixSize, (const BYTE*)dictStart, dictSize);
2481:Core/Src/lz4.c **** }
2482:Core/Src/lz4.c **** 
2483:Core/Src/lz4.c **** /*===== streaming decompression functions =====*/
2484:Core/Src/lz4.c **** 
2485:Core/Src/lz4.c **** #if !defined(LZ4_STATIC_LINKING_ONLY_DISABLE_MEMORY_ALLOCATION)
2486:Core/Src/lz4.c **** LZ4_streamDecode_t* LZ4_createStreamDecode(void)
2487:Core/Src/lz4.c **** {
 51248              		.loc 1 2487 1 is_stmt 1 view -0
 51249              		.cfi_startproc
 51250              		@ args = 0, pretend = 0, frame = 0
 51251              		@ frame_needed = 0, uses_anonymous_args = 0
 51252 0000 10B5     		push	{r4, lr}
 51253              		.cfi_def_cfa_offset 8
 51254              		.cfi_offset 4, -8
 51255              		.cfi_offset 14, -4
 51256              	.LBB6463:
2488:Core/Src/lz4.c ****     LZ4_STATIC_ASSERT(sizeof(LZ4_streamDecode_t) >= sizeof(LZ4_streamDecode_t_internal));
 51257              		.loc 1 2488 5 view .LVU16760
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1234


 51258              	.LBE6463:
 51259              		.loc 1 2488 89 view .LVU16761
2489:Core/Src/lz4.c ****     return (LZ4_streamDecode_t*) ALLOC_AND_ZERO(sizeof(LZ4_streamDecode_t));
 51260              		.loc 1 2489 5 view .LVU16762
 51261              		.loc 1 2489 34 is_stmt 0 view .LVU16763
 51262 0002 2021     		movs	r1, #32
 51263 0004 0120     		movs	r0, #1
 51264 0006 FFF7FEFF 		bl	calloc
 51265              	.LVL5558:
2490:Core/Src/lz4.c **** }
 51266              		.loc 1 2490 1 view .LVU16764
 51267              		@ sp needed
 51268 000a 10BD     		pop	{r4, pc}
 51269              		.cfi_endproc
 51270              	.LFE63:
 51272              		.section	.text.LZ4_freeStreamDecode,"ax",%progbits
 51273              		.align	1
 51274              		.global	LZ4_freeStreamDecode
 51275              		.syntax unified
 51276              		.code	16
 51277              		.thumb_func
 51278              		.fpu softvfp
 51280              	LZ4_freeStreamDecode:
 51281              	.LVL5559:
 51282              	.LFB64:
2491:Core/Src/lz4.c **** 
2492:Core/Src/lz4.c **** int LZ4_freeStreamDecode (LZ4_streamDecode_t* LZ4_stream)
2493:Core/Src/lz4.c **** {
 51283              		.loc 1 2493 1 is_stmt 1 view -0
 51284              		.cfi_startproc
 51285              		@ args = 0, pretend = 0, frame = 0
 51286              		@ frame_needed = 0, uses_anonymous_args = 0
 51287              		.loc 1 2493 1 is_stmt 0 view .LVU16766
 51288 0000 10B5     		push	{r4, lr}
 51289              		.cfi_def_cfa_offset 8
 51290              		.cfi_offset 4, -8
 51291              		.cfi_offset 14, -4
2494:Core/Src/lz4.c ****     if (LZ4_stream == NULL) { return 0; }  /* support free on NULL */
 51292              		.loc 1 2494 5 is_stmt 1 view .LVU16767
 51293              		.loc 1 2494 8 is_stmt 0 view .LVU16768
 51294 0002 0028     		cmp	r0, #0
 51295 0004 01D0     		beq	.L2218
2495:Core/Src/lz4.c ****     FREEMEM(LZ4_stream);
 51296              		.loc 1 2495 5 is_stmt 1 view .LVU16769
 51297 0006 FFF7FEFF 		bl	free
 51298              	.LVL5560:
2496:Core/Src/lz4.c ****     return 0;
 51299              		.loc 1 2496 5 view .LVU16770
 51300              	.L2218:
2497:Core/Src/lz4.c **** }
 51301              		.loc 1 2497 1 is_stmt 0 view .LVU16771
 51302 000a 0020     		movs	r0, #0
 51303              		@ sp needed
 51304 000c 10BD     		pop	{r4, pc}
 51305              		.cfi_endproc
 51306              	.LFE64:
 51308              		.section	.text.LZ4_setStreamDecode,"ax",%progbits
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1235


 51309              		.align	1
 51310              		.global	LZ4_setStreamDecode
 51311              		.syntax unified
 51312              		.code	16
 51313              		.thumb_func
 51314              		.fpu softvfp
 51316              	LZ4_setStreamDecode:
 51317              	.LVL5561:
 51318              	.LFB65:
2498:Core/Src/lz4.c **** #endif
2499:Core/Src/lz4.c **** 
2500:Core/Src/lz4.c **** /*! LZ4_setStreamDecode() :
2501:Core/Src/lz4.c ****  *  Use this function to instruct where to find the dictionary.
2502:Core/Src/lz4.c ****  *  This function is not necessary if previous data is still available where it was decoded.
2503:Core/Src/lz4.c ****  *  Loading a size of 0 is allowed (same effect as no dictionary).
2504:Core/Src/lz4.c ****  * @return : 1 if OK, 0 if error
2505:Core/Src/lz4.c ****  */
2506:Core/Src/lz4.c **** int LZ4_setStreamDecode (LZ4_streamDecode_t* LZ4_streamDecode, const char* dictionary, int dictSize
2507:Core/Src/lz4.c **** {
 51319              		.loc 1 2507 1 is_stmt 1 view -0
 51320              		.cfi_startproc
 51321              		@ args = 0, pretend = 0, frame = 0
 51322              		@ frame_needed = 0, uses_anonymous_args = 0
 51323              		@ link register save eliminated.
2508:Core/Src/lz4.c ****     LZ4_streamDecode_t_internal* lz4sd = &LZ4_streamDecode->internal_donotuse;
 51324              		.loc 1 2508 5 view .LVU16773
2509:Core/Src/lz4.c ****     lz4sd->prefixSize = (size_t)dictSize;
 51325              		.loc 1 2509 5 view .LVU16774
 51326              		.loc 1 2509 23 is_stmt 0 view .LVU16775
 51327 0000 C260     		str	r2, [r0, #12]
2510:Core/Src/lz4.c ****     if (dictSize) {
 51328              		.loc 1 2510 5 is_stmt 1 view .LVU16776
 51329              		.loc 1 2510 8 is_stmt 0 view .LVU16777
 51330 0002 002A     		cmp	r2, #0
 51331 0004 06D0     		beq	.L2220
2511:Core/Src/lz4.c ****         assert(dictionary != NULL);
 51332              		.loc 1 2511 9 is_stmt 1 view .LVU16778
2512:Core/Src/lz4.c ****         lz4sd->prefixEnd = (const BYTE*) dictionary + dictSize;
 51333              		.loc 1 2512 9 view .LVU16779
 51334              		.loc 1 2512 53 is_stmt 0 view .LVU16780
 51335 0006 8918     		adds	r1, r1, r2
 51336              	.LVL5562:
 51337              		.loc 1 2512 26 view .LVU16781
 51338 0008 4160     		str	r1, [r0, #4]
 51339              	.L2221:
2513:Core/Src/lz4.c ****     } else {
2514:Core/Src/lz4.c ****         lz4sd->prefixEnd = (const BYTE*) dictionary;
2515:Core/Src/lz4.c ****     }
2516:Core/Src/lz4.c ****     lz4sd->externalDict = NULL;
 51340              		.loc 1 2516 5 is_stmt 1 view .LVU16782
 51341              		.loc 1 2516 25 is_stmt 0 view .LVU16783
 51342 000a 0023     		movs	r3, #0
 51343 000c 0360     		str	r3, [r0]
2517:Core/Src/lz4.c ****     lz4sd->extDictSize  = 0;
 51344              		.loc 1 2517 5 is_stmt 1 view .LVU16784
 51345              		.loc 1 2517 25 is_stmt 0 view .LVU16785
 51346 000e 8360     		str	r3, [r0, #8]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1236


2518:Core/Src/lz4.c ****     return 1;
 51347              		.loc 1 2518 5 is_stmt 1 view .LVU16786
2519:Core/Src/lz4.c **** }
 51348              		.loc 1 2519 1 is_stmt 0 view .LVU16787
 51349 0010 0120     		movs	r0, #1
 51350              	.LVL5563:
 51351              		.loc 1 2519 1 view .LVU16788
 51352              		@ sp needed
 51353 0012 7047     		bx	lr
 51354              	.LVL5564:
 51355              	.L2220:
2514:Core/Src/lz4.c ****     }
 51356              		.loc 1 2514 9 is_stmt 1 view .LVU16789
2514:Core/Src/lz4.c ****     }
 51357              		.loc 1 2514 26 is_stmt 0 view .LVU16790
 51358 0014 4160     		str	r1, [r0, #4]
 51359 0016 F8E7     		b	.L2221
 51360              		.cfi_endproc
 51361              	.LFE65:
 51363              		.section	.text.LZ4_decoderRingBufferSize,"ax",%progbits
 51364              		.align	1
 51365              		.global	LZ4_decoderRingBufferSize
 51366              		.syntax unified
 51367              		.code	16
 51368              		.thumb_func
 51369              		.fpu softvfp
 51371              	LZ4_decoderRingBufferSize:
 51372              	.LVL5565:
 51373              	.LFB66:
2520:Core/Src/lz4.c **** 
2521:Core/Src/lz4.c **** /*! LZ4_decoderRingBufferSize() :
2522:Core/Src/lz4.c ****  *  when setting a ring buffer for streaming decompression (optional scenario),
2523:Core/Src/lz4.c ****  *  provides the minimum size of this ring buffer
2524:Core/Src/lz4.c ****  *  to be compatible with any source respecting maxBlockSize condition.
2525:Core/Src/lz4.c ****  *  Note : in a ring buffer scenario,
2526:Core/Src/lz4.c ****  *  blocks are presumed decompressed next to each other.
2527:Core/Src/lz4.c ****  *  When not enough space remains for next block (remainingSize < maxBlockSize),
2528:Core/Src/lz4.c ****  *  decoding resumes from beginning of ring buffer.
2529:Core/Src/lz4.c ****  * @return : minimum ring buffer size,
2530:Core/Src/lz4.c ****  *           or 0 if there is an error (invalid maxBlockSize).
2531:Core/Src/lz4.c ****  */
2532:Core/Src/lz4.c **** int LZ4_decoderRingBufferSize(int maxBlockSize)
2533:Core/Src/lz4.c **** {
 51374              		.loc 1 2533 1 is_stmt 1 view -0
 51375              		.cfi_startproc
 51376              		@ args = 0, pretend = 0, frame = 0
 51377              		@ frame_needed = 0, uses_anonymous_args = 0
 51378              		@ link register save eliminated.
2534:Core/Src/lz4.c ****     if (maxBlockSize < 0) return 0;
 51379              		.loc 1 2534 5 view .LVU16792
 51380              		.loc 1 2534 8 is_stmt 0 view .LVU16793
 51381 0000 0028     		cmp	r0, #0
 51382 0002 0ADB     		blt	.L2225
2535:Core/Src/lz4.c ****     if (maxBlockSize > LZ4_MAX_INPUT_SIZE) return 0;
 51383              		.loc 1 2535 5 is_stmt 1 view .LVU16794
 51384              		.loc 1 2535 8 is_stmt 0 view .LVU16795
 51385 0004 FC23     		movs	r3, #252
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1237


 51386 0006 DB05     		lsls	r3, r3, #23
 51387 0008 9842     		cmp	r0, r3
 51388 000a 08DC     		bgt	.L2226
2536:Core/Src/lz4.c ****     if (maxBlockSize < 16) maxBlockSize = 16;
 51389              		.loc 1 2536 5 is_stmt 1 view .LVU16796
 51390              		.loc 1 2536 8 is_stmt 0 view .LVU16797
 51391 000c 0F28     		cmp	r0, #15
 51392 000e 00DC     		bgt	.L2224
 51393              		.loc 1 2536 41 view .LVU16798
 51394 0010 1020     		movs	r0, #16
 51395              	.LVL5566:
 51396              	.L2224:
2537:Core/Src/lz4.c ****     return LZ4_DECODER_RING_BUFFER_SIZE(maxBlockSize);
 51397              		.loc 1 2537 5 is_stmt 1 view .LVU16799
 51398              		.loc 1 2537 12 is_stmt 0 view .LVU16800
 51399 0012 044B     		ldr	r3, .L2228
 51400 0014 9C46     		mov	ip, r3
 51401 0016 6044     		add	r0, r0, ip
 51402              	.LVL5567:
 51403              	.L2222:
2538:Core/Src/lz4.c **** }
 51404              		.loc 1 2538 1 view .LVU16801
 51405              		@ sp needed
 51406 0018 7047     		bx	lr
 51407              	.LVL5568:
 51408              	.L2225:
2534:Core/Src/lz4.c ****     if (maxBlockSize > LZ4_MAX_INPUT_SIZE) return 0;
 51409              		.loc 1 2534 34 view .LVU16802
 51410 001a 0020     		movs	r0, #0
 51411              	.LVL5569:
2534:Core/Src/lz4.c ****     if (maxBlockSize > LZ4_MAX_INPUT_SIZE) return 0;
 51412              		.loc 1 2534 34 view .LVU16803
 51413 001c FCE7     		b	.L2222
 51414              	.LVL5570:
 51415              	.L2226:
2535:Core/Src/lz4.c ****     if (maxBlockSize < 16) maxBlockSize = 16;
 51416              		.loc 1 2535 51 view .LVU16804
 51417 001e 0020     		movs	r0, #0
 51418              	.LVL5571:
2535:Core/Src/lz4.c ****     if (maxBlockSize < 16) maxBlockSize = 16;
 51419              		.loc 1 2535 51 view .LVU16805
 51420 0020 FAE7     		b	.L2222
 51421              	.L2229:
 51422 0022 C046     		.align	2
 51423              	.L2228:
 51424 0024 0E000100 		.word	65550
 51425              		.cfi_endproc
 51426              	.LFE66:
 51428              		.section	.text.LZ4_decompress_safe_continue,"ax",%progbits
 51429              		.align	1
 51430              		.global	LZ4_decompress_safe_continue
 51431              		.syntax unified
 51432              		.code	16
 51433              		.thumb_func
 51434              		.fpu softvfp
 51436              	LZ4_decompress_safe_continue:
 51437              	.LVL5572:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1238


 51438              	.LFB67:
2539:Core/Src/lz4.c **** 
2540:Core/Src/lz4.c **** /*
2541:Core/Src/lz4.c **** *_continue() :
2542:Core/Src/lz4.c ****     These decoding functions allow decompression of multiple blocks in "streaming" mode.
2543:Core/Src/lz4.c ****     Previously decoded blocks must still be available at the memory position where they were decode
2544:Core/Src/lz4.c ****     If it's not possible, save the relevant part of decoded data into a safe buffer,
2545:Core/Src/lz4.c ****     and indicate where it stands using LZ4_setStreamDecode()
2546:Core/Src/lz4.c **** */
2547:Core/Src/lz4.c **** LZ4_FORCE_O2
2548:Core/Src/lz4.c **** int LZ4_decompress_safe_continue (LZ4_streamDecode_t* LZ4_streamDecode, const char* source, char* d
2549:Core/Src/lz4.c **** {
 51439              		.loc 1 2549 1 is_stmt 1 view -0
 51440              		.cfi_startproc
 51441              		@ args = 4, pretend = 0, frame = 40
 51442              		@ frame_needed = 0, uses_anonymous_args = 0
 51443              		.loc 1 2549 1 is_stmt 0 view .LVU16807
 51444 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 51445              		.cfi_def_cfa_offset 20
 51446              		.cfi_offset 4, -20
 51447              		.cfi_offset 5, -16
 51448              		.cfi_offset 6, -12
 51449              		.cfi_offset 7, -8
 51450              		.cfi_offset 14, -4
 51451 0002 DE46     		mov	lr, fp
 51452 0004 5746     		mov	r7, r10
 51453 0006 4E46     		mov	r6, r9
 51454 0008 4546     		mov	r5, r8
 51455 000a E0B5     		push	{r5, r6, r7, lr}
 51456              		.cfi_def_cfa_offset 36
 51457              		.cfi_offset 8, -36
 51458              		.cfi_offset 9, -32
 51459              		.cfi_offset 10, -28
 51460              		.cfi_offset 11, -24
 51461 000c 8DB0     		sub	sp, sp, #52
 51462              		.cfi_def_cfa_offset 88
 51463 000e 0400     		movs	r4, r0
 51464 0010 0291     		str	r1, [sp, #8]
 51465 0012 1500     		movs	r5, r2
 51466 0014 1A00     		movs	r2, r3
 51467              	.LVL5573:
2550:Core/Src/lz4.c ****     LZ4_streamDecode_t_internal* lz4sd = &LZ4_streamDecode->internal_donotuse;
 51468              		.loc 1 2550 5 is_stmt 1 view .LVU16808
2551:Core/Src/lz4.c ****     int result;
 51469              		.loc 1 2551 5 view .LVU16809
2552:Core/Src/lz4.c **** 
2553:Core/Src/lz4.c ****     if (lz4sd->prefixSize == 0) {
 51470              		.loc 1 2553 5 view .LVU16810
 51471              		.loc 1 2553 14 is_stmt 0 view .LVU16811
 51472 0016 C368     		ldr	r3, [r0, #12]
 51473              	.LVL5574:
 51474              		.loc 1 2553 8 view .LVU16812
 51475 0018 002B     		cmp	r3, #0
 51476 001a 18D0     		beq	.L2293
2554:Core/Src/lz4.c ****         /* The first call, no dictionary yet. */
2555:Core/Src/lz4.c ****         assert(lz4sd->extDictSize == 0);
2556:Core/Src/lz4.c ****         result = LZ4_decompress_safe(source, dest, compressedSize, maxOutputSize);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1239


2557:Core/Src/lz4.c ****         if (result <= 0) return result;
2558:Core/Src/lz4.c ****         lz4sd->prefixSize = (size_t)result;
2559:Core/Src/lz4.c ****         lz4sd->prefixEnd = (BYTE*)dest + result;
2560:Core/Src/lz4.c ****     } else if (lz4sd->prefixEnd == (BYTE*)dest) {
 51477              		.loc 1 2560 12 is_stmt 1 view .LVU16813
 51478              		.loc 1 2560 21 is_stmt 0 view .LVU16814
 51479 001c 4168     		ldr	r1, [r0, #4]
 51480              	.LVL5575:
 51481              		.loc 1 2560 15 view .LVU16815
 51482 001e A942     		cmp	r1, r5
 51483 0020 20D0     		beq	.L2294
2561:Core/Src/lz4.c ****         /* They're rolling the current segment. */
2562:Core/Src/lz4.c ****         if (lz4sd->prefixSize >= 64 KB - 1)
2563:Core/Src/lz4.c ****             result = LZ4_decompress_safe_withPrefix64k(source, dest, compressedSize, maxOutputSize)
2564:Core/Src/lz4.c ****         else if (lz4sd->extDictSize == 0)
2565:Core/Src/lz4.c ****             result = LZ4_decompress_safe_withSmallPrefix(source, dest, compressedSize, maxOutputSiz
2566:Core/Src/lz4.c ****                                                          lz4sd->prefixSize);
2567:Core/Src/lz4.c ****         else
2568:Core/Src/lz4.c ****             result = LZ4_decompress_safe_doubleDict(source, dest, compressedSize, maxOutputSize,
2569:Core/Src/lz4.c ****                                                     lz4sd->prefixSize, lz4sd->externalDict, lz4sd->
2570:Core/Src/lz4.c ****         if (result <= 0) return result;
2571:Core/Src/lz4.c ****         lz4sd->prefixSize += (size_t)result;
2572:Core/Src/lz4.c ****         lz4sd->prefixEnd  += result;
2573:Core/Src/lz4.c ****     } else {
2574:Core/Src/lz4.c ****         /* The buffer wraps around, or they're switching to another buffer. */
2575:Core/Src/lz4.c ****         lz4sd->extDictSize = lz4sd->prefixSize;
 51484              		.loc 1 2575 9 is_stmt 1 view .LVU16816
 51485              		.loc 1 2575 28 is_stmt 0 view .LVU16817
 51486 0022 8360     		str	r3, [r0, #8]
2576:Core/Src/lz4.c ****         lz4sd->externalDict = lz4sd->prefixEnd - lz4sd->extDictSize;
 51487              		.loc 1 2576 9 is_stmt 1 view .LVU16818
 51488              		.loc 1 2576 48 is_stmt 0 view .LVU16819
 51489 0024 C91A     		subs	r1, r1, r3
 51490              		.loc 1 2576 29 view .LVU16820
 51491 0026 0160     		str	r1, [r0]
2577:Core/Src/lz4.c ****         result = LZ4_decompress_safe_forceExtDict(source, dest, compressedSize, maxOutputSize,
 51492              		.loc 1 2577 9 is_stmt 1 view .LVU16821
 51493              		.loc 1 2577 18 is_stmt 0 view .LVU16822
 51494 0028 0193     		str	r3, [sp, #4]
 51495 002a 0091     		str	r1, [sp]
 51496 002c 169B     		ldr	r3, [sp, #88]
 51497 002e 2900     		movs	r1, r5
 51498 0030 0298     		ldr	r0, [sp, #8]
 51499              	.LVL5576:
 51500              		.loc 1 2577 18 view .LVU16823
 51501 0032 FFF7FEFF 		bl	LZ4_decompress_safe_forceExtDict
 51502              	.LVL5577:
2578:Core/Src/lz4.c ****                                                   lz4sd->externalDict, lz4sd->extDictSize);
2579:Core/Src/lz4.c ****         if (result <= 0) return result;
 51503              		.loc 1 2579 9 is_stmt 1 view .LVU16824
 51504              		.loc 1 2579 12 is_stmt 0 view .LVU16825
 51505 0036 0028     		cmp	r0, #0
 51506 0038 02DD     		ble	.L2230
2580:Core/Src/lz4.c ****         lz4sd->prefixSize = (size_t)result;
 51507              		.loc 1 2580 9 is_stmt 1 view .LVU16826
 51508              		.loc 1 2580 27 is_stmt 0 view .LVU16827
 51509 003a E060     		str	r0, [r4, #12]
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1240


2581:Core/Src/lz4.c ****         lz4sd->prefixEnd  = (BYTE*)dest + result;
 51510              		.loc 1 2581 9 is_stmt 1 view .LVU16828
 51511              		.loc 1 2581 41 is_stmt 0 view .LVU16829
 51512 003c 2D18     		adds	r5, r5, r0
 51513              	.LVL5578:
 51514              		.loc 1 2581 27 view .LVU16830
 51515 003e 6560     		str	r5, [r4, #4]
 51516              	.LVL5579:
 51517              	.L2230:
2582:Core/Src/lz4.c ****     }
2583:Core/Src/lz4.c **** 
2584:Core/Src/lz4.c ****     return result;
2585:Core/Src/lz4.c **** }
 51518              		.loc 1 2585 1 view .LVU16831
 51519 0040 0DB0     		add	sp, sp, #52
 51520              		@ sp needed
 51521              	.LVL5580:
 51522              		.loc 1 2585 1 view .LVU16832
 51523 0042 F0BC     		pop	{r4, r5, r6, r7}
 51524 0044 BB46     		mov	fp, r7
 51525 0046 B246     		mov	r10, r6
 51526 0048 A946     		mov	r9, r5
 51527 004a A046     		mov	r8, r4
 51528 004c F0BD     		pop	{r4, r5, r6, r7, pc}
 51529              	.LVL5581:
 51530              	.L2293:
2555:Core/Src/lz4.c ****         result = LZ4_decompress_safe(source, dest, compressedSize, maxOutputSize);
 51531              		.loc 1 2555 9 is_stmt 1 view .LVU16833
2556:Core/Src/lz4.c ****         if (result <= 0) return result;
 51532              		.loc 1 2556 9 view .LVU16834
2556:Core/Src/lz4.c ****         if (result <= 0) return result;
 51533              		.loc 1 2556 18 is_stmt 0 view .LVU16835
 51534 004e 169B     		ldr	r3, [sp, #88]
 51535 0050 2900     		movs	r1, r5
 51536              	.LVL5582:
2556:Core/Src/lz4.c ****         if (result <= 0) return result;
 51537              		.loc 1 2556 18 view .LVU16836
 51538 0052 0298     		ldr	r0, [sp, #8]
 51539              	.LVL5583:
2556:Core/Src/lz4.c ****         if (result <= 0) return result;
 51540              		.loc 1 2556 18 view .LVU16837
 51541 0054 FFF7FEFF 		bl	LZ4_decompress_safe
 51542              	.LVL5584:
2557:Core/Src/lz4.c ****         lz4sd->prefixSize = (size_t)result;
 51543              		.loc 1 2557 9 is_stmt 1 view .LVU16838
2557:Core/Src/lz4.c ****         lz4sd->prefixSize = (size_t)result;
 51544              		.loc 1 2557 12 is_stmt 0 view .LVU16839
 51545 0058 0028     		cmp	r0, #0
 51546 005a F1DD     		ble	.L2230
2558:Core/Src/lz4.c ****         lz4sd->prefixEnd = (BYTE*)dest + result;
 51547              		.loc 1 2558 9 is_stmt 1 view .LVU16840
2558:Core/Src/lz4.c ****         lz4sd->prefixEnd = (BYTE*)dest + result;
 51548              		.loc 1 2558 27 is_stmt 0 view .LVU16841
 51549 005c E060     		str	r0, [r4, #12]
2559:Core/Src/lz4.c ****     } else if (lz4sd->prefixEnd == (BYTE*)dest) {
 51550              		.loc 1 2559 9 is_stmt 1 view .LVU16842
2559:Core/Src/lz4.c ****     } else if (lz4sd->prefixEnd == (BYTE*)dest) {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1241


 51551              		.loc 1 2559 40 is_stmt 0 view .LVU16843
 51552 005e 2D18     		adds	r5, r5, r0
 51553              	.LVL5585:
2559:Core/Src/lz4.c ****     } else if (lz4sd->prefixEnd == (BYTE*)dest) {
 51554              		.loc 1 2559 26 view .LVU16844
 51555 0060 6560     		str	r5, [r4, #4]
 51556 0062 EDE7     		b	.L2230
 51557              	.LVL5586:
 51558              	.L2294:
2562:Core/Src/lz4.c ****             result = LZ4_decompress_safe_withPrefix64k(source, dest, compressedSize, maxOutputSize)
 51559              		.loc 1 2562 9 is_stmt 1 view .LVU16845
2562:Core/Src/lz4.c ****             result = LZ4_decompress_safe_withPrefix64k(source, dest, compressedSize, maxOutputSize)
 51560              		.loc 1 2562 12 is_stmt 0 view .LVU16846
 51561 0064 CC49     		ldr	r1, .L2306
 51562 0066 8B42     		cmp	r3, r1
 51563 0068 7CD8     		bhi	.L2295
2564:Core/Src/lz4.c ****             result = LZ4_decompress_safe_withSmallPrefix(source, dest, compressedSize, maxOutputSiz
 51564              		.loc 1 2564 14 is_stmt 1 view .LVU16847
2564:Core/Src/lz4.c ****             result = LZ4_decompress_safe_withSmallPrefix(source, dest, compressedSize, maxOutputSiz
 51565              		.loc 1 2564 23 is_stmt 0 view .LVU16848
 51566 006a 8168     		ldr	r1, [r0, #8]
 51567 006c 0691     		str	r1, [sp, #24]
2564:Core/Src/lz4.c ****             result = LZ4_decompress_safe_withSmallPrefix(source, dest, compressedSize, maxOutputSiz
 51568              		.loc 1 2564 17 view .LVU16849
 51569 006e 0029     		cmp	r1, #0
 51570 0070 00D1     		bne	.LCB66227
 51571 0072 86E0     		b	.L2296	@long jump
 51572              	.LCB66227:
2568:Core/Src/lz4.c ****                                                     lz4sd->prefixSize, lz4sd->externalDict, lz4sd->
 51573              		.loc 1 2568 13 is_stmt 1 view .LVU16850
2569:Core/Src/lz4.c ****         if (result <= 0) return result;
 51574              		.loc 1 2569 77 is_stmt 0 view .LVU16851
 51575 0074 0168     		ldr	r1, [r0]
 51576 0076 0991     		str	r1, [sp, #36]
 51577              	.LVL5587:
 51578              	.LBB6464:
 51579              	.LBI6464:
2475:Core/Src/lz4.c ****                                    size_t prefixSize, const void* dictStart, size_t dictSize)
 51580              		.loc 1 2475 5 is_stmt 1 view .LVU16852
 51581              	.LBB6465:
2478:Core/Src/lz4.c ****                                   decode_full_block, usingExtDict,
 51582              		.loc 1 2478 5 view .LVU16853
2478:Core/Src/lz4.c ****                                   decode_full_block, usingExtDict,
 51583              		.loc 1 2478 12 is_stmt 0 view .LVU16854
 51584 0078 EB1A     		subs	r3, r5, r3
 51585              	.LVL5588:
2478:Core/Src/lz4.c ****                                   decode_full_block, usingExtDict,
 51586              		.loc 1 2478 12 view .LVU16855
 51587 007a 0393     		str	r3, [sp, #12]
 51588              	.LVL5589:
 51589              	.LBB6466:
 51590              	.LBI6466:
1944:Core/Src/lz4.c ****                  const char* const src,
 51591              		.loc 1 1944 1 is_stmt 1 view .LVU16856
 51592              	.LBB6467:
1957:Core/Src/lz4.c **** 
 51593              		.loc 1 1957 5 view .LVU16857
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1242


1957:Core/Src/lz4.c **** 
 51594              		.loc 1 1957 8 is_stmt 0 view .LVU16858
 51595 007c 029B     		ldr	r3, [sp, #8]
 51596              	.LVL5590:
1957:Core/Src/lz4.c **** 
 51597              		.loc 1 1957 8 view .LVU16859
 51598 007e 002B     		cmp	r3, #0
 51599 0080 00D1     		bne	.LCB66262
 51600 0082 D0E1     		b	.L2271	@long jump
 51601              	.LCB66262:
1957:Core/Src/lz4.c **** 
 51602              		.loc 1 1957 23 view .LVU16860
 51603 0084 1698     		ldr	r0, [sp, #88]
 51604              	.LVL5591:
1957:Core/Src/lz4.c **** 
 51605              		.loc 1 1957 23 view .LVU16861
 51606 0086 0028     		cmp	r0, #0
 51607 0088 00DA     		bge	.LCB66270
 51608 008a CFE1     		b	.L2272	@long jump
 51609              	.LCB66270:
 51610              	.LBB6468:
1959:Core/Src/lz4.c ****         const BYTE* const iend = ip + srcSize;
 51611              		.loc 1 1959 9 is_stmt 1 view .LVU16862
 51612              	.LVL5592:
1960:Core/Src/lz4.c **** 
 51613              		.loc 1 1960 9 view .LVU16863
1960:Core/Src/lz4.c **** 
 51614              		.loc 1 1960 27 is_stmt 0 view .LVU16864
 51615 008c 9C46     		mov	ip, r3
 51616 008e 9444     		add	ip, ip, r2
 51617 0090 6346     		mov	r3, ip
 51618 0092 0493     		str	r3, [sp, #16]
 51619              	.LVL5593:
1962:Core/Src/lz4.c ****         BYTE* const oend = op + outputSize;
 51620              		.loc 1 1962 9 is_stmt 1 view .LVU16865
1963:Core/Src/lz4.c ****         BYTE* cpy;
 51621              		.loc 1 1963 9 view .LVU16866
1963:Core/Src/lz4.c ****         BYTE* cpy;
 51622              		.loc 1 1963 21 is_stmt 0 view .LVU16867
 51623 0094 8246     		mov	r10, r0
 51624 0096 AA44     		add	r10, r10, r5
 51625              	.LVL5594:
1964:Core/Src/lz4.c **** 
 51626              		.loc 1 1964 9 is_stmt 1 view .LVU16868
1966:Core/Src/lz4.c **** 
 51627              		.loc 1 1966 9 view .LVU16869
1966:Core/Src/lz4.c **** 
 51628              		.loc 1 1966 64 is_stmt 0 view .LVU16870
 51629 0098 0029     		cmp	r1, #0
 51630 009a 03D0     		beq	.L2238
 51631 009c 069B     		ldr	r3, [sp, #24]
 51632              	.LVL5595:
1966:Core/Src/lz4.c **** 
 51633              		.loc 1 1966 64 view .LVU16871
 51634 009e 9C46     		mov	ip, r3
 51635              	.LVL5596:
1966:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1243


 51636              		.loc 1 1966 64 view .LVU16872
 51637 00a0 6144     		add	r1, r1, ip
 51638              	.LVL5597:
1966:Core/Src/lz4.c **** 
 51639              		.loc 1 1966 64 view .LVU16873
 51640 00a2 0991     		str	r1, [sp, #36]
 51641              	.L2238:
 51642              	.LVL5598:
1968:Core/Src/lz4.c **** 
 51643              		.loc 1 1968 9 is_stmt 1 view .LVU16874
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 51644              		.loc 1 1972 9 view .LVU16875
1972:Core/Src/lz4.c ****         const BYTE* const shortoend = oend - 14 /*maxLL*/ - 18 /*maxML*/;
 51645              		.loc 1 1972 27 is_stmt 0 view .LVU16876
 51646 00a4 049B     		ldr	r3, [sp, #16]
 51647 00a6 103B     		subs	r3, r3, #16
 51648 00a8 0793     		str	r3, [sp, #28]
 51649              	.LVL5599:
1973:Core/Src/lz4.c **** 
 51650              		.loc 1 1973 9 is_stmt 1 view .LVU16877
1973:Core/Src/lz4.c **** 
 51651              		.loc 1 1973 27 is_stmt 0 view .LVU16878
 51652 00aa 2023     		movs	r3, #32
 51653              	.LVL5600:
1973:Core/Src/lz4.c **** 
 51654              		.loc 1 1973 27 view .LVU16879
 51655 00ac 5B42     		rsbs	r3, r3, #0
 51656 00ae 5344     		add	r3, r3, r10
 51657 00b0 0893     		str	r3, [sp, #32]
 51658              	.LVL5601:
1975:Core/Src/lz4.c ****         size_t offset;
 51659              		.loc 1 1975 9 is_stmt 1 view .LVU16880
1976:Core/Src/lz4.c ****         unsigned token;
 51660              		.loc 1 1976 9 view .LVU16881
1977:Core/Src/lz4.c ****         size_t length;
 51661              		.loc 1 1977 9 view .LVU16882
1978:Core/Src/lz4.c **** 
 51662              		.loc 1 1978 9 view .LVU16883
1981:Core/Src/lz4.c **** 
 51663              		.loc 1 1981 9 view .LVU16884
1981:Core/Src/lz4.c **** 
 51664              		.loc 1 1981 92 view .LVU16885
1984:Core/Src/lz4.c ****         if (unlikely(outputSize==0)) {
 51665              		.loc 1 1984 9 view .LVU16886
1985:Core/Src/lz4.c ****             /* Empty output buffer */
 51666              		.loc 1 1985 9 view .LVU16887
1985:Core/Src/lz4.c ****             /* Empty output buffer */
 51667              		.loc 1 1985 12 is_stmt 0 view .LVU16888
 51668 00b2 169B     		ldr	r3, [sp, #88]
 51669              	.LVL5602:
1985:Core/Src/lz4.c ****             /* Empty output buffer */
 51670              		.loc 1 1985 12 view .LVU16889
 51671 00b4 002B     		cmp	r3, #0
 51672 00b6 6BD0     		beq	.L2297
1990:Core/Src/lz4.c **** 
 51673              		.loc 1 1990 9 is_stmt 1 view .LVU16890
1990:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1244


 51674              		.loc 1 1990 12 is_stmt 0 view .LVU16891
 51675 00b8 002A     		cmp	r2, #0
 51676 00ba 00D1     		bne	.LCB66341
 51677 00bc BBE1     		b	.L2275	@long jump
 51678              	.LCB66341:
1959:Core/Src/lz4.c ****         const BYTE* const iend = ip + srcSize;
 51679              		.loc 1 1959 21 view .LVU16892
 51680 00be 029B     		ldr	r3, [sp, #8]
1962:Core/Src/lz4.c ****         BYTE* const oend = op + outputSize;
 51681              		.loc 1 1962 15 view .LVU16893
 51682 00c0 1F00     		movs	r7, r3
 51683 00c2 A046     		mov	r8, r4
 51684 00c4 2C00     		movs	r4, r5
 51685              	.LVL5603:
1962:Core/Src/lz4.c ****         BYTE* const oend = op + outputSize;
 51686              		.loc 1 1962 15 view .LVU16894
 51687 00c6 AB46     		mov	fp, r5
 51688              	.LVL5604:
 51689              	.L2240:
2136:Core/Src/lz4.c ****         while (1) {
 51690              		.loc 1 2136 9 is_stmt 1 view .LVU16895
2136:Core/Src/lz4.c ****         while (1) {
 51691              		.loc 1 2136 46 view .LVU16896
2137:Core/Src/lz4.c ****             assert(ip < iend);
 51692              		.loc 1 2137 9 view .LVU16897
2138:Core/Src/lz4.c ****             token = *ip++;
 51693              		.loc 1 2138 13 view .LVU16898
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 51694              		.loc 1 2139 13 view .LVU16899
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 51695              		.loc 1 2139 24 is_stmt 0 view .LVU16900
 51696 00c8 7B1C     		adds	r3, r7, #1
 51697 00ca 9946     		mov	r9, r3
 51698              	.LVL5605:
2139:Core/Src/lz4.c ****             length = token >> ML_BITS;  /* literal length */
 51699              		.loc 1 2139 21 view .LVU16901
 51700 00cc 3B78     		ldrb	r3, [r7]
 51701              	.LVL5606:
2140:Core/Src/lz4.c **** 
 51702              		.loc 1 2140 13 is_stmt 1 view .LVU16902
2140:Core/Src/lz4.c **** 
 51703              		.loc 1 2140 20 is_stmt 0 view .LVU16903
 51704 00ce 0593     		str	r3, [sp, #20]
 51705 00d0 1D09     		lsrs	r5, r3, #4
 51706              	.LVL5607:
2151:Core/Src/lz4.c ****                 /* strictly "less than" on input, to re-enter the loop with at least one byte */
 51707              		.loc 1 2151 13 is_stmt 1 view .LVU16904
2151:Core/Src/lz4.c ****                 /* strictly "less than" on input, to re-enter the loop with at least one byte */
 51708              		.loc 1 2151 16 is_stmt 0 view .LVU16905
 51709 00d2 0F2D     		cmp	r5, #15
 51710 00d4 7FD0     		beq	.L2241
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 51711              		.loc 1 2153 18 view .LVU16906
 51712 00d6 079A     		ldr	r2, [sp, #28]
 51713 00d8 9145     		cmp	r9, r2
 51714 00da 9241     		sbcs	r2, r2, r2
 51715 00dc 5242     		rsbs	r2, r2, #0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1245


 51716 00de 0023     		movs	r3, #0
 51717              	.LVL5608:
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 51718              		.loc 1 2153 18 view .LVU16907
 51719 00e0 0899     		ldr	r1, [sp, #32]
 51720 00e2 A142     		cmp	r1, r4
 51721 00e4 5B41     		adcs	r3, r3, r3
2153:Core/Src/lz4.c ****                 /* Copy the literals */
 51722              		.loc 1 2153 15 view .LVU16908
 51723 00e6 1342     		tst	r3, r2
 51724 00e8 75D0     		beq	.L2241
2155:Core/Src/lz4.c ****                 op += length; ip += length;
 51725              		.loc 1 2155 17 is_stmt 1 view .LVU16909
 51726 00ea 1022     		movs	r2, #16
 51727 00ec 4946     		mov	r1, r9
 51728 00ee 2000     		movs	r0, r4
 51729 00f0 FFF7FEFF 		bl	memcpy
 51730              	.LVL5609:
2156:Core/Src/lz4.c **** 
 51731              		.loc 1 2156 17 view .LVU16910
2156:Core/Src/lz4.c **** 
 51732              		.loc 1 2156 20 is_stmt 0 view .LVU16911
 51733 00f4 6619     		adds	r6, r4, r5
 51734              	.LVL5610:
2156:Core/Src/lz4.c **** 
 51735              		.loc 1 2156 31 is_stmt 1 view .LVU16912
2156:Core/Src/lz4.c **** 
 51736              		.loc 1 2156 34 is_stmt 0 view .LVU16913
 51737 00f6 4D44     		add	r5, r5, r9
 51738              	.LVL5611:
2156:Core/Src/lz4.c **** 
 51739              		.loc 1 2156 34 view .LVU16914
 51740 00f8 2F00     		movs	r7, r5
 51741              	.LVL5612:
2160:Core/Src/lz4.c ****                 offset = LZ4_readLE16(ip); ip += 2;
 51742              		.loc 1 2160 17 is_stmt 1 view .LVU16915
2160:Core/Src/lz4.c ****                 offset = LZ4_readLE16(ip); ip += 2;
 51743              		.loc 1 2160 24 is_stmt 0 view .LVU16916
 51744 00fa 0F24     		movs	r4, #15
 51745 00fc 059B     		ldr	r3, [sp, #20]
 51746 00fe 1C40     		ands	r4, r3
 51747              	.LVL5613:
2161:Core/Src/lz4.c ****                 match = op - offset;
 51748              		.loc 1 2161 17 is_stmt 1 view .LVU16917
2161:Core/Src/lz4.c ****                 match = op - offset;
 51749              		.loc 1 2161 26 is_stmt 0 view .LVU16918
 51750 0100 2800     		movs	r0, r5
 51751 0102 FFF7FEFF 		bl	LZ4_readLE16
 51752              	.LVL5614:
2161:Core/Src/lz4.c ****                 match = op - offset;
 51753              		.loc 1 2161 24 view .LVU16919
 51754 0106 0A90     		str	r0, [sp, #40]
 51755              	.LVL5615:
2161:Core/Src/lz4.c ****                 match = op - offset;
 51756              		.loc 1 2161 44 is_stmt 1 view .LVU16920
2161:Core/Src/lz4.c ****                 match = op - offset;
 51757              		.loc 1 2161 47 is_stmt 0 view .LVU16921
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1246


 51758 0108 0237     		adds	r7, r7, #2
 51759              	.LVL5616:
2162:Core/Src/lz4.c ****                 assert(match <= op); /* check overflow */
 51760              		.loc 1 2162 17 is_stmt 1 view .LVU16922
2162:Core/Src/lz4.c ****                 assert(match <= op); /* check overflow */
 51761              		.loc 1 2162 23 is_stmt 0 view .LVU16923
 51762 010a 351A     		subs	r5, r6, r0
 51763              	.LVL5617:
2163:Core/Src/lz4.c **** 
 51764              		.loc 1 2163 17 is_stmt 1 view .LVU16924
2166:Core/Src/lz4.c ****                   && (offset >= 8)
 51765              		.loc 1 2166 17 view .LVU16925
2166:Core/Src/lz4.c ****                   && (offset >= 8)
 51766              		.loc 1 2166 20 is_stmt 0 view .LVU16926
 51767 010c 0F2C     		cmp	r4, #15
 51768 010e 04D0     		beq	.L2242
2167:Core/Src/lz4.c ****                   && (dict==withPrefix64k || match >= lowPrefix) ) {
 51769              		.loc 1 2167 19 view .LVU16927
 51770 0110 0728     		cmp	r0, #7
 51771 0112 02D9     		bls	.L2242
2168:Core/Src/lz4.c ****                     /* Copy the match. */
 51772              		.loc 1 2168 43 view .LVU16928
 51773 0114 039B     		ldr	r3, [sp, #12]
 51774 0116 AB42     		cmp	r3, r5
 51775 0118 47D9     		bls	.L2298
 51776              	.L2242:
 51777              	.LVL5618:
2262:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 51778              		.loc 1 2262 13 is_stmt 1 view .LVU16929
2262:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend - LASTLITERALS + 1, 0);
 51779              		.loc 1 2262 16 is_stmt 0 view .LVU16930
 51780 011a 0F2C     		cmp	r4, #15
 51781 011c 00D1     		bne	.LCB66459
 51782 011e BBE0     		b	.L2299	@long jump
 51783              	.LCB66459:
 51784              	.L2252:
2268:Core/Src/lz4.c **** 
 51785              		.loc 1 2268 13 is_stmt 1 view .LVU16931
2268:Core/Src/lz4.c **** 
 51786              		.loc 1 2268 20 is_stmt 0 view .LVU16932
 51787 0120 231D     		adds	r3, r4, #4
 51788 0122 9946     		mov	r9, r3
 51789              	.LVL5619:
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 51790              		.loc 1 2273 13 is_stmt 1 view .LVU16933
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 51791              		.loc 1 2273 16 is_stmt 0 view .LVU16934
 51792 0124 8023     		movs	r3, #128
 51793              	.LVL5620:
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 51794              		.loc 1 2273 16 view .LVU16935
 51795 0126 5B02     		lsls	r3, r3, #9
 51796 0128 069A     		ldr	r2, [sp, #24]
 51797 012a 9A42     		cmp	r2, r3
 51798 012c 04D2     		bcs	.L2255
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 51799              		.loc 1 2273 35 view .LVU16936
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1247


 51800 012e AB18     		adds	r3, r5, r2
2273:Core/Src/lz4.c ****             /* match starting within external dictionary */
 51801              		.loc 1 2273 31 view .LVU16937
 51802 0130 039A     		ldr	r2, [sp, #12]
 51803 0132 9342     		cmp	r3, r2
 51804 0134 00D2     		bcs	.LCB66484
 51805 0136 69E1     		b	.L2289	@long jump
 51806              	.LCB66484:
 51807              	.L2255:
2275:Core/Src/lz4.c ****                 assert(dictEnd != NULL);
 51808              		.loc 1 2275 13 is_stmt 1 view .LVU16938
2275:Core/Src/lz4.c ****                 assert(dictEnd != NULL);
 51809              		.loc 1 2275 38 is_stmt 0 view .LVU16939
 51810 0138 039A     		ldr	r2, [sp, #12]
 51811 013a AA42     		cmp	r2, r5
 51812 013c 00D8     		bhi	.LCB66490
 51813 013e E5E0     		b	.L2256	@long jump
 51814              	.LCB66490:
2276:Core/Src/lz4.c ****                 if (unlikely(op+length > oend-LASTLITERALS)) {
 51815              		.loc 1 2276 17 is_stmt 1 view .LVU16940
2277:Core/Src/lz4.c ****                     if (partialDecoding) length = MIN(length, (size_t)(oend-op));
 51816              		.loc 1 2277 17 view .LVU16941
2277:Core/Src/lz4.c ****                     if (partialDecoding) length = MIN(length, (size_t)(oend-op));
 51817              		.loc 1 2277 21 is_stmt 0 view .LVU16942
 51818 0140 4B46     		mov	r3, r9
 51819 0142 F418     		adds	r4, r6, r3
 51820 0144 5346     		mov	r3, r10
 51821 0146 053B     		subs	r3, r3, #5
2277:Core/Src/lz4.c ****                     if (partialDecoding) length = MIN(length, (size_t)(oend-op));
 51822              		.loc 1 2277 20 view .LVU16943
 51823 0148 A342     		cmp	r3, r4
 51824 014a 00D2     		bcs	.LCB66500
 51825 014c 65E1     		b	.L2290	@long jump
 51826              	.LCB66500:
2282:Core/Src/lz4.c ****                     /* match fits entirely within external dictionary : just copy */
 51827              		.loc 1 2282 17 is_stmt 1 view .LVU16944
2282:Core/Src/lz4.c ****                     /* match fits entirely within external dictionary : just copy */
 51828              		.loc 1 2282 49 is_stmt 0 view .LVU16945
 51829 014e 551B     		subs	r5, r2, r5
 51830              	.LVL5621:
2282:Core/Src/lz4.c ****                     /* match fits entirely within external dictionary : just copy */
 51831              		.loc 1 2282 20 view .LVU16946
 51832 0150 A945     		cmp	r9, r5
 51833 0152 00D9     		bls	.LCB66506
 51834 0154 BDE0     		b	.L2257	@long jump
 51835              	.LCB66506:
2284:Core/Src/lz4.c ****                     op += length;
 51836              		.loc 1 2284 21 is_stmt 1 view .LVU16947
2284:Core/Src/lz4.c ****                     op += length;
 51837              		.loc 1 2284 45 is_stmt 0 view .LVU16948
 51838 0156 099B     		ldr	r3, [sp, #36]
 51839 0158 591B     		subs	r1, r3, r5
2284:Core/Src/lz4.c ****                     op += length;
 51840              		.loc 1 2284 21 view .LVU16949
 51841 015a 4A46     		mov	r2, r9
 51842 015c 3000     		movs	r0, r6
 51843 015e FFF7FEFF 		bl	memmove
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1248


 51844              	.LVL5622:
2285:Core/Src/lz4.c ****                 } else {
 51845              		.loc 1 2285 21 is_stmt 1 view .LVU16950
2285:Core/Src/lz4.c ****                 } else {
 51846              		.loc 1 2285 21 is_stmt 0 view .LVU16951
 51847 0162 B1E7     		b	.L2240
 51848              	.LVL5623:
 51849              	.L2295:
2285:Core/Src/lz4.c ****                 } else {
 51850              		.loc 1 2285 21 view .LVU16952
 51851              	.LBE6468:
 51852              	.LBE6467:
 51853              	.LBE6466:
 51854              	.LBE6465:
 51855              	.LBE6464:
2563:Core/Src/lz4.c ****         else if (lz4sd->extDictSize == 0)
 51856              		.loc 1 2563 13 is_stmt 1 view .LVU16953
2563:Core/Src/lz4.c ****         else if (lz4sd->extDictSize == 0)
 51857              		.loc 1 2563 22 is_stmt 0 view .LVU16954
 51858 0164 169B     		ldr	r3, [sp, #88]
 51859 0166 2900     		movs	r1, r5
 51860 0168 0298     		ldr	r0, [sp, #8]
 51861              	.LVL5624:
2563:Core/Src/lz4.c ****         else if (lz4sd->extDictSize == 0)
 51862              		.loc 1 2563 22 view .LVU16955
 51863 016a FFF7FEFF 		bl	LZ4_decompress_safe_withPrefix64k
 51864              	.LVL5625:
 51865              	.L2235:
2570:Core/Src/lz4.c ****         lz4sd->prefixSize += (size_t)result;
 51866              		.loc 1 2570 9 is_stmt 1 view .LVU16956
2570:Core/Src/lz4.c ****         lz4sd->prefixSize += (size_t)result;
 51867              		.loc 1 2570 12 is_stmt 0 view .LVU16957
 51868 016e 0028     		cmp	r0, #0
 51869 0170 00DC     		bgt	.LCB66573
 51870 0172 65E7     		b	.L2230	@long jump
 51871              	.LCB66573:
2571:Core/Src/lz4.c ****         lz4sd->prefixEnd  += result;
 51872              		.loc 1 2571 9 is_stmt 1 view .LVU16958
2571:Core/Src/lz4.c ****         lz4sd->prefixEnd  += result;
 51873              		.loc 1 2571 27 is_stmt 0 view .LVU16959
 51874 0174 E368     		ldr	r3, [r4, #12]
 51875 0176 1B18     		adds	r3, r3, r0
 51876 0178 E360     		str	r3, [r4, #12]
2572:Core/Src/lz4.c ****     } else {
 51877              		.loc 1 2572 9 is_stmt 1 view .LVU16960
2572:Core/Src/lz4.c ****     } else {
 51878              		.loc 1 2572 27 is_stmt 0 view .LVU16961
 51879 017a 6368     		ldr	r3, [r4, #4]
 51880 017c 1B18     		adds	r3, r3, r0
 51881 017e 6360     		str	r3, [r4, #4]
 51882 0180 5EE7     		b	.L2230
 51883              	.LVL5626:
 51884              	.L2296:
2565:Core/Src/lz4.c ****                                                          lz4sd->prefixSize);
 51885              		.loc 1 2565 13 is_stmt 1 view .LVU16962
2565:Core/Src/lz4.c ****                                                          lz4sd->prefixSize);
 51886              		.loc 1 2565 22 is_stmt 0 view .LVU16963
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1249


 51887 0182 0093     		str	r3, [sp]
 51888 0184 169B     		ldr	r3, [sp, #88]
 51889 0186 2900     		movs	r1, r5
 51890 0188 0298     		ldr	r0, [sp, #8]
 51891              	.LVL5627:
2565:Core/Src/lz4.c ****                                                          lz4sd->prefixSize);
 51892              		.loc 1 2565 22 view .LVU16964
 51893 018a FFF7FEFF 		bl	LZ4_decompress_safe_withSmallPrefix
 51894              	.LVL5628:
2565:Core/Src/lz4.c ****                                                          lz4sd->prefixSize);
 51895              		.loc 1 2565 22 view .LVU16965
 51896 018e EEE7     		b	.L2235
 51897              	.LVL5629:
 51898              	.L2297:
 51899              	.LBB6498:
 51900              	.LBB6497:
 51901              	.LBB6496:
 51902              	.LBB6495:
 51903              	.LBB6493:
1987:Core/Src/lz4.c ****             return ((srcSize==1) && (*ip==0)) ? 0 : -1;
 51904              		.loc 1 1987 13 is_stmt 1 view .LVU16966
1988:Core/Src/lz4.c ****         }
 51905              		.loc 1 1988 13 view .LVU16967
1988:Core/Src/lz4.c ****         }
 51906              		.loc 1 1988 51 is_stmt 0 view .LVU16968
 51907 0190 012A     		cmp	r2, #1
 51908 0192 02D0     		beq	.L2300
 51909 0194 0120     		movs	r0, #1
 51910              	.LVL5630:
1988:Core/Src/lz4.c ****         }
 51911              		.loc 1 1988 51 view .LVU16969
 51912 0196 4042     		rsbs	r0, r0, #0
 51913 0198 52E7     		b	.L2230
 51914              	.LVL5631:
 51915              	.L2300:
1988:Core/Src/lz4.c ****         }
 51916              		.loc 1 1988 38 view .LVU16970
 51917 019a 029B     		ldr	r3, [sp, #8]
 51918 019c 1B78     		ldrb	r3, [r3]
1988:Core/Src/lz4.c ****         }
 51919              		.loc 1 1988 34 view .LVU16971
 51920 019e 002B     		cmp	r3, #0
 51921 01a0 00D1     		bne	.LCB66658
 51922 01a2 46E1     		b	.L2274	@long jump
 51923              	.LCB66658:
1988:Core/Src/lz4.c ****         }
 51924              		.loc 1 1988 51 view .LVU16972
 51925 01a4 0120     		movs	r0, #1
 51926              	.LVL5632:
1988:Core/Src/lz4.c ****         }
 51927              		.loc 1 1988 51 view .LVU16973
 51928 01a6 4042     		rsbs	r0, r0, #0
 51929 01a8 4AE7     		b	.L2230
 51930              	.LVL5633:
 51931              	.L2298:
2170:Core/Src/lz4.c ****                     LZ4_memcpy(op + 8, match + 8, 8);
 51932              		.loc 1 2170 21 is_stmt 1 view .LVU16974
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1250


 51933 01aa 0822     		movs	r2, #8
 51934 01ac 2900     		movs	r1, r5
 51935 01ae 3000     		movs	r0, r6
 51936              	.LVL5634:
2170:Core/Src/lz4.c ****                     LZ4_memcpy(op + 8, match + 8, 8);
 51937              		.loc 1 2170 21 is_stmt 0 view .LVU16975
 51938 01b0 FFF7FEFF 		bl	memcpy
 51939              	.LVL5635:
2171:Core/Src/lz4.c ****                     LZ4_memcpy(op +16, match +16, 2);
 51940              		.loc 1 2171 21 is_stmt 1 view .LVU16976
 51941 01b4 3000     		movs	r0, r6
 51942 01b6 0830     		adds	r0, r0, #8
 51943 01b8 2900     		movs	r1, r5
 51944 01ba 0831     		adds	r1, r1, #8
 51945 01bc 0822     		movs	r2, #8
 51946 01be FFF7FEFF 		bl	memcpy
 51947              	.LVL5636:
2172:Core/Src/lz4.c ****                     op += length + MINMATCH;
 51948              		.loc 1 2172 21 view .LVU16977
 51949 01c2 3000     		movs	r0, r6
 51950 01c4 1030     		adds	r0, r0, #16
 51951 01c6 2900     		movs	r1, r5
 51952 01c8 1031     		adds	r1, r1, #16
 51953 01ca 0222     		movs	r2, #2
 51954 01cc FFF7FEFF 		bl	memcpy
 51955              	.LVL5637:
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 51956              		.loc 1 2173 21 view .LVU16978
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 51957              		.loc 1 2173 24 is_stmt 0 view .LVU16979
 51958 01d0 0434     		adds	r4, r4, #4
 51959              	.LVL5638:
2173:Core/Src/lz4.c ****                     /* Both stages worked, load the next token. */
 51960              		.loc 1 2173 24 view .LVU16980
 51961 01d2 3419     		adds	r4, r6, r4
 51962              	.LVL5639:
2175:Core/Src/lz4.c ****                 }
 51963              		.loc 1 2175 21 is_stmt 1 view .LVU16981
 51964 01d4 78E7     		b	.L2240
 51965              	.LVL5640:
 51966              	.L2241:
2184:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 51967              		.loc 1 2184 13 view .LVU16982
2184:Core/Src/lz4.c ****                 size_t const addl = read_variable_length(&ip, iend-RUN_MASK, 1);
 51968              		.loc 1 2184 16 is_stmt 0 view .LVU16983
 51969 01d6 0F2D     		cmp	r5, #15
 51970 01d8 21D0     		beq	.L2301
 51971              	.L2244:
2193:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
 51972              		.loc 1 2193 13 is_stmt 1 view .LVU16984
2193:Core/Src/lz4.c **** #if LZ4_FAST_DEC_LOOP
 51973              		.loc 1 2193 17 is_stmt 0 view .LVU16985
 51974 01da 6619     		adds	r6, r4, r5
 51975              	.LVL5641:
 51976              	.LBB6469:
2197:Core/Src/lz4.c ****             if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
 51977              		.loc 1 2197 13 is_stmt 1 view .LVU16986
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1251


 51978              	.LBE6469:
2197:Core/Src/lz4.c ****             if ((cpy>oend-MFLIMIT) || (ip+length>iend-(2+1+LASTLITERALS))) {
 51979              		.loc 1 2197 57 view .LVU16987
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 51980              		.loc 1 2198 13 view .LVU16988
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 51981              		.loc 1 2198 26 is_stmt 0 view .LVU16989
 51982 01dc 5346     		mov	r3, r10
 51983 01de 0C3B     		subs	r3, r3, #12
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 51984              		.loc 1 2198 16 view .LVU16990
 51985 01e0 9E42     		cmp	r6, r3
 51986 01e2 05D8     		bhi	.L2250
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 51987              		.loc 1 2198 42 view .LVU16991
 51988 01e4 4B46     		mov	r3, r9
 51989 01e6 5F19     		adds	r7, r3, r5
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 51990              		.loc 1 2198 54 view .LVU16992
 51991 01e8 049B     		ldr	r3, [sp, #16]
 51992 01ea 083B     		subs	r3, r3, #8
2198:Core/Src/lz4.c ****                 /* We've either hit the input parsing restriction or the output parsing restriction
 51993              		.loc 1 2198 36 view .LVU16993
 51994 01ec 9F42     		cmp	r7, r3
 51995 01ee 3FD9     		bls	.L2286
 51996              	.L2250:
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 51997              		.loc 1 2231 28 view .LVU16994
 51998 01f0 4F46     		mov	r7, r9
 51999 01f2 B146     		mov	r9, r6
 52000              	.LVL5642:
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 52001              		.loc 1 2231 28 view .LVU16995
 52002 01f4 2600     		movs	r6, r4
 52003              	.LVL5643:
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 52004              		.loc 1 2231 28 view .LVU16996
 52005 01f6 4446     		mov	r4, r8
 52006              	.LVL5644:
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 52007              		.loc 1 2231 28 view .LVU16997
 52008 01f8 A846     		mov	r8, r5
 52009              	.LVL5645:
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 52010              		.loc 1 2231 28 view .LVU16998
 52011 01fa 5D46     		mov	r5, fp
 52012              	.LVL5646:
2204:Core/Src/lz4.c ****                     /* Since we are partial decoding we may be in this block because of the output 
 52013              		.loc 1 2204 17 is_stmt 1 view .LVU16999
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 52014              		.loc 1 2231 21 view .LVU17000
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 52015              		.loc 1 2231 28 is_stmt 0 view .LVU17001
 52016 01fc 4346     		mov	r3, r8
 52017 01fe FB18     		adds	r3, r7, r3
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 52018              		.loc 1 2231 24 view .LVU17002
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1252


 52019 0200 049A     		ldr	r2, [sp, #16]
 52020 0202 9A42     		cmp	r2, r3
 52021 0204 00D0     		beq	.LCB66770
 52022 0206 FAE0     		b	.L2280	@long jump
 52023              	.LCB66770:
 52024              	.LVL5647:
2231:Core/Src/lz4.c ****                         DEBUGLOG(6, "should have been last run of literals")
 52025              		.loc 1 2231 45 view .LVU17003
 52026 0208 CA45     		cmp	r10, r9
 52027 020a 00D2     		bcs	.LCB66781
 52028 020c F9E0     		b	.L2281	@long jump
 52029              	.LCB66781:
2238:Core/Src/lz4.c ****                 ip += length;
 52030              		.loc 1 2238 17 is_stmt 1 view .LVU17004
 52031 020e 4246     		mov	r2, r8
 52032 0210 3900     		movs	r1, r7
 52033 0212 3000     		movs	r0, r6
 52034 0214 FFF7FEFF 		bl	memmove
 52035              	.LVL5648:
2239:Core/Src/lz4.c ****                 op += length;
 52036              		.loc 1 2239 17 view .LVU17005
2240:Core/Src/lz4.c ****                 /* Necessarily EOF when !partialDecoding.
 52037              		.loc 1 2240 17 view .LVU17006
2246:Core/Src/lz4.c ****                     break;
 52038              		.loc 1 2246 17 view .LVU17007
2355:Core/Src/lz4.c ****         return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 52039              		.loc 1 2355 9 view .LVU17008
2355:Core/Src/lz4.c ****         return (int) (((char*)op)-dst);     /* Nb of output bytes decoded */
 52040              		.loc 1 2355 65 view .LVU17009
2356:Core/Src/lz4.c **** 
 52041              		.loc 1 2356 9 view .LVU17010
2356:Core/Src/lz4.c **** 
 52042              		.loc 1 2356 16 is_stmt 0 view .LVU17011
 52043 0218 4B46     		mov	r3, r9
 52044 021a 581B     		subs	r0, r3, r5
 52045 021c A7E7     		b	.L2235
 52046              	.LVL5649:
 52047              	.L2301:
 52048              	.LBB6470:
2185:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 52049              		.loc 1 2185 17 is_stmt 1 view .LVU17012
2185:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 52050              		.loc 1 2185 37 is_stmt 0 view .LVU17013
 52051 021e 0499     		ldr	r1, [sp, #16]
 52052 0220 0F39     		subs	r1, r1, #15
 52053              	.LVL5650:
 52054              	.LBB6471:
 52055              	.LBI6471:
1911:Core/Src/lz4.c ****                      int initial_check)
 52056              		.loc 1 1911 1 is_stmt 1 view .LVU17014
 52057              	.LBB6472:
1914:Core/Src/lz4.c ****     assert(ip != NULL);
 52058              		.loc 1 1914 5 view .LVU17015
1915:Core/Src/lz4.c ****     assert(*ip !=  NULL);
 52059              		.loc 1 1915 5 view .LVU17016
1916:Core/Src/lz4.c ****     assert(ilimit != NULL);
 52060              		.loc 1 1916 5 view .LVU17017
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1253


1917:Core/Src/lz4.c ****     if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 52061              		.loc 1 1917 5 view .LVU17018
1918:Core/Src/lz4.c ****         return rvl_error;
 52062              		.loc 1 1918 5 view .LVU17019
1918:Core/Src/lz4.c ****         return rvl_error;
 52063              		.loc 1 1918 23 is_stmt 0 view .LVU17020
 52064 0222 8945     		cmp	r9, r1
 52065 0224 21D2     		bcs	.L2245
 52066 0226 0023     		movs	r3, #0
 52067 0228 4A46     		mov	r2, r9
 52068              	.LVL5651:
 52069              	.L2247:
1921:Core/Src/lz4.c ****         s = **ip;
 52070              		.loc 1 1921 5 is_stmt 1 view .LVU17021
1922:Core/Src/lz4.c ****         (*ip)++;
 52071              		.loc 1 1922 9 view .LVU17022
1922:Core/Src/lz4.c ****         (*ip)++;
 52072              		.loc 1 1922 13 is_stmt 0 view .LVU17023
 52073 022a 1078     		ldrb	r0, [r2]
 52074              	.LVL5652:
1923:Core/Src/lz4.c ****         length += s;
 52075              		.loc 1 1923 9 is_stmt 1 view .LVU17024
1923:Core/Src/lz4.c ****         length += s;
 52076              		.loc 1 1923 14 is_stmt 0 view .LVU17025
 52077 022c 0132     		adds	r2, r2, #1
 52078              	.LVL5653:
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 52079              		.loc 1 1924 9 is_stmt 1 view .LVU17026
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 52080              		.loc 1 1924 16 is_stmt 0 view .LVU17027
 52081 022e 1B18     		adds	r3, r3, r0
 52082              	.LVL5654:
1925:Core/Src/lz4.c ****             return rvl_error;
 52083              		.loc 1 1925 9 is_stmt 1 view .LVU17028
1925:Core/Src/lz4.c ****             return rvl_error;
 52084              		.loc 1 1925 12 is_stmt 0 view .LVU17029
 52085 0230 9142     		cmp	r1, r2
 52086 0232 05D3     		bcc	.L2276
1929:Core/Src/lz4.c ****             return rvl_error;
 52087              		.loc 1 1929 9 is_stmt 1 view .LVU17030
1929:Core/Src/lz4.c ****             return rvl_error;
 52088              		.loc 1 1929 12 is_stmt 0 view .LVU17031
 52089 0234 002B     		cmp	r3, #0
 52090 0236 14DB     		blt	.L2277
1932:Core/Src/lz4.c **** 
 52091              		.loc 1 1932 13 is_stmt 1 view .LVU17032
1932:Core/Src/lz4.c **** 
 52092              		.loc 1 1932 5 is_stmt 0 view .LVU17033
 52093 0238 FF28     		cmp	r0, #255
 52094 023a F6D0     		beq	.L2247
 52095 023c 9146     		mov	r9, r2
 52096 023e 02E0     		b	.L2246
 52097              	.L2276:
1926:Core/Src/lz4.c ****         }
 52098              		.loc 1 1926 20 view .LVU17034
 52099 0240 9146     		mov	r9, r2
 52100 0242 0123     		movs	r3, #1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1254


 52101              	.LVL5655:
1926:Core/Src/lz4.c ****         }
 52102              		.loc 1 1926 20 view .LVU17035
 52103 0244 5B42     		rsbs	r3, r3, #0
 52104              	.L2246:
 52105              	.LVL5656:
1926:Core/Src/lz4.c ****         }
 52106              		.loc 1 1926 20 view .LVU17036
 52107              	.LBE6472:
 52108              	.LBE6471:
2186:Core/Src/lz4.c ****                 length += addl;
 52109              		.loc 1 2186 17 is_stmt 1 view .LVU17037
2186:Core/Src/lz4.c ****                 length += addl;
 52110              		.loc 1 2186 20 is_stmt 0 view .LVU17038
 52111 0246 5A1C     		adds	r2, r3, #1
 52112 0248 0FD0     		beq	.L2245
 52113              	.LVL5657:
2187:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overfl
 52114              		.loc 1 2187 17 is_stmt 1 view .LVU17039
2187:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)(op))) { goto _output_error; } /* overfl
 52115              		.loc 1 2187 24 is_stmt 0 view .LVU17040
 52116 024a ED18     		adds	r5, r5, r3
 52117              	.LVL5658:
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 52118              		.loc 1 2188 17 is_stmt 1 view .LVU17041
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 52119              		.loc 1 2188 21 is_stmt 0 view .LVU17042
 52120 024c 2B19     		adds	r3, r5, r4
 52121              	.LVL5659:
2188:Core/Src/lz4.c ****                 if (unlikely((uptrval)(ip)+length<(uptrval)(ip))) { goto _output_error; } /* overfl
 52122              		.loc 1 2188 20 view .LVU17043
 52123 024e 9C42     		cmp	r4, r3
 52124 0250 00D9     		bls	.LCB66903
 52125 0252 D1E0     		b	.L2278	@long jump
 52126              	.LCB66903:
2189:Core/Src/lz4.c ****             }
 52127              		.loc 1 2189 17 is_stmt 1 view .LVU17044
2189:Core/Src/lz4.c ****             }
 52128              		.loc 1 2189 21 is_stmt 0 view .LVU17045
 52129 0254 4B46     		mov	r3, r9
 52130 0256 EB18     		adds	r3, r5, r3
2189:Core/Src/lz4.c ****             }
 52131              		.loc 1 2189 20 view .LVU17046
 52132 0258 9945     		cmp	r9, r3
 52133 025a BED9     		bls	.L2244
 52134 025c 4446     		mov	r4, r8
 52135              	.LVL5660:
2189:Core/Src/lz4.c ****             }
 52136              		.loc 1 2189 20 view .LVU17047
 52137 025e C846     		mov	r8, r9
 52138              	.LVL5661:
2189:Core/Src/lz4.c ****             }
 52139              		.loc 1 2189 20 view .LVU17048
 52140 0260 D6E0     		b	.L2249
 52141              	.LVL5662:
 52142              	.L2277:
 52143              	.LBB6474:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1255


 52144              	.LBB6473:
1930:Core/Src/lz4.c ****         }
 52145              		.loc 1 1930 20 view .LVU17049
 52146 0262 9146     		mov	r9, r2
 52147 0264 0123     		movs	r3, #1
 52148              	.LVL5663:
1930:Core/Src/lz4.c ****         }
 52149              		.loc 1 1930 20 view .LVU17050
 52150 0266 5B42     		rsbs	r3, r3, #0
 52151 0268 EDE7     		b	.L2246
 52152              	.LVL5664:
 52153              	.L2245:
1930:Core/Src/lz4.c ****         }
 52154              		.loc 1 1930 20 view .LVU17051
 52155              	.LBE6473:
 52156              	.LBE6474:
2186:Core/Src/lz4.c ****                 length += addl;
 52157              		.loc 1 2186 42 view .LVU17052
 52158 026a 4446     		mov	r4, r8
 52159              	.LVL5665:
2186:Core/Src/lz4.c ****                 length += addl;
 52160              		.loc 1 2186 42 is_stmt 1 view .LVU17053
 52161 026c C846     		mov	r8, r9
 52162              	.LVL5666:
2186:Core/Src/lz4.c ****                 length += addl;
 52163              		.loc 1 2186 42 is_stmt 0 view .LVU17054
 52164 026e CFE0     		b	.L2249
 52165              	.LVL5667:
 52166              	.L2286:
2186:Core/Src/lz4.c ****                 length += addl;
 52167              		.loc 1 2186 42 view .LVU17055
 52168 0270 4D46     		mov	r5, r9
 52169              	.LVL5668:
 52170              	.L2251:
2186:Core/Src/lz4.c ****                 length += addl;
 52171              		.loc 1 2186 42 view .LVU17056
 52172              	.LBE6470:
 52173              	.LBB6475:
 52174              	.LBB6476:
 452:Core/Src/lz4.c **** }
 52175              		.loc 1 452 5 is_stmt 1 view .LVU17057
 452:Core/Src/lz4.c **** }
 52176              		.loc 1 452 10 view .LVU17058
 52177 0272 0822     		movs	r2, #8
 52178 0274 2900     		movs	r1, r5
 52179 0276 2000     		movs	r0, r4
 52180 0278 FFF7FEFF 		bl	memcpy
 52181              	.LVL5669:
 452:Core/Src/lz4.c **** }
 52182              		.loc 1 452 29 view .LVU17059
 452:Core/Src/lz4.c **** }
 52183              		.loc 1 452 30 is_stmt 0 view .LVU17060
 52184 027c 0834     		adds	r4, r4, #8
 52185              	.LVL5670:
 452:Core/Src/lz4.c **** }
 52186              		.loc 1 452 35 is_stmt 1 view .LVU17061
 452:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1256


 52187              		.loc 1 452 36 is_stmt 0 view .LVU17062
 52188 027e 0835     		adds	r5, r5, #8
 52189              	.LVL5671:
 452:Core/Src/lz4.c **** }
 52190              		.loc 1 452 49 is_stmt 1 view .LVU17063
 452:Core/Src/lz4.c **** }
 52191              		.loc 1 452 5 is_stmt 0 view .LVU17064
 52192 0280 A642     		cmp	r6, r4
 52193 0282 F6D8     		bhi	.L2251
 52194              	.LVL5672:
 452:Core/Src/lz4.c **** }
 52195              		.loc 1 452 5 view .LVU17065
 52196              	.LBE6476:
 52197              	.LBE6475:
2255:Core/Src/lz4.c ****             match = op - offset;
 52198              		.loc 1 2255 13 is_stmt 1 view .LVU17066
2255:Core/Src/lz4.c ****             match = op - offset;
 52199              		.loc 1 2255 22 is_stmt 0 view .LVU17067
 52200 0284 3800     		movs	r0, r7
 52201 0286 FFF7FEFF 		bl	LZ4_readLE16
 52202              	.LVL5673:
2255:Core/Src/lz4.c ****             match = op - offset;
 52203              		.loc 1 2255 20 view .LVU17068
 52204 028a 0A90     		str	r0, [sp, #40]
 52205              	.LVL5674:
2255:Core/Src/lz4.c ****             match = op - offset;
 52206              		.loc 1 2255 40 is_stmt 1 view .LVU17069
2255:Core/Src/lz4.c ****             match = op - offset;
 52207              		.loc 1 2255 42 is_stmt 0 view .LVU17070
 52208 028c 0237     		adds	r7, r7, #2
 52209              	.LVL5675:
2256:Core/Src/lz4.c **** 
 52210              		.loc 1 2256 13 is_stmt 1 view .LVU17071
2256:Core/Src/lz4.c **** 
 52211              		.loc 1 2256 19 is_stmt 0 view .LVU17072
 52212 028e 351A     		subs	r5, r6, r0
 52213              	.LVL5676:
2259:Core/Src/lz4.c **** 
 52214              		.loc 1 2259 13 is_stmt 1 view .LVU17073
2259:Core/Src/lz4.c **** 
 52215              		.loc 1 2259 20 is_stmt 0 view .LVU17074
 52216 0290 0F24     		movs	r4, #15
 52217 0292 059B     		ldr	r3, [sp, #20]
 52218 0294 1C40     		ands	r4, r3
 52219              	.LVL5677:
2259:Core/Src/lz4.c **** 
 52220              		.loc 1 2259 20 view .LVU17075
 52221 0296 40E7     		b	.L2242
 52222              	.LVL5678:
 52223              	.L2299:
 52224              	.LBB6477:
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 52225              		.loc 1 2263 17 is_stmt 1 view .LVU17076
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 52226              		.loc 1 2263 37 is_stmt 0 view .LVU17077
 52227 0298 049B     		ldr	r3, [sp, #16]
 52228 029a 191F     		subs	r1, r3, #4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1257


 52229              	.LVL5679:
 52230              	.LBB6478:
 52231              	.LBI6478:
1911:Core/Src/lz4.c ****                      int initial_check)
 52232              		.loc 1 1911 1 is_stmt 1 view .LVU17078
 52233              	.LBB6479:
1914:Core/Src/lz4.c ****     assert(ip != NULL);
 52234              		.loc 1 1914 5 view .LVU17079
1915:Core/Src/lz4.c ****     assert(*ip !=  NULL);
 52235              		.loc 1 1915 5 view .LVU17080
1916:Core/Src/lz4.c ****     assert(ilimit != NULL);
 52236              		.loc 1 1916 5 view .LVU17081
1917:Core/Src/lz4.c ****     if (initial_check && unlikely((*ip) >= ilimit)) {    /* read limit reached */
 52237              		.loc 1 1917 5 view .LVU17082
1918:Core/Src/lz4.c ****         return rvl_error;
 52238              		.loc 1 1918 5 view .LVU17083
 52239              	.LBE6479:
 52240              	.LBE6478:
2263:Core/Src/lz4.c ****                 if (addl == rvl_error) { goto _output_error; }
 52241              		.loc 1 2263 37 is_stmt 0 view .LVU17084
 52242 029c 0023     		movs	r3, #0
 52243              	.LVL5680:
 52244              	.L2254:
 52245              	.LBB6482:
 52246              	.LBB6480:
1921:Core/Src/lz4.c ****         s = **ip;
 52247              		.loc 1 1921 5 is_stmt 1 view .LVU17085
1922:Core/Src/lz4.c ****         (*ip)++;
 52248              		.loc 1 1922 9 view .LVU17086
1922:Core/Src/lz4.c ****         (*ip)++;
 52249              		.loc 1 1922 13 is_stmt 0 view .LVU17087
 52250 029e 3A78     		ldrb	r2, [r7]
 52251              	.LVL5681:
1923:Core/Src/lz4.c ****         length += s;
 52252              		.loc 1 1923 9 is_stmt 1 view .LVU17088
1923:Core/Src/lz4.c ****         length += s;
 52253              		.loc 1 1923 14 is_stmt 0 view .LVU17089
 52254 02a0 0137     		adds	r7, r7, #1
 52255              	.LVL5682:
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 52256              		.loc 1 1924 9 is_stmt 1 view .LVU17090
1924:Core/Src/lz4.c ****         if (unlikely((*ip) > ilimit)) {    /* read limit reached */
 52257              		.loc 1 1924 16 is_stmt 0 view .LVU17091
 52258 02a2 9B18     		adds	r3, r3, r2
 52259              	.LVL5683:
1925:Core/Src/lz4.c ****             return rvl_error;
 52260              		.loc 1 1925 9 is_stmt 1 view .LVU17092
1925:Core/Src/lz4.c ****             return rvl_error;
 52261              		.loc 1 1925 12 is_stmt 0 view .LVU17093
 52262 02a4 B942     		cmp	r1, r7
 52263 02a6 04D3     		bcc	.L2282
1929:Core/Src/lz4.c ****             return rvl_error;
 52264              		.loc 1 1929 9 is_stmt 1 view .LVU17094
1929:Core/Src/lz4.c ****             return rvl_error;
 52265              		.loc 1 1929 12 is_stmt 0 view .LVU17095
 52266 02a8 002B     		cmp	r3, #0
 52267 02aa 0FDB     		blt	.L2283
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1258


1932:Core/Src/lz4.c **** 
 52268              		.loc 1 1932 13 is_stmt 1 view .LVU17096
1932:Core/Src/lz4.c **** 
 52269              		.loc 1 1932 5 is_stmt 0 view .LVU17097
 52270 02ac FF2A     		cmp	r2, #255
 52271 02ae F6D0     		beq	.L2254
 52272 02b0 01E0     		b	.L2253
 52273              	.L2282:
1926:Core/Src/lz4.c ****         }
 52274              		.loc 1 1926 20 view .LVU17098
 52275 02b2 0123     		movs	r3, #1
 52276              	.LVL5684:
1926:Core/Src/lz4.c ****         }
 52277              		.loc 1 1926 20 view .LVU17099
 52278 02b4 5B42     		rsbs	r3, r3, #0
 52279              	.L2253:
 52280              	.LVL5685:
1926:Core/Src/lz4.c ****         }
 52281              		.loc 1 1926 20 view .LVU17100
 52282              	.LBE6480:
 52283              	.LBE6482:
2264:Core/Src/lz4.c ****                 length += addl;
 52284              		.loc 1 2264 17 is_stmt 1 view .LVU17101
2264:Core/Src/lz4.c ****                 length += addl;
 52285              		.loc 1 2264 20 is_stmt 0 view .LVU17102
 52286 02b6 5A1C     		adds	r2, r3, #1
 52287 02b8 00D1     		bne	.LCB67100
 52288 02ba A4E0     		b	.L2287	@long jump
 52289              	.LCB67100:
2265:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow d
 52290              		.loc 1 2265 17 is_stmt 1 view .LVU17103
2265:Core/Src/lz4.c ****                 if (unlikely((uptrval)(op)+length<(uptrval)op)) goto _output_error;   /* overflow d
 52291              		.loc 1 2265 24 is_stmt 0 view .LVU17104
 52292 02bc E418     		adds	r4, r4, r3
 52293              	.LVL5686:
2266:Core/Src/lz4.c ****             }
 52294              		.loc 1 2266 17 is_stmt 1 view .LVU17105
2266:Core/Src/lz4.c ****             }
 52295              		.loc 1 2266 21 is_stmt 0 view .LVU17106
 52296 02be A319     		adds	r3, r4, r6
 52297              	.LVL5687:
2266:Core/Src/lz4.c ****             }
 52298              		.loc 1 2266 20 view .LVU17107
 52299 02c0 9E42     		cmp	r6, r3
 52300 02c2 00D8     		bhi	.LCB67111
 52301 02c4 2CE7     		b	.L2252	@long jump
 52302              	.LCB67111:
 52303 02c6 4446     		mov	r4, r8
 52304              	.LVL5688:
2266:Core/Src/lz4.c ****             }
 52305              		.loc 1 2266 20 view .LVU17108
 52306 02c8 B846     		mov	r8, r7
 52307              	.LVL5689:
2266:Core/Src/lz4.c ****             }
 52308              		.loc 1 2266 20 view .LVU17109
 52309 02ca A1E0     		b	.L2249
 52310              	.LVL5690:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1259


 52311              	.L2283:
 52312              	.LBB6483:
 52313              	.LBB6481:
1930:Core/Src/lz4.c ****         }
 52314              		.loc 1 1930 20 view .LVU17110
 52315 02cc 0123     		movs	r3, #1
 52316              	.LVL5691:
1930:Core/Src/lz4.c ****         }
 52317              		.loc 1 1930 20 view .LVU17111
 52318 02ce 5B42     		rsbs	r3, r3, #0
 52319 02d0 F1E7     		b	.L2253
 52320              	.LVL5692:
 52321              	.L2257:
1930:Core/Src/lz4.c ****         }
 52322              		.loc 1 1930 20 view .LVU17112
 52323              	.LBE6481:
 52324              	.LBE6483:
 52325              	.LBE6477:
 52326              	.LBB6484:
2288:Core/Src/lz4.c ****                     size_t const restSize = length - copySize;
 52327              		.loc 1 2288 21 is_stmt 1 view .LVU17113
2289:Core/Src/lz4.c ****                     LZ4_memcpy(op, dictEnd - copySize, copySize);
 52328              		.loc 1 2289 21 view .LVU17114
2289:Core/Src/lz4.c ****                     LZ4_memcpy(op, dictEnd - copySize, copySize);
 52329              		.loc 1 2289 34 is_stmt 0 view .LVU17115
 52330 02d2 4B46     		mov	r3, r9
 52331 02d4 5B1B     		subs	r3, r3, r5
 52332 02d6 9946     		mov	r9, r3
 52333              	.LVL5693:
2290:Core/Src/lz4.c ****                     op += copySize;
 52334              		.loc 1 2290 21 is_stmt 1 view .LVU17116
 52335 02d8 099B     		ldr	r3, [sp, #36]
 52336              	.LVL5694:
2290:Core/Src/lz4.c ****                     op += copySize;
 52337              		.loc 1 2290 21 is_stmt 0 view .LVU17117
 52338 02da 591B     		subs	r1, r3, r5
 52339 02dc 2A00     		movs	r2, r5
 52340 02de 3000     		movs	r0, r6
 52341 02e0 FFF7FEFF 		bl	memcpy
 52342              	.LVL5695:
2291:Core/Src/lz4.c ****                     if (restSize > (size_t)(op - lowPrefix)) {  /* overlap copy */
 52343              		.loc 1 2291 21 is_stmt 1 view .LVU17118
2291:Core/Src/lz4.c ****                     if (restSize > (size_t)(op - lowPrefix)) {  /* overlap copy */
 52344              		.loc 1 2291 24 is_stmt 0 view .LVU17119
 52345 02e4 7019     		adds	r0, r6, r5
 52346              	.LVL5696:
2292:Core/Src/lz4.c ****                         BYTE* const endOfMatch = op + restSize;
 52347              		.loc 1 2292 21 is_stmt 1 view .LVU17120
2292:Core/Src/lz4.c ****                         BYTE* const endOfMatch = op + restSize;
 52348              		.loc 1 2292 48 is_stmt 0 view .LVU17121
 52349 02e6 039B     		ldr	r3, [sp, #12]
 52350 02e8 C31A     		subs	r3, r0, r3
2292:Core/Src/lz4.c ****                         BYTE* const endOfMatch = op + restSize;
 52351              		.loc 1 2292 24 view .LVU17122
 52352 02ea 9945     		cmp	r9, r3
 52353 02ec 0CD8     		bhi	.L2302
2297:Core/Src/lz4.c ****                         op += restSize;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1260


 52354              		.loc 1 2297 25 is_stmt 1 view .LVU17123
 52355 02ee 4A46     		mov	r2, r9
 52356 02f0 0399     		ldr	r1, [sp, #12]
 52357 02f2 FFF7FEFF 		bl	memcpy
 52358              	.LVL5697:
2298:Core/Src/lz4.c ****                 }   }
 52359              		.loc 1 2298 25 view .LVU17124
2298:Core/Src/lz4.c ****                 }   }
 52360              		.loc 1 2298 25 is_stmt 0 view .LVU17125
 52361              	.LBE6484:
2300:Core/Src/lz4.c ****             }
 52362              		.loc 1 2300 17 is_stmt 1 view .LVU17126
 52363 02f6 E7E6     		b	.L2240
 52364              	.LVL5698:
 52365              	.L2261:
 52366              	.LBB6486:
 52367              	.LBB6485:
2295:Core/Src/lz4.c ****                     } else {
 52368              		.loc 1 2295 49 view .LVU17127
2295:Core/Src/lz4.c ****                     } else {
 52369              		.loc 1 2295 57 is_stmt 0 view .LVU17128
 52370 02f8 1A78     		ldrb	r2, [r3]
2295:Core/Src/lz4.c ****                     } else {
 52371              		.loc 1 2295 55 view .LVU17129
 52372 02fa 0270     		strb	r2, [r0]
2295:Core/Src/lz4.c ****                     } else {
 52373              		.loc 1 2295 66 view .LVU17130
 52374 02fc 0133     		adds	r3, r3, #1
 52375              	.LVL5699:
2295:Core/Src/lz4.c ****                     } else {
 52376              		.loc 1 2295 52 view .LVU17131
 52377 02fe 0130     		adds	r0, r0, #1
 52378              	.LVL5700:
 52379              	.L2259:
2295:Core/Src/lz4.c ****                     } else {
 52380              		.loc 1 2295 31 is_stmt 1 view .LVU17132
 52381 0300 8442     		cmp	r4, r0
 52382 0302 F9D8     		bhi	.L2261
2295:Core/Src/lz4.c ****                     } else {
 52383              		.loc 1 2295 31 is_stmt 0 view .LVU17133
 52384 0304 0400     		movs	r4, r0
 52385 0306 DFE6     		b	.L2240
 52386              	.LVL5701:
 52387              	.L2302:
2294:Core/Src/lz4.c ****                         while (op < endOfMatch) *op++ = *copyFrom++;
 52388              		.loc 1 2294 37 view .LVU17134
 52389 0308 039B     		ldr	r3, [sp, #12]
 52390 030a F9E7     		b	.L2259
 52391              	.LVL5702:
 52392              	.L2256:
2294:Core/Src/lz4.c ****                         while (op < endOfMatch) *op++ = *copyFrom++;
 52393              		.loc 1 2294 37 view .LVU17135
 52394              	.LBE6485:
 52395              	.LBE6486:
2302:Core/Src/lz4.c **** 
 52396              		.loc 1 2302 13 is_stmt 1 view .LVU17136
2305:Core/Src/lz4.c **** 
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1261


 52397              		.loc 1 2305 13 view .LVU17137
2305:Core/Src/lz4.c **** 
 52398              		.loc 1 2305 17 is_stmt 0 view .LVU17138
 52399 030c 4B46     		mov	r3, r9
 52400 030e F418     		adds	r4, r6, r3
 52401              	.LVL5703:
2308:Core/Src/lz4.c ****             if (partialDecoding && (cpy > oend-MATCH_SAFEGUARD_DISTANCE)) {
 52402              		.loc 1 2308 13 is_stmt 1 view .LVU17139
2309:Core/Src/lz4.c ****                 size_t const mlen = MIN(length, (size_t)(oend-op));
 52403              		.loc 1 2309 13 view .LVU17140
2323:Core/Src/lz4.c ****                 LZ4_write32(op, 0);   /* silence msan warning when offset==0 */
 52404              		.loc 1 2323 13 view .LVU17141
2323:Core/Src/lz4.c ****                 LZ4_write32(op, 0);   /* silence msan warning when offset==0 */
 52405              		.loc 1 2323 16 is_stmt 0 view .LVU17142
 52406 0310 0A9B     		ldr	r3, [sp, #40]
 52407 0312 072B     		cmp	r3, #7
 52408 0314 22D9     		bls	.L2303
2333:Core/Src/lz4.c ****                 match += 8;
 52409              		.loc 1 2333 17 is_stmt 1 view .LVU17143
 52410 0316 0822     		movs	r2, #8
 52411 0318 2900     		movs	r1, r5
 52412 031a 3000     		movs	r0, r6
 52413 031c FFF7FEFF 		bl	memcpy
 52414              	.LVL5704:
2334:Core/Src/lz4.c ****             }
 52415              		.loc 1 2334 17 view .LVU17144
2334:Core/Src/lz4.c ****             }
 52416              		.loc 1 2334 23 is_stmt 0 view .LVU17145
 52417 0320 0835     		adds	r5, r5, #8
 52418              	.LVL5705:
2334:Core/Src/lz4.c ****             }
 52419              		.loc 1 2334 23 view .LVU17146
 52420 0322 0595     		str	r5, [sp, #20]
 52421              	.LVL5706:
 52422              	.L2263:
2336:Core/Src/lz4.c **** 
 52423              		.loc 1 2336 13 is_stmt 1 view .LVU17147
2336:Core/Src/lz4.c **** 
 52424              		.loc 1 2336 16 is_stmt 0 view .LVU17148
 52425 0324 3500     		movs	r5, r6
 52426 0326 0835     		adds	r5, r5, #8
 52427              	.LVL5707:
2338:Core/Src/lz4.c ****                 BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 52428              		.loc 1 2338 13 is_stmt 1 view .LVU17149
2338:Core/Src/lz4.c ****                 BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 52429              		.loc 1 2338 17 is_stmt 0 view .LVU17150
 52430 0328 5346     		mov	r3, r10
 52431 032a 0C3B     		subs	r3, r3, #12
2338:Core/Src/lz4.c ****                 BYTE* const oCopyLimit = oend - (WILDCOPYLENGTH-1);
 52432              		.loc 1 2338 16 view .LVU17151
 52433 032c A342     		cmp	r3, r4
 52434 032e 39D3     		bcc	.L2304
2348:Core/Src/lz4.c ****                 if (length > 16)  { LZ4_wildCopy8(op+8, match+8, cpy); }
 52435              		.loc 1 2348 17 is_stmt 1 view .LVU17152
 52436 0330 0822     		movs	r2, #8
 52437 0332 0599     		ldr	r1, [sp, #20]
 52438 0334 2800     		movs	r0, r5
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1262


 52439 0336 FFF7FEFF 		bl	memcpy
 52440              	.LVL5708:
2349:Core/Src/lz4.c ****             }
 52441              		.loc 1 2349 17 view .LVU17153
2349:Core/Src/lz4.c ****             }
 52442              		.loc 1 2349 20 is_stmt 0 view .LVU17154
 52443 033a 4B46     		mov	r3, r9
 52444 033c 102B     		cmp	r3, #16
 52445 033e 00D8     		bhi	.LCB67289
 52446 0340 C2E6     		b	.L2240	@long jump
 52447              	.LCB67289:
 52448              	.LVL5709:
2349:Core/Src/lz4.c ****             }
 52449              		.loc 1 2349 37 is_stmt 1 view .LVU17155
2349:Core/Src/lz4.c ****             }
 52450              		.loc 1 2349 53 is_stmt 0 view .LVU17156
 52451 0342 1036     		adds	r6, r6, #16
2349:Core/Src/lz4.c ****             }
 52452              		.loc 1 2349 62 view .LVU17157
 52453 0344 059D     		ldr	r5, [sp, #20]
 52454              	.LVL5710:
2349:Core/Src/lz4.c ****             }
 52455              		.loc 1 2349 62 view .LVU17158
 52456 0346 0835     		adds	r5, r5, #8
 52457              	.LVL5711:
 52458              	.LBB6487:
 52459              	.LBI6487:
 446:Core/Src/lz4.c **** {
 52460              		.loc 1 446 6 is_stmt 1 view .LVU17159
 52461              	.LBB6488:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 52462              		.loc 1 448 5 view .LVU17160
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 52463              		.loc 1 449 5 view .LVU17161
 450:Core/Src/lz4.c **** 
 52464              		.loc 1 450 5 view .LVU17162
 52465              	.L2269:
 452:Core/Src/lz4.c **** }
 52466              		.loc 1 452 5 view .LVU17163
 452:Core/Src/lz4.c **** }
 52467              		.loc 1 452 10 view .LVU17164
 52468 0348 0822     		movs	r2, #8
 52469 034a 2900     		movs	r1, r5
 52470 034c 3000     		movs	r0, r6
 52471 034e FFF7FEFF 		bl	memcpy
 52472              	.LVL5712:
 452:Core/Src/lz4.c **** }
 52473              		.loc 1 452 29 view .LVU17165
 452:Core/Src/lz4.c **** }
 52474              		.loc 1 452 30 is_stmt 0 view .LVU17166
 52475 0352 0836     		adds	r6, r6, #8
 52476              	.LVL5713:
 452:Core/Src/lz4.c **** }
 52477              		.loc 1 452 35 is_stmt 1 view .LVU17167
 452:Core/Src/lz4.c **** }
 52478              		.loc 1 452 36 is_stmt 0 view .LVU17168
 52479 0354 0835     		adds	r5, r5, #8
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1263


 52480              	.LVL5714:
 452:Core/Src/lz4.c **** }
 52481              		.loc 1 452 49 is_stmt 1 view .LVU17169
 452:Core/Src/lz4.c **** }
 52482              		.loc 1 452 5 is_stmt 0 view .LVU17170
 52483 0356 B442     		cmp	r4, r6
 52484 0358 F6D8     		bhi	.L2269
 52485 035a B5E6     		b	.L2240
 52486              	.LVL5715:
 52487              	.L2303:
 452:Core/Src/lz4.c **** }
 52488              		.loc 1 452 5 view .LVU17171
 52489              	.LBE6488:
 52490              	.LBE6487:
2324:Core/Src/lz4.c ****                 op[0] = match[0];
 52491              		.loc 1 2324 17 is_stmt 1 view .LVU17172
 52492 035c 0021     		movs	r1, #0
 52493 035e 3000     		movs	r0, r6
 52494 0360 FFF7FEFF 		bl	LZ4_write32
 52495              	.LVL5716:
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 52496              		.loc 1 2325 17 view .LVU17173
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 52497              		.loc 1 2325 30 is_stmt 0 view .LVU17174
 52498 0364 2B78     		ldrb	r3, [r5]
2325:Core/Src/lz4.c ****                 op[1] = match[1];
 52499              		.loc 1 2325 23 view .LVU17175
 52500 0366 3370     		strb	r3, [r6]
2326:Core/Src/lz4.c ****                 op[2] = match[2];
 52501              		.loc 1 2326 17 is_stmt 1 view .LVU17176
2326:Core/Src/lz4.c ****                 op[2] = match[2];
 52502              		.loc 1 2326 23 is_stmt 0 view .LVU17177
 52503 0368 6B78     		ldrb	r3, [r5, #1]
 52504 036a 7370     		strb	r3, [r6, #1]
2327:Core/Src/lz4.c ****                 op[3] = match[3];
 52505              		.loc 1 2327 17 is_stmt 1 view .LVU17178
2327:Core/Src/lz4.c ****                 op[3] = match[3];
 52506              		.loc 1 2327 23 is_stmt 0 view .LVU17179
 52507 036c AB78     		ldrb	r3, [r5, #2]
 52508 036e B370     		strb	r3, [r6, #2]
2328:Core/Src/lz4.c ****                 match += inc32table[offset];
 52509              		.loc 1 2328 17 is_stmt 1 view .LVU17180
2328:Core/Src/lz4.c ****                 match += inc32table[offset];
 52510              		.loc 1 2328 23 is_stmt 0 view .LVU17181
 52511 0370 EB78     		ldrb	r3, [r5, #3]
 52512 0372 F370     		strb	r3, [r6, #3]
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 52513              		.loc 1 2329 17 is_stmt 1 view .LVU17182
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 52514              		.loc 1 2329 36 is_stmt 0 view .LVU17183
 52515 0374 0A9B     		ldr	r3, [sp, #40]
 52516 0376 9B00     		lsls	r3, r3, #2
 52517 0378 1A00     		movs	r2, r3
 52518 037a 084B     		ldr	r3, .L2306+4
 52519 037c 0592     		str	r2, [sp, #20]
 52520              	.LVL5717:
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1264


 52521              		.loc 1 2329 36 view .LVU17184
 52522 037e D158     		ldr	r1, [r2, r3]
2329:Core/Src/lz4.c ****                 LZ4_memcpy(op+4, match, 4);
 52523              		.loc 1 2329 23 view .LVU17185
 52524 0380 6D18     		adds	r5, r5, r1
 52525              	.LVL5718:
2330:Core/Src/lz4.c ****                 match -= dec64table[offset];
 52526              		.loc 1 2330 17 is_stmt 1 view .LVU17186
 52527 0382 301D     		adds	r0, r6, #4
 52528 0384 0422     		movs	r2, #4
 52529 0386 2900     		movs	r1, r5
 52530 0388 FFF7FEFF 		bl	memcpy
 52531              	.LVL5719:
2331:Core/Src/lz4.c ****             } else {
 52532              		.loc 1 2331 17 view .LVU17187
2331:Core/Src/lz4.c ****             } else {
 52533              		.loc 1 2331 36 is_stmt 0 view .LVU17188
 52534 038c 044B     		ldr	r3, .L2306+8
 52535 038e 059A     		ldr	r2, [sp, #20]
 52536 0390 D358     		ldr	r3, [r2, r3]
2331:Core/Src/lz4.c ****             } else {
 52537              		.loc 1 2331 23 view .LVU17189
 52538 0392 EB1A     		subs	r3, r5, r3
 52539 0394 0593     		str	r3, [sp, #20]
 52540              	.LVL5720:
2331:Core/Src/lz4.c ****             } else {
 52541              		.loc 1 2331 23 view .LVU17190
 52542 0396 C5E7     		b	.L2263
 52543              	.L2307:
 52544              		.align	2
 52545              	.L2306:
 52546 0398 FEFF0000 		.word	65534
 52547 039c 00000000 		.word	.LANCHOR0
 52548 03a0 00000000 		.word	.LANCHOR1
 52549              	.LVL5721:
 52550              	.L2304:
 52551              	.LBB6489:
2339:Core/Src/lz4.c ****                 if (cpy > oend-LASTLITERALS) { goto _output_error; } /* Error : last LASTLITERALS b
 52552              		.loc 1 2339 17 is_stmt 1 view .LVU17191
2339:Core/Src/lz4.c ****                 if (cpy > oend-LASTLITERALS) { goto _output_error; } /* Error : last LASTLITERALS b
 52553              		.loc 1 2339 29 is_stmt 0 view .LVU17192
 52554 03a4 5346     		mov	r3, r10
 52555 03a6 DA1F     		subs	r2, r3, #7
 52556 03a8 0A92     		str	r2, [sp, #40]
 52557              	.LVL5722:
2340:Core/Src/lz4.c ****                 if (op < oCopyLimit) {
 52558              		.loc 1 2340 17 is_stmt 1 view .LVU17193
2340:Core/Src/lz4.c ****                 if (op < oCopyLimit) {
 52559              		.loc 1 2340 31 is_stmt 0 view .LVU17194
 52560 03aa 053B     		subs	r3, r3, #5
2340:Core/Src/lz4.c ****                 if (op < oCopyLimit) {
 52561              		.loc 1 2340 20 view .LVU17195
 52562 03ac 9C42     		cmp	r4, r3
 52563 03ae 37D8     		bhi	.L2291
2341:Core/Src/lz4.c ****                     LZ4_wildCopy8(op, match, oCopyLimit);
 52564              		.loc 1 2341 17 is_stmt 1 view .LVU17196
2341:Core/Src/lz4.c ****                     LZ4_wildCopy8(op, match, oCopyLimit);
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1265


 52565              		.loc 1 2341 20 is_stmt 0 view .LVU17197
 52566 03b0 9542     		cmp	r5, r2
 52567 03b2 08D3     		bcc	.L2305
 52568 03b4 059B     		ldr	r3, [sp, #20]
 52569              	.LVL5723:
 52570              	.L2267:
2346:Core/Src/lz4.c ****             } else {
 52571              		.loc 1 2346 23 is_stmt 1 view .LVU17198
 52572 03b6 AC42     		cmp	r4, r5
 52573 03b8 00D8     		bhi	.LCB67436
 52574 03ba 85E6     		b	.L2240	@long jump
 52575              	.LCB67436:
2346:Core/Src/lz4.c ****             } else {
 52576              		.loc 1 2346 36 view .LVU17199
 52577              	.LVL5724:
2346:Core/Src/lz4.c ****             } else {
 52578              		.loc 1 2346 44 is_stmt 0 view .LVU17200
 52579 03bc 1A78     		ldrb	r2, [r3]
2346:Core/Src/lz4.c ****             } else {
 52580              		.loc 1 2346 42 view .LVU17201
 52581 03be 2A70     		strb	r2, [r5]
2346:Core/Src/lz4.c ****             } else {
 52582              		.loc 1 2346 50 view .LVU17202
 52583 03c0 0133     		adds	r3, r3, #1
 52584              	.LVL5725:
2346:Core/Src/lz4.c ****             } else {
 52585              		.loc 1 2346 39 view .LVU17203
 52586 03c2 0135     		adds	r5, r5, #1
 52587              	.LVL5726:
2346:Core/Src/lz4.c ****             } else {
 52588              		.loc 1 2346 39 view .LVU17204
 52589 03c4 F7E7     		b	.L2267
 52590              	.LVL5727:
 52591              	.L2305:
 52592              	.LBB6490:
 52593              	.LBB6491:
 449:Core/Src/lz4.c ****     BYTE* const e = (BYTE*)dstEnd;
 52594              		.loc 1 449 17 view .LVU17205
 52595 03c6 059B     		ldr	r3, [sp, #20]
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 52596              		.loc 1 448 11 view .LVU17206
 52597 03c8 2E00     		movs	r6, r5
 52598 03ca 0B94     		str	r4, [sp, #44]
 52599 03cc 1C00     		movs	r4, r3
 52600              	.LVL5728:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 52601              		.loc 1 448 11 view .LVU17207
 52602 03ce A946     		mov	r9, r5
 52603              	.LVL5729:
 448:Core/Src/lz4.c ****     const BYTE* s = (const BYTE*)srcPtr;
 52604              		.loc 1 448 11 view .LVU17208
 52605 03d0 1500     		movs	r5, r2
 52606              	.LVL5730:
 52607              	.L2266:
 452:Core/Src/lz4.c **** }
 52608              		.loc 1 452 5 is_stmt 1 view .LVU17209
 452:Core/Src/lz4.c **** }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1266


 52609              		.loc 1 452 10 view .LVU17210
 52610 03d2 0822     		movs	r2, #8
 52611 03d4 2100     		movs	r1, r4
 52612 03d6 3000     		movs	r0, r6
 52613 03d8 FFF7FEFF 		bl	memcpy
 52614              	.LVL5731:
 452:Core/Src/lz4.c **** }
 52615              		.loc 1 452 29 view .LVU17211
 452:Core/Src/lz4.c **** }
 52616              		.loc 1 452 30 is_stmt 0 view .LVU17212
 52617 03dc 0836     		adds	r6, r6, #8
 52618              	.LVL5732:
 452:Core/Src/lz4.c **** }
 52619              		.loc 1 452 35 is_stmt 1 view .LVU17213
 452:Core/Src/lz4.c **** }
 52620              		.loc 1 452 36 is_stmt 0 view .LVU17214
 52621 03de 0834     		adds	r4, r4, #8
 52622              	.LVL5733:
 452:Core/Src/lz4.c **** }
 52623              		.loc 1 452 49 is_stmt 1 view .LVU17215
 452:Core/Src/lz4.c **** }
 52624              		.loc 1 452 5 is_stmt 0 view .LVU17216
 52625 03e0 B542     		cmp	r5, r6
 52626 03e2 F6D8     		bhi	.L2266
 52627              	.LBE6491:
 52628              	.LBE6490:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 52629              		.loc 1 2343 41 view .LVU17217
 52630 03e4 0B9C     		ldr	r4, [sp, #44]
 52631              	.LVL5734:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 52632              		.loc 1 2343 41 view .LVU17218
 52633 03e6 4D46     		mov	r5, r9
 52634              	.LVL5735:
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 52635              		.loc 1 2343 21 is_stmt 1 view .LVU17219
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 52636              		.loc 1 2343 41 is_stmt 0 view .LVU17220
 52637 03e8 0A9A     		ldr	r2, [sp, #40]
 52638 03ea 551B     		subs	r5, r2, r5
2343:Core/Src/lz4.c ****                     op = oCopyLimit;
 52639              		.loc 1 2343 27 view .LVU17221
 52640 03ec 059B     		ldr	r3, [sp, #20]
 52641 03ee 9C46     		mov	ip, r3
 52642 03f0 AC44     		add	ip, ip, r5
 52643 03f2 6346     		mov	r3, ip
 52644              	.LVL5736:
2344:Core/Src/lz4.c ****                 }
 52645              		.loc 1 2344 21 is_stmt 1 view .LVU17222
2344:Core/Src/lz4.c ****                 }
 52646              		.loc 1 2344 24 is_stmt 0 view .LVU17223
 52647 03f4 1500     		movs	r5, r2
 52648 03f6 DEE7     		b	.L2267
 52649              	.LVL5737:
 52650              	.L2278:
2344:Core/Src/lz4.c ****                 }
 52651              		.loc 1 2344 24 view .LVU17224
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1267


 52652              	.LBE6489:
 52653              	.LBB6492:
 52654 03f8 4446     		mov	r4, r8
 52655              	.LVL5738:
2344:Core/Src/lz4.c ****                 }
 52656              		.loc 1 2344 24 view .LVU17225
 52657 03fa C846     		mov	r8, r9
 52658              	.LVL5739:
2344:Core/Src/lz4.c ****                 }
 52659              		.loc 1 2344 24 view .LVU17226
 52660 03fc 08E0     		b	.L2249
 52661              	.LVL5740:
 52662              	.L2280:
2344:Core/Src/lz4.c ****                 }
 52663              		.loc 1 2344 24 view .LVU17227
 52664              	.LBE6492:
 52665 03fe B846     		mov	r8, r7
 52666              	.LVL5741:
2344:Core/Src/lz4.c ****                 }
 52667              		.loc 1 2344 24 view .LVU17228
 52668 0400 06E0     		b	.L2249
 52669              	.LVL5742:
 52670              	.L2281:
2344:Core/Src/lz4.c ****                 }
 52671              		.loc 1 2344 24 view .LVU17229
 52672 0402 B846     		mov	r8, r7
 52673              	.LVL5743:
2344:Core/Src/lz4.c ****                 }
 52674              		.loc 1 2344 24 view .LVU17230
 52675 0404 04E0     		b	.L2249
 52676              	.LVL5744:
 52677              	.L2287:
2344:Core/Src/lz4.c ****                 }
 52678              		.loc 1 2344 24 view .LVU17231
 52679 0406 4446     		mov	r4, r8
 52680              	.LVL5745:
2344:Core/Src/lz4.c ****                 }
 52681              		.loc 1 2344 24 view .LVU17232
 52682 0408 B846     		mov	r8, r7
 52683              	.LVL5746:
2344:Core/Src/lz4.c ****                 }
 52684              		.loc 1 2344 24 view .LVU17233
 52685 040a 01E0     		b	.L2249
 52686              	.LVL5747:
 52687              	.L2289:
2344:Core/Src/lz4.c ****                 }
 52688              		.loc 1 2344 24 view .LVU17234
 52689 040c 4446     		mov	r4, r8
 52690 040e B846     		mov	r8, r7
 52691              	.LVL5748:
 52692              	.L2249:
2360:Core/Src/lz4.c ****     }
 52693              		.loc 1 2360 9 is_stmt 1 view .LVU17235
2360:Core/Src/lz4.c ****     }
 52694              		.loc 1 2360 16 is_stmt 0 view .LVU17236
 52695 0410 029B     		ldr	r3, [sp, #8]
 52696 0412 4246     		mov	r2, r8
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1268


 52697 0414 981A     		subs	r0, r3, r2
2360:Core/Src/lz4.c ****     }
 52698              		.loc 1 2360 48 view .LVU17237
 52699 0416 0138     		subs	r0, r0, #1
 52700 0418 A9E6     		b	.L2235
 52701              	.LVL5749:
 52702              	.L2290:
2360:Core/Src/lz4.c ****     }
 52703              		.loc 1 2360 48 view .LVU17238
 52704 041a 4446     		mov	r4, r8
 52705 041c B846     		mov	r8, r7
 52706              	.LVL5750:
2360:Core/Src/lz4.c ****     }
 52707              		.loc 1 2360 48 view .LVU17239
 52708 041e F7E7     		b	.L2249
 52709              	.LVL5751:
 52710              	.L2291:
2360:Core/Src/lz4.c ****     }
 52711              		.loc 1 2360 48 view .LVU17240
 52712 0420 4446     		mov	r4, r8
 52713              	.LVL5752:
2360:Core/Src/lz4.c ****     }
 52714              		.loc 1 2360 48 view .LVU17241
 52715 0422 B846     		mov	r8, r7
 52716              	.LVL5753:
2360:Core/Src/lz4.c ****     }
 52717              		.loc 1 2360 48 view .LVU17242
 52718 0424 F4E7     		b	.L2249
 52719              	.LVL5754:
 52720              	.L2271:
2360:Core/Src/lz4.c ****     }
 52721              		.loc 1 2360 48 view .LVU17243
 52722              	.LBE6493:
1957:Core/Src/lz4.c **** 
 52723              		.loc 1 1957 53 view .LVU17244
 52724 0426 0120     		movs	r0, #1
 52725              	.LVL5755:
1957:Core/Src/lz4.c **** 
 52726              		.loc 1 1957 53 view .LVU17245
 52727 0428 4042     		rsbs	r0, r0, #0
 52728 042a 09E6     		b	.L2230
 52729              	.LVL5756:
 52730              	.L2272:
1957:Core/Src/lz4.c **** 
 52731              		.loc 1 1957 53 view .LVU17246
 52732 042c 0120     		movs	r0, #1
 52733              	.LVL5757:
1957:Core/Src/lz4.c **** 
 52734              		.loc 1 1957 53 view .LVU17247
 52735 042e 4042     		rsbs	r0, r0, #0
 52736 0430 06E6     		b	.L2230
 52737              	.LVL5758:
 52738              	.L2274:
 52739              	.LBB6494:
1988:Core/Src/lz4.c ****         }
 52740              		.loc 1 1988 51 view .LVU17248
 52741 0432 0020     		movs	r0, #0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1269


 52742              	.LVL5759:
1988:Core/Src/lz4.c ****         }
 52743              		.loc 1 1988 51 view .LVU17249
 52744 0434 04E6     		b	.L2230
 52745              	.LVL5760:
 52746              	.L2275:
1990:Core/Src/lz4.c **** 
 52747              		.loc 1 1990 44 view .LVU17250
 52748 0436 0120     		movs	r0, #1
 52749              	.LVL5761:
1990:Core/Src/lz4.c **** 
 52750              		.loc 1 1990 44 view .LVU17251
 52751 0438 4042     		rsbs	r0, r0, #0
 52752              	.LVL5762:
1990:Core/Src/lz4.c **** 
 52753              		.loc 1 1990 44 view .LVU17252
 52754              	.LBE6494:
 52755              	.LBE6495:
 52756              	.LBE6496:
 52757              	.LBE6497:
 52758              	.LBE6498:
2570:Core/Src/lz4.c ****         lz4sd->prefixSize += (size_t)result;
 52759              		.loc 1 2570 26 is_stmt 1 view .LVU17253
2570:Core/Src/lz4.c ****         lz4sd->prefixSize += (size_t)result;
 52760              		.loc 1 2570 33 is_stmt 0 view .LVU17254
 52761 043a 01E6     		b	.L2230
 52762              		.cfi_endproc
 52763              	.LFE67:
 52765              		.section	.text.LZ4_decompress_fast_continue,"ax",%progbits
 52766              		.align	1
 52767              		.global	LZ4_decompress_fast_continue
 52768              		.syntax unified
 52769              		.code	16
 52770              		.thumb_func
 52771              		.fpu softvfp
 52773              	LZ4_decompress_fast_continue:
 52774              	.LVL5763:
 52775              	.LFB68:
2586:Core/Src/lz4.c **** 
2587:Core/Src/lz4.c **** LZ4_FORCE_O2 int
2588:Core/Src/lz4.c **** LZ4_decompress_fast_continue (LZ4_streamDecode_t* LZ4_streamDecode,
2589:Core/Src/lz4.c ****                         const char* source, char* dest, int originalSize)
2590:Core/Src/lz4.c **** {
 52776              		.loc 1 2590 1 is_stmt 1 view -0
 52777              		.cfi_startproc
 52778              		@ args = 0, pretend = 0, frame = 32
 52779              		@ frame_needed = 0, uses_anonymous_args = 0
 52780              		.loc 1 2590 1 is_stmt 0 view .LVU17256
 52781 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 52782              		.cfi_def_cfa_offset 20
 52783              		.cfi_offset 4, -20
 52784              		.cfi_offset 5, -16
 52785              		.cfi_offset 6, -12
 52786              		.cfi_offset 7, -8
 52787              		.cfi_offset 14, -4
 52788 0002 DE46     		mov	lr, fp
 52789 0004 5746     		mov	r7, r10
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1270


 52790 0006 4E46     		mov	r6, r9
 52791 0008 4546     		mov	r5, r8
 52792 000a E0B5     		push	{r5, r6, r7, lr}
 52793              		.cfi_def_cfa_offset 36
 52794              		.cfi_offset 8, -36
 52795              		.cfi_offset 9, -32
 52796              		.cfi_offset 10, -28
 52797              		.cfi_offset 11, -24
 52798 000c 8BB0     		sub	sp, sp, #44
 52799              		.cfi_def_cfa_offset 80
 52800 000e 8346     		mov	fp, r0
 52801 0010 0591     		str	r1, [sp, #20]
 52802 0012 1400     		movs	r4, r2
 52803 0014 0493     		str	r3, [sp, #16]
2591:Core/Src/lz4.c ****     LZ4_streamDecode_t_internal* const lz4sd =
 52804              		.loc 1 2591 5 is_stmt 1 view .LVU17257
 52805              	.LVL5764:
2592:Core/Src/lz4.c ****         (assert(LZ4_streamDecode!=NULL), &LZ4_streamDecode->internal_donotuse);
2593:Core/Src/lz4.c ****     int result;
 52806              		.loc 1 2593 5 view .LVU17258
2594:Core/Src/lz4.c **** 
2595:Core/Src/lz4.c ****     DEBUGLOG(5, "LZ4_decompress_fast_continue (toDecodeSize=%i)", originalSize);
 52807              		.loc 1 2595 5 view .LVU17259
 52808              		.loc 1 2595 80 view .LVU17260
2596:Core/Src/lz4.c ****     assert(originalSize >= 0);
 52809              		.loc 1 2596 5 view .LVU17261
2597:Core/Src/lz4.c **** 
2598:Core/Src/lz4.c ****     if (lz4sd->prefixSize == 0) {
 52810              		.loc 1 2598 5 view .LVU17262
 52811              		.loc 1 2598 14 is_stmt 0 view .LVU17263
 52812 0016 C268     		ldr	r2, [r0, #12]
 52813              	.LVL5765:
 52814              		.loc 1 2598 8 view .LVU17264
 52815 0018 002A     		cmp	r2, #0
 52816 001a 19D0     		beq	.L2329
2599:Core/Src/lz4.c ****         DEBUGLOG(5, "first invocation : no prefix nor extDict");
2600:Core/Src/lz4.c ****         assert(lz4sd->extDictSize == 0);
2601:Core/Src/lz4.c ****         result = LZ4_decompress_fast(source, dest, originalSize);
2602:Core/Src/lz4.c ****         if (result <= 0) return result;
2603:Core/Src/lz4.c ****         lz4sd->prefixSize = (size_t)originalSize;
2604:Core/Src/lz4.c ****         lz4sd->prefixEnd = (BYTE*)dest + originalSize;
2605:Core/Src/lz4.c ****     } else if (lz4sd->prefixEnd == (BYTE*)dest) {
 52817              		.loc 1 2605 12 is_stmt 1 view .LVU17265
 52818              		.loc 1 2605 21 is_stmt 0 view .LVU17266
 52819 001c 4368     		ldr	r3, [r0, #4]
 52820              	.LVL5766:
 52821              		.loc 1 2605 15 view .LVU17267
 52822 001e A342     		cmp	r3, r4
 52823 0020 24D0     		beq	.L2330
2606:Core/Src/lz4.c ****         DEBUGLOG(5, "continue using existing prefix");
2607:Core/Src/lz4.c ****         result = LZ4_decompress_unsafe_generic(
2608:Core/Src/lz4.c ****                         (const BYTE*)source, (BYTE*)dest, originalSize,
2609:Core/Src/lz4.c ****                         lz4sd->prefixSize,
2610:Core/Src/lz4.c ****                         lz4sd->externalDict, lz4sd->extDictSize);
2611:Core/Src/lz4.c ****         if (result <= 0) return result;
2612:Core/Src/lz4.c ****         lz4sd->prefixSize += (size_t)originalSize;
2613:Core/Src/lz4.c ****         lz4sd->prefixEnd  += originalSize;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1271


2614:Core/Src/lz4.c ****     } else {
2615:Core/Src/lz4.c ****         DEBUGLOG(5, "prefix becomes extDict");
 52824              		.loc 1 2615 9 is_stmt 1 view .LVU17268
 52825              		.loc 1 2615 46 view .LVU17269
2616:Core/Src/lz4.c ****         lz4sd->extDictSize = lz4sd->prefixSize;
 52826              		.loc 1 2616 9 view .LVU17270
 52827              		.loc 1 2616 28 is_stmt 0 view .LVU17271
 52828 0022 8260     		str	r2, [r0, #8]
2617:Core/Src/lz4.c ****         lz4sd->externalDict = lz4sd->prefixEnd - lz4sd->extDictSize;
 52829              		.loc 1 2617 9 is_stmt 1 view .LVU17272
 52830              		.loc 1 2617 48 is_stmt 0 view .LVU17273
 52831 0024 9B1A     		subs	r3, r3, r2
 52832              		.loc 1 2617 29 view .LVU17274
 52833 0026 0360     		str	r3, [r0]
2618:Core/Src/lz4.c ****         result = LZ4_decompress_fast_extDict(source, dest, originalSize,
 52834              		.loc 1 2618 9 is_stmt 1 view .LVU17275
 52835              		.loc 1 2618 18 is_stmt 0 view .LVU17276
 52836 0028 0092     		str	r2, [sp]
 52837 002a 049D     		ldr	r5, [sp, #16]
 52838 002c 2A00     		movs	r2, r5
 52839 002e 2100     		movs	r1, r4
 52840              	.LVL5767:
 52841              		.loc 1 2618 18 view .LVU17277
 52842 0030 0598     		ldr	r0, [sp, #20]
 52843              	.LVL5768:
 52844              		.loc 1 2618 18 view .LVU17278
 52845 0032 FFF7FEFF 		bl	LZ4_decompress_fast_extDict
 52846              	.LVL5769:
2619:Core/Src/lz4.c ****                                              lz4sd->externalDict, lz4sd->extDictSize);
2620:Core/Src/lz4.c ****         if (result <= 0) return result;
 52847              		.loc 1 2620 9 is_stmt 1 view .LVU17279
 52848              		.loc 1 2620 12 is_stmt 0 view .LVU17280
 52849 0036 0028     		cmp	r0, #0
 52850 0038 03DD     		ble	.L2308
2621:Core/Src/lz4.c ****         lz4sd->prefixSize = (size_t)originalSize;
 52851              		.loc 1 2621 9 is_stmt 1 view .LVU17281
 52852              		.loc 1 2621 27 is_stmt 0 view .LVU17282
 52853 003a 5946     		mov	r1, fp
 52854 003c CD60     		str	r5, [r1, #12]
2622:Core/Src/lz4.c ****         lz4sd->prefixEnd  = (BYTE*)dest + originalSize;
 52855              		.loc 1 2622 9 is_stmt 1 view .LVU17283
 52856              		.loc 1 2622 41 is_stmt 0 view .LVU17284
 52857 003e 6519     		adds	r5, r4, r5
 52858              		.loc 1 2622 27 view .LVU17285
 52859 0040 4D60     		str	r5, [r1, #4]
 52860              	.LVL5770:
 52861              	.L2308:
2623:Core/Src/lz4.c ****     }
2624:Core/Src/lz4.c **** 
2625:Core/Src/lz4.c ****     return result;
2626:Core/Src/lz4.c **** }
 52862              		.loc 1 2626 1 view .LVU17286
 52863 0042 0BB0     		add	sp, sp, #44
 52864              		@ sp needed
 52865 0044 F0BC     		pop	{r4, r5, r6, r7}
 52866 0046 BB46     		mov	fp, r7
 52867 0048 B246     		mov	r10, r6
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1272


 52868 004a A946     		mov	r9, r5
 52869 004c A046     		mov	r8, r4
 52870 004e F0BD     		pop	{r4, r5, r6, r7, pc}
 52871              	.LVL5771:
 52872              	.L2329:
2599:Core/Src/lz4.c ****         assert(lz4sd->extDictSize == 0);
 52873              		.loc 1 2599 9 is_stmt 1 view .LVU17287
2599:Core/Src/lz4.c ****         assert(lz4sd->extDictSize == 0);
 52874              		.loc 1 2599 64 view .LVU17288
2600:Core/Src/lz4.c ****         result = LZ4_decompress_fast(source, dest, originalSize);
 52875              		.loc 1 2600 9 view .LVU17289
2601:Core/Src/lz4.c ****         if (result <= 0) return result;
 52876              		.loc 1 2601 9 view .LVU17290
2601:Core/Src/lz4.c ****         if (result <= 0) return result;
 52877              		.loc 1 2601 18 is_stmt 0 view .LVU17291
 52878 0050 049D     		ldr	r5, [sp, #16]
 52879 0052 2A00     		movs	r2, r5
 52880 0054 2100     		movs	r1, r4
 52881              	.LVL5772:
2601:Core/Src/lz4.c ****         if (result <= 0) return result;
 52882              		.loc 1 2601 18 view .LVU17292
 52883 0056 0598     		ldr	r0, [sp, #20]
 52884              	.LVL5773:
2601:Core/Src/lz4.c ****         if (result <= 0) return result;
 52885              		.loc 1 2601 18 view .LVU17293
 52886 0058 FFF7FEFF 		bl	LZ4_decompress_fast
 52887              	.LVL5774:
2602:Core/Src/lz4.c ****         lz4sd->prefixSize = (size_t)originalSize;
 52888              		.loc 1 2602 9 is_stmt 1 view .LVU17294
2602:Core/Src/lz4.c ****         lz4sd->prefixSize = (size_t)originalSize;
 52889              		.loc 1 2602 12 is_stmt 0 view .LVU17295
 52890 005c 0028     		cmp	r0, #0
 52891 005e F0DD     		ble	.L2308
2603:Core/Src/lz4.c ****         lz4sd->prefixEnd = (BYTE*)dest + originalSize;
 52892              		.loc 1 2603 9 is_stmt 1 view .LVU17296
2603:Core/Src/lz4.c ****         lz4sd->prefixEnd = (BYTE*)dest + originalSize;
 52893              		.loc 1 2603 27 is_stmt 0 view .LVU17297
 52894 0060 5946     		mov	r1, fp
 52895 0062 CD60     		str	r5, [r1, #12]
2604:Core/Src/lz4.c ****     } else if (lz4sd->prefixEnd == (BYTE*)dest) {
 52896              		.loc 1 2604 9 is_stmt 1 view .LVU17298
2604:Core/Src/lz4.c ****     } else if (lz4sd->prefixEnd == (BYTE*)dest) {
 52897              		.loc 1 2604 40 is_stmt 0 view .LVU17299
 52898 0064 AC46     		mov	ip, r5
 52899 0066 6444     		add	r4, r4, ip
 52900              	.LVL5775:
2604:Core/Src/lz4.c ****     } else if (lz4sd->prefixEnd == (BYTE*)dest) {
 52901              		.loc 1 2604 26 view .LVU17300
 52902 0068 4C60     		str	r4, [r1, #4]
 52903 006a EAE7     		b	.L2308
 52904              	.LVL5776:
 52905              	.L2330:
2606:Core/Src/lz4.c ****         result = LZ4_decompress_unsafe_generic(
 52906              		.loc 1 2606 9 is_stmt 1 view .LVU17301
2606:Core/Src/lz4.c ****         result = LZ4_decompress_unsafe_generic(
 52907              		.loc 1 2606 54 view .LVU17302
2607:Core/Src/lz4.c ****                         (const BYTE*)source, (BYTE*)dest, originalSize,
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1273


 52908              		.loc 1 2607 9 view .LVU17303
2610:Core/Src/lz4.c ****         if (result <= 0) return result;
 52909              		.loc 1 2610 30 is_stmt 0 view .LVU17304
 52910 006c 0368     		ldr	r3, [r0]
 52911 006e 0693     		str	r3, [sp, #24]
2607:Core/Src/lz4.c ****                         (const BYTE*)source, (BYTE*)dest, originalSize,
 52912              		.loc 1 2607 18 view .LVU17305
 52913 0070 8368     		ldr	r3, [r0, #8]
 52914 0072 9A46     		mov	r10, r3
 52915              	.LVL5777:
 52916              	.LBB6499:
 52917              	.LBI6499:
1802:Core/Src/lz4.c ****                  const BYTE* const istart,
 52918              		.loc 1 1802 1 is_stmt 1 view .LVU17306
 52919              	.LBB6500:
1812:Core/Src/lz4.c ****     BYTE* op = (BYTE*)ostart;
 52920              		.loc 1 1812 5 view .LVU17307
1812:Core/Src/lz4.c ****     BYTE* op = (BYTE*)ostart;
 52921              		.loc 1 1812 17 is_stmt 0 view .LVU17308
 52922 0074 059B     		ldr	r3, [sp, #20]
 52923              	.LVL5778:
1812:Core/Src/lz4.c ****     BYTE* op = (BYTE*)ostart;
 52924              		.loc 1 1812 17 view .LVU17309
 52925 0076 0993     		str	r3, [sp, #36]
 52926              	.LVL5779:
1813:Core/Src/lz4.c ****     BYTE* const oend = ostart + decompressedSize;
 52927              		.loc 1 1813 5 is_stmt 1 view .LVU17310
1814:Core/Src/lz4.c ****     const BYTE* const prefixStart = ostart - prefixSize;
 52928              		.loc 1 1814 5 view .LVU17311
1814:Core/Src/lz4.c ****     const BYTE* const prefixStart = ostart - prefixSize;
 52929              		.loc 1 1814 17 is_stmt 0 view .LVU17312
 52930 0078 049B     		ldr	r3, [sp, #16]
 52931 007a 9846     		mov	r8, r3
 52932 007c A044     		add	r8, r8, r4
 52933              	.LVL5780:
1815:Core/Src/lz4.c **** 
 52934              		.loc 1 1815 5 is_stmt 1 view .LVU17313
1815:Core/Src/lz4.c **** 
 52935              		.loc 1 1815 23 is_stmt 0 view .LVU17314
 52936 007e A31A     		subs	r3, r4, r2
 52937 0080 0393     		str	r3, [sp, #12]
 52938              	.LVL5781:
1817:Core/Src/lz4.c ****     if (dictStart == NULL) assert(dictSize == 0);
 52939              		.loc 1 1817 5 is_stmt 1 view .LVU17315
1817:Core/Src/lz4.c ****     if (dictStart == NULL) assert(dictSize == 0);
 52940              		.loc 1 1817 49 view .LVU17316
1818:Core/Src/lz4.c **** 
 52941              		.loc 1 1818 5 view .LVU17317
1815:Core/Src/lz4.c **** 
 52942              		.loc 1 1815 23 is_stmt 0 view .LVU17318
 52943 0082 0790     		str	r0, [sp, #28]
 52944 0084 25E0     		b	.L2322
 52945              	.LVL5782:
 52946              	.L2333:
 52947              	.LBB6501:
 52948              	.LBB6502:
1828:Core/Src/lz4.c ****             }
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1274


 52949              		.loc 1 1828 17 is_stmt 1 view .LVU17319
1828:Core/Src/lz4.c ****             }
 52950              		.loc 1 1828 23 is_stmt 0 view .LVU17320
 52951 0086 09A8     		add	r0, sp, #36
 52952 0088 FFF7FEFF 		bl	read_long_length_no_check
 52953              	.LVL5783:
1828:Core/Src/lz4.c ****             }
 52954              		.loc 1 1828 20 view .LVU17321
 52955 008c 3618     		adds	r6, r6, r0
 52956              	.LVL5784:
1828:Core/Src/lz4.c ****             }
 52957              		.loc 1 1828 20 view .LVU17322
 52958 008e 27E0     		b	.L2312
 52959              	.LVL5785:
 52960              	.L2334:
1835:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: literals end at distance %zi from end of block", oend-op);
 52961              		.loc 1 1835 20 view .LVU17323
 52962 0090 079B     		ldr	r3, [sp, #28]
 52963 0092 9B46     		mov	fp, r3
1835:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: literals end at distance %zi from end of block", oend-op);
 52964              		.loc 1 1835 17 is_stmt 1 view .LVU17324
1835:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: literals end at distance %zi from end of block", oend-op);
 52965              		.loc 1 1835 20 is_stmt 0 view .LVU17325
 52966 0094 A045     		cmp	r8, r4
 52967 0096 02D1     		bne	.L2331
 52968              	.LBE6502:
 52969              	.LBE6501:
1897:Core/Src/lz4.c **** }
 52970              		.loc 1 1897 5 is_stmt 1 view .LVU17326
1897:Core/Src/lz4.c **** }
 52971              		.loc 1 1897 12 is_stmt 0 view .LVU17327
 52972 0098 059B     		ldr	r3, [sp, #20]
 52973 009a F01A     		subs	r0, r6, r3
 52974 009c 5FE0     		b	.L2313
 52975              	.L2331:
 52976              	.LVL5786:
1897:Core/Src/lz4.c **** }
 52977              		.loc 1 1897 12 view .LVU17328
 52978              	.LBE6500:
 52979              	.LBE6499:
2611:Core/Src/lz4.c ****         lz4sd->prefixSize += (size_t)originalSize;
 52980              		.loc 1 2611 9 is_stmt 1 view .LVU17329
 52981              	.LBB6521:
 52982              	.LBB6519:
 52983              	.LBB6516:
 52984              	.LBB6503:
1839:Core/Src/lz4.c ****         }   }
 52985              		.loc 1 1839 24 is_stmt 0 view .LVU17330
 52986 009e 0120     		movs	r0, #1
 52987 00a0 4042     		rsbs	r0, r0, #0
 52988 00a2 CEE7     		b	.L2308
 52989              	.LVL5787:
 52990              	.L2335:
1839:Core/Src/lz4.c ****         }   }
 52991              		.loc 1 1839 24 view .LVU17331
 52992              	.LBE6503:
 52993              	.LBB6504:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1275


1849:Core/Src/lz4.c ****             }
 52994              		.loc 1 1849 17 is_stmt 1 view .LVU17332
1849:Core/Src/lz4.c ****             }
 52995              		.loc 1 1849 23 is_stmt 0 view .LVU17333
 52996 00a4 09A8     		add	r0, sp, #36
 52997              	.LVL5788:
1849:Core/Src/lz4.c ****             }
 52998              		.loc 1 1849 23 view .LVU17334
 52999 00a6 FFF7FEFF 		bl	read_long_length_no_check
 53000              	.LVL5789:
1849:Core/Src/lz4.c ****             }
 53001              		.loc 1 1849 20 view .LVU17335
 53002 00aa 2D18     		adds	r5, r5, r0
 53003              	.LVL5790:
1849:Core/Src/lz4.c ****             }
 53004              		.loc 1 1849 20 view .LVU17336
 53005 00ac 36E0     		b	.L2317
 53006              	.LVL5791:
 53007              	.L2319:
 53008              	.LBB6505:
 53009              	.LBB6506:
1876:Core/Src/lz4.c ****                         op += extml;
 53010              		.loc 1 1876 25 is_stmt 1 view .LVU17337
 53011 00ae 3200     		movs	r2, r6
 53012              	.LVL5792:
1876:Core/Src/lz4.c ****                         op += extml;
 53013              		.loc 1 1876 25 is_stmt 0 view .LVU17338
 53014 00b0 2000     		movs	r0, r4
 53015 00b2 FFF7FEFF 		bl	memmove
 53016              	.LVL5793:
1877:Core/Src/lz4.c ****                         ml -= extml;
 53017              		.loc 1 1877 25 is_stmt 1 view .LVU17339
1877:Core/Src/lz4.c ****                         ml -= extml;
 53018              		.loc 1 1877 28 is_stmt 0 view .LVU17340
 53019 00b6 A419     		adds	r4, r4, r6
 53020              	.LVL5794:
1878:Core/Src/lz4.c ****                     }
 53021              		.loc 1 1878 25 is_stmt 1 view .LVU17341
 53022 00b8 ED19     		adds	r5, r5, r7
 53023              	.LVL5795:
1880:Core/Src/lz4.c ****                 }
 53024              		.loc 1 1880 27 is_stmt 0 view .LVU17342
 53025 00ba 0399     		ldr	r1, [sp, #12]
 53026 00bc 49E0     		b	.L2318
 53027              	.LVL5796:
 53028              	.L2321:
1880:Core/Src/lz4.c ****                 }
 53029              		.loc 1 1880 27 view .LVU17343
 53030              	.LBE6506:
 53031              	.LBB6507:
1886:Core/Src/lz4.c ****             }   }   }
 53032              		.loc 1 1886 25 is_stmt 1 view .LVU17344
1886:Core/Src/lz4.c ****             }   }   }
 53033              		.loc 1 1886 38 is_stmt 0 view .LVU17345
 53034 00be CA5C     		ldrb	r2, [r1, r3]
1886:Core/Src/lz4.c ****             }   }   }
 53035              		.loc 1 1886 31 view .LVU17346
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1276


 53036 00c0 E254     		strb	r2, [r4, r3]
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 53037              		.loc 1 1885 37 is_stmt 1 view .LVU17347
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 53038              		.loc 1 1885 38 is_stmt 0 view .LVU17348
 53039 00c2 0133     		adds	r3, r3, #1
 53040              	.LVL5797:
 53041              	.L2320:
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 53042              		.loc 1 1885 31 is_stmt 1 view .LVU17349
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 53043              		.loc 1 1885 21 is_stmt 0 view .LVU17350
 53044 00c4 AB42     		cmp	r3, r5
 53045 00c6 FAD3     		bcc	.L2321
 53046              	.LBE6507:
 53047              	.LBE6505:
1888:Core/Src/lz4.c ****             if ((size_t)(oend-op) < LASTLITERALS) {
 53048              		.loc 1 1888 13 is_stmt 1 view .LVU17351
1888:Core/Src/lz4.c ****             if ((size_t)(oend-op) < LASTLITERALS) {
 53049              		.loc 1 1888 16 is_stmt 0 view .LVU17352
 53050 00c8 6419     		adds	r4, r4, r5
 53051              	.LVL5798:
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 53052              		.loc 1 1889 13 is_stmt 1 view .LVU17353
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 53053              		.loc 1 1889 30 is_stmt 0 view .LVU17354
 53054 00ca 4346     		mov	r3, r8
 53055              	.LVL5799:
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 53056              		.loc 1 1889 30 view .LVU17355
 53057 00cc 1B1B     		subs	r3, r3, r4
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 53058              		.loc 1 1889 16 view .LVU17356
 53059 00ce 042B     		cmp	r3, #4
 53060 00d0 60D9     		bls	.L2332
 53061              	.LVL5800:
 53062              	.L2322:
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 53063              		.loc 1 1889 16 view .LVU17357
 53064              	.LBE6504:
 53065              	.LBE6516:
1818:Core/Src/lz4.c **** 
 53066              		.loc 1 1818 28 is_stmt 1 view .LVU17358
1820:Core/Src/lz4.c ****         /* start new sequence */
 53067              		.loc 1 1820 5 view .LVU17359
 53068              	.LBB6517:
1822:Core/Src/lz4.c **** 
 53069              		.loc 1 1822 9 view .LVU17360
1822:Core/Src/lz4.c **** 
 53070              		.loc 1 1822 29 is_stmt 0 view .LVU17361
 53071 00d2 099B     		ldr	r3, [sp, #36]
 53072 00d4 5A1C     		adds	r2, r3, #1
 53073 00d6 0992     		str	r2, [sp, #36]
1822:Core/Src/lz4.c **** 
 53074              		.loc 1 1822 26 view .LVU17362
 53075 00d8 1F78     		ldrb	r7, [r3]
 53076              	.LVL5801:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1277


 53077              	.LBB6512:
1825:Core/Src/lz4.c ****             if (ll==15) {
 53078              		.loc 1 1825 13 is_stmt 1 view .LVU17363
1825:Core/Src/lz4.c ****             if (ll==15) {
 53079              		.loc 1 1825 20 is_stmt 0 view .LVU17364
 53080 00da 3E09     		lsrs	r6, r7, #4
 53081              	.LVL5802:
1826:Core/Src/lz4.c ****                 /* long literal length */
 53082              		.loc 1 1826 13 is_stmt 1 view .LVU17365
1826:Core/Src/lz4.c ****                 /* long literal length */
 53083              		.loc 1 1826 16 is_stmt 0 view .LVU17366
 53084 00dc 0F2E     		cmp	r6, #15
 53085 00de D2D0     		beq	.L2333
 53086              	.L2312:
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 53087              		.loc 1 1830 13 is_stmt 1 view .LVU17367
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 53088              		.loc 1 1830 30 is_stmt 0 view .LVU17368
 53089 00e0 4346     		mov	r3, r8
 53090 00e2 1B1B     		subs	r3, r3, r4
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 53091              		.loc 1 1830 16 view .LVU17369
 53092 00e4 B342     		cmp	r3, r6
 53093 00e6 36D3     		bcc	.L2324
1831:Core/Src/lz4.c ****             op += ll;
 53094              		.loc 1 1831 13 is_stmt 1 view .LVU17370
 53095 00e8 3200     		movs	r2, r6
 53096 00ea 0999     		ldr	r1, [sp, #36]
 53097 00ec 2000     		movs	r0, r4
 53098 00ee FFF7FEFF 		bl	memmove
 53099              	.LVL5803:
1832:Core/Src/lz4.c ****             ip += ll;
 53100              		.loc 1 1832 13 view .LVU17371
1832:Core/Src/lz4.c ****             ip += ll;
 53101              		.loc 1 1832 16 is_stmt 0 view .LVU17372
 53102 00f2 A419     		adds	r4, r4, r6
 53103              	.LVL5804:
1833:Core/Src/lz4.c ****             if ((size_t)(oend-op) < MFLIMIT) {
 53104              		.loc 1 1833 13 is_stmt 1 view .LVU17373
1833:Core/Src/lz4.c ****             if ((size_t)(oend-op) < MFLIMIT) {
 53105              		.loc 1 1833 16 is_stmt 0 view .LVU17374
 53106 00f4 099B     		ldr	r3, [sp, #36]
 53107 00f6 9C46     		mov	ip, r3
 53108 00f8 6644     		add	r6, r6, ip
 53109              	.LVL5805:
1833:Core/Src/lz4.c ****             if ((size_t)(oend-op) < MFLIMIT) {
 53110              		.loc 1 1833 16 view .LVU17375
 53111 00fa 0996     		str	r6, [sp, #36]
1834:Core/Src/lz4.c ****                 if (op==oend) break;  /* end of block */
 53112              		.loc 1 1834 13 is_stmt 1 view .LVU17376
1834:Core/Src/lz4.c ****                 if (op==oend) break;  /* end of block */
 53113              		.loc 1 1834 30 is_stmt 0 view .LVU17377
 53114 00fc 4346     		mov	r3, r8
 53115 00fe 1B1B     		subs	r3, r3, r4
 53116 0100 9946     		mov	r9, r3
1834:Core/Src/lz4.c ****                 if (op==oend) break;  /* end of block */
 53117              		.loc 1 1834 16 view .LVU17378
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1278


 53118 0102 0B2B     		cmp	r3, #11
 53119 0104 C4D9     		bls	.L2334
 53120              	.LBE6512:
 53121              	.LBB6513:
1843:Core/Src/lz4.c ****             size_t const offset = LZ4_readLE16(ip);
 53122              		.loc 1 1843 13 is_stmt 1 view .LVU17379
1843:Core/Src/lz4.c ****             size_t const offset = LZ4_readLE16(ip);
 53123              		.loc 1 1843 20 is_stmt 0 view .LVU17380
 53124 0106 0F25     		movs	r5, #15
 53125 0108 3D40     		ands	r5, r7
 53126              	.LVL5806:
1844:Core/Src/lz4.c ****             ip+=2;
 53127              		.loc 1 1844 13 is_stmt 1 view .LVU17381
1844:Core/Src/lz4.c ****             ip+=2;
 53128              		.loc 1 1844 35 is_stmt 0 view .LVU17382
 53129 010a 3000     		movs	r0, r6
 53130 010c FFF7FEFF 		bl	LZ4_readLE16
 53131              	.LVL5807:
 53132 0110 0700     		movs	r7, r0
 53133              	.LVL5808:
1844:Core/Src/lz4.c ****             ip+=2;
 53134              		.loc 1 1844 26 view .LVU17383
 53135 0112 8346     		mov	fp, r0
 53136              	.LVL5809:
1845:Core/Src/lz4.c **** 
 53137              		.loc 1 1845 13 is_stmt 1 view .LVU17384
1845:Core/Src/lz4.c **** 
 53138              		.loc 1 1845 15 is_stmt 0 view .LVU17385
 53139 0114 0236     		adds	r6, r6, #2
 53140 0116 0996     		str	r6, [sp, #36]
1847:Core/Src/lz4.c ****                 /* long literal length */
 53141              		.loc 1 1847 13 is_stmt 1 view .LVU17386
1847:Core/Src/lz4.c ****                 /* long literal length */
 53142              		.loc 1 1847 16 is_stmt 0 view .LVU17387
 53143 0118 0F2D     		cmp	r5, #15
 53144 011a C3D0     		beq	.L2335
 53145              	.LVL5810:
 53146              	.L2317:
1851:Core/Src/lz4.c **** 
 53147              		.loc 1 1851 13 is_stmt 1 view .LVU17388
1851:Core/Src/lz4.c **** 
 53148              		.loc 1 1851 16 is_stmt 0 view .LVU17389
 53149 011c 0435     		adds	r5, r5, #4
 53150              	.LVL5811:
1853:Core/Src/lz4.c **** 
 53151              		.loc 1 1853 13 is_stmt 1 view .LVU17390
1853:Core/Src/lz4.c **** 
 53152              		.loc 1 1853 16 is_stmt 0 view .LVU17391
 53153 011e A945     		cmp	r9, r5
 53154 0120 2ED3     		bcc	.L2325
 53155              	.LBB6510:
1855:Core/Src/lz4.c **** 
 53156              		.loc 1 1855 17 is_stmt 1 view .LVU17392
1855:Core/Src/lz4.c **** 
 53157              		.loc 1 1855 29 is_stmt 0 view .LVU17393
 53158 0122 E11B     		subs	r1, r4, r7
 53159              	.LVL5812:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1279


1858:Core/Src/lz4.c ****                     DEBUGLOG(6, "offset out of range");
 53160              		.loc 1 1858 17 is_stmt 1 view .LVU17394
1858:Core/Src/lz4.c ****                     DEBUGLOG(6, "offset out of range");
 53161              		.loc 1 1858 42 is_stmt 0 view .LVU17395
 53162 0124 039B     		ldr	r3, [sp, #12]
 53163 0126 E01A     		subs	r0, r4, r3
1858:Core/Src/lz4.c ****                     DEBUGLOG(6, "offset out of range");
 53164              		.loc 1 1858 57 view .LVU17396
 53165 0128 5246     		mov	r2, r10
 53166 012a 1318     		adds	r3, r2, r0
1858:Core/Src/lz4.c ****                     DEBUGLOG(6, "offset out of range");
 53167              		.loc 1 1858 20 view .LVU17397
 53168 012c 9B45     		cmp	fp, r3
 53169 012e 2CD8     		bhi	.L2326
 53170              	.LVL5813:
1864:Core/Src/lz4.c ****                     /* extDict scenario */
 53171              		.loc 1 1864 17 is_stmt 1 view .LVU17398
1864:Core/Src/lz4.c ****                     /* extDict scenario */
 53172              		.loc 1 1864 20 is_stmt 0 view .LVU17399
 53173 0130 8345     		cmp	fp, r0
 53174 0132 0ED9     		bls	.L2318
 53175              	.LBB6508:
1866:Core/Src/lz4.c ****                     const BYTE* extMatch = dictEnd - (offset - (size_t)(op-prefixStart));
 53176              		.loc 1 1866 21 is_stmt 1 view .LVU17400
 53177              	.LVL5814:
1867:Core/Src/lz4.c ****                     size_t const extml = (size_t)(dictEnd - extMatch);
 53178              		.loc 1 1867 21 view .LVU17401
1867:Core/Src/lz4.c ****                     size_t const extml = (size_t)(dictEnd - extMatch);
 53179              		.loc 1 1867 52 is_stmt 0 view .LVU17402
 53180 0134 C71B     		subs	r7, r0, r7
 53181              	.LVL5815:
1867:Core/Src/lz4.c ****                     size_t const extml = (size_t)(dictEnd - extMatch);
 53182              		.loc 1 1867 33 view .LVU17403
 53183 0136 D119     		adds	r1, r2, r7
 53184              	.LVL5816:
1867:Core/Src/lz4.c ****                     size_t const extml = (size_t)(dictEnd - extMatch);
 53185              		.loc 1 1867 33 view .LVU17404
 53186 0138 069A     		ldr	r2, [sp, #24]
 53187              	.LVL5817:
1867:Core/Src/lz4.c ****                     size_t const extml = (size_t)(dictEnd - extMatch);
 53188              		.loc 1 1867 33 view .LVU17405
 53189 013a 9446     		mov	ip, r2
 53190 013c 6144     		add	r1, r1, ip
 53191              	.LVL5818:
1868:Core/Src/lz4.c ****                     if (extml > ml) {
 53192              		.loc 1 1868 21 is_stmt 1 view .LVU17406
1868:Core/Src/lz4.c ****                     if (extml > ml) {
 53193              		.loc 1 1868 59 is_stmt 0 view .LVU17407
 53194 013e 7E42     		rsbs	r6, r7, #0
 53195              	.LVL5819:
1869:Core/Src/lz4.c ****                         /* match entirely within extDict */
 53196              		.loc 1 1869 21 is_stmt 1 view .LVU17408
1869:Core/Src/lz4.c ****                         /* match entirely within extDict */
 53197              		.loc 1 1869 24 is_stmt 0 view .LVU17409
 53198 0140 B542     		cmp	r5, r6
 53199 0142 B4D2     		bcs	.L2319
1871:Core/Src/lz4.c ****                         op += ml;
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1280


 53200              		.loc 1 1871 25 is_stmt 1 view .LVU17410
 53201 0144 2A00     		movs	r2, r5
 53202 0146 2000     		movs	r0, r4
 53203 0148 FFF7FEFF 		bl	memmove
 53204              	.LVL5820:
1872:Core/Src/lz4.c ****                         ml = 0;
 53205              		.loc 1 1872 25 view .LVU17411
1872:Core/Src/lz4.c ****                         ml = 0;
 53206              		.loc 1 1872 28 is_stmt 0 view .LVU17412
 53207 014c 6419     		adds	r4, r4, r5
 53208              	.LVL5821:
1873:Core/Src/lz4.c ****                     } else {
 53209              		.loc 1 1873 25 is_stmt 1 view .LVU17413
1880:Core/Src/lz4.c ****                 }
 53210              		.loc 1 1880 27 is_stmt 0 view .LVU17414
 53211 014e 0399     		ldr	r1, [sp, #12]
1873:Core/Src/lz4.c ****                     } else {
 53212              		.loc 1 1873 28 view .LVU17415
 53213 0150 0025     		movs	r5, #0
 53214              	.LVL5822:
 53215              	.L2318:
1873:Core/Src/lz4.c ****                     } else {
 53216              		.loc 1 1873 28 view .LVU17416
 53217              	.LBE6508:
 53218              	.LBB6509:
1884:Core/Src/lz4.c ****                     for (u=0; u<ml; u++) {
 53219              		.loc 1 1884 21 is_stmt 1 view .LVU17417
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 53220              		.loc 1 1885 21 view .LVU17418
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 53221              		.loc 1 1885 27 is_stmt 0 view .LVU17419
 53222 0152 0023     		movs	r3, #0
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 53223              		.loc 1 1885 21 view .LVU17420
 53224 0154 B6E7     		b	.L2320
 53225              	.LVL5823:
 53226              	.L2324:
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 53227              		.loc 1 1885 21 view .LVU17421
 53228              	.LBE6509:
 53229              	.LBE6510:
 53230              	.LBE6513:
 53231              	.LBB6514:
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 53232              		.loc 1 1830 48 view .LVU17422
 53233 0156 079B     		ldr	r3, [sp, #28]
 53234 0158 9B46     		mov	fp, r3
 53235 015a 0120     		movs	r0, #1
 53236 015c 4042     		rsbs	r0, r0, #0
 53237              	.LVL5824:
 53238              	.L2313:
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 53239              		.loc 1 1830 48 view .LVU17423
 53240              	.LBE6514:
 53241              	.LBE6517:
 53242              	.LBE6519:
 53243              	.LBE6521:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1281


2611:Core/Src/lz4.c ****         lz4sd->prefixSize += (size_t)originalSize;
 53244              		.loc 1 2611 9 is_stmt 1 view .LVU17424
2611:Core/Src/lz4.c ****         lz4sd->prefixSize += (size_t)originalSize;
 53245              		.loc 1 2611 12 is_stmt 0 view .LVU17425
 53246 015e 0028     		cmp	r0, #0
 53247 0160 00DC     		bgt	.LCB68313
 53248 0162 6EE7     		b	.L2308	@long jump
 53249              	.LCB68313:
2612:Core/Src/lz4.c ****         lz4sd->prefixEnd  += originalSize;
 53250              		.loc 1 2612 9 is_stmt 1 view .LVU17426
2612:Core/Src/lz4.c ****         lz4sd->prefixEnd  += originalSize;
 53251              		.loc 1 2612 27 is_stmt 0 view .LVU17427
 53252 0164 5B46     		mov	r3, fp
 53253 0166 DB68     		ldr	r3, [r3, #12]
 53254 0168 049A     		ldr	r2, [sp, #16]
 53255 016a 9446     		mov	ip, r2
 53256 016c 6344     		add	r3, r3, ip
 53257 016e 5946     		mov	r1, fp
 53258 0170 CB60     		str	r3, [r1, #12]
2613:Core/Src/lz4.c ****     } else {
 53259              		.loc 1 2613 9 is_stmt 1 view .LVU17428
2613:Core/Src/lz4.c ****     } else {
 53260              		.loc 1 2613 27 is_stmt 0 view .LVU17429
 53261 0172 4968     		ldr	r1, [r1, #4]
 53262 0174 8846     		mov	r8, r1
 53263 0176 4244     		add	r2, r2, r8
 53264 0178 1300     		movs	r3, r2
 53265 017a 5A46     		mov	r2, fp
 53266 017c 5360     		str	r3, [r2, #4]
 53267 017e 60E7     		b	.L2308
 53268              	.LVL5825:
 53269              	.L2325:
 53270              	.LBB6522:
 53271              	.LBB6520:
 53272              	.LBB6518:
 53273              	.LBB6515:
1853:Core/Src/lz4.c **** 
 53274              		.loc 1 1853 48 view .LVU17430
 53275 0180 079B     		ldr	r3, [sp, #28]
 53276 0182 9B46     		mov	fp, r3
 53277 0184 0120     		movs	r0, #1
 53278 0186 4042     		rsbs	r0, r0, #0
 53279 0188 E9E7     		b	.L2313
 53280              	.LVL5826:
 53281              	.L2326:
 53282              	.LBB6511:
1860:Core/Src/lz4.c ****                 }
 53283              		.loc 1 1860 28 view .LVU17431
 53284 018a 079B     		ldr	r3, [sp, #28]
 53285 018c 9B46     		mov	fp, r3
 53286 018e 0120     		movs	r0, #1
 53287 0190 4042     		rsbs	r0, r0, #0
 53288 0192 E4E7     		b	.L2313
 53289              	.LVL5827:
 53290              	.L2332:
1860:Core/Src/lz4.c ****                 }
 53291              		.loc 1 1860 28 view .LVU17432
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1282


 53292              	.LBE6511:
 53293 0194 079B     		ldr	r3, [sp, #28]
 53294 0196 9B46     		mov	fp, r3
 53295              	.LVL5828:
1893:Core/Src/lz4.c ****             }
 53296              		.loc 1 1893 24 view .LVU17433
 53297 0198 0120     		movs	r0, #1
 53298 019a 4042     		rsbs	r0, r0, #0
 53299 019c DFE7     		b	.L2313
 53300              	.LBE6515:
 53301              	.LBE6518:
 53302              	.LBE6520:
 53303              	.LBE6522:
 53304              		.cfi_endproc
 53305              	.LFE68:
 53307              		.section	.text.LZ4_decompress_safe_usingDict,"ax",%progbits
 53308              		.align	1
 53309              		.global	LZ4_decompress_safe_usingDict
 53310              		.syntax unified
 53311              		.code	16
 53312              		.thumb_func
 53313              		.fpu softvfp
 53315              	LZ4_decompress_safe_usingDict:
 53316              	.LVL5829:
 53317              	.LFB69:
2627:Core/Src/lz4.c **** 
2628:Core/Src/lz4.c **** 
2629:Core/Src/lz4.c **** /*
2630:Core/Src/lz4.c **** Advanced decoding functions :
2631:Core/Src/lz4.c **** *_usingDict() :
2632:Core/Src/lz4.c ****     These decoding functions work the same as "_continue" ones,
2633:Core/Src/lz4.c ****     the dictionary must be explicitly provided within parameters
2634:Core/Src/lz4.c **** */
2635:Core/Src/lz4.c **** 
2636:Core/Src/lz4.c **** int LZ4_decompress_safe_usingDict(const char* source, char* dest, int compressedSize, int maxOutput
2637:Core/Src/lz4.c **** {
 53318              		.loc 1 2637 1 is_stmt 1 view -0
 53319              		.cfi_startproc
 53320              		@ args = 8, pretend = 0, frame = 0
 53321              		@ frame_needed = 0, uses_anonymous_args = 0
 53322              		.loc 1 2637 1 is_stmt 0 view .LVU17435
 53323 0000 30B5     		push	{r4, r5, lr}
 53324              		.cfi_def_cfa_offset 12
 53325              		.cfi_offset 4, -12
 53326              		.cfi_offset 5, -8
 53327              		.cfi_offset 14, -4
 53328 0002 83B0     		sub	sp, sp, #12
 53329              		.cfi_def_cfa_offset 24
 53330 0004 079C     		ldr	r4, [sp, #28]
2638:Core/Src/lz4.c ****     if (dictSize==0)
 53331              		.loc 1 2638 5 is_stmt 1 view .LVU17436
 53332              		.loc 1 2638 8 is_stmt 0 view .LVU17437
 53333 0006 002C     		cmp	r4, #0
 53334 0008 0AD0     		beq	.L2341
2639:Core/Src/lz4.c ****         return LZ4_decompress_safe(source, dest, compressedSize, maxOutputSize);
2640:Core/Src/lz4.c ****     if (dictStart+dictSize == dest) {
 53335              		.loc 1 2640 5 is_stmt 1 view .LVU17438
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1283


 53336              		.loc 1 2640 18 is_stmt 0 view .LVU17439
 53337 000a 069D     		ldr	r5, [sp, #24]
 53338 000c 2D19     		adds	r5, r5, r4
 53339              		.loc 1 2640 8 view .LVU17440
 53340 000e 8D42     		cmp	r5, r1
 53341 0010 09D0     		beq	.L2342
2641:Core/Src/lz4.c ****         if (dictSize >= 64 KB - 1) {
2642:Core/Src/lz4.c ****             return LZ4_decompress_safe_withPrefix64k(source, dest, compressedSize, maxOutputSize);
2643:Core/Src/lz4.c ****         }
2644:Core/Src/lz4.c ****         assert(dictSize >= 0);
2645:Core/Src/lz4.c ****         return LZ4_decompress_safe_withSmallPrefix(source, dest, compressedSize, maxOutputSize, (si
2646:Core/Src/lz4.c ****     }
2647:Core/Src/lz4.c ****     assert(dictSize >= 0);
 53342              		.loc 1 2647 5 is_stmt 1 view .LVU17441
2648:Core/Src/lz4.c ****     return LZ4_decompress_safe_forceExtDict(source, dest, compressedSize, maxOutputSize, dictStart,
 53343              		.loc 1 2648 5 view .LVU17442
 53344              		.loc 1 2648 12 is_stmt 0 view .LVU17443
 53345 0012 0194     		str	r4, [sp, #4]
 53346 0014 069C     		ldr	r4, [sp, #24]
 53347 0016 0094     		str	r4, [sp]
 53348 0018 FFF7FEFF 		bl	LZ4_decompress_safe_forceExtDict
 53349              	.LVL5830:
 53350              	.L2336:
2649:Core/Src/lz4.c **** }
 53351              		.loc 1 2649 1 view .LVU17444
 53352 001c 03B0     		add	sp, sp, #12
 53353              		@ sp needed
 53354 001e 30BD     		pop	{r4, r5, pc}
 53355              	.LVL5831:
 53356              	.L2341:
2639:Core/Src/lz4.c ****     if (dictStart+dictSize == dest) {
 53357              		.loc 1 2639 9 is_stmt 1 view .LVU17445
2639:Core/Src/lz4.c ****     if (dictStart+dictSize == dest) {
 53358              		.loc 1 2639 16 is_stmt 0 view .LVU17446
 53359 0020 FFF7FEFF 		bl	LZ4_decompress_safe
 53360              	.LVL5832:
2639:Core/Src/lz4.c ****     if (dictStart+dictSize == dest) {
 53361              		.loc 1 2639 16 view .LVU17447
 53362 0024 FAE7     		b	.L2336
 53363              	.LVL5833:
 53364              	.L2342:
2641:Core/Src/lz4.c ****             return LZ4_decompress_safe_withPrefix64k(source, dest, compressedSize, maxOutputSize);
 53365              		.loc 1 2641 9 is_stmt 1 view .LVU17448
2641:Core/Src/lz4.c ****             return LZ4_decompress_safe_withPrefix64k(source, dest, compressedSize, maxOutputSize);
 53366              		.loc 1 2641 12 is_stmt 0 view .LVU17449
 53367 0026 054D     		ldr	r5, .L2343
 53368 0028 AC42     		cmp	r4, r5
 53369 002a 02DD     		ble	.L2340
2642:Core/Src/lz4.c ****         }
 53370              		.loc 1 2642 13 is_stmt 1 view .LVU17450
2642:Core/Src/lz4.c ****         }
 53371              		.loc 1 2642 20 is_stmt 0 view .LVU17451
 53372 002c FFF7FEFF 		bl	LZ4_decompress_safe_withPrefix64k
 53373              	.LVL5834:
2642:Core/Src/lz4.c ****         }
 53374              		.loc 1 2642 20 view .LVU17452
 53375 0030 F4E7     		b	.L2336
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1284


 53376              	.LVL5835:
 53377              	.L2340:
2644:Core/Src/lz4.c ****         return LZ4_decompress_safe_withSmallPrefix(source, dest, compressedSize, maxOutputSize, (si
 53378              		.loc 1 2644 9 is_stmt 1 view .LVU17453
2645:Core/Src/lz4.c ****     }
 53379              		.loc 1 2645 9 view .LVU17454
2645:Core/Src/lz4.c ****     }
 53380              		.loc 1 2645 16 is_stmt 0 view .LVU17455
 53381 0032 0094     		str	r4, [sp]
 53382 0034 FFF7FEFF 		bl	LZ4_decompress_safe_withSmallPrefix
 53383              	.LVL5836:
2645:Core/Src/lz4.c ****     }
 53384              		.loc 1 2645 16 view .LVU17456
 53385 0038 F0E7     		b	.L2336
 53386              	.L2344:
 53387 003a C046     		.align	2
 53388              	.L2343:
 53389 003c FEFF0000 		.word	65534
 53390              		.cfi_endproc
 53391              	.LFE69:
 53393              		.section	.text.LZ4_decompress_safe_partial_usingDict,"ax",%progbits
 53394              		.align	1
 53395              		.global	LZ4_decompress_safe_partial_usingDict
 53396              		.syntax unified
 53397              		.code	16
 53398              		.thumb_func
 53399              		.fpu softvfp
 53401              	LZ4_decompress_safe_partial_usingDict:
 53402              	.LVL5837:
 53403              	.LFB70:
2650:Core/Src/lz4.c **** 
2651:Core/Src/lz4.c **** int LZ4_decompress_safe_partial_usingDict(const char* source, char* dest, int compressedSize, int t
2652:Core/Src/lz4.c **** {
 53404              		.loc 1 2652 1 is_stmt 1 view -0
 53405              		.cfi_startproc
 53406              		@ args = 12, pretend = 0, frame = 0
 53407              		@ frame_needed = 0, uses_anonymous_args = 0
 53408              		.loc 1 2652 1 is_stmt 0 view .LVU17458
 53409 0000 30B5     		push	{r4, r5, lr}
 53410              		.cfi_def_cfa_offset 12
 53411              		.cfi_offset 4, -12
 53412              		.cfi_offset 5, -8
 53413              		.cfi_offset 14, -4
 53414 0002 85B0     		sub	sp, sp, #20
 53415              		.cfi_def_cfa_offset 32
 53416 0004 0A9C     		ldr	r4, [sp, #40]
2653:Core/Src/lz4.c ****     if (dictSize==0)
 53417              		.loc 1 2653 5 is_stmt 1 view .LVU17459
 53418              		.loc 1 2653 8 is_stmt 0 view .LVU17460
 53419 0006 002C     		cmp	r4, #0
 53420 0008 0CD0     		beq	.L2350
2654:Core/Src/lz4.c ****         return LZ4_decompress_safe_partial(source, dest, compressedSize, targetOutputSize, dstCapac
2655:Core/Src/lz4.c ****     if (dictStart+dictSize == dest) {
 53421              		.loc 1 2655 5 is_stmt 1 view .LVU17461
 53422              		.loc 1 2655 18 is_stmt 0 view .LVU17462
 53423 000a 099D     		ldr	r5, [sp, #36]
 53424 000c 2D19     		adds	r5, r5, r4
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1285


 53425              		.loc 1 2655 8 view .LVU17463
 53426 000e 8D42     		cmp	r5, r1
 53427 0010 0DD0     		beq	.L2351
2656:Core/Src/lz4.c ****         if (dictSize >= 64 KB - 1) {
2657:Core/Src/lz4.c ****             return LZ4_decompress_safe_partial_withPrefix64k(source, dest, compressedSize, targetOu
2658:Core/Src/lz4.c ****         }
2659:Core/Src/lz4.c ****         assert(dictSize >= 0);
2660:Core/Src/lz4.c ****         return LZ4_decompress_safe_partial_withSmallPrefix(source, dest, compressedSize, targetOutp
2661:Core/Src/lz4.c ****     }
2662:Core/Src/lz4.c ****     assert(dictSize >= 0);
 53428              		.loc 1 2662 5 is_stmt 1 view .LVU17464
2663:Core/Src/lz4.c ****     return LZ4_decompress_safe_partial_forceExtDict(source, dest, compressedSize, targetOutputSize,
 53429              		.loc 1 2663 5 view .LVU17465
 53430              		.loc 1 2663 12 is_stmt 0 view .LVU17466
 53431 0012 0294     		str	r4, [sp, #8]
 53432 0014 099C     		ldr	r4, [sp, #36]
 53433 0016 0194     		str	r4, [sp, #4]
 53434 0018 089C     		ldr	r4, [sp, #32]
 53435 001a 0094     		str	r4, [sp]
 53436 001c FFF7FEFF 		bl	LZ4_decompress_safe_partial_forceExtDict
 53437              	.LVL5838:
 53438              	.L2345:
2664:Core/Src/lz4.c **** }
 53439              		.loc 1 2664 1 view .LVU17467
 53440 0020 05B0     		add	sp, sp, #20
 53441              		@ sp needed
 53442 0022 30BD     		pop	{r4, r5, pc}
 53443              	.LVL5839:
 53444              	.L2350:
2654:Core/Src/lz4.c ****     if (dictStart+dictSize == dest) {
 53445              		.loc 1 2654 9 is_stmt 1 view .LVU17468
2654:Core/Src/lz4.c ****     if (dictStart+dictSize == dest) {
 53446              		.loc 1 2654 16 is_stmt 0 view .LVU17469
 53447 0024 089C     		ldr	r4, [sp, #32]
 53448 0026 0094     		str	r4, [sp]
 53449 0028 FFF7FEFF 		bl	LZ4_decompress_safe_partial
 53450              	.LVL5840:
2654:Core/Src/lz4.c ****     if (dictStart+dictSize == dest) {
 53451              		.loc 1 2654 16 view .LVU17470
 53452 002c F8E7     		b	.L2345
 53453              	.LVL5841:
 53454              	.L2351:
2656:Core/Src/lz4.c ****             return LZ4_decompress_safe_partial_withPrefix64k(source, dest, compressedSize, targetOu
 53455              		.loc 1 2656 9 is_stmt 1 view .LVU17471
2656:Core/Src/lz4.c ****             return LZ4_decompress_safe_partial_withPrefix64k(source, dest, compressedSize, targetOu
 53456              		.loc 1 2656 12 is_stmt 0 view .LVU17472
 53457 002e 074D     		ldr	r5, .L2352
 53458 0030 AC42     		cmp	r4, r5
 53459 0032 04DD     		ble	.L2349
2657:Core/Src/lz4.c ****         }
 53460              		.loc 1 2657 13 is_stmt 1 view .LVU17473
2657:Core/Src/lz4.c ****         }
 53461              		.loc 1 2657 20 is_stmt 0 view .LVU17474
 53462 0034 089C     		ldr	r4, [sp, #32]
 53463 0036 0094     		str	r4, [sp]
 53464 0038 FFF7FEFF 		bl	LZ4_decompress_safe_partial_withPrefix64k
 53465              	.LVL5842:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1286


2657:Core/Src/lz4.c ****         }
 53466              		.loc 1 2657 20 view .LVU17475
 53467 003c F0E7     		b	.L2345
 53468              	.LVL5843:
 53469              	.L2349:
2659:Core/Src/lz4.c ****         return LZ4_decompress_safe_partial_withSmallPrefix(source, dest, compressedSize, targetOutp
 53470              		.loc 1 2659 9 is_stmt 1 view .LVU17476
2660:Core/Src/lz4.c ****     }
 53471              		.loc 1 2660 9 view .LVU17477
2660:Core/Src/lz4.c ****     }
 53472              		.loc 1 2660 16 is_stmt 0 view .LVU17478
 53473 003e 0194     		str	r4, [sp, #4]
 53474 0040 089C     		ldr	r4, [sp, #32]
 53475 0042 0094     		str	r4, [sp]
 53476 0044 FFF7FEFF 		bl	LZ4_decompress_safe_partial_withSmallPrefix
 53477              	.LVL5844:
2660:Core/Src/lz4.c ****     }
 53478              		.loc 1 2660 16 view .LVU17479
 53479 0048 EAE7     		b	.L2345
 53480              	.L2353:
 53481 004a C046     		.align	2
 53482              	.L2352:
 53483 004c FEFF0000 		.word	65534
 53484              		.cfi_endproc
 53485              	.LFE70:
 53487              		.section	.text.LZ4_decompress_fast_usingDict,"ax",%progbits
 53488              		.align	1
 53489              		.global	LZ4_decompress_fast_usingDict
 53490              		.syntax unified
 53491              		.code	16
 53492              		.thumb_func
 53493              		.fpu softvfp
 53495              	LZ4_decompress_fast_usingDict:
 53496              	.LVL5845:
 53497              	.LFB71:
2665:Core/Src/lz4.c **** 
2666:Core/Src/lz4.c **** int LZ4_decompress_fast_usingDict(const char* source, char* dest, int originalSize, const char* dic
2667:Core/Src/lz4.c **** {
 53498              		.loc 1 2667 1 is_stmt 1 view -0
 53499              		.cfi_startproc
 53500              		@ args = 4, pretend = 0, frame = 16
 53501              		@ frame_needed = 0, uses_anonymous_args = 0
 53502              		.loc 1 2667 1 is_stmt 0 view .LVU17481
 53503 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 53504              		.cfi_def_cfa_offset 20
 53505              		.cfi_offset 4, -20
 53506              		.cfi_offset 5, -16
 53507              		.cfi_offset 6, -12
 53508              		.cfi_offset 7, -8
 53509              		.cfi_offset 14, -4
 53510 0002 DE46     		mov	lr, fp
 53511 0004 5746     		mov	r7, r10
 53512 0006 4E46     		mov	r6, r9
 53513 0008 4546     		mov	r5, r8
 53514 000a E0B5     		push	{r5, r6, r7, lr}
 53515              		.cfi_def_cfa_offset 36
 53516              		.cfi_offset 8, -36
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1287


 53517              		.cfi_offset 9, -32
 53518              		.cfi_offset 10, -28
 53519              		.cfi_offset 11, -24
 53520 000c 87B0     		sub	sp, sp, #28
 53521              		.cfi_def_cfa_offset 64
 53522 000e 8146     		mov	r9, r0
 53523 0010 0E00     		movs	r6, r1
 53524 0012 1099     		ldr	r1, [sp, #64]
 53525              	.LVL5846:
2668:Core/Src/lz4.c ****     if (dictSize==0 || dictStart+dictSize == dest)
 53526              		.loc 1 2668 5 is_stmt 1 view .LVU17482
 53527              		.loc 1 2668 8 is_stmt 0 view .LVU17483
 53528 0014 0029     		cmp	r1, #0
 53529 0016 0ED0     		beq	.L2355
 53530              		.loc 1 2668 33 discriminator 1 view .LVU17484
 53531 0018 5818     		adds	r0, r3, r1
 53532              	.LVL5847:
 53533              		.loc 1 2668 21 discriminator 1 view .LVU17485
 53534 001a B042     		cmp	r0, r6
 53535 001c 0BD0     		beq	.L2355
2669:Core/Src/lz4.c ****         return LZ4_decompress_unsafe_generic(
2670:Core/Src/lz4.c ****                         (const BYTE*)source, (BYTE*)dest, originalSize,
2671:Core/Src/lz4.c ****                         (size_t)dictSize, NULL, 0);
2672:Core/Src/lz4.c ****     assert(dictSize >= 0);
 53536              		.loc 1 2672 5 is_stmt 1 view .LVU17486
2673:Core/Src/lz4.c ****     return LZ4_decompress_fast_extDict(source, dest, originalSize, dictStart, (size_t)dictSize);
 53537              		.loc 1 2673 5 view .LVU17487
 53538              		.loc 1 2673 12 is_stmt 0 view .LVU17488
 53539 001e 0091     		str	r1, [sp]
 53540 0020 3100     		movs	r1, r6
 53541 0022 4846     		mov	r0, r9
 53542 0024 FFF7FEFF 		bl	LZ4_decompress_fast_extDict
 53543              	.LVL5848:
 53544              	.L2354:
2674:Core/Src/lz4.c **** }
 53545              		.loc 1 2674 1 view .LVU17489
 53546 0028 07B0     		add	sp, sp, #28
 53547              		@ sp needed
 53548              	.LVL5849:
 53549              		.loc 1 2674 1 view .LVU17490
 53550 002a F0BC     		pop	{r4, r5, r6, r7}
 53551 002c BB46     		mov	fp, r7
 53552 002e B246     		mov	r10, r6
 53553 0030 A946     		mov	r9, r5
 53554 0032 A046     		mov	r8, r4
 53555 0034 F0BD     		pop	{r4, r5, r6, r7, pc}
 53556              	.LVL5850:
 53557              	.L2355:
2669:Core/Src/lz4.c ****         return LZ4_decompress_unsafe_generic(
 53558              		.loc 1 2669 9 is_stmt 1 view .LVU17491
 53559              	.LBB6523:
 53560              	.LBI6523:
1802:Core/Src/lz4.c ****                  const BYTE* const istart,
 53561              		.loc 1 1802 1 view .LVU17492
 53562              	.LBB6524:
1812:Core/Src/lz4.c ****     BYTE* op = (BYTE*)ostart;
 53563              		.loc 1 1812 5 view .LVU17493
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1288


1812:Core/Src/lz4.c ****     BYTE* op = (BYTE*)ostart;
 53564              		.loc 1 1812 17 is_stmt 0 view .LVU17494
 53565 0036 4B46     		mov	r3, r9
 53566              	.LVL5851:
1812:Core/Src/lz4.c ****     BYTE* op = (BYTE*)ostart;
 53567              		.loc 1 1812 17 view .LVU17495
 53568 0038 0593     		str	r3, [sp, #20]
1813:Core/Src/lz4.c ****     BYTE* const oend = ostart + decompressedSize;
 53569              		.loc 1 1813 5 is_stmt 1 view .LVU17496
 53570              	.LVL5852:
1814:Core/Src/lz4.c ****     const BYTE* const prefixStart = ostart - prefixSize;
 53571              		.loc 1 1814 5 view .LVU17497
1814:Core/Src/lz4.c ****     const BYTE* const prefixStart = ostart - prefixSize;
 53572              		.loc 1 1814 17 is_stmt 0 view .LVU17498
 53573 003a 9046     		mov	r8, r2
 53574 003c B044     		add	r8, r8, r6
 53575              	.LVL5853:
1815:Core/Src/lz4.c **** 
 53576              		.loc 1 1815 5 is_stmt 1 view .LVU17499
1815:Core/Src/lz4.c **** 
 53577              		.loc 1 1815 23 is_stmt 0 view .LVU17500
 53578 003e 731A     		subs	r3, r6, r1
 53579 0040 9B46     		mov	fp, r3
 53580              	.LVL5854:
1817:Core/Src/lz4.c ****     if (dictStart == NULL) assert(dictSize == 0);
 53581              		.loc 1 1817 5 is_stmt 1 view .LVU17501
1817:Core/Src/lz4.c ****     if (dictStart == NULL) assert(dictSize == 0);
 53582              		.loc 1 1817 49 view .LVU17502
1818:Core/Src/lz4.c **** 
 53583              		.loc 1 1818 5 view .LVU17503
 53584 0042 1BE0     		b	.L2364
 53585              	.LVL5855:
 53586              	.L2372:
 53587              	.LBB6525:
 53588              	.LBB6526:
1828:Core/Src/lz4.c ****             }
 53589              		.loc 1 1828 17 view .LVU17504
1828:Core/Src/lz4.c ****             }
 53590              		.loc 1 1828 23 is_stmt 0 view .LVU17505
 53591 0044 05A8     		add	r0, sp, #20
 53592 0046 FFF7FEFF 		bl	read_long_length_no_check
 53593              	.LVL5856:
1828:Core/Src/lz4.c ****             }
 53594              		.loc 1 1828 20 view .LVU17506
 53595 004a 3F18     		adds	r7, r7, r0
 53596              	.LVL5857:
1828:Core/Src/lz4.c ****             }
 53597              		.loc 1 1828 20 view .LVU17507
 53598 004c 1DE0     		b	.L2357
 53599              	.LVL5858:
 53600              	.L2373:
1835:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: literals end at distance %zi from end of block", oend-op);
 53601              		.loc 1 1835 17 is_stmt 1 view .LVU17508
1835:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: literals end at distance %zi from end of block", oend-op);
 53602              		.loc 1 1835 20 is_stmt 0 view .LVU17509
 53603 004e B045     		cmp	r8, r6
 53604 0050 02D1     		bne	.L2370
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1289


 53605              	.LBE6526:
 53606              	.LBE6525:
1897:Core/Src/lz4.c **** }
 53607              		.loc 1 1897 5 is_stmt 1 view .LVU17510
1897:Core/Src/lz4.c **** }
 53608              		.loc 1 1897 12 is_stmt 0 view .LVU17511
 53609 0052 4B46     		mov	r3, r9
 53610              	.LVL5859:
1897:Core/Src/lz4.c **** }
 53611              		.loc 1 1897 12 view .LVU17512
 53612 0054 F81A     		subs	r0, r7, r3
 53613 0056 E7E7     		b	.L2354
 53614              	.LVL5860:
 53615              	.L2370:
 53616              	.LBB6538:
 53617              	.LBB6527:
1839:Core/Src/lz4.c ****         }   }
 53618              		.loc 1 1839 24 view .LVU17513
 53619 0058 0120     		movs	r0, #1
 53620 005a 4042     		rsbs	r0, r0, #0
 53621 005c E4E7     		b	.L2354
 53622              	.LVL5861:
 53623              	.L2374:
1839:Core/Src/lz4.c ****         }   }
 53624              		.loc 1 1839 24 view .LVU17514
 53625              	.LBE6527:
 53626              	.LBB6528:
1849:Core/Src/lz4.c ****             }
 53627              		.loc 1 1849 17 is_stmt 1 view .LVU17515
1849:Core/Src/lz4.c ****             }
 53628              		.loc 1 1849 23 is_stmt 0 view .LVU17516
 53629 005e 05A8     		add	r0, sp, #20
 53630              	.LVL5862:
1849:Core/Src/lz4.c ****             }
 53631              		.loc 1 1849 23 view .LVU17517
 53632 0060 FFF7FEFF 		bl	read_long_length_no_check
 53633              	.LVL5863:
1849:Core/Src/lz4.c ****             }
 53634              		.loc 1 1849 20 view .LVU17518
 53635 0064 2418     		adds	r4, r4, r0
 53636              	.LVL5864:
1849:Core/Src/lz4.c ****             }
 53637              		.loc 1 1849 20 view .LVU17519
 53638 0066 2DE0     		b	.L2361
 53639              	.LVL5865:
 53640              	.L2363:
 53641              	.LBB6529:
 53642              	.LBB6530:
1886:Core/Src/lz4.c ****             }   }   }
 53643              		.loc 1 1886 25 is_stmt 1 view .LVU17520
1886:Core/Src/lz4.c ****             }   }   }
 53644              		.loc 1 1886 38 is_stmt 0 view .LVU17521
 53645 0068 EA5C     		ldrb	r2, [r5, r3]
1886:Core/Src/lz4.c ****             }   }   }
 53646              		.loc 1 1886 31 view .LVU17522
 53647 006a F254     		strb	r2, [r6, r3]
1885:Core/Src/lz4.c ****                         op[u] = match[u];
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1290


 53648              		.loc 1 1885 37 is_stmt 1 view .LVU17523
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 53649              		.loc 1 1885 38 is_stmt 0 view .LVU17524
 53650 006c 0133     		adds	r3, r3, #1
 53651              	.LVL5866:
 53652              	.L2362:
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 53653              		.loc 1 1885 31 is_stmt 1 view .LVU17525
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 53654              		.loc 1 1885 21 is_stmt 0 view .LVU17526
 53655 006e 9C42     		cmp	r4, r3
 53656 0070 FAD8     		bhi	.L2363
 53657              	.LBE6530:
 53658              	.LBE6529:
1888:Core/Src/lz4.c ****             if ((size_t)(oend-op) < LASTLITERALS) {
 53659              		.loc 1 1888 13 is_stmt 1 view .LVU17527
1888:Core/Src/lz4.c ****             if ((size_t)(oend-op) < LASTLITERALS) {
 53660              		.loc 1 1888 16 is_stmt 0 view .LVU17528
 53661 0072 3619     		adds	r6, r6, r4
 53662              	.LVL5867:
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 53663              		.loc 1 1889 13 is_stmt 1 view .LVU17529
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 53664              		.loc 1 1889 30 is_stmt 0 view .LVU17530
 53665 0074 4346     		mov	r3, r8
 53666              	.LVL5868:
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 53667              		.loc 1 1889 30 view .LVU17531
 53668 0076 9B1B     		subs	r3, r3, r6
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 53669              		.loc 1 1889 16 view .LVU17532
 53670 0078 042B     		cmp	r3, #4
 53671 007a 37D9     		bls	.L2371
 53672              	.LVL5869:
 53673              	.L2364:
1889:Core/Src/lz4.c ****                 DEBUGLOG(5, "invalid: match ends at distance %zi from end of block", oend-op);
 53674              		.loc 1 1889 16 view .LVU17533
 53675              	.LBE6528:
 53676              	.LBE6538:
1818:Core/Src/lz4.c **** 
 53677              		.loc 1 1818 28 is_stmt 1 view .LVU17534
1820:Core/Src/lz4.c ****         /* start new sequence */
 53678              		.loc 1 1820 5 view .LVU17535
 53679              	.LBB6539:
1822:Core/Src/lz4.c **** 
 53680              		.loc 1 1822 9 view .LVU17536
1822:Core/Src/lz4.c **** 
 53681              		.loc 1 1822 29 is_stmt 0 view .LVU17537
 53682 007c 059B     		ldr	r3, [sp, #20]
 53683 007e 5A1C     		adds	r2, r3, #1
 53684 0080 0592     		str	r2, [sp, #20]
1822:Core/Src/lz4.c **** 
 53685              		.loc 1 1822 26 view .LVU17538
 53686 0082 1C78     		ldrb	r4, [r3]
 53687              	.LVL5870:
 53688              	.LBB6534:
1825:Core/Src/lz4.c ****             if (ll==15) {
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1291


 53689              		.loc 1 1825 13 is_stmt 1 view .LVU17539
1825:Core/Src/lz4.c ****             if (ll==15) {
 53690              		.loc 1 1825 20 is_stmt 0 view .LVU17540
 53691 0084 2709     		lsrs	r7, r4, #4
 53692              	.LVL5871:
1826:Core/Src/lz4.c ****                 /* long literal length */
 53693              		.loc 1 1826 13 is_stmt 1 view .LVU17541
1826:Core/Src/lz4.c ****                 /* long literal length */
 53694              		.loc 1 1826 16 is_stmt 0 view .LVU17542
 53695 0086 0F2F     		cmp	r7, #15
 53696 0088 DCD0     		beq	.L2372
 53697              	.L2357:
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 53698              		.loc 1 1830 13 is_stmt 1 view .LVU17543
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 53699              		.loc 1 1830 30 is_stmt 0 view .LVU17544
 53700 008a 4346     		mov	r3, r8
 53701 008c 9B1B     		subs	r3, r3, r6
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 53702              		.loc 1 1830 16 view .LVU17545
 53703 008e BB42     		cmp	r3, r7
 53704 0090 23D3     		bcc	.L2366
1831:Core/Src/lz4.c ****             op += ll;
 53705              		.loc 1 1831 13 is_stmt 1 view .LVU17546
 53706 0092 3A00     		movs	r2, r7
 53707 0094 0599     		ldr	r1, [sp, #20]
 53708 0096 3000     		movs	r0, r6
 53709 0098 FFF7FEFF 		bl	memmove
 53710              	.LVL5872:
1832:Core/Src/lz4.c ****             ip += ll;
 53711              		.loc 1 1832 13 view .LVU17547
1832:Core/Src/lz4.c ****             ip += ll;
 53712              		.loc 1 1832 16 is_stmt 0 view .LVU17548
 53713 009c F619     		adds	r6, r6, r7
 53714              	.LVL5873:
1833:Core/Src/lz4.c ****             if ((size_t)(oend-op) < MFLIMIT) {
 53715              		.loc 1 1833 13 is_stmt 1 view .LVU17549
1833:Core/Src/lz4.c ****             if ((size_t)(oend-op) < MFLIMIT) {
 53716              		.loc 1 1833 16 is_stmt 0 view .LVU17550
 53717 009e 059B     		ldr	r3, [sp, #20]
 53718 00a0 9C46     		mov	ip, r3
 53719 00a2 6744     		add	r7, r7, ip
 53720              	.LVL5874:
1833:Core/Src/lz4.c ****             if ((size_t)(oend-op) < MFLIMIT) {
 53721              		.loc 1 1833 16 view .LVU17551
 53722 00a4 0597     		str	r7, [sp, #20]
1834:Core/Src/lz4.c ****                 if (op==oend) break;  /* end of block */
 53723              		.loc 1 1834 13 is_stmt 1 view .LVU17552
1834:Core/Src/lz4.c ****                 if (op==oend) break;  /* end of block */
 53724              		.loc 1 1834 30 is_stmt 0 view .LVU17553
 53725 00a6 4346     		mov	r3, r8
 53726 00a8 9D1B     		subs	r5, r3, r6
1834:Core/Src/lz4.c ****                 if (op==oend) break;  /* end of block */
 53727              		.loc 1 1834 16 view .LVU17554
 53728 00aa 0B2D     		cmp	r5, #11
 53729 00ac CFD9     		bls	.L2373
 53730              	.LVL5875:
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1292


1834:Core/Src/lz4.c ****                 if (op==oend) break;  /* end of block */
 53731              		.loc 1 1834 16 view .LVU17555
 53732              	.LBE6534:
 53733              	.LBB6535:
1843:Core/Src/lz4.c ****             size_t const offset = LZ4_readLE16(ip);
 53734              		.loc 1 1843 13 is_stmt 1 view .LVU17556
1843:Core/Src/lz4.c ****             size_t const offset = LZ4_readLE16(ip);
 53735              		.loc 1 1843 20 is_stmt 0 view .LVU17557
 53736 00ae 0F23     		movs	r3, #15
 53737              	.LVL5876:
1843:Core/Src/lz4.c ****             size_t const offset = LZ4_readLE16(ip);
 53738              		.loc 1 1843 20 view .LVU17558
 53739 00b0 1C40     		ands	r4, r3
 53740              	.LVL5877:
1844:Core/Src/lz4.c ****             ip+=2;
 53741              		.loc 1 1844 13 is_stmt 1 view .LVU17559
1844:Core/Src/lz4.c ****             ip+=2;
 53742              		.loc 1 1844 35 is_stmt 0 view .LVU17560
 53743 00b2 3800     		movs	r0, r7
 53744 00b4 FFF7FEFF 		bl	LZ4_readLE16
 53745              	.LVL5878:
 53746 00b8 0390     		str	r0, [sp, #12]
1844:Core/Src/lz4.c ****             ip+=2;
 53747              		.loc 1 1844 26 view .LVU17561
 53748 00ba 8246     		mov	r10, r0
 53749              	.LVL5879:
1845:Core/Src/lz4.c **** 
 53750              		.loc 1 1845 13 is_stmt 1 view .LVU17562
1845:Core/Src/lz4.c **** 
 53751              		.loc 1 1845 15 is_stmt 0 view .LVU17563
 53752 00bc 0237     		adds	r7, r7, #2
 53753 00be 0597     		str	r7, [sp, #20]
1847:Core/Src/lz4.c ****                 /* long literal length */
 53754              		.loc 1 1847 13 is_stmt 1 view .LVU17564
1847:Core/Src/lz4.c ****                 /* long literal length */
 53755              		.loc 1 1847 16 is_stmt 0 view .LVU17565
 53756 00c0 0F2C     		cmp	r4, #15
 53757 00c2 CCD0     		beq	.L2374
 53758              	.LVL5880:
 53759              	.L2361:
1851:Core/Src/lz4.c **** 
 53760              		.loc 1 1851 13 is_stmt 1 view .LVU17566
1851:Core/Src/lz4.c **** 
 53761              		.loc 1 1851 16 is_stmt 0 view .LVU17567
 53762 00c4 0434     		adds	r4, r4, #4
 53763              	.LVL5881:
1853:Core/Src/lz4.c **** 
 53764              		.loc 1 1853 13 is_stmt 1 view .LVU17568
1853:Core/Src/lz4.c **** 
 53765              		.loc 1 1853 16 is_stmt 0 view .LVU17569
 53766 00c6 A542     		cmp	r5, r4
 53767 00c8 0AD3     		bcc	.L2367
 53768              	.LBB6532:
1855:Core/Src/lz4.c **** 
 53769              		.loc 1 1855 17 is_stmt 1 view .LVU17570
1855:Core/Src/lz4.c **** 
 53770              		.loc 1 1855 29 is_stmt 0 view .LVU17571
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1293


 53771 00ca 039B     		ldr	r3, [sp, #12]
 53772 00cc F51A     		subs	r5, r6, r3
 53773              	.LVL5882:
1858:Core/Src/lz4.c ****                     DEBUGLOG(6, "offset out of range");
 53774              		.loc 1 1858 17 is_stmt 1 view .LVU17572
1858:Core/Src/lz4.c ****                     DEBUGLOG(6, "offset out of range");
 53775              		.loc 1 1858 42 is_stmt 0 view .LVU17573
 53776 00ce 5B46     		mov	r3, fp
 53777 00d0 F31A     		subs	r3, r6, r3
1858:Core/Src/lz4.c ****                     DEBUGLOG(6, "offset out of range");
 53778              		.loc 1 1858 20 view .LVU17574
 53779 00d2 9A45     		cmp	r10, r3
 53780 00d4 07D8     		bhi	.L2368
 53781              	.LBB6531:
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 53782              		.loc 1 1885 27 view .LVU17575
 53783 00d6 0023     		movs	r3, #0
 53784 00d8 C9E7     		b	.L2362
 53785              	.LVL5883:
 53786              	.L2366:
1885:Core/Src/lz4.c ****                         op[u] = match[u];
 53787              		.loc 1 1885 27 view .LVU17576
 53788              	.LBE6531:
 53789              	.LBE6532:
 53790              	.LBE6535:
 53791              	.LBB6536:
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 53792              		.loc 1 1830 48 view .LVU17577
 53793 00da 0120     		movs	r0, #1
 53794 00dc 4042     		rsbs	r0, r0, #0
 53795 00de A3E7     		b	.L2354
 53796              	.LVL5884:
 53797              	.L2367:
1830:Core/Src/lz4.c ****             LZ4_memmove(op, ip, ll); /* support in-place decompression */
 53798              		.loc 1 1830 48 view .LVU17578
 53799              	.LBE6536:
 53800              	.LBB6537:
1853:Core/Src/lz4.c **** 
 53801              		.loc 1 1853 48 view .LVU17579
 53802 00e0 0120     		movs	r0, #1
 53803 00e2 4042     		rsbs	r0, r0, #0
 53804 00e4 A0E7     		b	.L2354
 53805              	.LVL5885:
 53806              	.L2368:
 53807              	.LBB6533:
1860:Core/Src/lz4.c ****                 }
 53808              		.loc 1 1860 28 view .LVU17580
 53809 00e6 0120     		movs	r0, #1
 53810 00e8 4042     		rsbs	r0, r0, #0
 53811 00ea 9DE7     		b	.L2354
 53812              	.LVL5886:
 53813              	.L2371:
1860:Core/Src/lz4.c ****                 }
 53814              		.loc 1 1860 28 view .LVU17581
 53815              	.LBE6533:
1893:Core/Src/lz4.c ****             }
 53816              		.loc 1 1893 24 view .LVU17582
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1294


 53817 00ec 0120     		movs	r0, #1
 53818 00ee 4042     		rsbs	r0, r0, #0
 53819              	.LVL5887:
1893:Core/Src/lz4.c ****             }
 53820              		.loc 1 1893 24 view .LVU17583
 53821              	.LBE6537:
 53822              	.LBE6539:
 53823              	.LBE6524:
 53824              	.LBE6523:
2669:Core/Src/lz4.c ****                         (const BYTE*)source, (BYTE*)dest, originalSize,
 53825              		.loc 1 2669 16 view .LVU17584
 53826 00f0 9AE7     		b	.L2354
 53827              		.cfi_endproc
 53828              	.LFE71:
 53830              		.section	.text.LZ4_compress_limitedOutput,"ax",%progbits
 53831              		.align	1
 53832              		.global	LZ4_compress_limitedOutput
 53833              		.syntax unified
 53834              		.code	16
 53835              		.thumb_func
 53836              		.fpu softvfp
 53838              	LZ4_compress_limitedOutput:
 53839              	.LVL5888:
 53840              	.LFB72:
2675:Core/Src/lz4.c **** 
2676:Core/Src/lz4.c **** 
2677:Core/Src/lz4.c **** /*=*************************************************
2678:Core/Src/lz4.c **** *  Obsolete Functions
2679:Core/Src/lz4.c **** ***************************************************/
2680:Core/Src/lz4.c **** /* obsolete compression functions */
2681:Core/Src/lz4.c **** int LZ4_compress_limitedOutput(const char* source, char* dest, int inputSize, int maxOutputSize)
2682:Core/Src/lz4.c **** {
 53841              		.loc 1 2682 1 is_stmt 1 view -0
 53842              		.cfi_startproc
 53843              		@ args = 0, pretend = 0, frame = 0
 53844              		@ frame_needed = 0, uses_anonymous_args = 0
 53845              		.loc 1 2682 1 is_stmt 0 view .LVU17586
 53846 0000 10B5     		push	{r4, lr}
 53847              		.cfi_def_cfa_offset 8
 53848              		.cfi_offset 4, -8
 53849              		.cfi_offset 14, -4
2683:Core/Src/lz4.c ****     return LZ4_compress_default(source, dest, inputSize, maxOutputSize);
 53850              		.loc 1 2683 5 is_stmt 1 view .LVU17587
 53851              		.loc 1 2683 12 is_stmt 0 view .LVU17588
 53852 0002 FFF7FEFF 		bl	LZ4_compress_default
 53853              	.LVL5889:
2684:Core/Src/lz4.c **** }
 53854              		.loc 1 2684 1 view .LVU17589
 53855              		@ sp needed
 53856 0006 10BD     		pop	{r4, pc}
 53857              		.cfi_endproc
 53858              	.LFE72:
 53860              		.section	.text.LZ4_compress,"ax",%progbits
 53861              		.align	1
 53862              		.global	LZ4_compress
 53863              		.syntax unified
 53864              		.code	16
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1295


 53865              		.thumb_func
 53866              		.fpu softvfp
 53868              	LZ4_compress:
 53869              	.LVL5890:
 53870              	.LFB73:
2685:Core/Src/lz4.c **** int LZ4_compress(const char* src, char* dest, int srcSize)
2686:Core/Src/lz4.c **** {
 53871              		.loc 1 2686 1 is_stmt 1 view -0
 53872              		.cfi_startproc
 53873              		@ args = 0, pretend = 0, frame = 0
 53874              		@ frame_needed = 0, uses_anonymous_args = 0
 53875              		.loc 1 2686 1 is_stmt 0 view .LVU17591
 53876 0000 70B5     		push	{r4, r5, r6, lr}
 53877              		.cfi_def_cfa_offset 16
 53878              		.cfi_offset 4, -16
 53879              		.cfi_offset 5, -12
 53880              		.cfi_offset 6, -8
 53881              		.cfi_offset 14, -4
 53882 0002 0500     		movs	r5, r0
 53883 0004 0E00     		movs	r6, r1
 53884 0006 1400     		movs	r4, r2
2687:Core/Src/lz4.c ****     return LZ4_compress_default(src, dest, srcSize, LZ4_compressBound(srcSize));
 53885              		.loc 1 2687 5 is_stmt 1 view .LVU17592
 53886              		.loc 1 2687 12 is_stmt 0 view .LVU17593
 53887 0008 1000     		movs	r0, r2
 53888              	.LVL5891:
 53889              		.loc 1 2687 12 view .LVU17594
 53890 000a FFF7FEFF 		bl	LZ4_compressBound
 53891              	.LVL5892:
 53892              		.loc 1 2687 12 view .LVU17595
 53893 000e 0300     		movs	r3, r0
 53894 0010 2200     		movs	r2, r4
 53895 0012 3100     		movs	r1, r6
 53896 0014 2800     		movs	r0, r5
 53897 0016 FFF7FEFF 		bl	LZ4_compress_default
 53898              	.LVL5893:
2688:Core/Src/lz4.c **** }
 53899              		.loc 1 2688 1 view .LVU17596
 53900              		@ sp needed
 53901              	.LVL5894:
 53902              	.LVL5895:
 53903              	.LVL5896:
 53904              		.loc 1 2688 1 view .LVU17597
 53905 001a 70BD     		pop	{r4, r5, r6, pc}
 53906              		.cfi_endproc
 53907              	.LFE73:
 53909              		.section	.text.LZ4_compress_limitedOutput_withState,"ax",%progbits
 53910              		.align	1
 53911              		.global	LZ4_compress_limitedOutput_withState
 53912              		.syntax unified
 53913              		.code	16
 53914              		.thumb_func
 53915              		.fpu softvfp
 53917              	LZ4_compress_limitedOutput_withState:
 53918              	.LVL5897:
 53919              	.LFB74:
2689:Core/Src/lz4.c **** int LZ4_compress_limitedOutput_withState (void* state, const char* src, char* dst, int srcSize, int
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1296


2690:Core/Src/lz4.c **** {
 53920              		.loc 1 2690 1 is_stmt 1 view -0
 53921              		.cfi_startproc
 53922              		@ args = 4, pretend = 0, frame = 0
 53923              		@ frame_needed = 0, uses_anonymous_args = 0
 53924              		.loc 1 2690 1 is_stmt 0 view .LVU17599
 53925 0000 10B5     		push	{r4, lr}
 53926              		.cfi_def_cfa_offset 8
 53927              		.cfi_offset 4, -8
 53928              		.cfi_offset 14, -4
 53929 0002 82B0     		sub	sp, sp, #8
 53930              		.cfi_def_cfa_offset 16
2691:Core/Src/lz4.c ****     return LZ4_compress_fast_extState(state, src, dst, srcSize, dstSize, 1);
 53931              		.loc 1 2691 5 is_stmt 1 view .LVU17600
 53932              		.loc 1 2691 12 is_stmt 0 view .LVU17601
 53933 0004 0124     		movs	r4, #1
 53934 0006 0194     		str	r4, [sp, #4]
 53935 0008 049C     		ldr	r4, [sp, #16]
 53936 000a 0094     		str	r4, [sp]
 53937 000c FFF7FEFF 		bl	LZ4_compress_fast_extState
 53938              	.LVL5898:
2692:Core/Src/lz4.c **** }
 53939              		.loc 1 2692 1 view .LVU17602
 53940 0010 02B0     		add	sp, sp, #8
 53941              		@ sp needed
 53942 0012 10BD     		pop	{r4, pc}
 53943              		.cfi_endproc
 53944              	.LFE74:
 53946              		.section	.text.LZ4_compress_withState,"ax",%progbits
 53947              		.align	1
 53948              		.global	LZ4_compress_withState
 53949              		.syntax unified
 53950              		.code	16
 53951              		.thumb_func
 53952              		.fpu softvfp
 53954              	LZ4_compress_withState:
 53955              	.LVL5899:
 53956              	.LFB75:
2693:Core/Src/lz4.c **** int LZ4_compress_withState (void* state, const char* src, char* dst, int srcSize)
2694:Core/Src/lz4.c **** {
 53957              		.loc 1 2694 1 is_stmt 1 view -0
 53958              		.cfi_startproc
 53959              		@ args = 0, pretend = 0, frame = 0
 53960              		@ frame_needed = 0, uses_anonymous_args = 0
 53961              		.loc 1 2694 1 is_stmt 0 view .LVU17604
 53962 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 53963              		.cfi_def_cfa_offset 20
 53964              		.cfi_offset 4, -20
 53965              		.cfi_offset 5, -16
 53966              		.cfi_offset 6, -12
 53967              		.cfi_offset 7, -8
 53968              		.cfi_offset 14, -4
 53969 0002 83B0     		sub	sp, sp, #12
 53970              		.cfi_def_cfa_offset 32
 53971 0004 0500     		movs	r5, r0
 53972 0006 0E00     		movs	r6, r1
 53973 0008 1700     		movs	r7, r2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1297


 53974 000a 1C00     		movs	r4, r3
2695:Core/Src/lz4.c ****     return LZ4_compress_fast_extState(state, src, dst, srcSize, LZ4_compressBound(srcSize), 1);
 53975              		.loc 1 2695 5 is_stmt 1 view .LVU17605
 53976              		.loc 1 2695 12 is_stmt 0 view .LVU17606
 53977 000c 1800     		movs	r0, r3
 53978              	.LVL5900:
 53979              		.loc 1 2695 12 view .LVU17607
 53980 000e FFF7FEFF 		bl	LZ4_compressBound
 53981              	.LVL5901:
 53982              		.loc 1 2695 12 view .LVU17608
 53983 0012 0123     		movs	r3, #1
 53984 0014 0193     		str	r3, [sp, #4]
 53985 0016 0090     		str	r0, [sp]
 53986 0018 2300     		movs	r3, r4
 53987 001a 3A00     		movs	r2, r7
 53988 001c 3100     		movs	r1, r6
 53989 001e 2800     		movs	r0, r5
 53990 0020 FFF7FEFF 		bl	LZ4_compress_fast_extState
 53991              	.LVL5902:
2696:Core/Src/lz4.c **** }
 53992              		.loc 1 2696 1 view .LVU17609
 53993 0024 03B0     		add	sp, sp, #12
 53994              		@ sp needed
 53995              	.LVL5903:
 53996              	.LVL5904:
 53997              	.LVL5905:
 53998              	.LVL5906:
 53999              		.loc 1 2696 1 view .LVU17610
 54000 0026 F0BD     		pop	{r4, r5, r6, r7, pc}
 54001              		.cfi_endproc
 54002              	.LFE75:
 54004              		.section	.text.LZ4_compress_limitedOutput_continue,"ax",%progbits
 54005              		.align	1
 54006              		.global	LZ4_compress_limitedOutput_continue
 54007              		.syntax unified
 54008              		.code	16
 54009              		.thumb_func
 54010              		.fpu softvfp
 54012              	LZ4_compress_limitedOutput_continue:
 54013              	.LVL5907:
 54014              	.LFB76:
2697:Core/Src/lz4.c **** int LZ4_compress_limitedOutput_continue (LZ4_stream_t* LZ4_stream, const char* src, char* dst, int 
2698:Core/Src/lz4.c **** {
 54015              		.loc 1 2698 1 is_stmt 1 view -0
 54016              		.cfi_startproc
 54017              		@ args = 4, pretend = 0, frame = 0
 54018              		@ frame_needed = 0, uses_anonymous_args = 0
 54019              		.loc 1 2698 1 is_stmt 0 view .LVU17612
 54020 0000 10B5     		push	{r4, lr}
 54021              		.cfi_def_cfa_offset 8
 54022              		.cfi_offset 4, -8
 54023              		.cfi_offset 14, -4
 54024 0002 82B0     		sub	sp, sp, #8
 54025              		.cfi_def_cfa_offset 16
2699:Core/Src/lz4.c ****     return LZ4_compress_fast_continue(LZ4_stream, src, dst, srcSize, dstCapacity, 1);
 54026              		.loc 1 2699 5 is_stmt 1 view .LVU17613
 54027              		.loc 1 2699 12 is_stmt 0 view .LVU17614
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1298


 54028 0004 0124     		movs	r4, #1
 54029 0006 0194     		str	r4, [sp, #4]
 54030 0008 049C     		ldr	r4, [sp, #16]
 54031 000a 0094     		str	r4, [sp]
 54032 000c FFF7FEFF 		bl	LZ4_compress_fast_continue
 54033              	.LVL5908:
2700:Core/Src/lz4.c **** }
 54034              		.loc 1 2700 1 view .LVU17615
 54035 0010 02B0     		add	sp, sp, #8
 54036              		@ sp needed
 54037 0012 10BD     		pop	{r4, pc}
 54038              		.cfi_endproc
 54039              	.LFE76:
 54041              		.section	.text.LZ4_compress_continue,"ax",%progbits
 54042              		.align	1
 54043              		.global	LZ4_compress_continue
 54044              		.syntax unified
 54045              		.code	16
 54046              		.thumb_func
 54047              		.fpu softvfp
 54049              	LZ4_compress_continue:
 54050              	.LVL5909:
 54051              	.LFB77:
2701:Core/Src/lz4.c **** int LZ4_compress_continue (LZ4_stream_t* LZ4_stream, const char* source, char* dest, int inputSize)
2702:Core/Src/lz4.c **** {
 54052              		.loc 1 2702 1 is_stmt 1 view -0
 54053              		.cfi_startproc
 54054              		@ args = 0, pretend = 0, frame = 0
 54055              		@ frame_needed = 0, uses_anonymous_args = 0
 54056              		.loc 1 2702 1 is_stmt 0 view .LVU17617
 54057 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 54058              		.cfi_def_cfa_offset 20
 54059              		.cfi_offset 4, -20
 54060              		.cfi_offset 5, -16
 54061              		.cfi_offset 6, -12
 54062              		.cfi_offset 7, -8
 54063              		.cfi_offset 14, -4
 54064 0002 83B0     		sub	sp, sp, #12
 54065              		.cfi_def_cfa_offset 32
 54066 0004 0500     		movs	r5, r0
 54067 0006 0E00     		movs	r6, r1
 54068 0008 1700     		movs	r7, r2
 54069 000a 1C00     		movs	r4, r3
2703:Core/Src/lz4.c ****     return LZ4_compress_fast_continue(LZ4_stream, source, dest, inputSize, LZ4_compressBound(inputS
 54070              		.loc 1 2703 5 is_stmt 1 view .LVU17618
 54071              		.loc 1 2703 12 is_stmt 0 view .LVU17619
 54072 000c 1800     		movs	r0, r3
 54073              	.LVL5910:
 54074              		.loc 1 2703 12 view .LVU17620
 54075 000e FFF7FEFF 		bl	LZ4_compressBound
 54076              	.LVL5911:
 54077              		.loc 1 2703 12 view .LVU17621
 54078 0012 0123     		movs	r3, #1
 54079 0014 0193     		str	r3, [sp, #4]
 54080 0016 0090     		str	r0, [sp]
 54081 0018 2300     		movs	r3, r4
 54082 001a 3A00     		movs	r2, r7
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1299


 54083 001c 3100     		movs	r1, r6
 54084 001e 2800     		movs	r0, r5
 54085 0020 FFF7FEFF 		bl	LZ4_compress_fast_continue
 54086              	.LVL5912:
2704:Core/Src/lz4.c **** }
 54087              		.loc 1 2704 1 view .LVU17622
 54088 0024 03B0     		add	sp, sp, #12
 54089              		@ sp needed
 54090              	.LVL5913:
 54091              	.LVL5914:
 54092              	.LVL5915:
 54093              	.LVL5916:
 54094              		.loc 1 2704 1 view .LVU17623
 54095 0026 F0BD     		pop	{r4, r5, r6, r7, pc}
 54096              		.cfi_endproc
 54097              	.LFE77:
 54099              		.section	.text.LZ4_uncompress,"ax",%progbits
 54100              		.align	1
 54101              		.global	LZ4_uncompress
 54102              		.syntax unified
 54103              		.code	16
 54104              		.thumb_func
 54105              		.fpu softvfp
 54107              	LZ4_uncompress:
 54108              	.LVL5917:
 54109              	.LFB78:
2705:Core/Src/lz4.c **** 
2706:Core/Src/lz4.c **** /*
2707:Core/Src/lz4.c **** These decompression functions are deprecated and should no longer be used.
2708:Core/Src/lz4.c **** They are only provided here for compatibility with older user programs.
2709:Core/Src/lz4.c **** - LZ4_uncompress is totally equivalent to LZ4_decompress_fast
2710:Core/Src/lz4.c **** - LZ4_uncompress_unknownOutputSize is totally equivalent to LZ4_decompress_safe
2711:Core/Src/lz4.c **** */
2712:Core/Src/lz4.c **** int LZ4_uncompress (const char* source, char* dest, int outputSize)
2713:Core/Src/lz4.c **** {
 54110              		.loc 1 2713 1 is_stmt 1 view -0
 54111              		.cfi_startproc
 54112              		@ args = 0, pretend = 0, frame = 0
 54113              		@ frame_needed = 0, uses_anonymous_args = 0
 54114              		.loc 1 2713 1 is_stmt 0 view .LVU17625
 54115 0000 10B5     		push	{r4, lr}
 54116              		.cfi_def_cfa_offset 8
 54117              		.cfi_offset 4, -8
 54118              		.cfi_offset 14, -4
2714:Core/Src/lz4.c ****     return LZ4_decompress_fast(source, dest, outputSize);
 54119              		.loc 1 2714 5 is_stmt 1 view .LVU17626
 54120              		.loc 1 2714 12 is_stmt 0 view .LVU17627
 54121 0002 FFF7FEFF 		bl	LZ4_decompress_fast
 54122              	.LVL5918:
2715:Core/Src/lz4.c **** }
 54123              		.loc 1 2715 1 view .LVU17628
 54124              		@ sp needed
 54125 0006 10BD     		pop	{r4, pc}
 54126              		.cfi_endproc
 54127              	.LFE78:
 54129              		.section	.text.LZ4_uncompress_unknownOutputSize,"ax",%progbits
 54130              		.align	1
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1300


 54131              		.global	LZ4_uncompress_unknownOutputSize
 54132              		.syntax unified
 54133              		.code	16
 54134              		.thumb_func
 54135              		.fpu softvfp
 54137              	LZ4_uncompress_unknownOutputSize:
 54138              	.LVL5919:
 54139              	.LFB79:
2716:Core/Src/lz4.c **** int LZ4_uncompress_unknownOutputSize (const char* source, char* dest, int isize, int maxOutputSize)
2717:Core/Src/lz4.c **** {
 54140              		.loc 1 2717 1 is_stmt 1 view -0
 54141              		.cfi_startproc
 54142              		@ args = 0, pretend = 0, frame = 0
 54143              		@ frame_needed = 0, uses_anonymous_args = 0
 54144              		.loc 1 2717 1 is_stmt 0 view .LVU17630
 54145 0000 10B5     		push	{r4, lr}
 54146              		.cfi_def_cfa_offset 8
 54147              		.cfi_offset 4, -8
 54148              		.cfi_offset 14, -4
2718:Core/Src/lz4.c ****     return LZ4_decompress_safe(source, dest, isize, maxOutputSize);
 54149              		.loc 1 2718 5 is_stmt 1 view .LVU17631
 54150              		.loc 1 2718 12 is_stmt 0 view .LVU17632
 54151 0002 FFF7FEFF 		bl	LZ4_decompress_safe
 54152              	.LVL5920:
2719:Core/Src/lz4.c **** }
 54153              		.loc 1 2719 1 view .LVU17633
 54154              		@ sp needed
 54155 0006 10BD     		pop	{r4, pc}
 54156              		.cfi_endproc
 54157              	.LFE79:
 54159              		.section	.text.LZ4_sizeofStreamState,"ax",%progbits
 54160              		.align	1
 54161              		.global	LZ4_sizeofStreamState
 54162              		.syntax unified
 54163              		.code	16
 54164              		.thumb_func
 54165              		.fpu softvfp
 54167              	LZ4_sizeofStreamState:
 54168              	.LFB80:
2720:Core/Src/lz4.c **** 
2721:Core/Src/lz4.c **** /* Obsolete Streaming functions */
2722:Core/Src/lz4.c **** 
2723:Core/Src/lz4.c **** int LZ4_sizeofStreamState(void) { return sizeof(LZ4_stream_t); }
 54169              		.loc 1 2723 33 is_stmt 1 view -0
 54170              		.cfi_startproc
 54171              		@ args = 0, pretend = 0, frame = 0
 54172              		@ frame_needed = 0, uses_anonymous_args = 0
 54173              		@ link register save eliminated.
 54174              		.loc 1 2723 35 view .LVU17635
 54175              		.loc 1 2723 64 is_stmt 0 view .LVU17636
 54176 0000 0048     		ldr	r0, .L2384
 54177              		@ sp needed
 54178 0002 7047     		bx	lr
 54179              	.L2385:
 54180              		.align	2
 54181              	.L2384:
 54182 0004 20400000 		.word	16416
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1301


 54183              		.cfi_endproc
 54184              	.LFE80:
 54186              		.section	.text.LZ4_resetStreamState,"ax",%progbits
 54187              		.align	1
 54188              		.global	LZ4_resetStreamState
 54189              		.syntax unified
 54190              		.code	16
 54191              		.thumb_func
 54192              		.fpu softvfp
 54194              	LZ4_resetStreamState:
 54195              	.LVL5921:
 54196              	.LFB81:
2724:Core/Src/lz4.c **** 
2725:Core/Src/lz4.c **** int LZ4_resetStreamState(void* state, char* inputBuffer)
2726:Core/Src/lz4.c **** {
 54197              		.loc 1 2726 1 is_stmt 1 view -0
 54198              		.cfi_startproc
 54199              		@ args = 0, pretend = 0, frame = 0
 54200              		@ frame_needed = 0, uses_anonymous_args = 0
 54201              		.loc 1 2726 1 is_stmt 0 view .LVU17638
 54202 0000 10B5     		push	{r4, lr}
 54203              		.cfi_def_cfa_offset 8
 54204              		.cfi_offset 4, -8
 54205              		.cfi_offset 14, -4
2727:Core/Src/lz4.c ****     (void)inputBuffer;
 54206              		.loc 1 2727 5 is_stmt 1 view .LVU17639
2728:Core/Src/lz4.c ****     LZ4_resetStream((LZ4_stream_t*)state);
 54207              		.loc 1 2728 5 view .LVU17640
 54208 0002 FFF7FEFF 		bl	LZ4_resetStream
 54209              	.LVL5922:
2729:Core/Src/lz4.c ****     return 0;
 54210              		.loc 1 2729 5 view .LVU17641
2730:Core/Src/lz4.c **** }
 54211              		.loc 1 2730 1 is_stmt 0 view .LVU17642
 54212 0006 0020     		movs	r0, #0
 54213              		@ sp needed
 54214 0008 10BD     		pop	{r4, pc}
 54215              		.cfi_endproc
 54216              	.LFE81:
 54218              		.section	.text.LZ4_create,"ax",%progbits
 54219              		.align	1
 54220              		.global	LZ4_create
 54221              		.syntax unified
 54222              		.code	16
 54223              		.thumb_func
 54224              		.fpu softvfp
 54226              	LZ4_create:
 54227              	.LVL5923:
 54228              	.LFB82:
2731:Core/Src/lz4.c **** 
2732:Core/Src/lz4.c **** #if !defined(LZ4_STATIC_LINKING_ONLY_DISABLE_MEMORY_ALLOCATION)
2733:Core/Src/lz4.c **** void* LZ4_create (char* inputBuffer)
2734:Core/Src/lz4.c **** {
 54229              		.loc 1 2734 1 is_stmt 1 view -0
 54230              		.cfi_startproc
 54231              		@ args = 0, pretend = 0, frame = 0
 54232              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1302


 54233              		.loc 1 2734 1 is_stmt 0 view .LVU17644
 54234 0000 10B5     		push	{r4, lr}
 54235              		.cfi_def_cfa_offset 8
 54236              		.cfi_offset 4, -8
 54237              		.cfi_offset 14, -4
2735:Core/Src/lz4.c ****     (void)inputBuffer;
 54238              		.loc 1 2735 5 is_stmt 1 view .LVU17645
2736:Core/Src/lz4.c ****     return LZ4_createStream();
 54239              		.loc 1 2736 5 view .LVU17646
 54240              		.loc 1 2736 12 is_stmt 0 view .LVU17647
 54241 0002 FFF7FEFF 		bl	LZ4_createStream
 54242              	.LVL5924:
2737:Core/Src/lz4.c **** }
 54243              		.loc 1 2737 1 view .LVU17648
 54244              		@ sp needed
 54245 0006 10BD     		pop	{r4, pc}
 54246              		.cfi_endproc
 54247              	.LFE82:
 54249              		.section	.text.LZ4_slideInputBuffer,"ax",%progbits
 54250              		.align	1
 54251              		.global	LZ4_slideInputBuffer
 54252              		.syntax unified
 54253              		.code	16
 54254              		.thumb_func
 54255              		.fpu softvfp
 54257              	LZ4_slideInputBuffer:
 54258              	.LVL5925:
 54259              	.LFB83:
2738:Core/Src/lz4.c **** #endif
2739:Core/Src/lz4.c **** 
2740:Core/Src/lz4.c **** char* LZ4_slideInputBuffer (void* state)
2741:Core/Src/lz4.c **** {
 54260              		.loc 1 2741 1 is_stmt 1 view -0
 54261              		.cfi_startproc
 54262              		@ args = 0, pretend = 0, frame = 0
 54263              		@ frame_needed = 0, uses_anonymous_args = 0
 54264              		@ link register save eliminated.
2742:Core/Src/lz4.c ****     /* avoid const char * -> char * conversion warning */
2743:Core/Src/lz4.c ****     return (char *)(uptrval)((LZ4_stream_t*)state)->internal_donotuse.dictionary;
 54265              		.loc 1 2743 5 view .LVU17650
 54266              		.loc 1 2743 12 is_stmt 0 view .LVU17651
 54267 0000 8023     		movs	r3, #128
 54268 0002 DB01     		lsls	r3, r3, #7
 54269 0004 C058     		ldr	r0, [r0, r3]
 54270              	.LVL5926:
2744:Core/Src/lz4.c **** }
 54271              		.loc 1 2744 1 view .LVU17652
 54272              		@ sp needed
 54273 0006 7047     		bx	lr
 54274              		.cfi_endproc
 54275              	.LFE83:
 54277              		.section	.rodata.dec64table,"a"
 54278              		.align	2
 54279              		.set	.LANCHOR1,. + 0
 54282              	dec64table:
 54283 0000 00000000 		.word	0
 54284 0004 00000000 		.word	0
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1303


 54285 0008 00000000 		.word	0
 54286 000c FFFFFFFF 		.word	-1
 54287 0010 FCFFFFFF 		.word	-4
 54288 0014 01000000 		.word	1
 54289 0018 02000000 		.word	2
 54290 001c 03000000 		.word	3
 54291              		.section	.rodata.inc32table,"a"
 54292              		.align	2
 54293              		.set	.LANCHOR0,. + 0
 54296              	inc32table:
 54297 0000 00000000 		.word	0
 54298 0004 01000000 		.word	1
 54299 0008 02000000 		.word	2
 54300 000c 01000000 		.word	1
 54301 0010 00000000 		.word	0
 54302 0014 04000000 		.word	4
 54303 0018 04000000 		.word	4
 54304 001c 04000000 		.word	4
 54305              		.text
 54306              	.Letext0:
 54307              		.file 2 "/usr/local/Cellar/arm-gcc-bin@10/10-2020-q4-major/lib/gcc/arm-none-eabi/10.2.1/include/st
 54308              		.file 3 "Core/Inc/lz4.h"
 54309              		.file 4 "/usr/local/Cellar/arm-gcc-bin@10/10-2020-q4-major/arm-none-eabi/include/machine/_default_
 54310              		.file 5 "/usr/local/Cellar/arm-gcc-bin@10/10-2020-q4-major/arm-none-eabi/include/sys/_stdint.h"
 54311              		.file 6 "<built-in>"
 54312              		.file 7 "/usr/local/Cellar/arm-gcc-bin@10/10-2020-q4-major/arm-none-eabi/include/stdlib.h"
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1304


DEFINED SYMBOLS
                            *ABS*:0000000000000000 lz4.c
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:16     .text.LZ4_isAligned:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:23     .text.LZ4_isAligned:0000000000000000 LZ4_isAligned
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:49     .text.LZ4_isLittleEndian:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:55     .text.LZ4_isLittleEndian:0000000000000000 LZ4_isLittleEndian
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:72     .text.LZ4_read16:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:78     .text.LZ4_read16:0000000000000000 LZ4_read16
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:101    .text.LZ4_read32:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:107    .text.LZ4_read32:0000000000000000 LZ4_read32
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:136    .text.LZ4_read_ARCH:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:142    .text.LZ4_read_ARCH:0000000000000000 LZ4_read_ARCH
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:171    .text.LZ4_write16:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:177    .text.LZ4_write16:0000000000000000 LZ4_write16
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:199    .text.LZ4_write32:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:205    .text.LZ4_write32:0000000000000000 LZ4_write32
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:231    .text.LZ4_readLE16:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:237    .text.LZ4_readLE16:0000000000000000 LZ4_readLE16
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:288    .text.LZ4_writeLE16:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:294    .text.LZ4_writeLE16:0000000000000000 LZ4_writeLE16
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:349    .text.LZ4_getPositionOnHash:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:355    .text.LZ4_getPositionOnHash:0000000000000000 LZ4_getPositionOnHash
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:381    .text.LZ4_stream_t_alignment:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:387    .text.LZ4_stream_t_alignment:0000000000000000 LZ4_stream_t_alignment
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:404    .text.LZ4_renormDictT:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:410    .text.LZ4_renormDictT:0000000000000000 LZ4_renormDictT
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:534    .text.LZ4_renormDictT:0000000000000068 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:543    .text.LZ4_NbCommonBytes:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:549    .text.LZ4_NbCommonBytes:0000000000000000 LZ4_NbCommonBytes
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:599    .text.LZ4_decompress_safe_partial_withPrefix64k:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:605    .text.LZ4_decompress_safe_partial_withPrefix64k:0000000000000000 LZ4_decompress_safe_partial_withPrefix64k
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:1518   .text.LZ4_decompress_safe_partial_withPrefix64k:00000000000002c4 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:1525   .text.LZ4_decompress_safe_withSmallPrefix:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:1531   .text.LZ4_decompress_safe_withSmallPrefix:0000000000000000 LZ4_decompress_safe_withSmallPrefix
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:2474   .text.LZ4_decompress_safe_withSmallPrefix:00000000000002e0 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:2480   .text.LZ4_decompress_safe_partial_withSmallPrefix:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:2486   .text.LZ4_decompress_safe_partial_withSmallPrefix:0000000000000000 LZ4_decompress_safe_partial_withSmallPrefix
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:3410   .text.LZ4_decompress_safe_partial_withSmallPrefix:00000000000002c4 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:3416   .text.LZ4_versionNumber:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:3423   .text.LZ4_versionNumber:0000000000000000 LZ4_versionNumber
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:3438   .text.LZ4_versionNumber:0000000000000004 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:3443   .rodata.LZ4_versionString.str1.4:0000000000000000 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:3447   .text.LZ4_versionString:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:3454   .text.LZ4_versionString:0000000000000000 LZ4_versionString
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:3469   .text.LZ4_versionString:0000000000000004 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:3475   .text.LZ4_compressBound:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:3482   .text.LZ4_compressBound:0000000000000000 LZ4_compressBound
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:3525   .text.LZ4_sizeofState:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:3532   .text.LZ4_sizeofState:0000000000000000 LZ4_sizeofState
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:3547   .text.LZ4_sizeofState:0000000000000004 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:3554   .text.LZ4_compress_fast_extState_fastReset:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:3561   .text.LZ4_compress_fast_extState_fastReset:0000000000000000 LZ4_compress_fast_extState_fastReset
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:4851   .text.LZ4_compress_fast_extState_fastReset:0000000000000370 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:4863   .text.LZ4_compress_fast_extState_fastReset:000000000000038c $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:6285   .text.LZ4_compress_fast_extState_fastReset:000000000000075c $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:6296   .text.LZ4_compress_fast_extState_fastReset:000000000000076c $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:7503   .text.LZ4_compress_fast_extState_fastReset:0000000000000b2c $d
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1305


/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:7519   .text.LZ4_compress_fast_extState_fastReset:0000000000000b48 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:8844   .text.LZ4_compress_fast_extState_fastReset:0000000000000f38 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:8858   .text.LZ4_compress_fast_extState_fastReset:0000000000000f40 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:10423  .text.LZ4_compress_fast_extState_fastReset:0000000000001394 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:10436  .text.LZ4_compress_fast_extState_fastReset:00000000000013ac $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:11488  .text.LZ4_compress_fast_extState_fastReset:00000000000016c0 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:11502  .text.LZ4_compress_fast_extState_fastReset:00000000000016d0 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:13166  .text.LZ4_compress_fast_extState_fastReset:0000000000001bcc $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:13182  .text.LZ4_compress_fast_extState_fastReset:0000000000001be8 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:14508  .text.LZ4_compress_fast_extState_fastReset:0000000000001ff8 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:14520  .text.LZ4_compress_fast_extState_fastReset:0000000000002000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:14931  .text.LZ4_compress_fast_extState_fastReset:0000000000002130 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:14937  .text.LZ4_initStream:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:14944  .text.LZ4_initStream:0000000000000000 LZ4_initStream
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:15009  .text.LZ4_initStream:0000000000000034 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:15015  .text.LZ4_compress_fast_extState:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:15022  .text.LZ4_compress_fast_extState:0000000000000000 LZ4_compress_fast_extState
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:16334  .text.LZ4_compress_fast_extState:000000000000038c $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:16346  .text.LZ4_compress_fast_extState:00000000000003a8 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:17729  .text.LZ4_compress_fast_extState:00000000000007a8 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:17738  .text.LZ4_compress_fast_extState:00000000000007b8 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:18991  .text.LZ4_compress_fast_extState:0000000000000b6c $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:19006  .text.LZ4_compress_fast_extState:0000000000000b78 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:20229  .text.LZ4_compress_fast_extState:0000000000000eec $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:20238  .text.LZ4_compress_fast_extState:0000000000000efc $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:21693  .text.LZ4_compress_fast_extState:0000000000001354 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:21704  .text.LZ4_compress_fast_extState:0000000000001364 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:22959  .text.LZ4_compress_fast_extState:0000000000001730 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:22967  .text.LZ4_compress_fast:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:22974  .text.LZ4_compress_fast:0000000000000000 LZ4_compress_fast
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:23023  .text.LZ4_compress_fast:0000000000000024 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:23030  .text.LZ4_compress_default:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:23037  .text.LZ4_compress_default:0000000000000000 LZ4_compress_default
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:23065  .text.LZ4_compress_destSize_extState:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:23071  .text.LZ4_compress_destSize_extState:0000000000000000 LZ4_compress_destSize_extState
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:24322  .text.LZ4_compress_destSize_extState:0000000000000374 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:24334  .text.LZ4_compress_destSize_extState:0000000000000388 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:25541  .text.LZ4_compress_destSize_extState:0000000000000734 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:25556  .text.LZ4_compress_destSize_extState:000000000000074c $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:26509  .text.LZ4_compress_destSize_extState:0000000000000a60 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:26545  .text.LZ4_compress_destSize_extState:0000000000000a6c $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:27652  .text.LZ4_compress_destSize_extState:0000000000000dc0 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:27658  .text.LZ4_compress_destSize:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:27665  .text.LZ4_compress_destSize:0000000000000000 LZ4_compress_destSize
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:27709  .text.LZ4_compress_destSize:000000000000001c $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:27715  .text.LZ4_createStream:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:27722  .text.LZ4_createStream:0000000000000000 LZ4_createStream
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:27763  .text.LZ4_createStream:0000000000000018 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:27768  .text.LZ4_resetStream:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:27775  .text.LZ4_resetStream:0000000000000000 LZ4_resetStream
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:27800  .text.LZ4_resetStream:000000000000000c $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:27805  .text.LZ4_resetStream_fast:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:27812  .text.LZ4_resetStream_fast:0000000000000000 LZ4_resetStream_fast
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:27916  .text.LZ4_resetStream_fast:0000000000000058 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:27924  .text.LZ4_freeStream:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:27931  .text.LZ4_freeStream:0000000000000000 LZ4_freeStream
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:27962  .text.LZ4_loadDict:0000000000000000 $t
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1306


/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:27969  .text.LZ4_loadDict:0000000000000000 LZ4_loadDict
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:28156  .text.LZ4_loadDict:000000000000007c $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:28164  .text.LZ4_attach_dictionary:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:28171  .text.LZ4_attach_dictionary:0000000000000000 LZ4_attach_dictionary
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:28224  .text.LZ4_attach_dictionary:0000000000000028 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:28231  .text.LZ4_compress_fast_continue:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:28238  .text.LZ4_compress_fast_continue:0000000000000000 LZ4_compress_fast_continue
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:29238  .text.LZ4_compress_fast_continue:0000000000000304 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:29254  .text.LZ4_compress_fast_continue:000000000000031c $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:30148  .text.LZ4_compress_fast_continue:00000000000005d0 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:30162  .text.LZ4_compress_fast_continue:00000000000005d8 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:31396  .text.LZ4_compress_fast_continue:000000000000095c $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:31406  .text.LZ4_compress_fast_continue:0000000000000970 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:32786  .text.LZ4_compress_fast_continue:0000000000000d94 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:32794  .text.LZ4_compress_fast_continue:0000000000000da8 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:34415  .text.LZ4_compress_fast_continue:0000000000001244 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:34426  .text.LZ4_compress_fast_continue:000000000000125c $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:36116  .text.LZ4_compress_fast_continue:00000000000017b0 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:36133  .text.LZ4_compress_fast_continue:00000000000017c0 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:37361  .text.LZ4_compress_fast_continue:0000000000001b70 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:37372  .text.LZ4_compress_fast_continue:0000000000001b80 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:38808  .text.LZ4_compress_fast_continue:0000000000001f88 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:38819  .text.LZ4_compress_fast_continue:0000000000001fa0 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:40650  .text.LZ4_compress_fast_continue:0000000000002548 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:40663  .text.LZ4_compress_forceExtDict:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:40670  .text.LZ4_compress_forceExtDict:0000000000000000 LZ4_compress_forceExtDict
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:41882  .text.LZ4_compress_forceExtDict:0000000000000390 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:41893  .text.LZ4_compress_forceExtDict:00000000000003a0 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:43409  .text.LZ4_compress_forceExtDict:00000000000007ec $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:43417  .text.LZ4_compress_forceExtDict:0000000000000800 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:44985  .text.LZ4_compress_forceExtDict:0000000000000cc4 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:44992  .text.LZ4_saveDict:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:44999  .text.LZ4_saveDict:0000000000000000 LZ4_saveDict
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:45103  .text.LZ4_saveDict:0000000000000048 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:45109  .text.read_long_length_no_check:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:45116  .text.read_long_length_no_check:0000000000000000 read_long_length_no_check
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:45160  .text.LZ4_decompress_fast_extDict:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:45166  .text.LZ4_decompress_fast_extDict:0000000000000000 LZ4_decompress_fast_extDict
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:45554  .text.LZ4_decompress_safe:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:45561  .text.LZ4_decompress_safe:0000000000000000 LZ4_decompress_safe
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:46501  .text.LZ4_decompress_safe:00000000000002dc $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:46507  .text.LZ4_decompress_safe_partial:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:46514  .text.LZ4_decompress_safe_partial:0000000000000000 LZ4_decompress_safe_partial
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:47431  .text.LZ4_decompress_safe_partial:00000000000002c0 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:47437  .text.LZ4_decompress_fast:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:47444  .text.LZ4_decompress_fast:0000000000000000 LZ4_decompress_fast
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:47765  .text.LZ4_decompress_safe_withPrefix64k:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:47772  .text.LZ4_decompress_safe_withPrefix64k:0000000000000000 LZ4_decompress_safe_withPrefix64k
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:48710  .text.LZ4_decompress_safe_withPrefix64k:00000000000002d8 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:48717  .text.LZ4_decompress_fast_withPrefix64k:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:48724  .text.LZ4_decompress_fast_withPrefix64k:0000000000000000 LZ4_decompress_fast_withPrefix64k
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:49042  .text.LZ4_decompress_fast_withPrefix64k:00000000000000dc $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:49047  .text.LZ4_decompress_safe_forceExtDict:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:49054  .text.LZ4_decompress_safe_forceExtDict:0000000000000000 LZ4_decompress_safe_forceExtDict
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:50125  .text.LZ4_decompress_safe_forceExtDict:0000000000000358 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:50131  .text.LZ4_decompress_safe_partial_forceExtDict:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:50138  .text.LZ4_decompress_safe_partial_forceExtDict:0000000000000000 LZ4_decompress_safe_partial_forceExtDict
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1307


/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:51233  .text.LZ4_decompress_safe_partial_forceExtDict:0000000000000360 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:51239  .text.LZ4_createStreamDecode:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:51246  .text.LZ4_createStreamDecode:0000000000000000 LZ4_createStreamDecode
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:51273  .text.LZ4_freeStreamDecode:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:51280  .text.LZ4_freeStreamDecode:0000000000000000 LZ4_freeStreamDecode
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:51309  .text.LZ4_setStreamDecode:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:51316  .text.LZ4_setStreamDecode:0000000000000000 LZ4_setStreamDecode
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:51364  .text.LZ4_decoderRingBufferSize:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:51371  .text.LZ4_decoderRingBufferSize:0000000000000000 LZ4_decoderRingBufferSize
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:51424  .text.LZ4_decoderRingBufferSize:0000000000000024 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:51429  .text.LZ4_decompress_safe_continue:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:51436  .text.LZ4_decompress_safe_continue:0000000000000000 LZ4_decompress_safe_continue
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:52546  .text.LZ4_decompress_safe_continue:0000000000000398 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:52554  .text.LZ4_decompress_safe_continue:00000000000003a4 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:52766  .text.LZ4_decompress_fast_continue:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:52773  .text.LZ4_decompress_fast_continue:0000000000000000 LZ4_decompress_fast_continue
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:53308  .text.LZ4_decompress_safe_usingDict:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:53315  .text.LZ4_decompress_safe_usingDict:0000000000000000 LZ4_decompress_safe_usingDict
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:53389  .text.LZ4_decompress_safe_usingDict:000000000000003c $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:53394  .text.LZ4_decompress_safe_partial_usingDict:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:53401  .text.LZ4_decompress_safe_partial_usingDict:0000000000000000 LZ4_decompress_safe_partial_usingDict
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:53483  .text.LZ4_decompress_safe_partial_usingDict:000000000000004c $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:53488  .text.LZ4_decompress_fast_usingDict:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:53495  .text.LZ4_decompress_fast_usingDict:0000000000000000 LZ4_decompress_fast_usingDict
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:53831  .text.LZ4_compress_limitedOutput:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:53838  .text.LZ4_compress_limitedOutput:0000000000000000 LZ4_compress_limitedOutput
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:53861  .text.LZ4_compress:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:53868  .text.LZ4_compress:0000000000000000 LZ4_compress
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:53910  .text.LZ4_compress_limitedOutput_withState:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:53917  .text.LZ4_compress_limitedOutput_withState:0000000000000000 LZ4_compress_limitedOutput_withState
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:53947  .text.LZ4_compress_withState:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:53954  .text.LZ4_compress_withState:0000000000000000 LZ4_compress_withState
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54005  .text.LZ4_compress_limitedOutput_continue:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54012  .text.LZ4_compress_limitedOutput_continue:0000000000000000 LZ4_compress_limitedOutput_continue
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54042  .text.LZ4_compress_continue:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54049  .text.LZ4_compress_continue:0000000000000000 LZ4_compress_continue
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54100  .text.LZ4_uncompress:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54107  .text.LZ4_uncompress:0000000000000000 LZ4_uncompress
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54130  .text.LZ4_uncompress_unknownOutputSize:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54137  .text.LZ4_uncompress_unknownOutputSize:0000000000000000 LZ4_uncompress_unknownOutputSize
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54160  .text.LZ4_sizeofStreamState:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54167  .text.LZ4_sizeofStreamState:0000000000000000 LZ4_sizeofStreamState
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54182  .text.LZ4_sizeofStreamState:0000000000000004 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54187  .text.LZ4_resetStreamState:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54194  .text.LZ4_resetStreamState:0000000000000000 LZ4_resetStreamState
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54219  .text.LZ4_create:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54226  .text.LZ4_create:0000000000000000 LZ4_create
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54250  .text.LZ4_slideInputBuffer:0000000000000000 $t
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54257  .text.LZ4_slideInputBuffer:0000000000000000 LZ4_slideInputBuffer
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54278  .rodata.dec64table:0000000000000000 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54282  .rodata.dec64table:0000000000000000 dec64table
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54292  .rodata.inc32table:0000000000000000 $d
/var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s:54296  .rodata.inc32table:0000000000000000 inc32table

UNDEFINED SYMBOLS
__ctzsi2
__clzsi2
ARM GAS  /var/folders/b6/0xn3z77n589c481l0rsth7mc0000gn/T//ccW6wNUD.s 			page 1308


memcpy
memmove
__aeabi_idiv
__aeabi_uidiv
__aeabi_uidivmod
memset
malloc
free
calloc
