{
  "design": {
    "design_info": {
      "boundary_crc": "0x63D7C9CB4575F274",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../mo8-digitaal-ontvanger.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "seven_segment_contro_0": "",
      "clk_divider_0": "",
      "system_ila_0": "",
      "demodulator_0": "",
      "resetting_timer_0": ""
    },
    "ports": {
      "crystal": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "12000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "signal_i": {
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "5000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "seven_seg_select": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "seven_seg_value": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "833.33"
          },
          "CLKOUT1_JITTER": {
            "value": "479.872"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "668.310"
          },
          "CLKOUT2_JITTER": {
            "value": "999.010"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "613.025"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "5"
          },
          "CLKOUT2_USED": {
            "value": "false"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "62.500"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "83.333"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "7.500"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "1"
          },
          "PRIM_IN_FREQ": {
            "value": "12.000"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "seven_segment_contro_0": {
        "vlnv": "xilinx.com:module_ref:seven_segment_controller:1.0",
        "xci_name": "design_1_seven_segment_contro_0_0",
        "xci_path": "ip\\design_1_seven_segment_contro_0_0\\design_1_seven_segment_contro_0_0.xci",
        "inst_hier_path": "seven_segment_contro_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "seven_segment_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "value_a": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "value_b": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "seven_seg_select": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "seven_seg_value": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "clk_divider_0": {
        "vlnv": "xilinx.com:module_ref:clk_divider:1.0",
        "xci_name": "design_1_clk_divider_0_1",
        "xci_path": "ip\\design_1_clk_divider_0_1\\design_1_clk_divider_0_1.xci",
        "inst_hier_path": "clk_divider_0",
        "parameters": {
          "division": {
            "value": "1000"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clk_divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_i": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "clk_o": {
            "direction": "O"
          }
        }
      },
      "system_ila_0": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "design_1_system_ila_0_0",
        "xci_path": "ip\\design_1_system_ila_0_0\\design_1_system_ila_0_0.xci",
        "inst_hier_path": "system_ila_0",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "131072"
          },
          "C_MON_TYPE": {
            "value": "NATIVE"
          },
          "C_NUM_OF_PROBES": {
            "value": "6"
          },
          "C_PROBE0_TYPE": {
            "value": "0"
          },
          "C_PROBE1_TYPE": {
            "value": "0"
          },
          "C_PROBE2_TYPE": {
            "value": "0"
          },
          "C_PROBE3_TYPE": {
            "value": "0"
          },
          "C_PROBE4_TYPE": {
            "value": "0"
          },
          "C_PROBE5_TYPE": {
            "value": "0"
          }
        }
      },
      "demodulator_0": {
        "vlnv": "xilinx.com:module_ref:demodulator:1.0",
        "xci_name": "design_1_demodulator_0_0",
        "xci_path": "ip\\design_1_demodulator_0_0\\design_1_demodulator_0_0.xci",
        "inst_hier_path": "demodulator_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "demodulator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "signal_i": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "5000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "timer_almost_finished_i": {
            "direction": "I"
          },
          "timer_finished_i": {
            "direction": "I"
          },
          "timer_enable_o": {
            "direction": "O"
          },
          "timer_reset_o": {
            "direction": "O"
          },
          "data_o": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "resetting_timer_0": {
        "vlnv": "xilinx.com:module_ref:resetting_timer:1.0",
        "xci_name": "design_1_resetting_timer_0_0",
        "xci_path": "ip\\design_1_resetting_timer_0_0\\design_1_resetting_timer_0_0.xci",
        "inst_hier_path": "resetting_timer_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "resetting_timer",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "enable": {
            "direction": "I"
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH"
              }
            }
          },
          "almost_finished": {
            "direction": "O"
          },
          "finished": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "clk_divider_0_clk_o": {
        "ports": [
          "clk_divider_0/clk_o",
          "seven_segment_contro_0/clk"
        ]
      },
      "clk_in1_0_1": {
        "ports": [
          "crystal",
          "clk_wiz_0/clk_in1"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "clk_divider_0/clk_i",
          "system_ila_0/clk",
          "demodulator_0/clk",
          "resetting_timer_0/clk"
        ]
      },
      "demodulator_0_data_o": {
        "ports": [
          "demodulator_0/data_o",
          "seven_segment_contro_0/value_a",
          "system_ila_0/probe0"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "demodulator_0_timer_enable_o": {
        "ports": [
          "demodulator_0/timer_enable_o",
          "system_ila_0/probe1",
          "resetting_timer_0/enable"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "demodulator_0_timer_reset_o": {
        "ports": [
          "demodulator_0/timer_reset_o",
          "system_ila_0/probe2",
          "resetting_timer_0/reset"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "reset_0_1": {
        "ports": [
          "reset",
          "clk_divider_0/reset",
          "demodulator_0/reset"
        ]
      },
      "resetting_timer_0_almost_finished": {
        "ports": [
          "resetting_timer_0/almost_finished",
          "demodulator_0/timer_almost_finished_i",
          "system_ila_0/probe5"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "resetting_timer_0_finished": {
        "ports": [
          "resetting_timer_0/finished",
          "system_ila_0/probe3",
          "demodulator_0/timer_finished_i"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      },
      "seven_segment_contro_0_seven_seg_select": {
        "ports": [
          "seven_segment_contro_0/seven_seg_select",
          "seven_seg_select"
        ]
      },
      "seven_segment_contro_0_seven_seg_value": {
        "ports": [
          "seven_segment_contro_0/seven_seg_value",
          "seven_seg_value"
        ]
      },
      "signal_i_1": {
        "ports": [
          "signal_i",
          "system_ila_0/probe4",
          "demodulator_0/signal_i"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          },
          "MARK_DEBUG": {
            "value": "true"
          }
        }
      }
    }
  }
}