INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:03:04 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.013ns  (required time - arrival time)
  Source:                 buffer198/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.155ns period=4.310ns})
  Destination:            buffer178/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.155ns period=4.310ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.310ns  (clk rise@4.310ns - clk rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.770ns (18.927%)  route 3.298ns (81.073%))
  Logic Levels:           12  (LUT3=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.793 - 4.310 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2801, unset)         0.508     0.508    buffer198/control/clk
    SLICE_X22Y89         FDRE                                         r  buffer198/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y89         FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer198/control/outputValid_reg/Q
                         net (fo=45, routed)          0.510     1.272    buffer167/fifo/buffer198_outs_valid
    SLICE_X15Y89         LUT6 (Prop_lut6_I1_O)        0.043     1.315 r  buffer167/fifo/dataReg[0]_i_4__1/O
                         net (fo=2, routed)           0.175     1.490    buffer167/fifo/transmitValue_reg
    SLICE_X16Y89         LUT5 (Prop_lut5_I4_O)        0.043     1.533 r  buffer167/fifo/memEnd_valid_i_4__1/O
                         net (fo=5, routed)           0.443     1.976    buffer176/fifo/dataReg_reg[0]
    SLICE_X16Y91         LUT6 (Prop_lut6_I2_O)        0.043     2.019 r  buffer176/fifo/Empty_i_4__1/O
                         net (fo=2, routed)           0.165     2.184    buffer176/fifo/outs_reg[0]_0
    SLICE_X17Y90         LUT5 (Prop_lut5_I2_O)        0.043     2.227 f  buffer176/fifo/Empty_i_2__28/O
                         net (fo=4, routed)           0.181     2.408    buffer176/fifo/outs_reg[0]
    SLICE_X18Y90         LUT3 (Prop_lut3_I0_O)        0.043     2.451 r  buffer176/fifo/transmitValue_i_3__58/O
                         net (fo=2, routed)           0.361     2.812    buffer200/control/transmitValue_reg_16
    SLICE_X18Y91         LUT6 (Prop_lut6_I2_O)        0.043     2.855 f  buffer200/control/transmitValue_i_2__91/O
                         net (fo=14, routed)          0.204     3.059    fork68/control/generateBlocks[1].regblock/transmitValue_reg_3
    SLICE_X20Y91         LUT6 (Prop_lut6_I1_O)        0.043     3.102 r  fork68/control/generateBlocks[1].regblock/transmitValue_i_4__21/O
                         net (fo=3, routed)           0.271     3.373    fork65/control/generateBlocks[1].regblock/transmitValue_reg_1
    SLICE_X20Y91         LUT6 (Prop_lut6_I3_O)        0.043     3.416 r  fork65/control/generateBlocks[1].regblock/transmitValue_i_2__9/O
                         net (fo=2, routed)           0.103     3.519    fork65/control/generateBlocks[7].regblock/blockStopArray[0]
    SLICE_X20Y91         LUT6 (Prop_lut6_I4_O)        0.043     3.562 r  fork65/control/generateBlocks[7].regblock/transmitValue_i_3__5/O
                         net (fo=4, routed)           0.334     3.895    fork65/control/generateBlocks[7].regblock/transmitValue_reg_1
    SLICE_X22Y92         LUT6 (Prop_lut6_I0_O)        0.043     3.938 r  fork65/control/generateBlocks[7].regblock/fullReg_i_5/O
                         net (fo=2, routed)           0.165     4.103    fork64/control/generateBlocks[0].regblock/dataReg_reg[4]_0
    SLICE_X23Y93         LUT6 (Prop_lut6_I3_O)        0.043     4.146 r  fork64/control/generateBlocks[0].regblock/fullReg_i_2__20/O
                         net (fo=3, routed)           0.215     4.361    fork53/control/generateBlocks[0].regblock/dataReg_reg[4]_0
    SLICE_X23Y94         LUT6 (Prop_lut6_I4_O)        0.043     4.404 r  fork53/control/generateBlocks[0].regblock/dataReg[4]_i_1__11/O
                         net (fo=5, routed)           0.173     4.576    buffer178/E[0]
    SLICE_X23Y95         FDRE                                         r  buffer178/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.310     4.310 r  
                                                      0.000     4.310 r  clk (IN)
                         net (fo=2801, unset)         0.483     4.793    buffer178/clk
    SLICE_X23Y95         FDRE                                         r  buffer178/dataReg_reg[0]/C
                         clock pessimism              0.000     4.793    
                         clock uncertainty           -0.035     4.757    
    SLICE_X23Y95         FDRE (Setup_fdre_C_CE)      -0.194     4.563    buffer178/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.563    
                         arrival time                          -4.576    
  -------------------------------------------------------------------
                         slack                                 -0.013    




