
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

              Version S-2021.06-SP5-4 for linux64 - Aug 05, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 0.9;
0.9
set RST_NAME "reset";
reset
set TOP_MOD_NAME "net_4_8_12_16_16_1_36";
net_4_8_12_16_16_1_36
set SRC_FILE "net_4_8_12_16_16_1_36.sv";
net_4_8_12_16_16_1_36.sv
# If you have multiple source files, change the line above to list them all like this:
# set SRC_FILE [list "file1.sv" "file2.sv"];
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
# optimize FSMs
set fsm_auto_inferring "true"; 
true
set fsm_enable_state_minimization "true";
true
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Compiling source file ./net_4_8_12_16_16_1_36.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/S-2021.06-SP5-4/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/S-2021.06-SP5-4/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/S-2021.06-SP5-4/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully. (net_4_8_12_16_16_1_36)
Elaborated 1 design.
Current design is now 'net_4_8_12_16_16_1_36'.
Information: Building the design 'l1_fc1_8_4_16_1_8' instantiated from design 'net_4_8_12_16_16_1_36' with
	the parameters "8,4,16,1,8". (HDL-193)
Presto compilation completed successfully. (l1_fc1_8_4_16_1_8_M8_N4_T16_R1_P8)
Information: Building the design 'l2_fc2_12_8_16_1_12' instantiated from design 'net_4_8_12_16_16_1_36' with
	the parameters "12,8,16,1,12". (HDL-193)
Presto compilation completed successfully. (l2_fc2_12_8_16_1_12_M12_N8_T16_R1_P12)
Information: Building the design 'l3_fc3_16_12_16_1_16' instantiated from design 'net_4_8_12_16_16_1_36' with
	the parameters "16,12,16,1,16". (HDL-193)
Presto compilation completed successfully. (l3_fc3_16_12_16_1_16_M16_N12_T16_R1_P16)
Information: Building the design 'memory' instantiated from design 'l1_fc1_8_4_16_1_8_M8_N4_T16_R1_P8' with
	the parameters "16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE4 line 2123 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|     block name/line       | Inputs | Outputs | # sel inputs |
===============================================================
| memory_WIDTH16_SIZE4/2124 |   4    |   16    |      2       |
===============================================================
Presto compilation completed successfully. (memory_WIDTH16_SIZE4)
Information: Building the design 'l1_fc1_8_4_16_1_8_W_rom_1'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:460: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:461: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:463: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 458 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           459            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l1_fc1_8_4_16_1_8_W_rom_1 line 458 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l1_fc1_8_4_16_1_8_W_rom_1)
Information: Building the design 'l1_fc1_8_4_16_1_8_W_rom_2'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:474: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:476: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:477: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 472 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           473            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l1_fc1_8_4_16_1_8_W_rom_2 line 472 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l1_fc1_8_4_16_1_8_W_rom_2)
Information: Building the design 'l1_fc1_8_4_16_1_8_W_rom_3'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:488: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:489: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:490: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 486 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           487            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l1_fc1_8_4_16_1_8_W_rom_3 line 486 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l1_fc1_8_4_16_1_8_W_rom_3)
Information: Building the design 'l1_fc1_8_4_16_1_8_W_rom_4'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:502: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:503: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:504: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 500 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           501            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l1_fc1_8_4_16_1_8_W_rom_4 line 500 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l1_fc1_8_4_16_1_8_W_rom_4)
Information: Building the design 'l1_fc1_8_4_16_1_8_W_rom_5'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:516: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 514 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           515            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l1_fc1_8_4_16_1_8_W_rom_5 line 514 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l1_fc1_8_4_16_1_8_W_rom_5)
Information: Building the design 'l1_fc1_8_4_16_1_8_W_rom_6'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:530: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:531: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:532: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:533: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 528 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           529            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l1_fc1_8_4_16_1_8_W_rom_6 line 528 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l1_fc1_8_4_16_1_8_W_rom_6)
Information: Building the design 'l1_fc1_8_4_16_1_8_W_rom_7'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:544: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:545: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 542 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           543            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l1_fc1_8_4_16_1_8_W_rom_7 line 542 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l1_fc1_8_4_16_1_8_W_rom_7)
Information: Building the design 'l1_fc1_8_4_16_1_8_W_rom_8'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:561: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 556 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           557            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l1_fc1_8_4_16_1_8_W_rom_8 line 556 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l1_fc1_8_4_16_1_8_W_rom_8)
Information: Building the design 'l1_fc1_8_4_16_1_8_control' instantiated from design 'l1_fc1_8_4_16_1_8_M8_N4_T16_R1_P8' with
	the parameters "8,4,16,1,8". (HDL-193)

Inferred memory devices in process
	in routine l1_fc1_8_4_16_1_8_control_M8_N4_T16_R1_P8 line 377 in file
		'./net_4_8_12_16_16_1_36.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|    reset_mux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   reset_countX_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  reset_count_op_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| reset_count_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| reset_count_read_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   reset_en_acc_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (l1_fc1_8_4_16_1_8_control_M8_N4_T16_R1_P8)
Information: Building the design 'l1_fc1_8_4_16_1_8_datapath' instantiated from design 'l1_fc1_8_4_16_1_8_M8_N4_T16_R1_P8' with
	the parameters "8,4,16,1,8". (HDL-193)
Presto compilation completed successfully. (l1_fc1_8_4_16_1_8_datapath_M8_N4_T16_R1_P8)
Information: Building the design 'memory' instantiated from design 'l2_fc2_12_8_16_1_12_M12_N8_T16_R1_P12' with
	the parameters "16,8". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE8 line 2123 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===============================================================
|     block name/line       | Inputs | Outputs | # sel inputs |
===============================================================
| memory_WIDTH16_SIZE8/2124 |   8    |   16    |      3       |
===============================================================
Presto compilation completed successfully. (memory_WIDTH16_SIZE8)
Information: Building the design 'l2_fc2_12_8_16_1_12_W_rom_1'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1011: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1013: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1014: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1016: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1018: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1009 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1010           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc2_12_8_16_1_12_W_rom_1 line 1009 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc2_12_8_16_1_12_W_rom_1)
Information: Building the design 'l2_fc2_12_8_16_1_12_W_rom_2'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1032: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1035: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1027 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1028           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc2_12_8_16_1_12_W_rom_2 line 1027 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc2_12_8_16_1_12_W_rom_2)
Information: Building the design 'l2_fc2_12_8_16_1_12_W_rom_3'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1047: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1049: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1051: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1045 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1046           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc2_12_8_16_1_12_W_rom_3 line 1045 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc2_12_8_16_1_12_W_rom_3)
Information: Building the design 'l2_fc2_12_8_16_1_12_W_rom_4'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1067: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1070: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1072: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1063 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1064           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc2_12_8_16_1_12_W_rom_4 line 1063 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc2_12_8_16_1_12_W_rom_4)
Information: Building the design 'l2_fc2_12_8_16_1_12_W_rom_5'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1083: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1084: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1085: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1088: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1090: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1081 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1082           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc2_12_8_16_1_12_W_rom_5 line 1081 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc2_12_8_16_1_12_W_rom_5)
Information: Building the design 'l2_fc2_12_8_16_1_12_W_rom_6'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1102: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1104: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1099 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1100           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc2_12_8_16_1_12_W_rom_6 line 1099 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc2_12_8_16_1_12_W_rom_6)
Information: Building the design 'l2_fc2_12_8_16_1_12_W_rom_7'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1119: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1120: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1121: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1124: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1125: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1117 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1118           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc2_12_8_16_1_12_W_rom_7 line 1117 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc2_12_8_16_1_12_W_rom_7)
Information: Building the design 'l2_fc2_12_8_16_1_12_W_rom_8'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1137: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1138: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1142: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1135 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1136           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc2_12_8_16_1_12_W_rom_8 line 1135 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc2_12_8_16_1_12_W_rom_8)
Information: Building the design 'l2_fc2_12_8_16_1_12_W_rom_9'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1156: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1158: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1159: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1160: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1161: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1153 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1154           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc2_12_8_16_1_12_W_rom_9 line 1153 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc2_12_8_16_1_12_W_rom_9)
Information: Building the design 'l2_fc2_12_8_16_1_12_W_rom_10'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1173: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1174: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1180: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1171 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1172           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc2_12_8_16_1_12_W_rom_10 line 1171 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc2_12_8_16_1_12_W_rom_10)
Information: Building the design 'l2_fc2_12_8_16_1_12_W_rom_11'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1191: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1192: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1194: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1195: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1189 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1190           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc2_12_8_16_1_12_W_rom_11 line 1189 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc2_12_8_16_1_12_W_rom_11)
Information: Building the design 'l2_fc2_12_8_16_1_12_W_rom_12'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1211: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1214: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1216: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1207 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1208           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine l2_fc2_12_8_16_1_12_W_rom_12 line 1207 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l2_fc2_12_8_16_1_12_W_rom_12)
Information: Building the design 'l2_fc2_12_8_16_1_12_control' instantiated from design 'l2_fc2_12_8_16_1_12_M12_N8_T16_R1_P12' with
	the parameters "12,8,16,1,12". (HDL-193)

Inferred memory devices in process
	in routine l2_fc2_12_8_16_1_12_control_M12_N8_T16_R1_P12 line 928 in file
		'./net_4_8_12_16_16_1_36.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|    reset_mux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   reset_countX_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  reset_count_op_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| reset_count_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| reset_count_read_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   reset_en_acc_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (l2_fc2_12_8_16_1_12_control_M12_N8_T16_R1_P12)
Information: Building the design 'l2_fc2_12_8_16_1_12_datapath' instantiated from design 'l2_fc2_12_8_16_1_12_M12_N8_T16_R1_P12' with
	the parameters "12,8,16,1,12". (HDL-193)
Presto compilation completed successfully. (l2_fc2_12_8_16_1_12_datapath_M12_N8_T16_R1_P12)
Information: Building the design 'memory' instantiated from design 'l3_fc3_16_12_16_1_16_M16_N12_T16_R1_P16' with
	the parameters "16,12". (HDL-193)

Inferred memory devices in process
	in routine memory_WIDTH16_SIZE12 line 2123 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_out_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       mem_reg       | Flip-flop |  192  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (memory_WIDTH16_SIZE12)
Information: Building the design 'l3_fc3_16_12_16_1_16_W_rom_1'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1691: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1692: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1694: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1701: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1688 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1689           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc3_16_12_16_1_16_W_rom_1 line 1688 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc3_16_12_16_1_16_W_rom_1)
Information: Building the design 'l3_fc3_16_12_16_1_16_W_rom_2'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1713: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1714: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1716: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1720: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1722: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1723: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1710 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1711           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc3_16_12_16_1_16_W_rom_2 line 1710 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc3_16_12_16_1_16_W_rom_2)
Information: Building the design 'l3_fc3_16_12_16_1_16_W_rom_3'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1734: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1736: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1737: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1738: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1740: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1742: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1745: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1732 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1733           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc3_16_12_16_1_16_W_rom_3 line 1732 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc3_16_12_16_1_16_W_rom_3)
Information: Building the design 'l3_fc3_16_12_16_1_16_W_rom_4'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1757: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1758: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1760: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1762: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1766: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1767: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1754 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1755           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc3_16_12_16_1_16_W_rom_4 line 1754 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc3_16_12_16_1_16_W_rom_4)
Information: Building the design 'l3_fc3_16_12_16_1_16_W_rom_5'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1781: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1783: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1786: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1776 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1777           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc3_16_12_16_1_16_W_rom_5 line 1776 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc3_16_12_16_1_16_W_rom_5)
Information: Building the design 'l3_fc3_16_12_16_1_16_W_rom_6'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1801: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1802: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1804: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1805: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1806: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1809: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1798 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1799           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc3_16_12_16_1_16_W_rom_6 line 1798 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc3_16_12_16_1_16_W_rom_6)
Information: Building the design 'l3_fc3_16_12_16_1_16_W_rom_7'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1824: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1829: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1832: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1833: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1820 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1821           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc3_16_12_16_1_16_W_rom_7 line 1820 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc3_16_12_16_1_16_W_rom_7)
Information: Building the design 'l3_fc3_16_12_16_1_16_W_rom_8'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1844: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1847: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1850: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1854: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1842 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1843           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc3_16_12_16_1_16_W_rom_8 line 1842 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc3_16_12_16_1_16_W_rom_8)
Information: Building the design 'l3_fc3_16_12_16_1_16_W_rom_9'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1869: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1870: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1871: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1872: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1874: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1876: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1864 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1865           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc3_16_12_16_1_16_W_rom_9 line 1864 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc3_16_12_16_1_16_W_rom_9)
Information: Building the design 'l3_fc3_16_12_16_1_16_W_rom_10'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1888: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1889: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1890: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1894: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1898: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1899: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1886 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1887           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc3_16_12_16_1_16_W_rom_10 line 1886 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc3_16_12_16_1_16_W_rom_10)
Information: Building the design 'l3_fc3_16_12_16_1_16_W_rom_11'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1911: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1913: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1915: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1916: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1920: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1908 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1909           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc3_16_12_16_1_16_W_rom_11 line 1908 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc3_16_12_16_1_16_W_rom_11)
Information: Building the design 'l3_fc3_16_12_16_1_16_W_rom_12'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1932: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1933: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1937: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1940: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1930 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1931           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc3_16_12_16_1_16_W_rom_12 line 1930 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc3_16_12_16_1_16_W_rom_12)
Information: Building the design 'l3_fc3_16_12_16_1_16_W_rom_13'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1954: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1960: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1961: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1962: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1965: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1952 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1953           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc3_16_12_16_1_16_W_rom_13 line 1952 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc3_16_12_16_1_16_W_rom_13)
Information: Building the design 'l3_fc3_16_12_16_1_16_W_rom_14'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1984: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1985: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:1986: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1974 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1975           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc3_16_12_16_1_16_W_rom_14 line 1974 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc3_16_12_16_1_16_W_rom_14)
Information: Building the design 'l3_fc3_16_12_16_1_16_W_rom_15'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:1998: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:2001: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:2004: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:2009: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 1996 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1997           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc3_16_12_16_1_16_W_rom_15 line 1996 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc3_16_12_16_1_16_W_rom_15)
Information: Building the design 'l3_fc3_16_12_16_1_16_W_rom_16'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:2020: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:2025: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:2027: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:2028: unsigned to signed assignment occurs. (VER-318)
Warning:  ./net_4_8_12_16_16_1_36.sv:2030: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 2018 in file
	'./net_4_8_12_16_16_1_36.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2019           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine l3_fc3_16_12_16_1_16_W_rom_16 line 2018 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        z_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (l3_fc3_16_12_16_1_16_W_rom_16)
Information: Building the design 'l3_fc3_16_12_16_1_16_control' instantiated from design 'l3_fc3_16_12_16_1_16_M16_N12_T16_R1_P16' with
	the parameters "16,12,16,1,16". (HDL-193)

Inferred memory devices in process
	in routine l3_fc3_16_12_16_1_16_control_M16_N12_T16_R1_P16 line 1607 in file
		'./net_4_8_12_16_16_1_36.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|    reset_mux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   reset_countX_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  reset_count_op_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| reset_count_acc_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| reset_count_read_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   reset_en_acc_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (l3_fc3_16_12_16_1_16_control_M16_N12_T16_R1_P16)
Information: Building the design 'l3_fc3_16_12_16_1_16_datapath' instantiated from design 'l3_fc3_16_12_16_1_16_M16_N12_T16_R1_P16' with
	the parameters "16,12,16,1,16". (HDL-193)
Presto compilation completed successfully. (l3_fc3_16_12_16_1_16_datapath_M16_N12_T16_R1_P16)
Information: Building the design 'counter' instantiated from design 'l1_fc1_8_4_16_1_8_control_M8_N4_T16_R1_P8' with
	the parameters "4". (HDL-193)

Inferred memory devices in process
	in routine counter_OF4 line 2087 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regOut_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (counter_OF4)
Information: Building the design 'counter' instantiated from design 'l1_fc1_8_4_16_1_8_control_M8_N4_T16_R1_P8' with
	the parameters "1". (HDL-193)

Inferred memory devices in process
	in routine counter_OF1 line 2087 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regOut_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (counter_OF1)
Information: Building the design 'counter' instantiated from design 'l1_fc1_8_4_16_1_8_control_M8_N4_T16_R1_P8' with
	the parameters "5". (HDL-193)

Inferred memory devices in process
	in routine counter_OF5 line 2087 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regOut_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (counter_OF5)
Information: Building the design 'counter' instantiated from design 'l1_fc1_8_4_16_1_8_control_M8_N4_T16_R1_P8' with
	the parameters "8". (HDL-193)

Inferred memory devices in process
	in routine counter_OF8 line 2087 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regOut_reg      | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (counter_OF8)
Information: Building the design 'dff'. (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:2071: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine dff line 2066 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff)
Information: Building the design 'dff' instantiated from design 'l1_fc1_8_4_16_1_8_datapath_M8_N4_T16_R1_P8' with
	the parameters "16". (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:2071: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine dff_WIDTH16 line 2066 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (dff_WIDTH16)
Information: Building the design 'acc' instantiated from design 'l1_fc1_8_4_16_1_8_datapath_M8_N4_T16_R1_P8' with
	the parameters "16". (HDL-193)
Warning:  ./net_4_8_12_16_16_1_36.sv:2052: unsigned to signed assignment occurs. (VER-318)

Inferred memory devices in process
	in routine acc_WIDTH16 line 2046 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|        q_reg        | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (acc_WIDTH16)
Information: Building the design 'counter' instantiated from design 'l2_fc2_12_8_16_1_12_control_M12_N8_T16_R1_P12' with
	the parameters "9". (HDL-193)

Inferred memory devices in process
	in routine counter_OF9 line 2087 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regOut_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (counter_OF9)
Information: Building the design 'counter' instantiated from design 'l2_fc2_12_8_16_1_12_control_M12_N8_T16_R1_P12' with
	the parameters "12". (HDL-193)

Inferred memory devices in process
	in routine counter_OF12 line 2087 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regOut_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (counter_OF12)
Information: Building the design 'counter' instantiated from design 'l3_fc3_16_12_16_1_16_control_M16_N12_T16_R1_P16' with
	the parameters "13". (HDL-193)

Inferred memory devices in process
	in routine counter_OF13 line 2087 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regOut_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (counter_OF13)
Information: Building the design 'counter' instantiated from design 'l3_fc3_16_12_16_1_16_control_M16_N12_T16_R1_P16' with
	the parameters "16". (HDL-193)

Inferred memory devices in process
	in routine counter_OF16 line 2087 in file
		'./net_4_8_12_16_16_1_36.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regOut_reg      | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (counter_OF16)
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset input_valid input_data[15] input_data[14] input_data[13] input_data[12] input_data[11] input_data[10] input_data[9] input_data[8] input_data[7] input_data[6] input_data[5] input_data[4] input_data[3] input_data[2] input_data[1] input_data[0] output_ready}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{input_valid input_data[15] input_data[14] input_data[13] input_data[12] input_data[11] input_data[10] input_data[9] input_data[8] input_data[7] input_data[6] input_data[5] input_data[4] input_data[3] input_data[2] input_data[1] input_data[0] output_ready}
create_clock -period $CLK_PERIOD [get_ports clk]
1
# set delay for inputs to be 0.2ns
set_input_delay 0.2 -max -clock clk $INPUTS
1
set_output_delay 0.2 -max -clock clk [all_outputs]
1
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | S-2021.06-DWBB_202106.5 |     *     |
| Licensed DW Building Blocks        | S-2021.06-DWBB_202106.5 |     *     |
============================================================================

============================================================================
| Flow Information                                                         |
----------------------------------------------------------------------------
| Flow         | Design Compiler WLM                                       |
============================================================================
| Design Information                                      | Value          |
============================================================================
| Number of Scenarios                                     | 0              |
| Leaf Cell Count                                         | 6823           |
| Number of User Hierarchies                              | 243            |
| Sequential Cell Count                                   | 2317           |
| Macro Count                                             | 0              |
| Number of Power Domains                                 | 0              |
| Design with UPF Data                                    | false          |
============================================================================
Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 120 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

Information: Uniquified 8 instances of design 'l1_fc1_8_4_16_1_8_datapath_M8_N4_T16_R1_P8'. (OPT-1056)
Information: Uniquified 12 instances of design 'l2_fc2_12_8_16_1_12_datapath_M12_N8_T16_R1_P12'. (OPT-1056)
Information: Uniquified 16 instances of design 'l3_fc3_16_12_16_1_16_datapath_M16_N12_T16_R1_P16'. (OPT-1056)
Information: Uniquified 2 instances of design 'counter_OF4'. (OPT-1056)
Information: Uniquified 6 instances of design 'counter_OF1'. (OPT-1056)
Information: Uniquified 3 instances of design 'counter_OF8'. (OPT-1056)
Information: Uniquified 72 instances of design 'dff'. (OPT-1056)
Information: Uniquified 36 instances of design 'dff_WIDTH16'. (OPT-1056)
Information: Uniquified 36 instances of design 'acc_WIDTH16'. (OPT-1056)
Information: Uniquified 3 instances of design 'counter_OF12'. (OPT-1056)
  Simplifying Design 'net_4_8_12_16_16_1_36'

Loaded alib file './alib-52/NangateOpenCellLibrary_typical.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy layer1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/memV_l1_fc1_8_4_16_1_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/romW_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/romW_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/romW_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/romW_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/romW_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/romW_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/romW_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/romW_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/control_l1_fc1_8_4_16_1_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_1_l1_fc1_8_4_16_1_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/memV_l2_fc2_12_8_16_1_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/romW_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/romW_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/romW_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/romW_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/romW_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/romW_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/romW_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/romW_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/romW_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/romW_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/romW_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/romW_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/control_l2_fc2_12_8_16_1_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_1_l2_fc2_12_8_16_1_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/memV_l3_fc3_16_12_16_1_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/romW_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/romW_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/romW_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/romW_4 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/romW_5 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/romW_6 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/romW_7 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/romW_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/romW_9 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/romW_10 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/romW_11 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/romW_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/romW_13 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/romW_14 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/romW_15 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/romW_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/control_l3_fc3_16_12_16_1_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_1_l3_fc3_16_12_16_1_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_8_l1_fc1_8_4_16_1_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_7_l1_fc1_8_4_16_1_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_6_l1_fc1_8_4_16_1_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_5_l1_fc1_8_4_16_1_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_4_l1_fc1_8_4_16_1_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_3_l1_fc1_8_4_16_1_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_2_l1_fc1_8_4_16_1_8 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_12_l2_fc2_12_8_16_1_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_11_l2_fc2_12_8_16_1_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_10_l2_fc2_12_8_16_1_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_9_l2_fc2_12_8_16_1_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_8_l2_fc2_12_8_16_1_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_7_l2_fc2_12_8_16_1_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_6_l2_fc2_12_8_16_1_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_5_l2_fc2_12_8_16_1_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_4_l2_fc2_12_8_16_1_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_3_l2_fc2_12_8_16_1_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_2_l2_fc2_12_8_16_1_12 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_16_l3_fc3_16_12_16_1_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_15_l3_fc3_16_12_16_1_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_14_l3_fc3_16_12_16_1_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_13_l3_fc3_16_12_16_1_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_12_l3_fc3_16_12_16_1_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_11_l3_fc3_16_12_16_1_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_10_l3_fc3_16_12_16_1_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_9_l3_fc3_16_12_16_1_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_8_l3_fc3_16_12_16_1_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_7_l3_fc3_16_12_16_1_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_6_l3_fc3_16_12_16_1_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_5_l3_fc3_16_12_16_1_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_4_l3_fc3_16_12_16_1_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_3_l3_fc3_16_12_16_1_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_2_l3_fc3_16_12_16_1_16 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/control_l1_fc1_8_4_16_1_8/countV before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/control_l1_fc1_8_4_16_1_8/countCLR before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/control_l1_fc1_8_4_16_1_8/countREAD before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/control_l1_fc1_8_4_16_1_8/countMUX before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_1_l1_fc1_8_4_16_1_8/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_1_l1_fc1_8_4_16_1_8/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_1_l1_fc1_8_4_16_1_8/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/control_l2_fc2_12_8_16_1_12/countREAD before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/control_l2_fc2_12_8_16_1_12/countMUX before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/control_l3_fc3_16_12_16_1_16/countREAD before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/control_l3_fc3_16_12_16_1_16/countMUX before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/control_l1_fc1_8_4_16_1_8/countOP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/control_l3_fc3_16_12_16_1_16/countACC before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/control_l3_fc3_16_12_16_1_16/countCLR before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/control_l2_fc2_12_8_16_1_12/countACC before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/control_l2_fc2_12_8_16_1_12/countCLR before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/control_l1_fc1_8_4_16_1_8/countACC before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/control_l2_fc2_12_8_16_1_12/countOP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/control_l2_fc2_12_8_16_1_12/countV before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_16_l3_fc3_16_12_16_1_16/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_16_l3_fc3_16_12_16_1_16/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_15_l3_fc3_16_12_16_1_16/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_15_l3_fc3_16_12_16_1_16/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_14_l3_fc3_16_12_16_1_16/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_14_l3_fc3_16_12_16_1_16/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_13_l3_fc3_16_12_16_1_16/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_13_l3_fc3_16_12_16_1_16/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_12_l3_fc3_16_12_16_1_16/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_12_l3_fc3_16_12_16_1_16/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_11_l3_fc3_16_12_16_1_16/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_11_l3_fc3_16_12_16_1_16/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_10_l3_fc3_16_12_16_1_16/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_10_l3_fc3_16_12_16_1_16/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_9_l3_fc3_16_12_16_1_16/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_9_l3_fc3_16_12_16_1_16/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_8_l3_fc3_16_12_16_1_16/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_8_l3_fc3_16_12_16_1_16/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_7_l3_fc3_16_12_16_1_16/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_7_l3_fc3_16_12_16_1_16/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_6_l3_fc3_16_12_16_1_16/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_6_l3_fc3_16_12_16_1_16/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_5_l3_fc3_16_12_16_1_16/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_5_l3_fc3_16_12_16_1_16/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_4_l3_fc3_16_12_16_1_16/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_4_l3_fc3_16_12_16_1_16/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_3_l3_fc3_16_12_16_1_16/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_3_l3_fc3_16_12_16_1_16/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_2_l3_fc3_16_12_16_1_16/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_2_l3_fc3_16_12_16_1_16/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_1_l3_fc3_16_12_16_1_16/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_1_l3_fc3_16_12_16_1_16/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_12_l2_fc2_12_8_16_1_12/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_12_l2_fc2_12_8_16_1_12/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_11_l2_fc2_12_8_16_1_12/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_11_l2_fc2_12_8_16_1_12/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_10_l2_fc2_12_8_16_1_12/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_10_l2_fc2_12_8_16_1_12/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_9_l2_fc2_12_8_16_1_12/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_9_l2_fc2_12_8_16_1_12/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_8_l2_fc2_12_8_16_1_12/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_8_l2_fc2_12_8_16_1_12/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_7_l2_fc2_12_8_16_1_12/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_7_l2_fc2_12_8_16_1_12/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_6_l2_fc2_12_8_16_1_12/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_6_l2_fc2_12_8_16_1_12/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_5_l2_fc2_12_8_16_1_12/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_5_l2_fc2_12_8_16_1_12/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_4_l2_fc2_12_8_16_1_12/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_4_l2_fc2_12_8_16_1_12/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_3_l2_fc2_12_8_16_1_12/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_3_l2_fc2_12_8_16_1_12/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_2_l2_fc2_12_8_16_1_12/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_2_l2_fc2_12_8_16_1_12/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_1_l2_fc2_12_8_16_1_12/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_1_l2_fc2_12_8_16_1_12/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_8_l1_fc1_8_4_16_1_8/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_8_l1_fc1_8_4_16_1_8/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_7_l1_fc1_8_4_16_1_8/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_7_l1_fc1_8_4_16_1_8/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_6_l1_fc1_8_4_16_1_8/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_6_l1_fc1_8_4_16_1_8/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_5_l1_fc1_8_4_16_1_8/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_5_l1_fc1_8_4_16_1_8/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_4_l1_fc1_8_4_16_1_8/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_4_l1_fc1_8_4_16_1_8/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_3_l1_fc1_8_4_16_1_8/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_3_l1_fc1_8_4_16_1_8/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_2_l1_fc1_8_4_16_1_8/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_2_l1_fc1_8_4_16_1_8/reg_C1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_1_l1_fc1_8_4_16_1_8/reg_C2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_16_l3_fc3_16_12_16_1_16/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_15_l3_fc3_16_12_16_1_16/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_14_l3_fc3_16_12_16_1_16/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_13_l3_fc3_16_12_16_1_16/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_12_l3_fc3_16_12_16_1_16/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_11_l3_fc3_16_12_16_1_16/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_10_l3_fc3_16_12_16_1_16/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_9_l3_fc3_16_12_16_1_16/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_8_l3_fc3_16_12_16_1_16/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_7_l3_fc3_16_12_16_1_16/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_6_l3_fc3_16_12_16_1_16/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_5_l3_fc3_16_12_16_1_16/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_4_l3_fc3_16_12_16_1_16/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_3_l3_fc3_16_12_16_1_16/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_2_l3_fc3_16_12_16_1_16/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_1_l3_fc3_16_12_16_1_16/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_12_l2_fc2_12_8_16_1_12/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_11_l2_fc2_12_8_16_1_12/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_10_l2_fc2_12_8_16_1_12/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_9_l2_fc2_12_8_16_1_12/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_8_l2_fc2_12_8_16_1_12/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_7_l2_fc2_12_8_16_1_12/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_6_l2_fc2_12_8_16_1_12/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_5_l2_fc2_12_8_16_1_12/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_4_l2_fc2_12_8_16_1_12/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_3_l2_fc2_12_8_16_1_12/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_2_l2_fc2_12_8_16_1_12/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_1_l2_fc2_12_8_16_1_12/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_8_l1_fc1_8_4_16_1_8/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_7_l1_fc1_8_4_16_1_8/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_6_l1_fc1_8_4_16_1_8/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_5_l1_fc1_8_4_16_1_8/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_4_l1_fc1_8_4_16_1_8/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_3_l1_fc1_8_4_16_1_8/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_2_l1_fc1_8_4_16_1_8/reg_C3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_16_l3_fc3_16_12_16_1_16/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_15_l3_fc3_16_12_16_1_16/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_14_l3_fc3_16_12_16_1_16/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_13_l3_fc3_16_12_16_1_16/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_12_l3_fc3_16_12_16_1_16/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_11_l3_fc3_16_12_16_1_16/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_10_l3_fc3_16_12_16_1_16/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_9_l3_fc3_16_12_16_1_16/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_8_l3_fc3_16_12_16_1_16/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_7_l3_fc3_16_12_16_1_16/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_6_l3_fc3_16_12_16_1_16/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_5_l3_fc3_16_12_16_1_16/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_4_l3_fc3_16_12_16_1_16/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_3_l3_fc3_16_12_16_1_16/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_2_l3_fc3_16_12_16_1_16/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/dp_1_l3_fc3_16_12_16_1_16/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_12_l2_fc2_12_8_16_1_12/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_11_l2_fc2_12_8_16_1_12/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_10_l2_fc2_12_8_16_1_12/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_9_l2_fc2_12_8_16_1_12/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_8_l2_fc2_12_8_16_1_12/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_7_l2_fc2_12_8_16_1_12/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_6_l2_fc2_12_8_16_1_12/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_5_l2_fc2_12_8_16_1_12/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_4_l2_fc2_12_8_16_1_12/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_3_l2_fc2_12_8_16_1_12/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_2_l2_fc2_12_8_16_1_12/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer2/dp_1_l2_fc2_12_8_16_1_12/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_8_l1_fc1_8_4_16_1_8/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_7_l1_fc1_8_4_16_1_8/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_6_l1_fc1_8_4_16_1_8/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_5_l1_fc1_8_4_16_1_8/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_4_l1_fc1_8_4_16_1_8/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_3_l1_fc1_8_4_16_1_8/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer1/dp_2_l1_fc1_8_4_16_1_8/reg_acc before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/control_l3_fc3_16_12_16_1_16/countOP before Pass 1 (OPT-776)
Information: Ungrouping hierarchy layer3/control_l3_fc3_16_12_16_1_16/countV before Pass 1 (OPT-776)
Information: Ungrouping 243 of 244 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'net_4_8_12_16_16_1_36'
Information: Added key list 'DesignWare' to design 'net_4_8_12_16_16_1_36'. (DDB-72)
Information: The register 'layer1/romW_6/z_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer1/romW_6/z_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer1/romW_6/z_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer1/romW_6/z_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer1/romW_6/z_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer1/romW_6/z_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer1/romW_6/z_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer1/romW_6/z_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer1/romW_6/z_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer1/romW_6/z_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer1/romW_6/z_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer1/romW_6/z_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer1/romW_6/z_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer1/romW_4/z_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer1/romW_3/z_reg[0]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/control_l1_fc1_8_4_16_1_8/reset_count_read_reg' is removed because it is merged to 'layer1/control_l1_fc1_8_4_16_1_8/reset_en_acc_reg'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/control_l1_fc1_8_4_16_1_8/reset_count_acc_reg' is removed because it is merged to 'layer1/control_l1_fc1_8_4_16_1_8/reset_countX_reg'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/control_l1_fc1_8_4_16_1_8/reset_mux_reg' is removed because it is merged to 'layer1/control_l1_fc1_8_4_16_1_8/reset_count_op_reg'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/control_l2_fc2_12_8_16_1_12/reset_en_acc_reg' is removed because it is merged to 'layer2/control_l2_fc2_12_8_16_1_12/reset_count_read_reg'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/control_l2_fc2_12_8_16_1_12/reset_count_acc_reg' is removed because it is merged to 'layer2/control_l2_fc2_12_8_16_1_12/reset_countX_reg'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/control_l2_fc2_12_8_16_1_12/reset_mux_reg' is removed because it is merged to 'layer2/control_l2_fc2_12_8_16_1_12/reset_count_op_reg'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/control_l3_fc3_16_12_16_1_16/reset_en_acc_reg' is removed because it is merged to 'layer3/control_l3_fc3_16_12_16_1_16/reset_count_read_reg'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/control_l3_fc3_16_12_16_1_16/reset_count_acc_reg' is removed because it is merged to 'layer3/control_l3_fc3_16_12_16_1_16/reset_countX_reg'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/control_l3_fc3_16_12_16_1_16/reset_mux_reg' is removed because it is merged to 'layer3/control_l3_fc3_16_12_16_1_16/reset_count_op_reg'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_14/z_reg[5]' is removed because it is merged to 'layer3/romW_14/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_14/z_reg[6]' is removed because it is merged to 'layer3/romW_14/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_14/z_reg[7]' is removed because it is merged to 'layer3/romW_14/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_14/z_reg[8]' is removed because it is merged to 'layer3/romW_14/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_14/z_reg[9]' is removed because it is merged to 'layer3/romW_14/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_14/z_reg[10]' is removed because it is merged to 'layer3/romW_14/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_14/z_reg[11]' is removed because it is merged to 'layer3/romW_14/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_14/z_reg[12]' is removed because it is merged to 'layer3/romW_14/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_14/z_reg[13]' is removed because it is merged to 'layer3/romW_14/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_14/z_reg[14]' is removed because it is merged to 'layer3/romW_14/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_14/z_reg[15]' is removed because it is merged to 'layer3/romW_14/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_14/z_reg[3]' is removed because it is merged to 'layer3/romW_14/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_7/z_reg[15]' is removed because it is merged to 'layer3/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_7/z_reg[14]' is removed because it is merged to 'layer3/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_7/z_reg[13]' is removed because it is merged to 'layer3/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_7/z_reg[12]' is removed because it is merged to 'layer3/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_7/z_reg[11]' is removed because it is merged to 'layer3/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_7/z_reg[10]' is removed because it is merged to 'layer3/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_7/z_reg[9]' is removed because it is merged to 'layer3/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_7/z_reg[8]' is removed because it is merged to 'layer3/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_7/z_reg[7]' is removed because it is merged to 'layer3/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_7/z_reg[6]' is removed because it is merged to 'layer3/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_7/z_reg[5]' is removed because it is merged to 'layer3/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_7/z_reg[4]' is removed because it is merged to 'layer3/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_3/z_reg[15]' is removed because it is merged to 'layer3/romW_3/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_3/z_reg[14]' is removed because it is merged to 'layer3/romW_3/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_3/z_reg[13]' is removed because it is merged to 'layer3/romW_3/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_3/z_reg[12]' is removed because it is merged to 'layer3/romW_3/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_3/z_reg[11]' is removed because it is merged to 'layer3/romW_3/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_3/z_reg[10]' is removed because it is merged to 'layer3/romW_3/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_3/z_reg[9]' is removed because it is merged to 'layer3/romW_3/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_3/z_reg[8]' is removed because it is merged to 'layer3/romW_3/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_3/z_reg[7]' is removed because it is merged to 'layer3/romW_3/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_3/z_reg[6]' is removed because it is merged to 'layer3/romW_3/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_3/z_reg[5]' is removed because it is merged to 'layer3/romW_3/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_3/z_reg[4]' is removed because it is merged to 'layer3/romW_3/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_5/z_reg[15]' is removed because it is merged to 'layer3/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_5/z_reg[14]' is removed because it is merged to 'layer3/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_5/z_reg[13]' is removed because it is merged to 'layer3/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_5/z_reg[12]' is removed because it is merged to 'layer3/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_5/z_reg[11]' is removed because it is merged to 'layer3/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_5/z_reg[10]' is removed because it is merged to 'layer3/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_5/z_reg[9]' is removed because it is merged to 'layer3/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_5/z_reg[8]' is removed because it is merged to 'layer3/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_5/z_reg[7]' is removed because it is merged to 'layer3/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_5/z_reg[6]' is removed because it is merged to 'layer3/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_5/z_reg[5]' is removed because it is merged to 'layer3/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_5/z_reg[4]' is removed because it is merged to 'layer3/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_2/z_reg[15]' is removed because it is merged to 'layer3/romW_2/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_2/z_reg[14]' is removed because it is merged to 'layer3/romW_2/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_2/z_reg[13]' is removed because it is merged to 'layer3/romW_2/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_2/z_reg[12]' is removed because it is merged to 'layer3/romW_2/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_2/z_reg[11]' is removed because it is merged to 'layer3/romW_2/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_2/z_reg[10]' is removed because it is merged to 'layer3/romW_2/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_2/z_reg[9]' is removed because it is merged to 'layer3/romW_2/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_2/z_reg[8]' is removed because it is merged to 'layer3/romW_2/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_2/z_reg[7]' is removed because it is merged to 'layer3/romW_2/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_2/z_reg[6]' is removed because it is merged to 'layer3/romW_2/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_2/z_reg[5]' is removed because it is merged to 'layer3/romW_2/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_2/z_reg[4]' is removed because it is merged to 'layer3/romW_2/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_6/z_reg[15]' is removed because it is merged to 'layer3/romW_6/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_6/z_reg[14]' is removed because it is merged to 'layer3/romW_6/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_6/z_reg[13]' is removed because it is merged to 'layer3/romW_6/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_6/z_reg[12]' is removed because it is merged to 'layer3/romW_6/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_6/z_reg[11]' is removed because it is merged to 'layer3/romW_6/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_6/z_reg[10]' is removed because it is merged to 'layer3/romW_6/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_6/z_reg[9]' is removed because it is merged to 'layer3/romW_6/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_6/z_reg[8]' is removed because it is merged to 'layer3/romW_6/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_6/z_reg[7]' is removed because it is merged to 'layer3/romW_6/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_6/z_reg[6]' is removed because it is merged to 'layer3/romW_6/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_6/z_reg[5]' is removed because it is merged to 'layer3/romW_6/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_6/z_reg[4]' is removed because it is merged to 'layer3/romW_6/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_10/z_reg[15]' is removed because it is merged to 'layer3/romW_10/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_10/z_reg[14]' is removed because it is merged to 'layer3/romW_10/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_10/z_reg[13]' is removed because it is merged to 'layer3/romW_10/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_10/z_reg[12]' is removed because it is merged to 'layer3/romW_10/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_10/z_reg[11]' is removed because it is merged to 'layer3/romW_10/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_10/z_reg[10]' is removed because it is merged to 'layer3/romW_10/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_10/z_reg[9]' is removed because it is merged to 'layer3/romW_10/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_10/z_reg[8]' is removed because it is merged to 'layer3/romW_10/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_10/z_reg[7]' is removed because it is merged to 'layer3/romW_10/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_10/z_reg[6]' is removed because it is merged to 'layer3/romW_10/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_10/z_reg[5]' is removed because it is merged to 'layer3/romW_10/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_10/z_reg[4]' is removed because it is merged to 'layer3/romW_10/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_16/z_reg[15]' is removed because it is merged to 'layer3/romW_16/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_16/z_reg[14]' is removed because it is merged to 'layer3/romW_16/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_16/z_reg[13]' is removed because it is merged to 'layer3/romW_16/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_16/z_reg[12]' is removed because it is merged to 'layer3/romW_16/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_16/z_reg[11]' is removed because it is merged to 'layer3/romW_16/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_16/z_reg[10]' is removed because it is merged to 'layer3/romW_16/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_16/z_reg[9]' is removed because it is merged to 'layer3/romW_16/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_16/z_reg[8]' is removed because it is merged to 'layer3/romW_16/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_16/z_reg[7]' is removed because it is merged to 'layer3/romW_16/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_16/z_reg[6]' is removed because it is merged to 'layer3/romW_16/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_16/z_reg[5]' is removed because it is merged to 'layer3/romW_16/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_16/z_reg[4]' is removed because it is merged to 'layer3/romW_16/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_12/z_reg[15]' is removed because it is merged to 'layer3/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_12/z_reg[14]' is removed because it is merged to 'layer3/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_12/z_reg[13]' is removed because it is merged to 'layer3/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_12/z_reg[12]' is removed because it is merged to 'layer3/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_12/z_reg[11]' is removed because it is merged to 'layer3/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_12/z_reg[10]' is removed because it is merged to 'layer3/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_12/z_reg[9]' is removed because it is merged to 'layer3/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_12/z_reg[8]' is removed because it is merged to 'layer3/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_12/z_reg[7]' is removed because it is merged to 'layer3/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_12/z_reg[6]' is removed because it is merged to 'layer3/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_12/z_reg[5]' is removed because it is merged to 'layer3/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_12/z_reg[4]' is removed because it is merged to 'layer3/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_15/z_reg[15]' is removed because it is merged to 'layer3/romW_15/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_15/z_reg[14]' is removed because it is merged to 'layer3/romW_15/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_15/z_reg[13]' is removed because it is merged to 'layer3/romW_15/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_15/z_reg[12]' is removed because it is merged to 'layer3/romW_15/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_15/z_reg[11]' is removed because it is merged to 'layer3/romW_15/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_15/z_reg[10]' is removed because it is merged to 'layer3/romW_15/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_15/z_reg[9]' is removed because it is merged to 'layer3/romW_15/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_15/z_reg[8]' is removed because it is merged to 'layer3/romW_15/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_15/z_reg[7]' is removed because it is merged to 'layer3/romW_15/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_15/z_reg[6]' is removed because it is merged to 'layer3/romW_15/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_15/z_reg[5]' is removed because it is merged to 'layer3/romW_15/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_15/z_reg[4]' is removed because it is merged to 'layer3/romW_15/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_13/z_reg[15]' is removed because it is merged to 'layer3/romW_13/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_13/z_reg[14]' is removed because it is merged to 'layer3/romW_13/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_13/z_reg[13]' is removed because it is merged to 'layer3/romW_13/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_13/z_reg[12]' is removed because it is merged to 'layer3/romW_13/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_13/z_reg[11]' is removed because it is merged to 'layer3/romW_13/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_13/z_reg[10]' is removed because it is merged to 'layer3/romW_13/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_13/z_reg[9]' is removed because it is merged to 'layer3/romW_13/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_13/z_reg[8]' is removed because it is merged to 'layer3/romW_13/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_13/z_reg[7]' is removed because it is merged to 'layer3/romW_13/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_13/z_reg[6]' is removed because it is merged to 'layer3/romW_13/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_13/z_reg[5]' is removed because it is merged to 'layer3/romW_13/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_13/z_reg[4]' is removed because it is merged to 'layer3/romW_13/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_1/z_reg[15]' is removed because it is merged to 'layer3/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_1/z_reg[14]' is removed because it is merged to 'layer3/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_1/z_reg[13]' is removed because it is merged to 'layer3/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_1/z_reg[12]' is removed because it is merged to 'layer3/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_1/z_reg[11]' is removed because it is merged to 'layer3/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_1/z_reg[10]' is removed because it is merged to 'layer3/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_1/z_reg[9]' is removed because it is merged to 'layer3/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_1/z_reg[8]' is removed because it is merged to 'layer3/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_1/z_reg[7]' is removed because it is merged to 'layer3/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_1/z_reg[6]' is removed because it is merged to 'layer3/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_1/z_reg[5]' is removed because it is merged to 'layer3/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_1/z_reg[4]' is removed because it is merged to 'layer3/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_11/z_reg[15]' is removed because it is merged to 'layer3/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_11/z_reg[14]' is removed because it is merged to 'layer3/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_11/z_reg[13]' is removed because it is merged to 'layer3/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_11/z_reg[12]' is removed because it is merged to 'layer3/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_11/z_reg[11]' is removed because it is merged to 'layer3/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_11/z_reg[10]' is removed because it is merged to 'layer3/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_11/z_reg[9]' is removed because it is merged to 'layer3/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_11/z_reg[8]' is removed because it is merged to 'layer3/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_11/z_reg[7]' is removed because it is merged to 'layer3/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_11/z_reg[6]' is removed because it is merged to 'layer3/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_11/z_reg[5]' is removed because it is merged to 'layer3/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_11/z_reg[4]' is removed because it is merged to 'layer3/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_9/z_reg[15]' is removed because it is merged to 'layer3/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_9/z_reg[14]' is removed because it is merged to 'layer3/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_9/z_reg[13]' is removed because it is merged to 'layer3/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_9/z_reg[12]' is removed because it is merged to 'layer3/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_9/z_reg[11]' is removed because it is merged to 'layer3/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_9/z_reg[10]' is removed because it is merged to 'layer3/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_9/z_reg[9]' is removed because it is merged to 'layer3/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_9/z_reg[8]' is removed because it is merged to 'layer3/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_9/z_reg[7]' is removed because it is merged to 'layer3/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_9/z_reg[6]' is removed because it is merged to 'layer3/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_9/z_reg[5]' is removed because it is merged to 'layer3/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_9/z_reg[4]' is removed because it is merged to 'layer3/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_8/z_reg[15]' is removed because it is merged to 'layer3/romW_8/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_8/z_reg[14]' is removed because it is merged to 'layer3/romW_8/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_8/z_reg[13]' is removed because it is merged to 'layer3/romW_8/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_8/z_reg[12]' is removed because it is merged to 'layer3/romW_8/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_8/z_reg[11]' is removed because it is merged to 'layer3/romW_8/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_8/z_reg[10]' is removed because it is merged to 'layer3/romW_8/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_8/z_reg[9]' is removed because it is merged to 'layer3/romW_8/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_8/z_reg[8]' is removed because it is merged to 'layer3/romW_8/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_8/z_reg[7]' is removed because it is merged to 'layer3/romW_8/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_8/z_reg[6]' is removed because it is merged to 'layer3/romW_8/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_8/z_reg[5]' is removed because it is merged to 'layer3/romW_8/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_8/z_reg[4]' is removed because it is merged to 'layer3/romW_8/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_4/z_reg[15]' is removed because it is merged to 'layer3/romW_4/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_4/z_reg[14]' is removed because it is merged to 'layer3/romW_4/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_4/z_reg[13]' is removed because it is merged to 'layer3/romW_4/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_4/z_reg[12]' is removed because it is merged to 'layer3/romW_4/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_4/z_reg[11]' is removed because it is merged to 'layer3/romW_4/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_4/z_reg[10]' is removed because it is merged to 'layer3/romW_4/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_4/z_reg[9]' is removed because it is merged to 'layer3/romW_4/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_4/z_reg[8]' is removed because it is merged to 'layer3/romW_4/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_4/z_reg[7]' is removed because it is merged to 'layer3/romW_4/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_4/z_reg[6]' is removed because it is merged to 'layer3/romW_4/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_4/z_reg[5]' is removed because it is merged to 'layer3/romW_4/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/romW_4/z_reg[4]' is removed because it is merged to 'layer3/romW_4/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_6/z_reg[5]' is removed because it is merged to 'layer2/romW_6/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_6/z_reg[6]' is removed because it is merged to 'layer2/romW_6/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_6/z_reg[7]' is removed because it is merged to 'layer2/romW_6/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_6/z_reg[8]' is removed because it is merged to 'layer2/romW_6/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_6/z_reg[9]' is removed because it is merged to 'layer2/romW_6/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_6/z_reg[10]' is removed because it is merged to 'layer2/romW_6/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_6/z_reg[11]' is removed because it is merged to 'layer2/romW_6/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_6/z_reg[12]' is removed because it is merged to 'layer2/romW_6/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_6/z_reg[13]' is removed because it is merged to 'layer2/romW_6/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_6/z_reg[14]' is removed because it is merged to 'layer2/romW_6/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_6/z_reg[15]' is removed because it is merged to 'layer2/romW_6/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_6/z_reg[3]' is removed because it is merged to 'layer2/romW_6/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_10/z_reg[5]' is removed because it is merged to 'layer2/romW_10/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_10/z_reg[6]' is removed because it is merged to 'layer2/romW_10/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_10/z_reg[7]' is removed because it is merged to 'layer2/romW_10/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_10/z_reg[8]' is removed because it is merged to 'layer2/romW_10/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_10/z_reg[9]' is removed because it is merged to 'layer2/romW_10/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_10/z_reg[10]' is removed because it is merged to 'layer2/romW_10/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_10/z_reg[11]' is removed because it is merged to 'layer2/romW_10/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_10/z_reg[12]' is removed because it is merged to 'layer2/romW_10/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_10/z_reg[13]' is removed because it is merged to 'layer2/romW_10/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_10/z_reg[14]' is removed because it is merged to 'layer2/romW_10/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_10/z_reg[15]' is removed because it is merged to 'layer2/romW_10/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_10/z_reg[3]' is removed because it is merged to 'layer2/romW_10/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_2/z_reg[5]' is removed because it is merged to 'layer2/romW_2/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_2/z_reg[6]' is removed because it is merged to 'layer2/romW_2/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_2/z_reg[7]' is removed because it is merged to 'layer2/romW_2/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_2/z_reg[8]' is removed because it is merged to 'layer2/romW_2/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_2/z_reg[9]' is removed because it is merged to 'layer2/romW_2/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_2/z_reg[10]' is removed because it is merged to 'layer2/romW_2/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_2/z_reg[11]' is removed because it is merged to 'layer2/romW_2/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_2/z_reg[12]' is removed because it is merged to 'layer2/romW_2/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_2/z_reg[13]' is removed because it is merged to 'layer2/romW_2/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_2/z_reg[14]' is removed because it is merged to 'layer2/romW_2/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_2/z_reg[15]' is removed because it is merged to 'layer2/romW_2/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_2/z_reg[3]' is removed because it is merged to 'layer2/romW_2/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_12/z_reg[15]' is removed because it is merged to 'layer2/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_12/z_reg[14]' is removed because it is merged to 'layer2/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_12/z_reg[13]' is removed because it is merged to 'layer2/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_12/z_reg[12]' is removed because it is merged to 'layer2/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_12/z_reg[11]' is removed because it is merged to 'layer2/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_12/z_reg[10]' is removed because it is merged to 'layer2/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_12/z_reg[9]' is removed because it is merged to 'layer2/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_12/z_reg[8]' is removed because it is merged to 'layer2/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_12/z_reg[7]' is removed because it is merged to 'layer2/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_12/z_reg[6]' is removed because it is merged to 'layer2/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_12/z_reg[5]' is removed because it is merged to 'layer2/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_12/z_reg[4]' is removed because it is merged to 'layer2/romW_12/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_4/z_reg[5]' is removed because it is merged to 'layer2/romW_4/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_4/z_reg[6]' is removed because it is merged to 'layer2/romW_4/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_4/z_reg[7]' is removed because it is merged to 'layer2/romW_4/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_4/z_reg[8]' is removed because it is merged to 'layer2/romW_4/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_4/z_reg[9]' is removed because it is merged to 'layer2/romW_4/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_4/z_reg[10]' is removed because it is merged to 'layer2/romW_4/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_4/z_reg[11]' is removed because it is merged to 'layer2/romW_4/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_4/z_reg[12]' is removed because it is merged to 'layer2/romW_4/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_4/z_reg[13]' is removed because it is merged to 'layer2/romW_4/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_4/z_reg[14]' is removed because it is merged to 'layer2/romW_4/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_4/z_reg[15]' is removed because it is merged to 'layer2/romW_4/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_4/z_reg[3]' is removed because it is merged to 'layer2/romW_4/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_9/z_reg[15]' is removed because it is merged to 'layer2/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_9/z_reg[14]' is removed because it is merged to 'layer2/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_9/z_reg[13]' is removed because it is merged to 'layer2/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_9/z_reg[12]' is removed because it is merged to 'layer2/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_9/z_reg[11]' is removed because it is merged to 'layer2/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_9/z_reg[10]' is removed because it is merged to 'layer2/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_9/z_reg[9]' is removed because it is merged to 'layer2/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_9/z_reg[8]' is removed because it is merged to 'layer2/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_9/z_reg[7]' is removed because it is merged to 'layer2/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_9/z_reg[6]' is removed because it is merged to 'layer2/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_9/z_reg[5]' is removed because it is merged to 'layer2/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_9/z_reg[4]' is removed because it is merged to 'layer2/romW_9/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_1/z_reg[15]' is removed because it is merged to 'layer2/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_1/z_reg[14]' is removed because it is merged to 'layer2/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_1/z_reg[13]' is removed because it is merged to 'layer2/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_1/z_reg[12]' is removed because it is merged to 'layer2/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_1/z_reg[11]' is removed because it is merged to 'layer2/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_1/z_reg[10]' is removed because it is merged to 'layer2/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_1/z_reg[9]' is removed because it is merged to 'layer2/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_1/z_reg[8]' is removed because it is merged to 'layer2/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_1/z_reg[7]' is removed because it is merged to 'layer2/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_1/z_reg[6]' is removed because it is merged to 'layer2/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_1/z_reg[5]' is removed because it is merged to 'layer2/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_1/z_reg[4]' is removed because it is merged to 'layer2/romW_1/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_5/z_reg[15]' is removed because it is merged to 'layer2/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_5/z_reg[14]' is removed because it is merged to 'layer2/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_5/z_reg[13]' is removed because it is merged to 'layer2/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_5/z_reg[12]' is removed because it is merged to 'layer2/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_5/z_reg[11]' is removed because it is merged to 'layer2/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_5/z_reg[10]' is removed because it is merged to 'layer2/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_5/z_reg[9]' is removed because it is merged to 'layer2/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_5/z_reg[8]' is removed because it is merged to 'layer2/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_5/z_reg[7]' is removed because it is merged to 'layer2/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_5/z_reg[6]' is removed because it is merged to 'layer2/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_5/z_reg[5]' is removed because it is merged to 'layer2/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_5/z_reg[4]' is removed because it is merged to 'layer2/romW_5/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_8/z_reg[5]' is removed because it is merged to 'layer2/romW_8/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_8/z_reg[6]' is removed because it is merged to 'layer2/romW_8/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_8/z_reg[7]' is removed because it is merged to 'layer2/romW_8/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_8/z_reg[8]' is removed because it is merged to 'layer2/romW_8/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_8/z_reg[9]' is removed because it is merged to 'layer2/romW_8/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_8/z_reg[10]' is removed because it is merged to 'layer2/romW_8/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_8/z_reg[11]' is removed because it is merged to 'layer2/romW_8/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_8/z_reg[12]' is removed because it is merged to 'layer2/romW_8/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_8/z_reg[13]' is removed because it is merged to 'layer2/romW_8/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_8/z_reg[14]' is removed because it is merged to 'layer2/romW_8/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_8/z_reg[15]' is removed because it is merged to 'layer2/romW_8/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_8/z_reg[3]' is removed because it is merged to 'layer2/romW_8/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_11/z_reg[15]' is removed because it is merged to 'layer2/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_11/z_reg[14]' is removed because it is merged to 'layer2/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_11/z_reg[13]' is removed because it is merged to 'layer2/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_11/z_reg[12]' is removed because it is merged to 'layer2/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_11/z_reg[11]' is removed because it is merged to 'layer2/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_11/z_reg[10]' is removed because it is merged to 'layer2/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_11/z_reg[9]' is removed because it is merged to 'layer2/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_11/z_reg[8]' is removed because it is merged to 'layer2/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_11/z_reg[7]' is removed because it is merged to 'layer2/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_11/z_reg[6]' is removed because it is merged to 'layer2/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_11/z_reg[5]' is removed because it is merged to 'layer2/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_11/z_reg[4]' is removed because it is merged to 'layer2/romW_11/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_3/z_reg[5]' is removed because it is merged to 'layer2/romW_3/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_3/z_reg[6]' is removed because it is merged to 'layer2/romW_3/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_3/z_reg[7]' is removed because it is merged to 'layer2/romW_3/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_3/z_reg[8]' is removed because it is merged to 'layer2/romW_3/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_3/z_reg[9]' is removed because it is merged to 'layer2/romW_3/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_3/z_reg[10]' is removed because it is merged to 'layer2/romW_3/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_3/z_reg[11]' is removed because it is merged to 'layer2/romW_3/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_3/z_reg[12]' is removed because it is merged to 'layer2/romW_3/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_3/z_reg[13]' is removed because it is merged to 'layer2/romW_3/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_3/z_reg[14]' is removed because it is merged to 'layer2/romW_3/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_3/z_reg[15]' is removed because it is merged to 'layer2/romW_3/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_3/z_reg[3]' is removed because it is merged to 'layer2/romW_3/z_reg[4]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_7/z_reg[15]' is removed because it is merged to 'layer2/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_7/z_reg[14]' is removed because it is merged to 'layer2/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_7/z_reg[13]' is removed because it is merged to 'layer2/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_7/z_reg[12]' is removed because it is merged to 'layer2/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_7/z_reg[11]' is removed because it is merged to 'layer2/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_7/z_reg[10]' is removed because it is merged to 'layer2/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_7/z_reg[9]' is removed because it is merged to 'layer2/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_7/z_reg[8]' is removed because it is merged to 'layer2/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_7/z_reg[7]' is removed because it is merged to 'layer2/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_7/z_reg[6]' is removed because it is merged to 'layer2/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_7/z_reg[5]' is removed because it is merged to 'layer2/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/romW_7/z_reg[4]' is removed because it is merged to 'layer2/romW_7/z_reg[3]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_8/z_reg[14]' is removed because it is merged to 'layer1/romW_8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_8/z_reg[13]' is removed because it is merged to 'layer1/romW_8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_8/z_reg[12]' is removed because it is merged to 'layer1/romW_8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_8/z_reg[11]' is removed because it is merged to 'layer1/romW_8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_8/z_reg[10]' is removed because it is merged to 'layer1/romW_8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_8/z_reg[9]' is removed because it is merged to 'layer1/romW_8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_8/z_reg[8]' is removed because it is merged to 'layer1/romW_8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_8/z_reg[7]' is removed because it is merged to 'layer1/romW_8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_8/z_reg[6]' is removed because it is merged to 'layer1/romW_8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_8/z_reg[5]' is removed because it is merged to 'layer1/romW_8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_8/z_reg[4]' is removed because it is merged to 'layer1/romW_8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_8/z_reg[3]' is removed because it is merged to 'layer1/romW_8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_8/z_reg[0]' is removed because it is merged to 'layer1/romW_8/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_8/z_reg[1]' is removed because it is merged to 'layer1/romW_8/z_reg[2]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_7/z_reg[14]' is removed because it is merged to 'layer1/romW_7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_7/z_reg[13]' is removed because it is merged to 'layer1/romW_7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_7/z_reg[12]' is removed because it is merged to 'layer1/romW_7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_7/z_reg[11]' is removed because it is merged to 'layer1/romW_7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_7/z_reg[10]' is removed because it is merged to 'layer1/romW_7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_7/z_reg[9]' is removed because it is merged to 'layer1/romW_7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_7/z_reg[8]' is removed because it is merged to 'layer1/romW_7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_7/z_reg[7]' is removed because it is merged to 'layer1/romW_7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_7/z_reg[6]' is removed because it is merged to 'layer1/romW_7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_7/z_reg[5]' is removed because it is merged to 'layer1/romW_7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_7/z_reg[4]' is removed because it is merged to 'layer1/romW_7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_7/z_reg[3]' is removed because it is merged to 'layer1/romW_7/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_7/z_reg[0]' is removed because it is merged to 'layer1/romW_7/z_reg[2]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_5/z_reg[14]' is removed because it is merged to 'layer1/romW_5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_5/z_reg[13]' is removed because it is merged to 'layer1/romW_5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_5/z_reg[12]' is removed because it is merged to 'layer1/romW_5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_5/z_reg[11]' is removed because it is merged to 'layer1/romW_5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_5/z_reg[10]' is removed because it is merged to 'layer1/romW_5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_5/z_reg[9]' is removed because it is merged to 'layer1/romW_5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_5/z_reg[8]' is removed because it is merged to 'layer1/romW_5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_5/z_reg[7]' is removed because it is merged to 'layer1/romW_5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_5/z_reg[6]' is removed because it is merged to 'layer1/romW_5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_5/z_reg[5]' is removed because it is merged to 'layer1/romW_5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_5/z_reg[4]' is removed because it is merged to 'layer1/romW_5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_5/z_reg[3]' is removed because it is merged to 'layer1/romW_5/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_4/z_reg[14]' is removed because it is merged to 'layer1/romW_4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_4/z_reg[13]' is removed because it is merged to 'layer1/romW_4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_4/z_reg[12]' is removed because it is merged to 'layer1/romW_4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_4/z_reg[11]' is removed because it is merged to 'layer1/romW_4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_4/z_reg[10]' is removed because it is merged to 'layer1/romW_4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_4/z_reg[9]' is removed because it is merged to 'layer1/romW_4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_4/z_reg[8]' is removed because it is merged to 'layer1/romW_4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_4/z_reg[7]' is removed because it is merged to 'layer1/romW_4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_4/z_reg[6]' is removed because it is merged to 'layer1/romW_4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_4/z_reg[5]' is removed because it is merged to 'layer1/romW_4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_4/z_reg[4]' is removed because it is merged to 'layer1/romW_4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_4/z_reg[3]' is removed because it is merged to 'layer1/romW_4/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_3/z_reg[14]' is removed because it is merged to 'layer1/romW_3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_3/z_reg[13]' is removed because it is merged to 'layer1/romW_3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_3/z_reg[12]' is removed because it is merged to 'layer1/romW_3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_3/z_reg[11]' is removed because it is merged to 'layer1/romW_3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_3/z_reg[10]' is removed because it is merged to 'layer1/romW_3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_3/z_reg[9]' is removed because it is merged to 'layer1/romW_3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_3/z_reg[8]' is removed because it is merged to 'layer1/romW_3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_3/z_reg[7]' is removed because it is merged to 'layer1/romW_3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_3/z_reg[6]' is removed because it is merged to 'layer1/romW_3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_3/z_reg[5]' is removed because it is merged to 'layer1/romW_3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_3/z_reg[4]' is removed because it is merged to 'layer1/romW_3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_3/z_reg[3]' is removed because it is merged to 'layer1/romW_3/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_3/z_reg[1]' is removed because it is merged to 'layer1/romW_3/z_reg[2]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_2/z_reg[14]' is removed because it is merged to 'layer1/romW_2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_2/z_reg[13]' is removed because it is merged to 'layer1/romW_2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_2/z_reg[12]' is removed because it is merged to 'layer1/romW_2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_2/z_reg[11]' is removed because it is merged to 'layer1/romW_2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_2/z_reg[10]' is removed because it is merged to 'layer1/romW_2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_2/z_reg[9]' is removed because it is merged to 'layer1/romW_2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_2/z_reg[8]' is removed because it is merged to 'layer1/romW_2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_2/z_reg[7]' is removed because it is merged to 'layer1/romW_2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_2/z_reg[6]' is removed because it is merged to 'layer1/romW_2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_2/z_reg[5]' is removed because it is merged to 'layer1/romW_2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_2/z_reg[4]' is removed because it is merged to 'layer1/romW_2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_2/z_reg[3]' is removed because it is merged to 'layer1/romW_2/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_1/z_reg[14]' is removed because it is merged to 'layer1/romW_1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_1/z_reg[13]' is removed because it is merged to 'layer1/romW_1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_1/z_reg[12]' is removed because it is merged to 'layer1/romW_1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_1/z_reg[11]' is removed because it is merged to 'layer1/romW_1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_1/z_reg[10]' is removed because it is merged to 'layer1/romW_1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_1/z_reg[9]' is removed because it is merged to 'layer1/romW_1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_1/z_reg[8]' is removed because it is merged to 'layer1/romW_1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_1/z_reg[7]' is removed because it is merged to 'layer1/romW_1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_1/z_reg[6]' is removed because it is merged to 'layer1/romW_1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_1/z_reg[5]' is removed because it is merged to 'layer1/romW_1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_1/z_reg[4]' is removed because it is merged to 'layer1/romW_1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_1/z_reg[3]' is removed because it is merged to 'layer1/romW_1/z_reg[15]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/romW_1/z_reg[1]' is removed because it is merged to 'layer1/romW_1/z_reg[15]'. (OPT-1215)
Information: The register 'layer3/control_l3_fc3_16_12_16_1_16/countACC/regOut_reg[0]' will be removed. (OPT-1207)
Information: The register 'layer2/control_l2_fc2_12_8_16_1_12/countACC/regOut_reg[0]' will be removed. (OPT-1207)
Information: The register 'layer1/control_l1_fc1_8_4_16_1_8/countACC/regOut_reg[0]' will be removed. (OPT-1207)
 Implement Synthetic for 'net_4_8_12_16_16_1_36'.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The register 'layer2/memV_l2_fc2_12_8_16_1_12/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer2/memV_l2_fc2_12_8_16_1_12/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer2/memV_l2_fc2_12_8_16_1_12/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer2/memV_l2_fc2_12_8_16_1_12/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer2/memV_l2_fc2_12_8_16_1_12/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer2/memV_l2_fc2_12_8_16_1_12/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer2/memV_l2_fc2_12_8_16_1_12/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer2/memV_l2_fc2_12_8_16_1_12/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer2/memV_l2_fc2_12_8_16_1_12/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer3/memV_l3_fc3_16_12_16_1_16/mem_reg[11][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer3/memV_l3_fc3_16_12_16_1_16/mem_reg[10][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer3/memV_l3_fc3_16_12_16_1_16/mem_reg[9][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer3/memV_l3_fc3_16_12_16_1_16/mem_reg[8][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer3/memV_l3_fc3_16_12_16_1_16/mem_reg[7][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer3/memV_l3_fc3_16_12_16_1_16/mem_reg[6][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer3/memV_l3_fc3_16_12_16_1_16/mem_reg[5][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer3/memV_l3_fc3_16_12_16_1_16/mem_reg[4][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer3/memV_l3_fc3_16_12_16_1_16/mem_reg[3][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer3/memV_l3_fc3_16_12_16_1_16/mem_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer3/memV_l3_fc3_16_12_16_1_16/mem_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer3/memV_l3_fc3_16_12_16_1_16/mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'layer3/memV_l3_fc3_16_12_16_1_16/data_out_reg[15]' is a constant and will be removed. (OPT-1206)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_2_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]' is removed because it is merged to 'layer2/dp_1_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_3_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]' is removed because it is merged to 'layer2/dp_1_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_4_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]' is removed because it is merged to 'layer2/dp_1_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_5_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]' is removed because it is merged to 'layer2/dp_1_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_6_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]' is removed because it is merged to 'layer2/dp_1_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_7_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]' is removed because it is merged to 'layer2/dp_1_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_8_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]' is removed because it is merged to 'layer2/dp_1_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_9_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]' is removed because it is merged to 'layer2/dp_1_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_10_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]' is removed because it is merged to 'layer2/dp_1_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_11_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]' is removed because it is merged to 'layer2/dp_1_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_12_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]' is removed because it is merged to 'layer2/dp_1_l2_fc2_12_8_16_1_12/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/dp_3_l1_fc1_8_4_16_1_8/reg_C1/q_reg[0]' is removed because it is merged to 'layer1/dp_2_l1_fc1_8_4_16_1_8/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/dp_4_l1_fc1_8_4_16_1_8/reg_C1/q_reg[0]' is removed because it is merged to 'layer1/dp_2_l1_fc1_8_4_16_1_8/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/dp_5_l1_fc1_8_4_16_1_8/reg_C1/q_reg[0]' is removed because it is merged to 'layer1/dp_2_l1_fc1_8_4_16_1_8/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/dp_6_l1_fc1_8_4_16_1_8/reg_C1/q_reg[0]' is removed because it is merged to 'layer1/dp_2_l1_fc1_8_4_16_1_8/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/dp_7_l1_fc1_8_4_16_1_8/reg_C1/q_reg[0]' is removed because it is merged to 'layer1/dp_2_l1_fc1_8_4_16_1_8/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/dp_8_l1_fc1_8_4_16_1_8/reg_C1/q_reg[0]' is removed because it is merged to 'layer1/dp_2_l1_fc1_8_4_16_1_8/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/dp_1_l1_fc1_8_4_16_1_8/reg_C1/q_reg[0]' is removed because it is merged to 'layer1/dp_2_l1_fc1_8_4_16_1_8/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_2_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]' is removed because it is merged to 'layer3/dp_1_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_3_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]' is removed because it is merged to 'layer3/dp_1_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_4_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]' is removed because it is merged to 'layer3/dp_1_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_5_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]' is removed because it is merged to 'layer3/dp_1_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_6_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]' is removed because it is merged to 'layer3/dp_1_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_7_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]' is removed because it is merged to 'layer3/dp_1_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_8_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]' is removed because it is merged to 'layer3/dp_1_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_9_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]' is removed because it is merged to 'layer3/dp_1_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_10_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]' is removed because it is merged to 'layer3/dp_1_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_11_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]' is removed because it is merged to 'layer3/dp_1_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_12_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]' is removed because it is merged to 'layer3/dp_1_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_13_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]' is removed because it is merged to 'layer3/dp_1_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_14_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]' is removed because it is merged to 'layer3/dp_1_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_15_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]' is removed because it is merged to 'layer3/dp_1_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_16_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]' is removed because it is merged to 'layer3/dp_1_l3_fc3_16_12_16_1_16/reg_C1/q_reg[0]'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_9_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]' is removed because it is merged to 'layer3/dp_14_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_8_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]' is removed because it is merged to 'layer3/dp_14_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_7_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]' is removed because it is merged to 'layer3/dp_14_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_13_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]' is removed because it is merged to 'layer3/dp_14_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_12_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]' is removed because it is merged to 'layer3/dp_14_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_16_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]' is removed because it is merged to 'layer3/dp_14_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_3_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]' is removed because it is merged to 'layer3/dp_14_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_1_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]' is removed because it is merged to 'layer3/dp_14_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_2_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]' is removed because it is merged to 'layer3/dp_14_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_4_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]' is removed because it is merged to 'layer3/dp_14_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_6_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]' is removed because it is merged to 'layer3/dp_14_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_10_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]' is removed because it is merged to 'layer3/dp_14_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_5_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]' is removed because it is merged to 'layer3/dp_14_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_15_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]' is removed because it is merged to 'layer3/dp_14_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer3/dp_11_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]' is removed because it is merged to 'layer3/dp_14_l3_fc3_16_12_16_1_16/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_3_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]' is removed because it is merged to 'layer2/dp_10_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_4_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]' is removed because it is merged to 'layer2/dp_10_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_7_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]' is removed because it is merged to 'layer2/dp_10_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_8_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]' is removed because it is merged to 'layer2/dp_10_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_5_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]' is removed because it is merged to 'layer2/dp_10_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_1_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]' is removed because it is merged to 'layer2/dp_10_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_2_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]' is removed because it is merged to 'layer2/dp_10_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_9_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]' is removed because it is merged to 'layer2/dp_10_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_12_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]' is removed because it is merged to 'layer2/dp_10_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_11_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]' is removed because it is merged to 'layer2/dp_10_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer2/dp_6_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]' is removed because it is merged to 'layer2/dp_10_l2_fc2_12_8_16_1_12/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/dp_1_l1_fc1_8_4_16_1_8/reg_C2/q_reg[0]' is removed because it is merged to 'layer1/dp_4_l1_fc1_8_4_16_1_8/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/dp_8_l1_fc1_8_4_16_1_8/reg_C2/q_reg[0]' is removed because it is merged to 'layer1/dp_4_l1_fc1_8_4_16_1_8/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/dp_2_l1_fc1_8_4_16_1_8/reg_C2/q_reg[0]' is removed because it is merged to 'layer1/dp_4_l1_fc1_8_4_16_1_8/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/dp_7_l1_fc1_8_4_16_1_8/reg_C2/q_reg[0]' is removed because it is merged to 'layer1/dp_4_l1_fc1_8_4_16_1_8/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/dp_6_l1_fc1_8_4_16_1_8/reg_C2/q_reg[0]' is removed because it is merged to 'layer1/dp_4_l1_fc1_8_4_16_1_8/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/dp_5_l1_fc1_8_4_16_1_8/reg_C2/q_reg[0]' is removed because it is merged to 'layer1/dp_4_l1_fc1_8_4_16_1_8/reg_C2/q_reg[0]'. (OPT-1215)
Information: In design 'net_4_8_12_16_16_1_36', the register 'layer1/dp_3_l1_fc1_8_4_16_1_8/reg_C2/q_reg[0]' is removed because it is merged to 'layer1/dp_4_l1_fc1_8_4_16_1_8/reg_C2/q_reg[0]'. (OPT-1215)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:27   39784.6      0.30     381.5     294.7                           1040601.0000
    0:00:27   39095.1      1.51     652.1    2425.3                           1020691.5625

  Beginning Constant Register Removal
  -----------------------------------
    0:00:28   39840.7      1.28     608.8      61.7                           1060307.5000
    0:00:28   39840.7      1.28     608.8      61.7                           1060307.5000

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Mapping 'net_4_8_12_16_16_1_36_DP_OP_1069J1_152_1277_1'

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:00:32   28060.1      0.30     239.3     393.3                           609466.4375
    0:00:41   28725.1      0.14     162.4     393.4                           638712.8750
    0:00:41   28725.1      0.14     162.4     393.4                           638712.8750
    0:00:42   28732.5      0.14     162.7     393.4                           638836.8750
    0:00:43   28320.0      0.14     149.8     393.4                           629062.8750
    0:00:44   28209.3      0.14     150.0     393.4                           626688.1250

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:45   27602.8      0.14     135.5     393.4                           607008.3750
    0:00:46   27539.8      0.14     135.4     393.4                           605144.6250
    0:00:46   27541.9      0.14     132.5     379.8                           604992.5000
    0:00:46   27541.9      0.14     132.5     379.8                           604992.5000
    0:00:46   27531.0      0.14     126.1     379.8                           604179.5000
    0:00:46   27531.0      0.14     126.1     379.8                           604179.5000
    0:00:51   27991.2      0.12     102.5     389.4                           618842.9375
    0:00:51   27991.2      0.12     102.5     389.4                           618842.9375
    0:00:51   27991.2      0.12     102.5     389.4                           618842.9375
    0:00:51   27991.2      0.12     102.5     389.4                           618842.9375
    0:00:51   27991.2      0.12     102.5     389.4                           618842.9375
    0:00:51   27991.2      0.12     102.5     389.4                           618842.9375
    0:00:52   28018.3      0.11      99.0     330.8                           620129.5625
    0:00:52   28018.3      0.11      99.0     330.8                           620129.5625
    0:00:55   28254.0      0.11      87.6     339.8                           627358.5000
    0:00:55   28254.0      0.11      87.6     339.8                           627358.5000
    0:00:58   28324.2      0.10      80.1     298.6                           631291.3750
    0:00:58   28324.2      0.10      80.1     298.6                           631291.3750
    0:00:59   28395.5      0.10      76.9     310.3                           633280.7500
    0:00:59   28395.5      0.10      76.9     310.3                           633280.7500
    0:01:00   28420.5      0.09      74.8     311.9                           634716.3125
    0:01:00   28420.5      0.09      74.8     311.9                           634716.3125
    0:01:01   28447.1      0.09      73.2     311.0                           635636.5625


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:01   28447.1      0.09      73.2     311.0                           635636.5625
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:01:02   28551.6      0.08      64.9       0.0 layer3/dp_12_l3_fc3_16_12_16_1_16/reg_C3/q_reg[14]/D 638634.6250
    0:01:02   28605.6      0.07      56.1       0.0 layer3/dp_5_l3_fc3_16_12_16_1_16/reg_C3/q_reg[15]/D 639430.1875
    0:01:03   28660.4      0.06      48.7       0.0 layer1/dp_7_l1_fc1_8_4_16_1_8/reg_C3/q_reg[4]/D 640777.5625
    0:01:03   28680.1      0.05      44.0       0.0 layer3/dp_3_l3_fc3_16_12_16_1_16/reg_C3/q_reg[8]/D 641199.0000
    0:01:04   28717.4      0.04      37.3       0.0 layer2/dp_12_l2_fc2_12_8_16_1_12/reg_C3/q_reg[15]/D 642070.8750
    0:01:04   28758.6      0.03      31.8       0.0 layer2/dp_10_l2_fc2_12_8_16_1_12/reg_C3/q_reg[14]/D 643391.6250
    0:01:05   28794.2      0.03      24.9       0.0 layer2/dp_2_l2_fc2_12_8_16_1_12/reg_acc/q_reg[10]/D 644253.6250
    0:01:05   28832.8      0.02      19.2       0.0 layer2/dp_9_l2_fc2_12_8_16_1_12/reg_C3/q_reg[6]/D 645238.2500
    0:01:05   28869.5      0.02      16.2       0.0 layer3/dp_2_l3_fc3_16_12_16_1_16/reg_C3/q_reg[7]/D 646295.2500
    0:01:06   28919.0      0.01      10.0       0.0 layer2/dp_5_l2_fc2_12_8_16_1_12/reg_C3/q_reg[14]/D 647683.2500
    0:01:06   28966.6      0.01       5.8       0.0 layer2/dp_3_l2_fc2_12_8_16_1_12/reg_C3/q_reg[13]/D 648895.1250
    0:01:07   28987.6      0.01       2.6       0.0 layer3/dp_5_l3_fc3_16_12_16_1_16/reg_acc/q_reg[3]/D 649489.6875
    0:01:07   29006.2      0.00       1.0       0.0 layer2/memV_l2_fc2_12_8_16_1_12/mem_reg[4][1]/D 649870.0625
    0:01:07   29029.6      0.00       0.3       0.0 layer3/dp_14_l3_fc3_16_12_16_1_16/reg_C3/q_reg[14]/D 650379.8125
    0:01:08   29059.4      0.00       0.0       0.0 layer2/dp_11_l2_fc2_12_8_16_1_12/reg_C3/q_reg[15]/D 651338.0625
    0:01:08   29066.1      0.00       0.0       0.0                           651499.5000
    0:01:08   29066.1      0.00       0.0       0.0                           651499.5000


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:08   29066.1      0.00       0.0       0.0                           651499.5000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
    0:01:09   28297.6      0.00       0.0       0.0                           618433.7500
    0:01:09   28297.6      0.00       0.0       0.0                           618433.7500
    0:01:10   28297.6      0.00       0.0       0.0                           618433.7500
    0:01:10   28281.4      0.00       0.0       0.0                           617363.1250
    0:01:10   28281.4      0.00       0.0       0.0                           617363.1250
    0:01:10   28281.4      0.00       0.0       0.0                           617363.1250
    0:01:10   28281.4      0.00       0.0       0.0                           617363.1250
    0:01:10   28281.4      0.00       0.0       0.0                           617363.1250
    0:01:10   28281.4      0.00       0.0       0.0                           617363.1250
    0:01:10   28281.4      0.00       0.0       0.0                           617363.1250
    0:01:10   28281.4      0.00       0.0       0.0                           617363.1250
    0:01:10   28281.4      0.00       0.0       0.0                           617363.1250
    0:01:10   28281.4      0.00       0.0       0.0                           617363.1250
    0:01:10   28281.4      0.00       0.0       0.0                           617363.1250
    0:01:10   28281.4      0.00       0.0       0.0                           617363.1250
    0:01:10   28281.4      0.00       0.0       0.0                           617363.1250
    0:01:10   28281.4      0.00       0.0       0.0                           617363.1250
    0:01:10   28281.4      0.00       0.0       0.0                           617363.1250
    0:01:10   28281.4      0.00       0.0       0.0                           617363.1250
    0:01:10   28281.4      0.00       0.0       0.0                           617363.1250
    0:01:10   28281.4      0.00       0.0       0.0                           617363.1250
    0:01:10   28281.4      0.00       0.0       0.0                           617363.1250

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:10   28281.4      0.00       0.0       0.0                           617363.1250
    0:01:11   28093.9      0.01       1.4       0.0                           608798.0000
    0:01:11   28102.1      0.01       1.1       0.0                           609127.9375
    0:01:11   28102.1      0.01       1.1       0.0                           609127.9375
    0:01:12   28105.0      0.01       1.1       0.0                           609304.4375
    0:01:12   28059.0      0.01       1.1       0.0                           607631.4375
    0:01:19   28151.8      0.00       0.0       7.8                           612003.5625
    0:01:19   28151.8      0.00       0.0       7.8                           612003.5625
    0:01:24   28151.8      0.00       0.0       7.8                           612003.5625
    0:01:24   28151.8      0.00       0.0       7.8                           612003.5625
    0:01:29   28151.8      0.00       0.0       7.8                           612003.5625
    0:01:29   28151.8      0.00       0.0       7.8                           612003.5625
    0:01:34   28151.8      0.00       0.0       7.8                           612003.5625
    0:01:34   28151.8      0.00       0.0       7.8                           612003.5625
    0:01:34   28151.6      0.00       0.0       7.8                           611978.8125
    0:01:34   28151.6      0.00       0.0       7.8                           611978.8125
    0:01:34   28151.6      0.00       0.0       7.8                           611978.8125
    0:01:35   28092.0      0.00       0.0       0.0                           608437.0000
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'net_4_8_12_16_16_1_36' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk': 1777 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_area
 
****************************************
Report : area
Design : net_4_8_12_16_16_1_36
Version: S-2021.06-SP5-4
Date   : Fri Dec  2 14:37:27 2022
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'net_4_8_12_16_16_1_36' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           38
Number of nets:                         21749
Number of cells:                        20541
Number of combinational cells:          18755
Number of sequential cells:              1777
Number of macros/black boxes:               0
Number of buf/inv:                       2224
Number of references:                      61

Combinational area:              20015.701943
Buf/Inv area:                     1310.582007
Noncombinational area:            8076.291713
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 28091.993656
Total area:                 undefined
1
report_power
 
****************************************
Report : power
        -analysis_effort low
Design : net_4_8_12_16_16_1_36
Version: S-2021.06-SP5-4
Date   : Fri Dec  2 14:37:27 2022
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
net_4_8_12_16_16_1_36  5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  12.7821 mW   (92%)
  Net Switching Power  =   1.1517 mW    (8%)
                         ---------
Total Dynamic Power    =  13.9338 mW  (100%)

Cell Leakage Power     = 636.5066 uW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       1.1934e+04          164.9224        1.3981e+05        1.2239e+04  (  84.00%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational    848.2037          986.8053        4.9670e+05        2.3317e+03  (  16.00%)
--------------------------------------------------------------------------------------------------
Total          1.2782e+04 uW     1.1517e+03 uW     6.3651e+05 nW     1.4570e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : net_4_8_12_16_16_1_36
Version: S-2021.06-SP5-4
Date   : Fri Dec  2 14:37:27 2022
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: layer3/dp_8_l3_fc3_16_12_16_1_16/reg_acc/q_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: layer3/dp_8_l3_fc3_16_12_16_1_16/reg_acc/q_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  net_4_8_12_16_16_1_36
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  layer3/dp_8_l3_fc3_16_12_16_1_16/reg_acc/q_reg[3]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  layer3/dp_8_l3_fc3_16_12_16_1_16/reg_acc/q_reg[3]/Q (DFF_X1)
                                                          0.09       0.09 f
  U11086/ZN (NOR2_X1)                                     0.06       0.15 r
  U11094/ZN (OAI21_X1)                                    0.04       0.19 f
  U11095/ZN (AOI21_X1)                                    0.06       0.25 r
  U11110/ZN (OAI21_X1)                                    0.04       0.29 f
  U11114/ZN (AOI21_X1)                                    0.05       0.34 r
  U11117/ZN (OAI21_X1)                                    0.04       0.38 f
  U7485/ZN (NAND4_X1)                                     0.04       0.43 r
  U7486/ZN (NAND3_X1)                                     0.04       0.46 f
  U11129/CO (FA_X1)                                       0.09       0.55 f
  U7895/ZN (XNOR2_X1)                                     0.08       0.63 r
  U5759/ZN (OR2_X1)                                       0.06       0.69 r
  U7484/ZN (AND3_X2)                                      0.10       0.79 r
  U11172/ZN (NAND2_X1)                                    0.04       0.83 f
  U11174/ZN (NAND3_X1)                                    0.03       0.86 r
  layer3/dp_8_l3_fc3_16_12_16_1_16/reg_acc/q_reg[2]/D (DFF_X1)
                                                          0.01       0.87 r
  data arrival time                                                  0.87

  clock clk (rise edge)                                   0.90       0.90
  clock network delay (ideal)                             0.00       0.90
  layer3/dp_8_l3_fc3_16_12_16_1_16/reg_acc/q_reg[2]/CK (DFF_X1)
                                                          0.00       0.90 r
  library setup time                                     -0.03       0.87
  data required time                                                 0.87
  --------------------------------------------------------------------------
  data required time                                                 0.87
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/stajne/ese507/proj3/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
quit

Memory usage for this session 220 Mbytes.
Memory usage for this session including child processes 243 Mbytes.
CPU usage for this session 97 seconds ( 0.03 hours ).
Elapsed time for this session 100 seconds ( 0.03 hours ).

Thank you...
