// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="hyperspectral_hw_wrapped_hyperspectral_hw_wrapped,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.200000,HLS_SYN_LAT=2099244,HLS_SYN_TPT=none,HLS_SYN_MEM=340,HLS_SYN_DSP=0,HLS_SYN_FF=2297,HLS_SYN_LUT=4114,HLS_VERSION=2022_1}" *)

module hyperspectral_hw_wrapped (
        ap_clk,
        ap_rst_n,
        in_stream_TDATA,
        in_stream_TVALID,
        in_stream_TREADY,
        in_stream_TKEEP,
        in_stream_TSTRB,
        in_stream_TUSER,
        in_stream_TLAST,
        in_stream_TID,
        in_stream_TDEST,
        out_stream_TDATA,
        out_stream_TVALID,
        out_stream_TREADY,
        out_stream_TKEEP,
        out_stream_TSTRB,
        out_stream_TUSER,
        out_stream_TLAST,
        out_stream_TID,
        out_stream_TDEST,
        s_axi_CONTROL_BUS_AWVALID,
        s_axi_CONTROL_BUS_AWREADY,
        s_axi_CONTROL_BUS_AWADDR,
        s_axi_CONTROL_BUS_WVALID,
        s_axi_CONTROL_BUS_WREADY,
        s_axi_CONTROL_BUS_WDATA,
        s_axi_CONTROL_BUS_WSTRB,
        s_axi_CONTROL_BUS_ARVALID,
        s_axi_CONTROL_BUS_ARREADY,
        s_axi_CONTROL_BUS_ARADDR,
        s_axi_CONTROL_BUS_RVALID,
        s_axi_CONTROL_BUS_RREADY,
        s_axi_CONTROL_BUS_RDATA,
        s_axi_CONTROL_BUS_RRESP,
        s_axi_CONTROL_BUS_BVALID,
        s_axi_CONTROL_BUS_BREADY,
        s_axi_CONTROL_BUS_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 35'd1;
parameter    ap_ST_fsm_state2 = 35'd2;
parameter    ap_ST_fsm_state3 = 35'd4;
parameter    ap_ST_fsm_state4 = 35'd8;
parameter    ap_ST_fsm_state5 = 35'd16;
parameter    ap_ST_fsm_state6 = 35'd32;
parameter    ap_ST_fsm_state7 = 35'd64;
parameter    ap_ST_fsm_state8 = 35'd128;
parameter    ap_ST_fsm_state9 = 35'd256;
parameter    ap_ST_fsm_state10 = 35'd512;
parameter    ap_ST_fsm_state11 = 35'd1024;
parameter    ap_ST_fsm_state12 = 35'd2048;
parameter    ap_ST_fsm_state13 = 35'd4096;
parameter    ap_ST_fsm_state14 = 35'd8192;
parameter    ap_ST_fsm_state15 = 35'd16384;
parameter    ap_ST_fsm_state16 = 35'd32768;
parameter    ap_ST_fsm_state17 = 35'd65536;
parameter    ap_ST_fsm_state18 = 35'd131072;
parameter    ap_ST_fsm_state19 = 35'd262144;
parameter    ap_ST_fsm_state20 = 35'd524288;
parameter    ap_ST_fsm_state21 = 35'd1048576;
parameter    ap_ST_fsm_state22 = 35'd2097152;
parameter    ap_ST_fsm_state23 = 35'd4194304;
parameter    ap_ST_fsm_state24 = 35'd8388608;
parameter    ap_ST_fsm_state25 = 35'd16777216;
parameter    ap_ST_fsm_state26 = 35'd33554432;
parameter    ap_ST_fsm_state27 = 35'd67108864;
parameter    ap_ST_fsm_state28 = 35'd134217728;
parameter    ap_ST_fsm_state29 = 35'd268435456;
parameter    ap_ST_fsm_state30 = 35'd536870912;
parameter    ap_ST_fsm_state31 = 35'd1073741824;
parameter    ap_ST_fsm_state32 = 35'd2147483648;
parameter    ap_ST_fsm_state33 = 35'd4294967296;
parameter    ap_ST_fsm_state34 = 35'd8589934592;
parameter    ap_ST_fsm_state35 = 35'd17179869184;
parameter    C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 4;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_BUS_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] in_stream_TDATA;
input   in_stream_TVALID;
output   in_stream_TREADY;
input  [3:0] in_stream_TKEEP;
input  [3:0] in_stream_TSTRB;
input  [3:0] in_stream_TUSER;
input  [0:0] in_stream_TLAST;
input  [4:0] in_stream_TID;
input  [4:0] in_stream_TDEST;
output  [31:0] out_stream_TDATA;
output   out_stream_TVALID;
input   out_stream_TREADY;
output  [3:0] out_stream_TKEEP;
output  [3:0] out_stream_TSTRB;
output  [3:0] out_stream_TUSER;
output  [0:0] out_stream_TLAST;
output  [4:0] out_stream_TID;
output  [4:0] out_stream_TDEST;
input   s_axi_CONTROL_BUS_AWVALID;
output   s_axi_CONTROL_BUS_AWREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1:0] s_axi_CONTROL_BUS_AWADDR;
input   s_axi_CONTROL_BUS_WVALID;
output   s_axi_CONTROL_BUS_WREADY;
input  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1:0] s_axi_CONTROL_BUS_WDATA;
input  [C_S_AXI_CONTROL_BUS_WSTRB_WIDTH - 1:0] s_axi_CONTROL_BUS_WSTRB;
input   s_axi_CONTROL_BUS_ARVALID;
output   s_axi_CONTROL_BUS_ARREADY;
input  [C_S_AXI_CONTROL_BUS_ADDR_WIDTH - 1:0] s_axi_CONTROL_BUS_ARADDR;
output   s_axi_CONTROL_BUS_RVALID;
input   s_axi_CONTROL_BUS_RREADY;
output  [C_S_AXI_CONTROL_BUS_DATA_WIDTH - 1:0] s_axi_CONTROL_BUS_RDATA;
output  [1:0] s_axi_CONTROL_BUS_RRESP;
output   s_axi_CONTROL_BUS_BVALID;
input   s_axi_CONTROL_BUS_BREADY;
output  [1:0] s_axi_CONTROL_BUS_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [34:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
reg    out_stream_TDATA_blk_n;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state7;
wire  signed [18:0] grp_fu_685_p2;
reg   [18:0] mul_ln19_reg_785;
wire    ap_CS_fsm_state10;
wire   [10:0] select_ln28_fu_412_p3;
reg   [10:0] select_ln28_reg_793;
wire    ap_CS_fsm_state11;
wire   [0:0] icmp_ln15_fu_382_p2;
wire   [1:0] select_ln28_1_fu_420_p3;
reg   [1:0] select_ln28_1_reg_798;
wire   [0:0] trunc_ln28_fu_440_p1;
reg   [0:0] trunc_ln28_reg_803;
wire   [0:0] icmp_ln25_1_fu_452_p2;
reg   [0:0] icmp_ln25_1_reg_808;
wire  signed [18:0] grp_fu_691_p3;
reg   [18:0] mul_ln16_reg_813;
wire    ap_CS_fsm_state14;
wire   [31:0] grp_fu_309_p2;
reg   [31:0] distance_reg_821;
wire    ap_CS_fsm_state25;
reg   [31:0] c_load_1_reg_828;
wire    ap_CS_fsm_state26;
wire   [31:0] w_V_fu_680_p1;
reg   [31:0] i_08_i_i639_load_reg_847;
wire    ap_CS_fsm_state33;
reg   [31:0] j_07_i_i641_load_reg_852;
reg   [18:0] image_address0;
reg    image_ce0;
reg    image_we0;
wire   [15:0] image_q0;
reg   [18:0] image_address1;
reg    image_ce1;
reg    image_we1;
wire   [15:0] image_q1;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_start;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_done;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_idle;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_ready;
wire   [18:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_address0;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_ce0;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_we0;
wire   [15:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_d0;
wire   [18:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_address1;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_ce1;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_we1;
wire   [15:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_d1;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_in_stream_TREADY;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_start;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_done;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_idle;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_ready;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_in_stream_TREADY;
wire   [31:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_1_049_out;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_1_049_out_ap_vld;
wire   [31:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_0_048_out;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_0_048_out_ap_vld;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_start;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_done;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_idle;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_ready;
wire   [18:0] grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_image_r_address0;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_image_r_ce0;
wire   [31:0] grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_2_out;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_2_out_ap_vld;
wire   [31:0] grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_3_out;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_3_out_ap_vld;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_start;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_done;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_idle;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_ready;
wire   [18:0] grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_address0;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_ce0;
wire   [18:0] grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_address1;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_ce1;
wire   [31:0] grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_sum_out;
wire    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_sum_out_ap_vld;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_start;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_done;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_idle;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_ready;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TREADY;
wire   [31:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TDATA;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID;
wire   [3:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TKEEP;
wire   [3:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TSTRB;
wire   [3:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TUSER;
wire   [0:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TLAST;
wire   [4:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TID;
wire   [4:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TDEST;
wire   [31:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_grp_fu_857_p_din0;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_grp_fu_857_p_ce;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_start;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_done;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_idle;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_ready;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TREADY;
wire   [31:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TDATA;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID;
wire   [3:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TKEEP;
wire   [3:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TSTRB;
wire   [3:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TUSER;
wire   [0:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TLAST;
wire   [4:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TID;
wire   [4:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TDEST;
wire   [31:0] grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_grp_fu_857_p_din0;
wire    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_grp_fu_857_p_ce;
reg    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_start_reg;
reg   [34:0] ap_NS_fsm;
wire    ap_NS_fsm_state2;
wire    ap_CS_fsm_state3;
reg    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_start_reg;
wire    ap_CS_fsm_state28;
reg   [31:0] select_ln44_2_loc_fu_160;
reg   [31:0] select_ln44_3_loc_fu_156;
reg    grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_start_reg;
wire    ap_CS_fsm_state15;
reg    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_start_reg;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
reg    grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_start_reg;
wire    ap_CS_fsm_state34;
reg   [31:0] c_fu_128;
wire   [31:0] c_2_fu_645_p3;
wire    ap_CS_fsm_state27;
reg   [31:0] empty_fu_132;
wire   [31:0] select_ln25_6_fu_637_p3;
reg   [31:0] i_08_i_i639_fu_136;
wire   [31:0] select_ln25_5_fu_629_p3;
reg   [31:0] j_07_i_i641_fu_140;
wire   [31:0] select_ln25_4_fu_621_p3;
reg   [10:0] j_1_fu_144;
wire   [10:0] add_ln16_fu_457_p2;
reg   [1:0] i_2_fu_148;
reg   [11:0] indvar_flatten23_fu_152;
wire   [11:0] add_ln15_1_fu_388_p2;
wire    ap_CS_fsm_state16;
wire   [8:0] empty_26_fu_352_p1;
wire   [18:0] tmp_6_fu_356_p3;
wire   [18:0] trunc_ln19_fu_364_p1;
wire   [0:0] icmp_ln16_fu_406_p2;
wire   [1:0] add_ln15_fu_400_p2;
wire   [11:0] tmp_s_fu_428_p3;
wire   [31:0] zext_ln16_1_fu_448_p1;
wire   [31:0] bitcast_ln25_fu_491_p1;
wire   [31:0] bitcast_ln25_1_fu_508_p1;
wire   [7:0] tmp_3_fu_494_p4;
wire   [22:0] trunc_ln25_fu_504_p1;
wire   [0:0] icmp_ln25_3_fu_531_p2;
wire   [0:0] icmp_ln25_2_fu_525_p2;
wire   [7:0] tmp_4_fu_511_p4;
wire   [22:0] trunc_ln25_1_fu_521_p1;
wire   [0:0] icmp_ln25_5_fu_549_p2;
wire   [0:0] icmp_ln25_4_fu_543_p2;
wire   [0:0] or_ln25_1_fu_537_p2;
wire   [0:0] or_ln25_2_fu_555_p2;
wire   [0:0] and_ln25_fu_561_p2;
wire   [0:0] grp_fu_305_p2;
wire   [31:0] zext_ln28_fu_485_p1;
wire   [0:0] icmp_ln25_fu_573_p2;
wire   [9:0] trunc_ln25_2_fu_584_p1;
wire   [0:0] or_ln25_fu_579_p2;
wire   [31:0] zext_ln25_fu_587_p1;
wire   [31:0] zext_ln28_1_fu_488_p1;
wire   [0:0] and_ln25_1_fu_567_p2;
wire   [31:0] select_ln25_fu_591_p3;
wire   [31:0] select_ln25_1_fu_599_p3;
wire   [31:0] select_ln25_2_fu_607_p3;
wire   [31:0] select_ln25_3_fu_615_p3;
wire  signed [18:0] grp_fu_685_p0;
wire   [7:0] grp_fu_685_p1;
wire   [11:0] grp_fu_691_p0;
wire   [10:0] grp_fu_691_p1;
wire   [7:0] grp_fu_691_p2;
wire   [31:0] grp_fu_857_p1;
reg   [31:0] grp_fu_857_p0;
reg    grp_fu_857_ce;
wire    ap_CS_fsm_state35;
wire    regslice_both_out_stream_V_data_V_U_apdone_blk;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
reg    ap_ST_fsm_state35_blk;
wire    regslice_both_in_stream_V_data_V_U_apdone_blk;
wire   [31:0] in_stream_TDATA_int_regslice;
wire    in_stream_TVALID_int_regslice;
reg    in_stream_TREADY_int_regslice;
wire    regslice_both_in_stream_V_data_V_U_ack_in;
wire    regslice_both_in_stream_V_keep_V_U_apdone_blk;
wire   [3:0] in_stream_TKEEP_int_regslice;
wire    regslice_both_in_stream_V_keep_V_U_vld_out;
wire    regslice_both_in_stream_V_keep_V_U_ack_in;
wire    regslice_both_in_stream_V_strb_V_U_apdone_blk;
wire   [3:0] in_stream_TSTRB_int_regslice;
wire    regslice_both_in_stream_V_strb_V_U_vld_out;
wire    regslice_both_in_stream_V_strb_V_U_ack_in;
wire    regslice_both_in_stream_V_user_V_U_apdone_blk;
wire   [3:0] in_stream_TUSER_int_regslice;
wire    regslice_both_in_stream_V_user_V_U_vld_out;
wire    regslice_both_in_stream_V_user_V_U_ack_in;
wire    regslice_both_in_stream_V_last_V_U_apdone_blk;
wire   [0:0] in_stream_TLAST_int_regslice;
wire    regslice_both_in_stream_V_last_V_U_vld_out;
wire    regslice_both_in_stream_V_last_V_U_ack_in;
wire    regslice_both_in_stream_V_id_V_U_apdone_blk;
wire   [4:0] in_stream_TID_int_regslice;
wire    regslice_both_in_stream_V_id_V_U_vld_out;
wire    regslice_both_in_stream_V_id_V_U_ack_in;
wire    regslice_both_in_stream_V_dest_V_U_apdone_blk;
wire   [4:0] in_stream_TDEST_int_regslice;
wire    regslice_both_in_stream_V_dest_V_U_vld_out;
wire    regslice_both_in_stream_V_dest_V_U_ack_in;
reg   [31:0] out_stream_TDATA_int_regslice;
reg    out_stream_TVALID_int_regslice;
wire    out_stream_TREADY_int_regslice;
wire    regslice_both_out_stream_V_data_V_U_vld_out;
wire    regslice_both_out_stream_V_keep_V_U_apdone_blk;
reg   [3:0] out_stream_TKEEP_int_regslice;
wire    regslice_both_out_stream_V_keep_V_U_ack_in_dummy;
wire    regslice_both_out_stream_V_keep_V_U_vld_out;
wire    regslice_both_out_stream_V_strb_V_U_apdone_blk;
reg   [3:0] out_stream_TSTRB_int_regslice;
wire    regslice_both_out_stream_V_strb_V_U_ack_in_dummy;
wire    regslice_both_out_stream_V_strb_V_U_vld_out;
wire    regslice_both_out_stream_V_user_V_U_apdone_blk;
reg   [3:0] out_stream_TUSER_int_regslice;
wire    regslice_both_out_stream_V_user_V_U_ack_in_dummy;
wire    regslice_both_out_stream_V_user_V_U_vld_out;
wire    regslice_both_out_stream_V_last_V_U_apdone_blk;
reg   [0:0] out_stream_TLAST_int_regslice;
wire    regslice_both_out_stream_V_last_V_U_ack_in_dummy;
wire    regslice_both_out_stream_V_last_V_U_vld_out;
wire    regslice_both_out_stream_V_id_V_U_apdone_blk;
reg   [4:0] out_stream_TID_int_regslice;
wire    regslice_both_out_stream_V_id_V_U_ack_in_dummy;
wire    regslice_both_out_stream_V_id_V_U_vld_out;
wire    regslice_both_out_stream_V_dest_V_U_apdone_blk;
reg   [4:0] out_stream_TDEST_int_regslice;
wire    regslice_both_out_stream_V_dest_V_U_ack_in_dummy;
wire    regslice_both_out_stream_V_dest_V_U_vld_out;
wire   [12:0] grp_fu_691_p00;
wire   [12:0] grp_fu_691_p10;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 35'd1;
#0 grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_start_reg = 1'b0;
#0 grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_start_reg = 1'b0;
#0 grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_start_reg = 1'b0;
#0 grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_start_reg = 1'b0;
#0 grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_start_reg = 1'b0;
#0 grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_start_reg = 1'b0;
end

hyperspectral_hw_wrapped_image_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 368640 ),
    .AddressWidth( 19 ))
image_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(image_address0),
    .ce0(image_ce0),
    .we0(image_we0),
    .d0(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_d0),
    .q0(image_q0),
    .address1(image_address1),
    .ce1(image_ce1),
    .we1(image_we1),
    .d1(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_d1),
    .q1(image_q1)
);

hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_start),
    .ap_done(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_done),
    .ap_idle(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_idle),
    .ap_ready(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_ready),
    .in_stream_TVALID(in_stream_TVALID_int_regslice),
    .image_r_address0(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_address0),
    .image_r_ce0(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_ce0),
    .image_r_we0(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_we0),
    .image_r_d0(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_d0),
    .image_r_address1(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_address1),
    .image_r_ce1(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_ce1),
    .image_r_we1(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_we1),
    .image_r_d1(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_d1),
    .in_stream_TDATA(in_stream_TDATA_int_regslice),
    .in_stream_TREADY(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_in_stream_TREADY),
    .in_stream_TKEEP(in_stream_TKEEP_int_regslice),
    .in_stream_TSTRB(in_stream_TSTRB_int_regslice),
    .in_stream_TUSER(in_stream_TUSER_int_regslice),
    .in_stream_TLAST(in_stream_TLAST_int_regslice),
    .in_stream_TID(in_stream_TID_int_regslice),
    .in_stream_TDEST(in_stream_TDEST_int_regslice)
);

hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5 grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_start),
    .ap_done(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_done),
    .ap_idle(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_idle),
    .ap_ready(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_ready),
    .in_stream_TVALID(in_stream_TVALID_int_regslice),
    .in_stream_TDATA(in_stream_TDATA_int_regslice),
    .in_stream_TREADY(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_in_stream_TREADY),
    .in_stream_TKEEP(in_stream_TKEEP_int_regslice),
    .in_stream_TSTRB(in_stream_TSTRB_int_regslice),
    .in_stream_TUSER(in_stream_TUSER_int_regslice),
    .in_stream_TLAST(in_stream_TLAST_int_regslice),
    .in_stream_TID(in_stream_TID_int_regslice),
    .in_stream_TDEST(in_stream_TDEST_int_regslice),
    .refPixel_1_049_out(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_1_049_out),
    .refPixel_1_049_out_ap_vld(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_1_049_out_ap_vld),
    .refPixel_0_048_out(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_0_048_out),
    .refPixel_0_048_out_ap_vld(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_0_048_out_ap_vld)
);

hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3 grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_start),
    .ap_done(grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_done),
    .ap_idle(grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_idle),
    .ap_ready(grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_ready),
    .image_r_address0(grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_image_r_address0),
    .image_r_ce0(grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_image_r_ce0),
    .image_r_q0(image_q0),
    .select_ln44_2_out(grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_2_out),
    .select_ln44_2_out_ap_vld(grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_2_out_ap_vld),
    .select_ln44_3_out(grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_3_out),
    .select_ln44_3_out_ap_vld(grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_3_out_ap_vld)
);

hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_L3 grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_start),
    .ap_done(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_done),
    .ap_idle(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_idle),
    .ap_ready(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_ready),
    .mul_ln19_1(mul_ln16_reg_813),
    .image_r_address0(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_address0),
    .image_r_ce0(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_ce0),
    .image_r_q0(image_q0),
    .image_r_address1(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_address1),
    .image_r_ce1(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_ce1),
    .image_r_q1(image_q1),
    .mul_ln19(mul_ln19_reg_785),
    .sum_out(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_sum_out),
    .sum_out_ap_vld(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_sum_out_ap_vld)
);

hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6 grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_start),
    .ap_done(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_done),
    .ap_idle(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_idle),
    .ap_ready(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_ready),
    .out_stream_TREADY(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TREADY),
    .select_ln44_2_reload(select_ln44_2_loc_fu_160),
    .select_ln44_3_reload(select_ln44_3_loc_fu_156),
    .out_stream_TDATA(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TDATA),
    .out_stream_TVALID(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID),
    .out_stream_TKEEP(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TKEEP),
    .out_stream_TSTRB(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TSTRB),
    .out_stream_TUSER(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TUSER),
    .out_stream_TLAST(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TLAST),
    .out_stream_TID(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TID),
    .out_stream_TDEST(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TDEST),
    .grp_fu_857_p_din0(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_grp_fu_857_p_din0),
    .grp_fu_857_p_dout0(grp_fu_857_p1),
    .grp_fu_857_p_ce(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_grp_fu_857_p_ce)
);

hyperspectral_hw_wrapped_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7 grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_start),
    .ap_done(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_done),
    .ap_idle(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_idle),
    .ap_ready(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_ready),
    .out_stream_TREADY(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TREADY),
    .j_07_i_i641(j_07_i_i641_load_reg_852),
    .i_08_i_i639(i_08_i_i639_load_reg_847),
    .out_stream_TDATA(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TDATA),
    .out_stream_TVALID(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID),
    .out_stream_TKEEP(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TKEEP),
    .out_stream_TSTRB(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TSTRB),
    .out_stream_TUSER(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TUSER),
    .out_stream_TLAST(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TLAST),
    .out_stream_TID(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TID),
    .out_stream_TDEST(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TDEST),
    .grp_fu_857_p_din0(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_grp_fu_857_p_din0),
    .grp_fu_857_p_dout0(grp_fu_857_p1),
    .grp_fu_857_p_ce(grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_grp_fu_857_p_ce)
);

hyperspectral_hw_wrapped_CONTROL_BUS_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_BUS_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_BUS_DATA_WIDTH ))
CONTROL_BUS_s_axi_U(
    .AWVALID(s_axi_CONTROL_BUS_AWVALID),
    .AWREADY(s_axi_CONTROL_BUS_AWREADY),
    .AWADDR(s_axi_CONTROL_BUS_AWADDR),
    .WVALID(s_axi_CONTROL_BUS_WVALID),
    .WREADY(s_axi_CONTROL_BUS_WREADY),
    .WDATA(s_axi_CONTROL_BUS_WDATA),
    .WSTRB(s_axi_CONTROL_BUS_WSTRB),
    .ARVALID(s_axi_CONTROL_BUS_ARVALID),
    .ARREADY(s_axi_CONTROL_BUS_ARREADY),
    .ARADDR(s_axi_CONTROL_BUS_ARADDR),
    .RVALID(s_axi_CONTROL_BUS_RVALID),
    .RREADY(s_axi_CONTROL_BUS_RREADY),
    .RDATA(s_axi_CONTROL_BUS_RDATA),
    .RRESP(s_axi_CONTROL_BUS_RRESP),
    .BVALID(s_axi_CONTROL_BUS_BVALID),
    .BREADY(s_axi_CONTROL_BUS_BREADY),
    .BRESP(s_axi_CONTROL_BUS_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

hyperspectral_hw_wrapped_fcmp_32ns_32ns_1_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 1 ))
fcmp_32ns_32ns_1_2_no_dsp_1_U55(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(distance_reg_821),
    .din1(c_fu_128),
    .ce(1'b1),
    .opcode(5'd4),
    .dout(grp_fu_305_p2)
);

hyperspectral_hw_wrapped_fsqrt_32ns_32ns_32_10_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 10 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fsqrt_32ns_32ns_32_10_no_dsp_1_U56(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(32'd0),
    .din1(grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_sum_out),
    .ce(1'b1),
    .dout(grp_fu_309_p2)
);

hyperspectral_hw_wrapped_mul_mul_19s_8ns_19_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 19 ))
mul_mul_19s_8ns_19_4_1_U57(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_685_p0),
    .din1(grp_fu_685_p1),
    .ce(1'b1),
    .dout(grp_fu_685_p2)
);

hyperspectral_hw_wrapped_am_addmul_12ns_11ns_8ns_19_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 19 ))
am_addmul_12ns_11ns_8ns_19_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_691_p0),
    .din1(grp_fu_691_p1),
    .din2(grp_fu_691_p2),
    .ce(1'b1),
    .dout(grp_fu_691_p3)
);

hyperspectral_hw_wrapped_sitofp_32ns_32_4_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
sitofp_32ns_32_4_no_dsp_1_U59(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_857_p0),
    .ce(grp_fu_857_ce),
    .dout(grp_fu_857_p1)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 32 ))
regslice_both_in_stream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TDATA),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_data_V_U_ack_in),
    .data_out(in_stream_TDATA_int_regslice),
    .vld_out(in_stream_TVALID_int_regslice),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_data_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in_stream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TKEEP),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_keep_V_U_ack_in),
    .data_out(in_stream_TKEEP_int_regslice),
    .vld_out(regslice_both_in_stream_V_keep_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_keep_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in_stream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TSTRB),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_strb_V_U_ack_in),
    .data_out(in_stream_TSTRB_int_regslice),
    .vld_out(regslice_both_in_stream_V_strb_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_strb_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 4 ))
regslice_both_in_stream_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TUSER),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_user_V_U_ack_in),
    .data_out(in_stream_TUSER_int_regslice),
    .vld_out(regslice_both_in_stream_V_user_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_user_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 1 ))
regslice_both_in_stream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TLAST),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_last_V_U_ack_in),
    .data_out(in_stream_TLAST_int_regslice),
    .vld_out(regslice_both_in_stream_V_last_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_last_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 5 ))
regslice_both_in_stream_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TID),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_id_V_U_ack_in),
    .data_out(in_stream_TID_int_regslice),
    .vld_out(regslice_both_in_stream_V_id_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_id_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 5 ))
regslice_both_in_stream_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(in_stream_TDEST),
    .vld_in(in_stream_TVALID),
    .ack_in(regslice_both_in_stream_V_dest_V_U_ack_in),
    .data_out(in_stream_TDEST_int_regslice),
    .vld_out(regslice_both_in_stream_V_dest_V_U_vld_out),
    .ack_out(in_stream_TREADY_int_regslice),
    .apdone_blk(regslice_both_in_stream_V_dest_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 32 ))
regslice_both_out_stream_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_TDATA_int_regslice),
    .vld_in(out_stream_TVALID_int_regslice),
    .ack_in(out_stream_TREADY_int_regslice),
    .data_out(out_stream_TDATA),
    .vld_out(regslice_both_out_stream_V_data_V_U_vld_out),
    .ack_out(out_stream_TREADY),
    .apdone_blk(regslice_both_out_stream_V_data_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out_stream_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_TKEEP_int_regslice),
    .vld_in(out_stream_TVALID_int_regslice),
    .ack_in(regslice_both_out_stream_V_keep_V_U_ack_in_dummy),
    .data_out(out_stream_TKEEP),
    .vld_out(regslice_both_out_stream_V_keep_V_U_vld_out),
    .ack_out(out_stream_TREADY),
    .apdone_blk(regslice_both_out_stream_V_keep_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out_stream_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_TSTRB_int_regslice),
    .vld_in(out_stream_TVALID_int_regslice),
    .ack_in(regslice_both_out_stream_V_strb_V_U_ack_in_dummy),
    .data_out(out_stream_TSTRB),
    .vld_out(regslice_both_out_stream_V_strb_V_U_vld_out),
    .ack_out(out_stream_TREADY),
    .apdone_blk(regslice_both_out_stream_V_strb_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 4 ))
regslice_both_out_stream_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_TUSER_int_regslice),
    .vld_in(out_stream_TVALID_int_regslice),
    .ack_in(regslice_both_out_stream_V_user_V_U_ack_in_dummy),
    .data_out(out_stream_TUSER),
    .vld_out(regslice_both_out_stream_V_user_V_U_vld_out),
    .ack_out(out_stream_TREADY),
    .apdone_blk(regslice_both_out_stream_V_user_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 1 ))
regslice_both_out_stream_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_TLAST_int_regslice),
    .vld_in(out_stream_TVALID_int_regslice),
    .ack_in(regslice_both_out_stream_V_last_V_U_ack_in_dummy),
    .data_out(out_stream_TLAST),
    .vld_out(regslice_both_out_stream_V_last_V_U_vld_out),
    .ack_out(out_stream_TREADY),
    .apdone_blk(regslice_both_out_stream_V_last_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 5 ))
regslice_both_out_stream_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_TID_int_regslice),
    .vld_in(out_stream_TVALID_int_regslice),
    .ack_in(regslice_both_out_stream_V_id_V_U_ack_in_dummy),
    .data_out(out_stream_TID),
    .vld_out(regslice_both_out_stream_V_id_V_U_vld_out),
    .ack_out(out_stream_TREADY),
    .apdone_blk(regslice_both_out_stream_V_id_V_U_apdone_blk)
);

hyperspectral_hw_wrapped_regslice_both #(
    .DataWidth( 5 ))
regslice_both_out_stream_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(out_stream_TDEST_int_regslice),
    .vld_in(out_stream_TVALID_int_regslice),
    .ack_in(regslice_both_out_stream_V_dest_V_U_ack_in_dummy),
    .data_out(out_stream_TDEST),
    .vld_out(regslice_both_out_stream_V_dest_V_U_vld_out),
    .ack_out(out_stream_TREADY),
    .apdone_blk(regslice_both_out_stream_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln15_fu_382_p2 == 1'd1))) begin
            grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_start_reg <= 1'b1;
        end else if ((grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_ready == 1'b1)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_start_reg <= 1'b1;
        end else if ((grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_ready == 1'b1)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state29)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_start_reg <= 1'b1;
        end else if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_ready == 1'b1)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_start_reg <= 1'b1;
        end else if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_ready == 1'b1)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (1'b1 == ap_NS_fsm_state2))) begin
            grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_start_reg <= 1'b1;
        end else if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_ready == 1'b1)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_start_reg <= 1'b1;
        end else if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_ready == 1'b1)) begin
            grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        c_fu_128 <= 32'd2139095039;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        c_fu_128 <= c_2_fu_645_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        empty_fu_132 <= grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_0_048_out;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        empty_fu_132 <= select_ln25_6_fu_637_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_2_fu_148 <= 2'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln15_fu_382_p2 == 1'd0))) begin
        i_2_fu_148 <= select_ln28_1_fu_420_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten23_fu_152 <= 12'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln15_fu_382_p2 == 1'd0))) begin
        indvar_flatten23_fu_152 <= add_ln15_1_fu_388_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        j_1_fu_144 <= 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln15_fu_382_p2 == 1'd0))) begin
        j_1_fu_144 <= add_ln16_fu_457_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        c_load_1_reg_828 <= c_fu_128;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        distance_reg_821 <= grp_fu_309_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        i_08_i_i639_fu_136 <= select_ln25_5_fu_629_p3;
        j_07_i_i641_fu_140 <= select_ln25_4_fu_621_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        i_08_i_i639_load_reg_847 <= i_08_i_i639_fu_136;
        j_07_i_i641_load_reg_852 <= j_07_i_i641_fu_140;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln15_fu_382_p2 == 1'd0))) begin
        icmp_ln25_1_reg_808 <= icmp_ln25_1_fu_452_p2;
        select_ln28_1_reg_798 <= select_ln28_1_fu_420_p3;
        select_ln28_reg_793 <= select_ln28_fu_412_p3;
        trunc_ln28_reg_803 <= trunc_ln28_fu_440_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        mul_ln16_reg_813 <= grp_fu_691_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        mul_ln19_reg_785 <= grp_fu_685_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
        select_ln44_2_loc_fu_160 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_3_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
        select_ln44_3_loc_fu_156 <= grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_select_ln44_3_out;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_done == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_done == 1'b0)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

always @ (*) begin
    if ((out_stream_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

always @ (*) begin
    if ((out_stream_TREADY_int_regslice == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_done == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_out_stream_V_data_V_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state35_blk = 1'b1;
    end else begin
        ap_ST_fsm_state35_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((regslice_both_out_stream_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state35))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((regslice_both_out_stream_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state35))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_857_ce = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_grp_fu_857_p_ce;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_857_ce = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_grp_fu_857_p_ce;
    end else begin
        grp_fu_857_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_fu_857_p0 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_grp_fu_857_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_857_p0 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_grp_fu_857_p_din0;
    end else begin
        grp_fu_857_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        image_address0 = grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        image_address0 = grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_image_r_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        image_address0 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_address0;
    end else begin
        image_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        image_address1 = grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_address1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        image_address1 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_address1;
    end else begin
        image_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        image_ce0 = grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        image_ce0 = grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_image_r_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        image_ce0 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_ce0;
    end else begin
        image_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        image_ce1 = grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_image_r_ce1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        image_ce1 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_ce1;
    end else begin
        image_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        image_we0 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_we0;
    end else begin
        image_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        image_we1 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_image_r_we1;
    end else begin
        image_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        in_stream_TREADY_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_in_stream_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        in_stream_TREADY_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_in_stream_TREADY;
    end else begin
        in_stream_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31))) begin
        out_stream_TDATA_blk_n = out_stream_TREADY_int_regslice;
    end else begin
        out_stream_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((out_stream_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        out_stream_TDATA_int_regslice = w_V_fu_680_p1;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        out_stream_TDATA_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TDATA;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        out_stream_TDATA_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TDATA;
    end else begin
        out_stream_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((out_stream_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        out_stream_TDEST_int_regslice = 5'd8;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        out_stream_TDEST_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TDEST;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        out_stream_TDEST_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TDEST;
    end else begin
        out_stream_TDEST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((out_stream_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        out_stream_TID_int_regslice = 5'd7;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        out_stream_TID_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TID;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        out_stream_TID_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TID;
    end else begin
        out_stream_TID_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((out_stream_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        out_stream_TKEEP_int_regslice = 4'd15;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        out_stream_TKEEP_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TKEEP;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        out_stream_TKEEP_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TKEEP;
    end else begin
        out_stream_TKEEP_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((out_stream_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        out_stream_TLAST_int_regslice = 1'd0;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        out_stream_TLAST_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TLAST;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        out_stream_TLAST_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TLAST;
    end else begin
        out_stream_TLAST_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((out_stream_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        out_stream_TSTRB_int_regslice = 4'd15;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        out_stream_TSTRB_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TSTRB;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        out_stream_TSTRB_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TSTRB;
    end else begin
        out_stream_TSTRB_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((out_stream_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        out_stream_TUSER_int_regslice = 4'd4;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        out_stream_TUSER_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TUSER;
    end else if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        out_stream_TUSER_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TUSER;
    end else begin
        out_stream_TUSER_int_regslice = 'bx;
    end
end

always @ (*) begin
    if (((out_stream_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        out_stream_TVALID_int_regslice = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        out_stream_TVALID_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TVALID;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        out_stream_TVALID_int_regslice = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TVALID;
    end else begin
        out_stream_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln15_fu_382_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state15))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((out_stream_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((out_stream_TREADY_int_regslice == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            if (((regslice_both_out_stream_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln15_1_fu_388_p2 = (indvar_flatten23_fu_152 + 12'd1);

assign add_ln15_fu_400_p2 = (i_2_fu_148 + 2'd1);

assign add_ln16_fu_457_p2 = (select_ln28_fu_412_p3 + 11'd1);

assign and_ln25_1_fu_567_p2 = (grp_fu_305_p2 & and_ln25_fu_561_p2);

assign and_ln25_fu_561_p2 = (or_ln25_2_fu_555_p2 & or_ln25_1_fu_537_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_NS_fsm_state2 = ap_NS_fsm[32'd1];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign bitcast_ln25_1_fu_508_p1 = c_load_1_reg_828;

assign bitcast_ln25_fu_491_p1 = distance_reg_821;

assign c_2_fu_645_p3 = ((and_ln25_1_fu_567_p2[0:0] == 1'b1) ? select_ln25_3_fu_615_p3 : c_load_1_reg_828);

assign empty_26_fu_352_p1 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_0_048_out[8:0];

assign grp_fu_685_p0 = (tmp_6_fu_356_p3 + trunc_ln19_fu_364_p1);

assign grp_fu_685_p1 = 19'd180;

assign grp_fu_691_p0 = grp_fu_691_p00;

assign grp_fu_691_p00 = tmp_s_fu_428_p3;

assign grp_fu_691_p1 = grp_fu_691_p10;

assign grp_fu_691_p10 = select_ln28_fu_412_p3;

assign grp_fu_691_p2 = 19'd180;

assign grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_start = grp_hyperspectral_hw_wrapped_Pipeline_L1_L2_L3_fu_250_ap_start_reg;

assign grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_start = grp_hyperspectral_hw_wrapped_Pipeline_L3_fu_257_ap_start_reg;

assign grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_start = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_ap_start_reg;

assign grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_113_6_fu_265_out_stream_TREADY = (out_stream_TREADY_int_regslice & ap_CS_fsm_state30);

assign grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_start = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_ap_start_reg;

assign grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_148_7_fu_285_out_stream_TREADY = (out_stream_TREADY_int_regslice & ap_CS_fsm_state34);

assign grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_start = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_84_2_VITIS_LOOP_85_s_fu_211_ap_start_reg;

assign grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_start = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_ap_start_reg;

assign icmp_ln15_fu_382_p2 = ((indvar_flatten23_fu_152 == 12'd2048) ? 1'b1 : 1'b0);

assign icmp_ln16_fu_406_p2 = ((j_1_fu_144 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln25_1_fu_452_p2 = ((zext_ln16_1_fu_448_p1 != grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_1_049_out) ? 1'b1 : 1'b0);

assign icmp_ln25_2_fu_525_p2 = ((tmp_3_fu_494_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln25_3_fu_531_p2 = ((trunc_ln25_fu_504_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_4_fu_543_p2 = ((tmp_4_fu_511_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln25_5_fu_549_p2 = ((trunc_ln25_1_fu_521_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln25_fu_573_p2 = ((zext_ln28_fu_485_p1 != empty_fu_132) ? 1'b1 : 1'b0);

assign in_stream_TREADY = regslice_both_in_stream_V_data_V_U_ack_in;

assign or_ln25_1_fu_537_p2 = (icmp_ln25_3_fu_531_p2 | icmp_ln25_2_fu_525_p2);

assign or_ln25_2_fu_555_p2 = (icmp_ln25_5_fu_549_p2 | icmp_ln25_4_fu_543_p2);

assign or_ln25_fu_579_p2 = (icmp_ln25_fu_573_p2 | icmp_ln25_1_reg_808);

assign out_stream_TVALID = regslice_both_out_stream_V_data_V_U_vld_out;

assign select_ln25_1_fu_599_p3 = ((or_ln25_fu_579_p2[0:0] == 1'b1) ? zext_ln28_1_fu_488_p1 : i_08_i_i639_fu_136);

assign select_ln25_2_fu_607_p3 = ((or_ln25_fu_579_p2[0:0] == 1'b1) ? empty_fu_132 : zext_ln28_1_fu_488_p1);

assign select_ln25_3_fu_615_p3 = ((or_ln25_fu_579_p2[0:0] == 1'b1) ? distance_reg_821 : c_load_1_reg_828);

assign select_ln25_4_fu_621_p3 = ((and_ln25_1_fu_567_p2[0:0] == 1'b1) ? select_ln25_fu_591_p3 : j_07_i_i641_fu_140);

assign select_ln25_5_fu_629_p3 = ((and_ln25_1_fu_567_p2[0:0] == 1'b1) ? select_ln25_1_fu_599_p3 : i_08_i_i639_fu_136);

assign select_ln25_6_fu_637_p3 = ((and_ln25_1_fu_567_p2[0:0] == 1'b1) ? select_ln25_2_fu_607_p3 : empty_fu_132);

assign select_ln25_fu_591_p3 = ((or_ln25_fu_579_p2[0:0] == 1'b1) ? zext_ln25_fu_587_p1 : j_07_i_i641_fu_140);

assign select_ln28_1_fu_420_p3 = ((icmp_ln16_fu_406_p2[0:0] == 1'b1) ? add_ln15_fu_400_p2 : i_2_fu_148);

assign select_ln28_fu_412_p3 = ((icmp_ln16_fu_406_p2[0:0] == 1'b1) ? 11'd0 : j_1_fu_144);

assign tmp_3_fu_494_p4 = {{bitcast_ln25_fu_491_p1[30:23]}};

assign tmp_4_fu_511_p4 = {{bitcast_ln25_1_fu_508_p1[30:23]}};

assign tmp_6_fu_356_p3 = {{empty_26_fu_352_p1}, {10'd0}};

assign tmp_s_fu_428_p3 = {{select_ln28_1_fu_420_p3}, {10'd0}};

assign trunc_ln19_fu_364_p1 = grp_hyperspectral_hw_wrapped_Pipeline_VITIS_LOOP_98_5_fu_230_refPixel_1_049_out[18:0];

assign trunc_ln25_1_fu_521_p1 = bitcast_ln25_1_fu_508_p1[22:0];

assign trunc_ln25_2_fu_584_p1 = select_ln28_reg_793[9:0];

assign trunc_ln25_fu_504_p1 = bitcast_ln25_fu_491_p1[22:0];

assign trunc_ln28_fu_440_p1 = select_ln28_1_fu_420_p3[0:0];

assign w_V_fu_680_p1 = c_fu_128;

assign zext_ln16_1_fu_448_p1 = select_ln28_fu_412_p3;

assign zext_ln25_fu_587_p1 = trunc_ln25_2_fu_584_p1;

assign zext_ln28_1_fu_488_p1 = trunc_ln28_reg_803;

assign zext_ln28_fu_485_p1 = select_ln28_1_reg_798;

endmodule //hyperspectral_hw_wrapped
