SIM:= iverilog
EG_NAME:=MDSA_bitonic

TB_BSV:= mdsa_bitonic_testbench
#TB_BSV:= bm4_testbench
#TB_BSV:= cae_testbench

TB_BSV_TOP:= mk_${TB_BSV}
