module sequence_generator (
    input wire clk,
    input wire reset_n,
    input wire enable,
    output reg [7:0] data
);

    reg [2:0] index;
    reg [7:0] sequence [0:7];

    initial begin
        sequence[0] = 8'hAF;
        sequence[1] = 8'hBC;
        sequence[2] = 8'hE2;
        sequence[3] = 8'h78;
        sequence[4] = 8'hFF;
        sequence[5] = 8'hE2;
        sequence[6] = 8'h0B;
        sequence[7] = 8'h8D;
    end

    always @(posedge clk or negedge reset_n) begin
        if (!reset_n) begin
            data <= 8'hAF; // Preload with the first value
            index <= 3'd0; // Start index
        end else if (enable) begin
            data <= sequence[index]; // Output current sequence value
            index <= index + 1; // Move to the next index
            if (index == 3'd7) begin
                index <= 3'd0; // Wrap around to the start
            end
        end
    end

endmodule