{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629155016783 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629155016783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 16 19:03:36 2021 " "Processing started: Mon Aug 16 19:03:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629155016783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155016783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c FinalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155016783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629155017093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629155017093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondsclock.v 1 1 " "Found 1 design units, including 1 entities, in source file secondsclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 secondsClock " "Found entity 1: secondsClock" {  } { { "secondsClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/secondsClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022010 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FinalProject.v(37) " "Verilog HDL information at FinalProject.v(37): always construct contains both blocking and non-blocking assignments" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 37 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1629155022011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex0 hex0 FinalProject.v(1) " "Verilog HDL Declaration information at FinalProject.v(1): object \"Hex0\" differs only in case from object \"hex0\" in the same scope" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629155022011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex1 hex1 FinalProject.v(1) " "Verilog HDL Declaration information at FinalProject.v(1): object \"Hex1\" differs only in case from object \"hex1\" in the same scope" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629155022011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex2 hex2 FinalProject.v(1) " "Verilog HDL Declaration information at FinalProject.v(1): object \"Hex2\" differs only in case from object \"hex2\" in the same scope" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629155022011 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hex3 hex3 FinalProject.v(1) " "Verilog HDL Declaration information at FinalProject.v(1): object \"Hex3\" differs only in case from object \"hex3\" in the same scope" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1629155022011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProject " "Found entity 1: FinalProject" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/sevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ovenclock.v 1 1 " "Found 1 design units, including 1 entities, in source file ovenclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 ovenClock " "Found entity 1: ovenClock" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022013 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "temp_input.v(7) " "Verilog HDL information at temp_input.v(7): always construct contains both blocking and non-blocking assignments" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 7 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1629155022013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temp_input.v 1 1 " "Found 1 design units, including 1 entities, in source file temp_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 temp_input " "Found entity 1: temp_input" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022013 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bakingState.v(10) " "Verilog HDL information at bakingState.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1629155022014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bakingstate.v 1 1 " "Found 1 design units, including 1 entities, in source file bakingstate.v" { { "Info" "ISGN_ENTITY_NAME" "1 bakingState " "Found entity 1: bakingState" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fastclock.v 1 1 " "Found 1 design units, including 1 entities, in source file fastclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 fastClock " "Found entity 1: fastClock" {  } { { "fastClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/fastClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock FinalProject.v(8) " "Verilog HDL Implicit Net warning at FinalProject.v(8): created implicit net for \"clock\"" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock temp_input.v(5) " "Verilog HDL Implicit Net warning at temp_input.v(5): created implicit net for \"clock\"" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022015 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock bakingState.v(7) " "Verilog HDL Implicit Net warning at bakingState.v(7): created implicit net for \"clock\"" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022015 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProject " "Elaborating entity \"FinalProject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629155022072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FinalProject.v(57) " "Verilog HDL assignment warning at FinalProject.v(57): truncated value with size 32 to match size of target (10)" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022073 "|FinalProject"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FinalProject.v(71) " "Verilog HDL assignment warning at FinalProject.v(71): truncated value with size 32 to match size of target (10)" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022073 "|FinalProject"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secondsClock secondsClock:clock1 " "Elaborating entity \"secondsClock\" for hierarchy \"secondsClock:clock1\"" {  } { { "FinalProject.v" "clock1" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022073 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 secondsClock.v(6) " "Verilog HDL assignment warning at secondsClock.v(6): truncated value with size 32 to match size of target (25)" {  } { { "secondsClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/secondsClock.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022074 "|FinalProject|secondsClock:clock1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ovenClock ovenClock:ovenClk " "Elaborating entity \"ovenClock\" for hierarchy \"ovenClock:ovenClk\"" {  } { { "FinalProject.v" "ovenClk" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022074 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "secondCount ovenClock.v(3) " "Verilog HDL or VHDL warning at ovenClock.v(3): object \"secondCount\" assigned a value but never read" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1629155022075 "|FinalProject|ovenClock:ovenClk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ovenClock.v(23) " "Verilog HDL assignment warning at ovenClock.v(23): truncated value with size 32 to match size of target (4)" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022075 "|FinalProject|ovenClock:ovenClk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ovenClock.v(26) " "Verilog HDL assignment warning at ovenClock.v(26): truncated value with size 32 to match size of target (4)" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022075 "|FinalProject|ovenClock:ovenClk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ovenClock.v(29) " "Verilog HDL assignment warning at ovenClock.v(29): truncated value with size 32 to match size of target (4)" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022075 "|FinalProject|ovenClock:ovenClk"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ovenClock.v(32) " "Verilog HDL assignment warning at ovenClock.v(32): truncated value with size 32 to match size of target (4)" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022075 "|FinalProject|ovenClock:ovenClk"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Hex0 ovenClock.v(1) " "Output port \"Hex0\" at ovenClock.v(1) has no driver" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629155022075 "|FinalProject|ovenClock:ovenClk"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Hex1 ovenClock.v(1) " "Output port \"Hex1\" at ovenClock.v(1) has no driver" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629155022075 "|FinalProject|ovenClock:ovenClk"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Hex2 ovenClock.v(1) " "Output port \"Hex2\" at ovenClock.v(1) has no driver" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629155022075 "|FinalProject|ovenClock:ovenClk"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Hex3 ovenClock.v(1) " "Output port \"Hex3\" at ovenClock.v(1) has no driver" {  } { { "ovenClock.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/ovenClock.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629155022075 "|FinalProject|ovenClock:ovenClk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_input temp_input:tmp_in " "Elaborating entity \"temp_input\" for hierarchy \"temp_input:tmp_in\"" {  } { { "FinalProject.v" "tmp_in" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temp_input.v(17) " "Verilog HDL assignment warning at temp_input.v(17): truncated value with size 32 to match size of target (4)" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022076 "|FinalProject|temp_input:tmp_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temp_input.v(23) " "Verilog HDL assignment warning at temp_input.v(23): truncated value with size 32 to match size of target (4)" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022076 "|FinalProject|temp_input:tmp_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temp_input.v(29) " "Verilog HDL assignment warning at temp_input.v(29): truncated value with size 32 to match size of target (4)" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022076 "|FinalProject|temp_input:tmp_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temp_input.v(41) " "Verilog HDL assignment warning at temp_input.v(41): truncated value with size 32 to match size of target (4)" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022076 "|FinalProject|temp_input:tmp_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temp_input.v(47) " "Verilog HDL assignment warning at temp_input.v(47): truncated value with size 32 to match size of target (4)" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022076 "|FinalProject|temp_input:tmp_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temp_input.v(53) " "Verilog HDL assignment warning at temp_input.v(53): truncated value with size 32 to match size of target (4)" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022077 "|FinalProject|temp_input:tmp_in"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 temp_input.v(59) " "Verilog HDL assignment warning at temp_input.v(59): truncated value with size 32 to match size of target (4)" {  } { { "temp_input.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/temp_input.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022077 "|FinalProject|temp_input:tmp_in"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bakingState bakingState:bake " "Elaborating entity \"bakingState\" for hierarchy \"bakingState:bake\"" {  } { { "FinalProject.v" "bake" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022084 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bakingState.v(15) " "Verilog HDL assignment warning at bakingState.v(15): truncated value with size 32 to match size of target (10)" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022085 "|FinalProject|bakingState:bake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bakingState.v(20) " "Verilog HDL assignment warning at bakingState.v(20): truncated value with size 32 to match size of target (4)" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022085 "|FinalProject|bakingState:bake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bakingState.v(21) " "Verilog HDL assignment warning at bakingState.v(21): truncated value with size 32 to match size of target (4)" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022085 "|FinalProject|bakingState:bake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bakingState.v(22) " "Verilog HDL assignment warning at bakingState.v(22): truncated value with size 32 to match size of target (4)" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022085 "|FinalProject|bakingState:bake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bakingState.v(23) " "Verilog HDL assignment warning at bakingState.v(23): truncated value with size 32 to match size of target (4)" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022085 "|FinalProject|bakingState:bake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bakingState.v(35) " "Verilog HDL assignment warning at bakingState.v(35): truncated value with size 32 to match size of target (10)" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022085 "|FinalProject|bakingState:bake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bakingState.v(37) " "Verilog HDL assignment warning at bakingState.v(37): truncated value with size 32 to match size of target (4)" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022085 "|FinalProject|bakingState:bake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bakingState.v(38) " "Verilog HDL assignment warning at bakingState.v(38): truncated value with size 32 to match size of target (4)" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022085 "|FinalProject|bakingState:bake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bakingState.v(39) " "Verilog HDL assignment warning at bakingState.v(39): truncated value with size 32 to match size of target (4)" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022085 "|FinalProject|bakingState:bake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 bakingState.v(46) " "Verilog HDL assignment warning at bakingState.v(46): truncated value with size 32 to match size of target (10)" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022085 "|FinalProject|bakingState:bake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bakingState.v(49) " "Verilog HDL assignment warning at bakingState.v(49): truncated value with size 32 to match size of target (4)" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022085 "|FinalProject|bakingState:bake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bakingState.v(50) " "Verilog HDL assignment warning at bakingState.v(50): truncated value with size 32 to match size of target (4)" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022085 "|FinalProject|bakingState:bake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bakingState.v(51) " "Verilog HDL assignment warning at bakingState.v(51): truncated value with size 32 to match size of target (4)" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1629155022085 "|FinalProject|bakingState:bake"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg sevenSeg:Seg0 " "Elaborating entity \"sevenSeg\" for hierarchy \"sevenSeg:Seg0\"" {  } { { "FinalProject.v" "Seg0" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022086 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bakingState:bake\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bakingState:bake\|Mod2\"" {  } { { "bakingState.v" "Mod2" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155022318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bakingState:bake\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bakingState:bake\|Mod3\"" {  } { { "bakingState.v" "Mod3" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155022318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bakingState:bake\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bakingState:bake\|Mod4\"" {  } { { "bakingState.v" "Mod4" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155022318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bakingState:bake\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bakingState:bake\|Div3\"" {  } { { "bakingState.v" "Div3" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155022318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bakingState:bake\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bakingState:bake\|Div4\"" {  } { { "bakingState.v" "Div4" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155022318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bakingState:bake\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bakingState:bake\|Mod5\"" {  } { { "bakingState.v" "Mod5" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155022318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bakingState:bake\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bakingState:bake\|Div2\"" {  } { { "bakingState.v" "Div2" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155022318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bakingState:bake\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bakingState:bake\|Mod0\"" {  } { { "bakingState.v" "Mod0" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155022318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bakingState:bake\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bakingState:bake\|Div5\"" {  } { { "bakingState.v" "Div5" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155022318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bakingState:bake\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bakingState:bake\|Mod6\"" {  } { { "bakingState.v" "Mod6" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155022318 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bakingState:bake\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bakingState:bake\|Div1\"" {  } { { "bakingState.v" "Div1" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155022318 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "FinalProject.v" "Mult0" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 57 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155022318 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1629155022318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bakingState:bake\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"bakingState:bake\|lpm_divide:Mod2\"" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bakingState:bake\|lpm_divide:Mod2 " "Instantiated megafunction \"bakingState:bake\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022342 ""}  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629155022342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rll " "Found entity 1: lpm_divide_rll" {  } { { "db/lpm_divide_rll.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_rll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_uhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bakingState:bake\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"bakingState:bake\|lpm_divide:Mod3\"" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bakingState:bake\|lpm_divide:Mod3 " "Instantiated megafunction \"bakingState:bake\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022457 ""}  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629155022457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akl " "Found entity 1: lpm_divide_akl" {  } { { "db/lpm_divide_akl.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_akl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_see.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_see " "Found entity 1: alt_u_div_see" {  } { { "db/alt_u_div_see.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_see.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bakingState:bake\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"bakingState:bake\|lpm_divide:Mod4\"" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bakingState:bake\|lpm_divide:Mod4 " "Instantiated megafunction \"bakingState:bake\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022499 ""}  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629155022499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lll " "Found entity 1: lpm_divide_lll" {  } { { "db/lpm_divide_lll.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_lll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_ihe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bakingState:bake\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"bakingState:bake\|lpm_divide:Div3\"" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022542 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bakingState:bake\|lpm_divide:Div3 " "Instantiated megafunction \"bakingState:bake\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022542 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022542 ""}  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629155022542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7sl " "Found entity 1: lpm_divide_7sl" {  } { { "db/lpm_divide_7sl.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_7sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bakingState:bake\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"bakingState:bake\|lpm_divide:Div4\"" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bakingState:bake\|lpm_divide:Div4 " "Instantiated megafunction \"bakingState:bake\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022571 ""}  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629155022571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_itl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bakingState:bake\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"bakingState:bake\|lpm_divide:Div2\"" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bakingState:bake\|lpm_divide:Div2 " "Instantiated megafunction \"bakingState:bake\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022603 ""}  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629155022603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_otl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bakingState:bake\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"bakingState:bake\|lpm_divide:Mod0\"" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bakingState:bake\|lpm_divide:Mod0 " "Instantiated megafunction \"bakingState:bake\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022632 ""}  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629155022632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pll " "Found entity 1: lpm_divide_pll" {  } { { "db/lpm_divide_pll.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_pll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_qhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bakingState:bake\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"bakingState:bake\|lpm_divide:Div5\"" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bakingState:bake\|lpm_divide:Div5 " "Instantiated megafunction \"bakingState:bake\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022691 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022691 ""}  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629155022691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_ltl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_ohe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bakingState:bake\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bakingState:bake\|lpm_divide:Div1\"" {  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bakingState:bake\|lpm_divide:Div1 " "Instantiated megafunction \"bakingState:bake\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022738 ""}  } { { "bakingState.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/bakingState.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629155022738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mtl " "Found entity 1: lpm_divide_mtl" {  } { { "db/lpm_divide_mtl.tdf" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/lpm_divide_mtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629155022762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155022762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1629155022781 ""}  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1629155022781 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022800 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022810 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 57 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155022819 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1629155023038 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[6\] VCC " "Pin \"Hex4\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629155023209 "|FinalProject|Hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[5\] VCC " "Pin \"Hex4\[5\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629155023209 "|FinalProject|Hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[4\] VCC " "Pin \"Hex4\[4\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629155023209 "|FinalProject|Hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[3\] VCC " "Pin \"Hex4\[3\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629155023209 "|FinalProject|Hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[2\] VCC " "Pin \"Hex4\[2\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629155023209 "|FinalProject|Hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[1\] VCC " "Pin \"Hex4\[1\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629155023209 "|FinalProject|Hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex4\[0\] VCC " "Pin \"Hex4\[0\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629155023209 "|FinalProject|Hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[6\] VCC " "Pin \"Hex5\[6\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629155023209 "|FinalProject|Hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[5\] VCC " "Pin \"Hex5\[5\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629155023209 "|FinalProject|Hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[4\] VCC " "Pin \"Hex5\[4\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629155023209 "|FinalProject|Hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[3\] VCC " "Pin \"Hex5\[3\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629155023209 "|FinalProject|Hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[2\] VCC " "Pin \"Hex5\[2\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629155023209 "|FinalProject|Hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[1\] VCC " "Pin \"Hex5\[1\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629155023209 "|FinalProject|Hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Hex5\[0\] VCC " "Pin \"Hex5\[0\]\" is stuck at VCC" {  } { { "FinalProject.v" "" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/FinalProject.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629155023209 "|FinalProject|Hex5[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1629155023209 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1629155023257 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1629155023564 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "bakingState:bake\|lpm_divide:Mod5\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"bakingState:bake\|lpm_divide:Mod5\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_6_result_int\[0\]~10" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_ihe.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155023569 ""} { "Info" "ISCL_SCL_CELL_NAME" "bakingState:bake\|lpm_divide:Mod5\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"bakingState:bake\|lpm_divide:Mod5\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_7_result_int\[0\]~10" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_ihe.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155023569 ""} { "Info" "ISCL_SCL_CELL_NAME" "bakingState:bake\|lpm_divide:Mod5\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"bakingState:bake\|lpm_divide:Mod5\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_8_result_int\[0\]~10" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_ihe.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155023569 ""} { "Info" "ISCL_SCL_CELL_NAME" "bakingState:bake\|lpm_divide:Mod6\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"bakingState:bake\|lpm_divide:Mod6\|lpm_divide_lll:auto_generated\|sign_div_unsign_klh:divider\|alt_u_div_ihe:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_ihe.tdf" "add_sub_9_result_int\[0\]~0" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_ihe.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155023569 ""} { "Info" "ISCL_SCL_CELL_NAME" "bakingState:bake\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_25_result_int\[1\]~12 " "Logic cell \"bakingState:bake\|lpm_divide:Div2\|lpm_divide_otl:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_uhe:divider\|add_sub_25_result_int\[1\]~12\"" {  } { { "db/alt_u_div_uhe.tdf" "add_sub_25_result_int\[1\]~12" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_uhe.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155023569 ""} { "Info" "ISCL_SCL_CELL_NAME" "bakingState:bake\|lpm_divide:Mod0\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0 " "Logic cell \"bakingState:bake\|lpm_divide:Mod0\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_31_result_int\[0\]~0\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_31_result_int\[0\]~0" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_qhe.tdf" 152 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155023569 ""} { "Info" "ISCL_SCL_CELL_NAME" "bakingState:bake\|lpm_divide:Mod0\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"bakingState:bake\|lpm_divide:Mod0\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_qhe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155023569 ""} { "Info" "ISCL_SCL_CELL_NAME" "bakingState:bake\|lpm_divide:Mod0\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"bakingState:bake\|lpm_divide:Mod0\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_qhe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155023569 ""} { "Info" "ISCL_SCL_CELL_NAME" "bakingState:bake\|lpm_divide:Mod0\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"bakingState:bake\|lpm_divide:Mod0\|lpm_divide_pll:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_qhe.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155023569 ""} { "Info" "ISCL_SCL_CELL_NAME" "bakingState:bake\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10 " "Logic cell \"bakingState:bake\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_28_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_28_result_int\[0\]~10" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_qhe.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155023569 ""} { "Info" "ISCL_SCL_CELL_NAME" "bakingState:bake\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10 " "Logic cell \"bakingState:bake\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_29_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_29_result_int\[0\]~10" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_qhe.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155023569 ""} { "Info" "ISCL_SCL_CELL_NAME" "bakingState:bake\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10 " "Logic cell \"bakingState:bake\|lpm_divide:Div1\|lpm_divide_mtl:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_qhe:divider\|add_sub_30_result_int\[0\]~10\"" {  } { { "db/alt_u_div_qhe.tdf" "add_sub_30_result_int\[0\]~10" { Text "E:/Advanced Digital Circuit Design/OvenSimulator/db/alt_u_div_qhe.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1629155023569 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1629155023569 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Advanced Digital Circuit Design/OvenSimulator/output_files/FinalProject.map.smsg " "Generated suppressed messages file E:/Advanced Digital Circuit Design/OvenSimulator/output_files/FinalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155023593 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629155023675 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629155023675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1109 " "Implemented 1109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629155023725 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629155023725 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1058 " "Implemented 1058 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1629155023725 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629155023725 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629155023741 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 16 19:03:43 2021 " "Processing ended: Mon Aug 16 19:03:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629155023741 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629155023741 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629155023741 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629155023741 ""}
