// Seed: 1900850886
module module_0 ();
  id_1 :
  assert property (@(1) 1'h0 && "" && id_1 || id_1 == 1)
  else;
endmodule
module module_1 (
    id_1#(
        .id_2(1'b0),
        .id_3(1),
        .id_4(id_3),
        .id_5(1'b0),
        .id_6(id_6 <-> id_1),
        .id_7(id_3)
    ),
    id_8,
    id_9,
    id_10
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_11;
  xor primCall (id_3, id_4, id_5, id_6, id_7, id_8, id_9);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
