****** production report begin ******
  Started at: 20250121 103803
  Testflow execution   
  device           : TP
  DUT_path         :  /tmp
  testflow         : jtag_access.ttf.ttf
  userprocedure    : 
******* begin testflow report data : *******

INFO: (dataformatter) Using STDF config file:  /etc/opt/hp93000/soc/datalog/formatter.stdf.main.conf

RDI generates Configure template file :/home/ibm93k/ibm_test_programs/FT_REV2/ibm_np_jul/ibm_np/TP/testmethod/RDI_Configure.Template


**************************
SmartRDI version : 7.10.6.0
**************************

External Utility Supply powered On.
All DPS disconnected
All DPS connected
All DPS disconnected
digital pins and mux pins all relays disconnected

vdd_core            	:	0.099654 	V

vcs_pll             	:	0.0498123 	V
vcs_pm_1            	:	0.0500859 	V
vcs_pm_2            	:	0.0500782 	V
vdd_io_clk          	:	0.0500365 	V
vdd_pll             	:	0.049893 	V

vcsio_pll           	:	0.0500576  	V
vcsio_ts            	:	0.0500844  	V
vcsio_vs_1          	:	0.0499223  	V
vcsio_vs_2          	:	0.0502374  	V
vddio_io_clk        	:	0.0499632  	V
vddio_pll           	:	0.050041  	V
vddio_rx            	:	0.0500662  	V
vddio_tx            	:	0.0501281  	V
vdd_mux             	:	0.0500795 	V

vss_mux             	:	3.8579e-05 	V
vcsio_ef_1          	:	6.2938e-05 	V
vcsio_ef_2          	:	-1.8219e-05 	V

Current Measured at power up for DPS Pins:

Current - vdd_core 	:	 1.09055 	A
Current - vddio_tx 	:	 0.113091 	mA
Current - vddio_rx 	:	 0.246578 	mA
Current - vdd_mux 	:	 0.0388334 	mA
Current - vss_mux 	:	 0.116126 	mA

All DPS connected
All DPS disconnected

Data logging for supply short test:

supply_short_vcs_pll            :  Force 50 mV Meas Current : 0.0204589  	mA
supply_short_vcs_pm_1           :  Force 50 mV Meas Current : 0.0375083  	mA
supply_short_vcs_pm_2           :  Force 50 mV Meas Current : 0.0347838  	mA
supply_short_vcsio_pll          :  Force 50 mV Meas Current : 0.000891426  	mA
supply_short_vcsio_ts           :  Force 50 mV Meas Current : 0.00857382  	mA
supply_short_vcsio_vs_1         :  Force 50 mV Meas Current : -0.00152213  	mA
supply_short_vcsio_vs_2         :  Force 50 mV Meas Current : 0.00215676  	mA
supply_short_vdd_io_clk         :  Force 50 mV Meas Current : 0.0203683  	mA
supply_short_vdd_pll            :  Force 50 mV Meas Current : 0.0199598  	mA
supply_short_vddio_io_clk       :  Force 50 mV Meas Current : 0.000635764  	mA
supply_short_vddio_pll          :  Force 50 mV Meas Current : -0.00452724  	mA
supply_short_vddio_rx           :  Force 50 mV Meas Current : 0.121011  	mA
supply_short_vddio_tx           :  Force 50 mV Meas Current : 0.113091  	mA

supply_short_vdd_core           :  Force 50 mV Meas Current : 759.391	mA
All DPS connected
All DPS disconnected


Continuity_Direct_Pos Datalog : 

cont_row_even_col_even_ : io_req_pad_size_0                    : Measured Value: 0.74674  V
cont_row_even_col_even_ : io_req_pad_data_30                   : Measured Value: 0.746586  V
cont_row_even_col_even_ : io_req_pad_data_13                   : Measured Value: 0.746518  V
cont_row_even_col_even_ : io_req_pad_addr_5                    : Measured Value: 0.746575  V
cont_row_even_col_even_ : io_req_pad_size_1                    : Measured Value: 0.74674  V
cont_row_even_col_even_ : io_req_pad_addr_9                    : Measured Value: 0.74647  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_4            : Measured Value: 0.278182  V
cont_row_even_col_even_ : io_req_pad_data_8                    : Measured Value: 0.74672  V
cont_row_even_col_even_ : io_req_pad_data_4                    : Measured Value: 0.746834  V
cont_row_even_col_even_ : io_rsp_pad_data_30                   : Measured Value: 0.279341  V
cont_row_even_col_even_ : io_rsp_pad_data_26                   : Measured Value: 0.278138  V
cont_row_even_col_even_ : io_req_pad_data_18                   : Measured Value: 0.746473  V
cont_row_even_col_even_ : io_req_pad_addr_8                    : Measured Value: 0.746703  V
cont_row_even_col_even_ : io_req_pad_addr_4                    : Measured Value: 0.746708  V
cont_row_even_col_even_ : io_rsp_pad_data_21                   : Measured Value: 0.277625  V
cont_row_even_col_even_ : io_req_pad_data_1                    : Measured Value: 0.746248  V
cont_row_even_col_even_ : tap_tck_pad_i                        : Measured Value: 0.746532  V
cont_row_even_col_even_ : io_rsp_pad_size_1                    : Measured Value: 0.280252  V
cont_row_even_col_even_ : tap_tdi_pad_i                        : Measured Value: 0.746413  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_2            : Measured Value: 0.279018  V
cont_row_even_col_even_ : io_rsp_pad_addr_valid                : Measured Value: 0.280088  V
cont_row_even_col_even_ : io_rsp_pad_data_7                    : Measured Value: 0.278695  V
cont_row_even_col_even_ : io_req_pad_addr_2                    : Measured Value: 0.746416  V
cont_row_even_col_even_ : io_req_pad_addr_15                   : Measured Value: 0.746419  V
cont_row_even_col_even_ : pmon_d_clk0_pad_o                    : Measured Value: 0.284377  V
cont_row_even_col_even_ : io_rsp_pad_data_18                   : Measured Value: 0.278657  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_8            : Measured Value: 0.279201  V
cont_row_even_col_even_ : io_rsp_pad_data_14                   : Measured Value: 0.281379  V
cont_row_even_col_even_ : io_req_pad_data_20                   : Measured Value: 0.746453  V
cont_row_even_col_even_ : tap_rstn_pad_i                       : Measured Value: 0.746242  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_12           : Measured Value: 0.27815  V
cont_row_even_col_even_ : io_req_pad_addr_24                   : Measured Value: 0.746632  V
cont_row_even_col_even_ : dft_1500_shiftwr_pad_i               : Measured Value: 0.746486  V
cont_row_even_col_even_ : dft_1500_wrstn_pad_i                 : Measured Value: 0.746593  V
cont_row_even_col_even_ : io_req_pad_addr_12                   : Measured Value: 0.74649  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_12            : Measured Value: 0.746576  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_1             : Measured Value: 0.746689  V
cont_row_even_col_even_ : dft_scan_lpg2_pad_i                  : Measured Value: 0.746493  V
cont_row_even_col_even_ : io_clk_pad_i                         : Measured Value: 0.746542  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_10           : Measured Value: 0.279935  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_14           : Measured Value: 0.279636  V
cont_row_even_col_even_ : io_req_pad_data_27                   : Measured Value: 0.746501  V
cont_row_even_col_even_ : dft_1500_selectwr_pad_i              : Measured Value: 0.746673  V
cont_row_even_col_even_ : dft_pmbist_pmbist_mode_pad_i         : Measured Value: 0.74649  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_11            : Measured Value: 0.746523  V
cont_row_even_col_even_ : io_req_pad_addr_21                   : Measured Value: 0.746473  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_0             : Measured Value: 0.746436  V
cont_row_even_col_even_ : dft_scan_ss1_pad_i                   : Measured Value: 0.746644  V
cont_row_even_col_even_ : io_ddr_enable_pad_i                  : Measured Value: 0.746453  V
cont_row_even_col_even_ : io_rsp_pad_data_3                    : Measured Value: 0.280174  V
cont_row_even_col_even_ : int_data_pad_4                       : Measured Value: 0.280168  V
cont_row_even_col_even_ : int_data_pad_2                       : Measured Value: 0.278436  V
cont_row_even_col_even_ : io_rsp_pad_data_19                   : Measured Value: 0.278885  V
cont_row_even_col_even_ : io_rsp_pad_data_23                   : Measured Value: 0.277917  V
cont_row_even_col_even_ : dft_pmbist_pmda_tck_pad_i            : Measured Value: 0.74673  V
cont_row_even_col_even_ : global_chip_reset_pad_i              : Measured Value: 0.746656  V
cont_row_even_col_even_ : pll_d_clk_pad_o                      : Measured Value: 0.280624  V
cont_row_even_col_even_ : dft_pmbist_pmda_ovfl_pad_o           : Measured Value: 0.279877  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_7            : Measured Value: 0.279322  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_3            : Measured Value: 0.278751  V
cont_row_even_col_even_ : dft_pmbist_pmda_tdo_pad_o            : Measured Value: 0.280137  V
cont_row_even_col_even_ : io_req_pad_data_14                   : Measured Value: 0.74637  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_4             : Measured Value: 0.746582  V
cont_row_even_col_even_ : dft_scan_cmle_pad_i                  : Measured Value: 0.746547  V
cont_row_even_col_even_ : reserved_in_pad_i_0                  : Measured Value: 0.74637  V
cont_row_even_col_even_ : dft_opcg_trigger_pad_i               : Measured Value: 0.746379  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_15           : Measured Value: 0.279227  V
cont_row_even_col_even_ : machine_init_done_pad_o              : Measured Value: 0.278322  V
cont_row_even_col_even_ : pll_a_out_pad_ao                     : Measured Value: 0.741529  V
cont_row_even_col_even_ : io_req_pad_data_valid                : Measured Value: 0.74682  V
cont_row_even_col_even_ : pllset_pad_i_3                       : Measured Value: 0.74654  V
cont_row_even_col_even_ : vsen_test0_pad_o                     : Measured Value: 0.283232  V
cont_row_even_col_even_ : drive_pad_i_0                        : Measured Value: 0.746525  V


cont_row_even_col_odd_ : io_rsp_pad_rsp_type                  : Measured Value: 0.279825  V
cont_row_even_col_odd_ : io_req_pad_data_25                   : Measured Value: 0.746513  V
cont_row_even_col_odd_ : io_req_pad_addr_valid                : Measured Value: 0.746672  V
cont_row_even_col_odd_ : io_req_pad_addr_18                   : Measured Value: 0.746558  V
cont_row_even_col_odd_ : io_rsp_pad_data_24                   : Measured Value: 0.278289  V
cont_row_even_col_odd_ : io_rsp_pad_bus_rd_error              : Measured Value: 0.27932  V
cont_row_even_col_odd_ : io_rsp_pad_data_20                   : Measured Value: 0.279307  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_0            : Measured Value: 0.278847  V
cont_row_even_col_odd_ : io_rsp_pad_data_0                    : Measured Value: 0.281377  V
cont_row_even_col_odd_ : io_req_pad_data_12                   : Measured Value: 0.74664  V
cont_row_even_col_odd_ : io_req_pad_addr_22                   : Measured Value: 0.746533  V
cont_row_even_col_odd_ : io_req_pad_data_11                   : Measured Value: 0.74655  V
cont_row_even_col_odd_ : io_req_pad_addr_1                    : Measured Value: 0.746299  V
cont_row_even_col_odd_ : io_req_pad_data_10                   : Measured Value: 0.74651  V
cont_row_even_col_odd_ : io_req_pad_data_21                   : Measured Value: 0.746535  V
cont_row_even_col_odd_ : io_req_pad_data_19                   : Measured Value: 0.746624  V
cont_row_even_col_odd_ : dft_1500_wrck_pad_i                  : Measured Value: 0.746673  V
cont_row_even_col_odd_ : io_req_pad_addr_25                   : Measured Value: 0.746518  V
cont_row_even_col_odd_ : io_rsp_pad_data_11                   : Measured Value: 0.280132  V
cont_row_even_col_odd_ : dft_pmbist_pmda_tdi_pad_i            : Measured Value: 0.74673  V
cont_row_even_col_odd_ : dft_scan_scan_in_pad_i_7             : Measured Value: 0.746453  V
cont_row_even_col_odd_ : ref_clk_pad_i                        : Measured Value: 0.746258  V
cont_row_even_col_odd_ : io_rsp_pad_data_8                    : Measured Value: 0.281168  V
cont_row_even_col_odd_ : pll_fail_pad_o                       : Measured Value: 0.280395  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_11           : Measured Value: 0.279796  V
cont_row_even_col_odd_ : dft_scan_cme_pad_i                   : Measured Value: 0.746587  V
cont_row_even_col_odd_ : dft_opcg_load_en_pad_i               : Measured Value: 0.746564  V
cont_row_even_col_odd_ : pll_reg_async_reset_n_pad_i          : Measured Value: 0.746419  V
cont_row_even_col_odd_ : int_data_pad_3                       : Measured Value: 0.279378  V
cont_row_even_col_odd_ : int_data_pad_0                       : Measured Value: 0.278714  V
cont_row_even_col_odd_ : dft_scan_rst_n_pad_i                 : Measured Value: 0.746764  V
cont_row_even_col_odd_ : dft_scan_misr_select_pad_i           : Measured Value: 0.746547  V
cont_row_even_col_odd_ : tap_tdo_pad_o                        : Measured Value: 0.280128  V
cont_row_even_col_odd_ : dft_pmbist_pmda_done_pad_o           : Measured Value: 0.279947  V
cont_row_even_col_odd_ : io_rsp_pad_accept1                   : Measured Value: 0.746436  V
cont_row_even_col_odd_ : interrupt_req_pad_o_ack              : Measured Value: 0.746525  V


cont_row_odd_col_even_ : io_rsp_pad_data_25                   : Measured Value: 0.278188  V
cont_row_odd_col_even_ : io_req_pad_addr_0                    : Measured Value: 0.746361  V
cont_row_odd_col_even_ : io_req_pad_addr_19                   : Measured Value: 0.746569  V
cont_row_odd_col_even_ : io_req_pad_addr_13                   : Measured Value: 0.746359  V
cont_row_odd_col_even_ : io_req_pad_data_29                   : Measured Value: 0.746586  V
cont_row_odd_col_even_ : io_req_pad_data_0                    : Measured Value: 0.746418  V
cont_row_odd_col_even_ : io_rsp_pad_data_16                   : Measured Value: 0.27848  V
cont_row_odd_col_even_ : io_req_pad_addr_11                   : Measured Value: 0.74676  V
cont_row_odd_col_even_ : io_rsp_pad_data_28                   : Measured Value: 0.279107  V
cont_row_odd_col_even_ : io_req_pad_addr_6                    : Measured Value: 0.746573  V
cont_row_odd_col_even_ : tap_tms_pad_i                        : Measured Value: 0.746305  V
cont_row_odd_col_even_ : io_rsp_pad_data_valid                : Measured Value: 0.279847  V
cont_row_odd_col_even_ : io_req_pad_addr_26                   : Measured Value: 0.746721  V
cont_row_odd_col_even_ : dft_1500_ws_pad_i                    : Measured Value: 0.746547  V
cont_row_odd_col_even_ : io_req_pad_data_26                   : Measured Value: 0.746592  V
cont_row_odd_col_even_ : io_req_pad_addr_23                   : Measured Value: 0.74682  V
cont_row_odd_col_even_ : io_req_pad_addr_28                   : Measured Value: 0.746533  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_9             : Measured Value: 0.746592  V
cont_row_odd_col_even_ : io_req_pad_data_31                   : Measured Value: 0.746493  V
cont_row_odd_col_even_ : io_rsp_pad_data_6                    : Measured Value: 0.27889  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_9            : Measured Value: 0.279113  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_1            : Measured Value: 0.280056  V
cont_row_odd_col_even_ : dft_pmbist_pmda_rst_pad_i            : Measured Value: 0.746764  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_8             : Measured Value: 0.746433  V
cont_row_odd_col_even_ : io_rsp_pad_data_27                   : Measured Value: 0.279732  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_10            : Measured Value: 0.74658  V
cont_row_odd_col_even_ : pll_async_reset_n_pad_i              : Measured Value: 0.746533  V
cont_row_odd_col_even_ : io_rsp_pad_data_15                   : Measured Value: 0.278202  V
cont_row_odd_col_even_ : io_req_pad_data_24                   : Measured Value: 0.746483  V
cont_row_odd_col_even_ : machine_init_ctrl_pad_i_1            : Measured Value: 0.74637  V
cont_row_odd_col_even_ : io_rsp_pad_data_2                    : Measured Value: 0.280111  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_13           : Measured Value: 0.279897  V
cont_row_odd_col_even_ : tsen_test_o_pad_o                    : Measured Value: 0.281794  V
cont_row_odd_col_even_ : dft_pmbist_ret_pause_active_pad_o    : Measured Value: 0.278821  V


cont_row_odd_col_odd_ : io_rsp_pad_accept0                   : Measured Value: 0.746843  V
cont_row_odd_col_odd_ : io_req_pad_data_17                   : Measured Value: 0.746502  V
cont_row_odd_col_odd_ : io_req_pad_data_9                    : Measured Value: 0.746632  V
cont_row_odd_col_odd_ : io_req_pad_accept0                   : Measured Value: 0.280337  V
cont_row_odd_col_odd_ : reserved_out_pad_o_0                 : Measured Value: 0.279669  V
cont_row_odd_col_odd_ : io_req_pad_data_23                   : Measured Value: 0.7467  V
cont_row_odd_col_odd_ : io_req_pad_addr_17                   : Measured Value: 0.746663  V
cont_row_odd_col_odd_ : reserved_out_pad_o_1                 : Measured Value: 0.280594  V
cont_row_odd_col_odd_ : io_rsp_pad_data_10                   : Measured Value: 0.280188  V
cont_row_odd_col_odd_ : io_req_pad_data_3                    : Measured Value: 0.746513  V
cont_row_odd_col_odd_ : io_req_pad_data_16                   : Measured Value: 0.74655  V
cont_row_odd_col_odd_ : io_req_pad_addr_16                   : Measured Value: 0.746737  V
cont_row_odd_col_odd_ : io_req_pad_data_7                    : Measured Value: 0.746794  V
cont_row_odd_col_odd_ : io_rsp_pad_size_0                    : Measured Value: 0.27991  V
cont_row_odd_col_odd_ : io_rsp_pad_data_22                   : Measured Value: 0.279549  V
cont_row_odd_col_odd_ : io_req_pad_data_22                   : Measured Value: 0.746453  V
cont_row_odd_col_odd_ : io_req_pad_data_2                    : Measured Value: 0.746475  V
cont_row_odd_col_odd_ : io_req_pad_addr_7                    : Measured Value: 0.746811  V
cont_row_odd_col_odd_ : io_rsp_pad_data_1                    : Measured Value: 0.279441  V
cont_row_odd_col_odd_ : io_req_pad_data_15                   : Measured Value: 0.746606  V
cont_row_odd_col_odd_ : io_rsp_pad_data_12                   : Measured Value: 0.280808  V
cont_row_odd_col_odd_ : io_req_pad_data_6                    : Measured Value: 0.746416  V
cont_row_odd_col_odd_ : pmon_d_clk1_pad_o                    : Measured Value: 0.279733  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_6            : Measured Value: 0.279036  V
cont_row_odd_col_odd_ : io_req_pad_addr_20                   : Measured Value: 0.746624  V
cont_row_odd_col_odd_ : io_req_pad_addr_14                   : Measured Value: 0.74669  V
cont_row_odd_col_odd_ : io_rsp_pad_data_17                   : Measured Value: 0.280929  V
cont_row_odd_col_odd_ : io_rsp_pad_data_13                   : Measured Value: 0.279854  V
cont_row_odd_col_odd_ : io_req_pad_addr_10                   : Measured Value: 0.746706  V
cont_row_odd_col_odd_ : io_req_pad_addr_3                    : Measured Value: 0.746599  V
cont_row_odd_col_odd_ : io_req_pad_addr_27                   : Measured Value: 0.746559  V
cont_row_odd_col_odd_ : io_req_pad_data_5                    : Measured Value: 0.746673  V
cont_row_odd_col_odd_ : dft_1500_updatewr_pad_i              : Measured Value: 0.74673  V
cont_row_odd_col_odd_ : dft_scan_scan_en_pad_i               : Measured Value: 0.746493  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_6             : Measured Value: 0.746706  V
cont_row_odd_col_odd_ : dft_scan_elastic_rst_pad_i           : Measured Value: 0.746763  V
cont_row_odd_col_odd_ : dft_opcg_shift_clk_pad_i             : Measured Value: 0.746345  V
cont_row_odd_col_odd_ : int_req_pad                          : Measured Value: 0.2786  V
cont_row_odd_col_odd_ : io_rsp_pad_data_31                   : Measured Value: 0.27929  V
cont_row_odd_col_odd_ : io_rsp_pad_data_5                    : Measured Value: 0.280776  V
cont_row_odd_col_odd_ : io_rsp_pad_data_4                    : Measured Value: 0.279859  V
cont_row_odd_col_odd_ : io_req_pad_addr_29                   : Measured Value: 0.746632  V
cont_row_odd_col_odd_ : io_req_pad_data_28                   : Measured Value: 0.746649  V
cont_row_odd_col_odd_ : dft_1500_capturewr_pad_i             : Measured Value: 0.746728  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_15            : Measured Value: 0.746593  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_5             : Measured Value: 0.746689  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_3             : Measured Value: 0.746469  V
cont_row_odd_col_odd_ : dft_scan_misr_rst_pad_i              : Measured Value: 0.746644  V
cont_row_odd_col_odd_ : machine_init_ctrl_pad_i_0            : Measured Value: 0.746599  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_5            : Measured Value: 0.278631  V
cont_row_odd_col_odd_ : dft_pmbist_pmda_fail_pad_o           : Measured Value: 0.278833  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_14            : Measured Value: 0.746672  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_13            : Measured Value: 0.746547  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_2             : Measured Value: 0.746843  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_1                   : Measured Value: 0.746426  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_0                   : Measured Value: 0.746604  V
cont_row_odd_col_odd_ : pllset_pad_i_0                       : Measured Value: 0.746753  V
cont_row_odd_col_odd_ : io_rsp_pad_data_29                   : Measured Value: 0.279346  V
cont_row_odd_col_odd_ : dft_1500_wso_ret_pad_o               : Measured Value: 0.281389  V
cont_row_odd_col_odd_ : pllset_pad_i_2                       : Measured Value: 0.74658  V
cont_row_odd_col_odd_ : pllset_pad_i_1                       : Measured Value: 0.74654  V
cont_row_odd_col_odd_ : dft_scan_lpg1_pad_i                  : Measured Value: 0.746604  V
cont_row_odd_col_odd_ : pll_ref_select_pad_i                 : Measured Value: 0.74658  V
cont_row_odd_col_odd_ : pll_lock_pad_o                       : Measured Value: 0.28073  V
cont_row_odd_col_odd_ : io_rsp_pad_data_9                    : Measured Value: 0.280365  V
cont_row_odd_col_odd_ : int_data_pad_1                       : Measured Value: 0.279314  V
cont_row_odd_col_odd_ : tsen_iref_o_pad_ao                   : Measured Value: 0.686949  V
cont_row_odd_col_odd_ : pll_config_select_pad_i              : Measured Value: 0.746729  V
cont_row_odd_col_odd_ : vsen_test1_pad_o                     : Measured Value: 0.280059  V
cont_row_odd_col_odd_ : drive_pad_i_1                        : Measured Value: 0.746653  V
cont_row_odd_col_odd_ : dft_pmbist_ret_pause_continue_pad_i  : Measured Value: 0.74658  V


-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Direct_Neg Datalog : 

cont_row_even_col_even_ : io_req_pad_size_0                    : Measured Value: -0.738646  V
cont_row_even_col_even_ : io_req_pad_data_30                   : Measured Value: -0.738553  V
cont_row_even_col_even_ : io_req_pad_data_13                   : Measured Value: -0.738526  V
cont_row_even_col_even_ : io_req_pad_addr_5                    : Measured Value: -0.738718  V
cont_row_even_col_even_ : io_req_pad_size_1                    : Measured Value: -0.738781  V
cont_row_even_col_even_ : io_req_pad_addr_9                    : Measured Value: -0.738885  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_4            : Measured Value: -0.264621  V
cont_row_even_col_even_ : io_req_pad_data_8                    : Measured Value: -0.738555  V
cont_row_even_col_even_ : io_req_pad_data_4                    : Measured Value: -0.738669  V
cont_row_even_col_even_ : io_rsp_pad_data_30                   : Measured Value: -0.263324  V
cont_row_even_col_even_ : io_rsp_pad_data_26                   : Measured Value: -0.260934  V
cont_row_even_col_even_ : io_req_pad_data_18                   : Measured Value: -0.738781  V
cont_row_even_col_even_ : io_req_pad_addr_8                    : Measured Value: -0.738591  V
cont_row_even_col_even_ : io_req_pad_addr_4                    : Measured Value: -0.738561  V
cont_row_even_col_even_ : io_rsp_pad_data_21                   : Measured Value: -0.261781  V
cont_row_even_col_even_ : io_req_pad_data_1                    : Measured Value: -0.738159  V
cont_row_even_col_even_ : tap_tck_pad_i                        : Measured Value: -0.738576  V
cont_row_even_col_even_ : io_rsp_pad_size_1                    : Measured Value: -0.266564  V
cont_row_even_col_even_ : tap_tdi_pad_i                        : Measured Value: -0.7386  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_2            : Measured Value: -0.26391  V
cont_row_even_col_even_ : io_rsp_pad_addr_valid                : Measured Value: -0.267077  V
cont_row_even_col_even_ : io_rsp_pad_data_7                    : Measured Value: -0.263539  V
cont_row_even_col_even_ : io_req_pad_addr_2                    : Measured Value: -0.73836  V
cont_row_even_col_even_ : io_req_pad_addr_15                   : Measured Value: -0.738651  V
cont_row_even_col_even_ : pmon_d_clk0_pad_o                    : Measured Value: -0.26509  V
cont_row_even_col_even_ : io_rsp_pad_data_18                   : Measured Value: -0.262755  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_8            : Measured Value: -0.262786  V
cont_row_even_col_even_ : io_rsp_pad_data_14                   : Measured Value: -0.262975  V
cont_row_even_col_even_ : io_req_pad_data_20                   : Measured Value: -0.738636  V
cont_row_even_col_even_ : tap_rstn_pad_i                       : Measured Value: -0.738336  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_12           : Measured Value: -0.262555  V
cont_row_even_col_even_ : io_req_pad_addr_24                   : Measured Value: -0.738273  V
cont_row_even_col_even_ : dft_1500_shiftwr_pad_i               : Measured Value: -0.73835  V
cont_row_even_col_even_ : dft_1500_wrstn_pad_i                 : Measured Value: -0.738392  V
cont_row_even_col_even_ : io_req_pad_addr_12                   : Measured Value: -0.73836  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_12            : Measured Value: -0.738392  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_1             : Measured Value: -0.738316  V
cont_row_even_col_even_ : dft_scan_lpg2_pad_i                  : Measured Value: -0.738539  V
cont_row_even_col_even_ : io_clk_pad_i                         : Measured Value: -0.738327  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_10           : Measured Value: -0.265064  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_14           : Measured Value: -0.264375  V
cont_row_even_col_even_ : io_req_pad_data_27                   : Measured Value: -0.738139  V
cont_row_even_col_even_ : dft_1500_selectwr_pad_i              : Measured Value: -0.73862  V
cont_row_even_col_even_ : dft_pmbist_pmbist_mode_pad_i         : Measured Value: -0.738567  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_11            : Measured Value: -0.7384  V
cont_row_even_col_even_ : io_req_pad_addr_21                   : Measured Value: -0.738282  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_0             : Measured Value: -0.738482  V
cont_row_even_col_even_ : dft_scan_ss1_pad_i                   : Measured Value: -0.738453  V
cont_row_even_col_even_ : io_ddr_enable_pad_i                  : Measured Value: -0.738503  V
cont_row_even_col_even_ : io_rsp_pad_data_3                    : Measured Value: -0.263738  V
cont_row_even_col_even_ : int_data_pad_4                       : Measured Value: -0.263852  V
cont_row_even_col_even_ : int_data_pad_2                       : Measured Value: -0.263301  V
cont_row_even_col_even_ : io_rsp_pad_data_19                   : Measured Value: -0.263358  V
cont_row_even_col_even_ : io_rsp_pad_data_23                   : Measured Value: -0.262383  V
cont_row_even_col_even_ : dft_pmbist_pmda_tck_pad_i            : Measured Value: -0.73862  V
cont_row_even_col_even_ : global_chip_reset_pad_i              : Measured Value: -0.738519  V
cont_row_even_col_even_ : pll_d_clk_pad_o                      : Measured Value: -0.265207  V
cont_row_even_col_even_ : dft_pmbist_pmda_ovfl_pad_o           : Measured Value: -0.264591  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_7            : Measured Value: -0.262953  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_3            : Measured Value: -0.26298  V
cont_row_even_col_even_ : dft_pmbist_pmda_tdo_pad_o            : Measured Value: -0.262974  V
cont_row_even_col_even_ : io_req_pad_data_14                   : Measured Value: -0.738364  V
cont_row_even_col_even_ : dft_scan_scan_in_pad_i_4             : Measured Value: -0.738405  V
cont_row_even_col_even_ : dft_scan_cmle_pad_i                  : Measured Value: -0.738645  V
cont_row_even_col_even_ : reserved_in_pad_i_0                  : Measured Value: -0.738172  V
cont_row_even_col_even_ : dft_opcg_trigger_pad_i               : Measured Value: -0.738425  V
cont_row_even_col_even_ : dft_scan_scan_out_pad_o_15           : Measured Value: -0.264122  V
cont_row_even_col_even_ : machine_init_done_pad_o              : Measured Value: -0.263194  V
cont_row_even_col_even_ : pll_a_out_pad_ao                     : Measured Value: -0.734899  V
cont_row_even_col_even_ : io_req_pad_data_valid                : Measured Value: -0.738274  V
cont_row_even_col_even_ : pllset_pad_i_3                       : Measured Value: -0.738421  V
cont_row_even_col_even_ : vsen_test0_pad_o                     : Measured Value: -0.26527  V
cont_row_even_col_even_ : drive_pad_i_0                        : Measured Value: -0.738348  V


cont_row_even_col_odd_ : io_rsp_pad_rsp_type                  : Measured Value: -0.265085  V
cont_row_even_col_odd_ : io_req_pad_data_25                   : Measured Value: -0.738817  V
cont_row_even_col_odd_ : io_req_pad_addr_valid                : Measured Value: -0.738867  V
cont_row_even_col_odd_ : io_req_pad_addr_18                   : Measured Value: -0.738526  V
cont_row_even_col_odd_ : io_rsp_pad_data_24                   : Measured Value: -0.262233  V
cont_row_even_col_odd_ : io_rsp_pad_bus_rd_error              : Measured Value: -0.266507  V
cont_row_even_col_odd_ : io_rsp_pad_data_20                   : Measured Value: -0.262851  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_0            : Measured Value: -0.261974  V
cont_row_even_col_odd_ : io_rsp_pad_data_0                    : Measured Value: -0.263823  V
cont_row_even_col_odd_ : io_req_pad_data_12                   : Measured Value: -0.738747  V
cont_row_even_col_odd_ : io_req_pad_addr_22                   : Measured Value: -0.738708  V
cont_row_even_col_odd_ : io_req_pad_data_11                   : Measured Value: -0.73875  V
cont_row_even_col_odd_ : io_req_pad_addr_1                    : Measured Value: -0.7386  V
cont_row_even_col_odd_ : io_req_pad_data_10                   : Measured Value: -0.738807  V
cont_row_even_col_odd_ : io_req_pad_data_21                   : Measured Value: -0.738444  V
cont_row_even_col_odd_ : io_req_pad_data_19                   : Measured Value: -0.738771  V
cont_row_even_col_odd_ : dft_1500_wrck_pad_i                  : Measured Value: -0.738428  V
cont_row_even_col_odd_ : io_req_pad_addr_25                   : Measured Value: -0.738217  V
cont_row_even_col_odd_ : io_rsp_pad_data_11                   : Measured Value: -0.263708  V
cont_row_even_col_odd_ : dft_pmbist_pmda_tdi_pad_i            : Measured Value: -0.738734  V
cont_row_even_col_odd_ : dft_scan_scan_in_pad_i_7             : Measured Value: -0.738539  V
cont_row_even_col_odd_ : ref_clk_pad_i                        : Measured Value: -0.738291  V
cont_row_even_col_odd_ : io_rsp_pad_data_8                    : Measured Value: -0.263528  V
cont_row_even_col_odd_ : pll_fail_pad_o                       : Measured Value: -0.264193  V
cont_row_even_col_odd_ : dft_scan_scan_out_pad_o_11           : Measured Value: -0.263318  V
cont_row_even_col_odd_ : dft_scan_cme_pad_i                   : Measured Value: -0.738624  V
cont_row_even_col_odd_ : dft_opcg_load_en_pad_i               : Measured Value: -0.738645  V
cont_row_even_col_odd_ : pll_reg_async_reset_n_pad_i          : Measured Value: -0.738482  V
cont_row_even_col_odd_ : int_data_pad_3                       : Measured Value: -0.262991  V
cont_row_even_col_odd_ : int_data_pad_0                       : Measured Value: -0.263479  V
cont_row_even_col_odd_ : dft_scan_rst_n_pad_i                 : Measured Value: -0.738755  V
cont_row_even_col_odd_ : dft_scan_misr_select_pad_i           : Measured Value: -0.73851  V
cont_row_even_col_odd_ : tap_tdo_pad_o                        : Measured Value: -0.26496  V
cont_row_even_col_odd_ : dft_pmbist_pmda_done_pad_o           : Measured Value: -0.264979  V
cont_row_even_col_odd_ : io_rsp_pad_accept1                   : Measured Value: -0.738482  V
cont_row_even_col_odd_ : interrupt_req_pad_o_ack              : Measured Value: -0.73827  V


cont_row_odd_col_even_ : io_rsp_pad_data_25                   : Measured Value: -0.263037  V
cont_row_odd_col_even_ : io_req_pad_addr_0                    : Measured Value: -0.738405  V
cont_row_odd_col_even_ : io_req_pad_addr_19                   : Measured Value: -0.738838  V
cont_row_odd_col_even_ : io_req_pad_addr_13                   : Measured Value: -0.738403  V
cont_row_odd_col_even_ : io_req_pad_data_29                   : Measured Value: -0.738724  V
cont_row_odd_col_even_ : io_req_pad_data_0                    : Measured Value: -0.73842  V
cont_row_odd_col_even_ : io_rsp_pad_data_16                   : Measured Value: -0.262578  V
cont_row_odd_col_even_ : io_req_pad_addr_11                   : Measured Value: -0.738498  V
cont_row_odd_col_even_ : io_rsp_pad_data_28                   : Measured Value: -0.261942  V
cont_row_odd_col_even_ : io_req_pad_addr_6                    : Measured Value: -0.738729  V
cont_row_odd_col_even_ : tap_tms_pad_i                        : Measured Value: -0.738404  V
cont_row_odd_col_even_ : io_rsp_pad_data_valid                : Measured Value: -0.266051  V
cont_row_odd_col_even_ : io_req_pad_addr_26                   : Measured Value: -0.739055  V
cont_row_odd_col_even_ : dft_1500_ws_pad_i                    : Measured Value: -0.738531  V
cont_row_odd_col_even_ : io_req_pad_data_26                   : Measured Value: -0.73833  V
cont_row_odd_col_even_ : io_req_pad_addr_23                   : Measured Value: -0.738124  V
cont_row_odd_col_even_ : io_req_pad_addr_28                   : Measured Value: -0.738444  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_9             : Measured Value: -0.738351  V
cont_row_odd_col_even_ : io_req_pad_data_31                   : Measured Value: -0.73829  V
cont_row_odd_col_even_ : io_rsp_pad_data_6                    : Measured Value: -0.264634  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_9            : Measured Value: -0.264392  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_1            : Measured Value: -0.263124  V
cont_row_odd_col_even_ : dft_pmbist_pmda_rst_pad_i            : Measured Value: -0.73862  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_8             : Measured Value: -0.738567  V
cont_row_odd_col_even_ : io_rsp_pad_data_27                   : Measured Value: -0.263065  V
cont_row_odd_col_even_ : dft_scan_scan_in_pad_i_10            : Measured Value: -0.738379  V
cont_row_odd_col_even_ : pll_async_reset_n_pad_i              : Measured Value: -0.738332  V
cont_row_odd_col_even_ : io_rsp_pad_data_15                   : Measured Value: -0.262739  V
cont_row_odd_col_even_ : io_req_pad_data_24                   : Measured Value: -0.738364  V
cont_row_odd_col_even_ : machine_init_ctrl_pad_i_1            : Measured Value: -0.738229  V
cont_row_odd_col_even_ : io_rsp_pad_data_2                    : Measured Value: -0.262986  V
cont_row_odd_col_even_ : dft_scan_scan_out_pad_o_13           : Measured Value: -0.26336  V
cont_row_odd_col_even_ : tsen_test_o_pad_o                    : Measured Value: -0.264439  V
cont_row_odd_col_even_ : dft_pmbist_ret_pause_active_pad_o    : Measured Value: -0.26496  V


cont_row_odd_col_odd_ : io_rsp_pad_accept0                   : Measured Value: -0.738697  V
cont_row_odd_col_odd_ : io_req_pad_data_17                   : Measured Value: -0.738526  V
cont_row_odd_col_odd_ : io_req_pad_data_9                    : Measured Value: -0.738547  V
cont_row_odd_col_odd_ : io_req_pad_accept0                   : Measured Value: -0.264224  V
cont_row_odd_col_odd_ : reserved_out_pad_o_0                 : Measured Value: -0.265482  V
cont_row_odd_col_odd_ : io_req_pad_data_23                   : Measured Value: -0.738745  V
cont_row_odd_col_odd_ : io_req_pad_addr_17                   : Measured Value: -0.738498  V
cont_row_odd_col_odd_ : reserved_out_pad_o_1                 : Measured Value: -0.265645  V
cont_row_odd_col_odd_ : io_rsp_pad_data_10                   : Measured Value: -0.262863  V
cont_row_odd_col_odd_ : io_req_pad_data_3                    : Measured Value: -0.738688  V
cont_row_odd_col_odd_ : io_req_pad_data_16                   : Measured Value: -0.738672  V
cont_row_odd_col_odd_ : io_req_pad_addr_16                   : Measured Value: -0.738705  V
cont_row_odd_col_odd_ : io_req_pad_data_7                    : Measured Value: -0.738861  V
cont_row_odd_col_odd_ : io_rsp_pad_size_0                    : Measured Value: -0.265368  V
cont_row_odd_col_odd_ : io_rsp_pad_data_22                   : Measured Value: -0.262912  V
cont_row_odd_col_odd_ : io_req_pad_data_22                   : Measured Value: -0.738579  V
cont_row_odd_col_odd_ : io_req_pad_data_2                    : Measured Value: -0.738462  V
cont_row_odd_col_odd_ : io_req_pad_addr_7                    : Measured Value: -0.73869  V
cont_row_odd_col_odd_ : io_rsp_pad_data_1                    : Measured Value: -0.262464  V
cont_row_odd_col_odd_ : io_req_pad_data_15                   : Measured Value: -0.738576  V
cont_row_odd_col_odd_ : io_rsp_pad_data_12                   : Measured Value: -0.263432  V
cont_row_odd_col_odd_ : io_req_pad_data_6                    : Measured Value: -0.738453  V
cont_row_odd_col_odd_ : pmon_d_clk1_pad_o                    : Measured Value: -0.264001  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_6            : Measured Value: -0.264621  V
cont_row_odd_col_odd_ : io_req_pad_addr_20                   : Measured Value: -0.738885  V
cont_row_odd_col_odd_ : io_req_pad_addr_14                   : Measured Value: -0.738428  V
cont_row_odd_col_odd_ : io_rsp_pad_data_17                   : Measured Value: -0.26326  V
cont_row_odd_col_odd_ : io_rsp_pad_data_13                   : Measured Value: -0.262983  V
cont_row_odd_col_odd_ : io_req_pad_addr_10                   : Measured Value: -0.738615  V
cont_row_odd_col_odd_ : io_req_pad_addr_3                    : Measured Value: -0.738201  V
cont_row_odd_col_odd_ : io_req_pad_addr_27                   : Measured Value: -0.738392  V
cont_row_odd_col_odd_ : io_req_pad_data_5                    : Measured Value: -0.738392  V
cont_row_odd_col_odd_ : dft_1500_updatewr_pad_i              : Measured Value: -0.738449  V
cont_row_odd_col_odd_ : dft_scan_scan_en_pad_i               : Measured Value: -0.738672  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_6             : Measured Value: -0.738259  V
cont_row_odd_col_odd_ : dft_scan_elastic_rst_pad_i           : Measured Value: -0.738465  V
cont_row_odd_col_odd_ : dft_opcg_shift_clk_pad_i             : Measured Value: -0.738518  V
cont_row_odd_col_odd_ : int_req_pad                          : Measured Value: -0.262853  V
cont_row_odd_col_odd_ : io_rsp_pad_data_31                   : Measured Value: -0.26308  V
cont_row_odd_col_odd_ : io_rsp_pad_data_5                    : Measured Value: -0.264511  V
cont_row_odd_col_odd_ : io_rsp_pad_data_4                    : Measured Value: -0.262056  V
cont_row_odd_col_odd_ : io_req_pad_addr_29                   : Measured Value: -0.738309  V
cont_row_odd_col_odd_ : io_req_pad_data_28                   : Measured Value: -0.738423  V
cont_row_odd_col_odd_ : dft_1500_capturewr_pad_i             : Measured Value: -0.738627  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_15            : Measured Value: -0.738506  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_5             : Measured Value: -0.738444  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_3             : Measured Value: -0.738576  V
cont_row_odd_col_odd_ : dft_scan_misr_rst_pad_i              : Measured Value: -0.738624  V
cont_row_odd_col_odd_ : machine_init_ctrl_pad_i_0            : Measured Value: -0.738483  V
cont_row_odd_col_odd_ : dft_scan_scan_out_pad_o_5            : Measured Value: -0.263712  V
cont_row_odd_col_odd_ : dft_pmbist_pmda_fail_pad_o           : Measured Value: -0.264179  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_14            : Measured Value: -0.738537  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_13            : Measured Value: -0.73851  V
cont_row_odd_col_odd_ : dft_scan_scan_in_pad_i_2             : Measured Value: -0.738274  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_1                   : Measured Value: -0.73825  V
cont_row_odd_col_odd_ : rxtx_width_pad_i_0                   : Measured Value: -0.738246  V
cont_row_odd_col_odd_ : pllset_pad_i_0                       : Measured Value: -0.738291  V
cont_row_odd_col_odd_ : io_rsp_pad_data_29                   : Measured Value: -0.26291  V
cont_row_odd_col_odd_ : dft_1500_wso_ret_pad_o               : Measured Value: -0.263991  V
cont_row_odd_col_odd_ : pllset_pad_i_2                       : Measured Value: -0.738457  V
cont_row_odd_col_odd_ : pllset_pad_i_1                       : Measured Value: -0.738343  V
cont_row_odd_col_odd_ : dft_scan_lpg1_pad_i                  : Measured Value: -0.738567  V
cont_row_odd_col_odd_ : pll_ref_select_pad_i                 : Measured Value: -0.738286  V
cont_row_odd_col_odd_ : pll_lock_pad_o                       : Measured Value: -0.265209  V
cont_row_odd_col_odd_ : io_rsp_pad_data_9                    : Measured Value: -0.264268  V
cont_row_odd_col_odd_ : int_data_pad_1                       : Measured Value: -0.262934  V
cont_row_odd_col_odd_ : tsen_iref_o_pad_ao                   : Measured Value: -0.738046  V
cont_row_odd_col_odd_ : pll_config_select_pad_i              : Measured Value: -0.738331  V
cont_row_odd_col_odd_ : vsen_test1_pad_o                     : Measured Value: -0.263371  V
cont_row_odd_col_odd_ : drive_pad_i_1                        : Measured Value: -0.738815  V
cont_row_odd_col_odd_ : dft_pmbist_ret_pause_continue_pad_i  : Measured Value: -0.738513  V


-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Mux_Pos Datalog : 

MUX_OUT number :	mux1_out
Continuity_Mux_Pos : io_req_pad_data_250                  : Meas Value : 0.745143 V
Continuity_Mux_Pos : io_req_pad_data_174                  : Meas Value : 0.7452 V
Continuity_Mux_Pos : io_req_pad_data_200                  : Meas Value : 0.745086 V
Continuity_Mux_Pos : io_req_pad_data_40                   : Meas Value : 0.744915 V
Continuity_Mux_Pos : io_req_pad_data_52                   : Meas Value : 0.7452 V
Continuity_Mux_Pos : io_req_pad_data_56                   : Meas Value : 0.745257 V
Continuity_Mux_Pos : io_req_pad_data_202                  : Meas Value : 0.745143 V
Continuity_Mux_Pos : io_req_pad_data_161                  : Meas Value : 0.745029 V
Continuity_Mux_Pos : io_req_pad_data_42                   : Meas Value : 0.745257 V
Continuity_Mux_Pos : io_req_pad_data_81                   : Meas Value : 0.745143 V
Continuity_Mux_Pos : io_req_pad_data_47                   : Meas Value : 0.745314 V
Continuity_Mux_Pos : io_req_pad_data_87                   : Meas Value : 0.745314 V
Continuity_Mux_Pos : io_req_pad_data_122                  : Meas Value : 0.7452 V
Continuity_Mux_Pos : io_req_pad_data_131                  : Meas Value : 0.745257 V
Continuity_Mux_Pos : io_req_pad_data_92                   : Meas Value : 0.7452 V
Continuity_Mux_Pos : io_req_pad_data_248                  : Meas Value : 0.745257 V
Continuity_Mux_Pos : io_req_pad_data_184                  : Meas Value : 0.745485 V
Continuity_Mux_Pos : io_req_pad_data_103                  : Meas Value : 0.745428 V
Continuity_Mux_Pos : io_req_pad_data_195                  : Meas Value : 0.745314 V
Continuity_Mux_Pos : io_req_pad_data_119                  : Meas Value : 0.745314 V
Continuity_Mux_Pos : io_req_pad_data_172                  : Meas Value : 0.745428 V
Continuity_Mux_Pos : io_req_pad_data_123                  : Meas Value : 0.745371 V
Continuity_Mux_Pos : io_req_pad_data_168                  : Meas Value : 0.745371 V
Continuity_Mux_Pos : io_req_pad_data_44                   : Meas Value : 0.745485 V
Continuity_Mux_Pos : io_req_pad_data_160                  : Meas Value : 0.745086 V
Continuity_Mux_Pos : io_req_pad_data_89                   : Meas Value : 0.745371 V
Continuity_Mux_Pos : io_req_pad_data_213                  : Meas Value : 0.745371 V
Continuity_Mux_Pos : io_req_pad_data_249                  : Meas Value : 0.745485 V
Continuity_Mux_Pos : io_req_pad_data_204                  : Meas Value : 0.745428 V
Continuity_Mux_Pos : io_req_pad_data_48                   : Meas Value : 0.745428 V
Continuity_Mux_Pos : io_req_pad_data_163                  : Meas Value : 0.745485 V
Continuity_Mux_Pos : 2k_mux1                              : Meas Value : 0.200037 V

MUX_OUT number :	mux2_out
Continuity_Mux_Pos : io_req_pad_data_69                   : Meas Value : 0.74524 V
Continuity_Mux_Pos : io_req_pad_data_121                  : Meas Value : 0.744784 V
Continuity_Mux_Pos : io_req_pad_data_144                  : Meas Value : 0.74524 V
Continuity_Mux_Pos : io_req_pad_data_46                   : Meas Value : 0.745183 V
Continuity_Mux_Pos : io_req_pad_data_155                  : Meas Value : 0.745183 V
Continuity_Mux_Pos : io_req_pad_data_126                  : Meas Value : 0.745354 V
Continuity_Mux_Pos : io_req_pad_data_178                  : Meas Value : 0.745354 V
Continuity_Mux_Pos : io_req_pad_data_162                  : Meas Value : 0.745183 V
Continuity_Mux_Pos : io_req_pad_data_36                   : Meas Value : 0.745297 V
Continuity_Mux_Pos : io_req_pad_data_208                  : Meas Value : 0.745411 V
Continuity_Mux_Pos : io_req_pad_data_115                  : Meas Value : 0.745297 V
Continuity_Mux_Pos : io_req_pad_data_59                   : Meas Value : 0.745183 V
Continuity_Mux_Pos : io_req_pad_data_88                   : Meas Value : 0.74524 V
Continuity_Mux_Pos : io_req_pad_data_243                  : Meas Value : 0.745069 V
Continuity_Mux_Pos : io_req_pad_data_176                  : Meas Value : 0.74524 V
Continuity_Mux_Pos : io_req_pad_data_203                  : Meas Value : 0.745183 V
Continuity_Mux_Pos : io_req_pad_data_166                  : Meas Value : 0.745297 V
Continuity_Mux_Pos : io_req_pad_data_51                   : Meas Value : 0.745354 V
Continuity_Mux_Pos : io_req_pad_data_127                  : Meas Value : 0.745354 V
Continuity_Mux_Pos : io_req_pad_data_207                  : Meas Value : 0.745297 V
Continuity_Mux_Pos : io_req_pad_data_90                   : Meas Value : 0.74524 V
Continuity_Mux_Pos : io_req_pad_data_84                   : Meas Value : 0.745582 V
Continuity_Mux_Pos : io_req_pad_data_83                   : Meas Value : 0.745297 V
Continuity_Mux_Pos : io_req_pad_data_244                  : Meas Value : 0.745297 V
Continuity_Mux_Pos : io_req_pad_data_93                   : Meas Value : 0.745468 V
Continuity_Mux_Pos : io_req_pad_data_110                  : Meas Value : 0.745411 V
Continuity_Mux_Pos : io_req_pad_data_129                  : Meas Value : 0.745468 V
Continuity_Mux_Pos : io_req_pad_data_224                  : Meas Value : 0.745354 V
Continuity_Mux_Pos : io_req_pad_data_132                  : Meas Value : 0.745297 V
Continuity_Mux_Pos : io_req_pad_data_57                   : Meas Value : 0.745297 V
Continuity_Mux_Pos : io_req_pad_data_120                  : Meas Value : 0.745411 V
Continuity_Mux_Pos : 2k_mux2                              : Meas Value : 0.200089 V

MUX_OUT number :	mux3_out
Continuity_Mux_Pos : io_req_pad_data_239                  : Meas Value : 0.745477 V
Continuity_Mux_Pos : io_req_pad_data_191                  : Meas Value : 0.74542 V
Continuity_Mux_Pos : io_req_pad_data_220                  : Meas Value : 0.74542 V
Continuity_Mux_Pos : io_req_pad_parity_1                  : Meas Value : 0.745534 V
Continuity_Mux_Pos : io_req_pad_data_108                  : Meas Value : 0.74559 V
Continuity_Mux_Pos : io_req_pad_data_254                  : Meas Value : 0.745477 V
Continuity_Mux_Pos : io_req_pad_data_79                   : Meas Value : 0.74559 V
Continuity_Mux_Pos : io_req_pad_parity_0                  : Meas Value : 0.74542 V
Continuity_Mux_Pos : io_req_pad_data_97                   : Meas Value : 0.745477 V
Continuity_Mux_Pos : io_req_pad_data_99                   : Meas Value : 0.745477 V
Continuity_Mux_Pos : io_req_pad_data_212                  : Meas Value : 0.745477 V
Continuity_Mux_Pos : io_req_pad_data_253                  : Meas Value : 0.745534 V
Continuity_Mux_Pos : io_req_pad_data_216                  : Meas Value : 0.745477 V
Continuity_Mux_Pos : io_req_pad_data_227                  : Meas Value : 0.745534 V
Continuity_Mux_Pos : io_req_pad_data_62                   : Meas Value : 0.745534 V
Continuity_Mux_Pos : io_req_pad_data_148                  : Meas Value : 0.745647 V
Continuity_Mux_Pos : io_req_pad_data_180                  : Meas Value : 0.745534 V
Continuity_Mux_Pos : io_req_pad_data_219                  : Meas Value : 0.74542 V
Continuity_Mux_Pos : io_req_pad_data_165                  : Meas Value : 0.745534 V
Continuity_Mux_Pos : io_req_pad_data_240                  : Meas Value : 0.745249 V
Continuity_Mux_Pos : io_req_pad_data_80                   : Meas Value : 0.745477 V
Continuity_Mux_Pos : io_req_pad_data_125                  : Meas Value : 0.74559 V
Continuity_Mux_Pos : io_req_pad_data_138                  : Meas Value : 0.745647 V
Continuity_Mux_Pos : io_req_pad_data_53                   : Meas Value : 0.74559 V
Continuity_Mux_Pos : io_req_pad_data_43                   : Meas Value : 0.745647 V
Continuity_Mux_Pos : io_req_pad_data_167                  : Meas Value : 0.745647 V
Continuity_Mux_Pos : io_req_pad_data_241                  : Meas Value : 0.745534 V
Continuity_Mux_Pos : io_req_pad_data_251                  : Meas Value : 0.745647 V
Continuity_Mux_Pos : io_req_pad_data_199                  : Meas Value : 0.745704 V
Continuity_Mux_Pos : io_req_pad_data_153                  : Meas Value : 0.745761 V
Continuity_Mux_Pos : io_req_pad_data_38                   : Meas Value : 0.745818 V
Continuity_Mux_Pos : 2k_mux3                              : Meas Value : 0.200205 V

MUX_OUT number :	mux4_out
Continuity_Mux_Pos : io_req_pad_data_63                   : Meas Value : 0.745266 V
Continuity_Mux_Pos : io_req_pad_data_135                  : Meas Value : 0.745494 V
Continuity_Mux_Pos : reserved_in_pad_i_11                 : Meas Value : 0.745266 V
Continuity_Mux_Pos : io_req_pad_data_124                  : Meas Value : 0.745323 V
Continuity_Mux_Pos : io_req_pad_data_171                  : Meas Value : 0.745551 V
Continuity_Mux_Pos : io_req_pad_data_152                  : Meas Value : 0.745323 V
Continuity_Mux_Pos : io_req_pad_data_96                   : Meas Value : 0.745437 V
Continuity_Mux_Pos : io_req_pad_data_211                  : Meas Value : 0.745437 V
Continuity_Mux_Pos : reserved_in_pad_i_13                 : Meas Value : 0.74538 V
Continuity_Mux_Pos : io_req_pad_data_177                  : Meas Value : 0.74538 V
Continuity_Mux_Pos : io_req_pad_data_214                  : Meas Value : 0.745323 V
Continuity_Mux_Pos : io_req_pad_data_255                  : Meas Value : 0.74538 V
Continuity_Mux_Pos : io_req_pad_data_141                  : Meas Value : 0.745437 V
Continuity_Mux_Pos : io_req_pad_data_107                  : Meas Value : 0.74538 V
Continuity_Mux_Pos : reserved_in_pad_i_12                 : Meas Value : 0.745437 V
Continuity_Mux_Pos : io_req_pad_data_245                  : Meas Value : 0.745437 V
Continuity_Mux_Pos : io_req_pad_data_77                   : Meas Value : 0.745437 V
Continuity_Mux_Pos : io_req_pad_data_114                  : Meas Value : 0.745607 V
Continuity_Mux_Pos : io_req_pad_data_225                  : Meas Value : 0.745664 V
Continuity_Mux_Pos : io_req_pad_data_67                   : Meas Value : 0.745607 V
Continuity_Mux_Pos : io_req_pad_parity_3                  : Meas Value : 0.745551 V
Continuity_Mux_Pos : io_req_pad_data_238                  : Meas Value : 0.745664 V
Continuity_Mux_Pos : io_req_pad_data_237                  : Meas Value : 0.745664 V
Continuity_Mux_Pos : io_req_pad_data_73                   : Meas Value : 0.745664 V
Continuity_Mux_Pos : io_req_pad_data_252                  : Meas Value : 0.745551 V
Continuity_Mux_Pos : io_req_pad_data_234                  : Meas Value : 0.745664 V
Continuity_Mux_Pos : io_req_pad_data_137                  : Meas Value : 0.745607 V
Continuity_Mux_Pos : io_req_pad_data_142                  : Meas Value : 0.745607 V
Continuity_Mux_Pos : io_req_pad_data_118                  : Meas Value : 0.745721 V
Continuity_Mux_Pos : io_req_pad_data_232                  : Meas Value : 0.745664 V
Continuity_Mux_Pos : io_req_pad_data_187                  : Meas Value : 0.745721 V
Continuity_Mux_Pos : 2k_mux4                              : Meas Value : 0.20038 V

MUX_OUT number :	mux5_out
Continuity_Mux_Pos : io_req_pad_data_101                  : Meas Value : 0.74534 V
Continuity_Mux_Pos : io_req_pad_data_104                  : Meas Value : 0.745226 V
Continuity_Mux_Pos : io_req_pad_data_181                  : Meas Value : 0.745283 V
Continuity_Mux_Pos : io_req_pad_data_102                  : Meas Value : 0.745055 V
Continuity_Mux_Pos : io_req_pad_data_54                   : Meas Value : 0.745226 V
Continuity_Mux_Pos : io_req_pad_data_170                  : Meas Value : 0.745226 V
Continuity_Mux_Pos : io_req_pad_data_139                  : Meas Value : 0.745169 V
Continuity_Mux_Pos : io_req_pad_data_58                   : Meas Value : 0.745226 V
Continuity_Mux_Pos : io_req_pad_data_182                  : Meas Value : 0.745112 V
Continuity_Mux_Pos : io_req_pad_data_196                  : Meas Value : 0.745454 V
Continuity_Mux_Pos : io_req_pad_data_185                  : Meas Value : 0.745454 V
Continuity_Mux_Pos : io_req_pad_data_130                  : Meas Value : 0.745397 V
Continuity_Mux_Pos : io_req_pad_parity_7                  : Meas Value : 0.745397 V
Continuity_Mux_Pos : io_req_pad_data_231                  : Meas Value : 0.745511 V
Continuity_Mux_Pos : io_req_pad_data_60                   : Meas Value : 0.745568 V
Continuity_Mux_Pos : io_req_pad_data_117                  : Meas Value : 0.745568 V
Continuity_Mux_Pos : io_req_pad_data_82                   : Meas Value : 0.745397 V
Continuity_Mux_Pos : io_req_pad_data_41                   : Meas Value : 0.745169 V
Continuity_Mux_Pos : io_req_pad_data_140                  : Meas Value : 0.745454 V
Continuity_Mux_Pos : io_req_pad_data_201                  : Meas Value : 0.74534 V
Continuity_Mux_Pos : io_req_pad_data_85                   : Meas Value : 0.745511 V
Continuity_Mux_Pos : io_req_pad_data_55                   : Meas Value : 0.745511 V
Continuity_Mux_Pos : io_req_pad_data_45                   : Meas Value : 0.745397 V
Continuity_Mux_Pos : io_req_pad_data_175                  : Meas Value : 0.745511 V
Continuity_Mux_Pos : io_req_pad_data_218                  : Meas Value : 0.745624 V
Continuity_Mux_Pos : io_req_pad_data_94                   : Meas Value : 0.745454 V
Continuity_Mux_Pos : io_req_pad_data_134                  : Meas Value : 0.745283 V
Continuity_Mux_Pos : io_req_pad_data_209                  : Meas Value : 0.745568 V
Continuity_Mux_Pos : io_req_pad_parity_8                  : Meas Value : 0.745568 V
Continuity_Mux_Pos : io_req_pad_data_66                   : Meas Value : 0.745624 V
Continuity_Mux_Pos : io_req_pad_data_32                   : Meas Value : 0.745681 V
Continuity_Mux_Pos : 2k_mux5                              : Meas Value : 0.200271 V

MUX_OUT number :	mux6_out
Continuity_Mux_Pos : io_req_pad_data_33                   : Meas Value : 0.745209 V
Continuity_Mux_Pos : io_req_pad_data_197                  : Meas Value : 0.745209 V
Continuity_Mux_Pos : io_req_pad_data_154                  : Meas Value : 0.745152 V
Continuity_Mux_Pos : io_req_pad_data_235                  : Meas Value : 0.745209 V
Continuity_Mux_Pos : io_req_pad_data_186                  : Meas Value : 0.745152 V
Continuity_Mux_Pos : io_req_pad_data_109                  : Meas Value : 0.745209 V
Continuity_Mux_Pos : io_req_pad_data_143                  : Meas Value : 0.745152 V
Continuity_Mux_Pos : io_req_pad_data_145                  : Meas Value : 0.745209 V
Continuity_Mux_Pos : io_req_pad_data_100                  : Meas Value : 0.745266 V
Continuity_Mux_Pos : io_req_pad_parity_9                  : Meas Value : 0.745323 V
Continuity_Mux_Pos : io_req_pad_data_158                  : Meas Value : 0.745323 V
Continuity_Mux_Pos : io_req_pad_data_236                  : Meas Value : 0.74538 V
Continuity_Mux_Pos : io_req_pad_data_49                   : Meas Value : 0.74538 V
Continuity_Mux_Pos : reserved_in_pad_i_8                  : Meas Value : 0.745323 V
Continuity_Mux_Pos : io_req_pad_data_223                  : Meas Value : 0.745209 V
Continuity_Mux_Pos : io_req_pad_data_164                  : Meas Value : 0.74538 V
Continuity_Mux_Pos : io_req_pad_data_246                  : Meas Value : 0.745551 V
Continuity_Mux_Pos : io_req_pad_data_198                  : Meas Value : 0.745437 V
Continuity_Mux_Pos : io_req_pad_data_242                  : Meas Value : 0.74538 V
Continuity_Mux_Pos : io_rsp_pad_data_118                  : Meas Value : 0.280864 V
Continuity_Mux_Pos : io_req_pad_data_68                   : Meas Value : 0.745266 V
Continuity_Mux_Pos : io_req_pad_data_116                  : Meas Value : 0.745323 V
Continuity_Mux_Pos : io_req_pad_parity_2                  : Meas Value : 0.74538 V
Continuity_Mux_Pos : io_req_pad_data_233                  : Meas Value : 0.745266 V
Continuity_Mux_Pos : io_req_pad_data_149                  : Meas Value : 0.745437 V
Continuity_Mux_Pos : io_req_pad_data_221                  : Meas Value : 0.745437 V
Continuity_Mux_Pos : io_req_pad_data_78                   : Meas Value : 0.745551 V
Continuity_Mux_Pos : io_req_pad_data_105                  : Meas Value : 0.74538 V
Continuity_Mux_Pos : io_req_pad_data_183                  : Meas Value : 0.745494 V
Continuity_Mux_Pos : io_req_pad_data_222                  : Meas Value : 0.74538 V
Continuity_Mux_Pos : io_req_pad_data_64                   : Meas Value : 0.74538 V
Continuity_Mux_Pos : 2k_mux6                              : Meas Value : 0.200209 V

MUX_OUT number :	mux7_out
Continuity_Mux_Pos : reserved_in_pad_i_5                  : Meas Value : 0.745152 V
Continuity_Mux_Pos : io_req_pad_data_226                  : Meas Value : 0.745209 V
Continuity_Mux_Pos : io_req_pad_data_179                  : Meas Value : 0.745323 V
Continuity_Mux_Pos : reserved_in_pad_i_1                  : Meas Value : 0.745209 V
Continuity_Mux_Pos : reserved_in_pad_i_6                  : Meas Value : 0.745209 V
Continuity_Mux_Pos : io_req_pad_data_95                   : Meas Value : 0.745323 V
Continuity_Mux_Pos : io_req_pad_data_210                  : Meas Value : 0.745266 V
Continuity_Mux_Pos : io_req_pad_data_133                  : Meas Value : 0.745209 V
Continuity_Mux_Pos : io_req_pad_data_159                  : Meas Value : 0.745266 V
Continuity_Mux_Pos : io_req_pad_data_151                  : Meas Value : 0.745266 V
Continuity_Mux_Pos : io_req_pad_data_205                  : Meas Value : 0.745323 V
Continuity_Mux_Pos : reserved_in_pad_i_3                  : Meas Value : 0.745323 V
Continuity_Mux_Pos : io_req_pad_data_173                  : Meas Value : 0.74538 V
Continuity_Mux_Pos : reserved_in_pad_i_9                  : Meas Value : 0.745437 V
Continuity_Mux_Pos : io_req_pad_data_247                  : Meas Value : 0.745437 V
Continuity_Mux_Pos : io_req_pad_data_50                   : Meas Value : 0.745323 V
Continuity_Mux_Pos : io_req_pad_data_188                  : Meas Value : 0.745323 V
Continuity_Mux_Pos : reserved_in_pad_i_7                  : Meas Value : 0.74538 V
Continuity_Mux_Pos : io_req_pad_data_70                   : Meas Value : 0.745437 V
Continuity_Mux_Pos : io_req_pad_data_215                  : Meas Value : 0.74538 V
Continuity_Mux_Pos : reserved_in_pad_i_4                  : Meas Value : 0.74538 V
Continuity_Mux_Pos : io_req_pad_data_98                   : Meas Value : 0.74538 V
Continuity_Mux_Pos : io_req_pad_data_61                   : Meas Value : 0.745437 V
Continuity_Mux_Pos : reserved_in_pad_i_2                  : Meas Value : 0.745323 V
Continuity_Mux_Pos : io_req_pad_data_111                  : Meas Value : 0.745494 V
Continuity_Mux_Pos : io_req_pad_data_192                  : Meas Value : 0.745494 V
Continuity_Mux_Pos : io_req_pad_data_156                  : Meas Value : 0.745494 V
Continuity_Mux_Pos : io_req_pad_parity_5                  : Meas Value : 0.745323 V
Continuity_Mux_Pos : io_req_pad_data_146                  : Meas Value : 0.745551 V
Continuity_Mux_Pos : io_req_pad_data_71                   : Meas Value : 0.745607 V
Continuity_Mux_Pos : io_req_pad_parity_4                  : Meas Value : 0.745551 V
Continuity_Mux_Pos : 2k_mux7                              : Meas Value : 0.199925 V

MUX_OUT number :	mux8_out
Continuity_Mux_Pos : io_req_pad_data_194                  : Meas Value : 0.745169 V
Continuity_Mux_Pos : io_req_pad_data_113                  : Meas Value : 0.745169 V
Continuity_Mux_Pos : io_req_pad_data_75                   : Meas Value : 0.745055 V
Continuity_Mux_Pos : io_req_pad_data_74                   : Meas Value : 0.745169 V
Continuity_Mux_Pos : io_req_pad_data_35                   : Meas Value : 0.745169 V
Continuity_Mux_Pos : io_req_pad_data_112                  : Meas Value : 0.745112 V
Continuity_Mux_Pos : io_req_pad_data_228                  : Meas Value : 0.745226 V
Continuity_Mux_Pos : io_req_pad_data_230                  : Meas Value : 0.745283 V
Continuity_Mux_Pos : io_req_pad_data_37                   : Meas Value : 0.745283 V
Continuity_Mux_Pos : io_req_pad_data_229                  : Meas Value : 0.745169 V
Continuity_Mux_Pos : io_req_pad_parity_6                  : Meas Value : 0.745283 V
Continuity_Mux_Pos : io_req_pad_data_34                   : Meas Value : 0.745397 V
Continuity_Mux_Pos : io_req_pad_data_193                  : Meas Value : 0.745169 V
Continuity_Mux_Pos : io_req_pad_data_150                  : Meas Value : 0.745226 V
Continuity_Mux_Pos : io_req_pad_data_106                  : Meas Value : 0.745283 V
Continuity_Mux_Pos : io_req_pad_data_65                   : Meas Value : 0.74534 V
Continuity_Mux_Pos : io_req_pad_data_76                   : Meas Value : 0.74534 V
Continuity_Mux_Pos : io_req_pad_data_39                   : Meas Value : 0.745283 V
Continuity_Mux_Pos : io_req_pad_data_169                  : Meas Value : 0.74534 V
Continuity_Mux_Pos : io_req_pad_data_91                   : Meas Value : 0.74534 V
Continuity_Mux_Pos : io_req_pad_data_157                  : Meas Value : 0.74534 V
Continuity_Mux_Pos : io_req_pad_data_128                  : Meas Value : 0.745454 V
Continuity_Mux_Pos : io_req_pad_data_72                   : Meas Value : 0.745397 V
Continuity_Mux_Pos : reserved_in_pad_i_10                 : Meas Value : 0.745511 V
Continuity_Mux_Pos : io_req_pad_data_86                   : Meas Value : 0.745511 V
Continuity_Mux_Pos : io_req_pad_data_190                  : Meas Value : 0.745397 V
Continuity_Mux_Pos : io_req_pad_data_189                  : Meas Value : 0.745511 V
Continuity_Mux_Pos : io_req_pad_data_206                  : Meas Value : 0.745454 V
Continuity_Mux_Pos : io_req_pad_data_217                  : Meas Value : 0.745511 V
Continuity_Mux_Pos : io_req_pad_data_136                  : Meas Value : 0.745511 V
Continuity_Mux_Pos : io_req_pad_data_147                  : Meas Value : 0.745397 V
Continuity_Mux_Pos : 2k_mux8                              : Meas Value : 0.200328 V

MUX_OUT number :	mux9_out
Continuity_Mux_Pos : io_rsp_pad_addr_21                   : Meas Value : 0.278176 V
Continuity_Mux_Pos : io_rsp_pad_data_129                  : Meas Value : 0.27977 V
Continuity_Mux_Pos : io_rsp_pad_data_204                  : Meas Value : 0.280738 V
Continuity_Mux_Pos : io_rsp_pad_data_94                   : Meas Value : 0.279599 V
Continuity_Mux_Pos : io_rsp_pad_data_173                  : Meas Value : 0.279998 V
Continuity_Mux_Pos : io_rsp_pad_addr_15                   : Meas Value : 0.280396 V
Continuity_Mux_Pos : io_rsp_pad_data_248                  : Meas Value : 0.280966 V
Continuity_Mux_Pos : io_rsp_pad_data_88                   : Meas Value : 0.28051 V
Continuity_Mux_Pos : io_rsp_pad_data_65                   : Meas Value : 0.279144 V
Continuity_Mux_Pos : io_rsp_pad_data_238                  : Meas Value : 0.279542 V
Continuity_Mux_Pos : io_rsp_pad_data_32                   : Meas Value : 0.27977 V
Continuity_Mux_Pos : io_rsp_pad_data_151                  : Meas Value : 0.280055 V
Continuity_Mux_Pos : io_rsp_pad_data_139                  : Meas Value : 0.28034 V
Continuity_Mux_Pos : io_rsp_pad_parity_7                  : Meas Value : 0.279599 V
Continuity_Mux_Pos : io_rsp_pad_data_101                  : Meas Value : 0.280738 V
Continuity_Mux_Pos : reserved_out_pad_o_17                : Meas Value : 0.281649 V
Continuity_Mux_Pos : io_rsp_pad_data_141                  : Meas Value : 0.279884 V
Continuity_Mux_Pos : io_rsp_pad_data_169                  : Meas Value : 0.281478 V
Continuity_Mux_Pos : io_rsp_pad_data_152                  : Meas Value : 0.279429 V
Continuity_Mux_Pos : io_rsp_pad_data_135                  : Meas Value : 0.279429 V
Continuity_Mux_Pos : io_rsp_pad_data_180                  : Meas Value : 0.280055 V
Continuity_Mux_Pos : io_rsp_pad_data_214                  : Meas Value : 0.278859 V
Continuity_Mux_Pos : io_rsp_pad_data_66                   : Meas Value : 0.279827 V
Continuity_Mux_Pos : io_rsp_pad_data_158                  : Meas Value : 0.279941 V
Continuity_Mux_Pos : io_rsp_pad_data_219                  : Meas Value : 0.280396 V
Continuity_Mux_Pos : io_rsp_pad_data_123                  : Meas Value : 0.280681 V
Continuity_Mux_Pos : io_rsp_pad_data_213                  : Meas Value : 0.280795 V
Continuity_Mux_Pos : io_rsp_pad_data_134                  : Meas Value : 0.278745 V
Continuity_Mux_Pos : io_rsp_pad_data_43                   : Meas Value : 0.279998 V
Continuity_Mux_Pos : io_rsp_pad_addr_3                    : Meas Value : 0.28051 V
Continuity_Mux_Pos : io_rsp_pad_data_145                  : Meas Value : 0.279941 V
Continuity_Mux_Pos : 2k_mux9                              : Meas Value : 0.200171 V

MUX_OUT number :	mux10_out
Continuity_Mux_Pos : io_rsp_pad_data_67                   : Meas Value : 0.279391 V
Continuity_Mux_Pos : io_rsp_pad_data_199                  : Meas Value : 0.281441 V
Continuity_Mux_Pos : io_rsp_pad_data_187                  : Meas Value : 0.280473 V
Continuity_Mux_Pos : io_rsp_pad_data_209                  : Meas Value : 0.278764 V
Continuity_Mux_Pos : io_rsp_pad_data_112                  : Meas Value : 0.280245 V
Continuity_Mux_Pos : io_rsp_pad_parity_1                  : Meas Value : 0.27922 V
Continuity_Mux_Pos : io_rsp_pad_data_78                   : Meas Value : 0.280245 V
Continuity_Mux_Pos : io_rsp_pad_data_156                  : Meas Value : 0.279618 V
Continuity_Mux_Pos : io_rsp_pad_data_230                  : Meas Value : 0.280074 V
Continuity_Mux_Pos : io_rsp_pad_parity_8                  : Meas Value : 0.279561 V
Continuity_Mux_Pos : io_rsp_pad_data_60                   : Meas Value : 0.27996 V
Continuity_Mux_Pos : io_rsp_pad_data_77                   : Meas Value : 0.2807 V
Continuity_Mux_Pos : io_rsp_pad_data_185                  : Meas Value : 0.280074 V
Continuity_Mux_Pos : io_rsp_pad_data_116                  : Meas Value : 0.279675 V
Continuity_Mux_Pos : io_rsp_pad_data_224                  : Meas Value : 0.27922 V
Continuity_Mux_Pos : io_rsp_pad_data_186                  : Meas Value : 0.280529 V
Continuity_Mux_Pos : io_rsp_pad_data_160                  : Meas Value : 0.281213 V
Continuity_Mux_Pos : io_rsp_pad_addr_19                   : Meas Value : 0.279618 V
Continuity_Mux_Pos : io_rsp_pad_data_84                   : Meas Value : 0.280643 V
Continuity_Mux_Pos : io_rsp_pad_data_79                   : Meas Value : 0.279049 V
Continuity_Mux_Pos : io_rsp_pad_data_191                  : Meas Value : 0.279334 V
Continuity_Mux_Pos : io_rsp_pad_data_231                  : Meas Value : 0.27996 V
Continuity_Mux_Pos : io_rsp_pad_data_71                   : Meas Value : 0.27848 V
Continuity_Mux_Pos : io_rsp_pad_data_106                  : Meas Value : 0.279618 V
Continuity_Mux_Pos : io_rsp_pad_addr_20                   : Meas Value : 0.280586 V
Continuity_Mux_Pos : io_rsp_pad_addr_25                   : Meas Value : 0.279163 V
Continuity_Mux_Pos : io_rsp_pad_data_157                  : Meas Value : 0.280871 V
Continuity_Mux_Pos : io_rsp_pad_data_197                  : Meas Value : 0.279618 V
Continuity_Mux_Pos : io_rsp_pad_data_70                   : Meas Value : 0.27996 V
Continuity_Mux_Pos : io_rsp_pad_data_59                   : Meas Value : 0.280757 V
Continuity_Mux_Pos : io_rsp_pad_data_37                   : Meas Value : 0.279846 V
Continuity_Mux_Pos : 2k_mux10                             : Meas Value : 0.199843 V

MUX_OUT number :	mux11_out
Continuity_Mux_Pos : io_rsp_pad_data_50                   : Meas Value : 0.280403 V
Continuity_Mux_Pos : io_rsp_pad_data_159                  : Meas Value : 0.281428 V
Continuity_Mux_Pos : io_rsp_pad_data_210                  : Meas Value : 0.279378 V
Continuity_Mux_Pos : io_rsp_pad_data_170                  : Meas Value : 0.280801 V
Continuity_Mux_Pos : io_rsp_pad_data_85                   : Meas Value : 0.280232 V
Continuity_Mux_Pos : io_rsp_pad_data_102                  : Meas Value : 0.280631 V
Continuity_Mux_Pos : io_rsp_pad_data_227                  : Meas Value : 0.279606 V
Continuity_Mux_Pos : io_rsp_pad_data_182                  : Meas Value : 0.281143 V
Continuity_Mux_Pos : io_rsp_pad_parity_5                  : Meas Value : 0.280744 V
Continuity_Mux_Pos : io_rsp_pad_data_150                  : Meas Value : 0.280175 V
Continuity_Mux_Pos : io_rsp_pad_data_149                  : Meas Value : 0.28046 V
Continuity_Mux_Pos : io_rsp_pad_data_109                  : Meas Value : 0.278353 V
Continuity_Mux_Pos : io_rsp_pad_data_36                   : Meas Value : 0.280517 V
Continuity_Mux_Pos : io_rsp_pad_data_75                   : Meas Value : 0.280915 V
Continuity_Mux_Pos : io_rsp_pad_data_237                  : Meas Value : 0.27972 V
Continuity_Mux_Pos : reserved_out_pad_o_4                 : Meas Value : 0.28046 V
Continuity_Mux_Pos : io_rsp_pad_data_113                  : Meas Value : 0.2812 V
Continuity_Mux_Pos : io_rsp_pad_data_218                  : Meas Value : 0.278467 V
Continuity_Mux_Pos : io_rsp_pad_data_193                  : Meas Value : 0.280289 V
Continuity_Mux_Pos : io_rsp_pad_data_226                  : Meas Value : 0.280688 V
Continuity_Mux_Pos : io_rsp_pad_data_99                   : Meas Value : 0.280517 V
Continuity_Mux_Pos : io_rsp_pad_data_69                   : Meas Value : 0.279207 V
Continuity_Mux_Pos : io_rsp_pad_data_61                   : Meas Value : 0.280118 V
Continuity_Mux_Pos : io_rsp_pad_data_220                  : Meas Value : 0.279492 V
Continuity_Mux_Pos : reserved_out_pad_o_10                : Meas Value : 0.27972 V
Continuity_Mux_Pos : io_rsp_pad_data_184                  : Meas Value : 0.281371 V
Continuity_Mux_Pos : io_rsp_pad_data_105                  : Meas Value : 0.281029 V
Continuity_Mux_Pos : io_rsp_pad_data_195                  : Meas Value : 0.278467 V
Continuity_Mux_Pos : io_rsp_pad_data_34                   : Meas Value : 0.281712 V
Continuity_Mux_Pos : io_rsp_pad_data_234                  : Meas Value : 0.278467 V
Continuity_Mux_Pos : io_rsp_pad_parity_6                  : Meas Value : 0.281371 V
Continuity_Mux_Pos : 2k_mux11                             : Meas Value : 0.200062 V

MUX_OUT number :	mux12_out
Continuity_Mux_Pos : io_rsp_pad_data_104                  : Meas Value : 0.279106 V
Continuity_Mux_Pos : io_rsp_pad_data_133                  : Meas Value : 0.281041 V
Continuity_Mux_Pos : io_rsp_pad_data_110                  : Meas Value : 0.279391 V
Continuity_Mux_Pos : io_rsp_pad_data_143                  : Meas Value : 0.279277 V
Continuity_Mux_Pos : io_rsp_pad_data_207                  : Meas Value : 0.279561 V
Continuity_Mux_Pos : io_rsp_pad_data_63                   : Meas Value : 0.279903 V
Continuity_Mux_Pos : io_rsp_pad_data_222                  : Meas Value : 0.279789 V
Continuity_Mux_Pos : io_rsp_pad_addr_29                   : Meas Value : 0.279903 V
Continuity_Mux_Pos : io_rsp_pad_addr_12                   : Meas Value : 0.280813 V
Continuity_Mux_Pos : io_rsp_pad_data_235                  : Meas Value : 0.280017 V
Continuity_Mux_Pos : io_rsp_pad_data_189                  : Meas Value : 0.280529 V
Continuity_Mux_Pos : io_rsp_pad_data_114                  : Meas Value : 0.278878 V
Continuity_Mux_Pos : io_rsp_pad_data_46                   : Meas Value : 0.281724 V
Continuity_Mux_Pos : io_rsp_pad_data_56                   : Meas Value : 0.282748 V
Continuity_Mux_Pos : io_rsp_pad_data_62                   : Meas Value : 0.280187 V
Continuity_Mux_Pos : io_rsp_pad_data_147                  : Meas Value : 0.281439 V
Continuity_Mux_Pos : io_rsp_pad_data_252                  : Meas Value : 0.281041 V
Continuity_Mux_Pos : io_rsp_pad_data_239                  : Meas Value : 0.279448 V
Continuity_Mux_Pos : io_rsp_pad_data_138                  : Meas Value : 0.278878 V
Continuity_Mux_Pos : io_rsp_pad_data_33                   : Meas Value : 0.281496 V
Continuity_Mux_Pos : io_rsp_pad_data_196                  : Meas Value : 0.279846 V
Continuity_Mux_Pos : io_rsp_pad_data_247                  : Meas Value : 0.27996 V
Continuity_Mux_Pos : io_rsp_pad_data_215                  : Meas Value : 0.278423 V
Continuity_Mux_Pos : io_rsp_pad_addr_27                   : Meas Value : 0.280017 V
Continuity_Mux_Pos : io_rsp_pad_data_97                   : Meas Value : 0.279732 V
Continuity_Mux_Pos : io_rsp_pad_data_137                  : Meas Value : 0.279903 V
Continuity_Mux_Pos : io_rsp_pad_data_132                  : Meas Value : 0.281212 V
Continuity_Mux_Pos : io_rsp_pad_data_192                  : Meas Value : 0.278651 V
Continuity_Mux_Pos : io_rsp_pad_data_103                  : Meas Value : 0.280187 V
Continuity_Mux_Pos : io_rsp_pad_addr_23                   : Meas Value : 0.279789 V
Continuity_Mux_Pos : io_rsp_pad_addr_24                   : Meas Value : 0.279277 V
Continuity_Mux_Pos : 2k_mux12                             : Meas Value : 0.200401 V

MUX_OUT number :	mux13_out
Continuity_Mux_Pos : io_rsp_pad_addr_9                    : Meas Value : 0.279795 V
Continuity_Mux_Pos : io_rsp_pad_data_38                   : Meas Value : 0.279056 V
Continuity_Mux_Pos : io_rsp_pad_data_130                  : Meas Value : 0.280763 V
Continuity_Mux_Pos : io_rsp_pad_data_211                  : Meas Value : 0.281673 V
Continuity_Mux_Pos : io_rsp_pad_data_253                  : Meas Value : 0.280592 V
Continuity_Mux_Pos : io_rsp_pad_data_178                  : Meas Value : 0.279682 V
Continuity_Mux_Pos : io_rsp_pad_addr_13                   : Meas Value : 0.281844 V
Continuity_Mux_Pos : io_rsp_pad_data_54                   : Meas Value : 0.280535 V
Continuity_Mux_Pos : io_rsp_pad_data_194                  : Meas Value : 0.278373 V
Continuity_Mux_Pos : io_rsp_pad_data_81                   : Meas Value : 0.281446 V
Continuity_Mux_Pos : io_rsp_pad_data_58                   : Meas Value : 0.281047 V
Continuity_Mux_Pos : io_rsp_pad_data_117                  : Meas Value : 0.281047 V
Continuity_Mux_Pos : io_rsp_pad_data_255                  : Meas Value : 0.279511 V
Continuity_Mux_Pos : io_rsp_pad_data_120                  : Meas Value : 0.28082 V
Continuity_Mux_Pos : io_rsp_pad_data_119                  : Meas Value : 0.280991 V
Continuity_Mux_Pos : io_rsp_pad_addr_16                   : Meas Value : 0.280991 V
Continuity_Mux_Pos : io_rsp_pad_data_95                   : Meas Value : 0.279625 V
Continuity_Mux_Pos : io_rsp_pad_data_233                  : Meas Value : 0.280251 V
Continuity_Mux_Pos : io_rsp_pad_data_73                   : Meas Value : 0.280592 V
Continuity_Mux_Pos : io_rsp_pad_data_108                  : Meas Value : 0.279169 V
Continuity_Mux_Pos : io_rsp_pad_parity_9                  : Meas Value : 0.281047 V
Continuity_Mux_Pos : io_rsp_pad_addr_17                   : Meas Value : 0.28321 V
Continuity_Mux_Pos : io_rsp_pad_data_216                  : Meas Value : 0.281218 V
Continuity_Mux_Pos : io_rsp_pad_addr_6                    : Meas Value : 0.279738 V
Continuity_Mux_Pos : io_rsp_pad_addr_28                   : Meas Value : 0.279909 V
Continuity_Mux_Pos : io_rsp_pad_data_177                  : Meas Value : 0.282186 V
Continuity_Mux_Pos : io_rsp_pad_data_229                  : Meas Value : 0.279738 V
Continuity_Mux_Pos : io_rsp_pad_data_251                  : Meas Value : 0.281503 V
Continuity_Mux_Pos : io_rsp_pad_data_176                  : Meas Value : 0.279568 V
Continuity_Mux_Pos : io_rsp_pad_data_35                   : Meas Value : 0.280877 V
Continuity_Mux_Pos : io_rsp_pad_data_142                  : Meas Value : 0.280365 V
Continuity_Mux_Pos : 2k_mux13                             : Meas Value : 0.200234 V

MUX_OUT number :	mux14_out
Continuity_Mux_Pos : io_rsp_pad_data_44                   : Meas Value : 0.280877 V
Continuity_Mux_Pos : io_rsp_pad_data_122                  : Meas Value : 0.28156 V
Continuity_Mux_Pos : io_rsp_pad_data_202                  : Meas Value : 0.281161 V
Continuity_Mux_Pos : io_rsp_pad_data_82                   : Meas Value : 0.28247 V
Continuity_Mux_Pos : io_rsp_pad_data_72                   : Meas Value : 0.280308 V
Continuity_Mux_Pos : io_rsp_pad_data_53                   : Meas Value : 0.28008 V
Continuity_Mux_Pos : io_rsp_pad_data_115                  : Meas Value : 0.280251 V
Continuity_Mux_Pos : io_rsp_pad_data_155                  : Meas Value : 0.280023 V
Continuity_Mux_Pos : reserved_out_pad_o_11                : Meas Value : 0.278885 V
Continuity_Mux_Pos : io_rsp_pad_data_76                   : Meas Value : 0.281161 V
Continuity_Mux_Pos : io_rsp_pad_data_225                  : Meas Value : 0.281275 V
Continuity_Mux_Pos : io_rsp_pad_data_111                  : Meas Value : 0.279169 V
Continuity_Mux_Pos : io_rsp_pad_data_126                  : Meas Value : 0.280023 V
Continuity_Mux_Pos : io_rsp_pad_data_87                   : Meas Value : 0.281503 V
Continuity_Mux_Pos : io_rsp_pad_addr_4                    : Meas Value : 0.280763 V
Continuity_Mux_Pos : io_rsp_pad_data_205                  : Meas Value : 0.280308 V
Continuity_Mux_Pos : io_rsp_pad_data_243                  : Meas Value : 0.281218 V
Continuity_Mux_Pos : io_rsp_pad_data_40                   : Meas Value : 0.281958 V
Continuity_Mux_Pos : io_rsp_pad_data_167                  : Meas Value : 0.281218 V
Continuity_Mux_Pos : io_rsp_pad_data_171                  : Meas Value : 0.280194 V
Continuity_Mux_Pos : io_rsp_pad_data_249                  : Meas Value : 0.281673 V
Continuity_Mux_Pos : io_rsp_pad_data_92                   : Meas Value : 0.281047 V
Continuity_Mux_Pos : io_rsp_pad_data_49                   : Meas Value : 0.280137 V
Continuity_Mux_Pos : io_rsp_pad_data_172                  : Meas Value : 0.28082 V
Continuity_Mux_Pos : reserved_out_pad_o_8                 : Meas Value : 0.27934 V
Continuity_Mux_Pos : io_rsp_pad_data_245                  : Meas Value : 0.280308 V
Continuity_Mux_Pos : io_rsp_pad_data_208                  : Meas Value : 0.28156 V
Continuity_Mux_Pos : io_rsp_pad_data_166                  : Meas Value : 0.280706 V
Continuity_Mux_Pos : io_rsp_pad_data_165                  : Meas Value : 0.280251 V
Continuity_Mux_Pos : io_rsp_pad_addr_10                   : Meas Value : 0.281958 V
Continuity_Mux_Pos : io_rsp_pad_addr_0                    : Meas Value : 0.281104 V
Continuity_Mux_Pos : 2k_mux14                             : Meas Value : 0.200234 V

MUX_OUT number :	mux15_out
Continuity_Mux_Pos : io_rsp_pad_addr_22                   : Meas Value : 0.278942 V
Continuity_Mux_Pos : io_rsp_pad_data_100                  : Meas Value : 0.282299 V
Continuity_Mux_Pos : io_rsp_pad_data_223                  : Meas Value : 0.280137 V
Continuity_Mux_Pos : reserved_out_pad_o_15                : Meas Value : 0.279454 V
Continuity_Mux_Pos : io_rsp_pad_data_131                  : Meas Value : 0.280023 V
Continuity_Mux_Pos : io_rsp_pad_data_179                  : Meas Value : 0.280023 V
Continuity_Mux_Pos : io_rsp_pad_data_98                   : Meas Value : 0.281104 V
Continuity_Mux_Pos : io_rsp_pad_addr_26                   : Meas Value : 0.279169 V
Continuity_Mux_Pos : io_rsp_pad_data_201                  : Meas Value : 0.281218 V
Continuity_Mux_Pos : io_rsp_pad_data_232                  : Meas Value : 0.279397 V
Continuity_Mux_Pos : io_rsp_pad_data_107                  : Meas Value : 0.279966 V
Continuity_Mux_Pos : reserved_out_pad_o_12                : Meas Value : 0.279511 V
Continuity_Mux_Pos : io_rsp_pad_data_240                  : Meas Value : 0.281218 V
Continuity_Mux_Pos : io_rsp_pad_data_121                  : Meas Value : 0.280023 V
Continuity_Mux_Pos : io_rsp_pad_data_161                  : Meas Value : 0.282015 V
Continuity_Mux_Pos : io_rsp_pad_data_80                   : Meas Value : 0.280421 V
Continuity_Mux_Pos : io_rsp_pad_parity_0                  : Meas Value : 0.279625 V
Continuity_Mux_Pos : io_rsp_pad_data_91                   : Meas Value : 0.280649 V
Continuity_Mux_Pos : io_rsp_pad_data_64                   : Meas Value : 0.279056 V
Continuity_Mux_Pos : io_rsp_pad_data_148                  : Meas Value : 0.280421 V
Continuity_Mux_Pos : reserved_out_pad_o_6                 : Meas Value : 0.278885 V
Continuity_Mux_Pos : reserved_out_pad_o_9                 : Meas Value : 0.279397 V
Continuity_Mux_Pos : reserved_out_pad_o_14                : Meas Value : 0.278714 V
Continuity_Mux_Pos : io_rsp_pad_data_190                  : Meas Value : 0.280251 V
Continuity_Mux_Pos : io_rsp_pad_data_246                  : Meas Value : 0.282015 V
Continuity_Mux_Pos : io_rsp_pad_data_254                  : Meas Value : 0.280991 V
Continuity_Mux_Pos : io_rsp_pad_data_144                  : Meas Value : 0.280251 V
Continuity_Mux_Pos : io_rsp_pad_data_74                   : Meas Value : 0.280991 V
Continuity_Mux_Pos : io_rsp_pad_data_163                  : Meas Value : 0.28082 V
Continuity_Mux_Pos : io_rsp_pad_addr_5                    : Meas Value : 0.281958 V
Continuity_Mux_Pos : io_rsp_pad_data_47                   : Meas Value : 0.280991 V
Continuity_Mux_Pos : 2k_mux15                             : Meas Value : 0.200348 V

MUX_OUT number :	mux16_out
Continuity_Mux_Pos : io_rsp_pad_data_250                  : Meas Value : 0.280029 V
Continuity_Mux_Pos : io_rsp_pad_data_136                  : Meas Value : 0.278664 V
Continuity_Mux_Pos : io_rsp_pad_data_93                   : Meas Value : 0.281964 V
Continuity_Mux_Pos : io_rsp_pad_data_175                  : Meas Value : 0.281964 V
Continuity_Mux_Pos : io_rsp_pad_data_51                   : Meas Value : 0.280599 V
Continuity_Mux_Pos : io_rsp_pad_data_221                  : Meas Value : 0.280997 V
Continuity_Mux_Pos : io_rsp_pad_data_212                  : Meas Value : 0.280712 V
Continuity_Mux_Pos : io_rsp_pad_addr_14                   : Meas Value : 0.280712 V
Continuity_Mux_Pos : io_rsp_pad_data_183                  : Meas Value : 0.281054 V
Continuity_Mux_Pos : io_rsp_pad_data_68                   : Meas Value : 0.278777 V
Continuity_Mux_Pos : io_rsp_pad_data_146                  : Meas Value : 0.2802 V
Continuity_Mux_Pos : reserved_out_pad_o_2                 : Meas Value : 0.280371 V
Continuity_Mux_Pos : io_rsp_pad_data_52                   : Meas Value : 0.281338 V
Continuity_Mux_Pos : io_rsp_pad_data_174                  : Meas Value : 0.2802 V
Continuity_Mux_Pos : io_rsp_pad_data_55                   : Meas Value : 0.279574 V
Continuity_Mux_Pos : io_rsp_pad_parity_4                  : Meas Value : 0.281054 V
Continuity_Mux_Pos : io_rsp_pad_data_57                   : Meas Value : 0.281338 V
Continuity_Mux_Pos : io_rsp_pad_data_127                  : Meas Value : 0.280769 V
Continuity_Mux_Pos : io_rsp_pad_data_164                  : Meas Value : 0.282021 V
Continuity_Mux_Pos : io_rsp_pad_data_86                   : Meas Value : 0.280314 V
Continuity_Mux_Pos : io_rsp_pad_data_217                  : Meas Value : 0.279688 V
Continuity_Mux_Pos : io_rsp_pad_data_48                   : Meas Value : 0.280086 V
Continuity_Mux_Pos : io_rsp_pad_parity_2                  : Meas Value : 0.280314 V
Continuity_Mux_Pos : io_rsp_pad_data_181                  : Meas Value : 0.280029 V
Continuity_Mux_Pos : io_rsp_pad_data_236                  : Meas Value : 0.278493 V
Continuity_Mux_Pos : io_rsp_pad_addr_11                   : Meas Value : 0.281338 V
Continuity_Mux_Pos : reserved_out_pad_o_5                 : Meas Value : 0.280428 V
Continuity_Mux_Pos : io_rsp_pad_data_168                  : Meas Value : 0.280655 V
Continuity_Mux_Pos : reserved_out_pad_o_16                : Meas Value : 0.278891 V
Continuity_Mux_Pos : io_rsp_pad_data_140                  : Meas Value : 0.278038 V
Continuity_Mux_Pos : io_rsp_pad_data_96                   : Meas Value : 0.280769 V
Continuity_Mux_Pos : 2k_mux16                             : Meas Value : 0.200353 V

MUX_OUT number :	mux17_out
Continuity_Mux_Pos : io_rsp_pad_data_162                  : Meas Value : 0.280301 V
Continuity_Mux_Pos : io_rsp_pad_data_206                  : Meas Value : 0.281895 V
Continuity_Mux_Pos : io_rsp_pad_data_45                   : Meas Value : 0.280358 V
Continuity_Mux_Pos : io_rsp_pad_data_244                  : Meas Value : 0.280529 V
Continuity_Mux_Pos : io_rsp_pad_data_200                  : Meas Value : 0.28161 V
Continuity_Mux_Pos : io_rsp_pad_data_125                  : Meas Value : 0.281439 V
Continuity_Mux_Pos : io_rsp_pad_data_241                  : Meas Value : 0.280301 V
Continuity_Mux_Pos : io_rsp_pad_data_203                  : Meas Value : 0.280301 V
Continuity_Mux_Pos : reserved_out_pad_o_13                : Meas Value : 0.279163 V
Continuity_Mux_Pos : io_rsp_pad_data_228                  : Meas Value : 0.27996 V
Continuity_Mux_Pos : io_rsp_pad_data_188                  : Meas Value : 0.280017 V
Continuity_Mux_Pos : io_rsp_pad_parity_3                  : Meas Value : 0.281212 V
Continuity_Mux_Pos : io_rsp_pad_data_41                   : Meas Value : 0.281326 V
Continuity_Mux_Pos : io_rsp_pad_addr_1                    : Meas Value : 0.280472 V
Continuity_Mux_Pos : io_rsp_pad_data_83                   : Meas Value : 0.280984 V
Continuity_Mux_Pos : io_rsp_pad_addr_18                   : Meas Value : 0.280984 V
Continuity_Mux_Pos : io_rsp_pad_data_89                   : Meas Value : 0.279789 V
Continuity_Mux_Pos : io_rsp_pad_data_42                   : Meas Value : 0.281155 V
Continuity_Mux_Pos : io_rsp_pad_data_124                  : Meas Value : 0.280244 V
Continuity_Mux_Pos : io_rsp_pad_data_128                  : Meas Value : 0.280472 V
Continuity_Mux_Pos : io_rsp_pad_addr_8                    : Meas Value : 0.281155 V
Continuity_Mux_Pos : reserved_out_pad_o_3                 : Meas Value : 0.278708 V
Continuity_Mux_Pos : io_rsp_pad_data_39                   : Meas Value : 0.280358 V
Continuity_Mux_Pos : io_rsp_pad_data_153                  : Meas Value : 0.279277 V
Continuity_Mux_Pos : reserved_out_pad_o_7                 : Meas Value : 0.279789 V
Continuity_Mux_Pos : io_rsp_pad_data_242                  : Meas Value : 0.281326 V
Continuity_Mux_Pos : io_rsp_pad_addr_7                    : Meas Value : 0.279675 V
Continuity_Mux_Pos : io_rsp_pad_data_90                   : Meas Value : 0.280984 V
Continuity_Mux_Pos : io_rsp_pad_addr_2                    : Meas Value : 0.281155 V
Continuity_Mux_Pos : io_rsp_pad_data_198                  : Meas Value : 0.281269 V
Continuity_Mux_Pos : io_rsp_pad_data_154                  : Meas Value : 0.279277 V
Continuity_Mux_Pos : 2k_mux17                             : Meas Value : 0.20023 V

-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


Continuity_Mux_Neg Datalog : 

MUX_OUT number :	mux1_out
Continuity_Mux_Neg : io_req_pad_data_250                  : Meas Value : -0.737476 V
Continuity_Mux_Neg : io_req_pad_data_174                  : Meas Value : -0.737704 V
Continuity_Mux_Neg : io_req_pad_data_200                  : Meas Value : -0.737305 V
Continuity_Mux_Neg : io_req_pad_data_40                   : Meas Value : -0.737362 V
Continuity_Mux_Neg : io_req_pad_data_52                   : Meas Value : -0.737533 V
Continuity_Mux_Neg : io_req_pad_data_56                   : Meas Value : -0.737476 V
Continuity_Mux_Neg : io_req_pad_data_202                  : Meas Value : -0.737533 V
Continuity_Mux_Neg : io_req_pad_data_161                  : Meas Value : -0.737191 V
Continuity_Mux_Neg : io_req_pad_data_42                   : Meas Value : -0.737476 V
Continuity_Mux_Neg : io_req_pad_data_81                   : Meas Value : -0.737362 V
Continuity_Mux_Neg : io_req_pad_data_47                   : Meas Value : -0.737647 V
Continuity_Mux_Neg : io_req_pad_data_87                   : Meas Value : -0.737704 V
Continuity_Mux_Neg : io_req_pad_data_122                  : Meas Value : -0.737533 V
Continuity_Mux_Neg : io_req_pad_data_131                  : Meas Value : -0.737476 V
Continuity_Mux_Neg : io_req_pad_data_92                   : Meas Value : -0.737419 V
Continuity_Mux_Neg : io_req_pad_data_248                  : Meas Value : -0.737419 V
Continuity_Mux_Neg : io_req_pad_data_184                  : Meas Value : -0.737817 V
Continuity_Mux_Neg : io_req_pad_data_103                  : Meas Value : -0.737817 V
Continuity_Mux_Neg : io_req_pad_data_195                  : Meas Value : -0.737533 V
Continuity_Mux_Neg : io_req_pad_data_119                  : Meas Value : -0.73759 V
Continuity_Mux_Neg : io_req_pad_data_172                  : Meas Value : -0.73759 V
Continuity_Mux_Neg : io_req_pad_data_123                  : Meas Value : -0.73759 V
Continuity_Mux_Neg : io_req_pad_data_168                  : Meas Value : -0.73759 V
Continuity_Mux_Neg : io_req_pad_data_44                   : Meas Value : -0.73759 V
Continuity_Mux_Neg : io_req_pad_data_160                  : Meas Value : -0.73759 V
Continuity_Mux_Neg : io_req_pad_data_89                   : Meas Value : -0.737704 V
Continuity_Mux_Neg : io_req_pad_data_213                  : Meas Value : -0.737647 V
Continuity_Mux_Neg : io_req_pad_data_249                  : Meas Value : -0.737704 V
Continuity_Mux_Neg : io_req_pad_data_204                  : Meas Value : -0.737647 V
Continuity_Mux_Neg : io_req_pad_data_48                   : Meas Value : -0.737704 V
Continuity_Mux_Neg : io_req_pad_data_163                  : Meas Value : -0.737647 V
Continuity_Mux_Neg : 2k_mux1                              : Meas Value : -0.199789 V

MUX_OUT number :	mux2_out
Continuity_Mux_Neg : io_req_pad_data_69                   : Meas Value : -0.737533 V
Continuity_Mux_Neg : io_req_pad_data_121                  : Meas Value : -0.737191 V
Continuity_Mux_Neg : io_req_pad_data_144                  : Meas Value : -0.737704 V
Continuity_Mux_Neg : io_req_pad_data_46                   : Meas Value : -0.737476 V
Continuity_Mux_Neg : io_req_pad_data_155                  : Meas Value : -0.737476 V
Continuity_Mux_Neg : io_req_pad_data_126                  : Meas Value : -0.737533 V
Continuity_Mux_Neg : io_req_pad_data_178                  : Meas Value : -0.737533 V
Continuity_Mux_Neg : io_req_pad_data_162                  : Meas Value : -0.737248 V
Continuity_Mux_Neg : io_req_pad_data_36                   : Meas Value : -0.73759 V
Continuity_Mux_Neg : io_req_pad_data_208                  : Meas Value : -0.737533 V
Continuity_Mux_Neg : io_req_pad_data_115                  : Meas Value : -0.737419 V
Continuity_Mux_Neg : io_req_pad_data_59                   : Meas Value : -0.737419 V
Continuity_Mux_Neg : io_req_pad_data_88                   : Meas Value : -0.737647 V
Continuity_Mux_Neg : io_req_pad_data_243                  : Meas Value : -0.737248 V
Continuity_Mux_Neg : io_req_pad_data_176                  : Meas Value : -0.737419 V
Continuity_Mux_Neg : io_req_pad_data_203                  : Meas Value : -0.737419 V
Continuity_Mux_Neg : io_req_pad_data_166                  : Meas Value : -0.737476 V
Continuity_Mux_Neg : io_req_pad_data_51                   : Meas Value : -0.73759 V
Continuity_Mux_Neg : io_req_pad_data_127                  : Meas Value : -0.737533 V
Continuity_Mux_Neg : io_req_pad_data_207                  : Meas Value : -0.737362 V
Continuity_Mux_Neg : io_req_pad_data_90                   : Meas Value : -0.737362 V
Continuity_Mux_Neg : io_req_pad_data_84                   : Meas Value : -0.73759 V
Continuity_Mux_Neg : io_req_pad_data_83                   : Meas Value : -0.737362 V
Continuity_Mux_Neg : io_req_pad_data_244                  : Meas Value : -0.73759 V
Continuity_Mux_Neg : io_req_pad_data_93                   : Meas Value : -0.73759 V
Continuity_Mux_Neg : io_req_pad_data_110                  : Meas Value : -0.737704 V
Continuity_Mux_Neg : io_req_pad_data_129                  : Meas Value : -0.737704 V
Continuity_Mux_Neg : io_req_pad_data_224                  : Meas Value : -0.73759 V
Continuity_Mux_Neg : io_req_pad_data_132                  : Meas Value : -0.737419 V
Continuity_Mux_Neg : io_req_pad_data_57                   : Meas Value : -0.737305 V
Continuity_Mux_Neg : io_req_pad_data_120                  : Meas Value : -0.737533 V
Continuity_Mux_Neg : 2k_mux2                              : Meas Value : -0.199447 V

MUX_OUT number :	mux3_out
Continuity_Mux_Neg : io_req_pad_data_239                  : Meas Value : -0.737363 V
Continuity_Mux_Neg : io_req_pad_data_191                  : Meas Value : -0.737363 V
Continuity_Mux_Neg : io_req_pad_data_220                  : Meas Value : -0.737363 V
Continuity_Mux_Neg : io_req_pad_parity_1                  : Meas Value : -0.737192 V
Continuity_Mux_Neg : io_req_pad_data_108                  : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_254                  : Meas Value : -0.737534 V
Continuity_Mux_Neg : io_req_pad_data_79                   : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_parity_0                  : Meas Value : -0.737249 V
Continuity_Mux_Neg : io_req_pad_data_97                   : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_99                   : Meas Value : -0.737477 V
Continuity_Mux_Neg : io_req_pad_data_212                  : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_253                  : Meas Value : -0.737534 V
Continuity_Mux_Neg : io_req_pad_data_216                  : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_227                  : Meas Value : -0.737477 V
Continuity_Mux_Neg : io_req_pad_data_62                   : Meas Value : -0.737534 V
Continuity_Mux_Neg : io_req_pad_data_148                  : Meas Value : -0.737534 V
Continuity_Mux_Neg : io_req_pad_data_180                  : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_219                  : Meas Value : -0.737249 V
Continuity_Mux_Neg : io_req_pad_data_165                  : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_240                  : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_80                   : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_125                  : Meas Value : -0.737363 V
Continuity_Mux_Neg : io_req_pad_data_138                  : Meas Value : -0.737363 V
Continuity_Mux_Neg : io_req_pad_data_53                   : Meas Value : -0.737363 V
Continuity_Mux_Neg : io_req_pad_data_43                   : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_167                  : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_241                  : Meas Value : -0.737192 V
Continuity_Mux_Neg : io_req_pad_data_251                  : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_199                  : Meas Value : -0.73759 V
Continuity_Mux_Neg : io_req_pad_data_153                  : Meas Value : -0.737534 V
Continuity_Mux_Neg : io_req_pad_data_38                   : Meas Value : -0.737534 V
Continuity_Mux_Neg : 2k_mux3                              : Meas Value : -0.199477 V

MUX_OUT number :	mux4_out
Continuity_Mux_Neg : io_req_pad_data_63                   : Meas Value : -0.737078 V
Continuity_Mux_Neg : io_req_pad_data_135                  : Meas Value : -0.737306 V
Continuity_Mux_Neg : reserved_in_pad_i_11                 : Meas Value : -0.737078 V
Continuity_Mux_Neg : io_req_pad_data_124                  : Meas Value : -0.737078 V
Continuity_Mux_Neg : io_req_pad_data_171                  : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_152                  : Meas Value : -0.737135 V
Continuity_Mux_Neg : io_req_pad_data_96                   : Meas Value : -0.737363 V
Continuity_Mux_Neg : io_req_pad_data_211                  : Meas Value : -0.73742 V
Continuity_Mux_Neg : reserved_in_pad_i_13                 : Meas Value : -0.736964 V
Continuity_Mux_Neg : io_req_pad_data_177                  : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_214                  : Meas Value : -0.737135 V
Continuity_Mux_Neg : io_req_pad_data_255                  : Meas Value : -0.737249 V
Continuity_Mux_Neg : io_req_pad_data_141                  : Meas Value : -0.737534 V
Continuity_Mux_Neg : io_req_pad_data_107                  : Meas Value : -0.737249 V
Continuity_Mux_Neg : reserved_in_pad_i_12                 : Meas Value : -0.737135 V
Continuity_Mux_Neg : io_req_pad_data_245                  : Meas Value : -0.737363 V
Continuity_Mux_Neg : io_req_pad_data_77                   : Meas Value : -0.737192 V
Continuity_Mux_Neg : io_req_pad_data_114                  : Meas Value : -0.737477 V
Continuity_Mux_Neg : io_req_pad_data_225                  : Meas Value : -0.737363 V
Continuity_Mux_Neg : io_req_pad_data_67                   : Meas Value : -0.737363 V
Continuity_Mux_Neg : io_req_pad_parity_3                  : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_238                  : Meas Value : -0.737534 V
Continuity_Mux_Neg : io_req_pad_data_237                  : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_73                   : Meas Value : -0.737534 V
Continuity_Mux_Neg : io_req_pad_data_252                  : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_234                  : Meas Value : -0.737534 V
Continuity_Mux_Neg : io_req_pad_data_137                  : Meas Value : -0.737534 V
Continuity_Mux_Neg : io_req_pad_data_142                  : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_118                  : Meas Value : -0.73759 V
Continuity_Mux_Neg : io_req_pad_data_232                  : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_187                  : Meas Value : -0.737704 V
Continuity_Mux_Neg : 2k_mux4                              : Meas Value : -0.19959 V

MUX_OUT number :	mux5_out
Continuity_Mux_Neg : io_req_pad_data_101                  : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_104                  : Meas Value : -0.737192 V
Continuity_Mux_Neg : io_req_pad_data_181                  : Meas Value : -0.737192 V
Continuity_Mux_Neg : io_req_pad_data_102                  : Meas Value : -0.737135 V
Continuity_Mux_Neg : io_req_pad_data_54                   : Meas Value : -0.737192 V
Continuity_Mux_Neg : io_req_pad_data_170                  : Meas Value : -0.737135 V
Continuity_Mux_Neg : io_req_pad_data_139                  : Meas Value : -0.737078 V
Continuity_Mux_Neg : io_req_pad_data_58                   : Meas Value : -0.737249 V
Continuity_Mux_Neg : io_req_pad_data_182                  : Meas Value : -0.737135 V
Continuity_Mux_Neg : io_req_pad_data_196                  : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_185                  : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_130                  : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_parity_7                  : Meas Value : -0.737363 V
Continuity_Mux_Neg : io_req_pad_data_231                  : Meas Value : -0.737477 V
Continuity_Mux_Neg : io_req_pad_data_60                   : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_117                  : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_82                   : Meas Value : -0.737078 V
Continuity_Mux_Neg : io_req_pad_data_41                   : Meas Value : -0.737078 V
Continuity_Mux_Neg : io_req_pad_data_140                  : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_201                  : Meas Value : -0.737078 V
Continuity_Mux_Neg : io_req_pad_data_85                   : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_55                   : Meas Value : -0.73759 V
Continuity_Mux_Neg : io_req_pad_data_45                   : Meas Value : -0.737363 V
Continuity_Mux_Neg : io_req_pad_data_175                  : Meas Value : -0.737534 V
Continuity_Mux_Neg : io_req_pad_data_218                  : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_94                   : Meas Value : -0.737363 V
Continuity_Mux_Neg : io_req_pad_data_134                  : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_209                  : Meas Value : -0.737363 V
Continuity_Mux_Neg : io_req_pad_parity_8                  : Meas Value : -0.737477 V
Continuity_Mux_Neg : io_req_pad_data_66                   : Meas Value : -0.737647 V
Continuity_Mux_Neg : io_req_pad_data_32                   : Meas Value : -0.737534 V
Continuity_Mux_Neg : 2k_mux5                              : Meas Value : -0.19959 V

MUX_OUT number :	mux6_out
Continuity_Mux_Neg : io_req_pad_data_33                   : Meas Value : -0.737078 V
Continuity_Mux_Neg : io_req_pad_data_197                  : Meas Value : -0.737021 V
Continuity_Mux_Neg : io_req_pad_data_154                  : Meas Value : -0.737078 V
Continuity_Mux_Neg : io_req_pad_data_235                  : Meas Value : -0.737078 V
Continuity_Mux_Neg : io_req_pad_data_186                  : Meas Value : -0.736964 V
Continuity_Mux_Neg : io_req_pad_data_109                  : Meas Value : -0.737135 V
Continuity_Mux_Neg : io_req_pad_data_143                  : Meas Value : -0.737078 V
Continuity_Mux_Neg : io_req_pad_data_145                  : Meas Value : -0.737192 V
Continuity_Mux_Neg : io_req_pad_data_100                  : Meas Value : -0.737192 V
Continuity_Mux_Neg : io_req_pad_parity_9                  : Meas Value : -0.737192 V
Continuity_Mux_Neg : io_req_pad_data_158                  : Meas Value : -0.737192 V
Continuity_Mux_Neg : io_req_pad_data_236                  : Meas Value : -0.737363 V
Continuity_Mux_Neg : io_req_pad_data_49                   : Meas Value : -0.737249 V
Continuity_Mux_Neg : reserved_in_pad_i_8                  : Meas Value : -0.737249 V
Continuity_Mux_Neg : io_req_pad_data_223                  : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_164                  : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_246                  : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_198                  : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_242                  : Meas Value : -0.737249 V
Continuity_Mux_Neg : io_rsp_pad_data_118                  : Meas Value : -0.26408 V
Continuity_Mux_Neg : io_req_pad_data_68                   : Meas Value : -0.737135 V
Continuity_Mux_Neg : io_req_pad_data_116                  : Meas Value : -0.737135 V
Continuity_Mux_Neg : io_req_pad_parity_2                  : Meas Value : -0.737249 V
Continuity_Mux_Neg : io_req_pad_data_233                  : Meas Value : -0.737135 V
Continuity_Mux_Neg : io_req_pad_data_149                  : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_221                  : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_78                   : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_105                  : Meas Value : -0.737249 V
Continuity_Mux_Neg : io_req_pad_data_183                  : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_222                  : Meas Value : -0.737249 V
Continuity_Mux_Neg : io_req_pad_data_64                   : Meas Value : -0.737249 V
Continuity_Mux_Neg : 2k_mux6                              : Meas Value : -0.199704 V

MUX_OUT number :	mux7_out
Continuity_Mux_Neg : reserved_in_pad_i_5                  : Meas Value : -0.737021 V
Continuity_Mux_Neg : io_req_pad_data_226                  : Meas Value : -0.737135 V
Continuity_Mux_Neg : io_req_pad_data_179                  : Meas Value : -0.737135 V
Continuity_Mux_Neg : reserved_in_pad_i_1                  : Meas Value : -0.737021 V
Continuity_Mux_Neg : reserved_in_pad_i_6                  : Meas Value : -0.736964 V
Continuity_Mux_Neg : io_req_pad_data_95                   : Meas Value : -0.737135 V
Continuity_Mux_Neg : io_req_pad_data_210                  : Meas Value : -0.737135 V
Continuity_Mux_Neg : io_req_pad_data_133                  : Meas Value : -0.737021 V
Continuity_Mux_Neg : io_req_pad_data_159                  : Meas Value : -0.737078 V
Continuity_Mux_Neg : io_req_pad_data_151                  : Meas Value : -0.737249 V
Continuity_Mux_Neg : io_req_pad_data_205                  : Meas Value : -0.737249 V
Continuity_Mux_Neg : reserved_in_pad_i_3                  : Meas Value : -0.737078 V
Continuity_Mux_Neg : io_req_pad_data_173                  : Meas Value : -0.737135 V
Continuity_Mux_Neg : reserved_in_pad_i_9                  : Meas Value : -0.737192 V
Continuity_Mux_Neg : io_req_pad_data_247                  : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_50                   : Meas Value : -0.737192 V
Continuity_Mux_Neg : io_req_pad_data_188                  : Meas Value : -0.737192 V
Continuity_Mux_Neg : reserved_in_pad_i_7                  : Meas Value : -0.737078 V
Continuity_Mux_Neg : io_req_pad_data_70                   : Meas Value : -0.737192 V
Continuity_Mux_Neg : io_req_pad_data_215                  : Meas Value : -0.737135 V
Continuity_Mux_Neg : reserved_in_pad_i_4                  : Meas Value : -0.737249 V
Continuity_Mux_Neg : io_req_pad_data_98                   : Meas Value : -0.737135 V
Continuity_Mux_Neg : io_req_pad_data_61                   : Meas Value : -0.737306 V
Continuity_Mux_Neg : reserved_in_pad_i_2                  : Meas Value : -0.737249 V
Continuity_Mux_Neg : io_req_pad_data_111                  : Meas Value : -0.737249 V
Continuity_Mux_Neg : io_req_pad_data_192                  : Meas Value : -0.737363 V
Continuity_Mux_Neg : io_req_pad_data_156                  : Meas Value : -0.737249 V
Continuity_Mux_Neg : io_req_pad_parity_5                  : Meas Value : -0.737135 V
Continuity_Mux_Neg : io_req_pad_data_146                  : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_71                   : Meas Value : -0.737363 V
Continuity_Mux_Neg : io_req_pad_parity_4                  : Meas Value : -0.737249 V
Continuity_Mux_Neg : 2k_mux7                              : Meas Value : -0.199704 V

MUX_OUT number :	mux8_out
Continuity_Mux_Neg : io_req_pad_data_194                  : Meas Value : -0.737135 V
Continuity_Mux_Neg : io_req_pad_data_113                  : Meas Value : -0.737192 V
Continuity_Mux_Neg : io_req_pad_data_75                   : Meas Value : -0.737021 V
Continuity_Mux_Neg : io_req_pad_data_74                   : Meas Value : -0.737078 V
Continuity_Mux_Neg : io_req_pad_data_35                   : Meas Value : -0.737135 V
Continuity_Mux_Neg : io_req_pad_data_112                  : Meas Value : -0.737078 V
Continuity_Mux_Neg : io_req_pad_data_228                  : Meas Value : -0.737192 V
Continuity_Mux_Neg : io_req_pad_data_230                  : Meas Value : -0.737249 V
Continuity_Mux_Neg : io_req_pad_data_37                   : Meas Value : -0.737192 V
Continuity_Mux_Neg : io_req_pad_data_229                  : Meas Value : -0.737021 V
Continuity_Mux_Neg : io_req_pad_parity_6                  : Meas Value : -0.737249 V
Continuity_Mux_Neg : io_req_pad_data_34                   : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_193                  : Meas Value : -0.737078 V
Continuity_Mux_Neg : io_req_pad_data_150                  : Meas Value : -0.737078 V
Continuity_Mux_Neg : io_req_pad_data_106                  : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_65                   : Meas Value : -0.737363 V
Continuity_Mux_Neg : io_req_pad_data_76                   : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_39                   : Meas Value : -0.737249 V
Continuity_Mux_Neg : io_req_pad_data_169                  : Meas Value : -0.737192 V
Continuity_Mux_Neg : io_req_pad_data_91                   : Meas Value : -0.737192 V
Continuity_Mux_Neg : io_req_pad_data_157                  : Meas Value : -0.737135 V
Continuity_Mux_Neg : io_req_pad_data_128                  : Meas Value : -0.737363 V
Continuity_Mux_Neg : io_req_pad_data_72                   : Meas Value : -0.737249 V
Continuity_Mux_Neg : reserved_in_pad_i_10                 : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_86                   : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_190                  : Meas Value : -0.737249 V
Continuity_Mux_Neg : io_req_pad_data_189                  : Meas Value : -0.73742 V
Continuity_Mux_Neg : io_req_pad_data_206                  : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_217                  : Meas Value : -0.737306 V
Continuity_Mux_Neg : io_req_pad_data_136                  : Meas Value : -0.737363 V
Continuity_Mux_Neg : io_req_pad_data_147                  : Meas Value : -0.737306 V
Continuity_Mux_Neg : 2k_mux8                              : Meas Value : -0.199818 V

MUX_OUT number :	mux9_out
Continuity_Mux_Neg : io_rsp_pad_addr_21                   : Meas Value : -0.263774 V
Continuity_Mux_Neg : io_rsp_pad_data_129                  : Meas Value : -0.264002 V
Continuity_Mux_Neg : io_rsp_pad_data_204                  : Meas Value : -0.264799 V
Continuity_Mux_Neg : io_rsp_pad_data_94                   : Meas Value : -0.264286 V
Continuity_Mux_Neg : io_rsp_pad_data_173                  : Meas Value : -0.262692 V
Continuity_Mux_Neg : io_rsp_pad_addr_15                   : Meas Value : -0.264685 V
Continuity_Mux_Neg : io_rsp_pad_data_248                  : Meas Value : -0.2644 V
Continuity_Mux_Neg : io_rsp_pad_data_88                   : Meas Value : -0.264229 V
Continuity_Mux_Neg : io_rsp_pad_data_65                   : Meas Value : -0.26292 V
Continuity_Mux_Neg : io_rsp_pad_data_238                  : Meas Value : -0.266393 V
Continuity_Mux_Neg : io_rsp_pad_data_32                   : Meas Value : -0.263717 V
Continuity_Mux_Neg : io_rsp_pad_data_151                  : Meas Value : -0.264173 V
Continuity_Mux_Neg : io_rsp_pad_data_139                  : Meas Value : -0.264571 V
Continuity_Mux_Neg : io_rsp_pad_parity_7                  : Meas Value : -0.264286 V
Continuity_Mux_Neg : io_rsp_pad_data_101                  : Meas Value : -0.262863 V
Continuity_Mux_Neg : reserved_out_pad_o_17                : Meas Value : -0.26645 V
Continuity_Mux_Neg : io_rsp_pad_data_141                  : Meas Value : -0.26218 V
Continuity_Mux_Neg : io_rsp_pad_data_169                  : Meas Value : -0.263318 V
Continuity_Mux_Neg : io_rsp_pad_data_152                  : Meas Value : -0.264229 V
Continuity_Mux_Neg : io_rsp_pad_data_135                  : Meas Value : -0.264229 V
Continuity_Mux_Neg : io_rsp_pad_data_180                  : Meas Value : -0.263888 V
Continuity_Mux_Neg : io_rsp_pad_data_214                  : Meas Value : -0.262863 V
Continuity_Mux_Neg : io_rsp_pad_data_66                   : Meas Value : -0.26161 V
Continuity_Mux_Neg : io_rsp_pad_data_158                  : Meas Value : -0.266279 V
Continuity_Mux_Neg : io_rsp_pad_data_219                  : Meas Value : -0.265197 V
Continuity_Mux_Neg : io_rsp_pad_data_123                  : Meas Value : -0.26366 V
Continuity_Mux_Neg : io_rsp_pad_data_213                  : Meas Value : -0.264059 V
Continuity_Mux_Neg : io_rsp_pad_data_134                  : Meas Value : -0.265482 V
Continuity_Mux_Neg : io_rsp_pad_data_43                   : Meas Value : -0.264799 V
Continuity_Mux_Neg : io_rsp_pad_addr_3                    : Meas Value : -0.263945 V
Continuity_Mux_Neg : io_rsp_pad_data_145                  : Meas Value : -0.262464 V
Continuity_Mux_Neg : 2k_mux9                              : Meas Value : -0.2 V

MUX_OUT number :	mux10_out
Continuity_Mux_Neg : io_rsp_pad_data_67                   : Meas Value : -0.263041 V
Continuity_Mux_Neg : io_rsp_pad_data_199                  : Meas Value : -0.266458 V
Continuity_Mux_Neg : io_rsp_pad_data_187                  : Meas Value : -0.262756 V
Continuity_Mux_Neg : io_rsp_pad_data_209                  : Meas Value : -0.263781 V
Continuity_Mux_Neg : io_rsp_pad_data_112                  : Meas Value : -0.262016 V
Continuity_Mux_Neg : io_rsp_pad_parity_1                  : Meas Value : -0.263041 V
Continuity_Mux_Neg : io_rsp_pad_data_78                   : Meas Value : -0.265547 V
Continuity_Mux_Neg : io_rsp_pad_data_156                  : Meas Value : -0.265148 V
Continuity_Mux_Neg : io_rsp_pad_data_230                  : Meas Value : -0.263895 V
Continuity_Mux_Neg : io_rsp_pad_parity_8                  : Meas Value : -0.266059 V
Continuity_Mux_Neg : io_rsp_pad_data_60                   : Meas Value : -0.26418 V
Continuity_Mux_Neg : io_rsp_pad_data_77                   : Meas Value : -0.265034 V
Continuity_Mux_Neg : io_rsp_pad_data_185                  : Meas Value : -0.262187 V
Continuity_Mux_Neg : io_rsp_pad_data_116                  : Meas Value : -0.264009 V
Continuity_Mux_Neg : io_rsp_pad_data_224                  : Meas Value : -0.26287 V
Continuity_Mux_Neg : io_rsp_pad_data_186                  : Meas Value : -0.262301 V
Continuity_Mux_Neg : io_rsp_pad_data_160                  : Meas Value : -0.26492 V
Continuity_Mux_Neg : io_rsp_pad_addr_19                   : Meas Value : -0.264579 V
Continuity_Mux_Neg : io_rsp_pad_data_84                   : Meas Value : -0.263838 V
Continuity_Mux_Neg : io_rsp_pad_data_79                   : Meas Value : -0.265148 V
Continuity_Mux_Neg : io_rsp_pad_data_191                  : Meas Value : -0.264123 V
Continuity_Mux_Neg : io_rsp_pad_data_231                  : Meas Value : -0.263668 V
Continuity_Mux_Neg : io_rsp_pad_data_71                   : Meas Value : -0.263098 V
Continuity_Mux_Neg : io_rsp_pad_data_106                  : Meas Value : -0.264237 V
Continuity_Mux_Neg : io_rsp_pad_addr_20                   : Meas Value : -0.263952 V
Continuity_Mux_Neg : io_rsp_pad_addr_25                   : Meas Value : -0.263554 V
Continuity_Mux_Neg : io_rsp_pad_data_157                  : Meas Value : -0.265091 V
Continuity_Mux_Neg : io_rsp_pad_data_197                  : Meas Value : -0.264693 V
Continuity_Mux_Neg : io_rsp_pad_data_70                   : Meas Value : -0.264863 V
Continuity_Mux_Neg : io_rsp_pad_data_59                   : Meas Value : -0.264863 V
Continuity_Mux_Neg : io_rsp_pad_data_37                   : Meas Value : -0.266059 V
Continuity_Mux_Neg : 2k_mux10                             : Meas Value : -0.199721 V

MUX_OUT number :	mux11_out
Continuity_Mux_Neg : io_rsp_pad_data_50                   : Meas Value : -0.263531 V
Continuity_Mux_Neg : io_rsp_pad_data_159                  : Meas Value : -0.266777 V
Continuity_Mux_Neg : io_rsp_pad_data_210                  : Meas Value : -0.26336 V
Continuity_Mux_Neg : io_rsp_pad_data_170                  : Meas Value : -0.264101 V
Continuity_Mux_Neg : io_rsp_pad_data_85                   : Meas Value : -0.263303 V
Continuity_Mux_Neg : io_rsp_pad_data_102                  : Meas Value : -0.263303 V
Continuity_Mux_Neg : io_rsp_pad_data_227                  : Meas Value : -0.26393 V
Continuity_Mux_Neg : io_rsp_pad_data_182                  : Meas Value : -0.263303 V
Continuity_Mux_Neg : io_rsp_pad_parity_5                  : Meas Value : -0.263588 V
Continuity_Mux_Neg : io_rsp_pad_data_150                  : Meas Value : -0.262392 V
Continuity_Mux_Neg : io_rsp_pad_data_149                  : Meas Value : -0.264784 V
Continuity_Mux_Neg : io_rsp_pad_data_109                  : Meas Value : -0.26319 V
Continuity_Mux_Neg : io_rsp_pad_data_36                   : Meas Value : -0.263987 V
Continuity_Mux_Neg : io_rsp_pad_data_75                   : Meas Value : -0.264385 V
Continuity_Mux_Neg : io_rsp_pad_data_237                  : Meas Value : -0.263873 V
Continuity_Mux_Neg : reserved_out_pad_o_4                 : Meas Value : -0.266492 V
Continuity_Mux_Neg : io_rsp_pad_data_113                  : Meas Value : -0.26598 V
Continuity_Mux_Neg : io_rsp_pad_data_218                  : Meas Value : -0.264499 V
Continuity_Mux_Neg : io_rsp_pad_data_193                  : Meas Value : -0.265296 V
Continuity_Mux_Neg : io_rsp_pad_data_226                  : Meas Value : -0.26336 V
Continuity_Mux_Neg : io_rsp_pad_data_99                   : Meas Value : -0.264271 V
Continuity_Mux_Neg : io_rsp_pad_data_69                   : Meas Value : -0.260969 V
Continuity_Mux_Neg : io_rsp_pad_data_61                   : Meas Value : -0.264214 V
Continuity_Mux_Neg : io_rsp_pad_data_220                  : Meas Value : -0.262905 V
Continuity_Mux_Neg : reserved_out_pad_o_10                : Meas Value : -0.26541 V
Continuity_Mux_Neg : io_rsp_pad_data_184                  : Meas Value : -0.263417 V
Continuity_Mux_Neg : io_rsp_pad_data_105                  : Meas Value : -0.262962 V
Continuity_Mux_Neg : io_rsp_pad_data_195                  : Meas Value : -0.262791 V
Continuity_Mux_Neg : io_rsp_pad_data_34                   : Meas Value : -0.264556 V
Continuity_Mux_Neg : io_rsp_pad_data_234                  : Meas Value : -0.263474 V
Continuity_Mux_Neg : io_rsp_pad_parity_6                  : Meas Value : -0.264727 V
Continuity_Mux_Neg : 2k_mux11                             : Meas Value : -0.199988 V

MUX_OUT number :	mux12_out
Continuity_Mux_Neg : io_rsp_pad_data_104                  : Meas Value : -0.263422 V
Continuity_Mux_Neg : io_rsp_pad_data_133                  : Meas Value : -0.263706 V
Continuity_Mux_Neg : io_rsp_pad_data_110                  : Meas Value : -0.264731 V
Continuity_Mux_Neg : io_rsp_pad_data_143                  : Meas Value : -0.263593 V
Continuity_Mux_Neg : io_rsp_pad_data_207                  : Meas Value : -0.263934 V
Continuity_Mux_Neg : io_rsp_pad_data_63                   : Meas Value : -0.263479 V
Continuity_Mux_Neg : io_rsp_pad_data_222                  : Meas Value : -0.263194 V
Continuity_Mux_Neg : io_rsp_pad_addr_29                   : Meas Value : -0.262227 V
Continuity_Mux_Neg : io_rsp_pad_addr_12                   : Meas Value : -0.26456 V
Continuity_Mux_Neg : io_rsp_pad_data_235                  : Meas Value : -0.263763 V
Continuity_Mux_Neg : io_rsp_pad_data_189                  : Meas Value : -0.263422 V
Continuity_Mux_Neg : io_rsp_pad_data_114                  : Meas Value : -0.264333 V
Continuity_Mux_Neg : io_rsp_pad_data_46                   : Meas Value : -0.26365 V
Continuity_Mux_Neg : io_rsp_pad_data_56                   : Meas Value : -0.264105 V
Continuity_Mux_Neg : io_rsp_pad_data_62                   : Meas Value : -0.263194 V
Continuity_Mux_Neg : io_rsp_pad_data_147                  : Meas Value : -0.262739 V
Continuity_Mux_Neg : io_rsp_pad_data_252                  : Meas Value : -0.262341 V
Continuity_Mux_Neg : io_rsp_pad_data_239                  : Meas Value : -0.265015 V
Continuity_Mux_Neg : io_rsp_pad_data_138                  : Meas Value : -0.262341 V
Continuity_Mux_Neg : io_rsp_pad_data_33                   : Meas Value : -0.264219 V
Continuity_Mux_Neg : io_rsp_pad_data_196                  : Meas Value : -0.264389 V
Continuity_Mux_Neg : io_rsp_pad_data_247                  : Meas Value : -0.265414 V
Continuity_Mux_Neg : io_rsp_pad_data_215                  : Meas Value : -0.263763 V
Continuity_Mux_Neg : io_rsp_pad_addr_27                   : Meas Value : -0.262398 V
Continuity_Mux_Neg : io_rsp_pad_data_97                   : Meas Value : -0.262853 V
Continuity_Mux_Neg : io_rsp_pad_data_137                  : Meas Value : -0.262739 V
Continuity_Mux_Neg : io_rsp_pad_data_132                  : Meas Value : -0.264219 V
Continuity_Mux_Neg : io_rsp_pad_data_192                  : Meas Value : -0.263194 V
Continuity_Mux_Neg : io_rsp_pad_data_103                  : Meas Value : -0.262113 V
Continuity_Mux_Neg : io_rsp_pad_addr_23                   : Meas Value : -0.26365 V
Continuity_Mux_Neg : io_rsp_pad_addr_24                   : Meas Value : -0.263706 V
Continuity_Mux_Neg : 2k_mux12                             : Meas Value : -0.199908 V

MUX_OUT number :	mux13_out
Continuity_Mux_Neg : io_rsp_pad_addr_9                    : Meas Value : -0.263194 V
Continuity_Mux_Neg : io_rsp_pad_data_38                   : Meas Value : -0.264674 V
Continuity_Mux_Neg : io_rsp_pad_data_130                  : Meas Value : -0.264162 V
Continuity_Mux_Neg : io_rsp_pad_data_211                  : Meas Value : -0.264276 V
Continuity_Mux_Neg : io_rsp_pad_data_253                  : Meas Value : -0.263365 V
Continuity_Mux_Neg : io_rsp_pad_data_178                  : Meas Value : -0.26308 V
Continuity_Mux_Neg : io_rsp_pad_addr_13                   : Meas Value : -0.263479 V
Continuity_Mux_Neg : io_rsp_pad_data_54                   : Meas Value : -0.262796 V
Continuity_Mux_Neg : io_rsp_pad_data_194                  : Meas Value : -0.262341 V
Continuity_Mux_Neg : io_rsp_pad_data_81                   : Meas Value : -0.265015 V
Continuity_Mux_Neg : io_rsp_pad_data_58                   : Meas Value : -0.263593 V
Continuity_Mux_Neg : io_rsp_pad_data_117                  : Meas Value : -0.265129 V
Continuity_Mux_Neg : io_rsp_pad_data_255                  : Meas Value : -0.26291 V
Continuity_Mux_Neg : io_rsp_pad_data_120                  : Meas Value : -0.263422 V
Continuity_Mux_Neg : io_rsp_pad_data_119                  : Meas Value : -0.265015 V
Continuity_Mux_Neg : io_rsp_pad_addr_16                   : Meas Value : -0.263877 V
Continuity_Mux_Neg : io_rsp_pad_data_95                   : Meas Value : -0.264446 V
Continuity_Mux_Neg : io_rsp_pad_data_233                  : Meas Value : -0.264503 V
Continuity_Mux_Neg : io_rsp_pad_data_73                   : Meas Value : -0.262682 V
Continuity_Mux_Neg : io_rsp_pad_data_108                  : Meas Value : -0.264788 V
Continuity_Mux_Neg : io_rsp_pad_parity_9                  : Meas Value : -0.264333 V
Continuity_Mux_Neg : io_rsp_pad_addr_17                   : Meas Value : -0.26456 V
Continuity_Mux_Neg : io_rsp_pad_data_216                  : Meas Value : -0.262739 V
Continuity_Mux_Neg : io_rsp_pad_addr_6                    : Meas Value : -0.263251 V
Continuity_Mux_Neg : io_rsp_pad_addr_28                   : Meas Value : -0.264162 V
Continuity_Mux_Neg : io_rsp_pad_data_177                  : Meas Value : -0.264048 V
Continuity_Mux_Neg : io_rsp_pad_data_229                  : Meas Value : -0.263479 V
Continuity_Mux_Neg : io_rsp_pad_data_251                  : Meas Value : -0.263479 V
Continuity_Mux_Neg : io_rsp_pad_data_176                  : Meas Value : -0.26217 V
Continuity_Mux_Neg : io_rsp_pad_data_35                   : Meas Value : -0.263991 V
Continuity_Mux_Neg : io_rsp_pad_data_142                  : Meas Value : -0.264503 V
Continuity_Mux_Neg : 2k_mux13                             : Meas Value : -0.199453 V

MUX_OUT number :	mux14_out
Continuity_Mux_Neg : io_rsp_pad_data_44                   : Meas Value : -0.264382 V
Continuity_Mux_Neg : io_rsp_pad_data_122                  : Meas Value : -0.265918 V
Continuity_Mux_Neg : io_rsp_pad_data_202                  : Meas Value : -0.265292 V
Continuity_Mux_Neg : io_rsp_pad_data_82                   : Meas Value : -0.265577 V
Continuity_Mux_Neg : io_rsp_pad_data_72                   : Meas Value : -0.262845 V
Continuity_Mux_Neg : io_rsp_pad_data_53                   : Meas Value : -0.262333 V
Continuity_Mux_Neg : io_rsp_pad_data_115                  : Meas Value : -0.265065 V
Continuity_Mux_Neg : io_rsp_pad_data_155                  : Meas Value : -0.263301 V
Continuity_Mux_Neg : reserved_out_pad_o_11                : Meas Value : -0.264496 V
Continuity_Mux_Neg : io_rsp_pad_data_76                   : Meas Value : -0.263756 V
Continuity_Mux_Neg : io_rsp_pad_data_225                  : Meas Value : -0.263414 V
Continuity_Mux_Neg : io_rsp_pad_data_111                  : Meas Value : -0.262732 V
Continuity_Mux_Neg : io_rsp_pad_data_126                  : Meas Value : -0.262902 V
Continuity_Mux_Neg : io_rsp_pad_data_87                   : Meas Value : -0.264268 V
Continuity_Mux_Neg : io_rsp_pad_addr_4                    : Meas Value : -0.263187 V
Continuity_Mux_Neg : io_rsp_pad_data_205                  : Meas Value : -0.264496 V
Continuity_Mux_Neg : io_rsp_pad_data_243                  : Meas Value : -0.265122 V
Continuity_Mux_Neg : io_rsp_pad_data_40                   : Meas Value : -0.26387 V
Continuity_Mux_Neg : io_rsp_pad_data_167                  : Meas Value : -0.263699 V
Continuity_Mux_Neg : io_rsp_pad_data_171                  : Meas Value : -0.262788 V
Continuity_Mux_Neg : io_rsp_pad_data_249                  : Meas Value : -0.263927 V
Continuity_Mux_Neg : io_rsp_pad_data_92                   : Meas Value : -0.265122 V
Continuity_Mux_Neg : io_rsp_pad_data_49                   : Meas Value : -0.26387 V
Continuity_Mux_Neg : io_rsp_pad_data_172                  : Meas Value : -0.265122 V
Continuity_Mux_Neg : reserved_out_pad_o_8                 : Meas Value : -0.264951 V
Continuity_Mux_Neg : io_rsp_pad_data_245                  : Meas Value : -0.264496 V
Continuity_Mux_Neg : io_rsp_pad_data_208                  : Meas Value : -0.264439 V
Continuity_Mux_Neg : io_rsp_pad_data_166                  : Meas Value : -0.265691 V
Continuity_Mux_Neg : io_rsp_pad_data_165                  : Meas Value : -0.264211 V
Continuity_Mux_Neg : io_rsp_pad_addr_10                   : Meas Value : -0.263528 V
Continuity_Mux_Neg : io_rsp_pad_addr_0                    : Meas Value : -0.266601 V
Continuity_Mux_Neg : 2k_mux14                             : Meas Value : -0.199447 V

MUX_OUT number :	mux15_out
Continuity_Mux_Neg : io_rsp_pad_addr_22                   : Meas Value : -0.261544 V
Continuity_Mux_Neg : io_rsp_pad_data_100                  : Meas Value : -0.264845 V
Continuity_Mux_Neg : io_rsp_pad_data_223                  : Meas Value : -0.262739 V
Continuity_Mux_Neg : reserved_out_pad_o_15                : Meas Value : -0.262227 V
Continuity_Mux_Neg : io_rsp_pad_data_131                  : Meas Value : -0.264788 V
Continuity_Mux_Neg : io_rsp_pad_data_179                  : Meas Value : -0.263877 V
Continuity_Mux_Neg : io_rsp_pad_data_98                   : Meas Value : -0.26365 V
Continuity_Mux_Neg : io_rsp_pad_addr_26                   : Meas Value : -0.262113 V
Continuity_Mux_Neg : io_rsp_pad_data_201                  : Meas Value : -0.262739 V
Continuity_Mux_Neg : io_rsp_pad_data_232                  : Meas Value : -0.262568 V
Continuity_Mux_Neg : io_rsp_pad_data_107                  : Meas Value : -0.262056 V
Continuity_Mux_Neg : reserved_out_pad_o_12                : Meas Value : -0.263877 V
Continuity_Mux_Neg : io_rsp_pad_data_240                  : Meas Value : -0.263877 V
Continuity_Mux_Neg : io_rsp_pad_data_121                  : Meas Value : -0.263308 V
Continuity_Mux_Neg : io_rsp_pad_data_161                  : Meas Value : -0.265585 V
Continuity_Mux_Neg : io_rsp_pad_data_80                   : Meas Value : -0.265641 V
Continuity_Mux_Neg : io_rsp_pad_parity_0                  : Meas Value : -0.263422 V
Continuity_Mux_Neg : io_rsp_pad_data_91                   : Meas Value : -0.263251 V
Continuity_Mux_Neg : io_rsp_pad_data_64                   : Meas Value : -0.262682 V
Continuity_Mux_Neg : io_rsp_pad_data_148                  : Meas Value : -0.263593 V
Continuity_Mux_Neg : reserved_out_pad_o_6                 : Meas Value : -0.264219 V
Continuity_Mux_Neg : reserved_out_pad_o_9                 : Meas Value : -0.263877 V
Continuity_Mux_Neg : reserved_out_pad_o_14                : Meas Value : -0.263422 V
Continuity_Mux_Neg : io_rsp_pad_data_190                  : Meas Value : -0.261658 V
Continuity_Mux_Neg : io_rsp_pad_data_246                  : Meas Value : -0.26365 V
Continuity_Mux_Neg : io_rsp_pad_data_254                  : Meas Value : -0.26291 V
Continuity_Mux_Neg : io_rsp_pad_data_144                  : Meas Value : -0.264446 V
Continuity_Mux_Neg : io_rsp_pad_data_74                   : Meas Value : -0.264333 V
Continuity_Mux_Neg : io_rsp_pad_data_163                  : Meas Value : -0.263479 V
Continuity_Mux_Neg : io_rsp_pad_addr_5                    : Meas Value : -0.26604 V
Continuity_Mux_Neg : io_rsp_pad_data_47                   : Meas Value : -0.264276 V
Continuity_Mux_Neg : 2k_mux15                             : Meas Value : -0.199339 V

MUX_OUT number :	mux16_out
Continuity_Mux_Neg : io_rsp_pad_data_250                  : Meas Value : -0.263885 V
Continuity_Mux_Neg : io_rsp_pad_data_136                  : Meas Value : -0.262803 V
Continuity_Mux_Neg : io_rsp_pad_data_93                   : Meas Value : -0.26286 V
Continuity_Mux_Neg : io_rsp_pad_data_175                  : Meas Value : -0.264397 V
Continuity_Mux_Neg : io_rsp_pad_data_51                   : Meas Value : -0.263088 V
Continuity_Mux_Neg : io_rsp_pad_data_221                  : Meas Value : -0.263316 V
Continuity_Mux_Neg : io_rsp_pad_data_212                  : Meas Value : -0.263429 V
Continuity_Mux_Neg : io_rsp_pad_addr_14                   : Meas Value : -0.26434 V
Continuity_Mux_Neg : io_rsp_pad_data_183                  : Meas Value : -0.262519 V
Continuity_Mux_Neg : io_rsp_pad_data_68                   : Meas Value : -0.261324 V
Continuity_Mux_Neg : io_rsp_pad_data_146                  : Meas Value : -0.263543 V
Continuity_Mux_Neg : reserved_out_pad_o_2                 : Meas Value : -0.264909 V
Continuity_Mux_Neg : io_rsp_pad_data_52                   : Meas Value : -0.264397 V
Continuity_Mux_Neg : io_rsp_pad_data_174                  : Meas Value : -0.2636 V
Continuity_Mux_Neg : io_rsp_pad_data_55                   : Meas Value : -0.264226 V
Continuity_Mux_Neg : io_rsp_pad_parity_4                  : Meas Value : -0.262519 V
Continuity_Mux_Neg : io_rsp_pad_data_57                   : Meas Value : -0.263543 V
Continuity_Mux_Neg : io_rsp_pad_data_127                  : Meas Value : -0.26269 V
Continuity_Mux_Neg : io_rsp_pad_data_164                  : Meas Value : -0.2636 V
Continuity_Mux_Neg : io_rsp_pad_data_86                   : Meas Value : -0.264055 V
Continuity_Mux_Neg : io_rsp_pad_data_217                  : Meas Value : -0.262405 V
Continuity_Mux_Neg : io_rsp_pad_data_48                   : Meas Value : -0.264568 V
Continuity_Mux_Neg : io_rsp_pad_parity_2                  : Meas Value : -0.263657 V
Continuity_Mux_Neg : io_rsp_pad_data_181                  : Meas Value : -0.263373 V
Continuity_Mux_Neg : io_rsp_pad_data_236                  : Meas Value : -0.264226 V
Continuity_Mux_Neg : io_rsp_pad_addr_11                   : Meas Value : -0.264169 V
Continuity_Mux_Neg : reserved_out_pad_o_5                 : Meas Value : -0.264112 V
Continuity_Mux_Neg : io_rsp_pad_data_168                  : Meas Value : -0.263429 V
Continuity_Mux_Neg : reserved_out_pad_o_16                : Meas Value : -0.26434 V
Continuity_Mux_Neg : io_rsp_pad_data_140                  : Meas Value : -0.262405 V
Continuity_Mux_Neg : io_rsp_pad_data_96                   : Meas Value : -0.265023 V
Continuity_Mux_Neg : 2k_mux16                             : Meas Value : -0.199288 V

MUX_OUT number :	mux17_out
Continuity_Mux_Neg : io_rsp_pad_data_162                  : Meas Value : -0.265698 V
Continuity_Mux_Neg : io_rsp_pad_data_206                  : Meas Value : -0.263422 V
Continuity_Mux_Neg : io_rsp_pad_data_45                   : Meas Value : -0.263763 V
Continuity_Mux_Neg : io_rsp_pad_data_244                  : Meas Value : -0.264845 V
Continuity_Mux_Neg : io_rsp_pad_data_200                  : Meas Value : -0.265015 V
Continuity_Mux_Neg : io_rsp_pad_data_125                  : Meas Value : -0.264674 V
Continuity_Mux_Neg : io_rsp_pad_data_241                  : Meas Value : -0.265414 V
Continuity_Mux_Neg : io_rsp_pad_data_203                  : Meas Value : -0.266268 V
Continuity_Mux_Neg : reserved_out_pad_o_13                : Meas Value : -0.26382 V
Continuity_Mux_Neg : io_rsp_pad_data_228                  : Meas Value : -0.263024 V
Continuity_Mux_Neg : io_rsp_pad_data_188                  : Meas Value : -0.263536 V
Continuity_Mux_Neg : io_rsp_pad_parity_3                  : Meas Value : -0.264219 V
Continuity_Mux_Neg : io_rsp_pad_data_41                   : Meas Value : -0.265015 V
Continuity_Mux_Neg : io_rsp_pad_addr_1                    : Meas Value : -0.263706 V
Continuity_Mux_Neg : io_rsp_pad_data_83                   : Meas Value : -0.263593 V
Continuity_Mux_Neg : io_rsp_pad_addr_18                   : Meas Value : -0.264674 V
Continuity_Mux_Neg : io_rsp_pad_data_89                   : Meas Value : -0.263934 V
Continuity_Mux_Neg : io_rsp_pad_data_42                   : Meas Value : -0.264731 V
Continuity_Mux_Neg : io_rsp_pad_data_124                  : Meas Value : -0.264333 V
Continuity_Mux_Neg : io_rsp_pad_data_128                  : Meas Value : -0.264617 V
Continuity_Mux_Neg : io_rsp_pad_addr_8                    : Meas Value : -0.264674 V
Continuity_Mux_Neg : reserved_out_pad_o_3                 : Meas Value : -0.265414 V
Continuity_Mux_Neg : io_rsp_pad_data_39                   : Meas Value : -0.264048 V
Continuity_Mux_Neg : io_rsp_pad_data_153                  : Meas Value : -0.26291 V
Continuity_Mux_Neg : reserved_out_pad_o_7                 : Meas Value : -0.264162 V
Continuity_Mux_Neg : io_rsp_pad_data_242                  : Meas Value : -0.264389 V
Continuity_Mux_Neg : io_rsp_pad_addr_7                    : Meas Value : -0.264276 V
Continuity_Mux_Neg : io_rsp_pad_data_90                   : Meas Value : -0.264276 V
Continuity_Mux_Neg : io_rsp_pad_addr_2                    : Meas Value : -0.26456 V
Continuity_Mux_Neg : io_rsp_pad_data_198                  : Meas Value : -0.264674 V
Continuity_Mux_Neg : io_rsp_pad_data_154                  : Meas Value : -0.264446 V
Continuity_Mux_Neg : 2k_mux17                             : Meas Value : -0.200933 V

-----------------------------------------------
TOTAL NUMBER OF FAILING PINS ==== 0
-----------------------------------------------
All DPS connected
All DPS disconnected


idd_static of dps_core pin
vdd_core 	: 2033.19	mA


IDD_static of dps_0p8 pins
vcs_pll  	: 0.017576	mA
vcs_pm_1  	: 0.0340873	mA
vcs_pm_2  	: 0.0351796	mA
vdd_io_clk  	: 0.0350146	mA
vdd_pll  	: 0.0349702	mA


IDD_static of dps_1p8 pins
vcsio_pll  	: 0.490891	mA
vcsio_ts  	: 0.00462194	mA
vcsio_vs_1  	: 0.00242986	mA
vcsio_vs_2  	: 0.00215676	mA
vddio_io_clk  	: 0.0915417	mA
vddio_pll  	: 0.0862932	mA
vddio_rx  	: 5.35912	mA
vddio_tx  	: 9.82716	mA

All DPS connected
All DPS disconnected


IDD_dynamic of dps_core pin :
vdd_core 	:  15671.4	mA


IDD_dynamic of dps_0p8 pins
vcs_pll  	:0.540479	mA
vcs_pm_1  	:0.0493043	mA
vcs_pm_2  	:0.0503232	mA
vdd_io_clk  	:0.0466948	mA
vdd_pll  	:0.0384545	mA


IDD_dynamic of dps_1p8 pins
vcsio_pll  	:1.75541	mA
vcsio_ts  	:0.00857382	mA
vcsio_vs_1  	:0.00638185	mA
vcsio_vs_2  	:0.00215676	mA
vddio_io_clk  	:0.131066	mA
vddio_pll  	:0.113934	mA
vddio_rx  	:6.91831	mA
vddio_tx  	:16.0663	mA
WARNING: PSST - DCS pin "vddio_tx" is in constant current mode.
All DPS connected
WARNING: PSST - DCS pin "vddio_tx" has been in constant current mode.
All DPS disconnected


Leakage_High_Dir Datalog : 

leak_hi_r_eve_c_eve_io_req_pad_size_0         Meas Value:	-0.024  uA
leak_hi_r_eve_c_eve_io_req_pad_data_30        Meas Value:	-0.022  uA
leak_hi_r_eve_c_eve_io_req_pad_data_13        Meas Value:	0.002  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_5         Meas Value:	-0.007  uA
leak_hi_r_eve_c_eve_io_req_pad_size_1         Meas Value:	-0.021  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_9         Meas Value:	-0.024  uA
leak_hi_r_eve_c_eve_io_req_pad_data_8         Meas Value:	0.002  uA
leak_hi_r_eve_c_eve_io_req_pad_data_4         Meas Value:	-0.011  uA
leak_hi_r_eve_c_eve_io_req_pad_data_18        Meas Value:	-0.024  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_8         Meas Value:	0.001  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_4         Meas Value:	0.009  uA
leak_hi_r_eve_c_eve_io_req_pad_data_1         Meas Value:	0.007  uA
leak_hi_r_eve_c_eve_tap_tck_pad_i             Meas Value:	-0.006  uA
leak_hi_r_eve_c_eve_tap_tdi_pad_i             Meas Value:	-0.02  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_2         Meas Value:	-0.013  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_15        Meas Value:	0.006  uA
leak_hi_r_eve_c_eve_io_req_pad_data_20        Meas Value:	-0.019  uA
leak_hi_r_eve_c_eve_tap_rstn_pad_i            Meas Value:	-0.018  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_24        Meas Value:	0.003  uA
leak_hi_r_eve_c_eve_dft_1500_shiftwr_pad_i    Meas Value:	-0.015  uA
leak_hi_r_eve_c_eve_dft_1500_wrstn_pad_i      Meas Value:	-0.018  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_12        Meas Value:	-0.011  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_12 Meas Value:	-0.022  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_1  Meas Value:	0.017  uA
leak_hi_r_eve_c_eve_dft_scan_lpg2_pad_i       Meas Value:	-0.031  uA
leak_hi_r_eve_c_eve_io_clk_pad_i              Meas Value:	0  uA
leak_hi_r_eve_c_eve_io_req_pad_data_27        Meas Value:	0.01  uA
leak_hi_r_eve_c_eve_dft_1500_selectwr_pad_i   Meas Value:	-0.01  uA
leak_hi_r_eve_c_eve_dft_pmbist_pmbist_mode_pad_iMeas Value:	0.002  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_11 Meas Value:	0.01  uA
leak_hi_r_eve_c_eve_io_req_pad_addr_21        Meas Value:	-0.003  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_0  Meas Value:	-0.004  uA
leak_hi_r_eve_c_eve_dft_scan_ss1_pad_i        Meas Value:	-0.017  uA
leak_hi_r_eve_c_eve_io_ddr_enable_pad_i       Meas Value:	-0.01  uA
leak_hi_r_eve_c_eve_dft_pmbist_pmda_tck_pad_i Meas Value:	-0.018  uA
leak_hi_r_eve_c_eve_global_chip_reset_pad_i   Meas Value:	-0.005  uA
leak_hi_r_eve_c_eve_io_req_pad_data_14        Meas Value:	0.006  uA
leak_hi_r_eve_c_eve_dft_scan_scan_in_pad_i_4  Meas Value:	0.009  uA
leak_hi_r_eve_c_eve_dft_scan_cmle_pad_i       Meas Value:	-0.007  uA
leak_hi_r_eve_c_eve_reserved_in_pad_i_0       Meas Value:	-0.004  uA
leak_hi_r_eve_c_eve_dft_opcg_trigger_pad_i    Meas Value:	-0.026  uA
leak_hi_r_eve_c_eve_io_req_pad_data_valid     Meas Value:	-0.005  uA
leak_hi_r_eve_c_eve_pllset_pad_i_3            Meas Value:	0.005  uA
leak_hi_r_eve_c_eve_drive_pad_i_0             Meas Value:	0.008  uA


leak_hi_r_eve_c_odd_io_req_pad_data_25        Meas Value:	-0.03  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_valid     Meas Value:	-0.001  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_18        Meas Value:	0.007  uA
leak_hi_r_eve_c_odd_io_req_pad_data_12        Meas Value:	-0.005  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_22        Meas Value:	-0.002  uA
leak_hi_r_eve_c_odd_io_req_pad_data_11        Meas Value:	0.006  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_1         Meas Value:	-0.01  uA
leak_hi_r_eve_c_odd_io_req_pad_data_10        Meas Value:	-0.019  uA
leak_hi_r_eve_c_odd_io_req_pad_data_21        Meas Value:	0.009  uA
leak_hi_r_eve_c_odd_io_req_pad_data_19        Meas Value:	-0.003  uA
leak_hi_r_eve_c_odd_dft_1500_wrck_pad_i       Meas Value:	-0.022  uA
leak_hi_r_eve_c_odd_io_req_pad_addr_25        Meas Value:	0.01  uA
leak_hi_r_eve_c_odd_dft_pmbist_pmda_tdi_pad_i Meas Value:	-0.018  uA
leak_hi_r_eve_c_odd_dft_scan_scan_in_pad_i_7  Meas Value:	-0.009  uA
leak_hi_r_eve_c_odd_ref_clk_pad_i             Meas Value:	0.008  uA
leak_hi_r_eve_c_odd_dft_scan_cme_pad_i        Meas Value:	-0.013  uA
leak_hi_r_eve_c_odd_dft_opcg_load_en_pad_i    Meas Value:	0  uA
leak_hi_r_eve_c_odd_pll_reg_async_reset_n_pad_iMeas Value:	-0.019  uA
leak_hi_r_eve_c_odd_dft_scan_rst_n_pad_i      Meas Value:	-0.008  uA
leak_hi_r_eve_c_odd_dft_scan_misr_select_pad_iMeas Value:	-0.004  uA
leak_hi_r_eve_c_odd_io_rsp_pad_accept1        Meas Value:	-0.011  uA


leak_hi_r_odd_c_eve_io_req_pad_addr_0         Meas Value:	-0.015  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_19        Meas Value:	-0.029  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_13        Meas Value:	-0.011  uA
leak_hi_r_odd_c_eve_io_req_pad_data_29        Meas Value:	-0.017  uA
leak_hi_r_odd_c_eve_io_req_pad_data_0         Meas Value:	0  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_11        Meas Value:	0  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_6         Meas Value:	0.025  uA
leak_hi_r_odd_c_eve_tap_tms_pad_i             Meas Value:	-0.009  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_26        Meas Value:	-0.017  uA
leak_hi_r_odd_c_eve_dft_1500_ws_pad_i         Meas Value:	-0.008  uA
leak_hi_r_odd_c_eve_io_req_pad_data_26        Meas Value:	0.01  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_23        Meas Value:	0.002  uA
leak_hi_r_odd_c_eve_io_req_pad_addr_28        Meas Value:	-0.003  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_9  Meas Value:	0.011  uA
leak_hi_r_odd_c_eve_io_req_pad_data_31        Meas Value:	-0.017  uA
leak_hi_r_odd_c_eve_dft_pmbist_pmda_rst_pad_i Meas Value:	-0.023  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_8  Meas Value:	0.005  uA
leak_hi_r_odd_c_eve_dft_scan_scan_in_pad_i_10 Meas Value:	-0.006  uA
leak_hi_r_odd_c_eve_pll_async_reset_n_pad_i   Meas Value:	-0.015  uA
leak_hi_r_odd_c_eve_io_req_pad_data_24        Meas Value:	0.001  uA
leak_hi_r_odd_c_eve_machine_init_ctrl_pad_i_1 Meas Value:	0.006  uA


leak_hi_r_odd_c_odd_io_req_pad_data_17        Meas Value:	0  uA
leak_hi_r_odd_c_odd_io_req_pad_data_9         Meas Value:	0.043  uA
leak_hi_r_odd_c_odd_io_req_pad_data_23        Meas Value:	-0.045  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_17        Meas Value:	0.012  uA
leak_hi_r_odd_c_odd_io_req_pad_data_3         Meas Value:	-0.029  uA
leak_hi_r_odd_c_odd_io_req_pad_data_16        Meas Value:	0  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_16        Meas Value:	-0.003  uA
leak_hi_r_odd_c_odd_io_req_pad_data_7         Meas Value:	-0.001  uA
leak_hi_r_odd_c_odd_io_req_pad_data_22        Meas Value:	-0.004  uA
leak_hi_r_odd_c_odd_io_req_pad_data_2         Meas Value:	-0.003  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_7         Meas Value:	-0.009  uA
leak_hi_r_odd_c_odd_io_req_pad_data_15        Meas Value:	-0.002  uA
leak_hi_r_odd_c_odd_io_req_pad_data_6         Meas Value:	-0.007  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_20        Meas Value:	-0.025  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_14        Meas Value:	-0.014  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_10        Meas Value:	0.009  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_3         Meas Value:	-0.027  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_27        Meas Value:	-0.014  uA
leak_hi_r_odd_c_odd_io_req_pad_data_5         Meas Value:	-0.024  uA
leak_hi_r_odd_c_odd_dft_1500_updatewr_pad_i   Meas Value:	-0.018  uA
leak_hi_r_odd_c_odd_dft_scan_scan_en_pad_i    Meas Value:	0.009  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_6  Meas Value:	0.023  uA
leak_hi_r_odd_c_odd_dft_scan_elastic_rst_pad_iMeas Value:	0.008  uA
leak_hi_r_odd_c_odd_dft_opcg_shift_clk_pad_i  Meas Value:	-0.013  uA
leak_hi_r_odd_c_odd_io_req_pad_addr_29        Meas Value:	0.014  uA
leak_hi_r_odd_c_odd_io_req_pad_data_28        Meas Value:	0.017  uA
leak_hi_r_odd_c_odd_dft_1500_capturewr_pad_i  Meas Value:	-0.004  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_15 Meas Value:	-0.007  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_5  Meas Value:	0  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_3  Meas Value:	0.005  uA
leak_hi_r_odd_c_odd_dft_scan_misr_rst_pad_i   Meas Value:	-0.001  uA
leak_hi_r_odd_c_odd_machine_init_ctrl_pad_i_0 Meas Value:	-0.005  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_14 Meas Value:	0.01  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_13 Meas Value:	0.005  uA
leak_hi_r_odd_c_odd_dft_scan_scan_in_pad_i_2  Meas Value:	0.002  uA
leak_hi_r_odd_c_odd_rxtx_width_pad_i_1        Meas Value:	0.015  uA
leak_hi_r_odd_c_odd_rxtx_width_pad_i_0        Meas Value:	-0.007  uA
leak_hi_r_odd_c_odd_pllset_pad_i_0            Meas Value:	-0.001  uA
leak_hi_r_odd_c_odd_pllset_pad_i_2            Meas Value:	-0.01  uA
leak_hi_r_odd_c_odd_pllset_pad_i_1            Meas Value:	-0.011  uA
leak_hi_r_odd_c_odd_dft_scan_lpg1_pad_i       Meas Value:	-0.017  uA
leak_hi_r_odd_c_odd_pll_ref_select_pad_i      Meas Value:	0.007  uA
leak_hi_r_odd_c_odd_pll_config_select_pad_i   Meas Value:	-0.006  uA
leak_hi_r_odd_c_odd_drive_pad_i_1             Meas Value:	0.003  uA
leak_hi_r_odd_c_odd_dft_pmbist_ret_pause_continue_pad_iMeas Value:	-0.003  uA


WARNING: PSST - DCS pin "vddio_tx" is in constant current mode.
All DPS connected
WARNING: PSST - DCS pin "vddio_tx" has been in constant current mode.
All DPS disconnected


Leakage_Low_Dir Datalog : 

leak_lo_r_eve_c_eve_io_req_pad_size_0         Meas Value:	-0.03  uA
leak_lo_r_eve_c_eve_io_req_pad_data_30        Meas Value:	-0.035  uA
leak_lo_r_eve_c_eve_io_req_pad_data_13        Meas Value:	0.01  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_5         Meas Value:	-0.002  uA
leak_lo_r_eve_c_eve_io_req_pad_size_1         Meas Value:	-0.041  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_9         Meas Value:	-0.025  uA
leak_lo_r_eve_c_eve_io_req_pad_data_8         Meas Value:	-0.002  uA
leak_lo_r_eve_c_eve_io_req_pad_data_4         Meas Value:	-0.009  uA
leak_lo_r_eve_c_eve_io_req_pad_data_18        Meas Value:	-0.025  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_8         Meas Value:	-0.004  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_4         Meas Value:	0.002  uA
leak_lo_r_eve_c_eve_io_req_pad_data_1         Meas Value:	0.006  uA
leak_lo_r_eve_c_eve_tap_tck_pad_i             Meas Value:	-0.004  uA
leak_lo_r_eve_c_eve_tap_tdi_pad_i             Meas Value:	-0.019  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_2         Meas Value:	-0.014  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_15        Meas Value:	0.006  uA
leak_lo_r_eve_c_eve_io_req_pad_data_20        Meas Value:	-0.02  uA
leak_lo_r_eve_c_eve_tap_rstn_pad_i            Meas Value:	-0.025  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_24        Meas Value:	0.001  uA
leak_lo_r_eve_c_eve_dft_1500_shiftwr_pad_i    Meas Value:	-0.015  uA
leak_lo_r_eve_c_eve_dft_1500_wrstn_pad_i      Meas Value:	-0.014  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_12        Meas Value:	-0.009  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_12 Meas Value:	-0.017  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_1  Meas Value:	0.019  uA
leak_lo_r_eve_c_eve_dft_scan_lpg2_pad_i       Meas Value:	-0.037  uA
leak_lo_r_eve_c_eve_io_clk_pad_i              Meas Value:	-0.001  uA
leak_lo_r_eve_c_eve_io_req_pad_data_27        Meas Value:	0.01  uA
leak_lo_r_eve_c_eve_dft_1500_selectwr_pad_i   Meas Value:	-0.008  uA
leak_lo_r_eve_c_eve_dft_pmbist_pmbist_mode_pad_iMeas Value:	0.001  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_11 Meas Value:	0.012  uA
leak_lo_r_eve_c_eve_io_req_pad_addr_21        Meas Value:	-0.01  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_0  Meas Value:	-0.007  uA
leak_lo_r_eve_c_eve_dft_scan_ss1_pad_i        Meas Value:	-0.018  uA
leak_lo_r_eve_c_eve_io_ddr_enable_pad_i       Meas Value:	-0.01  uA
leak_lo_r_eve_c_eve_dft_pmbist_pmda_tck_pad_i Meas Value:	-0.024  uA
leak_lo_r_eve_c_eve_global_chip_reset_pad_i   Meas Value:	-0.007  uA
leak_lo_r_eve_c_eve_io_req_pad_data_14        Meas Value:	0.008  uA
leak_lo_r_eve_c_eve_dft_scan_scan_in_pad_i_4  Meas Value:	0.011  uA
leak_lo_r_eve_c_eve_dft_scan_cmle_pad_i       Meas Value:	-0.011  uA
leak_lo_r_eve_c_eve_reserved_in_pad_i_0       Meas Value:	-0.006  uA
leak_lo_r_eve_c_eve_dft_opcg_trigger_pad_i    Meas Value:	-0.025  uA
leak_lo_r_eve_c_eve_io_req_pad_data_valid     Meas Value:	-0.005  uA
leak_lo_r_eve_c_eve_pllset_pad_i_3            Meas Value:	0.002  uA
leak_lo_r_eve_c_eve_drive_pad_i_0             Meas Value:	0.007  uA


leak_lo_r_eve_c_odd_io_req_pad_data_25        Meas Value:	-0.034  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_valid     Meas Value:	-0.001  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_18        Meas Value:	-0.001  uA
leak_lo_r_eve_c_odd_io_req_pad_data_12        Meas Value:	-0.009  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_22        Meas Value:	-0.002  uA
leak_lo_r_eve_c_odd_io_req_pad_data_11        Meas Value:	0.004  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_1         Meas Value:	-0.009  uA
leak_lo_r_eve_c_odd_io_req_pad_data_10        Meas Value:	-0.02  uA
leak_lo_r_eve_c_odd_io_req_pad_data_21        Meas Value:	0.011  uA
leak_lo_r_eve_c_odd_io_req_pad_data_19        Meas Value:	-0.01  uA
leak_lo_r_eve_c_odd_dft_1500_wrck_pad_i       Meas Value:	-0.031  uA
leak_lo_r_eve_c_odd_io_req_pad_addr_25        Meas Value:	0.005  uA
leak_lo_r_eve_c_odd_dft_pmbist_pmda_tdi_pad_i Meas Value:	-0.017  uA
leak_lo_r_eve_c_odd_dft_scan_scan_in_pad_i_7  Meas Value:	-0.012  uA
leak_lo_r_eve_c_odd_ref_clk_pad_i             Meas Value:	0.009  uA
leak_lo_r_eve_c_odd_dft_scan_cme_pad_i        Meas Value:	-0.01  uA
leak_lo_r_eve_c_odd_dft_opcg_load_en_pad_i    Meas Value:	-0.005  uA
leak_lo_r_eve_c_odd_pll_reg_async_reset_n_pad_iMeas Value:	-0.026  uA
leak_lo_r_eve_c_odd_dft_scan_rst_n_pad_i      Meas Value:	-0.01  uA
leak_lo_r_eve_c_odd_dft_scan_misr_select_pad_iMeas Value:	-0.003  uA
leak_lo_r_eve_c_odd_io_rsp_pad_accept1        Meas Value:	-0.011  uA


leak_lo_r_odd_c_eve_io_req_pad_addr_0         Meas Value:	-0.009  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_19        Meas Value:	-0.031  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_13        Meas Value:	-0.028  uA
leak_lo_r_odd_c_eve_io_req_pad_data_29        Meas Value:	-0.025  uA
leak_lo_r_odd_c_eve_io_req_pad_data_0         Meas Value:	-0.003  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_11        Meas Value:	0.004  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_6         Meas Value:	0.013  uA
leak_lo_r_odd_c_eve_tap_tms_pad_i             Meas Value:	-0.017  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_26        Meas Value:	-0.021  uA
leak_lo_r_odd_c_eve_dft_1500_ws_pad_i         Meas Value:	-0.007  uA
leak_lo_r_odd_c_eve_io_req_pad_data_26        Meas Value:	0.015  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_23        Meas Value:	0.009  uA
leak_lo_r_odd_c_eve_io_req_pad_addr_28        Meas Value:	-0.004  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_9  Meas Value:	0.007  uA
leak_lo_r_odd_c_eve_io_req_pad_data_31        Meas Value:	-0.017  uA
leak_lo_r_odd_c_eve_dft_pmbist_pmda_rst_pad_i Meas Value:	-0.025  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_8  Meas Value:	-0.01  uA
leak_lo_r_odd_c_eve_dft_scan_scan_in_pad_i_10 Meas Value:	-0.005  uA
leak_lo_r_odd_c_eve_pll_async_reset_n_pad_i   Meas Value:	-0.011  uA
leak_lo_r_odd_c_eve_io_req_pad_data_24        Meas Value:	-0.002  uA
leak_lo_r_odd_c_eve_machine_init_ctrl_pad_i_1 Meas Value:	0.005  uA


leak_lo_r_odd_c_odd_io_req_pad_data_17        Meas Value:	0  uA
leak_lo_r_odd_c_odd_io_req_pad_data_9         Meas Value:	0.002  uA
leak_lo_r_odd_c_odd_io_req_pad_data_23        Meas Value:	-0.047  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_17        Meas Value:	0.002  uA
leak_lo_r_odd_c_odd_io_req_pad_data_3         Meas Value:	-0.03  uA
leak_lo_r_odd_c_odd_io_req_pad_data_16        Meas Value:	0.006  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_16        Meas Value:	0  uA
leak_lo_r_odd_c_odd_io_req_pad_data_7         Meas Value:	0.001  uA
leak_lo_r_odd_c_odd_io_req_pad_data_22        Meas Value:	-0.002  uA
leak_lo_r_odd_c_odd_io_req_pad_data_2         Meas Value:	-0.004  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_7         Meas Value:	-0.009  uA
leak_lo_r_odd_c_odd_io_req_pad_data_15        Meas Value:	-0.001  uA
leak_lo_r_odd_c_odd_io_req_pad_data_6         Meas Value:	-0.002  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_20        Meas Value:	-0.026  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_14        Meas Value:	-0.035  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_10        Meas Value:	0.009  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_3         Meas Value:	-0.026  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_27        Meas Value:	-0.011  uA
leak_lo_r_odd_c_odd_io_req_pad_data_5         Meas Value:	-0.031  uA
leak_lo_r_odd_c_odd_dft_1500_updatewr_pad_i   Meas Value:	-0.02  uA
leak_lo_r_odd_c_odd_dft_scan_scan_en_pad_i    Meas Value:	0.01  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_6  Meas Value:	0.024  uA
leak_lo_r_odd_c_odd_dft_scan_elastic_rst_pad_iMeas Value:	0.008  uA
leak_lo_r_odd_c_odd_dft_opcg_shift_clk_pad_i  Meas Value:	-0.014  uA
leak_lo_r_odd_c_odd_io_req_pad_addr_29        Meas Value:	0.011  uA
leak_lo_r_odd_c_odd_io_req_pad_data_28        Meas Value:	0.019  uA
leak_lo_r_odd_c_odd_dft_1500_capturewr_pad_i  Meas Value:	-0.006  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_15 Meas Value:	-0.014  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_5  Meas Value:	0.004  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_3  Meas Value:	0.006  uA
leak_lo_r_odd_c_odd_dft_scan_misr_rst_pad_i   Meas Value:	-0.005  uA
leak_lo_r_odd_c_odd_machine_init_ctrl_pad_i_0 Meas Value:	0.005  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_14 Meas Value:	0.019  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_13 Meas Value:	0.003  uA
leak_lo_r_odd_c_odd_dft_scan_scan_in_pad_i_2  Meas Value:	-0.002  uA
leak_lo_r_odd_c_odd_rxtx_width_pad_i_1        Meas Value:	-0.002  uA
leak_lo_r_odd_c_odd_rxtx_width_pad_i_0        Meas Value:	-0.014  uA
leak_lo_r_odd_c_odd_pllset_pad_i_0            Meas Value:	-0.006  uA
leak_lo_r_odd_c_odd_pllset_pad_i_2            Meas Value:	-0.011  uA
leak_lo_r_odd_c_odd_pllset_pad_i_1            Meas Value:	-0.01  uA
leak_lo_r_odd_c_odd_dft_scan_lpg1_pad_i       Meas Value:	-0.019  uA
leak_lo_r_odd_c_odd_pll_ref_select_pad_i      Meas Value:	0.003  uA
leak_lo_r_odd_c_odd_pll_config_select_pad_i   Meas Value:	-0.007  uA
leak_lo_r_odd_c_odd_drive_pad_i_1             Meas Value:	0.001  uA
leak_lo_r_odd_c_odd_dft_pmbist_ret_pause_continue_pad_iMeas Value:	-0.002  uA


All DPS connected
All DPS disconnected


Leakage_High_Mux Datalog : 

MUX_OUT number :	mux1_out
leak_hi_mux_io_req_pad_data_250      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_174      Meas Value: 18.032 uA
leak_hi_mux_io_req_pad_data_200      Meas Value: 18.017 uA
leak_hi_mux_io_req_pad_data_40       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_52       Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_56       Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_202      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_161      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_42       Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_81       Meas Value: 17.968 uA
leak_hi_mux_io_req_pad_data_47       Meas Value: 17.96 uA
leak_hi_mux_io_req_pad_data_87       Meas Value: 17.945 uA
leak_hi_mux_io_req_pad_data_122      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_131      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_92       Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_248      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_184      Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_103      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_195      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_119      Meas Value: 18.012 uA
leak_hi_mux_io_req_pad_data_172      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_123      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_168      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_44       Meas Value: 17.999 uA
leak_hi_mux_io_req_pad_data_160      Meas Value: 18.027 uA
leak_hi_mux_io_req_pad_data_89       Meas Value: 18.022 uA
leak_hi_mux_io_req_pad_data_213      Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_249      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_204      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_48       Meas Value: 17.968 uA
leak_hi_mux_io_req_pad_data_163      Meas Value: 17.958 uA


MUX_OUT number :	mux2_out
leak_hi_mux_io_req_pad_data_69       Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_121      Meas Value: 17.97 uA
leak_hi_mux_io_req_pad_data_144      Meas Value: 18.029 uA
leak_hi_mux_io_req_pad_data_46       Meas Value: 18.016 uA
leak_hi_mux_io_req_pad_data_155      Meas Value: 17.973 uA
leak_hi_mux_io_req_pad_data_126      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_178      Meas Value: 17.912 uA
leak_hi_mux_io_req_pad_data_162      Meas Value: 18.047 uA
leak_hi_mux_io_req_pad_data_36       Meas Value: 18.039 uA
leak_hi_mux_io_req_pad_data_208      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_115      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_59       Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_88       Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_243      Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_176      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_203      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_166      Meas Value: 18.019 uA
leak_hi_mux_io_req_pad_data_51       Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_127      Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_207      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_90       Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_84       Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_83       Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_244      Meas Value: 17.97 uA
leak_hi_mux_io_req_pad_data_93       Meas Value: 18.029 uA
leak_hi_mux_io_req_pad_data_110      Meas Value: 18.011 uA
leak_hi_mux_io_req_pad_data_129      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_224      Meas Value: 17.968 uA
leak_hi_mux_io_req_pad_data_132      Meas Value: 18.054 uA
leak_hi_mux_io_req_pad_data_57       Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_120      Meas Value: 18.006 uA


MUX_OUT number :	mux3_out
leak_hi_mux_io_req_pad_data_239      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_191      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_220      Meas Value: 18.016 uA
leak_hi_mux_io_req_pad_parity_1      Meas Value: 17.997 uA
leak_hi_mux_io_req_pad_data_108      Meas Value: 18.026 uA
leak_hi_mux_io_req_pad_data_254      Meas Value: 17.994 uA
leak_hi_mux_io_req_pad_data_79       Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_parity_0      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_97       Meas Value: 17.984 uA
leak_hi_mux_io_req_pad_data_99       Meas Value: 18.011 uA
leak_hi_mux_io_req_pad_data_212      Meas Value: 18.04 uA
leak_hi_mux_io_req_pad_data_253      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_216      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_227      Meas Value: 18.028 uA
leak_hi_mux_io_req_pad_data_62       Meas Value: 18.052 uA
leak_hi_mux_io_req_pad_data_148      Meas Value: 18.031 uA
leak_hi_mux_io_req_pad_data_180      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_219      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_165      Meas Value: 17.958 uA
leak_hi_mux_io_req_pad_data_240      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_80       Meas Value: 18.033 uA
leak_hi_mux_io_req_pad_data_125      Meas Value: 18.016 uA
leak_hi_mux_io_req_pad_data_138      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_53       Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_43       Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_167      Meas Value: 17.963 uA
leak_hi_mux_io_req_pad_data_241      Meas Value: 17.989 uA
leak_hi_mux_io_req_pad_data_251      Meas Value: 18.009 uA
leak_hi_mux_io_req_pad_data_199      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_153      Meas Value: 18.014 uA
leak_hi_mux_io_req_pad_data_38       Meas Value: 18.009 uA


MUX_OUT number :	mux4_out
leak_hi_mux_io_req_pad_data_63       Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_135      Meas Value: 18.028 uA
leak_hi_mux_reserved_in_pad_i_11     Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_124      Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_171      Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_152      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_96       Meas Value: 17.959 uA
leak_hi_mux_io_req_pad_data_211      Meas Value: 17.983 uA
leak_hi_mux_reserved_in_pad_i_13     Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_177      Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_214      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_255      Meas Value: 18.005 uA
leak_hi_mux_io_req_pad_data_141      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_107      Meas Value: 18.028 uA
leak_hi_mux_reserved_in_pad_i_12     Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_245      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_77       Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_114      Meas Value: 18.047 uA
leak_hi_mux_io_req_pad_data_225      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_67       Meas Value: 17.966 uA
leak_hi_mux_io_req_pad_parity_3      Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_data_238      Meas Value: 18.033 uA
leak_hi_mux_io_req_pad_data_237      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_73       Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_data_252      Meas Value: 17.986 uA
leak_hi_mux_io_req_pad_data_234      Meas Value: 18.033 uA
leak_hi_mux_io_req_pad_data_137      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_142      Meas Value: 18.03 uA
leak_hi_mux_io_req_pad_data_118      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_232      Meas Value: 18.005 uA
leak_hi_mux_io_req_pad_data_187      Meas Value: 17.991 uA


MUX_OUT number :	mux5_out
leak_hi_mux_io_req_pad_data_101      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_104      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_181      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_102      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_54       Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_170      Meas Value: 18.006 uA
leak_hi_mux_io_req_pad_data_139      Meas Value: 17.957 uA
leak_hi_mux_io_req_pad_data_58       Meas Value: 17.959 uA
leak_hi_mux_io_req_pad_data_182      Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_data_196      Meas Value: 17.984 uA
leak_hi_mux_io_req_pad_data_185      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_130      Meas Value: 17.989 uA
leak_hi_mux_io_req_pad_parity_7      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_231      Meas Value: 17.967 uA
leak_hi_mux_io_req_pad_data_60       Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_117      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_82       Meas Value: 17.945 uA
leak_hi_mux_io_req_pad_data_41       Meas Value: 18.03 uA
leak_hi_mux_io_req_pad_data_140      Meas Value: 17.979 uA
leak_hi_mux_io_req_pad_data_201      Meas Value: 17.976 uA
leak_hi_mux_io_req_pad_data_85       Meas Value: 18.04 uA
leak_hi_mux_io_req_pad_data_55       Meas Value: 18.044 uA
leak_hi_mux_io_req_pad_data_45       Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_175      Meas Value: 17.993 uA
leak_hi_mux_io_req_pad_data_218      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_94       Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_134      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_209      Meas Value: 17.972 uA
leak_hi_mux_io_req_pad_parity_8      Meas Value: 18.054 uA
leak_hi_mux_io_req_pad_data_66       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_32       Meas Value: 18.015 uA


MUX_OUT number :	mux6_out
leak_hi_mux_io_req_pad_data_33       Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_197      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_154      Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_235      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_186      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_109      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_143      Meas Value: 18.04 uA
leak_hi_mux_io_req_pad_data_145      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_100      Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_parity_9      Meas Value: 18.04 uA
leak_hi_mux_io_req_pad_data_158      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_236      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_49       Meas Value: 18.04 uA
leak_hi_mux_reserved_in_pad_i_8      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_223      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_164      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_246      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_198      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_242      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_68       Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_116      Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_parity_2      Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_233      Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_149      Meas Value: 18.015 uA
leak_hi_mux_io_req_pad_data_221      Meas Value: 18.033 uA
leak_hi_mux_io_req_pad_data_78       Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_data_105      Meas Value: 18.013 uA
leak_hi_mux_io_req_pad_data_183      Meas Value: 18.052 uA
leak_hi_mux_io_req_pad_data_222      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_64       Meas Value: 17.986 uA


MUX_OUT number :	mux7_out
leak_hi_mux_reserved_in_pad_i_5      Meas Value: 18.06 uA
leak_hi_mux_io_req_pad_data_226      Meas Value: 18.036 uA
leak_hi_mux_io_req_pad_data_179      Meas Value: 18.031 uA
leak_hi_mux_reserved_in_pad_i_1      Meas Value: 18.026 uA
leak_hi_mux_reserved_in_pad_i_6      Meas Value: 18.029 uA
leak_hi_mux_io_req_pad_data_95       Meas Value: 18.05 uA
leak_hi_mux_io_req_pad_data_210      Meas Value: 18.021 uA
leak_hi_mux_io_req_pad_data_133      Meas Value: 18.007 uA
leak_hi_mux_io_req_pad_data_159      Meas Value: 18.043 uA
leak_hi_mux_io_req_pad_data_151      Meas Value: 18.031 uA
leak_hi_mux_io_req_pad_data_205      Meas Value: 18.06 uA
leak_hi_mux_reserved_in_pad_i_3      Meas Value: 17.99 uA
leak_hi_mux_io_req_pad_data_173      Meas Value: 18.007 uA
leak_hi_mux_reserved_in_pad_i_9      Meas Value: 18.043 uA
leak_hi_mux_io_req_pad_data_247      Meas Value: 18.053 uA
leak_hi_mux_io_req_pad_data_50       Meas Value: 18.004 uA
leak_hi_mux_io_req_pad_data_188      Meas Value: 17.99 uA
leak_hi_mux_reserved_in_pad_i_7      Meas Value: 17.995 uA
leak_hi_mux_io_req_pad_data_70       Meas Value: 18.012 uA
leak_hi_mux_io_req_pad_data_215      Meas Value: 17.995 uA
leak_hi_mux_reserved_in_pad_i_4      Meas Value: 17.975 uA
leak_hi_mux_io_req_pad_data_98       Meas Value: 17.983 uA
leak_hi_mux_io_req_pad_data_61       Meas Value: 18.024 uA
leak_hi_mux_reserved_in_pad_i_2      Meas Value: 18.072 uA
leak_hi_mux_io_req_pad_data_111      Meas Value: 18.029 uA
leak_hi_mux_io_req_pad_data_192      Meas Value: 18.026 uA
leak_hi_mux_io_req_pad_data_156      Meas Value: 18.007 uA
leak_hi_mux_io_req_pad_parity_5      Meas Value: 18.024 uA
leak_hi_mux_io_req_pad_data_146      Meas Value: 17.99 uA
leak_hi_mux_io_req_pad_data_71       Meas Value: 18.026 uA
leak_hi_mux_io_req_pad_parity_4      Meas Value: 18.019 uA


MUX_OUT number :	mux8_out
leak_hi_mux_io_req_pad_data_194      Meas Value: 18.01 uA
leak_hi_mux_io_req_pad_data_113      Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_75       Meas Value: 17.971 uA
leak_hi_mux_io_req_pad_data_74       Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_35       Meas Value: 18.018 uA
leak_hi_mux_io_req_pad_data_112      Meas Value: 17.981 uA
leak_hi_mux_io_req_pad_data_228      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_230      Meas Value: 17.976 uA
leak_hi_mux_io_req_pad_data_37       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_229      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_parity_6      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_34       Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_193      Meas Value: 18.008 uA
leak_hi_mux_io_req_pad_data_150      Meas Value: 17.978 uA
leak_hi_mux_io_req_pad_data_106      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_65       Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_76       Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_39       Meas Value: 18.02 uA
leak_hi_mux_io_req_pad_data_169      Meas Value: 17.998 uA
leak_hi_mux_io_req_pad_data_91       Meas Value: 18.003 uA
leak_hi_mux_io_req_pad_data_157      Meas Value: 18.037 uA
leak_hi_mux_io_req_pad_data_128      Meas Value: 18.025 uA
leak_hi_mux_io_req_pad_data_72       Meas Value: 18.005 uA
leak_hi_mux_reserved_in_pad_i_10     Meas Value: 17.988 uA
leak_hi_mux_io_req_pad_data_86       Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_190      Meas Value: 17.996 uA
leak_hi_mux_io_req_pad_data_189      Meas Value: 18.001 uA
leak_hi_mux_io_req_pad_data_206      Meas Value: 18.05 uA
leak_hi_mux_io_req_pad_data_217      Meas Value: 17.991 uA
leak_hi_mux_io_req_pad_data_136      Meas Value: 18.023 uA
leak_hi_mux_io_req_pad_data_147      Meas Value: 18.001 uA


All DPS connected
All DPS disconnected


Leakage_Low_Mux Datalog : 

MUX_OUT number :	mux1_out
leak_lo_mux_io_req_pad_data_250      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_174      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_200      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_40       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_52       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_56       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_202      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_161      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_42       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_81       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_47       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_87       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_122      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_131      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_92       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_248      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_184      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_103      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_195      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_119      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_172      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_123      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_168      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_44       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_160      Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_89       Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_213      Meas Value: -0.013 uA
leak_lo_mux_io_req_pad_data_249      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_204      Meas Value: -0.018 uA
leak_lo_mux_io_req_pad_data_48       Meas Value: -0.015 uA
leak_lo_mux_io_req_pad_data_163      Meas Value: -0.013 uA


MUX_OUT number :	mux2_out
leak_lo_mux_io_req_pad_data_69       Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_121      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_144      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_46       Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_155      Meas Value: -0.01 uA
leak_lo_mux_io_req_pad_data_126      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_178      Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_162      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_36       Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_208      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_115      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_59       Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_88       Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_243      Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_176      Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_203      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_166      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_51       Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_127      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_207      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_90       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_84       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_83       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_244      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_93       Meas Value: -0.007 uA
leak_lo_mux_io_req_pad_data_110      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_129      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_224      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_132      Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_57       Meas Value: -0.005 uA
leak_lo_mux_io_req_pad_data_120      Meas Value: -0.007 uA


MUX_OUT number :	mux3_out
leak_lo_mux_io_req_pad_data_239      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_191      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_220      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_parity_1      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_108      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_254      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_79       Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_parity_0      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_97       Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_99       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_212      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_253      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_216      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_227      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_62       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_148      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_180      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_219      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_165      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_240      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_80       Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_125      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_138      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_53       Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_43       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_167      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_241      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_251      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_199      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_153      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_38       Meas Value: 0.002 uA


MUX_OUT number :	mux4_out
leak_lo_mux_io_req_pad_data_63       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_135      Meas Value: 0.007 uA
leak_lo_mux_reserved_in_pad_i_11     Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_124      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_171      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_152      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_96       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_211      Meas Value: 0.007 uA
leak_lo_mux_reserved_in_pad_i_13     Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_177      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_214      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_255      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_141      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_107      Meas Value: 0.007 uA
leak_lo_mux_reserved_in_pad_i_12     Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_245      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_77       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_114      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_225      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_67       Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_parity_3      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_238      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_237      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_73       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_252      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_234      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_137      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_142      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_118      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_232      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_187      Meas Value: 0.009 uA


MUX_OUT number :	mux5_out
leak_lo_mux_io_req_pad_data_101      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_104      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_181      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_102      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_54       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_170      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_139      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_58       Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_182      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_196      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_185      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_130      Meas Value: 0.006 uA
leak_lo_mux_io_req_pad_parity_7      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_231      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_60       Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_117      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_82       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_41       Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_140      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_201      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_85       Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_55       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_45       Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_175      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_218      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_94       Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_134      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_209      Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_parity_8      Meas Value: -0.002 uA
leak_lo_mux_io_req_pad_data_66       Meas Value: 0.003 uA
leak_lo_mux_io_req_pad_data_32       Meas Value: 0.001 uA


MUX_OUT number :	mux6_out
leak_lo_mux_io_req_pad_data_33       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_197      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_154      Meas Value: 0.009 uA
leak_lo_mux_io_req_pad_data_235      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_186      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_data_109      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_143      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_145      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_100      Meas Value: 0.007 uA
leak_lo_mux_io_req_pad_parity_9      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_158      Meas Value: 0 uA
leak_lo_mux_io_req_pad_data_236      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_49       Meas Value: 0.002 uA
leak_lo_mux_reserved_in_pad_i_8      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_223      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_164      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_246      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_198      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_242      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_68       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_116      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_parity_2      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_233      Meas Value: -0.003 uA
leak_lo_mux_io_req_pad_data_149      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_221      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_78       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_105      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_183      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_222      Meas Value: 0.002 uA
leak_lo_mux_io_req_pad_data_64       Meas Value: 0 uA


MUX_OUT number :	mux7_out
leak_lo_mux_reserved_in_pad_i_5      Meas Value: 0.016 uA
leak_lo_mux_io_req_pad_data_226      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_179      Meas Value: 0.016 uA
leak_lo_mux_reserved_in_pad_i_1      Meas Value: 0.018 uA
leak_lo_mux_reserved_in_pad_i_6      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_95       Meas Value: 0.016 uA
leak_lo_mux_io_req_pad_data_210      Meas Value: 0.016 uA
leak_lo_mux_io_req_pad_data_133      Meas Value: 0.021 uA
leak_lo_mux_io_req_pad_data_159      Meas Value: 0.016 uA
leak_lo_mux_io_req_pad_data_151      Meas Value: 0.018 uA
leak_lo_mux_io_req_pad_data_205      Meas Value: 0.016 uA
leak_lo_mux_reserved_in_pad_i_3      Meas Value: 0.018 uA
leak_lo_mux_io_req_pad_data_173      Meas Value: 0.021 uA
leak_lo_mux_reserved_in_pad_i_9      Meas Value: 0.016 uA
leak_lo_mux_io_req_pad_data_247      Meas Value: 0.018 uA
leak_lo_mux_io_req_pad_data_50       Meas Value: 0.016 uA
leak_lo_mux_io_req_pad_data_188      Meas Value: 0.018 uA
leak_lo_mux_reserved_in_pad_i_7      Meas Value: 0.021 uA
leak_lo_mux_io_req_pad_data_70       Meas Value: 0.018 uA
leak_lo_mux_io_req_pad_data_215      Meas Value: 0.016 uA
leak_lo_mux_reserved_in_pad_i_4      Meas Value: 0.016 uA
leak_lo_mux_io_req_pad_data_98       Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_61       Meas Value: 0.014 uA
leak_lo_mux_reserved_in_pad_i_2      Meas Value: 0.016 uA
leak_lo_mux_io_req_pad_data_111      Meas Value: 0.016 uA
leak_lo_mux_io_req_pad_data_192      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_156      Meas Value: 0.011 uA
leak_lo_mux_io_req_pad_parity_5      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_146      Meas Value: 0.014 uA
leak_lo_mux_io_req_pad_data_71       Meas Value: 0.018 uA
leak_lo_mux_io_req_pad_parity_4      Meas Value: 0.018 uA


MUX_OUT number :	mux8_out
leak_lo_mux_io_req_pad_data_194      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_113      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_75       Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_74       Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_35       Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_112      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_228      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_230      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_37       Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_229      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_parity_6      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_34       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_193      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_150      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_106      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_65       Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_76       Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_39       Meas Value: -0.004 uA
leak_lo_mux_io_req_pad_data_169      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_91       Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_157      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_128      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_72       Meas Value: 0.001 uA
leak_lo_mux_reserved_in_pad_i_10     Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_86       Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_190      Meas Value: -0.001 uA
leak_lo_mux_io_req_pad_data_189      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_206      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_217      Meas Value: 0.004 uA
leak_lo_mux_io_req_pad_data_136      Meas Value: 0.001 uA
leak_lo_mux_io_req_pad_data_147      Meas Value: 0.001 uA


Pat count value: 1

Test Suite Name: COLD_BOOT_FUNC                
All DPS connected

Data logging for COLD_BOOT_FUNC
Pat count value: 1
PortName: pCOLD_BOOT_Port               
PatName : cold_boot_400_modeinit                                       Func Result: 1

All DPS connected
efuse_addr (hex): 0x0 | Decimal: 0

*********************read_efuse*********************
Efuse Address : 0
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000000
DR_data Sending : 000000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x1 | Decimal: 1

*********************read_efuse*********************
Efuse Address : 1
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000001
DR_data Sending : 100000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x2 | Decimal: 2

*********************read_efuse*********************
Efuse Address : 2
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x3 | Decimal: 3

*********************read_efuse*********************
Efuse Address : 3
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000011
DR_data Sending : 110000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	1,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000110000001100000011000001001000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 30303048
ERROR>>> bad JTAG Response - Bus miscompare
Expected = 0 || Actual = 30303048
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 1

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	1,	0,	1,	1,	0,	0,	0,	0,	1,	0,	1,	1,	0,	0,	1,	0,	0,	1,	1,	0,	1,	0,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000011000000010110010011010000110111
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : C0593437
ERROR>>> bad JTAG Response - Bus miscompare
Expected = 0 || Actual = C0593437
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 1

>>--> Read Error : 1

efuse_addr (hex): 0x4 | Decimal: 4

*********************read_efuse*********************
Efuse Address : 4
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000100
DR_data Sending : 001000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	0,	0,	0,	1,	0,	1,	0,	1,	0,	0,	1,	0,	0,	1,	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000001110000100100101010001
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 384951
ERROR>>> bad JTAG Response - Bus miscompare
Expected = 0 || Actual = 384951
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 1

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000011000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : C0000000
ERROR>>> bad JTAG Response - Bus miscompare
Expected = 0 || Actual = C0000000
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 1

>>--> Read Error : 1

efuse_addr (hex): 0x5 | Decimal: 5

*********************read_efuse*********************
Efuse Address : 5
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000101
DR_data Sending : 101000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	1,	1,	1,	0,	0,	0,	1,	0,	1,	0,	0,	1,	0,	0,	0,	0,	1,	0,	0,	0,	1,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000010000100010000100101000111
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 2110947
ERROR>>> bad JTAG Response - Bus miscompare
Expected = 0 || Actual = 2110947
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 1

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000011000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : C0000000
ERROR>>> bad JTAG Response - Bus miscompare
Expected = 0 || Actual = C0000000
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 1

>>--> Read Error : 1

efuse_addr (hex): 0x6 | Decimal: 6

*********************read_efuse*********************
Efuse Address : 6
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000110
DR_data Sending : 011000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x7 | Decimal: 7

*********************read_efuse*********************
Efuse Address : 7
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000111
DR_data Sending : 111000000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x8 | Decimal: 8

*********************read_efuse*********************
Efuse Address : 8
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001000
DR_data Sending : 000100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x9 | Decimal: 9

*********************read_efuse*********************
Efuse Address : 9
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001001
DR_data Sending : 100100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0xA | Decimal: 10

*********************read_efuse*********************
Efuse Address : A
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001010
DR_data Sending : 010100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0xB | Decimal: 11

*********************read_efuse*********************
Efuse Address : B
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001011
DR_data Sending : 110100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0xC | Decimal: 12

*********************read_efuse*********************
Efuse Address : C
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001100
DR_data Sending : 001100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0xD | Decimal: 13

*********************read_efuse*********************
Efuse Address : D
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001101
DR_data Sending : 101100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0xE | Decimal: 14

*********************read_efuse*********************
Efuse Address : E
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001110
DR_data Sending : 011100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0xF | Decimal: 15

*********************read_efuse*********************
Efuse Address : F
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000001111
DR_data Sending : 111100000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x10 | Decimal: 16

*********************read_efuse*********************
Efuse Address : 10
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010000
DR_data Sending : 000010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x11 | Decimal: 17

*********************read_efuse*********************
Efuse Address : 11
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010001
DR_data Sending : 100010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x12 | Decimal: 18

*********************read_efuse*********************
Efuse Address : 12
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010010
DR_data Sending : 010010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x13 | Decimal: 19

*********************read_efuse*********************
Efuse Address : 13
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010011
DR_data Sending : 110010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x14 | Decimal: 20

*********************read_efuse*********************
Efuse Address : 14
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010100
DR_data Sending : 001010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x15 | Decimal: 21

*********************read_efuse*********************
Efuse Address : 15
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010101
DR_data Sending : 101010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x16 | Decimal: 22

*********************read_efuse*********************
Efuse Address : 16
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010110
DR_data Sending : 011010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x17 | Decimal: 23

*********************read_efuse*********************
Efuse Address : 17
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000010111
DR_data Sending : 111010000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x18 | Decimal: 24

*********************read_efuse*********************
Efuse Address : 18
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011000
DR_data Sending : 000110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x19 | Decimal: 25

*********************read_efuse*********************
Efuse Address : 19
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011001
DR_data Sending : 100110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x1A | Decimal: 26

*********************read_efuse*********************
Efuse Address : 1A
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011010
DR_data Sending : 010110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x1B | Decimal: 27

*********************read_efuse*********************
Efuse Address : 1B
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011011
DR_data Sending : 110110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x1C | Decimal: 28

*********************read_efuse*********************
Efuse Address : 1C
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011100
DR_data Sending : 001110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x1D | Decimal: 29

*********************read_efuse*********************
Efuse Address : 1D
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011101
DR_data Sending : 101110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x1E | Decimal: 30

*********************read_efuse*********************
Efuse Address : 1E
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011110
DR_data Sending : 011110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x1F | Decimal: 31

*********************read_efuse*********************
Efuse Address : 1F
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000011111
DR_data Sending : 111110000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x20 | Decimal: 32

*********************read_efuse*********************
Efuse Address : 20
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100000
DR_data Sending : 000001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x21 | Decimal: 33

*********************read_efuse*********************
Efuse Address : 21
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100001
DR_data Sending : 100001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x22 | Decimal: 34

*********************read_efuse*********************
Efuse Address : 22
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100010
DR_data Sending : 010001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x23 | Decimal: 35

*********************read_efuse*********************
Efuse Address : 23
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100011
DR_data Sending : 110001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x24 | Decimal: 36

*********************read_efuse*********************
Efuse Address : 24
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100100
DR_data Sending : 001001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x25 | Decimal: 37

*********************read_efuse*********************
Efuse Address : 25
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100101
DR_data Sending : 101001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x26 | Decimal: 38

*********************read_efuse*********************
Efuse Address : 26
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100110
DR_data Sending : 011001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x27 | Decimal: 39

*********************read_efuse*********************
Efuse Address : 27
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000100111
DR_data Sending : 111001000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x28 | Decimal: 40

*********************read_efuse*********************
Efuse Address : 28
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101000
DR_data Sending : 000101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x29 | Decimal: 41

*********************read_efuse*********************
Efuse Address : 29
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101001
DR_data Sending : 100101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x2A | Decimal: 42

*********************read_efuse*********************
Efuse Address : 2A
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101010
DR_data Sending : 010101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x2B | Decimal: 43

*********************read_efuse*********************
Efuse Address : 2B
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101011
DR_data Sending : 110101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x2C | Decimal: 44

*********************read_efuse*********************
Efuse Address : 2C
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101100
DR_data Sending : 001101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x2D | Decimal: 45

*********************read_efuse*********************
Efuse Address : 2D
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101101
DR_data Sending : 101101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x2E | Decimal: 46

*********************read_efuse*********************
Efuse Address : 2E
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101110
DR_data Sending : 011101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x2F | Decimal: 47

*********************read_efuse*********************
Efuse Address : 2F
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000101111
DR_data Sending : 111101000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x30 | Decimal: 48

*********************read_efuse*********************
Efuse Address : 30
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110000
DR_data Sending : 000011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x31 | Decimal: 49

*********************read_efuse*********************
Efuse Address : 31
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110001
DR_data Sending : 100011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x32 | Decimal: 50

*********************read_efuse*********************
Efuse Address : 32
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110010
DR_data Sending : 010011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x33 | Decimal: 51

*********************read_efuse*********************
Efuse Address : 33
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110011
DR_data Sending : 110011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x34 | Decimal: 52

*********************read_efuse*********************
Efuse Address : 34
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110100
DR_data Sending : 001011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x35 | Decimal: 53

*********************read_efuse*********************
Efuse Address : 35
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110101
DR_data Sending : 101011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x36 | Decimal: 54

*********************read_efuse*********************
Efuse Address : 36
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110110
DR_data Sending : 011011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x37 | Decimal: 55

*********************read_efuse*********************
Efuse Address : 37
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000110111
DR_data Sending : 111011000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x38 | Decimal: 56

*********************read_efuse*********************
Efuse Address : 38
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111000
DR_data Sending : 000111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x39 | Decimal: 57

*********************read_efuse*********************
Efuse Address : 39
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111001
DR_data Sending : 100111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x3A | Decimal: 58

*********************read_efuse*********************
Efuse Address : 3A
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111010
DR_data Sending : 010111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x3B | Decimal: 59

*********************read_efuse*********************
Efuse Address : 3B
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111011
DR_data Sending : 110111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x3C | Decimal: 60

*********************read_efuse*********************
Efuse Address : 3C
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111100
DR_data Sending : 001111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x3D | Decimal: 61

*********************read_efuse*********************
Efuse Address : 3D
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111101
DR_data Sending : 101111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x3E | Decimal: 62

*********************read_efuse*********************
Efuse Address : 3E
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111110
DR_data Sending : 011111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

efuse_addr (hex): 0x3F | Decimal: 63

*********************read_efuse*********************
Efuse Address : 3F
Efuse Data    : 0
****************************************************

vdd_ef_1 value : 0

>>--> Inital error 0


 >>  SB to Efuse Read

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000000000
DR_data Sending : 000000000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000001111101000000000000000010
DR_data Sending : 010000000000000000101111100000000010
>>--> Write efuse ctrl reg

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000001111111111111111
DR_data Sending : 111111111111111100000000000000000010
>>--> Clear status register

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000110000
DR_data Sending : 000011000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000111111
DR_data Sending : 111111000000000000000000000000000010
>>--> set address to read data

DR data size : 36 | Order :LSB
DR_data Actual  : 010110110000010000000000000000010000
DR_data Sending : 000010000000000000000010000011011010
DR data size : 36 | Order :LSB
DR_data Actual  : 010000000000000000000000000000000010
DR_data Sending : 010000000000000000000000000000000010
>>--> Write efuse start reg with read efuse

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000000100000
DR_data Sending : 000001000000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000000100000
cap_data : 000000000000000000000000000000000010
hex : Expected addr : 2C100008 || Actual : 2C100008
hex : Expected data : 2 || Actual : 2
>>--> check read completion bit
>>--> check read completion bit error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001100000
DR_data Sending : 000001100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	0,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001100000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C100018 || Actual : 2C100018
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data low reg
>>--> Read efuse data low reg error 0

DR data size : 36 | Order :LSB
DR_data Actual  : 011110110000010000000000000001110000
DR_data Sending : 000011100000000000000010000011011110
Size : 36 | cap_addr : {	0,	0,	0,	0,	1,	1,	1,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	1,	0,	0,	0,	0,	0,	1,	1,	0,	1,	1,	0,	0,	0,	}
Size : 36 | cap_data : {	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	0,	}
cap_addr : 000110110000010000000000000001110000
cap_data : 000000000000000000000000000000000000
hex : Expected addr : 2C10001C || Actual : 2C10001C
hex : Expected data : 0 || Actual : 0
>>--> Read efuse data high reg
>>--> Read efuse data high reg error 0

>>--> Read Error : 0

ERROR: PSST - Can't activate set 1101001 for DCS pin vdd_core site 1.
Changing the V or I range is only allowed for disconnected pins.
WARNING:: rdi Warn:[1] Some error causes the execute() function not be finished or Missing execute() function at the end of certain test command!. 
Error: DPS_POWER_PIN_STATUS::on()
E10010: FW command execution failed. (status = -2)
        See ui_report window for details.
ERROR: Exception occured during execution of testsuite "Device_Power_Down". Please refer to TDC Topic 29710 for more information.
WARNING:
E10038: ON_FIRST_INVOCATION block was not properly terminated
ERROR: Recoverable Exception in execution of testsuite "Device_Power_Down": exception happened during testmethod execution.
WARNING: PSST - DCS pin "vdd_core" has been in constant current mode.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
Device test FAILED!
******************************************
******  @@@@@    @      @    @      ******
******  @       @ @     @    @      ******
******  @@@@@  @@@@@    @    @      ******
******  @      @   @    @    @      ******
******  @      @   @    @    @@@@@  ******
******************************************
BIN :  db ()
INFO: (dataformatter) Completed Detailed STDF file per Lot:  /home/ibm93k/stdf/manual/main_Lot_1_Jan_21_10h38m04s_STDF
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been detecting a DUT board disconnect.
WARNING: PSST - DCS pin "vdd_core" has been disconnected.
Disconnect/Connect sequence required.
  Ended at: 20250121 103817
******** end testflow report data  *******
