{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623810851394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623810851396 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 15 22:34:10 2021 " "Processing started: Tue Jun 15 22:34:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623810851396 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623810851396 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DCalles_Lab4_OctalDecoder -c DCalles_Lab4_OctalDecoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off DCalles_Lab4_OctalDecoder -c DCalles_Lab4_OctalDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623810851396 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623810853596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623810853597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcalles_lab4_octaldecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file dcalles_lab4_octaldecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 DCalles_Lab4_OctalDecoder " "Found entity 1: DCalles_Lab4_OctalDecoder" {  } { { "DCalles_Lab4_OctalDecoder.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Verilog/DCalles_Lab4_OctalDecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623810886092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623810886092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_david.v 1 1 " "Found 1 design units, including 1 entities, in source file dff_david.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFF_David " "Found entity 1: DFF_David" {  } { { "DFF_David.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Verilog/DFF_David.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623810886103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623810886103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter_32bit " "Found entity 1: Counter_32bit" {  } { { "Counter_32bit.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Verilog/Counter_32bit.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623810886114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623810886114 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DCalles_Lab4_OctalDecoder " "Elaborating entity \"DCalles_Lab4_OctalDecoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623810886274 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "prescaledSignal DCalles_Lab4_OctalDecoder.v(29) " "Verilog HDL Always Construct warning at DCalles_Lab4_OctalDecoder.v(29): variable \"prescaledSignal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DCalles_Lab4_OctalDecoder.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Verilog/DCalles_Lab4_OctalDecoder.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1623810886288 "|DCalles_Lab4_OctalDecoder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "prescaledSignal DCalles_Lab4_OctalDecoder.v(30) " "Verilog HDL Always Construct warning at DCalles_Lab4_OctalDecoder.v(30): variable \"prescaledSignal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DCalles_Lab4_OctalDecoder.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Verilog/DCalles_Lab4_OctalDecoder.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1623810886288 "|DCalles_Lab4_OctalDecoder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "prescaledSignal DCalles_Lab4_OctalDecoder.v(31) " "Verilog HDL Always Construct warning at DCalles_Lab4_OctalDecoder.v(31): variable \"prescaledSignal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DCalles_Lab4_OctalDecoder.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Verilog/DCalles_Lab4_OctalDecoder.v" 31 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1623810886288 "|DCalles_Lab4_OctalDecoder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "prescaledSignal DCalles_Lab4_OctalDecoder.v(32) " "Verilog HDL Always Construct warning at DCalles_Lab4_OctalDecoder.v(32): variable \"prescaledSignal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DCalles_Lab4_OctalDecoder.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Verilog/DCalles_Lab4_OctalDecoder.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1623810886289 "|DCalles_Lab4_OctalDecoder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "prescaledSignal DCalles_Lab4_OctalDecoder.v(33) " "Verilog HDL Always Construct warning at DCalles_Lab4_OctalDecoder.v(33): variable \"prescaledSignal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DCalles_Lab4_OctalDecoder.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Verilog/DCalles_Lab4_OctalDecoder.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1623810886289 "|DCalles_Lab4_OctalDecoder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "prescaledSignal DCalles_Lab4_OctalDecoder.v(34) " "Verilog HDL Always Construct warning at DCalles_Lab4_OctalDecoder.v(34): variable \"prescaledSignal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DCalles_Lab4_OctalDecoder.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Verilog/DCalles_Lab4_OctalDecoder.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1623810886289 "|DCalles_Lab4_OctalDecoder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "prescaledSignal DCalles_Lab4_OctalDecoder.v(35) " "Verilog HDL Always Construct warning at DCalles_Lab4_OctalDecoder.v(35): variable \"prescaledSignal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DCalles_Lab4_OctalDecoder.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Verilog/DCalles_Lab4_OctalDecoder.v" 35 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1623810886289 "|DCalles_Lab4_OctalDecoder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "prescaledSignal DCalles_Lab4_OctalDecoder.v(36) " "Verilog HDL Always Construct warning at DCalles_Lab4_OctalDecoder.v(36): variable \"prescaledSignal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DCalles_Lab4_OctalDecoder.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Verilog/DCalles_Lab4_OctalDecoder.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1623810886290 "|DCalles_Lab4_OctalDecoder"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "prescaledSignal DCalles_Lab4_OctalDecoder.v(37) " "Verilog HDL Always Construct warning at DCalles_Lab4_OctalDecoder.v(37): variable \"prescaledSignal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DCalles_Lab4_OctalDecoder.v" "" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Verilog/DCalles_Lab4_OctalDecoder.v" 37 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1623810886290 "|DCalles_Lab4_OctalDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter_32bit Counter_32bit:Counter_32bit1 " "Elaborating entity \"Counter_32bit\" for hierarchy \"Counter_32bit:Counter_32bit1\"" {  } { { "DCalles_Lab4_OctalDecoder.v" "Counter_32bit1" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Verilog/DCalles_Lab4_OctalDecoder.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623810886295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_David Counter_32bit:Counter_32bit1\|DFF_David:DFF0 " "Elaborating entity \"DFF_David\" for hierarchy \"Counter_32bit:Counter_32bit1\|DFF_David:DFF0\"" {  } { { "Counter_32bit.v" "DFF0" { Text "C:/Users/yodav/Documents/Conestoga_College/FIRST_TERM/Digital_Design/LABS/Lab4/Verilog/Counter_32bit.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623810886305 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623810888433 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623810889692 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623810889692 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623810890002 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623810890002 ""} { "Info" "ICUT_CUT_TM_LCELLS" "38 " "Implemented 38 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623810890002 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623810890002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623810890059 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 15 22:34:50 2021 " "Processing ended: Tue Jun 15 22:34:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623810890059 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623810890059 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:43 " "Total CPU time (on all processors): 00:01:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623810890059 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623810890059 ""}
