Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: CORDIC.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CORDIC.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CORDIC"
Output Format                      : NGC
Target Device                      : xc3s400-5-tq144

---- Source Options
Top Module Name                    : CORDIC
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "HALF_ADDER_.v" in library work
Compiling verilog file "fa.v" in library work
Module <HALF_ADDER_> compiled
Module <fa> compiled
Compiling verilog file "twos_comp_genert.v" in library work
Module <fulladdr_test> compiled
Compiling verilog file "shift.v" in library work
Module <twos_comp_genert> compiled
Compiling verilog file "two_comp_32.v" in library work
Module <shift> compiled
Compiling verilog file "stage_tan.v" in library work
Module <two_comp_32> compiled
Compiling verilog file "stage.v" in library work
Module <stage_tan> compiled
Compiling verilog file "cordic_tan.v" in library work
Module <stage> compiled
Compiling verilog file "cordic.v" in library work
Module <cordic_tan> compiled
Module <CORDIC> compiled
No errors in compilation
Analysis of file <"CORDIC.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <CORDIC> in library <work> with parameters.
	xy_size = "00000000000000000000000000010000"

Analyzing hierarchy for module <cordic_tan> in library <work> with parameters.
	STG = "00000000000000000000000000010000"
	XY_SZ = "00000000000000000000000000010000"

Analyzing hierarchy for module <stage> in library <work> with parameters.
	p = "00000000000000000000000000000000"

Analyzing hierarchy for module <stage> in library <work> with parameters.
	p = "00000000000000000000000000000001"

Analyzing hierarchy for module <stage> in library <work> with parameters.
	p = "00000000000000000000000000000010"

Analyzing hierarchy for module <stage> in library <work> with parameters.
	p = "00000000000000000000000000000011"

Analyzing hierarchy for module <stage> in library <work> with parameters.
	p = "00000000000000000000000000000100"

Analyzing hierarchy for module <stage> in library <work> with parameters.
	p = "00000000000000000000000000000101"

Analyzing hierarchy for module <stage> in library <work> with parameters.
	p = "00000000000000000000000000000110"

Analyzing hierarchy for module <stage> in library <work> with parameters.
	p = "00000000000000000000000000000111"

Analyzing hierarchy for module <stage> in library <work> with parameters.
	p = "00000000000000000000000000001000"

Analyzing hierarchy for module <stage> in library <work> with parameters.
	p = "00000000000000000000000000001001"

Analyzing hierarchy for module <stage> in library <work> with parameters.
	p = "00000000000000000000000000001010"

Analyzing hierarchy for module <stage> in library <work> with parameters.
	p = "00000000000000000000000000001011"

Analyzing hierarchy for module <stage> in library <work> with parameters.
	p = "00000000000000000000000000001100"

Analyzing hierarchy for module <stage> in library <work> with parameters.
	p = "00000000000000000000000000001101"

Analyzing hierarchy for module <stage> in library <work> with parameters.
	p = "00000000000000000000000000001110"

Analyzing hierarchy for module <stage_tan> in library <work> with parameters.
	p = "00000000000000000000000000000000"

Analyzing hierarchy for module <stage_tan> in library <work> with parameters.
	p = "00000000000000000000000000000001"

Analyzing hierarchy for module <stage_tan> in library <work> with parameters.
	p = "00000000000000000000000000000010"

Analyzing hierarchy for module <stage_tan> in library <work> with parameters.
	p = "00000000000000000000000000000011"

Analyzing hierarchy for module <stage_tan> in library <work> with parameters.
	p = "00000000000000000000000000000100"

Analyzing hierarchy for module <stage_tan> in library <work> with parameters.
	p = "00000000000000000000000000000101"

Analyzing hierarchy for module <stage_tan> in library <work> with parameters.
	p = "00000000000000000000000000000110"

Analyzing hierarchy for module <stage_tan> in library <work> with parameters.
	p = "00000000000000000000000000000111"

Analyzing hierarchy for module <stage_tan> in library <work> with parameters.
	p = "00000000000000000000000000001000"

Analyzing hierarchy for module <stage_tan> in library <work> with parameters.
	p = "00000000000000000000000000001001"

Analyzing hierarchy for module <stage_tan> in library <work> with parameters.
	p = "00000000000000000000000000001010"

Analyzing hierarchy for module <stage_tan> in library <work> with parameters.
	p = "00000000000000000000000000001011"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <two_comp_32> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000100000"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000010001"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000100000"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <two_comp_32> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000100000"

Analyzing hierarchy for module <shift> in library <work>.

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <two_comp_32> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000100000"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <two_comp_32> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000100000"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <two_comp_32> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000100000"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <two_comp_32> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000100000"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <two_comp_32> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000100000"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <two_comp_32> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000100000"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <two_comp_32> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000100000"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <two_comp_32> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000100000"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <two_comp_32> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000100000"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <two_comp_32> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000100000"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <two_comp_32> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000100000"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <two_comp_32> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000100000"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <two_comp_32> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000100000"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <twos_comp_genert> in library <work> with parameters.
	DATA_WID_ = "00000000000000000000000000010001"

Analyzing hierarchy for module <HALF_ADDER_> in library <work>.

Analyzing hierarchy for module <fulladdr_test> in library <work>.

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000010001"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000100000"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000010001"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000010001"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000100000"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000100000"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000010001"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000010001"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000010001"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000010001"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000100000"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000010001"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000010001"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000100000"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000010001"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000010001"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000010001"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000010001"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000010001"

Analyzing hierarchy for module <fa> in library <work> with parameters.
	n = "00000000000000000000000000010001"

Analyzing hierarchy for module <fulladdr_test> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <CORDIC>.
	xy_size = 32'sb00000000000000000000000000010000
Module <CORDIC> is correct for synthesis.
 
Analyzing module <cordic_tan> in library <work>.
	STG = 32'sb00000000000000000000000000010000
	XY_SZ = 32'sb00000000000000000000000000010000
Module <cordic_tan> is correct for synthesis.
 
Analyzing module <stage_tan.1> in library <work>.
	p = 32'sb00000000000000000000000000000000
Module <stage_tan.1> is correct for synthesis.
 
Analyzing module <twos_comp_genert.31> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.31> is correct for synthesis.
 
Analyzing module <HALF_ADDER_> in library <work>.
Module <HALF_ADDER_> is correct for synthesis.
 
Analyzing module <twos_comp_genert.32> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.32> is correct for synthesis.
 
Analyzing module <fa.1> in library <work>.
	n = 32'sb00000000000000000000000000010001
Module <fa.1> is correct for synthesis.
 
Analyzing module <fulladdr_test> in library <work>.
Module <fulladdr_test> is correct for synthesis.
 
Analyzing module <stage_tan.2> in library <work>.
	p = 32'sb00000000000000000000000000000001
Module <stage_tan.2> is correct for synthesis.
 
Analyzing module <twos_comp_genert.33> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.33> is correct for synthesis.
 
Analyzing module <twos_comp_genert.34> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.34> is correct for synthesis.
 
Analyzing module <shift> in library <work>.
Module <shift> is correct for synthesis.
 
Analyzing module <stage_tan.3> in library <work>.
	p = 32'sb00000000000000000000000000000010
Module <stage_tan.3> is correct for synthesis.
 
Analyzing module <twos_comp_genert.35> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.35> is correct for synthesis.
 
Analyzing module <twos_comp_genert.36> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.36> is correct for synthesis.
 
Analyzing module <stage_tan.4> in library <work>.
	p = 32'sb00000000000000000000000000000011
Module <stage_tan.4> is correct for synthesis.
 
Analyzing module <twos_comp_genert.37> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.37> is correct for synthesis.
 
Analyzing module <twos_comp_genert.38> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.38> is correct for synthesis.
 
Analyzing module <stage_tan.5> in library <work>.
	p = 32'sb00000000000000000000000000000100
Module <stage_tan.5> is correct for synthesis.
 
Analyzing module <twos_comp_genert.39> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.39> is correct for synthesis.
 
Analyzing module <twos_comp_genert.40> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.40> is correct for synthesis.
 
Analyzing module <stage_tan.6> in library <work>.
	p = 32'sb00000000000000000000000000000101
Module <stage_tan.6> is correct for synthesis.
 
Analyzing module <twos_comp_genert.41> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.41> is correct for synthesis.
 
Analyzing module <twos_comp_genert.42> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.42> is correct for synthesis.
 
Analyzing module <stage_tan.7> in library <work>.
	p = 32'sb00000000000000000000000000000110
Module <stage_tan.7> is correct for synthesis.
 
Analyzing module <twos_comp_genert.43> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.43> is correct for synthesis.
 
Analyzing module <twos_comp_genert.44> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.44> is correct for synthesis.
 
Analyzing module <stage_tan.8> in library <work>.
	p = 32'sb00000000000000000000000000000111
Module <stage_tan.8> is correct for synthesis.
 
Analyzing module <twos_comp_genert.45> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.45> is correct for synthesis.
 
Analyzing module <twos_comp_genert.46> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.46> is correct for synthesis.
 
Analyzing module <stage_tan.9> in library <work>.
	p = 32'sb00000000000000000000000000001000
Module <stage_tan.9> is correct for synthesis.
 
Analyzing module <twos_comp_genert.47> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.47> is correct for synthesis.
 
Analyzing module <twos_comp_genert.48> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.48> is correct for synthesis.
 
Analyzing module <stage_tan.10> in library <work>.
	p = 32'sb00000000000000000000000000001001
Module <stage_tan.10> is correct for synthesis.
 
Analyzing module <twos_comp_genert.49> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.49> is correct for synthesis.
 
Analyzing module <twos_comp_genert.50> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.50> is correct for synthesis.
 
Analyzing module <stage_tan.11> in library <work>.
	p = 32'sb00000000000000000000000000001010
Module <stage_tan.11> is correct for synthesis.
 
Analyzing module <twos_comp_genert.51> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.51> is correct for synthesis.
 
Analyzing module <twos_comp_genert.52> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.52> is correct for synthesis.
 
Analyzing module <stage_tan.12> in library <work>.
	p = 32'sb00000000000000000000000000001011
Module <stage_tan.12> is correct for synthesis.
 
Analyzing module <twos_comp_genert.53> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.53> is correct for synthesis.
 
Analyzing module <twos_comp_genert.54> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.54> is correct for synthesis.
 
Analyzing module <stage.1> in library <work>.
	p = 32'sb00000000000000000000000000000000
Module <stage.1> is correct for synthesis.
 
Analyzing module <twos_comp_genert.1> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.1> is correct for synthesis.
 
Analyzing module <twos_comp_genert.2> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.2> is correct for synthesis.
 
Analyzing module <two_comp_32.1> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000100000
Module <two_comp_32.1> is correct for synthesis.
 
Analyzing module <fa.2> in library <work>.
	n = 32'sb00000000000000000000000000100000
Module <fa.2> is correct for synthesis.
 
Analyzing module <stage.2> in library <work>.
	p = 32'sb00000000000000000000000000000001
Module <stage.2> is correct for synthesis.
 
Analyzing module <twos_comp_genert.3> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.3> is correct for synthesis.
 
Analyzing module <twos_comp_genert.4> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.4> is correct for synthesis.
 
Analyzing module <two_comp_32.2> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000100000
Module <two_comp_32.2> is correct for synthesis.
 
Analyzing module <stage.3> in library <work>.
	p = 32'sb00000000000000000000000000000010
Module <stage.3> is correct for synthesis.
 
Analyzing module <twos_comp_genert.5> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.5> is correct for synthesis.
 
Analyzing module <twos_comp_genert.6> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.6> is correct for synthesis.
 
Analyzing module <two_comp_32.3> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000100000
Module <two_comp_32.3> is correct for synthesis.
 
Analyzing module <stage.4> in library <work>.
	p = 32'sb00000000000000000000000000000011
Module <stage.4> is correct for synthesis.
 
Analyzing module <twos_comp_genert.7> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.7> is correct for synthesis.
 
Analyzing module <twos_comp_genert.8> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.8> is correct for synthesis.
 
Analyzing module <two_comp_32.4> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000100000
Module <two_comp_32.4> is correct for synthesis.
 
Analyzing module <stage.5> in library <work>.
	p = 32'sb00000000000000000000000000000100
Module <stage.5> is correct for synthesis.
 
Analyzing module <twos_comp_genert.9> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.9> is correct for synthesis.
 
Analyzing module <twos_comp_genert.10> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.10> is correct for synthesis.
 
Analyzing module <two_comp_32.5> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000100000
Module <two_comp_32.5> is correct for synthesis.
 
Analyzing module <stage.6> in library <work>.
	p = 32'sb00000000000000000000000000000101
Module <stage.6> is correct for synthesis.
 
Analyzing module <twos_comp_genert.11> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.11> is correct for synthesis.
 
Analyzing module <twos_comp_genert.12> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.12> is correct for synthesis.
 
Analyzing module <two_comp_32.6> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000100000
Module <two_comp_32.6> is correct for synthesis.
 
Analyzing module <stage.7> in library <work>.
	p = 32'sb00000000000000000000000000000110
Module <stage.7> is correct for synthesis.
 
Analyzing module <twos_comp_genert.13> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.13> is correct for synthesis.
 
Analyzing module <twos_comp_genert.14> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.14> is correct for synthesis.
 
Analyzing module <two_comp_32.7> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000100000
Module <two_comp_32.7> is correct for synthesis.
 
Analyzing module <stage.8> in library <work>.
	p = 32'sb00000000000000000000000000000111
Module <stage.8> is correct for synthesis.
 
Analyzing module <twos_comp_genert.15> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.15> is correct for synthesis.
 
Analyzing module <twos_comp_genert.16> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.16> is correct for synthesis.
 
Analyzing module <two_comp_32.8> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000100000
Module <two_comp_32.8> is correct for synthesis.
 
Analyzing module <stage.9> in library <work>.
	p = 32'sb00000000000000000000000000001000
Module <stage.9> is correct for synthesis.
 
Analyzing module <twos_comp_genert.17> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.17> is correct for synthesis.
 
Analyzing module <twos_comp_genert.18> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.18> is correct for synthesis.
 
Analyzing module <two_comp_32.9> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000100000
Module <two_comp_32.9> is correct for synthesis.
 
Analyzing module <stage.10> in library <work>.
	p = 32'sb00000000000000000000000000001001
Module <stage.10> is correct for synthesis.
 
Analyzing module <twos_comp_genert.19> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.19> is correct for synthesis.
 
Analyzing module <twos_comp_genert.20> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.20> is correct for synthesis.
 
Analyzing module <two_comp_32.10> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000100000
Module <two_comp_32.10> is correct for synthesis.
 
Analyzing module <stage.11> in library <work>.
	p = 32'sb00000000000000000000000000001010
Module <stage.11> is correct for synthesis.
 
Analyzing module <twos_comp_genert.21> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.21> is correct for synthesis.
 
Analyzing module <twos_comp_genert.22> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.22> is correct for synthesis.
 
Analyzing module <two_comp_32.11> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000100000
Module <two_comp_32.11> is correct for synthesis.
 
Analyzing module <stage.12> in library <work>.
	p = 32'sb00000000000000000000000000001011
Module <stage.12> is correct for synthesis.
 
Analyzing module <twos_comp_genert.23> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.23> is correct for synthesis.
 
Analyzing module <twos_comp_genert.24> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.24> is correct for synthesis.
 
Analyzing module <two_comp_32.12> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000100000
Module <two_comp_32.12> is correct for synthesis.
 
Analyzing module <stage.13> in library <work>.
	p = 32'sb00000000000000000000000000001100
Module <stage.13> is correct for synthesis.
 
Analyzing module <twos_comp_genert.25> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.25> is correct for synthesis.
 
Analyzing module <twos_comp_genert.26> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.26> is correct for synthesis.
 
Analyzing module <two_comp_32.13> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000100000
Module <two_comp_32.13> is correct for synthesis.
 
Analyzing module <stage.14> in library <work>.
	p = 32'sb00000000000000000000000000001101
Module <stage.14> is correct for synthesis.
 
Analyzing module <twos_comp_genert.27> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.27> is correct for synthesis.
 
Analyzing module <twos_comp_genert.28> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.28> is correct for synthesis.
 
Analyzing module <two_comp_32.14> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000100000
Module <two_comp_32.14> is correct for synthesis.
 
Analyzing module <stage.15> in library <work>.
	p = 32'sb00000000000000000000000000001110
Module <stage.15> is correct for synthesis.
 
Analyzing module <twos_comp_genert.29> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.29> is correct for synthesis.
 
Analyzing module <twos_comp_genert.30> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000010001
Module <twos_comp_genert.30> is correct for synthesis.
 
Analyzing module <two_comp_32.15> in library <work>.
	DATA_WID_ = 32'sb00000000000000000000000000100000
Module <two_comp_32.15> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <HALF_ADDER_>.
    Related source file is "HALF_ADDER_.v".
    Found 1-bit xor2 for signal <sum>.
Unit <HALF_ADDER_> synthesized.


Synthesizing Unit <fulladdr_test>.
    Related source file is "fa.v".
    Found 1-bit xor3 for signal <s>.
    Summary:
	inferred   1 Xor(s).
Unit <fulladdr_test> synthesized.


Synthesizing Unit <shift>.
    Related source file is "shift.v".
WARNING:Xst:647 - Input <in<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <shift> synthesized.


Synthesizing Unit <fa_1>.
    Related source file is "fa.v".
Unit <fa_1> synthesized.


Synthesizing Unit <fa_2>.
    Related source file is "fa.v".
Unit <fa_2> synthesized.


Synthesizing Unit <twos_comp_genert_31>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_31> synthesized.


Synthesizing Unit <twos_comp_genert_32>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_32> synthesized.


Synthesizing Unit <twos_comp_genert_33>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_33> synthesized.


Synthesizing Unit <twos_comp_genert_34>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_34> synthesized.


Synthesizing Unit <twos_comp_genert_35>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_35> synthesized.


Synthesizing Unit <twos_comp_genert_36>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_36> synthesized.


Synthesizing Unit <twos_comp_genert_37>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_37> synthesized.


Synthesizing Unit <twos_comp_genert_38>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_38> synthesized.


Synthesizing Unit <twos_comp_genert_39>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_39> synthesized.


Synthesizing Unit <twos_comp_genert_40>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_40> synthesized.


Synthesizing Unit <twos_comp_genert_41>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_41> synthesized.


Synthesizing Unit <twos_comp_genert_42>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_42> synthesized.


Synthesizing Unit <twos_comp_genert_43>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_43> synthesized.


Synthesizing Unit <twos_comp_genert_44>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_44> synthesized.


Synthesizing Unit <twos_comp_genert_45>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_45> synthesized.


Synthesizing Unit <twos_comp_genert_46>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_46> synthesized.


Synthesizing Unit <twos_comp_genert_47>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_47> synthesized.


Synthesizing Unit <twos_comp_genert_48>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_48> synthesized.


Synthesizing Unit <twos_comp_genert_49>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_49> synthesized.


Synthesizing Unit <twos_comp_genert_50>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_50> synthesized.


Synthesizing Unit <twos_comp_genert_51>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_51> synthesized.


Synthesizing Unit <twos_comp_genert_52>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_52> synthesized.


Synthesizing Unit <twos_comp_genert_53>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_53> synthesized.


Synthesizing Unit <twos_comp_genert_54>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_54> synthesized.


Synthesizing Unit <twos_comp_genert_1>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_1> synthesized.


Synthesizing Unit <twos_comp_genert_2>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_2> synthesized.


Synthesizing Unit <two_comp_32_1>.
    Related source file is "two_comp_32.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <two_comp_32_1> synthesized.


Synthesizing Unit <twos_comp_genert_3>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_3> synthesized.


Synthesizing Unit <twos_comp_genert_4>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_4> synthesized.


Synthesizing Unit <two_comp_32_2>.
    Related source file is "two_comp_32.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <two_comp_32_2> synthesized.


Synthesizing Unit <twos_comp_genert_5>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_5> synthesized.


Synthesizing Unit <twos_comp_genert_6>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_6> synthesized.


Synthesizing Unit <two_comp_32_3>.
    Related source file is "two_comp_32.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <two_comp_32_3> synthesized.


Synthesizing Unit <twos_comp_genert_7>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_7> synthesized.


Synthesizing Unit <twos_comp_genert_8>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_8> synthesized.


Synthesizing Unit <two_comp_32_4>.
    Related source file is "two_comp_32.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <two_comp_32_4> synthesized.


Synthesizing Unit <twos_comp_genert_9>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_9> synthesized.


Synthesizing Unit <twos_comp_genert_10>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_10> synthesized.


Synthesizing Unit <two_comp_32_5>.
    Related source file is "two_comp_32.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <two_comp_32_5> synthesized.


Synthesizing Unit <twos_comp_genert_11>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_11> synthesized.


Synthesizing Unit <twos_comp_genert_12>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_12> synthesized.


Synthesizing Unit <two_comp_32_6>.
    Related source file is "two_comp_32.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <two_comp_32_6> synthesized.


Synthesizing Unit <twos_comp_genert_13>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_13> synthesized.


Synthesizing Unit <twos_comp_genert_14>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_14> synthesized.


Synthesizing Unit <two_comp_32_7>.
    Related source file is "two_comp_32.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <two_comp_32_7> synthesized.


Synthesizing Unit <twos_comp_genert_15>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_15> synthesized.


Synthesizing Unit <twos_comp_genert_16>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_16> synthesized.


Synthesizing Unit <two_comp_32_8>.
    Related source file is "two_comp_32.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <two_comp_32_8> synthesized.


Synthesizing Unit <twos_comp_genert_17>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_17> synthesized.


Synthesizing Unit <twos_comp_genert_18>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_18> synthesized.


Synthesizing Unit <two_comp_32_9>.
    Related source file is "two_comp_32.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <two_comp_32_9> synthesized.


Synthesizing Unit <twos_comp_genert_19>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_19> synthesized.


Synthesizing Unit <twos_comp_genert_20>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_20> synthesized.


Synthesizing Unit <two_comp_32_10>.
    Related source file is "two_comp_32.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <two_comp_32_10> synthesized.


Synthesizing Unit <twos_comp_genert_21>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_21> synthesized.


Synthesizing Unit <twos_comp_genert_22>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_22> synthesized.


Synthesizing Unit <two_comp_32_11>.
    Related source file is "two_comp_32.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <two_comp_32_11> synthesized.


Synthesizing Unit <twos_comp_genert_23>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_23> synthesized.


Synthesizing Unit <twos_comp_genert_24>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_24> synthesized.


Synthesizing Unit <two_comp_32_12>.
    Related source file is "two_comp_32.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <two_comp_32_12> synthesized.


Synthesizing Unit <twos_comp_genert_25>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_25> synthesized.


Synthesizing Unit <twos_comp_genert_26>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_26> synthesized.


Synthesizing Unit <two_comp_32_13>.
    Related source file is "two_comp_32.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <two_comp_32_13> synthesized.


Synthesizing Unit <twos_comp_genert_27>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_27> synthesized.


Synthesizing Unit <twos_comp_genert_28>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_28> synthesized.


Synthesizing Unit <two_comp_32_14>.
    Related source file is "two_comp_32.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <two_comp_32_14> synthesized.


Synthesizing Unit <twos_comp_genert_29>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_29> synthesized.


Synthesizing Unit <twos_comp_genert_30>.
    Related source file is "twos_comp_genert.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <twos_comp_genert_30> synthesized.


Synthesizing Unit <two_comp_32_15>.
    Related source file is "two_comp_32.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value 1.
Unit <two_comp_32_15> synthesized.


Synthesizing Unit <stage_1>.
    Related source file is "stage.v".
WARNING:Xst:1780 - Signal <Y<1:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<1:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_1> synthesized.


Synthesizing Unit <stage_2>.
    Related source file is "stage.v".
WARNING:Xst:1780 - Signal <Y<2:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<2:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_2> synthesized.


Synthesizing Unit <stage_3>.
    Related source file is "stage.v".
WARNING:Xst:1780 - Signal <Y<3:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<3:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_3> synthesized.


Synthesizing Unit <stage_4>.
    Related source file is "stage.v".
WARNING:Xst:1780 - Signal <Y<4:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<4:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_4> synthesized.


Synthesizing Unit <stage_5>.
    Related source file is "stage.v".
WARNING:Xst:1780 - Signal <Y<5:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<5:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_5> synthesized.


Synthesizing Unit <stage_6>.
    Related source file is "stage.v".
WARNING:Xst:1780 - Signal <Y<6:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<6:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_6> synthesized.


Synthesizing Unit <stage_7>.
    Related source file is "stage.v".
WARNING:Xst:1780 - Signal <Y<7:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<7:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_7> synthesized.


Synthesizing Unit <stage_8>.
    Related source file is "stage.v".
WARNING:Xst:1780 - Signal <Y<8:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<8:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_8> synthesized.


Synthesizing Unit <stage_9>.
    Related source file is "stage.v".
WARNING:Xst:1780 - Signal <Y<9:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<9:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_9> synthesized.


Synthesizing Unit <stage_10>.
    Related source file is "stage.v".
WARNING:Xst:1780 - Signal <Y<10:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<10:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_10> synthesized.


Synthesizing Unit <stage_11>.
    Related source file is "stage.v".
WARNING:Xst:1780 - Signal <Y<11:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<11:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_11> synthesized.


Synthesizing Unit <stage_12>.
    Related source file is "stage.v".
WARNING:Xst:1780 - Signal <Y<12:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<12:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_12> synthesized.


Synthesizing Unit <stage_13>.
    Related source file is "stage.v".
WARNING:Xst:1780 - Signal <Y<13:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<13:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_13> synthesized.


Synthesizing Unit <stage_14>.
    Related source file is "stage.v".
WARNING:Xst:1780 - Signal <Y<14:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<14:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_14> synthesized.


Synthesizing Unit <stage_15>.
    Related source file is "stage.v".
WARNING:Xst:1780 - Signal <Y<15:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<15:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_15> synthesized.


Synthesizing Unit <stage_tan_1>.
    Related source file is "stage_tan.v".
WARNING:Xst:1780 - Signal <tan_comp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Z<1:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<1:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_tan_1> synthesized.


Synthesizing Unit <stage_tan_2>.
    Related source file is "stage_tan.v".
WARNING:Xst:1780 - Signal <tan_comp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Z<2:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<2:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_tan_2> synthesized.


Synthesizing Unit <stage_tan_3>.
    Related source file is "stage_tan.v".
WARNING:Xst:1780 - Signal <tan_comp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Z<3:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<3:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_tan_3> synthesized.


Synthesizing Unit <stage_tan_4>.
    Related source file is "stage_tan.v".
WARNING:Xst:1780 - Signal <tan_comp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Z<4:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<4:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_tan_4> synthesized.


Synthesizing Unit <stage_tan_5>.
    Related source file is "stage_tan.v".
WARNING:Xst:1780 - Signal <tan_comp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Z<5:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<5:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_tan_5> synthesized.


Synthesizing Unit <stage_tan_6>.
    Related source file is "stage_tan.v".
WARNING:Xst:1780 - Signal <tan_comp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Z<6:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<6:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_tan_6> synthesized.


Synthesizing Unit <stage_tan_7>.
    Related source file is "stage_tan.v".
WARNING:Xst:1780 - Signal <tan_comp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Z<7:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<7:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_tan_7> synthesized.


Synthesizing Unit <stage_tan_8>.
    Related source file is "stage_tan.v".
WARNING:Xst:1780 - Signal <tan_comp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Z<8:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<8:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_tan_8> synthesized.


Synthesizing Unit <stage_tan_9>.
    Related source file is "stage_tan.v".
WARNING:Xst:1780 - Signal <tan_comp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Z<9:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<9:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_tan_9> synthesized.


Synthesizing Unit <stage_tan_10>.
    Related source file is "stage_tan.v".
WARNING:Xst:1780 - Signal <tan_comp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Z<10:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<10:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_tan_10> synthesized.


Synthesizing Unit <stage_tan_11>.
    Related source file is "stage_tan.v".
WARNING:Xst:1780 - Signal <tan_comp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Z<11:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<11:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_tan_11> synthesized.


Synthesizing Unit <stage_tan_12>.
    Related source file is "stage_tan.v".
WARNING:Xst:1780 - Signal <tan_comp> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Z<12:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<12:16>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <stage_tan_12> synthesized.


Synthesizing Unit <cordic_tan>.
    Related source file is "cordic_tan.v".
WARNING:Xst:1780 - Signal <Z<13:15>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Y<13:15>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <X<13:15>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit xor2 for signal <PQR[0].Z_sign$xor0000>.
    Found 1-bit xor2 for signal <PQR[10].Z_sign$xor0000>.
    Found 1-bit xor2 for signal <PQR[11].Z_sign$xor0000>.
    Found 1-bit xor2 for signal <PQR[1].Z_sign$xor0000>.
    Found 1-bit xor2 for signal <PQR[2].Z_sign$xor0000>.
    Found 1-bit xor2 for signal <PQR[3].Z_sign$xor0000>.
    Found 1-bit xor2 for signal <PQR[4].Z_sign$xor0000>.
    Found 1-bit xor2 for signal <PQR[5].Z_sign$xor0000>.
    Found 1-bit xor2 for signal <PQR[6].Z_sign$xor0000>.
    Found 1-bit xor2 for signal <PQR[7].Z_sign$xor0000>.
    Found 1-bit xor2 for signal <PQR[8].Z_sign$xor0000>.
    Found 1-bit xor2 for signal <PQR[9].Z_sign$xor0000>.
Unit <cordic_tan> synthesized.


Synthesizing Unit <CORDIC>.
    Related source file is "cordic.v".
WARNING:Xst:646 - Signal <atan_tbl<15:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Z<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 17-bit latch for signal <X_temp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 17-bit latch for signal <Y_temp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Z_temp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 17-bit adder for signal <mux0000$addsub0000> created at line 63.
    Found 32-bit comparator greatequal for signal <mux0000$cmp_ge0000> created at line 53.
    Found 33-bit comparator lessequal for signal <mux0000$cmp_le0000> created at line 53.
    Found 32-bit subtractor for signal <mux0002$addsub0000> created at line 65.
    Found 32-bit comparator greatequal for signal <X_temp$cmp_ge0000> created at line 69.
    Found 33-bit comparator greatequal for signal <X_temp$cmp_ge0001> created at line 61.
    Found 32-bit comparator lessequal for signal <X_temp$cmp_le0000> created at line 69.
    Found 33-bit comparator lessequal for signal <X_temp$cmp_le0001> created at line 61.
    Found 17-bit adder for signal <Y_temp$addsub0000> created at line 72.
    Found 32-bit adder for signal <Z_temp$addsub0000> created at line 73.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <CORDIC> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 17-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Latches                                              : 3
 17-bit latch                                          : 2
 32-bit latch                                          : 1
# Comparators                                          : 6
 32-bit comparator greatequal                          : 2
 32-bit comparator lessequal                           : 1
 33-bit comparator greatequal                          : 1
 33-bit comparator lessequal                           : 2
# Xors                                                 : 4410
 1-bit xor2                                            : 1410
 1-bit xor3                                            : 3000

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <t3> is unconnected in block <XYZ[14].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <fa3> is unconnected in block <XYZ[14].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[0].as3> is unconnected in block <PQR[1].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[0].as3> is unconnected in block <PQR[2].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[1].as3> is unconnected in block <PQR[2].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[0].as3> is unconnected in block <PQR[3].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[1].as3> is unconnected in block <PQR[3].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[2].as3> is unconnected in block <PQR[3].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[0].as3> is unconnected in block <PQR[4].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[1].as3> is unconnected in block <PQR[4].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[2].as3> is unconnected in block <PQR[4].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[3].as3> is unconnected in block <PQR[4].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[0].as3> is unconnected in block <PQR[5].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[1].as3> is unconnected in block <PQR[5].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[2].as3> is unconnected in block <PQR[5].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[3].as3> is unconnected in block <PQR[5].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[4].as3> is unconnected in block <PQR[5].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[0].as3> is unconnected in block <PQR[6].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[1].as3> is unconnected in block <PQR[6].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[2].as3> is unconnected in block <PQR[6].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[3].as3> is unconnected in block <PQR[6].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[4].as3> is unconnected in block <PQR[6].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[5].as3> is unconnected in block <PQR[6].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[0].as3> is unconnected in block <PQR[7].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[1].as3> is unconnected in block <PQR[7].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[2].as3> is unconnected in block <PQR[7].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[3].as3> is unconnected in block <PQR[7].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[4].as3> is unconnected in block <PQR[7].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[5].as3> is unconnected in block <PQR[7].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[6].as3> is unconnected in block <PQR[7].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[0].as3> is unconnected in block <PQR[8].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[1].as3> is unconnected in block <PQR[8].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[2].as3> is unconnected in block <PQR[8].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[3].as3> is unconnected in block <PQR[8].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[4].as3> is unconnected in block <PQR[8].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[5].as3> is unconnected in block <PQR[8].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[6].as3> is unconnected in block <PQR[8].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[7].as3> is unconnected in block <PQR[8].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[0].as3> is unconnected in block <PQR[9].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[1].as3> is unconnected in block <PQR[9].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[2].as3> is unconnected in block <PQR[9].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[3].as3> is unconnected in block <PQR[9].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[4].as3> is unconnected in block <PQR[9].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[5].as3> is unconnected in block <PQR[9].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[6].as3> is unconnected in block <PQR[9].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[7].as3> is unconnected in block <PQR[9].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[8].as3> is unconnected in block <PQR[9].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[0].as3> is unconnected in block <PQR[10].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[1].as3> is unconnected in block <PQR[10].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[2].as3> is unconnected in block <PQR[10].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[3].as3> is unconnected in block <PQR[10].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[4].as3> is unconnected in block <PQR[10].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[5].as3> is unconnected in block <PQR[10].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[6].as3> is unconnected in block <PQR[10].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[7].as3> is unconnected in block <PQR[10].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[8].as3> is unconnected in block <PQR[10].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[9].as3> is unconnected in block <PQR[10].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[0].as3> is unconnected in block <PQR[11].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[1].as3> is unconnected in block <PQR[11].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[2].as3> is unconnected in block <PQR[11].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[3].as3> is unconnected in block <PQR[11].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[4].as3> is unconnected in block <PQR[11].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[5].as3> is unconnected in block <PQR[11].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[6].as3> is unconnected in block <PQR[11].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[7].as3> is unconnected in block <PQR[11].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[8].as3> is unconnected in block <PQR[11].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[9].as3> is unconnected in block <PQR[11].s>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <KLM[10].as3> is unconnected in block <PQR[11].s>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 17-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Latches                                              : 3
 17-bit latch                                          : 2
 32-bit latch                                          : 1
# Comparators                                          : 6
 32-bit comparator greatequal                          : 2
 32-bit comparator lessequal                           : 1
 33-bit comparator greatequal                          : 1
 33-bit comparator lessequal                           : 2
# Xors                                                 : 4410
 1-bit xor2                                            : 1410
 1-bit xor3                                            : 3000

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <CORDIC> ...

Optimizing unit <fa_1> ...

Optimizing unit <fa_2> ...

Optimizing unit <twos_comp_genert_31> ...

Optimizing unit <twos_comp_genert_33> ...

Optimizing unit <twos_comp_genert_35> ...

Optimizing unit <twos_comp_genert_37> ...

Optimizing unit <twos_comp_genert_39> ...

Optimizing unit <twos_comp_genert_41> ...

Optimizing unit <twos_comp_genert_43> ...

Optimizing unit <twos_comp_genert_45> ...

Optimizing unit <twos_comp_genert_47> ...

Optimizing unit <twos_comp_genert_49> ...

Optimizing unit <twos_comp_genert_51> ...

Optimizing unit <twos_comp_genert_1> ...

Optimizing unit <twos_comp_genert_2> ...

Optimizing unit <twos_comp_genert_3> ...

Optimizing unit <twos_comp_genert_4> ...

Optimizing unit <twos_comp_genert_5> ...

Optimizing unit <twos_comp_genert_6> ...

Optimizing unit <twos_comp_genert_7> ...

Optimizing unit <twos_comp_genert_8> ...

Optimizing unit <twos_comp_genert_9> ...

Optimizing unit <twos_comp_genert_10> ...

Optimizing unit <twos_comp_genert_11> ...

Optimizing unit <twos_comp_genert_12> ...

Optimizing unit <twos_comp_genert_13> ...

Optimizing unit <twos_comp_genert_14> ...

Optimizing unit <twos_comp_genert_15> ...

Optimizing unit <twos_comp_genert_16> ...

Optimizing unit <twos_comp_genert_17> ...

Optimizing unit <twos_comp_genert_18> ...

Optimizing unit <twos_comp_genert_19> ...

Optimizing unit <twos_comp_genert_20> ...

Optimizing unit <twos_comp_genert_21> ...

Optimizing unit <twos_comp_genert_22> ...

Optimizing unit <stage_1> ...

Optimizing unit <stage_2> ...

Optimizing unit <stage_3> ...

Optimizing unit <stage_4> ...

Optimizing unit <stage_5> ...

Optimizing unit <stage_6> ...

Optimizing unit <stage_7> ...

Optimizing unit <stage_8> ...

Optimizing unit <stage_9> ...

Optimizing unit <stage_10> ...

Optimizing unit <stage_11> ...

Optimizing unit <stage_12> ...

Optimizing unit <stage_13> ...

Optimizing unit <stage_14> ...

Optimizing unit <stage_15> ...

Optimizing unit <stage_tan_1> ...

Optimizing unit <stage_tan_2> ...

Optimizing unit <stage_tan_3> ...

Optimizing unit <stage_tan_4> ...

Optimizing unit <stage_tan_5> ...

Optimizing unit <stage_tan_6> ...

Optimizing unit <stage_tan_7> ...

Optimizing unit <stage_tan_8> ...

Optimizing unit <stage_tan_9> ...

Optimizing unit <stage_tan_10> ...

Optimizing unit <stage_tan_11> ...

Optimizing unit <stage_tan_12> ...

Optimizing unit <cordic_tan> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CORDIC, actual ratio is 67.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : CORDIC.ngr
Top Level Output File Name         : CORDIC
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 149

Cell Usage :
# BELS                             : 3712
#      GND                         : 1
#      INV                         : 62
#      LUT1                        : 29
#      LUT2                        : 13
#      LUT3                        : 1693
#      LUT4                        : 1632
#      MUXCY                       : 122
#      MUXF5                       : 95
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 66
#      LDCPE                       : 66
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 149
#      IBUF                        : 64
#      OBUF                        : 85
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400tq144-5 

 Number of Slices:                     1955  out of   3584    54%  
 Number of Slice Flip Flops:             66  out of   7168     0%  
 Number of 4 input LUTs:               3429  out of   7168    47%  
 Number of IOs:                         149
 Number of bonded IOBs:                 149  out of     97   153% (*) 
 Number of GCLKs:                         1  out of      8    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------+------------------------+-------+
Clock Signal                                          | Clock buffer(FF name)  | Load  |
------------------------------------------------------+------------------------+-------+
X_temp_cmp_le00001(Mcompar_X_temp_cmp_le0000_cy<11>:O)| BUFG(*)(Z_temp_0)      | 66    |
------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------+------------------------+-------+
Control Signal                            | Buffer(FF name)        | Load  |
------------------------------------------+------------------------+-------+
Y_temp_15__and0000(Y_temp_15__and00001:O) | NONE(Y_temp_15)        | 2     |
Y_temp_15__and0001(Y_temp_mux0000<15>11:O)| NONE(Y_temp_15)        | 2     |
X_temp_0__and0000(X_temp_0__and00001:O)   | NONE(X_temp_0)         | 1     |
X_temp_0__and0001(X_temp_0__and00011:O)   | NONE(X_temp_0)         | 1     |
X_temp_10__and0000(X_temp_10__and00001:O) | NONE(X_temp_10)        | 1     |
X_temp_10__and0001(X_temp_10__and00011:O) | NONE(X_temp_10)        | 1     |
X_temp_11__and0000(X_temp_11__and00001:O) | NONE(X_temp_11)        | 1     |
X_temp_11__and0001(X_temp_11__and00011:O) | NONE(X_temp_11)        | 1     |
X_temp_12__and0000(X_temp_12__and00001:O) | NONE(X_temp_12)        | 1     |
X_temp_12__and0001(X_temp_12__and00011:O) | NONE(X_temp_12)        | 1     |
X_temp_13__and0000(X_temp_13__and00001:O) | NONE(X_temp_13)        | 1     |
X_temp_13__and0001(X_temp_13__and00011:O) | NONE(X_temp_13)        | 1     |
X_temp_14__and0000(X_temp_14__and00001:O) | NONE(X_temp_14)        | 1     |
X_temp_14__and0001(X_temp_14__and00011:O) | NONE(X_temp_14)        | 1     |
X_temp_15__and0000(X_temp_15__and00001:O) | NONE(X_temp_15)        | 1     |
X_temp_15__and0001(X_temp_15__and00011:O) | NONE(X_temp_15)        | 1     |
X_temp_16__and0000(X_temp_16__and00001:O) | NONE(X_temp_16)        | 1     |
X_temp_16__and0001(X_temp_16__and00011:O) | NONE(X_temp_16)        | 1     |
X_temp_1__and0000(X_temp_1__and00001:O)   | NONE(X_temp_1)         | 1     |
X_temp_1__and0001(X_temp_1__and00011:O)   | NONE(X_temp_1)         | 1     |
X_temp_2__and0000(X_temp_2__and00001:O)   | NONE(X_temp_2)         | 1     |
X_temp_2__and0001(X_temp_2__and00011:O)   | NONE(X_temp_2)         | 1     |
X_temp_3__and0000(X_temp_3__and00001:O)   | NONE(X_temp_3)         | 1     |
X_temp_3__and0001(X_temp_3__and00011:O)   | NONE(X_temp_3)         | 1     |
X_temp_4__and0000(X_temp_4__and00001:O)   | NONE(X_temp_4)         | 1     |
X_temp_4__and0001(X_temp_4__and00011:O)   | NONE(X_temp_4)         | 1     |
X_temp_5__and0000(X_temp_5__and00001:O)   | NONE(X_temp_5)         | 1     |
X_temp_5__and0001(X_temp_5__and00011:O)   | NONE(X_temp_5)         | 1     |
X_temp_6__and0000(X_temp_6__and00001:O)   | NONE(X_temp_6)         | 1     |
X_temp_6__and0001(X_temp_6__and00011:O)   | NONE(X_temp_6)         | 1     |
X_temp_7__and0000(X_temp_7__and00001:O)   | NONE(X_temp_7)         | 1     |
X_temp_7__and0001(X_temp_7__and00011:O)   | NONE(X_temp_7)         | 1     |
X_temp_8__and0000(X_temp_8__and00001:O)   | NONE(X_temp_8)         | 1     |
X_temp_8__and0001(X_temp_8__and00011:O)   | NONE(X_temp_8)         | 1     |
X_temp_9__and0000(X_temp_9__and00001:O)   | NONE(X_temp_9)         | 1     |
X_temp_9__and0001(X_temp_9__and00011:O)   | NONE(X_temp_9)         | 1     |
Y_temp_0__and0000(Y_temp_0__and00001:O)   | NONE(Y_temp_0)         | 1     |
Y_temp_0__and0001(Y_temp_0__and00011:O)   | NONE(Y_temp_0)         | 1     |
Y_temp_10__and0000(Y_temp_10__and00001:O) | NONE(Y_temp_10)        | 1     |
Y_temp_10__and0001(Y_temp_10__and00011:O) | NONE(Y_temp_10)        | 1     |
Y_temp_11__and0000(Y_temp_11__and00001:O) | NONE(Y_temp_11)        | 1     |
Y_temp_11__and0001(Y_temp_11__and00011:O) | NONE(Y_temp_11)        | 1     |
Y_temp_12__and0000(Y_temp_12__and00001:O) | NONE(Y_temp_12)        | 1     |
Y_temp_12__and0001(Y_temp_12__and00011:O) | NONE(Y_temp_12)        | 1     |
Y_temp_13__and0000(Y_temp_13__and00001:O) | NONE(Y_temp_13)        | 1     |
Y_temp_13__and0001(Y_temp_13__and00011:O) | NONE(Y_temp_13)        | 1     |
Y_temp_14__and0000(Y_temp_14__and00001:O) | NONE(Y_temp_14)        | 1     |
Y_temp_14__and0001(Y_temp_14__and00011:O) | NONE(Y_temp_14)        | 1     |
Y_temp_1__and0000(Y_temp_1__and00001:O)   | NONE(Y_temp_1)         | 1     |
Y_temp_1__and0001(Y_temp_1__and00011:O)   | NONE(Y_temp_1)         | 1     |
Y_temp_2__and0000(Y_temp_2__and00001:O)   | NONE(Y_temp_2)         | 1     |
Y_temp_2__and0001(Y_temp_2__and00011:O)   | NONE(Y_temp_2)         | 1     |
Y_temp_3__and0000(Y_temp_3__and00001:O)   | NONE(Y_temp_3)         | 1     |
Y_temp_3__and0001(Y_temp_3__and00011:O)   | NONE(Y_temp_3)         | 1     |
Y_temp_4__and0000(Y_temp_4__and00001:O)   | NONE(Y_temp_4)         | 1     |
Y_temp_4__and0001(Y_temp_4__and00011:O)   | NONE(Y_temp_4)         | 1     |
Y_temp_5__and0000(Y_temp_5__and00001:O)   | NONE(Y_temp_5)         | 1     |
Y_temp_5__and0001(Y_temp_5__and00011:O)   | NONE(Y_temp_5)         | 1     |
Y_temp_6__and0000(Y_temp_6__and00001:O)   | NONE(Y_temp_6)         | 1     |
Y_temp_6__and0001(Y_temp_6__and00011:O)   | NONE(Y_temp_6)         | 1     |
Y_temp_7__and0000(Y_temp_7__and00001:O)   | NONE(Y_temp_7)         | 1     |
Y_temp_7__and0001(Y_temp_7__and00011:O)   | NONE(Y_temp_7)         | 1     |
Y_temp_8__and0000(Y_temp_8__and00001:O)   | NONE(Y_temp_8)         | 1     |
Y_temp_8__and0001(Y_temp_8__and00011:O)   | NONE(Y_temp_8)         | 1     |
Y_temp_9__and0000(Y_temp_9__and00001:O)   | NONE(Y_temp_9)         | 1     |
Y_temp_9__and0001(Y_temp_9__and00011:O)   | NONE(Y_temp_9)         | 1     |
Z_temp_0__and0000(Z_temp_0__and00001:O)   | NONE(Z_temp_0)         | 1     |
Z_temp_0__and0001(Z_temp_0__and00011:O)   | NONE(Z_temp_0)         | 1     |
Z_temp_10__and0000(Z_temp_10__and00001:O) | NONE(Z_temp_10)        | 1     |
Z_temp_10__and0001(Z_temp_10__and00011:O) | NONE(Z_temp_10)        | 1     |
Z_temp_11__and0000(Z_temp_11__and00001:O) | NONE(Z_temp_11)        | 1     |
Z_temp_11__and0001(Z_temp_11__and00011:O) | NONE(Z_temp_11)        | 1     |
Z_temp_12__and0000(Z_temp_12__and00001:O) | NONE(Z_temp_12)        | 1     |
Z_temp_12__and0001(Z_temp_12__and00011:O) | NONE(Z_temp_12)        | 1     |
Z_temp_13__and0000(Z_temp_13__and00001:O) | NONE(Z_temp_13)        | 1     |
Z_temp_13__and0001(Z_temp_13__and00011:O) | NONE(Z_temp_13)        | 1     |
Z_temp_14__and0000(Z_temp_14__and00001:O) | NONE(Z_temp_14)        | 1     |
Z_temp_14__and0001(Z_temp_14__and00011:O) | NONE(Z_temp_14)        | 1     |
Z_temp_15__and0000(Z_temp_15__and00001:O) | NONE(Z_temp_15)        | 1     |
Z_temp_15__and0001(Z_temp_15__and00011:O) | NONE(Z_temp_15)        | 1     |
Z_temp_16__and0000(Z_temp_16__and00001:O) | NONE(Z_temp_16)        | 1     |
Z_temp_16__and0001(Z_temp_16__and00011:O) | NONE(Z_temp_16)        | 1     |
Z_temp_17__and0000(Z_temp_17__and00001:O) | NONE(Z_temp_17)        | 1     |
Z_temp_17__and0001(Z_temp_17__and00011:O) | NONE(Z_temp_17)        | 1     |
Z_temp_18__and0000(Z_temp_18__and00001:O) | NONE(Z_temp_18)        | 1     |
Z_temp_18__and0001(Z_temp_18__and00011:O) | NONE(Z_temp_18)        | 1     |
Z_temp_19__and0000(Z_temp_19__and00001:O) | NONE(Z_temp_19)        | 1     |
Z_temp_19__and0001(Z_temp_19__and00011:O) | NONE(Z_temp_19)        | 1     |
Z_temp_1__and0000(Z_temp_1__and00001:O)   | NONE(Z_temp_1)         | 1     |
Z_temp_1__and0001(Z_temp_1__and00011:O)   | NONE(Z_temp_1)         | 1     |
Z_temp_20__and0000(Z_temp_20__and00001:O) | NONE(Z_temp_20)        | 1     |
Z_temp_20__and0001(Z_temp_20__and00011:O) | NONE(Z_temp_20)        | 1     |
Z_temp_21__and0000(Z_temp_21__and00001:O) | NONE(Z_temp_21)        | 1     |
Z_temp_21__and0001(Z_temp_21__and00011:O) | NONE(Z_temp_21)        | 1     |
Z_temp_22__and0000(Z_temp_22__and00001:O) | NONE(Z_temp_22)        | 1     |
Z_temp_22__and0001(Z_temp_22__and00011:O) | NONE(Z_temp_22)        | 1     |
Z_temp_23__and0000(Z_temp_23__and00001:O) | NONE(Z_temp_23)        | 1     |
Z_temp_23__and0001(Z_temp_23__and00011:O) | NONE(Z_temp_23)        | 1     |
Z_temp_24__and0000(Z_temp_24__and00001:O) | NONE(Z_temp_24)        | 1     |
Z_temp_24__and0001(Z_temp_24__and00011:O) | NONE(Z_temp_24)        | 1     |
Z_temp_25__and0000(Z_temp_25__and00001:O) | NONE(Z_temp_25)        | 1     |
Z_temp_25__and0001(Z_temp_25__and00011:O) | NONE(Z_temp_25)        | 1     |
Z_temp_26__and0000(Z_temp_26__and00001:O) | NONE(Z_temp_26)        | 1     |
Z_temp_26__and0001(Z_temp_26__and00011:O) | NONE(Z_temp_26)        | 1     |
Z_temp_27__and0000(Z_temp_27__and00001:O) | NONE(Z_temp_27)        | 1     |
Z_temp_27__and0001(Z_temp_27__and00011:O) | NONE(Z_temp_27)        | 1     |
Z_temp_28__and0000(Z_temp_28__and00001:O) | NONE(Z_temp_28)        | 1     |
Z_temp_28__and0001(Z_temp_28__and00011:O) | NONE(Z_temp_28)        | 1     |
Z_temp_29__and0000(Z_temp_29__and00001:O) | NONE(Z_temp_29)        | 1     |
Z_temp_29__and0001(Z_temp_29__and00011:O) | NONE(Z_temp_29)        | 1     |
Z_temp_2__and0000(Z_temp_2__and00001:O)   | NONE(Z_temp_2)         | 1     |
Z_temp_2__and0001(Z_temp_2__and00011:O)   | NONE(Z_temp_2)         | 1     |
Z_temp_30__and0000(Z_temp_30__and00001:O) | NONE(Z_temp_30)        | 1     |
Z_temp_30__and0001(Z_temp_30__and00011:O) | NONE(Z_temp_30)        | 1     |
Z_temp_31__and0000(Z_temp_31__and00001:O) | NONE(Z_temp_31)        | 1     |
Z_temp_31__and0001(Z_temp_31__and00011:O) | NONE(Z_temp_31)        | 1     |
Z_temp_3__and0000(Z_temp_3__and00001:O)   | NONE(Z_temp_3)         | 1     |
Z_temp_3__and0001(Z_temp_3__and00011:O)   | NONE(Z_temp_3)         | 1     |
Z_temp_4__and0000(Z_temp_4__and00001:O)   | NONE(Z_temp_4)         | 1     |
Z_temp_4__and0001(Z_temp_4__and00011:O)   | NONE(Z_temp_4)         | 1     |
Z_temp_5__and0000(Z_temp_5__and00001:O)   | NONE(Z_temp_5)         | 1     |
Z_temp_5__and0001(Z_temp_5__and00011:O)   | NONE(Z_temp_5)         | 1     |
Z_temp_6__and0000(Z_temp_6__and00001:O)   | NONE(Z_temp_6)         | 1     |
Z_temp_6__and0001(Z_temp_6__and00011:O)   | NONE(Z_temp_6)         | 1     |
Z_temp_7__and0000(Z_temp_7__and00001:O)   | NONE(Z_temp_7)         | 1     |
Z_temp_7__and0001(Z_temp_7__and00011:O)   | NONE(Z_temp_7)         | 1     |
Z_temp_8__and0000(Z_temp_8__and00001:O)   | NONE(Z_temp_8)         | 1     |
Z_temp_8__and0001(Z_temp_8__and00011:O)   | NONE(Z_temp_8)         | 1     |
Z_temp_9__and0000(Z_temp_9__and00001:O)   | NONE(Z_temp_9)         | 1     |
Z_temp_9__and0001(Z_temp_9__and00011:O)   | NONE(Z_temp_9)         | 1     |
------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: No path found
   Minimum input arrival time before clock: 10.425ns
   Maximum output required time after clock: 622.882ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'X_temp_cmp_le00001'
  Total number of paths / destination ports: 9269 / 132
-------------------------------------------------------------------------
Offset:              10.425ns (Levels of Logic = 19)
  Source:            angle<0> (PAD)
  Destination:       X_temp_15 (LATCH)
  Destination Clock: X_temp_cmp_le00001 falling

  Data Path: angle<0> to X_temp_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   0.715   1.148  angle_0_IBUF (angle_0_IBUF)
     LUT4:I0->O            1   0.479   0.000  Mcompar_mux0000_cmp_le0000_lut<0> (Mcompar_mux0000_cmp_le0000_lut<0>)
     MUXCY:S->O            1   0.435   0.000  Mcompar_mux0000_cmp_le0000_cy<0> (Mcompar_mux0000_cmp_le0000_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_mux0000_cmp_le0000_cy<1> (Mcompar_mux0000_cmp_le0000_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_mux0000_cmp_le0000_cy<2> (Mcompar_mux0000_cmp_le0000_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_mux0000_cmp_le0000_cy<3> (Mcompar_mux0000_cmp_le0000_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_mux0000_cmp_le0000_cy<4> (Mcompar_mux0000_cmp_le0000_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_mux0000_cmp_le0000_cy<5> (Mcompar_mux0000_cmp_le0000_cy<5>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_mux0000_cmp_le0000_cy<6> (Mcompar_mux0000_cmp_le0000_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_mux0000_cmp_le0000_cy<7> (Mcompar_mux0000_cmp_le0000_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_mux0000_cmp_le0000_cy<8> (Mcompar_mux0000_cmp_le0000_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_mux0000_cmp_le0000_cy<9> (Mcompar_mux0000_cmp_le0000_cy<9>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_mux0000_cmp_le0000_cy<10> (Mcompar_mux0000_cmp_le0000_cy<10>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_mux0000_cmp_le0000_cy<11> (Mcompar_mux0000_cmp_le0000_cy<11>)
     MUXCY:CI->O           1   0.056   0.000  Mcompar_mux0000_cmp_le0000_cy<12> (Mcompar_mux0000_cmp_le0000_cy<12>)
     MUXCY:CI->O          47   0.265   1.943  Mcompar_mux0000_cmp_le0000_cy<13> (mux0000_cmp_le0000)
     LUT2:I0->O          132   0.479   2.357  mux0002_and00001 (mux0002_and0000)
     LUT4:I0->O            2   0.479   0.804  X_temp_mux0000<15>_SW1 (N95)
     LUT3:I2->O            2   0.479   0.000  X_temp_mux0000<15> (X_temp_mux0000<15>)
     LDCPE:D                   0.176          X_temp_15
    ----------------------------------------
    Total                     10.425ns (4.173ns logic, 6.252ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'X_temp_cmp_le00001'
  Total number of paths / destination ports: 1327887096278548500000000000000000000000000000 / 84
-------------------------------------------------------------------------
Offset:              622.882ns (Levels of Logic = 437)
  Source:            Z_temp_31 (LATCH)
  Destination:       Yout_tan<16> (PAD)
  Source Clock:      X_temp_cmp_le00001 falling

  Data Path: Z_temp_31 to Yout_tan<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCPE:G->Q           54   0.551   1.852  Z_temp_31 (Z_temp_31)
     LUT4:I1->O            2   0.479   0.804  XYZ[0].s/fa3/abc[18].m1/cout1 (XYZ[0].s/fa3/c<19>)
     LUT4:I2->O            4   0.479   0.838  XYZ[0].s/fa3/abc[20].m1/cout1 (XYZ[0].s/fa3/c<21>)
     LUT3:I2->O            2   0.479   1.040  XYZ[0].s/fa3/abc[21].m1/cout1 (XYZ[0].s/fa3/c<22>)
     LUT4:I0->O            4   0.479   1.074  XYZ[0].s/fa3/abc[23].m1/cout1 (XYZ[0].s/fa3/c<24>)
     LUT4:I0->O            4   0.479   1.074  XYZ[0].s/fa3/abc[25].m1/cout1 (XYZ[0].s/fa3/c<26>)
     LUT4:I0->O            5   0.479   1.078  XYZ[0].s/fa3/abc[27].m1/cout1 (XYZ[0].s/fa3/c<28>)
     LUT4:I0->O            1   0.479   0.000  XYZ[0].s/fa3/abc[31].m1/Mxor_s_xo<0>11 (XYZ[0].s/fa3/abc[31].m1/Mxor_s_xo<0>1)
     MUXF5:I1->O          89   0.314   2.148  XYZ[0].s/fa3/abc[31].m1/Mxor_s_xo<0>1_f5 (XYZ[1].s/tan2<12>)
     LUT4:I0->O            2   0.479   1.040  XYZ[1].s/fa3/abc[2].m1/cout1 (XYZ[1].s/fa3/c<3>)
     LUT4:I0->O            3   0.479   0.830  XYZ[1].s/fa3/abc[4].m1/cout1 (XYZ[1].s/fa3/c<5>)
     LUT4:I2->O            4   0.479   0.838  XYZ[1].s/fa3/abc[6].m1/cout1 (XYZ[1].s/fa3/c<7>)
     LUT3:I2->O            2   0.479   1.040  XYZ[1].s/fa3/abc[7].m1/cout1 (XYZ[1].s/fa3/c<8>)
     LUT4:I0->O            2   0.479   1.040  XYZ[1].s/fa3/abc[9].m1/cout1 (XYZ[1].s/fa3/c<10>)
     LUT4:I0->O            3   0.479   0.830  XYZ[1].s/fa3/abc[11].m1/cout1 (XYZ[1].s/fa3/c<12>)
     LUT3:I2->O            2   0.479   1.040  XYZ[1].s/fa3/abc[12].m1/cout1 (XYZ[1].s/fa3/c<13>)
     LUT4:I0->O            4   0.479   0.838  XYZ[1].s/fa3/abc[14].m1/cout1 (XYZ[1].s/fa3/c<15>)
     LUT4:I2->O            3   0.479   0.830  XYZ[1].s/fa3/abc[16].m1/cout1 (XYZ[1].s/fa3/c<17>)
     LUT4:I2->O            4   0.479   0.838  XYZ[1].s/fa3/abc[18].m1/cout1 (XYZ[1].s/fa3/c<19>)
     LUT3:I2->O            2   0.479   0.804  XYZ[1].s/fa3/abc[19].m1/cout1 (XYZ[1].s/fa3/c<20>)
     LUT4:I2->O            4   0.479   1.074  XYZ[1].s/fa3/abc[21].m1/cout1 (XYZ[1].s/fa3/c<22>)
     LUT4:I0->O            4   0.479   1.074  XYZ[1].s/fa3/abc[23].m1/cout1 (XYZ[1].s/fa3/c<24>)
     LUT4:I0->O            4   0.479   1.074  XYZ[1].s/fa3/abc[25].m1/cout1 (XYZ[1].s/fa3/c<26>)
     LUT4:I0->O            4   0.479   1.074  XYZ[1].s/fa3/abc[27].m1/cout1 (XYZ[1].s/fa3/c<28>)
     LUT4:I0->O            2   0.479   1.040  XYZ[1].s/fa3/abc[29].m1/cout1 (XYZ[1].s/fa3/c<30>)
     LUT3:I0->O           86   0.479   1.897  XYZ[1].s/fa3/abc[31].m1/Mxor_s_xo<0>1 (XYZ[2].s/tan2<11>)
     LUT4:I2->O            4   0.479   0.838  XYZ[2].s/fa3/abc[1].m1/cout1 (XYZ[2].s/fa3/c<2>)
     LUT4:I2->O            2   0.479   1.040  XYZ[2].s/fa3/abc[3].m1/cout1 (XYZ[2].s/fa3/c<4>)
     LUT4:I0->O            4   0.479   0.838  XYZ[2].s/fa3/abc[5].m1/cout1 (XYZ[2].s/fa3/c<6>)
     LUT4:I2->O            4   0.479   0.838  XYZ[2].s/fa3/abc[7].m1/cout1 (XYZ[2].s/fa3/c<8>)
     LUT3:I2->O            2   0.479   1.040  XYZ[2].s/fa3/abc[8].m1/cout1 (XYZ[2].s/fa3/c<9>)
     LUT4:I0->O            5   0.479   0.842  XYZ[2].s/fa3/abc[10].m1/cout1 (XYZ[2].s/fa3/c<11>)
     LUT4:I2->O            3   0.479   1.066  XYZ[2].s/fa3/abc[12].m1/cout1 (XYZ[2].s/fa3/c<13>)
     LUT4:I0->O            2   0.479   1.040  XYZ[2].s/fa3/abc[14].m1/cout1 (XYZ[2].s/fa3/c<15>)
     LUT4:I0->O            3   0.479   0.794  XYZ[2].s/fa3/abc[16].m1/cout1 (XYZ[2].s/fa3/c<17>)
     LUT4:I3->O            4   0.479   0.838  XYZ[2].s/fa3/abc[18].m1/cout1 (XYZ[2].s/fa3/c<19>)
     LUT3:I2->O            2   0.479   1.040  XYZ[2].s/fa3/abc[19].m1/cout1 (XYZ[2].s/fa3/c<20>)
     LUT4:I0->O            4   0.479   1.074  XYZ[2].s/fa3/abc[21].m1/cout1 (XYZ[2].s/fa3/c<22>)
     LUT4:I0->O            4   0.479   1.074  XYZ[2].s/fa3/abc[23].m1/cout1 (XYZ[2].s/fa3/c<24>)
     LUT4:I0->O            4   0.479   1.074  XYZ[2].s/fa3/abc[25].m1/cout1 (XYZ[2].s/fa3/c<26>)
     LUT4:I0->O            4   0.479   1.074  XYZ[2].s/fa3/abc[27].m1/cout1 (XYZ[2].s/fa3/c<28>)
     LUT4:I0->O            2   0.479   1.040  XYZ[2].s/fa3/abc[29].m1/cout1 (XYZ[2].s/fa3/c<30>)
     LUT3:I0->O           84   0.479   2.123  XYZ[2].s/fa3/abc[31].m1/Mxor_s_xo<0>1 (XYZ[3].s/tan2<13>)
     LUT3:I0->O            2   0.479   1.040  XYZ[3].s/fa3/abc[1].m1/cout1 (XYZ[3].s/fa3/c<2>)
     LUT4:I0->O            3   0.479   1.066  XYZ[3].s/fa3/abc[3].m1/cout1 (XYZ[3].s/fa3/c<4>)
     LUT4:I0->O            3   0.479   1.066  XYZ[3].s/fa3/abc[5].m1/cout1 (XYZ[3].s/fa3/c<6>)
     LUT4:I0->O            4   0.479   1.074  XYZ[3].s/fa3/abc[7].m1/cout1 (XYZ[3].s/fa3/c<8>)
     LUT4:I0->O            2   0.479   0.804  XYZ[3].s/fa3/abc[9].m1/cout1 (XYZ[3].s/fa3/c<10>)
     LUT3:I2->O            2   0.479   1.040  XYZ[3].s/fa3/abc[10].m1/cout1 (XYZ[3].s/fa3/c<11>)
     LUT4:I0->O            3   0.479   0.830  XYZ[3].s/fa3/abc[12].m1/cout1 (XYZ[3].s/fa3/c<13>)
     LUT3:I2->O            2   0.479   1.040  XYZ[3].s/fa3/abc[13].m1/cout1 (XYZ[3].s/fa3/c<14>)
     LUT4:I0->O            5   0.479   0.806  XYZ[3].s/fa3/abc[15].m1/cout1 (XYZ[3].s/fa3/c<16>)
     LUT4:I3->O            4   0.479   0.838  XYZ[3].s/fa3/abc[17].m1/cout1 (XYZ[3].s/fa3/c<18>)
     LUT4:I2->O            4   0.479   1.074  XYZ[3].s/fa3/abc[19].m1/cout1 (XYZ[3].s/fa3/c<20>)
     LUT4:I0->O            4   0.479   1.074  XYZ[3].s/fa3/abc[21].m1/cout1 (XYZ[3].s/fa3/c<22>)
     LUT4:I0->O            4   0.479   1.074  XYZ[3].s/fa3/abc[23].m1/cout1 (XYZ[3].s/fa3/c<24>)
     LUT4:I0->O            4   0.479   1.074  XYZ[3].s/fa3/abc[25].m1/cout1 (XYZ[3].s/fa3/c<26>)
     LUT4:I0->O            5   0.479   1.078  XYZ[3].s/fa3/abc[27].m1/cout1 (XYZ[3].s/fa3/c<28>)
     LUT4:I0->O            1   0.479   0.000  XYZ[3].s/fa3/abc[31].m1/Mxor_s_xo<0>11 (XYZ[3].s/fa3/abc[31].m1/Mxor_s_xo<0>1)
     MUXF5:I1->O          81   0.314   2.109  XYZ[3].s/fa3/abc[31].m1/Mxor_s_xo<0>1_f5 (XYZ[4].s/tan2<12>)
     LUT3:I0->O            2   0.479   0.804  XYZ[4].s/fa3/abc[2].m1/cout1 (XYZ[4].s/fa3/c<3>)
     LUT4:I2->O            2   0.479   1.040  XYZ[4].s/fa3/abc[4].m1/cout1 (XYZ[4].s/fa3/c<5>)
     LUT4:I0->O            4   0.479   0.838  XYZ[4].s/fa3/abc[6].m1/cout1 (XYZ[4].s/fa3/c<7>)
     LUT3:I2->O            2   0.479   0.768  XYZ[4].s/fa3/abc[7].m1/cout1 (XYZ[4].s/fa3/c<8>)
     LUT4:I3->O            2   0.479   1.040  XYZ[4].s/fa3/abc[9].m1/cout1 (XYZ[4].s/fa3/c<10>)
     LUT4:I0->O            3   0.479   0.830  XYZ[4].s/fa3/abc[11].m1/cout1 (XYZ[4].s/fa3/c<12>)
     LUT3:I2->O            2   0.479   1.040  XYZ[4].s/fa3/abc[12].m1/cout1 (XYZ[4].s/fa3/c<13>)
     LUT4:I0->O            4   0.479   0.838  XYZ[4].s/fa3/abc[14].m1/cout1 (XYZ[4].s/fa3/c<15>)
     LUT3:I2->O            2   0.479   0.768  XYZ[4].s/fa3/abc[15].m1/cout1 (XYZ[4].s/fa3/c<16>)
     LUT4:I3->O            4   0.479   1.074  XYZ[4].s/fa3/abc[17].m1/cout1 (XYZ[4].s/fa3/c<18>)
     LUT4:I0->O            4   0.479   1.074  XYZ[4].s/fa3/abc[19].m1/cout1 (XYZ[4].s/fa3/c<20>)
     LUT4:I0->O            4   0.479   1.074  XYZ[4].s/fa3/abc[21].m1/cout1 (XYZ[4].s/fa3/c<22>)
     LUT4:I0->O            4   0.479   1.074  XYZ[4].s/fa3/abc[23].m1/cout1 (XYZ[4].s/fa3/c<24>)
     LUT4:I0->O            4   0.479   1.074  XYZ[4].s/fa3/abc[25].m1/cout1 (XYZ[4].s/fa3/c<26>)
     LUT4:I0->O            5   0.479   1.078  XYZ[4].s/fa3/abc[27].m1/cout1 (XYZ[4].s/fa3/c<28>)
     LUT4:I0->O            1   0.479   0.000  XYZ[4].s/fa3/abc[31].m1/Mxor_s_xo<0>11 (XYZ[4].s/fa3/abc[31].m1/Mxor_s_xo<0>1)
     MUXF5:I1->O          80   0.314   1.868  XYZ[4].s/fa3/abc[31].m1/Mxor_s_xo<0>1_f5 (XYZ[5].s/tan2<11>)
     LUT4:I2->O            2   0.479   0.804  XYZ[5].s/fa3/abc[1].m1/cout1 (XYZ[5].s/fa3/c<2>)
     LUT4:I2->O            4   0.479   0.838  XYZ[5].s/fa3/abc[3].m1/cout1 (XYZ[5].s/fa3/c<4>)
     LUT3:I2->O            2   0.479   0.804  XYZ[5].s/fa3/abc[4].m1/cout1 (XYZ[5].s/fa3/c<5>)
     LUT4:I2->O            2   0.479   1.040  XYZ[5].s/fa3/abc[6].m1/cout1 (XYZ[5].s/fa3/c<7>)
     LUT4:I0->O            3   0.479   0.830  XYZ[5].s/fa3/abc[8].m1/cout1 (XYZ[5].s/fa3/c<9>)
     LUT4:I2->O            3   0.479   0.830  XYZ[5].s/fa3/abc[10].m1/cout1 (XYZ[5].s/fa3/c<11>)
     LUT3:I2->O            2   0.479   1.040  XYZ[5].s/fa3/abc[11].m1/cout1 (XYZ[5].s/fa3/c<12>)
     LUT4:I0->O            4   0.479   0.802  XYZ[5].s/fa3/abc[13].m1/cout1 (XYZ[5].s/fa3/c<14>)
     LUT4:I3->O            2   0.479   0.804  XYZ[5].s/fa3/abc[15].m1/cout1 (XYZ[5].s/fa3/c<16>)
     LUT4:I2->O            4   0.479   1.074  XYZ[5].s/fa3/abc[17].m1/cout1 (XYZ[5].s/fa3/c<18>)
     LUT4:I0->O            4   0.479   1.074  XYZ[5].s/fa3/abc[19].m1/cout1 (XYZ[5].s/fa3/c<20>)
     LUT4:I0->O            4   0.479   1.074  XYZ[5].s/fa3/abc[21].m1/cout1 (XYZ[5].s/fa3/c<22>)
     LUT4:I0->O            4   0.479   1.074  XYZ[5].s/fa3/abc[23].m1/cout1 (XYZ[5].s/fa3/c<24>)
     LUT4:I0->O            4   0.479   1.074  XYZ[5].s/fa3/abc[25].m1/cout1 (XYZ[5].s/fa3/c<26>)
     LUT4:I0->O            5   0.479   1.078  XYZ[5].s/fa3/abc[27].m1/cout1 (XYZ[5].s/fa3/c<28>)
     LUT4:I0->O            1   0.479   0.000  XYZ[5].s/fa3/abc[31].m1/Mxor_s_xo<0>11 (XYZ[5].s/fa3/abc[31].m1/Mxor_s_xo<0>1)
     MUXF5:I1->O          78   0.314   2.094  XYZ[5].s/fa3/abc[31].m1/Mxor_s_xo<0>1_f5 (XYZ[6].s/tan2<10>)
     LUT3:I0->O            2   0.479   0.804  XYZ[6].s/fa3/abc[2].m1/cout1 (XYZ[6].s/fa3/c<3>)
     LUT4:I2->O            3   0.479   0.830  XYZ[6].s/fa3/abc[4].m1/cout1 (XYZ[6].s/fa3/c<5>)
     LUT3:I2->O            2   0.479   1.040  XYZ[6].s/fa3/abc[5].m1/cout1 (XYZ[6].s/fa3/c<6>)
     LUT4:I0->O            3   0.479   0.830  XYZ[6].s/fa3/abc[7].m1/cout1 (XYZ[6].s/fa3/c<8>)
     LUT4:I2->O            3   0.479   0.830  XYZ[6].s/fa3/abc[9].m1/cout1 (XYZ[6].s/fa3/c<10>)
     LUT3:I2->O            2   0.479   1.040  XYZ[6].s/fa3/abc[10].m1/cout1 (XYZ[6].s/fa3/c<11>)
     LUT4:I0->O            4   0.479   0.838  XYZ[6].s/fa3/abc[12].m1/cout1 (XYZ[6].s/fa3/c<13>)
     LUT3:I2->O            2   0.479   0.768  XYZ[6].s/fa3/abc[13].m1/cout1 (XYZ[6].s/fa3/c<14>)
     LUT4:I3->O            4   0.479   1.074  XYZ[6].s/fa3/abc[15].m1/cout1 (XYZ[6].s/fa3/c<16>)
     LUT4:I0->O            4   0.479   1.074  XYZ[6].s/fa3/abc[17].m1/cout1 (XYZ[6].s/fa3/c<18>)
     LUT4:I0->O            4   0.479   1.074  XYZ[6].s/fa3/abc[19].m1/cout1 (XYZ[6].s/fa3/c<20>)
     LUT4:I0->O            4   0.479   1.074  XYZ[6].s/fa3/abc[21].m1/cout1 (XYZ[6].s/fa3/c<22>)
     LUT4:I0->O            4   0.479   1.074  XYZ[6].s/fa3/abc[23].m1/cout1 (XYZ[6].s/fa3/c<24>)
     LUT4:I0->O            4   0.479   1.074  XYZ[6].s/fa3/abc[25].m1/cout1 (XYZ[6].s/fa3/c<26>)
     LUT4:I0->O            4   0.479   1.074  XYZ[6].s/fa3/abc[27].m1/cout1 (XYZ[6].s/fa3/c<28>)
     LUT4:I0->O            2   0.479   1.040  XYZ[6].s/fa3/abc[29].m1/cout1 (XYZ[6].s/fa3/c<30>)
     LUT3:I0->O           73   0.479   1.834  XYZ[6].s/fa3/abc[31].m1/Mxor_s_xo<0>1 (XYZ[7].s/tan2<12>)
     LUT4:I2->O            1   0.479   0.000  XYZ[7].s/fa3/abc[3].m1/cout11 (XYZ[7].s/fa3/abc[3].m1/cout1)
     MUXF5:I1->O           3   0.314   0.830  XYZ[7].s/fa3/abc[3].m1/cout1_f5 (XYZ[7].s/fa3/c<4>)
     LUT3:I2->O            2   0.479   1.040  XYZ[7].s/fa3/abc[4].m1/cout1 (XYZ[7].s/fa3/c<5>)
     LUT4:I0->O            3   0.479   0.830  XYZ[7].s/fa3/abc[6].m1/cout1 (XYZ[7].s/fa3/c<7>)
     LUT4:I2->O            3   0.479   0.830  XYZ[7].s/fa3/abc[8].m1/cout1 (XYZ[7].s/fa3/c<9>)
     LUT3:I2->O            2   0.479   1.040  XYZ[7].s/fa3/abc[9].m1/cout1 (XYZ[7].s/fa3/c<10>)
     LUT4:I0->O            4   0.479   0.838  XYZ[7].s/fa3/abc[11].m1/cout1 (XYZ[7].s/fa3/c<12>)
     LUT3:I2->O            2   0.479   0.768  XYZ[7].s/fa3/abc[12].m1/cout1 (XYZ[7].s/fa3/c<13>)
     LUT4:I3->O            4   0.479   1.074  XYZ[7].s/fa3/abc[14].m1/cout1 (XYZ[7].s/fa3/c<15>)
     LUT4:I0->O            4   0.479   1.074  XYZ[7].s/fa3/abc[16].m1/cout1 (XYZ[7].s/fa3/c<17>)
     LUT4:I0->O            4   0.479   1.074  XYZ[7].s/fa3/abc[18].m1/cout1 (XYZ[7].s/fa3/c<19>)
     LUT4:I0->O            4   0.479   1.074  XYZ[7].s/fa3/abc[20].m1/cout1 (XYZ[7].s/fa3/c<21>)
     LUT4:I0->O            4   0.479   1.074  XYZ[7].s/fa3/abc[22].m1/cout1 (XYZ[7].s/fa3/c<23>)
     LUT4:I0->O            4   0.479   1.074  XYZ[7].s/fa3/abc[24].m1/cout1 (XYZ[7].s/fa3/c<25>)
     LUT4:I0->O            4   0.479   1.074  XYZ[7].s/fa3/abc[26].m1/cout1 (XYZ[7].s/fa3/c<27>)
     LUT4:I0->O            2   0.479   1.040  XYZ[7].s/fa3/abc[28].m1/cout1 (XYZ[7].s/fa3/c<29>)
     LUT4:I0->O           77   0.479   1.817  XYZ[7].s/fa3/abc[31].m1/Mxor_s_xo<0>1 (XYZ[8].s/tan2<11>)
     LUT4:I3->O            3   0.479   0.830  XYZ[8].s/fa3/abc[2].m1/cout1 (XYZ[8].s/fa3/c<3>)
     LUT3:I2->O            2   0.479   1.040  XYZ[8].s/fa3/abc[3].m1/cout1 (XYZ[8].s/fa3/c<4>)
     LUT4:I0->O            3   0.479   0.830  XYZ[8].s/fa3/abc[5].m1/cout1 (XYZ[8].s/fa3/c<6>)
     LUT4:I2->O            3   0.479   0.830  XYZ[8].s/fa3/abc[7].m1/cout1 (XYZ[8].s/fa3/c<8>)
     LUT3:I2->O            2   0.479   1.040  XYZ[8].s/fa3/abc[8].m1/cout1 (XYZ[8].s/fa3/c<9>)
     LUT4:I0->O            4   0.479   0.802  XYZ[8].s/fa3/abc[10].m1/cout1 (XYZ[8].s/fa3/c<11>)
     LUT4:I3->O            2   0.479   0.804  XYZ[8].s/fa3/abc[12].m1/cout1 (XYZ[8].s/fa3/c<13>)
     LUT4:I2->O            4   0.479   1.074  XYZ[8].s/fa3/abc[14].m1/cout1 (XYZ[8].s/fa3/c<15>)
     LUT4:I0->O            4   0.479   1.074  XYZ[8].s/fa3/abc[16].m1/cout1 (XYZ[8].s/fa3/c<17>)
     LUT4:I0->O            4   0.479   1.074  XYZ[8].s/fa3/abc[18].m1/cout1 (XYZ[8].s/fa3/c<19>)
     LUT4:I0->O            4   0.479   1.074  XYZ[8].s/fa3/abc[20].m1/cout1 (XYZ[8].s/fa3/c<21>)
     LUT4:I0->O            4   0.479   1.074  XYZ[8].s/fa3/abc[22].m1/cout1 (XYZ[8].s/fa3/c<23>)
     LUT4:I0->O            4   0.479   1.074  XYZ[8].s/fa3/abc[24].m1/cout1 (XYZ[8].s/fa3/c<25>)
     LUT4:I0->O            4   0.479   1.074  XYZ[8].s/fa3/abc[26].m1/cout1 (XYZ[8].s/fa3/c<27>)
     LUT4:I0->O            2   0.479   1.040  XYZ[8].s/fa3/abc[28].m1/cout1 (XYZ[8].s/fa3/c<29>)
     LUT4:I0->O           73   0.479   1.834  XYZ[8].s/fa3/abc[31].m1/Mxor_s_xo<0>1 (XYZ[9].s/tan2<10>)
     LUT4:I2->O            2   0.479   0.804  XYZ[9].s/fa3/abc[1].m1/cout1 (XYZ[9].s/fa3/c<2>)
     LUT3:I2->O            2   0.479   1.040  XYZ[9].s/fa3/abc[2].m1/cout1 (XYZ[9].s/fa3/c<3>)
     LUT4:I0->O            3   0.479   0.830  XYZ[9].s/fa3/abc[4].m1/cout1 (XYZ[9].s/fa3/c<5>)
     LUT4:I2->O            3   0.479   0.830  XYZ[9].s/fa3/abc[6].m1/cout1 (XYZ[9].s/fa3/c<7>)
     LUT3:I2->O            2   0.479   1.040  XYZ[9].s/fa3/abc[7].m1/cout1 (XYZ[9].s/fa3/c<8>)
     LUT4:I0->O            4   0.479   0.838  XYZ[9].s/fa3/abc[9].m1/cout1 (XYZ[9].s/fa3/c<10>)
     LUT3:I2->O            2   0.479   0.768  XYZ[9].s/fa3/abc[10].m1/cout1 (XYZ[9].s/fa3/c<11>)
     LUT4:I3->O            2   0.479   1.040  XYZ[9].s/fa3/abc[12].m1/cout1 (XYZ[9].s/fa3/c<13>)
     LUT4:I0->O            4   0.479   1.074  XYZ[9].s/fa3/abc[14].m1/cout1 (XYZ[9].s/fa3/c<15>)
     LUT4:I0->O            4   0.479   1.074  XYZ[9].s/fa3/abc[16].m1/cout1 (XYZ[9].s/fa3/c<17>)
     LUT4:I0->O            4   0.479   1.074  XYZ[9].s/fa3/abc[18].m1/cout1 (XYZ[9].s/fa3/c<19>)
     LUT4:I0->O            4   0.479   1.074  XYZ[9].s/fa3/abc[20].m1/cout1 (XYZ[9].s/fa3/c<21>)
     LUT4:I0->O            4   0.479   1.074  XYZ[9].s/fa3/abc[22].m1/cout1 (XYZ[9].s/fa3/c<23>)
     LUT4:I0->O            4   0.479   1.074  XYZ[9].s/fa3/abc[24].m1/cout1 (XYZ[9].s/fa3/c<25>)
     LUT4:I0->O            4   0.479   1.074  XYZ[9].s/fa3/abc[26].m1/cout1 (XYZ[9].s/fa3/c<27>)
     LUT4:I0->O            2   0.479   1.040  XYZ[9].s/fa3/abc[28].m1/cout1 (XYZ[9].s/fa3/c<29>)
     LUT4:I0->O           71   0.479   1.788  XYZ[9].s/fa3/abc[31].m1/Mxor_s_xo<0>1 (XYZ[10].s/tan2<10>)
     LUT4:I3->O            3   0.479   0.830  XYZ[10].s/fa3/abc[3].m1/cout1 (XYZ[10].s/fa3/c<4>)
     LUT4:I2->O            3   0.479   0.830  XYZ[10].s/fa3/abc[5].m1/cout1 (XYZ[10].s/fa3/c<6>)
     LUT3:I2->O            2   0.479   1.040  XYZ[10].s/fa3/abc[6].m1/cout1 (XYZ[10].s/fa3/c<7>)
     LUT4:I0->O            4   0.479   0.838  XYZ[10].s/fa3/abc[8].m1/cout1 (XYZ[10].s/fa3/c<9>)
     LUT3:I2->O            2   0.479   0.768  XYZ[10].s/fa3/abc[9].m1/cout1 (XYZ[10].s/fa3/c<10>)
     LUT4:I3->O            2   0.479   1.040  XYZ[10].s/fa3/abc[11].m1/cout1 (XYZ[10].s/fa3/c<12>)
     LUT4:I0->O            4   0.479   1.074  XYZ[10].s/fa3/abc[13].m1/cout1 (XYZ[10].s/fa3/c<14>)
     LUT4:I0->O            4   0.479   1.074  XYZ[10].s/fa3/abc[15].m1/cout1 (XYZ[10].s/fa3/c<16>)
     LUT4:I0->O            4   0.479   1.074  XYZ[10].s/fa3/abc[17].m1/cout1 (XYZ[10].s/fa3/c<18>)
     LUT4:I0->O            4   0.479   1.074  XYZ[10].s/fa3/abc[19].m1/cout1 (XYZ[10].s/fa3/c<20>)
     LUT4:I0->O            4   0.479   1.074  XYZ[10].s/fa3/abc[21].m1/cout1 (XYZ[10].s/fa3/c<22>)
     LUT4:I0->O            4   0.479   1.074  XYZ[10].s/fa3/abc[23].m1/cout1 (XYZ[10].s/fa3/c<24>)
     LUT4:I0->O            4   0.479   1.074  XYZ[10].s/fa3/abc[25].m1/cout1 (XYZ[10].s/fa3/c<26>)
     LUT4:I0->O            4   0.479   1.074  XYZ[10].s/fa3/abc[27].m1/cout1 (XYZ[10].s/fa3/c<28>)
     LUT4:I0->O            2   0.479   1.040  XYZ[10].s/fa3/abc[29].m1/cout1 (XYZ[10].s/fa3/c<30>)
     LUT3:I0->O           68   0.479   1.773  XYZ[10].s/fa3/abc[31].m1/Mxor_s_xo<0>1 (XYZ[11].s/tan2<10>)
     LUT4:I3->O            3   0.479   0.830  XYZ[11].s/fa3/abc[3].m1/cout1 (XYZ[11].s/fa3/c<4>)
     LUT4:I2->O            3   0.479   0.830  XYZ[11].s/fa3/abc[5].m1/cout1 (XYZ[11].s/fa3/c<6>)
     LUT4:I2->O            5   0.479   0.806  XYZ[11].s/fa3/abc[7].m1/cout1 (XYZ[11].s/fa3/c<8>)
     LUT4:I3->O            4   0.479   0.838  XYZ[11].s/fa3/abc[9].m1/cout1 (XYZ[11].s/fa3/c<10>)
     LUT4:I2->O            4   0.479   1.074  XYZ[11].s/fa3/abc[11].m1/cout1 (XYZ[11].s/fa3/c<12>)
     LUT4:I0->O            4   0.479   1.074  XYZ[11].s/fa3/abc[13].m1/cout1 (XYZ[11].s/fa3/c<14>)
     LUT4:I0->O            4   0.479   1.074  XYZ[11].s/fa3/abc[15].m1/cout1 (XYZ[11].s/fa3/c<16>)
     LUT4:I0->O            4   0.479   1.074  XYZ[11].s/fa3/abc[17].m1/cout1 (XYZ[11].s/fa3/c<18>)
     LUT4:I0->O            4   0.479   1.074  XYZ[11].s/fa3/abc[19].m1/cout1 (XYZ[11].s/fa3/c<20>)
     LUT4:I0->O            4   0.479   1.074  XYZ[11].s/fa3/abc[21].m1/cout1 (XYZ[11].s/fa3/c<22>)
     LUT4:I0->O            4   0.479   1.074  XYZ[11].s/fa3/abc[23].m1/cout1 (XYZ[11].s/fa3/c<24>)
     LUT4:I0->O            4   0.479   1.074  XYZ[11].s/fa3/abc[25].m1/cout1 (XYZ[11].s/fa3/c<26>)
     LUT4:I0->O            4   0.479   1.074  XYZ[11].s/fa3/abc[27].m1/cout1 (XYZ[11].s/fa3/c<28>)
     LUT4:I0->O            3   0.479   1.066  XYZ[11].s/fa3/abc[29].m1/cout1 (XYZ[11].s/fa3/c<30>)
     LUT3:I0->O           44   0.479   1.693  XYZ[11].s/fa3/abc[31].m1/Mxor_s_xo<0>1 (XYZ[12].s/tan2<4>)
     LUT3:I2->O            2   0.479   0.768  XYZ[12].s/yshift2_1_or00001 (XYZ[12].s/yshift2<1>)
     LUT4:I3->O            2   0.479   0.804  XYZ[12].s/fa1/abc[1].m1/cout1 (XYZ[12].s/fa1/c<2>)
     LUT3:I2->O            2   0.479   0.804  XYZ[12].s/fa1/abc[2].m1/cout1 (XYZ[12].s/fa1/c<3>)
     LUT3:I2->O            2   0.479   0.804  XYZ[12].s/fa1/abc[3].m1/cout1 (XYZ[12].s/fa1/c<4>)
     LUT3:I2->O            2   0.479   0.804  XYZ[12].s/fa1/abc[4].m1/cout1 (XYZ[12].s/fa1/c<5>)
     LUT3:I2->O            2   0.479   0.804  XYZ[12].s/fa1/abc[5].m1/cout1 (XYZ[12].s/fa1/c<6>)
     LUT3:I2->O            2   0.479   0.804  XYZ[12].s/fa1/abc[6].m1/cout1 (XYZ[12].s/fa1/c<7>)
     LUT3:I2->O            2   0.479   0.804  XYZ[12].s/fa1/abc[7].m1/cout1 (XYZ[12].s/fa1/c<8>)
     LUT3:I2->O            2   0.479   0.804  XYZ[12].s/fa1/abc[8].m1/cout1 (XYZ[12].s/fa1/c<9>)
     LUT3:I2->O            2   0.479   0.804  XYZ[12].s/fa1/abc[9].m1/cout1 (XYZ[12].s/fa1/c<10>)
     LUT3:I2->O            2   0.479   0.804  XYZ[12].s/fa1/abc[10].m1/cout1 (XYZ[12].s/fa1/c<11>)
     LUT3:I2->O            2   0.479   0.804  XYZ[12].s/fa1/abc[11].m1/cout1 (XYZ[12].s/fa1/c<12>)
     LUT3:I2->O            4   0.479   0.838  XYZ[12].s/fa1/abc[12].m1/cout1 (XYZ[12].s/fa1/c<13>)
     LUT3:I2->O            2   0.479   0.804  XYZ[12].s/fa1/abc[13].m1/cout1 (XYZ[12].s/fa1/c<14>)
     LUT3:I2->O            3   0.479   1.066  XYZ[12].s/fa1/abc[14].m1/cout1 (XYZ[12].s/fa1/c<15>)
     LUT3:I0->O            4   0.479   1.074  XYZ[12].s/fa1/abc[15].m1/Mxor_s_xo<0>1 (X<13><15>)
     LUT3:I0->O            2   0.479   0.915  XYZ[13].s/xshift2_2_or00001 (XYZ[13].s/xshift2<2>)
     LUT3:I1->O            2   0.479   0.804  XYZ[13].s/fa2/abc[2].m1/cout1 (XYZ[13].s/fa2/c<3>)
     LUT3:I2->O            2   0.479   0.804  XYZ[13].s/fa2/abc[3].m1/cout1 (XYZ[13].s/fa2/c<4>)
     LUT3:I2->O            2   0.479   0.804  XYZ[13].s/fa2/abc[4].m1/cout1 (XYZ[13].s/fa2/c<5>)
     LUT3:I2->O            2   0.479   0.804  XYZ[13].s/fa2/abc[5].m1/cout1 (XYZ[13].s/fa2/c<6>)
     LUT3:I2->O            2   0.479   0.804  XYZ[13].s/fa2/abc[6].m1/cout1 (XYZ[13].s/fa2/c<7>)
     LUT3:I2->O            2   0.479   0.804  XYZ[13].s/fa2/abc[7].m1/cout1 (XYZ[13].s/fa2/c<8>)
     LUT3:I2->O            2   0.479   0.804  XYZ[13].s/fa2/abc[8].m1/cout1 (XYZ[13].s/fa2/c<9>)
     LUT3:I2->O            2   0.479   0.804  XYZ[13].s/fa2/abc[9].m1/cout1 (XYZ[13].s/fa2/c<10>)
     LUT3:I2->O            2   0.479   0.804  XYZ[13].s/fa2/abc[10].m1/cout1 (XYZ[13].s/fa2/c<11>)
     LUT3:I2->O            2   0.479   0.804  XYZ[13].s/fa2/abc[11].m1/cout1 (XYZ[13].s/fa2/c<12>)
     LUT3:I2->O            2   0.479   0.804  XYZ[13].s/fa2/abc[12].m1/cout1 (XYZ[13].s/fa2/c<13>)
     LUT3:I2->O            5   0.479   0.842  XYZ[13].s/fa2/abc[13].m1/cout1 (XYZ[13].s/fa2/c<14>)
     LUT3:I2->O            2   0.479   0.804  XYZ[13].s/fa2/abc[14].m1/cout1 (XYZ[13].s/fa2/c<15>)
     LUT3:I2->O            1   0.479   0.976  XYZ[13].s/fa2/abc[15].m1/cout1 (XYZ[13].s/fa2/c<16>)
     LUT3:I0->O            6   0.479   1.148  XYZ[13].s/fa2/abc[16].m1/Mxor_s_xo<0>1 (Y<14><16>)
     LUT3:I0->O          147   0.479   2.305  XYZ[14].s/yshift2_3_or00001 (XYZ[14].s/yshift2<10>)
     LUT3:I1->O            6   0.479   0.912  XYZ[14].s/fa1/abc[3].m1/cout1 (XYZ[14].s/fa1/c<4>)
     LUT3:I2->O            7   0.479   0.965  XYZ[14].s/fa1/abc[4].m1/cout1 (XYZ[14].s/fa1/c<5>)
     LUT3:I2->O            8   0.479   0.980  XYZ[14].s/fa1/abc[5].m1/cout1 (XYZ[14].s/fa1/c<6>)
     LUT3:I2->O            9   0.479   1.014  XYZ[14].s/fa1/abc[6].m1/cout1 (XYZ[14].s/fa1/c<7>)
     LUT3:I2->O           10   0.479   1.023  XYZ[14].s/fa1/abc[7].m1/cout1 (XYZ[14].s/fa1/c<8>)
     LUT3:I2->O           11   0.479   1.031  XYZ[14].s/fa1/abc[8].m1/cout1 (XYZ[14].s/fa1/c<9>)
     LUT3:I2->O           13   0.479   1.053  XYZ[14].s/fa1/abc[9].m1/cout1 (XYZ[14].s/fa1/c<10>)
     LUT3:I2->O           12   0.479   1.009  XYZ[14].s/fa1/abc[10].m1/cout1 (XYZ[14].s/fa1/c<11>)
     LUT3:I2->O           11   0.479   1.031  XYZ[14].s/fa1/abc[11].m1/cout1 (XYZ[14].s/fa1/c<12>)
     LUT3:I2->O           12   0.479   1.009  XYZ[14].s/fa1/abc[12].m1/cout1 (XYZ[14].s/fa1/c<13>)
     LUT3:I2->O           11   0.479   1.031  XYZ[14].s/fa1/abc[13].m1/cout1 (XYZ[14].s/fa1/c<14>)
     LUT3:I2->O           10   0.479   1.023  XYZ[14].s/fa1/abc[14].m1/cout1 (XYZ[14].s/fa1/c<15>)
     LUT3:I2->O           22   0.479   1.655  XYZ[14].s/fa1/abc[15].m1/cout1 (XYZ[14].s/fa1/c<16>)
     LUT3:I0->O          217   0.479   2.646  XYZ[14].s/fa1/abc[16].m1/Mxor_s_xo<0>1 (Xout_16_OBUF)
     LUT4:I1->O            2   0.479   0.768  ttt/PQR[0].s/xshift2_1_or00001 (ttt/PQR[0].s/xshift2<1>)
     LUT4:I3->O            2   0.479   0.804  ttt/PQR[0].s/fa2/abc[1].m1/cout1 (ttt/PQR[0].s/fa2/c<2>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[0].s/fa2/abc[2].m1/cout1 (ttt/PQR[0].s/fa2/c<3>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[0].s/fa2/abc[3].m1/cout1 (ttt/PQR[0].s/fa2/c<4>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[0].s/fa2/abc[4].m1/cout1 (ttt/PQR[0].s/fa2/c<5>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[0].s/fa2/abc[5].m1/cout1 (ttt/PQR[0].s/fa2/c<6>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[0].s/fa2/abc[6].m1/cout1 (ttt/PQR[0].s/fa2/c<7>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[0].s/fa2/abc[7].m1/cout1 (ttt/PQR[0].s/fa2/c<8>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[0].s/fa2/abc[8].m1/cout1 (ttt/PQR[0].s/fa2/c<9>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[0].s/fa2/abc[9].m1/cout1 (ttt/PQR[0].s/fa2/c<10>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[0].s/fa2/abc[10].m1/cout1 (ttt/PQR[0].s/fa2/c<11>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[0].s/fa2/abc[11].m1/cout1 (ttt/PQR[0].s/fa2/c<12>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[0].s/fa2/abc[12].m1/cout1 (ttt/PQR[0].s/fa2/c<13>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[0].s/fa2/abc[13].m1/cout1 (ttt/PQR[0].s/fa2/c<14>)
     LUT3:I2->O            2   0.479   0.915  ttt/PQR[0].s/fa2/abc[14].m1/cout1 (ttt/PQR[0].s/fa2/c<15>)
     LUT4:I1->O           24   0.479   1.822  ttt/PQR[0].s/fa2/abc[16].m1/Mxor_s_xo<0>1 (ttt/Y<1><16>)
     LUT4:I0->O            2   0.479   0.768  ttt/PQR[1].s/xshift2_1_or00001 (ttt/PQR[1].s/xshift2<1>)
     LUT4:I3->O            2   0.479   0.804  ttt/PQR[1].s/fa2/abc[1].m1/cout1 (ttt/PQR[1].s/fa2/c<2>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[1].s/fa2/abc[2].m1/cout1 (ttt/PQR[1].s/fa2/c<3>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[1].s/fa2/abc[3].m1/cout1 (ttt/PQR[1].s/fa2/c<4>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[1].s/fa2/abc[4].m1/cout1 (ttt/PQR[1].s/fa2/c<5>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[1].s/fa2/abc[5].m1/cout1 (ttt/PQR[1].s/fa2/c<6>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[1].s/fa2/abc[6].m1/cout1 (ttt/PQR[1].s/fa2/c<7>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[1].s/fa2/abc[7].m1/cout1 (ttt/PQR[1].s/fa2/c<8>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[1].s/fa2/abc[8].m1/cout1 (ttt/PQR[1].s/fa2/c<9>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[1].s/fa2/abc[9].m1/cout1 (ttt/PQR[1].s/fa2/c<10>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[1].s/fa2/abc[10].m1/cout1 (ttt/PQR[1].s/fa2/c<11>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[1].s/fa2/abc[11].m1/cout1 (ttt/PQR[1].s/fa2/c<12>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[1].s/fa2/abc[12].m1/cout1 (ttt/PQR[1].s/fa2/c<13>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[1].s/fa2/abc[13].m1/cout1 (ttt/PQR[1].s/fa2/c<14>)
     LUT3:I2->O            2   0.479   1.040  ttt/PQR[1].s/fa2/abc[14].m1/cout1 (ttt/PQR[1].s/fa2/c<15>)
     LUT4:I0->O           30   0.479   1.860  ttt/PQR[1].s/fa2/abc[16].m1/Mxor_s_xo<0>1 (ttt/Y<2><16>)
     LUT4:I0->O            2   0.479   0.768  ttt/PQR[2].s/xshift2_1_or00001 (ttt/PQR[2].s/xshift2<1>)
     LUT4:I3->O            2   0.479   0.804  ttt/PQR[2].s/fa2/abc[1].m1/cout1 (ttt/PQR[2].s/fa2/c<2>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[2].s/fa2/abc[2].m1/cout1 (ttt/PQR[2].s/fa2/c<3>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[2].s/fa2/abc[3].m1/cout1 (ttt/PQR[2].s/fa2/c<4>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[2].s/fa2/abc[4].m1/cout1 (ttt/PQR[2].s/fa2/c<5>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[2].s/fa2/abc[5].m1/cout1 (ttt/PQR[2].s/fa2/c<6>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[2].s/fa2/abc[6].m1/cout1 (ttt/PQR[2].s/fa2/c<7>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[2].s/fa2/abc[7].m1/cout1 (ttt/PQR[2].s/fa2/c<8>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[2].s/fa2/abc[8].m1/cout1 (ttt/PQR[2].s/fa2/c<9>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[2].s/fa2/abc[9].m1/cout1 (ttt/PQR[2].s/fa2/c<10>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[2].s/fa2/abc[10].m1/cout1 (ttt/PQR[2].s/fa2/c<11>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[2].s/fa2/abc[11].m1/cout1 (ttt/PQR[2].s/fa2/c<12>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[2].s/fa2/abc[12].m1/cout1 (ttt/PQR[2].s/fa2/c<13>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[2].s/fa2/abc[13].m1/cout1 (ttt/PQR[2].s/fa2/c<14>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[2].s/fa2/abc[14].m1/cout1 (ttt/PQR[2].s/fa2/c<15>)
     LUT3:I2->O            3   0.479   0.941  ttt/PQR[2].s/fa2/abc[15].m1/cout1 (ttt/PQR[2].s/fa2/c<16>)
     LUT4:I1->O           28   0.479   1.851  ttt/PQR[2].s/fa2/abc[16].m1/Mxor_s_xo<0>1 (ttt/Y<3><16>)
     LUT4:I0->O            2   0.479   0.768  ttt/PQR[3].s/xshift2_1_or00001 (ttt/PQR[3].s/xshift2<1>)
     LUT4:I3->O            2   0.479   0.804  ttt/PQR[3].s/fa2/abc[1].m1/cout1 (ttt/PQR[3].s/fa2/c<2>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[3].s/fa2/abc[2].m1/cout1 (ttt/PQR[3].s/fa2/c<3>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[3].s/fa2/abc[3].m1/cout1 (ttt/PQR[3].s/fa2/c<4>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[3].s/fa2/abc[4].m1/cout1 (ttt/PQR[3].s/fa2/c<5>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[3].s/fa2/abc[5].m1/cout1 (ttt/PQR[3].s/fa2/c<6>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[3].s/fa2/abc[6].m1/cout1 (ttt/PQR[3].s/fa2/c<7>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[3].s/fa2/abc[7].m1/cout1 (ttt/PQR[3].s/fa2/c<8>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[3].s/fa2/abc[8].m1/cout1 (ttt/PQR[3].s/fa2/c<9>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[3].s/fa2/abc[9].m1/cout1 (ttt/PQR[3].s/fa2/c<10>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[3].s/fa2/abc[10].m1/cout1 (ttt/PQR[3].s/fa2/c<11>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[3].s/fa2/abc[11].m1/cout1 (ttt/PQR[3].s/fa2/c<12>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[3].s/fa2/abc[12].m1/cout1 (ttt/PQR[3].s/fa2/c<13>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[3].s/fa2/abc[13].m1/cout1 (ttt/PQR[3].s/fa2/c<14>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[3].s/fa2/abc[14].m1/cout1 (ttt/PQR[3].s/fa2/c<15>)
     LUT3:I2->O            3   0.479   0.941  ttt/PQR[3].s/fa2/abc[15].m1/cout1 (ttt/PQR[3].s/fa2/c<16>)
     LUT4:I1->O           27   0.479   1.846  ttt/PQR[3].s/fa2/abc[16].m1/Mxor_s_xo<0>1 (ttt/Y<4><16>)
     LUT4:I0->O            2   0.479   0.768  ttt/PQR[4].s/xshift2_1_or00001 (ttt/PQR[4].s/xshift2<1>)
     LUT4:I3->O            2   0.479   0.804  ttt/PQR[4].s/fa2/abc[1].m1/cout1 (ttt/PQR[4].s/fa2/c<2>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[4].s/fa2/abc[2].m1/cout1 (ttt/PQR[4].s/fa2/c<3>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[4].s/fa2/abc[3].m1/cout1 (ttt/PQR[4].s/fa2/c<4>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[4].s/fa2/abc[4].m1/cout1 (ttt/PQR[4].s/fa2/c<5>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[4].s/fa2/abc[5].m1/cout1 (ttt/PQR[4].s/fa2/c<6>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[4].s/fa2/abc[6].m1/cout1 (ttt/PQR[4].s/fa2/c<7>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[4].s/fa2/abc[7].m1/cout1 (ttt/PQR[4].s/fa2/c<8>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[4].s/fa2/abc[8].m1/cout1 (ttt/PQR[4].s/fa2/c<9>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[4].s/fa2/abc[9].m1/cout1 (ttt/PQR[4].s/fa2/c<10>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[4].s/fa2/abc[10].m1/cout1 (ttt/PQR[4].s/fa2/c<11>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[4].s/fa2/abc[11].m1/cout1 (ttt/PQR[4].s/fa2/c<12>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[4].s/fa2/abc[12].m1/cout1 (ttt/PQR[4].s/fa2/c<13>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[4].s/fa2/abc[13].m1/cout1 (ttt/PQR[4].s/fa2/c<14>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[4].s/fa2/abc[14].m1/cout1 (ttt/PQR[4].s/fa2/c<15>)
     LUT3:I2->O            1   0.479   0.851  ttt/PQR[4].s/fa2/abc[15].m1/cout1 (ttt/PQR[4].s/fa2/c<16>)
     LUT4:I1->O           21   0.479   1.583  ttt/PQR[4].s/fa2/abc[16].m1/Mxor_s_xo<0>1 (ttt/Y<5><16>)
     LUT4:I0->O            2   0.479   0.768  ttt/PQR[5].s/xshift2_1_or00001 (ttt/PQR[5].s/xshift2<1>)
     LUT4:I3->O            2   0.479   0.804  ttt/PQR[5].s/fa2/abc[1].m1/cout1 (ttt/PQR[5].s/fa2/c<2>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[5].s/fa2/abc[2].m1/cout1 (ttt/PQR[5].s/fa2/c<3>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[5].s/fa2/abc[3].m1/cout1 (ttt/PQR[5].s/fa2/c<4>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[5].s/fa2/abc[4].m1/cout1 (ttt/PQR[5].s/fa2/c<5>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[5].s/fa2/abc[5].m1/cout1 (ttt/PQR[5].s/fa2/c<6>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[5].s/fa2/abc[6].m1/cout1 (ttt/PQR[5].s/fa2/c<7>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[5].s/fa2/abc[7].m1/cout1 (ttt/PQR[5].s/fa2/c<8>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[5].s/fa2/abc[8].m1/cout1 (ttt/PQR[5].s/fa2/c<9>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[5].s/fa2/abc[9].m1/cout1 (ttt/PQR[5].s/fa2/c<10>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[5].s/fa2/abc[10].m1/cout1 (ttt/PQR[5].s/fa2/c<11>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[5].s/fa2/abc[11].m1/cout1 (ttt/PQR[5].s/fa2/c<12>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[5].s/fa2/abc[12].m1/cout1 (ttt/PQR[5].s/fa2/c<13>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[5].s/fa2/abc[13].m1/cout1 (ttt/PQR[5].s/fa2/c<14>)
     LUT3:I2->O            2   0.479   0.915  ttt/PQR[5].s/fa2/abc[14].m1/cout1 (ttt/PQR[5].s/fa2/c<15>)
     LUT4:I1->O           22   0.479   1.655  ttt/PQR[5].s/fa2/abc[16].m1/Mxor_s_xo<0>1 (ttt/Y<6><16>)
     LUT4:I0->O            2   0.479   0.768  ttt/PQR[6].s/xshift2_1_or00001 (ttt/PQR[6].s/xshift2<1>)
     LUT4:I3->O            2   0.479   0.804  ttt/PQR[6].s/fa2/abc[1].m1/cout1 (ttt/PQR[6].s/fa2/c<2>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[6].s/fa2/abc[2].m1/cout1 (ttt/PQR[6].s/fa2/c<3>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[6].s/fa2/abc[3].m1/cout1 (ttt/PQR[6].s/fa2/c<4>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[6].s/fa2/abc[4].m1/cout1 (ttt/PQR[6].s/fa2/c<5>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[6].s/fa2/abc[5].m1/cout1 (ttt/PQR[6].s/fa2/c<6>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[6].s/fa2/abc[6].m1/cout1 (ttt/PQR[6].s/fa2/c<7>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[6].s/fa2/abc[7].m1/cout1 (ttt/PQR[6].s/fa2/c<8>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[6].s/fa2/abc[8].m1/cout1 (ttt/PQR[6].s/fa2/c<9>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[6].s/fa2/abc[9].m1/cout1 (ttt/PQR[6].s/fa2/c<10>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[6].s/fa2/abc[10].m1/cout1 (ttt/PQR[6].s/fa2/c<11>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[6].s/fa2/abc[11].m1/cout1 (ttt/PQR[6].s/fa2/c<12>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[6].s/fa2/abc[12].m1/cout1 (ttt/PQR[6].s/fa2/c<13>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[6].s/fa2/abc[13].m1/cout1 (ttt/PQR[6].s/fa2/c<14>)
     LUT3:I2->O            2   0.479   0.915  ttt/PQR[6].s/fa2/abc[14].m1/cout1 (ttt/PQR[6].s/fa2/c<15>)
     LUT4:I1->O           22   0.479   1.655  ttt/PQR[6].s/fa2/abc[16].m1/Mxor_s_xo<0>1 (ttt/Y<7><16>)
     LUT4:I0->O            2   0.479   0.768  ttt/PQR[7].s/xshift2_1_or00001 (ttt/PQR[7].s/xshift2<1>)
     LUT4:I3->O            2   0.479   0.804  ttt/PQR[7].s/fa2/abc[1].m1/cout1 (ttt/PQR[7].s/fa2/c<2>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[7].s/fa2/abc[2].m1/cout1 (ttt/PQR[7].s/fa2/c<3>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[7].s/fa2/abc[3].m1/cout1 (ttt/PQR[7].s/fa2/c<4>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[7].s/fa2/abc[4].m1/cout1 (ttt/PQR[7].s/fa2/c<5>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[7].s/fa2/abc[5].m1/cout1 (ttt/PQR[7].s/fa2/c<6>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[7].s/fa2/abc[6].m1/cout1 (ttt/PQR[7].s/fa2/c<7>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[7].s/fa2/abc[7].m1/cout1 (ttt/PQR[7].s/fa2/c<8>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[7].s/fa2/abc[8].m1/cout1 (ttt/PQR[7].s/fa2/c<9>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[7].s/fa2/abc[9].m1/cout1 (ttt/PQR[7].s/fa2/c<10>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[7].s/fa2/abc[10].m1/cout1 (ttt/PQR[7].s/fa2/c<11>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[7].s/fa2/abc[11].m1/cout1 (ttt/PQR[7].s/fa2/c<12>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[7].s/fa2/abc[12].m1/cout1 (ttt/PQR[7].s/fa2/c<13>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[7].s/fa2/abc[13].m1/cout1 (ttt/PQR[7].s/fa2/c<14>)
     LUT3:I2->O            2   0.479   0.915  ttt/PQR[7].s/fa2/abc[14].m1/cout1 (ttt/PQR[7].s/fa2/c<15>)
     LUT4:I1->O           21   0.479   1.458  ttt/PQR[7].s/fa2/abc[16].m1/Mxor_s_xo<0>1 (ttt/Y<8><16>)
     LUT4:I1->O            1   0.479   0.704  ttt/PQR[8].s/xshift2_2_or00001_SW0 (N110)
     LUT4:I3->O            2   0.479   0.915  ttt/PQR[8].s/xshift2_2_or00001 (ttt/PQR[8].s/xshift2<2>)
     LUT3:I1->O            2   0.479   0.804  ttt/PQR[8].s/fa2/abc[2].m1/cout1 (ttt/PQR[8].s/fa2/c<3>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[8].s/fa2/abc[3].m1/cout1 (ttt/PQR[8].s/fa2/c<4>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[8].s/fa2/abc[4].m1/cout1 (ttt/PQR[8].s/fa2/c<5>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[8].s/fa2/abc[5].m1/cout1 (ttt/PQR[8].s/fa2/c<6>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[8].s/fa2/abc[6].m1/cout1 (ttt/PQR[8].s/fa2/c<7>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[8].s/fa2/abc[7].m1/cout1 (ttt/PQR[8].s/fa2/c<8>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[8].s/fa2/abc[8].m1/cout1 (ttt/PQR[8].s/fa2/c<9>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[8].s/fa2/abc[9].m1/cout1 (ttt/PQR[8].s/fa2/c<10>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[8].s/fa2/abc[10].m1/cout1 (ttt/PQR[8].s/fa2/c<11>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[8].s/fa2/abc[11].m1/cout1 (ttt/PQR[8].s/fa2/c<12>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[8].s/fa2/abc[12].m1/cout1 (ttt/PQR[8].s/fa2/c<13>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[8].s/fa2/abc[13].m1/cout1 (ttt/PQR[8].s/fa2/c<14>)
     LUT3:I2->O            2   0.479   0.915  ttt/PQR[8].s/fa2/abc[14].m1/cout1 (ttt/PQR[8].s/fa2/c<15>)
     LUT4:I1->O           20   0.479   1.483  ttt/PQR[8].s/fa2/abc[16].m1/Mxor_s_xo<0>1 (ttt/Y<9><16>)
     LUT4:I1->O            2   0.479   0.768  ttt/PQR[9].s/xshift2_1_or00001 (ttt/PQR[9].s/xshift2<1>)
     LUT4:I3->O            2   0.479   0.804  ttt/PQR[9].s/fa2/abc[1].m1/cout1 (ttt/PQR[9].s/fa2/c<2>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[9].s/fa2/abc[2].m1/cout1 (ttt/PQR[9].s/fa2/c<3>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[9].s/fa2/abc[3].m1/cout1 (ttt/PQR[9].s/fa2/c<4>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[9].s/fa2/abc[4].m1/cout1 (ttt/PQR[9].s/fa2/c<5>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[9].s/fa2/abc[5].m1/cout1 (ttt/PQR[9].s/fa2/c<6>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[9].s/fa2/abc[6].m1/cout1 (ttt/PQR[9].s/fa2/c<7>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[9].s/fa2/abc[7].m1/cout1 (ttt/PQR[9].s/fa2/c<8>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[9].s/fa2/abc[8].m1/cout1 (ttt/PQR[9].s/fa2/c<9>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[9].s/fa2/abc[9].m1/cout1 (ttt/PQR[9].s/fa2/c<10>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[9].s/fa2/abc[10].m1/cout1 (ttt/PQR[9].s/fa2/c<11>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[9].s/fa2/abc[11].m1/cout1 (ttt/PQR[9].s/fa2/c<12>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[9].s/fa2/abc[12].m1/cout1 (ttt/PQR[9].s/fa2/c<13>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[9].s/fa2/abc[13].m1/cout1 (ttt/PQR[9].s/fa2/c<14>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[9].s/fa2/abc[14].m1/cout1 (ttt/PQR[9].s/fa2/c<15>)
     LUT3:I2->O            3   0.479   1.066  ttt/PQR[9].s/fa2/abc[15].m1/cout1 (ttt/PQR[9].s/fa2/c<16>)
     LUT4:I0->O            1   0.479   0.000  ttt/PQR[9].s/fa2/abc[16].m1/Mxor_s_xo<0>12 (ttt/PQR[9].s/fa2/abc[16].m1/Mxor_s_xo<0>11)
     MUXF5:I0->O          19   0.314   1.403  ttt/PQR[9].s/fa2/abc[16].m1/Mxor_s_xo<0>1_f5 (ttt/Y<10><16>)
     LUT4:I1->O            1   0.479   0.704  ttt/PQR[10].s/xshift2_2_or00001_SW0 (N112)
     LUT4:I3->O            2   0.479   0.915  ttt/PQR[10].s/xshift2_2_or00001 (ttt/PQR[10].s/xshift2<2>)
     LUT3:I1->O            2   0.479   0.804  ttt/PQR[10].s/fa2/abc[2].m1/cout1 (ttt/PQR[10].s/fa2/c<3>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[10].s/fa2/abc[3].m1/cout1 (ttt/PQR[10].s/fa2/c<4>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[10].s/fa2/abc[4].m1/cout1 (ttt/PQR[10].s/fa2/c<5>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[10].s/fa2/abc[5].m1/cout1 (ttt/PQR[10].s/fa2/c<6>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[10].s/fa2/abc[6].m1/cout1 (ttt/PQR[10].s/fa2/c<7>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[10].s/fa2/abc[7].m1/cout1 (ttt/PQR[10].s/fa2/c<8>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[10].s/fa2/abc[8].m1/cout1 (ttt/PQR[10].s/fa2/c<9>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[10].s/fa2/abc[9].m1/cout1 (ttt/PQR[10].s/fa2/c<10>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[10].s/fa2/abc[10].m1/cout1 (ttt/PQR[10].s/fa2/c<11>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[10].s/fa2/abc[11].m1/cout1 (ttt/PQR[10].s/fa2/c<12>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[10].s/fa2/abc[12].m1/cout1 (ttt/PQR[10].s/fa2/c<13>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[10].s/fa2/abc[13].m1/cout1 (ttt/PQR[10].s/fa2/c<14>)
     LUT3:I2->O            2   0.479   0.915  ttt/PQR[10].s/fa2/abc[14].m1/cout1 (ttt/PQR[10].s/fa2/c<15>)
     LUT4:I1->O           16   0.479   1.346  ttt/PQR[10].s/fa2/abc[16].m1/Mxor_s_xo<0>1 (ttt/Y<11><16>)
     LUT4:I0->O            2   0.479   0.768  ttt/PQR[11].s/xshift2_1_or00001 (ttt/PQR[11].s/xshift2<1>)
     LUT4:I3->O            2   0.479   0.804  ttt/PQR[11].s/fa2/abc[1].m1/cout1 (ttt/PQR[11].s/fa2/c<2>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[11].s/fa2/abc[2].m1/cout1 (ttt/PQR[11].s/fa2/c<3>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[11].s/fa2/abc[3].m1/cout1 (ttt/PQR[11].s/fa2/c<4>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[11].s/fa2/abc[4].m1/cout1 (ttt/PQR[11].s/fa2/c<5>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[11].s/fa2/abc[5].m1/cout1 (ttt/PQR[11].s/fa2/c<6>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[11].s/fa2/abc[6].m1/cout1 (ttt/PQR[11].s/fa2/c<7>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[11].s/fa2/abc[7].m1/cout1 (ttt/PQR[11].s/fa2/c<8>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[11].s/fa2/abc[8].m1/cout1 (ttt/PQR[11].s/fa2/c<9>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[11].s/fa2/abc[9].m1/cout1 (ttt/PQR[11].s/fa2/c<10>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[11].s/fa2/abc[10].m1/cout1 (ttt/PQR[11].s/fa2/c<11>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[11].s/fa2/abc[11].m1/cout1 (ttt/PQR[11].s/fa2/c<12>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[11].s/fa2/abc[12].m1/cout1 (ttt/PQR[11].s/fa2/c<13>)
     LUT3:I2->O            2   0.479   0.804  ttt/PQR[11].s/fa2/abc[13].m1/cout1 (ttt/PQR[11].s/fa2/c<14>)
     LUT3:I2->O            2   0.479   1.040  ttt/PQR[11].s/fa2/abc[14].m1/cout1 (ttt/PQR[11].s/fa2/c<15>)
     LUT3:I0->O            1   0.479   0.851  ttt/PQR[11].s/fa2/abc[16].m1/Mxor_s_xo<0>1_SW0 (N122)
     LUT4:I1->O            1   0.479   0.681  ttt/PQR[11].s/fa2/abc[16].m1/Mxor_s_xo<0>1 (Yout_tan_16_OBUF)
     OBUF:I->O                 4.909          Yout_tan_16_OBUF (Yout_tan<16>)
    ----------------------------------------
    Total                    622.882ns (213.314ns logic, 409.568ns route)
                                       (34.2% logic, 65.8% route)

=========================================================================


Total REAL time to Xst completion: 31.00 secs
Total CPU time to Xst completion: 30.41 secs
 
--> 

Total memory usage is 4849672 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  213 (   0 filtered)
Number of infos    :    0 (   0 filtered)

