(self.webpackChunkwi_znet_documentation=self.webpackChunkwi_znet_documentation||[]).push([[75769],{3905:function(e,t,r){"use strict";r.d(t,{kt:function(){return s}});var a=r(67294);function n(e,t,r){return t in e?Object.defineProperty(e,t,{value:r,enumerable:!0,configurable:!0,writable:!0}):e[t]=r,e}function i(e,t){var r=Object.keys(e);if(Object.getOwnPropertySymbols){var a=Object.getOwnPropertySymbols(e);t&&(a=a.filter((function(t){return Object.getOwnPropertyDescriptor(e,t).enumerable}))),r.push.apply(r,a)}return r}function o(e){for(var t=1;t<arguments.length;t++){var r=null!=arguments[t]?arguments[t]:{};t%2?i(Object(r),!0).forEach((function(t){n(e,t,r[t])})):Object.getOwnPropertyDescriptors?Object.defineProperties(e,Object.getOwnPropertyDescriptors(r)):i(Object(r)).forEach((function(t){Object.defineProperty(e,t,Object.getOwnPropertyDescriptor(r,t))}))}return e}function l(e,t){if(null==e)return{};var r,a,n=function(e,t){if(null==e)return{};var r,a,n={},i=Object.keys(e);for(a=0;a<i.length;a++)r=i[a],t.indexOf(r)>=0||(n[r]=e[r]);return n}(e,t);if(Object.getOwnPropertySymbols){var i=Object.getOwnPropertySymbols(e);for(a=0;a<i.length;a++)r=i[a],t.indexOf(r)>=0||Object.prototype.propertyIsEnumerable.call(e,r)&&(n[r]=e[r])}return n}var u=a.createContext({}),p=function(e){var t=a.useContext(u),r=t;return e&&(r="function"==typeof e?e(t):o(o({},t),e)),r},m={inlineCode:"code",wrapper:function(e){var t=e.children;return a.createElement(a.Fragment,{},t)}},c=a.forwardRef((function(e,t){var r=e.components,n=e.mdxType,i=e.originalType,u=e.parentName,c=l(e,["components","mdxType","originalType","parentName"]),s=p(r),d=n,k=s["".concat(u,".").concat(d)]||s[d]||m[d]||i;return r?a.createElement(k,o(o({ref:t},c),{},{components:r})):a.createElement(k,o({ref:t},c))}));function s(e,t){var r=arguments,n=t&&t.mdxType;if("string"==typeof e||n){var i=r.length,o=new Array(i);o[0]=c;var l={};for(var u in t)hasOwnProperty.call(t,u)&&(l[u]=t[u]);l.originalType=e,l.mdxType="string"==typeof e?e:n,o[1]=l;for(var p=2;p<i;p++)o[p]=r[p];return a.createElement.apply(null,o)}return a.createElement.apply(null,r)}c.displayName="MDXCreateElement"},55925:function(e,t,r){"use strict";r.r(t),r.d(t,{frontMatter:function(){return o},metadata:function(){return l},toc:function(){return u},default:function(){return m}});var a=r(74034),n=r(79973),i=(r(67294),r(3905)),o={id:"w7100a",title:"W7100A",date:new Date("2020-04-21T00:00:00.000Z")},l={unversionedId:"Product/iMCU/w7100a",id:"Product/iMCU/w7100a",isDocsHomePage:!1,title:"W7100A",description:"virtual W7100A datasheet - under construction",source:"@site/docs/Product/iMCU/W7100A.md",sourceDirName:"Product/iMCU",slug:"/Product/iMCU/w7100a",permalink:"/Product/iMCU/w7100a",editUrl:"https://github.com/Wiznet/document_framework/tree/master/docs/Product/iMCU/W7100A.md",version:"current",frontMatter:{id:"w7100a",title:"W7100A",date:"2020-04-21T00:00:00.000Z"},sidebar:"docs",previous:{title:"SFR Memory Map",permalink:"/Product/iMCU/W7100/memorymap_sfr"},next:{title:"Pre-programmed MCU",permalink:"/Product/Pre-programmed-MCU/pre_programmed_mcu"}},u=[{value:"Overview",id:"overview",children:[{value:"Introduction",id:"introduction",children:[]},{value:"W7100A Features",id:"w7100a-features",children:[]},{value:"W7100A Datasheet",id:"w7100a-datasheet",children:[]},{value:"some shortcut Links into the &#39;virtual&#39; datasheet",id:"some-shortcut-links-into-the-virtual-datasheet",children:[]}]}],p={toc:u};function m(e){var t=e.components,r=(0,n.Z)(e,["components"]);return(0,i.kt)("wrapper",(0,a.Z)({},p,r,{components:t,mdxType:"MDXLayout"}),(0,i.kt)("p",null,(0,i.kt)("strong",{parentName:"p"},"virtual W7100A datasheet - under construction")),(0,i.kt)("h2",{id:"overview"},"Overview"),(0,i.kt)("h3",{id:"introduction"},"Introduction"),(0,i.kt)("p",null,"iMCU ",(0,i.kt)("strong",{parentName:"p"},"W7100A")," is the one-chip solution which integrates an 8051\ncompatible microcontroller, 64KB SRAM and hardwired TCP/IP Core for high\nperformance and easy development. The TCP/IP core is a market-proven\nhardwired TCP/IP stack with an integrated Ethernet MAC & PHY. The\nHardwired TCP/IP stack supports the TCP, UDP, IPv4, ICMP, ARP, IGMP and\nPPPoE which has been used in various applications for years."),(0,i.kt)("h3",{id:"w7100a-features"},"W7100A Features"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},"Fully software compatible with industrial standard 8051 "),(0,i.kt)("li",{parentName:"ul"},"Pipelined architecture which enables execution of instructions 4","~","5\ntimes faster than a standard"),(0,i.kt)("li",{parentName:"ul"},"8051 "),(0,i.kt)("li",{parentName:"ul"},"10BaseT/100BaseTX Ethernet PHY embedded "),(0,i.kt)("li",{parentName:"ul"},"Power down mode supported for saving power consumption "),(0,i.kt)("li",{parentName:"ul"},"Hardwired TCP/IP Protocols: TCP, UDP, ICMP, IPv4 ARP, IGMP, PPPoE,\nEthernet "),(0,i.kt)("li",{parentName:"ul"},"Auto Negotiation (Full-duplex and half duplex), Auto MDI/MDIX "),(0,i.kt)("li",{parentName:"ul"},"ADSL connection with PPPoE Protocol with PAP/CHAP Authentication\nmode support "),(0,i.kt)("li",{parentName:"ul"},"independent sockets which are running simultaneously "),(0,i.kt)("li",{parentName:"ul"},"32Kbytes Data buffer for the Network "),(0,i.kt)("li",{parentName:"ul"},"Network status LED outputs (TX, RX, Full/Half duplex, Collision,\nLink, and Speed) "),(0,i.kt)("li",{parentName:"ul"},"Not supports IP fragmentation (driver function) "),(0,i.kt)("li",{parentName:"ul"},"2 Data Pointers (DPTRs) for fast memory blocks processing "),(0,i.kt)("li",{parentName:"ul"},"Advanced INC & DEC modes "),(0,i.kt)("li",{parentName:"ul"},"Auto-switch of current DPTR "),(0,i.kt)("li",{parentName:"ul"},"64KBytes Data Memory (RAM) "),(0,i.kt)("li",{parentName:"ul"},"255Bytes data FLASH"),(0,i.kt)("li",{parentName:"ul"},"64KBytes Code Memory"),(0,i.kt)("li",{parentName:"ul"},"2KBytes Boot Code Memory "),(0,i.kt)("li",{parentName:"ul"},"Up to 16M bytes of external (off-chip) data memory (100pin version)"),(0,i.kt)("li",{parentName:"ul"},"Interrupt controller "),(0,i.kt)("li",{parentName:"ul"},"2 priority levels "),(0,i.kt)("li",{parentName:"ul"},"4 external interrupt sources "),(0,i.kt)("li",{parentName:"ul"},"Watchdog interrupt "),(0,i.kt)("li",{parentName:"ul"},"Four 8-bit I/O Ports "),(0,i.kt)("li",{parentName:"ul"},"Three timers/counters "),(0,i.kt)("li",{parentName:"ul"},"Full-duplex UART (max. 230kBaud)"),(0,i.kt)("li",{parentName:"ul"},"Programmable Watchdog Timer "),(0,i.kt)("li",{parentName:"ul"},"DoCD\u2122 compatible debugger "),(0,i.kt)("li",{parentName:"ul"},"High Product Endurance "),(0,i.kt)("li",{parentName:"ul"},"Minimum 100,000 program/erase cycles (FLASH) "),(0,i.kt)("li",{parentName:"ul"},"Minimum 10 years data retention")),(0,i.kt)("h3",{id:"w7100a-datasheet"},"W7100A Datasheet"),(0,i.kt)("p",null,(0,i.kt)("strong",{parentName:"p"},"Datasheet History"),"\n|Version|Date|Description|\n|-------|----|-----------|\n|0.9.1|2011-Sept.|Initial beta|\n|...|2011-2013|many versions|\n|1.2.2|2013-Jun.|Added \u201crecommendation of watchdog timer interrupt at 7.4 Simple Timer\u201d(P.69)|\nLink to WIZnet product page:\n\ud83c\udf0e",(0,i.kt)("a",{parentName:"p",href:"http://eucache.wiznet.co.kr/sub_modules/en/product/product_detail.asp?Refid=667&page=1&cate1=5&cate2=40&cate3=55&pid=1131&cType=2"},"http://eucache.wiznet.co.kr/sub_modules/en/product/product_detail.asp?Refid=667&page=1&cate1=5&cate2=40&cate3=55&pid=1131&cType=2"),"\n->Download ->Datasheet"),(0,i.kt)("h3",{id:"some-shortcut-links-into-the-virtual-datasheet"},"some shortcut Links into the 'virtual' datasheet"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},"W7100A Block Diagram & Features"),(0,i.kt)("li",{parentName:"ul"},"Pin Description"),(0,i.kt)("li",{parentName:"ul"},"Code Memory"),(0,i.kt)("li",{parentName:"ul"},"Data Memory"),(0,i.kt)("li",{parentName:"ul"},"external Memory (100pin)"),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("a",{parentName:"li",href:"internal_Memory_and_SFR.md"},"internal Data Memory &\nSFR")),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("a",{parentName:"li",href:"SFR_definition.md"},"SFR definition")),(0,i.kt)("li",{parentName:"ul"},"Interrupt"),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("a",{parentName:"li",href:"IO_Ports.md"},"I/O Ports")),(0,i.kt)("li",{parentName:"ul"},"Timers 0,1"),(0,i.kt)("li",{parentName:"ul"},"Timer 2"),(0,i.kt)("li",{parentName:"ul"},"UART"),(0,i.kt)("li",{parentName:"ul"},"Watchdog"),(0,i.kt)("li",{parentName:"ul"},"TCP/IP Core",(0,i.kt)("ul",{parentName:"li"},(0,i.kt)("li",{parentName:"ul"},"Memory Map"),(0,i.kt)("li",{parentName:"ul"},"Registers List"),(0,i.kt)("li",{parentName:"ul"},"Register Description"),(0,i.kt)("li",{parentName:"ul"},"Initialization"),(0,i.kt)("li",{parentName:"ul"},"Data Communication"),(0,i.kt)("li",{parentName:"ul"},"TCP Server/Client"),(0,i.kt)("li",{parentName:"ul"},"UDP"),(0,i.kt)("li",{parentName:"ul"},"IPRAW"),(0,i.kt)("li",{parentName:"ul"},"MACRAW"))),(0,i.kt)("li",{parentName:"ul"},"Electrical Specification"),(0,i.kt)("li",{parentName:"ul"},"Package & IR Reflow Temp. Profile"),(0,i.kt)("li",{parentName:"ul"},"8-Bit Arithmetic Functions"),(0,i.kt)("li",{parentName:"ul"},"16-Bit Arithmetic Functions"),(0,i.kt)("li",{parentName:"ul"},"32-Bit Arithmetic Functions"),(0,i.kt)("li",{parentName:"ul"},(0,i.kt)("a",{parentName:"li",href:"ISP.md"},"ISP Flash Programming protocol"))),(0,i.kt)("p",null,(0,i.kt)("strong",{parentName:"p"},"[The virtual W7100A Datasheet -\nStart]")," (does not exist yet)"),(0,i.kt)("ul",null,(0,i.kt)("li",{parentName:"ul"},"\ud83c\udf0d ",(0,i.kt)("a",{parentName:"li",href:"https://www.wiznet.io/product-item/w7100a/"},"W7100A"))))}m.isMDXComponent=!0}}]);