Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Sep 12 23:11:37 2020
| Host         : rsaradhy-acer running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
| Design       : main
| Device       : xczu2cgsfvc784-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 3782 |     0 |     47232 |  8.01 |
|   LUT as Logic             | 3429 |     0 |     47232 |  7.26 |
|   LUT as Memory            |  353 |     0 |     28800 |  1.23 |
|     LUT as Distributed RAM |  176 |     0 |           |       |
|     LUT as Shift Register  |  177 |     0 |           |       |
| CLB Registers              | 4539 |     0 |     94464 |  4.81 |
|   Register as Flip Flop    | 4539 |     0 |     94464 |  4.81 |
|   Register as Latch        |    0 |     0 |     94464 |  0.00 |
| CARRY8                     |   59 |     0 |      8820 |  0.67 |
| F7 Muxes                   |  128 |     0 |     35280 |  0.36 |
| F8 Muxes                   |    0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 162   |          Yes |         Set |            - |
| 4377  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1174 |     0 |      8820 | 13.31 |
|   CLBL                                     |  765 |     0 |           |       |
|   CLBM                                     |  409 |     0 |           |       |
| LUT as Logic                               | 3429 |     0 |     47232 |  7.26 |
|   using O5 output only                     |  144 |       |           |       |
|   using O6 output only                     | 2651 |       |           |       |
|   using O5 and O6                          |  634 |       |           |       |
| LUT as Memory                              |  353 |     0 |     28800 |  1.23 |
|   LUT as Distributed RAM                   |  176 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |  176 |       |           |       |
|   LUT as Shift Register                    |  177 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  106 |       |           |       |
|     using O5 and O6                        |   71 |       |           |       |
| CLB Registers                              | 4539 |     0 |     94464 |  4.81 |
|   Register driven from within the CLB      | 2458 |       |           |       |
|   Register driven from outside the CLB     | 2081 |       |           |       |
|     LUT in front of the register is unused | 1627 |       |           |       |
|     LUT in front of the register is used   |  454 |       |           |       |
| Unique Control Sets                        |  225 |       |     17640 |  1.28 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 132.5 |     0 |       150 | 88.33 |
|   RAMB36/FIFO*    |   132 |     0 |       150 | 88.00 |
|     FIFO36E2 only |   128 |       |           |       |
|     RAMB36E2 only |     4 |       |           |       |
|   RAMB18          |     1 |     0 |       300 |  0.33 |
|     RAMB18E2 only |     1 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       240 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    6 |     6 |       252 |  2.38 |
| HPIOB_M          |    3 |     3 |        72 |  4.17 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    3 |     3 |        72 |  4.17 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    3 |     3 |        72 |  4.17 |
|   DIFFINBUF      |    3 |     3 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       196 |  1.02 |
|   BUFGCE             |    2 |     0 |        88 |  2.27 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    1 |     0 |         6 | 16.67 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+-----------+------+---------------------+
|  Ref Name | Used | Functional Category |
+-----------+------+---------------------+
| FDRE      | 4377 |            Register |
| LUT6      | 1319 |                 CLB |
| LUT3      |  949 |                 CLB |
| LUT5      |  620 |                 CLB |
| LUT2      |  544 |                 CLB |
| LUT4      |  533 |                 CLB |
| RAMD32    |  308 |                 CLB |
| SRL16E    |  197 |                 CLB |
| FDSE      |  162 |            Register |
| MUXF7     |  128 |                 CLB |
| FIFO36E2  |  128 |           Block Ram |
| LUT1      |   98 |                 CLB |
| CARRY8    |   59 |                 CLB |
| SRLC32E   |   51 |                 CLB |
| RAMS32    |   44 |                 CLB |
| RAMB36E2  |    4 |           Block Ram |
| IBUFCTRL  |    3 |              Others |
| DIFFINBUF |    3 |                 I/O |
| BUFGCE    |    2 |               Clock |
| RAMB18E2  |    1 |           Block Ram |
| PS8       |    1 |            Advanced |
| PLLE4_ADV |    1 |               Clock |
+-----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| FIFO_10                      |    2 |
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_xbar_0              |    1 |
| design_1_rst_ps8_0_100M_0    |    1 |
| design_1_data_transfer_0_0   |    1 |
| design_1_axi_smc_0           |    1 |
| design_1_axi_gpio_0_0        |    1 |
| design_1_axi_dma_0_0         |    1 |
| design_1_auto_pc_0           |    1 |
| clock_pll                    |    1 |
+------------------------------+------+


