{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494423359632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494423359632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 15:35:59 2017 " "Processing started: Wed May 10 15:35:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494423359632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494423359632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplier -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494423359632 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1494423359976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multLeft-mult2 " "Found design unit 1: multLeft-mult2" {  } { { "multLeft.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/multLeft.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423360480 ""} { "Info" "ISGN_ENTITY_NAME" "1 multLeft " "Found entity 1: multLeft" {  } { { "multLeft.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/multLeft.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423360480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494423360480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfAdder-add " "Found design unit 1: halfAdder-add" {  } { { "halfAdder.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/halfAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423360480 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfAdder " "Found entity 1: halfAdder" {  } { { "halfAdder.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/halfAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423360480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494423360480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and2ab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and2ab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and2ab-basic " "Found design unit 1: and2ab-basic" {  } { { "and2ab.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/and2ab.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423360480 ""} { "Info" "ISGN_ENTITY_NAME" "1 and2ab " "Found entity 1: and2ab" {  } { { "and2ab.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/and2ab.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494423360480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494423360480 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"THEN\";  expecting \"end\", or \"(\", or an identifier (\"then\" is a reserved keyword), or a sequential statement test.vhd(180) " "VHDL syntax error at test.vhd(180) near text \"THEN\";  expecting \"end\", or \"(\", or an identifier (\"then\" is a reserved keyword), or a sequential statement" {  } { { "test.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 180 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1494423360480 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "dflipflop test.vhd(202) " "Ignored construct dflipflop at test.vhd(202) due to previous errors" {  } { { "test.vhd" "" { Text "C:/Users/riiss/VHDL/multiplier/test.vhd" 202 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1494423360480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 0 0 " "Found 0 design units, including 0 entities, in source file test.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494423360480 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "527 " "Peak virtual memory: 527 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494423360652 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 10 15:36:00 2017 " "Processing ended: Wed May 10 15:36:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494423360652 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494423360652 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494423360652 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494423360652 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494423361230 ""}
