{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512016398418 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Full Version " "Version 14.1.0 Build 186 12/03/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512016398418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 20:33:18 2017 " "Processing started: Wed Nov 29 20:33:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512016398418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512016398418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds_and_nios_lab -c dds_and_nios_lab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512016398418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1512016399635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_arbitrary_divided_clk32.v 1 1 " "Found 1 design units, including 1 entities, in source file generate_arbitrary_divided_clk32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Generate_Arbitrary_Divided_Clk32 " "Found entity 1: Generate_Arbitrary_Divided_Clk32" {  } { { "Generate_Arbitrary_Divided_Clk32.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Generate_Arbitrary_Divided_Clk32.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016407846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016407846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Divider " "Found entity 1: Clock_Divider" {  } { { "Clock_Divider.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Clock_Divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016407846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016407846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.sv 1 1 " "Found 1 design units, including 1 entities, in source file dds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "DDS.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DDS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016407862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016407862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.sv 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/LFSR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016407862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016407862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulation.sv 3 3 " "Found 3 design units, including 3 entities, in source file modulation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Modulation " "Found entity 1: Modulation" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016407862 ""} { "Info" "ISGN_ENTITY_NAME" "2 Clock_crossing " "Found entity 2: Clock_crossing" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016407862 ""} { "Info" "ISGN_ENTITY_NAME" "3 DFFf " "Found entity 3: DFFf" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016407862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016407862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_R vga_R dds_and_nios_lab.v(163) " "Verilog HDL Declaration information at dds_and_nios_lab.v(163): object \"VGA_R\" differs only in case from object \"vga_R\" in the same scope" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016407862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_G vga_G dds_and_nios_lab.v(161) " "Verilog HDL Declaration information at dds_and_nios_lab.v(161): object \"VGA_G\" differs only in case from object \"vga_G\" in the same scope" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 161 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016407862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "VGA_B vga_B dds_and_nios_lab.v(158) " "Verilog HDL Declaration information at dds_and_nios_lab.v(158): object \"VGA_B\" differs only in case from object \"vga_B\" in the same scope" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016407862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LFSR lfsr dds_and_nios_lab.v(276) " "Verilog HDL Declaration information at dds_and_nios_lab.v(276): object \"LFSR\" differs only in case from object \"lfsr\" in the same scope" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016407862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_and_nios_lab.v 1 1 " "Found 1 design units, including 1 entities, in source file dds_and_nios_lab.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds_and_nios_lab " "Found entity 1: dds_and_nios_lab" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016407862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016407862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_subsystem_w_histogram.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_subsystem_w_histogram.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_subsystem_w_histogram " "Found entity 1: audio_subsystem_w_histogram" {  } { { "audio_subsystem_w_histogram.qxp" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/audio_subsystem_w_histogram.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016407955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016407955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_subsystem_no_histogram.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_subsystem_no_histogram.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_subsystem_no_histogram " "Found entity 1: audio_subsystem_no_histogram" {  } { { "audio_subsystem_no_histogram.qxp" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/audio_subsystem_no_histogram.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016407987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016407987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "var_clk_div32.qxp 1 1 " "Found 1 design units, including 1 entities, in source file var_clk_div32.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 var_clk_div32 " "Found entity 1: var_clk_div32" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/var_clk_div32.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveform_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file waveform_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 waveform_gen-rtl " "Found design unit 1: waveform_gen-rtl" {  } { { "waveform_gen.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/waveform_gen.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408346 ""} { "Info" "ISGN_ENTITY_NAME" "1 waveform_gen " "Found entity 1: waveform_gen" {  } { { "waveform_gen.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/waveform_gen.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sincos_lut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sincos_lut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sincos_lut-rtl " "Found design unit 1: sincos_lut-rtl" {  } { { "sincos_lut.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/sincos_lut.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408362 ""} { "Info" "ISGN_ENTITY_NAME" "1 sincos_lut " "Found entity 1: sincos_lut" {  } { { "sincos_lut.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/sincos_lut.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram1.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram1 " "Found entity 1: sdram1" {  } { { "sdram1.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/sdram1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plot_graph.v 1 1 " "Found 1 design units, including 1 entities, in source file plot_graph.v" { { "Info" "ISGN_ENTITY_NAME" "1 plot_graph " "Found entity 1: plot_graph" {  } { { "plot_graph.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/plot_graph.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408362 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "frecGen.v " "Can't analyze file -- file frecGen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1512016408362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffxii_lb_cursor2.v 1 1 " "Found 1 design units, including 1 entities, in source file ffxii_lb_cursor2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFXII_LB_Cursor2 " "Found entity 1: FFXII_LB_Cursor2" {  } { { "FFXII_LB_Cursor2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/FFXII_LB_Cursor2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffxii_lb_cursor.v 1 1 " "Found 1 design units, including 1 entities, in source file ffxii_lb_cursor.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFXII_LB_Cursor " "Found entity 1: FFXII_LB_Cursor" {  } { { "FFXII_LB_Cursor.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/FFXII_LB_Cursor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cursor.v 1 1 " "Found 1 design units, including 1 entities, in source file cursor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cursor " "Found entity 1: Cursor" {  } { { "Cursor.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Cursor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hack_ltm_sincronization.v 1 1 " "Found 1 design units, including 1 entities, in source file hack_ltm_sincronization.v" { { "Info" "ISGN_ENTITY_NAME" "1 hack_ltm_sincronization " "Found entity 1: hack_ltm_sincronization" {  } { { "hack_ltm_sincronization.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/hack_ltm_sincronization.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scancodetoevent.v 1 1 " "Found 1 design units, including 1 entities, in source file scancodetoevent.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScanCodeToEvent " "Found entity 1: ScanCodeToEvent" {  } { { "ScanCodeToEvent.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/ScanCodeToEvent.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_scancodereader.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_scancodereader.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_ScanCodeReader " "Found entity 1: PS2_ScanCodeReader" {  } { { "PS2_ScanCodeReader.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/PS2_ScanCodeReader.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Controller " "Found entity 1: Keyboard_Controller" {  } { { "Keyboard_Controller.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Keyboard_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/de1_soc_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS-rtl " "Found design unit 1: DE1_SoC_QSYS-rtl" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408393 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS " "Found entity 1: DE1_SoC_QSYS" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_soc_qsys_rst_controller-rtl " "Found design unit 1: de1_soc_qsys_rst_controller-rtl" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408393 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_qsys_rst_controller " "Found entity 1: de1_soc_qsys_rst_controller" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1_soc_qsys_rst_controller_002-rtl " "Found design unit 1: de1_soc_qsys_rst_controller_002-rtl" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408393 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1_soc_qsys_rst_controller_002 " "Found entity 1: de1_soc_qsys_rst_controller_002" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_irq_mapper " "Found entity 1: DE1_SoC_QSYS_irq_mapper" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408440 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_016.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_016.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_015.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_015.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_rsp_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_010.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_006.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_mux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_cmd_demux" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408471 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408471 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408471 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408471 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408487 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408487 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_013.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_013.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408502 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_013 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_013" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408502 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_009 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_009" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408502 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_003 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_003" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408502 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_002 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_002" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408502 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router_001 " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router_001" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE1_SoC_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408502 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE1_SoC_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE1_SoC_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: DE1_SoC_QSYS_mm_interconnect_0_router_default_decode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408502 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_mm_interconnect_0_router " "Found entity 2: DE1_SoC_QSYS_mm_interconnect_0_router" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_vga-rtl " "Found design unit 1: DE1_SoC_QSYS_vga-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408518 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_vga " "Found entity 1: DE1_SoC_QSYS_vga" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vga_vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_vga_vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_vga_vga_clk " "Found entity 1: DE1_SoC_QSYS_vga_vga_clk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr " "Found entity 1: alt_vipvfr131_vfr" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_controller " "Found entity 1: alt_vipvfr131_vfr_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_controller.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr131_vfr_control_packet_encoder" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc " "Found entity 1: alt_vipvfr131_prc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_core " "Found entity 1: alt_vipvfr131_prc_core" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408534 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr131_prc_read_master alt_vipvfr131_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016408534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_read_master " "Found entity 1: alt_vipvfr131_prc_read_master" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_package " "Found design unit 1: alt_vipvfr131_common_package" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408534 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr131_common_package-body " "Found design unit 2: alt_vipvfr131_common_package-body" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_package.vhd" 3662 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408549 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_master " "Found entity 1: alt_vipvfr131_common_avalon_mm_master" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_unpack_data " "Found entity 1: alt_vipvfr131_common_unpack_data" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_slave " "Found entity 1: alt_vipvfr131_common_avalon_mm_slave" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_stream_output " "Found entity 1: alt_vipvfr131_common_stream_output" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_stream_output.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408549 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_pulling_width_adapter " "Found entity 1: alt_vipvfr131_common_pulling_width_adapter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_general_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408549 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_general_fifo " "Found entity 1: alt_vipvfr131_common_general_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408549 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_gray_clock_crosser " "Found entity 1: alt_vipvfr131_common_gray_clock_crosser" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr131_common_std_logic_vector_delay" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_one_bit_delay " "Found entity 1: alt_vipvfr131_common_one_bit_delay" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_logic_fifo " "Found entity 1: alt_vipvfr131_common_logic_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_ram_fifo " "Found entity 1: alt_vipvfr131_common_ram_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408565 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408580 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1512016408580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408580 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1512016408580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_to_binary.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408580 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(61) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1512016408581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_timer " "Found entity 1: DE1_SoC_QSYS_timer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sysid_qsys " "Found entity 1: DE1_SoC_QSYS_sysid_qsys" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_signal_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_signal_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_signal_selector " "Found entity 1: DE1_SoC_QSYS_signal_selector" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_signal_selector.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_signal_selector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sdram_input_efifo_module " "Found entity 1: DE1_SoC_QSYS_sdram_input_efifo_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408598 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_sdram " "Found entity 2: DE1_SoC_QSYS_sdram" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408598 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_SoC_QSYS_sdram_test_component.v(234) " "Verilog HDL warning at DE1_SoC_QSYS_sdram_test_component.v(234): extended using \"x\" or \"z\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" 234 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512016408614 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE1_SoC_QSYS_sdram_test_component.v(235) " "Verilog HDL warning at DE1_SoC_QSYS_sdram_test_component.v(235): extended using \"x\" or \"z\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" 235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1512016408614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sdram_test_component_ram_module " "Found entity 1: DE1_SoC_QSYS_sdram_test_component_ram_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408614 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_sdram_test_component " "Found entity 2: DE1_SoC_QSYS_sdram_test_component" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram_test_component.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_pll " "Found entity 1: DE1_SoC_QSYS_pll" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mouse_pos.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_mouse_pos.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_mouse_pos " "Found entity 1: DE1_SoC_QSYS_mouse_pos" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mouse_pos.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mouse_pos.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_modulation_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_modulation_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_modulation_selector " "Found entity 1: DE1_SoC_QSYS_modulation_selector" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_modulation_selector.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_modulation_selector.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_lfsr_val.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_lfsr_val.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_lfsr_val " "Found entity 1: DE1_SoC_QSYS_lfsr_val" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_lfsr_val.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_lfsr_val.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_lfsr_clk_interrupt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_lfsr_clk_interrupt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_lfsr_clk_interrupt_gen " "Found entity 1: DE1_SoC_QSYS_lfsr_clk_interrupt_gen" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_lfsr_clk_interrupt_gen.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_lfsr_clk_interrupt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_keyboard_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_keyboard_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_keyboard_keys " "Found entity 1: DE1_SoC_QSYS_keyboard_keys" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_keyboard_keys.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_keyboard_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_key " "Found entity 1: DE1_SoC_QSYS_key" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_key.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE1_SoC_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408629 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE1_SoC_QSYS_jtag_uart_scfifo_w" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408629 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE1_SoC_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408629 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE1_SoC_QSYS_jtag_uart_scfifo_r" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408629 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_jtag_uart " "Found entity 5: DE1_SoC_QSYS_jtag_uart" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_dds_increment.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_dds_increment.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_dds_increment " "Found entity 1: DE1_SoC_QSYS_dds_increment" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_dds_increment.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_dds_increment.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016408629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016408629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_ic_data_module " "Found entity 1: DE1_SoC_QSYS_cpu_ic_data_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE1_SoC_QSYS_cpu_ic_tag_module " "Found entity 2: DE1_SoC_QSYS_cpu_ic_tag_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE1_SoC_QSYS_cpu_bht_module " "Found entity 3: DE1_SoC_QSYS_cpu_bht_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE1_SoC_QSYS_cpu_register_bank_a_module " "Found entity 4: DE1_SoC_QSYS_cpu_register_bank_a_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE1_SoC_QSYS_cpu_register_bank_b_module " "Found entity 5: DE1_SoC_QSYS_cpu_register_bank_b_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE1_SoC_QSYS_cpu_dc_tag_module " "Found entity 6: DE1_SoC_QSYS_cpu_dc_tag_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE1_SoC_QSYS_cpu_dc_data_module " "Found entity 7: DE1_SoC_QSYS_cpu_dc_data_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE1_SoC_QSYS_cpu_dc_victim_module " "Found entity 8: DE1_SoC_QSYS_cpu_dc_victim_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 483 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE1_SoC_QSYS_cpu_nios2_oci_debug " "Found entity 9: DE1_SoC_QSYS_cpu_nios2_oci_debug" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 550 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE1_SoC_QSYS_cpu_ociram_sp_ram_module " "Found entity 10: DE1_SoC_QSYS_cpu_ociram_sp_ram_module" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE1_SoC_QSYS_cpu_nios2_ocimem " "Found entity 11: DE1_SoC_QSYS_cpu_nios2_ocimem" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 754 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE1_SoC_QSYS_cpu_nios2_avalon_reg " "Found entity 12: DE1_SoC_QSYS_cpu_nios2_avalon_reg" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 935 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE1_SoC_QSYS_cpu_nios2_oci_break " "Found entity 13: DE1_SoC_QSYS_cpu_nios2_oci_break" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 1027 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE1_SoC_QSYS_cpu_nios2_oci_xbrk " "Found entity 14: DE1_SoC_QSYS_cpu_nios2_oci_xbrk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 1321 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE1_SoC_QSYS_cpu_nios2_oci_dbrk " "Found entity 15: DE1_SoC_QSYS_cpu_nios2_oci_dbrk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 1581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE1_SoC_QSYS_cpu_nios2_oci_itrace " "Found entity 16: DE1_SoC_QSYS_cpu_nios2_oci_itrace" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 1769 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE1_SoC_QSYS_cpu_nios2_oci_td_mode " "Found entity 17: DE1_SoC_QSYS_cpu_nios2_oci_td_mode" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE1_SoC_QSYS_cpu_nios2_oci_dtrace " "Found entity 18: DE1_SoC_QSYS_cpu_nios2_oci_dtrace" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 19: DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 20: DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc " "Found entity 21: DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE1_SoC_QSYS_cpu_nios2_oci_fifo " "Found entity 22: DE1_SoC_QSYS_cpu_nios2_oci_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE1_SoC_QSYS_cpu_nios2_oci_pib " "Found entity 23: DE1_SoC_QSYS_cpu_nios2_oci_pib" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2973 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE1_SoC_QSYS_cpu_nios2_oci_im " "Found entity 24: DE1_SoC_QSYS_cpu_nios2_oci_im" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE1_SoC_QSYS_cpu_nios2_performance_monitors " "Found entity 25: DE1_SoC_QSYS_cpu_nios2_performance_monitors" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE1_SoC_QSYS_cpu_nios2_oci " "Found entity 26: DE1_SoC_QSYS_cpu_nios2_oci" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE1_SoC_QSYS_cpu " "Found entity 27: DE1_SoC_QSYS_cpu" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk " "Found entity 1: DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_jtag_debug_module_tck " "Found entity 1: DE1_SoC_QSYS_cpu_jtag_debug_module_tck" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper " "Found entity 1: DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016409317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_mult_cell " "Found entity 1: DE1_SoC_QSYS_cpu_mult_cell" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016409332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_oci_test_bench " "Found entity 1: DE1_SoC_QSYS_cpu_oci_test_bench" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_oci_test_bench.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016409332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_cpu_test_bench " "Found entity 1: DE1_SoC_QSYS_cpu_test_bench" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_test_bench.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016409332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio_sel " "Found entity 1: DE1_SoC_QSYS_audio_sel" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_sel.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_sel.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016409332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE1_SoC_QSYS_audio-rtl " "Found design unit 1: DE1_SoC_QSYS_audio-rtl" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409332 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio " "Found entity 1: DE1_SoC_QSYS_audio" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016409332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_fifo_used.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_fifo_used.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio_fifo_used " "Found entity 1: DE1_SoC_QSYS_audio_fifo_used" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_fifo_used.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_fifo_used.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016409332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_out_pause.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_out_pause.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio_OUT_PAUSE " "Found entity 1: DE1_SoC_QSYS_audio_OUT_PAUSE" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_OUT_PAUSE.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_OUT_PAUSE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016409332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_empty.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_empty.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio_EMPTY " "Found entity 1: DE1_SoC_QSYS_audio_EMPTY" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_EMPTY.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_EMPTY.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016409332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_data_fregen.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_audio_data_fregen.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_audio_DATA_FREGEN " "Found entity 1: DE1_SoC_QSYS_audio_DATA_FREGEN" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_DATA_FREGEN.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio_DATA_FREGEN.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016409348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016409348 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr131_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1512016409352 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr131_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Quartus II" 0 -1 1512016409352 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dds_and_nios_lab.v(369) " "Verilog HDL Instantiation warning at dds_and_nios_lab.v(369): instance has no name" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 369 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1512016409353 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "dds_and_nios_lab.v(417) " "Verilog HDL Instantiation warning at dds_and_nios_lab.v(417): instance has no name" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 417 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1512016409353 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "alt_vipitc131_common_frame_counter alt_vipitc131_common_frame_counter.v(37) " "Verilog HDL Parameter Declaration warning at alt_vipitc131_common_frame_counter.v(37): Parameter Declaration in module \"alt_vipitc131_common_frame_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1512016409483 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(316) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(316): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1512016409483 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(326) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(326): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1512016409483 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(336) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(336): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1512016409483 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_sdram.v(680) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_sdram.v(680): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1512016409483 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_cpu.v(2120) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(2120): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2120 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1512016409499 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_cpu.v(2122) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(2122): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2122 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1512016409499 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_cpu.v(2278) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(2278): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2278 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1512016409499 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE1_SoC_QSYS_cpu.v(3102) " "Verilog HDL or VHDL warning at DE1_SoC_QSYS_cpu.v(3102): conditional expression evaluates to a constant" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3102 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1512016409499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dds_and_nios_lab " "Elaborating entity \"dds_and_nios_lab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512016409623 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "graph_on3 dds_and_nios_lab.v(189) " "Verilog HDL warning at dds_and_nios_lab.v(189): object graph_on3 used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 189 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "R_graph3 dds_and_nios_lab.v(190) " "Verilog HDL warning at dds_and_nios_lab.v(190): object R_graph3 used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 190 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "G_graph3 dds_and_nios_lab.v(191) " "Verilog HDL warning at dds_and_nios_lab.v(191): object G_graph3 used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 191 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "B_graph3 dds_and_nios_lab.v(192) " "Verilog HDL warning at dds_and_nios_lab.v(192): object B_graph3 used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 192 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Left_channel dds_and_nios_lab.v(231) " "Verilog HDL warning at dds_and_nios_lab.v(231): object Left_channel used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 231 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "Right_channel dds_and_nios_lab.v(232) " "Verilog HDL warning at dds_and_nios_lab.v(232): object Right_channel used but never assigned" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 232 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dds_and_nios_lab.v(376) " "Verilog HDL assignment warning at dds_and_nios_lab.v(376): truncated value with size 32 to match size of target (8)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dds_and_nios_lab.v(377) " "Verilog HDL assignment warning at dds_and_nios_lab.v(377): truncated value with size 32 to match size of target (8)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dds_and_nios_lab.v(378) " "Verilog HDL assignment warning at dds_and_nios_lab.v(378): truncated value with size 32 to match size of target (8)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color dds_and_nios_lab.v(376) " "Verilog HDL Always Construct warning at dds_and_nios_lab.v(376): inferring latch(es) for variable \"color\", which holds its previous value in one or more paths through the always construct" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 376 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "R_graph3 0 dds_and_nios_lab.v(190) " "Net \"R_graph3\" at dds_and_nios_lab.v(190) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 190 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "G_graph3 0 dds_and_nios_lab.v(191) " "Net \"G_graph3\" at dds_and_nios_lab.v(191) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 191 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "B_graph3 0 dds_and_nios_lab.v(192) " "Net \"B_graph3\" at dds_and_nios_lab.v(192) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 192 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Left_channel 0 dds_and_nios_lab.v(231) " "Net \"Left_channel\" at dds_and_nios_lab.v(231) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 231 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Right_channel\[7..0\] 0 dds_and_nios_lab.v(232) " "Net \"Right_channel\[7..0\]\" at dds_and_nios_lab.v(232) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 232 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "graph_on3 0 dds_and_nios_lab.v(189) " "Net \"graph_on3\" at dds_and_nios_lab.v(189) has no driver or initial value, using a default initial value '0'" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 189 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 dds_and_nios_lab.v(58) " "Output port \"HEX0\" at dds_and_nios_lab.v(58) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 dds_and_nios_lab.v(61) " "Output port \"HEX1\" at dds_and_nios_lab.v(61) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 61 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 dds_and_nios_lab.v(64) " "Output port \"HEX2\" at dds_and_nios_lab.v(64) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 64 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 dds_and_nios_lab.v(67) " "Output port \"HEX3\" at dds_and_nios_lab.v(67) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 dds_and_nios_lab.v(70) " "Output port \"HEX4\" at dds_and_nios_lab.v(70) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 70 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 dds_and_nios_lab.v(73) " "Output port \"HEX5\" at dds_and_nios_lab.v(73) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 73 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..5\] dds_and_nios_lab.v(139) " "Output port \"LEDR\[9..5\]\" at dds_and_nios_lab.v(139) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 139 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST dds_and_nios_lab.v(7) " "Output port \"ADC_CONVST\" at dds_and_nios_lab.v(7) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN dds_and_nios_lab.v(8) " "Output port \"ADC_DIN\" at dds_and_nios_lab.v(8) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK dds_and_nios_lab.v(10) " "Output port \"ADC_SCLK\" at dds_and_nios_lab.v(10) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL dds_and_nios_lab.v(46) " "Output port \"FAN_CTRL\" at dds_and_nios_lab.v(46) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD dds_and_nios_lab.v(133) " "Output port \"IRDA_TXD\" at dds_and_nios_lab.v(133) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N dds_and_nios_lab.v(154) " "Output port \"TD_RESET_N\" at dds_and_nios_lab.v(154) has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1512016409623 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[0\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[0\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[1\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[1\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[2\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[2\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[3\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[3\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[4\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[4\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[5\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[5\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[6\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[6\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[7\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[7\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[8\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[8\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[9\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[9\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[10\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[10\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[11\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[11\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[12\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[12\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[13\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[13\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[14\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[14\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[15\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[15\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[16\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[16\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[17\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[17\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[18\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[18\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[19\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[19\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[20\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[20\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[21\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[21\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[22\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[22\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[23\] dds_and_nios_lab.v(379) " "Inferred latch for \"color\[23\]\" at dds_and_nios_lab.v(379)" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 379 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016409639 "|dds_and_nios_lab"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS DE1_SoC_QSYS:U0 " "Elaborating entity \"DE1_SoC_QSYS\" for hierarchy \"DE1_SoC_QSYS:U0\"" {  } { { "dds_and_nios_lab.v" "U0" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016409655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio " "Elaborating entity \"DE1_SoC_QSYS_audio\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "audio" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016409733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio_DATA_FREGEN DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_DATA_FREGEN:data_fregen " "Elaborating entity \"DE1_SoC_QSYS_audio_DATA_FREGEN\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_DATA_FREGEN:data_fregen\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.vhd" "data_fregen" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016409764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio_EMPTY DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_EMPTY:empty " "Elaborating entity \"DE1_SoC_QSYS_audio_EMPTY\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_EMPTY:empty\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.vhd" "empty" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016409764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio_OUT_PAUSE DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_OUT_PAUSE:out_pause " "Elaborating entity \"DE1_SoC_QSYS_audio_OUT_PAUSE\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_OUT_PAUSE:out_pause\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.vhd" "out_pause" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016409779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio_fifo_used DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_fifo_used:fifo_used " "Elaborating entity \"DE1_SoC_QSYS_audio_fifo_used\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio:audio\|DE1_SoC_QSYS_audio_fifo_used:fifo_used\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.vhd" "fifo_used" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_audio.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016409795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_audio_sel DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio_sel:audio_sel " "Elaborating entity \"DE1_SoC_QSYS_audio_sel\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_audio_sel:audio_sel\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "audio_sel" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016409795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu " "Elaborating entity \"DE1_SoC_QSYS_cpu\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "cpu" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016409811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_test_bench DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_test_bench:the_DE1_SoC_QSYS_cpu_test_bench " "Elaborating entity \"DE1_SoC_QSYS_cpu_test_bench\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_test_bench:the_DE1_SoC_QSYS_cpu_test_bench\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_test_bench" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 6127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_ic_data_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data " "Elaborating entity \"DE1_SoC_QSYS_cpu_ic_data_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_ic_data" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016410216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410216 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016410216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lpp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lpp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lpp1 " "Found entity 1: altsyncram_lpp1" {  } { { "db/altsyncram_lpp1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_lpp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016410263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016410263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lpp1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_lpp1:auto_generated " "Elaborating entity \"altsyncram_lpp1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_data_module:DE1_SoC_QSYS_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_lpp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_ic_tag_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag " "Elaborating entity \"DE1_SoC_QSYS_cpu_ic_tag_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_ic_tag" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016410310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE1_SoC_QSYS_cpu_ic_tag_ram.mif " "Parameter \"init_file\" = \"DE1_SoC_QSYS_cpu_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410325 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016410325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_blt1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_blt1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_blt1 " "Found entity 1: altsyncram_blt1" {  } { { "db/altsyncram_blt1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_blt1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016410357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016410357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_blt1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_blt1:auto_generated " "Elaborating entity \"altsyncram_blt1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_ic_tag_module:DE1_SoC_QSYS_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_blt1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_bht_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht " "Elaborating entity \"DE1_SoC_QSYS_cpu_bht_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_bht" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016410450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE1_SoC_QSYS_cpu_bht_ram.mif " "Parameter \"init_file\" = \"DE1_SoC_QSYS_cpu_bht_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410450 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016410450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_09t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_09t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_09t1 " "Found entity 1: altsyncram_09t1" {  } { { "db/altsyncram_09t1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_09t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016410481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016410481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_09t1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_09t1:auto_generated " "Elaborating entity \"altsyncram_09t1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_bht_module:DE1_SoC_QSYS_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_09t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_register_bank_a_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a " "Elaborating entity \"DE1_SoC_QSYS_cpu_register_bank_a_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_register_bank_a" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 260 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016410528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE1_SoC_QSYS_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"DE1_SoC_QSYS_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410528 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 260 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016410528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ns1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ns1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ns1 " "Found entity 1: altsyncram_0ns1" {  } { { "db/altsyncram_0ns1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_0ns1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016410559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016410559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ns1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0ns1:auto_generated " "Elaborating entity \"altsyncram_0ns1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_a_module:DE1_SoC_QSYS_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0ns1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_register_bank_b_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b " "Elaborating entity \"DE1_SoC_QSYS_cpu_register_bank_b_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_register_bank_b" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 325 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016410669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE1_SoC_QSYS_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"DE1_SoC_QSYS_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410669 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 325 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016410669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1ns1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1ns1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1ns1 " "Found entity 1: altsyncram_1ns1" {  } { { "db/altsyncram_1ns1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_1ns1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016410715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016410715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1ns1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1ns1:auto_generated " "Elaborating entity \"altsyncram_1ns1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_register_bank_b_module:DE1_SoC_QSYS_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1ns1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_dc_tag_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag " "Elaborating entity \"DE1_SoC_QSYS_cpu_dc_tag_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_dc_tag" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 390 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016410825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE1_SoC_QSYS_cpu_dc_tag_ram.mif " "Parameter \"init_file\" = \"DE1_SoC_QSYS_cpu_dc_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 19 " "Parameter \"width_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 19 " "Parameter \"width_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410825 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 390 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016410825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0us1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0us1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0us1 " "Found entity 1: altsyncram_0us1" {  } { { "db/altsyncram_0us1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_0us1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016410871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016410871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0us1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_0us1:auto_generated " "Elaborating entity \"altsyncram_0us1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_tag_module:DE1_SoC_QSYS_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_0us1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_dc_data_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data " "Elaborating entity \"DE1_SoC_QSYS_cpu_dc_data_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_dc_data" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 7994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 455 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016410949 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410949 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410949 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 455 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016410949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tvo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tvo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tvo1 " "Found entity 1: altsyncram_tvo1" {  } { { "db/altsyncram_tvo1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_tvo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016410996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016410996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tvo1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_tvo1:auto_generated " "Elaborating entity \"altsyncram_tvo1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_data_module:DE1_SoC_QSYS_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_tvo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016410996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_dc_victim_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim " "Elaborating entity \"DE1_SoC_QSYS_cpu_dc_victim_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_dc_victim" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 8124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 522 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016411060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411060 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 522 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016411060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ap1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ap1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ap1 " "Found entity 1: altsyncram_4ap1" {  } { { "db/altsyncram_4ap1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_4ap1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016411091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016411091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ap1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_4ap1:auto_generated " "Elaborating entity \"altsyncram_4ap1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_dc_victim_module:DE1_SoC_QSYS_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_4ap1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_mult_cell DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell " "Elaborating entity \"DE1_SoC_QSYS_cpu_mult_cell\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_mult_cell" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 9909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411153 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411169 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016411169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_ujt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_ujt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_ujt2 " "Found entity 1: altera_mult_add_ujt2" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016411200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016411200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_ujt2 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated " "Elaborating entity \"altera_mult_add_ujt2\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "altera_mult_add_rtl1" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016411278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411294 ""}  } { { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016411294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411309 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411309 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411325 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411340 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411387 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411403 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411403 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411418 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411434 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411450 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411465 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411559 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411590 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411590 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411621 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411637 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411652 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_ujt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } } { "db/altera_mult_add_ujt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_ujt2.v" 110 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411684 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016411684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411699 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_mult_cell.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016411699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_0kt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_0kt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_0kt2 " "Found entity 1: altera_mult_add_0kt2" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_0kt2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016411730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016411730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_0kt2 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated " "Elaborating entity \"altera_mult_add_0kt2\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "altera_mult_add_rtl1" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_0kt2.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_0kt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_0kt2.v" 110 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016411808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_mult_cell:the_DE1_SoC_QSYS_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_0kt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016411824 ""}  } { { "db/altera_mult_add_0kt2.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altera_mult_add_0kt2.v" 110 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016411824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 10198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_debug DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_debug\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_debug" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412105 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 616 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016412120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_debug:the_DE1_SoC_QSYS_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412120 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 616 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016412120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_ocimem DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_ocimem\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_ocimem" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_ociram_sp_ram_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram " "Elaborating entity \"DE1_SoC_QSYS_cpu_ociram_sp_ram_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_ociram_sp_ram" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_altsyncram" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412152 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 730 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016412167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE1_SoC_QSYS_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"DE1_SoC_QSYS_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412167 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 730 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016412167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a1l1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a1l1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a1l1 " "Found entity 1: altsyncram_a1l1" {  } { { "db/altsyncram_a1l1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_a1l1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016412198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016412198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a1l1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated " "Elaborating entity \"altsyncram_a1l1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_ocimem:the_DE1_SoC_QSYS_cpu_nios2_ocimem\|DE1_SoC_QSYS_cpu_ociram_sp_ram_module:DE1_SoC_QSYS_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_a1l1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_avalon_reg DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_cpu_nios2_avalon_reg " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_avalon_reg\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_avalon_reg:the_DE1_SoC_QSYS_cpu_nios2_avalon_reg\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_avalon_reg" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_break DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_break:the_DE1_SoC_QSYS_cpu_nios2_oci_break " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_break\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_break:the_DE1_SoC_QSYS_cpu_nios2_oci_break\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_break" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_xbrk DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_cpu_nios2_oci_xbrk " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_xbrk\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_xbrk:the_DE1_SoC_QSYS_cpu_nios2_oci_xbrk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_xbrk" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_dbrk DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_cpu_nios2_oci_dbrk " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_dbrk\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dbrk:the_DE1_SoC_QSYS_cpu_nios2_oci_dbrk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_dbrk" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_itrace DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_cpu_nios2_oci_itrace " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_itrace\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_cpu_nios2_oci_itrace\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_itrace" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_dtrace DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_dtrace\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_td_mode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace\|DE1_SoC_QSYS_cpu_nios2_oci_td_mode:DE1_SoC_QSYS_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_td_mode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_dtrace:the_DE1_SoC_QSYS_cpu_nios2_oci_dtrace\|DE1_SoC_QSYS_cpu_nios2_oci_td_mode:DE1_SoC_QSYS_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "DE1_SoC_QSYS_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_fifo" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt:the_DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt:the_DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_oci_test_bench DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_oci_test_bench:the_DE1_SoC_QSYS_cpu_oci_test_bench " "Elaborating entity \"DE1_SoC_QSYS_cpu_oci_test_bench\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_fifo:the_DE1_SoC_QSYS_cpu_nios2_oci_fifo\|DE1_SoC_QSYS_cpu_oci_test_bench:the_DE1_SoC_QSYS_cpu_oci_test_bench\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_oci_test_bench" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412432 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "DE1_SoC_QSYS_cpu_oci_test_bench " "Entity \"DE1_SoC_QSYS_cpu_oci_test_bench\" contains only dangling pins" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_oci_test_bench" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 2624 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1512016412432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_pib DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_pib:the_DE1_SoC_QSYS_cpu_nios2_oci_pib " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_pib\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_pib:the_DE1_SoC_QSYS_cpu_nios2_oci_pib\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_pib" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_nios2_oci_im DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_im:the_DE1_SoC_QSYS_cpu_nios2_oci_im " "Elaborating entity \"DE1_SoC_QSYS_cpu_nios2_oci_im\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_nios2_oci_im:the_DE1_SoC_QSYS_cpu_nios2_oci_im\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_im" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper " "Elaborating entity \"DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_jtag_debug_module_tck DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck " "Elaborating entity \"DE1_SoC_QSYS_cpu_jtag_debug_module_tck\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|DE1_SoC_QSYS_cpu_jtag_debug_module_tck:the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "the_DE1_SoC_QSYS_cpu_jtag_debug_module_tck" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk " "Elaborating entity \"DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk:the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "the_DE1_SoC_QSYS_cpu_jtag_debug_module_sysclk" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "DE1_SoC_QSYS_cpu_jtag_debug_module_phy" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412510 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016412510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412510 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016412510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412526 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_cpu:cpu\|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci\|DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper:the_DE1_SoC_QSYS_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE1_SoC_QSYS_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/altera/14.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_dds_increment DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_dds_increment:dds_increment " "Elaborating entity \"DE1_SoC_QSYS_dds_increment\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_dds_increment:dds_increment\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "dds_increment" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "jtag_uart" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart_scfifo_w DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "the_DE1_SoC_QSYS_jtag_uart_scfifo_w" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "wfifo" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016412651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412651 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016412651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_s1f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_s1f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_s1f1 " "Found entity 1: scfifo_s1f1" {  } { { "db/scfifo_s1f1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/scfifo_s1f1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016412682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016412682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_s1f1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated " "Elaborating entity \"scfifo_s1f1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_38f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_38f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_38f1 " "Found entity 1: a_dpfifo_38f1" {  } { { "db/a_dpfifo_38f1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/a_dpfifo_38f1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016412698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016412698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_38f1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo " "Elaborating entity \"a_dpfifo_38f1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\"" {  } { { "db/scfifo_s1f1.tdf" "dpfifo" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/scfifo_s1f1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016412698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016412698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_38f1.tdf" "fifo_state" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/a_dpfifo_38f1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016412744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016412744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_0se1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_0se1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_0se1 " "Found entity 1: dpram_0se1" {  } { { "db/dpram_0se1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/dpram_0se1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016412776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016412776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_0se1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|dpram_0se1:FIFOram " "Elaborating entity \"dpram_0se1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|dpram_0se1:FIFOram\"" {  } { { "db/a_dpfifo_38f1.tdf" "FIFOram" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/a_dpfifo_38f1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4822.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4822.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4822 " "Found entity 1: altsyncram_4822" {  } { { "db/altsyncram_4822.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_4822.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016412807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016412807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4822 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|dpram_0se1:FIFOram\|altsyncram_4822:altsyncram1 " "Elaborating entity \"altsyncram_4822\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|dpram_0se1:FIFOram\|altsyncram_4822:altsyncram1\"" {  } { { "db/dpram_0se1.tdf" "altsyncram1" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/dpram_0se1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016412854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016412854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_w:the_DE1_SoC_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_s1f1:auto_generated\|a_dpfifo_38f1:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_38f1.tdf" "rd_ptr_count" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/a_dpfifo_38f1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_jtag_uart_scfifo_r DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE1_SoC_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|DE1_SoC_QSYS_jtag_uart_scfifo_r:the_DE1_SoC_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "the_DE1_SoC_QSYS_jtag_uart_scfifo_r" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016412963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412963 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016412963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412978 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412994 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE1_SoC_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016412994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_key DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_key:key " "Elaborating entity \"DE1_SoC_QSYS_key\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_key:key\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "key" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_keyboard_keys DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_keyboard_keys:keyboard_keys " "Elaborating entity \"DE1_SoC_QSYS_keyboard_keys\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_keyboard_keys:keyboard_keys\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "keyboard_keys" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_lfsr_clk_interrupt_gen DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_lfsr_clk_interrupt_gen:lfsr_clk_interrupt_gen " "Elaborating entity \"DE1_SoC_QSYS_lfsr_clk_interrupt_gen\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_lfsr_clk_interrupt_gen:lfsr_clk_interrupt_gen\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "lfsr_clk_interrupt_gen" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 997 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_lfsr_val DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_lfsr_val:lfsr_val " "Elaborating entity \"DE1_SoC_QSYS_lfsr_val\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_lfsr_val:lfsr_val\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "lfsr_val" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_modulation_selector DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_modulation_selector:modulation_selector " "Elaborating entity \"DE1_SoC_QSYS_modulation_selector\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_modulation_selector:modulation_selector\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "modulation_selector" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mouse_pos DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mouse_pos:mouse_pos " "Elaborating entity \"DE1_SoC_QSYS_mouse_pos\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mouse_pos:mouse_pos\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "mouse_pos" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_pll DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll " "Elaborating entity \"DE1_SoC_QSYS_pll\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "pll" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" "altera_pll_i" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413088 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1512016413103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 142.857142 MHz " "Parameter \"output_clock_frequency0\" = \"142.857142 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 142.857142 MHz " "Parameter \"output_clock_frequency1\" = \"142.857142 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3750 ps " "Parameter \"phase_shift1\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 25.000000 MHz " "Parameter \"output_clock_frequency2\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016413119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sdram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_sdram:sdram " "Elaborating entity \"DE1_SoC_QSYS_sdram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_sdram:sdram\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "sdram" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sdram_input_efifo_module DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_sdram:sdram\|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module " "Elaborating entity \"DE1_SoC_QSYS_sdram_input_efifo_module\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_sdram:sdram\|DE1_SoC_QSYS_sdram_input_efifo_module:the_DE1_SoC_QSYS_sdram_input_efifo_module\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" "the_DE1_SoC_QSYS_sdram_input_efifo_module" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_signal_selector DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_signal_selector:signal_selector " "Elaborating entity \"DE1_SoC_QSYS_signal_selector\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_signal_selector:signal_selector\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "signal_selector" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_sysid_qsys DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_sysid_qsys:sysid_qsys " "Elaborating entity \"DE1_SoC_QSYS_sysid_qsys\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_sysid_qsys:sysid_qsys\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "sysid_qsys" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_timer DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_timer:timer " "Elaborating entity \"DE1_SoC_QSYS_timer\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_timer:timer\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "timer" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_vga DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga " "Elaborating entity \"DE1_SoC_QSYS_vga\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "vga" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc131_IS2Vid\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "alt_vip_itc_0" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413212 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc131_IS2Vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc131_IS2Vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016413244 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "enable_resync_sync" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_trigger_sync DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc131_common_trigger_sync\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_change_trigger_sync" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_control DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control " "Elaborating entity \"alt_vipitc131_IS2Vid_control\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "control" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_mode_banks DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc131_IS2Vid_mode_banks\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_banks" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_calculate_mode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc131_IS2Vid_calculate_mode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "u_calculate_mode" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "h_counter" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "v_counter" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "genlock_enable_sync" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc131_common_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "input_fifo" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "input_fifo" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016413446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 516 " "Parameter \"lpm_numwords\" = \"516\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413446 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016413446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_3o02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_3o02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_3o02 " "Found entity 1: dcfifo_3o02" {  } { { "db/dcfifo_3o02.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/dcfifo_3o02.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016413493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016413493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_3o02 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated " "Elaborating entity \"dcfifo_3o02\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_pab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_pab " "Found entity 1: a_gray2bin_pab" {  } { { "db/a_gray2bin_pab.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/a_gray2bin_pab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016413509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016413509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_pab DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_pab\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_3o02.tdf" "rdptr_g_gray2bin" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/dcfifo_3o02.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ov6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ov6 " "Found entity 1: a_graycounter_ov6" {  } { { "db/a_graycounter_ov6.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/a_graycounter_ov6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016413540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016413540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ov6 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_graycounter_ov6:rdptr_g1p " "Elaborating entity \"a_graycounter_ov6\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_graycounter_ov6:rdptr_g1p\"" {  } { { "db/dcfifo_3o02.tdf" "rdptr_g1p" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/dcfifo_3o02.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kdc " "Found entity 1: a_graycounter_kdc" {  } { { "db/a_graycounter_kdc.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/a_graycounter_kdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016413587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016413587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kdc DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_graycounter_kdc:wrptr_g1p " "Elaborating entity \"a_graycounter_kdc\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|a_graycounter_kdc:wrptr_g1p\"" {  } { { "db/dcfifo_3o02.tdf" "wrptr_g1p" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/dcfifo_3o02.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nsf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nsf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nsf1 " "Found entity 1: altsyncram_nsf1" {  } { { "db/altsyncram_nsf1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_nsf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016413618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016413618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nsf1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|altsyncram_nsf1:fifo_ram " "Elaborating entity \"altsyncram_nsf1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|altsyncram_nsf1:fifo_ram\"" {  } { { "db/dcfifo_3o02.tdf" "fifo_ram" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/dcfifo_3o02.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016413638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016413638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_3o02.tdf" "rdaclr" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/dcfifo_3o02.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016413652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016413652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_3o02.tdf" "rs_brp" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/dcfifo_3o02.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/alt_synch_pipe_0e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016413667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016413667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_0e8:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\"" {  } { { "db/dcfifo_3o02.tdf" "rs_dgwp" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/dcfifo_3o02.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016413680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016413680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\|dffpipe_qe9:dffpipe15 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_0e8:rs_dgwp\|dffpipe_qe9:dffpipe15\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe15" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/alt_synch_pipe_0e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1e8 " "Found entity 1: alt_synch_pipe_1e8" {  } { { "db/alt_synch_pipe_1e8.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/alt_synch_pipe_1e8.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016413698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016413698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1e8 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_1e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1e8\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\"" {  } { { "db/dcfifo_3o02.tdf" "ws_dgrp" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/dcfifo_3o02.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016413711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016413711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_re9:dffpipe18 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|alt_synch_pipe_1e8:ws_dgrp\|dffpipe_re9:dffpipe18\"" {  } { { "db/alt_synch_pipe_1e8.tdf" "dffpipe18" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/alt_synch_pipe_1e8.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/cmpr_uu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016413759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016413759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_3o02.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/dcfifo_3o02.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/cmpr_tu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016413822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016413822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_3o02.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/dcfifo_3o02.tdf" 101 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016413869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016413869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_3o02:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_3o02.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/dcfifo_3o02.tdf" 108 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_statemachine DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc131_IS2Vid_statemachine\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "statemachine" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0 " "Elaborating entity \"alt_vipvfr131_vfr\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "alt_vip_vfr_0" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016413900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc " "Elaborating entity \"alt_vipvfr131_prc\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "prc" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_read_master DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master " "Elaborating entity \"alt_vipvfr131_prc_read_master\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "read_master" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_bursting_master_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "master_fifo" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414571 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 261 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 262 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260) " "VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 260 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 424 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 425 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 437 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_enable alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1512016414571 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[0\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[0\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016414586 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[1\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[1\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016414586 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[2\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[2\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016414586 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[3\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[3\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016414586 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414602 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_vipvfr131_common_general_fifo.vhd(230) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414602 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "rdreq_delayer" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414649 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414649 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414664 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016414680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414680 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016414680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1s12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1s12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1s12 " "Found entity 1: altsyncram_1s12" {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_1s12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016414727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016414727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1s12 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated " "Elaborating entity \"altsyncram_1s12\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414727 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_1s12.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 275 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1106 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 330 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1512016414727 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414774 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_vipvfr131_common_general_fifo.vhd(264) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414774 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414789 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_gray_clock_crosser.vhd(70) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 70 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1512016414789 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:\dual_clock_gen:wrcounter_to_rdclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:reads_this_write_cycle_delayer" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414820 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016414820 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016414852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 52 " "Parameter \"WIDTH_A\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 52 " "Parameter \"WIDTH_B\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2 " "Parameter \"NUMWORDS_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414852 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016414852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bo12.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bo12.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bo12 " "Found entity 1: altsyncram_bo12" {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_bo12.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016414883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016414883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bo12 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated " "Elaborating entity \"altsyncram_bo12\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414883 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_bo12.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 275 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1106 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 330 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1512016414883 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "usedw_calculator" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_logic_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_vipvfr131_common_logic_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "usedw_calculator" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016414992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_pulling_width_adapter DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor " "Elaborating entity \"alt_vipvfr131_common_pulling_width_adapter\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "width_adaptor" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415008 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(86) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1512016415008 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(86) " "VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1512016415008 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(98) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(98): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1512016415008 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(102) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1512016415008 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(102) " "VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1512016415008 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(131) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(131): subtype or type has null range" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 131 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1512016415008 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_core DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core " "Elaborating entity \"alt_vipvfr131_prc_core\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "prc_core" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(115) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(115): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016415008 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(189) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(189): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016415023 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(195) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(195): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016415023 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(219) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(219): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016415023 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(262) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(262): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016415023 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(265) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(265): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016415023 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alt_vipvfr131_prc_core.v(287) " "Verilog HDL assignment warning at alt_vipvfr131_prc_core.v(287): truncated value with size 32 to match size of target (2)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_core.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016415023 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_core:prc_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "avalon_mm_control_slave" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415039 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512016415039 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016415054 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415054 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415054 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415054 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_controller DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller " "Elaborating entity \"alt_vipvfr131_vfr_controller\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "controller" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "slave" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415101 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512016415101 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016415101 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[18\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[18\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415132 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[17\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[17\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415132 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[16\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[16\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415132 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[15\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[15\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415132 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[14\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[14\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415132 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[13\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[13\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415132 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[12\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[12\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415132 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[11\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[11\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415132 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[10\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[10\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415132 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[9\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[9\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415132 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[8\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[8\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415132 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[7\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[7\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415132 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[6\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[6\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415132 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[5\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[5\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415132 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415132 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415132 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415132 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_control_packet_encoder DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder " "Elaborating entity \"alt_vipvfr131_vfr_control_packet_encoder\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "encoder" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415164 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr131_vfr_control_packet_encoder.v(82) " "Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[8..7\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[5..4\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[2..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[8..7\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[5..4\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[2..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016415179 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_stream_output DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter " "Elaborating entity \"alt_vipvfr131_common_stream_output\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "outputter" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_vga_vga_clk DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk " "Elaborating entity \"DE1_SoC_QSYS_vga_vga_clk\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "vga_clk" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" "altera_pll_i" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415210 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1512016415226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016415226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 40.000000 MHz " "Parameter \"output_clock_frequency0\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga_vga_clk.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016415242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "rst_controller" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "mm_interconnect_0" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016415257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 1968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vga_to_sdram_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:vga_to_sdram_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "vga_to_sdram_translator" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_data_fregen_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:audio_data_fregen_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "audio_data_fregen_s1_translator" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 2856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_to_nios_2_datamaster_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:vga_to_nios_2_datamaster_translator\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "vga_to_nios_2_datamaster_translator" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_to_sdram_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:vga_to_sdram_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "vga_to_sdram_agent" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 3931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 4013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 4054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 4095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 5653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 5694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 5735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_default_decode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router:router\|DE1_SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router.sv" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_001 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_001\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_001" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_001:router_001\|DE1_SoC_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_002 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_002\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_002" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_002:router_002\|DE1_SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_003 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_003\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_003:router_003\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_003" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_003:router_003\|DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_003:router_003\|DE1_SoC_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_009 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_009\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_009:router_009\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_009" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_009:router_009\|DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_009:router_009\|DE1_SoC_QSYS_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_009.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_013 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_013:router_013 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_013\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_013:router_013\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "router_013" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_013:router_013\|DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode:the_default_decode " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_router_013:router_013\|DE1_SoC_QSYS_mm_interconnect_0_router_013_default_decode:the_default_decode\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" "the_default_decode" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_router_013.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016416991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 8 to match size of target (3)" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016417006 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8809 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_mux_006" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 8951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv" "arb" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_006:cmd_mux_006\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "cmd_mux_010" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv" "arb" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_cmd_mux_010:cmd_mux_010\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010:rsp_demux_010 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_010:rsp_demux_010\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_demux_010" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015:rsp_demux_015 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_015:rsp_demux_015\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_demux_015" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016:rsp_demux_016 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_demux_016:rsp_demux_016\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_demux_016" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux.sv" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002 DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|DE1_SoC_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 9978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417491 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(731) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(731): object \"aligned_addr\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 731 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016417491 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(732) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(732): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 732 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016417491 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 10043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "crosser" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 10077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" "limiter_pipeline" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_mm_interconnect_0.v" 11026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE1_SoC_QSYS_irq_mapper DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE1_SoC_QSYS_irq_mapper\" for hierarchy \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "irq_mapper" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "irq_synchronizer" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016417834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417834 ""}  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016417834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417834 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE1_SoC_QSYS:U0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_qsys_rst_controller DE1_SoC_QSYS:U0\|de1_soc_qsys_rst_controller:rst_controller " "Elaborating entity \"de1_soc_qsys_rst_controller\" for hierarchy \"DE1_SoC_QSYS:U0\|de1_soc_qsys_rst_controller:rst_controller\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "rst_controller" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417850 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req de1_soc_qsys_rst_controller.vhd(55) " "VHDL Signal Declaration warning at de1_soc_qsys_rst_controller.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1512016417850 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|de1_soc_qsys_rst_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de1_soc_qsys_rst_controller_002 DE1_SoC_QSYS:U0\|de1_soc_qsys_rst_controller_002:rst_controller_002 " "Elaborating entity \"de1_soc_qsys_rst_controller_002\" for hierarchy \"DE1_SoC_QSYS:U0\|de1_soc_qsys_rst_controller_002:rst_controller_002\"" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "rst_controller_002" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE1_SoC_QSYS:U0\|de1_soc_qsys_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE1_SoC_QSYS:U0\|de1_soc_qsys_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\"" {  } { { "DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd" "rst_controller_002" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/de1_soc_qsys_rst_controller_002.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Divider Clock_Divider:Gen_1Hz_clk " "Elaborating entity \"Clock_Divider\" for hierarchy \"Clock_Divider:Gen_1Hz_clk\"" {  } { { "dds_and_nios_lab.v" "Gen_1Hz_clk" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:comb_49 " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:comb_49\"" {  } { { "dds_and_nios_lab.v" "comb_49" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveform_gen waveform_gen:DDS " "Elaborating entity \"waveform_gen\" for hierarchy \"waveform_gen:DDS\"" {  } { { "dds_and_nios_lab.v" "DDS" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sincos_lut waveform_gen:DDS\|sincos_lut:lut " "Elaborating entity \"sincos_lut\" for hierarchy \"waveform_gen:DDS\|sincos_lut:lut\"" {  } { { "waveform_gen.vhd" "lut" { Text "C:/Users/t2v0b/Desktop/Lab5/New/waveform_gen.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016417912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Modulation Modulation:comb_187 " "Elaborating entity \"Modulation\" for hierarchy \"Modulation:comb_187\"" {  } { { "dds_and_nios_lab.v" "comb_187" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016418068 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signal_temp Modulation.sv(17) " "Verilog HDL Always Construct warning at Modulation.sv(17): inferring latch(es) for variable \"signal_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Modulation.sv(23) " "Verilog HDL assignment warning at Modulation.sv(23): truncated value with size 32 to match size of target (12)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Modulation.sv(24) " "Verilog HDL assignment warning at Modulation.sv(24): truncated value with size 32 to match size of target (12)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Modulation.sv(26) " "Verilog HDL assignment warning at Modulation.sv(26): truncated value with size 32 to match size of target (12)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "modulation_temp Modulation.sv(23) " "Verilog HDL Always Construct warning at Modulation.sv(23): inferring latch(es) for variable \"modulation_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulation_temp\[0\] Modulation.sv(24) " "Inferred latch for \"modulation_temp\[0\]\" at Modulation.sv(24)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulation_temp\[1\] Modulation.sv(24) " "Inferred latch for \"modulation_temp\[1\]\" at Modulation.sv(24)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulation_temp\[2\] Modulation.sv(24) " "Inferred latch for \"modulation_temp\[2\]\" at Modulation.sv(24)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulation_temp\[3\] Modulation.sv(24) " "Inferred latch for \"modulation_temp\[3\]\" at Modulation.sv(24)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulation_temp\[4\] Modulation.sv(24) " "Inferred latch for \"modulation_temp\[4\]\" at Modulation.sv(24)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulation_temp\[5\] Modulation.sv(24) " "Inferred latch for \"modulation_temp\[5\]\" at Modulation.sv(24)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulation_temp\[6\] Modulation.sv(24) " "Inferred latch for \"modulation_temp\[6\]\" at Modulation.sv(24)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulation_temp\[7\] Modulation.sv(24) " "Inferred latch for \"modulation_temp\[7\]\" at Modulation.sv(24)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulation_temp\[8\] Modulation.sv(24) " "Inferred latch for \"modulation_temp\[8\]\" at Modulation.sv(24)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulation_temp\[9\] Modulation.sv(24) " "Inferred latch for \"modulation_temp\[9\]\" at Modulation.sv(24)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulation_temp\[10\] Modulation.sv(24) " "Inferred latch for \"modulation_temp\[10\]\" at Modulation.sv(24)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "modulation_temp\[11\] Modulation.sv(24) " "Inferred latch for \"modulation_temp\[11\]\" at Modulation.sv(24)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_temp\[0\] Modulation.sv(18) " "Inferred latch for \"signal_temp\[0\]\" at Modulation.sv(18)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_temp\[1\] Modulation.sv(18) " "Inferred latch for \"signal_temp\[1\]\" at Modulation.sv(18)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_temp\[2\] Modulation.sv(18) " "Inferred latch for \"signal_temp\[2\]\" at Modulation.sv(18)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_temp\[3\] Modulation.sv(18) " "Inferred latch for \"signal_temp\[3\]\" at Modulation.sv(18)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_temp\[4\] Modulation.sv(18) " "Inferred latch for \"signal_temp\[4\]\" at Modulation.sv(18)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_temp\[5\] Modulation.sv(18) " "Inferred latch for \"signal_temp\[5\]\" at Modulation.sv(18)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_temp\[6\] Modulation.sv(18) " "Inferred latch for \"signal_temp\[6\]\" at Modulation.sv(18)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_temp\[7\] Modulation.sv(18) " "Inferred latch for \"signal_temp\[7\]\" at Modulation.sv(18)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_temp\[8\] Modulation.sv(18) " "Inferred latch for \"signal_temp\[8\]\" at Modulation.sv(18)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_temp\[9\] Modulation.sv(18) " "Inferred latch for \"signal_temp\[9\]\" at Modulation.sv(18)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_temp\[10\] Modulation.sv(18) " "Inferred latch for \"signal_temp\[10\]\" at Modulation.sv(18)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signal_temp\[11\] Modulation.sv(18) " "Inferred latch for \"signal_temp\[11\]\" at Modulation.sv(18)" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1512016418068 "|dds_and_nios_lab|Modulation:comb_187"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_crossing Modulation:comb_187\|Clock_crossing:sig " "Elaborating entity \"Clock_crossing\" for hierarchy \"Modulation:comb_187\|Clock_crossing:sig\"" {  } { { "Modulation.sv" "sig" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016418068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFFf Modulation:comb_187\|Clock_crossing:sig\|DFFf:reg1 " "Elaborating entity \"DFFf\" for hierarchy \"Modulation:comb_187\|Clock_crossing:sig\|DFFf:reg1\"" {  } { { "Modulation.sv" "reg1" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016418084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFFf Modulation:comb_187\|Clock_crossing:sig\|DFFf:s1 " "Elaborating entity \"DFFf\" for hierarchy \"Modulation:comb_187\|Clock_crossing:sig\|DFFf:s1\"" {  } { { "Modulation.sv" "s1" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016418084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Controller Keyboard_Controller:kc0 " "Elaborating entity \"Keyboard_Controller\" for hierarchy \"Keyboard_Controller:kc0\"" {  } { { "dds_and_nios_lab.v" "kc0" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016418084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_ScanCodeReader Keyboard_Controller:kc0\|PS2_ScanCodeReader:PS2_SCR " "Elaborating entity \"PS2_ScanCodeReader\" for hierarchy \"Keyboard_Controller:kc0\|PS2_ScanCodeReader:PS2_SCR\"" {  } { { "Keyboard_Controller.v" "PS2_SCR" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Keyboard_Controller.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016418099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScanCodeToEvent Keyboard_Controller:kc0\|ScanCodeToEvent:scte " "Elaborating entity \"ScanCodeToEvent\" for hierarchy \"Keyboard_Controller:kc0\|ScanCodeToEvent:scte\"" {  } { { "Keyboard_Controller.v" "scte" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Keyboard_Controller.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016418115 ""}
{ "Warning" "WSGN_SEARCH_FILE" "doublesync_no_reset.v 1 1 " "Using design file doublesync_no_reset.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 doublesync_no_reset " "Found entity 1: doublesync_no_reset" {  } { { "doublesync_no_reset.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/doublesync_no_reset.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016418146 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1512016418146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "doublesync_no_reset doublesync_no_reset:sync_reset_from_key " "Elaborating entity \"doublesync_no_reset\" for hierarchy \"doublesync_no_reset:sync_reset_from_key\"" {  } { { "dds_and_nios_lab.v" "sync_reset_from_key" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016418146 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clock_enable doublesync_no_reset.v(12) " "Verilog HDL or VHDL warning at doublesync_no_reset.v(12): object \"clock_enable\" assigned a value but never read" {  } { { "doublesync_no_reset.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/doublesync_no_reset.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1512016418146 "|dds_and_nios_lab|doublesync_no_reset:sync_reset_from_key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hack_ltm_sincronization hack_ltm_sincronization:hack_ltm_sincronization_inst " "Elaborating entity \"hack_ltm_sincronization\" for hierarchy \"hack_ltm_sincronization:hack_ltm_sincronization_inst\"" {  } { { "dds_and_nios_lab.v" "hack_ltm_sincronization_inst" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016418162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cursor Cursor:Cursor_inst " "Elaborating entity \"Cursor\" for hierarchy \"Cursor:Cursor_inst\"" {  } { { "dds_and_nios_lab.v" "Cursor_inst" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016418162 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 Cursor.v(75) " "Verilog HDL assignment warning at Cursor.v(75): truncated value with size 11 to match size of target (10)" {  } { { "Cursor.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Cursor.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016418271 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 Cursor.v(76) " "Verilog HDL assignment warning at Cursor.v(76): truncated value with size 11 to match size of target (10)" {  } { { "Cursor.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Cursor.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016418271 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Cursor.v(92) " "Verilog HDL assignment warning at Cursor.v(92): truncated value with size 32 to match size of target (21)" {  } { { "Cursor.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Cursor.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016418271 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Cursor.v(97) " "Verilog HDL assignment warning at Cursor.v(97): truncated value with size 32 to match size of target (21)" {  } { { "Cursor.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Cursor.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016418271 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Cursor.v(103) " "Verilog HDL assignment warning at Cursor.v(103): truncated value with size 32 to match size of target (21)" {  } { { "Cursor.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Cursor.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016418271 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 Cursor.v(109) " "Verilog HDL assignment warning at Cursor.v(109): truncated value with size 32 to match size of target (21)" {  } { { "Cursor.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Cursor.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1512016418271 "|dds_and_nios_lab|Cursor:Cursor_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFXII_LB_Cursor2 Cursor:Cursor_inst\|FFXII_LB_Cursor2:FFXII_LB_Cursor2_inst " "Elaborating entity \"FFXII_LB_Cursor2\" for hierarchy \"Cursor:Cursor_inst\|FFXII_LB_Cursor2:FFXII_LB_Cursor2_inst\"" {  } { { "Cursor.v" "FFXII_LB_Cursor2_inst" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Cursor.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016418287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFXII_LB_Cursor Cursor:Cursor_inst\|FFXII_LB_Cursor:FFXII_LB_Cursor_inst " "Elaborating entity \"FFXII_LB_Cursor\" for hierarchy \"Cursor:Cursor_inst\|FFXII_LB_Cursor:FFXII_LB_Cursor_inst\"" {  } { { "Cursor.v" "FFXII_LB_Cursor_inst" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Cursor.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016418661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generate_Arbitrary_Divided_Clk32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk " "Elaborating entity \"Generate_Arbitrary_Divided_Clk32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\"" {  } { { "dds_and_nios_lab.v" "Generate_LCD_scope_Clk" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "var_clk_div32 Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk " "Elaborating entity \"var_clk_div32\" for hierarchy \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\"" {  } { { "Generate_Arbitrary_Divided_Clk32.v" "Div_Clk" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Generate_Arbitrary_Divided_Clk32.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plot_graph plot_graph:plot_graph1 " "Elaborating entity \"plot_graph\" for hierarchy \"plot_graph:plot_graph1\"" {  } { { "dds_and_nios_lab.v" "plot_graph1" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram1 plot_graph:plot_graph1\|sdram1:sdram1_inst " "Elaborating entity \"sdram1\" for hierarchy \"plot_graph:plot_graph1\|sdram1:sdram1_inst\"" {  } { { "plot_graph.v" "sdram1_inst" { Text "C:/Users/t2v0b/Desktop/Lab5/New/plot_graph.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\"" {  } { { "sdram1.v" "altsyncram_component" { Text "C:/Users/t2v0b/Desktop/Lab5/New/sdram1.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\"" {  } { { "sdram1.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/sdram1.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016419099 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419099 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419099 ""}  } { { "sdram1.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/sdram1.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016419099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lqv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lqv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lqv1 " "Found entity 1: altsyncram_lqv1" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_lqv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016419127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016419127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lqv1 plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated " "Elaborating entity \"altsyncram_lqv1\" for hierarchy \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_subsystem_w_histogram audio_subsystem_w_histogram:audio_subsystem_inst " "Elaborating entity \"audio_subsystem_w_histogram\" for hierarchy \"audio_subsystem_w_histogram:audio_subsystem_inst\"" {  } { { "dds_and_nios_lab.v" "audio_subsystem_inst" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016419152 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE1_SoC_QSYS_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE1_SoC_QSYS_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" "the_DE1_SoC_QSYS_cpu_nios2_oci_itrace" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_cpu.v" 3556 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1512016425040 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_cpu:cpu|DE1_SoC_QSYS_cpu_nios2_oci:the_DE1_SoC_QSYS_cpu_nios2_oci|DE1_SoC_QSYS_cpu_nios2_oci_itrace:the_DE1_SoC_QSYS_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1512016425997 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512016430728 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512016430837 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512016431297 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512016431312 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512016431343 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512016431343 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1512016431343 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1512016432045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9c3b1213/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9c3b1213/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9c3b1213/alt_sld_fab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/ip/sld9c3b1213/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016432186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016432186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9c3b1213/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9c3b1213/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/sld9c3b1213/submodules/alt_sld_fab_ident.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/ip/sld9c3b1213/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016432186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016432186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9c3b1213/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9c3b1213/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/sld9c3b1213/submodules/alt_sld_fab_presplit.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/ip/sld9c3b1213/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016432201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016432201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9c3b1213/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9c3b1213/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9c3b1213/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/ip/sld9c3b1213/submodules/alt_sld_fab_sldfabric.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016432217 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/sld9c3b1213/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/ip/sld9c3b1213/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016432217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016432217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9c3b1213/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9c3b1213/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/sld9c3b1213/submodules/alt_sld_fab_splitter.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/ip/sld9c3b1213/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016432233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016432233 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[8\] " "Synthesized away node \"plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_lqv1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sdram1.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 607 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016434636 "|dds_and_nios_lab|plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[9\] " "Synthesized away node \"plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_lqv1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sdram1.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 607 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016434636 "|dds_and_nios_lab|plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[8\] " "Synthesized away node \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_lqv1.tdf" 303 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sdram1.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016434636 "|dds_and_nios_lab|plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[9\] " "Synthesized away node \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_lqv1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sdram1.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016434636 "|dds_and_nios_lab|plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[20\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_bo12.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 275 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1106 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016434636 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[21\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_bo12.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 275 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1106 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016434636 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[24\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_1s12.tdf" 810 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 275 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1106 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016434636 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[25\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_1s12.tdf" 842 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 275 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1106 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016434636 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[26\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_1s12.tdf" 874 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 275 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1106 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016434636 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[27\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_1s12.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 275 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1106 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016434636 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[28\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_1s12.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 275 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1106 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016434636 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[29\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_1s12.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 275 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1106 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016434636 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[30\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_1s12.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 275 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1106 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016434636 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[31\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_1s12:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_1s12.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_1s12.tdf" 1034 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 275 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1106 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016434636 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_1s12:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1512016434636 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1512016434636 ""}
{ "Warning" "WSGN_TIMING_DRIVEN_SYNTHESIS_IMPORTED_PARTITION" "" "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" {  } {  } 0 12240 "Synthesis found one or more imported partitions that will be treated as black boxes for timing analysis during synthesis" 0 0 "Quartus II" 0 -1 1512016434730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Modulation:comb_187\|signal_temp\[8\] " "LATCH primitive \"Modulation:comb_187\|signal_temp\[8\]\" is permanently enabled" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 2 1512016441057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Modulation:comb_187\|modulation_temp\[9\] " "LATCH primitive \"Modulation:comb_187\|modulation_temp\[9\]\" is permanently enabled" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 1 1512016441057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Modulation:comb_187\|modulation_temp\[8\] " "LATCH primitive \"Modulation:comb_187\|modulation_temp\[8\]\" is permanently enabled" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 1 1512016441057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Modulation:comb_187\|signal_temp\[7\] " "LATCH primitive \"Modulation:comb_187\|signal_temp\[7\]\" is permanently enabled" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 2 1512016441057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Modulation:comb_187\|modulation_temp\[7\] " "LATCH primitive \"Modulation:comb_187\|modulation_temp\[7\]\" is permanently enabled" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 1 1512016441057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Modulation:comb_187\|signal_temp\[6\] " "LATCH primitive \"Modulation:comb_187\|signal_temp\[6\]\" is permanently enabled" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 2 1512016441057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Modulation:comb_187\|modulation_temp\[6\] " "LATCH primitive \"Modulation:comb_187\|modulation_temp\[6\]\" is permanently enabled" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 1 1512016441057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Modulation:comb_187\|signal_temp\[5\] " "LATCH primitive \"Modulation:comb_187\|signal_temp\[5\]\" is permanently enabled" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 2 1512016441057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Modulation:comb_187\|modulation_temp\[5\] " "LATCH primitive \"Modulation:comb_187\|modulation_temp\[5\]\" is permanently enabled" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 1 1512016441057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Modulation:comb_187\|signal_temp\[4\] " "LATCH primitive \"Modulation:comb_187\|signal_temp\[4\]\" is permanently enabled" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 2 1512016441057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Modulation:comb_187\|modulation_temp\[4\] " "LATCH primitive \"Modulation:comb_187\|modulation_temp\[4\]\" is permanently enabled" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 1 1512016441057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Modulation:comb_187\|signal_temp\[11\] " "LATCH primitive \"Modulation:comb_187\|signal_temp\[11\]\" is permanently enabled" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 2 1512016441057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Modulation:comb_187\|modulation_temp\[11\] " "LATCH primitive \"Modulation:comb_187\|modulation_temp\[11\]\" is permanently enabled" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 1 1512016441057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Modulation:comb_187\|signal_temp\[10\] " "LATCH primitive \"Modulation:comb_187\|signal_temp\[10\]\" is permanently enabled" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 2 1512016441057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Modulation:comb_187\|modulation_temp\[10\] " "LATCH primitive \"Modulation:comb_187\|modulation_temp\[10\]\" is permanently enabled" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 1 1512016441057 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Modulation:comb_187\|signal_temp\[9\] " "LATCH primitive \"Modulation:comb_187\|signal_temp\[9\]\" is permanently enabled" {  } { { "Modulation.sv" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/Modulation.sv" 18 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 2 1512016441057 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "actual_selected_modulation\[4\] " "Synthesized away node \"actual_selected_modulation\[4\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 340 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 3 1512016441525 "|dds_and_nios_lab|actual_selected_modulation[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "actual_selected_signal\[4\] " "Synthesized away node \"actual_selected_signal\[4\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 341 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 3 1512016441525 "|dds_and_nios_lab|actual_selected_signal[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 3 1512016441525 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[0\] " "Synthesized away node \"plot_graph:plot_graph2\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_lqv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sdram1.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 607 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 3 1512016441525 "|dds_and_nios_lab|plot_graph:plot_graph2|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[0\] " "Synthesized away node \"plot_graph:plot_graph1\|sdram1:sdram1_inst\|altsyncram:altsyncram_component\|altsyncram_lqv1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_lqv1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_lqv1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "sdram1.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/sdram1.v" 90 0 0 } } { "plot_graph.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/plot_graph.v" 204 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 584 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 3 1512016441525 "|dds_and_nios_lab|plot_graph:plot_graph1|sdram1:sdram1_inst|altsyncram:altsyncram_component|altsyncram_lqv1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 3 1512016441525 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 3 1512016441525 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "waveform_gen:DDS\|sincos_lut:lut\|Mux22_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"waveform_gen:DDS\|sincos_lut:lut\|Mux22_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE dds_and_nios_lab.dds_and_nios_lab0.rtl.mif " "Parameter INIT_FILE set to dds_and_nios_lab.dds_and_nios_lab0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1512016443154 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016443154 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1512016443154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveform_gen:DDS\|sincos_lut:lut\|altsyncram:Mux22_rtl_0 " "Elaborated megafunction instantiation \"waveform_gen:DDS\|sincos_lut:lut\|altsyncram:Mux22_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016443201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveform_gen:DDS\|sincos_lut:lut\|altsyncram:Mux22_rtl_0 " "Instantiated megafunction \"waveform_gen:DDS\|sincos_lut:lut\|altsyncram:Mux22_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE dds_and_nios_lab.dds_and_nios_lab0.rtl.mif " "Parameter \"INIT_FILE\" = \"dds_and_nios_lab.dds_and_nios_lab0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443201 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016443201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lmd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lmd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lmd1 " "Found entity 1: altsyncram_lmd1" {  } { { "db/altsyncram_lmd1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_lmd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016443232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016443232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016443341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1512016443341 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1512016443341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tvs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tvs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tvs1 " "Found entity 1: altsyncram_tvs1" {  } { { "db/altsyncram_tvs1.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_tvs1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512016443372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512016443372 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1512016443856 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Bidir \"PS2_CLK\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 142 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016446430 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 144 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016446430 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 2 1512016446430 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_I2C_SDAT " "Inserted always-enabled tri-state buffer between \"FPGA_I2C_SDAT\" and its non-tri-state driver." {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 50 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 3 1512016447194 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 3 1512016447194 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "FPGA_I2C_SDAT " "Fan-out of permanently enabled tri-state buffer feeding bidir \"FPGA_I2C_SDAT\" is moved to its source" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 50 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 3 1512016447194 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 3 1512016447194 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_ADCLRCK " "Inserted always-enabled tri-state buffer between \"AUD_ADCLRCK\" and its non-tri-state driver." {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 14 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 3 1512016447350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 3 1512016447350 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 17 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 3 1512016447350 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 3 1512016447350 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_ADCLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_ADCLRCK\" is moved to its source" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 14 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 3 1512016447350 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_BCLK " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_BCLK\" is moved to its source" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 15 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 3 1512016447350 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidir \"AUD_DACLRCK\" is moved to its source" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 17 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 3 1512016447350 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 3 1512016447350 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 53 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 54 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "Bidir \"PS2_CLK2\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 143 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "Bidir \"PS2_DAT2\" has no driver" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 145 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 2 1512016448708 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 2 1512016448708 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_I2C_SDAT~synth " "Node \"FPGA_I2C_SDAT~synth\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 50 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016453041 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_ADCLRCK~synth " "Node \"AUD_ADCLRCK~synth\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 14 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016453041 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016453041 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 17 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016453041 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1512016453041 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 139 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1512016453041 "|dds_and_nios_lab|TD_RESET_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1512016453041 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[51\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_bo12.tdf" 1674 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 275 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1106 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016453587 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[50\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_bo12.tdf" 1642 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 275 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1106 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016453587 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[49\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_bo12.tdf" 1610 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 275 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1106 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016453587 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[48\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_bo12.tdf" 1578 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 275 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1106 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016453587 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[47\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_bo12.tdf" 1546 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 275 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1106 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016453587 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[46\] " "Synthesized away node \"DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_bo12:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_bo12.tdf" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/db/altsyncram_bo12.tdf" 1514 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_vga.vhd" 275 0 0 } } { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.vhd" 1106 0 0 } } { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 330 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016453587 "|dds_and_nios_lab|DE1_SoC_QSYS:U0|DE1_SoC_QSYS_vga:vga|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_bo12:auto_generated|ram_block1a46"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1512016453587 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1512016453587 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1069 " "1069 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1512016461737 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "sampler " "Logic cell \"sampler\"" {  } { { "dds_and_nios_lab.v" "sampler" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016461815 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[5\] " "Logic cell \"actual_selected_modulation\[5\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[5\]" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 340 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016461815 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[5\] " "Logic cell \"actual_selected_signal\[5\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[5\]" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 341 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016461815 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[10\] " "Logic cell \"actual_selected_modulation\[10\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[10\]" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 340 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016461815 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[9\] " "Logic cell \"actual_selected_modulation\[9\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[9\]" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 340 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016461815 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[8\] " "Logic cell \"actual_selected_modulation\[8\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[8\]" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 340 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016461815 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[7\] " "Logic cell \"actual_selected_modulation\[7\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[7\]" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 340 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016461815 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_modulation\[6\] " "Logic cell \"actual_selected_modulation\[6\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_modulation\[6\]" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 340 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016461815 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[6\] " "Logic cell \"actual_selected_signal\[6\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[6\]" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 341 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016461815 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[9\] " "Logic cell \"actual_selected_signal\[9\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[9\]" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 341 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016461815 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[8\] " "Logic cell \"actual_selected_signal\[8\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[8\]" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 341 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016461815 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[7\] " "Logic cell \"actual_selected_signal\[7\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[7\]" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 341 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016461815 ""} { "Info" "ISCL_SCL_CELL_NAME" "actual_selected_signal\[10\] " "Logic cell \"actual_selected_signal\[10\]\"" {  } { { "dds_and_nios_lab.v" "actual_selected_signal\[10\]" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 341 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016461815 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1512016461815 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.map.smsg " "Generated suppressed messages file C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1512016463109 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "19 0 4 0 0 " "Adding 19 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512016465623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016465623 ""}
{ "Info" "IAMERGE_SWEEP_DANGLING" "10 " "Optimize away 10 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_not_reg " "Node: \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|tc_not_reg\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016466201 ""} { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|outclk_not " "Node: \"Generate_Arbitrary_Divided_Clk32:Generate_LCD_scope_Clk\|var_clk_div32:Div_Clk\|outclk_not\"" {  } { { "var_clk_div32.qxp" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/var_clk_div32.qxp" -1 0 0 } }  } 0 35004 "Node: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016466201 ""}  } {  } 0 35003 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "Quartus II" 0 -1 1512016466201 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1512016466295 ""}  } { { "altera_pll.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1512016466295 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[2\].gpll " "RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[2\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1512016466310 ""}  } { { "altera_pll.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1512016466310 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_vga:vga\|DE1_SoC_QSYS_vga_vga_clk:vga_clk\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1512016466326 ""}  } { { "altera_pll.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1512016466326 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance DE1_SoC_QSYS:U0\|DE1_SoC_QSYS_pll:pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1512016466326 ""}  } { { "altera_pll.v" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Quartus II" 0 -1 1512016466326 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 151 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 152 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "dds_and_nios_lab.v" "" { Text "C:/Users/t2v0b/Desktop/Lab5/New/dds_and_nios_lab.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512016467090 "|dds_and_nios_lab|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1512016467090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19137 " "Implemented 19137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512016467153 ""} { "Info" "ICUT_CUT_TM_OPINS" "114 " "Implemented 114 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512016467153 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1512016467153 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18453 " "Implemented 18453 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512016467153 ""} { "Info" "ICUT_CUT_TM_RAMS" "432 " "Implemented 432 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1512016467153 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1512016467153 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1512016467153 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512016467153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 339 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 339 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1200 " "Peak virtual memory: 1200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512016467434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 20:34:27 2017 " "Processing ended: Wed Nov 29 20:34:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512016467434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512016467434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512016467434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512016467434 ""}
